/* SPDX-License-Identifier: GPL-2.0 */
/* Texas DS90UB638 deserializer bindings
 *
 * DS90UB638-Q1 FPD-Link III 4.16-Gbps Single Input
 * Deserializer With MIPI CSI-2 Output
 */
#ifndef __DT_BINDINGS_INTERCONNECT_TI_DS90UB638_H
#define __DT_BINDINGS_INTERCONNECT_TI_DS90UB638_H

/** I2C Device ID (Address 0x00), RW */
#define TI_DS90UB638_DEVICE_ID_REG 0x00
#define TI_DS90UB638_DEVICE_ID_MASK                  0xFE
#define TI_DS90UB638_DEVICE_ID_SER_ID_OVERRIDE       0x01

/** RESET_CTL Register (Address 0x01), R/W */
#define TI_DS90UB638_RESET_CTL_REG 0x01
#define TI_DS90UB638_RESET_CTL_RESTART_AUTOLOAD      0x04
#define TI_DS90UB638_RESET_CTL_DIGITAL_RESET_1       0x02
#define TI_DS90UB638_RESET_CTL_DIGITAL_RESET_0       0x01

/** General_CFG (Address 0x02), RW */
#define TI_DS90UB638_GENERAL_CFG_REG 0x02
#define TI_DS90UB638_GENERAL_CFG_I2C_CONTROLLER_ENABLE     0x20
#define TI_DS90UB638_GENERAL_CFG_OUTPUT_EN_MODE            0x10
#define TI_DS90UB638_GENERAL_CFG_OUTPUT_ENABLE             0x08
#define TI_DS90UB638_GENERAL_CFG_OUTPUT_SLEEP_STATE_SELECT 0x04
#define TI_DS90UB638_GENERAL_CFG_RX_PARITY_CHECKER_ENABLE  0x02
#define TI_DS90UB638_GENERAL_CFG_FORCE_REFCLK_DET          0x01

/** Revision/Mask ID (Address 0x03), Read only */
#define TI_DS90UB638_REV_MASK_ID_REG 0x03
#define TI_DS90UB638_REV_MASK_REVISION_ID_MASK 0xF0
#define TI_DS90UB638_REV_MASK_ID_MASK          0x0F

/** DEVICE_STS (Address 0x04), Read only */
#define TI_DS90UB638_DEVICE_STS_REG 0x04
#define TI_DS90UB638_DEVICE_STS_CFG_CKSUM_STS_MASK 0x80
#define TI_DS90UB638_DEVICE_STS_CFG_INIT_DONE      0x40
#define TI_DS90UB638_DEVICE_STS_REFCLK_VALID       0x10
#define TI_DS90UB638_DEVICE_STS_PASS               0x08
#define TI_DS90UB638_DEVICE_STS_LOCK               0x04

/** PAR_ERR_THOLD_HI (Address 0x05), RW */
#define TI_DS90UB638_PAR_ERR_THOLD_HI_REG 0x05

/** PAR_ERR_THOLD_LO (Address 0x06), RW */
#define TI_DS90UB638_PAR_ERR_THOLD_LO_REG 0x06

/** BCC Watchdog Control (Address 0x07), RW */
#define TI_DS90UB638_BCC_WATCHDOG_REG 0x07

/** I2C Control 1 (Address 0x08), RW */
#define TI_DS90UB638_I2C_CONTROL1_REG 0x08

/** I2C Control 2 (Address 0x09), RW */
#define TI_DS90UB638_I2C_CONTROL2_REG 0x09

/** SCL High Time (Address 0x0A), RW */
#define TI_DS90UB638_SCL_HIGH_TIME_REG 0x0A

/** SCL Low Time (Address 0x0B), RW */
#define TI_DS90UB638_SCL_LOW_TIME_REG 0x0B

/** RX_PORT_CTL Register (Address 0x0C), RW */
#define TI_DS90UB638_RX_PORT_CTL_REG           0x0C
#define TI_DS90UB638_RX_PORT_CTL_PASS_SEL_MASK     0x30
#define TI_DS90UB638_RX_PORT_CTL_PASS_SEL_0        0x00

#define TI_DS90UB638_RX_PORT_CTL_LOCK_SEL_MASK     0x0C
#define TI_DS90UB638_RX_PORT_CTL_LOCK_SEL_0        0x00

#define TI_DS90UB638_RX_PORT_CTL_STARTUP_BIT_MASK  0x02
#define TI_DS90UB638_RX_PORT_CTL_STARTUP_BIT_SET   0x00 // Set to 0 at start-up. This is required for proper operation.
#define TI_DS90UB638_RX_PORT_CTL_STARTUP_BIT_UNSET 0x02

#define TI_DS90UB638_RX_PORT_CTL_PORT0_EN          0x01
#define TI_DS90UB638_RX_PORT_CTL_PORT0_DISABLE     0x00

/** IO_CTL (Address 0x0D), RW */
#define TI_DS90UB638_IO_CTL_REG 0x0D

/** GPIO_PIN_STS (Address 0x0E), Read only */
#define TI_DS90UB638_GPIO_PIN_STS_REG 0x0E
#define TI_DS90UB638_GPIO_PIN_STS_MASK  0x7F
#define TI_DS90UB638_GPIO_PIN_STS_GPIO6 0x40
#define TI_DS90UB638_GPIO_PIN_STS_GPIO5 0x20
#define TI_DS90UB638_GPIO_PIN_STS_GPIO4 0x10
#define TI_DS90UB638_GPIO_PIN_STS_GPIO3 0x08
#define TI_DS90UB638_GPIO_PIN_STS_GPIO2 0x04
#define TI_DS90UB638_GPIO_PIN_STS_GPIO1 0x02
#define TI_DS90UB638_GPIO_PIN_STS_GPIO0 0x01

/** GPIO_INPUT_CTL (Address 0x0F), RW */
#define TI_DS90UB638_GPIO_INPUT_CTL_REG 0x0F
#define TI_DS90UB638_GPIO_INPUT_CTL_MASK     0x7F
#define TI_DS90UB638_GPIO_INPUT_CTL_GPIO6_EN 0x40
#define TI_DS90UB638_GPIO_INPUT_CTL_GPIO5_EN 0x20
#define TI_DS90UB638_GPIO_INPUT_CTL_GPIO4_EN 0x10
#define TI_DS90UB638_GPIO_INPUT_CTL_GPIO3_EN 0x08
#define TI_DS90UB638_GPIO_INPUT_CTL_GPIO2_EN 0x04
#define TI_DS90UB638_GPIO_INPUT_CTL_GPIO1_EN 0x02
#define TI_DS90UB638_GPIO_INPUT_CTL_GPIO0_EN 0x01

/* Common GPIOx_PIN_CTL */
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_MASK     0xE0

// Use if SRC is RX_PORT0
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_RX_GPIO0       0x00
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_RX_GPIO1       0x20 // 0x20 = (0b0001 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_RX_GPIO2       0x40 // 0x40 = (0b0010 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_RX_GPIO3       0x60 // 0x60 = (0b0011 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_RX_LOCK        0x80 // 0x80 = (0b0100 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_RX_PASS        0xA0 // 0xA0 = (0b0101 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_RX_FRAME_VALID 0xC0 // 0xC0 = (0b0110 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_RX_LINE_VALID  0xE0 // 0xE0 = (0b0111 << 5)

// Use if SRC is STATUS
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_STATUS_GPIOx      0x00 // LOW/HIGH. Set by GPIOx_PIN_CTL_OUT_VAL
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_STATUS_LOCK       0x20 // 0x20 = (0b0001 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_STATUS_FRAME_SYNC 0x40 // 0x80 = (0b0100 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_STATUS_INT_HIGH   0x60 // 0xA0 = (0b0101 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_STATUS_INT_LOW    0x80 // 0xC0 = (0b0110 << 5)

// Use if SRC is CSI2_TX
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_CSI2_TX_PASS        0x00
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_CSI2_TX_FRAME_VALID 0x40 // 0x40 = (0b0010 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_CSI2_TX_LINE_VALID  0x80 // 0x60 = (0b0011 << 5)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SEL_CSI2_TX_INT_HIGH    0xC0 // 0xA0 = (0b0101 << 5)


#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SRC_MASK     0x1C
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SRC_RX_PORT0 0x00
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SRC_STATUS   0x10 // 0x10 = (0b0100 << 2)
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_SRC_CSI2_TX  0x14 // 0x14 = (0b0101 << 2)

#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_VAL_MASK 0x02
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_EN       0x01
#define TI_DS90UB638_GPIOx_PIN_CTL_OUT_DISABLE  0x00

/** GPIO0_PIN_CTL (Address 0x10), RW */
#define TI_DS90UB638_GPIO0_PIN_CTL_REG 0x10

/** GPIO1_PIN_CTL (Address 0x11), RW */
#define TI_DS90UB638_GPIO1_PIN_CTL_REG 0x11

/** GPIO2_PIN_CTL (Address 0x12), RW */
#define TI_DS90UB638_GPIO2_PIN_CTL_REG 0x12

/** GPIO3_PIN_CTL (Address 0x13), RW */
#define TI_DS90UB638_GPIO3_PIN_CTL_REG 0x13

/** GPIO4_PIN_CTL (Address 0x14), RW */
#define TI_DS90UB638_GPIO4_PIN_CTL_REG 0x14

/** GPIO5_PIN_CTL (Address 0x15), RW */
#define TI_DS90UB638_GPIO5_PIN_CTL_REG 0x15

/** GPIO6_PIN_CTL (Address 0x16), RW */
#define TI_DS90UB638_GPIO6_PIN_CTL_REG 0x16

/** FS_CTL (Address 0x18), RW */
#define TI_DS90UB638_FS_CTL_REG 0x18

/** FS_HIGH_TIME_1 (Address 0x19), RW */
#define TI_DS90UB638_FS_HIGH_TIME_1_REG 0x19

/** FS_HIGH_TIME_0 (Address 0x1A), RW */
#define TI_DS90UB638_FS_HIGH_TIME_0_REG 0x1A

/** FS_LOW_TIME_1 (Address 0x1B), RW */
#define TI_DS90UB638_FS_LOW_TIME_1_REG 0x1B

/** FS_LOW_TIME_0 (Address 0x1C), RW */
#define TI_DS90UB638_FS_LOW_TIME_0_REG 0x1C

/** MAX_FRM_HI (Address 0x1D), RW */
#define TI_DS90UB638_MAX_FRM_HI_REG 0x1D

/** MAX_FRM_LO (Address 0x1E), RW */
#define TI_DS90UB638_MAX_FRM_LO_REG 0x1E

/** CSI_PLL_CTL (Address 0x1F), RW */
#define TI_DS90UB638_CSI_PLL_CTL_REG 0x1F
#define TI_DS90UB638_CSI_PLL_CTL_CSI_TX_SPEED_MASK 0x03
#define TI_DS90UB638_CSI_PLL_CTL_CSI_TX_SPEED_1_6GBPS 0x00 // 0b00
#define TI_DS90UB638_CSI_PLL_CTL_CSI_TX_SPEED_800MBPS 0x02 // 0b10
#define TI_DS90UB638_CSI_PLL_CTL_CSI_TX_SPEED_400MBPS 0x03 // 0b11

/** FWD_CTL1 (Address 0x20), RW */
#define TI_DS90UB638_FWD_CTL1_REG 0x20
#define TI_DS90UB638_FWD_CTL1_FWD_PORT0_MASK    0x10
#define TI_DS90UB638_FWD_CTL1_FWD_PORT0_EN      0x00
#define TI_DS90UB638_FWD_CTL1_FWD_PORT0_DISABLE 0x10

/** FWD_CTL2 (Address 0x21), RW */
#define TI_DS90UB638_FWD_CTL2_REG 0x21
#define TI_DS90UB638_FWD_CTL2_CSI_REPLICATE_MASK     0x80
#define TI_DS90UB638_FWD_CTL2_CSI_REPLICATE_EN       0x80
#define TI_DS90UB638_FWD_CTL2_CSI_REPLICATE_DISABLE  0x00

#define TI_DS90UB638_FWD_CTL2_FWD_SYNC_AS_AVAIL_MASK 0x40
#define TI_DS90UB638_FWD_CTL2_FWD_SYNC_AS_AVAIL      0x40 // Set to 1 after start-up

#define TI_DS90UB638_FWD_CTL2_CSI0_RR_FWD_MASK       0x01
#define TI_DS90UB638_FWD_CTL2_CSI0_RR_FWD_EN         0x01
#define TI_DS90UB638_FWD_CTL2_CSI0_RR_FWD_DISABLE    0x00

/** INTERRUPT_CTL (Address 0x23), RW */
#define TI_DS90UB638_INTERRUPT_CTL_REG 0x23
#define TI_DS90UB638_INTERRUPT_CTL_INT_EN        0x80
#define TI_DS90UB638_INTERRUPT_CTL_IE_CSI_TX0_EN 0x10
#define TI_DS90UB638_INTERRUPT_CTL_IE_RX0_EN     0x01

/** INTERRUPT_STS (Address 0x24), Read only */
#define TI_DS90UB638_INTERRUPT_STS_REG 0x24
#define TI_DS90UB638_INTERRUPT_STS_INT_STS_MASK    0x80
#define TI_DS90UB638_INTERRUPT_STS_IE_CSI_TX0_MASK 0x10
#define TI_DS90UB638_INTERRUPT_STS_IE_RX0_MASK     0x01

/** CSI_CTL (Address 0x33), RW */
#define TI_DS90UB638_CSI_CTL_REG 0x33

#define TI_DS90UB638_CSI_CTL_CSI_CAL_EN_MASK           0x40
#define TI_DS90UB638_CSI_CTL_CSI_CAL_EN                0x40
#define TI_DS90UB638_CSI_CTL_CSI_CAL_DISABLE           0x00

#define TI_DS90UB638_CSI_CTL_CSI_LANE_COUNT_MASK       0x30
#define TI_DS90UB638_CSI_CTL_CSI_LANE_COUNT_4          0x00
#define TI_DS90UB638_CSI_CTL_CSI_LANE_COUNT_3          0x10 // 0x10 = (0b01 << 4)
#define TI_DS90UB638_CSI_CTL_CSI_LANE_COUNT_2          0x20 // 0x20 = (0b10 << 4)
#define TI_DS90UB638_CSI_CTL_CSI_LANE_COUNT_1          0x30 // 0x30 = (0b11 << 4)

#define TI_DS90UB638_CSI_CTL_CSI_ULP_MASK              0x0C
#define TI_DS90UB638_CSI_CTL_CSI_ULP_NORMAL            0x00
#define TI_DS90UB638_CSI_CTL_CSI_ULP_LP00_DATA_ONLY    0x04 // 0x04 = (0b01 << 2)
#define TI_DS90UB638_CSI_CTL_CSI_ULP_LP00_DATA_N_CLOCK 0x0C // 0x0C = (0b11 << 2)

#define TI_DS90UB638_CSI_CTL_CSI_CONTS_CLOCK_MASK      0x02
#define TI_DS90UB638_CSI_CTL_CSI_CONTS_CLOCK_EN        0x02
#define TI_DS90UB638_CSI_CTL_CSI_CONTS_CLOCK_DISABLE   0x00

#define TI_DS90UB638_CSI_CTL_CSI_EN_MASK               0x01
#define TI_DS90UB638_CSI_CTL_CSI_EN                    0x01
#define TI_DS90UB638_CSI_CTL_CSI_DISABLE               0x00

/** CSI_CTL2 (Address 0x34), RW (TODO) */
#define TI_DS90UB638_CSI_CTL2_REG 0x34

/** CSI_STS (Address 0x35), Read only */
#define TI_DS90UB638_CSI_STS_REG 0x35
#define TI_DS90UB638_CSI_STS_TX_PORT_PASS_MASK 0x01

/** CSI_TX_ICR (Address 0x36), RW */
#define TI_DS90UB638_CSI_TX_ICR_REG 0x36
#define TI_DS90UB638_CSI_TX_ICR_IE_RX_PORT_INT_EN    0x10
#define TI_DS90UB638_CSI_TX_ICR_IE_CSI_SYNC_ERROR_EN 0x08
#define TI_DS90UB638_CSI_TX_ICR_IE_CSI_SYNC_EN       0x04
#define TI_DS90UB638_CSI_TX_ICR_IE_CSI_PASS_ERROR_EN 0x02
#define TI_DS90UB638_CSI_TX_ICR_IE_CSI_PASS_EN       0x01

/** CSI_TX_ISR (Address 0x37), Read only */
#define TI_DS90UB638_CSI_TX_ISR_REG 0x37
#define TI_DS90UB638_CSI_TX_ISR_RX_PORT_INT_MASK    0x10
#define TI_DS90UB638_CSI_TX_ISR_CSI_SYNC_ERROR_MASK 0x08
#define TI_DS90UB638_CSI_TX_ISR_CSI_SYNC_MASK       0x04
#define TI_DS90UB638_CSI_TX_ISR_CSI_PASS_ERROR_MASK 0x02
#define TI_DS90UB638_CSI_TX_ISR_CSI_PASS_MASK       0x01

/** CSI_TEST_PATT_HI (Address 0x39), RW */
#define TI_DS90UB638_CSI_TEST_PATT_HI_REG 0x39

/** CSI_TEST_PATT_LO (Address 0x3A), RW */
#define TI_DS90UB638_CSI_TEST_PATT_LO_REG 0x3A

/** SFILTER_CFG (Address 0x41), RW */
#define TI_DS90UB638_SFILTER_CFG_REG 0x41
#define TI_DS90UB638_SFILTER_CFG_SFILTER_MAX_MASK 0xF0
#define TI_DS90UB638_SFILTER_CFG_SFILTER_MIN_MASK 0x0F

/** AEQ_CTL1 (Address 0x42), RW (TODO) */
#define TI_DS90UB638_AEQ_CTL1_REG 0x42

/** AEQ_ERR_THOLD (Address 0x43), RW */
#define TI_DS90UB638_AEQ_ERR_THOLD_REG 0x43

/** FPD3_CAP (Address 0x4A), RW */
#define TI_DS90UB638_FPD3_CAP_REG 0x4A
#define TI_DS90UB638_FPD3_CAP_ENC_CRC_CAP_MASK    0x10
#define TI_DS90UB638_FPD3_CAP_ENC_CRC_CAP_EN      0x10
#define TI_DS90UB638_FPD3_CAP_DEC_CRC_CAP_DISABLE 0x00

/** FPD3_PORT_SEL (Address 0x4C), RW */
#define TI_DS90UB638_FPD3_PORT_SEL_REG 0x4C
#define TI_DS90UB638_FPD3_PORT_SEL_RX_WRITE_PORT_0_MASK    0x01
#define TI_DS90UB638_FPD3_PORT_SEL_RX_WRITE_PORT_0_EN      0x01
#define TI_DS90UB638_FPD3_PORT_SEL_RX_WRITE_PORT_0_DISABLE 0x00

/** RX_PORT_STS1 (Address 0x4D), Read only */
#define TI_DS90UB638_RX_PORT_STS1_REG 0x4D
#define TI_DS90UB638_RX_PORT_STS1_RX_PORT_NUM_MASK   0x40
#define TI_DS90UB638_RX_PORT_STS1_BCC_CRC_ERROR_MASK 0x20
#define TI_DS90UB638_RX_PORT_STS1_LOCK_STS_CHG_MASK  0x10
#define TI_DS90UB638_RX_PORT_STS1_BCC_SEQ_ERROR_MASK 0x08
#define TI_DS90UB638_RX_PORT_STS1_PARITY_ERROR_MASK  0x04
#define TI_DS90UB638_RX_PORT_STS1_PORT_PASS_MASK     0x02
#define TI_DS90UB638_RX_PORT_STS1_LOCK_STS_MASK      0x01

/** RX_PORT_STS2 (Address 0x4E), Read only */
#define TI_DS90UB638_RX_PORT_STS2_REG 0x4E
#define TI_DS90UB638_RX_PORT_STS2_LINE_LEN_UNSTABLE_MASK 0x80
#define TI_DS90UB638_RX_PORT_STS2_LINE_LEN_CHG_MASK      0x40
#define TI_DS90UB638_RX_PORT_STS2_FPD3_ENCODE_ERROR_MASK 0x20
#define TI_DS90UB638_RX_PORT_STS2_BUFFER_ERROR_MASK      0x10
#define TI_DS90UB638_RX_PORT_STS2_CSI_ERROR_MASK         0x08
#define TI_DS90UB638_RX_PORT_STS2_FREQ_STABLE_MASK       0x04
#define TI_DS90UB638_RX_PORT_STS2_NO_FPD3_CLK_MASK       0x02
#define TI_DS90UB638_RX_PORT_STS2_LINE_CNT_CHG_MASK      0x01

/** RX_FREQ_HIGH (Address 0x4F), Read only */
#define TI_DS90UB638_RX_FREQ_HIGH_REG 0x4F

/** RX_FREQ_LOW (Address 0x50), Read only */
#define TI_DS90UB638_RX_FREQ_LOW_REG 0x50

/** SENSOR_STS_0 (Address 0x51), Read only */
#define TI_DS90UB638_SENSOR_STS_0_REG 0x51
#define TI_DS90UB638_SENSOR_STS_0_CSI_ALARM_MASK         0x20
#define TI_DS90UB638_SENSOR_STS_0_BCC_ALARM_MASK         0x10
#define TI_DS90UB638_SENSOR_STS_0_LINK_DETECT_ALARM_MASK 0x08
#define TI_DS90UB638_SENSOR_STS_0_TEMP_SENSE_ALARM_MASK  0x04
#define TI_DS90UB638_SENSOR_STS_0_VOLT1_SENSE_ALARM_MASK 0x02
#define TI_DS90UB638_SENSOR_STS_0_VOLT0_SENSE_ALARM_MASK 0x01

/** SENSOR_STS_1 (Address 0x52), Read only (TODO) */
#define TI_DS90UB638_SENSOR_STS_1_REG 0x52

/** SENSOR_STS_2 (Address 0x53), Read only (TODO) */
#define TI_DS90UB638_SENSOR_STS_2_REG 0x53

/** SENSOR_STS_3 (Address 0x54), Read only */
#define TI_DS90UB638_SENSOR_STS_3_REG 0x54
#define TI_DS90UB638_SENSOR_STS_3_CSI_ECC_2BIT_ERR_MASK 0x10
#define TI_DS90UB638_SENSOR_STS_3_CSI_CHKSUM_ERR_MASK   0x08
#define TI_DS90UB638_SENSOR_STS_3_CSI_SOT_ERR_MASK      0x04
#define TI_DS90UB638_SENSOR_STS_3_CSI_SYNC_ERR_MASK     0x02
#define TI_DS90UB638_SENSOR_STS_3_CSI_CNTRL_ERR_MASK    0x01

/** RX_PAR_ERR_HI (Address 0x55), Read only */
#define TI_DS90UB638_RX_PAR_ERR_HI_REG 0x55

/** RX_PAR_ERR_LO (Address 0x56), Read only */
#define TI_DS90UB638_RX_PAR_ERR_LO_REG 0x56

/** BIST_ERR_COUNT (Address 0x57), Read only */
#define TI_DS90UB638_BIST_ERR_COUNT_REG 0x57

/** BCC_CONFIG (Address 0x58), RW */
#define TI_DS90UB638_BCC_CONFIG_REG 0x58
#define TI_DS90UB638_BCC_CONFIG_I2C_PASS_THROUGH_ALL_MASK       0x80
#define TI_DS90UB638_BCC_CONFIG_I2C_PASS_THROUGH_ALL_EN         0x80
#define TI_DS90UB638_BCC_CONFIG_I2C_PASS_THROUGH_ALL_DISABLE    0x00

#define TI_DS90UB638_BCC_CONFIG_I2C_PASS_THROUGH_MASK           0x40
#define TI_DS90UB638_BCC_CONFIG_I2C_PASS_THROUGH_EN             0x40
#define TI_DS90UB638_BCC_CONFIG_I2C_PASS_THROUGH_DISABLE        0x00

#define TI_DS90UB638_BCC_CONFIG_AUTO_ACK_ALL_MASK               0x20
#define TI_DS90UB638_BCC_CONFIG_AUTO_ACK_ALL_EN                 0x20
#define TI_DS90UB638_BCC_CONFIG_AUTO_ACK_ALL_DISABLE            0x00

#define TI_DS90UB638_BCC_CONFIG_BC_ALWAYS_ON_MASK               0x10
#define TI_DS90UB638_BCC_CONFIG_BC_ALWAYS_ON_EN                 0x10
#define TI_DS90UB638_BCC_CONFIG_BC_ALWAYS_ON_DISABLE            0x00

#define TI_DS90UB638_BCC_CONFIG_BC_CRC_GENERATOR_ENABLE_MASK    0x08
#define TI_DS90UB638_BCC_CONFIG_BC_CRC_GENERATOR_ENABLE_EN      0x08
#define TI_DS90UB638_BCC_CONFIG_BC_CRC_GENERATOR_ENABLE_DISABLE 0x00

#define TI_DS90UB638_BCC_CONFIG_BC_FREQ_SELECT_MASK             0x07
#define TI_DS90UB638_BCC_CONFIG_BC_FREQ_SELECT_10MBPS           0x02 // 0x02 = 0b0010
#define TI_DS90UB638_BCC_CONFIG_BC_FREQ_SELECT_2_5MBPS          0x00
#define TI_DS90UB638_BCC_CONFIG_BC_FREQ_SELECT_25MBPS           0x05 // 0x05 = 0b0101
#define TI_DS90UB638_BCC_CONFIG_BC_FREQ_SELECT_50MBPS           0x06 // 0x06 = 0b0110

/** DATAPATH_CTL1 (Address 0x59), RW */
#define TI_DS90UB638_DATAPATH_CTL1_REG              0x59
#define TI_DS90UB638_DATAPATH_CTL1_OVERRIDE_FC_CONFIG_MASK  0x80
#define TI_DS90UB638_DATAPATH_CTL1_OVERRIDE_FC_CONFIG_ALLOW 0x80
#define TI_DS90UB638_DATAPATH_CTL1_OVERRIDE_FC_CONFIG_DENY  0x00

#define TI_DS90UB638_DATAPATH_CTL1_FC_GPIO_EN_MASK           0x03
#define TI_DS90UB638_DATAPATH_CTL1_FC_GPIO_DISABLED          0x00
#define TI_DS90UB638_DATAPATH_CTL1_FC_GPIO_EN_ONE            0x01
#define TI_DS90UB638_DATAPATH_CTL1_FC_GPIO_EN_TWO            0x02
#define TI_DS90UB638_DATAPATH_CTL1_FC_GPIO_EN_FOUR           0x03

/** SER_ID (Address 0x5B), RW */
#define TI_DS90UB638_SER_ID_REG 0x5B
#define TI_DS90UB638_SER_ID_MASK             0xFE
#define TI_DS90UB638_SER_ID_FREEZE_DEVICE_ID 0x01

/** SER_ALIAS_ID (Address 0x5C), RW (TODO) */
#define TI_DS90UB638_SER_ALIAS_ID_REG 0x5C

/* Common Target ID */
#define TI_DS90UB638_TARGET_ID_MASK 0xFE

/** TargetID[0] (Address 0x5D), RW */
#define TI_DS90UB638_TARGET_ID_0_REG 0x5D

/** TargetID[1] (Address 0x5E), RW */
#define TI_DS90UB638_TARGET_ID_1_REG 0x5E

/** TargetID[2] (Address 0x5F), RW */
#define TI_DS90UB638_TARGET_ID_2_REG 0x5F

/** TargetID[3] (Address 0x60), RW */
#define TI_DS90UB638_TARGET_ID_3_REG 0x60

/** TargetID[4] (Address 0x61), RW */
#define TI_DS90UB638_TARGET_ID_4_REG 0x61

/** TargetID[5] (Address 0x62), RW */
#define TI_DS90UB638_TARGET_ID_5_REG 0x62

/** TargetID[6] (Address 0x63), RW */
#define TI_DS90UB638_TARGET_ID_6_REG 0x63

/** TargetID[7] (Address 0x64), RW */
#define TI_DS90UB638_TARGET_ID_7_REG 0x64

/** TargetAlias[0] (Address 0x65), RW */
#define TI_DS90UB638_TARGET_ALIAS_0_REG 0x65

/** TargetAlias[1] (Address 0x66), RW */
#define TI_DS90UB638_TARGET_ALIAS_1_REG 0x66

/** TargetAlias[2] (Address 0x67), RW */
#define TI_DS90UB638_TARGET_ALIAS_2_REG 0x67

/** TargetAlias[3] (Address 0x68), RW */
#define TI_DS90UB638_TARGET_ALIAS_3_REG 0x68

/** TargetAlias[4] (Address 0x69), RW */
#define TI_DS90UB638_TARGET_ALIAS_4_REG 0x69

/** TargetAlias[5] (Address 0x6A), RW */
#define TI_DS90UB638_TARGET_ALIAS_5_REG 0x6A

/** TargetAlias[6] (Address 0x6B), RW */
#define TI_DS90UB638_TARGET_ALIAS_6_REG 0x6B

/** TargetAlias[7] (Address 0x6C), RW */
#define TI_DS90UB638_TARGET_ALIAS_7_REG 0x6C

/** PORT_CONFIG (Address 0x6D), RW */
#define TI_DS90UB638_PORT_CONFIG_REG 0x6D
#define TI_DS90UB638_PORT_CONFIG_CSI_WAIT_FS1_MASK     0x80
#define TI_DS90UB638_PORT_CONFIG_CSI_WAIT_FS1_EN       0x80
#define TI_DS90UB638_PORT_CONFIG_CSI_WAIT_FS1_DISABLE  0x00

#define TI_DS90UB638_PORT_CONFIG_CSI_WAIT_FS0_MASK     0x40
#define TI_DS90UB638_PORT_CONFIG_CSI_WAIT_FS0_EN       0x40
#define TI_DS90UB638_PORT_CONFIG_CSI_WAIT_FS0_DISABLE  0x00

#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_CKSUM_MASK    0x20
#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_CKSUM_EN      0x20
#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_CKSUM_DISABLE 0x00

#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_ECC_MASK      0x10
#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_ECC_EN        0x10
#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_ECC_DISABLE   0x00

#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_LEN_MASK      0x08
#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_LEN_EN        0x08
#define TI_DS90UB638_PORT_CONFIG_CSI_FWD_LEN_DISABLE   0x00

#define TI_DS90UB638_PORT_CONFIG_FPD3_MODE_MASK        0x03
#define TI_DS90UB638_PORT_CONFIG_FPD3_MODE_CSI         0x00
#define TI_DS90UB638_PORT_CONFIG_FPD3_MODE_RAW12       0x02 // 0x02 = (0b10)
#define TI_DS90UB638_PORT_CONFIG_FPD3_MODE_RAW10       0x03 // 0x03 = (0b11)

/** BC_GPIO_CTL0 (Address 0x6E), RW */
#define TI_DS90UB638_BC_GPIO_CTL0_REG 0x6E
#define TI_DS90UB638_BC_GPIO_GPIO1_SEL_MASK       0xF0
#define TI_DS90UB638_BC_GPIO_GPIO1_SEL_GPIO0      0x00
#define TI_DS90UB638_BC_GPIO_GPIO1_SEL_GPIO1      0x10 // 0x10 = (0b0001 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO1_SEL_GPIO2      0x20 // 0x20 = (0b0010 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO1_SEL_GPIO3      0x30 // 0x30 = (0b0011 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO1_SEL_VAL0       0x80 // 0x80 = (0b1000 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO1_SEL_VAL1       0x90 // 0x90 = (0b1001 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO1_SEL_FRAME_SYNC 0xA0 // 0xA0 = (0b1010 << 4)

#define TI_DS90UB638_BC_GPIO_GPIO0_SEL_MASK       0x0F
#define TI_DS90UB638_BC_GPIO_GPIO0_SEL_GPIO0      0x00
#define TI_DS90UB638_BC_GPIO_GPIO0_SEL_GPIO1      0x01 // 0x01 = 0b0001
#define TI_DS90UB638_BC_GPIO_GPIO0_SEL_GPIO2      0x02 // 0x02 = 0b0010
#define TI_DS90UB638_BC_GPIO_GPIO0_SEL_GPIO3      0x03 // 0x03 = 0b0011
#define TI_DS90UB638_BC_GPIO_GPIO0_SEL_VAL0       0x08 // 0x08 = 0b1000
#define TI_DS90UB638_BC_GPIO_GPIO0_SEL_VAL1       0x09 // 0x09 = 0b1001
#define TI_DS90UB638_BC_GPIO_GPIO0_SEL_FRAME_SYNC 0x0A // 0x0A = 0b1010

/** BC_GPIO_CTL1 (Address 0x6F), RW */
#define TI_DS90UB638_BC_GPIO_CTL1_REG 0x6F
#define TI_DS90UB638_BC_GPIO_GPIO3_SEL_MASK       0xF0
#define TI_DS90UB638_BC_GPIO_GPIO3_SEL_GPIO0      0x00
#define TI_DS90UB638_BC_GPIO_GPIO3_SEL_GPIO1      0x10 // 0x10 = (0b0001 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO3_SEL_GPIO2      0x20 // 0x20 = (0b0010 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO3_SEL_GPIO3      0x30 // 0x30 = (0b0011 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO3_SEL_VAL0       0x80 // 0x80 = (0b1000 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO3_SEL_VAL1       0x90 // 0x90 = (0b1001 << 4)
#define TI_DS90UB638_BC_GPIO_GPIO3_SEL_FRAME_SYNC 0xA0 // 0xA0 = (0b1010 << 4)

#define TI_DS90UB638_BC_GPIO_GPIO2_SEL_MASK       0x0F
#define TI_DS90UB638_BC_GPIO_GPIO2_SEL_GPIO0      0x00
#define TI_DS90UB638_BC_GPIO_GPIO2_SEL_GPIO1      0x01 // 0x01 = 0b0001
#define TI_DS90UB638_BC_GPIO_GPIO2_SEL_GPIO2      0x02 // 0x02 = 0b0010
#define TI_DS90UB638_BC_GPIO_GPIO2_SEL_GPIO3      0x03 // 0x03 = 0b0011
#define TI_DS90UB638_BC_GPIO_GPIO2_SEL_VAL0       0x08 // 0x08 = 0b1000
#define TI_DS90UB638_BC_GPIO_GPIO2_SEL_VAL1       0x09 // 0x09 = 0b1001
#define TI_DS90UB638_BC_GPIO_GPIO2_SEL_FRAME_SYNC 0x0A // 0x0A = 0b1010

/** CSI_VC_MAP (Address 0x72), RW (TODO) */
#define TI_DS90UB638_CSI_VC_MAP_REG 0x72

/** LINE_COUNT_HI (Address 0x73), Read only */
#define TI_DS90UB638_LINE_COUNT_HI_REG 0x73

/** LINE_COUNT_LO (Address 0x74), Read only */
#define TI_DS90UB638_LINE_COUNT_LO_REG 0x74

/** LINE_LEN_1 (Address 0x75), Read only */
#define TI_DS90UB638_LINE_LEN_HI_REG 0x75

/** LINE_LEN_0 (Address 0x76), Read only */
#define TI_DS90UB638_LINE_LEN_LO_REG 0x76

/** FREQ_DET_CTL (Address 0x77), RW (TODO) */
#define TI_DS90UB638_FREQ_DET_CTL_REG 0x77

/** MAILBOX_1 (Address 0x78), RW */
#define TI_DS90UB638_MAILBOX_1_REG 0x78

/** MAILBOX_2 (Address 0x79), RW */
#define TI_DS90UB638_MAILBOX_2_REG 0x79

/** CSI_RX_STS (Address 0x7A), Read only */
#define TI_DS90UB638_CSI_RX_STS_REG 0x7A
#define TI_DS90UB638_CSI_RX_STS_LENGTH_ERR_MASK 0x08
#define TI_DS90UB638_CSI_RX_STS_CKSUM_ERR_MASK  0x04
#define TI_DS90UB638_CSI_RX_STS_ECC2_ERR_MASK   0x02
#define TI_DS90UB638_CSI_RX_STS_ECC1_ERR_MASK   0x01

/** CSI_ERR_COUNTER (Address 0x7B), Read only */
#define TI_DS90UB638_CSI_ERR_COUNTER_REG 0x7B

/** PORT_CONFIG2 (Address 0x7C), RW */
#define TI_DS90UB638_PORT_CONFIG2_REG 0x7C
#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_PAR_ERR_MASK       0x20
#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_PAR_ERR_EN         0x20
#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_PAR_ERR_DISABLE    0x00

#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_LINE_SIZE_MASK     0x10
#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_LINE_SIZE_EN       0x10
#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_LINE_SIZE_DISABLE  0x00

#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_FRAME_SIZE_MASK    0x08
#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_FRAME_SIZE_EN      0x08
#define TI_DS90UB638_PORT_CONFIG2_DISCARD_ON_FRAME_SIZE_DISABLE 0x00

/** PORT_PASS_CTL (Address 0x7D), RW */
#define TI_DS90UB638_PORT_PASS_CTL_REG 0x7D
#define TI_DS90UB638_PORT_PASS_CTL_DISCARD_EN_MASK    0x80
#define TI_DS90UB638_PORT_PASS_CTL_DISCARD_EN         0x80
#define TI_DS90UB638_PORT_PASS_CTL_DISCARD_DISABLE    0x00

#define TI_DS90UB638_PORT_PASS_CTL_LINE_CNT_MASK      0x20
#define TI_DS90UB638_PORT_PASS_CTL_LINE_CNT_EN        0x20
#define TI_DS90UB638_PORT_PASS_CTL_LINE_CNT_DISABLE   0x00

#define TI_DS90UB638_PORT_PASS_CTL_LINE_SIZE_MASK     0x10
#define TI_DS90UB638_PORT_PASS_CTL_LINE_SIZE_EN       0x10
#define TI_DS90UB638_PORT_PASS_CTL_LINE_SIZE_DISABLE  0x00

#define TI_DS90UB638_PORT_PASS_CTL_PARITY_ERR         0x08
#define TI_DS90UB638_PORT_PASS_CTL_PARITY_ERR_EN      0x08
#define TI_DS90UB638_PORT_PASS_CTL_PARITY_ERR_DISABLE 0x00

#define TI_DS90UB638_PORT_PASS_CTL_PASS_WDOG_MASK     0x04 // RX Port Pass Watchdog disable
#define TI_DS90UB638_PORT_PASS_CTL_PASS_WDOG_EN       0x00
#define TI_DS90UB638_PORT_PASS_CTL_PASS_WDOG_DISABLE  0x04

#define TI_DS90UB638_PORT_PASS_CTL_THRESHOLD_MASK     0x03 // 0...3

/** SEN_INT_RISE_CTL (Address 0x7E), RW */
#define TI_DS90UB638_SEN_INT_RISE_CTL_REG 0x7E

/** SEN_INT_FALL_CTL (Address 0x7F), RW */
#define TI_DS90UB638_SEN_INT_FALL_CTL_REG 0x7F

/** REFCLK_FREQ (Address 0xA5), Read only */
#define TI_DS90UB638_REFCLK_FREQ_REG 0xA5

/** IND_ACC_CTL (Address 0xB0), RW (TODO) */
#define TI_DS90UB638_IND_ACC_CTL_REG 0xB0

/** IND_ACC_ADDR (Address 0xB1), RW */
#define TI_DS90UB638_IND_ACC_ADDR_REG 0xB1

/** IND_ACC_DATA (Address 0xB2), RW */
#define TI_DS90UB638_IND_ACC_DATA_REG 0xB2

/** BIST Control (Address 0xB3), RW (TODO) */
#define TI_DS90UB638_BIST_CTL_REG 0xB3

/** MODE_IDX_STS (Address 0xB8), Rwad only (TODO) */
#define TI_DS90UB638_MODE_IDX_STS_REG 0xB8

/** LINK_ERROR_COUNT (Address 0xB9), RW */
#define TI_DS90UB638_LINK_ERROR_COUNT_REG 0xB9
#define TI_DS90UB638_LINK_ERROR_LINK_SFIL_WAIT_MASK     0x20
#define TI_DS90UB638_LINK_ERROR_LINK_SFIL_WAIT_EN       0x20
#define TI_DS90UB638_LINK_ERROR_LINK_SFIL_WAIT_DISABLE  0x00

#define TI_DS90UB638_LINK_ERROR_COUNT_MASK              0x10
#define TI_DS90UB638_LINK_ERROR_COUNT_EN                0x10
#define TI_DS90UB638_LINK_ERROR_COUNT_DISABLE           0x00

#define TI_DS90UB638_LINK_ERROR_THRESH_MASK             0x0F // 0...15

/** GPIO_PD_CTL (Address 0xBE), RW */
#define TI_DS90UB638_GPIO_PD_CTL_REG 0xBE
#define TI_DS90UB638_GPIO_PD_CTL_GPIO6_PD_EN      0x00
#define TI_DS90UB638_GPIO_PD_CTL_GPIO6_PD_DISABLE 0x40
#define TI_DS90UB638_GPIO_PD_CTL_GPIO5_PD_EN      0x00
#define TI_DS90UB638_GPIO_PD_CTL_GPIO5_PD_DISABLE 0x20
#define TI_DS90UB638_GPIO_PD_CTL_GPIO4_PD_EN      0x00
#define TI_DS90UB638_GPIO_PD_CTL_GPIO4_PD_DISABLE 0x10
#define TI_DS90UB638_GPIO_PD_CTL_GPIO3_PD_EN      0x00
#define TI_DS90UB638_GPIO_PD_CTL_GPIO3_PD_DISABLE 0x08
#define TI_DS90UB638_GPIO_PD_CTL_GPIO2_PD_EN      0x00
#define TI_DS90UB638_GPIO_PD_CTL_GPIO2_PD_DISABLE 0x04
#define TI_DS90UB638_GPIO_PD_CTL_GPIO1_PD_EN      0x00
#define TI_DS90UB638_GPIO_PD_CTL_GPIO1_PD_DISABLE 0x02
#define TI_DS90UB638_GPIO_PD_CTL_GPIO0_PD_EN      0x00
#define TI_DS90UB638_GPIO_PD_CTL_GPIO0_PD_DISABLE 0x01

/** PORT_DEBUG (Address 0xD0), RW (TODO) */
#define TI_DS90UB638_PORT_DEBUG_REG 0xD0

/** AEQ_CTL2 (Address 0xD2), RW (TODO) */
#define TI_DS90UB638_AEQ_CTL2_REG 0xD2

/** AEQ_STATUS (Address 0xD3), Read only */
#define TI_DS90UB638_AEQ_STATUS_REG 0xD3
#define TI_DS90UB638_AEQ_STATUS_MASK 0x3F

/** ADAPTIVE EQ BYPASS (Address 0xD4), RW (TODO) */
#define TI_DS90UB638_AEQ_BYPASS_REG 0xD4

/** AEQ_MIN_MAX (Address 0xD5), RW (TODO) */
#define TI_DS90UB638_AEQ_MIN_MAX_REG 0xD5

/** PORT_ICR_HI (Address 0xD8), RW */
#define TI_DS90UB638_PORT_ICR_HI_REG 0xD8
#define TI_DS90UB638_PORT_ICR_HI_IE_FPD3_ENC_ERR 0x04
#define TI_DS90UB638_PORT_ICR_HI_IE_BCC_SEQ_ERR  0x02
#define TI_DS90UB638_PORT_ICR_HI_IE_BCC_CRC_ERR  0x01

/** PORT_ICR_LO (Address 0xD9), RW */
#define TI_DS90UB638_PORT_ICR_LO_REG 0xD9
#define TI_DS90UB638_PORT_ICR_LO_IE_LINE_LEN_CHG 0x40
#define TI_DS90UB638_PORT_ICR_LO_IE_LINE_CNT_CHG 0x20
#define TI_DS90UB638_PORT_ICR_LO_IE_BUFFER_ERR   0x10
#define TI_DS90UB638_PORT_ICR_LO_IE_CSI_RX_ERR   0x08
#define TI_DS90UB638_PORT_ICR_LO_IE_FPD3_PAR_ERR 0x04
#define TI_DS90UB638_PORT_ICR_LO_IE_PORT_PASS    0x02
#define TI_DS90UB638_PORT_ICR_LO_IE_LOCK_STS     0x01

/** PORT_ISR_HI (Address 0xDA), Read only */
#define TI_DS90UB638_PORT_ISR_HI_REG 0xDA
#define TI_DS90UB638_PORT_ISR_HI_IE_FC_GPIO_MASK      0x10
#define TI_DS90UB638_PORT_ISR_HI_IE_FC_SENS_STS_MASK  0x08
#define TI_DS90UB638_PORT_ISR_HI_IS_FPD3_ENC_ERR_MASK 0x04
#define TI_DS90UB638_PORT_ISR_HI_IS_BCC_SEQ_ERR_MASK  0x02
#define TI_DS90UB638_PORT_ISR_HI_IS_BCC_CRC_ERR_MASK  0x01

/** PORT_ISR_LO (Address 0xDB), Read only */
#define TI_DS90UB638_PORT_ISR_LO_REG 0xDB
#define TI_DS90UB638_PORT_ISR_LO_IS_LINE_LEN_CHG_MASK 0x40
#define TI_DS90UB638_PORT_ISR_LO_IS_LINE_CNT_CHG_MASK 0x20
#define TI_DS90UB638_PORT_ISR_LO_IS_BUFFER_ERR_MASK   0x10
#define TI_DS90UB638_PORT_ISR_LO_IS_CSI_RX_ERR_MASK   0x08
#define TI_DS90UB638_PORT_ISR_LO_IS_FPD3_PAR_ERR_MASK 0x04
#define TI_DS90UB638_PORT_ISR_LO_IS_PORT_PASS_MASK    0x02
#define TI_DS90UB638_PORT_ISR_LO_IS_LOCK_STS_MASK     0x01

/** FC_GPIO_STS (Address 0xDC), Read only */
#define TI_DS90UB638_FC_GPIO_STS_REG 0xDC
#define TI_DS90UB638_FC_GPIO_STS_GPIO3_INT_MASK 0x80
#define TI_DS90UB638_FC_GPIO_STS_GPIO2_INT_MASK 0x40
#define TI_DS90UB638_FC_GPIO_STS_GPIO1_INT_MASK 0x20
#define TI_DS90UB638_FC_GPIO_STS_GPIO0_INT_MASK 0x10
#define TI_DS90UB638_FC_GPIO_STS_FC_GPIO3_MASK  0x08
#define TI_DS90UB638_FC_GPIO_STS_FC_GPIO2_MASK  0x04
#define TI_DS90UB638_FC_GPIO_STS_FC_GPIO1_MASK  0x02
#define TI_DS90UB638_FC_GPIO_STS_FC_GPIO0_MASK  0x01

/** FC_GPIO_ICR (Address 0xDD), RW */
#define TI_DS90UB638_FC_GPIO_ICR_REG 0xDD
#define TI_DS90UB638_FC_GPIO_ICR_GPIO3_FALL_IE 0x80
#define TI_DS90UB638_FC_GPIO_ICR_GPIO3_RISE_IE 0x40
#define TI_DS90UB638_FC_GPIO_ICR_GPIO2_FALL_IE 0x20
#define TI_DS90UB638_FC_GPIO_ICR_GPIO2_RISE_IE 0x10
#define TI_DS90UB638_FC_GPIO_ICR_GPIO1_FALL_IE 0x08
#define TI_DS90UB638_FC_GPIO_ICR_GPIO1_RISE_IE 0x04
#define TI_DS90UB638_FC_GPIO_ICR_GPIO0_FALL_IE 0x02
#define TI_DS90UB638_FC_GPIO_ICR_GPIO0_RISE_IE 0x01

/** SEN_INT_RISE_STS (Address 0xDE), Read only */
#define TI_DS90UB638_SEN_INT_RISE_STS_REG 0xDE

/** SEN_INT_FALL_STS (Address 0xDF), Read only */
#define TI_DS90UB638_SEN_INT_FALL_STS_REG 0xDF

/** FPD3_RX_ID0 (Address 0xF0), Read only */
#define TI_DS90UB638_FPD3_RX_ID0_REG 0xF0

/** FPD3_RX_ID1 (Address 0xF1), Read only */
#define TI_DS90UB638_FPD3_RX_ID1_REG 0xF1

/** FPD3_RX_ID2 (Address 0xF2), Read only */
#define TI_DS90UB638_FPD3_RX_ID2_REG 0xF2

/** FPD3_RX_ID3 (Address 0xF3), Read only */
#define TI_DS90UB638_FPD3_RX_ID3_REG 0xF3

/** FPD3_RX_ID4 (Address 0xF4), Read only */
#define TI_DS90UB638_FPD3_RX_ID4_REG 0xF4

/** FPD3_RX_ID5 (Address 0xF5), Read only */
#define TI_DS90UB638_FPD3_RX_ID5_REG 0xF5

/** I2C_RX0_ID (Address 0xF8), RW. Use TI_DS90UB638_SER_ID_MASK */
#define TI_DS90UB638_I2C_RX0_ID_REG 0xF8

#endif /* _DT_BINDINGS_INTERCONNECT_TI_DS90UB638_H */
