{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528121980188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528121980197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  4 11:19:39 2018 " "Processing started: Mon Jun  4 11:19:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528121980197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121980197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kmodes_CalcCentroidModule -c Kmodes_CalcCentroidModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kmodes_CalcCentroidModule -c Kmodes_CalcCentroidModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121980197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528121980931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528121980932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmodes_CalcCentroidModule.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Kmodes_CalcCentroidModule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmodes_CalcCentroidModule " "Found entity 1: Kmodes_CalcCentroidModule" {  } { { "Kmodes_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121995287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmodes_ControlCalcCentroid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Kmodes_ControlCalcCentroid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kmodes_ControlCalcCentroid-arch " "Found design unit 1: Kmodes_ControlCalcCentroid-arch" {  } { { "Kmodes_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_ControlCalcCentroid.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kmodes_ControlCalcCentroid " "Found entity 1: Kmodes_ControlCalcCentroid" {  } { { "Kmodes_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_ControlCalcCentroid.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121995994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CountFrequenceData.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CountFrequenceData.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountFrequenceData-arch " "Found design unit 1: CountFrequenceData-arch" {  } { { "CountFrequenceData.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/CountFrequenceData.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995996 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountFrequenceData " "Found entity 1: CountFrequenceData" {  } { { "CountFrequenceData.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/CountFrequenceData.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121995996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CountAtrData.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CountAtrData.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countatrdata-SYN " "Found design unit 1: countatrdata-SYN" {  } { { "CountAtrData.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/CountAtrData.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995997 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountAtrData " "Found entity 1: CountAtrData" {  } { { "CountAtrData.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/CountAtrData.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121995997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferFrequenceData.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BufferFrequenceData.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferFrequenceData-arch " "Found design unit 1: BufferFrequenceData-arch" {  } { { "BufferFrequenceData.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/BufferFrequenceData.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995998 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferFrequenceData " "Found entity 1: BufferFrequenceData" {  } { { "BufferFrequenceData.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/BufferFrequenceData.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121995998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferInControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BufferInControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferInControl-arch " "Found design unit 1: BufferInControl-arch" {  } { { "BufferInControl.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/BufferInControl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995999 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferInControl " "Found entity 1: BufferInControl" {  } { { "BufferInControl.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/BufferInControl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121995999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferOutControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BufferOutControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferOutControl-arch " "Found design unit 1: BufferOutControl-arch" {  } { { "BufferOutControl.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/BufferOutControl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995999 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferOutControl " "Found entity 1: BufferOutControl" {  } { { "BufferOutControl.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/BufferOutControl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121995999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121995999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferEnOutControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BufferEnOutControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferEnOutControl-arch " "Found design unit 1: BufferEnOutControl-arch" {  } { { "BufferEnOutControl.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/BufferEnOutControl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121996000 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferEnOutControl " "Found entity 1: BufferEnOutControl" {  } { { "BufferEnOutControl.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/BufferEnOutControl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528121996000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528121996000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kmodes_CalcCentroidModule " "Elaborating entity \"Kmodes_CalcCentroidModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528121996078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kmodes_ControlCalcCentroid Kmodes_ControlCalcCentroid:inst1 " "Elaborating entity \"Kmodes_ControlCalcCentroid\" for hierarchy \"Kmodes_ControlCalcCentroid:inst1\"" {  } { { "Kmodes_CalcCentroidModule.bdf" "inst1" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 168 200 608 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121996106 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1528121996123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferFrequenceData BufferFrequenceData:inst9 " "Elaborating entity \"BufferFrequenceData\" for hierarchy \"BufferFrequenceData:inst9\"" {  } { { "Kmodes_CalcCentroidModule.bdf" "inst9" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 1504 1912 2320 1680 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121996139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferInControl BufferInControl:inst " "Elaborating entity \"BufferInControl\" for hierarchy \"BufferInControl:inst\"" {  } { { "Kmodes_CalcCentroidModule.bdf" "inst" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 24 1072 1376 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121997166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferOutControl BufferOutControl:inst11 " "Elaborating entity \"BufferOutControl\" for hierarchy \"BufferOutControl:inst11\"" {  } { { "Kmodes_CalcCentroidModule.bdf" "inst11" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 40 2736 3104 216 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528121997171 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmodes_ControlCalcCentroid:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmodes_ControlCalcCentroid:inst1\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528122406161 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmodes_ControlCalcCentroid:inst1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmodes_ControlCalcCentroid:inst1\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528122406161 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528122406161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406284 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528122406284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dh " "Found entity 1: add_sub_4dh" {  } { { "db/add_sub_4dh.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/db/add_sub_4dh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122406411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122406411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dh " "Found entity 1: add_sub_5dh" {  } { { "db/add_sub_5dh.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/db/add_sub_5dh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122406488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122406488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1 " "Instantiated megafunction \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528122406526 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528122406526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406540 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dh " "Found entity 1: add_sub_0dh" {  } { { "db/add_sub_0dh.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/db/add_sub_0dh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122406615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122406615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1dh " "Found entity 1: add_sub_1dh" {  } { { "db/add_sub_1dh.tdf" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/db/add_sub_1dh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528122406692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122406692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|altshift:external_latency_ffs Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122406699 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\] " "Synthesized away node \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmodes_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 168 200 608 408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528122407596 "|Kmodes_CalcCentroidModule|Kmodes_ControlCalcCentroid:inst1|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\] " "Synthesized away node \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmodes_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 168 200 608 408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528122407596 "|Kmodes_CalcCentroidModule|Kmodes_ControlCalcCentroid:inst1|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\] " "Synthesized away node \"Kmodes_ControlCalcCentroid:inst1\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmodes_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 168 200 608 408 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528122407596 "|Kmodes_CalcCentroidModule|Kmodes_ControlCalcCentroid:inst1|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1528122407596 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1528122407596 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Kmodes_ControlCalcCentroid:inst1\|state.STOREDATA Kmodes_ControlCalcCentroid:inst1\|state.STOREDATA~_emulated Kmodes_ControlCalcCentroid:inst1\|state.STOREDATA~1 " "Register \"Kmodes_ControlCalcCentroid:inst1\|state.STOREDATA\" is converted into an equivalent circuit using register \"Kmodes_ControlCalcCentroid:inst1\|state.STOREDATA~_emulated\" and latch \"Kmodes_ControlCalcCentroid:inst1\|state.STOREDATA~1\"" {  } { { "Kmodes_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_ControlCalcCentroid.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528122417971 "|Kmodes_CalcCentroidModule|Kmodes_ControlCalcCentroid:inst1|state.STOREDATA"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Kmodes_ControlCalcCentroid:inst1\|state.RESET Kmodes_ControlCalcCentroid:inst1\|state.RESET~_emulated Kmodes_ControlCalcCentroid:inst1\|state.RESET~1 " "Register \"Kmodes_ControlCalcCentroid:inst1\|state.RESET\" is converted into an equivalent circuit using register \"Kmodes_ControlCalcCentroid:inst1\|state.RESET~_emulated\" and latch \"Kmodes_ControlCalcCentroid:inst1\|state.RESET~1\"" {  } { { "Kmodes_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_ControlCalcCentroid.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528122417971 "|Kmodes_CalcCentroidModule|Kmodes_ControlCalcCentroid:inst1|state.RESET"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Kmodes_ControlCalcCentroid:inst1\|state.LOADDATA Kmodes_ControlCalcCentroid:inst1\|state.LOADDATA~_emulated Kmodes_ControlCalcCentroid:inst1\|state.LOADDATA~1 " "Register \"Kmodes_ControlCalcCentroid:inst1\|state.LOADDATA\" is converted into an equivalent circuit using register \"Kmodes_ControlCalcCentroid:inst1\|state.LOADDATA~_emulated\" and latch \"Kmodes_ControlCalcCentroid:inst1\|state.LOADDATA~1\"" {  } { { "Kmodes_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_ControlCalcCentroid.vhd" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528122417971 "|Kmodes_CalcCentroidModule|Kmodes_ControlCalcCentroid:inst1|state.LOADDATA"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528122417971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_RamB GND " "Pin \"wr_RamB\" is stuck at GND" {  } { { "Kmodes_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 288 728 904 304 "wr_RamB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528122476091 "|Kmodes_CalcCentroidModule|wr_RamB"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_State\[1\] VCC " "Pin \"next_State\[1\]\" is stuck at VCC" {  } { { "Kmodes_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmodes/Kmodes 0206/Kmeans_Processador/Kmodes_CalcCentroidModule/Kmodes_CalcCentroidModule.bdf" { { 192 720 896 208 "next_State\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528122476091 "|Kmodes_CalcCentroidModule|next_State[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528122476091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528122481052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528122649443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528122659513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528122659513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92034 " "Implemented 92034 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "119 " "Implemented 119 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528122670167 ""} { "Info" "ICUT_CUT_TM_OPINS" "162 " "Implemented 162 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528122670167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91753 " "Implemented 91753 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528122670167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528122670167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1497 " "Peak virtual memory: 1497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528122670370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  4 11:31:10 2018 " "Processing ended: Mon Jun  4 11:31:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528122670370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:31 " "Elapsed time: 00:11:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528122670370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:59 " "Total CPU time (on all processors): 00:11:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528122670370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528122670370 ""}
