Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto ff26aa95400749cb8e566d417f7382ad --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stopwatch_top_behav xil_defaultlib.stopwatch_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/SevenSegmentControl.sv" Line 12. Module SevenSegmentControl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_counter(BIT_NUMBER=20)
Compiling module xil_defaultlib.mod_counter
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.SevenSegmentControl
Compiling module xil_defaultlib.stopwatch_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot stopwatch_top_behav
