//
// Written by Synplify Pro 
// Product Version "Q-2020.03M"
// Program "Synplify Pro", Mapper "map202003act, Build 065R"
// Tue Feb  8 01:35:12 2022
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.5\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microsemi\libero_soc_v12.5\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v12.5\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v12.5\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v12.5\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\kai\desktop\test2_rp\component\polarfire_syn_comps.v "
// file 6 "\c:\users\kai\desktop\test2_rp\hdl\comb.v "
// file 7 "\c:\users\kai\desktop\test2_rp\component\work\pf_tpsram_c0\pf_tpsram_c0.v "
// file 8 "\c:\users\kai\desktop\test2_rp\component\work\test2\test2.v "
// file 9 "\c:\users\kai\desktop\test2_rp\hdl\pf_sram_ahbl_axi_c1_pf_tpsram_ahb_axi_0_pf_tpsram.v "
// file 10 "\c:\users\kai\desktop\test2_rp\hdl\test2_rp_hdl\delay_a_clock.v "
// file 11 "\c:\users\kai\desktop\test2_rp\hdl\test2_rp_hdl\error_gen.v "
// file 12 "\c:\users\kai\desktop\test2_rp\hdl\test2_rp_hdl\hdl_rp\de_v1\de64_1.v "
// file 13 "\c:\users\kai\desktop\test2_rp\hdl\test2_rp_hdl\hdl_rp\de_v1\de64_2.v "
// file 14 "\c:\users\kai\desktop\test2_rp\hdl\test2_rp_hdl\hdl_rp\de_v1\de_v1.v "
// file 15 "\c:\users\kai\desktop\test2_rp\hdl\test2_rp_hdl\hdl_rp\en64_rp.v "
// file 16 "\c:\users\kai\desktop\test2_rp\hdl\test2_rp_hdl\test5.v "
// file 17 "\c:\users\kai\desktop\test2_rp\hdl\test2_rp_hdl\test6.v "
// file 18 "\c:\users\kai\desktop\test2_rp\component\work\pf_tpsram_c0\pf_tpsram_c0_0\pf_tpsram_c0_pf_tpsram_c0_0_pf_tpsram.v "
// file 19 "\c:\microsemi\libero_soc_v12.5\synplifypro\lib\nlconst.dat "
// file 20 "\c:\users\kai\desktop\test2_rp\designer\test2\synthesis.fdc "

`timescale 100 ps/100 ps
module de64_1 (
  PF_TPSRAM_C0_0_R_DATA,
  data_64_out_net_0,
  ERRr_c
)
;
input [7:0] PF_TPSRAM_C0_0_R_DATA ;
input [63:0] data_64_out_net_0 ;
output ERRr_c ;
wire ERRr_c ;
wire [3:3] SYN_5_0_a2_7_Z;
wire [4:4] SYN_6_0_Z;
wire [7:7] SYN_1;
wire [1:1] SYN_3_0_a2_0_Z;
wire [0:0] SYN_2_0_a2_0_Z;
wire [2:2] SYN_4_0_a2_10_Z;
wire [2:2] SYN_4_0_a2_15_Z;
wire [4:4] SYN_6_8_Z;
wire [2:2] SYN_4_0_a2_1_Z;
wire [5:5] SYN_7_0_a2_6_Z;
wire [1:1] SYN_3_0_a2_4_Z;
wire [4:4] SYN_6_3_0;
wire [4:4] SYN_6_12_Z;
wire [7:7] SYN_6;
wire [7:6] SYN_8;
wire [4:4] SYN_6_3_Z;
wire [2:2] SYN_4_5;
wire [1:1] SYN_3_5;
wire [4:4] SYN_6_12_0_Z;
wire [4:4] SYN_6_11_Z;
wire [0:0] SYN_2_0_a2_13_Z;
wire [0:0] SYN_2_0_a2_12_Z;
wire [0:0] SYN_2_0_a2_11_Z;
wire [0:0] SYN_2_0_a2_9;
wire [1:1] SYN_3_0_a2_12_Z;
wire [1:1] SYN_3_0_a2_10_Z;
wire [2:2] SYN_4_0_a2_14_Z;
wire [2:2] SYN_4_0_a2_12_Z;
wire [3:3] SYN_5_0_a2_12_Z;
wire [3:3] SYN_5_0_a2_11_Z;
wire [5:5] SYN_7_0_a2_14_Z;
wire [5:5] SYN_7_0_a2_12_Z;
wire [5:5] SYN_7_0_a2_2_Z;
wire [6:6] SYN_8_0_a2_10_Z;
wire [6:6] SYN_8_0_a2_1;
wire [7:7] SYN_0_a2_12_Z;
wire [7:7] SYN_0_a2_3_Z;
wire [0:0] SYN_2_14;
wire [4:4] SYN_6_4_Z;
wire [1:1] SYN_3_10;
wire [1:1] SYN_3_0_a2_15_Z;
wire [2:2] SYN_4_0_a2_13_Z;
wire [3:3] SYN_5_0_a2_10_Z;
wire [5:5] SYN_7_0_a2_11_Z;
wire [5:5] SYN_7_0_a2_10_Z;
wire [6:6] SYN_8_0_a2_12_Z;
wire [6:6] SYN_8_0_a2_11_Z;
wire [6:6] SYN_8_0_a2_9_Z;
wire [7:7] SYN_0_a2_13_Z;
wire [7:7] SYN_0_a2_10_Z;
wire [4:4] SYN_6_15_Z;
wire [4:4] SYN_6_13_Z;
wire [0:0] SYN_2_0_a2_15_Z;
wire [0:0] SYN_2_0_a2_14_Z;
wire [1:1] SYN_3_0_a2_13_Z;
wire [2:2] SYN_4_0_a2_16_Z;
wire [3:3] SYN_5_0_a2_16_Z;
wire [3:3] SYN_5_0_a2_14_Z;
wire [6:6] SYN_8_0_a2_13_Z;
wire [7:7] SYN_0_a2_15_Z;
wire [7:7] SYN_0_a2_9_Z;
wire [4:4] SYN_6_17_Z;
wire [5:5] SYN_7_0_a2_16_Z;
wire [1:1] SYN_3_0_a2_16_Z;
wire [5:5] SYN_7;
wire [3:3] SYN_5;
wire [2:2] SYN_4;
wire [0:0] SYN_2;
wire [4:4] SYN_6_Z;
wire [7:7] SYN;
wire N_31 ;
wire N_32 ;
wire N_27 ;
wire ERRr_4_Z ;
wire ERRr_2_Z ;
wire GND ;
wire VCC ;
// @12:22
  CFG4 \SYN_5_0_a2_7[3]  (
	.A(data_64_out_net_0[25]),
	.B(data_64_out_net_0[26]),
	.C(data_64_out_net_0[44]),
	.D(data_64_out_net_0[48]),
	.Y(SYN_5_0_a2_7_Z[3])
);
defparam \SYN_5_0_a2_7[3] .INIT=16'h6996;
// @12:23
  CFG3 \SYN_6_0[4]  (
	.A(data_64_out_net_0[49]),
	.B(data_64_out_net_0[52]),
	.C(data_64_out_net_0[46]),
	.Y(SYN_6_0_Z[4])
);
defparam \SYN_6_0[4] .INIT=8'h96;
// @12:26
  CFG4 \SYN_0_a2_1_0[7]  (
	.A(data_64_out_net_0[12]),
	.B(data_64_out_net_0[59]),
	.C(data_64_out_net_0[35]),
	.D(data_64_out_net_0[61]),
	.Y(SYN_1[7])
);
defparam \SYN_0_a2_1_0[7] .INIT=16'h6996;
// @12:20
  CFG3 \SYN_3_0_a2_0[1]  (
	.A(data_64_out_net_0[0]),
	.B(data_64_out_net_0[43]),
	.C(SYN_1[7]),
	.Y(SYN_3_0_a2_0_Z[1])
);
defparam \SYN_3_0_a2_0[1] .INIT=8'h96;
// @12:19
  CFG4 \SYN_2_0_a2_0[0]  (
	.A(data_64_out_net_0[0]),
	.B(data_64_out_net_0[43]),
	.C(data_64_out_net_0[27]),
	.D(data_64_out_net_0[53]),
	.Y(SYN_2_0_a2_0_Z[0])
);
defparam \SYN_2_0_a2_0[0] .INIT=16'h6996;
// @12:21
  CFG4 \SYN_4_0_a2_15[2]  (
	.A(data_64_out_net_0[9]),
	.B(data_64_out_net_0[16]),
	.C(data_64_out_net_0[59]),
	.D(SYN_4_0_a2_10_Z[2]),
	.Y(SYN_4_0_a2_15_Z[2])
);
defparam \SYN_4_0_a2_15[2] .INIT=16'h6996;
// @12:23
  CFG3 \SYN_6_8[4]  (
	.A(data_64_out_net_0[15]),
	.B(data_64_out_net_0[19]),
	.C(data_64_out_net_0[14]),
	.Y(SYN_6_8_Z[4])
);
defparam \SYN_6_8[4] .INIT=8'h96;
// @12:21
  CFG4 \SYN_4_0_a2_1[2]  (
	.A(data_64_out_net_0[3]),
	.B(data_64_out_net_0[29]),
	.C(data_64_out_net_0[19]),
	.D(data_64_out_net_0[40]),
	.Y(SYN_4_0_a2_1_Z[2])
);
defparam \SYN_4_0_a2_1[2] .INIT=16'h6996;
// @12:24
  CFG4 \SYN_7_0_a2_6[5]  (
	.A(data_64_out_net_0[32]),
	.B(data_64_out_net_0[33]),
	.C(data_64_out_net_0[34]),
	.D(data_64_out_net_0[28]),
	.Y(SYN_7_0_a2_6_Z[5])
);
defparam \SYN_7_0_a2_6[5] .INIT=16'h6996;
// @12:20
  CFG2 \SYN_3_0_a2_4[1]  (
	.A(data_64_out_net_0[25]),
	.B(data_64_out_net_0[32]),
	.Y(SYN_3_0_a2_4_Z[1])
);
defparam \SYN_3_0_a2_4[1] .INIT=4'h6;
// @12:22
  CFG2 \SYN_5_0_a2_1[3]  (
	.A(data_64_out_net_0[25]),
	.B(data_64_out_net_0[26]),
	.Y(SYN_6_3_0[4])
);
defparam \SYN_5_0_a2_1[3] .INIT=4'h6;
// @12:23
  CFG2 \SYN_6_12[4]  (
	.A(data_64_out_net_0[49]),
	.B(data_64_out_net_0[52]),
	.Y(SYN_6_12_Z[4])
);
defparam \SYN_6_12[4] .INIT=4'h6;
// @12:26
  CFG2 \SYN_0_a2_1[7]  (
	.A(data_64_out_net_0[12]),
	.B(data_64_out_net_0[59]),
	.Y(N_31)
);
defparam \SYN_0_a2_1[7] .INIT=4'h6;
// @12:24
  CFG2 \SYN_7_0_a2_1[5]  (
	.A(data_64_out_net_0[0]),
	.B(data_64_out_net_0[43]),
	.Y(N_32)
);
defparam \SYN_7_0_a2_1[5] .INIT=4'h6;
// @12:26
  CFG2 \SYN_0_a2_6[7]  (
	.A(data_64_out_net_0[50]),
	.B(data_64_out_net_0[58]),
	.Y(SYN_6[7])
);
defparam \SYN_0_a2_6[7] .INIT=4'h6;
// @12:26
  CFG2 \SYN_0_a2_8[7]  (
	.A(data_64_out_net_0[9]),
	.B(data_64_out_net_0[16]),
	.Y(SYN_8[7])
);
defparam \SYN_0_a2_8[7] .INIT=4'h6;
// @12:23
  CFG2 \SYN_6_3[4]  (
	.A(data_64_out_net_0[15]),
	.B(data_64_out_net_0[19]),
	.Y(SYN_6_3_Z[4])
);
defparam \SYN_6_3[4] .INIT=4'h6;
// @12:21
  CFG2 \SYN_4_0_a2_5[2]  (
	.A(data_64_out_net_0[20]),
	.B(data_64_out_net_0[21]),
	.Y(SYN_4_5[2])
);
defparam \SYN_4_0_a2_5[2] .INIT=4'h6;
// @12:24
  CFG2 \SYN_7_0_a2_0[5]  (
	.A(data_64_out_net_0[3]),
	.B(data_64_out_net_0[29]),
	.Y(N_27)
);
defparam \SYN_7_0_a2_0[5] .INIT=4'h6;
// @12:20
  CFG2 \SYN_3_0_a2_5[1]  (
	.A(data_64_out_net_0[18]),
	.B(data_64_out_net_0[22]),
	.Y(SYN_3_5[1])
);
defparam \SYN_3_0_a2_5[1] .INIT=4'h6;
// @12:23
  CFG4 \SYN_6_12_0[4]  (
	.A(data_64_out_net_0[59]),
	.B(data_64_out_net_0[56]),
	.C(data_64_out_net_0[55]),
	.D(data_64_out_net_0[38]),
	.Y(SYN_6_12_0_Z[4])
);
defparam \SYN_6_12_0[4] .INIT=16'h6996;
// @12:23
  CFG4 \SYN_6_11[4]  (
	.A(data_64_out_net_0[45]),
	.B(data_64_out_net_0[42]),
	.C(data_64_out_net_0[39]),
	.D(data_64_out_net_0[37]),
	.Y(SYN_6_11_Z[4])
);
defparam \SYN_6_11[4] .INIT=16'h6996;
// @12:19
  CFG4 \SYN_2_0_a2_13[0]  (
	.A(data_64_out_net_0[23]),
	.B(data_64_out_net_0[20]),
	.C(data_64_out_net_0[17]),
	.D(data_64_out_net_0[14]),
	.Y(SYN_2_0_a2_13_Z[0])
);
defparam \SYN_2_0_a2_13[0] .INIT=16'h6996;
// @12:19
  CFG4 \SYN_2_0_a2_12[0]  (
	.A(data_64_out_net_0[52]),
	.B(data_64_out_net_0[51]),
	.C(data_64_out_net_0[46]),
	.D(data_64_out_net_0[35]),
	.Y(SYN_2_0_a2_12_Z[0])
);
defparam \SYN_2_0_a2_12[0] .INIT=16'h6996;
// @12:19
  CFG4 \SYN_2_0_a2_11[0]  (
	.A(data_64_out_net_0[13]),
	.B(data_64_out_net_0[10]),
	.C(data_64_out_net_0[5]),
	.D(data_64_out_net_0[3]),
	.Y(SYN_2_0_a2_11_Z[0])
);
defparam \SYN_2_0_a2_11[0] .INIT=16'h6996;
// @12:19
  CFG4 \SYN_2_0_a2_9_0[0]  (
	.A(data_64_out_net_0[57]),
	.B(data_64_out_net_0[56]),
	.C(data_64_out_net_0[4]),
	.D(data_64_out_net_0[1]),
	.Y(SYN_2_0_a2_9[0])
);
defparam \SYN_2_0_a2_9_0[0] .INIT=16'h6996;
// @12:20
  CFG4 \SYN_3_0_a2_12[1]  (
	.A(data_64_out_net_0[28]),
	.B(data_64_out_net_0[21]),
	.C(data_64_out_net_0[15]),
	.D(data_64_out_net_0[14]),
	.Y(SYN_3_0_a2_12_Z[1])
);
defparam \SYN_3_0_a2_12[1] .INIT=16'h6996;
// @12:20
  CFG4 \SYN_3_0_a2_10_0[1]  (
	.A(data_64_out_net_0[10]),
	.B(data_64_out_net_0[9]),
	.C(data_64_out_net_0[2]),
	.D(PF_TPSRAM_C0_0_R_DATA[1]),
	.Y(SYN_3_0_a2_10_Z[1])
);
defparam \SYN_3_0_a2_10_0[1] .INIT=16'h6996;
// @12:21
  CFG4 \SYN_4_0_a2_14[2]  (
	.A(data_64_out_net_0[63]),
	.B(data_64_out_net_0[62]),
	.C(data_64_out_net_0[43]),
	.D(data_64_out_net_0[26]),
	.Y(SYN_4_0_a2_14_Z[2])
);
defparam \SYN_4_0_a2_14[2] .INIT=16'h6996;
// @12:21
  CFG4 \SYN_4_0_a2_12[2]  (
	.A(data_64_out_net_0[39]),
	.B(data_64_out_net_0[36]),
	.C(data_64_out_net_0[5]),
	.D(data_64_out_net_0[4]),
	.Y(SYN_4_0_a2_12_Z[2])
);
defparam \SYN_4_0_a2_12[2] .INIT=16'h6996;
// @12:22
  CFG4 \SYN_5_0_a2_12[3]  (
	.A(data_64_out_net_0[37]),
	.B(data_64_out_net_0[34]),
	.C(data_64_out_net_0[31]),
	.D(data_64_out_net_0[30]),
	.Y(SYN_5_0_a2_12_Z[3])
);
defparam \SYN_5_0_a2_12[3] .INIT=16'h6996;
// @12:22
  CFG4 \SYN_5_0_a2_11[3]  (
	.A(data_64_out_net_0[18]),
	.B(data_64_out_net_0[17]),
	.C(data_64_out_net_0[16]),
	.D(data_64_out_net_0[13]),
	.Y(SYN_5_0_a2_11_Z[3])
);
defparam \SYN_5_0_a2_11[3] .INIT=16'h6996;
// @12:24
  CFG4 \SYN_7_0_a2_14[5]  (
	.A(data_64_out_net_0[63]),
	.B(data_64_out_net_0[60]),
	.C(data_64_out_net_0[47]),
	.D(data_64_out_net_0[46]),
	.Y(SYN_7_0_a2_14_Z[5])
);
defparam \SYN_7_0_a2_14[5] .INIT=16'h6996;
// @12:24
  CFG4 \SYN_7_0_a2_12[5]  (
	.A(data_64_out_net_0[45]),
	.B(data_64_out_net_0[44]),
	.C(data_64_out_net_0[42]),
	.D(data_64_out_net_0[41]),
	.Y(SYN_7_0_a2_12_Z[5])
);
defparam \SYN_7_0_a2_12[5] .INIT=16'h6996;
// @12:24
  CFG4 \SYN_7_0_a2_2[5]  (
	.A(data_64_out_net_0[54]),
	.B(data_64_out_net_0[40]),
	.C(data_64_out_net_0[19]),
	.D(data_64_out_net_0[11]),
	.Y(SYN_7_0_a2_2_Z[5])
);
defparam \SYN_7_0_a2_2[5] .INIT=16'h6996;
// @12:25
  CFG4 \SYN_8_0_a2_10[6]  (
	.A(data_64_out_net_0[36]),
	.B(data_64_out_net_0[31]),
	.C(data_64_out_net_0[30]),
	.D(data_64_out_net_0[7]),
	.Y(SYN_8_0_a2_10_Z[6])
);
defparam \SYN_8_0_a2_10[6] .INIT=16'h6996;
// @12:25
  CFG4 \SYN_8_0_a2_1_0[6]  (
	.A(data_64_out_net_0[61]),
	.B(data_64_out_net_0[53]),
	.C(data_64_out_net_0[35]),
	.D(data_64_out_net_0[27]),
	.Y(SYN_8_0_a2_1[6])
);
defparam \SYN_8_0_a2_1_0[6] .INIT=16'h6996;
// @12:26
  CFG4 \SYN_0_a2_12[7]  (
	.A(data_64_out_net_0[63]),
	.B(data_64_out_net_0[43]),
	.C(data_64_out_net_0[38]),
	.D(data_64_out_net_0[27]),
	.Y(SYN_0_a2_12_Z[7])
);
defparam \SYN_0_a2_12[7] .INIT=16'h6996;
// @12:26
  CFG3 \SYN_0_a2_3[7]  (
	.A(data_64_out_net_0[57]),
	.B(data_64_out_net_0[56]),
	.C(data_64_out_net_0[49]),
	.Y(SYN_0_a2_3_Z[7])
);
defparam \SYN_0_a2_3[7] .INIT=8'h96;
// @12:19
  CFG4 \SYN_2_0_a2_14[0]  (
	.A(data_64_out_net_0[47]),
	.B(data_64_out_net_0[24]),
	.C(data_64_out_net_0[7]),
	.D(data_64_out_net_0[6]),
	.Y(SYN_2_14[0])
);
defparam \SYN_2_0_a2_14[0] .INIT=16'h6996;
// @12:23
  CFG3 \SYN_6_4[4]  (
	.A(data_64_out_net_0[34]),
	.B(data_64_out_net_0[33]),
	.C(data_64_out_net_0[32]),
	.Y(SYN_6_4_Z[4])
);
defparam \SYN_6_4[4] .INIT=8'h96;
// @12:20
  CFG4 \SYN_3_0_a2_10[1]  (
	.A(data_64_out_net_0[54]),
	.B(data_64_out_net_0[51]),
	.C(data_64_out_net_0[11]),
	.D(data_64_out_net_0[8]),
	.Y(SYN_3_10[1])
);
defparam \SYN_3_0_a2_10[1] .INIT=16'h6996;
// @12:20
  CFG4 \SYN_3_0_a2_15[1]  (
	.A(SYN_3_0_a2_12_Z[1]),
	.B(SYN_3_0_a2_4_Z[1]),
	.C(data_64_out_net_0[31]),
	.D(data_64_out_net_0[1]),
	.Y(SYN_3_0_a2_15_Z[1])
);
defparam \SYN_3_0_a2_15[1] .INIT=16'h6996;
// @12:21
  CFG4 \SYN_4_0_a2_13[2]  (
	.A(SYN_4_5[2]),
	.B(data_64_out_net_0[33]),
	.C(data_64_out_net_0[30]),
	.D(data_64_out_net_0[23]),
	.Y(SYN_4_0_a2_13_Z[2])
);
defparam \SYN_4_0_a2_13[2] .INIT=16'h6996;
// @12:21
  CFG4 \SYN_4_0_a2_10[2]  (
	.A(SYN_3_5[1]),
	.B(data_64_out_net_0[51]),
	.C(data_64_out_net_0[8]),
	.D(PF_TPSRAM_C0_0_R_DATA[2]),
	.Y(SYN_4_0_a2_10_Z[2])
);
defparam \SYN_4_0_a2_10[2] .INIT=16'h6996;
// @12:22
  CFG4 \SYN_5_0_a2_10[3]  (
	.A(data_64_out_net_0[11]),
	.B(PF_TPSRAM_C0_0_R_DATA[3]),
	.C(N_31),
	.D(N_27),
	.Y(SYN_5_0_a2_10_Z[3])
);
defparam \SYN_5_0_a2_10[3] .INIT=16'h6996;
// @12:24
  CFG4 \SYN_7_0_a2_11[5]  (
	.A(SYN_7_0_a2_2_Z[5]),
	.B(data_64_out_net_0[53]),
	.C(data_64_out_net_0[27]),
	.D(N_27),
	.Y(SYN_7_0_a2_11_Z[5])
);
defparam \SYN_7_0_a2_11[5] .INIT=16'h6996;
// @12:24
  CFG4 \SYN_7_0_a2_10[5]  (
	.A(data_64_out_net_0[23]),
	.B(data_64_out_net_0[22]),
	.C(PF_TPSRAM_C0_0_R_DATA[5]),
	.D(N_32),
	.Y(SYN_7_0_a2_10_Z[5])
);
defparam \SYN_7_0_a2_10[5] .INIT=16'h6996;
// @12:25
  CFG4 \SYN_8_0_a2_12[6]  (
	.A(SYN_6[7]),
	.B(data_64_out_net_0[48]),
	.C(data_64_out_net_0[41]),
	.D(data_64_out_net_0[37]),
	.Y(SYN_8_0_a2_12_Z[6])
);
defparam \SYN_8_0_a2_12[6] .INIT=16'h6996;
// @12:25
  CFG4 \SYN_8_0_a2_11[6]  (
	.A(SYN_6_12_Z[4]),
	.B(data_64_out_net_0[62]),
	.C(data_64_out_net_0[55]),
	.D(data_64_out_net_0[42]),
	.Y(SYN_8_0_a2_11_Z[6])
);
defparam \SYN_8_0_a2_11[6] .INIT=16'h6996;
// @12:25
  CFG4 \SYN_8_0_a2_9[6]  (
	.A(SYN_8_0_a2_1[6]),
	.B(data_64_out_net_0[40]),
	.C(data_64_out_net_0[19]),
	.D(PF_TPSRAM_C0_0_R_DATA[6]),
	.Y(SYN_8_0_a2_9_Z[6])
);
defparam \SYN_8_0_a2_9[6] .INIT=16'h6996;
// @12:26
  CFG4 \SYN_0_a2_13[7]  (
	.A(SYN_8[7]),
	.B(SYN_6[7]),
	.C(data_64_out_net_0[62]),
	.D(data_64_out_net_0[60]),
	.Y(SYN_0_a2_13_Z[7])
);
defparam \SYN_0_a2_13[7] .INIT=16'h6996;
// @12:26
  CFG4 \SYN_0_a2_10[7]  (
	.A(SYN_6_3_Z[4]),
	.B(data_64_out_net_0[6]),
	.C(data_64_out_net_0[5]),
	.D(PF_TPSRAM_C0_0_R_DATA[7]),
	.Y(SYN_0_a2_10_Z[7])
);
defparam \SYN_0_a2_10[7] .INIT=16'h6996;
// @12:23
  CFG4 \SYN_6_15[4]  (
	.A(SYN_6_0_Z[4]),
	.B(data_64_out_net_0[11]),
	.C(data_64_out_net_0[3]),
	.D(PF_TPSRAM_C0_0_R_DATA[4]),
	.Y(SYN_6_15_Z[4])
);
defparam \SYN_6_15[4] .INIT=16'h6996;
// @12:23
  CFG4 \SYN_6_13[4]  (
	.A(SYN_6_4_Z[4]),
	.B(SYN_6_3_0[4]),
	.C(data_64_out_net_0[36]),
	.D(data_64_out_net_0[35]),
	.Y(SYN_6_13_Z[4])
);
defparam \SYN_6_13[4] .INIT=16'h6996;
// @12:19
  CFG4 \SYN_2_0_a2_15[0]  (
	.A(SYN_2_0_a2_11_Z[0]),
	.B(SYN_2_0_a2_0_Z[0]),
	.C(data_64_out_net_0[2]),
	.D(PF_TPSRAM_C0_0_R_DATA[0]),
	.Y(SYN_2_0_a2_15_Z[0])
);
defparam \SYN_2_0_a2_15[0] .INIT=16'h6996;
// @12:19
  CFG3 \SYN_2_0_a2_14_0[0]  (
	.A(SYN_2_14[0]),
	.B(SYN_2_0_a2_9[0]),
	.C(data_64_out_net_0[58]),
	.Y(SYN_2_0_a2_14_Z[0])
);
defparam \SYN_2_0_a2_14_0[0] .INIT=8'h96;
// @12:20
  CFG4 \SYN_3_0_a2_13[1]  (
	.A(SYN_3_10[1]),
	.B(SYN_3_5[1]),
	.C(data_64_out_net_0[55]),
	.D(data_64_out_net_0[13]),
	.Y(SYN_3_0_a2_13_Z[1])
);
defparam \SYN_3_0_a2_13[1] .INIT=16'h6996;
// @12:21
  CFG4 \SYN_4_0_a2_16[2]  (
	.A(SYN_4_0_a2_12_Z[2]),
	.B(SYN_4_0_a2_1_Z[2]),
	.C(data_64_out_net_0[17]),
	.D(data_64_out_net_0[10]),
	.Y(SYN_4_0_a2_16_Z[2])
);
defparam \SYN_4_0_a2_16[2] .INIT=16'h6996;
// @12:22
  CFG4 \SYN_5_0_a2_16[3]  (
	.A(SYN_5_0_a2_12_Z[3]),
	.B(SYN_5_0_a2_7_Z[3]),
	.C(data_64_out_net_0[28]),
	.D(data_64_out_net_0[27]),
	.Y(SYN_5_0_a2_16_Z[3])
);
defparam \SYN_5_0_a2_16[3] .INIT=16'h6996;
// @12:22
  CFG4 \SYN_5_0_a2_14[3]  (
	.A(SYN_2_14[0]),
	.B(data_64_out_net_0[51]),
	.C(data_64_out_net_0[41]),
	.D(data_64_out_net_0[38]),
	.Y(SYN_5_0_a2_14_Z[3])
);
defparam \SYN_5_0_a2_14[3] .INIT=16'h6996;
// @12:25
  CFG4 \SYN_8_0_a2_13[6]  (
	.A(SYN_8_0_a2_9_Z[6]),
	.B(SYN_3_10[1]),
	.C(data_64_out_net_0[4]),
	.D(data_64_out_net_0[1]),
	.Y(SYN_8_0_a2_13_Z[6])
);
defparam \SYN_8_0_a2_13[6] .INIT=16'h6996;
// @12:26
  CFG4 \SYN_0_a2_15[7]  (
	.A(SYN_0_a2_12_Z[7]),
	.B(SYN_0_a2_3_Z[7]),
	.C(data_64_out_net_0[45]),
	.D(data_64_out_net_0[39]),
	.Y(SYN_0_a2_15_Z[7])
);
defparam \SYN_0_a2_15[7] .INIT=16'h6996;
// @12:26
  CFG4 \SYN_0_a2_9[7]  (
	.A(SYN_1[7]),
	.B(data_64_out_net_0[48]),
	.C(data_64_out_net_0[44]),
	.D(data_64_out_net_0[2]),
	.Y(SYN_0_a2_9_Z[7])
);
defparam \SYN_0_a2_9[7] .INIT=16'h6996;
// @12:23
  CFG4 \SYN_6_17[4]  (
	.A(SYN_6_13_Z[4]),
	.B(SYN_6_8_Z[4]),
	.C(SYN_4_5[2]),
	.D(data_64_out_net_0[24]),
	.Y(SYN_6_17_Z[4])
);
defparam \SYN_6_17[4] .INIT=16'h6996;
// @12:24
  CFG4 \SYN_7_0_a2_16[5]  (
	.A(SYN_7_0_a2_12_Z[5]),
	.B(SYN_7_0_a2_6_Z[5]),
	.C(data_64_out_net_0[57]),
	.D(data_64_out_net_0[50]),
	.Y(SYN_7_0_a2_16_Z[5])
);
defparam \SYN_7_0_a2_16[5] .INIT=16'h6996;
// @12:20
  CFG4 \SYN_3_0_a2_16[1]  (
	.A(SYN_3_0_a2_13_Z[1]),
	.B(SYN_3_0_a2_10_Z[1]),
	.C(SYN_3_0_a2_0_Z[1]),
	.D(data_64_out_net_0[60]),
	.Y(SYN_3_0_a2_16_Z[1])
);
defparam \SYN_3_0_a2_16[1] .INIT=16'h6996;
// @12:25
  CFG4 \SYN_8_0_a2[6]  (
	.A(SYN_8_0_a2_13_Z[6]),
	.B(SYN_8_0_a2_12_Z[6]),
	.C(SYN_8_0_a2_11_Z[6]),
	.D(SYN_8_0_a2_10_Z[6]),
	.Y(SYN_8[6])
);
defparam \SYN_8_0_a2[6] .INIT=16'h6996;
// @12:24
  CFG4 \SYN_7_0_a2[5]  (
	.A(SYN_7_0_a2_16_Z[5]),
	.B(SYN_7_0_a2_14_Z[5]),
	.C(SYN_7_0_a2_11_Z[5]),
	.D(SYN_7_0_a2_10_Z[5]),
	.Y(SYN_7[5])
);
defparam \SYN_7_0_a2[5] .INIT=16'h6996;
// @12:22
  CFG4 \SYN_5_0_a2[3]  (
	.A(SYN_5_0_a2_16_Z[3]),
	.B(SYN_5_0_a2_14_Z[3]),
	.C(SYN_5_0_a2_11_Z[3]),
	.D(SYN_5_0_a2_10_Z[3]),
	.Y(SYN_5[3])
);
defparam \SYN_5_0_a2[3] .INIT=16'h6996;
// @12:21
  CFG4 \SYN_4_0_a2[2]  (
	.A(SYN_4_0_a2_16_Z[2]),
	.B(SYN_4_0_a2_15_Z[2]),
	.C(SYN_4_0_a2_14_Z[2]),
	.D(SYN_4_0_a2_13_Z[2]),
	.Y(SYN_4[2])
);
defparam \SYN_4_0_a2[2] .INIT=16'h6996;
// @12:19
  CFG4 \SYN_2_0_a2[0]  (
	.A(SYN_2_0_a2_15_Z[0]),
	.B(SYN_2_0_a2_14_Z[0]),
	.C(SYN_2_0_a2_13_Z[0]),
	.D(SYN_2_0_a2_12_Z[0]),
	.Y(SYN_2[0])
);
defparam \SYN_2_0_a2[0] .INIT=16'h6996;
// @12:23
  CFG4 \SYN_6[4]  (
	.A(SYN_6_17_Z[4]),
	.B(SYN_6_15_Z[4]),
	.C(SYN_6_12_0_Z[4]),
	.D(SYN_6_11_Z[4]),
	.Y(SYN_6_Z[4])
);
defparam \SYN_6[4] .INIT=16'h6996;
// @12:26
  CFG4 \SYN_0_a2[7]  (
	.A(SYN_0_a2_15_Z[7]),
	.B(SYN_0_a2_13_Z[7]),
	.C(SYN_0_a2_10_Z[7]),
	.D(SYN_0_a2_9_Z[7]),
	.Y(SYN[7])
);
defparam \SYN_0_a2[7] .INIT=16'h6996;
// @12:28
  CFG4 ERRr_4 (
	.A(SYN_8[6]),
	.B(SYN_7[5]),
	.C(SYN_6_Z[4]),
	.D(SYN_4[2]),
	.Y(ERRr_4_Z)
);
defparam ERRr_4.INIT=16'hFFFE;
// @12:28
  CFG3 ERRr_2 (
	.A(SYN_5[3]),
	.B(SYN_3_0_a2_16_Z[1]),
	.C(SYN_3_0_a2_15_Z[1]),
	.Y(ERRr_2_Z)
);
defparam ERRr_2.INIT=8'hBE;
// @12:28
  CFG4 ERRr (
	.A(SYN_2[0]),
	.B(SYN[7]),
	.C(ERRr_4_Z),
	.D(ERRr_2_Z),
	.Y(ERRr_c)
);
defparam ERRr.INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* de64_1 */

module de_v1 (
  data_64_out_net_0,
  PF_TPSRAM_C0_0_R_DATA,
  ERRr_c
)
;
input [63:0] data_64_out_net_0 ;
input [7:0] PF_TPSRAM_C0_0_R_DATA ;
output ERRr_c ;
wire ERRr_c ;
wire GND ;
wire VCC ;
// @14:32
  de64_1 de1 (
	.PF_TPSRAM_C0_0_R_DATA(PF_TPSRAM_C0_0_R_DATA[7:0]),
	.data_64_out_net_0(data_64_out_net_0[63:0]),
	.ERRr_c(ERRr_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* de_v1 */

module en64_RP2 (
  en64_RP2_0_OUTt,
  W_DATA_c
)
;
output [7:0] en64_RP2_0_OUTt ;
input [77:0] W_DATA_c ;
wire [5:5] OUTt_7_0_a2_6_a2_1;
wire [0:0] OUTt_2_0_a2_0_a2_1_Z;
wire [7:3] en64_RP2_0_OUTt_6;
wire [1:1] OUTt_3_0_a2_0_a2_14_Z;
wire [1:1] OUTt_3_0_a2_0_a2_10_Z;
wire [1:1] OUTt_3_0_a2_0_a2_1_0_Z;
wire [1:1] OUTt_3_0_a2_0_a2_4_Z;
wire [5:5] OUTt_7_0_a2_6_a2_9_Z;
wire [7:7] OUTt_1_0_a2_22_a2_9_Z;
wire [7:7] OUTt_1_0_a2_22_a2_1;
wire [0:0] OUTt_2_0_a2_0_a2_7_Z;
wire [1:0] en64_RP2_0_OUTt_11;
wire [3:3] en64_RP2_0_OUTt_3;
wire [3:3] en64_RP2_0_OUTt_4;
wire [3:3] en64_RP2_0_OUTt_5;
wire [7:7] en64_RP2_0_OUTt_12;
wire [6:6] OUTt_8_0_a2_13_Z;
wire [6:6] OUTt_8_0_a2_12_Z;
wire [6:6] OUTt_8_0_a2_11_Z;
wire [6:6] OUTt_8_0_a2_1_Z;
wire [6:6] OUTt_8_0_a2_0_Z;
wire [0:0] OUTt_2_0_a2_0_a2_13_Z;
wire [0:0] OUTt_2_0_a2_0_a2_12_Z;
wire [0:0] OUTt_2_0_a2_0_a2_0_Z;
wire [2:2] OUTt_4_0_a2_0_a2_11_Z;
wire [2:2] OUTt_4_0_a2_0_a2_0_Z;
wire [3:3] OUTt_5_0_a2_22_a2_12_Z;
wire [3:3] OUTt_5_0_a2_22_a2_1_Z;
wire [3:3] OUTt_5_0_a2_22_a2_0;
wire [4:4] OUTt_6_0_a2_7_a2_14_Z;
wire [4:4] OUTt_6_0_a2_7_a2_1;
wire [4:4] OUTt_6_0_a2_7_a2_0;
wire [5:5] OUTt_7_0_a2_6_a2_13_Z;
wire [5:5] OUTt_7_0_a2_6_a2_12_Z;
wire [5:5] OUTt_7_0_a2_6_a2_0_Z;
wire [7:7] OUTt_1_0_a2_22_a2_13_Z;
wire [7:7] OUTt_1_0_a2_22_a2_12_Z;
wire [7:7] OUTt_1_0_a2_22_a2_0;
wire [6:6] OUTt_8_0_a2_14_Z;
wire [0:0] OUTt_2_0_a2_0_a2_14_Z;
wire [1:1] OUTt_3_0_a2_0_a2_11_Z;
wire [1:1] OUTt_3_0_a2_0_a2_8_Z;
wire [2:2] OUTt_4_0_a2_0_a2_10_Z;
wire [3:3] OUTt_5_0_a2_22_a2_11_Z;
wire [3:3] OUTt_5_0_a2_22_a2_10_Z;
wire [4:4] OUTt_6_0_a2_7_a2_13_Z;
wire [4:4] OUTt_6_0_a2_7_a2_12_Z;
wire [5:5] OUTt_7_0_a2_6_a2_14_Z;
wire [7:7] OUTt_1_0_a2_22_a2_14_Z;
wire [6:6] OUTt_8_0_a2_15_Z;
wire [0:0] OUTt_2_0_a2_0_a2_16_Z;
wire [0:0] OUTt_2_0_a2_0_a2_15_Z;
wire [2:2] OUTt_4_0_a2_0_a2_12_Z;
wire [3:3] OUTt_5_0_a2_22_a2_13_Z;
wire [4:4] OUTt_6_0_a2_7_a2_16_Z;
wire [4:4] OUTt_6_0_a2_7_a2_15_Z;
wire [5:5] OUTt_7_0_a2_6_a2_18_Z;
wire [5:5] OUTt_7_0_a2_6_a2_16_Z;
wire [7:7] OUTt_1_0_a2_22_a2_18_Z;
wire [7:7] OUTt_1_0_a2_22_a2_16_Z;
wire [2:2] OUTt_4_0_a2_0_a2_9_Z;
wire N_3 ;
wire GND ;
wire VCC ;
// @15:15
  CFG4 \OUTt_7_0_a2_6_a2_1_0[5]  (
	.A(W_DATA_c[26]),
	.B(W_DATA_c[53]),
	.C(W_DATA_c[33]),
	.D(W_DATA_c[54]),
	.Y(OUTt_7_0_a2_6_a2_1[5])
);
defparam \OUTt_7_0_a2_6_a2_1_0[5] .INIT=16'h6996;
// @15:10
  CFG4 \OUTt_2_0_a2_0_a2_1[0]  (
	.A(W_DATA_c[6]),
	.B(W_DATA_c[7]),
	.C(W_DATA_c[1]),
	.D(W_DATA_c[2]),
	.Y(OUTt_2_0_a2_0_a2_1_Z[0])
);
defparam \OUTt_2_0_a2_0_a2_1[0] .INIT=16'h6996;
// @15:11
  CFG4 \OUTt_3_0_a2_0_a2[1]  (
	.A(en64_RP2_0_OUTt_6[3]),
	.B(OUTt_3_0_a2_0_a2_14_Z[1]),
	.C(OUTt_3_0_a2_0_a2_10_Z[1]),
	.D(OUTt_3_0_a2_0_a2_1_0_Z[1]),
	.Y(en64_RP2_0_OUTt[1])
);
defparam \OUTt_3_0_a2_0_a2[1] .INIT=16'h6996;
// @15:11
  CFG4 \OUTt_3_0_a2_0_a2_1_0[1]  (
	.A(OUTt_3_0_a2_0_a2_4_Z[1]),
	.B(W_DATA_c[11]),
	.C(W_DATA_c[2]),
	.D(W_DATA_c[1]),
	.Y(OUTt_3_0_a2_0_a2_1_0_Z[1])
);
defparam \OUTt_3_0_a2_0_a2_1_0[1] .INIT=16'h6996;
// @15:15
  CFG2 \OUTt_7_0_a2_6_a2_9[5]  (
	.A(W_DATA_c[65]),
	.B(W_DATA_c[66]),
	.Y(OUTt_7_0_a2_6_a2_9_Z[5])
);
defparam \OUTt_7_0_a2_6_a2_9[5] .INIT=4'h6;
// @15:17
  CFG2 \OUTt_1_0_a2_22_a2_9[7]  (
	.A(W_DATA_c[71]),
	.B(W_DATA_c[72]),
	.Y(OUTt_1_0_a2_22_a2_9_Z[7])
);
defparam \OUTt_1_0_a2_22_a2_9[7] .INIT=4'h6;
// @15:17
  CFG2 \OUTt_1_0_a2_22_a2_1_0[7]  (
	.A(W_DATA_c[2]),
	.B(W_DATA_c[5]),
	.Y(OUTt_1_0_a2_22_a2_1[7])
);
defparam \OUTt_1_0_a2_22_a2_1_0[7] .INIT=4'h6;
// @15:10
  CFG2 \OUTt_2_0_a2_0_a2_7[0]  (
	.A(W_DATA_c[4]),
	.B(W_DATA_c[5]),
	.Y(OUTt_2_0_a2_0_a2_7_Z[0])
);
defparam \OUTt_2_0_a2_0_a2_7[0] .INIT=4'h6;
// @15:15
  CFG2 \OUTt_7_0_a2_6_a2_0[5]  (
	.A(W_DATA_c[26]),
	.B(W_DATA_c[53]),
	.Y(N_3)
);
defparam \OUTt_7_0_a2_6_a2_0[5] .INIT=4'h6;
// @15:10
  CFG2 \OUTt_2_0_a2_0_a2_11[0]  (
	.A(W_DATA_c[64]),
	.B(W_DATA_c[65]),
	.Y(en64_RP2_0_OUTt_11[0])
);
defparam \OUTt_2_0_a2_0_a2_11[0] .INIT=4'h6;
// @15:11
  CFG2 \OUTt_3_0_a2_0_a2_11[1]  (
	.A(W_DATA_c[66]),
	.B(W_DATA_c[67]),
	.Y(en64_RP2_0_OUTt_11[1])
);
defparam \OUTt_3_0_a2_0_a2_11[1] .INIT=4'h6;
// @15:13
  CFG2 \OUTt_5_0_a2_22_a2_3[3]  (
	.A(W_DATA_c[6]),
	.B(W_DATA_c[7]),
	.Y(en64_RP2_0_OUTt_3[3])
);
defparam \OUTt_5_0_a2_22_a2_3[3] .INIT=4'h6;
// @15:13
  CFG2 \OUTt_5_0_a2_22_a2_4[3]  (
	.A(W_DATA_c[14]),
	.B(W_DATA_c[15]),
	.Y(en64_RP2_0_OUTt_4[3])
);
defparam \OUTt_5_0_a2_22_a2_4[3] .INIT=4'h6;
// @15:13
  CFG2 \OUTt_5_0_a2_22_a2_5[3]  (
	.A(W_DATA_c[20]),
	.B(W_DATA_c[21]),
	.Y(en64_RP2_0_OUTt_5[3])
);
defparam \OUTt_5_0_a2_22_a2_5[3] .INIT=4'h6;
// @15:13
  CFG2 \OUTt_5_0_a2_22_a2_6[3]  (
	.A(W_DATA_c[22]),
	.B(W_DATA_c[31]),
	.Y(en64_RP2_0_OUTt_6[3])
);
defparam \OUTt_5_0_a2_22_a2_6[3] .INIT=4'h6;
// @15:15
  CFG2 \OUTt_7_0_a2_6_a2_6[5]  (
	.A(W_DATA_c[41]),
	.B(W_DATA_c[42]),
	.Y(en64_RP2_0_OUTt_6[5])
);
defparam \OUTt_7_0_a2_6_a2_6[5] .INIT=4'h6;
// @15:17
  CFG2 \OUTt_1_0_a2_22_a2_6[7]  (
	.A(W_DATA_c[46]),
	.B(W_DATA_c[47]),
	.Y(en64_RP2_0_OUTt_6[7])
);
defparam \OUTt_1_0_a2_22_a2_6[7] .INIT=4'h6;
// @15:17
  CFG2 \OUTt_1_0_a2_22_a2_12[7]  (
	.A(W_DATA_c[76]),
	.B(W_DATA_c[77]),
	.Y(en64_RP2_0_OUTt_12[7])
);
defparam \OUTt_1_0_a2_22_a2_12[7] .INIT=4'h6;
// @15:16
  CFG4 \OUTt_8_0_a2_13[6]  (
	.A(W_DATA_c[51]),
	.B(W_DATA_c[44]),
	.C(W_DATA_c[37]),
	.D(W_DATA_c[33]),
	.Y(OUTt_8_0_a2_13_Z[6])
);
defparam \OUTt_8_0_a2_13[6] .INIT=16'h6996;
// @15:16
  CFG4 \OUTt_8_0_a2_12[6]  (
	.A(W_DATA_c[62]),
	.B(W_DATA_c[61]),
	.C(W_DATA_c[60]),
	.D(W_DATA_c[52]),
	.Y(OUTt_8_0_a2_12_Z[6])
);
defparam \OUTt_8_0_a2_12[6] .INIT=16'h6996;
// @15:16
  CFG4 \OUTt_8_0_a2_11[6]  (
	.A(W_DATA_c[10]),
	.B(W_DATA_c[7]),
	.C(W_DATA_c[4]),
	.D(W_DATA_c[1]),
	.Y(OUTt_8_0_a2_11_Z[6])
);
defparam \OUTt_8_0_a2_11[6] .INIT=16'h6996;
// @15:16
  CFG4 \OUTt_8_0_a2_1[6]  (
	.A(W_DATA_c[50]),
	.B(W_DATA_c[45]),
	.C(W_DATA_c[23]),
	.D(W_DATA_c[13]),
	.Y(OUTt_8_0_a2_1_Z[6])
);
defparam \OUTt_8_0_a2_1[6] .INIT=16'h6996;
// @15:16
  CFG4 \OUTt_8_0_a2_0[6]  (
	.A(W_DATA_c[75]),
	.B(W_DATA_c[63]),
	.C(W_DATA_c[43]),
	.D(W_DATA_c[36]),
	.Y(OUTt_8_0_a2_0_Z[6])
);
defparam \OUTt_8_0_a2_0[6] .INIT=16'h6996;
// @15:10
  CFG4 \OUTt_2_0_a2_0_a2_13[0]  (
	.A(W_DATA_c[72]),
	.B(W_DATA_c[16]),
	.C(W_DATA_c[15]),
	.D(W_DATA_c[12]),
	.Y(OUTt_2_0_a2_0_a2_13_Z[0])
);
defparam \OUTt_2_0_a2_0_a2_13[0] .INIT=16'h6996;
// @15:10
  CFG4 \OUTt_2_0_a2_0_a2_12[0]  (
	.A(W_DATA_c[43]),
	.B(W_DATA_c[27]),
	.C(W_DATA_c[24]),
	.D(W_DATA_c[21]),
	.Y(OUTt_2_0_a2_0_a2_12_Z[0])
);
defparam \OUTt_2_0_a2_0_a2_12[0] .INIT=16'h6996;
// @15:10
  CFG3 \OUTt_2_0_a2_0_a2_0[0]  (
	.A(W_DATA_c[30]),
	.B(W_DATA_c[3]),
	.C(W_DATA_c[0]),
	.Y(OUTt_2_0_a2_0_a2_0_Z[0])
);
defparam \OUTt_2_0_a2_0_a2_0[0] .INIT=8'h96;
// @15:12
  CFG4 \OUTt_4_0_a2_0_a2_11[2]  (
	.A(W_DATA_c[47]),
	.B(W_DATA_c[44]),
	.C(W_DATA_c[12]),
	.D(W_DATA_c[11]),
	.Y(OUTt_4_0_a2_0_a2_11_Z[2])
);
defparam \OUTt_4_0_a2_0_a2_11[2] .INIT=16'h6996;
// @15:12
  CFG4 \OUTt_4_0_a2_0_a2_0[2]  (
	.A(W_DATA_c[63]),
	.B(W_DATA_c[50]),
	.C(W_DATA_c[36]),
	.D(W_DATA_c[23]),
	.Y(OUTt_4_0_a2_0_a2_0_Z[2])
);
defparam \OUTt_4_0_a2_0_a2_0[2] .INIT=16'h6996;
// @15:13
  CFG4 \OUTt_5_0_a2_22_a2_12[3]  (
	.A(W_DATA_c[57]),
	.B(W_DATA_c[51]),
	.C(W_DATA_c[46]),
	.D(W_DATA_c[42]),
	.Y(OUTt_5_0_a2_22_a2_12_Z[3])
);
defparam \OUTt_5_0_a2_22_a2_12[3] .INIT=16'h6996;
// @15:13
  CFG4 \OUTt_5_0_a2_22_a2_1[3]  (
	.A(W_DATA_c[54]),
	.B(W_DATA_c[45]),
	.C(W_DATA_c[33]),
	.D(W_DATA_c[13]),
	.Y(OUTt_5_0_a2_22_a2_1_Z[3])
);
defparam \OUTt_5_0_a2_22_a2_1[3] .INIT=16'h6996;
// @15:13
  CFG4 \OUTt_5_0_a2_22_a2_0_0[3]  (
	.A(W_DATA_c[63]),
	.B(W_DATA_c[36]),
	.C(W_DATA_c[30]),
	.D(W_DATA_c[3]),
	.Y(OUTt_5_0_a2_22_a2_0[3])
);
defparam \OUTt_5_0_a2_22_a2_0_0[3] .INIT=16'h6996;
// @15:14
  CFG4 \OUTt_6_0_a2_7_a2_14[4]  (
	.A(W_DATA_c[70]),
	.B(W_DATA_c[67]),
	.C(W_DATA_c[64]),
	.D(W_DATA_c[56]),
	.Y(OUTt_6_0_a2_7_a2_14_Z[4])
);
defparam \OUTt_6_0_a2_7_a2_14[4] .INIT=16'h6996;
// @15:14
  CFG4 \OUTt_6_0_a2_7_a2_1_0[4]  (
	.A(W_DATA_c[73]),
	.B(W_DATA_c[45]),
	.C(W_DATA_c[25]),
	.D(W_DATA_c[13]),
	.Y(OUTt_6_0_a2_7_a2_1[4])
);
defparam \OUTt_6_0_a2_7_a2_1_0[4] .INIT=16'h6996;
// @15:14
  CFG3 \OUTt_6_0_a2_7_a2_0_0[4]  (
	.A(W_DATA_c[30]),
	.B(W_DATA_c[16]),
	.C(W_DATA_c[3]),
	.Y(OUTt_6_0_a2_7_a2_0[4])
);
defparam \OUTt_6_0_a2_7_a2_0_0[4] .INIT=8'h96;
// @15:15
  CFG4 \OUTt_7_0_a2_6_a2_13[5]  (
	.A(W_DATA_c[56]),
	.B(W_DATA_c[55]),
	.C(W_DATA_c[52]),
	.D(W_DATA_c[51]),
	.Y(OUTt_7_0_a2_6_a2_13_Z[5])
);
defparam \OUTt_7_0_a2_6_a2_13[5] .INIT=16'h6996;
// @15:15
  CFG4 \OUTt_7_0_a2_6_a2_12[5]  (
	.A(W_DATA_c[34]),
	.B(W_DATA_c[27]),
	.C(W_DATA_c[13]),
	.D(W_DATA_c[3]),
	.Y(OUTt_7_0_a2_6_a2_12_Z[5])
);
defparam \OUTt_7_0_a2_6_a2_12[5] .INIT=16'h6996;
// @15:15
  CFG3 \OUTt_7_0_a2_6_a2_0_0[5]  (
	.A(W_DATA_c[50]),
	.B(W_DATA_c[23]),
	.C(W_DATA_c[0]),
	.Y(OUTt_7_0_a2_6_a2_0_Z[5])
);
defparam \OUTt_7_0_a2_6_a2_0_0[5] .INIT=8'h96;
// @15:17
  CFG4 \OUTt_1_0_a2_22_a2_13[7]  (
	.A(W_DATA_c[61]),
	.B(W_DATA_c[60]),
	.C(W_DATA_c[55]),
	.D(W_DATA_c[53]),
	.Y(OUTt_1_0_a2_22_a2_13_Z[7])
);
defparam \OUTt_1_0_a2_22_a2_13[7] .INIT=16'h6996;
// @15:17
  CFG4 \OUTt_1_0_a2_22_a2_12_0[7]  (
	.A(W_DATA_c[17]),
	.B(W_DATA_c[14]),
	.C(W_DATA_c[11]),
	.D(W_DATA_c[6]),
	.Y(OUTt_1_0_a2_22_a2_12_Z[7])
);
defparam \OUTt_1_0_a2_22_a2_12_0[7] .INIT=16'h6996;
// @15:17
  CFG4 \OUTt_1_0_a2_22_a2_0_0[7]  (
	.A(W_DATA_c[75]),
	.B(W_DATA_c[54]),
	.C(W_DATA_c[43]),
	.D(W_DATA_c[33]),
	.Y(OUTt_1_0_a2_22_a2_0[7])
);
defparam \OUTt_1_0_a2_22_a2_0_0[7] .INIT=16'h6996;
// @15:16
  CFG4 \OUTt_8_0_a2_14[6]  (
	.A(en64_RP2_0_OUTt_11[1]),
	.B(en64_RP2_0_OUTt_11[0]),
	.C(W_DATA_c[76]),
	.D(W_DATA_c[72]),
	.Y(OUTt_8_0_a2_14_Z[6])
);
defparam \OUTt_8_0_a2_14[6] .INIT=16'h6996;
// @15:10
  CFG4 \OUTt_2_0_a2_0_a2_14[0]  (
	.A(en64_RP2_0_OUTt_11[0]),
	.B(W_DATA_c[71]),
	.C(W_DATA_c[70]),
	.D(W_DATA_c[63]),
	.Y(OUTt_2_0_a2_0_a2_14_Z[0])
);
defparam \OUTt_2_0_a2_0_a2_14[0] .INIT=16'h6996;
// @15:11
  CFG4 \OUTt_3_0_a2_0_a2_11_0[1]  (
	.A(en64_RP2_0_OUTt_11[1]),
	.B(W_DATA_c[74]),
	.C(W_DATA_c[63]),
	.D(W_DATA_c[13]),
	.Y(OUTt_3_0_a2_0_a2_11_Z[1])
);
defparam \OUTt_3_0_a2_0_a2_11_0[1] .INIT=16'h6996;
// @15:11
  CFG4 \OUTt_3_0_a2_0_a2_10[1]  (
	.A(en64_RP2_0_OUTt_4[3]),
	.B(W_DATA_c[17]),
	.C(W_DATA_c[16]),
	.D(W_DATA_c[12]),
	.Y(OUTt_3_0_a2_0_a2_10_Z[1])
);
defparam \OUTt_3_0_a2_0_a2_10[1] .INIT=16'h6996;
// @15:11
  CFG4 \OUTt_3_0_a2_0_a2_8[1]  (
	.A(W_DATA_c[75]),
	.B(W_DATA_c[43]),
	.C(W_DATA_c[34]),
	.D(W_DATA_c[0]),
	.Y(OUTt_3_0_a2_0_a2_8_Z[1])
);
defparam \OUTt_3_0_a2_0_a2_8[1] .INIT=16'h6996;
// @15:12
  CFG4 \OUTt_4_0_a2_0_a2_10[2]  (
	.A(en64_RP2_0_OUTt_5[3]),
	.B(W_DATA_c[27]),
	.C(W_DATA_c[24]),
	.D(W_DATA_c[22]),
	.Y(OUTt_4_0_a2_0_a2_10_Z[2])
);
defparam \OUTt_4_0_a2_0_a2_10[2] .INIT=16'h6996;
// @15:13
  CFG4 \OUTt_5_0_a2_22_a2_11[3]  (
	.A(en64_RP2_0_OUTt_6[3]),
	.B(en64_RP2_0_OUTt_5[3]),
	.C(W_DATA_c[34]),
	.D(W_DATA_c[32]),
	.Y(OUTt_5_0_a2_22_a2_11_Z[3])
);
defparam \OUTt_5_0_a2_22_a2_11[3] .INIT=16'h6996;
// @15:13
  CFG4 \OUTt_5_0_a2_22_a2_10[3]  (
	.A(en64_RP2_0_OUTt_4[3]),
	.B(en64_RP2_0_OUTt_3[3]),
	.C(W_DATA_c[37]),
	.D(W_DATA_c[35]),
	.Y(OUTt_5_0_a2_22_a2_10_Z[3])
);
defparam \OUTt_5_0_a2_22_a2_10[3] .INIT=16'h6996;
// @15:14
  CFG4 \OUTt_6_0_a2_7_a2_13[4]  (
	.A(en64_RP2_0_OUTt_6[5]),
	.B(W_DATA_c[43]),
	.C(W_DATA_c[40]),
	.D(W_DATA_c[32]),
	.Y(OUTt_6_0_a2_7_a2_13_Z[4])
);
defparam \OUTt_6_0_a2_7_a2_13[4] .INIT=16'h6996;
// @15:14
  CFG4 \OUTt_6_0_a2_7_a2_12[4]  (
	.A(en64_RP2_0_OUTt_6[7]),
	.B(W_DATA_c[44]),
	.C(W_DATA_c[23]),
	.D(W_DATA_c[17]),
	.Y(OUTt_6_0_a2_7_a2_12_Z[4])
);
defparam \OUTt_6_0_a2_7_a2_12[4] .INIT=16'h6996;
// @15:15
  CFG4 \OUTt_7_0_a2_6_a2_14[5]  (
	.A(en64_RP2_0_OUTt_6[5]),
	.B(W_DATA_c[77]),
	.C(W_DATA_c[40]),
	.D(W_DATA_c[35]),
	.Y(OUTt_7_0_a2_6_a2_14_Z[5])
);
defparam \OUTt_7_0_a2_6_a2_14[5] .INIT=16'h6996;
// @15:17
  CFG4 \OUTt_1_0_a2_22_a2_14[7]  (
	.A(en64_RP2_0_OUTt_12[7]),
	.B(en64_RP2_0_OUTt_6[7]),
	.C(W_DATA_c[23]),
	.D(W_DATA_c[20]),
	.Y(OUTt_1_0_a2_22_a2_14_Z[7])
);
defparam \OUTt_1_0_a2_22_a2_14[7] .INIT=16'h6996;
// @15:11
  CFG4 \OUTt_3_0_a2_0_a2_4[1]  (
	.A(W_DATA_c[73]),
	.B(W_DATA_c[25]),
	.C(W_DATA_c[10]),
	.D(N_3),
	.Y(OUTt_3_0_a2_0_a2_4_Z[1])
);
defparam \OUTt_3_0_a2_0_a2_4[1] .INIT=16'h6996;
// @15:16
  CFG3 \OUTt_8_0_a2_15[6]  (
	.A(OUTt_8_0_a2_11_Z[6]),
	.B(OUTt_8_0_a2_1_Z[6]),
	.C(OUTt_8_0_a2_0_Z[6]),
	.Y(OUTt_8_0_a2_15_Z[6])
);
defparam \OUTt_8_0_a2_15[6] .INIT=8'h96;
// @15:10
  CFG4 \OUTt_2_0_a2_0_a2_16[0]  (
	.A(OUTt_2_0_a2_0_a2_12_Z[0]),
	.B(OUTt_2_0_a2_0_a2_7_Z[0]),
	.C(OUTt_2_0_a2_0_a2_1_Z[0]),
	.D(W_DATA_c[33]),
	.Y(OUTt_2_0_a2_0_a2_16_Z[0])
);
defparam \OUTt_2_0_a2_0_a2_16[0] .INIT=16'h6996;
// @15:10
  CFG4 \OUTt_2_0_a2_0_a2_15[0]  (
	.A(OUTt_2_0_a2_0_a2_0_Z[0]),
	.B(W_DATA_c[57]),
	.C(W_DATA_c[56]),
	.D(W_DATA_c[53]),
	.Y(OUTt_2_0_a2_0_a2_15_Z[0])
);
defparam \OUTt_2_0_a2_0_a2_15[0] .INIT=16'h6996;
// @15:12
  CFG4 \OUTt_4_0_a2_0_a2_12[2]  (
	.A(en64_RP2_0_OUTt_12[7]),
	.B(OUTt_4_0_a2_0_a2_0_Z[2]),
	.C(W_DATA_c[41]),
	.D(W_DATA_c[35]),
	.Y(OUTt_4_0_a2_0_a2_12_Z[2])
);
defparam \OUTt_4_0_a2_0_a2_12[2] .INIT=16'h6996;
// @15:13
  CFG4 \OUTt_5_0_a2_22_a2_13[3]  (
	.A(OUTt_5_0_a2_22_a2_1_Z[3]),
	.B(OUTt_5_0_a2_22_a2_0[3]),
	.C(W_DATA_c[73]),
	.D(W_DATA_c[60]),
	.Y(OUTt_5_0_a2_22_a2_13_Z[3])
);
defparam \OUTt_5_0_a2_22_a2_13[3] .INIT=16'h6996;
// @15:14
  CFG4 \OUTt_6_0_a2_7_a2_16[4]  (
	.A(OUTt_6_0_a2_7_a2_12_Z[4]),
	.B(OUTt_6_0_a2_7_a2_1[4]),
	.C(W_DATA_c[31]),
	.D(W_DATA_c[24]),
	.Y(OUTt_6_0_a2_7_a2_16_Z[4])
);
defparam \OUTt_6_0_a2_7_a2_16[4] .INIT=16'h6996;
// @15:14
  CFG4 \OUTt_6_0_a2_7_a2_15[4]  (
	.A(OUTt_6_0_a2_7_a2_0[4]),
	.B(W_DATA_c[61]),
	.C(W_DATA_c[55]),
	.D(W_DATA_c[52]),
	.Y(OUTt_6_0_a2_7_a2_15_Z[4])
);
defparam \OUTt_6_0_a2_7_a2_15[4] .INIT=16'h6996;
// @15:15
  CFG4 \OUTt_7_0_a2_6_a2_18[5]  (
	.A(OUTt_7_0_a2_6_a2_14_Z[5]),
	.B(OUTt_7_0_a2_6_a2_9_Z[5]),
	.C(W_DATA_c[74]),
	.D(W_DATA_c[71]),
	.Y(OUTt_7_0_a2_6_a2_18_Z[5])
);
defparam \OUTt_7_0_a2_6_a2_18[5] .INIT=16'h6996;
// @15:15
  CFG4 \OUTt_7_0_a2_6_a2_16[5]  (
	.A(OUTt_7_0_a2_6_a2_1[5]),
	.B(OUTt_7_0_a2_6_a2_0_Z[5]),
	.C(W_DATA_c[62]),
	.D(W_DATA_c[57]),
	.Y(OUTt_7_0_a2_6_a2_16_Z[5])
);
defparam \OUTt_7_0_a2_6_a2_16[5] .INIT=16'h6996;
// @15:17
  CFG4 \OUTt_1_0_a2_22_a2_18[7]  (
	.A(OUTt_1_0_a2_22_a2_14_Z[7]),
	.B(OUTt_1_0_a2_22_a2_9_Z[7]),
	.C(W_DATA_c[74]),
	.D(W_DATA_c[73]),
	.Y(OUTt_1_0_a2_22_a2_18_Z[7])
);
defparam \OUTt_1_0_a2_22_a2_18[7] .INIT=16'h6996;
// @15:17
  CFG4 \OUTt_1_0_a2_22_a2_16[7]  (
	.A(OUTt_1_0_a2_22_a2_1[7]),
	.B(OUTt_1_0_a2_22_a2_0[7]),
	.C(W_DATA_c[70]),
	.D(W_DATA_c[62]),
	.Y(OUTt_1_0_a2_22_a2_16_Z[7])
);
defparam \OUTt_1_0_a2_22_a2_16[7] .INIT=16'h6996;
// @15:11
  CFG4 \OUTt_3_0_a2_0_a2_14[1]  (
	.A(OUTt_3_0_a2_0_a2_11_Z[1]),
	.B(OUTt_3_0_a2_0_a2_8_Z[1]),
	.C(W_DATA_c[40]),
	.D(W_DATA_c[37]),
	.Y(OUTt_3_0_a2_0_a2_14_Z[1])
);
defparam \OUTt_3_0_a2_0_a2_14[1] .INIT=16'h6996;
// @15:12
  CFG4 \OUTt_4_0_a2_0_a2_9[2]  (
	.A(OUTt_3_0_a2_0_a2_4_Z[1]),
	.B(OUTt_2_0_a2_0_a2_7_Z[0]),
	.C(W_DATA_c[32]),
	.D(W_DATA_c[3]),
	.Y(OUTt_4_0_a2_0_a2_9_Z[2])
);
defparam \OUTt_4_0_a2_0_a2_9[2] .INIT=16'h6996;
// @15:17
  CFG4 \OUTt_1_0_a2_22_a2[7]  (
	.A(OUTt_1_0_a2_22_a2_18_Z[7]),
	.B(OUTt_1_0_a2_22_a2_16_Z[7]),
	.C(OUTt_1_0_a2_22_a2_13_Z[7]),
	.D(OUTt_1_0_a2_22_a2_12_Z[7]),
	.Y(en64_RP2_0_OUTt[7])
);
defparam \OUTt_1_0_a2_22_a2[7] .INIT=16'h6996;
// @15:15
  CFG4 \OUTt_7_0_a2_6_a2[5]  (
	.A(OUTt_7_0_a2_6_a2_18_Z[5]),
	.B(OUTt_7_0_a2_6_a2_16_Z[5]),
	.C(OUTt_7_0_a2_6_a2_13_Z[5]),
	.D(OUTt_7_0_a2_6_a2_12_Z[5]),
	.Y(en64_RP2_0_OUTt[5])
);
defparam \OUTt_7_0_a2_6_a2[5] .INIT=16'h6996;
// @15:14
  CFG4 \OUTt_6_0_a2_7_a2[4]  (
	.A(OUTt_6_0_a2_7_a2_16_Z[4]),
	.B(OUTt_6_0_a2_7_a2_15_Z[4]),
	.C(OUTt_6_0_a2_7_a2_14_Z[4]),
	.D(OUTt_6_0_a2_7_a2_13_Z[4]),
	.Y(en64_RP2_0_OUTt[4])
);
defparam \OUTt_6_0_a2_7_a2[4] .INIT=16'h6996;
// @15:13
  CFG4 \OUTt_5_0_a2_22_a2[3]  (
	.A(OUTt_5_0_a2_22_a2_13_Z[3]),
	.B(OUTt_5_0_a2_22_a2_12_Z[3]),
	.C(OUTt_5_0_a2_22_a2_11_Z[3]),
	.D(OUTt_5_0_a2_22_a2_10_Z[3]),
	.Y(en64_RP2_0_OUTt[3])
);
defparam \OUTt_5_0_a2_22_a2[3] .INIT=16'h6996;
// @15:10
  CFG4 \OUTt_2_0_a2_0_a2[0]  (
	.A(OUTt_2_0_a2_0_a2_16_Z[0]),
	.B(OUTt_2_0_a2_0_a2_15_Z[0]),
	.C(OUTt_2_0_a2_0_a2_14_Z[0]),
	.D(OUTt_2_0_a2_0_a2_13_Z[0]),
	.Y(en64_RP2_0_OUTt[0])
);
defparam \OUTt_2_0_a2_0_a2[0] .INIT=16'h6996;
// @15:16
  CFG4 \OUTt_8_0_a2[6]  (
	.A(OUTt_8_0_a2_15_Z[6]),
	.B(OUTt_8_0_a2_14_Z[6]),
	.C(OUTt_8_0_a2_13_Z[6]),
	.D(OUTt_8_0_a2_12_Z[6]),
	.Y(en64_RP2_0_OUTt[6])
);
defparam \OUTt_8_0_a2[6] .INIT=16'h6996;
// @15:12
  CFG4 \OUTt_4_0_a2_0_a2[2]  (
	.A(OUTt_4_0_a2_0_a2_12_Z[2]),
	.B(OUTt_4_0_a2_0_a2_11_Z[2]),
	.C(OUTt_4_0_a2_0_a2_10_Z[2]),
	.D(OUTt_4_0_a2_0_a2_9_Z[2]),
	.Y(en64_RP2_0_OUTt[2])
);
defparam \OUTt_4_0_a2_0_a2[2] .INIT=16'h6996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* en64_RP2 */

module error_gen (
  data_64_out_net_0,
  R_DATA_c,
  selectt_c
)
;
output [63:0] data_64_out_net_0 ;
input [77:0] R_DATA_c ;
input [63:0] selectt_c ;
wire [63:63] OUTt_0_iv_0_o2_5_42_Z;
wire [63:63] OUTt_0_iv_0_o2_5_41_Z;
wire [63:63] OUTt_0_iv_0_o2_5_40_Z;
wire [63:63] OUTt_0_iv_0_o2_5_39_Z;
wire [63:63] OUTt_0_iv_0_o2_5_38_Z;
wire [63:63] OUTt_0_iv_0_o2_5_37_Z;
wire [63:63] OUTt_0_iv_0_o2_5_36_Z;
wire [63:63] OUTt_0_iv_0_o2_5_35_Z;
wire [63:63] OUTt_0_iv_0_o2_5_34_Z;
wire [63:63] OUTt_0_iv_0_o2_5_33_Z;
wire [63:63] OUTt_0_iv_0_o2_5_32_Z;
wire [63:63] OUTt_0_iv_0_o2_5_31_Z;
wire [63:63] OUTt_0_iv_0_o2_5_30_Z;
wire [63:63] OUTt_0_iv_0_o2_5_29_Z;
wire [63:63] OUTt_0_iv_0_o2_5_53_Z;
wire [63:63] OUTt_0_iv_0_o2_5_52_Z;
wire [63:63] OUTt_0_iv_0_o2_5_51_Z;
wire [63:63] OUTt_0_iv_0_o2_5_50_Z;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_196 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire GND ;
wire VCC ;
// @11:16
  CFG2 \OUTt_0_iv_i_o2_1[43]  (
	.A(selectt_c[2]),
	.B(selectt_c[4]),
	.Y(N_206)
);
defparam \OUTt_0_iv_i_o2_1[43] .INIT=4'hE;
// @11:16
  CFG2 \OUTt_0_iv_i_o2_1[47]  (
	.A(selectt_c[2]),
	.B(selectt_c[4]),
	.Y(N_205)
);
defparam \OUTt_0_iv_i_o2_1[47] .INIT=4'hD;
// @11:16
  CFG2 \OUTt_0_iv_i_o2_1[33]  (
	.A(selectt_c[1]),
	.B(selectt_c[3]),
	.Y(N_204)
);
defparam \OUTt_0_iv_i_o2_1[33] .INIT=4'hE;
// @11:16
  CFG2 \OUTt_0_iv_i_o2_1[35]  (
	.A(selectt_c[1]),
	.B(selectt_c[3]),
	.Y(N_203)
);
defparam \OUTt_0_iv_i_o2_1[35] .INIT=4'hD;
// @11:16
  CFG2 \OUTt_0_iv_i_o2_1[49]  (
	.A(selectt_c[2]),
	.B(selectt_c[4]),
	.Y(N_202)
);
defparam \OUTt_0_iv_i_o2_1[49] .INIT=4'hB;
// @11:16
  CFG2 \OUTt_0_iv_i_o2_1[41]  (
	.A(selectt_c[1]),
	.B(selectt_c[3]),
	.Y(N_201)
);
defparam \OUTt_0_iv_i_o2_1[41] .INIT=4'hB;
// @11:16
  CFG2 \OUTt_0_iv_0_o2_4[63]  (
	.A(selectt_c[1]),
	.B(selectt_c[3]),
	.Y(N_200)
);
defparam \OUTt_0_iv_0_o2_4[63] .INIT=4'h7;
// @11:16
  CFG2 \OUTt_0_iv_0_o2_3[63]  (
	.A(selectt_c[2]),
	.B(selectt_c[4]),
	.Y(N_199)
);
defparam \OUTt_0_iv_0_o2_3[63] .INIT=4'h7;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_42[63]  (
	.A(selectt_c[29]),
	.B(selectt_c[28]),
	.C(selectt_c[27]),
	.D(selectt_c[26]),
	.Y(OUTt_0_iv_0_o2_5_42_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_42[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_41[63]  (
	.A(selectt_c[25]),
	.B(selectt_c[24]),
	.C(selectt_c[23]),
	.D(selectt_c[22]),
	.Y(OUTt_0_iv_0_o2_5_41_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_41[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_40[63]  (
	.A(selectt_c[21]),
	.B(selectt_c[20]),
	.C(selectt_c[19]),
	.D(selectt_c[18]),
	.Y(OUTt_0_iv_0_o2_5_40_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_40[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_39[63]  (
	.A(selectt_c[63]),
	.B(selectt_c[62]),
	.C(selectt_c[17]),
	.D(selectt_c[16]),
	.Y(OUTt_0_iv_0_o2_5_39_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_39[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_38[63]  (
	.A(selectt_c[61]),
	.B(selectt_c[60]),
	.C(selectt_c[59]),
	.D(selectt_c[58]),
	.Y(OUTt_0_iv_0_o2_5_38_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_38[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_37[63]  (
	.A(selectt_c[57]),
	.B(selectt_c[56]),
	.C(selectt_c[55]),
	.D(selectt_c[54]),
	.Y(OUTt_0_iv_0_o2_5_37_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_37[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_36[63]  (
	.A(selectt_c[53]),
	.B(selectt_c[52]),
	.C(selectt_c[51]),
	.D(selectt_c[50]),
	.Y(OUTt_0_iv_0_o2_5_36_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_36[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_35[63]  (
	.A(selectt_c[49]),
	.B(selectt_c[48]),
	.C(selectt_c[47]),
	.D(selectt_c[46]),
	.Y(OUTt_0_iv_0_o2_5_35_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_35[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_34[63]  (
	.A(selectt_c[45]),
	.B(selectt_c[44]),
	.C(selectt_c[43]),
	.D(selectt_c[42]),
	.Y(OUTt_0_iv_0_o2_5_34_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_34[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_33[63]  (
	.A(selectt_c[41]),
	.B(selectt_c[40]),
	.C(selectt_c[39]),
	.D(selectt_c[38]),
	.Y(OUTt_0_iv_0_o2_5_33_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_33[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_32[63]  (
	.A(selectt_c[37]),
	.B(selectt_c[36]),
	.C(selectt_c[35]),
	.D(selectt_c[34]),
	.Y(OUTt_0_iv_0_o2_5_32_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_32[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_31[63]  (
	.A(selectt_c[33]),
	.B(selectt_c[32]),
	.C(selectt_c[15]),
	.D(selectt_c[14]),
	.Y(OUTt_0_iv_0_o2_5_31_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_31[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_30[63]  (
	.A(selectt_c[13]),
	.B(selectt_c[12]),
	.C(selectt_c[11]),
	.D(selectt_c[10]),
	.Y(OUTt_0_iv_0_o2_5_30_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_30[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_29[63]  (
	.A(selectt_c[9]),
	.B(selectt_c[8]),
	.C(selectt_c[7]),
	.D(selectt_c[6]),
	.Y(OUTt_0_iv_0_o2_5_29_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_29[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_53[63]  (
	.A(OUTt_0_iv_0_o2_5_41_Z[63]),
	.B(OUTt_0_iv_0_o2_5_40_Z[63]),
	.C(OUTt_0_iv_0_o2_5_39_Z[63]),
	.D(OUTt_0_iv_0_o2_5_38_Z[63]),
	.Y(OUTt_0_iv_0_o2_5_53_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_53[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_52[63]  (
	.A(OUTt_0_iv_0_o2_5_37_Z[63]),
	.B(OUTt_0_iv_0_o2_5_36_Z[63]),
	.C(OUTt_0_iv_0_o2_5_35_Z[63]),
	.D(OUTt_0_iv_0_o2_5_34_Z[63]),
	.Y(OUTt_0_iv_0_o2_5_52_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_52[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_51[63]  (
	.A(OUTt_0_iv_0_o2_5_33_Z[63]),
	.B(OUTt_0_iv_0_o2_5_32_Z[63]),
	.C(OUTt_0_iv_0_o2_5_31_Z[63]),
	.D(OUTt_0_iv_0_o2_5_30_Z[63]),
	.Y(OUTt_0_iv_0_o2_5_51_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_51[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5_50[63]  (
	.A(selectt_c[31]),
	.B(selectt_c[30]),
	.C(OUTt_0_iv_0_o2_5_42_Z[63]),
	.D(OUTt_0_iv_0_o2_5_29_Z[63]),
	.Y(OUTt_0_iv_0_o2_5_50_Z[63])
);
defparam \OUTt_0_iv_0_o2_5_50[63] .INIT=16'hFFFE;
// @11:16
  CFG4 \OUTt_0_iv_0_o2_5[63]  (
	.A(OUTt_0_iv_0_o2_5_53_Z[63]),
	.B(OUTt_0_iv_0_o2_5_52_Z[63]),
	.C(OUTt_0_iv_0_o2_5_51_Z[63]),
	.D(OUTt_0_iv_0_o2_5_50_Z[63]),
	.Y(N_196)
);
defparam \OUTt_0_iv_0_o2_5[63] .INIT=16'hFFFE;
// @11:16
  CFG3 \OUTt_0_iv_i_o2_0[62]  (
	.A(selectt_c[5]),
	.B(selectt_c[0]),
	.C(N_196),
	.Y(N_210)
);
defparam \OUTt_0_iv_i_o2_0[62] .INIT=8'hFD;
// @11:16
  CFG3 \OUTt_0_iv_0_o2_0[63]  (
	.A(selectt_c[5]),
	.B(selectt_c[0]),
	.C(N_196),
	.Y(N_209)
);
defparam \OUTt_0_iv_0_o2_0[63] .INIT=8'hF7;
// @11:16
  CFG3 \OUTt_0_iv_i_o2_0[30]  (
	.A(selectt_c[5]),
	.B(selectt_c[0]),
	.C(N_196),
	.Y(N_208)
);
defparam \OUTt_0_iv_i_o2_0[30] .INIT=8'hFE;
// @11:16
  CFG3 \OUTt_0_iv_i_o2_0[31]  (
	.A(selectt_c[5]),
	.B(selectt_c[0]),
	.C(N_196),
	.Y(N_207)
);
defparam \OUTt_0_iv_i_o2_0[31] .INIT=8'hFB;
// @8:145
  CFG4 \INn_RNILDS01[63]  (
	.A(N_209),
	.B(N_200),
	.C(N_199),
	.D(R_DATA_c[77]),
	.Y(data_64_out_net_0[63])
);
defparam \INn_RNILDS01[63] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNICEG51[62]  (
	.A(N_210),
	.B(N_200),
	.C(N_199),
	.D(R_DATA_c[76]),
	.Y(data_64_out_net_0[62])
);
defparam \INn_RNICEG51[62] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI5SR81[61]  (
	.A(N_209),
	.B(N_201),
	.C(N_199),
	.D(R_DATA_c[75]),
	.Y(data_64_out_net_0[61])
);
defparam \INn_RNI5SR81[61] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNISSFD1[60]  (
	.A(N_210),
	.B(N_201),
	.C(N_199),
	.D(R_DATA_c[74]),
	.Y(data_64_out_net_0[60])
);
defparam \INn_RNISSFD1[60] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNILE1T[59]  (
	.A(N_209),
	.B(N_202),
	.C(N_200),
	.D(R_DATA_c[73]),
	.Y(data_64_out_net_0[59])
);
defparam \INn_RNILE1T[59] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNICFL11[58]  (
	.A(N_210),
	.B(N_202),
	.C(N_200),
	.D(R_DATA_c[72]),
	.Y(data_64_out_net_0[58])
);
defparam \INn_RNICFL11[58] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI5T051[57]  (
	.A(N_209),
	.B(N_202),
	.C(N_201),
	.D(R_DATA_c[71]),
	.Y(data_64_out_net_0[57])
);
defparam \INn_RNI5T051[57] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNISTK91[56]  (
	.A(N_210),
	.B(N_202),
	.C(N_201),
	.D(R_DATA_c[70]),
	.Y(data_64_out_net_0[56])
);
defparam \INn_RNISTK91[56] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIB0Q81[55]  (
	.A(N_209),
	.B(N_203),
	.C(N_199),
	.D(R_DATA_c[67]),
	.Y(data_64_out_net_0[55])
);
defparam \INn_RNIB0Q81[55] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI21ED1[54]  (
	.A(N_210),
	.B(N_203),
	.C(N_199),
	.D(R_DATA_c[66]),
	.Y(data_64_out_net_0[54])
);
defparam \INn_RNI21ED1[54] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI7SP81[53]  (
	.A(N_209),
	.B(N_204),
	.C(N_199),
	.D(R_DATA_c[65]),
	.Y(data_64_out_net_0[53])
);
defparam \INn_RNI7SP81[53] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIUSDD1[52]  (
	.A(N_210),
	.B(N_204),
	.C(N_199),
	.D(R_DATA_c[64]),
	.Y(data_64_out_net_0[52])
);
defparam \INn_RNIUSDD1[52] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI2PV41[51]  (
	.A(N_209),
	.B(N_203),
	.C(N_202),
	.D(R_DATA_c[63]),
	.Y(data_64_out_net_0[51])
);
defparam \INn_RNI2PV41[51] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIPPJ91[50]  (
	.A(N_210),
	.B(N_203),
	.C(N_202),
	.D(R_DATA_c[62]),
	.Y(data_64_out_net_0[50])
);
defparam \INn_RNIPPJ91[50] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI7TU41[49]  (
	.A(N_209),
	.B(N_204),
	.C(N_202),
	.D(R_DATA_c[61]),
	.Y(data_64_out_net_0[49])
);
defparam \INn_RNI7TU41[49] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIUTI91[48]  (
	.A(N_210),
	.B(N_204),
	.C(N_202),
	.D(R_DATA_c[60]),
	.Y(data_64_out_net_0[48])
);
defparam \INn_RNIUTI91[48] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIG80T[47]  (
	.A(N_209),
	.B(N_205),
	.C(N_200),
	.D(R_DATA_c[57]),
	.Y(data_64_out_net_0[47])
);
defparam \INn_RNIG80T[47] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI79K11[46]  (
	.A(N_210),
	.B(N_205),
	.C(N_200),
	.D(R_DATA_c[56]),
	.Y(data_64_out_net_0[46])
);
defparam \INn_RNI79K11[46] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI0NV41[45]  (
	.A(N_209),
	.B(N_205),
	.C(N_201),
	.D(R_DATA_c[55]),
	.Y(data_64_out_net_0[45])
);
defparam \INn_RNI0NV41[45] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNINNJ91[44]  (
	.A(N_210),
	.B(N_205),
	.C(N_201),
	.D(R_DATA_c[54]),
	.Y(data_64_out_net_0[44])
);
defparam \INn_RNINNJ91[44] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI800T[43]  (
	.A(N_209),
	.B(N_206),
	.C(N_200),
	.D(R_DATA_c[53]),
	.Y(data_64_out_net_0[43])
);
defparam \INn_RNI800T[43] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIV0K11[42]  (
	.A(N_210),
	.B(N_206),
	.C(N_200),
	.D(R_DATA_c[52]),
	.Y(data_64_out_net_0[42])
);
defparam \INn_RNIV0K11[42] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIOEV41[41]  (
	.A(N_209),
	.B(N_206),
	.C(N_201),
	.D(R_DATA_c[51]),
	.Y(data_64_out_net_0[41])
);
defparam \INn_RNIOEV41[41] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIFFJ91[40]  (
	.A(N_210),
	.B(N_206),
	.C(N_201),
	.D(R_DATA_c[50]),
	.Y(data_64_out_net_0[40])
);
defparam \INn_RNIFFJ91[40] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI6RT41[39]  (
	.A(N_209),
	.B(N_205),
	.C(N_203),
	.D(R_DATA_c[47]),
	.Y(data_64_out_net_0[39])
);
defparam \INn_RNI6RT41[39] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNITRH91[38]  (
	.A(N_210),
	.B(N_205),
	.C(N_203),
	.D(R_DATA_c[46]),
	.Y(data_64_out_net_0[38])
);
defparam \INn_RNITRH91[38] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI2NT41[37]  (
	.A(N_209),
	.B(N_205),
	.C(N_204),
	.D(R_DATA_c[45]),
	.Y(data_64_out_net_0[37])
);
defparam \INn_RNI2NT41[37] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIPNH91[36]  (
	.A(N_210),
	.B(N_205),
	.C(N_204),
	.D(R_DATA_c[44]),
	.Y(data_64_out_net_0[36])
);
defparam \INn_RNIPNH91[36] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIUIT41[35]  (
	.A(N_209),
	.B(N_206),
	.C(N_203),
	.D(R_DATA_c[43]),
	.Y(data_64_out_net_0[35])
);
defparam \INn_RNIUIT41[35] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNILJH91[34]  (
	.A(N_210),
	.B(N_206),
	.C(N_203),
	.D(R_DATA_c[42]),
	.Y(data_64_out_net_0[34])
);
defparam \INn_RNILJH91[34] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIQET41[33]  (
	.A(N_209),
	.B(N_206),
	.C(N_204),
	.D(R_DATA_c[41]),
	.Y(data_64_out_net_0[33])
);
defparam \INn_RNIQET41[33] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIHFH91[32]  (
	.A(N_210),
	.B(N_206),
	.C(N_204),
	.D(R_DATA_c[40]),
	.Y(data_64_out_net_0[32])
);
defparam \INn_RNIHFH91[32] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI40A51[31]  (
	.A(N_207),
	.B(N_200),
	.C(N_199),
	.D(R_DATA_c[37]),
	.Y(data_64_out_net_0[31])
);
defparam \INn_RNI40A51[31] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI2U951[30]  (
	.A(N_208),
	.B(N_200),
	.C(N_199),
	.D(R_DATA_c[36]),
	.Y(data_64_out_net_0[30])
);
defparam \INn_RNI2U951[30] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNITM8D1[29]  (
	.A(N_207),
	.B(N_201),
	.C(N_199),
	.D(R_DATA_c[35]),
	.Y(data_64_out_net_0[29])
);
defparam \INn_RNITM8D1[29] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIRK8D1[28]  (
	.A(N_208),
	.B(N_201),
	.C(N_199),
	.D(R_DATA_c[34]),
	.Y(data_64_out_net_0[28])
);
defparam \INn_RNIRK8D1[28] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI41F11[27]  (
	.A(N_207),
	.B(N_202),
	.C(N_200),
	.D(R_DATA_c[33]),
	.Y(data_64_out_net_0[27])
);
defparam \INn_RNI41F11[27] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI2VE11[26]  (
	.A(N_208),
	.B(N_202),
	.C(N_200),
	.D(R_DATA_c[32]),
	.Y(data_64_out_net_0[26])
);
defparam \INn_RNI2VE11[26] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIKFE91[25]  (
	.A(N_207),
	.B(N_202),
	.C(N_201),
	.D(R_DATA_c[31]),
	.Y(data_64_out_net_0[25])
);
defparam \INn_RNIKFE91[25] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIIDE91[24]  (
	.A(N_208),
	.B(N_202),
	.C(N_201),
	.D(R_DATA_c[30]),
	.Y(data_64_out_net_0[24])
);
defparam \INn_RNIIDE91[24] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIQI7D1[23]  (
	.A(N_207),
	.B(N_203),
	.C(N_199),
	.D(R_DATA_c[27]),
	.Y(data_64_out_net_0[23])
);
defparam \INn_RNIQI7D1[23] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIOG7D1[22]  (
	.A(N_208),
	.B(N_203),
	.C(N_199),
	.D(R_DATA_c[26]),
	.Y(data_64_out_net_0[22])
);
defparam \INn_RNIOG7D1[22] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIME7D1[21]  (
	.A(N_207),
	.B(N_204),
	.C(N_199),
	.D(R_DATA_c[25]),
	.Y(data_64_out_net_0[21])
);
defparam \INn_RNIME7D1[21] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIKC7D1[20]  (
	.A(N_208),
	.B(N_204),
	.C(N_199),
	.D(R_DATA_c[24]),
	.Y(data_64_out_net_0[20])
);
defparam \INn_RNIKC7D1[20] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIQJC91[19]  (
	.A(N_207),
	.B(N_203),
	.C(N_202),
	.D(R_DATA_c[23]),
	.Y(data_64_out_net_0[19])
);
defparam \INn_RNIQJC91[19] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIOHC91[18]  (
	.A(N_208),
	.B(N_203),
	.C(N_202),
	.D(R_DATA_c[22]),
	.Y(data_64_out_net_0[18])
);
defparam \INn_RNIOHC91[18] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIMFC91[17]  (
	.A(N_207),
	.B(N_204),
	.C(N_202),
	.D(R_DATA_c[21]),
	.Y(data_64_out_net_0[17])
);
defparam \INn_RNIMFC91[17] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIKDC91[16]  (
	.A(N_208),
	.B(N_204),
	.C(N_202),
	.D(R_DATA_c[20]),
	.Y(data_64_out_net_0[16])
);
defparam \INn_RNIKDC91[16] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIVQD11[15]  (
	.A(N_207),
	.B(N_205),
	.C(N_200),
	.D(R_DATA_c[17]),
	.Y(data_64_out_net_0[15])
);
defparam \INn_RNIVQD11[15] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNITOD11[14]  (
	.A(N_208),
	.B(N_205),
	.C(N_200),
	.D(R_DATA_c[16]),
	.Y(data_64_out_net_0[14])
);
defparam \INn_RNITOD11[14] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIF9D91[13]  (
	.A(N_207),
	.B(N_205),
	.C(N_201),
	.D(R_DATA_c[15]),
	.Y(data_64_out_net_0[13])
);
defparam \INn_RNIF9D91[13] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNID7D91[12]  (
	.A(N_208),
	.B(N_205),
	.C(N_201),
	.D(R_DATA_c[14]),
	.Y(data_64_out_net_0[12])
);
defparam \INn_RNID7D91[12] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNINID11[11]  (
	.A(N_207),
	.B(N_206),
	.C(N_200),
	.D(R_DATA_c[13]),
	.Y(data_64_out_net_0[11])
);
defparam \INn_RNINID11[11] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNILGD11[10]  (
	.A(N_208),
	.B(N_206),
	.C(N_200),
	.D(R_DATA_c[12]),
	.Y(data_64_out_net_0[10])
);
defparam \INn_RNILGD11[10] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI089V[9]  (
	.A(N_207),
	.B(N_206),
	.C(N_201),
	.D(R_DATA_c[11]),
	.Y(data_64_out_net_0[9])
);
defparam \INn_RNI089V[9] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIU59V[8]  (
	.A(N_208),
	.B(N_206),
	.C(N_201),
	.D(R_DATA_c[10]),
	.Y(data_64_out_net_0[8])
);
defparam \INn_RNIU59V[8] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI5C8V[7]  (
	.A(N_207),
	.B(N_205),
	.C(N_203),
	.D(R_DATA_c[7]),
	.Y(data_64_out_net_0[7])
);
defparam \INn_RNI5C8V[7] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI3A8V[6]  (
	.A(N_208),
	.B(N_205),
	.C(N_203),
	.D(R_DATA_c[6]),
	.Y(data_64_out_net_0[6])
);
defparam \INn_RNI3A8V[6] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNI188V[5]  (
	.A(N_207),
	.B(N_205),
	.C(N_204),
	.D(R_DATA_c[5]),
	.Y(data_64_out_net_0[5])
);
defparam \INn_RNI188V[5] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIV58V[4]  (
	.A(N_208),
	.B(N_205),
	.C(N_204),
	.D(R_DATA_c[4]),
	.Y(data_64_out_net_0[4])
);
defparam \INn_RNIV58V[4] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIT38V[3]  (
	.A(N_207),
	.B(N_206),
	.C(N_203),
	.D(R_DATA_c[3]),
	.Y(data_64_out_net_0[3])
);
defparam \INn_RNIT38V[3] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIR18V[2]  (
	.A(N_208),
	.B(N_206),
	.C(N_203),
	.D(R_DATA_c[2]),
	.Y(data_64_out_net_0[2])
);
defparam \INn_RNIR18V[2] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNIPV7V[1]  (
	.A(N_207),
	.B(N_206),
	.C(N_204),
	.D(R_DATA_c[1]),
	.Y(data_64_out_net_0[1])
);
defparam \INn_RNIPV7V[1] .INIT=16'hFE01;
// @8:145
  CFG4 \INn_RNINT7V[0]  (
	.A(N_208),
	.B(N_206),
	.C(N_204),
	.D(R_DATA_c[0]),
	.Y(data_64_out_net_0[0])
);
defparam \INn_RNINT7V[0] .INIT=16'hFE01;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* error_gen */

module PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (
  R_DATA_c,
  WBYTE_EN_c,
  W_DATA_c,
  W_ADDR_c,
  R_ADDR_c,
  CLK,
  R_EN_c,
  W_EN_c
)
;
output [79:0] R_DATA_c ;
input [7:0] WBYTE_EN_c ;
input [79:0] W_DATA_c ;
input [13:0] W_ADDR_c ;
input [13:0] R_ADDR_c ;
input CLK ;
input R_EN_c ;
input W_EN_c ;
wire CLK ;
wire R_EN_c ;
wire W_EN_c ;
wire CFG2_7_Y ;
wire \Z\BLKX2[2]  ;
wire CFG2_4_Y ;
wire CFG2_3_Y ;
wire \Z\BLKY2[4]  ;
wire CFG2_6_Y ;
wire \Z\BLKY2[1]  ;
wire CFG2_0_Y ;
wire CFG2_5_Y ;
wire \Z\BLKY2[3]  ;
wire \Z\BLKX2[0]  ;
wire \Z\BLKY2[5]  ;
wire \Z\BLKY2[7]  ;
wire CFG2_1_Y ;
wire \Z\BLKY2[6]  ;
wire CFG2_2_Y ;
wire \Z\BLKY2[2]  ;
wire \Z\BLKX2[4]  ;
wire \Z\BLKX2[1]  ;
wire \Z\BLKX2[3]  ;
wire \Z\BLKX2[5]  ;
wire \Z\BLKX2[7]  ;
wire \Z\BLKY2[0]  ;
wire \Z\BLKX2[6]  ;
wire OR4_303_Y ;
wire \Z\R_DATA_TEMPR28[28]  ;
wire \Z\R_DATA_TEMPR29[28]  ;
wire \Z\R_DATA_TEMPR30[28]  ;
wire \Z\R_DATA_TEMPR31[28]  ;
wire OR4_169_Y ;
wire \Z\R_DATA_TEMPR8[78]  ;
wire \Z\R_DATA_TEMPR9[78]  ;
wire \Z\R_DATA_TEMPR10[78]  ;
wire \Z\R_DATA_TEMPR11[78]  ;
wire OR2_25_Y ;
wire \Z\R_DATA_TEMPR20[30]  ;
wire \Z\R_DATA_TEMPR21[30]  ;
wire OR4_130_Y ;
wire \Z\R_DATA_TEMPR16[35]  ;
wire \Z\R_DATA_TEMPR17[35]  ;
wire \Z\R_DATA_TEMPR18[35]  ;
wire \Z\R_DATA_TEMPR19[35]  ;
wire OR4_337_Y ;
wire \Z\R_DATA_TEMPR8[71]  ;
wire \Z\R_DATA_TEMPR9[71]  ;
wire \Z\R_DATA_TEMPR10[71]  ;
wire \Z\R_DATA_TEMPR11[71]  ;
wire OR4_615_Y ;
wire \Z\R_DATA_TEMPR8[75]  ;
wire \Z\R_DATA_TEMPR9[75]  ;
wire \Z\R_DATA_TEMPR10[75]  ;
wire \Z\R_DATA_TEMPR11[75]  ;
wire OR4_321_Y ;
wire \Z\R_DATA_TEMPR0[5]  ;
wire \Z\R_DATA_TEMPR1[5]  ;
wire \Z\R_DATA_TEMPR2[5]  ;
wire \Z\R_DATA_TEMPR3[5]  ;
wire OR4_98_Y ;
wire \Z\R_DATA_TEMPR8[27]  ;
wire \Z\R_DATA_TEMPR9[27]  ;
wire \Z\R_DATA_TEMPR10[27]  ;
wire \Z\R_DATA_TEMPR11[27]  ;
wire OR4_630_Y ;
wire OR4_511_Y ;
wire OR4_666_Y ;
wire OR4_20_Y ;
wire OR4_550_Y ;
wire OR4_712_Y ;
wire OR4_238_Y ;
wire OR4_75_Y ;
wire OR4_64_Y ;
wire OR4_514_Y ;
wire OR4_368_Y ;
wire \Z\R_DATA_TEMPR4[11]  ;
wire \Z\R_DATA_TEMPR5[11]  ;
wire \Z\R_DATA_TEMPR6[11]  ;
wire \Z\R_DATA_TEMPR7[11]  ;
wire OR4_633_Y ;
wire OR4_536_Y ;
wire OR4_217_Y ;
wire OR4_524_Y ;
wire \Z\R_DATA_TEMPR0[19]  ;
wire \Z\R_DATA_TEMPR1[19]  ;
wire \Z\R_DATA_TEMPR2[19]  ;
wire \Z\R_DATA_TEMPR3[19]  ;
wire OR4_570_Y ;
wire \Z\R_DATA_TEMPR16[42]  ;
wire \Z\R_DATA_TEMPR17[42]  ;
wire \Z\R_DATA_TEMPR18[42]  ;
wire \Z\R_DATA_TEMPR19[42]  ;
wire OR4_579_Y ;
wire \Z\R_DATA_TEMPR12[26]  ;
wire \Z\R_DATA_TEMPR13[26]  ;
wire \Z\R_DATA_TEMPR14[26]  ;
wire \Z\R_DATA_TEMPR15[26]  ;
wire OR4_47_Y ;
wire \Z\R_DATA_TEMPR12[34]  ;
wire \Z\R_DATA_TEMPR13[34]  ;
wire \Z\R_DATA_TEMPR14[34]  ;
wire \Z\R_DATA_TEMPR15[34]  ;
wire OR4_500_Y ;
wire \Z\R_DATA_TEMPR12[58]  ;
wire \Z\R_DATA_TEMPR13[58]  ;
wire \Z\R_DATA_TEMPR14[58]  ;
wire \Z\R_DATA_TEMPR15[58]  ;
wire OR4_166_Y ;
wire \Z\R_DATA_TEMPR4[34]  ;
wire \Z\R_DATA_TEMPR5[34]  ;
wire \Z\R_DATA_TEMPR6[34]  ;
wire \Z\R_DATA_TEMPR7[34]  ;
wire OR4_509_Y ;
wire \Z\R_DATA_TEMPR8[16]  ;
wire \Z\R_DATA_TEMPR9[16]  ;
wire \Z\R_DATA_TEMPR10[16]  ;
wire \Z\R_DATA_TEMPR11[16]  ;
wire GND ;
wire \Z\BLKY1[0]  ;
wire \Z\R_DATA_TEMPR5[20]  ;
wire \Z\R_DATA_TEMPR5[21]  ;
wire \Z\R_DATA_TEMPR5[22]  ;
wire \Z\R_DATA_TEMPR5[23]  ;
wire \Z\R_DATA_TEMPR5[24]  ;
wire \Z\R_DATA_TEMPR5[25]  ;
wire \Z\R_DATA_TEMPR5[26]  ;
wire \Z\R_DATA_TEMPR5[27]  ;
wire \Z\R_DATA_TEMPR5[28]  ;
wire \Z\R_DATA_TEMPR5[29]  ;
wire \Z\R_DATA_TEMPR5[30]  ;
wire \Z\R_DATA_TEMPR5[31]  ;
wire \Z\R_DATA_TEMPR5[32]  ;
wire \Z\R_DATA_TEMPR5[33]  ;
wire \Z\R_DATA_TEMPR5[35]  ;
wire \Z\R_DATA_TEMPR5[36]  ;
wire \Z\R_DATA_TEMPR5[37]  ;
wire \Z\R_DATA_TEMPR5[38]  ;
wire \Z\R_DATA_TEMPR5[39]  ;
wire VCC ;
wire \Z\BLKX1[0]  ;
wire \Z\R_DATA_TEMPR5[0]  ;
wire \Z\R_DATA_TEMPR5[1]  ;
wire \Z\R_DATA_TEMPR5[2]  ;
wire \Z\R_DATA_TEMPR5[3]  ;
wire \Z\R_DATA_TEMPR5[4]  ;
wire \Z\R_DATA_TEMPR5[5]  ;
wire \Z\R_DATA_TEMPR5[6]  ;
wire \Z\R_DATA_TEMPR5[7]  ;
wire \Z\R_DATA_TEMPR5[8]  ;
wire \Z\R_DATA_TEMPR5[9]  ;
wire \Z\R_DATA_TEMPR5[10]  ;
wire \Z\R_DATA_TEMPR5[12]  ;
wire \Z\R_DATA_TEMPR5[13]  ;
wire \Z\R_DATA_TEMPR5[14]  ;
wire \Z\R_DATA_TEMPR5[15]  ;
wire \Z\R_DATA_TEMPR5[16]  ;
wire \Z\R_DATA_TEMPR5[17]  ;
wire \Z\R_DATA_TEMPR5[18]  ;
wire \Z\R_DATA_TEMPR5[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[5][0]  ;
wire OR4_40_Y ;
wire \Z\R_DATA_TEMPR4[19]  ;
wire \Z\R_DATA_TEMPR6[19]  ;
wire \Z\R_DATA_TEMPR7[19]  ;
wire OR4_490_Y ;
wire \Z\R_DATA_TEMPR16[2]  ;
wire \Z\R_DATA_TEMPR17[2]  ;
wire \Z\R_DATA_TEMPR18[2]  ;
wire \Z\R_DATA_TEMPR19[2]  ;
wire OR4_315_Y ;
wire \Z\R_DATA_TEMPR28[24]  ;
wire \Z\R_DATA_TEMPR29[24]  ;
wire \Z\R_DATA_TEMPR30[24]  ;
wire \Z\R_DATA_TEMPR31[24]  ;
wire OR2_5_Y ;
wire \Z\R_DATA_TEMPR20[40]  ;
wire \Z\R_DATA_TEMPR21[40]  ;
wire OR4_469_Y ;
wire OR4_333_Y ;
wire OR2_34_Y ;
wire \Z\R_DATA_TEMPR22[63]  ;
wire \Z\R_DATA_TEMPR23[63]  ;
wire OR4_686_Y ;
wire OR4_572_Y ;
wire OR4_718_Y ;
wire OR4_71_Y ;
wire OR4_610_Y ;
wire OR4_522_Y ;
wire \Z\R_DATA_TEMPR12[42]  ;
wire \Z\R_DATA_TEMPR13[42]  ;
wire \Z\R_DATA_TEMPR14[42]  ;
wire \Z\R_DATA_TEMPR15[42]  ;
wire OR4_635_Y ;
wire OR4_110_Y ;
wire OR2_56_Y ;
wire \Z\R_DATA_TEMPR22[21]  ;
wire \Z\R_DATA_TEMPR23[21]  ;
wire OR4_462_Y ;
wire OR4_596_Y ;
wire OR4_297_Y ;
wire OR4_445_Y ;
wire OR4_80_Y ;
wire OR4_61_Y ;
wire \Z\R_DATA_TEMPR0[59]  ;
wire \Z\R_DATA_TEMPR1[59]  ;
wire \Z\R_DATA_TEMPR2[59]  ;
wire \Z\R_DATA_TEMPR3[59]  ;
wire OR4_644_Y ;
wire \Z\R_DATA_TEMPR4[36]  ;
wire \Z\R_DATA_TEMPR6[36]  ;
wire \Z\R_DATA_TEMPR7[36]  ;
wire OR4_391_Y ;
wire \Z\R_DATA_TEMPR24[33]  ;
wire \Z\R_DATA_TEMPR25[33]  ;
wire \Z\R_DATA_TEMPR26[33]  ;
wire \Z\R_DATA_TEMPR27[33]  ;
wire OR4_478_Y ;
wire \Z\R_DATA_TEMPR8[2]  ;
wire \Z\R_DATA_TEMPR9[2]  ;
wire \Z\R_DATA_TEMPR10[2]  ;
wire \Z\R_DATA_TEMPR11[2]  ;
wire OR4_363_Y ;
wire \Z\R_DATA_TEMPR12[62]  ;
wire \Z\R_DATA_TEMPR13[62]  ;
wire \Z\R_DATA_TEMPR14[62]  ;
wire \Z\R_DATA_TEMPR15[62]  ;
wire OR4_471_Y ;
wire \Z\R_DATA_TEMPR4[16]  ;
wire \Z\R_DATA_TEMPR6[16]  ;
wire \Z\R_DATA_TEMPR7[16]  ;
wire OR4_408_Y ;
wire \Z\R_DATA_TEMPR16[62]  ;
wire \Z\R_DATA_TEMPR17[62]  ;
wire \Z\R_DATA_TEMPR18[62]  ;
wire \Z\R_DATA_TEMPR19[62]  ;
wire OR4_74_Y ;
wire \Z\R_DATA_TEMPR16[20]  ;
wire \Z\R_DATA_TEMPR17[20]  ;
wire \Z\R_DATA_TEMPR18[20]  ;
wire \Z\R_DATA_TEMPR19[20]  ;
wire OR4_249_Y ;
wire OR4_133_Y ;
wire OR4_532_Y ;
wire OR4_634_Y ;
wire OR4_401_Y ;
wire \Z\R_DATA_TEMPR24[56]  ;
wire \Z\R_DATA_TEMPR25[56]  ;
wire \Z\R_DATA_TEMPR26[56]  ;
wire \Z\R_DATA_TEMPR27[56]  ;
wire OR4_221_Y ;
wire \Z\R_DATA_TEMPR4[39]  ;
wire \Z\R_DATA_TEMPR6[39]  ;
wire \Z\R_DATA_TEMPR7[39]  ;
wire OR4_246_Y ;
wire \Z\R_DATA_TEMPR24[4]  ;
wire \Z\R_DATA_TEMPR25[4]  ;
wire \Z\R_DATA_TEMPR26[4]  ;
wire \Z\R_DATA_TEMPR27[4]  ;
wire \Z\BLKY0[0]  ;
wire \Z\R_DATA_TEMPR10[20]  ;
wire \Z\R_DATA_TEMPR10[21]  ;
wire \Z\R_DATA_TEMPR10[22]  ;
wire \Z\R_DATA_TEMPR10[23]  ;
wire \Z\R_DATA_TEMPR10[24]  ;
wire \Z\R_DATA_TEMPR10[25]  ;
wire \Z\R_DATA_TEMPR10[26]  ;
wire \Z\R_DATA_TEMPR10[28]  ;
wire \Z\R_DATA_TEMPR10[29]  ;
wire \Z\R_DATA_TEMPR10[30]  ;
wire \Z\R_DATA_TEMPR10[31]  ;
wire \Z\R_DATA_TEMPR10[32]  ;
wire \Z\R_DATA_TEMPR10[33]  ;
wire \Z\R_DATA_TEMPR10[34]  ;
wire \Z\R_DATA_TEMPR10[35]  ;
wire \Z\R_DATA_TEMPR10[36]  ;
wire \Z\R_DATA_TEMPR10[37]  ;
wire \Z\R_DATA_TEMPR10[38]  ;
wire \Z\R_DATA_TEMPR10[39]  ;
wire \Z\BLKX0[0]  ;
wire \Z\R_DATA_TEMPR10[0]  ;
wire \Z\R_DATA_TEMPR10[1]  ;
wire \Z\R_DATA_TEMPR10[3]  ;
wire \Z\R_DATA_TEMPR10[4]  ;
wire \Z\R_DATA_TEMPR10[5]  ;
wire \Z\R_DATA_TEMPR10[6]  ;
wire \Z\R_DATA_TEMPR10[7]  ;
wire \Z\R_DATA_TEMPR10[8]  ;
wire \Z\R_DATA_TEMPR10[9]  ;
wire \Z\R_DATA_TEMPR10[10]  ;
wire \Z\R_DATA_TEMPR10[11]  ;
wire \Z\R_DATA_TEMPR10[12]  ;
wire \Z\R_DATA_TEMPR10[13]  ;
wire \Z\R_DATA_TEMPR10[14]  ;
wire \Z\R_DATA_TEMPR10[15]  ;
wire \Z\R_DATA_TEMPR10[17]  ;
wire \Z\R_DATA_TEMPR10[18]  ;
wire \Z\R_DATA_TEMPR10[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[10][0]  ;
wire OR4_214_Y ;
wire OR4_306_Y ;
wire \Z\R_DATA_TEMPR22[30]  ;
wire \Z\R_DATA_TEMPR23[30]  ;
wire OR4_553_Y ;
wire \Z\R_DATA_TEMPR16[46]  ;
wire \Z\R_DATA_TEMPR17[46]  ;
wire \Z\R_DATA_TEMPR18[46]  ;
wire \Z\R_DATA_TEMPR19[46]  ;
wire OR4_713_Y ;
wire OR4_334_Y ;
wire OR4_114_Y ;
wire OR4_160_Y ;
wire OR4_287_Y ;
wire OR4_171_Y ;
wire OR4_458_Y ;
wire OR4_704_Y ;
wire OR4_288_Y ;
wire OR4_585_Y ;
wire OR4_594_Y ;
wire OR4_222_Y ;
wire OR2_29_Y ;
wire \Z\R_DATA_TEMPR22[18]  ;
wire \Z\R_DATA_TEMPR23[18]  ;
wire OR4_649_Y ;
wire \Z\R_DATA_TEMPR12[19]  ;
wire \Z\R_DATA_TEMPR13[19]  ;
wire \Z\R_DATA_TEMPR14[19]  ;
wire \Z\R_DATA_TEMPR15[19]  ;
wire OR4_101_Y ;
wire \Z\R_DATA_TEMPR28[26]  ;
wire \Z\R_DATA_TEMPR29[26]  ;
wire \Z\R_DATA_TEMPR30[26]  ;
wire \Z\R_DATA_TEMPR31[26]  ;
wire OR4_589_Y ;
wire OR4_677_Y ;
wire OR4_480_Y ;
wire OR4_384_Y ;
wire OR4_374_Y ;
wire OR4_569_Y ;
wire OR2_51_Y ;
wire \Z\R_DATA_TEMPR22[24]  ;
wire \Z\R_DATA_TEMPR23[24]  ;
wire OR4_335_Y ;
wire OR4_232_Y ;
wire OR4_376_Y ;
wire OR4_451_Y ;
wire OR4_270_Y ;
wire OR4_547_Y ;
wire \Z\R_DATA_TEMPR28[34]  ;
wire \Z\R_DATA_TEMPR29[34]  ;
wire \Z\R_DATA_TEMPR30[34]  ;
wire \Z\R_DATA_TEMPR31[34]  ;
wire OR4_117_Y ;
wire OR4_195_Y ;
wire OR4_584_Y ;
wire OR4_137_Y ;
wire OR4_489_Y ;
wire \Z\R_DATA_TEMPR20[60]  ;
wire \Z\R_DATA_TEMPR20[61]  ;
wire \Z\R_DATA_TEMPR20[62]  ;
wire \Z\R_DATA_TEMPR20[63]  ;
wire \Z\R_DATA_TEMPR20[64]  ;
wire \Z\R_DATA_TEMPR20[65]  ;
wire \Z\R_DATA_TEMPR20[66]  ;
wire \Z\R_DATA_TEMPR20[67]  ;
wire \Z\R_DATA_TEMPR20[68]  ;
wire \Z\R_DATA_TEMPR20[69]  ;
wire \Z\R_DATA_TEMPR20[70]  ;
wire \Z\R_DATA_TEMPR20[71]  ;
wire \Z\R_DATA_TEMPR20[72]  ;
wire \Z\R_DATA_TEMPR20[73]  ;
wire \Z\R_DATA_TEMPR20[74]  ;
wire \Z\R_DATA_TEMPR20[75]  ;
wire \Z\R_DATA_TEMPR20[76]  ;
wire \Z\R_DATA_TEMPR20[77]  ;
wire \Z\R_DATA_TEMPR20[78]  ;
wire \Z\R_DATA_TEMPR20[79]  ;
wire \Z\R_DATA_TEMPR20[41]  ;
wire \Z\R_DATA_TEMPR20[42]  ;
wire \Z\R_DATA_TEMPR20[43]  ;
wire \Z\R_DATA_TEMPR20[44]  ;
wire \Z\R_DATA_TEMPR20[45]  ;
wire \Z\R_DATA_TEMPR20[46]  ;
wire \Z\R_DATA_TEMPR20[47]  ;
wire \Z\R_DATA_TEMPR20[48]  ;
wire \Z\R_DATA_TEMPR20[49]  ;
wire \Z\R_DATA_TEMPR20[50]  ;
wire \Z\R_DATA_TEMPR20[51]  ;
wire \Z\R_DATA_TEMPR20[52]  ;
wire \Z\R_DATA_TEMPR20[53]  ;
wire \Z\R_DATA_TEMPR20[54]  ;
wire \Z\R_DATA_TEMPR20[55]  ;
wire \Z\R_DATA_TEMPR20[56]  ;
wire \Z\R_DATA_TEMPR20[57]  ;
wire \Z\R_DATA_TEMPR20[58]  ;
wire \Z\R_DATA_TEMPR20[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[20][1]  ;
wire OR4_304_Y ;
wire \Z\R_DATA_TEMPR4[59]  ;
wire \Z\R_DATA_TEMPR5[59]  ;
wire \Z\R_DATA_TEMPR6[59]  ;
wire \Z\R_DATA_TEMPR7[59]  ;
wire OR4_240_Y ;
wire OR4_347_Y ;
wire \Z\R_DATA_TEMPR24[28]  ;
wire \Z\R_DATA_TEMPR25[28]  ;
wire \Z\R_DATA_TEMPR26[28]  ;
wire \Z\R_DATA_TEMPR27[28]  ;
wire OR4_560_Y ;
wire \Z\R_DATA_TEMPR28[9]  ;
wire \Z\R_DATA_TEMPR29[9]  ;
wire \Z\R_DATA_TEMPR30[9]  ;
wire \Z\R_DATA_TEMPR31[9]  ;
wire OR4_63_Y ;
wire \Z\R_DATA_TEMPR8[1]  ;
wire \Z\R_DATA_TEMPR9[1]  ;
wire \Z\R_DATA_TEMPR11[1]  ;
wire OR4_592_Y ;
wire \Z\R_DATA_TEMPR28[0]  ;
wire \Z\R_DATA_TEMPR29[0]  ;
wire \Z\R_DATA_TEMPR30[0]  ;
wire \Z\R_DATA_TEMPR31[0]  ;
wire OR4_168_Y ;
wire OR4_515_Y ;
wire OR4_27_Y ;
wire OR4_118_Y ;
wire OR4_97_Y ;
wire \Z\R_DATA_TEMPR24[76]  ;
wire \Z\R_DATA_TEMPR25[76]  ;
wire \Z\R_DATA_TEMPR26[76]  ;
wire \Z\R_DATA_TEMPR27[76]  ;
wire \Z\R_DATA_TEMPR16[24]  ;
wire \Z\R_DATA_TEMPR17[24]  ;
wire \Z\R_DATA_TEMPR18[24]  ;
wire \Z\R_DATA_TEMPR19[24]  ;
wire OR4_46_Y ;
wire \Z\R_DATA_TEMPR16[47]  ;
wire \Z\R_DATA_TEMPR17[47]  ;
wire \Z\R_DATA_TEMPR18[47]  ;
wire \Z\R_DATA_TEMPR19[47]  ;
wire OR4_90_Y ;
wire OR4_239_Y ;
wire OR4_639_Y ;
wire OR4_399_Y ;
wire OR4_157_Y ;
wire OR4_234_Y ;
wire OR4_667_Y ;
wire OR2_73_Y ;
wire \Z\R_DATA_TEMPR22[75]  ;
wire \Z\R_DATA_TEMPR23[75]  ;
wire OR4_291_Y ;
wire \Z\R_DATA_TEMPR8[45]  ;
wire \Z\R_DATA_TEMPR9[45]  ;
wire \Z\R_DATA_TEMPR10[45]  ;
wire \Z\R_DATA_TEMPR11[45]  ;
wire OR2_18_Y ;
wire \Z\R_DATA_TEMPR20[15]  ;
wire \Z\R_DATA_TEMPR21[15]  ;
wire OR4_468_Y ;
wire OR4_198_Y ;
wire OR2_53_Y ;
wire \Z\R_DATA_TEMPR22[65]  ;
wire \Z\R_DATA_TEMPR23[65]  ;
wire OR4_14_Y ;
wire \Z\R_DATA_TEMPR0[34]  ;
wire \Z\R_DATA_TEMPR1[34]  ;
wire \Z\R_DATA_TEMPR2[34]  ;
wire \Z\R_DATA_TEMPR3[34]  ;
wire \Z\R_DATA_TEMPR6[60]  ;
wire \Z\R_DATA_TEMPR6[61]  ;
wire \Z\R_DATA_TEMPR6[62]  ;
wire \Z\R_DATA_TEMPR6[63]  ;
wire \Z\R_DATA_TEMPR6[64]  ;
wire \Z\R_DATA_TEMPR6[65]  ;
wire \Z\R_DATA_TEMPR6[66]  ;
wire \Z\R_DATA_TEMPR6[67]  ;
wire \Z\R_DATA_TEMPR6[68]  ;
wire \Z\R_DATA_TEMPR6[69]  ;
wire \Z\R_DATA_TEMPR6[70]  ;
wire \Z\R_DATA_TEMPR6[71]  ;
wire \Z\R_DATA_TEMPR6[72]  ;
wire \Z\R_DATA_TEMPR6[73]  ;
wire \Z\R_DATA_TEMPR6[74]  ;
wire \Z\R_DATA_TEMPR6[75]  ;
wire \Z\R_DATA_TEMPR6[76]  ;
wire \Z\R_DATA_TEMPR6[77]  ;
wire \Z\R_DATA_TEMPR6[78]  ;
wire \Z\R_DATA_TEMPR6[79]  ;
wire \Z\R_DATA_TEMPR6[40]  ;
wire \Z\R_DATA_TEMPR6[41]  ;
wire \Z\R_DATA_TEMPR6[42]  ;
wire \Z\R_DATA_TEMPR6[43]  ;
wire \Z\R_DATA_TEMPR6[44]  ;
wire \Z\R_DATA_TEMPR6[45]  ;
wire \Z\R_DATA_TEMPR6[46]  ;
wire \Z\R_DATA_TEMPR6[47]  ;
wire \Z\R_DATA_TEMPR6[48]  ;
wire \Z\R_DATA_TEMPR6[49]  ;
wire \Z\R_DATA_TEMPR6[50]  ;
wire \Z\R_DATA_TEMPR6[51]  ;
wire \Z\R_DATA_TEMPR6[52]  ;
wire \Z\R_DATA_TEMPR6[53]  ;
wire \Z\R_DATA_TEMPR6[54]  ;
wire \Z\R_DATA_TEMPR6[55]  ;
wire \Z\R_DATA_TEMPR6[56]  ;
wire \Z\R_DATA_TEMPR6[57]  ;
wire \Z\R_DATA_TEMPR6[58]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[6][1]  ;
wire OR4_359_Y ;
wire \Z\R_DATA_TEMPR24[10]  ;
wire \Z\R_DATA_TEMPR25[10]  ;
wire \Z\R_DATA_TEMPR26[10]  ;
wire \Z\R_DATA_TEMPR27[10]  ;
wire OR4_461_Y ;
wire \Z\R_DATA_TEMPR16[52]  ;
wire \Z\R_DATA_TEMPR17[52]  ;
wire \Z\R_DATA_TEMPR18[52]  ;
wire \Z\R_DATA_TEMPR19[52]  ;
wire OR4_342_Y ;
wire \Z\R_DATA_TEMPR4[71]  ;
wire \Z\R_DATA_TEMPR5[71]  ;
wire \Z\R_DATA_TEMPR7[71]  ;
wire OR4_682_Y ;
wire \Z\R_DATA_TEMPR24[17]  ;
wire \Z\R_DATA_TEMPR25[17]  ;
wire \Z\R_DATA_TEMPR26[17]  ;
wire \Z\R_DATA_TEMPR27[17]  ;
wire OR2_78_Y ;
wire \Z\R_DATA_TEMPR21[67]  ;
wire \Z\R_DATA_TEMPR8[77]  ;
wire \Z\R_DATA_TEMPR9[77]  ;
wire \Z\R_DATA_TEMPR10[77]  ;
wire \Z\R_DATA_TEMPR11[77]  ;
wire \Z\R_DATA_TEMPR23[20]  ;
wire \Z\R_DATA_TEMPR23[22]  ;
wire \Z\R_DATA_TEMPR23[23]  ;
wire \Z\R_DATA_TEMPR23[25]  ;
wire \Z\R_DATA_TEMPR23[26]  ;
wire \Z\R_DATA_TEMPR23[27]  ;
wire \Z\R_DATA_TEMPR23[28]  ;
wire \Z\R_DATA_TEMPR23[29]  ;
wire \Z\R_DATA_TEMPR23[31]  ;
wire \Z\R_DATA_TEMPR23[32]  ;
wire \Z\R_DATA_TEMPR23[33]  ;
wire \Z\R_DATA_TEMPR23[34]  ;
wire \Z\R_DATA_TEMPR23[35]  ;
wire \Z\R_DATA_TEMPR23[36]  ;
wire \Z\R_DATA_TEMPR23[37]  ;
wire \Z\R_DATA_TEMPR23[38]  ;
wire \Z\R_DATA_TEMPR23[39]  ;
wire \Z\R_DATA_TEMPR23[0]  ;
wire \Z\R_DATA_TEMPR23[1]  ;
wire \Z\R_DATA_TEMPR23[2]  ;
wire \Z\R_DATA_TEMPR23[3]  ;
wire \Z\R_DATA_TEMPR23[4]  ;
wire \Z\R_DATA_TEMPR23[5]  ;
wire \Z\R_DATA_TEMPR23[6]  ;
wire \Z\R_DATA_TEMPR23[7]  ;
wire \Z\R_DATA_TEMPR23[8]  ;
wire \Z\R_DATA_TEMPR23[9]  ;
wire \Z\R_DATA_TEMPR23[10]  ;
wire \Z\R_DATA_TEMPR23[11]  ;
wire \Z\R_DATA_TEMPR23[12]  ;
wire \Z\R_DATA_TEMPR23[13]  ;
wire \Z\R_DATA_TEMPR23[14]  ;
wire \Z\R_DATA_TEMPR23[15]  ;
wire \Z\R_DATA_TEMPR23[16]  ;
wire \Z\R_DATA_TEMPR23[17]  ;
wire \Z\R_DATA_TEMPR23[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[23][0]  ;
wire OR4_688_Y ;
wire OR4_105_Y ;
wire OR2_13_Y ;
wire \Z\R_DATA_TEMPR22[5]  ;
wire OR4_237_Y ;
wire \Z\R_DATA_TEMPR12[25]  ;
wire \Z\R_DATA_TEMPR13[25]  ;
wire \Z\R_DATA_TEMPR14[25]  ;
wire \Z\R_DATA_TEMPR15[25]  ;
wire OR4_676_Y ;
wire \Z\R_DATA_TEMPR8[36]  ;
wire \Z\R_DATA_TEMPR9[36]  ;
wire \Z\R_DATA_TEMPR11[36]  ;
wire OR4_716_Y ;
wire OR2_41_Y ;
wire \Z\R_DATA_TEMPR22[62]  ;
wire \Z\R_DATA_TEMPR23[62]  ;
wire OR4_161_Y ;
wire \Z\R_DATA_TEMPR0[75]  ;
wire \Z\R_DATA_TEMPR1[75]  ;
wire \Z\R_DATA_TEMPR2[75]  ;
wire \Z\R_DATA_TEMPR3[75]  ;
wire OR4_446_Y ;
wire \Z\R_DATA_TEMPR8[26]  ;
wire \Z\R_DATA_TEMPR9[26]  ;
wire \Z\R_DATA_TEMPR11[26]  ;
wire OR4_617_Y ;
wire \Z\R_DATA_TEMPR12[79]  ;
wire \Z\R_DATA_TEMPR13[79]  ;
wire \Z\R_DATA_TEMPR14[79]  ;
wire \Z\R_DATA_TEMPR15[79]  ;
wire OR4_715_Y ;
wire OR4_616_Y ;
wire \Z\R_DATA_TEMPR22[67]  ;
wire \Z\R_DATA_TEMPR23[67]  ;
wire OR4_606_Y ;
wire \Z\R_DATA_TEMPR16[69]  ;
wire \Z\R_DATA_TEMPR17[69]  ;
wire \Z\R_DATA_TEMPR18[69]  ;
wire \Z\R_DATA_TEMPR19[69]  ;
wire OR4_364_Y ;
wire \Z\R_DATA_TEMPR12[60]  ;
wire \Z\R_DATA_TEMPR13[60]  ;
wire \Z\R_DATA_TEMPR14[60]  ;
wire \Z\R_DATA_TEMPR15[60]  ;
wire OR4_3_Y ;
wire OR4_102_Y ;
wire OR2_72_Y ;
wire \Z\R_DATA_TEMPR22[70]  ;
wire \Z\R_DATA_TEMPR23[70]  ;
wire OR4_54_Y ;
wire \Z\R_DATA_TEMPR28[70]  ;
wire \Z\R_DATA_TEMPR29[70]  ;
wire \Z\R_DATA_TEMPR30[70]  ;
wire \Z\R_DATA_TEMPR31[70]  ;
wire OR4_548_Y ;
wire \Z\R_DATA_TEMPR28[46]  ;
wire \Z\R_DATA_TEMPR29[46]  ;
wire \Z\R_DATA_TEMPR30[46]  ;
wire \Z\R_DATA_TEMPR31[46]  ;
wire OR4_96_Y ;
wire \Z\R_DATA_TEMPR4[7]  ;
wire \Z\R_DATA_TEMPR6[7]  ;
wire \Z\R_DATA_TEMPR7[7]  ;
wire OR4_283_Y ;
wire \Z\R_DATA_TEMPR24[64]  ;
wire \Z\R_DATA_TEMPR25[64]  ;
wire \Z\R_DATA_TEMPR26[64]  ;
wire \Z\R_DATA_TEMPR27[64]  ;
wire OR4_571_Y ;
wire OR4_205_Y ;
wire OR4_472_Y ;
wire OR4_274_Y ;
wire OR4_450_Y ;
wire \Z\R_DATA_TEMPR12[27]  ;
wire \Z\R_DATA_TEMPR13[27]  ;
wire \Z\R_DATA_TEMPR14[27]  ;
wire \Z\R_DATA_TEMPR15[27]  ;
wire OR4_611_Y ;
wire OR4_419_Y ;
wire OR4_366_Y ;
wire OR2_28_Y ;
wire \Z\R_DATA_TEMPR20[14]  ;
wire \Z\R_DATA_TEMPR21[14]  ;
wire OR4_351_Y ;
wire \Z\R_DATA_TEMPR4[70]  ;
wire \Z\R_DATA_TEMPR5[70]  ;
wire \Z\R_DATA_TEMPR7[70]  ;
wire OR4_624_Y ;
wire \Z\R_DATA_TEMPR24[27]  ;
wire \Z\R_DATA_TEMPR25[27]  ;
wire \Z\R_DATA_TEMPR26[27]  ;
wire \Z\R_DATA_TEMPR27[27]  ;
wire OR4_637_Y ;
wire \Z\R_DATA_TEMPR16[25]  ;
wire \Z\R_DATA_TEMPR17[25]  ;
wire \Z\R_DATA_TEMPR18[25]  ;
wire \Z\R_DATA_TEMPR19[25]  ;
wire OR4_72_Y ;
wire \Z\R_DATA_TEMPR0[50]  ;
wire \Z\R_DATA_TEMPR1[50]  ;
wire \Z\R_DATA_TEMPR2[50]  ;
wire \Z\R_DATA_TEMPR3[50]  ;
wire OR4_119_Y ;
wire \Z\R_DATA_TEMPR24[37]  ;
wire \Z\R_DATA_TEMPR25[37]  ;
wire \Z\R_DATA_TEMPR26[37]  ;
wire \Z\R_DATA_TEMPR27[37]  ;
wire OR4_226_Y ;
wire \Z\R_DATA_TEMPR4[64]  ;
wire \Z\R_DATA_TEMPR5[64]  ;
wire \Z\R_DATA_TEMPR7[64]  ;
wire OR4_546_Y ;
wire \Z\R_DATA_TEMPR28[65]  ;
wire \Z\R_DATA_TEMPR29[65]  ;
wire \Z\R_DATA_TEMPR30[65]  ;
wire \Z\R_DATA_TEMPR31[65]  ;
wire OR4_554_Y ;
wire \Z\R_DATA_TEMPR4[27]  ;
wire \Z\R_DATA_TEMPR6[27]  ;
wire \Z\R_DATA_TEMPR7[27]  ;
wire OR4_629_Y ;
wire \Z\R_DATA_TEMPR0[26]  ;
wire \Z\R_DATA_TEMPR1[26]  ;
wire \Z\R_DATA_TEMPR2[26]  ;
wire \Z\R_DATA_TEMPR3[26]  ;
wire \Z\R_DATA_TEMPR4[24]  ;
wire \Z\R_DATA_TEMPR6[24]  ;
wire \Z\R_DATA_TEMPR7[24]  ;
wire OR2_17_Y ;
wire \Z\R_DATA_TEMPR21[55]  ;
wire OR4_178_Y ;
wire OR4_373_Y ;
wire OR4_314_Y ;
wire OR4_371_Y ;
wire OR4_181_Y ;
wire OR4_520_Y ;
wire OR4_70_Y ;
wire OR4_597_Y ;
wire OR2_10_Y ;
wire \Z\R_DATA_TEMPR20[9]  ;
wire \Z\R_DATA_TEMPR21[9]  ;
wire OR4_318_Y ;
wire \Z\R_DATA_TEMPR8[79]  ;
wire \Z\R_DATA_TEMPR9[79]  ;
wire \Z\R_DATA_TEMPR10[79]  ;
wire \Z\R_DATA_TEMPR11[79]  ;
wire OR4_527_Y ;
wire \Z\R_DATA_TEMPR4[32]  ;
wire \Z\R_DATA_TEMPR6[32]  ;
wire \Z\R_DATA_TEMPR7[32]  ;
wire OR4_672_Y ;
wire OR4_360_Y ;
wire OR2_14_Y ;
wire \Z\R_DATA_TEMPR22[32]  ;
wire OR4_220_Y ;
wire \Z\R_DATA_TEMPR12[78]  ;
wire \Z\R_DATA_TEMPR13[78]  ;
wire \Z\R_DATA_TEMPR14[78]  ;
wire \Z\R_DATA_TEMPR15[78]  ;
wire OR2_77_Y ;
wire \Z\R_DATA_TEMPR21[42]  ;
wire OR4_552_Y ;
wire \Z\R_DATA_TEMPR4[25]  ;
wire \Z\R_DATA_TEMPR6[25]  ;
wire \Z\R_DATA_TEMPR7[25]  ;
wire OR4_690_Y ;
wire OR4_567_Y ;
wire OR4_255_Y ;
wire OR4_602_Y ;
wire \Z\R_DATA_TEMPR16[74]  ;
wire \Z\R_DATA_TEMPR17[74]  ;
wire \Z\R_DATA_TEMPR18[74]  ;
wire \Z\R_DATA_TEMPR19[74]  ;
wire OR4_678_Y ;
wire \Z\R_DATA_TEMPR12[37]  ;
wire \Z\R_DATA_TEMPR13[37]  ;
wire \Z\R_DATA_TEMPR14[37]  ;
wire \Z\R_DATA_TEMPR15[37]  ;
wire OR2_70_Y ;
wire \Z\R_DATA_TEMPR21[43]  ;
wire OR4_694_Y ;
wire \Z\R_DATA_TEMPR4[48]  ;
wire \Z\R_DATA_TEMPR5[48]  ;
wire \Z\R_DATA_TEMPR7[48]  ;
wire \Z\R_DATA_TEMPR18[21]  ;
wire \Z\R_DATA_TEMPR18[22]  ;
wire \Z\R_DATA_TEMPR18[23]  ;
wire \Z\R_DATA_TEMPR18[26]  ;
wire \Z\R_DATA_TEMPR18[27]  ;
wire \Z\R_DATA_TEMPR18[28]  ;
wire \Z\R_DATA_TEMPR18[29]  ;
wire \Z\R_DATA_TEMPR18[30]  ;
wire \Z\R_DATA_TEMPR18[31]  ;
wire \Z\R_DATA_TEMPR18[32]  ;
wire \Z\R_DATA_TEMPR18[33]  ;
wire \Z\R_DATA_TEMPR18[34]  ;
wire \Z\R_DATA_TEMPR18[36]  ;
wire \Z\R_DATA_TEMPR18[37]  ;
wire \Z\R_DATA_TEMPR18[38]  ;
wire \Z\R_DATA_TEMPR18[39]  ;
wire \Z\R_DATA_TEMPR18[0]  ;
wire \Z\R_DATA_TEMPR18[1]  ;
wire \Z\R_DATA_TEMPR18[3]  ;
wire \Z\R_DATA_TEMPR18[4]  ;
wire \Z\R_DATA_TEMPR18[5]  ;
wire \Z\R_DATA_TEMPR18[6]  ;
wire \Z\R_DATA_TEMPR18[7]  ;
wire \Z\R_DATA_TEMPR18[8]  ;
wire \Z\R_DATA_TEMPR18[9]  ;
wire \Z\R_DATA_TEMPR18[10]  ;
wire \Z\R_DATA_TEMPR18[11]  ;
wire \Z\R_DATA_TEMPR18[12]  ;
wire \Z\R_DATA_TEMPR18[13]  ;
wire \Z\R_DATA_TEMPR18[14]  ;
wire \Z\R_DATA_TEMPR18[15]  ;
wire \Z\R_DATA_TEMPR18[16]  ;
wire \Z\R_DATA_TEMPR18[17]  ;
wire \Z\R_DATA_TEMPR18[18]  ;
wire \Z\R_DATA_TEMPR18[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[18][0]  ;
wire OR4_144_Y ;
wire \Z\R_DATA_TEMPR12[12]  ;
wire \Z\R_DATA_TEMPR13[12]  ;
wire \Z\R_DATA_TEMPR14[12]  ;
wire \Z\R_DATA_TEMPR15[12]  ;
wire OR4_608_Y ;
wire OR4_245_Y ;
wire OR4_17_Y ;
wire OR4_52_Y ;
wire OR4_192_Y ;
wire OR4_116_Y ;
wire \Z\R_DATA_TEMPR0[33]  ;
wire \Z\R_DATA_TEMPR1[33]  ;
wire \Z\R_DATA_TEMPR2[33]  ;
wire \Z\R_DATA_TEMPR3[33]  ;
wire \Z\R_DATA_TEMPR14[61]  ;
wire \Z\R_DATA_TEMPR14[63]  ;
wire \Z\R_DATA_TEMPR14[64]  ;
wire \Z\R_DATA_TEMPR14[65]  ;
wire \Z\R_DATA_TEMPR14[66]  ;
wire \Z\R_DATA_TEMPR14[67]  ;
wire \Z\R_DATA_TEMPR14[68]  ;
wire \Z\R_DATA_TEMPR14[69]  ;
wire \Z\R_DATA_TEMPR14[70]  ;
wire \Z\R_DATA_TEMPR14[71]  ;
wire \Z\R_DATA_TEMPR14[72]  ;
wire \Z\R_DATA_TEMPR14[73]  ;
wire \Z\R_DATA_TEMPR14[74]  ;
wire \Z\R_DATA_TEMPR14[75]  ;
wire \Z\R_DATA_TEMPR14[76]  ;
wire \Z\R_DATA_TEMPR14[77]  ;
wire \Z\R_DATA_TEMPR14[40]  ;
wire \Z\R_DATA_TEMPR14[41]  ;
wire \Z\R_DATA_TEMPR14[43]  ;
wire \Z\R_DATA_TEMPR14[44]  ;
wire \Z\R_DATA_TEMPR14[45]  ;
wire \Z\R_DATA_TEMPR14[46]  ;
wire \Z\R_DATA_TEMPR14[47]  ;
wire \Z\R_DATA_TEMPR14[48]  ;
wire \Z\R_DATA_TEMPR14[49]  ;
wire \Z\R_DATA_TEMPR14[50]  ;
wire \Z\R_DATA_TEMPR14[51]  ;
wire \Z\R_DATA_TEMPR14[52]  ;
wire \Z\R_DATA_TEMPR14[53]  ;
wire \Z\R_DATA_TEMPR14[54]  ;
wire \Z\R_DATA_TEMPR14[55]  ;
wire \Z\R_DATA_TEMPR14[56]  ;
wire \Z\R_DATA_TEMPR14[57]  ;
wire \Z\R_DATA_TEMPR14[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[14][1]  ;
wire OR4_139_Y ;
wire \Z\R_DATA_TEMPR28[23]  ;
wire \Z\R_DATA_TEMPR29[23]  ;
wire \Z\R_DATA_TEMPR30[23]  ;
wire \Z\R_DATA_TEMPR31[23]  ;
wire OR4_79_Y ;
wire \Z\R_DATA_TEMPR8[50]  ;
wire \Z\R_DATA_TEMPR9[50]  ;
wire \Z\R_DATA_TEMPR10[50]  ;
wire \Z\R_DATA_TEMPR11[50]  ;
wire \Z\R_DATA_TEMPR11[20]  ;
wire \Z\R_DATA_TEMPR11[21]  ;
wire \Z\R_DATA_TEMPR11[22]  ;
wire \Z\R_DATA_TEMPR11[23]  ;
wire \Z\R_DATA_TEMPR11[24]  ;
wire \Z\R_DATA_TEMPR11[25]  ;
wire \Z\R_DATA_TEMPR11[28]  ;
wire \Z\R_DATA_TEMPR11[29]  ;
wire \Z\R_DATA_TEMPR11[30]  ;
wire \Z\R_DATA_TEMPR11[31]  ;
wire \Z\R_DATA_TEMPR11[32]  ;
wire \Z\R_DATA_TEMPR11[33]  ;
wire \Z\R_DATA_TEMPR11[34]  ;
wire \Z\R_DATA_TEMPR11[35]  ;
wire \Z\R_DATA_TEMPR11[37]  ;
wire \Z\R_DATA_TEMPR11[38]  ;
wire \Z\R_DATA_TEMPR11[39]  ;
wire \Z\R_DATA_TEMPR11[0]  ;
wire \Z\R_DATA_TEMPR11[3]  ;
wire \Z\R_DATA_TEMPR11[4]  ;
wire \Z\R_DATA_TEMPR11[5]  ;
wire \Z\R_DATA_TEMPR11[6]  ;
wire \Z\R_DATA_TEMPR11[7]  ;
wire \Z\R_DATA_TEMPR11[8]  ;
wire \Z\R_DATA_TEMPR11[9]  ;
wire \Z\R_DATA_TEMPR11[10]  ;
wire \Z\R_DATA_TEMPR11[11]  ;
wire \Z\R_DATA_TEMPR11[12]  ;
wire \Z\R_DATA_TEMPR11[13]  ;
wire \Z\R_DATA_TEMPR11[14]  ;
wire \Z\R_DATA_TEMPR11[15]  ;
wire \Z\R_DATA_TEMPR11[17]  ;
wire \Z\R_DATA_TEMPR11[18]  ;
wire \Z\R_DATA_TEMPR11[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[11][0]  ;
wire OR4_251_Y ;
wire \Z\R_DATA_TEMPR16[55]  ;
wire \Z\R_DATA_TEMPR17[55]  ;
wire \Z\R_DATA_TEMPR18[55]  ;
wire \Z\R_DATA_TEMPR19[55]  ;
wire OR4_285_Y ;
wire OR2_6_Y ;
wire \Z\R_DATA_TEMPR22[33]  ;
wire OR4_296_Y ;
wire \Z\R_DATA_TEMPR12[49]  ;
wire \Z\R_DATA_TEMPR13[49]  ;
wire \Z\R_DATA_TEMPR15[49]  ;
wire OR4_412_Y ;
wire OR4_654_Y ;
wire OR4_507_Y ;
wire OR4_498_Y ;
wire OR4_227_Y ;
wire OR4_583_Y ;
wire \Z\R_DATA_TEMPR4[75]  ;
wire \Z\R_DATA_TEMPR5[75]  ;
wire \Z\R_DATA_TEMPR7[75]  ;
wire OR4_12_Y ;
wire \Z\R_DATA_TEMPR0[58]  ;
wire \Z\R_DATA_TEMPR1[58]  ;
wire \Z\R_DATA_TEMPR2[58]  ;
wire \Z\R_DATA_TEMPR3[58]  ;
wire \Z\R_DATA_TEMPR19[21]  ;
wire \Z\R_DATA_TEMPR19[22]  ;
wire \Z\R_DATA_TEMPR19[23]  ;
wire \Z\R_DATA_TEMPR19[26]  ;
wire \Z\R_DATA_TEMPR19[27]  ;
wire \Z\R_DATA_TEMPR19[28]  ;
wire \Z\R_DATA_TEMPR19[29]  ;
wire \Z\R_DATA_TEMPR19[30]  ;
wire \Z\R_DATA_TEMPR19[31]  ;
wire \Z\R_DATA_TEMPR19[32]  ;
wire \Z\R_DATA_TEMPR19[33]  ;
wire \Z\R_DATA_TEMPR19[34]  ;
wire \Z\R_DATA_TEMPR19[36]  ;
wire \Z\R_DATA_TEMPR19[37]  ;
wire \Z\R_DATA_TEMPR19[38]  ;
wire \Z\R_DATA_TEMPR19[39]  ;
wire \Z\R_DATA_TEMPR19[0]  ;
wire \Z\R_DATA_TEMPR19[1]  ;
wire \Z\R_DATA_TEMPR19[3]  ;
wire \Z\R_DATA_TEMPR19[4]  ;
wire \Z\R_DATA_TEMPR19[5]  ;
wire \Z\R_DATA_TEMPR19[6]  ;
wire \Z\R_DATA_TEMPR19[7]  ;
wire \Z\R_DATA_TEMPR19[8]  ;
wire \Z\R_DATA_TEMPR19[9]  ;
wire \Z\R_DATA_TEMPR19[10]  ;
wire \Z\R_DATA_TEMPR19[11]  ;
wire \Z\R_DATA_TEMPR19[12]  ;
wire \Z\R_DATA_TEMPR19[13]  ;
wire \Z\R_DATA_TEMPR19[14]  ;
wire \Z\R_DATA_TEMPR19[15]  ;
wire \Z\R_DATA_TEMPR19[16]  ;
wire \Z\R_DATA_TEMPR19[17]  ;
wire \Z\R_DATA_TEMPR19[18]  ;
wire \Z\R_DATA_TEMPR19[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[19][0]  ;
wire OR4_699_Y ;
wire \Z\R_DATA_TEMPR4[74]  ;
wire \Z\R_DATA_TEMPR5[74]  ;
wire \Z\R_DATA_TEMPR7[74]  ;
wire OR4_710_Y ;
wire \Z\R_DATA_TEMPR12[61]  ;
wire \Z\R_DATA_TEMPR13[61]  ;
wire \Z\R_DATA_TEMPR15[61]  ;
wire OR4_322_Y ;
wire \Z\R_DATA_TEMPR4[72]  ;
wire \Z\R_DATA_TEMPR5[72]  ;
wire \Z\R_DATA_TEMPR7[72]  ;
wire OR4_313_Y ;
wire \Z\R_DATA_TEMPR4[18]  ;
wire \Z\R_DATA_TEMPR6[18]  ;
wire \Z\R_DATA_TEMPR7[18]  ;
wire OR4_473_Y ;
wire OR4_657_Y ;
wire OR4_717_Y ;
wire OR4_273_Y ;
wire \Z\R_DATA_TEMPR4[47]  ;
wire \Z\R_DATA_TEMPR5[47]  ;
wire \Z\R_DATA_TEMPR7[47]  ;
wire OR4_338_Y ;
wire OR4_111_Y ;
wire OR4_574_Y ;
wire OR4_609_Y ;
wire \Z\R_DATA_TEMPR28[55]  ;
wire \Z\R_DATA_TEMPR29[55]  ;
wire \Z\R_DATA_TEMPR30[55]  ;
wire \Z\R_DATA_TEMPR31[55]  ;
wire OR4_290_Y ;
wire \Z\R_DATA_TEMPR24[59]  ;
wire \Z\R_DATA_TEMPR25[59]  ;
wire \Z\R_DATA_TEMPR26[59]  ;
wire \Z\R_DATA_TEMPR27[59]  ;
wire OR4_203_Y ;
wire \Z\R_DATA_TEMPR12[59]  ;
wire \Z\R_DATA_TEMPR13[59]  ;
wire \Z\R_DATA_TEMPR15[59]  ;
wire \Z\R_DATA_TEMPR9[20]  ;
wire \Z\R_DATA_TEMPR9[21]  ;
wire \Z\R_DATA_TEMPR9[22]  ;
wire \Z\R_DATA_TEMPR9[23]  ;
wire \Z\R_DATA_TEMPR9[24]  ;
wire \Z\R_DATA_TEMPR9[25]  ;
wire \Z\R_DATA_TEMPR9[28]  ;
wire \Z\R_DATA_TEMPR9[29]  ;
wire \Z\R_DATA_TEMPR9[30]  ;
wire \Z\R_DATA_TEMPR9[31]  ;
wire \Z\R_DATA_TEMPR9[32]  ;
wire \Z\R_DATA_TEMPR9[33]  ;
wire \Z\R_DATA_TEMPR9[34]  ;
wire \Z\R_DATA_TEMPR9[35]  ;
wire \Z\R_DATA_TEMPR9[37]  ;
wire \Z\R_DATA_TEMPR9[38]  ;
wire \Z\R_DATA_TEMPR9[39]  ;
wire \Z\R_DATA_TEMPR9[0]  ;
wire \Z\R_DATA_TEMPR9[3]  ;
wire \Z\R_DATA_TEMPR9[4]  ;
wire \Z\R_DATA_TEMPR9[5]  ;
wire \Z\R_DATA_TEMPR9[6]  ;
wire \Z\R_DATA_TEMPR9[7]  ;
wire \Z\R_DATA_TEMPR9[8]  ;
wire \Z\R_DATA_TEMPR9[9]  ;
wire \Z\R_DATA_TEMPR9[10]  ;
wire \Z\R_DATA_TEMPR9[11]  ;
wire \Z\R_DATA_TEMPR9[12]  ;
wire \Z\R_DATA_TEMPR9[13]  ;
wire \Z\R_DATA_TEMPR9[14]  ;
wire \Z\R_DATA_TEMPR9[15]  ;
wire \Z\R_DATA_TEMPR9[17]  ;
wire \Z\R_DATA_TEMPR9[18]  ;
wire \Z\R_DATA_TEMPR9[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[9][0]  ;
wire OR4_426_Y ;
wire \Z\R_DATA_TEMPR0[67]  ;
wire \Z\R_DATA_TEMPR1[67]  ;
wire \Z\R_DATA_TEMPR2[67]  ;
wire \Z\R_DATA_TEMPR3[67]  ;
wire OR2_27_Y ;
wire \Z\R_DATA_TEMPR21[58]  ;
wire OR2_16_Y ;
wire \Z\R_DATA_TEMPR21[48]  ;
wire OR2_20_Y ;
wire \Z\R_DATA_TEMPR21[66]  ;
wire OR4_136_Y ;
wire OR4_56_Y ;
wire OR2_62_Y ;
wire \Z\R_DATA_TEMPR22[4]  ;
wire OR4_346_Y ;
wire \Z\R_DATA_TEMPR8[54]  ;
wire \Z\R_DATA_TEMPR9[54]  ;
wire \Z\R_DATA_TEMPR10[54]  ;
wire \Z\R_DATA_TEMPR11[54]  ;
wire OR4_439_Y ;
wire OR4_15_Y ;
wire OR4_267_Y ;
wire OR4_566_Y ;
wire OR4_134_Y ;
wire OR4_662_Y ;
wire OR4_432_Y ;
wire OR4_289_Y ;
wire \Z\R_DATA_TEMPR8[56]  ;
wire \Z\R_DATA_TEMPR9[56]  ;
wire \Z\R_DATA_TEMPR10[56]  ;
wire \Z\R_DATA_TEMPR11[56]  ;
wire OR2_76_Y ;
wire \Z\R_DATA_TEMPR20[13]  ;
wire \Z\R_DATA_TEMPR21[13]  ;
wire OR4_528_Y ;
wire \Z\R_DATA_TEMPR8[13]  ;
wire \Z\R_DATA_TEMPR0[78]  ;
wire \Z\R_DATA_TEMPR1[78]  ;
wire \Z\R_DATA_TEMPR2[78]  ;
wire \Z\R_DATA_TEMPR3[78]  ;
wire OR4_444_Y ;
wire \Z\R_DATA_TEMPR12[68]  ;
wire \Z\R_DATA_TEMPR13[68]  ;
wire \Z\R_DATA_TEMPR15[68]  ;
wire OR4_510_Y ;
wire \Z\R_DATA_TEMPR24[46]  ;
wire \Z\R_DATA_TEMPR25[46]  ;
wire \Z\R_DATA_TEMPR26[46]  ;
wire \Z\R_DATA_TEMPR27[46]  ;
wire OR4_668_Y ;
wire \Z\R_DATA_TEMPR16[57]  ;
wire \Z\R_DATA_TEMPR17[57]  ;
wire \Z\R_DATA_TEMPR18[57]  ;
wire \Z\R_DATA_TEMPR19[57]  ;
wire \Z\R_DATA_TEMPR17[60]  ;
wire \Z\R_DATA_TEMPR17[61]  ;
wire \Z\R_DATA_TEMPR17[63]  ;
wire \Z\R_DATA_TEMPR17[64]  ;
wire \Z\R_DATA_TEMPR17[65]  ;
wire \Z\R_DATA_TEMPR17[66]  ;
wire \Z\R_DATA_TEMPR17[67]  ;
wire \Z\R_DATA_TEMPR17[68]  ;
wire \Z\R_DATA_TEMPR17[70]  ;
wire \Z\R_DATA_TEMPR17[71]  ;
wire \Z\R_DATA_TEMPR17[72]  ;
wire \Z\R_DATA_TEMPR17[73]  ;
wire \Z\R_DATA_TEMPR17[75]  ;
wire \Z\R_DATA_TEMPR17[76]  ;
wire \Z\R_DATA_TEMPR17[77]  ;
wire \Z\R_DATA_TEMPR17[78]  ;
wire \Z\R_DATA_TEMPR17[79]  ;
wire \Z\R_DATA_TEMPR17[40]  ;
wire \Z\R_DATA_TEMPR17[41]  ;
wire \Z\R_DATA_TEMPR17[43]  ;
wire \Z\R_DATA_TEMPR17[44]  ;
wire \Z\R_DATA_TEMPR17[45]  ;
wire \Z\R_DATA_TEMPR17[48]  ;
wire \Z\R_DATA_TEMPR17[49]  ;
wire \Z\R_DATA_TEMPR17[50]  ;
wire \Z\R_DATA_TEMPR17[51]  ;
wire \Z\R_DATA_TEMPR17[53]  ;
wire \Z\R_DATA_TEMPR17[54]  ;
wire \Z\R_DATA_TEMPR17[56]  ;
wire \Z\R_DATA_TEMPR17[58]  ;
wire \Z\R_DATA_TEMPR17[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[17][1]  ;
wire OR4_519_Y ;
wire \Z\R_DATA_TEMPR8[39]  ;
wire \Z\R_DATA_TEMPR16[63]  ;
wire \Z\R_DATA_TEMPR18[63]  ;
wire \Z\R_DATA_TEMPR19[63]  ;
wire OR4_41_Y ;
wire \Z\R_DATA_TEMPR16[49]  ;
wire \Z\R_DATA_TEMPR18[49]  ;
wire \Z\R_DATA_TEMPR19[49]  ;
wire OR4_19_Y ;
wire OR4_147_Y ;
wire OR4_576_Y ;
wire OR4_0_Y ;
wire OR4_392_Y ;
wire OR4_474_Y ;
wire OR4_231_Y ;
wire OR4_215_Y ;
wire OR4_389_Y ;
wire \Z\R_DATA_TEMPR16[53]  ;
wire \Z\R_DATA_TEMPR18[53]  ;
wire \Z\R_DATA_TEMPR19[53]  ;
wire OR4_599_Y ;
wire OR4_680_Y ;
wire OR4_452_Y ;
wire OR4_418_Y ;
wire OR2_30_Y ;
wire \Z\R_DATA_TEMPR22[35]  ;
wire OR4_496_Y ;
wire \Z\R_DATA_TEMPR16[43]  ;
wire \Z\R_DATA_TEMPR18[43]  ;
wire \Z\R_DATA_TEMPR19[43]  ;
wire OR4_411_Y ;
wire \Z\R_DATA_TEMPR12[52]  ;
wire \Z\R_DATA_TEMPR13[52]  ;
wire \Z\R_DATA_TEMPR15[52]  ;
wire \Z\R_DATA_TEMPR8[22]  ;
wire OR4_526_Y ;
wire OR4_656_Y ;
wire OR4_356_Y ;
wire OR4_508_Y ;
wire OR4_263_Y ;
wire OR4_355_Y ;
wire OR2_50_Y ;
wire \Z\R_DATA_TEMPR22[60]  ;
wire \Z\R_DATA_TEMPR23[60]  ;
wire OR4_530_Y ;
wire OR4_591_Y ;
wire OR4_545_Y ;
wire OR4_162_Y ;
wire OR4_59_Y ;
wire \Z\R_DATA_TEMPR0[64]  ;
wire \Z\R_DATA_TEMPR1[64]  ;
wire \Z\R_DATA_TEMPR2[64]  ;
wire \Z\R_DATA_TEMPR3[64]  ;
wire \Z\R_DATA_TEMPR16[60]  ;
wire \Z\R_DATA_TEMPR16[61]  ;
wire \Z\R_DATA_TEMPR16[64]  ;
wire \Z\R_DATA_TEMPR16[65]  ;
wire \Z\R_DATA_TEMPR16[66]  ;
wire \Z\R_DATA_TEMPR16[67]  ;
wire \Z\R_DATA_TEMPR16[68]  ;
wire \Z\R_DATA_TEMPR16[70]  ;
wire \Z\R_DATA_TEMPR16[71]  ;
wire \Z\R_DATA_TEMPR16[72]  ;
wire \Z\R_DATA_TEMPR16[73]  ;
wire \Z\R_DATA_TEMPR16[75]  ;
wire \Z\R_DATA_TEMPR16[76]  ;
wire \Z\R_DATA_TEMPR16[77]  ;
wire \Z\R_DATA_TEMPR16[78]  ;
wire \Z\R_DATA_TEMPR16[79]  ;
wire \Z\R_DATA_TEMPR16[40]  ;
wire \Z\R_DATA_TEMPR16[41]  ;
wire \Z\R_DATA_TEMPR16[44]  ;
wire \Z\R_DATA_TEMPR16[45]  ;
wire \Z\R_DATA_TEMPR16[48]  ;
wire \Z\R_DATA_TEMPR16[50]  ;
wire \Z\R_DATA_TEMPR16[51]  ;
wire \Z\R_DATA_TEMPR16[54]  ;
wire \Z\R_DATA_TEMPR16[56]  ;
wire \Z\R_DATA_TEMPR16[58]  ;
wire \Z\R_DATA_TEMPR16[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[16][1]  ;
wire OR4_598_Y ;
wire \Z\R_DATA_TEMPR28[64]  ;
wire \Z\R_DATA_TEMPR29[64]  ;
wire \Z\R_DATA_TEMPR30[64]  ;
wire \Z\R_DATA_TEMPR31[64]  ;
wire \Z\R_DATA_TEMPR0[48]  ;
wire \Z\R_DATA_TEMPR1[48]  ;
wire \Z\R_DATA_TEMPR2[48]  ;
wire \Z\R_DATA_TEMPR3[48]  ;
wire OR2_26_Y ;
wire \Z\R_DATA_TEMPR21[54]  ;
wire OR4_539_Y ;
wire \Z\R_DATA_TEMPR0[10]  ;
wire \Z\R_DATA_TEMPR1[10]  ;
wire \Z\R_DATA_TEMPR2[10]  ;
wire \Z\R_DATA_TEMPR3[10]  ;
wire OR4_573_Y ;
wire \Z\R_DATA_TEMPR0[0]  ;
wire \Z\R_DATA_TEMPR1[0]  ;
wire \Z\R_DATA_TEMPR2[0]  ;
wire \Z\R_DATA_TEMPR3[0]  ;
wire OR4_43_Y ;
wire OR2_45_Y ;
wire \Z\R_DATA_TEMPR22[57]  ;
wire \Z\R_DATA_TEMPR23[57]  ;
wire \Z\R_DATA_TEMPR20[20]  ;
wire \Z\R_DATA_TEMPR20[21]  ;
wire \Z\R_DATA_TEMPR20[22]  ;
wire \Z\R_DATA_TEMPR20[23]  ;
wire \Z\R_DATA_TEMPR20[24]  ;
wire \Z\R_DATA_TEMPR20[25]  ;
wire \Z\R_DATA_TEMPR20[26]  ;
wire \Z\R_DATA_TEMPR20[27]  ;
wire \Z\R_DATA_TEMPR20[28]  ;
wire \Z\R_DATA_TEMPR20[29]  ;
wire \Z\R_DATA_TEMPR20[31]  ;
wire \Z\R_DATA_TEMPR20[32]  ;
wire \Z\R_DATA_TEMPR20[33]  ;
wire \Z\R_DATA_TEMPR20[34]  ;
wire \Z\R_DATA_TEMPR20[35]  ;
wire \Z\R_DATA_TEMPR20[36]  ;
wire \Z\R_DATA_TEMPR20[37]  ;
wire \Z\R_DATA_TEMPR20[38]  ;
wire \Z\R_DATA_TEMPR20[39]  ;
wire \Z\R_DATA_TEMPR20[0]  ;
wire \Z\R_DATA_TEMPR20[1]  ;
wire \Z\R_DATA_TEMPR20[2]  ;
wire \Z\R_DATA_TEMPR20[3]  ;
wire \Z\R_DATA_TEMPR20[4]  ;
wire \Z\R_DATA_TEMPR20[5]  ;
wire \Z\R_DATA_TEMPR20[6]  ;
wire \Z\R_DATA_TEMPR20[7]  ;
wire \Z\R_DATA_TEMPR20[8]  ;
wire \Z\R_DATA_TEMPR20[10]  ;
wire \Z\R_DATA_TEMPR20[11]  ;
wire \Z\R_DATA_TEMPR20[12]  ;
wire \Z\R_DATA_TEMPR20[16]  ;
wire \Z\R_DATA_TEMPR20[17]  ;
wire \Z\R_DATA_TEMPR20[18]  ;
wire \Z\R_DATA_TEMPR20[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[20][0]  ;
wire \Z\R_DATA_TEMPR24[3]  ;
wire \Z\R_DATA_TEMPR25[3]  ;
wire \Z\R_DATA_TEMPR26[3]  ;
wire \Z\R_DATA_TEMPR27[3]  ;
wire OR4_503_Y ;
wire \Z\R_DATA_TEMPR12[65]  ;
wire \Z\R_DATA_TEMPR13[65]  ;
wire \Z\R_DATA_TEMPR15[65]  ;
wire \Z\R_DATA_TEMPR24[1]  ;
wire \Z\R_DATA_TEMPR25[1]  ;
wire \Z\R_DATA_TEMPR26[1]  ;
wire \Z\R_DATA_TEMPR27[1]  ;
wire OR4_309_Y ;
wire OR4_705_Y ;
wire OR4_141_Y ;
wire \Z\R_DATA_TEMPR0[73]  ;
wire \Z\R_DATA_TEMPR1[73]  ;
wire \Z\R_DATA_TEMPR2[73]  ;
wire \Z\R_DATA_TEMPR3[73]  ;
wire OR2_3_Y ;
wire \Z\R_DATA_TEMPR21[71]  ;
wire OR4_381_Y ;
wire OR2_59_Y ;
wire \Z\R_DATA_TEMPR22[46]  ;
wire \Z\R_DATA_TEMPR23[46]  ;
wire OR4_709_Y ;
wire \Z\R_DATA_TEMPR4[33]  ;
wire \Z\R_DATA_TEMPR6[33]  ;
wire \Z\R_DATA_TEMPR7[33]  ;
wire OR4_438_Y ;
wire \Z\R_DATA_TEMPR4[76]  ;
wire \Z\R_DATA_TEMPR5[76]  ;
wire \Z\R_DATA_TEMPR7[76]  ;
wire OR4_124_Y ;
wire \Z\R_DATA_TEMPR12[66]  ;
wire \Z\R_DATA_TEMPR13[66]  ;
wire \Z\R_DATA_TEMPR15[66]  ;
wire OR4_91_Y ;
wire \Z\R_DATA_TEMPR0[32]  ;
wire \Z\R_DATA_TEMPR1[32]  ;
wire \Z\R_DATA_TEMPR2[32]  ;
wire \Z\R_DATA_TEMPR3[32]  ;
wire OR4_562_Y ;
wire OR4_323_Y ;
wire OR4_431_Y ;
wire \Z\R_DATA_TEMPR28[56]  ;
wire \Z\R_DATA_TEMPR29[56]  ;
wire \Z\R_DATA_TEMPR30[56]  ;
wire \Z\R_DATA_TEMPR31[56]  ;
wire \Z\R_DATA_TEMPR21[33]  ;
wire \Z\R_DATA_TEMPR4[53]  ;
wire \Z\R_DATA_TEMPR5[53]  ;
wire \Z\R_DATA_TEMPR7[53]  ;
wire OR2_0_Y ;
wire \Z\R_DATA_TEMPR21[74]  ;
wire OR4_256_Y ;
wire OR4_199_Y ;
wire OR4_35_Y ;
wire OR4_207_Y ;
wire OR4_523_Y ;
wire OR4_393_Y ;
wire OR4_252_Y ;
wire OR4_202_Y ;
wire OR4_58_Y ;
wire \Z\R_DATA_TEMPR0[22]  ;
wire \Z\R_DATA_TEMPR1[22]  ;
wire \Z\R_DATA_TEMPR2[22]  ;
wire \Z\R_DATA_TEMPR3[22]  ;
wire OR4_659_Y ;
wire \Z\R_DATA_TEMPR0[76]  ;
wire \Z\R_DATA_TEMPR1[76]  ;
wire \Z\R_DATA_TEMPR2[76]  ;
wire \Z\R_DATA_TEMPR3[76]  ;
wire \Z\R_DATA_TEMPR4[77]  ;
wire \Z\R_DATA_TEMPR5[77]  ;
wire \Z\R_DATA_TEMPR7[77]  ;
wire OR4_131_Y ;
wire OR4_651_Y ;
wire OR4_414_Y ;
wire \Z\R_DATA_TEMPR18[60]  ;
wire \Z\R_DATA_TEMPR18[61]  ;
wire \Z\R_DATA_TEMPR18[64]  ;
wire \Z\R_DATA_TEMPR18[65]  ;
wire \Z\R_DATA_TEMPR18[66]  ;
wire \Z\R_DATA_TEMPR18[67]  ;
wire \Z\R_DATA_TEMPR18[68]  ;
wire \Z\R_DATA_TEMPR18[70]  ;
wire \Z\R_DATA_TEMPR18[71]  ;
wire \Z\R_DATA_TEMPR18[72]  ;
wire \Z\R_DATA_TEMPR18[73]  ;
wire \Z\R_DATA_TEMPR18[75]  ;
wire \Z\R_DATA_TEMPR18[76]  ;
wire \Z\R_DATA_TEMPR18[77]  ;
wire \Z\R_DATA_TEMPR18[78]  ;
wire \Z\R_DATA_TEMPR18[79]  ;
wire \Z\R_DATA_TEMPR18[40]  ;
wire \Z\R_DATA_TEMPR18[41]  ;
wire \Z\R_DATA_TEMPR18[44]  ;
wire \Z\R_DATA_TEMPR18[45]  ;
wire \Z\R_DATA_TEMPR18[48]  ;
wire \Z\R_DATA_TEMPR18[50]  ;
wire \Z\R_DATA_TEMPR18[51]  ;
wire \Z\R_DATA_TEMPR18[54]  ;
wire \Z\R_DATA_TEMPR18[56]  ;
wire \Z\R_DATA_TEMPR18[58]  ;
wire \Z\R_DATA_TEMPR18[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[18][1]  ;
wire OR4_700_Y ;
wire OR4_664_Y ;
wire OR4_674_Y ;
wire OR4_447_Y ;
wire \Z\R_DATA_TEMPR0[46]  ;
wire \Z\R_DATA_TEMPR1[46]  ;
wire \Z\R_DATA_TEMPR2[46]  ;
wire \Z\R_DATA_TEMPR3[46]  ;
wire OR2_4_Y ;
wire \Z\R_DATA_TEMPR21[12]  ;
wire OR4_557_Y ;
wire \Z\R_DATA_TEMPR12[55]  ;
wire \Z\R_DATA_TEMPR13[55]  ;
wire \Z\R_DATA_TEMPR15[55]  ;
wire OR4_250_Y ;
wire OR4_442_Y ;
wire OR2_31_Y ;
wire \Z\R_DATA_TEMPR22[51]  ;
wire \Z\R_DATA_TEMPR23[51]  ;
wire OR4_379_Y ;
wire \Z\R_DATA_TEMPR0[37]  ;
wire \Z\R_DATA_TEMPR1[37]  ;
wire \Z\R_DATA_TEMPR2[37]  ;
wire \Z\R_DATA_TEMPR3[37]  ;
wire OR4_8_Y ;
wire \Z\R_DATA_TEMPR4[42]  ;
wire \Z\R_DATA_TEMPR5[42]  ;
wire \Z\R_DATA_TEMPR7[42]  ;
wire OR4_24_Y ;
wire \Z\R_DATA_TEMPR24[19]  ;
wire \Z\R_DATA_TEMPR25[19]  ;
wire \Z\R_DATA_TEMPR26[19]  ;
wire \Z\R_DATA_TEMPR27[19]  ;
wire OR4_582_Y ;
wire \Z\R_DATA_TEMPR8[25]  ;
wire OR4_487_Y ;
wire OR4_613_Y ;
wire \Z\R_DATA_TEMPR19[67]  ;
wire OR4_93_Y ;
wire \Z\R_DATA_TEMPR12[64]  ;
wire \Z\R_DATA_TEMPR13[64]  ;
wire \Z\R_DATA_TEMPR15[64]  ;
wire OR4_563_Y ;
wire \Z\R_DATA_TEMPR16[37]  ;
wire \Z\R_DATA_TEMPR17[37]  ;
wire OR4_326_Y ;
wire \Z\R_DATA_TEMPR28[78]  ;
wire \Z\R_DATA_TEMPR29[78]  ;
wire \Z\R_DATA_TEMPR30[78]  ;
wire \Z\R_DATA_TEMPR31[78]  ;
wire OR4_369_Y ;
wire OR4_186_Y ;
wire OR4_257_Y ;
wire OR4_194_Y ;
wire \Z\R_DATA_TEMPR24[45]  ;
wire \Z\R_DATA_TEMPR25[45]  ;
wire \Z\R_DATA_TEMPR26[45]  ;
wire \Z\R_DATA_TEMPR27[45]  ;
wire OR4_281_Y ;
wire \Z\R_DATA_TEMPR19[44]  ;
wire OR4_424_Y ;
wire \Z\R_DATA_TEMPR19[68]  ;
wire \Z\R_DATA_TEMPR0[69]  ;
wire \Z\R_DATA_TEMPR1[69]  ;
wire \Z\R_DATA_TEMPR2[69]  ;
wire \Z\R_DATA_TEMPR3[69]  ;
wire OR4_352_Y ;
wire \Z\R_DATA_TEMPR24[41]  ;
wire \Z\R_DATA_TEMPR25[41]  ;
wire \Z\R_DATA_TEMPR26[41]  ;
wire \Z\R_DATA_TEMPR27[41]  ;
wire OR4_153_Y ;
wire OR4_329_Y ;
wire OR4_400_Y ;
wire OR4_470_Y ;
wire \Z\R_DATA_TEMPR28[53]  ;
wire \Z\R_DATA_TEMPR29[53]  ;
wire \Z\R_DATA_TEMPR30[53]  ;
wire \Z\R_DATA_TEMPR31[53]  ;
wire OR4_456_Y ;
wire \Z\R_DATA_TEMPR0[55]  ;
wire \Z\R_DATA_TEMPR1[55]  ;
wire \Z\R_DATA_TEMPR2[55]  ;
wire \Z\R_DATA_TEMPR3[55]  ;
wire OR4_125_Y ;
wire OR4_38_Y ;
wire OR4_425_Y ;
wire OR4_531_Y ;
wire OR4_636_Y ;
wire OR4_204_Y ;
wire OR4_612_Y ;
wire OR4_646_Y ;
wire OR4_284_Y ;
wire \Z\R_DATA_TEMPR28[47]  ;
wire \Z\R_DATA_TEMPR29[47]  ;
wire \Z\R_DATA_TEMPR30[47]  ;
wire \Z\R_DATA_TEMPR31[47]  ;
wire \Z\R_DATA_TEMPR24[38]  ;
wire \Z\R_DATA_TEMPR25[38]  ;
wire \Z\R_DATA_TEMPR26[38]  ;
wire \Z\R_DATA_TEMPR27[38]  ;
wire \Z\R_DATA_TEMPR28[3]  ;
wire \Z\R_DATA_TEMPR29[3]  ;
wire \Z\R_DATA_TEMPR30[3]  ;
wire \Z\R_DATA_TEMPR31[3]  ;
wire \Z\R_DATA_TEMPR1[20]  ;
wire \Z\R_DATA_TEMPR1[21]  ;
wire \Z\R_DATA_TEMPR1[23]  ;
wire \Z\R_DATA_TEMPR1[24]  ;
wire \Z\R_DATA_TEMPR1[25]  ;
wire \Z\R_DATA_TEMPR1[27]  ;
wire \Z\R_DATA_TEMPR1[28]  ;
wire \Z\R_DATA_TEMPR1[29]  ;
wire \Z\R_DATA_TEMPR1[30]  ;
wire \Z\R_DATA_TEMPR1[31]  ;
wire \Z\R_DATA_TEMPR1[35]  ;
wire \Z\R_DATA_TEMPR1[36]  ;
wire \Z\R_DATA_TEMPR1[38]  ;
wire \Z\R_DATA_TEMPR1[39]  ;
wire \Z\R_DATA_TEMPR1[1]  ;
wire \Z\R_DATA_TEMPR1[2]  ;
wire \Z\R_DATA_TEMPR1[3]  ;
wire \Z\R_DATA_TEMPR1[4]  ;
wire \Z\R_DATA_TEMPR1[6]  ;
wire \Z\R_DATA_TEMPR1[7]  ;
wire \Z\R_DATA_TEMPR1[8]  ;
wire \Z\R_DATA_TEMPR1[9]  ;
wire \Z\R_DATA_TEMPR1[11]  ;
wire \Z\R_DATA_TEMPR1[12]  ;
wire \Z\R_DATA_TEMPR1[13]  ;
wire \Z\R_DATA_TEMPR1[14]  ;
wire \Z\R_DATA_TEMPR1[15]  ;
wire \Z\R_DATA_TEMPR1[16]  ;
wire \Z\R_DATA_TEMPR1[17]  ;
wire \Z\R_DATA_TEMPR1[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[1][0]  ;
wire OR4_588_Y ;
wire OR4_465_Y ;
wire OR4_396_Y ;
wire \Z\R_DATA_TEMPR12[38]  ;
wire \Z\R_DATA_TEMPR13[38]  ;
wire \Z\R_DATA_TEMPR14[38]  ;
wire \Z\R_DATA_TEMPR15[38]  ;
wire OR4_301_Y ;
wire \Z\R_DATA_TEMPR24[20]  ;
wire \Z\R_DATA_TEMPR25[20]  ;
wire \Z\R_DATA_TEMPR26[20]  ;
wire \Z\R_DATA_TEMPR27[20]  ;
wire OR4_95_Y ;
wire OR4_385_Y ;
wire OR4_5_Y ;
wire OR4_55_Y ;
wire \Z\R_DATA_TEMPR12[57]  ;
wire \Z\R_DATA_TEMPR13[57]  ;
wire \Z\R_DATA_TEMPR15[57]  ;
wire OR4_558_Y ;
wire OR4_188_Y ;
wire OR4_687_Y ;
wire OR4_1_Y ;
wire OR4_494_Y ;
wire \Z\R_DATA_TEMPR28[35]  ;
wire \Z\R_DATA_TEMPR29[35]  ;
wire \Z\R_DATA_TEMPR30[35]  ;
wire \Z\R_DATA_TEMPR31[35]  ;
wire OR2_11_Y ;
wire \Z\R_DATA_TEMPR21[50]  ;
wire \Z\R_DATA_TEMPR8[48]  ;
wire \Z\R_DATA_TEMPR9[48]  ;
wire \Z\R_DATA_TEMPR10[48]  ;
wire \Z\R_DATA_TEMPR11[48]  ;
wire OR4_504_Y ;
wire OR4_121_Y ;
wire OR4_73_Y ;
wire \Z\R_DATA_TEMPR4[15]  ;
wire \Z\R_DATA_TEMPR6[15]  ;
wire \Z\R_DATA_TEMPR7[15]  ;
wire OR4_142_Y ;
wire \Z\R_DATA_TEMPR24[31]  ;
wire \Z\R_DATA_TEMPR25[31]  ;
wire \Z\R_DATA_TEMPR26[31]  ;
wire \Z\R_DATA_TEMPR27[31]  ;
wire OR4_154_Y ;
wire OR4_501_Y ;
wire OR4_29_Y ;
wire OR2_71_Y ;
wire \Z\R_DATA_TEMPR21[27]  ;
wire OR4_618_Y ;
wire \Z\R_DATA_TEMPR24[62]  ;
wire \Z\R_DATA_TEMPR25[62]  ;
wire \Z\R_DATA_TEMPR26[62]  ;
wire \Z\R_DATA_TEMPR27[62]  ;
wire OR2_54_Y ;
wire \Z\R_DATA_TEMPR21[59]  ;
wire \Z\R_DATA_TEMPR0[14]  ;
wire \Z\R_DATA_TEMPR2[14]  ;
wire \Z\R_DATA_TEMPR3[14]  ;
wire OR4_495_Y ;
wire OR4_626_Y ;
wire OR4_486_Y ;
wire OR4_108_Y ;
wire OR4_556_Y ;
wire OR4_78_Y ;
wire OR4_225_Y ;
wire OR4_86_Y ;
wire OR4_463_Y ;
wire OR4_233_Y ;
wire OR4_350_Y ;
wire OR4_388_Y ;
wire OR4_502_Y ;
wire OR4_209_Y ;
wire \Z\R_DATA_TEMPR22[12]  ;
wire \Z\R_DATA_TEMPR28[20]  ;
wire \Z\R_DATA_TEMPR28[21]  ;
wire \Z\R_DATA_TEMPR28[22]  ;
wire \Z\R_DATA_TEMPR28[25]  ;
wire \Z\R_DATA_TEMPR28[27]  ;
wire \Z\R_DATA_TEMPR28[29]  ;
wire \Z\R_DATA_TEMPR28[30]  ;
wire \Z\R_DATA_TEMPR28[31]  ;
wire \Z\R_DATA_TEMPR28[32]  ;
wire \Z\R_DATA_TEMPR28[33]  ;
wire \Z\R_DATA_TEMPR28[36]  ;
wire \Z\R_DATA_TEMPR28[37]  ;
wire \Z\R_DATA_TEMPR28[38]  ;
wire \Z\R_DATA_TEMPR28[39]  ;
wire \Z\R_DATA_TEMPR28[1]  ;
wire \Z\R_DATA_TEMPR28[2]  ;
wire \Z\R_DATA_TEMPR28[4]  ;
wire \Z\R_DATA_TEMPR28[5]  ;
wire \Z\R_DATA_TEMPR28[6]  ;
wire \Z\R_DATA_TEMPR28[7]  ;
wire \Z\R_DATA_TEMPR28[8]  ;
wire \Z\R_DATA_TEMPR28[10]  ;
wire \Z\R_DATA_TEMPR28[11]  ;
wire \Z\R_DATA_TEMPR28[12]  ;
wire \Z\R_DATA_TEMPR28[13]  ;
wire \Z\R_DATA_TEMPR28[14]  ;
wire \Z\R_DATA_TEMPR28[15]  ;
wire \Z\R_DATA_TEMPR28[16]  ;
wire \Z\R_DATA_TEMPR28[17]  ;
wire \Z\R_DATA_TEMPR28[18]  ;
wire \Z\R_DATA_TEMPR28[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[28][0]  ;
wire OR4_460_Y ;
wire \Z\R_DATA_TEMPR12[63]  ;
wire \Z\R_DATA_TEMPR13[63]  ;
wire \Z\R_DATA_TEMPR15[63]  ;
wire \Z\R_DATA_TEMPR24[60]  ;
wire \Z\R_DATA_TEMPR24[61]  ;
wire \Z\R_DATA_TEMPR24[63]  ;
wire \Z\R_DATA_TEMPR24[65]  ;
wire \Z\R_DATA_TEMPR24[66]  ;
wire \Z\R_DATA_TEMPR24[67]  ;
wire \Z\R_DATA_TEMPR24[68]  ;
wire \Z\R_DATA_TEMPR24[69]  ;
wire \Z\R_DATA_TEMPR24[70]  ;
wire \Z\R_DATA_TEMPR24[71]  ;
wire \Z\R_DATA_TEMPR24[72]  ;
wire \Z\R_DATA_TEMPR24[73]  ;
wire \Z\R_DATA_TEMPR24[74]  ;
wire \Z\R_DATA_TEMPR24[75]  ;
wire \Z\R_DATA_TEMPR24[77]  ;
wire \Z\R_DATA_TEMPR24[78]  ;
wire \Z\R_DATA_TEMPR24[79]  ;
wire \Z\R_DATA_TEMPR24[40]  ;
wire \Z\R_DATA_TEMPR24[42]  ;
wire \Z\R_DATA_TEMPR24[43]  ;
wire \Z\R_DATA_TEMPR24[44]  ;
wire \Z\R_DATA_TEMPR24[47]  ;
wire \Z\R_DATA_TEMPR24[48]  ;
wire \Z\R_DATA_TEMPR24[49]  ;
wire \Z\R_DATA_TEMPR24[50]  ;
wire \Z\R_DATA_TEMPR24[51]  ;
wire \Z\R_DATA_TEMPR24[52]  ;
wire \Z\R_DATA_TEMPR24[53]  ;
wire \Z\R_DATA_TEMPR24[54]  ;
wire \Z\R_DATA_TEMPR24[55]  ;
wire \Z\R_DATA_TEMPR24[57]  ;
wire \Z\R_DATA_TEMPR24[58]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[24][1]  ;
wire OR4_271_Y ;
wire \Z\R_DATA_TEMPR4[45]  ;
wire \Z\R_DATA_TEMPR5[45]  ;
wire \Z\R_DATA_TEMPR7[45]  ;
wire OR4_6_Y ;
wire OR4_182_Y ;
wire OR2_67_Y ;
wire \Z\R_DATA_TEMPR22[16]  ;
wire \Z\R_DATA_TEMPR21[20]  ;
wire \Z\R_DATA_TEMPR21[21]  ;
wire \Z\R_DATA_TEMPR21[22]  ;
wire \Z\R_DATA_TEMPR21[23]  ;
wire \Z\R_DATA_TEMPR21[24]  ;
wire \Z\R_DATA_TEMPR21[25]  ;
wire \Z\R_DATA_TEMPR21[26]  ;
wire \Z\R_DATA_TEMPR21[28]  ;
wire \Z\R_DATA_TEMPR21[29]  ;
wire \Z\R_DATA_TEMPR21[31]  ;
wire \Z\R_DATA_TEMPR21[32]  ;
wire \Z\R_DATA_TEMPR21[34]  ;
wire \Z\R_DATA_TEMPR21[35]  ;
wire \Z\R_DATA_TEMPR21[36]  ;
wire \Z\R_DATA_TEMPR21[37]  ;
wire \Z\R_DATA_TEMPR21[38]  ;
wire \Z\R_DATA_TEMPR21[39]  ;
wire \Z\R_DATA_TEMPR21[0]  ;
wire \Z\R_DATA_TEMPR21[1]  ;
wire \Z\R_DATA_TEMPR21[2]  ;
wire \Z\R_DATA_TEMPR21[3]  ;
wire \Z\R_DATA_TEMPR21[4]  ;
wire \Z\R_DATA_TEMPR21[5]  ;
wire \Z\R_DATA_TEMPR21[6]  ;
wire \Z\R_DATA_TEMPR21[7]  ;
wire \Z\R_DATA_TEMPR21[8]  ;
wire \Z\R_DATA_TEMPR21[10]  ;
wire \Z\R_DATA_TEMPR21[11]  ;
wire \Z\R_DATA_TEMPR21[16]  ;
wire \Z\R_DATA_TEMPR21[17]  ;
wire \Z\R_DATA_TEMPR21[18]  ;
wire \Z\R_DATA_TEMPR21[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[21][0]  ;
wire OR4_81_Y ;
wire OR4_578_Y ;
wire OR4_299_Y ;
wire OR4_660_Y ;
wire OR4_402_Y ;
wire OR4_39_Y ;
wire OR4_348_Y ;
wire OR4_361_Y ;
wire \Z\R_DATA_TEMPR29[18]  ;
wire \Z\R_DATA_TEMPR30[18]  ;
wire \Z\R_DATA_TEMPR31[18]  ;
wire OR4_201_Y ;
wire \Z\R_DATA_TEMPR4[43]  ;
wire \Z\R_DATA_TEMPR5[43]  ;
wire \Z\R_DATA_TEMPR7[43]  ;
wire OR4_213_Y ;
wire \Z\R_DATA_TEMPR25[73]  ;
wire \Z\R_DATA_TEMPR26[73]  ;
wire \Z\R_DATA_TEMPR27[73]  ;
wire OR4_632_Y ;
wire \Z\R_DATA_TEMPR25[50]  ;
wire \Z\R_DATA_TEMPR26[50]  ;
wire \Z\R_DATA_TEMPR27[50]  ;
wire OR4_143_Y ;
wire \Z\R_DATA_TEMPR12[8]  ;
wire \Z\R_DATA_TEMPR13[8]  ;
wire \Z\R_DATA_TEMPR14[8]  ;
wire \Z\R_DATA_TEMPR15[8]  ;
wire \Z\R_DATA_TEMPR29[20]  ;
wire \Z\R_DATA_TEMPR29[21]  ;
wire \Z\R_DATA_TEMPR29[22]  ;
wire \Z\R_DATA_TEMPR29[25]  ;
wire \Z\R_DATA_TEMPR29[27]  ;
wire \Z\R_DATA_TEMPR29[29]  ;
wire \Z\R_DATA_TEMPR29[30]  ;
wire \Z\R_DATA_TEMPR29[31]  ;
wire \Z\R_DATA_TEMPR29[32]  ;
wire \Z\R_DATA_TEMPR29[33]  ;
wire \Z\R_DATA_TEMPR29[36]  ;
wire \Z\R_DATA_TEMPR29[37]  ;
wire \Z\R_DATA_TEMPR29[38]  ;
wire \Z\R_DATA_TEMPR29[39]  ;
wire \Z\R_DATA_TEMPR29[1]  ;
wire \Z\R_DATA_TEMPR29[2]  ;
wire \Z\R_DATA_TEMPR29[4]  ;
wire \Z\R_DATA_TEMPR29[5]  ;
wire \Z\R_DATA_TEMPR29[6]  ;
wire \Z\R_DATA_TEMPR29[7]  ;
wire \Z\R_DATA_TEMPR29[8]  ;
wire \Z\R_DATA_TEMPR29[10]  ;
wire \Z\R_DATA_TEMPR29[11]  ;
wire \Z\R_DATA_TEMPR29[12]  ;
wire \Z\R_DATA_TEMPR29[13]  ;
wire \Z\R_DATA_TEMPR29[14]  ;
wire \Z\R_DATA_TEMPR29[15]  ;
wire \Z\R_DATA_TEMPR29[16]  ;
wire \Z\R_DATA_TEMPR29[17]  ;
wire \Z\R_DATA_TEMPR29[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[29][0]  ;
wire \Z\R_DATA_TEMPR21[75]  ;
wire OR4_22_Y ;
wire \Z\R_DATA_TEMPR8[41]  ;
wire \Z\R_DATA_TEMPR9[41]  ;
wire \Z\R_DATA_TEMPR10[41]  ;
wire \Z\R_DATA_TEMPR11[41]  ;
wire OR4_638_Y ;
wire \Z\R_DATA_TEMPR0[38]  ;
wire \Z\R_DATA_TEMPR2[38]  ;
wire \Z\R_DATA_TEMPR3[38]  ;
wire OR2_21_Y ;
wire OR4_684_Y ;
wire \Z\R_DATA_TEMPR0[16]  ;
wire \Z\R_DATA_TEMPR2[16]  ;
wire \Z\R_DATA_TEMPR3[16]  ;
wire OR4_230_Y ;
wire OR4_193_Y ;
wire OR4_210_Y ;
wire OR4_697_Y ;
wire OR4_223_Y ;
wire OR4_614_Y ;
wire OR4_167_Y ;
wire OR4_512_Y ;
wire OR4_564_Y ;
wire OR4_190_Y ;
wire OR2_1_Y ;
wire \Z\R_DATA_TEMPR22[78]  ;
wire \Z\R_DATA_TEMPR23[78]  ;
wire OR4_362_Y ;
wire OR4_441_Y ;
wire OR4_275_Y ;
wire OR4_542_Y ;
wire OR4_403_Y ;
wire OR4_10_Y ;
wire OR4_454_Y ;
wire \Z\R_DATA_TEMPR0[4]  ;
wire \Z\R_DATA_TEMPR2[4]  ;
wire \Z\R_DATA_TEMPR3[4]  ;
wire OR4_286_Y ;
wire OR2_7_Y ;
wire \Z\R_DATA_TEMPR22[69]  ;
wire \Z\R_DATA_TEMPR23[69]  ;
wire \Z\R_DATA_TEMPR12[20]  ;
wire \Z\R_DATA_TEMPR12[21]  ;
wire \Z\R_DATA_TEMPR12[22]  ;
wire \Z\R_DATA_TEMPR12[23]  ;
wire \Z\R_DATA_TEMPR12[24]  ;
wire \Z\R_DATA_TEMPR12[28]  ;
wire \Z\R_DATA_TEMPR12[29]  ;
wire \Z\R_DATA_TEMPR12[30]  ;
wire \Z\R_DATA_TEMPR12[31]  ;
wire \Z\R_DATA_TEMPR12[32]  ;
wire \Z\R_DATA_TEMPR12[33]  ;
wire \Z\R_DATA_TEMPR12[35]  ;
wire \Z\R_DATA_TEMPR12[36]  ;
wire \Z\R_DATA_TEMPR12[39]  ;
wire \Z\R_DATA_TEMPR12[0]  ;
wire \Z\R_DATA_TEMPR12[1]  ;
wire \Z\R_DATA_TEMPR12[2]  ;
wire \Z\R_DATA_TEMPR12[3]  ;
wire \Z\R_DATA_TEMPR12[4]  ;
wire \Z\R_DATA_TEMPR12[5]  ;
wire \Z\R_DATA_TEMPR12[6]  ;
wire \Z\R_DATA_TEMPR12[7]  ;
wire \Z\R_DATA_TEMPR12[9]  ;
wire \Z\R_DATA_TEMPR12[10]  ;
wire \Z\R_DATA_TEMPR12[11]  ;
wire \Z\R_DATA_TEMPR12[13]  ;
wire \Z\R_DATA_TEMPR12[14]  ;
wire \Z\R_DATA_TEMPR12[15]  ;
wire \Z\R_DATA_TEMPR12[16]  ;
wire \Z\R_DATA_TEMPR12[17]  ;
wire \Z\R_DATA_TEMPR12[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[12][0]  ;
wire OR4_643_Y ;
wire \Z\R_DATA_TEMPR4[51]  ;
wire \Z\R_DATA_TEMPR5[51]  ;
wire \Z\R_DATA_TEMPR7[51]  ;
wire OR4_689_Y ;
wire OR4_467_Y ;
wire OR4_212_Y ;
wire OR4_244_Y ;
wire \Z\R_DATA_TEMPR3[20]  ;
wire \Z\R_DATA_TEMPR3[21]  ;
wire \Z\R_DATA_TEMPR3[23]  ;
wire \Z\R_DATA_TEMPR3[24]  ;
wire \Z\R_DATA_TEMPR3[25]  ;
wire \Z\R_DATA_TEMPR3[27]  ;
wire \Z\R_DATA_TEMPR3[28]  ;
wire \Z\R_DATA_TEMPR3[29]  ;
wire \Z\R_DATA_TEMPR3[30]  ;
wire \Z\R_DATA_TEMPR3[31]  ;
wire \Z\R_DATA_TEMPR3[35]  ;
wire \Z\R_DATA_TEMPR3[36]  ;
wire \Z\R_DATA_TEMPR3[39]  ;
wire \Z\R_DATA_TEMPR3[1]  ;
wire \Z\R_DATA_TEMPR3[2]  ;
wire \Z\R_DATA_TEMPR3[3]  ;
wire \Z\R_DATA_TEMPR3[6]  ;
wire \Z\R_DATA_TEMPR3[7]  ;
wire \Z\R_DATA_TEMPR3[8]  ;
wire \Z\R_DATA_TEMPR3[9]  ;
wire \Z\R_DATA_TEMPR3[11]  ;
wire \Z\R_DATA_TEMPR3[12]  ;
wire \Z\R_DATA_TEMPR3[13]  ;
wire \Z\R_DATA_TEMPR3[15]  ;
wire \Z\R_DATA_TEMPR3[17]  ;
wire \Z\R_DATA_TEMPR3[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[3][0]  ;
wire OR4_506_Y ;
wire OR4_513_Y ;
wire OR4_109_Y ;
wire OR4_378_Y ;
wire OR4_341_Y ;
wire OR4_120_Y ;
wire OR4_390_Y ;
wire \Z\R_DATA_TEMPR22[66]  ;
wire \Z\R_DATA_TEMPR23[66]  ;
wire \Z\R_DATA_TEMPR8[47]  ;
wire \Z\R_DATA_TEMPR9[47]  ;
wire \Z\R_DATA_TEMPR10[47]  ;
wire \Z\R_DATA_TEMPR11[47]  ;
wire \Z\R_DATA_TEMPR27[60]  ;
wire \Z\R_DATA_TEMPR27[61]  ;
wire \Z\R_DATA_TEMPR27[63]  ;
wire \Z\R_DATA_TEMPR27[65]  ;
wire \Z\R_DATA_TEMPR27[66]  ;
wire \Z\R_DATA_TEMPR27[67]  ;
wire \Z\R_DATA_TEMPR27[68]  ;
wire \Z\R_DATA_TEMPR27[69]  ;
wire \Z\R_DATA_TEMPR27[70]  ;
wire \Z\R_DATA_TEMPR27[71]  ;
wire \Z\R_DATA_TEMPR27[72]  ;
wire \Z\R_DATA_TEMPR27[74]  ;
wire \Z\R_DATA_TEMPR27[75]  ;
wire \Z\R_DATA_TEMPR27[77]  ;
wire \Z\R_DATA_TEMPR27[78]  ;
wire \Z\R_DATA_TEMPR27[79]  ;
wire \Z\R_DATA_TEMPR27[40]  ;
wire \Z\R_DATA_TEMPR27[42]  ;
wire \Z\R_DATA_TEMPR27[43]  ;
wire \Z\R_DATA_TEMPR27[44]  ;
wire \Z\R_DATA_TEMPR27[47]  ;
wire \Z\R_DATA_TEMPR27[48]  ;
wire \Z\R_DATA_TEMPR27[49]  ;
wire \Z\R_DATA_TEMPR27[51]  ;
wire \Z\R_DATA_TEMPR27[52]  ;
wire \Z\R_DATA_TEMPR27[53]  ;
wire \Z\R_DATA_TEMPR27[54]  ;
wire \Z\R_DATA_TEMPR27[55]  ;
wire \Z\R_DATA_TEMPR27[57]  ;
wire \Z\R_DATA_TEMPR27[58]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[27][1]  ;
wire OR4_587_Y ;
wire \Z\R_DATA_TEMPR19[48]  ;
wire OR4_280_Y ;
wire OR4_407_Y ;
wire OR4_330_Y ;
wire OR4_129_Y ;
wire OR4_173_Y ;
wire \Z\R_DATA_TEMPR30[17]  ;
wire \Z\R_DATA_TEMPR31[17]  ;
wire OR2_23_Y ;
wire \Z\R_DATA_TEMPR21[77]  ;
wire OR4_261_Y ;
wire \Z\R_DATA_TEMPR25[51]  ;
wire \Z\R_DATA_TEMPR26[51]  ;
wire \Z\R_DATA_TEMPR4[12]  ;
wire \Z\R_DATA_TEMPR6[12]  ;
wire \Z\R_DATA_TEMPR7[12]  ;
wire OR4_229_Y ;
wire \Z\R_DATA_TEMPR0[71]  ;
wire \Z\R_DATA_TEMPR1[71]  ;
wire \Z\R_DATA_TEMPR2[71]  ;
wire \Z\R_DATA_TEMPR3[71]  ;
wire OR4_593_Y ;
wire OR4_34_Y ;
wire OR4_76_Y ;
wire OR4_67_Y ;
wire OR4_701_Y ;
wire \Z\R_DATA_TEMPR28[40]  ;
wire \Z\R_DATA_TEMPR29[40]  ;
wire \Z\R_DATA_TEMPR30[40]  ;
wire \Z\R_DATA_TEMPR31[40]  ;
wire \Z\R_DATA_TEMPR0[20]  ;
wire \Z\R_DATA_TEMPR0[21]  ;
wire \Z\R_DATA_TEMPR0[23]  ;
wire \Z\R_DATA_TEMPR0[24]  ;
wire \Z\R_DATA_TEMPR0[25]  ;
wire \Z\R_DATA_TEMPR0[27]  ;
wire \Z\R_DATA_TEMPR0[28]  ;
wire \Z\R_DATA_TEMPR0[29]  ;
wire \Z\R_DATA_TEMPR0[30]  ;
wire \Z\R_DATA_TEMPR0[31]  ;
wire \Z\R_DATA_TEMPR0[35]  ;
wire \Z\R_DATA_TEMPR0[36]  ;
wire \Z\R_DATA_TEMPR0[39]  ;
wire \Z\R_DATA_TEMPR0[1]  ;
wire \Z\R_DATA_TEMPR0[2]  ;
wire \Z\R_DATA_TEMPR0[3]  ;
wire \Z\R_DATA_TEMPR0[6]  ;
wire \Z\R_DATA_TEMPR0[7]  ;
wire \Z\R_DATA_TEMPR0[8]  ;
wire \Z\R_DATA_TEMPR0[9]  ;
wire \Z\R_DATA_TEMPR0[11]  ;
wire \Z\R_DATA_TEMPR0[12]  ;
wire \Z\R_DATA_TEMPR0[13]  ;
wire \Z\R_DATA_TEMPR0[15]  ;
wire \Z\R_DATA_TEMPR0[17]  ;
wire \Z\R_DATA_TEMPR0[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][0]  ;
wire OR4_138_Y ;
wire OR2_12_Y ;
wire \Z\R_DATA_TEMPR22[10]  ;
wire \Z\R_DATA_TEMPR8[70]  ;
wire \Z\R_DATA_TEMPR9[70]  ;
wire \Z\R_DATA_TEMPR10[70]  ;
wire \Z\R_DATA_TEMPR11[70]  ;
wire OR4_18_Y ;
wire \Z\R_DATA_TEMPR30[22]  ;
wire \Z\R_DATA_TEMPR31[22]  ;
wire OR4_242_Y ;
wire OR4_417_Y ;
wire OR4_382_Y ;
wire \Z\R_DATA_TEMPR4[10]  ;
wire \Z\R_DATA_TEMPR6[10]  ;
wire \Z\R_DATA_TEMPR7[10]  ;
wire OR4_122_Y ;
wire OR4_259_Y ;
wire OR4_2_Y ;
wire OR4_691_Y ;
wire OR4_706_Y ;
wire OR4_481_Y ;
wire \Z\R_DATA_TEMPR26[60]  ;
wire \Z\R_DATA_TEMPR26[61]  ;
wire \Z\R_DATA_TEMPR26[63]  ;
wire \Z\R_DATA_TEMPR26[65]  ;
wire \Z\R_DATA_TEMPR26[66]  ;
wire \Z\R_DATA_TEMPR26[67]  ;
wire \Z\R_DATA_TEMPR26[68]  ;
wire \Z\R_DATA_TEMPR26[69]  ;
wire \Z\R_DATA_TEMPR26[70]  ;
wire \Z\R_DATA_TEMPR26[71]  ;
wire \Z\R_DATA_TEMPR26[72]  ;
wire \Z\R_DATA_TEMPR26[74]  ;
wire \Z\R_DATA_TEMPR26[75]  ;
wire \Z\R_DATA_TEMPR26[77]  ;
wire \Z\R_DATA_TEMPR26[78]  ;
wire \Z\R_DATA_TEMPR26[79]  ;
wire \Z\R_DATA_TEMPR26[40]  ;
wire \Z\R_DATA_TEMPR26[42]  ;
wire \Z\R_DATA_TEMPR26[43]  ;
wire \Z\R_DATA_TEMPR26[44]  ;
wire \Z\R_DATA_TEMPR26[47]  ;
wire \Z\R_DATA_TEMPR26[48]  ;
wire \Z\R_DATA_TEMPR26[49]  ;
wire \Z\R_DATA_TEMPR26[52]  ;
wire \Z\R_DATA_TEMPR26[53]  ;
wire \Z\R_DATA_TEMPR26[54]  ;
wire \Z\R_DATA_TEMPR26[55]  ;
wire \Z\R_DATA_TEMPR26[57]  ;
wire \Z\R_DATA_TEMPR26[58]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[26][1]  ;
wire OR4_719_Y ;
wire \Z\R_DATA_TEMPR8[49]  ;
wire \Z\R_DATA_TEMPR9[49]  ;
wire \Z\R_DATA_TEMPR10[49]  ;
wire \Z\R_DATA_TEMPR11[49]  ;
wire OR4_340_Y ;
wire \Z\R_DATA_TEMPR16[36]  ;
wire \Z\R_DATA_TEMPR17[36]  ;
wire OR2_52_Y ;
wire OR4_107_Y ;
wire OR4_457_Y ;
wire OR4_601_Y ;
wire \Z\R_DATA_TEMPR8[72]  ;
wire \Z\R_DATA_TEMPR9[72]  ;
wire \Z\R_DATA_TEMPR10[72]  ;
wire \Z\R_DATA_TEMPR11[72]  ;
wire OR4_455_Y ;
wire \Z\R_DATA_TEMPR12[71]  ;
wire \Z\R_DATA_TEMPR13[71]  ;
wire \Z\R_DATA_TEMPR15[71]  ;
wire \Z\R_DATA_TEMPR25[71]  ;
wire \Z\R_DATA_TEMPR28[60]  ;
wire \Z\R_DATA_TEMPR29[60]  ;
wire \Z\R_DATA_TEMPR30[60]  ;
wire \Z\R_DATA_TEMPR31[60]  ;
wire OR4_604_Y ;
wire OR4_65_Y ;
wire OR2_36_Y ;
wire \Z\R_DATA_TEMPR22[34]  ;
wire OR4_77_Y ;
wire \Z\R_DATA_TEMPR8[35]  ;
wire OR4_375_Y ;
wire \Z\R_DATA_TEMPR22[9]  ;
wire OR4_276_Y ;
wire \Z\R_DATA_TEMPR4[54]  ;
wire \Z\R_DATA_TEMPR5[54]  ;
wire \Z\R_DATA_TEMPR7[54]  ;
wire \Z\R_DATA_TEMPR30[39]  ;
wire \Z\R_DATA_TEMPR31[39]  ;
wire \Z\R_DATA_TEMPR4[58]  ;
wire \Z\R_DATA_TEMPR5[58]  ;
wire \Z\R_DATA_TEMPR7[58]  ;
wire \Z\R_DATA_TEMPR25[55]  ;
wire OR4_533_Y ;
wire \Z\R_DATA_TEMPR8[7]  ;
wire OR4_206_Y ;
wire OR4_57_Y ;
wire OR2_24_Y ;
wire \Z\R_DATA_TEMPR22[23]  ;
wire \Z\R_DATA_TEMPR14[20]  ;
wire \Z\R_DATA_TEMPR14[21]  ;
wire \Z\R_DATA_TEMPR14[22]  ;
wire \Z\R_DATA_TEMPR14[23]  ;
wire \Z\R_DATA_TEMPR14[24]  ;
wire \Z\R_DATA_TEMPR14[28]  ;
wire \Z\R_DATA_TEMPR14[29]  ;
wire \Z\R_DATA_TEMPR14[30]  ;
wire \Z\R_DATA_TEMPR14[31]  ;
wire \Z\R_DATA_TEMPR14[32]  ;
wire \Z\R_DATA_TEMPR14[33]  ;
wire \Z\R_DATA_TEMPR14[35]  ;
wire \Z\R_DATA_TEMPR14[36]  ;
wire \Z\R_DATA_TEMPR14[39]  ;
wire \Z\R_DATA_TEMPR14[0]  ;
wire \Z\R_DATA_TEMPR14[1]  ;
wire \Z\R_DATA_TEMPR14[2]  ;
wire \Z\R_DATA_TEMPR14[3]  ;
wire \Z\R_DATA_TEMPR14[4]  ;
wire \Z\R_DATA_TEMPR14[5]  ;
wire \Z\R_DATA_TEMPR14[6]  ;
wire \Z\R_DATA_TEMPR14[7]  ;
wire \Z\R_DATA_TEMPR14[9]  ;
wire \Z\R_DATA_TEMPR14[10]  ;
wire \Z\R_DATA_TEMPR14[11]  ;
wire \Z\R_DATA_TEMPR14[13]  ;
wire \Z\R_DATA_TEMPR14[14]  ;
wire \Z\R_DATA_TEMPR14[15]  ;
wire \Z\R_DATA_TEMPR14[16]  ;
wire \Z\R_DATA_TEMPR14[17]  ;
wire \Z\R_DATA_TEMPR14[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[14][0]  ;
wire OR4_679_Y ;
wire \Z\R_DATA_TEMPR2[13]  ;
wire OR4_123_Y ;
wire \Z\R_DATA_TEMPR2[25]  ;
wire \Z\R_DATA_TEMPR28[61]  ;
wire \Z\R_DATA_TEMPR28[62]  ;
wire \Z\R_DATA_TEMPR28[63]  ;
wire \Z\R_DATA_TEMPR28[66]  ;
wire \Z\R_DATA_TEMPR28[67]  ;
wire \Z\R_DATA_TEMPR28[68]  ;
wire \Z\R_DATA_TEMPR28[69]  ;
wire \Z\R_DATA_TEMPR28[71]  ;
wire \Z\R_DATA_TEMPR28[72]  ;
wire \Z\R_DATA_TEMPR28[73]  ;
wire \Z\R_DATA_TEMPR28[74]  ;
wire \Z\R_DATA_TEMPR28[75]  ;
wire \Z\R_DATA_TEMPR28[76]  ;
wire \Z\R_DATA_TEMPR28[77]  ;
wire \Z\R_DATA_TEMPR28[79]  ;
wire \Z\R_DATA_TEMPR28[41]  ;
wire \Z\R_DATA_TEMPR28[42]  ;
wire \Z\R_DATA_TEMPR28[43]  ;
wire \Z\R_DATA_TEMPR28[44]  ;
wire \Z\R_DATA_TEMPR28[45]  ;
wire \Z\R_DATA_TEMPR28[48]  ;
wire \Z\R_DATA_TEMPR28[49]  ;
wire \Z\R_DATA_TEMPR28[50]  ;
wire \Z\R_DATA_TEMPR28[51]  ;
wire \Z\R_DATA_TEMPR28[52]  ;
wire \Z\R_DATA_TEMPR28[54]  ;
wire \Z\R_DATA_TEMPR28[57]  ;
wire \Z\R_DATA_TEMPR28[58]  ;
wire \Z\R_DATA_TEMPR28[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[28][1]  ;
wire \Z\R_DATA_TEMPR12[48]  ;
wire \Z\R_DATA_TEMPR13[48]  ;
wire \Z\R_DATA_TEMPR15[48]  ;
wire OR4_319_Y ;
wire \Z\R_DATA_TEMPR16[29]  ;
wire \Z\R_DATA_TEMPR17[29]  ;
wire \Z\R_DATA_TEMPR12[56]  ;
wire \Z\R_DATA_TEMPR13[56]  ;
wire \Z\R_DATA_TEMPR15[56]  ;
wire OR4_541_Y ;
wire \Z\R_DATA_TEMPR4[13]  ;
wire \Z\R_DATA_TEMPR6[13]  ;
wire \Z\R_DATA_TEMPR7[13]  ;
wire OR4_577_Y ;
wire \Z\R_DATA_TEMPR29[43]  ;
wire \Z\R_DATA_TEMPR30[43]  ;
wire \Z\R_DATA_TEMPR31[43]  ;
wire \Z\R_DATA_TEMPR12[44]  ;
wire \Z\R_DATA_TEMPR13[44]  ;
wire \Z\R_DATA_TEMPR15[44]  ;
wire \Z\R_DATA_TEMPR21[46]  ;
wire \Z\R_DATA_TEMPR4[73]  ;
wire \Z\R_DATA_TEMPR5[73]  ;
wire \Z\R_DATA_TEMPR7[73]  ;
wire OR4_189_Y ;
wire OR4_652_Y ;
wire OR4_200_Y ;
wire \Z\R_DATA_TEMPR2[21]  ;
wire OR4_586_Y ;
wire \Z\R_DATA_TEMPR8[61]  ;
wire \Z\R_DATA_TEMPR9[61]  ;
wire \Z\R_DATA_TEMPR10[61]  ;
wire \Z\R_DATA_TEMPR11[61]  ;
wire OR4_623_Y ;
wire \Z\R_DATA_TEMPR0[41]  ;
wire \Z\R_DATA_TEMPR1[41]  ;
wire \Z\R_DATA_TEMPR2[41]  ;
wire \Z\R_DATA_TEMPR3[41]  ;
wire \Z\R_DATA_TEMPR13[67]  ;
wire \Z\R_DATA_TEMPR13[69]  ;
wire \Z\R_DATA_TEMPR13[70]  ;
wire \Z\R_DATA_TEMPR13[72]  ;
wire \Z\R_DATA_TEMPR13[73]  ;
wire \Z\R_DATA_TEMPR13[74]  ;
wire \Z\R_DATA_TEMPR13[75]  ;
wire \Z\R_DATA_TEMPR13[76]  ;
wire \Z\R_DATA_TEMPR13[77]  ;
wire \Z\R_DATA_TEMPR13[40]  ;
wire \Z\R_DATA_TEMPR13[41]  ;
wire \Z\R_DATA_TEMPR13[43]  ;
wire \Z\R_DATA_TEMPR13[45]  ;
wire \Z\R_DATA_TEMPR13[46]  ;
wire \Z\R_DATA_TEMPR13[47]  ;
wire \Z\R_DATA_TEMPR13[50]  ;
wire \Z\R_DATA_TEMPR13[51]  ;
wire \Z\R_DATA_TEMPR13[53]  ;
wire \Z\R_DATA_TEMPR13[54]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[13][1]  ;
wire OR4_150_Y ;
wire \Z\R_DATA_TEMPR22[71]  ;
wire \Z\R_DATA_TEMPR23[71]  ;
wire \Z\R_DATA_TEMPR4[56]  ;
wire \Z\R_DATA_TEMPR5[56]  ;
wire \Z\R_DATA_TEMPR7[56]  ;
wire OR4_525_Y ;
wire \Z\R_DATA_TEMPR8[0]  ;
wire OR4_84_Y ;
wire OR4_430_Y ;
wire OR4_32_Y ;
wire OR4_372_Y ;
wire \Z\R_DATA_TEMPR25[72]  ;
wire \Z\R_DATA_TEMPR4[60]  ;
wire \Z\R_DATA_TEMPR4[61]  ;
wire \Z\R_DATA_TEMPR4[62]  ;
wire \Z\R_DATA_TEMPR4[63]  ;
wire \Z\R_DATA_TEMPR4[65]  ;
wire \Z\R_DATA_TEMPR4[66]  ;
wire \Z\R_DATA_TEMPR4[67]  ;
wire \Z\R_DATA_TEMPR4[68]  ;
wire \Z\R_DATA_TEMPR4[69]  ;
wire \Z\R_DATA_TEMPR4[78]  ;
wire \Z\R_DATA_TEMPR4[79]  ;
wire \Z\R_DATA_TEMPR4[40]  ;
wire \Z\R_DATA_TEMPR4[41]  ;
wire \Z\R_DATA_TEMPR4[44]  ;
wire \Z\R_DATA_TEMPR4[46]  ;
wire \Z\R_DATA_TEMPR4[49]  ;
wire \Z\R_DATA_TEMPR4[50]  ;
wire \Z\R_DATA_TEMPR4[52]  ;
wire \Z\R_DATA_TEMPR4[55]  ;
wire \Z\R_DATA_TEMPR4[57]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[4][1]  ;
wire OR4_394_Y ;
wire OR2_63_Y ;
wire \Z\R_DATA_TEMPR22[61]  ;
wire \Z\R_DATA_TEMPR23[61]  ;
wire OR4_339_Y ;
wire \Z\R_DATA_TEMPR24[22]  ;
wire \Z\R_DATA_TEMPR25[22]  ;
wire \Z\R_DATA_TEMPR26[22]  ;
wire \Z\R_DATA_TEMPR27[22]  ;
wire OR4_410_Y ;
wire \Z\R_DATA_TEMPR5[49]  ;
wire \Z\R_DATA_TEMPR7[49]  ;
wire \Z\R_DATA_TEMPR30[10]  ;
wire \Z\R_DATA_TEMPR31[10]  ;
wire OR4_25_Y ;
wire \Z\R_DATA_TEMPR29[51]  ;
wire \Z\R_DATA_TEMPR30[51]  ;
wire \Z\R_DATA_TEMPR31[51]  ;
wire \Z\R_DATA_TEMPR25[40]  ;
wire \Z\R_DATA_TEMPR8[60]  ;
wire \Z\R_DATA_TEMPR8[62]  ;
wire \Z\R_DATA_TEMPR8[63]  ;
wire \Z\R_DATA_TEMPR8[64]  ;
wire \Z\R_DATA_TEMPR8[65]  ;
wire \Z\R_DATA_TEMPR8[66]  ;
wire \Z\R_DATA_TEMPR8[67]  ;
wire \Z\R_DATA_TEMPR8[68]  ;
wire \Z\R_DATA_TEMPR8[69]  ;
wire \Z\R_DATA_TEMPR8[73]  ;
wire \Z\R_DATA_TEMPR8[74]  ;
wire \Z\R_DATA_TEMPR8[76]  ;
wire \Z\R_DATA_TEMPR8[40]  ;
wire \Z\R_DATA_TEMPR8[42]  ;
wire \Z\R_DATA_TEMPR8[43]  ;
wire \Z\R_DATA_TEMPR8[44]  ;
wire \Z\R_DATA_TEMPR8[46]  ;
wire \Z\R_DATA_TEMPR8[51]  ;
wire \Z\R_DATA_TEMPR8[52]  ;
wire \Z\R_DATA_TEMPR8[53]  ;
wire \Z\R_DATA_TEMPR8[55]  ;
wire \Z\R_DATA_TEMPR8[57]  ;
wire \Z\R_DATA_TEMPR8[58]  ;
wire \Z\R_DATA_TEMPR8[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[8][1]  ;
wire OR4_266_Y ;
wire OR4_113_Y ;
wire \Z\R_DATA_TEMPR22[13]  ;
wire OR4_302_Y ;
wire \Z\R_DATA_TEMPR24[36]  ;
wire \Z\R_DATA_TEMPR25[36]  ;
wire \Z\R_DATA_TEMPR26[36]  ;
wire \Z\R_DATA_TEMPR27[36]  ;
wire OR4_248_Y ;
wire \Z\R_DATA_TEMPR25[78]  ;
wire OR4_311_Y ;
wire \Z\R_DATA_TEMPR13[30]  ;
wire \Z\R_DATA_TEMPR15[30]  ;
wire OR4_184_Y ;
wire \Z\R_DATA_TEMPR0[63]  ;
wire \Z\R_DATA_TEMPR1[63]  ;
wire \Z\R_DATA_TEMPR2[63]  ;
wire \Z\R_DATA_TEMPR3[63]  ;
wire OR4_476_Y ;
wire OR4_165_Y ;
wire OR2_64_Y ;
wire \Z\R_DATA_TEMPR22[72]  ;
wire \Z\R_DATA_TEMPR23[72]  ;
wire OR4_641_Y ;
wire \Z\R_DATA_TEMPR25[48]  ;
wire OR4_669_Y ;
wire OR4_308_Y ;
wire OR4_307_Y ;
wire OR4_423_Y ;
wire OR4_443_Y ;
wire \Z\R_DATA_TEMPR13[7]  ;
wire \Z\R_DATA_TEMPR15[7]  ;
wire OR4_406_Y ;
wire \Z\R_DATA_TEMPR19[50]  ;
wire \Z\R_DATA_TEMPR24[32]  ;
wire \Z\R_DATA_TEMPR25[32]  ;
wire \Z\R_DATA_TEMPR26[32]  ;
wire \Z\R_DATA_TEMPR27[32]  ;
wire OR4_260_Y ;
wire \Z\R_DATA_TEMPR13[13]  ;
wire \Z\R_DATA_TEMPR15[13]  ;
wire \Z\R_DATA_TEMPR29[44]  ;
wire \Z\R_DATA_TEMPR30[44]  ;
wire \Z\R_DATA_TEMPR31[44]  ;
wire \Z\R_DATA_TEMPR16[23]  ;
wire \Z\R_DATA_TEMPR17[23]  ;
wire OR4_693_Y ;
wire \Z\R_DATA_TEMPR8[33]  ;
wire \Z\R_DATA_TEMPR25[60]  ;
wire \Z\R_DATA_TEMPR12[53]  ;
wire \Z\R_DATA_TEMPR15[53]  ;
wire OR4_50_Y ;
wire \Z\R_DATA_TEMPR4[35]  ;
wire \Z\R_DATA_TEMPR6[35]  ;
wire \Z\R_DATA_TEMPR7[35]  ;
wire \Z\R_DATA_TEMPR8[12]  ;
wire \Z\R_DATA_TEMPR0[56]  ;
wire \Z\R_DATA_TEMPR1[56]  ;
wire \Z\R_DATA_TEMPR2[56]  ;
wire \Z\R_DATA_TEMPR3[56]  ;
wire OR4_595_Y ;
wire \Z\R_DATA_TEMPR29[79]  ;
wire \Z\R_DATA_TEMPR30[79]  ;
wire \Z\R_DATA_TEMPR31[79]  ;
wire OR4_428_Y ;
wire OR4_60_Y ;
wire OR4_380_Y ;
wire \Z\R_DATA_TEMPR7[20]  ;
wire \Z\R_DATA_TEMPR7[21]  ;
wire \Z\R_DATA_TEMPR7[22]  ;
wire \Z\R_DATA_TEMPR7[23]  ;
wire \Z\R_DATA_TEMPR7[26]  ;
wire \Z\R_DATA_TEMPR7[28]  ;
wire \Z\R_DATA_TEMPR7[29]  ;
wire \Z\R_DATA_TEMPR7[30]  ;
wire \Z\R_DATA_TEMPR7[31]  ;
wire \Z\R_DATA_TEMPR7[37]  ;
wire \Z\R_DATA_TEMPR7[38]  ;
wire \Z\R_DATA_TEMPR7[0]  ;
wire \Z\R_DATA_TEMPR7[1]  ;
wire \Z\R_DATA_TEMPR7[2]  ;
wire \Z\R_DATA_TEMPR7[3]  ;
wire \Z\R_DATA_TEMPR7[4]  ;
wire \Z\R_DATA_TEMPR7[5]  ;
wire \Z\R_DATA_TEMPR7[6]  ;
wire \Z\R_DATA_TEMPR7[8]  ;
wire \Z\R_DATA_TEMPR7[9]  ;
wire \Z\R_DATA_TEMPR7[14]  ;
wire \Z\R_DATA_TEMPR7[17]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[7][0]  ;
wire \Z\R_DATA_TEMPR25[44]  ;
wire OR4_320_Y ;
wire \Z\R_DATA_TEMPR30[15]  ;
wire \Z\R_DATA_TEMPR31[15]  ;
wire \Z\R_DATA_TEMPR13[17]  ;
wire \Z\R_DATA_TEMPR15[17]  ;
wire OR4_331_Y ;
wire \Z\R_DATA_TEMPR16[27]  ;
wire \Z\R_DATA_TEMPR17[27]  ;
wire OR4_4_Y ;
wire \Z\R_DATA_TEMPR24[24]  ;
wire \Z\R_DATA_TEMPR25[24]  ;
wire \Z\R_DATA_TEMPR26[24]  ;
wire \Z\R_DATA_TEMPR27[24]  ;
wire \Z\R_DATA_TEMPR8[34]  ;
wire \Z\R_DATA_TEMPR29[71]  ;
wire \Z\R_DATA_TEMPR30[71]  ;
wire \Z\R_DATA_TEMPR31[71]  ;
wire OR4_386_Y ;
wire \Z\R_DATA_TEMPR16[19]  ;
wire \Z\R_DATA_TEMPR17[19]  ;
wire OR4_16_Y ;
wire \Z\R_DATA_TEMPR13[1]  ;
wire \Z\R_DATA_TEMPR15[1]  ;
wire \Z\R_DATA_TEMPR16[18]  ;
wire \Z\R_DATA_TEMPR17[18]  ;
wire OR4_100_Y ;
wire OR4_149_Y ;
wire OR4_387_Y ;
wire OR4_145_Y ;
wire \Z\R_DATA_TEMPR13[10]  ;
wire \Z\R_DATA_TEMPR15[10]  ;
wire \Z\R_DATA_TEMPR5[62]  ;
wire \Z\R_DATA_TEMPR7[62]  ;
wire OR2_9_Y ;
wire OR4_484_Y ;
wire \Z\R_DATA_TEMPR0[57]  ;
wire \Z\R_DATA_TEMPR1[57]  ;
wire \Z\R_DATA_TEMPR2[57]  ;
wire \Z\R_DATA_TEMPR3[57]  ;
wire OR4_211_Y ;
wire \Z\R_DATA_TEMPR16[7]  ;
wire \Z\R_DATA_TEMPR17[7]  ;
wire \Z\R_DATA_TEMPR0[70]  ;
wire \Z\R_DATA_TEMPR1[70]  ;
wire \Z\R_DATA_TEMPR2[70]  ;
wire \Z\R_DATA_TEMPR3[70]  ;
wire OR4_534_Y ;
wire OR4_475_Y ;
wire OR4_317_Y ;
wire OR4_485_Y ;
wire OR4_82_Y ;
wire \Z\R_DATA_TEMPR25[74]  ;
wire OR4_466_Y ;
wire \Z\R_DATA_TEMPR8[23]  ;
wire OR4_152_Y ;
wire \Z\R_DATA_TEMPR12[54]  ;
wire \Z\R_DATA_TEMPR15[54]  ;
wire OR4_521_Y ;
wire OR2_75_Y ;
wire \Z\R_DATA_TEMPR22[53]  ;
wire \Z\R_DATA_TEMPR23[53]  ;
wire OR4_358_Y ;
wire OR4_499_Y ;
wire OR4_551_Y ;
wire \Z\R_DATA_TEMPR24[35]  ;
wire \Z\R_DATA_TEMPR25[35]  ;
wire \Z\R_DATA_TEMPR26[35]  ;
wire \Z\R_DATA_TEMPR27[35]  ;
wire OR2_55_Y ;
wire \Z\R_DATA_TEMPR19[66]  ;
wire \Z\R_DATA_TEMPR16[4]  ;
wire \Z\R_DATA_TEMPR17[4]  ;
wire \Z\R_DATA_TEMPR25[58]  ;
wire OR4_568_Y ;
wire \Z\R_DATA_TEMPR4[0]  ;
wire \Z\R_DATA_TEMPR6[0]  ;
wire \Z\R_DATA_TEMPR8[20]  ;
wire \Z\R_DATA_TEMPR21[63]  ;
wire OR4_174_Y ;
wire \Z\R_DATA_TEMPR13[6]  ;
wire \Z\R_DATA_TEMPR15[6]  ;
wire OR4_292_Y ;
wire \Z\R_DATA_TEMPR29[62]  ;
wire \Z\R_DATA_TEMPR30[62]  ;
wire \Z\R_DATA_TEMPR31[62]  ;
wire \Z\R_DATA_TEMPR21[72]  ;
wire OR4_104_Y ;
wire \Z\R_DATA_TEMPR16[26]  ;
wire \Z\R_DATA_TEMPR17[26]  ;
wire \Z\R_DATA_TEMPR4[20]  ;
wire \Z\R_DATA_TEMPR4[21]  ;
wire \Z\R_DATA_TEMPR4[22]  ;
wire \Z\R_DATA_TEMPR4[23]  ;
wire \Z\R_DATA_TEMPR4[26]  ;
wire \Z\R_DATA_TEMPR4[28]  ;
wire \Z\R_DATA_TEMPR4[29]  ;
wire \Z\R_DATA_TEMPR4[30]  ;
wire \Z\R_DATA_TEMPR4[31]  ;
wire \Z\R_DATA_TEMPR4[37]  ;
wire \Z\R_DATA_TEMPR4[38]  ;
wire \Z\R_DATA_TEMPR4[1]  ;
wire \Z\R_DATA_TEMPR4[2]  ;
wire \Z\R_DATA_TEMPR4[3]  ;
wire \Z\R_DATA_TEMPR4[4]  ;
wire \Z\R_DATA_TEMPR4[5]  ;
wire \Z\R_DATA_TEMPR4[6]  ;
wire \Z\R_DATA_TEMPR4[8]  ;
wire \Z\R_DATA_TEMPR4[9]  ;
wire \Z\R_DATA_TEMPR4[14]  ;
wire \Z\R_DATA_TEMPR4[17]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[4][0]  ;
wire \Z\R_DATA_TEMPR6[2]  ;
wire OR4_9_Y ;
wire OR2_79_Y ;
wire \Z\R_DATA_TEMPR22[29]  ;
wire OR2_38_Y ;
wire \Z\R_DATA_TEMPR22[47]  ;
wire \Z\R_DATA_TEMPR23[47]  ;
wire \Z\R_DATA_TEMPR22[20]  ;
wire \Z\R_DATA_TEMPR22[22]  ;
wire \Z\R_DATA_TEMPR22[25]  ;
wire \Z\R_DATA_TEMPR22[26]  ;
wire \Z\R_DATA_TEMPR22[27]  ;
wire \Z\R_DATA_TEMPR22[28]  ;
wire \Z\R_DATA_TEMPR22[31]  ;
wire \Z\R_DATA_TEMPR22[36]  ;
wire \Z\R_DATA_TEMPR22[37]  ;
wire \Z\R_DATA_TEMPR22[38]  ;
wire \Z\R_DATA_TEMPR22[39]  ;
wire \Z\R_DATA_TEMPR22[0]  ;
wire \Z\R_DATA_TEMPR22[1]  ;
wire \Z\R_DATA_TEMPR22[2]  ;
wire \Z\R_DATA_TEMPR22[3]  ;
wire \Z\R_DATA_TEMPR22[6]  ;
wire \Z\R_DATA_TEMPR22[7]  ;
wire \Z\R_DATA_TEMPR22[8]  ;
wire \Z\R_DATA_TEMPR22[11]  ;
wire \Z\R_DATA_TEMPR22[14]  ;
wire \Z\R_DATA_TEMPR22[15]  ;
wire \Z\R_DATA_TEMPR22[17]  ;
wire \Z\R_DATA_TEMPR22[19]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[22][0]  ;
wire \Z\R_DATA_TEMPR0[47]  ;
wire \Z\R_DATA_TEMPR1[47]  ;
wire \Z\R_DATA_TEMPR2[47]  ;
wire \Z\R_DATA_TEMPR3[47]  ;
wire \Z\R_DATA_TEMPR9[69]  ;
wire \Z\R_DATA_TEMPR10[69]  ;
wire \Z\R_DATA_TEMPR11[69]  ;
wire OR2_44_Y ;
wire OR4_228_Y ;
wire \Z\R_DATA_TEMPR13[5]  ;
wire \Z\R_DATA_TEMPR15[5]  ;
wire OR4_148_Y ;
wire \Z\R_DATA_TEMPR16[28]  ;
wire \Z\R_DATA_TEMPR17[28]  ;
wire OR2_15_Y ;
wire \Z\R_DATA_TEMPR22[44]  ;
wire \Z\R_DATA_TEMPR23[44]  ;
wire OR4_621_Y ;
wire \Z\R_DATA_TEMPR30[19]  ;
wire \Z\R_DATA_TEMPR31[19]  ;
wire \Z\R_DATA_TEMPR13[21]  ;
wire \Z\R_DATA_TEMPR15[21]  ;
wire \Z\R_DATA_TEMPR5[44]  ;
wire \Z\R_DATA_TEMPR7[44]  ;
wire OR4_653_Y ;
wire \Z\R_DATA_TEMPR13[31]  ;
wire \Z\R_DATA_TEMPR15[31]  ;
wire \Z\R_DATA_TEMPR16[30]  ;
wire \Z\R_DATA_TEMPR17[30]  ;
wire \Z\R_DATA_TEMPR2[2]  ;
wire OR4_140_Y ;
wire \Z\R_DATA_TEMPR16[6]  ;
wire \Z\R_DATA_TEMPR17[6]  ;
wire \Z\R_DATA_TEMPR8[19]  ;
wire OR4_555_Y ;
wire \Z\R_DATA_TEMPR16[39]  ;
wire \Z\R_DATA_TEMPR17[39]  ;
wire \Z\R_DATA_TEMPR6[4]  ;
wire OR4_404_Y ;
wire \Z\R_DATA_TEMPR0[65]  ;
wire \Z\R_DATA_TEMPR1[65]  ;
wire \Z\R_DATA_TEMPR2[65]  ;
wire \Z\R_DATA_TEMPR3[65]  ;
wire OR4_164_Y ;
wire \Z\R_DATA_TEMPR24[23]  ;
wire \Z\R_DATA_TEMPR25[23]  ;
wire \Z\R_DATA_TEMPR26[23]  ;
wire \Z\R_DATA_TEMPR27[23]  ;
wire OR4_235_Y ;
wire OR4_180_Y ;
wire \Z\R_DATA_TEMPR8[21]  ;
wire \Z\R_DATA_TEMPR8[24]  ;
wire \Z\R_DATA_TEMPR8[28]  ;
wire \Z\R_DATA_TEMPR8[29]  ;
wire \Z\R_DATA_TEMPR8[30]  ;
wire \Z\R_DATA_TEMPR8[31]  ;
wire \Z\R_DATA_TEMPR8[32]  ;
wire \Z\R_DATA_TEMPR8[37]  ;
wire \Z\R_DATA_TEMPR8[38]  ;
wire \Z\R_DATA_TEMPR8[3]  ;
wire \Z\R_DATA_TEMPR8[4]  ;
wire \Z\R_DATA_TEMPR8[5]  ;
wire \Z\R_DATA_TEMPR8[6]  ;
wire \Z\R_DATA_TEMPR8[8]  ;
wire \Z\R_DATA_TEMPR8[9]  ;
wire \Z\R_DATA_TEMPR8[10]  ;
wire \Z\R_DATA_TEMPR8[11]  ;
wire \Z\R_DATA_TEMPR8[14]  ;
wire \Z\R_DATA_TEMPR8[15]  ;
wire \Z\R_DATA_TEMPR8[17]  ;
wire \Z\R_DATA_TEMPR8[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[8][0]  ;
wire OR4_640_Y ;
wire \Z\R_DATA_TEMPR9[51]  ;
wire \Z\R_DATA_TEMPR10[51]  ;
wire \Z\R_DATA_TEMPR11[51]  ;
wire OR4_28_Y ;
wire \Z\R_DATA_TEMPR25[65]  ;
wire OR4_87_Y ;
wire OR4_433_Y ;
wire OR4_692_Y ;
wire OR4_298_Y ;
wire \Z\R_DATA_TEMPR29[75]  ;
wire \Z\R_DATA_TEMPR30[75]  ;
wire \Z\R_DATA_TEMPR31[75]  ;
wire OR4_427_Y ;
wire \Z\R_DATA_TEMPR16[1]  ;
wire \Z\R_DATA_TEMPR17[1]  ;
wire \Z\R_DATA_TEMPR6[17]  ;
wire OR4_187_Y ;
wire OR2_32_Y ;
wire OR4_493_Y ;
wire \Z\R_DATA_TEMPR25[53]  ;
wire OR4_488_Y ;
wire OR4_365_Y ;
wire \Z\R_DATA_TEMPR2[20]  ;
wire OR4_216_Y ;
wire \Z\R_DATA_TEMPR0[52]  ;
wire \Z\R_DATA_TEMPR1[52]  ;
wire \Z\R_DATA_TEMPR2[52]  ;
wire \Z\R_DATA_TEMPR3[52]  ;
wire OR4_405_Y ;
wire \Z\R_DATA_TEMPR2[28]  ;
wire \Z\R_DATA_TEMPR5[40]  ;
wire \Z\R_DATA_TEMPR7[40]  ;
wire OR4_619_Y ;
wire \Z\R_DATA_TEMPR9[59]  ;
wire \Z\R_DATA_TEMPR10[59]  ;
wire \Z\R_DATA_TEMPR11[59]  ;
wire OR4_645_Y ;
wire \Z\R_DATA_TEMPR13[16]  ;
wire \Z\R_DATA_TEMPR15[16]  ;
wire \Z\R_DATA_TEMPR19[60]  ;
wire \Z\R_DATA_TEMPR19[61]  ;
wire \Z\R_DATA_TEMPR19[64]  ;
wire \Z\R_DATA_TEMPR19[65]  ;
wire \Z\R_DATA_TEMPR19[70]  ;
wire \Z\R_DATA_TEMPR19[71]  ;
wire \Z\R_DATA_TEMPR19[72]  ;
wire \Z\R_DATA_TEMPR19[73]  ;
wire \Z\R_DATA_TEMPR19[75]  ;
wire \Z\R_DATA_TEMPR19[76]  ;
wire \Z\R_DATA_TEMPR19[77]  ;
wire \Z\R_DATA_TEMPR19[78]  ;
wire \Z\R_DATA_TEMPR19[79]  ;
wire \Z\R_DATA_TEMPR19[40]  ;
wire \Z\R_DATA_TEMPR19[41]  ;
wire \Z\R_DATA_TEMPR19[45]  ;
wire \Z\R_DATA_TEMPR19[51]  ;
wire \Z\R_DATA_TEMPR19[54]  ;
wire \Z\R_DATA_TEMPR19[56]  ;
wire \Z\R_DATA_TEMPR19[58]  ;
wire \Z\R_DATA_TEMPR19[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[19][1]  ;
wire OR4_45_Y ;
wire OR4_295_Y ;
wire \Z\R_DATA_TEMPR9[64]  ;
wire \Z\R_DATA_TEMPR10[64]  ;
wire \Z\R_DATA_TEMPR11[64]  ;
wire \Z\R_DATA_TEMPR30[33]  ;
wire \Z\R_DATA_TEMPR31[33]  ;
wire \Z\R_DATA_TEMPR31[61]  ;
wire \Z\R_DATA_TEMPR31[63]  ;
wire \Z\R_DATA_TEMPR31[66]  ;
wire \Z\R_DATA_TEMPR31[67]  ;
wire \Z\R_DATA_TEMPR31[68]  ;
wire \Z\R_DATA_TEMPR31[69]  ;
wire \Z\R_DATA_TEMPR31[72]  ;
wire \Z\R_DATA_TEMPR31[73]  ;
wire \Z\R_DATA_TEMPR31[74]  ;
wire \Z\R_DATA_TEMPR31[76]  ;
wire \Z\R_DATA_TEMPR31[77]  ;
wire \Z\R_DATA_TEMPR31[41]  ;
wire \Z\R_DATA_TEMPR31[42]  ;
wire \Z\R_DATA_TEMPR31[45]  ;
wire \Z\R_DATA_TEMPR31[48]  ;
wire \Z\R_DATA_TEMPR31[49]  ;
wire \Z\R_DATA_TEMPR31[50]  ;
wire \Z\R_DATA_TEMPR31[52]  ;
wire \Z\R_DATA_TEMPR31[54]  ;
wire \Z\R_DATA_TEMPR31[57]  ;
wire \Z\R_DATA_TEMPR31[58]  ;
wire \Z\R_DATA_TEMPR31[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[31][1]  ;
wire \Z\R_DATA_TEMPR24[21]  ;
wire \Z\R_DATA_TEMPR24[25]  ;
wire \Z\R_DATA_TEMPR24[26]  ;
wire \Z\R_DATA_TEMPR24[29]  ;
wire \Z\R_DATA_TEMPR24[30]  ;
wire \Z\R_DATA_TEMPR24[34]  ;
wire \Z\R_DATA_TEMPR24[39]  ;
wire \Z\R_DATA_TEMPR24[0]  ;
wire \Z\R_DATA_TEMPR24[2]  ;
wire \Z\R_DATA_TEMPR24[5]  ;
wire \Z\R_DATA_TEMPR24[6]  ;
wire \Z\R_DATA_TEMPR24[7]  ;
wire \Z\R_DATA_TEMPR24[8]  ;
wire \Z\R_DATA_TEMPR24[9]  ;
wire \Z\R_DATA_TEMPR24[11]  ;
wire \Z\R_DATA_TEMPR24[12]  ;
wire \Z\R_DATA_TEMPR24[13]  ;
wire \Z\R_DATA_TEMPR24[14]  ;
wire \Z\R_DATA_TEMPR24[15]  ;
wire \Z\R_DATA_TEMPR24[16]  ;
wire \Z\R_DATA_TEMPR24[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[24][0]  ;
wire \Z\R_DATA_TEMPR25[66]  ;
wire OR4_517_Y ;
wire \Z\R_DATA_TEMPR0[51]  ;
wire \Z\R_DATA_TEMPR1[51]  ;
wire \Z\R_DATA_TEMPR2[51]  ;
wire \Z\R_DATA_TEMPR3[51]  ;
wire \Z\R_DATA_TEMPR25[61]  ;
wire OR4_421_Y ;
wire OR4_241_Y ;
wire OR4_294_Y ;
wire OR4_464_Y ;
wire \Z\R_DATA_TEMPR0[61]  ;
wire \Z\R_DATA_TEMPR1[61]  ;
wire \Z\R_DATA_TEMPR2[61]  ;
wire \Z\R_DATA_TEMPR3[61]  ;
wire \Z\R_DATA_TEMPR21[78]  ;
wire \Z\R_DATA_TEMPR29[58]  ;
wire \Z\R_DATA_TEMPR30[58]  ;
wire OR4_497_Y ;
wire \Z\R_DATA_TEMPR5[78]  ;
wire \Z\R_DATA_TEMPR7[78]  ;
wire OR2_65_Y ;
wire \Z\R_DATA_TEMPR0[77]  ;
wire \Z\R_DATA_TEMPR1[77]  ;
wire \Z\R_DATA_TEMPR2[77]  ;
wire \Z\R_DATA_TEMPR3[77]  ;
wire \Z\R_DATA_TEMPR13[36]  ;
wire \Z\R_DATA_TEMPR15[36]  ;
wire \Z\R_DATA_TEMPR21[69]  ;
wire OR4_236_Y ;
wire \Z\R_DATA_TEMPR25[13]  ;
wire \Z\R_DATA_TEMPR26[13]  ;
wire \Z\R_DATA_TEMPR27[13]  ;
wire OR4_345_Y ;
wire \Z\R_DATA_TEMPR16[31]  ;
wire \Z\R_DATA_TEMPR17[31]  ;
wire \Z\R_DATA_TEMPR6[9]  ;
wire OR4_11_Y ;
wire \Z\R_DATA_TEMPR6[1]  ;
wire \Z\R_DATA_TEMPR23[64]  ;
wire \Z\R_DATA_TEMPR23[68]  ;
wire \Z\R_DATA_TEMPR23[73]  ;
wire \Z\R_DATA_TEMPR23[74]  ;
wire \Z\R_DATA_TEMPR23[76]  ;
wire \Z\R_DATA_TEMPR23[77]  ;
wire \Z\R_DATA_TEMPR23[79]  ;
wire \Z\R_DATA_TEMPR23[40]  ;
wire \Z\R_DATA_TEMPR23[41]  ;
wire \Z\R_DATA_TEMPR23[42]  ;
wire \Z\R_DATA_TEMPR23[43]  ;
wire \Z\R_DATA_TEMPR23[45]  ;
wire \Z\R_DATA_TEMPR23[48]  ;
wire \Z\R_DATA_TEMPR23[49]  ;
wire \Z\R_DATA_TEMPR23[50]  ;
wire \Z\R_DATA_TEMPR23[52]  ;
wire \Z\R_DATA_TEMPR23[54]  ;
wire \Z\R_DATA_TEMPR23[55]  ;
wire \Z\R_DATA_TEMPR23[56]  ;
wire \Z\R_DATA_TEMPR23[58]  ;
wire \Z\R_DATA_TEMPR23[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[23][1]  ;
wire \Z\R_DATA_TEMPR9[53]  ;
wire \Z\R_DATA_TEMPR10[53]  ;
wire \Z\R_DATA_TEMPR11[53]  ;
wire \Z\R_DATA_TEMPR30[2]  ;
wire \Z\R_DATA_TEMPR31[2]  ;
wire OR4_312_Y ;
wire \Z\R_DATA_TEMPR30[4]  ;
wire \Z\R_DATA_TEMPR31[4]  ;
wire \Z\R_DATA_TEMPR9[58]  ;
wire \Z\R_DATA_TEMPR10[58]  ;
wire \Z\R_DATA_TEMPR11[58]  ;
wire \Z\R_DATA_TEMPR16[16]  ;
wire \Z\R_DATA_TEMPR17[16]  ;
wire \Z\R_DATA_TEMPR17[21]  ;
wire \Z\R_DATA_TEMPR17[22]  ;
wire \Z\R_DATA_TEMPR17[32]  ;
wire \Z\R_DATA_TEMPR17[33]  ;
wire \Z\R_DATA_TEMPR17[34]  ;
wire \Z\R_DATA_TEMPR17[38]  ;
wire \Z\R_DATA_TEMPR17[0]  ;
wire \Z\R_DATA_TEMPR17[3]  ;
wire \Z\R_DATA_TEMPR17[5]  ;
wire \Z\R_DATA_TEMPR17[8]  ;
wire \Z\R_DATA_TEMPR17[9]  ;
wire \Z\R_DATA_TEMPR17[10]  ;
wire \Z\R_DATA_TEMPR17[11]  ;
wire \Z\R_DATA_TEMPR17[12]  ;
wire \Z\R_DATA_TEMPR17[13]  ;
wire \Z\R_DATA_TEMPR17[14]  ;
wire \Z\R_DATA_TEMPR17[15]  ;
wire \Z\R_DATA_TEMPR17[17]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[17][0]  ;
wire OR2_42_Y ;
wire OR4_537_Y ;
wire \Z\R_DATA_TEMPR5[68]  ;
wire \Z\R_DATA_TEMPR7[68]  ;
wire OR4_590_Y ;
wire OR4_128_Y ;
wire \Z\R_DATA_TEMPR16[22]  ;
wire \Z\R_DATA_TEMPR15[20]  ;
wire \Z\R_DATA_TEMPR15[22]  ;
wire \Z\R_DATA_TEMPR15[23]  ;
wire \Z\R_DATA_TEMPR15[24]  ;
wire \Z\R_DATA_TEMPR15[28]  ;
wire \Z\R_DATA_TEMPR15[29]  ;
wire \Z\R_DATA_TEMPR15[32]  ;
wire \Z\R_DATA_TEMPR15[33]  ;
wire \Z\R_DATA_TEMPR15[35]  ;
wire \Z\R_DATA_TEMPR15[39]  ;
wire \Z\R_DATA_TEMPR15[0]  ;
wire \Z\R_DATA_TEMPR15[2]  ;
wire \Z\R_DATA_TEMPR15[3]  ;
wire \Z\R_DATA_TEMPR15[4]  ;
wire \Z\R_DATA_TEMPR15[9]  ;
wire \Z\R_DATA_TEMPR15[11]  ;
wire \Z\R_DATA_TEMPR15[14]  ;
wire \Z\R_DATA_TEMPR15[15]  ;
wire \Z\R_DATA_TEMPR15[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[15][0]  ;
wire \Z\R_DATA_TEMPR13[20]  ;
wire \Z\R_DATA_TEMPR25[6]  ;
wire \Z\R_DATA_TEMPR26[6]  ;
wire \Z\R_DATA_TEMPR27[6]  ;
wire OR2_58_Y ;
wire \Z\R_DATA_TEMPR13[18]  ;
wire OR4_673_Y ;
wire OR4_68_Y ;
wire OR4_416_Y ;
wire \Z\R_DATA_TEMPR30[21]  ;
wire \Z\R_DATA_TEMPR31[21]  ;
wire OR2_39_Y ;
wire \Z\R_DATA_TEMPR6[29]  ;
wire OR4_707_Y ;
wire \Z\R_DATA_TEMPR29[45]  ;
wire \Z\R_DATA_TEMPR30[45]  ;
wire OR2_69_Y ;
wire OR4_698_Y ;
wire OR4_26_Y ;
wire OR2_2_Y ;
wire \Z\R_DATA_TEMPR21[52]  ;
wire OR4_51_Y ;
wire \Z\R_DATA_TEMPR9[52]  ;
wire \Z\R_DATA_TEMPR10[52]  ;
wire \Z\R_DATA_TEMPR11[52]  ;
wire \Z\R_DATA_TEMPR29[41]  ;
wire \Z\R_DATA_TEMPR30[41]  ;
wire OR4_327_Y ;
wire \Z\R_DATA_TEMPR6[6]  ;
wire \Z\R_DATA_TEMPR0[62]  ;
wire \Z\R_DATA_TEMPR1[62]  ;
wire \Z\R_DATA_TEMPR2[62]  ;
wire \Z\R_DATA_TEMPR3[62]  ;
wire OR4_518_Y ;
wire OR4_247_Y ;
wire OR4_106_Y ;
wire OR4_13_Y ;
wire \Z\R_DATA_TEMPR29[48]  ;
wire \Z\R_DATA_TEMPR30[48]  ;
wire OR4_332_Y ;
wire \Z\R_DATA_TEMPR30[36]  ;
wire \Z\R_DATA_TEMPR31[36]  ;
wire OR4_183_Y ;
wire OR4_305_Y ;
wire OR4_159_Y ;
wire OR4_620_Y ;
wire \Z\R_DATA_TEMPR12[43]  ;
wire \Z\R_DATA_TEMPR15[43]  ;
wire OR4_647_Y ;
wire OR2_49_Y ;
wire OR4_258_Y ;
wire \Z\R_DATA_TEMPR22[48]  ;
wire \Z\R_DATA_TEMPR5[50]  ;
wire \Z\R_DATA_TEMPR7[50]  ;
wire OR4_279_Y ;
wire OR4_89_Y ;
wire OR4_453_Y ;
wire \Z\R_DATA_TEMPR6[3]  ;
wire OR4_436_Y ;
wire OR4_658_Y ;
wire OR4_435_Y ;
wire OR4_420_Y ;
wire OR2_66_Y ;
wire \Z\R_DATA_TEMPR22[56]  ;
wire \Z\R_DATA_TEMPR2[23]  ;
wire \Z\R_DATA_TEMPR2[24]  ;
wire \Z\R_DATA_TEMPR2[27]  ;
wire \Z\R_DATA_TEMPR2[29]  ;
wire \Z\R_DATA_TEMPR2[30]  ;
wire \Z\R_DATA_TEMPR2[31]  ;
wire \Z\R_DATA_TEMPR2[35]  ;
wire \Z\R_DATA_TEMPR2[36]  ;
wire \Z\R_DATA_TEMPR2[39]  ;
wire \Z\R_DATA_TEMPR2[1]  ;
wire \Z\R_DATA_TEMPR2[3]  ;
wire \Z\R_DATA_TEMPR2[6]  ;
wire \Z\R_DATA_TEMPR2[7]  ;
wire \Z\R_DATA_TEMPR2[8]  ;
wire \Z\R_DATA_TEMPR2[9]  ;
wire \Z\R_DATA_TEMPR2[11]  ;
wire \Z\R_DATA_TEMPR2[12]  ;
wire \Z\R_DATA_TEMPR2[15]  ;
wire \Z\R_DATA_TEMPR2[17]  ;
wire \Z\R_DATA_TEMPR2[18]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[2][0]  ;
wire \Z\R_DATA_TEMPR15[67]  ;
wire \Z\R_DATA_TEMPR15[69]  ;
wire \Z\R_DATA_TEMPR15[70]  ;
wire \Z\R_DATA_TEMPR15[72]  ;
wire \Z\R_DATA_TEMPR15[73]  ;
wire \Z\R_DATA_TEMPR15[74]  ;
wire \Z\R_DATA_TEMPR15[75]  ;
wire \Z\R_DATA_TEMPR15[76]  ;
wire \Z\R_DATA_TEMPR15[77]  ;
wire \Z\R_DATA_TEMPR15[40]  ;
wire \Z\R_DATA_TEMPR15[41]  ;
wire \Z\R_DATA_TEMPR15[45]  ;
wire \Z\R_DATA_TEMPR15[46]  ;
wire \Z\R_DATA_TEMPR15[47]  ;
wire \Z\R_DATA_TEMPR15[50]  ;
wire \Z\R_DATA_TEMPR15[51]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[15][1]  ;
wire OR4_516_Y ;
wire OR4_300_Y ;
wire OR4_349_Y ;
wire \Z\R_DATA_TEMPR16[12]  ;
wire \Z\R_DATA_TEMPR0[60]  ;
wire \Z\R_DATA_TEMPR0[66]  ;
wire \Z\R_DATA_TEMPR0[68]  ;
wire \Z\R_DATA_TEMPR0[72]  ;
wire \Z\R_DATA_TEMPR0[74]  ;
wire \Z\R_DATA_TEMPR0[79]  ;
wire \Z\R_DATA_TEMPR0[40]  ;
wire \Z\R_DATA_TEMPR0[42]  ;
wire \Z\R_DATA_TEMPR0[43]  ;
wire \Z\R_DATA_TEMPR0[44]  ;
wire \Z\R_DATA_TEMPR0[45]  ;
wire \Z\R_DATA_TEMPR0[49]  ;
wire \Z\R_DATA_TEMPR0[53]  ;
wire \Z\R_DATA_TEMPR0[54]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][1]  ;
wire OR4_683_Y ;
wire \Z\R_DATA_TEMPR1[68]  ;
wire \Z\R_DATA_TEMPR2[68]  ;
wire \Z\R_DATA_TEMPR3[68]  ;
wire OR4_53_Y ;
wire \Z\R_DATA_TEMPR6[37]  ;
wire \Z\R_DATA_TEMPR30[20]  ;
wire \Z\R_DATA_TEMPR31[20]  ;
wire OR4_538_Y ;
wire OR4_625_Y ;
wire \Z\R_DATA_TEMPR5[52]  ;
wire \Z\R_DATA_TEMPR7[52]  ;
wire OR4_397_Y ;
wire \Z\R_DATA_TEMPR16[17]  ;
wire \Z\R_DATA_TEMPR30[32]  ;
wire \Z\R_DATA_TEMPR31[32]  ;
wire \Z\R_DATA_TEMPR13[29]  ;
wire OR4_711_Y ;
wire OR4_88_Y ;
wire OR4_628_Y ;
wire OR4_603_Y ;
wire \Z\R_DATA_TEMPR25[21]  ;
wire \Z\R_DATA_TEMPR26[21]  ;
wire \Z\R_DATA_TEMPR27[21]  ;
wire OR4_277_Y ;
wire OR4_172_Y ;
wire \Z\R_DATA_TEMPR13[28]  ;
wire OR4_675_Y ;
wire OR4_310_Y ;
wire \Z\R_DATA_TEMPR25[5]  ;
wire \Z\R_DATA_TEMPR26[5]  ;
wire \Z\R_DATA_TEMPR27[5]  ;
wire OR4_218_Y ;
wire OR4_42_Y ;
wire OR4_714_Y ;
wire OR2_57_Y ;
wire \Z\R_DATA_TEMPR21[73]  ;
wire OR4_155_Y ;
wire \Z\R_DATA_TEMPR5[55]  ;
wire \Z\R_DATA_TEMPR7[55]  ;
wire \Z\R_DATA_TEMPR5[46]  ;
wire \Z\R_DATA_TEMPR7[46]  ;
wire \Z\R_DATA_TEMPR21[60]  ;
wire OR4_325_Y ;
wire \Z\R_DATA_TEMPR1[43]  ;
wire \Z\R_DATA_TEMPR2[43]  ;
wire \Z\R_DATA_TEMPR3[43]  ;
wire OR4_377_Y ;
wire OR2_37_Y ;
wire OR4_62_Y ;
wire OR4_695_Y ;
wire \Z\R_DATA_TEMPR16[15]  ;
wire OR4_269_Y ;
wire \Z\R_DATA_TEMPR12[75]  ;
wire OR4_156_Y ;
wire OR4_49_Y ;
wire OR4_448_Y ;
wire \Z\R_DATA_TEMPR30[16]  ;
wire \Z\R_DATA_TEMPR31[16]  ;
wire OR4_434_Y ;
wire OR4_219_Y ;
wire \Z\R_DATA_TEMPR30[14]  ;
wire \Z\R_DATA_TEMPR31[14]  ;
wire \Z\R_DATA_TEMPR6[8]  ;
wire OR4_224_Y ;
wire OR4_103_Y ;
wire \Z\R_DATA_TEMPR29[69]  ;
wire \Z\R_DATA_TEMPR30[69]  ;
wire OR2_35_Y ;
wire \Z\R_DATA_TEMPR12[69]  ;
wire OR4_316_Y ;
wire OR4_328_Y ;
wire \Z\R_DATA_TEMPR16[21]  ;
wire \Z\R_DATA_TEMPR16[32]  ;
wire \Z\R_DATA_TEMPR16[33]  ;
wire \Z\R_DATA_TEMPR16[34]  ;
wire \Z\R_DATA_TEMPR16[38]  ;
wire \Z\R_DATA_TEMPR16[0]  ;
wire \Z\R_DATA_TEMPR16[3]  ;
wire \Z\R_DATA_TEMPR16[5]  ;
wire \Z\R_DATA_TEMPR16[8]  ;
wire \Z\R_DATA_TEMPR16[9]  ;
wire \Z\R_DATA_TEMPR16[10]  ;
wire \Z\R_DATA_TEMPR16[11]  ;
wire \Z\R_DATA_TEMPR16[13]  ;
wire \Z\R_DATA_TEMPR16[14]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[16][0]  ;
wire OR4_282_Y ;
wire OR4_565_Y ;
wire OR4_663_Y ;
wire \Z\R_DATA_TEMPR12[47]  ;
wire \Z\R_DATA_TEMPR30[61]  ;
wire \Z\R_DATA_TEMPR30[63]  ;
wire \Z\R_DATA_TEMPR30[66]  ;
wire \Z\R_DATA_TEMPR30[67]  ;
wire \Z\R_DATA_TEMPR30[68]  ;
wire \Z\R_DATA_TEMPR30[72]  ;
wire \Z\R_DATA_TEMPR30[73]  ;
wire \Z\R_DATA_TEMPR30[74]  ;
wire \Z\R_DATA_TEMPR30[76]  ;
wire \Z\R_DATA_TEMPR30[77]  ;
wire \Z\R_DATA_TEMPR30[42]  ;
wire \Z\R_DATA_TEMPR30[49]  ;
wire \Z\R_DATA_TEMPR30[50]  ;
wire \Z\R_DATA_TEMPR30[52]  ;
wire \Z\R_DATA_TEMPR30[54]  ;
wire \Z\R_DATA_TEMPR30[57]  ;
wire \Z\R_DATA_TEMPR30[59]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[30][1]  ;
wire \Z\R_DATA_TEMPR29[74]  ;
wire OR4_127_Y ;
wire \Z\R_DATA_TEMPR9[65]  ;
wire \Z\R_DATA_TEMPR10[65]  ;
wire \Z\R_DATA_TEMPR11[65]  ;
wire \Z\R_DATA_TEMPR12[50]  ;
wire OR4_395_Y ;
wire \Z\R_DATA_TEMPR25[49]  ;
wire \Z\R_DATA_TEMPR12[73]  ;
wire OR4_69_Y ;
wire \Z\R_DATA_TEMPR30[12]  ;
wire \Z\R_DATA_TEMPR31[12]  ;
wire \Z\R_DATA_TEMPR25[43]  ;
wire \Z\R_DATA_TEMPR21[57]  ;
wire OR4_575_Y ;
wire \Z\R_DATA_TEMPR6[5]  ;
wire OR4_581_Y ;
wire \Z\R_DATA_TEMPR12[74]  ;
wire OR4_398_Y ;
wire OR4_158_Y ;
wire \Z\R_DATA_TEMPR5[57]  ;
wire \Z\R_DATA_TEMPR7[57]  ;
wire OR4_146_Y ;
wire OR4_85_Y ;
wire \Z\R_DATA_TEMPR13[39]  ;
wire OR4_505_Y ;
wire \Z\R_DATA_TEMPR25[75]  ;
wire OR4_449_Y ;
wire \Z\R_DATA_TEMPR13[35]  ;
wire \Z\R_DATA_TEMPR29[57]  ;
wire OR4_415_Y ;
wire OR4_336_Y ;
wire OR4_655_Y ;
wire \Z\R_DATA_TEMPR22[59]  ;
wire OR4_343_Y ;
wire OR4_163_Y ;
wire \Z\R_DATA_TEMPR29[59]  ;
wire OR4_357_Y ;
wire OR4_197_Y ;
wire \Z\R_DATA_TEMPR13[23]  ;
wire OR4_37_Y ;
wire OR4_703_Y ;
wire OR4_549_Y ;
wire \Z\R_DATA_TEMPR6[22]  ;
wire \Z\R_DATA_TEMPR9[60]  ;
wire \Z\R_DATA_TEMPR9[62]  ;
wire \Z\R_DATA_TEMPR9[63]  ;
wire \Z\R_DATA_TEMPR9[66]  ;
wire \Z\R_DATA_TEMPR9[67]  ;
wire \Z\R_DATA_TEMPR9[68]  ;
wire \Z\R_DATA_TEMPR9[73]  ;
wire \Z\R_DATA_TEMPR9[74]  ;
wire \Z\R_DATA_TEMPR9[76]  ;
wire \Z\R_DATA_TEMPR9[40]  ;
wire \Z\R_DATA_TEMPR9[42]  ;
wire \Z\R_DATA_TEMPR9[43]  ;
wire \Z\R_DATA_TEMPR9[44]  ;
wire \Z\R_DATA_TEMPR9[46]  ;
wire \Z\R_DATA_TEMPR9[55]  ;
wire \Z\R_DATA_TEMPR9[57]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[9][1]  ;
wire OR4_627_Y ;
wire OR2_8_Y ;
wire \Z\R_DATA_TEMPR22[45]  ;
wire OR4_650_Y ;
wire \Z\R_DATA_TEMPR29[54]  ;
wire OR4_30_Y ;
wire \Z\R_DATA_TEMPR1[60]  ;
wire \Z\R_DATA_TEMPR2[60]  ;
wire \Z\R_DATA_TEMPR3[60]  ;
wire OR4_708_Y ;
wire OR4_324_Y ;
wire \Z\R_DATA_TEMPR29[61]  ;
wire \Z\R_DATA_TEMPR29[63]  ;
wire \Z\R_DATA_TEMPR29[66]  ;
wire \Z\R_DATA_TEMPR29[67]  ;
wire \Z\R_DATA_TEMPR29[68]  ;
wire \Z\R_DATA_TEMPR29[72]  ;
wire \Z\R_DATA_TEMPR29[73]  ;
wire \Z\R_DATA_TEMPR29[76]  ;
wire \Z\R_DATA_TEMPR29[77]  ;
wire \Z\R_DATA_TEMPR29[42]  ;
wire \Z\R_DATA_TEMPR29[49]  ;
wire \Z\R_DATA_TEMPR29[50]  ;
wire \Z\R_DATA_TEMPR29[52]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[29][1]  ;
wire OR4_370_Y ;
wire \Z\R_DATA_TEMPR12[45]  ;
wire OR4_681_Y ;
wire \Z\R_DATA_TEMPR25[29]  ;
wire \Z\R_DATA_TEMPR26[29]  ;
wire \Z\R_DATA_TEMPR27[29]  ;
wire OR4_483_Y ;
wire OR4_540_Y ;
wire \Z\R_DATA_TEMPR6[31]  ;
wire \Z\R_DATA_TEMPR22[50]  ;
wire \Z\R_DATA_TEMPR25[63]  ;
wire \Z\R_DATA_TEMPR6[30]  ;
wire OR4_44_Y ;
wire \Z\R_DATA_TEMPR22[52]  ;
wire \Z\R_DATA_TEMPR1[45]  ;
wire \Z\R_DATA_TEMPR2[45]  ;
wire \Z\R_DATA_TEMPR3[45]  ;
wire OR4_272_Y ;
wire \Z\R_DATA_TEMPR25[18]  ;
wire \Z\R_DATA_TEMPR26[18]  ;
wire \Z\R_DATA_TEMPR27[18]  ;
wire OR4_253_Y ;
wire \Z\R_DATA_TEMPR25[39]  ;
wire \Z\R_DATA_TEMPR26[39]  ;
wire \Z\R_DATA_TEMPR27[39]  ;
wire OR4_479_Y ;
wire \Z\R_DATA_TEMPR25[16]  ;
wire \Z\R_DATA_TEMPR26[16]  ;
wire \Z\R_DATA_TEMPR27[16]  ;
wire OR4_21_Y ;
wire \Z\R_DATA_TEMPR10[63]  ;
wire \Z\R_DATA_TEMPR11[63]  ;
wire \Z\R_DATA_TEMPR27[25]  ;
wire \Z\R_DATA_TEMPR27[26]  ;
wire \Z\R_DATA_TEMPR27[30]  ;
wire \Z\R_DATA_TEMPR27[34]  ;
wire \Z\R_DATA_TEMPR27[0]  ;
wire \Z\R_DATA_TEMPR27[2]  ;
wire \Z\R_DATA_TEMPR27[7]  ;
wire \Z\R_DATA_TEMPR27[8]  ;
wire \Z\R_DATA_TEMPR27[9]  ;
wire \Z\R_DATA_TEMPR27[11]  ;
wire \Z\R_DATA_TEMPR27[12]  ;
wire \Z\R_DATA_TEMPR27[14]  ;
wire \Z\R_DATA_TEMPR27[15]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[27][0]  ;
wire OR2_47_Y ;
wire \Z\R_DATA_TEMPR25[79]  ;
wire \Z\R_DATA_TEMPR10[76]  ;
wire \Z\R_DATA_TEMPR11[76]  ;
wire OR4_36_Y ;
wire \Z\R_DATA_TEMPR10[60]  ;
wire \Z\R_DATA_TEMPR11[60]  ;
wire OR4_607_Y ;
wire OR4_440_Y ;
wire OR4_278_Y ;
wire \Z\R_DATA_TEMPR25[25]  ;
wire \Z\R_DATA_TEMPR25[26]  ;
wire \Z\R_DATA_TEMPR25[30]  ;
wire \Z\R_DATA_TEMPR25[34]  ;
wire \Z\R_DATA_TEMPR25[0]  ;
wire \Z\R_DATA_TEMPR25[2]  ;
wire \Z\R_DATA_TEMPR25[7]  ;
wire \Z\R_DATA_TEMPR25[8]  ;
wire \Z\R_DATA_TEMPR25[9]  ;
wire \Z\R_DATA_TEMPR25[11]  ;
wire \Z\R_DATA_TEMPR25[12]  ;
wire \Z\R_DATA_TEMPR25[14]  ;
wire \Z\R_DATA_TEMPR25[15]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[25][0]  ;
wire OR4_185_Y ;
wire \Z\R_DATA_TEMPR10[43]  ;
wire \Z\R_DATA_TEMPR11[43]  ;
wire OR4_344_Y ;
wire OR4_94_Y ;
wire \Z\R_DATA_TEMPR5[65]  ;
wire \Z\R_DATA_TEMPR7[65]  ;
wire OR4_126_Y ;
wire OR4_262_Y ;
wire OR4_429_Y ;
wire \Z\R_DATA_TEMPR10[57]  ;
wire \Z\R_DATA_TEMPR11[57]  ;
wire OR4_254_Y ;
wire \Z\R_DATA_TEMPR13[3]  ;
wire \Z\R_DATA_TEMPR1[40]  ;
wire \Z\R_DATA_TEMPR2[40]  ;
wire \Z\R_DATA_TEMPR3[40]  ;
wire OR4_23_Y ;
wire \Z\R_DATA_TEMPR5[41]  ;
wire \Z\R_DATA_TEMPR7[41]  ;
wire OR4_422_Y ;
wire OR4_696_Y ;
wire OR4_605_Y ;
wire \Z\R_DATA_TEMPR21[47]  ;
wire OR4_671_Y ;
wire \Z\R_DATA_TEMPR25[52]  ;
wire \Z\R_DATA_TEMPR22[77]  ;
wire OR4_66_Y ;
wire OR4_191_Y ;
wire OR4_83_Y ;
wire OR4_482_Y ;
wire OR4_580_Y ;
wire \Z\R_DATA_TEMPR25[70]  ;
wire \Z\R_DATA_TEMPR30[13]  ;
wire \Z\R_DATA_TEMPR31[13]  ;
wire OR4_208_Y ;
wire \Z\R_DATA_TEMPR30[37]  ;
wire \Z\R_DATA_TEMPR31[37]  ;
wire OR2_68_Y ;
wire \Z\R_DATA_TEMPR30[5]  ;
wire \Z\R_DATA_TEMPR31[5]  ;
wire \Z\R_DATA_TEMPR22[40]  ;
wire OR4_561_Y ;
wire \Z\R_DATA_TEMPR30[29]  ;
wire \Z\R_DATA_TEMPR31[29]  ;
wire \Z\R_DATA_TEMPR5[60]  ;
wire \Z\R_DATA_TEMPR5[61]  ;
wire \Z\R_DATA_TEMPR5[63]  ;
wire \Z\R_DATA_TEMPR5[66]  ;
wire \Z\R_DATA_TEMPR5[67]  ;
wire \Z\R_DATA_TEMPR5[69]  ;
wire \Z\R_DATA_TEMPR5[79]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[5][1]  ;
wire \Z\R_DATA_TEMPR13[9]  ;
wire \Z\R_DATA_TEMPR26[12]  ;
wire \Z\R_DATA_TEMPR25[67]  ;
wire \Z\R_DATA_TEMPR25[68]  ;
wire \Z\R_DATA_TEMPR25[69]  ;
wire \Z\R_DATA_TEMPR25[77]  ;
wire \Z\R_DATA_TEMPR25[42]  ;
wire \Z\R_DATA_TEMPR25[47]  ;
wire \Z\R_DATA_TEMPR25[54]  ;
wire \Z\R_DATA_TEMPR25[57]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[25][1]  ;
wire OR4_670_Y ;
wire \Z\R_DATA_TEMPR26[8]  ;
wire OR2_48_Y ;
wire \Z\R_DATA_TEMPR21[49]  ;
wire OR4_112_Y ;
wire OR4_196_Y ;
wire \Z\R_DATA_TEMPR10[55]  ;
wire \Z\R_DATA_TEMPR11[55]  ;
wire \Z\R_DATA_TEMPR1[66]  ;
wire \Z\R_DATA_TEMPR2[66]  ;
wire \Z\R_DATA_TEMPR3[66]  ;
wire \Z\R_DATA_TEMPR26[2]  ;
wire \Z\R_DATA_TEMPR22[55]  ;
wire OR4_492_Y ;
wire \Z\R_DATA_TEMPR1[79]  ;
wire \Z\R_DATA_TEMPR2[79]  ;
wire \Z\R_DATA_TEMPR3[79]  ;
wire OR4_477_Y ;
wire \Z\R_DATA_TEMPR6[23]  ;
wire OR4_529_Y ;
wire \Z\R_DATA_TEMPR26[30]  ;
wire OR2_33_Y ;
wire \Z\R_DATA_TEMPR22[79]  ;
wire OR4_685_Y ;
wire OR4_175_Y ;
wire \Z\R_DATA_TEMPR6[26]  ;
wire OR4_268_Y ;
wire \Z\R_DATA_TEMPR6[28]  ;
wire OR4_631_Y ;
wire OR4_661_Y ;
wire \Z\R_DATA_TEMPR13[4]  ;
wire \Z\R_DATA_TEMPR11[62]  ;
wire \Z\R_DATA_TEMPR11[66]  ;
wire \Z\R_DATA_TEMPR11[67]  ;
wire \Z\R_DATA_TEMPR11[68]  ;
wire \Z\R_DATA_TEMPR11[73]  ;
wire \Z\R_DATA_TEMPR11[74]  ;
wire \Z\R_DATA_TEMPR11[40]  ;
wire \Z\R_DATA_TEMPR11[42]  ;
wire \Z\R_DATA_TEMPR11[44]  ;
wire \Z\R_DATA_TEMPR11[46]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[11][1]  ;
wire OR4_7_Y ;
wire \Z\R_DATA_TEMPR7[79]  ;
wire OR4_132_Y ;
wire \Z\R_DATA_TEMPR1[72]  ;
wire \Z\R_DATA_TEMPR1[74]  ;
wire \Z\R_DATA_TEMPR1[42]  ;
wire \Z\R_DATA_TEMPR1[44]  ;
wire \Z\R_DATA_TEMPR1[49]  ;
wire \Z\R_DATA_TEMPR1[53]  ;
wire \Z\R_DATA_TEMPR1[54]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[1][1]  ;
wire OR4_99_Y ;
wire \Z\R_DATA_TEMPR3[72]  ;
wire \Z\R_DATA_TEMPR3[74]  ;
wire \Z\R_DATA_TEMPR3[42]  ;
wire \Z\R_DATA_TEMPR3[44]  ;
wire \Z\R_DATA_TEMPR3[49]  ;
wire \Z\R_DATA_TEMPR3[53]  ;
wire \Z\R_DATA_TEMPR3[54]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[3][1]  ;
wire \Z\R_DATA_TEMPR21[65]  ;
wire \Z\R_DATA_TEMPR30[25]  ;
wire \Z\R_DATA_TEMPR30[27]  ;
wire \Z\R_DATA_TEMPR30[30]  ;
wire \Z\R_DATA_TEMPR30[31]  ;
wire \Z\R_DATA_TEMPR30[38]  ;
wire \Z\R_DATA_TEMPR30[1]  ;
wire \Z\R_DATA_TEMPR30[6]  ;
wire \Z\R_DATA_TEMPR30[7]  ;
wire \Z\R_DATA_TEMPR30[8]  ;
wire \Z\R_DATA_TEMPR30[11]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[30][0]  ;
wire \Z\R_DATA_TEMPR7[61]  ;
wire OR4_702_Y ;
wire OR4_265_Y ;
wire OR4_642_Y ;
wire \Z\R_DATA_TEMPR26[25]  ;
wire \Z\R_DATA_TEMPR26[26]  ;
wire \Z\R_DATA_TEMPR26[34]  ;
wire \Z\R_DATA_TEMPR26[0]  ;
wire \Z\R_DATA_TEMPR26[7]  ;
wire \Z\R_DATA_TEMPR26[9]  ;
wire \Z\R_DATA_TEMPR26[11]  ;
wire \Z\R_DATA_TEMPR26[14]  ;
wire \Z\R_DATA_TEMPR26[15]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[26][0]  ;
wire \Z\R_DATA_TEMPR12[76]  ;
wire OR2_74_Y ;
wire OR2_60_Y ;
wire \Z\R_DATA_TEMPR21[64]  ;
wire OR4_648_Y ;
wire \Z\R_DATA_TEMPR31[31]  ;
wire OR4_176_Y ;
wire OR4_92_Y ;
wire \Z\R_DATA_TEMPR10[73]  ;
wire OR2_19_Y ;
wire \Z\R_DATA_TEMPR22[58]  ;
wire OR4_491_Y ;
wire \Z\R_DATA_TEMPR13[11]  ;
wire \Z\R_DATA_TEMPR10[42]  ;
wire OR4_264_Y ;
wire OR4_151_Y ;
wire OR2_40_Y ;
wire \Z\R_DATA_TEMPR10[66]  ;
wire \Z\R_DATA_TEMPR12[67]  ;
wire \Z\R_DATA_TEMPR12[70]  ;
wire \Z\R_DATA_TEMPR12[72]  ;
wire \Z\R_DATA_TEMPR12[77]  ;
wire \Z\R_DATA_TEMPR12[40]  ;
wire \Z\R_DATA_TEMPR12[41]  ;
wire \Z\R_DATA_TEMPR12[46]  ;
wire \Z\R_DATA_TEMPR12[51]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[12][1]  ;
wire OR4_413_Y ;
wire \Z\R_DATA_TEMPR13[22]  ;
wire OR2_46_Y ;
wire OR4_243_Y ;
wire \Z\R_DATA_TEMPR10[67]  ;
wire OR4_170_Y ;
wire OR4_115_Y ;
wire OR4_31_Y ;
wire \Z\R_DATA_TEMPR7[63]  ;
wire \Z\R_DATA_TEMPR2[72]  ;
wire \Z\R_DATA_TEMPR22[54]  ;
wire OR4_535_Y ;
wire \Z\R_DATA_TEMPR22[42]  ;
wire OR4_459_Y ;
wire \Z\R_DATA_TEMPR21[56]  ;
wire \Z\R_DATA_TEMPR13[32]  ;
wire \Z\R_DATA_TEMPR13[15]  ;
wire OR4_600_Y ;
wire \Z\R_DATA_TEMPR7[60]  ;
wire \Z\R_DATA_TEMPR6[20]  ;
wire \Z\R_DATA_TEMPR6[21]  ;
wire \Z\R_DATA_TEMPR6[38]  ;
wire \Z\R_DATA_TEMPR6[14]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[6][0]  ;
wire OR4_353_Y ;
wire \Z\R_DATA_TEMPR31[7]  ;
wire OR4_179_Y ;
wire OR4_33_Y ;
wire OR4_383_Y ;
wire \Z\R_DATA_TEMPR13[24]  ;
wire OR4_559_Y ;
wire \Z\R_DATA_TEMPR13[0]  ;
wire \Z\R_DATA_TEMPR10[46]  ;
wire OR4_367_Y ;
wire OR4_543_Y ;
wire \Z\R_DATA_TEMPR2[44]  ;
wire OR4_622_Y ;
wire OR4_544_Y ;
wire OR4_48_Y ;
wire \Z\R_DATA_TEMPR21[70]  ;
wire \Z\R_DATA_TEMPR22[43]  ;
wire \Z\R_DATA_TEMPR10[44]  ;
wire \Z\R_DATA_TEMPR2[42]  ;
wire \Z\R_DATA_TEMPR7[66]  ;
wire OR4_354_Y ;
wire \Z\R_DATA_TEMPR31[38]  ;
wire OR4_437_Y ;
wire \Z\R_DATA_TEMPR31[25]  ;
wire \Z\R_DATA_TEMPR31[27]  ;
wire \Z\R_DATA_TEMPR31[30]  ;
wire \Z\R_DATA_TEMPR31[1]  ;
wire \Z\R_DATA_TEMPR31[6]  ;
wire \Z\R_DATA_TEMPR31[8]  ;
wire \Z\R_DATA_TEMPR31[11]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[31][0]  ;
wire OR4_409_Y ;
wire \Z\R_DATA_TEMPR10[68]  ;
wire OR4_665_Y ;
wire \Z\R_DATA_TEMPR10[62]  ;
wire \Z\R_DATA_TEMPR10[74]  ;
wire \Z\R_DATA_TEMPR10[40]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[10][1]  ;
wire OR4_177_Y ;
wire \Z\R_DATA_TEMPR2[49]  ;
wire OR2_22_Y ;
wire \Z\R_DATA_TEMPR21[41]  ;
wire \Z\R_DATA_TEMPR7[67]  ;
wire \Z\R_DATA_TEMPR13[2]  ;
wire \Z\R_DATA_TEMPR21[45]  ;
wire \Z\R_DATA_TEMPR2[53]  ;
wire \Z\R_DATA_TEMPR13[33]  ;
wire \Z\R_DATA_TEMPR13[14]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[13][0]  ;
wire OR4_293_Y ;
wire \Z\R_DATA_TEMPR22[49]  ;
wire \Z\R_DATA_TEMPR22[41]  ;
wire \Z\R_DATA_TEMPR22[73]  ;
wire \Z\R_DATA_TEMPR21[61]  ;
wire \Z\R_DATA_TEMPR21[62]  ;
wire \Z\R_DATA_TEMPR21[68]  ;
wire \Z\R_DATA_TEMPR21[76]  ;
wire \Z\R_DATA_TEMPR21[79]  ;
wire \Z\R_DATA_TEMPR21[44]  ;
wire \Z\R_DATA_TEMPR21[51]  ;
wire \Z\R_DATA_TEMPR21[53]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[21][1]  ;
wire OR2_43_Y ;
wire \Z\R_DATA_TEMPR22[76]  ;
wire \Z\R_DATA_TEMPR7[69]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[7][1]  ;
wire \Z\R_DATA_TEMPR2[74]  ;
wire OR4_135_Y ;
wire OR2_61_Y ;
wire \Z\R_DATA_TEMPR22[64]  ;
wire \Z\R_DATA_TEMPR22[68]  ;
wire \Z\R_DATA_TEMPR22[74]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[22][1]  ;
wire \Z\R_DATA_TEMPR2[54]  ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[2][1]  ;
// @9:1328
  CFG3 \CFG3_BLKX2[2]  (
	.A(CFG2_7_Y),
	.B(W_ADDR_c[13]),
	.C(W_EN_c),
	.Y(\Z\BLKX2[2] )
);
defparam \CFG3_BLKX2[2] .INIT=8'h20;
// @9:1687
  CFG2 CFG2_4 (
	.A(W_ADDR_c[12]),
	.B(W_ADDR_c[11]),
	.Y(CFG2_4_Y)
);
defparam CFG2_4.INIT=4'h1;
// @9:1868
  CFG3 \CFG3_BLKY2[4]  (
	.A(CFG2_3_Y),
	.B(R_ADDR_c[13]),
	.C(R_EN_c),
	.Y(\Z\BLKY2[4] )
);
defparam \CFG3_BLKY2[4] .INIT=8'h80;
// @9:2105
  CFG3 \CFG3_BLKY2[1]  (
	.A(CFG2_6_Y),
	.B(R_ADDR_c[13]),
	.C(R_EN_c),
	.Y(\Z\BLKY2[1] )
);
defparam \CFG3_BLKY2[1] .INIT=8'h20;
// @9:2166
  CFG2 CFG2_0 (
	.A(W_ADDR_c[12]),
	.B(W_ADDR_c[11]),
	.Y(CFG2_0_Y)
);
defparam CFG2_0.INIT=4'h8;
// @9:2691
  CFG3 \CFG3_BLKY2[3]  (
	.A(CFG2_5_Y),
	.B(R_ADDR_c[13]),
	.C(R_EN_c),
	.Y(\Z\BLKY2[3] )
);
defparam \CFG3_BLKY2[3] .INIT=8'h20;
// @9:2733
  CFG3 \CFG3_BLKX2[0]  (
	.A(CFG2_4_Y),
	.B(W_ADDR_c[13]),
	.C(W_EN_c),
	.Y(\Z\BLKX2[0] )
);
defparam \CFG3_BLKX2[0] .INIT=8'h20;
// @9:2854
  CFG3 \CFG3_BLKY2[5]  (
	.A(CFG2_6_Y),
	.B(R_ADDR_c[13]),
	.C(R_EN_c),
	.Y(\Z\BLKY2[5] )
);
defparam \CFG3_BLKY2[5] .INIT=8'h80;
// @9:2858
  CFG2 CFG2_7 (
	.A(W_ADDR_c[12]),
	.B(W_ADDR_c[11]),
	.Y(CFG2_7_Y)
);
defparam CFG2_7.INIT=4'h2;
// @9:2866
  CFG3 \CFG3_BLKY2[7]  (
	.A(CFG2_5_Y),
	.B(R_ADDR_c[13]),
	.C(R_EN_c),
	.Y(\Z\BLKY2[7] )
);
defparam \CFG3_BLKY2[7] .INIT=8'h80;
// @9:3292
  CFG2 CFG2_5 (
	.A(R_ADDR_c[12]),
	.B(R_ADDR_c[11]),
	.Y(CFG2_5_Y)
);
defparam CFG2_5.INIT=4'h8;
// @9:3725
  CFG3 \CFG3_BLKY2[6]  (
	.A(CFG2_1_Y),
	.B(R_ADDR_c[13]),
	.C(R_EN_c),
	.Y(\Z\BLKY2[6] )
);
defparam \CFG3_BLKY2[6] .INIT=8'h80;
// @9:3736
  CFG2 CFG2_2 (
	.A(W_ADDR_c[12]),
	.B(W_ADDR_c[11]),
	.Y(CFG2_2_Y)
);
defparam CFG2_2.INIT=4'h4;
// @9:3753
  CFG2 CFG2_3 (
	.A(R_ADDR_c[12]),
	.B(R_ADDR_c[11]),
	.Y(CFG2_3_Y)
);
defparam CFG2_3.INIT=4'h1;
// @9:3889
  CFG3 \CFG3_BLKY2[2]  (
	.A(CFG2_1_Y),
	.B(R_ADDR_c[13]),
	.C(R_EN_c),
	.Y(\Z\BLKY2[2] )
);
defparam \CFG3_BLKY2[2] .INIT=8'h20;
// @9:4091
  CFG3 \CFG3_BLKX2[4]  (
	.A(CFG2_4_Y),
	.B(W_ADDR_c[13]),
	.C(W_EN_c),
	.Y(\Z\BLKX2[4] )
);
defparam \CFG3_BLKX2[4] .INIT=8'h80;
// @9:4313
  CFG2 CFG2_1 (
	.A(R_ADDR_c[12]),
	.B(R_ADDR_c[11]),
	.Y(CFG2_1_Y)
);
defparam CFG2_1.INIT=4'h2;
// @9:4452
  CFG3 \CFG3_BLKX2[1]  (
	.A(CFG2_2_Y),
	.B(W_ADDR_c[13]),
	.C(W_EN_c),
	.Y(\Z\BLKX2[1] )
);
defparam \CFG3_BLKX2[1] .INIT=8'h20;
// @9:4943
  CFG3 \CFG3_BLKX2[3]  (
	.A(CFG2_0_Y),
	.B(W_ADDR_c[13]),
	.C(W_EN_c),
	.Y(\Z\BLKX2[3] )
);
defparam \CFG3_BLKX2[3] .INIT=8'h20;
// @9:5070
  CFG3 \CFG3_BLKX2[5]  (
	.A(CFG2_2_Y),
	.B(W_ADDR_c[13]),
	.C(W_EN_c),
	.Y(\Z\BLKX2[5] )
);
defparam \CFG3_BLKX2[5] .INIT=8'h80;
// @9:5079
  CFG3 \CFG3_BLKX2[7]  (
	.A(CFG2_0_Y),
	.B(W_ADDR_c[13]),
	.C(W_EN_c),
	.Y(\Z\BLKX2[7] )
);
defparam \CFG3_BLKX2[7] .INIT=8'h80;
// @9:5292
  CFG2 CFG2_6 (
	.A(R_ADDR_c[12]),
	.B(R_ADDR_c[11]),
	.Y(CFG2_6_Y)
);
defparam CFG2_6.INIT=4'h4;
// @9:5298
  CFG3 \CFG3_BLKY2[0]  (
	.A(CFG2_3_Y),
	.B(R_ADDR_c[13]),
	.C(R_EN_c),
	.Y(\Z\BLKY2[0] )
);
defparam \CFG3_BLKY2[0] .INIT=8'h20;
// @9:5923
  CFG3 \CFG3_BLKX2[6]  (
	.A(CFG2_7_Y),
	.B(W_ADDR_c[13]),
	.C(W_EN_c),
	.Y(\Z\BLKX2[6] )
);
defparam \CFG3_BLKX2[6] .INIT=8'h80;
// @9:6037
  OR4 OR4_303 (
	.Y(OR4_303_Y),
	.A(\Z\R_DATA_TEMPR28[28] ),
	.B(\Z\R_DATA_TEMPR29[28] ),
	.C(\Z\R_DATA_TEMPR30[28] ),
	.D(\Z\R_DATA_TEMPR31[28] )
);
// @9:6035
  OR4 OR4_169 (
	.Y(OR4_169_Y),
	.A(\Z\R_DATA_TEMPR8[78] ),
	.B(\Z\R_DATA_TEMPR9[78] ),
	.C(\Z\R_DATA_TEMPR10[78] ),
	.D(\Z\R_DATA_TEMPR11[78] )
);
// @9:6033
  OR2 OR2_25 (
	.Y(OR2_25_Y),
	.A(\Z\R_DATA_TEMPR20[30] ),
	.B(\Z\R_DATA_TEMPR21[30] )
);
// @9:6030
  OR4 OR4_130 (
	.Y(OR4_130_Y),
	.A(\Z\R_DATA_TEMPR16[35] ),
	.B(\Z\R_DATA_TEMPR17[35] ),
	.C(\Z\R_DATA_TEMPR18[35] ),
	.D(\Z\R_DATA_TEMPR19[35] )
);
// @9:6028
  OR4 OR4_337 (
	.Y(OR4_337_Y),
	.A(\Z\R_DATA_TEMPR8[71] ),
	.B(\Z\R_DATA_TEMPR9[71] ),
	.C(\Z\R_DATA_TEMPR10[71] ),
	.D(\Z\R_DATA_TEMPR11[71] )
);
// @9:6026
  OR4 OR4_615 (
	.Y(OR4_615_Y),
	.A(\Z\R_DATA_TEMPR8[75] ),
	.B(\Z\R_DATA_TEMPR9[75] ),
	.C(\Z\R_DATA_TEMPR10[75] ),
	.D(\Z\R_DATA_TEMPR11[75] )
);
// @9:6024
  OR4 OR4_321 (
	.Y(OR4_321_Y),
	.A(\Z\R_DATA_TEMPR0[5] ),
	.B(\Z\R_DATA_TEMPR1[5] ),
	.C(\Z\R_DATA_TEMPR2[5] ),
	.D(\Z\R_DATA_TEMPR3[5] )
);
// @9:6022
  OR4 OR4_98 (
	.Y(OR4_98_Y),
	.A(\Z\R_DATA_TEMPR8[27] ),
	.B(\Z\R_DATA_TEMPR9[27] ),
	.C(\Z\R_DATA_TEMPR10[27] ),
	.D(\Z\R_DATA_TEMPR11[27] )
);
// @9:6020
  OR4 OR4_630 (
	.Y(OR4_630_Y),
	.A(OR4_511_Y),
	.B(OR4_666_Y),
	.C(OR4_20_Y),
	.D(OR4_550_Y)
);
// @9:6018
  OR4 OR4_712 (
	.Y(OR4_712_Y),
	.A(OR4_238_Y),
	.B(OR4_75_Y),
	.C(OR4_64_Y),
	.D(OR4_514_Y)
);
// @9:6016
  OR4 OR4_368 (
	.Y(OR4_368_Y),
	.A(\Z\R_DATA_TEMPR4[11] ),
	.B(\Z\R_DATA_TEMPR5[11] ),
	.C(\Z\R_DATA_TEMPR6[11] ),
	.D(\Z\R_DATA_TEMPR7[11] )
);
// @9:6014
  OR4 \OR4_R_DATA[28]  (
	.Y(R_DATA_c[28]),
	.A(OR4_633_Y),
	.B(OR4_536_Y),
	.C(OR4_217_Y),
	.D(OR4_303_Y)
);
// @9:6012
  OR4 OR4_524 (
	.Y(OR4_524_Y),
	.A(\Z\R_DATA_TEMPR0[19] ),
	.B(\Z\R_DATA_TEMPR1[19] ),
	.C(\Z\R_DATA_TEMPR2[19] ),
	.D(\Z\R_DATA_TEMPR3[19] )
);
// @9:6009
  OR4 OR4_570 (
	.Y(OR4_570_Y),
	.A(\Z\R_DATA_TEMPR16[42] ),
	.B(\Z\R_DATA_TEMPR17[42] ),
	.C(\Z\R_DATA_TEMPR18[42] ),
	.D(\Z\R_DATA_TEMPR19[42] )
);
// @9:6006
  OR4 OR4_579 (
	.Y(OR4_579_Y),
	.A(\Z\R_DATA_TEMPR12[26] ),
	.B(\Z\R_DATA_TEMPR13[26] ),
	.C(\Z\R_DATA_TEMPR14[26] ),
	.D(\Z\R_DATA_TEMPR15[26] )
);
// @9:6004
  OR4 OR4_47 (
	.Y(OR4_47_Y),
	.A(\Z\R_DATA_TEMPR12[34] ),
	.B(\Z\R_DATA_TEMPR13[34] ),
	.C(\Z\R_DATA_TEMPR14[34] ),
	.D(\Z\R_DATA_TEMPR15[34] )
);
// @9:6001
  OR4 OR4_500 (
	.Y(OR4_500_Y),
	.A(\Z\R_DATA_TEMPR12[58] ),
	.B(\Z\R_DATA_TEMPR13[58] ),
	.C(\Z\R_DATA_TEMPR14[58] ),
	.D(\Z\R_DATA_TEMPR15[58] )
);
// @9:5999
  OR4 OR4_166 (
	.Y(OR4_166_Y),
	.A(\Z\R_DATA_TEMPR4[34] ),
	.B(\Z\R_DATA_TEMPR5[34] ),
	.C(\Z\R_DATA_TEMPR6[34] ),
	.D(\Z\R_DATA_TEMPR7[34] )
);
// @9:5997
  OR4 OR4_509 (
	.Y(OR4_509_Y),
	.A(\Z\R_DATA_TEMPR8[16] ),
	.B(\Z\R_DATA_TEMPR9[16] ),
	.C(\Z\R_DATA_TEMPR10[16] ),
	.D(\Z\R_DATA_TEMPR11[16] )
);
// @9:5960
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[1] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR5[39] , \Z\R_DATA_TEMPR5[38] , \Z\R_DATA_TEMPR5[37] , \Z\R_DATA_TEMPR5[36] , \Z\R_DATA_TEMPR5[35] , \Z\R_DATA_TEMPR5[34] , \Z\R_DATA_TEMPR5[33] , \Z\R_DATA_TEMPR5[32] , \Z\R_DATA_TEMPR5[31] , \Z\R_DATA_TEMPR5[30] , \Z\R_DATA_TEMPR5[29] , \Z\R_DATA_TEMPR5[28] , \Z\R_DATA_TEMPR5[27] , \Z\R_DATA_TEMPR5[26] , \Z\R_DATA_TEMPR5[25] , \Z\R_DATA_TEMPR5[24] , \Z\R_DATA_TEMPR5[23] , \Z\R_DATA_TEMPR5[22] , \Z\R_DATA_TEMPR5[21] , \Z\R_DATA_TEMPR5[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[1] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR5[19] , \Z\R_DATA_TEMPR5[18] , \Z\R_DATA_TEMPR5[17] , \Z\R_DATA_TEMPR5[16] , \Z\R_DATA_TEMPR5[15] , \Z\R_DATA_TEMPR5[14] , \Z\R_DATA_TEMPR5[13] , \Z\R_DATA_TEMPR5[12] , \Z\R_DATA_TEMPR5[11] , \Z\R_DATA_TEMPR5[10] , \Z\R_DATA_TEMPR5[9] , \Z\R_DATA_TEMPR5[8] , \Z\R_DATA_TEMPR5[7] , \Z\R_DATA_TEMPR5[6] , \Z\R_DATA_TEMPR5[5] , \Z\R_DATA_TEMPR5[4] , \Z\R_DATA_TEMPR5[3] , \Z\R_DATA_TEMPR5[2] , \Z\R_DATA_TEMPR5[1] , \Z\R_DATA_TEMPR5[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[5][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%5%0%TWO-PORT%ECC_EN-0";
// @9:5957
  OR4 OR4_40 (
	.Y(OR4_40_Y),
	.A(\Z\R_DATA_TEMPR4[19] ),
	.B(\Z\R_DATA_TEMPR5[19] ),
	.C(\Z\R_DATA_TEMPR6[19] ),
	.D(\Z\R_DATA_TEMPR7[19] )
);
// @9:5955
  OR4 OR4_490 (
	.Y(OR4_490_Y),
	.A(\Z\R_DATA_TEMPR16[2] ),
	.B(\Z\R_DATA_TEMPR17[2] ),
	.C(\Z\R_DATA_TEMPR18[2] ),
	.D(\Z\R_DATA_TEMPR19[2] )
);
// @9:5952
  OR4 OR4_315 (
	.Y(OR4_315_Y),
	.A(\Z\R_DATA_TEMPR28[24] ),
	.B(\Z\R_DATA_TEMPR29[24] ),
	.C(\Z\R_DATA_TEMPR30[24] ),
	.D(\Z\R_DATA_TEMPR31[24] )
);
// @9:5950
  OR2 OR2_5 (
	.Y(OR2_5_Y),
	.A(\Z\R_DATA_TEMPR20[40] ),
	.B(\Z\R_DATA_TEMPR21[40] )
);
// @9:5948
  OR4 OR4_469 (
	.Y(OR4_469_Y),
	.A(OR4_333_Y),
	.B(OR2_34_Y),
	.C(\Z\R_DATA_TEMPR22[63] ),
	.D(\Z\R_DATA_TEMPR23[63] )
);
// @9:5946
  OR4 OR4_686 (
	.Y(OR4_686_Y),
	.A(OR4_572_Y),
	.B(OR4_718_Y),
	.C(OR4_71_Y),
	.D(OR4_610_Y)
);
// @9:5943
  OR4 OR4_522 (
	.Y(OR4_522_Y),
	.A(\Z\R_DATA_TEMPR12[42] ),
	.B(\Z\R_DATA_TEMPR13[42] ),
	.C(\Z\R_DATA_TEMPR14[42] ),
	.D(\Z\R_DATA_TEMPR15[42] )
);
// @9:5941
  OR4 OR4_635 (
	.Y(OR4_635_Y),
	.A(OR4_110_Y),
	.B(OR2_56_Y),
	.C(\Z\R_DATA_TEMPR22[21] ),
	.D(\Z\R_DATA_TEMPR23[21] )
);
// @9:5939
  OR4 OR4_462 (
	.Y(OR4_462_Y),
	.A(OR4_596_Y),
	.B(OR4_297_Y),
	.C(OR4_445_Y),
	.D(OR4_80_Y)
);
// @9:5937
  OR4 OR4_61 (
	.Y(OR4_61_Y),
	.A(\Z\R_DATA_TEMPR0[59] ),
	.B(\Z\R_DATA_TEMPR1[59] ),
	.C(\Z\R_DATA_TEMPR2[59] ),
	.D(\Z\R_DATA_TEMPR3[59] )
);
// @9:5935
  OR4 OR4_644 (
	.Y(OR4_644_Y),
	.A(\Z\R_DATA_TEMPR4[36] ),
	.B(\Z\R_DATA_TEMPR5[36] ),
	.C(\Z\R_DATA_TEMPR6[36] ),
	.D(\Z\R_DATA_TEMPR7[36] )
);
// @9:5932
  OR4 OR4_391 (
	.Y(OR4_391_Y),
	.A(\Z\R_DATA_TEMPR24[33] ),
	.B(\Z\R_DATA_TEMPR25[33] ),
	.C(\Z\R_DATA_TEMPR26[33] ),
	.D(\Z\R_DATA_TEMPR27[33] )
);
// @9:5930
  OR4 OR4_478 (
	.Y(OR4_478_Y),
	.A(\Z\R_DATA_TEMPR8[2] ),
	.B(\Z\R_DATA_TEMPR9[2] ),
	.C(\Z\R_DATA_TEMPR10[2] ),
	.D(\Z\R_DATA_TEMPR11[2] )
);
// @9:5927
  OR4 OR4_363 (
	.Y(OR4_363_Y),
	.A(\Z\R_DATA_TEMPR12[62] ),
	.B(\Z\R_DATA_TEMPR13[62] ),
	.C(\Z\R_DATA_TEMPR14[62] ),
	.D(\Z\R_DATA_TEMPR15[62] )
);
// @9:5925
  OR4 OR4_471 (
	.Y(OR4_471_Y),
	.A(\Z\R_DATA_TEMPR4[16] ),
	.B(\Z\R_DATA_TEMPR5[16] ),
	.C(\Z\R_DATA_TEMPR6[16] ),
	.D(\Z\R_DATA_TEMPR7[16] )
);
// @9:5920
  OR4 OR4_408 (
	.Y(OR4_408_Y),
	.A(\Z\R_DATA_TEMPR16[62] ),
	.B(\Z\R_DATA_TEMPR17[62] ),
	.C(\Z\R_DATA_TEMPR18[62] ),
	.D(\Z\R_DATA_TEMPR19[62] )
);
// @9:5918
  OR4 OR4_74 (
	.Y(OR4_74_Y),
	.A(\Z\R_DATA_TEMPR16[20] ),
	.B(\Z\R_DATA_TEMPR17[20] ),
	.C(\Z\R_DATA_TEMPR18[20] ),
	.D(\Z\R_DATA_TEMPR19[20] )
);
// @9:5916
  OR4 \OR4_R_DATA[58]  (
	.Y(R_DATA_c[58]),
	.A(OR4_249_Y),
	.B(OR4_133_Y),
	.C(OR4_532_Y),
	.D(OR4_634_Y)
);
// @9:5913
  OR4 OR4_401 (
	.Y(OR4_401_Y),
	.A(\Z\R_DATA_TEMPR24[56] ),
	.B(\Z\R_DATA_TEMPR25[56] ),
	.C(\Z\R_DATA_TEMPR26[56] ),
	.D(\Z\R_DATA_TEMPR27[56] )
);
// @9:5911
  OR4 OR4_221 (
	.Y(OR4_221_Y),
	.A(\Z\R_DATA_TEMPR4[39] ),
	.B(\Z\R_DATA_TEMPR5[39] ),
	.C(\Z\R_DATA_TEMPR6[39] ),
	.D(\Z\R_DATA_TEMPR7[39] )
);
// @9:5909
  OR4 OR4_246 (
	.Y(OR4_246_Y),
	.A(\Z\R_DATA_TEMPR24[4] ),
	.B(\Z\R_DATA_TEMPR25[4] ),
	.C(\Z\R_DATA_TEMPR26[4] ),
	.D(\Z\R_DATA_TEMPR27[4] )
);
// @9:5867
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[2] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR10[39] , \Z\R_DATA_TEMPR10[38] , \Z\R_DATA_TEMPR10[37] , \Z\R_DATA_TEMPR10[36] , \Z\R_DATA_TEMPR10[35] , \Z\R_DATA_TEMPR10[34] , \Z\R_DATA_TEMPR10[33] , \Z\R_DATA_TEMPR10[32] , \Z\R_DATA_TEMPR10[31] , \Z\R_DATA_TEMPR10[30] , \Z\R_DATA_TEMPR10[29] , \Z\R_DATA_TEMPR10[28] , \Z\R_DATA_TEMPR10[27] , \Z\R_DATA_TEMPR10[26] , \Z\R_DATA_TEMPR10[25] , \Z\R_DATA_TEMPR10[24] , \Z\R_DATA_TEMPR10[23] , \Z\R_DATA_TEMPR10[22] , \Z\R_DATA_TEMPR10[21] , \Z\R_DATA_TEMPR10[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[2] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR10[19] , \Z\R_DATA_TEMPR10[18] , \Z\R_DATA_TEMPR10[17] , \Z\R_DATA_TEMPR10[16] , \Z\R_DATA_TEMPR10[15] , \Z\R_DATA_TEMPR10[14] , \Z\R_DATA_TEMPR10[13] , \Z\R_DATA_TEMPR10[12] , \Z\R_DATA_TEMPR10[11] , \Z\R_DATA_TEMPR10[10] , \Z\R_DATA_TEMPR10[9] , \Z\R_DATA_TEMPR10[8] , \Z\R_DATA_TEMPR10[7] , \Z\R_DATA_TEMPR10[6] , \Z\R_DATA_TEMPR10[5] , \Z\R_DATA_TEMPR10[4] , \Z\R_DATA_TEMPR10[3] , \Z\R_DATA_TEMPR10[2] , \Z\R_DATA_TEMPR10[1] , \Z\R_DATA_TEMPR10[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[10][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%10%0%TWO-PORT%ECC_EN-0";
// @9:5864
  OR4 OR4_214 (
	.Y(OR4_214_Y),
	.A(OR4_306_Y),
	.B(OR2_25_Y),
	.C(\Z\R_DATA_TEMPR22[30] ),
	.D(\Z\R_DATA_TEMPR23[30] )
);
// @9:5861
  OR4 OR4_553 (
	.Y(OR4_553_Y),
	.A(\Z\R_DATA_TEMPR16[46] ),
	.B(\Z\R_DATA_TEMPR17[46] ),
	.C(\Z\R_DATA_TEMPR18[46] ),
	.D(\Z\R_DATA_TEMPR19[46] )
);
// @9:5859
  OR4 OR4_713 (
	.Y(OR4_713_Y),
	.A(OR4_334_Y),
	.B(OR4_114_Y),
	.C(OR4_160_Y),
	.D(OR4_287_Y)
);
// @9:5857
  OR4 OR4_171 (
	.Y(OR4_171_Y),
	.A(OR4_458_Y),
	.B(OR4_704_Y),
	.C(OR4_288_Y),
	.D(OR4_585_Y)
);
// @9:5855
  OR4 OR4_594 (
	.Y(OR4_594_Y),
	.A(OR4_222_Y),
	.B(OR2_29_Y),
	.C(\Z\R_DATA_TEMPR22[18] ),
	.D(\Z\R_DATA_TEMPR23[18] )
);
// @9:5852
  OR4 OR4_649 (
	.Y(OR4_649_Y),
	.A(\Z\R_DATA_TEMPR12[19] ),
	.B(\Z\R_DATA_TEMPR13[19] ),
	.C(\Z\R_DATA_TEMPR14[19] ),
	.D(\Z\R_DATA_TEMPR15[19] )
);
// @9:5849
  OR4 OR4_101 (
	.Y(OR4_101_Y),
	.A(\Z\R_DATA_TEMPR28[26] ),
	.B(\Z\R_DATA_TEMPR29[26] ),
	.C(\Z\R_DATA_TEMPR30[26] ),
	.D(\Z\R_DATA_TEMPR31[26] )
);
// @9:5847
  OR4 \OR4_R_DATA[1]  (
	.Y(R_DATA_c[1]),
	.A(OR4_589_Y),
	.B(OR4_677_Y),
	.C(OR4_480_Y),
	.D(OR4_384_Y)
);
// @9:5845
  OR4 OR4_374 (
	.Y(OR4_374_Y),
	.A(OR4_569_Y),
	.B(OR2_51_Y),
	.C(\Z\R_DATA_TEMPR22[24] ),
	.D(\Z\R_DATA_TEMPR23[24] )
);
// @9:5843
  OR4 OR4_335 (
	.Y(OR4_335_Y),
	.A(OR4_232_Y),
	.B(OR4_376_Y),
	.C(OR4_451_Y),
	.D(OR4_270_Y)
);
// @9:5840
  OR4 OR4_547 (
	.Y(OR4_547_Y),
	.A(\Z\R_DATA_TEMPR28[34] ),
	.B(\Z\R_DATA_TEMPR29[34] ),
	.C(\Z\R_DATA_TEMPR30[34] ),
	.D(\Z\R_DATA_TEMPR31[34] )
);
// @9:5838
  OR4 OR4_117 (
	.Y(OR4_117_Y),
	.A(OR4_195_Y),
	.B(OR4_584_Y),
	.C(OR4_137_Y),
	.D(OR4_489_Y)
);
// @9:5795
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[5] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR20[79] , \Z\R_DATA_TEMPR20[78] , \Z\R_DATA_TEMPR20[77] , \Z\R_DATA_TEMPR20[76] , \Z\R_DATA_TEMPR20[75] , \Z\R_DATA_TEMPR20[74] , \Z\R_DATA_TEMPR20[73] , \Z\R_DATA_TEMPR20[72] , \Z\R_DATA_TEMPR20[71] , \Z\R_DATA_TEMPR20[70] , \Z\R_DATA_TEMPR20[69] , \Z\R_DATA_TEMPR20[68] , \Z\R_DATA_TEMPR20[67] , \Z\R_DATA_TEMPR20[66] , \Z\R_DATA_TEMPR20[65] , \Z\R_DATA_TEMPR20[64] , \Z\R_DATA_TEMPR20[63] , \Z\R_DATA_TEMPR20[62] , \Z\R_DATA_TEMPR20[61] , \Z\R_DATA_TEMPR20[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[5] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR20[59] , \Z\R_DATA_TEMPR20[58] , \Z\R_DATA_TEMPR20[57] , \Z\R_DATA_TEMPR20[56] , \Z\R_DATA_TEMPR20[55] , \Z\R_DATA_TEMPR20[54] , \Z\R_DATA_TEMPR20[53] , \Z\R_DATA_TEMPR20[52] , \Z\R_DATA_TEMPR20[51] , \Z\R_DATA_TEMPR20[50] , \Z\R_DATA_TEMPR20[49] , \Z\R_DATA_TEMPR20[48] , \Z\R_DATA_TEMPR20[47] , \Z\R_DATA_TEMPR20[46] , \Z\R_DATA_TEMPR20[45] , \Z\R_DATA_TEMPR20[44] , \Z\R_DATA_TEMPR20[43] , \Z\R_DATA_TEMPR20[42] , \Z\R_DATA_TEMPR20[41] , \Z\R_DATA_TEMPR20[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[20][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%20%1%TWO-PORT%ECC_EN-0";
// @9:5792
  OR4 OR4_304 (
	.Y(OR4_304_Y),
	.A(\Z\R_DATA_TEMPR4[59] ),
	.B(\Z\R_DATA_TEMPR5[59] ),
	.C(\Z\R_DATA_TEMPR6[59] ),
	.D(\Z\R_DATA_TEMPR7[59] )
);
// @9:5790
  OR4 OR4_240 (
	.Y(OR4_240_Y),
	.A(OR4_524_Y),
	.B(OR4_40_Y),
	.C(OR4_347_Y),
	.D(OR4_649_Y)
);
// @9:5787
  OR4 OR4_217 (
	.Y(OR4_217_Y),
	.A(\Z\R_DATA_TEMPR24[28] ),
	.B(\Z\R_DATA_TEMPR25[28] ),
	.C(\Z\R_DATA_TEMPR26[28] ),
	.D(\Z\R_DATA_TEMPR27[28] )
);
// @9:5785
  OR4 OR4_560 (
	.Y(OR4_560_Y),
	.A(\Z\R_DATA_TEMPR28[9] ),
	.B(\Z\R_DATA_TEMPR29[9] ),
	.C(\Z\R_DATA_TEMPR30[9] ),
	.D(\Z\R_DATA_TEMPR31[9] )
);
// @9:5783
  OR4 OR4_63 (
	.Y(OR4_63_Y),
	.A(\Z\R_DATA_TEMPR8[1] ),
	.B(\Z\R_DATA_TEMPR9[1] ),
	.C(\Z\R_DATA_TEMPR10[1] ),
	.D(\Z\R_DATA_TEMPR11[1] )
);
// @9:5781
  OR4 OR4_592 (
	.Y(OR4_592_Y),
	.A(\Z\R_DATA_TEMPR28[0] ),
	.B(\Z\R_DATA_TEMPR29[0] ),
	.C(\Z\R_DATA_TEMPR30[0] ),
	.D(\Z\R_DATA_TEMPR31[0] )
);
// @9:5779
  OR4 \OR4_R_DATA[6]  (
	.Y(R_DATA_c[6]),
	.A(OR4_168_Y),
	.B(OR4_515_Y),
	.C(OR4_27_Y),
	.D(OR4_118_Y)
);
// @9:5777
  OR4 OR4_97 (
	.Y(OR4_97_Y),
	.A(\Z\R_DATA_TEMPR24[76] ),
	.B(\Z\R_DATA_TEMPR25[76] ),
	.C(\Z\R_DATA_TEMPR26[76] ),
	.D(\Z\R_DATA_TEMPR27[76] )
);
// @9:5774
  OR4 OR4_569 (
	.Y(OR4_569_Y),
	.A(\Z\R_DATA_TEMPR16[24] ),
	.B(\Z\R_DATA_TEMPR17[24] ),
	.C(\Z\R_DATA_TEMPR18[24] ),
	.D(\Z\R_DATA_TEMPR19[24] )
);
// @9:5772
  OR4 OR4_46 (
	.Y(OR4_46_Y),
	.A(\Z\R_DATA_TEMPR16[47] ),
	.B(\Z\R_DATA_TEMPR17[47] ),
	.C(\Z\R_DATA_TEMPR18[47] ),
	.D(\Z\R_DATA_TEMPR19[47] )
);
// @9:5770
  OR4 OR4_90 (
	.Y(OR4_90_Y),
	.A(OR4_239_Y),
	.B(OR4_639_Y),
	.C(OR4_399_Y),
	.D(OR4_157_Y)
);
// @9:5768
  OR4 OR4_234 (
	.Y(OR4_234_Y),
	.A(OR4_667_Y),
	.B(OR2_73_Y),
	.C(\Z\R_DATA_TEMPR22[75] ),
	.D(\Z\R_DATA_TEMPR23[75] )
);
// @9:5766
  OR4 OR4_291 (
	.Y(OR4_291_Y),
	.A(\Z\R_DATA_TEMPR8[45] ),
	.B(\Z\R_DATA_TEMPR9[45] ),
	.C(\Z\R_DATA_TEMPR10[45] ),
	.D(\Z\R_DATA_TEMPR11[45] )
);
// @9:5764
  OR2 OR2_18 (
	.Y(OR2_18_Y),
	.A(\Z\R_DATA_TEMPR20[15] ),
	.B(\Z\R_DATA_TEMPR21[15] )
);
// @9:5762
  OR4 OR4_468 (
	.Y(OR4_468_Y),
	.A(OR4_198_Y),
	.B(OR2_53_Y),
	.C(\Z\R_DATA_TEMPR22[65] ),
	.D(\Z\R_DATA_TEMPR23[65] )
);
// @9:5760
  OR4 OR4_14 (
	.Y(OR4_14_Y),
	.A(\Z\R_DATA_TEMPR0[34] ),
	.B(\Z\R_DATA_TEMPR1[34] ),
	.C(\Z\R_DATA_TEMPR2[34] ),
	.D(\Z\R_DATA_TEMPR3[34] )
);
// @9:5722
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[1] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR6[79] , \Z\R_DATA_TEMPR6[78] , \Z\R_DATA_TEMPR6[77] , \Z\R_DATA_TEMPR6[76] , \Z\R_DATA_TEMPR6[75] , \Z\R_DATA_TEMPR6[74] , \Z\R_DATA_TEMPR6[73] , \Z\R_DATA_TEMPR6[72] , \Z\R_DATA_TEMPR6[71] , \Z\R_DATA_TEMPR6[70] , \Z\R_DATA_TEMPR6[69] , \Z\R_DATA_TEMPR6[68] , \Z\R_DATA_TEMPR6[67] , \Z\R_DATA_TEMPR6[66] , \Z\R_DATA_TEMPR6[65] , \Z\R_DATA_TEMPR6[64] , \Z\R_DATA_TEMPR6[63] , \Z\R_DATA_TEMPR6[62] , \Z\R_DATA_TEMPR6[61] , \Z\R_DATA_TEMPR6[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[1] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR6[59] , \Z\R_DATA_TEMPR6[58] , \Z\R_DATA_TEMPR6[57] , \Z\R_DATA_TEMPR6[56] , \Z\R_DATA_TEMPR6[55] , \Z\R_DATA_TEMPR6[54] , \Z\R_DATA_TEMPR6[53] , \Z\R_DATA_TEMPR6[52] , \Z\R_DATA_TEMPR6[51] , \Z\R_DATA_TEMPR6[50] , \Z\R_DATA_TEMPR6[49] , \Z\R_DATA_TEMPR6[48] , \Z\R_DATA_TEMPR6[47] , \Z\R_DATA_TEMPR6[46] , \Z\R_DATA_TEMPR6[45] , \Z\R_DATA_TEMPR6[44] , \Z\R_DATA_TEMPR6[43] , \Z\R_DATA_TEMPR6[42] , \Z\R_DATA_TEMPR6[41] , \Z\R_DATA_TEMPR6[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[6][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%6%1%TWO-PORT%ECC_EN-0";
// @9:5718
  OR4 OR4_359 (
	.Y(OR4_359_Y),
	.A(\Z\R_DATA_TEMPR24[10] ),
	.B(\Z\R_DATA_TEMPR25[10] ),
	.C(\Z\R_DATA_TEMPR26[10] ),
	.D(\Z\R_DATA_TEMPR27[10] )
);
// @9:5715
  OR4 OR4_461 (
	.Y(OR4_461_Y),
	.A(\Z\R_DATA_TEMPR16[52] ),
	.B(\Z\R_DATA_TEMPR17[52] ),
	.C(\Z\R_DATA_TEMPR18[52] ),
	.D(\Z\R_DATA_TEMPR19[52] )
);
// @9:5713
  OR4 OR4_342 (
	.Y(OR4_342_Y),
	.A(\Z\R_DATA_TEMPR4[71] ),
	.B(\Z\R_DATA_TEMPR5[71] ),
	.C(\Z\R_DATA_TEMPR6[71] ),
	.D(\Z\R_DATA_TEMPR7[71] )
);
// @9:5710
  OR4 OR4_682 (
	.Y(OR4_682_Y),
	.A(\Z\R_DATA_TEMPR24[17] ),
	.B(\Z\R_DATA_TEMPR25[17] ),
	.C(\Z\R_DATA_TEMPR26[17] ),
	.D(\Z\R_DATA_TEMPR27[17] )
);
// @9:5708
  OR2 OR2_78 (
	.Y(OR2_78_Y),
	.A(\Z\R_DATA_TEMPR20[67] ),
	.B(\Z\R_DATA_TEMPR21[67] )
);
// @9:5706
  OR4 OR4_137 (
	.Y(OR4_137_Y),
	.A(\Z\R_DATA_TEMPR8[77] ),
	.B(\Z\R_DATA_TEMPR9[77] ),
	.C(\Z\R_DATA_TEMPR10[77] ),
	.D(\Z\R_DATA_TEMPR11[77] )
);
// @9:5664
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[5] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR23[39] , \Z\R_DATA_TEMPR23[38] , \Z\R_DATA_TEMPR23[37] , \Z\R_DATA_TEMPR23[36] , \Z\R_DATA_TEMPR23[35] , \Z\R_DATA_TEMPR23[34] , \Z\R_DATA_TEMPR23[33] , \Z\R_DATA_TEMPR23[32] , \Z\R_DATA_TEMPR23[31] , \Z\R_DATA_TEMPR23[30] , \Z\R_DATA_TEMPR23[29] , \Z\R_DATA_TEMPR23[28] , \Z\R_DATA_TEMPR23[27] , \Z\R_DATA_TEMPR23[26] , \Z\R_DATA_TEMPR23[25] , \Z\R_DATA_TEMPR23[24] , \Z\R_DATA_TEMPR23[23] , \Z\R_DATA_TEMPR23[22] , \Z\R_DATA_TEMPR23[21] , \Z\R_DATA_TEMPR23[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[5] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR23[19] , \Z\R_DATA_TEMPR23[18] , \Z\R_DATA_TEMPR23[17] , \Z\R_DATA_TEMPR23[16] , \Z\R_DATA_TEMPR23[15] , \Z\R_DATA_TEMPR23[14] , \Z\R_DATA_TEMPR23[13] , \Z\R_DATA_TEMPR23[12] , \Z\R_DATA_TEMPR23[11] , \Z\R_DATA_TEMPR23[10] , \Z\R_DATA_TEMPR23[9] , \Z\R_DATA_TEMPR23[8] , \Z\R_DATA_TEMPR23[7] , \Z\R_DATA_TEMPR23[6] , \Z\R_DATA_TEMPR23[5] , \Z\R_DATA_TEMPR23[4] , \Z\R_DATA_TEMPR23[3] , \Z\R_DATA_TEMPR23[2] , \Z\R_DATA_TEMPR23[1] , \Z\R_DATA_TEMPR23[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[23][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%23%0%TWO-PORT%ECC_EN-0";
// @9:5661
  OR4 OR4_688 (
	.Y(OR4_688_Y),
	.A(OR4_105_Y),
	.B(OR2_13_Y),
	.C(\Z\R_DATA_TEMPR22[5] ),
	.D(\Z\R_DATA_TEMPR23[5] )
);
// @9:5658
  OR4 OR4_237 (
	.Y(OR4_237_Y),
	.A(\Z\R_DATA_TEMPR12[25] ),
	.B(\Z\R_DATA_TEMPR13[25] ),
	.C(\Z\R_DATA_TEMPR14[25] ),
	.D(\Z\R_DATA_TEMPR15[25] )
);
// @9:5656
  OR4 OR4_676 (
	.Y(OR4_676_Y),
	.A(\Z\R_DATA_TEMPR8[36] ),
	.B(\Z\R_DATA_TEMPR9[36] ),
	.C(\Z\R_DATA_TEMPR10[36] ),
	.D(\Z\R_DATA_TEMPR11[36] )
);
// @9:5654
  OR4 OR4_716 (
	.Y(OR4_716_Y),
	.A(OR4_408_Y),
	.B(OR2_41_Y),
	.C(\Z\R_DATA_TEMPR22[62] ),
	.D(\Z\R_DATA_TEMPR23[62] )
);
// @9:5652
  OR4 OR4_161 (
	.Y(OR4_161_Y),
	.A(\Z\R_DATA_TEMPR0[75] ),
	.B(\Z\R_DATA_TEMPR1[75] ),
	.C(\Z\R_DATA_TEMPR2[75] ),
	.D(\Z\R_DATA_TEMPR3[75] )
);
// @9:5650
  OR4 OR4_446 (
	.Y(OR4_446_Y),
	.A(\Z\R_DATA_TEMPR8[26] ),
	.B(\Z\R_DATA_TEMPR9[26] ),
	.C(\Z\R_DATA_TEMPR10[26] ),
	.D(\Z\R_DATA_TEMPR11[26] )
);
// @9:5647
  OR4 OR4_617 (
	.Y(OR4_617_Y),
	.A(\Z\R_DATA_TEMPR12[79] ),
	.B(\Z\R_DATA_TEMPR13[79] ),
	.C(\Z\R_DATA_TEMPR14[79] ),
	.D(\Z\R_DATA_TEMPR15[79] )
);
// @9:5645
  OR4 OR4_715 (
	.Y(OR4_715_Y),
	.A(OR4_616_Y),
	.B(OR2_78_Y),
	.C(\Z\R_DATA_TEMPR22[67] ),
	.D(\Z\R_DATA_TEMPR23[67] )
);
// @9:5642
  OR4 OR4_606 (
	.Y(OR4_606_Y),
	.A(\Z\R_DATA_TEMPR16[69] ),
	.B(\Z\R_DATA_TEMPR17[69] ),
	.C(\Z\R_DATA_TEMPR18[69] ),
	.D(\Z\R_DATA_TEMPR19[69] )
);
// @9:5639
  OR4 OR4_364 (
	.Y(OR4_364_Y),
	.A(\Z\R_DATA_TEMPR12[60] ),
	.B(\Z\R_DATA_TEMPR13[60] ),
	.C(\Z\R_DATA_TEMPR14[60] ),
	.D(\Z\R_DATA_TEMPR15[60] )
);
// @9:5637
  OR4 OR4_3 (
	.Y(OR4_3_Y),
	.A(OR4_102_Y),
	.B(OR2_72_Y),
	.C(\Z\R_DATA_TEMPR22[70] ),
	.D(\Z\R_DATA_TEMPR23[70] )
);
// @9:5635
  OR4 OR4_54 (
	.Y(OR4_54_Y),
	.A(\Z\R_DATA_TEMPR28[70] ),
	.B(\Z\R_DATA_TEMPR29[70] ),
	.C(\Z\R_DATA_TEMPR30[70] ),
	.D(\Z\R_DATA_TEMPR31[70] )
);
// @9:5632
  OR4 OR4_548 (
	.Y(OR4_548_Y),
	.A(\Z\R_DATA_TEMPR28[46] ),
	.B(\Z\R_DATA_TEMPR29[46] ),
	.C(\Z\R_DATA_TEMPR30[46] ),
	.D(\Z\R_DATA_TEMPR31[46] )
);
// @9:5630
  OR4 OR4_96 (
	.Y(OR4_96_Y),
	.A(\Z\R_DATA_TEMPR4[7] ),
	.B(\Z\R_DATA_TEMPR5[7] ),
	.C(\Z\R_DATA_TEMPR6[7] ),
	.D(\Z\R_DATA_TEMPR7[7] )
);
// @9:5627
  OR4 OR4_283 (
	.Y(OR4_283_Y),
	.A(\Z\R_DATA_TEMPR24[64] ),
	.B(\Z\R_DATA_TEMPR25[64] ),
	.C(\Z\R_DATA_TEMPR26[64] ),
	.D(\Z\R_DATA_TEMPR27[64] )
);
// @9:5625
  OR4 \OR4_R_DATA[25]  (
	.Y(R_DATA_c[25]),
	.A(OR4_571_Y),
	.B(OR4_205_Y),
	.C(OR4_472_Y),
	.D(OR4_274_Y)
);
// @9:5622
  OR4 OR4_450 (
	.Y(OR4_450_Y),
	.A(\Z\R_DATA_TEMPR12[27] ),
	.B(\Z\R_DATA_TEMPR13[27] ),
	.C(\Z\R_DATA_TEMPR14[27] ),
	.D(\Z\R_DATA_TEMPR15[27] )
);
// @9:5620
  OR4 \OR4_R_DATA[33]  (
	.Y(R_DATA_c[33]),
	.A(OR4_611_Y),
	.B(OR4_419_Y),
	.C(OR4_391_Y),
	.D(OR4_366_Y)
);
// @9:5618
  OR2 OR2_28 (
	.Y(OR2_28_Y),
	.A(\Z\R_DATA_TEMPR20[14] ),
	.B(\Z\R_DATA_TEMPR21[14] )
);
// @9:5616
  OR4 OR4_351 (
	.Y(OR4_351_Y),
	.A(\Z\R_DATA_TEMPR4[70] ),
	.B(\Z\R_DATA_TEMPR5[70] ),
	.C(\Z\R_DATA_TEMPR6[70] ),
	.D(\Z\R_DATA_TEMPR7[70] )
);
// @9:5613
  OR4 OR4_624 (
	.Y(OR4_624_Y),
	.A(\Z\R_DATA_TEMPR24[27] ),
	.B(\Z\R_DATA_TEMPR25[27] ),
	.C(\Z\R_DATA_TEMPR26[27] ),
	.D(\Z\R_DATA_TEMPR27[27] )
);
// @9:5610
  OR4 OR4_637 (
	.Y(OR4_637_Y),
	.A(\Z\R_DATA_TEMPR16[25] ),
	.B(\Z\R_DATA_TEMPR17[25] ),
	.C(\Z\R_DATA_TEMPR18[25] ),
	.D(\Z\R_DATA_TEMPR19[25] )
);
// @9:5608
  OR4 OR4_72 (
	.Y(OR4_72_Y),
	.A(\Z\R_DATA_TEMPR0[50] ),
	.B(\Z\R_DATA_TEMPR1[50] ),
	.C(\Z\R_DATA_TEMPR2[50] ),
	.D(\Z\R_DATA_TEMPR3[50] )
);
// @9:5605
  OR4 OR4_119 (
	.Y(OR4_119_Y),
	.A(\Z\R_DATA_TEMPR24[37] ),
	.B(\Z\R_DATA_TEMPR25[37] ),
	.C(\Z\R_DATA_TEMPR26[37] ),
	.D(\Z\R_DATA_TEMPR27[37] )
);
// @9:5603
  OR4 OR4_226 (
	.Y(OR4_226_Y),
	.A(\Z\R_DATA_TEMPR4[64] ),
	.B(\Z\R_DATA_TEMPR5[64] ),
	.C(\Z\R_DATA_TEMPR6[64] ),
	.D(\Z\R_DATA_TEMPR7[64] )
);
// @9:5600
  OR4 OR4_546 (
	.Y(OR4_546_Y),
	.A(\Z\R_DATA_TEMPR28[65] ),
	.B(\Z\R_DATA_TEMPR29[65] ),
	.C(\Z\R_DATA_TEMPR30[65] ),
	.D(\Z\R_DATA_TEMPR31[65] )
);
// @9:5598
  OR4 OR4_554 (
	.Y(OR4_554_Y),
	.A(\Z\R_DATA_TEMPR4[27] ),
	.B(\Z\R_DATA_TEMPR5[27] ),
	.C(\Z\R_DATA_TEMPR6[27] ),
	.D(\Z\R_DATA_TEMPR7[27] )
);
// @9:5596
  OR4 OR4_629 (
	.Y(OR4_629_Y),
	.A(\Z\R_DATA_TEMPR0[26] ),
	.B(\Z\R_DATA_TEMPR1[26] ),
	.C(\Z\R_DATA_TEMPR2[26] ),
	.D(\Z\R_DATA_TEMPR3[26] )
);
// @9:5594
  OR4 OR4_666 (
	.Y(OR4_666_Y),
	.A(\Z\R_DATA_TEMPR4[24] ),
	.B(\Z\R_DATA_TEMPR5[24] ),
	.C(\Z\R_DATA_TEMPR6[24] ),
	.D(\Z\R_DATA_TEMPR7[24] )
);
// @9:5592
  OR2 OR2_17 (
	.Y(OR2_17_Y),
	.A(\Z\R_DATA_TEMPR20[55] ),
	.B(\Z\R_DATA_TEMPR21[55] )
);
// @9:5590
  OR4 \OR4_R_DATA[3]  (
	.Y(R_DATA_c[3]),
	.A(OR4_178_Y),
	.B(OR4_373_Y),
	.C(OR4_314_Y),
	.D(OR4_371_Y)
);
// @9:5588
  OR4 \OR4_R_DATA[55]  (
	.Y(R_DATA_c[55]),
	.A(OR4_181_Y),
	.B(OR4_520_Y),
	.C(OR4_70_Y),
	.D(OR4_597_Y)
);
// @9:5586
  OR2 OR2_10 (
	.Y(OR2_10_Y),
	.A(\Z\R_DATA_TEMPR20[9] ),
	.B(\Z\R_DATA_TEMPR21[9] )
);
// @9:5584
  OR4 OR4_318 (
	.Y(OR4_318_Y),
	.A(\Z\R_DATA_TEMPR8[79] ),
	.B(\Z\R_DATA_TEMPR9[79] ),
	.C(\Z\R_DATA_TEMPR10[79] ),
	.D(\Z\R_DATA_TEMPR11[79] )
);
// @9:5582
  OR4 OR4_527 (
	.Y(OR4_527_Y),
	.A(\Z\R_DATA_TEMPR4[32] ),
	.B(\Z\R_DATA_TEMPR5[32] ),
	.C(\Z\R_DATA_TEMPR6[32] ),
	.D(\Z\R_DATA_TEMPR7[32] )
);
// @9:5580
  OR4 OR4_672 (
	.Y(OR4_672_Y),
	.A(OR4_360_Y),
	.B(OR2_14_Y),
	.C(\Z\R_DATA_TEMPR22[32] ),
	.D(\Z\R_DATA_TEMPR23[32] )
);
// @9:5577
  OR4 OR4_220 (
	.Y(OR4_220_Y),
	.A(\Z\R_DATA_TEMPR12[78] ),
	.B(\Z\R_DATA_TEMPR13[78] ),
	.C(\Z\R_DATA_TEMPR14[78] ),
	.D(\Z\R_DATA_TEMPR15[78] )
);
// @9:5575
  OR2 OR2_77 (
	.Y(OR2_77_Y),
	.A(\Z\R_DATA_TEMPR20[42] ),
	.B(\Z\R_DATA_TEMPR21[42] )
);
// @9:5573
  OR4 OR4_552 (
	.Y(OR4_552_Y),
	.A(\Z\R_DATA_TEMPR4[25] ),
	.B(\Z\R_DATA_TEMPR5[25] ),
	.C(\Z\R_DATA_TEMPR6[25] ),
	.D(\Z\R_DATA_TEMPR7[25] )
);
// @9:5571
  OR4 \OR4_R_DATA[32]  (
	.Y(R_DATA_c[32]),
	.A(OR4_690_Y),
	.B(OR4_672_Y),
	.C(OR4_567_Y),
	.D(OR4_255_Y)
);
// @9:5568
  OR4 OR4_602 (
	.Y(OR4_602_Y),
	.A(\Z\R_DATA_TEMPR16[74] ),
	.B(\Z\R_DATA_TEMPR17[74] ),
	.C(\Z\R_DATA_TEMPR18[74] ),
	.D(\Z\R_DATA_TEMPR19[74] )
);
// @9:5565
  OR4 OR4_678 (
	.Y(OR4_678_Y),
	.A(\Z\R_DATA_TEMPR12[37] ),
	.B(\Z\R_DATA_TEMPR13[37] ),
	.C(\Z\R_DATA_TEMPR14[37] ),
	.D(\Z\R_DATA_TEMPR15[37] )
);
// @9:5563
  OR2 OR2_70 (
	.Y(OR2_70_Y),
	.A(\Z\R_DATA_TEMPR20[43] ),
	.B(\Z\R_DATA_TEMPR21[43] )
);
// @9:5561
  OR4 OR4_694 (
	.Y(OR4_694_Y),
	.A(\Z\R_DATA_TEMPR4[48] ),
	.B(\Z\R_DATA_TEMPR5[48] ),
	.C(\Z\R_DATA_TEMPR6[48] ),
	.D(\Z\R_DATA_TEMPR7[48] )
);
// @9:5519
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[4] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR18[39] , \Z\R_DATA_TEMPR18[38] , \Z\R_DATA_TEMPR18[37] , \Z\R_DATA_TEMPR18[36] , \Z\R_DATA_TEMPR18[35] , \Z\R_DATA_TEMPR18[34] , \Z\R_DATA_TEMPR18[33] , \Z\R_DATA_TEMPR18[32] , \Z\R_DATA_TEMPR18[31] , \Z\R_DATA_TEMPR18[30] , \Z\R_DATA_TEMPR18[29] , \Z\R_DATA_TEMPR18[28] , \Z\R_DATA_TEMPR18[27] , \Z\R_DATA_TEMPR18[26] , \Z\R_DATA_TEMPR18[25] , \Z\R_DATA_TEMPR18[24] , \Z\R_DATA_TEMPR18[23] , \Z\R_DATA_TEMPR18[22] , \Z\R_DATA_TEMPR18[21] , \Z\R_DATA_TEMPR18[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[4] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR18[19] , \Z\R_DATA_TEMPR18[18] , \Z\R_DATA_TEMPR18[17] , \Z\R_DATA_TEMPR18[16] , \Z\R_DATA_TEMPR18[15] , \Z\R_DATA_TEMPR18[14] , \Z\R_DATA_TEMPR18[13] , \Z\R_DATA_TEMPR18[12] , \Z\R_DATA_TEMPR18[11] , \Z\R_DATA_TEMPR18[10] , \Z\R_DATA_TEMPR18[9] , \Z\R_DATA_TEMPR18[8] , \Z\R_DATA_TEMPR18[7] , \Z\R_DATA_TEMPR18[6] , \Z\R_DATA_TEMPR18[5] , \Z\R_DATA_TEMPR18[4] , \Z\R_DATA_TEMPR18[3] , \Z\R_DATA_TEMPR18[2] , \Z\R_DATA_TEMPR18[1] , \Z\R_DATA_TEMPR18[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[18][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%18%0%TWO-PORT%ECC_EN-0";
// @9:5515
  OR4 OR4_144 (
	.Y(OR4_144_Y),
	.A(\Z\R_DATA_TEMPR12[12] ),
	.B(\Z\R_DATA_TEMPR13[12] ),
	.C(\Z\R_DATA_TEMPR14[12] ),
	.D(\Z\R_DATA_TEMPR15[12] )
);
// @9:5513
  OR4 OR4_608 (
	.Y(OR4_608_Y),
	.A(OR4_245_Y),
	.B(OR4_17_Y),
	.C(OR4_52_Y),
	.D(OR4_192_Y)
);
// @9:5511
  OR4 OR4_116 (
	.Y(OR4_116_Y),
	.A(\Z\R_DATA_TEMPR0[33] ),
	.B(\Z\R_DATA_TEMPR1[33] ),
	.C(\Z\R_DATA_TEMPR2[33] ),
	.D(\Z\R_DATA_TEMPR3[33] )
);
// @9:5468
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[3] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR14[79] , \Z\R_DATA_TEMPR14[78] , \Z\R_DATA_TEMPR14[77] , \Z\R_DATA_TEMPR14[76] , \Z\R_DATA_TEMPR14[75] , \Z\R_DATA_TEMPR14[74] , \Z\R_DATA_TEMPR14[73] , \Z\R_DATA_TEMPR14[72] , \Z\R_DATA_TEMPR14[71] , \Z\R_DATA_TEMPR14[70] , \Z\R_DATA_TEMPR14[69] , \Z\R_DATA_TEMPR14[68] , \Z\R_DATA_TEMPR14[67] , \Z\R_DATA_TEMPR14[66] , \Z\R_DATA_TEMPR14[65] , \Z\R_DATA_TEMPR14[64] , \Z\R_DATA_TEMPR14[63] , \Z\R_DATA_TEMPR14[62] , \Z\R_DATA_TEMPR14[61] , \Z\R_DATA_TEMPR14[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[3] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR14[59] , \Z\R_DATA_TEMPR14[58] , \Z\R_DATA_TEMPR14[57] , \Z\R_DATA_TEMPR14[56] , \Z\R_DATA_TEMPR14[55] , \Z\R_DATA_TEMPR14[54] , \Z\R_DATA_TEMPR14[53] , \Z\R_DATA_TEMPR14[52] , \Z\R_DATA_TEMPR14[51] , \Z\R_DATA_TEMPR14[50] , \Z\R_DATA_TEMPR14[49] , \Z\R_DATA_TEMPR14[48] , \Z\R_DATA_TEMPR14[47] , \Z\R_DATA_TEMPR14[46] , \Z\R_DATA_TEMPR14[45] , \Z\R_DATA_TEMPR14[44] , \Z\R_DATA_TEMPR14[43] , \Z\R_DATA_TEMPR14[42] , \Z\R_DATA_TEMPR14[41] , \Z\R_DATA_TEMPR14[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[14][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%14%1%TWO-PORT%ECC_EN-0";
// @9:5464
  OR4 OR4_139 (
	.Y(OR4_139_Y),
	.A(\Z\R_DATA_TEMPR28[23] ),
	.B(\Z\R_DATA_TEMPR29[23] ),
	.C(\Z\R_DATA_TEMPR30[23] ),
	.D(\Z\R_DATA_TEMPR31[23] )
);
// @9:5462
  OR4 OR4_79 (
	.Y(OR4_79_Y),
	.A(\Z\R_DATA_TEMPR8[50] ),
	.B(\Z\R_DATA_TEMPR9[50] ),
	.C(\Z\R_DATA_TEMPR10[50] ),
	.D(\Z\R_DATA_TEMPR11[50] )
);
// @9:5420
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[2] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR11[39] , \Z\R_DATA_TEMPR11[38] , \Z\R_DATA_TEMPR11[37] , \Z\R_DATA_TEMPR11[36] , \Z\R_DATA_TEMPR11[35] , \Z\R_DATA_TEMPR11[34] , \Z\R_DATA_TEMPR11[33] , \Z\R_DATA_TEMPR11[32] , \Z\R_DATA_TEMPR11[31] , \Z\R_DATA_TEMPR11[30] , \Z\R_DATA_TEMPR11[29] , \Z\R_DATA_TEMPR11[28] , \Z\R_DATA_TEMPR11[27] , \Z\R_DATA_TEMPR11[26] , \Z\R_DATA_TEMPR11[25] , \Z\R_DATA_TEMPR11[24] , \Z\R_DATA_TEMPR11[23] , \Z\R_DATA_TEMPR11[22] , \Z\R_DATA_TEMPR11[21] , \Z\R_DATA_TEMPR11[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[2] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR11[19] , \Z\R_DATA_TEMPR11[18] , \Z\R_DATA_TEMPR11[17] , \Z\R_DATA_TEMPR11[16] , \Z\R_DATA_TEMPR11[15] , \Z\R_DATA_TEMPR11[14] , \Z\R_DATA_TEMPR11[13] , \Z\R_DATA_TEMPR11[12] , \Z\R_DATA_TEMPR11[11] , \Z\R_DATA_TEMPR11[10] , \Z\R_DATA_TEMPR11[9] , \Z\R_DATA_TEMPR11[8] , \Z\R_DATA_TEMPR11[7] , \Z\R_DATA_TEMPR11[6] , \Z\R_DATA_TEMPR11[5] , \Z\R_DATA_TEMPR11[4] , \Z\R_DATA_TEMPR11[3] , \Z\R_DATA_TEMPR11[2] , \Z\R_DATA_TEMPR11[1] , \Z\R_DATA_TEMPR11[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[11][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%11%0%TWO-PORT%ECC_EN-0";
// @9:5416
  OR4 OR4_251 (
	.Y(OR4_251_Y),
	.A(\Z\R_DATA_TEMPR16[55] ),
	.B(\Z\R_DATA_TEMPR17[55] ),
	.C(\Z\R_DATA_TEMPR18[55] ),
	.D(\Z\R_DATA_TEMPR19[55] )
);
// @9:5414
  OR4 OR4_419 (
	.Y(OR4_419_Y),
	.A(OR4_285_Y),
	.B(OR2_6_Y),
	.C(\Z\R_DATA_TEMPR22[33] ),
	.D(\Z\R_DATA_TEMPR23[33] )
);
// @9:5411
  OR4 OR4_296 (
	.Y(OR4_296_Y),
	.A(\Z\R_DATA_TEMPR12[49] ),
	.B(\Z\R_DATA_TEMPR13[49] ),
	.C(\Z\R_DATA_TEMPR14[49] ),
	.D(\Z\R_DATA_TEMPR15[49] )
);
// @9:5409
  OR4 OR4_412 (
	.Y(OR4_412_Y),
	.A(OR4_654_Y),
	.B(OR4_507_Y),
	.C(OR4_498_Y),
	.D(OR4_227_Y)
);
// @9:5407
  OR4 OR4_583 (
	.Y(OR4_583_Y),
	.A(\Z\R_DATA_TEMPR4[75] ),
	.B(\Z\R_DATA_TEMPR5[75] ),
	.C(\Z\R_DATA_TEMPR6[75] ),
	.D(\Z\R_DATA_TEMPR7[75] )
);
// @9:5405
  OR4 OR4_12 (
	.Y(OR4_12_Y),
	.A(\Z\R_DATA_TEMPR0[58] ),
	.B(\Z\R_DATA_TEMPR1[58] ),
	.C(\Z\R_DATA_TEMPR2[58] ),
	.D(\Z\R_DATA_TEMPR3[58] )
);
// @9:5363
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[4] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR19[39] , \Z\R_DATA_TEMPR19[38] , \Z\R_DATA_TEMPR19[37] , \Z\R_DATA_TEMPR19[36] , \Z\R_DATA_TEMPR19[35] , \Z\R_DATA_TEMPR19[34] , \Z\R_DATA_TEMPR19[33] , \Z\R_DATA_TEMPR19[32] , \Z\R_DATA_TEMPR19[31] , \Z\R_DATA_TEMPR19[30] , \Z\R_DATA_TEMPR19[29] , \Z\R_DATA_TEMPR19[28] , \Z\R_DATA_TEMPR19[27] , \Z\R_DATA_TEMPR19[26] , \Z\R_DATA_TEMPR19[25] , \Z\R_DATA_TEMPR19[24] , \Z\R_DATA_TEMPR19[23] , \Z\R_DATA_TEMPR19[22] , \Z\R_DATA_TEMPR19[21] , \Z\R_DATA_TEMPR19[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[4] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR19[19] , \Z\R_DATA_TEMPR19[18] , \Z\R_DATA_TEMPR19[17] , \Z\R_DATA_TEMPR19[16] , \Z\R_DATA_TEMPR19[15] , \Z\R_DATA_TEMPR19[14] , \Z\R_DATA_TEMPR19[13] , \Z\R_DATA_TEMPR19[12] , \Z\R_DATA_TEMPR19[11] , \Z\R_DATA_TEMPR19[10] , \Z\R_DATA_TEMPR19[9] , \Z\R_DATA_TEMPR19[8] , \Z\R_DATA_TEMPR19[7] , \Z\R_DATA_TEMPR19[6] , \Z\R_DATA_TEMPR19[5] , \Z\R_DATA_TEMPR19[4] , \Z\R_DATA_TEMPR19[3] , \Z\R_DATA_TEMPR19[2] , \Z\R_DATA_TEMPR19[1] , \Z\R_DATA_TEMPR19[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[19][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%19%0%TWO-PORT%ECC_EN-0";
// @9:5360
  OR4 OR4_699 (
	.Y(OR4_699_Y),
	.A(\Z\R_DATA_TEMPR4[74] ),
	.B(\Z\R_DATA_TEMPR5[74] ),
	.C(\Z\R_DATA_TEMPR6[74] ),
	.D(\Z\R_DATA_TEMPR7[74] )
);
// @9:5357
  OR4 OR4_710 (
	.Y(OR4_710_Y),
	.A(\Z\R_DATA_TEMPR12[61] ),
	.B(\Z\R_DATA_TEMPR13[61] ),
	.C(\Z\R_DATA_TEMPR14[61] ),
	.D(\Z\R_DATA_TEMPR15[61] )
);
// @9:5355
  OR4 OR4_322 (
	.Y(OR4_322_Y),
	.A(\Z\R_DATA_TEMPR4[72] ),
	.B(\Z\R_DATA_TEMPR5[72] ),
	.C(\Z\R_DATA_TEMPR6[72] ),
	.D(\Z\R_DATA_TEMPR7[72] )
);
// @9:5353
  OR4 OR4_313 (
	.Y(OR4_313_Y),
	.A(\Z\R_DATA_TEMPR4[18] ),
	.B(\Z\R_DATA_TEMPR5[18] ),
	.C(\Z\R_DATA_TEMPR6[18] ),
	.D(\Z\R_DATA_TEMPR7[18] )
);
// @9:5351
  OR4 \OR4_R_DATA[77]  (
	.Y(R_DATA_c[77]),
	.A(OR4_117_Y),
	.B(OR4_473_Y),
	.C(OR4_657_Y),
	.D(OR4_717_Y)
);
// @9:5349
  OR4 OR4_273 (
	.Y(OR4_273_Y),
	.A(\Z\R_DATA_TEMPR4[47] ),
	.B(\Z\R_DATA_TEMPR5[47] ),
	.C(\Z\R_DATA_TEMPR6[47] ),
	.D(\Z\R_DATA_TEMPR7[47] )
);
// @9:5347
  OR4 OR4_338 (
	.Y(OR4_338_Y),
	.A(OR4_111_Y),
	.B(OR4_694_Y),
	.C(OR4_574_Y),
	.D(OR4_609_Y)
);
// @9:5344
  OR4 OR4_597 (
	.Y(OR4_597_Y),
	.A(\Z\R_DATA_TEMPR28[55] ),
	.B(\Z\R_DATA_TEMPR29[55] ),
	.C(\Z\R_DATA_TEMPR30[55] ),
	.D(\Z\R_DATA_TEMPR31[55] )
);
// @9:5341
  OR4 OR4_290 (
	.Y(OR4_290_Y),
	.A(\Z\R_DATA_TEMPR24[59] ),
	.B(\Z\R_DATA_TEMPR25[59] ),
	.C(\Z\R_DATA_TEMPR26[59] ),
	.D(\Z\R_DATA_TEMPR27[59] )
);
// @9:5338
  OR4 OR4_203 (
	.Y(OR4_203_Y),
	.A(\Z\R_DATA_TEMPR12[59] ),
	.B(\Z\R_DATA_TEMPR13[59] ),
	.C(\Z\R_DATA_TEMPR14[59] ),
	.D(\Z\R_DATA_TEMPR15[59] )
);
// @9:5301
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[2] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR9[39] , \Z\R_DATA_TEMPR9[38] , \Z\R_DATA_TEMPR9[37] , \Z\R_DATA_TEMPR9[36] , \Z\R_DATA_TEMPR9[35] , \Z\R_DATA_TEMPR9[34] , \Z\R_DATA_TEMPR9[33] , \Z\R_DATA_TEMPR9[32] , \Z\R_DATA_TEMPR9[31] , \Z\R_DATA_TEMPR9[30] , \Z\R_DATA_TEMPR9[29] , \Z\R_DATA_TEMPR9[28] , \Z\R_DATA_TEMPR9[27] , \Z\R_DATA_TEMPR9[26] , \Z\R_DATA_TEMPR9[25] , \Z\R_DATA_TEMPR9[24] , \Z\R_DATA_TEMPR9[23] , \Z\R_DATA_TEMPR9[22] , \Z\R_DATA_TEMPR9[21] , \Z\R_DATA_TEMPR9[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[2] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR9[19] , \Z\R_DATA_TEMPR9[18] , \Z\R_DATA_TEMPR9[17] , \Z\R_DATA_TEMPR9[16] , \Z\R_DATA_TEMPR9[15] , \Z\R_DATA_TEMPR9[14] , \Z\R_DATA_TEMPR9[13] , \Z\R_DATA_TEMPR9[12] , \Z\R_DATA_TEMPR9[11] , \Z\R_DATA_TEMPR9[10] , \Z\R_DATA_TEMPR9[9] , \Z\R_DATA_TEMPR9[8] , \Z\R_DATA_TEMPR9[7] , \Z\R_DATA_TEMPR9[6] , \Z\R_DATA_TEMPR9[5] , \Z\R_DATA_TEMPR9[4] , \Z\R_DATA_TEMPR9[3] , \Z\R_DATA_TEMPR9[2] , \Z\R_DATA_TEMPR9[1] , \Z\R_DATA_TEMPR9[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[9][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%9%0%TWO-PORT%ECC_EN-0";
// @9:5296
  OR4 OR4_426 (
	.Y(OR4_426_Y),
	.A(\Z\R_DATA_TEMPR0[67] ),
	.B(\Z\R_DATA_TEMPR1[67] ),
	.C(\Z\R_DATA_TEMPR2[67] ),
	.D(\Z\R_DATA_TEMPR3[67] )
);
// @9:5294
  OR2 OR2_27 (
	.Y(OR2_27_Y),
	.A(\Z\R_DATA_TEMPR20[58] ),
	.B(\Z\R_DATA_TEMPR21[58] )
);
// @9:5290
  OR2 OR2_16 (
	.Y(OR2_16_Y),
	.A(\Z\R_DATA_TEMPR20[48] ),
	.B(\Z\R_DATA_TEMPR21[48] )
);
// @9:5289
  INV \INVBLKX1[0]  (
	.Y(\Z\BLKX1[0] ),
	.A(W_ADDR_c[10])
);
// @9:5287
  OR2 OR2_20 (
	.Y(OR2_20_Y),
	.A(\Z\R_DATA_TEMPR20[66] ),
	.B(\Z\R_DATA_TEMPR21[66] )
);
// @9:5285
  OR4 OR4_136 (
	.Y(OR4_136_Y),
	.A(OR4_56_Y),
	.B(OR2_62_Y),
	.C(\Z\R_DATA_TEMPR22[4] ),
	.D(\Z\R_DATA_TEMPR23[4] )
);
// @9:5283
  OR4 OR4_346 (
	.Y(OR4_346_Y),
	.A(\Z\R_DATA_TEMPR8[54] ),
	.B(\Z\R_DATA_TEMPR9[54] ),
	.C(\Z\R_DATA_TEMPR10[54] ),
	.D(\Z\R_DATA_TEMPR11[54] )
);
// @9:5281
  OR4 OR4_439 (
	.Y(OR4_439_Y),
	.A(OR4_15_Y),
	.B(OR4_267_Y),
	.C(OR4_566_Y),
	.D(OR4_134_Y)
);
// @9:5279
  OR4 OR4_662 (
	.Y(OR4_662_Y),
	.A(OR4_432_Y),
	.B(OR4_289_Y),
	.C(OR4_169_Y),
	.D(OR4_220_Y)
);
// @9:5277
  OR4 OR4_52 (
	.Y(OR4_52_Y),
	.A(\Z\R_DATA_TEMPR8[56] ),
	.B(\Z\R_DATA_TEMPR9[56] ),
	.C(\Z\R_DATA_TEMPR10[56] ),
	.D(\Z\R_DATA_TEMPR11[56] )
);
// @9:5275
  OR2 OR2_76 (
	.Y(OR2_76_Y),
	.A(\Z\R_DATA_TEMPR20[13] ),
	.B(\Z\R_DATA_TEMPR21[13] )
);
// @9:5273
  OR4 OR4_528 (
	.Y(OR4_528_Y),
	.A(\Z\R_DATA_TEMPR8[13] ),
	.B(\Z\R_DATA_TEMPR9[13] ),
	.C(\Z\R_DATA_TEMPR10[13] ),
	.D(\Z\R_DATA_TEMPR11[13] )
);
// @9:5271
  OR4 OR4_432 (
	.Y(OR4_432_Y),
	.A(\Z\R_DATA_TEMPR0[78] ),
	.B(\Z\R_DATA_TEMPR1[78] ),
	.C(\Z\R_DATA_TEMPR2[78] ),
	.D(\Z\R_DATA_TEMPR3[78] )
);
// @9:5268
  OR4 OR4_444 (
	.Y(OR4_444_Y),
	.A(\Z\R_DATA_TEMPR12[68] ),
	.B(\Z\R_DATA_TEMPR13[68] ),
	.C(\Z\R_DATA_TEMPR14[68] ),
	.D(\Z\R_DATA_TEMPR15[68] )
);
// @9:5265
  OR4 OR4_510 (
	.Y(OR4_510_Y),
	.A(\Z\R_DATA_TEMPR24[46] ),
	.B(\Z\R_DATA_TEMPR25[46] ),
	.C(\Z\R_DATA_TEMPR26[46] ),
	.D(\Z\R_DATA_TEMPR27[46] )
);
// @9:5262
  OR4 OR4_668 (
	.Y(OR4_668_Y),
	.A(\Z\R_DATA_TEMPR16[57] ),
	.B(\Z\R_DATA_TEMPR17[57] ),
	.C(\Z\R_DATA_TEMPR18[57] ),
	.D(\Z\R_DATA_TEMPR19[57] )
);
// @9:5219
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[4] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR17[79] , \Z\R_DATA_TEMPR17[78] , \Z\R_DATA_TEMPR17[77] , \Z\R_DATA_TEMPR17[76] , \Z\R_DATA_TEMPR17[75] , \Z\R_DATA_TEMPR17[74] , \Z\R_DATA_TEMPR17[73] , \Z\R_DATA_TEMPR17[72] , \Z\R_DATA_TEMPR17[71] , \Z\R_DATA_TEMPR17[70] , \Z\R_DATA_TEMPR17[69] , \Z\R_DATA_TEMPR17[68] , \Z\R_DATA_TEMPR17[67] , \Z\R_DATA_TEMPR17[66] , \Z\R_DATA_TEMPR17[65] , \Z\R_DATA_TEMPR17[64] , \Z\R_DATA_TEMPR17[63] , \Z\R_DATA_TEMPR17[62] , \Z\R_DATA_TEMPR17[61] , \Z\R_DATA_TEMPR17[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[4] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR17[59] , \Z\R_DATA_TEMPR17[58] , \Z\R_DATA_TEMPR17[57] , \Z\R_DATA_TEMPR17[56] , \Z\R_DATA_TEMPR17[55] , \Z\R_DATA_TEMPR17[54] , \Z\R_DATA_TEMPR17[53] , \Z\R_DATA_TEMPR17[52] , \Z\R_DATA_TEMPR17[51] , \Z\R_DATA_TEMPR17[50] , \Z\R_DATA_TEMPR17[49] , \Z\R_DATA_TEMPR17[48] , \Z\R_DATA_TEMPR17[47] , \Z\R_DATA_TEMPR17[46] , \Z\R_DATA_TEMPR17[45] , \Z\R_DATA_TEMPR17[44] , \Z\R_DATA_TEMPR17[43] , \Z\R_DATA_TEMPR17[42] , \Z\R_DATA_TEMPR17[41] , \Z\R_DATA_TEMPR17[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[17][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%17%1%TWO-PORT%ECC_EN-0";
// @9:5216
  OR4 OR4_519 (
	.Y(OR4_519_Y),
	.A(\Z\R_DATA_TEMPR8[39] ),
	.B(\Z\R_DATA_TEMPR9[39] ),
	.C(\Z\R_DATA_TEMPR10[39] ),
	.D(\Z\R_DATA_TEMPR11[39] )
);
// @9:5213
  OR4 OR4_333 (
	.Y(OR4_333_Y),
	.A(\Z\R_DATA_TEMPR16[63] ),
	.B(\Z\R_DATA_TEMPR17[63] ),
	.C(\Z\R_DATA_TEMPR18[63] ),
	.D(\Z\R_DATA_TEMPR19[63] )
);
// @9:5211
  OR4 OR4_41 (
	.Y(OR4_41_Y),
	.A(\Z\R_DATA_TEMPR16[49] ),
	.B(\Z\R_DATA_TEMPR17[49] ),
	.C(\Z\R_DATA_TEMPR18[49] ),
	.D(\Z\R_DATA_TEMPR19[49] )
);
// @9:5209
  OR4 OR4_19 (
	.Y(OR4_19_Y),
	.A(OR4_147_Y),
	.B(OR4_576_Y),
	.C(OR4_0_Y),
	.D(OR4_363_Y)
);
// @9:5207
  OR4 OR4_392 (
	.Y(OR4_392_Y),
	.A(OR4_474_Y),
	.B(OR4_231_Y),
	.C(OR4_478_Y),
	.D(OR4_215_Y)
);
// @9:5204
  OR4 OR4_389 (
	.Y(OR4_389_Y),
	.A(\Z\R_DATA_TEMPR16[53] ),
	.B(\Z\R_DATA_TEMPR17[53] ),
	.C(\Z\R_DATA_TEMPR18[53] ),
	.D(\Z\R_DATA_TEMPR19[53] )
);
// @9:5202
  OR4 \OR4_R_DATA[0]  (
	.Y(R_DATA_c[0]),
	.A(OR4_599_Y),
	.B(OR4_680_Y),
	.C(OR4_452_Y),
	.D(OR4_592_Y)
);
// @9:5200
  OR4 OR4_418 (
	.Y(OR4_418_Y),
	.A(OR4_130_Y),
	.B(OR2_30_Y),
	.C(\Z\R_DATA_TEMPR22[35] ),
	.D(\Z\R_DATA_TEMPR23[35] )
);
// @9:5197
  OR4 OR4_496 (
	.Y(OR4_496_Y),
	.A(\Z\R_DATA_TEMPR16[43] ),
	.B(\Z\R_DATA_TEMPR17[43] ),
	.C(\Z\R_DATA_TEMPR18[43] ),
	.D(\Z\R_DATA_TEMPR19[43] )
);
// @9:5194
  OR4 OR4_411 (
	.Y(OR4_411_Y),
	.A(\Z\R_DATA_TEMPR12[52] ),
	.B(\Z\R_DATA_TEMPR13[52] ),
	.C(\Z\R_DATA_TEMPR14[52] ),
	.D(\Z\R_DATA_TEMPR15[52] )
);
// @9:5192
  OR4 OR4_445 (
	.Y(OR4_445_Y),
	.A(\Z\R_DATA_TEMPR8[22] ),
	.B(\Z\R_DATA_TEMPR9[22] ),
	.C(\Z\R_DATA_TEMPR10[22] ),
	.D(\Z\R_DATA_TEMPR11[22] )
);
// @9:5190
  OR4 OR4_526 (
	.Y(OR4_526_Y),
	.A(OR4_656_Y),
	.B(OR4_356_Y),
	.C(OR4_508_Y),
	.D(OR4_144_Y)
);
// @9:5188
  OR4 OR4_263 (
	.Y(OR4_263_Y),
	.A(OR4_355_Y),
	.B(OR2_50_Y),
	.C(\Z\R_DATA_TEMPR22[60] ),
	.D(\Z\R_DATA_TEMPR23[60] )
);
// @9:5186
  OR4 OR4_530 (
	.Y(OR4_530_Y),
	.A(OR4_591_Y),
	.B(OR4_273_Y),
	.C(OR4_545_Y),
	.D(OR4_162_Y)
);
// @9:5184
  OR4 OR4_59 (
	.Y(OR4_59_Y),
	.A(\Z\R_DATA_TEMPR0[64] ),
	.B(\Z\R_DATA_TEMPR1[64] ),
	.C(\Z\R_DATA_TEMPR2[64] ),
	.D(\Z\R_DATA_TEMPR3[64] )
);
// @9:5141
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[4] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR16[79] , \Z\R_DATA_TEMPR16[78] , \Z\R_DATA_TEMPR16[77] , \Z\R_DATA_TEMPR16[76] , \Z\R_DATA_TEMPR16[75] , \Z\R_DATA_TEMPR16[74] , \Z\R_DATA_TEMPR16[73] , \Z\R_DATA_TEMPR16[72] , \Z\R_DATA_TEMPR16[71] , \Z\R_DATA_TEMPR16[70] , \Z\R_DATA_TEMPR16[69] , \Z\R_DATA_TEMPR16[68] , \Z\R_DATA_TEMPR16[67] , \Z\R_DATA_TEMPR16[66] , \Z\R_DATA_TEMPR16[65] , \Z\R_DATA_TEMPR16[64] , \Z\R_DATA_TEMPR16[63] , \Z\R_DATA_TEMPR16[62] , \Z\R_DATA_TEMPR16[61] , \Z\R_DATA_TEMPR16[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[4] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR16[59] , \Z\R_DATA_TEMPR16[58] , \Z\R_DATA_TEMPR16[57] , \Z\R_DATA_TEMPR16[56] , \Z\R_DATA_TEMPR16[55] , \Z\R_DATA_TEMPR16[54] , \Z\R_DATA_TEMPR16[53] , \Z\R_DATA_TEMPR16[52] , \Z\R_DATA_TEMPR16[51] , \Z\R_DATA_TEMPR16[50] , \Z\R_DATA_TEMPR16[49] , \Z\R_DATA_TEMPR16[48] , \Z\R_DATA_TEMPR16[47] , \Z\R_DATA_TEMPR16[46] , \Z\R_DATA_TEMPR16[45] , \Z\R_DATA_TEMPR16[44] , \Z\R_DATA_TEMPR16[43] , \Z\R_DATA_TEMPR16[42] , \Z\R_DATA_TEMPR16[41] , \Z\R_DATA_TEMPR16[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[16][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%16%1%TWO-PORT%ECC_EN-0";
// @9:5137
  OR4 OR4_598 (
	.Y(OR4_598_Y),
	.A(\Z\R_DATA_TEMPR28[64] ),
	.B(\Z\R_DATA_TEMPR29[64] ),
	.C(\Z\R_DATA_TEMPR30[64] ),
	.D(\Z\R_DATA_TEMPR31[64] )
);
// @9:5135
  OR4 OR4_111 (
	.Y(OR4_111_Y),
	.A(\Z\R_DATA_TEMPR0[48] ),
	.B(\Z\R_DATA_TEMPR1[48] ),
	.C(\Z\R_DATA_TEMPR2[48] ),
	.D(\Z\R_DATA_TEMPR3[48] )
);
// @9:5133
  OR2 OR2_26 (
	.Y(OR2_26_Y),
	.A(\Z\R_DATA_TEMPR20[54] ),
	.B(\Z\R_DATA_TEMPR21[54] )
);
// @9:5132
  INV \INVBLKX0[0]  (
	.Y(\Z\BLKX0[0] ),
	.A(W_ADDR_c[9])
);
// @9:5130
  OR4 OR4_539 (
	.Y(OR4_539_Y),
	.A(\Z\R_DATA_TEMPR0[10] ),
	.B(\Z\R_DATA_TEMPR1[10] ),
	.C(\Z\R_DATA_TEMPR2[10] ),
	.D(\Z\R_DATA_TEMPR3[10] )
);
// @9:5128
  OR4 OR4_573 (
	.Y(OR4_573_Y),
	.A(\Z\R_DATA_TEMPR0[0] ),
	.B(\Z\R_DATA_TEMPR1[0] ),
	.C(\Z\R_DATA_TEMPR2[0] ),
	.D(\Z\R_DATA_TEMPR3[0] )
);
// @9:5126
  OR4 OR4_43 (
	.Y(OR4_43_Y),
	.A(OR4_668_Y),
	.B(OR2_45_Y),
	.C(\Z\R_DATA_TEMPR22[57] ),
	.D(\Z\R_DATA_TEMPR23[57] )
);
// @9:5084
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[5] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR20[39] , \Z\R_DATA_TEMPR20[38] , \Z\R_DATA_TEMPR20[37] , \Z\R_DATA_TEMPR20[36] , \Z\R_DATA_TEMPR20[35] , \Z\R_DATA_TEMPR20[34] , \Z\R_DATA_TEMPR20[33] , \Z\R_DATA_TEMPR20[32] , \Z\R_DATA_TEMPR20[31] , \Z\R_DATA_TEMPR20[30] , \Z\R_DATA_TEMPR20[29] , \Z\R_DATA_TEMPR20[28] , \Z\R_DATA_TEMPR20[27] , \Z\R_DATA_TEMPR20[26] , \Z\R_DATA_TEMPR20[25] , \Z\R_DATA_TEMPR20[24] , \Z\R_DATA_TEMPR20[23] , \Z\R_DATA_TEMPR20[22] , \Z\R_DATA_TEMPR20[21] , \Z\R_DATA_TEMPR20[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[5] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR20[19] , \Z\R_DATA_TEMPR20[18] , \Z\R_DATA_TEMPR20[17] , \Z\R_DATA_TEMPR20[16] , \Z\R_DATA_TEMPR20[15] , \Z\R_DATA_TEMPR20[14] , \Z\R_DATA_TEMPR20[13] , \Z\R_DATA_TEMPR20[12] , \Z\R_DATA_TEMPR20[11] , \Z\R_DATA_TEMPR20[10] , \Z\R_DATA_TEMPR20[9] , \Z\R_DATA_TEMPR20[8] , \Z\R_DATA_TEMPR20[7] , \Z\R_DATA_TEMPR20[6] , \Z\R_DATA_TEMPR20[5] , \Z\R_DATA_TEMPR20[4] , \Z\R_DATA_TEMPR20[3] , \Z\R_DATA_TEMPR20[2] , \Z\R_DATA_TEMPR20[1] , \Z\R_DATA_TEMPR20[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[20][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%20%0%TWO-PORT%ECC_EN-0";
// @9:5081
  OR4 OR4_314 (
	.Y(OR4_314_Y),
	.A(\Z\R_DATA_TEMPR24[3] ),
	.B(\Z\R_DATA_TEMPR25[3] ),
	.C(\Z\R_DATA_TEMPR26[3] ),
	.D(\Z\R_DATA_TEMPR27[3] )
);
// @9:5076
  OR4 OR4_503 (
	.Y(OR4_503_Y),
	.A(\Z\R_DATA_TEMPR12[65] ),
	.B(\Z\R_DATA_TEMPR13[65] ),
	.C(\Z\R_DATA_TEMPR14[65] ),
	.D(\Z\R_DATA_TEMPR15[65] )
);
// @9:5074
  OR4 OR4_480 (
	.Y(OR4_480_Y),
	.A(\Z\R_DATA_TEMPR24[1] ),
	.B(\Z\R_DATA_TEMPR25[1] ),
	.C(\Z\R_DATA_TEMPR26[1] ),
	.D(\Z\R_DATA_TEMPR27[1] )
);
// @9:5072
  OR4 \OR4_R_DATA[76]  (
	.Y(R_DATA_c[76]),
	.A(OR4_309_Y),
	.B(OR4_705_Y),
	.C(OR4_97_Y),
	.D(OR4_141_Y)
);
// @9:5068
  OR4 OR4_654 (
	.Y(OR4_654_Y),
	.A(\Z\R_DATA_TEMPR0[73] ),
	.B(\Z\R_DATA_TEMPR1[73] ),
	.C(\Z\R_DATA_TEMPR2[73] ),
	.D(\Z\R_DATA_TEMPR3[73] )
);
// @9:5066
  OR2 OR2_3 (
	.Y(OR2_3_Y),
	.A(\Z\R_DATA_TEMPR20[71] ),
	.B(\Z\R_DATA_TEMPR21[71] )
);
// @9:5064
  OR4 OR4_381 (
	.Y(OR4_381_Y),
	.A(OR4_553_Y),
	.B(OR2_59_Y),
	.C(\Z\R_DATA_TEMPR22[46] ),
	.D(\Z\R_DATA_TEMPR23[46] )
);
// @9:5062
  OR4 OR4_709 (
	.Y(OR4_709_Y),
	.A(\Z\R_DATA_TEMPR4[33] ),
	.B(\Z\R_DATA_TEMPR5[33] ),
	.C(\Z\R_DATA_TEMPR6[33] ),
	.D(\Z\R_DATA_TEMPR7[33] )
);
// @9:5060
  OR4 OR4_438 (
	.Y(OR4_438_Y),
	.A(\Z\R_DATA_TEMPR4[76] ),
	.B(\Z\R_DATA_TEMPR5[76] ),
	.C(\Z\R_DATA_TEMPR6[76] ),
	.D(\Z\R_DATA_TEMPR7[76] )
);
// @9:5057
  OR4 OR4_124 (
	.Y(OR4_124_Y),
	.A(\Z\R_DATA_TEMPR12[66] ),
	.B(\Z\R_DATA_TEMPR13[66] ),
	.C(\Z\R_DATA_TEMPR14[66] ),
	.D(\Z\R_DATA_TEMPR15[66] )
);
// @9:5055
  OR4 OR4_91 (
	.Y(OR4_91_Y),
	.A(\Z\R_DATA_TEMPR0[32] ),
	.B(\Z\R_DATA_TEMPR1[32] ),
	.C(\Z\R_DATA_TEMPR2[32] ),
	.D(\Z\R_DATA_TEMPR3[32] )
);
// @9:5053
  OR4 \OR4_R_DATA[70]  (
	.Y(R_DATA_c[70]),
	.A(OR4_562_Y),
	.B(OR4_3_Y),
	.C(OR4_323_Y),
	.D(OR4_54_Y)
);
// @9:5050
  OR4 OR4_431 (
	.Y(OR4_431_Y),
	.A(\Z\R_DATA_TEMPR28[56] ),
	.B(\Z\R_DATA_TEMPR29[56] ),
	.C(\Z\R_DATA_TEMPR30[56] ),
	.D(\Z\R_DATA_TEMPR31[56] )
);
// @9:5048
  OR2 OR2_6 (
	.Y(OR2_6_Y),
	.A(\Z\R_DATA_TEMPR20[33] ),
	.B(\Z\R_DATA_TEMPR21[33] )
);
// @9:5046
  OR4 OR4_75 (
	.Y(OR4_75_Y),
	.A(\Z\R_DATA_TEMPR4[53] ),
	.B(\Z\R_DATA_TEMPR5[53] ),
	.C(\Z\R_DATA_TEMPR6[53] ),
	.D(\Z\R_DATA_TEMPR7[53] )
);
// @9:5044
  OR2 OR2_0 (
	.Y(OR2_0_Y),
	.A(\Z\R_DATA_TEMPR20[74] ),
	.B(\Z\R_DATA_TEMPR21[74] )
);
// @9:5042
  OR4 OR4_256 (
	.Y(OR4_256_Y),
	.A(OR4_199_Y),
	.B(OR4_35_Y),
	.C(OR4_207_Y),
	.D(OR4_523_Y)
);
// @9:5040
  OR4 \OR4_R_DATA[39]  (
	.Y(R_DATA_c[39]),
	.A(OR4_393_Y),
	.B(OR4_252_Y),
	.C(OR4_202_Y),
	.D(OR4_58_Y)
);
// @9:5038
  OR4 OR4_596 (
	.Y(OR4_596_Y),
	.A(\Z\R_DATA_TEMPR0[22] ),
	.B(\Z\R_DATA_TEMPR1[22] ),
	.C(\Z\R_DATA_TEMPR2[22] ),
	.D(\Z\R_DATA_TEMPR3[22] )
);
// @9:5036
  OR4 OR4_659 (
	.Y(OR4_659_Y),
	.A(\Z\R_DATA_TEMPR0[76] ),
	.B(\Z\R_DATA_TEMPR1[76] ),
	.C(\Z\R_DATA_TEMPR2[76] ),
	.D(\Z\R_DATA_TEMPR3[76] )
);
// @9:5034
  OR4 OR4_584 (
	.Y(OR4_584_Y),
	.A(\Z\R_DATA_TEMPR4[77] ),
	.B(\Z\R_DATA_TEMPR5[77] ),
	.C(\Z\R_DATA_TEMPR6[77] ),
	.D(\Z\R_DATA_TEMPR7[77] )
);
// @9:5032
  OR4 OR4_131 (
	.Y(OR4_131_Y),
	.A(OR4_72_Y),
	.B(OR4_651_Y),
	.C(OR4_79_Y),
	.D(OR4_414_Y)
);
// @9:4989
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[4] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR18[79] , \Z\R_DATA_TEMPR18[78] , \Z\R_DATA_TEMPR18[77] , \Z\R_DATA_TEMPR18[76] , \Z\R_DATA_TEMPR18[75] , \Z\R_DATA_TEMPR18[74] , \Z\R_DATA_TEMPR18[73] , \Z\R_DATA_TEMPR18[72] , \Z\R_DATA_TEMPR18[71] , \Z\R_DATA_TEMPR18[70] , \Z\R_DATA_TEMPR18[69] , \Z\R_DATA_TEMPR18[68] , \Z\R_DATA_TEMPR18[67] , \Z\R_DATA_TEMPR18[66] , \Z\R_DATA_TEMPR18[65] , \Z\R_DATA_TEMPR18[64] , \Z\R_DATA_TEMPR18[63] , \Z\R_DATA_TEMPR18[62] , \Z\R_DATA_TEMPR18[61] , \Z\R_DATA_TEMPR18[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[4] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR18[59] , \Z\R_DATA_TEMPR18[58] , \Z\R_DATA_TEMPR18[57] , \Z\R_DATA_TEMPR18[56] , \Z\R_DATA_TEMPR18[55] , \Z\R_DATA_TEMPR18[54] , \Z\R_DATA_TEMPR18[53] , \Z\R_DATA_TEMPR18[52] , \Z\R_DATA_TEMPR18[51] , \Z\R_DATA_TEMPR18[50] , \Z\R_DATA_TEMPR18[49] , \Z\R_DATA_TEMPR18[48] , \Z\R_DATA_TEMPR18[47] , \Z\R_DATA_TEMPR18[46] , \Z\R_DATA_TEMPR18[45] , \Z\R_DATA_TEMPR18[44] , \Z\R_DATA_TEMPR18[43] , \Z\R_DATA_TEMPR18[42] , \Z\R_DATA_TEMPR18[41] , \Z\R_DATA_TEMPR18[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[18][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%18%1%TWO-PORT%ECC_EN-0";
// @9:4986
  OR4 \OR4_R_DATA[71]  (
	.Y(R_DATA_c[71]),
	.A(OR4_700_Y),
	.B(OR4_664_Y),
	.C(OR4_674_Y),
	.D(OR4_447_Y)
);
// @9:4984
  OR4 OR4_334 (
	.Y(OR4_334_Y),
	.A(\Z\R_DATA_TEMPR0[46] ),
	.B(\Z\R_DATA_TEMPR1[46] ),
	.C(\Z\R_DATA_TEMPR2[46] ),
	.D(\Z\R_DATA_TEMPR3[46] )
);
// @9:4982
  OR2 OR2_4 (
	.Y(OR2_4_Y),
	.A(\Z\R_DATA_TEMPR20[12] ),
	.B(\Z\R_DATA_TEMPR21[12] )
);
// @9:4979
  OR4 OR4_557 (
	.Y(OR4_557_Y),
	.A(\Z\R_DATA_TEMPR12[55] ),
	.B(\Z\R_DATA_TEMPR13[55] ),
	.C(\Z\R_DATA_TEMPR14[55] ),
	.D(\Z\R_DATA_TEMPR15[55] )
);
// @9:4977
  OR4 OR4_250 (
	.Y(OR4_250_Y),
	.A(OR4_442_Y),
	.B(OR2_31_Y),
	.C(\Z\R_DATA_TEMPR22[51] ),
	.D(\Z\R_DATA_TEMPR23[51] )
);
// @9:4975
  OR4 OR4_379 (
	.Y(OR4_379_Y),
	.A(\Z\R_DATA_TEMPR0[37] ),
	.B(\Z\R_DATA_TEMPR1[37] ),
	.C(\Z\R_DATA_TEMPR2[37] ),
	.D(\Z\R_DATA_TEMPR3[37] )
);
// @9:4973
  OR4 OR4_8 (
	.Y(OR4_8_Y),
	.A(\Z\R_DATA_TEMPR4[42] ),
	.B(\Z\R_DATA_TEMPR5[42] ),
	.C(\Z\R_DATA_TEMPR6[42] ),
	.D(\Z\R_DATA_TEMPR7[42] )
);
// @9:4971
  OR4 OR4_24 (
	.Y(OR4_24_Y),
	.A(\Z\R_DATA_TEMPR24[19] ),
	.B(\Z\R_DATA_TEMPR25[19] ),
	.C(\Z\R_DATA_TEMPR26[19] ),
	.D(\Z\R_DATA_TEMPR27[19] )
);
// @9:4969
  OR4 OR4_582 (
	.Y(OR4_582_Y),
	.A(\Z\R_DATA_TEMPR8[25] ),
	.B(\Z\R_DATA_TEMPR9[25] ),
	.C(\Z\R_DATA_TEMPR10[25] ),
	.D(\Z\R_DATA_TEMPR11[25] )
);
// @9:4967
  OR4 OR4_309 (
	.Y(OR4_309_Y),
	.A(OR4_659_Y),
	.B(OR4_438_Y),
	.C(OR4_487_Y),
	.D(OR4_613_Y)
);
// @9:4964
  OR4 OR4_616 (
	.Y(OR4_616_Y),
	.A(\Z\R_DATA_TEMPR16[67] ),
	.B(\Z\R_DATA_TEMPR17[67] ),
	.C(\Z\R_DATA_TEMPR18[67] ),
	.D(\Z\R_DATA_TEMPR19[67] )
);
// @9:4962
  OR4 OR4_93 (
	.Y(OR4_93_Y),
	.A(\Z\R_DATA_TEMPR12[64] ),
	.B(\Z\R_DATA_TEMPR13[64] ),
	.C(\Z\R_DATA_TEMPR14[64] ),
	.D(\Z\R_DATA_TEMPR15[64] )
);
// @9:4959
  OR4 OR4_563 (
	.Y(OR4_563_Y),
	.A(\Z\R_DATA_TEMPR16[37] ),
	.B(\Z\R_DATA_TEMPR17[37] ),
	.C(\Z\R_DATA_TEMPR18[37] ),
	.D(\Z\R_DATA_TEMPR19[37] )
);
// @9:4956
  OR4 OR4_326 (
	.Y(OR4_326_Y),
	.A(\Z\R_DATA_TEMPR28[78] ),
	.B(\Z\R_DATA_TEMPR29[78] ),
	.C(\Z\R_DATA_TEMPR30[78] ),
	.D(\Z\R_DATA_TEMPR31[78] )
);
// @9:4954
  OR4 \OR4_R_DATA[67]  (
	.Y(R_DATA_c[67]),
	.A(OR4_369_Y),
	.B(OR4_715_Y),
	.C(OR4_186_Y),
	.D(OR4_257_Y)
);
// @9:4951
  OR4 OR4_194 (
	.Y(OR4_194_Y),
	.A(\Z\R_DATA_TEMPR24[45] ),
	.B(\Z\R_DATA_TEMPR25[45] ),
	.C(\Z\R_DATA_TEMPR26[45] ),
	.D(\Z\R_DATA_TEMPR27[45] )
);
// @9:4948
  OR4 OR4_281 (
	.Y(OR4_281_Y),
	.A(\Z\R_DATA_TEMPR16[44] ),
	.B(\Z\R_DATA_TEMPR17[44] ),
	.C(\Z\R_DATA_TEMPR18[44] ),
	.D(\Z\R_DATA_TEMPR19[44] )
);
// @9:4945
  OR4 OR4_424 (
	.Y(OR4_424_Y),
	.A(\Z\R_DATA_TEMPR16[68] ),
	.B(\Z\R_DATA_TEMPR17[68] ),
	.C(\Z\R_DATA_TEMPR18[68] ),
	.D(\Z\R_DATA_TEMPR19[68] )
);
// @9:4941
  OR4 OR4_15 (
	.Y(OR4_15_Y),
	.A(\Z\R_DATA_TEMPR0[69] ),
	.B(\Z\R_DATA_TEMPR1[69] ),
	.C(\Z\R_DATA_TEMPR2[69] ),
	.D(\Z\R_DATA_TEMPR3[69] )
);
// @9:4938
  OR4 OR4_352 (
	.Y(OR4_352_Y),
	.A(\Z\R_DATA_TEMPR24[41] ),
	.B(\Z\R_DATA_TEMPR25[41] ),
	.C(\Z\R_DATA_TEMPR26[41] ),
	.D(\Z\R_DATA_TEMPR27[41] )
);
// @9:4936
  OR4 \OR4_R_DATA[47]  (
	.Y(R_DATA_c[47]),
	.A(OR4_530_Y),
	.B(OR4_153_Y),
	.C(OR4_329_Y),
	.D(OR4_400_Y)
);
// @9:4933
  OR4 OR4_470 (
	.Y(OR4_470_Y),
	.A(\Z\R_DATA_TEMPR28[53] ),
	.B(\Z\R_DATA_TEMPR29[53] ),
	.C(\Z\R_DATA_TEMPR30[53] ),
	.D(\Z\R_DATA_TEMPR31[53] )
);
// @9:4931
  OR4 OR4_456 (
	.Y(OR4_456_Y),
	.A(\Z\R_DATA_TEMPR0[55] ),
	.B(\Z\R_DATA_TEMPR1[55] ),
	.C(\Z\R_DATA_TEMPR2[55] ),
	.D(\Z\R_DATA_TEMPR3[55] )
);
// @9:4929
  OR4 \OR4_R_DATA[38]  (
	.Y(R_DATA_c[38]),
	.A(OR4_125_Y),
	.B(OR4_38_Y),
	.C(OR4_425_Y),
	.D(OR4_531_Y)
);
// @9:4927
  OR4 OR4_636 (
	.Y(OR4_636_Y),
	.A(OR4_204_Y),
	.B(OR4_612_Y),
	.C(OR4_646_Y),
	.D(OR4_284_Y)
);
// @9:4924
  OR4 OR4_400 (
	.Y(OR4_400_Y),
	.A(\Z\R_DATA_TEMPR28[47] ),
	.B(\Z\R_DATA_TEMPR29[47] ),
	.C(\Z\R_DATA_TEMPR30[47] ),
	.D(\Z\R_DATA_TEMPR31[47] )
);
// @9:4921
  OR4 OR4_425 (
	.Y(OR4_425_Y),
	.A(\Z\R_DATA_TEMPR24[38] ),
	.B(\Z\R_DATA_TEMPR25[38] ),
	.C(\Z\R_DATA_TEMPR26[38] ),
	.D(\Z\R_DATA_TEMPR27[38] )
);
// @9:4919
  OR4 OR4_371 (
	.Y(OR4_371_Y),
	.A(\Z\R_DATA_TEMPR28[3] ),
	.B(\Z\R_DATA_TEMPR29[3] ),
	.C(\Z\R_DATA_TEMPR30[3] ),
	.D(\Z\R_DATA_TEMPR31[3] )
);
// @9:4882
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[0] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR1[39] , \Z\R_DATA_TEMPR1[38] , \Z\R_DATA_TEMPR1[37] , \Z\R_DATA_TEMPR1[36] , \Z\R_DATA_TEMPR1[35] , \Z\R_DATA_TEMPR1[34] , \Z\R_DATA_TEMPR1[33] , \Z\R_DATA_TEMPR1[32] , \Z\R_DATA_TEMPR1[31] , \Z\R_DATA_TEMPR1[30] , \Z\R_DATA_TEMPR1[29] , \Z\R_DATA_TEMPR1[28] , \Z\R_DATA_TEMPR1[27] , \Z\R_DATA_TEMPR1[26] , \Z\R_DATA_TEMPR1[25] , \Z\R_DATA_TEMPR1[24] , \Z\R_DATA_TEMPR1[23] , \Z\R_DATA_TEMPR1[22] , \Z\R_DATA_TEMPR1[21] , \Z\R_DATA_TEMPR1[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[0] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR1[19] , \Z\R_DATA_TEMPR1[18] , \Z\R_DATA_TEMPR1[17] , \Z\R_DATA_TEMPR1[16] , \Z\R_DATA_TEMPR1[15] , \Z\R_DATA_TEMPR1[14] , \Z\R_DATA_TEMPR1[13] , \Z\R_DATA_TEMPR1[12] , \Z\R_DATA_TEMPR1[11] , \Z\R_DATA_TEMPR1[10] , \Z\R_DATA_TEMPR1[9] , \Z\R_DATA_TEMPR1[8] , \Z\R_DATA_TEMPR1[7] , \Z\R_DATA_TEMPR1[6] , \Z\R_DATA_TEMPR1[5] , \Z\R_DATA_TEMPR1[4] , \Z\R_DATA_TEMPR1[3] , \Z\R_DATA_TEMPR1[2] , \Z\R_DATA_TEMPR1[1] , \Z\R_DATA_TEMPR1[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[1][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%1%0%TWO-PORT%ECC_EN-0";
// @9:4879
  OR4 OR4_249 (
	.Y(OR4_249_Y),
	.A(OR4_12_Y),
	.B(OR4_588_Y),
	.C(OR4_465_Y),
	.D(OR4_500_Y)
);
// @9:4876
  OR4 OR4_396 (
	.Y(OR4_396_Y),
	.A(\Z\R_DATA_TEMPR12[38] ),
	.B(\Z\R_DATA_TEMPR13[38] ),
	.C(\Z\R_DATA_TEMPR14[38] ),
	.D(\Z\R_DATA_TEMPR15[38] )
);
// @9:4873
  OR4 OR4_301 (
	.Y(OR4_301_Y),
	.A(\Z\R_DATA_TEMPR24[20] ),
	.B(\Z\R_DATA_TEMPR25[20] ),
	.C(\Z\R_DATA_TEMPR26[20] ),
	.D(\Z\R_DATA_TEMPR27[20] )
);
// @9:4871
  OR4 OR4_369 (
	.Y(OR4_369_Y),
	.A(OR4_426_Y),
	.B(OR4_95_Y),
	.C(OR4_385_Y),
	.D(OR4_5_Y)
);
// @9:4869
  OR4 OR4_55 (
	.Y(OR4_55_Y),
	.A(\Z\R_DATA_TEMPR12[57] ),
	.B(\Z\R_DATA_TEMPR13[57] ),
	.C(\Z\R_DATA_TEMPR14[57] ),
	.D(\Z\R_DATA_TEMPR15[57] )
);
// @9:4867
  OR4 OR4_558 (
	.Y(OR4_558_Y),
	.A(OR4_188_Y),
	.B(OR4_687_Y),
	.C(OR4_1_Y),
	.D(OR4_124_Y)
);
// @9:4864
  OR4 OR4_494 (
	.Y(OR4_494_Y),
	.A(\Z\R_DATA_TEMPR28[35] ),
	.B(\Z\R_DATA_TEMPR29[35] ),
	.C(\Z\R_DATA_TEMPR30[35] ),
	.D(\Z\R_DATA_TEMPR31[35] )
);
// @9:4862
  OR2 OR2_11 (
	.Y(OR2_11_Y),
	.A(\Z\R_DATA_TEMPR20[50] ),
	.B(\Z\R_DATA_TEMPR21[50] )
);
// @9:4860
  OR4 OR4_574 (
	.Y(OR4_574_Y),
	.A(\Z\R_DATA_TEMPR8[48] ),
	.B(\Z\R_DATA_TEMPR9[48] ),
	.C(\Z\R_DATA_TEMPR10[48] ),
	.D(\Z\R_DATA_TEMPR11[48] )
);
// @9:4858
  OR4 OR4_504 (
	.Y(OR4_504_Y),
	.A(OR4_121_Y),
	.B(OR4_644_Y),
	.C(OR4_676_Y),
	.D(OR4_73_Y)
);
// @9:4856
  OR4 OR4_612 (
	.Y(OR4_612_Y),
	.A(\Z\R_DATA_TEMPR4[15] ),
	.B(\Z\R_DATA_TEMPR5[15] ),
	.C(\Z\R_DATA_TEMPR6[15] ),
	.D(\Z\R_DATA_TEMPR7[15] )
);
// @9:4853
  OR4 OR4_142 (
	.Y(OR4_142_Y),
	.A(\Z\R_DATA_TEMPR24[31] ),
	.B(\Z\R_DATA_TEMPR25[31] ),
	.C(\Z\R_DATA_TEMPR26[31] ),
	.D(\Z\R_DATA_TEMPR27[31] )
);
// @9:4851
  OR4 \OR4_R_DATA[17]  (
	.Y(R_DATA_c[17]),
	.A(OR4_154_Y),
	.B(OR4_501_Y),
	.C(OR4_682_Y),
	.D(OR4_29_Y)
);
// @9:4849
  OR2 OR2_71 (
	.Y(OR2_71_Y),
	.A(\Z\R_DATA_TEMPR20[27] ),
	.B(\Z\R_DATA_TEMPR21[27] )
);
// @9:4846
  OR4 OR4_618 (
	.Y(OR4_618_Y),
	.A(\Z\R_DATA_TEMPR24[62] ),
	.B(\Z\R_DATA_TEMPR25[62] ),
	.C(\Z\R_DATA_TEMPR26[62] ),
	.D(\Z\R_DATA_TEMPR27[62] )
);
// @9:4844
  OR2 OR2_54 (
	.Y(OR2_54_Y),
	.A(\Z\R_DATA_TEMPR20[59] ),
	.B(\Z\R_DATA_TEMPR21[59] )
);
// @9:4842
  OR4 OR4_572 (
	.Y(OR4_572_Y),
	.A(\Z\R_DATA_TEMPR0[14] ),
	.B(\Z\R_DATA_TEMPR1[14] ),
	.C(\Z\R_DATA_TEMPR2[14] ),
	.D(\Z\R_DATA_TEMPR3[14] )
);
// @9:4840
  OR4 OR4_495 (
	.Y(OR4_495_Y),
	.A(OR4_626_Y),
	.B(OR4_322_Y),
	.C(OR4_486_Y),
	.D(OR4_108_Y)
);
// @9:4838
  OR4 OR4_556 (
	.Y(OR4_556_Y),
	.A(OR4_78_Y),
	.B(OR4_225_Y),
	.C(OR4_86_Y),
	.D(OR4_463_Y)
);
// @9:4836
  OR4 \OR4_R_DATA[66]  (
	.Y(R_DATA_c[66]),
	.A(OR4_558_Y),
	.B(OR4_233_Y),
	.C(OR4_350_Y),
	.D(OR4_388_Y)
);
// @9:4834
  OR4 OR4_502 (
	.Y(OR4_502_Y),
	.A(OR4_209_Y),
	.B(OR2_4_Y),
	.C(\Z\R_DATA_TEMPR22[12] ),
	.D(\Z\R_DATA_TEMPR23[12] )
);
// @9:4792
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[7] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR28[39] , \Z\R_DATA_TEMPR28[38] , \Z\R_DATA_TEMPR28[37] , \Z\R_DATA_TEMPR28[36] , \Z\R_DATA_TEMPR28[35] , \Z\R_DATA_TEMPR28[34] , \Z\R_DATA_TEMPR28[33] , \Z\R_DATA_TEMPR28[32] , \Z\R_DATA_TEMPR28[31] , \Z\R_DATA_TEMPR28[30] , \Z\R_DATA_TEMPR28[29] , \Z\R_DATA_TEMPR28[28] , \Z\R_DATA_TEMPR28[27] , \Z\R_DATA_TEMPR28[26] , \Z\R_DATA_TEMPR28[25] , \Z\R_DATA_TEMPR28[24] , \Z\R_DATA_TEMPR28[23] , \Z\R_DATA_TEMPR28[22] , \Z\R_DATA_TEMPR28[21] , \Z\R_DATA_TEMPR28[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[7] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR28[19] , \Z\R_DATA_TEMPR28[18] , \Z\R_DATA_TEMPR28[17] , \Z\R_DATA_TEMPR28[16] , \Z\R_DATA_TEMPR28[15] , \Z\R_DATA_TEMPR28[14] , \Z\R_DATA_TEMPR28[13] , \Z\R_DATA_TEMPR28[12] , \Z\R_DATA_TEMPR28[11] , \Z\R_DATA_TEMPR28[10] , \Z\R_DATA_TEMPR28[9] , \Z\R_DATA_TEMPR28[8] , \Z\R_DATA_TEMPR28[7] , \Z\R_DATA_TEMPR28[6] , \Z\R_DATA_TEMPR28[5] , \Z\R_DATA_TEMPR28[4] , \Z\R_DATA_TEMPR28[3] , \Z\R_DATA_TEMPR28[2] , \Z\R_DATA_TEMPR28[1] , \Z\R_DATA_TEMPR28[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[28][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%28%0%TWO-PORT%ECC_EN-0";
// @9:4788
  OR4 OR4_460 (
	.Y(OR4_460_Y),
	.A(\Z\R_DATA_TEMPR12[63] ),
	.B(\Z\R_DATA_TEMPR13[63] ),
	.C(\Z\R_DATA_TEMPR14[63] ),
	.D(\Z\R_DATA_TEMPR15[63] )
);
// @9:4745
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[6] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR24[79] , \Z\R_DATA_TEMPR24[78] , \Z\R_DATA_TEMPR24[77] , \Z\R_DATA_TEMPR24[76] , \Z\R_DATA_TEMPR24[75] , \Z\R_DATA_TEMPR24[74] , \Z\R_DATA_TEMPR24[73] , \Z\R_DATA_TEMPR24[72] , \Z\R_DATA_TEMPR24[71] , \Z\R_DATA_TEMPR24[70] , \Z\R_DATA_TEMPR24[69] , \Z\R_DATA_TEMPR24[68] , \Z\R_DATA_TEMPR24[67] , \Z\R_DATA_TEMPR24[66] , \Z\R_DATA_TEMPR24[65] , \Z\R_DATA_TEMPR24[64] , \Z\R_DATA_TEMPR24[63] , \Z\R_DATA_TEMPR24[62] , \Z\R_DATA_TEMPR24[61] , \Z\R_DATA_TEMPR24[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[6] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR24[59] , \Z\R_DATA_TEMPR24[58] , \Z\R_DATA_TEMPR24[57] , \Z\R_DATA_TEMPR24[56] , \Z\R_DATA_TEMPR24[55] , \Z\R_DATA_TEMPR24[54] , \Z\R_DATA_TEMPR24[53] , \Z\R_DATA_TEMPR24[52] , \Z\R_DATA_TEMPR24[51] , \Z\R_DATA_TEMPR24[50] , \Z\R_DATA_TEMPR24[49] , \Z\R_DATA_TEMPR24[48] , \Z\R_DATA_TEMPR24[47] , \Z\R_DATA_TEMPR24[46] , \Z\R_DATA_TEMPR24[45] , \Z\R_DATA_TEMPR24[44] , \Z\R_DATA_TEMPR24[43] , \Z\R_DATA_TEMPR24[42] , \Z\R_DATA_TEMPR24[41] , \Z\R_DATA_TEMPR24[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[24][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%24%1%TWO-PORT%ECC_EN-0";
// @9:4742
  OR4 OR4_271 (
	.Y(OR4_271_Y),
	.A(\Z\R_DATA_TEMPR4[45] ),
	.B(\Z\R_DATA_TEMPR5[45] ),
	.C(\Z\R_DATA_TEMPR6[45] ),
	.D(\Z\R_DATA_TEMPR7[45] )
);
// @9:4740
  OR4 OR4_6 (
	.Y(OR4_6_Y),
	.A(OR4_182_Y),
	.B(OR2_67_Y),
	.C(\Z\R_DATA_TEMPR22[16] ),
	.D(\Z\R_DATA_TEMPR23[16] )
);
// @9:4698
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[5] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR21[39] , \Z\R_DATA_TEMPR21[38] , \Z\R_DATA_TEMPR21[37] , \Z\R_DATA_TEMPR21[36] , \Z\R_DATA_TEMPR21[35] , \Z\R_DATA_TEMPR21[34] , \Z\R_DATA_TEMPR21[33] , \Z\R_DATA_TEMPR21[32] , \Z\R_DATA_TEMPR21[31] , \Z\R_DATA_TEMPR21[30] , \Z\R_DATA_TEMPR21[29] , \Z\R_DATA_TEMPR21[28] , \Z\R_DATA_TEMPR21[27] , \Z\R_DATA_TEMPR21[26] , \Z\R_DATA_TEMPR21[25] , \Z\R_DATA_TEMPR21[24] , \Z\R_DATA_TEMPR21[23] , \Z\R_DATA_TEMPR21[22] , \Z\R_DATA_TEMPR21[21] , \Z\R_DATA_TEMPR21[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[5] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR21[19] , \Z\R_DATA_TEMPR21[18] , \Z\R_DATA_TEMPR21[17] , \Z\R_DATA_TEMPR21[16] , \Z\R_DATA_TEMPR21[15] , \Z\R_DATA_TEMPR21[14] , \Z\R_DATA_TEMPR21[13] , \Z\R_DATA_TEMPR21[12] , \Z\R_DATA_TEMPR21[11] , \Z\R_DATA_TEMPR21[10] , \Z\R_DATA_TEMPR21[9] , \Z\R_DATA_TEMPR21[8] , \Z\R_DATA_TEMPR21[7] , \Z\R_DATA_TEMPR21[6] , \Z\R_DATA_TEMPR21[5] , \Z\R_DATA_TEMPR21[4] , \Z\R_DATA_TEMPR21[3] , \Z\R_DATA_TEMPR21[2] , \Z\R_DATA_TEMPR21[1] , \Z\R_DATA_TEMPR21[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[21][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%21%0%TWO-PORT%ECC_EN-0";
// @9:4695
  OR2 OR2_13 (
	.Y(OR2_13_Y),
	.A(\Z\R_DATA_TEMPR20[5] ),
	.B(\Z\R_DATA_TEMPR21[5] )
);
// @9:4693
  OR4 \OR4_R_DATA[60]  (
	.Y(R_DATA_c[60]),
	.A(OR4_81_Y),
	.B(OR4_263_Y),
	.C(OR4_578_Y),
	.D(OR4_299_Y)
);
// @9:4691
  OR4 \OR4_R_DATA[74]  (
	.Y(R_DATA_c[74]),
	.A(OR4_660_Y),
	.B(OR4_402_Y),
	.C(OR4_39_Y),
	.D(OR4_348_Y)
);
// @9:4688
  OR4 OR4_361 (
	.Y(OR4_361_Y),
	.A(\Z\R_DATA_TEMPR28[18] ),
	.B(\Z\R_DATA_TEMPR29[18] ),
	.C(\Z\R_DATA_TEMPR30[18] ),
	.D(\Z\R_DATA_TEMPR31[18] )
);
// @9:4686
  OR4 OR4_201 (
	.Y(OR4_201_Y),
	.A(\Z\R_DATA_TEMPR4[43] ),
	.B(\Z\R_DATA_TEMPR5[43] ),
	.C(\Z\R_DATA_TEMPR6[43] ),
	.D(\Z\R_DATA_TEMPR7[43] )
);
// @9:4683
  OR4 OR4_213 (
	.Y(OR4_213_Y),
	.A(\Z\R_DATA_TEMPR24[73] ),
	.B(\Z\R_DATA_TEMPR25[73] ),
	.C(\Z\R_DATA_TEMPR26[73] ),
	.D(\Z\R_DATA_TEMPR27[73] )
);
// @9:4680
  OR4 OR4_632 (
	.Y(OR4_632_Y),
	.A(\Z\R_DATA_TEMPR24[50] ),
	.B(\Z\R_DATA_TEMPR25[50] ),
	.C(\Z\R_DATA_TEMPR26[50] ),
	.D(\Z\R_DATA_TEMPR27[50] )
);
// @9:4678
  OR4 OR4_143 (
	.Y(OR4_143_Y),
	.A(\Z\R_DATA_TEMPR12[8] ),
	.B(\Z\R_DATA_TEMPR13[8] ),
	.C(\Z\R_DATA_TEMPR14[8] ),
	.D(\Z\R_DATA_TEMPR15[8] )
);
// @9:4636
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[7] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR29[39] , \Z\R_DATA_TEMPR29[38] , \Z\R_DATA_TEMPR29[37] , \Z\R_DATA_TEMPR29[36] , \Z\R_DATA_TEMPR29[35] , \Z\R_DATA_TEMPR29[34] , \Z\R_DATA_TEMPR29[33] , \Z\R_DATA_TEMPR29[32] , \Z\R_DATA_TEMPR29[31] , \Z\R_DATA_TEMPR29[30] , \Z\R_DATA_TEMPR29[29] , \Z\R_DATA_TEMPR29[28] , \Z\R_DATA_TEMPR29[27] , \Z\R_DATA_TEMPR29[26] , \Z\R_DATA_TEMPR29[25] , \Z\R_DATA_TEMPR29[24] , \Z\R_DATA_TEMPR29[23] , \Z\R_DATA_TEMPR29[22] , \Z\R_DATA_TEMPR29[21] , \Z\R_DATA_TEMPR29[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[7] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR29[19] , \Z\R_DATA_TEMPR29[18] , \Z\R_DATA_TEMPR29[17] , \Z\R_DATA_TEMPR29[16] , \Z\R_DATA_TEMPR29[15] , \Z\R_DATA_TEMPR29[14] , \Z\R_DATA_TEMPR29[13] , \Z\R_DATA_TEMPR29[12] , \Z\R_DATA_TEMPR29[11] , \Z\R_DATA_TEMPR29[10] , \Z\R_DATA_TEMPR29[9] , \Z\R_DATA_TEMPR29[8] , \Z\R_DATA_TEMPR29[7] , \Z\R_DATA_TEMPR29[6] , \Z\R_DATA_TEMPR29[5] , \Z\R_DATA_TEMPR29[4] , \Z\R_DATA_TEMPR29[3] , \Z\R_DATA_TEMPR29[2] , \Z\R_DATA_TEMPR29[1] , \Z\R_DATA_TEMPR29[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[29][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%29%0%TWO-PORT%ECC_EN-0";
// @9:4633
  OR4 \OR4_R_DATA[46]  (
	.Y(R_DATA_c[46]),
	.A(OR4_713_Y),
	.B(OR4_381_Y),
	.C(OR4_510_Y),
	.D(OR4_548_Y)
);
// @9:4631
  OR2 OR2_73 (
	.Y(OR2_73_Y),
	.A(\Z\R_DATA_TEMPR20[75] ),
	.B(\Z\R_DATA_TEMPR21[75] )
);
// @9:4629
  OR4 OR4_22 (
	.Y(OR4_22_Y),
	.A(\Z\R_DATA_TEMPR8[41] ),
	.B(\Z\R_DATA_TEMPR9[41] ),
	.C(\Z\R_DATA_TEMPR10[41] ),
	.D(\Z\R_DATA_TEMPR11[41] )
);
// @9:4627
  OR4 OR4_638 (
	.Y(OR4_638_Y),
	.A(\Z\R_DATA_TEMPR0[38] ),
	.B(\Z\R_DATA_TEMPR1[38] ),
	.C(\Z\R_DATA_TEMPR2[38] ),
	.D(\Z\R_DATA_TEMPR3[38] )
);
// @9:4625
  OR2 OR2_21 (
	.Y(OR2_21_Y),
	.A(\Z\R_DATA_TEMPR20[3] ),
	.B(\Z\R_DATA_TEMPR21[3] )
);
// @9:4623
  OR4 OR4_684 (
	.Y(OR4_684_Y),
	.A(\Z\R_DATA_TEMPR0[16] ),
	.B(\Z\R_DATA_TEMPR1[16] ),
	.C(\Z\R_DATA_TEMPR2[16] ),
	.D(\Z\R_DATA_TEMPR3[16] )
);
// @9:4621
  OR4 \OR4_R_DATA[61]  (
	.Y(R_DATA_c[61]),
	.A(OR4_230_Y),
	.B(OR4_193_Y),
	.C(OR4_210_Y),
	.D(OR4_697_Y)
);
// @9:4619
  OR4 OR4_154 (
	.Y(OR4_154_Y),
	.A(OR4_223_Y),
	.B(OR4_614_Y),
	.C(OR4_167_Y),
	.D(OR4_512_Y)
);
// @9:4617
  OR4 OR4_564 (
	.Y(OR4_564_Y),
	.A(OR4_190_Y),
	.B(OR2_1_Y),
	.C(\Z\R_DATA_TEMPR22[78] ),
	.D(\Z\R_DATA_TEMPR23[78] )
);
// @9:4615
  OR4 \OR4_R_DATA[8]  (
	.Y(R_DATA_c[8]),
	.A(OR4_362_Y),
	.B(OR4_441_Y),
	.C(OR4_275_Y),
	.D(OR4_542_Y)
);
// @9:4613
  OR4 \OR4_R_DATA[40]  (
	.Y(R_DATA_c[40]),
	.A(OR4_256_Y),
	.B(OR4_403_Y),
	.C(OR4_10_Y),
	.D(OR4_454_Y)
);
// @9:4611
  OR4 OR4_78 (
	.Y(OR4_78_Y),
	.A(\Z\R_DATA_TEMPR0[4] ),
	.B(\Z\R_DATA_TEMPR1[4] ),
	.C(\Z\R_DATA_TEMPR2[4] ),
	.D(\Z\R_DATA_TEMPR3[4] )
);
// @9:4609
  OR4 OR4_286 (
	.Y(OR4_286_Y),
	.A(OR4_606_Y),
	.B(OR2_7_Y),
	.C(\Z\R_DATA_TEMPR22[69] ),
	.D(\Z\R_DATA_TEMPR23[69] )
);
// @9:4567
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[3] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR12[39] , \Z\R_DATA_TEMPR12[38] , \Z\R_DATA_TEMPR12[37] , \Z\R_DATA_TEMPR12[36] , \Z\R_DATA_TEMPR12[35] , \Z\R_DATA_TEMPR12[34] , \Z\R_DATA_TEMPR12[33] , \Z\R_DATA_TEMPR12[32] , \Z\R_DATA_TEMPR12[31] , \Z\R_DATA_TEMPR12[30] , \Z\R_DATA_TEMPR12[29] , \Z\R_DATA_TEMPR12[28] , \Z\R_DATA_TEMPR12[27] , \Z\R_DATA_TEMPR12[26] , \Z\R_DATA_TEMPR12[25] , \Z\R_DATA_TEMPR12[24] , \Z\R_DATA_TEMPR12[23] , \Z\R_DATA_TEMPR12[22] , \Z\R_DATA_TEMPR12[21] , \Z\R_DATA_TEMPR12[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[3] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR12[19] , \Z\R_DATA_TEMPR12[18] , \Z\R_DATA_TEMPR12[17] , \Z\R_DATA_TEMPR12[16] , \Z\R_DATA_TEMPR12[15] , \Z\R_DATA_TEMPR12[14] , \Z\R_DATA_TEMPR12[13] , \Z\R_DATA_TEMPR12[12] , \Z\R_DATA_TEMPR12[11] , \Z\R_DATA_TEMPR12[10] , \Z\R_DATA_TEMPR12[9] , \Z\R_DATA_TEMPR12[8] , \Z\R_DATA_TEMPR12[7] , \Z\R_DATA_TEMPR12[6] , \Z\R_DATA_TEMPR12[5] , \Z\R_DATA_TEMPR12[4] , \Z\R_DATA_TEMPR12[3] , \Z\R_DATA_TEMPR12[2] , \Z\R_DATA_TEMPR12[1] , \Z\R_DATA_TEMPR12[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[12][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%12%0%TWO-PORT%ECC_EN-0";
// @9:4564
  OR4 OR4_643 (
	.Y(OR4_643_Y),
	.A(\Z\R_DATA_TEMPR4[51] ),
	.B(\Z\R_DATA_TEMPR5[51] ),
	.C(\Z\R_DATA_TEMPR6[51] ),
	.D(\Z\R_DATA_TEMPR7[51] )
);
// @9:4562
  OR4 OR4_689 (
	.Y(OR4_689_Y),
	.A(OR4_467_Y),
	.B(OR4_313_Y),
	.C(OR4_212_Y),
	.D(OR4_244_Y)
);
// @9:4525
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[0] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR3[39] , \Z\R_DATA_TEMPR3[38] , \Z\R_DATA_TEMPR3[37] , \Z\R_DATA_TEMPR3[36] , \Z\R_DATA_TEMPR3[35] , \Z\R_DATA_TEMPR3[34] , \Z\R_DATA_TEMPR3[33] , \Z\R_DATA_TEMPR3[32] , \Z\R_DATA_TEMPR3[31] , \Z\R_DATA_TEMPR3[30] , \Z\R_DATA_TEMPR3[29] , \Z\R_DATA_TEMPR3[28] , \Z\R_DATA_TEMPR3[27] , \Z\R_DATA_TEMPR3[26] , \Z\R_DATA_TEMPR3[25] , \Z\R_DATA_TEMPR3[24] , \Z\R_DATA_TEMPR3[23] , \Z\R_DATA_TEMPR3[22] , \Z\R_DATA_TEMPR3[21] , \Z\R_DATA_TEMPR3[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[0] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR3[19] , \Z\R_DATA_TEMPR3[18] , \Z\R_DATA_TEMPR3[17] , \Z\R_DATA_TEMPR3[16] , \Z\R_DATA_TEMPR3[15] , \Z\R_DATA_TEMPR3[14] , \Z\R_DATA_TEMPR3[13] , \Z\R_DATA_TEMPR3[12] , \Z\R_DATA_TEMPR3[11] , \Z\R_DATA_TEMPR3[10] , \Z\R_DATA_TEMPR3[9] , \Z\R_DATA_TEMPR3[8] , \Z\R_DATA_TEMPR3[7] , \Z\R_DATA_TEMPR3[6] , \Z\R_DATA_TEMPR3[5] , \Z\R_DATA_TEMPR3[4] , \Z\R_DATA_TEMPR3[3] , \Z\R_DATA_TEMPR3[2] , \Z\R_DATA_TEMPR3[1] , \Z\R_DATA_TEMPR3[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[3][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%3%0%TWO-PORT%ECC_EN-0";
// @9:4522
  OR4 OR4_562 (
	.Y(OR4_562_Y),
	.A(OR4_506_Y),
	.B(OR4_351_Y),
	.C(OR4_513_Y),
	.D(OR4_109_Y)
);
// @9:4520
  OR4 \OR4_R_DATA[41]  (
	.Y(R_DATA_c[41]),
	.A(OR4_378_Y),
	.B(OR4_341_Y),
	.C(OR4_352_Y),
	.D(OR4_120_Y)
);
// @9:4518
  OR4 OR4_233 (
	.Y(OR4_233_Y),
	.A(OR4_390_Y),
	.B(OR2_20_Y),
	.C(\Z\R_DATA_TEMPR22[66] ),
	.D(\Z\R_DATA_TEMPR23[66] )
);
// @9:4516
  OR4 OR4_545 (
	.Y(OR4_545_Y),
	.A(\Z\R_DATA_TEMPR8[47] ),
	.B(\Z\R_DATA_TEMPR9[47] ),
	.C(\Z\R_DATA_TEMPR10[47] ),
	.D(\Z\R_DATA_TEMPR11[47] )
);
// @9:4473
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[6] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR27[79] , \Z\R_DATA_TEMPR27[78] , \Z\R_DATA_TEMPR27[77] , \Z\R_DATA_TEMPR27[76] , \Z\R_DATA_TEMPR27[75] , \Z\R_DATA_TEMPR27[74] , \Z\R_DATA_TEMPR27[73] , \Z\R_DATA_TEMPR27[72] , \Z\R_DATA_TEMPR27[71] , \Z\R_DATA_TEMPR27[70] , \Z\R_DATA_TEMPR27[69] , \Z\R_DATA_TEMPR27[68] , \Z\R_DATA_TEMPR27[67] , \Z\R_DATA_TEMPR27[66] , \Z\R_DATA_TEMPR27[65] , \Z\R_DATA_TEMPR27[64] , \Z\R_DATA_TEMPR27[63] , \Z\R_DATA_TEMPR27[62] , \Z\R_DATA_TEMPR27[61] , \Z\R_DATA_TEMPR27[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[6] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR27[59] , \Z\R_DATA_TEMPR27[58] , \Z\R_DATA_TEMPR27[57] , \Z\R_DATA_TEMPR27[56] , \Z\R_DATA_TEMPR27[55] , \Z\R_DATA_TEMPR27[54] , \Z\R_DATA_TEMPR27[53] , \Z\R_DATA_TEMPR27[52] , \Z\R_DATA_TEMPR27[51] , \Z\R_DATA_TEMPR27[50] , \Z\R_DATA_TEMPR27[49] , \Z\R_DATA_TEMPR27[48] , \Z\R_DATA_TEMPR27[47] , \Z\R_DATA_TEMPR27[46] , \Z\R_DATA_TEMPR27[45] , \Z\R_DATA_TEMPR27[44] , \Z\R_DATA_TEMPR27[43] , \Z\R_DATA_TEMPR27[42] , \Z\R_DATA_TEMPR27[41] , \Z\R_DATA_TEMPR27[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[27][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%27%1%TWO-PORT%ECC_EN-0";
// @9:4469
  OR4 OR4_587 (
	.Y(OR4_587_Y),
	.A(\Z\R_DATA_TEMPR16[48] ),
	.B(\Z\R_DATA_TEMPR17[48] ),
	.C(\Z\R_DATA_TEMPR18[48] ),
	.D(\Z\R_DATA_TEMPR19[48] )
);
// @9:4467
  OR4 OR4_280 (
	.Y(OR4_280_Y),
	.A(OR4_629_Y),
	.B(OR4_407_Y),
	.C(OR4_446_Y),
	.D(OR4_579_Y)
);
// @9:4465
  OR4 \OR4_R_DATA[16]  (
	.Y(R_DATA_c[16]),
	.A(OR4_330_Y),
	.B(OR4_6_Y),
	.C(OR4_129_Y),
	.D(OR4_173_Y)
);
// @9:4463
  OR4 OR4_29 (
	.Y(OR4_29_Y),
	.A(\Z\R_DATA_TEMPR28[17] ),
	.B(\Z\R_DATA_TEMPR29[17] ),
	.C(\Z\R_DATA_TEMPR30[17] ),
	.D(\Z\R_DATA_TEMPR31[17] )
);
// @9:4461
  OR2 OR2_23 (
	.Y(OR2_23_Y),
	.A(\Z\R_DATA_TEMPR20[77] ),
	.B(\Z\R_DATA_TEMPR21[77] )
);
// @9:4458
  OR4 OR4_261 (
	.Y(OR4_261_Y),
	.A(\Z\R_DATA_TEMPR24[51] ),
	.B(\Z\R_DATA_TEMPR25[51] ),
	.C(\Z\R_DATA_TEMPR26[51] ),
	.D(\Z\R_DATA_TEMPR27[51] )
);
// @9:4456
  OR4 OR4_356 (
	.Y(OR4_356_Y),
	.A(\Z\R_DATA_TEMPR4[12] ),
	.B(\Z\R_DATA_TEMPR5[12] ),
	.C(\Z\R_DATA_TEMPR6[12] ),
	.D(\Z\R_DATA_TEMPR7[12] )
);
// @9:4454
  OR4 OR4_229 (
	.Y(OR4_229_Y),
	.A(\Z\R_DATA_TEMPR0[71] ),
	.B(\Z\R_DATA_TEMPR1[71] ),
	.C(\Z\R_DATA_TEMPR2[71] ),
	.D(\Z\R_DATA_TEMPR3[71] )
);
// @9:4450
  OR4 \OR4_R_DATA[10]  (
	.Y(R_DATA_c[10]),
	.A(OR4_593_Y),
	.B(OR4_34_Y),
	.C(OR4_359_Y),
	.D(OR4_76_Y)
);
// @9:4448
  OR4 \OR4_R_DATA[35]  (
	.Y(R_DATA_c[35]),
	.A(OR4_67_Y),
	.B(OR4_418_Y),
	.C(OR4_701_Y),
	.D(OR4_494_Y)
);
// @9:4445
  OR4 OR4_454 (
	.Y(OR4_454_Y),
	.A(\Z\R_DATA_TEMPR28[40] ),
	.B(\Z\R_DATA_TEMPR29[40] ),
	.C(\Z\R_DATA_TEMPR30[40] ),
	.D(\Z\R_DATA_TEMPR31[40] )
);
// @9:4408
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[0] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR0[39] , \Z\R_DATA_TEMPR0[38] , \Z\R_DATA_TEMPR0[37] , \Z\R_DATA_TEMPR0[36] , \Z\R_DATA_TEMPR0[35] , \Z\R_DATA_TEMPR0[34] , \Z\R_DATA_TEMPR0[33] , \Z\R_DATA_TEMPR0[32] , \Z\R_DATA_TEMPR0[31] , \Z\R_DATA_TEMPR0[30] , \Z\R_DATA_TEMPR0[29] , \Z\R_DATA_TEMPR0[28] , \Z\R_DATA_TEMPR0[27] , \Z\R_DATA_TEMPR0[26] , \Z\R_DATA_TEMPR0[25] , \Z\R_DATA_TEMPR0[24] , \Z\R_DATA_TEMPR0[23] , \Z\R_DATA_TEMPR0[22] , \Z\R_DATA_TEMPR0[21] , \Z\R_DATA_TEMPR0[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[0] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR0[19] , \Z\R_DATA_TEMPR0[18] , \Z\R_DATA_TEMPR0[17] , \Z\R_DATA_TEMPR0[16] , \Z\R_DATA_TEMPR0[15] , \Z\R_DATA_TEMPR0[14] , \Z\R_DATA_TEMPR0[13] , \Z\R_DATA_TEMPR0[12] , \Z\R_DATA_TEMPR0[11] , \Z\R_DATA_TEMPR0[10] , \Z\R_DATA_TEMPR0[9] , \Z\R_DATA_TEMPR0[8] , \Z\R_DATA_TEMPR0[7] , \Z\R_DATA_TEMPR0[6] , \Z\R_DATA_TEMPR0[5] , \Z\R_DATA_TEMPR0[4] , \Z\R_DATA_TEMPR0[3] , \Z\R_DATA_TEMPR0[2] , \Z\R_DATA_TEMPR0[1] , \Z\R_DATA_TEMPR0[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%0%0%TWO-PORT%ECC_EN-0";
// @9:4405
  OR4 OR4_34 (
	.Y(OR4_34_Y),
	.A(OR4_138_Y),
	.B(OR2_12_Y),
	.C(\Z\R_DATA_TEMPR22[10] ),
	.D(\Z\R_DATA_TEMPR23[10] )
);
// @9:4403
  OR4 OR4_513 (
	.Y(OR4_513_Y),
	.A(\Z\R_DATA_TEMPR8[70] ),
	.B(\Z\R_DATA_TEMPR9[70] ),
	.C(\Z\R_DATA_TEMPR10[70] ),
	.D(\Z\R_DATA_TEMPR11[70] )
);
// @9:4401
  OR4 OR4_18 (
	.Y(OR4_18_Y),
	.A(\Z\R_DATA_TEMPR28[22] ),
	.B(\Z\R_DATA_TEMPR29[22] ),
	.C(\Z\R_DATA_TEMPR30[22] ),
	.D(\Z\R_DATA_TEMPR31[22] )
);
// @9:4399
  OR4 \OR4_R_DATA[9]  (
	.Y(R_DATA_c[9]),
	.A(OR4_90_Y),
	.B(OR4_242_Y),
	.C(OR4_417_Y),
	.D(OR4_560_Y)
);
// @9:4397
  OR4 OR4_382 (
	.Y(OR4_382_Y),
	.A(\Z\R_DATA_TEMPR4[10] ),
	.B(\Z\R_DATA_TEMPR5[10] ),
	.C(\Z\R_DATA_TEMPR6[10] ),
	.D(\Z\R_DATA_TEMPR7[10] )
);
// @9:4395
  OR4 OR4_122 (
	.Y(OR4_122_Y),
	.A(OR4_14_Y),
	.B(OR4_166_Y),
	.C(OR4_259_Y),
	.D(OR4_47_Y)
);
// @9:4393
  OR4 \OR4_R_DATA[11]  (
	.Y(R_DATA_c[11]),
	.A(OR4_2_Y),
	.B(OR4_691_Y),
	.C(OR4_706_Y),
	.D(OR4_481_Y)
);
// @9:4350
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[6] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR26[79] , \Z\R_DATA_TEMPR26[78] , \Z\R_DATA_TEMPR26[77] , \Z\R_DATA_TEMPR26[76] , \Z\R_DATA_TEMPR26[75] , \Z\R_DATA_TEMPR26[74] , \Z\R_DATA_TEMPR26[73] , \Z\R_DATA_TEMPR26[72] , \Z\R_DATA_TEMPR26[71] , \Z\R_DATA_TEMPR26[70] , \Z\R_DATA_TEMPR26[69] , \Z\R_DATA_TEMPR26[68] , \Z\R_DATA_TEMPR26[67] , \Z\R_DATA_TEMPR26[66] , \Z\R_DATA_TEMPR26[65] , \Z\R_DATA_TEMPR26[64] , \Z\R_DATA_TEMPR26[63] , \Z\R_DATA_TEMPR26[62] , \Z\R_DATA_TEMPR26[61] , \Z\R_DATA_TEMPR26[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[6] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR26[59] , \Z\R_DATA_TEMPR26[58] , \Z\R_DATA_TEMPR26[57] , \Z\R_DATA_TEMPR26[56] , \Z\R_DATA_TEMPR26[55] , \Z\R_DATA_TEMPR26[54] , \Z\R_DATA_TEMPR26[53] , \Z\R_DATA_TEMPR26[52] , \Z\R_DATA_TEMPR26[51] , \Z\R_DATA_TEMPR26[50] , \Z\R_DATA_TEMPR26[49] , \Z\R_DATA_TEMPR26[48] , \Z\R_DATA_TEMPR26[47] , \Z\R_DATA_TEMPR26[46] , \Z\R_DATA_TEMPR26[45] , \Z\R_DATA_TEMPR26[44] , \Z\R_DATA_TEMPR26[43] , \Z\R_DATA_TEMPR26[42] , \Z\R_DATA_TEMPR26[41] , \Z\R_DATA_TEMPR26[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[26][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%26%1%TWO-PORT%ECC_EN-0";
// @9:4347
  OR4 OR4_719 (
	.Y(OR4_719_Y),
	.A(\Z\R_DATA_TEMPR8[49] ),
	.B(\Z\R_DATA_TEMPR9[49] ),
	.C(\Z\R_DATA_TEMPR10[49] ),
	.D(\Z\R_DATA_TEMPR11[49] )
);
// @9:4344
  OR4 OR4_340 (
	.Y(OR4_340_Y),
	.A(\Z\R_DATA_TEMPR16[36] ),
	.B(\Z\R_DATA_TEMPR17[36] ),
	.C(\Z\R_DATA_TEMPR18[36] ),
	.D(\Z\R_DATA_TEMPR19[36] )
);
// @9:4342
  OR2 OR2_52 (
	.Y(OR2_52_Y),
	.A(\Z\R_DATA_TEMPR20[28] ),
	.B(\Z\R_DATA_TEMPR21[28] )
);
// @9:4340
  OR4 \OR4_R_DATA[5]  (
	.Y(R_DATA_c[5]),
	.A(OR4_107_Y),
	.B(OR4_688_Y),
	.C(OR4_457_Y),
	.D(OR4_601_Y)
);
// @9:4338
  OR4 OR4_486 (
	.Y(OR4_486_Y),
	.A(\Z\R_DATA_TEMPR8[72] ),
	.B(\Z\R_DATA_TEMPR9[72] ),
	.C(\Z\R_DATA_TEMPR10[72] ),
	.D(\Z\R_DATA_TEMPR11[72] )
);
// @9:4335
  OR4 OR4_455 (
	.Y(OR4_455_Y),
	.A(\Z\R_DATA_TEMPR12[71] ),
	.B(\Z\R_DATA_TEMPR13[71] ),
	.C(\Z\R_DATA_TEMPR14[71] ),
	.D(\Z\R_DATA_TEMPR15[71] )
);
// @9:4332
  OR4 OR4_674 (
	.Y(OR4_674_Y),
	.A(\Z\R_DATA_TEMPR24[71] ),
	.B(\Z\R_DATA_TEMPR25[71] ),
	.C(\Z\R_DATA_TEMPR26[71] ),
	.D(\Z\R_DATA_TEMPR27[71] )
);
// @9:4329
  OR4 OR4_299 (
	.Y(OR4_299_Y),
	.A(\Z\R_DATA_TEMPR28[60] ),
	.B(\Z\R_DATA_TEMPR29[60] ),
	.C(\Z\R_DATA_TEMPR30[60] ),
	.D(\Z\R_DATA_TEMPR31[60] )
);
// @9:4327
  OR4 OR4_604 (
	.Y(OR4_604_Y),
	.A(OR4_65_Y),
	.B(OR2_36_Y),
	.C(\Z\R_DATA_TEMPR22[34] ),
	.D(\Z\R_DATA_TEMPR23[34] )
);
// @9:4325
  OR4 OR4_77 (
	.Y(OR4_77_Y),
	.A(\Z\R_DATA_TEMPR8[35] ),
	.B(\Z\R_DATA_TEMPR9[35] ),
	.C(\Z\R_DATA_TEMPR10[35] ),
	.D(\Z\R_DATA_TEMPR11[35] )
);
// @9:4323
  OR4 OR4_242 (
	.Y(OR4_242_Y),
	.A(OR4_375_Y),
	.B(OR2_10_Y),
	.C(\Z\R_DATA_TEMPR22[9] ),
	.D(\Z\R_DATA_TEMPR23[9] )
);
// @9:4321
  OR4 OR4_276 (
	.Y(OR4_276_Y),
	.A(\Z\R_DATA_TEMPR4[54] ),
	.B(\Z\R_DATA_TEMPR5[54] ),
	.C(\Z\R_DATA_TEMPR6[54] ),
	.D(\Z\R_DATA_TEMPR7[54] )
);
// @9:4319
  OR4 OR4_58 (
	.Y(OR4_58_Y),
	.A(\Z\R_DATA_TEMPR28[39] ),
	.B(\Z\R_DATA_TEMPR29[39] ),
	.C(\Z\R_DATA_TEMPR30[39] ),
	.D(\Z\R_DATA_TEMPR31[39] )
);
// @9:4317
  OR4 OR4_588 (
	.Y(OR4_588_Y),
	.A(\Z\R_DATA_TEMPR4[58] ),
	.B(\Z\R_DATA_TEMPR5[58] ),
	.C(\Z\R_DATA_TEMPR6[58] ),
	.D(\Z\R_DATA_TEMPR7[58] )
);
// @9:4315
  OR4 OR4_70 (
	.Y(OR4_70_Y),
	.A(\Z\R_DATA_TEMPR24[55] ),
	.B(\Z\R_DATA_TEMPR25[55] ),
	.C(\Z\R_DATA_TEMPR26[55] ),
	.D(\Z\R_DATA_TEMPR27[55] )
);
// @9:4311
  OR4 OR4_533 (
	.Y(OR4_533_Y),
	.A(\Z\R_DATA_TEMPR8[7] ),
	.B(\Z\R_DATA_TEMPR9[7] ),
	.C(\Z\R_DATA_TEMPR10[7] ),
	.D(\Z\R_DATA_TEMPR11[7] )
);
// @9:4309
  OR4 OR4_206 (
	.Y(OR4_206_Y),
	.A(OR4_57_Y),
	.B(OR2_24_Y),
	.C(\Z\R_DATA_TEMPR22[23] ),
	.D(\Z\R_DATA_TEMPR23[23] )
);
// @9:4267
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[3] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR14[39] , \Z\R_DATA_TEMPR14[38] , \Z\R_DATA_TEMPR14[37] , \Z\R_DATA_TEMPR14[36] , \Z\R_DATA_TEMPR14[35] , \Z\R_DATA_TEMPR14[34] , \Z\R_DATA_TEMPR14[33] , \Z\R_DATA_TEMPR14[32] , \Z\R_DATA_TEMPR14[31] , \Z\R_DATA_TEMPR14[30] , \Z\R_DATA_TEMPR14[29] , \Z\R_DATA_TEMPR14[28] , \Z\R_DATA_TEMPR14[27] , \Z\R_DATA_TEMPR14[26] , \Z\R_DATA_TEMPR14[25] , \Z\R_DATA_TEMPR14[24] , \Z\R_DATA_TEMPR14[23] , \Z\R_DATA_TEMPR14[22] , \Z\R_DATA_TEMPR14[21] , \Z\R_DATA_TEMPR14[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[3] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR14[19] , \Z\R_DATA_TEMPR14[18] , \Z\R_DATA_TEMPR14[17] , \Z\R_DATA_TEMPR14[16] , \Z\R_DATA_TEMPR14[15] , \Z\R_DATA_TEMPR14[14] , \Z\R_DATA_TEMPR14[13] , \Z\R_DATA_TEMPR14[12] , \Z\R_DATA_TEMPR14[11] , \Z\R_DATA_TEMPR14[10] , \Z\R_DATA_TEMPR14[9] , \Z\R_DATA_TEMPR14[8] , \Z\R_DATA_TEMPR14[7] , \Z\R_DATA_TEMPR14[6] , \Z\R_DATA_TEMPR14[5] , \Z\R_DATA_TEMPR14[4] , \Z\R_DATA_TEMPR14[3] , \Z\R_DATA_TEMPR14[2] , \Z\R_DATA_TEMPR14[1] , \Z\R_DATA_TEMPR14[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[14][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%14%0%TWO-PORT%ECC_EN-0";
// @9:4264
  OR4 OR4_679 (
	.Y(OR4_679_Y),
	.A(\Z\R_DATA_TEMPR0[13] ),
	.B(\Z\R_DATA_TEMPR1[13] ),
	.C(\Z\R_DATA_TEMPR2[13] ),
	.D(\Z\R_DATA_TEMPR3[13] )
);
// @9:4262
  OR4 OR4_123 (
	.Y(OR4_123_Y),
	.A(\Z\R_DATA_TEMPR0[25] ),
	.B(\Z\R_DATA_TEMPR1[25] ),
	.C(\Z\R_DATA_TEMPR2[25] ),
	.D(\Z\R_DATA_TEMPR3[25] )
);
// @9:4219
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[7] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR28[79] , \Z\R_DATA_TEMPR28[78] , \Z\R_DATA_TEMPR28[77] , \Z\R_DATA_TEMPR28[76] , \Z\R_DATA_TEMPR28[75] , \Z\R_DATA_TEMPR28[74] , \Z\R_DATA_TEMPR28[73] , \Z\R_DATA_TEMPR28[72] , \Z\R_DATA_TEMPR28[71] , \Z\R_DATA_TEMPR28[70] , \Z\R_DATA_TEMPR28[69] , \Z\R_DATA_TEMPR28[68] , \Z\R_DATA_TEMPR28[67] , \Z\R_DATA_TEMPR28[66] , \Z\R_DATA_TEMPR28[65] , \Z\R_DATA_TEMPR28[64] , \Z\R_DATA_TEMPR28[63] , \Z\R_DATA_TEMPR28[62] , \Z\R_DATA_TEMPR28[61] , \Z\R_DATA_TEMPR28[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[7] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR28[59] , \Z\R_DATA_TEMPR28[58] , \Z\R_DATA_TEMPR28[57] , \Z\R_DATA_TEMPR28[56] , \Z\R_DATA_TEMPR28[55] , \Z\R_DATA_TEMPR28[54] , \Z\R_DATA_TEMPR28[53] , \Z\R_DATA_TEMPR28[52] , \Z\R_DATA_TEMPR28[51] , \Z\R_DATA_TEMPR28[50] , \Z\R_DATA_TEMPR28[49] , \Z\R_DATA_TEMPR28[48] , \Z\R_DATA_TEMPR28[47] , \Z\R_DATA_TEMPR28[46] , \Z\R_DATA_TEMPR28[45] , \Z\R_DATA_TEMPR28[44] , \Z\R_DATA_TEMPR28[43] , \Z\R_DATA_TEMPR28[42] , \Z\R_DATA_TEMPR28[41] , \Z\R_DATA_TEMPR28[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[28][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%28%1%TWO-PORT%ECC_EN-0";
// @9:4215
  OR4 OR4_609 (
	.Y(OR4_609_Y),
	.A(\Z\R_DATA_TEMPR12[48] ),
	.B(\Z\R_DATA_TEMPR13[48] ),
	.C(\Z\R_DATA_TEMPR14[48] ),
	.D(\Z\R_DATA_TEMPR15[48] )
);
// @9:4212
  OR4 OR4_319 (
	.Y(OR4_319_Y),
	.A(\Z\R_DATA_TEMPR16[29] ),
	.B(\Z\R_DATA_TEMPR17[29] ),
	.C(\Z\R_DATA_TEMPR18[29] ),
	.D(\Z\R_DATA_TEMPR19[29] )
);
// @9:4209
  OR4 OR4_192 (
	.Y(OR4_192_Y),
	.A(\Z\R_DATA_TEMPR12[56] ),
	.B(\Z\R_DATA_TEMPR13[56] ),
	.C(\Z\R_DATA_TEMPR14[56] ),
	.D(\Z\R_DATA_TEMPR15[56] )
);
// @9:4207
  OR4 OR4_541 (
	.Y(OR4_541_Y),
	.A(\Z\R_DATA_TEMPR4[13] ),
	.B(\Z\R_DATA_TEMPR5[13] ),
	.C(\Z\R_DATA_TEMPR6[13] ),
	.D(\Z\R_DATA_TEMPR7[13] )
);
// @9:4204
  OR4 OR4_577 (
	.Y(OR4_577_Y),
	.A(\Z\R_DATA_TEMPR28[43] ),
	.B(\Z\R_DATA_TEMPR29[43] ),
	.C(\Z\R_DATA_TEMPR30[43] ),
	.D(\Z\R_DATA_TEMPR31[43] )
);
// @9:4201
  OR4 OR4_270 (
	.Y(OR4_270_Y),
	.A(\Z\R_DATA_TEMPR12[44] ),
	.B(\Z\R_DATA_TEMPR13[44] ),
	.C(\Z\R_DATA_TEMPR14[44] ),
	.D(\Z\R_DATA_TEMPR15[44] )
);
// @9:4199
  OR2 OR2_59 (
	.Y(OR2_59_Y),
	.A(\Z\R_DATA_TEMPR20[46] ),
	.B(\Z\R_DATA_TEMPR21[46] )
);
// @9:4197
  OR4 OR4_507 (
	.Y(OR4_507_Y),
	.A(\Z\R_DATA_TEMPR4[73] ),
	.B(\Z\R_DATA_TEMPR5[73] ),
	.C(\Z\R_DATA_TEMPR6[73] ),
	.D(\Z\R_DATA_TEMPR7[73] )
);
// @9:4195
  OR4 \OR4_R_DATA[64]  (
	.Y(R_DATA_c[64]),
	.A(OR4_189_Y),
	.B(OR4_652_Y),
	.C(OR4_283_Y),
	.D(OR4_598_Y)
);
// @9:4193
  OR4 OR4_200 (
	.Y(OR4_200_Y),
	.A(\Z\R_DATA_TEMPR0[21] ),
	.B(\Z\R_DATA_TEMPR1[21] ),
	.C(\Z\R_DATA_TEMPR2[21] ),
	.D(\Z\R_DATA_TEMPR3[21] )
);
// @9:4191
  OR4 OR4_586 (
	.Y(OR4_586_Y),
	.A(\Z\R_DATA_TEMPR8[61] ),
	.B(\Z\R_DATA_TEMPR9[61] ),
	.C(\Z\R_DATA_TEMPR10[61] ),
	.D(\Z\R_DATA_TEMPR11[61] )
);
// @9:4189
  OR4 OR4_623 (
	.Y(OR4_623_Y),
	.A(\Z\R_DATA_TEMPR0[41] ),
	.B(\Z\R_DATA_TEMPR1[41] ),
	.C(\Z\R_DATA_TEMPR2[41] ),
	.D(\Z\R_DATA_TEMPR3[41] )
);
// @9:4146
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[3] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR13[79] , \Z\R_DATA_TEMPR13[78] , \Z\R_DATA_TEMPR13[77] , \Z\R_DATA_TEMPR13[76] , \Z\R_DATA_TEMPR13[75] , \Z\R_DATA_TEMPR13[74] , \Z\R_DATA_TEMPR13[73] , \Z\R_DATA_TEMPR13[72] , \Z\R_DATA_TEMPR13[71] , \Z\R_DATA_TEMPR13[70] , \Z\R_DATA_TEMPR13[69] , \Z\R_DATA_TEMPR13[68] , \Z\R_DATA_TEMPR13[67] , \Z\R_DATA_TEMPR13[66] , \Z\R_DATA_TEMPR13[65] , \Z\R_DATA_TEMPR13[64] , \Z\R_DATA_TEMPR13[63] , \Z\R_DATA_TEMPR13[62] , \Z\R_DATA_TEMPR13[61] , \Z\R_DATA_TEMPR13[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[3] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR13[59] , \Z\R_DATA_TEMPR13[58] , \Z\R_DATA_TEMPR13[57] , \Z\R_DATA_TEMPR13[56] , \Z\R_DATA_TEMPR13[55] , \Z\R_DATA_TEMPR13[54] , \Z\R_DATA_TEMPR13[53] , \Z\R_DATA_TEMPR13[52] , \Z\R_DATA_TEMPR13[51] , \Z\R_DATA_TEMPR13[50] , \Z\R_DATA_TEMPR13[49] , \Z\R_DATA_TEMPR13[48] , \Z\R_DATA_TEMPR13[47] , \Z\R_DATA_TEMPR13[46] , \Z\R_DATA_TEMPR13[45] , \Z\R_DATA_TEMPR13[44] , \Z\R_DATA_TEMPR13[43] , \Z\R_DATA_TEMPR13[42] , \Z\R_DATA_TEMPR13[41] , \Z\R_DATA_TEMPR13[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[13][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%13%1%TWO-PORT%ECC_EN-0";
// @9:4143
  OR4 OR4_664 (
	.Y(OR4_664_Y),
	.A(OR4_150_Y),
	.B(OR2_3_Y),
	.C(\Z\R_DATA_TEMPR22[71] ),
	.D(\Z\R_DATA_TEMPR23[71] )
);
// @9:4141
  OR4 OR4_17 (
	.Y(OR4_17_Y),
	.A(\Z\R_DATA_TEMPR4[56] ),
	.B(\Z\R_DATA_TEMPR5[56] ),
	.C(\Z\R_DATA_TEMPR6[56] ),
	.D(\Z\R_DATA_TEMPR7[56] )
);
// @9:4139
  OR4 OR4_525 (
	.Y(OR4_525_Y),
	.A(\Z\R_DATA_TEMPR8[0] ),
	.B(\Z\R_DATA_TEMPR9[0] ),
	.C(\Z\R_DATA_TEMPR10[0] ),
	.D(\Z\R_DATA_TEMPR11[0] )
);
// @9:4137
  OR4 \OR4_R_DATA[44]  (
	.Y(R_DATA_c[44]),
	.A(OR4_335_Y),
	.B(OR4_84_Y),
	.C(OR4_430_Y),
	.D(OR4_32_Y)
);
// @9:4134
  OR4 OR4_372 (
	.Y(OR4_372_Y),
	.A(\Z\R_DATA_TEMPR24[72] ),
	.B(\Z\R_DATA_TEMPR25[72] ),
	.C(\Z\R_DATA_TEMPR26[72] ),
	.D(\Z\R_DATA_TEMPR27[72] )
);
// @9:4096
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[1] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR4[79] , \Z\R_DATA_TEMPR4[78] , \Z\R_DATA_TEMPR4[77] , \Z\R_DATA_TEMPR4[76] , \Z\R_DATA_TEMPR4[75] , \Z\R_DATA_TEMPR4[74] , \Z\R_DATA_TEMPR4[73] , \Z\R_DATA_TEMPR4[72] , \Z\R_DATA_TEMPR4[71] , \Z\R_DATA_TEMPR4[70] , \Z\R_DATA_TEMPR4[69] , \Z\R_DATA_TEMPR4[68] , \Z\R_DATA_TEMPR4[67] , \Z\R_DATA_TEMPR4[66] , \Z\R_DATA_TEMPR4[65] , \Z\R_DATA_TEMPR4[64] , \Z\R_DATA_TEMPR4[63] , \Z\R_DATA_TEMPR4[62] , \Z\R_DATA_TEMPR4[61] , \Z\R_DATA_TEMPR4[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[1] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR4[59] , \Z\R_DATA_TEMPR4[58] , \Z\R_DATA_TEMPR4[57] , \Z\R_DATA_TEMPR4[56] , \Z\R_DATA_TEMPR4[55] , \Z\R_DATA_TEMPR4[54] , \Z\R_DATA_TEMPR4[53] , \Z\R_DATA_TEMPR4[52] , \Z\R_DATA_TEMPR4[51] , \Z\R_DATA_TEMPR4[50] , \Z\R_DATA_TEMPR4[49] , \Z\R_DATA_TEMPR4[48] , \Z\R_DATA_TEMPR4[47] , \Z\R_DATA_TEMPR4[46] , \Z\R_DATA_TEMPR4[45] , \Z\R_DATA_TEMPR4[44] , \Z\R_DATA_TEMPR4[43] , \Z\R_DATA_TEMPR4[42] , \Z\R_DATA_TEMPR4[41] , \Z\R_DATA_TEMPR4[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[4][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%4%1%TWO-PORT%ECC_EN-0";
// @9:4093
  OR4 OR4_193 (
	.Y(OR4_193_Y),
	.A(OR4_394_Y),
	.B(OR2_63_Y),
	.C(\Z\R_DATA_TEMPR22[61] ),
	.D(\Z\R_DATA_TEMPR23[61] )
);
// @9:4088
  OR4 OR4_339 (
	.Y(OR4_339_Y),
	.A(\Z\R_DATA_TEMPR24[22] ),
	.B(\Z\R_DATA_TEMPR25[22] ),
	.C(\Z\R_DATA_TEMPR26[22] ),
	.D(\Z\R_DATA_TEMPR27[22] )
);
// @9:4086
  OR4 OR4_410 (
	.Y(OR4_410_Y),
	.A(\Z\R_DATA_TEMPR4[49] ),
	.B(\Z\R_DATA_TEMPR5[49] ),
	.C(\Z\R_DATA_TEMPR6[49] ),
	.D(\Z\R_DATA_TEMPR7[49] )
);
// @9:4084
  OR4 OR4_76 (
	.Y(OR4_76_Y),
	.A(\Z\R_DATA_TEMPR28[10] ),
	.B(\Z\R_DATA_TEMPR29[10] ),
	.C(\Z\R_DATA_TEMPR30[10] ),
	.D(\Z\R_DATA_TEMPR31[10] )
);
// @9:4082
  OR4 OR4_25 (
	.Y(OR4_25_Y),
	.A(\Z\R_DATA_TEMPR28[51] ),
	.B(\Z\R_DATA_TEMPR29[51] ),
	.C(\Z\R_DATA_TEMPR30[51] ),
	.D(\Z\R_DATA_TEMPR31[51] )
);
// @9:4080
  OR4 OR4_10 (
	.Y(OR4_10_Y),
	.A(\Z\R_DATA_TEMPR24[40] ),
	.B(\Z\R_DATA_TEMPR25[40] ),
	.C(\Z\R_DATA_TEMPR26[40] ),
	.D(\Z\R_DATA_TEMPR27[40] )
);
// @9:4042
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[2] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR8[79] , \Z\R_DATA_TEMPR8[78] , \Z\R_DATA_TEMPR8[77] , \Z\R_DATA_TEMPR8[76] , \Z\R_DATA_TEMPR8[75] , \Z\R_DATA_TEMPR8[74] , \Z\R_DATA_TEMPR8[73] , \Z\R_DATA_TEMPR8[72] , \Z\R_DATA_TEMPR8[71] , \Z\R_DATA_TEMPR8[70] , \Z\R_DATA_TEMPR8[69] , \Z\R_DATA_TEMPR8[68] , \Z\R_DATA_TEMPR8[67] , \Z\R_DATA_TEMPR8[66] , \Z\R_DATA_TEMPR8[65] , \Z\R_DATA_TEMPR8[64] , \Z\R_DATA_TEMPR8[63] , \Z\R_DATA_TEMPR8[62] , \Z\R_DATA_TEMPR8[61] , \Z\R_DATA_TEMPR8[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[2] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR8[59] , \Z\R_DATA_TEMPR8[58] , \Z\R_DATA_TEMPR8[57] , \Z\R_DATA_TEMPR8[56] , \Z\R_DATA_TEMPR8[55] , \Z\R_DATA_TEMPR8[54] , \Z\R_DATA_TEMPR8[53] , \Z\R_DATA_TEMPR8[52] , \Z\R_DATA_TEMPR8[51] , \Z\R_DATA_TEMPR8[50] , \Z\R_DATA_TEMPR8[49] , \Z\R_DATA_TEMPR8[48] , \Z\R_DATA_TEMPR8[47] , \Z\R_DATA_TEMPR8[46] , \Z\R_DATA_TEMPR8[45] , \Z\R_DATA_TEMPR8[44] , \Z\R_DATA_TEMPR8[43] , \Z\R_DATA_TEMPR8[42] , \Z\R_DATA_TEMPR8[41] , \Z\R_DATA_TEMPR8[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[8][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%8%1%TWO-PORT%ECC_EN-0";
// @9:4039
  OR4 OR4_266 (
	.Y(OR4_266_Y),
	.A(OR4_113_Y),
	.B(OR2_76_Y),
	.C(\Z\R_DATA_TEMPR22[13] ),
	.D(\Z\R_DATA_TEMPR23[13] )
);
// @9:4036
  OR4 OR4_302 (
	.Y(OR4_302_Y),
	.A(\Z\R_DATA_TEMPR24[36] ),
	.B(\Z\R_DATA_TEMPR25[36] ),
	.C(\Z\R_DATA_TEMPR26[36] ),
	.D(\Z\R_DATA_TEMPR27[36] )
);
// @9:4033
  OR4 OR4_248 (
	.Y(OR4_248_Y),
	.A(\Z\R_DATA_TEMPR24[78] ),
	.B(\Z\R_DATA_TEMPR25[78] ),
	.C(\Z\R_DATA_TEMPR26[78] ),
	.D(\Z\R_DATA_TEMPR27[78] )
);
// @9:4030
  OR4 OR4_311 (
	.Y(OR4_311_Y),
	.A(\Z\R_DATA_TEMPR12[30] ),
	.B(\Z\R_DATA_TEMPR13[30] ),
	.C(\Z\R_DATA_TEMPR14[30] ),
	.D(\Z\R_DATA_TEMPR15[30] )
);
// @9:4028
  OR4 OR4_184 (
	.Y(OR4_184_Y),
	.A(\Z\R_DATA_TEMPR0[63] ),
	.B(\Z\R_DATA_TEMPR1[63] ),
	.C(\Z\R_DATA_TEMPR2[63] ),
	.D(\Z\R_DATA_TEMPR3[63] )
);
// @9:4026
  OR4 OR4_476 (
	.Y(OR4_476_Y),
	.A(OR4_165_Y),
	.B(OR2_64_Y),
	.C(\Z\R_DATA_TEMPR22[72] ),
	.D(\Z\R_DATA_TEMPR23[72] )
);
// @9:4023
  OR4 OR4_641 (
	.Y(OR4_641_Y),
	.A(\Z\R_DATA_TEMPR24[48] ),
	.B(\Z\R_DATA_TEMPR25[48] ),
	.C(\Z\R_DATA_TEMPR26[48] ),
	.D(\Z\R_DATA_TEMPR27[48] )
);
// @9:4021
  OR4 OR4_669 (
	.Y(OR4_669_Y),
	.A(OR4_200_Y),
	.B(OR4_308_Y),
	.C(OR4_307_Y),
	.D(OR4_423_Y)
);
// @9:4019
  OR4 OR4_443 (
	.Y(OR4_443_Y),
	.A(\Z\R_DATA_TEMPR12[7] ),
	.B(\Z\R_DATA_TEMPR13[7] ),
	.C(\Z\R_DATA_TEMPR14[7] ),
	.D(\Z\R_DATA_TEMPR15[7] )
);
// @9:4016
  OR4 OR4_406 (
	.Y(OR4_406_Y),
	.A(\Z\R_DATA_TEMPR16[50] ),
	.B(\Z\R_DATA_TEMPR17[50] ),
	.C(\Z\R_DATA_TEMPR18[50] ),
	.D(\Z\R_DATA_TEMPR19[50] )
);
// @9:4013
  OR4 OR4_567 (
	.Y(OR4_567_Y),
	.A(\Z\R_DATA_TEMPR24[32] ),
	.B(\Z\R_DATA_TEMPR25[32] ),
	.C(\Z\R_DATA_TEMPR26[32] ),
	.D(\Z\R_DATA_TEMPR27[32] )
);
// @9:4010
  OR4 OR4_260 (
	.Y(OR4_260_Y),
	.A(\Z\R_DATA_TEMPR12[13] ),
	.B(\Z\R_DATA_TEMPR13[13] ),
	.C(\Z\R_DATA_TEMPR14[13] ),
	.D(\Z\R_DATA_TEMPR15[13] )
);
// @9:4008
  OR4 OR4_32 (
	.Y(OR4_32_Y),
	.A(\Z\R_DATA_TEMPR28[44] ),
	.B(\Z\R_DATA_TEMPR29[44] ),
	.C(\Z\R_DATA_TEMPR30[44] ),
	.D(\Z\R_DATA_TEMPR31[44] )
);
// @9:4006
  OR4 OR4_57 (
	.Y(OR4_57_Y),
	.A(\Z\R_DATA_TEMPR16[23] ),
	.B(\Z\R_DATA_TEMPR17[23] ),
	.C(\Z\R_DATA_TEMPR18[23] ),
	.D(\Z\R_DATA_TEMPR19[23] )
);
// @9:4004
  OR4 OR4_693 (
	.Y(OR4_693_Y),
	.A(\Z\R_DATA_TEMPR8[33] ),
	.B(\Z\R_DATA_TEMPR9[33] ),
	.C(\Z\R_DATA_TEMPR10[33] ),
	.D(\Z\R_DATA_TEMPR11[33] )
);
// @9:4001
  OR4 OR4_578 (
	.Y(OR4_578_Y),
	.A(\Z\R_DATA_TEMPR24[60] ),
	.B(\Z\R_DATA_TEMPR25[60] ),
	.C(\Z\R_DATA_TEMPR26[60] ),
	.D(\Z\R_DATA_TEMPR27[60] )
);
// @9:3998
  OR4 OR4_514 (
	.Y(OR4_514_Y),
	.A(\Z\R_DATA_TEMPR12[53] ),
	.B(\Z\R_DATA_TEMPR13[53] ),
	.C(\Z\R_DATA_TEMPR14[53] ),
	.D(\Z\R_DATA_TEMPR15[53] )
);
// @9:3996
  OR4 OR4_50 (
	.Y(OR4_50_Y),
	.A(\Z\R_DATA_TEMPR4[35] ),
	.B(\Z\R_DATA_TEMPR5[35] ),
	.C(\Z\R_DATA_TEMPR6[35] ),
	.D(\Z\R_DATA_TEMPR7[35] )
);
// @9:3994
  OR4 OR4_508 (
	.Y(OR4_508_Y),
	.A(\Z\R_DATA_TEMPR8[12] ),
	.B(\Z\R_DATA_TEMPR9[12] ),
	.C(\Z\R_DATA_TEMPR10[12] ),
	.D(\Z\R_DATA_TEMPR11[12] )
);
// @9:3992
  OR4 OR4_245 (
	.Y(OR4_245_Y),
	.A(\Z\R_DATA_TEMPR0[56] ),
	.B(\Z\R_DATA_TEMPR1[56] ),
	.C(\Z\R_DATA_TEMPR2[56] ),
	.D(\Z\R_DATA_TEMPR3[56] )
);
// @9:3989
  OR4 OR4_595 (
	.Y(OR4_595_Y),
	.A(\Z\R_DATA_TEMPR28[79] ),
	.B(\Z\R_DATA_TEMPR29[79] ),
	.C(\Z\R_DATA_TEMPR30[79] ),
	.D(\Z\R_DATA_TEMPR31[79] )
);
// @9:3987
  OR4 \OR4_R_DATA[14]  (
	.Y(R_DATA_c[14]),
	.A(OR4_686_Y),
	.B(OR4_428_Y),
	.C(OR4_60_Y),
	.D(OR4_380_Y)
);
// @9:3950
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[1] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR7[39] , \Z\R_DATA_TEMPR7[38] , \Z\R_DATA_TEMPR7[37] , \Z\R_DATA_TEMPR7[36] , \Z\R_DATA_TEMPR7[35] , \Z\R_DATA_TEMPR7[34] , \Z\R_DATA_TEMPR7[33] , \Z\R_DATA_TEMPR7[32] , \Z\R_DATA_TEMPR7[31] , \Z\R_DATA_TEMPR7[30] , \Z\R_DATA_TEMPR7[29] , \Z\R_DATA_TEMPR7[28] , \Z\R_DATA_TEMPR7[27] , \Z\R_DATA_TEMPR7[26] , \Z\R_DATA_TEMPR7[25] , \Z\R_DATA_TEMPR7[24] , \Z\R_DATA_TEMPR7[23] , \Z\R_DATA_TEMPR7[22] , \Z\R_DATA_TEMPR7[21] , \Z\R_DATA_TEMPR7[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[1] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR7[19] , \Z\R_DATA_TEMPR7[18] , \Z\R_DATA_TEMPR7[17] , \Z\R_DATA_TEMPR7[16] , \Z\R_DATA_TEMPR7[15] , \Z\R_DATA_TEMPR7[14] , \Z\R_DATA_TEMPR7[13] , \Z\R_DATA_TEMPR7[12] , \Z\R_DATA_TEMPR7[11] , \Z\R_DATA_TEMPR7[10] , \Z\R_DATA_TEMPR7[9] , \Z\R_DATA_TEMPR7[8] , \Z\R_DATA_TEMPR7[7] , \Z\R_DATA_TEMPR7[6] , \Z\R_DATA_TEMPR7[5] , \Z\R_DATA_TEMPR7[4] , \Z\R_DATA_TEMPR7[3] , \Z\R_DATA_TEMPR7[2] , \Z\R_DATA_TEMPR7[1] , \Z\R_DATA_TEMPR7[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[7][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%7%0%TWO-PORT%ECC_EN-0";
// @9:3946
  OR4 OR4_430 (
	.Y(OR4_430_Y),
	.A(\Z\R_DATA_TEMPR24[44] ),
	.B(\Z\R_DATA_TEMPR25[44] ),
	.C(\Z\R_DATA_TEMPR26[44] ),
	.D(\Z\R_DATA_TEMPR27[44] )
);
// @9:3943
  OR4 OR4_320 (
	.Y(OR4_320_Y),
	.A(\Z\R_DATA_TEMPR28[15] ),
	.B(\Z\R_DATA_TEMPR29[15] ),
	.C(\Z\R_DATA_TEMPR30[15] ),
	.D(\Z\R_DATA_TEMPR31[15] )
);
// @9:3940
  OR4 OR4_512 (
	.Y(OR4_512_Y),
	.A(\Z\R_DATA_TEMPR12[17] ),
	.B(\Z\R_DATA_TEMPR13[17] ),
	.C(\Z\R_DATA_TEMPR14[17] ),
	.D(\Z\R_DATA_TEMPR15[17] )
);
// @9:3937
  OR4 OR4_331 (
	.Y(OR4_331_Y),
	.A(\Z\R_DATA_TEMPR16[27] ),
	.B(\Z\R_DATA_TEMPR17[27] ),
	.C(\Z\R_DATA_TEMPR18[27] ),
	.D(\Z\R_DATA_TEMPR19[27] )
);
// @9:3935
  OR4 OR4_4 (
	.Y(OR4_4_Y),
	.A(\Z\R_DATA_TEMPR24[24] ),
	.B(\Z\R_DATA_TEMPR25[24] ),
	.C(\Z\R_DATA_TEMPR26[24] ),
	.D(\Z\R_DATA_TEMPR27[24] )
);
// @9:3933
  OR4 OR4_259 (
	.Y(OR4_259_Y),
	.A(\Z\R_DATA_TEMPR8[34] ),
	.B(\Z\R_DATA_TEMPR9[34] ),
	.C(\Z\R_DATA_TEMPR10[34] ),
	.D(\Z\R_DATA_TEMPR11[34] )
);
// @9:3930
  OR4 OR4_447 (
	.Y(OR4_447_Y),
	.A(\Z\R_DATA_TEMPR28[71] ),
	.B(\Z\R_DATA_TEMPR29[71] ),
	.C(\Z\R_DATA_TEMPR30[71] ),
	.D(\Z\R_DATA_TEMPR31[71] )
);
// @9:3927
  OR4 OR4_386 (
	.Y(OR4_386_Y),
	.A(\Z\R_DATA_TEMPR16[19] ),
	.B(\Z\R_DATA_TEMPR17[19] ),
	.C(\Z\R_DATA_TEMPR18[19] ),
	.D(\Z\R_DATA_TEMPR19[19] )
);
// @9:3925
  OR4 OR4_16 (
	.Y(OR4_16_Y),
	.A(\Z\R_DATA_TEMPR12[1] ),
	.B(\Z\R_DATA_TEMPR13[1] ),
	.C(\Z\R_DATA_TEMPR14[1] ),
	.D(\Z\R_DATA_TEMPR15[1] )
);
// @9:3922
  OR4 OR4_222 (
	.Y(OR4_222_Y),
	.A(\Z\R_DATA_TEMPR16[18] ),
	.B(\Z\R_DATA_TEMPR17[18] ),
	.C(\Z\R_DATA_TEMPR18[18] ),
	.D(\Z\R_DATA_TEMPR19[18] )
);
// @9:3920
  OR4 OR4_362 (
	.Y(OR4_362_Y),
	.A(OR4_100_Y),
	.B(OR4_149_Y),
	.C(OR4_387_Y),
	.D(OR4_143_Y)
);
// @9:3917
  OR4 OR4_145 (
	.Y(OR4_145_Y),
	.A(\Z\R_DATA_TEMPR12[10] ),
	.B(\Z\R_DATA_TEMPR13[10] ),
	.C(\Z\R_DATA_TEMPR14[10] ),
	.D(\Z\R_DATA_TEMPR15[10] )
);
// @9:3915
  OR4 OR4_576 (
	.Y(OR4_576_Y),
	.A(\Z\R_DATA_TEMPR4[62] ),
	.B(\Z\R_DATA_TEMPR5[62] ),
	.C(\Z\R_DATA_TEMPR6[62] ),
	.D(\Z\R_DATA_TEMPR7[62] )
);
// @9:3913
  OR2 OR2_9 (
	.Y(OR2_9_Y),
	.A(\Z\R_DATA_TEMPR20[26] ),
	.B(\Z\R_DATA_TEMPR21[26] )
);
// @9:3911
  OR4 OR4_484 (
	.Y(OR4_484_Y),
	.A(\Z\R_DATA_TEMPR0[57] ),
	.B(\Z\R_DATA_TEMPR1[57] ),
	.C(\Z\R_DATA_TEMPR2[57] ),
	.D(\Z\R_DATA_TEMPR3[57] )
);
// @9:3909
  OR4 OR4_211 (
	.Y(OR4_211_Y),
	.A(\Z\R_DATA_TEMPR16[7] ),
	.B(\Z\R_DATA_TEMPR17[7] ),
	.C(\Z\R_DATA_TEMPR18[7] ),
	.D(\Z\R_DATA_TEMPR19[7] )
);
// @9:3907
  OR4 OR4_506 (
	.Y(OR4_506_Y),
	.A(\Z\R_DATA_TEMPR0[70] ),
	.B(\Z\R_DATA_TEMPR1[70] ),
	.C(\Z\R_DATA_TEMPR2[70] ),
	.D(\Z\R_DATA_TEMPR3[70] )
);
// @9:3905
  OR4 OR4_534 (
	.Y(OR4_534_Y),
	.A(OR4_475_Y),
	.B(OR4_317_Y),
	.C(OR4_485_Y),
	.D(OR4_82_Y)
);
// @9:3903
  OR4 OR4_39 (
	.Y(OR4_39_Y),
	.A(\Z\R_DATA_TEMPR24[74] ),
	.B(\Z\R_DATA_TEMPR25[74] ),
	.C(\Z\R_DATA_TEMPR26[74] ),
	.D(\Z\R_DATA_TEMPR27[74] )
);
// @9:3901
  OR4 OR4_466 (
	.Y(OR4_466_Y),
	.A(\Z\R_DATA_TEMPR8[23] ),
	.B(\Z\R_DATA_TEMPR9[23] ),
	.C(\Z\R_DATA_TEMPR10[23] ),
	.D(\Z\R_DATA_TEMPR11[23] )
);
// @9:3898
  OR4 OR4_152 (
	.Y(OR4_152_Y),
	.A(\Z\R_DATA_TEMPR12[54] ),
	.B(\Z\R_DATA_TEMPR13[54] ),
	.C(\Z\R_DATA_TEMPR14[54] ),
	.D(\Z\R_DATA_TEMPR15[54] )
);
// @9:3896
  OR4 OR4_521 (
	.Y(OR4_521_Y),
	.A(OR4_389_Y),
	.B(OR2_75_Y),
	.C(\Z\R_DATA_TEMPR22[53] ),
	.D(\Z\R_DATA_TEMPR23[53] )
);
// @9:3894
  OR4 \OR4_R_DATA[2]  (
	.Y(R_DATA_c[2]),
	.A(OR4_392_Y),
	.B(OR4_358_Y),
	.C(OR4_499_Y),
	.D(OR4_551_Y)
);
// @9:3891
  OR4 OR4_701 (
	.Y(OR4_701_Y),
	.A(\Z\R_DATA_TEMPR24[35] ),
	.B(\Z\R_DATA_TEMPR25[35] ),
	.C(\Z\R_DATA_TEMPR26[35] ),
	.D(\Z\R_DATA_TEMPR27[35] )
);
// @9:3887
  OR2 OR2_55 (
	.Y(OR2_55_Y),
	.A(\Z\R_DATA_TEMPR20[19] ),
	.B(\Z\R_DATA_TEMPR21[19] )
);
// @9:3884
  OR4 OR4_390 (
	.Y(OR4_390_Y),
	.A(\Z\R_DATA_TEMPR16[66] ),
	.B(\Z\R_DATA_TEMPR17[66] ),
	.C(\Z\R_DATA_TEMPR18[66] ),
	.D(\Z\R_DATA_TEMPR19[66] )
);
// @9:3882
  OR4 OR4_56 (
	.Y(OR4_56_Y),
	.A(\Z\R_DATA_TEMPR16[4] ),
	.B(\Z\R_DATA_TEMPR17[4] ),
	.C(\Z\R_DATA_TEMPR18[4] ),
	.D(\Z\R_DATA_TEMPR19[4] )
);
// @9:3879
  OR4 OR4_532 (
	.Y(OR4_532_Y),
	.A(\Z\R_DATA_TEMPR24[58] ),
	.B(\Z\R_DATA_TEMPR25[58] ),
	.C(\Z\R_DATA_TEMPR26[58] ),
	.D(\Z\R_DATA_TEMPR27[58] )
);
// @9:3877
  OR4 OR4_568 (
	.Y(OR4_568_Y),
	.A(\Z\R_DATA_TEMPR4[0] ),
	.B(\Z\R_DATA_TEMPR5[0] ),
	.C(\Z\R_DATA_TEMPR6[0] ),
	.D(\Z\R_DATA_TEMPR7[0] )
);
// @9:3875
  OR4 OR4_485 (
	.Y(OR4_485_Y),
	.A(\Z\R_DATA_TEMPR8[20] ),
	.B(\Z\R_DATA_TEMPR9[20] ),
	.C(\Z\R_DATA_TEMPR10[20] ),
	.D(\Z\R_DATA_TEMPR11[20] )
);
// @9:3873
  OR2 OR2_34 (
	.Y(OR2_34_Y),
	.A(\Z\R_DATA_TEMPR20[63] ),
	.B(\Z\R_DATA_TEMPR21[63] )
);
// @9:3871
  OR4 OR4_174 (
	.Y(OR4_174_Y),
	.A(\Z\R_DATA_TEMPR12[6] ),
	.B(\Z\R_DATA_TEMPR13[6] ),
	.C(\Z\R_DATA_TEMPR14[6] ),
	.D(\Z\R_DATA_TEMPR15[6] )
);
// @9:3868
  OR4 OR4_292 (
	.Y(OR4_292_Y),
	.A(\Z\R_DATA_TEMPR28[62] ),
	.B(\Z\R_DATA_TEMPR29[62] ),
	.C(\Z\R_DATA_TEMPR30[62] ),
	.D(\Z\R_DATA_TEMPR31[62] )
);
// @9:3866
  OR2 OR2_64 (
	.Y(OR2_64_Y),
	.A(\Z\R_DATA_TEMPR20[72] ),
	.B(\Z\R_DATA_TEMPR21[72] )
);
// @9:3863
  OR4 OR4_104 (
	.Y(OR4_104_Y),
	.A(\Z\R_DATA_TEMPR16[26] ),
	.B(\Z\R_DATA_TEMPR17[26] ),
	.C(\Z\R_DATA_TEMPR18[26] ),
	.D(\Z\R_DATA_TEMPR19[26] )
);
// @9:3826
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[1] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR4[39] , \Z\R_DATA_TEMPR4[38] , \Z\R_DATA_TEMPR4[37] , \Z\R_DATA_TEMPR4[36] , \Z\R_DATA_TEMPR4[35] , \Z\R_DATA_TEMPR4[34] , \Z\R_DATA_TEMPR4[33] , \Z\R_DATA_TEMPR4[32] , \Z\R_DATA_TEMPR4[31] , \Z\R_DATA_TEMPR4[30] , \Z\R_DATA_TEMPR4[29] , \Z\R_DATA_TEMPR4[28] , \Z\R_DATA_TEMPR4[27] , \Z\R_DATA_TEMPR4[26] , \Z\R_DATA_TEMPR4[25] , \Z\R_DATA_TEMPR4[24] , \Z\R_DATA_TEMPR4[23] , \Z\R_DATA_TEMPR4[22] , \Z\R_DATA_TEMPR4[21] , \Z\R_DATA_TEMPR4[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[1] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR4[19] , \Z\R_DATA_TEMPR4[18] , \Z\R_DATA_TEMPR4[17] , \Z\R_DATA_TEMPR4[16] , \Z\R_DATA_TEMPR4[15] , \Z\R_DATA_TEMPR4[14] , \Z\R_DATA_TEMPR4[13] , \Z\R_DATA_TEMPR4[12] , \Z\R_DATA_TEMPR4[11] , \Z\R_DATA_TEMPR4[10] , \Z\R_DATA_TEMPR4[9] , \Z\R_DATA_TEMPR4[8] , \Z\R_DATA_TEMPR4[7] , \Z\R_DATA_TEMPR4[6] , \Z\R_DATA_TEMPR4[5] , \Z\R_DATA_TEMPR4[4] , \Z\R_DATA_TEMPR4[3] , \Z\R_DATA_TEMPR4[2] , \Z\R_DATA_TEMPR4[1] , \Z\R_DATA_TEMPR4[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[4][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%4%0%TWO-PORT%ECC_EN-0";
// @9:3823
  OR4 OR4_231 (
	.Y(OR4_231_Y),
	.A(\Z\R_DATA_TEMPR4[2] ),
	.B(\Z\R_DATA_TEMPR5[2] ),
	.C(\Z\R_DATA_TEMPR6[2] ),
	.D(\Z\R_DATA_TEMPR7[2] )
);
// @9:3821
  OR4 OR4_9 (
	.Y(OR4_9_Y),
	.A(OR4_319_Y),
	.B(OR2_79_Y),
	.C(\Z\R_DATA_TEMPR22[29] ),
	.D(\Z\R_DATA_TEMPR23[29] )
);
// @9:3819
  OR4 OR4_153 (
	.Y(OR4_153_Y),
	.A(OR4_46_Y),
	.B(OR2_38_Y),
	.C(\Z\R_DATA_TEMPR22[47] ),
	.D(\Z\R_DATA_TEMPR23[47] )
);
// @9:3777
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[5] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR22[39] , \Z\R_DATA_TEMPR22[38] , \Z\R_DATA_TEMPR22[37] , \Z\R_DATA_TEMPR22[36] , \Z\R_DATA_TEMPR22[35] , \Z\R_DATA_TEMPR22[34] , \Z\R_DATA_TEMPR22[33] , \Z\R_DATA_TEMPR22[32] , \Z\R_DATA_TEMPR22[31] , \Z\R_DATA_TEMPR22[30] , \Z\R_DATA_TEMPR22[29] , \Z\R_DATA_TEMPR22[28] , \Z\R_DATA_TEMPR22[27] , \Z\R_DATA_TEMPR22[26] , \Z\R_DATA_TEMPR22[25] , \Z\R_DATA_TEMPR22[24] , \Z\R_DATA_TEMPR22[23] , \Z\R_DATA_TEMPR22[22] , \Z\R_DATA_TEMPR22[21] , \Z\R_DATA_TEMPR22[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[5] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR22[19] , \Z\R_DATA_TEMPR22[18] , \Z\R_DATA_TEMPR22[17] , \Z\R_DATA_TEMPR22[16] , \Z\R_DATA_TEMPR22[15] , \Z\R_DATA_TEMPR22[14] , \Z\R_DATA_TEMPR22[13] , \Z\R_DATA_TEMPR22[12] , \Z\R_DATA_TEMPR22[11] , \Z\R_DATA_TEMPR22[10] , \Z\R_DATA_TEMPR22[9] , \Z\R_DATA_TEMPR22[8] , \Z\R_DATA_TEMPR22[7] , \Z\R_DATA_TEMPR22[6] , \Z\R_DATA_TEMPR22[5] , \Z\R_DATA_TEMPR22[4] , \Z\R_DATA_TEMPR22[3] , \Z\R_DATA_TEMPR22[2] , \Z\R_DATA_TEMPR22[1] , \Z\R_DATA_TEMPR22[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[22][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%22%0%TWO-PORT%ECC_EN-0";
// @9:3774
  OR4 OR4_591 (
	.Y(OR4_591_Y),
	.A(\Z\R_DATA_TEMPR0[47] ),
	.B(\Z\R_DATA_TEMPR1[47] ),
	.C(\Z\R_DATA_TEMPR2[47] ),
	.D(\Z\R_DATA_TEMPR3[47] )
);
// @9:3772
  OR4 OR4_566 (
	.Y(OR4_566_Y),
	.A(\Z\R_DATA_TEMPR8[69] ),
	.B(\Z\R_DATA_TEMPR9[69] ),
	.C(\Z\R_DATA_TEMPR10[69] ),
	.D(\Z\R_DATA_TEMPR11[69] )
);
// @9:3770
  OR2 OR2_44 (
	.Y(OR2_44_Y),
	.A(\Z\R_DATA_TEMPR20[25] ),
	.B(\Z\R_DATA_TEMPR21[25] )
);
// @9:3768
  OR4 OR4_228 (
	.Y(OR4_228_Y),
	.A(\Z\R_DATA_TEMPR12[5] ),
	.B(\Z\R_DATA_TEMPR13[5] ),
	.C(\Z\R_DATA_TEMPR14[5] ),
	.D(\Z\R_DATA_TEMPR15[5] )
);
// @9:3765
  OR4 OR4_148 (
	.Y(OR4_148_Y),
	.A(\Z\R_DATA_TEMPR16[28] ),
	.B(\Z\R_DATA_TEMPR17[28] ),
	.C(\Z\R_DATA_TEMPR18[28] ),
	.D(\Z\R_DATA_TEMPR19[28] )
);
// @9:3763
  OR4 OR4_84 (
	.Y(OR4_84_Y),
	.A(OR4_281_Y),
	.B(OR2_15_Y),
	.C(\Z\R_DATA_TEMPR22[44] ),
	.D(\Z\R_DATA_TEMPR23[44] )
);
// @9:3760
  OR4 OR4_621 (
	.Y(OR4_621_Y),
	.A(\Z\R_DATA_TEMPR28[19] ),
	.B(\Z\R_DATA_TEMPR29[19] ),
	.C(\Z\R_DATA_TEMPR30[19] ),
	.D(\Z\R_DATA_TEMPR31[19] )
);
// @9:3757
  OR4 OR4_423 (
	.Y(OR4_423_Y),
	.A(\Z\R_DATA_TEMPR12[21] ),
	.B(\Z\R_DATA_TEMPR13[21] ),
	.C(\Z\R_DATA_TEMPR14[21] ),
	.D(\Z\R_DATA_TEMPR15[21] )
);
// @9:3755
  OR4 OR4_376 (
	.Y(OR4_376_Y),
	.A(\Z\R_DATA_TEMPR4[44] ),
	.B(\Z\R_DATA_TEMPR5[44] ),
	.C(\Z\R_DATA_TEMPR6[44] ),
	.D(\Z\R_DATA_TEMPR7[44] )
);
// @9:3750
  OR4 OR4_653 (
	.Y(OR4_653_Y),
	.A(\Z\R_DATA_TEMPR12[31] ),
	.B(\Z\R_DATA_TEMPR13[31] ),
	.C(\Z\R_DATA_TEMPR14[31] ),
	.D(\Z\R_DATA_TEMPR15[31] )
);
// @9:3747
  OR4 OR4_306 (
	.Y(OR4_306_Y),
	.A(\Z\R_DATA_TEMPR16[30] ),
	.B(\Z\R_DATA_TEMPR17[30] ),
	.C(\Z\R_DATA_TEMPR18[30] ),
	.D(\Z\R_DATA_TEMPR19[30] )
);
// @9:3745
  OR4 OR4_474 (
	.Y(OR4_474_Y),
	.A(\Z\R_DATA_TEMPR0[2] ),
	.B(\Z\R_DATA_TEMPR1[2] ),
	.C(\Z\R_DATA_TEMPR2[2] ),
	.D(\Z\R_DATA_TEMPR3[2] )
);
// @9:3743
  OR4 OR4_140 (
	.Y(OR4_140_Y),
	.A(\Z\R_DATA_TEMPR16[6] ),
	.B(\Z\R_DATA_TEMPR17[6] ),
	.C(\Z\R_DATA_TEMPR18[6] ),
	.D(\Z\R_DATA_TEMPR19[6] )
);
// @9:3741
  OR4 OR4_347 (
	.Y(OR4_347_Y),
	.A(\Z\R_DATA_TEMPR8[19] ),
	.B(\Z\R_DATA_TEMPR9[19] ),
	.C(\Z\R_DATA_TEMPR10[19] ),
	.D(\Z\R_DATA_TEMPR11[19] )
);
// @9:3738
  OR4 OR4_555 (
	.Y(OR4_555_Y),
	.A(\Z\R_DATA_TEMPR16[39] ),
	.B(\Z\R_DATA_TEMPR17[39] ),
	.C(\Z\R_DATA_TEMPR18[39] ),
	.D(\Z\R_DATA_TEMPR19[39] )
);
// @9:3734
  OR4 OR4_225 (
	.Y(OR4_225_Y),
	.A(\Z\R_DATA_TEMPR4[4] ),
	.B(\Z\R_DATA_TEMPR5[4] ),
	.C(\Z\R_DATA_TEMPR6[4] ),
	.D(\Z\R_DATA_TEMPR7[4] )
);
// @9:3732
  OR4 OR4_404 (
	.Y(OR4_404_Y),
	.A(\Z\R_DATA_TEMPR0[65] ),
	.B(\Z\R_DATA_TEMPR1[65] ),
	.C(\Z\R_DATA_TEMPR2[65] ),
	.D(\Z\R_DATA_TEMPR3[65] )
);
// @9:3729
  OR4 OR4_164 (
	.Y(OR4_164_Y),
	.A(\Z\R_DATA_TEMPR24[23] ),
	.B(\Z\R_DATA_TEMPR25[23] ),
	.C(\Z\R_DATA_TEMPR26[23] ),
	.D(\Z\R_DATA_TEMPR27[23] )
);
// @9:3727
  OR4 \OR4_R_DATA[73]  (
	.Y(R_DATA_c[73]),
	.A(OR4_412_Y),
	.B(OR4_235_Y),
	.C(OR4_213_Y),
	.D(OR4_180_Y)
);
// @9:3688
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[2] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR8[39] , \Z\R_DATA_TEMPR8[38] , \Z\R_DATA_TEMPR8[37] , \Z\R_DATA_TEMPR8[36] , \Z\R_DATA_TEMPR8[35] , \Z\R_DATA_TEMPR8[34] , \Z\R_DATA_TEMPR8[33] , \Z\R_DATA_TEMPR8[32] , \Z\R_DATA_TEMPR8[31] , \Z\R_DATA_TEMPR8[30] , \Z\R_DATA_TEMPR8[29] , \Z\R_DATA_TEMPR8[28] , \Z\R_DATA_TEMPR8[27] , \Z\R_DATA_TEMPR8[26] , \Z\R_DATA_TEMPR8[25] , \Z\R_DATA_TEMPR8[24] , \Z\R_DATA_TEMPR8[23] , \Z\R_DATA_TEMPR8[22] , \Z\R_DATA_TEMPR8[21] , \Z\R_DATA_TEMPR8[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[2] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR8[19] , \Z\R_DATA_TEMPR8[18] , \Z\R_DATA_TEMPR8[17] , \Z\R_DATA_TEMPR8[16] , \Z\R_DATA_TEMPR8[15] , \Z\R_DATA_TEMPR8[14] , \Z\R_DATA_TEMPR8[13] , \Z\R_DATA_TEMPR8[12] , \Z\R_DATA_TEMPR8[11] , \Z\R_DATA_TEMPR8[10] , \Z\R_DATA_TEMPR8[9] , \Z\R_DATA_TEMPR8[8] , \Z\R_DATA_TEMPR8[7] , \Z\R_DATA_TEMPR8[6] , \Z\R_DATA_TEMPR8[5] , \Z\R_DATA_TEMPR8[4] , \Z\R_DATA_TEMPR8[3] , \Z\R_DATA_TEMPR8[2] , \Z\R_DATA_TEMPR8[1] , \Z\R_DATA_TEMPR8[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[8][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%8%0%TWO-PORT%ECC_EN-0";
// @9:3685
  OR4 OR4_640 (
	.Y(OR4_640_Y),
	.A(\Z\R_DATA_TEMPR8[51] ),
	.B(\Z\R_DATA_TEMPR9[51] ),
	.C(\Z\R_DATA_TEMPR10[51] ),
	.D(\Z\R_DATA_TEMPR11[51] )
);
// @9:3683
  OR4 OR4_28 (
	.Y(OR4_28_Y),
	.A(\Z\R_DATA_TEMPR24[65] ),
	.B(\Z\R_DATA_TEMPR25[65] ),
	.C(\Z\R_DATA_TEMPR26[65] ),
	.D(\Z\R_DATA_TEMPR27[65] )
);
// @9:3681
  OR4 \OR4_R_DATA[27]  (
	.Y(R_DATA_c[27]),
	.A(OR4_87_Y),
	.B(OR4_433_Y),
	.C(OR4_624_Y),
	.D(OR4_692_Y)
);
// @9:3678
  OR4 OR4_298 (
	.Y(OR4_298_Y),
	.A(\Z\R_DATA_TEMPR28[75] ),
	.B(\Z\R_DATA_TEMPR29[75] ),
	.C(\Z\R_DATA_TEMPR30[75] ),
	.D(\Z\R_DATA_TEMPR31[75] )
);
// @9:3676
  OR4 OR4_427 (
	.Y(OR4_427_Y),
	.A(\Z\R_DATA_TEMPR16[1] ),
	.B(\Z\R_DATA_TEMPR17[1] ),
	.C(\Z\R_DATA_TEMPR18[1] ),
	.D(\Z\R_DATA_TEMPR19[1] )
);
// @9:3674
  OR4 OR4_614 (
	.Y(OR4_614_Y),
	.A(\Z\R_DATA_TEMPR4[17] ),
	.B(\Z\R_DATA_TEMPR5[17] ),
	.C(\Z\R_DATA_TEMPR6[17] ),
	.D(\Z\R_DATA_TEMPR7[17] )
);
// @9:3672
  OR4 OR4_691 (
	.Y(OR4_691_Y),
	.A(OR4_187_Y),
	.B(OR2_32_Y),
	.C(\Z\R_DATA_TEMPR22[11] ),
	.D(\Z\R_DATA_TEMPR23[11] )
);
// @9:3669
  OR4 OR4_493 (
	.Y(OR4_493_Y),
	.A(\Z\R_DATA_TEMPR24[53] ),
	.B(\Z\R_DATA_TEMPR25[53] ),
	.C(\Z\R_DATA_TEMPR26[53] ),
	.D(\Z\R_DATA_TEMPR27[53] )
);
// @9:3667
  OR4 OR4_125 (
	.Y(OR4_125_Y),
	.A(OR4_638_Y),
	.B(OR4_488_Y),
	.C(OR4_365_Y),
	.D(OR4_396_Y)
);
// @9:3665
  OR4 OR4_475 (
	.Y(OR4_475_Y),
	.A(\Z\R_DATA_TEMPR0[20] ),
	.B(\Z\R_DATA_TEMPR1[20] ),
	.C(\Z\R_DATA_TEMPR2[20] ),
	.D(\Z\R_DATA_TEMPR3[20] )
);
// @9:3663
  OR4 OR4_71 (
	.Y(OR4_71_Y),
	.A(\Z\R_DATA_TEMPR8[14] ),
	.B(\Z\R_DATA_TEMPR9[14] ),
	.C(\Z\R_DATA_TEMPR10[14] ),
	.D(\Z\R_DATA_TEMPR11[14] )
);
// @9:3661
  OR4 OR4_216 (
	.Y(OR4_216_Y),
	.A(\Z\R_DATA_TEMPR0[52] ),
	.B(\Z\R_DATA_TEMPR1[52] ),
	.C(\Z\R_DATA_TEMPR2[52] ),
	.D(\Z\R_DATA_TEMPR3[52] )
);
// @9:3659
  OR4 OR4_405 (
	.Y(OR4_405_Y),
	.A(\Z\R_DATA_TEMPR0[28] ),
	.B(\Z\R_DATA_TEMPR1[28] ),
	.C(\Z\R_DATA_TEMPR2[28] ),
	.D(\Z\R_DATA_TEMPR3[28] )
);
// @9:3657
  OR4 OR4_35 (
	.Y(OR4_35_Y),
	.A(\Z\R_DATA_TEMPR4[40] ),
	.B(\Z\R_DATA_TEMPR5[40] ),
	.C(\Z\R_DATA_TEMPR6[40] ),
	.D(\Z\R_DATA_TEMPR7[40] )
);
// @9:3655
  OR4 OR4_619 (
	.Y(OR4_619_Y),
	.A(\Z\R_DATA_TEMPR8[59] ),
	.B(\Z\R_DATA_TEMPR9[59] ),
	.C(\Z\R_DATA_TEMPR10[59] ),
	.D(\Z\R_DATA_TEMPR11[59] )
);
// @9:3652
  OR4 OR4_645 (
	.Y(OR4_645_Y),
	.A(\Z\R_DATA_TEMPR12[16] ),
	.B(\Z\R_DATA_TEMPR13[16] ),
	.C(\Z\R_DATA_TEMPR14[16] ),
	.D(\Z\R_DATA_TEMPR15[16] )
);
// @9:3609
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[4] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR19[79] , \Z\R_DATA_TEMPR19[78] , \Z\R_DATA_TEMPR19[77] , \Z\R_DATA_TEMPR19[76] , \Z\R_DATA_TEMPR19[75] , \Z\R_DATA_TEMPR19[74] , \Z\R_DATA_TEMPR19[73] , \Z\R_DATA_TEMPR19[72] , \Z\R_DATA_TEMPR19[71] , \Z\R_DATA_TEMPR19[70] , \Z\R_DATA_TEMPR19[69] , \Z\R_DATA_TEMPR19[68] , \Z\R_DATA_TEMPR19[67] , \Z\R_DATA_TEMPR19[66] , \Z\R_DATA_TEMPR19[65] , \Z\R_DATA_TEMPR19[64] , \Z\R_DATA_TEMPR19[63] , \Z\R_DATA_TEMPR19[62] , \Z\R_DATA_TEMPR19[61] , \Z\R_DATA_TEMPR19[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[4] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR19[59] , \Z\R_DATA_TEMPR19[58] , \Z\R_DATA_TEMPR19[57] , \Z\R_DATA_TEMPR19[56] , \Z\R_DATA_TEMPR19[55] , \Z\R_DATA_TEMPR19[54] , \Z\R_DATA_TEMPR19[53] , \Z\R_DATA_TEMPR19[52] , \Z\R_DATA_TEMPR19[51] , \Z\R_DATA_TEMPR19[50] , \Z\R_DATA_TEMPR19[49] , \Z\R_DATA_TEMPR19[48] , \Z\R_DATA_TEMPR19[47] , \Z\R_DATA_TEMPR19[46] , \Z\R_DATA_TEMPR19[45] , \Z\R_DATA_TEMPR19[44] , \Z\R_DATA_TEMPR19[43] , \Z\R_DATA_TEMPR19[42] , \Z\R_DATA_TEMPR19[41] , \Z\R_DATA_TEMPR19[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[19][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%19%1%TWO-PORT%ECC_EN-0";
// @9:3606
  OR4 \OR4_R_DATA[72]  (
	.Y(R_DATA_c[72]),
	.A(OR4_495_Y),
	.B(OR4_476_Y),
	.C(OR4_372_Y),
	.D(OR4_45_Y)
);
// @9:3604
  OR4 OR4_295 (
	.Y(OR4_295_Y),
	.A(\Z\R_DATA_TEMPR8[64] ),
	.B(\Z\R_DATA_TEMPR9[64] ),
	.C(\Z\R_DATA_TEMPR10[64] ),
	.D(\Z\R_DATA_TEMPR11[64] )
);
// @9:3601
  OR4 OR4_366 (
	.Y(OR4_366_Y),
	.A(\Z\R_DATA_TEMPR28[33] ),
	.B(\Z\R_DATA_TEMPR29[33] ),
	.C(\Z\R_DATA_TEMPR30[33] ),
	.D(\Z\R_DATA_TEMPR31[33] )
);
// @9:3558
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[7] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR31[79] , \Z\R_DATA_TEMPR31[78] , \Z\R_DATA_TEMPR31[77] , \Z\R_DATA_TEMPR31[76] , \Z\R_DATA_TEMPR31[75] , \Z\R_DATA_TEMPR31[74] , \Z\R_DATA_TEMPR31[73] , \Z\R_DATA_TEMPR31[72] , \Z\R_DATA_TEMPR31[71] , \Z\R_DATA_TEMPR31[70] , \Z\R_DATA_TEMPR31[69] , \Z\R_DATA_TEMPR31[68] , \Z\R_DATA_TEMPR31[67] , \Z\R_DATA_TEMPR31[66] , \Z\R_DATA_TEMPR31[65] , \Z\R_DATA_TEMPR31[64] , \Z\R_DATA_TEMPR31[63] , \Z\R_DATA_TEMPR31[62] , \Z\R_DATA_TEMPR31[61] , \Z\R_DATA_TEMPR31[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[7] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR31[59] , \Z\R_DATA_TEMPR31[58] , \Z\R_DATA_TEMPR31[57] , \Z\R_DATA_TEMPR31[56] , \Z\R_DATA_TEMPR31[55] , \Z\R_DATA_TEMPR31[54] , \Z\R_DATA_TEMPR31[53] , \Z\R_DATA_TEMPR31[52] , \Z\R_DATA_TEMPR31[51] , \Z\R_DATA_TEMPR31[50] , \Z\R_DATA_TEMPR31[49] , \Z\R_DATA_TEMPR31[48] , \Z\R_DATA_TEMPR31[47] , \Z\R_DATA_TEMPR31[46] , \Z\R_DATA_TEMPR31[45] , \Z\R_DATA_TEMPR31[44] , \Z\R_DATA_TEMPR31[43] , \Z\R_DATA_TEMPR31[42] , \Z\R_DATA_TEMPR31[41] , \Z\R_DATA_TEMPR31[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[31][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%31%1%TWO-PORT%ECC_EN-0";
// @9:3515
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[6] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR24[39] , \Z\R_DATA_TEMPR24[38] , \Z\R_DATA_TEMPR24[37] , \Z\R_DATA_TEMPR24[36] , \Z\R_DATA_TEMPR24[35] , \Z\R_DATA_TEMPR24[34] , \Z\R_DATA_TEMPR24[33] , \Z\R_DATA_TEMPR24[32] , \Z\R_DATA_TEMPR24[31] , \Z\R_DATA_TEMPR24[30] , \Z\R_DATA_TEMPR24[29] , \Z\R_DATA_TEMPR24[28] , \Z\R_DATA_TEMPR24[27] , \Z\R_DATA_TEMPR24[26] , \Z\R_DATA_TEMPR24[25] , \Z\R_DATA_TEMPR24[24] , \Z\R_DATA_TEMPR24[23] , \Z\R_DATA_TEMPR24[22] , \Z\R_DATA_TEMPR24[21] , \Z\R_DATA_TEMPR24[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[6] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR24[19] , \Z\R_DATA_TEMPR24[18] , \Z\R_DATA_TEMPR24[17] , \Z\R_DATA_TEMPR24[16] , \Z\R_DATA_TEMPR24[15] , \Z\R_DATA_TEMPR24[14] , \Z\R_DATA_TEMPR24[13] , \Z\R_DATA_TEMPR24[12] , \Z\R_DATA_TEMPR24[11] , \Z\R_DATA_TEMPR24[10] , \Z\R_DATA_TEMPR24[9] , \Z\R_DATA_TEMPR24[8] , \Z\R_DATA_TEMPR24[7] , \Z\R_DATA_TEMPR24[6] , \Z\R_DATA_TEMPR24[5] , \Z\R_DATA_TEMPR24[4] , \Z\R_DATA_TEMPR24[3] , \Z\R_DATA_TEMPR24[2] , \Z\R_DATA_TEMPR24[1] , \Z\R_DATA_TEMPR24[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[24][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%24%0%TWO-PORT%ECC_EN-0";
// @9:3511
  OR4 OR4_350 (
	.Y(OR4_350_Y),
	.A(\Z\R_DATA_TEMPR24[66] ),
	.B(\Z\R_DATA_TEMPR25[66] ),
	.C(\Z\R_DATA_TEMPR26[66] ),
	.D(\Z\R_DATA_TEMPR27[66] )
);
// @9:3509
  OR4 OR4_517 (
	.Y(OR4_517_Y),
	.A(\Z\R_DATA_TEMPR0[51] ),
	.B(\Z\R_DATA_TEMPR1[51] ),
	.C(\Z\R_DATA_TEMPR2[51] ),
	.D(\Z\R_DATA_TEMPR3[51] )
);
// @9:3506
  OR4 OR4_210 (
	.Y(OR4_210_Y),
	.A(\Z\R_DATA_TEMPR24[61] ),
	.B(\Z\R_DATA_TEMPR25[61] ),
	.C(\Z\R_DATA_TEMPR26[61] ),
	.D(\Z\R_DATA_TEMPR27[61] )
);
// @9:3504
  OR4 \OR4_R_DATA[57]  (
	.Y(R_DATA_c[57]),
	.A(OR4_421_Y),
	.B(OR4_43_Y),
	.C(OR4_241_Y),
	.D(OR4_294_Y)
);
// @9:3502
  OR4 OR4_464 (
	.Y(OR4_464_Y),
	.A(\Z\R_DATA_TEMPR0[61] ),
	.B(\Z\R_DATA_TEMPR1[61] ),
	.C(\Z\R_DATA_TEMPR2[61] ),
	.D(\Z\R_DATA_TEMPR3[61] )
);
// @9:3500
  OR2 OR2_1 (
	.Y(OR2_1_Y),
	.A(\Z\R_DATA_TEMPR20[78] ),
	.B(\Z\R_DATA_TEMPR21[78] )
);
// @9:3497
  OR4 OR4_634 (
	.Y(OR4_634_Y),
	.A(\Z\R_DATA_TEMPR28[58] ),
	.B(\Z\R_DATA_TEMPR29[58] ),
	.C(\Z\R_DATA_TEMPR30[58] ),
	.D(\Z\R_DATA_TEMPR31[58] )
);
// @9:3495
  OR2 OR2_32 (
	.Y(OR2_32_Y),
	.A(\Z\R_DATA_TEMPR20[11] ),
	.B(\Z\R_DATA_TEMPR21[11] )
);
// @9:3493
  OR4 OR4_497 (
	.Y(OR4_497_Y),
	.A(OR4_61_Y),
	.B(OR4_304_Y),
	.C(OR4_619_Y),
	.D(OR4_203_Y)
);
// @9:3491
  OR4 OR4_289 (
	.Y(OR4_289_Y),
	.A(\Z\R_DATA_TEMPR4[78] ),
	.B(\Z\R_DATA_TEMPR5[78] ),
	.C(\Z\R_DATA_TEMPR6[78] ),
	.D(\Z\R_DATA_TEMPR7[78] )
);
// @9:3489
  OR4 OR4_252 (
	.Y(OR4_252_Y),
	.A(OR4_555_Y),
	.B(OR2_65_Y),
	.C(\Z\R_DATA_TEMPR22[39] ),
	.D(\Z\R_DATA_TEMPR23[39] )
);
// @9:3487
  OR4 OR4_195 (
	.Y(OR4_195_Y),
	.A(\Z\R_DATA_TEMPR0[77] ),
	.B(\Z\R_DATA_TEMPR1[77] ),
	.C(\Z\R_DATA_TEMPR2[77] ),
	.D(\Z\R_DATA_TEMPR3[77] )
);
// @9:3485
  OR2 OR2_62 (
	.Y(OR2_62_Y),
	.A(\Z\R_DATA_TEMPR20[4] ),
	.B(\Z\R_DATA_TEMPR21[4] )
);
// @9:3483
  OR4 OR4_73 (
	.Y(OR4_73_Y),
	.A(\Z\R_DATA_TEMPR12[36] ),
	.B(\Z\R_DATA_TEMPR13[36] ),
	.C(\Z\R_DATA_TEMPR14[36] ),
	.D(\Z\R_DATA_TEMPR15[36] )
);
// @9:3481
  OR2 OR2_7 (
	.Y(OR2_7_Y),
	.A(\Z\R_DATA_TEMPR20[69] ),
	.B(\Z\R_DATA_TEMPR21[69] )
);
// @9:3478
  OR4 OR4_236 (
	.Y(OR4_236_Y),
	.A(\Z\R_DATA_TEMPR24[13] ),
	.B(\Z\R_DATA_TEMPR25[13] ),
	.C(\Z\R_DATA_TEMPR26[13] ),
	.D(\Z\R_DATA_TEMPR27[13] )
);
// @9:3475
  OR4 OR4_345 (
	.Y(OR4_345_Y),
	.A(\Z\R_DATA_TEMPR16[31] ),
	.B(\Z\R_DATA_TEMPR17[31] ),
	.C(\Z\R_DATA_TEMPR18[31] ),
	.D(\Z\R_DATA_TEMPR19[31] )
);
// @9:3473
  OR4 OR4_639 (
	.Y(OR4_639_Y),
	.A(\Z\R_DATA_TEMPR4[9] ),
	.B(\Z\R_DATA_TEMPR5[9] ),
	.C(\Z\R_DATA_TEMPR6[9] ),
	.D(\Z\R_DATA_TEMPR7[9] )
);
// @9:3471
  OR4 OR4_11 (
	.Y(OR4_11_Y),
	.A(\Z\R_DATA_TEMPR4[1] ),
	.B(\Z\R_DATA_TEMPR5[1] ),
	.C(\Z\R_DATA_TEMPR6[1] ),
	.D(\Z\R_DATA_TEMPR7[1] )
);
// @9:3428
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[5] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR23[79] , \Z\R_DATA_TEMPR23[78] , \Z\R_DATA_TEMPR23[77] , \Z\R_DATA_TEMPR23[76] , \Z\R_DATA_TEMPR23[75] , \Z\R_DATA_TEMPR23[74] , \Z\R_DATA_TEMPR23[73] , \Z\R_DATA_TEMPR23[72] , \Z\R_DATA_TEMPR23[71] , \Z\R_DATA_TEMPR23[70] , \Z\R_DATA_TEMPR23[69] , \Z\R_DATA_TEMPR23[68] , \Z\R_DATA_TEMPR23[67] , \Z\R_DATA_TEMPR23[66] , \Z\R_DATA_TEMPR23[65] , \Z\R_DATA_TEMPR23[64] , \Z\R_DATA_TEMPR23[63] , \Z\R_DATA_TEMPR23[62] , \Z\R_DATA_TEMPR23[61] , \Z\R_DATA_TEMPR23[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[5] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR23[59] , \Z\R_DATA_TEMPR23[58] , \Z\R_DATA_TEMPR23[57] , \Z\R_DATA_TEMPR23[56] , \Z\R_DATA_TEMPR23[55] , \Z\R_DATA_TEMPR23[54] , \Z\R_DATA_TEMPR23[53] , \Z\R_DATA_TEMPR23[52] , \Z\R_DATA_TEMPR23[51] , \Z\R_DATA_TEMPR23[50] , \Z\R_DATA_TEMPR23[49] , \Z\R_DATA_TEMPR23[48] , \Z\R_DATA_TEMPR23[47] , \Z\R_DATA_TEMPR23[46] , \Z\R_DATA_TEMPR23[45] , \Z\R_DATA_TEMPR23[44] , \Z\R_DATA_TEMPR23[43] , \Z\R_DATA_TEMPR23[42] , \Z\R_DATA_TEMPR23[41] , \Z\R_DATA_TEMPR23[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[23][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%23%1%TWO-PORT%ECC_EN-0";
// @9:3425
  OR4 OR4_64 (
	.Y(OR4_64_Y),
	.A(\Z\R_DATA_TEMPR8[53] ),
	.B(\Z\R_DATA_TEMPR9[53] ),
	.C(\Z\R_DATA_TEMPR10[53] ),
	.D(\Z\R_DATA_TEMPR11[53] )
);
// @9:3423
  OR4 OR4_551 (
	.Y(OR4_551_Y),
	.A(\Z\R_DATA_TEMPR28[2] ),
	.B(\Z\R_DATA_TEMPR29[2] ),
	.C(\Z\R_DATA_TEMPR30[2] ),
	.D(\Z\R_DATA_TEMPR31[2] )
);
// @9:3421
  OR4 OR4_312 (
	.Y(OR4_312_Y),
	.A(\Z\R_DATA_TEMPR28[4] ),
	.B(\Z\R_DATA_TEMPR29[4] ),
	.C(\Z\R_DATA_TEMPR30[4] ),
	.D(\Z\R_DATA_TEMPR31[4] )
);
// @9:3419
  OR4 OR4_465 (
	.Y(OR4_465_Y),
	.A(\Z\R_DATA_TEMPR8[58] ),
	.B(\Z\R_DATA_TEMPR9[58] ),
	.C(\Z\R_DATA_TEMPR10[58] ),
	.D(\Z\R_DATA_TEMPR11[58] )
);
// @9:3416
  OR4 OR4_182 (
	.Y(OR4_182_Y),
	.A(\Z\R_DATA_TEMPR16[16] ),
	.B(\Z\R_DATA_TEMPR17[16] ),
	.C(\Z\R_DATA_TEMPR18[16] ),
	.D(\Z\R_DATA_TEMPR19[16] )
);
// @9:3374
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[4] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR17[39] , \Z\R_DATA_TEMPR17[38] , \Z\R_DATA_TEMPR17[37] , \Z\R_DATA_TEMPR17[36] , \Z\R_DATA_TEMPR17[35] , \Z\R_DATA_TEMPR17[34] , \Z\R_DATA_TEMPR17[33] , \Z\R_DATA_TEMPR17[32] , \Z\R_DATA_TEMPR17[31] , \Z\R_DATA_TEMPR17[30] , \Z\R_DATA_TEMPR17[29] , \Z\R_DATA_TEMPR17[28] , \Z\R_DATA_TEMPR17[27] , \Z\R_DATA_TEMPR17[26] , \Z\R_DATA_TEMPR17[25] , \Z\R_DATA_TEMPR17[24] , \Z\R_DATA_TEMPR17[23] , \Z\R_DATA_TEMPR17[22] , \Z\R_DATA_TEMPR17[21] , \Z\R_DATA_TEMPR17[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[4] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR17[19] , \Z\R_DATA_TEMPR17[18] , \Z\R_DATA_TEMPR17[17] , \Z\R_DATA_TEMPR17[16] , \Z\R_DATA_TEMPR17[15] , \Z\R_DATA_TEMPR17[14] , \Z\R_DATA_TEMPR17[13] , \Z\R_DATA_TEMPR17[12] , \Z\R_DATA_TEMPR17[11] , \Z\R_DATA_TEMPR17[10] , \Z\R_DATA_TEMPR17[9] , \Z\R_DATA_TEMPR17[8] , \Z\R_DATA_TEMPR17[7] , \Z\R_DATA_TEMPR17[6] , \Z\R_DATA_TEMPR17[5] , \Z\R_DATA_TEMPR17[4] , \Z\R_DATA_TEMPR17[3] , \Z\R_DATA_TEMPR17[2] , \Z\R_DATA_TEMPR17[1] , \Z\R_DATA_TEMPR17[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[17][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%17%0%TWO-PORT%ECC_EN-0";
// @9:3371
  OR2 OR2_42 (
	.Y(OR2_42_Y),
	.A(\Z\R_DATA_TEMPR20[8] ),
	.B(\Z\R_DATA_TEMPR21[8] )
);
// @9:3369
  OR4 OR4_537 (
	.Y(OR4_537_Y),
	.A(\Z\R_DATA_TEMPR4[68] ),
	.B(\Z\R_DATA_TEMPR5[68] ),
	.C(\Z\R_DATA_TEMPR6[68] ),
	.D(\Z\R_DATA_TEMPR7[68] )
);
// @9:3367
  OR4 OR4_230 (
	.Y(OR4_230_Y),
	.A(OR4_464_Y),
	.B(OR4_590_Y),
	.C(OR4_586_Y),
	.D(OR4_710_Y)
);
// @9:3364
  OR4 OR4_128 (
	.Y(OR4_128_Y),
	.A(\Z\R_DATA_TEMPR16[22] ),
	.B(\Z\R_DATA_TEMPR17[22] ),
	.C(\Z\R_DATA_TEMPR18[22] ),
	.D(\Z\R_DATA_TEMPR19[22] )
);
// @9:3322
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[3] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR15[39] , \Z\R_DATA_TEMPR15[38] , \Z\R_DATA_TEMPR15[37] , \Z\R_DATA_TEMPR15[36] , \Z\R_DATA_TEMPR15[35] , \Z\R_DATA_TEMPR15[34] , \Z\R_DATA_TEMPR15[33] , \Z\R_DATA_TEMPR15[32] , \Z\R_DATA_TEMPR15[31] , \Z\R_DATA_TEMPR15[30] , \Z\R_DATA_TEMPR15[29] , \Z\R_DATA_TEMPR15[28] , \Z\R_DATA_TEMPR15[27] , \Z\R_DATA_TEMPR15[26] , \Z\R_DATA_TEMPR15[25] , \Z\R_DATA_TEMPR15[24] , \Z\R_DATA_TEMPR15[23] , \Z\R_DATA_TEMPR15[22] , \Z\R_DATA_TEMPR15[21] , \Z\R_DATA_TEMPR15[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[3] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR15[19] , \Z\R_DATA_TEMPR15[18] , \Z\R_DATA_TEMPR15[17] , \Z\R_DATA_TEMPR15[16] , \Z\R_DATA_TEMPR15[15] , \Z\R_DATA_TEMPR15[14] , \Z\R_DATA_TEMPR15[13] , \Z\R_DATA_TEMPR15[12] , \Z\R_DATA_TEMPR15[11] , \Z\R_DATA_TEMPR15[10] , \Z\R_DATA_TEMPR15[9] , \Z\R_DATA_TEMPR15[8] , \Z\R_DATA_TEMPR15[7] , \Z\R_DATA_TEMPR15[6] , \Z\R_DATA_TEMPR15[5] , \Z\R_DATA_TEMPR15[4] , \Z\R_DATA_TEMPR15[3] , \Z\R_DATA_TEMPR15[2] , \Z\R_DATA_TEMPR15[1] , \Z\R_DATA_TEMPR15[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[15][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%15%0%TWO-PORT%ECC_EN-0";
// @9:3319
  OR4 OR4_82 (
	.Y(OR4_82_Y),
	.A(\Z\R_DATA_TEMPR12[20] ),
	.B(\Z\R_DATA_TEMPR13[20] ),
	.C(\Z\R_DATA_TEMPR14[20] ),
	.D(\Z\R_DATA_TEMPR15[20] )
);
// @9:3317
  OR4 OR4_27 (
	.Y(OR4_27_Y),
	.A(\Z\R_DATA_TEMPR24[6] ),
	.B(\Z\R_DATA_TEMPR25[6] ),
	.C(\Z\R_DATA_TEMPR26[6] ),
	.D(\Z\R_DATA_TEMPR27[6] )
);
// @9:3315
  OR2 OR2_58 (
	.Y(OR2_58_Y),
	.A(\Z\R_DATA_TEMPR20[37] ),
	.B(\Z\R_DATA_TEMPR21[37] )
);
// @9:3312
  OR4 OR4_244 (
	.Y(OR4_244_Y),
	.A(\Z\R_DATA_TEMPR12[18] ),
	.B(\Z\R_DATA_TEMPR13[18] ),
	.C(\Z\R_DATA_TEMPR14[18] ),
	.D(\Z\R_DATA_TEMPR15[18] )
);
// @9:3310
  OR4 \OR4_R_DATA[26]  (
	.Y(R_DATA_c[26]),
	.A(OR4_280_Y),
	.B(OR4_673_Y),
	.C(OR4_68_Y),
	.D(OR4_101_Y)
);
// @9:3307
  OR4 OR4_416 (
	.Y(OR4_416_Y),
	.A(\Z\R_DATA_TEMPR28[21] ),
	.B(\Z\R_DATA_TEMPR29[21] ),
	.C(\Z\R_DATA_TEMPR30[21] ),
	.D(\Z\R_DATA_TEMPR31[21] )
);
// @9:3305
  OR4 OR4_20 (
	.Y(OR4_20_Y),
	.A(\Z\R_DATA_TEMPR8[24] ),
	.B(\Z\R_DATA_TEMPR9[24] ),
	.C(\Z\R_DATA_TEMPR10[24] ),
	.D(\Z\R_DATA_TEMPR11[24] )
);
// @9:3303
  OR2 OR2_39 (
	.Y(OR2_39_Y),
	.A(\Z\R_DATA_TEMPR20[31] ),
	.B(\Z\R_DATA_TEMPR21[31] )
);
// @9:3301
  OR4 OR4_704 (
	.Y(OR4_704_Y),
	.A(\Z\R_DATA_TEMPR4[29] ),
	.B(\Z\R_DATA_TEMPR5[29] ),
	.C(\Z\R_DATA_TEMPR6[29] ),
	.D(\Z\R_DATA_TEMPR7[29] )
);
// @9:3298
  OR4 OR4_707 (
	.Y(OR4_707_Y),
	.A(\Z\R_DATA_TEMPR28[45] ),
	.B(\Z\R_DATA_TEMPR29[45] ),
	.C(\Z\R_DATA_TEMPR30[45] ),
	.D(\Z\R_DATA_TEMPR31[45] )
);
// @9:3296
  OR2 OR2_69 (
	.Y(OR2_69_Y),
	.A(\Z\R_DATA_TEMPR20[0] ),
	.B(\Z\R_DATA_TEMPR21[0] )
);
// @9:3294
  OR4 \OR4_R_DATA[20]  (
	.Y(R_DATA_c[20]),
	.A(OR4_534_Y),
	.B(OR4_698_Y),
	.C(OR4_301_Y),
	.D(OR4_26_Y)
);
// @9:3290
  OR2 OR2_2 (
	.Y(OR2_2_Y),
	.A(\Z\R_DATA_TEMPR20[52] ),
	.B(\Z\R_DATA_TEMPR21[52] )
);
// @9:3289
  INV \INVBLKY1[0]  (
	.Y(\Z\BLKY1[0] ),
	.A(R_ADDR_c[10])
);
// @9:3287
  OR4 OR4_51 (
	.Y(OR4_51_Y),
	.A(\Z\R_DATA_TEMPR8[52] ),
	.B(\Z\R_DATA_TEMPR9[52] ),
	.C(\Z\R_DATA_TEMPR10[52] ),
	.D(\Z\R_DATA_TEMPR11[52] )
);
// @9:3284
  OR4 OR4_120 (
	.Y(OR4_120_Y),
	.A(\Z\R_DATA_TEMPR28[41] ),
	.B(\Z\R_DATA_TEMPR29[41] ),
	.C(\Z\R_DATA_TEMPR30[41] ),
	.D(\Z\R_DATA_TEMPR31[41] )
);
// @9:3282
  OR4 OR4_327 (
	.Y(OR4_327_Y),
	.A(\Z\R_DATA_TEMPR4[6] ),
	.B(\Z\R_DATA_TEMPR5[6] ),
	.C(\Z\R_DATA_TEMPR6[6] ),
	.D(\Z\R_DATA_TEMPR7[6] )
);
// @9:3280
  OR4 OR4_147 (
	.Y(OR4_147_Y),
	.A(\Z\R_DATA_TEMPR0[62] ),
	.B(\Z\R_DATA_TEMPR1[62] ),
	.C(\Z\R_DATA_TEMPR2[62] ),
	.D(\Z\R_DATA_TEMPR3[62] )
);
// @9:3277
  OR4 OR4_518 (
	.Y(OR4_518_Y),
	.A(\Z\R_DATA_TEMPR16[40] ),
	.B(\Z\R_DATA_TEMPR17[40] ),
	.C(\Z\R_DATA_TEMPR18[40] ),
	.D(\Z\R_DATA_TEMPR19[40] )
);
// @9:3275
  OR4 OR4_247 (
	.Y(OR4_247_Y),
	.A(OR4_106_Y),
	.B(OR4_276_Y),
	.C(OR4_346_Y),
	.D(OR4_152_Y)
);
// @9:3273
  OR4 OR4_13 (
	.Y(OR4_13_Y),
	.A(\Z\R_DATA_TEMPR28[48] ),
	.B(\Z\R_DATA_TEMPR29[48] ),
	.C(\Z\R_DATA_TEMPR30[48] ),
	.D(\Z\R_DATA_TEMPR31[48] )
);
// @9:3270
  OR4 OR4_332 (
	.Y(OR4_332_Y),
	.A(\Z\R_DATA_TEMPR28[36] ),
	.B(\Z\R_DATA_TEMPR29[36] ),
	.C(\Z\R_DATA_TEMPR30[36] ),
	.D(\Z\R_DATA_TEMPR31[36] )
);
// @9:3268
  OR4 OR4_183 (
	.Y(OR4_183_Y),
	.A(OR4_305_Y),
	.B(OR4_8_Y),
	.C(OR4_159_Y),
	.D(OR4_522_Y)
);
// @9:3265
  OR4 OR4_620 (
	.Y(OR4_620_Y),
	.A(\Z\R_DATA_TEMPR12[43] ),
	.B(\Z\R_DATA_TEMPR13[43] ),
	.C(\Z\R_DATA_TEMPR14[43] ),
	.D(\Z\R_DATA_TEMPR15[43] )
);
// @9:3263
  OR4 \OR4_R_DATA[21]  (
	.Y(R_DATA_c[21]),
	.A(OR4_669_Y),
	.B(OR4_635_Y),
	.C(OR4_647_Y),
	.D(OR4_416_Y)
);
// @9:3261
  OR2 OR2_49 (
	.Y(OR2_49_Y),
	.A(\Z\R_DATA_TEMPR20[7] ),
	.B(\Z\R_DATA_TEMPR21[7] )
);
// @9:3259
  OR4 OR4_258 (
	.Y(OR4_258_Y),
	.A(OR4_587_Y),
	.B(OR2_16_Y),
	.C(\Z\R_DATA_TEMPR22[48] ),
	.D(\Z\R_DATA_TEMPR23[48] )
);
// @9:3256
  OR4 OR4_198 (
	.Y(OR4_198_Y),
	.A(\Z\R_DATA_TEMPR16[65] ),
	.B(\Z\R_DATA_TEMPR17[65] ),
	.C(\Z\R_DATA_TEMPR18[65] ),
	.D(\Z\R_DATA_TEMPR19[65] )
);
// @9:3254
  OR4 OR4_651 (
	.Y(OR4_651_Y),
	.A(\Z\R_DATA_TEMPR4[50] ),
	.B(\Z\R_DATA_TEMPR5[50] ),
	.C(\Z\R_DATA_TEMPR6[50] ),
	.D(\Z\R_DATA_TEMPR7[50] )
);
// @9:3252
  OR4 \OR4_R_DATA[56]  (
	.Y(R_DATA_c[56]),
	.A(OR4_608_Y),
	.B(OR4_279_Y),
	.C(OR4_401_Y),
	.D(OR4_431_Y)
);
// @9:3250
  OR4 OR4_89 (
	.Y(OR4_89_Y),
	.A(\Z\R_DATA_TEMPR16[73] ),
	.B(\Z\R_DATA_TEMPR17[73] ),
	.C(\Z\R_DATA_TEMPR18[73] ),
	.D(\Z\R_DATA_TEMPR19[73] )
);
// @9:3248
  OR4 OR4_453 (
	.Y(OR4_453_Y),
	.A(\Z\R_DATA_TEMPR4[3] ),
	.B(\Z\R_DATA_TEMPR5[3] ),
	.C(\Z\R_DATA_TEMPR6[3] ),
	.D(\Z\R_DATA_TEMPR7[3] )
);
// @9:3245
  OR4 OR4_436 (
	.Y(OR4_436_Y),
	.A(\Z\R_DATA_TEMPR16[56] ),
	.B(\Z\R_DATA_TEMPR17[56] ),
	.C(\Z\R_DATA_TEMPR18[56] ),
	.D(\Z\R_DATA_TEMPR19[56] )
);
// @9:3243
  OR4 \OR4_R_DATA[63]  (
	.Y(R_DATA_c[63]),
	.A(OR4_658_Y),
	.B(OR4_469_Y),
	.C(OR4_435_Y),
	.D(OR4_420_Y)
);
// @9:3241
  OR4 OR4_279 (
	.Y(OR4_279_Y),
	.A(OR4_436_Y),
	.B(OR2_66_Y),
	.C(\Z\R_DATA_TEMPR22[56] ),
	.D(\Z\R_DATA_TEMPR23[56] )
);
// @9:3204
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[0] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR2[39] , \Z\R_DATA_TEMPR2[38] , \Z\R_DATA_TEMPR2[37] , \Z\R_DATA_TEMPR2[36] , \Z\R_DATA_TEMPR2[35] , \Z\R_DATA_TEMPR2[34] , \Z\R_DATA_TEMPR2[33] , \Z\R_DATA_TEMPR2[32] , \Z\R_DATA_TEMPR2[31] , \Z\R_DATA_TEMPR2[30] , \Z\R_DATA_TEMPR2[29] , \Z\R_DATA_TEMPR2[28] , \Z\R_DATA_TEMPR2[27] , \Z\R_DATA_TEMPR2[26] , \Z\R_DATA_TEMPR2[25] , \Z\R_DATA_TEMPR2[24] , \Z\R_DATA_TEMPR2[23] , \Z\R_DATA_TEMPR2[22] , \Z\R_DATA_TEMPR2[21] , \Z\R_DATA_TEMPR2[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[0] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR2[19] , \Z\R_DATA_TEMPR2[18] , \Z\R_DATA_TEMPR2[17] , \Z\R_DATA_TEMPR2[16] , \Z\R_DATA_TEMPR2[15] , \Z\R_DATA_TEMPR2[14] , \Z\R_DATA_TEMPR2[13] , \Z\R_DATA_TEMPR2[12] , \Z\R_DATA_TEMPR2[11] , \Z\R_DATA_TEMPR2[10] , \Z\R_DATA_TEMPR2[9] , \Z\R_DATA_TEMPR2[8] , \Z\R_DATA_TEMPR2[7] , \Z\R_DATA_TEMPR2[6] , \Z\R_DATA_TEMPR2[5] , \Z\R_DATA_TEMPR2[4] , \Z\R_DATA_TEMPR2[3] , \Z\R_DATA_TEMPR2[2] , \Z\R_DATA_TEMPR2[1] , \Z\R_DATA_TEMPR2[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[2][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%2%0%TWO-PORT%ECC_EN-0";
// @9:3160
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[3] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR15[79] , \Z\R_DATA_TEMPR15[78] , \Z\R_DATA_TEMPR15[77] , \Z\R_DATA_TEMPR15[76] , \Z\R_DATA_TEMPR15[75] , \Z\R_DATA_TEMPR15[74] , \Z\R_DATA_TEMPR15[73] , \Z\R_DATA_TEMPR15[72] , \Z\R_DATA_TEMPR15[71] , \Z\R_DATA_TEMPR15[70] , \Z\R_DATA_TEMPR15[69] , \Z\R_DATA_TEMPR15[68] , \Z\R_DATA_TEMPR15[67] , \Z\R_DATA_TEMPR15[66] , \Z\R_DATA_TEMPR15[65] , \Z\R_DATA_TEMPR15[64] , \Z\R_DATA_TEMPR15[63] , \Z\R_DATA_TEMPR15[62] , \Z\R_DATA_TEMPR15[61] , \Z\R_DATA_TEMPR15[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[3] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR15[59] , \Z\R_DATA_TEMPR15[58] , \Z\R_DATA_TEMPR15[57] , \Z\R_DATA_TEMPR15[56] , \Z\R_DATA_TEMPR15[55] , \Z\R_DATA_TEMPR15[54] , \Z\R_DATA_TEMPR15[53] , \Z\R_DATA_TEMPR15[52] , \Z\R_DATA_TEMPR15[51] , \Z\R_DATA_TEMPR15[50] , \Z\R_DATA_TEMPR15[49] , \Z\R_DATA_TEMPR15[48] , \Z\R_DATA_TEMPR15[47] , \Z\R_DATA_TEMPR15[46] , \Z\R_DATA_TEMPR15[45] , \Z\R_DATA_TEMPR15[44] , \Z\R_DATA_TEMPR15[43] , \Z\R_DATA_TEMPR15[42] , \Z\R_DATA_TEMPR15[41] , \Z\R_DATA_TEMPR15[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[15][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%15%1%TWO-PORT%ECC_EN-0";
// @9:3157
  OR4 OR4_516 (
	.Y(OR4_516_Y),
	.A(\Z\R_DATA_TEMPR8[5] ),
	.B(\Z\R_DATA_TEMPR9[5] ),
	.C(\Z\R_DATA_TEMPR10[5] ),
	.D(\Z\R_DATA_TEMPR11[5] )
);
// @9:3155
  OR4 \OR4_R_DATA[50]  (
	.Y(R_DATA_c[50]),
	.A(OR4_131_Y),
	.B(OR4_300_Y),
	.C(OR4_632_Y),
	.D(OR4_349_Y)
);
// @9:3152
  OR4 OR4_209 (
	.Y(OR4_209_Y),
	.A(\Z\R_DATA_TEMPR16[12] ),
	.B(\Z\R_DATA_TEMPR17[12] ),
	.C(\Z\R_DATA_TEMPR18[12] ),
	.D(\Z\R_DATA_TEMPR19[12] )
);
// @9:3114
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[0] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR0[79] , \Z\R_DATA_TEMPR0[78] , \Z\R_DATA_TEMPR0[77] , \Z\R_DATA_TEMPR0[76] , \Z\R_DATA_TEMPR0[75] , \Z\R_DATA_TEMPR0[74] , \Z\R_DATA_TEMPR0[73] , \Z\R_DATA_TEMPR0[72] , \Z\R_DATA_TEMPR0[71] , \Z\R_DATA_TEMPR0[70] , \Z\R_DATA_TEMPR0[69] , \Z\R_DATA_TEMPR0[68] , \Z\R_DATA_TEMPR0[67] , \Z\R_DATA_TEMPR0[66] , \Z\R_DATA_TEMPR0[65] , \Z\R_DATA_TEMPR0[64] , \Z\R_DATA_TEMPR0[63] , \Z\R_DATA_TEMPR0[62] , \Z\R_DATA_TEMPR0[61] , \Z\R_DATA_TEMPR0[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[0] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR0[59] , \Z\R_DATA_TEMPR0[58] , \Z\R_DATA_TEMPR0[57] , \Z\R_DATA_TEMPR0[56] , \Z\R_DATA_TEMPR0[55] , \Z\R_DATA_TEMPR0[54] , \Z\R_DATA_TEMPR0[53] , \Z\R_DATA_TEMPR0[52] , \Z\R_DATA_TEMPR0[51] , \Z\R_DATA_TEMPR0[50] , \Z\R_DATA_TEMPR0[49] , \Z\R_DATA_TEMPR0[48] , \Z\R_DATA_TEMPR0[47] , \Z\R_DATA_TEMPR0[46] , \Z\R_DATA_TEMPR0[45] , \Z\R_DATA_TEMPR0[44] , \Z\R_DATA_TEMPR0[43] , \Z\R_DATA_TEMPR0[42] , \Z\R_DATA_TEMPR0[41] , \Z\R_DATA_TEMPR0[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%0%1%TWO-PORT%ECC_EN-0";
// @9:3111
  OR4 OR4_683 (
	.Y(OR4_683_Y),
	.A(\Z\R_DATA_TEMPR0[68] ),
	.B(\Z\R_DATA_TEMPR1[68] ),
	.C(\Z\R_DATA_TEMPR2[68] ),
	.D(\Z\R_DATA_TEMPR3[68] )
);
// @9:3109
  OR4 OR4_53 (
	.Y(OR4_53_Y),
	.A(\Z\R_DATA_TEMPR4[37] ),
	.B(\Z\R_DATA_TEMPR5[37] ),
	.C(\Z\R_DATA_TEMPR6[37] ),
	.D(\Z\R_DATA_TEMPR7[37] )
);
// @9:3107
  OR4 OR4_26 (
	.Y(OR4_26_Y),
	.A(\Z\R_DATA_TEMPR28[20] ),
	.B(\Z\R_DATA_TEMPR29[20] ),
	.C(\Z\R_DATA_TEMPR30[20] ),
	.D(\Z\R_DATA_TEMPR31[20] )
);
// @9:3105
  OR4 OR4_538 (
	.Y(OR4_538_Y),
	.A(\Z\R_DATA_TEMPR8[31] ),
	.B(\Z\R_DATA_TEMPR9[31] ),
	.C(\Z\R_DATA_TEMPR10[31] ),
	.D(\Z\R_DATA_TEMPR11[31] )
);
// @9:3103
  OR4 OR4_625 (
	.Y(OR4_625_Y),
	.A(\Z\R_DATA_TEMPR4[52] ),
	.B(\Z\R_DATA_TEMPR5[52] ),
	.C(\Z\R_DATA_TEMPR6[52] ),
	.D(\Z\R_DATA_TEMPR7[52] )
);
// @9:3100
  OR4 OR4_190 (
	.Y(OR4_190_Y),
	.A(\Z\R_DATA_TEMPR16[78] ),
	.B(\Z\R_DATA_TEMPR17[78] ),
	.C(\Z\R_DATA_TEMPR18[78] ),
	.D(\Z\R_DATA_TEMPR19[78] )
);
// @9:3097
  OR4 OR4_397 (
	.Y(OR4_397_Y),
	.A(\Z\R_DATA_TEMPR16[17] ),
	.B(\Z\R_DATA_TEMPR17[17] ),
	.C(\Z\R_DATA_TEMPR18[17] ),
	.D(\Z\R_DATA_TEMPR19[17] )
);
// @9:3094
  OR4 OR4_255 (
	.Y(OR4_255_Y),
	.A(\Z\R_DATA_TEMPR28[32] ),
	.B(\Z\R_DATA_TEMPR29[32] ),
	.C(\Z\R_DATA_TEMPR30[32] ),
	.D(\Z\R_DATA_TEMPR31[32] )
);
// @9:3091
  OR4 OR4_585 (
	.Y(OR4_585_Y),
	.A(\Z\R_DATA_TEMPR12[29] ),
	.B(\Z\R_DATA_TEMPR13[29] ),
	.C(\Z\R_DATA_TEMPR14[29] ),
	.D(\Z\R_DATA_TEMPR15[29] )
);
// @9:3089
  OR4 OR4_711 (
	.Y(OR4_711_Y),
	.A(\Z\R_DATA_TEMPR8[30] ),
	.B(\Z\R_DATA_TEMPR9[30] ),
	.C(\Z\R_DATA_TEMPR10[30] ),
	.D(\Z\R_DATA_TEMPR11[30] )
);
// @9:3087
  OR4 \OR4_R_DATA[43]  (
	.Y(R_DATA_c[43]),
	.A(OR4_88_Y),
	.B(OR4_628_Y),
	.C(OR4_603_Y),
	.D(OR4_577_Y)
);
// @9:3084
  OR4 OR4_647 (
	.Y(OR4_647_Y),
	.A(\Z\R_DATA_TEMPR24[21] ),
	.B(\Z\R_DATA_TEMPR25[21] ),
	.C(\Z\R_DATA_TEMPR26[21] ),
	.D(\Z\R_DATA_TEMPR27[21] )
);
// @9:3082
  OR4 \OR4_R_DATA[51]  (
	.Y(R_DATA_c[51]),
	.A(OR4_277_Y),
	.B(OR4_250_Y),
	.C(OR4_261_Y),
	.D(OR4_25_Y)
);
// @9:3079
  OR4 OR4_172 (
	.Y(OR4_172_Y),
	.A(\Z\R_DATA_TEMPR12[28] ),
	.B(\Z\R_DATA_TEMPR13[28] ),
	.C(\Z\R_DATA_TEMPR14[28] ),
	.D(\Z\R_DATA_TEMPR15[28] )
);
// @9:3077
  OR4 OR4_690 (
	.Y(OR4_690_Y),
	.A(OR4_91_Y),
	.B(OR4_527_Y),
	.C(OR4_675_Y),
	.D(OR4_310_Y)
);
// @9:3076
  INV \INVBLKY0[0]  (
	.Y(\Z\BLKY0[0] ),
	.A(R_ADDR_c[9])
);
// @9:3073
  OR4 OR4_102 (
	.Y(OR4_102_Y),
	.A(\Z\R_DATA_TEMPR16[70] ),
	.B(\Z\R_DATA_TEMPR17[70] ),
	.C(\Z\R_DATA_TEMPR18[70] ),
	.D(\Z\R_DATA_TEMPR19[70] )
);
// @9:3071
  OR4 OR4_457 (
	.Y(OR4_457_Y),
	.A(\Z\R_DATA_TEMPR24[5] ),
	.B(\Z\R_DATA_TEMPR25[5] ),
	.C(\Z\R_DATA_TEMPR26[5] ),
	.D(\Z\R_DATA_TEMPR27[5] )
);
// @9:3069
  OR4 \OR4_R_DATA[79]  (
	.Y(R_DATA_c[79]),
	.A(OR4_218_Y),
	.B(OR4_42_Y),
	.C(OR4_714_Y),
	.D(OR4_595_Y)
);
// @9:3067
  OR2 OR2_57 (
	.Y(OR2_57_Y),
	.A(\Z\R_DATA_TEMPR20[73] ),
	.B(\Z\R_DATA_TEMPR21[73] )
);
// @9:3065
  OR4 OR4_155 (
	.Y(OR4_155_Y),
	.A(\Z\R_DATA_TEMPR4[55] ),
	.B(\Z\R_DATA_TEMPR5[55] ),
	.C(\Z\R_DATA_TEMPR6[55] ),
	.D(\Z\R_DATA_TEMPR7[55] )
);
// @9:3063
  OR4 \OR4_R_DATA[62]  (
	.Y(R_DATA_c[62]),
	.A(OR4_19_Y),
	.B(OR4_716_Y),
	.C(OR4_618_Y),
	.D(OR4_292_Y)
);
// @9:3061
  OR4 OR4_114 (
	.Y(OR4_114_Y),
	.A(\Z\R_DATA_TEMPR4[46] ),
	.B(\Z\R_DATA_TEMPR5[46] ),
	.C(\Z\R_DATA_TEMPR6[46] ),
	.D(\Z\R_DATA_TEMPR7[46] )
);
// @9:3059
  OR2 OR2_50 (
	.Y(OR2_50_Y),
	.A(\Z\R_DATA_TEMPR20[60] ),
	.B(\Z\R_DATA_TEMPR21[60] )
);
// @9:3057
  OR4 OR4_536 (
	.Y(OR4_536_Y),
	.A(OR4_148_Y),
	.B(OR2_52_Y),
	.C(\Z\R_DATA_TEMPR22[28] ),
	.D(\Z\R_DATA_TEMPR23[28] )
);
// @9:3055
  OR4 OR4_325 (
	.Y(OR4_325_Y),
	.A(\Z\R_DATA_TEMPR0[43] ),
	.B(\Z\R_DATA_TEMPR1[43] ),
	.C(\Z\R_DATA_TEMPR2[43] ),
	.D(\Z\R_DATA_TEMPR3[43] )
);
// @9:3053
  OR4 OR4_38 (
	.Y(OR4_38_Y),
	.A(OR4_377_Y),
	.B(OR2_37_Y),
	.C(\Z\R_DATA_TEMPR22[38] ),
	.D(\Z\R_DATA_TEMPR23[38] )
);
// @9:3051
  OR4 OR4_62 (
	.Y(OR4_62_Y),
	.A(OR4_216_Y),
	.B(OR4_625_Y),
	.C(OR4_51_Y),
	.D(OR4_411_Y)
);
// @9:3048
  OR4 OR4_695 (
	.Y(OR4_695_Y),
	.A(\Z\R_DATA_TEMPR16[15] ),
	.B(\Z\R_DATA_TEMPR17[15] ),
	.C(\Z\R_DATA_TEMPR18[15] ),
	.D(\Z\R_DATA_TEMPR19[15] )
);
// @9:3045
  OR4 OR4_269 (
	.Y(OR4_269_Y),
	.A(\Z\R_DATA_TEMPR12[75] ),
	.B(\Z\R_DATA_TEMPR13[75] ),
	.C(\Z\R_DATA_TEMPR14[75] ),
	.D(\Z\R_DATA_TEMPR15[75] )
);
// @9:3043
  OR4 \OR4_R_DATA[42]  (
	.Y(R_DATA_c[42]),
	.A(OR4_183_Y),
	.B(OR4_156_Y),
	.C(OR4_49_Y),
	.D(OR4_448_Y)
);
// @9:3040
  OR4 OR4_173 (
	.Y(OR4_173_Y),
	.A(\Z\R_DATA_TEMPR28[16] ),
	.B(\Z\R_DATA_TEMPR29[16] ),
	.C(\Z\R_DATA_TEMPR30[16] ),
	.D(\Z\R_DATA_TEMPR31[16] )
);
// @9:3038
  OR4 \OR4_R_DATA[13]  (
	.Y(R_DATA_c[13]),
	.A(OR4_434_Y),
	.B(OR4_266_Y),
	.C(OR4_236_Y),
	.D(OR4_219_Y)
);
// @9:3035
  OR4 OR4_380 (
	.Y(OR4_380_Y),
	.A(\Z\R_DATA_TEMPR28[14] ),
	.B(\Z\R_DATA_TEMPR29[14] ),
	.C(\Z\R_DATA_TEMPR30[14] ),
	.D(\Z\R_DATA_TEMPR31[14] )
);
// @9:3033
  OR4 OR4_149 (
	.Y(OR4_149_Y),
	.A(\Z\R_DATA_TEMPR4[8] ),
	.B(\Z\R_DATA_TEMPR5[8] ),
	.C(\Z\R_DATA_TEMPR6[8] ),
	.D(\Z\R_DATA_TEMPR7[8] )
);
// @9:3031
  OR4 OR4_224 (
	.Y(OR4_224_Y),
	.A(\Z\R_DATA_TEMPR0[3] ),
	.B(\Z\R_DATA_TEMPR1[3] ),
	.C(\Z\R_DATA_TEMPR2[3] ),
	.D(\Z\R_DATA_TEMPR3[3] )
);
// @9:3028
  OR4 OR4_103 (
	.Y(OR4_103_Y),
	.A(\Z\R_DATA_TEMPR28[69] ),
	.B(\Z\R_DATA_TEMPR29[69] ),
	.C(\Z\R_DATA_TEMPR30[69] ),
	.D(\Z\R_DATA_TEMPR31[69] )
);
// @9:3026
  OR2 OR2_35 (
	.Y(OR2_35_Y),
	.A(\Z\R_DATA_TEMPR20[22] ),
	.B(\Z\R_DATA_TEMPR21[22] )
);
// @9:3023
  OR4 OR4_134 (
	.Y(OR4_134_Y),
	.A(\Z\R_DATA_TEMPR12[69] ),
	.B(\Z\R_DATA_TEMPR13[69] ),
	.C(\Z\R_DATA_TEMPR14[69] ),
	.D(\Z\R_DATA_TEMPR15[69] )
);
// @9:3021
  OR2 OR2_65 (
	.Y(OR2_65_Y),
	.A(\Z\R_DATA_TEMPR20[39] ),
	.B(\Z\R_DATA_TEMPR21[39] )
);
// @9:3019
  OR4 OR4_316 (
	.Y(OR4_316_Y),
	.A(OR4_379_Y),
	.B(OR4_53_Y),
	.C(OR4_328_Y),
	.D(OR4_678_Y)
);
// @9:2977
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[4] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR16[39] , \Z\R_DATA_TEMPR16[38] , \Z\R_DATA_TEMPR16[37] , \Z\R_DATA_TEMPR16[36] , \Z\R_DATA_TEMPR16[35] , \Z\R_DATA_TEMPR16[34] , \Z\R_DATA_TEMPR16[33] , \Z\R_DATA_TEMPR16[32] , \Z\R_DATA_TEMPR16[31] , \Z\R_DATA_TEMPR16[30] , \Z\R_DATA_TEMPR16[29] , \Z\R_DATA_TEMPR16[28] , \Z\R_DATA_TEMPR16[27] , \Z\R_DATA_TEMPR16[26] , \Z\R_DATA_TEMPR16[25] , \Z\R_DATA_TEMPR16[24] , \Z\R_DATA_TEMPR16[23] , \Z\R_DATA_TEMPR16[22] , \Z\R_DATA_TEMPR16[21] , \Z\R_DATA_TEMPR16[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[4] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR16[19] , \Z\R_DATA_TEMPR16[18] , \Z\R_DATA_TEMPR16[17] , \Z\R_DATA_TEMPR16[16] , \Z\R_DATA_TEMPR16[15] , \Z\R_DATA_TEMPR16[14] , \Z\R_DATA_TEMPR16[13] , \Z\R_DATA_TEMPR16[12] , \Z\R_DATA_TEMPR16[11] , \Z\R_DATA_TEMPR16[10] , \Z\R_DATA_TEMPR16[9] , \Z\R_DATA_TEMPR16[8] , \Z\R_DATA_TEMPR16[7] , \Z\R_DATA_TEMPR16[6] , \Z\R_DATA_TEMPR16[5] , \Z\R_DATA_TEMPR16[4] , \Z\R_DATA_TEMPR16[3] , \Z\R_DATA_TEMPR16[2] , \Z\R_DATA_TEMPR16[1] , \Z\R_DATA_TEMPR16[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[16][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%16%0%TWO-PORT%ECC_EN-0";
// @9:2974
  OR4 OR4_282 (
	.Y(OR4_282_Y),
	.A(OR4_565_Y),
	.B(OR4_271_Y),
	.C(OR4_291_Y),
	.D(OR4_663_Y)
);
// @9:2971
  OR4 OR4_162 (
	.Y(OR4_162_Y),
	.A(\Z\R_DATA_TEMPR12[47] ),
	.B(\Z\R_DATA_TEMPR13[47] ),
	.C(\Z\R_DATA_TEMPR14[47] ),
	.D(\Z\R_DATA_TEMPR15[47] )
);
// @9:2928
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[7] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR30[79] , \Z\R_DATA_TEMPR30[78] , \Z\R_DATA_TEMPR30[77] , \Z\R_DATA_TEMPR30[76] , \Z\R_DATA_TEMPR30[75] , \Z\R_DATA_TEMPR30[74] , \Z\R_DATA_TEMPR30[73] , \Z\R_DATA_TEMPR30[72] , \Z\R_DATA_TEMPR30[71] , \Z\R_DATA_TEMPR30[70] , \Z\R_DATA_TEMPR30[69] , \Z\R_DATA_TEMPR30[68] , \Z\R_DATA_TEMPR30[67] , \Z\R_DATA_TEMPR30[66] , \Z\R_DATA_TEMPR30[65] , \Z\R_DATA_TEMPR30[64] , \Z\R_DATA_TEMPR30[63] , \Z\R_DATA_TEMPR30[62] , \Z\R_DATA_TEMPR30[61] , \Z\R_DATA_TEMPR30[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[7] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR30[59] , \Z\R_DATA_TEMPR30[58] , \Z\R_DATA_TEMPR30[57] , \Z\R_DATA_TEMPR30[56] , \Z\R_DATA_TEMPR30[55] , \Z\R_DATA_TEMPR30[54] , \Z\R_DATA_TEMPR30[53] , \Z\R_DATA_TEMPR30[52] , \Z\R_DATA_TEMPR30[51] , \Z\R_DATA_TEMPR30[50] , \Z\R_DATA_TEMPR30[49] , \Z\R_DATA_TEMPR30[48] , \Z\R_DATA_TEMPR30[47] , \Z\R_DATA_TEMPR30[46] , \Z\R_DATA_TEMPR30[45] , \Z\R_DATA_TEMPR30[44] , \Z\R_DATA_TEMPR30[43] , \Z\R_DATA_TEMPR30[42] , \Z\R_DATA_TEMPR30[41] , \Z\R_DATA_TEMPR30[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[30][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%30%1%TWO-PORT%ECC_EN-0";
// @9:2924
  OR4 OR4_348 (
	.Y(OR4_348_Y),
	.A(\Z\R_DATA_TEMPR28[74] ),
	.B(\Z\R_DATA_TEMPR29[74] ),
	.C(\Z\R_DATA_TEMPR30[74] ),
	.D(\Z\R_DATA_TEMPR31[74] )
);
// @9:2922
  OR4 OR4_127 (
	.Y(OR4_127_Y),
	.A(\Z\R_DATA_TEMPR8[65] ),
	.B(\Z\R_DATA_TEMPR9[65] ),
	.C(\Z\R_DATA_TEMPR10[65] ),
	.D(\Z\R_DATA_TEMPR11[65] )
);
// @9:2919
  OR4 OR4_414 (
	.Y(OR4_414_Y),
	.A(\Z\R_DATA_TEMPR12[50] ),
	.B(\Z\R_DATA_TEMPR13[50] ),
	.C(\Z\R_DATA_TEMPR14[50] ),
	.D(\Z\R_DATA_TEMPR15[50] )
);
// @9:2916
  OR4 OR4_395 (
	.Y(OR4_395_Y),
	.A(\Z\R_DATA_TEMPR24[49] ),
	.B(\Z\R_DATA_TEMPR25[49] ),
	.C(\Z\R_DATA_TEMPR26[49] ),
	.D(\Z\R_DATA_TEMPR27[49] )
);
// @9:2914
  OR4 OR4_673 (
	.Y(OR4_673_Y),
	.A(OR4_104_Y),
	.B(OR2_9_Y),
	.C(\Z\R_DATA_TEMPR22[26] ),
	.D(\Z\R_DATA_TEMPR23[26] )
);
// @9:2911
  OR4 OR4_227 (
	.Y(OR4_227_Y),
	.A(\Z\R_DATA_TEMPR12[73] ),
	.B(\Z\R_DATA_TEMPR13[73] ),
	.C(\Z\R_DATA_TEMPR14[73] ),
	.D(\Z\R_DATA_TEMPR15[73] )
);
// @9:2909
  OR2 OR2_56 (
	.Y(OR2_56_Y),
	.A(\Z\R_DATA_TEMPR20[21] ),
	.B(\Z\R_DATA_TEMPR21[21] )
);
// @9:2907
  OR4 OR4_69 (
	.Y(OR4_69_Y),
	.A(\Z\R_DATA_TEMPR28[12] ),
	.B(\Z\R_DATA_TEMPR29[12] ),
	.C(\Z\R_DATA_TEMPR30[12] ),
	.D(\Z\R_DATA_TEMPR31[12] )
);
// @9:2904
  OR4 OR4_603 (
	.Y(OR4_603_Y),
	.A(\Z\R_DATA_TEMPR24[43] ),
	.B(\Z\R_DATA_TEMPR25[43] ),
	.C(\Z\R_DATA_TEMPR26[43] ),
	.D(\Z\R_DATA_TEMPR27[43] )
);
// @9:2902
  OR2 OR2_45 (
	.Y(OR2_45_Y),
	.A(\Z\R_DATA_TEMPR20[57] ),
	.B(\Z\R_DATA_TEMPR21[57] )
);
// @9:2900
  OR4 \OR4_R_DATA[78]  (
	.Y(R_DATA_c[78]),
	.A(OR4_662_Y),
	.B(OR4_564_Y),
	.C(OR4_248_Y),
	.D(OR4_326_Y)
);
// @9:2898
  OR4 OR4_575 (
	.Y(OR4_575_Y),
	.A(\Z\R_DATA_TEMPR4[5] ),
	.B(\Z\R_DATA_TEMPR5[5] ),
	.C(\Z\R_DATA_TEMPR6[5] ),
	.D(\Z\R_DATA_TEMPR7[5] )
);
// @9:2895
  OR4 OR4_581 (
	.Y(OR4_581_Y),
	.A(\Z\R_DATA_TEMPR12[74] ),
	.B(\Z\R_DATA_TEMPR13[74] ),
	.C(\Z\R_DATA_TEMPR14[74] ),
	.D(\Z\R_DATA_TEMPR15[74] )
);
// @9:2893
  OR4 \OR4_R_DATA[12]  (
	.Y(R_DATA_c[12]),
	.A(OR4_526_Y),
	.B(OR4_502_Y),
	.C(OR4_398_Y),
	.D(OR4_69_Y)
);
// @9:2891
  OR4 OR4_158 (
	.Y(OR4_158_Y),
	.A(\Z\R_DATA_TEMPR4[57] ),
	.B(\Z\R_DATA_TEMPR5[57] ),
	.C(\Z\R_DATA_TEMPR6[57] ),
	.D(\Z\R_DATA_TEMPR7[57] )
);
// @9:2888
  OR4 OR4_146 (
	.Y(OR4_146_Y),
	.A(\Z\R_DATA_TEMPR16[76] ),
	.B(\Z\R_DATA_TEMPR17[76] ),
	.C(\Z\R_DATA_TEMPR18[76] ),
	.D(\Z\R_DATA_TEMPR19[76] )
);
// @9:2886
  OR4 OR4_85 (
	.Y(OR4_85_Y),
	.A(\Z\R_DATA_TEMPR12[39] ),
	.B(\Z\R_DATA_TEMPR13[39] ),
	.C(\Z\R_DATA_TEMPR14[39] ),
	.D(\Z\R_DATA_TEMPR15[39] )
);
// @9:2884
  OR4 \OR4_R_DATA[24]  (
	.Y(R_DATA_c[24]),
	.A(OR4_630_Y),
	.B(OR4_374_Y),
	.C(OR4_4_Y),
	.D(OR4_315_Y)
);
// @9:2881
  OR4 OR4_505 (
	.Y(OR4_505_Y),
	.A(\Z\R_DATA_TEMPR24[75] ),
	.B(\Z\R_DATA_TEMPR25[75] ),
	.C(\Z\R_DATA_TEMPR26[75] ),
	.D(\Z\R_DATA_TEMPR27[75] )
);
// @9:2878
  OR4 OR4_449 (
	.Y(OR4_449_Y),
	.A(\Z\R_DATA_TEMPR12[35] ),
	.B(\Z\R_DATA_TEMPR13[35] ),
	.C(\Z\R_DATA_TEMPR14[35] ),
	.D(\Z\R_DATA_TEMPR15[35] )
);
// @9:2875
  OR4 OR4_294 (
	.Y(OR4_294_Y),
	.A(\Z\R_DATA_TEMPR28[57] ),
	.B(\Z\R_DATA_TEMPR29[57] ),
	.C(\Z\R_DATA_TEMPR30[57] ),
	.D(\Z\R_DATA_TEMPR31[57] )
);
// @9:2872
  OR4 OR4_442 (
	.Y(OR4_442_Y),
	.A(\Z\R_DATA_TEMPR16[51] ),
	.B(\Z\R_DATA_TEMPR17[51] ),
	.C(\Z\R_DATA_TEMPR18[51] ),
	.D(\Z\R_DATA_TEMPR19[51] )
);
// @9:2870
  OR4 OR4_415 (
	.Y(OR4_415_Y),
	.A(\Z\R_DATA_TEMPR0[31] ),
	.B(\Z\R_DATA_TEMPR1[31] ),
	.C(\Z\R_DATA_TEMPR2[31] ),
	.D(\Z\R_DATA_TEMPR3[31] )
);
// @9:2868
  OR4 OR4_336 (
	.Y(OR4_336_Y),
	.A(OR4_655_Y),
	.B(OR2_54_Y),
	.C(\Z\R_DATA_TEMPR22[59] ),
	.D(\Z\R_DATA_TEMPR23[59] )
);
// @9:2863
  OR4 OR4_343 (
	.Y(OR4_343_Y),
	.A(\Z\R_DATA_TEMPR16[45] ),
	.B(\Z\R_DATA_TEMPR17[45] ),
	.C(\Z\R_DATA_TEMPR18[45] ),
	.D(\Z\R_DATA_TEMPR19[45] )
);
// @9:2860
  OR4 OR4_163 (
	.Y(OR4_163_Y),
	.A(\Z\R_DATA_TEMPR28[59] ),
	.B(\Z\R_DATA_TEMPR29[59] ),
	.C(\Z\R_DATA_TEMPR30[59] ),
	.D(\Z\R_DATA_TEMPR31[59] )
);
// @9:2856
  OR4 OR4_434 (
	.Y(OR4_434_Y),
	.A(OR4_679_Y),
	.B(OR4_541_Y),
	.C(OR4_528_Y),
	.D(OR4_260_Y)
);
// @9:2851
  OR4 OR4_150 (
	.Y(OR4_150_Y),
	.A(\Z\R_DATA_TEMPR16[71] ),
	.B(\Z\R_DATA_TEMPR17[71] ),
	.C(\Z\R_DATA_TEMPR18[71] ),
	.D(\Z\R_DATA_TEMPR19[71] )
);
// @9:2848
  OR4 OR4_357 (
	.Y(OR4_357_Y),
	.A(\Z\R_DATA_TEMPR16[79] ),
	.B(\Z\R_DATA_TEMPR17[79] ),
	.C(\Z\R_DATA_TEMPR18[79] ),
	.D(\Z\R_DATA_TEMPR19[79] )
);
// @9:2845
  OR4 OR4_197 (
	.Y(OR4_197_Y),
	.A(\Z\R_DATA_TEMPR12[23] ),
	.B(\Z\R_DATA_TEMPR13[23] ),
	.C(\Z\R_DATA_TEMPR14[23] ),
	.D(\Z\R_DATA_TEMPR15[23] )
);
// @9:2843
  OR4 OR4_37 (
	.Y(OR4_37_Y),
	.A(OR4_703_Y),
	.B(OR4_549_Y),
	.C(OR4_711_Y),
	.D(OR4_311_Y)
);
// @9:2841
  OR4 OR4_297 (
	.Y(OR4_297_Y),
	.A(\Z\R_DATA_TEMPR4[22] ),
	.B(\Z\R_DATA_TEMPR5[22] ),
	.C(\Z\R_DATA_TEMPR6[22] ),
	.D(\Z\R_DATA_TEMPR7[22] )
);
// @9:2803
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[2] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR9[79] , \Z\R_DATA_TEMPR9[78] , \Z\R_DATA_TEMPR9[77] , \Z\R_DATA_TEMPR9[76] , \Z\R_DATA_TEMPR9[75] , \Z\R_DATA_TEMPR9[74] , \Z\R_DATA_TEMPR9[73] , \Z\R_DATA_TEMPR9[72] , \Z\R_DATA_TEMPR9[71] , \Z\R_DATA_TEMPR9[70] , \Z\R_DATA_TEMPR9[69] , \Z\R_DATA_TEMPR9[68] , \Z\R_DATA_TEMPR9[67] , \Z\R_DATA_TEMPR9[66] , \Z\R_DATA_TEMPR9[65] , \Z\R_DATA_TEMPR9[64] , \Z\R_DATA_TEMPR9[63] , \Z\R_DATA_TEMPR9[62] , \Z\R_DATA_TEMPR9[61] , \Z\R_DATA_TEMPR9[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[2] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR9[59] , \Z\R_DATA_TEMPR9[58] , \Z\R_DATA_TEMPR9[57] , \Z\R_DATA_TEMPR9[56] , \Z\R_DATA_TEMPR9[55] , \Z\R_DATA_TEMPR9[54] , \Z\R_DATA_TEMPR9[53] , \Z\R_DATA_TEMPR9[52] , \Z\R_DATA_TEMPR9[51] , \Z\R_DATA_TEMPR9[50] , \Z\R_DATA_TEMPR9[49] , \Z\R_DATA_TEMPR9[48] , \Z\R_DATA_TEMPR9[47] , \Z\R_DATA_TEMPR9[46] , \Z\R_DATA_TEMPR9[45] , \Z\R_DATA_TEMPR9[44] , \Z\R_DATA_TEMPR9[43] , \Z\R_DATA_TEMPR9[42] , \Z\R_DATA_TEMPR9[41] , \Z\R_DATA_TEMPR9[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[9][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%9%1%TWO-PORT%ECC_EN-0";
// @9:2800
  OR4 OR4_627 (
	.Y(OR4_627_Y),
	.A(OR4_343_Y),
	.B(OR2_8_Y),
	.C(\Z\R_DATA_TEMPR22[45] ),
	.D(\Z\R_DATA_TEMPR23[45] )
);
// @9:2797
  OR4 OR4_650 (
	.Y(OR4_650_Y),
	.A(\Z\R_DATA_TEMPR28[54] ),
	.B(\Z\R_DATA_TEMPR29[54] ),
	.C(\Z\R_DATA_TEMPR30[54] ),
	.D(\Z\R_DATA_TEMPR31[54] )
);
// @9:2795
  OR4 OR4_30 (
	.Y(OR4_30_Y),
	.A(\Z\R_DATA_TEMPR0[60] ),
	.B(\Z\R_DATA_TEMPR1[60] ),
	.C(\Z\R_DATA_TEMPR2[60] ),
	.D(\Z\R_DATA_TEMPR3[60] )
);
// @9:2793
  OR4 \OR4_R_DATA[54]  (
	.Y(R_DATA_c[54]),
	.A(OR4_247_Y),
	.B(OR4_708_Y),
	.C(OR4_324_Y),
	.D(OR4_650_Y)
);
// @9:2750
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[7] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR29[79] , \Z\R_DATA_TEMPR29[78] , \Z\R_DATA_TEMPR29[77] , \Z\R_DATA_TEMPR29[76] , \Z\R_DATA_TEMPR29[75] , \Z\R_DATA_TEMPR29[74] , \Z\R_DATA_TEMPR29[73] , \Z\R_DATA_TEMPR29[72] , \Z\R_DATA_TEMPR29[71] , \Z\R_DATA_TEMPR29[70] , \Z\R_DATA_TEMPR29[69] , \Z\R_DATA_TEMPR29[68] , \Z\R_DATA_TEMPR29[67] , \Z\R_DATA_TEMPR29[66] , \Z\R_DATA_TEMPR29[65] , \Z\R_DATA_TEMPR29[64] , \Z\R_DATA_TEMPR29[63] , \Z\R_DATA_TEMPR29[62] , \Z\R_DATA_TEMPR29[61] , \Z\R_DATA_TEMPR29[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[7] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR29[59] , \Z\R_DATA_TEMPR29[58] , \Z\R_DATA_TEMPR29[57] , \Z\R_DATA_TEMPR29[56] , \Z\R_DATA_TEMPR29[55] , \Z\R_DATA_TEMPR29[54] , \Z\R_DATA_TEMPR29[53] , \Z\R_DATA_TEMPR29[52] , \Z\R_DATA_TEMPR29[51] , \Z\R_DATA_TEMPR29[50] , \Z\R_DATA_TEMPR29[49] , \Z\R_DATA_TEMPR29[48] , \Z\R_DATA_TEMPR29[47] , \Z\R_DATA_TEMPR29[46] , \Z\R_DATA_TEMPR29[45] , \Z\R_DATA_TEMPR29[44] , \Z\R_DATA_TEMPR29[43] , \Z\R_DATA_TEMPR29[42] , \Z\R_DATA_TEMPR29[41] , \Z\R_DATA_TEMPR29[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[29][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%29%1%TWO-PORT%ECC_EN-0";
// @9:2747
  OR4 OR4_288 (
	.Y(OR4_288_Y),
	.A(\Z\R_DATA_TEMPR8[29] ),
	.B(\Z\R_DATA_TEMPR9[29] ),
	.C(\Z\R_DATA_TEMPR10[29] ),
	.D(\Z\R_DATA_TEMPR11[29] )
);
// @9:2744
  OR4 OR4_370 (
	.Y(OR4_370_Y),
	.A(\Z\R_DATA_TEMPR16[77] ),
	.B(\Z\R_DATA_TEMPR17[77] ),
	.C(\Z\R_DATA_TEMPR18[77] ),
	.D(\Z\R_DATA_TEMPR19[77] )
);
// @9:2741
  OR4 OR4_663 (
	.Y(OR4_663_Y),
	.A(\Z\R_DATA_TEMPR12[45] ),
	.B(\Z\R_DATA_TEMPR13[45] ),
	.C(\Z\R_DATA_TEMPR14[45] ),
	.D(\Z\R_DATA_TEMPR15[45] )
);
// @9:2738
  OR4 OR4_681 (
	.Y(OR4_681_Y),
	.A(\Z\R_DATA_TEMPR24[29] ),
	.B(\Z\R_DATA_TEMPR25[29] ),
	.C(\Z\R_DATA_TEMPR26[29] ),
	.D(\Z\R_DATA_TEMPR27[29] )
);
// @9:2735
  OR4 OR4_483 (
	.Y(OR4_483_Y),
	.A(\Z\R_DATA_TEMPR16[58] ),
	.B(\Z\R_DATA_TEMPR17[58] ),
	.C(\Z\R_DATA_TEMPR18[58] ),
	.D(\Z\R_DATA_TEMPR19[58] )
);
// @9:2731
  OR4 OR4_540 (
	.Y(OR4_540_Y),
	.A(\Z\R_DATA_TEMPR4[31] ),
	.B(\Z\R_DATA_TEMPR5[31] ),
	.C(\Z\R_DATA_TEMPR6[31] ),
	.D(\Z\R_DATA_TEMPR7[31] )
);
// @9:2729
  OR4 OR4_300 (
	.Y(OR4_300_Y),
	.A(OR4_406_Y),
	.B(OR2_11_Y),
	.C(\Z\R_DATA_TEMPR22[50] ),
	.D(\Z\R_DATA_TEMPR23[50] )
);
// @9:2726
  OR4 OR4_435 (
	.Y(OR4_435_Y),
	.A(\Z\R_DATA_TEMPR24[63] ),
	.B(\Z\R_DATA_TEMPR25[63] ),
	.C(\Z\R_DATA_TEMPR26[63] ),
	.D(\Z\R_DATA_TEMPR27[63] )
);
// @9:2724
  OR4 OR4_549 (
	.Y(OR4_549_Y),
	.A(\Z\R_DATA_TEMPR4[30] ),
	.B(\Z\R_DATA_TEMPR5[30] ),
	.C(\Z\R_DATA_TEMPR6[30] ),
	.D(\Z\R_DATA_TEMPR7[30] )
);
// @9:2722
  OR4 OR4_44 (
	.Y(OR4_44_Y),
	.A(OR4_461_Y),
	.B(OR2_2_Y),
	.C(\Z\R_DATA_TEMPR22[52] ),
	.D(\Z\R_DATA_TEMPR23[52] )
);
// @9:2720
  OR4 OR4_565 (
	.Y(OR4_565_Y),
	.A(\Z\R_DATA_TEMPR0[45] ),
	.B(\Z\R_DATA_TEMPR1[45] ),
	.C(\Z\R_DATA_TEMPR2[45] ),
	.D(\Z\R_DATA_TEMPR3[45] )
);
// @9:2717
  OR4 OR4_272 (
	.Y(OR4_272_Y),
	.A(\Z\R_DATA_TEMPR24[18] ),
	.B(\Z\R_DATA_TEMPR25[18] ),
	.C(\Z\R_DATA_TEMPR26[18] ),
	.D(\Z\R_DATA_TEMPR27[18] )
);
// @9:2715
  OR4 \OR4_R_DATA[69]  (
	.Y(R_DATA_c[69]),
	.A(OR4_439_Y),
	.B(OR4_286_Y),
	.C(OR4_253_Y),
	.D(OR4_103_Y)
);
// @9:2712
  OR4 OR4_655 (
	.Y(OR4_655_Y),
	.A(\Z\R_DATA_TEMPR16[59] ),
	.B(\Z\R_DATA_TEMPR17[59] ),
	.C(\Z\R_DATA_TEMPR18[59] ),
	.D(\Z\R_DATA_TEMPR19[59] )
);
// @9:2709
  OR4 OR4_202 (
	.Y(OR4_202_Y),
	.A(\Z\R_DATA_TEMPR24[39] ),
	.B(\Z\R_DATA_TEMPR25[39] ),
	.C(\Z\R_DATA_TEMPR26[39] ),
	.D(\Z\R_DATA_TEMPR27[39] )
);
// @9:2706
  OR4 OR4_285 (
	.Y(OR4_285_Y),
	.A(\Z\R_DATA_TEMPR16[33] ),
	.B(\Z\R_DATA_TEMPR17[33] ),
	.C(\Z\R_DATA_TEMPR18[33] ),
	.D(\Z\R_DATA_TEMPR19[33] )
);
// @9:2703
  OR4 OR4_448 (
	.Y(OR4_448_Y),
	.A(\Z\R_DATA_TEMPR28[42] ),
	.B(\Z\R_DATA_TEMPR29[42] ),
	.C(\Z\R_DATA_TEMPR30[42] ),
	.D(\Z\R_DATA_TEMPR31[42] )
);
// @9:2700
  OR4 OR4_697 (
	.Y(OR4_697_Y),
	.A(\Z\R_DATA_TEMPR28[61] ),
	.B(\Z\R_DATA_TEMPR29[61] ),
	.C(\Z\R_DATA_TEMPR30[61] ),
	.D(\Z\R_DATA_TEMPR31[61] )
);
// @9:2698
  OR4 OR4_441 (
	.Y(OR4_441_Y),
	.A(OR4_479_Y),
	.B(OR2_42_Y),
	.C(\Z\R_DATA_TEMPR22[8] ),
	.D(\Z\R_DATA_TEMPR23[8] )
);
// @9:2696
  OR4 OR4_571 (
	.Y(OR4_571_Y),
	.A(OR4_123_Y),
	.B(OR4_552_Y),
	.C(OR4_582_Y),
	.D(OR4_237_Y)
);
// @9:2693
  OR4 OR4_129 (
	.Y(OR4_129_Y),
	.A(\Z\R_DATA_TEMPR24[16] ),
	.B(\Z\R_DATA_TEMPR25[16] ),
	.C(\Z\R_DATA_TEMPR26[16] ),
	.D(\Z\R_DATA_TEMPR27[16] )
);
// @9:2689
  OR4 OR4_21 (
	.Y(OR4_21_Y),
	.A(\Z\R_DATA_TEMPR8[63] ),
	.B(\Z\R_DATA_TEMPR9[63] ),
	.C(\Z\R_DATA_TEMPR10[63] ),
	.D(\Z\R_DATA_TEMPR11[63] )
);
// @9:2647
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[6] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR27[39] , \Z\R_DATA_TEMPR27[38] , \Z\R_DATA_TEMPR27[37] , \Z\R_DATA_TEMPR27[36] , \Z\R_DATA_TEMPR27[35] , \Z\R_DATA_TEMPR27[34] , \Z\R_DATA_TEMPR27[33] , \Z\R_DATA_TEMPR27[32] , \Z\R_DATA_TEMPR27[31] , \Z\R_DATA_TEMPR27[30] , \Z\R_DATA_TEMPR27[29] , \Z\R_DATA_TEMPR27[28] , \Z\R_DATA_TEMPR27[27] , \Z\R_DATA_TEMPR27[26] , \Z\R_DATA_TEMPR27[25] , \Z\R_DATA_TEMPR27[24] , \Z\R_DATA_TEMPR27[23] , \Z\R_DATA_TEMPR27[22] , \Z\R_DATA_TEMPR27[21] , \Z\R_DATA_TEMPR27[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[6] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR27[19] , \Z\R_DATA_TEMPR27[18] , \Z\R_DATA_TEMPR27[17] , \Z\R_DATA_TEMPR27[16] , \Z\R_DATA_TEMPR27[15] , \Z\R_DATA_TEMPR27[14] , \Z\R_DATA_TEMPR27[13] , \Z\R_DATA_TEMPR27[12] , \Z\R_DATA_TEMPR27[11] , \Z\R_DATA_TEMPR27[10] , \Z\R_DATA_TEMPR27[9] , \Z\R_DATA_TEMPR27[8] , \Z\R_DATA_TEMPR27[7] , \Z\R_DATA_TEMPR27[6] , \Z\R_DATA_TEMPR27[5] , \Z\R_DATA_TEMPR27[4] , \Z\R_DATA_TEMPR27[3] , \Z\R_DATA_TEMPR27[2] , \Z\R_DATA_TEMPR27[1] , \Z\R_DATA_TEMPR27[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[27][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%27%0%TWO-PORT%ECC_EN-0";
// @9:2644
  OR4 OR4_501 (
	.Y(OR4_501_Y),
	.A(OR4_397_Y),
	.B(OR2_47_Y),
	.C(\Z\R_DATA_TEMPR22[17] ),
	.D(\Z\R_DATA_TEMPR23[17] )
);
// @9:2641
  OR4 OR4_714 (
	.Y(OR4_714_Y),
	.A(\Z\R_DATA_TEMPR24[79] ),
	.B(\Z\R_DATA_TEMPR25[79] ),
	.C(\Z\R_DATA_TEMPR26[79] ),
	.D(\Z\R_DATA_TEMPR27[79] )
);
// @9:2639
  OR4 OR4_487 (
	.Y(OR4_487_Y),
	.A(\Z\R_DATA_TEMPR8[76] ),
	.B(\Z\R_DATA_TEMPR9[76] ),
	.C(\Z\R_DATA_TEMPR10[76] ),
	.D(\Z\R_DATA_TEMPR11[76] )
);
// @9:2637
  OR4 OR4_36 (
	.Y(OR4_36_Y),
	.A(\Z\R_DATA_TEMPR8[60] ),
	.B(\Z\R_DATA_TEMPR9[60] ),
	.C(\Z\R_DATA_TEMPR10[60] ),
	.D(\Z\R_DATA_TEMPR11[60] )
);
// @9:2635
  OR4 \OR4_R_DATA[49]  (
	.Y(R_DATA_c[49]),
	.A(OR4_607_Y),
	.B(OR4_440_Y),
	.C(OR4_395_Y),
	.D(OR4_278_Y)
);
// @9:2632
  OR4 OR4_717 (
	.Y(OR4_717_Y),
	.A(\Z\R_DATA_TEMPR28[77] ),
	.B(\Z\R_DATA_TEMPR29[77] ),
	.C(\Z\R_DATA_TEMPR30[77] ),
	.D(\Z\R_DATA_TEMPR31[77] )
);
// @9:2590
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[6] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR25[39] , \Z\R_DATA_TEMPR25[38] , \Z\R_DATA_TEMPR25[37] , \Z\R_DATA_TEMPR25[36] , \Z\R_DATA_TEMPR25[35] , \Z\R_DATA_TEMPR25[34] , \Z\R_DATA_TEMPR25[33] , \Z\R_DATA_TEMPR25[32] , \Z\R_DATA_TEMPR25[31] , \Z\R_DATA_TEMPR25[30] , \Z\R_DATA_TEMPR25[29] , \Z\R_DATA_TEMPR25[28] , \Z\R_DATA_TEMPR25[27] , \Z\R_DATA_TEMPR25[26] , \Z\R_DATA_TEMPR25[25] , \Z\R_DATA_TEMPR25[24] , \Z\R_DATA_TEMPR25[23] , \Z\R_DATA_TEMPR25[22] , \Z\R_DATA_TEMPR25[21] , \Z\R_DATA_TEMPR25[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[6] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR25[19] , \Z\R_DATA_TEMPR25[18] , \Z\R_DATA_TEMPR25[17] , \Z\R_DATA_TEMPR25[16] , \Z\R_DATA_TEMPR25[15] , \Z\R_DATA_TEMPR25[14] , \Z\R_DATA_TEMPR25[13] , \Z\R_DATA_TEMPR25[12] , \Z\R_DATA_TEMPR25[11] , \Z\R_DATA_TEMPR25[10] , \Z\R_DATA_TEMPR25[9] , \Z\R_DATA_TEMPR25[8] , \Z\R_DATA_TEMPR25[7] , \Z\R_DATA_TEMPR25[6] , \Z\R_DATA_TEMPR25[5] , \Z\R_DATA_TEMPR25[4] , \Z\R_DATA_TEMPR25[3] , \Z\R_DATA_TEMPR25[2] , \Z\R_DATA_TEMPR25[1] , \Z\R_DATA_TEMPR25[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[25][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%25%0%TWO-PORT%ECC_EN-0";
// @9:2586
  OR4 OR4_141 (
	.Y(OR4_141_Y),
	.A(\Z\R_DATA_TEMPR28[76] ),
	.B(\Z\R_DATA_TEMPR29[76] ),
	.C(\Z\R_DATA_TEMPR30[76] ),
	.D(\Z\R_DATA_TEMPR31[76] )
);
// @9:2584
  OR4 OR4_185 (
	.Y(OR4_185_Y),
	.A(\Z\R_DATA_TEMPR8[43] ),
	.B(\Z\R_DATA_TEMPR9[43] ),
	.C(\Z\R_DATA_TEMPR10[43] ),
	.D(\Z\R_DATA_TEMPR11[43] )
);
// @9:2581
  OR4 OR4_344 (
	.Y(OR4_344_Y),
	.A(\Z\R_DATA_TEMPR28[52] ),
	.B(\Z\R_DATA_TEMPR29[52] ),
	.C(\Z\R_DATA_TEMPR30[52] ),
	.D(\Z\R_DATA_TEMPR31[52] )
);
// @9:2579
  OR4 OR4_328 (
	.Y(OR4_328_Y),
	.A(\Z\R_DATA_TEMPR8[37] ),
	.B(\Z\R_DATA_TEMPR9[37] ),
	.C(\Z\R_DATA_TEMPR10[37] ),
	.D(\Z\R_DATA_TEMPR11[37] )
);
// @9:2576
  OR4 OR4_355 (
	.Y(OR4_355_Y),
	.A(\Z\R_DATA_TEMPR16[60] ),
	.B(\Z\R_DATA_TEMPR17[60] ),
	.C(\Z\R_DATA_TEMPR18[60] ),
	.D(\Z\R_DATA_TEMPR19[60] )
);
// @9:2573
  OR4 OR4_360 (
	.Y(OR4_360_Y),
	.A(\Z\R_DATA_TEMPR16[32] ),
	.B(\Z\R_DATA_TEMPR17[32] ),
	.C(\Z\R_DATA_TEMPR18[32] ),
	.D(\Z\R_DATA_TEMPR19[32] )
);
// @9:2571
  OR4 OR4_65 (
	.Y(OR4_65_Y),
	.A(\Z\R_DATA_TEMPR16[34] ),
	.B(\Z\R_DATA_TEMPR17[34] ),
	.C(\Z\R_DATA_TEMPR18[34] ),
	.D(\Z\R_DATA_TEMPR19[34] )
);
// @9:2569
  OR4 OR4_94 (
	.Y(OR4_94_Y),
	.A(\Z\R_DATA_TEMPR4[65] ),
	.B(\Z\R_DATA_TEMPR5[65] ),
	.C(\Z\R_DATA_TEMPR6[65] ),
	.D(\Z\R_DATA_TEMPR7[65] )
);
// @9:2567
  OR4 OR4_126 (
	.Y(OR4_126_Y),
	.A(OR4_345_Y),
	.B(OR2_39_Y),
	.C(\Z\R_DATA_TEMPR22[31] ),
	.D(\Z\R_DATA_TEMPR23[31] )
);
// @9:2565
  OR4 OR4_262 (
	.Y(OR4_262_Y),
	.A(\Z\R_DATA_TEMPR0[11] ),
	.B(\Z\R_DATA_TEMPR1[11] ),
	.C(\Z\R_DATA_TEMPR2[11] ),
	.D(\Z\R_DATA_TEMPR3[11] )
);
// @9:2563
  OR4 OR4_429 (
	.Y(OR4_429_Y),
	.A(\Z\R_DATA_TEMPR8[57] ),
	.B(\Z\R_DATA_TEMPR9[57] ),
	.C(\Z\R_DATA_TEMPR10[57] ),
	.D(\Z\R_DATA_TEMPR11[57] )
);
// @9:2561
  OR4 OR4_254 (
	.Y(OR4_254_Y),
	.A(\Z\R_DATA_TEMPR12[3] ),
	.B(\Z\R_DATA_TEMPR13[3] ),
	.C(\Z\R_DATA_TEMPR14[3] ),
	.D(\Z\R_DATA_TEMPR15[3] )
);
// @9:2559
  OR4 OR4_199 (
	.Y(OR4_199_Y),
	.A(\Z\R_DATA_TEMPR0[40] ),
	.B(\Z\R_DATA_TEMPR1[40] ),
	.C(\Z\R_DATA_TEMPR2[40] ),
	.D(\Z\R_DATA_TEMPR3[40] )
);
// @9:2557
  OR4 OR4_23 (
	.Y(OR4_23_Y),
	.A(\Z\R_DATA_TEMPR4[41] ),
	.B(\Z\R_DATA_TEMPR5[41] ),
	.C(\Z\R_DATA_TEMPR6[41] ),
	.D(\Z\R_DATA_TEMPR7[41] )
);
// @9:2554
  OR4 OR4_278 (
	.Y(OR4_278_Y),
	.A(\Z\R_DATA_TEMPR28[49] ),
	.B(\Z\R_DATA_TEMPR29[49] ),
	.C(\Z\R_DATA_TEMPR30[49] ),
	.D(\Z\R_DATA_TEMPR31[49] )
);
// @9:2552
  OR4 OR4_422 (
	.Y(OR4_422_Y),
	.A(OR4_696_Y),
	.B(OR4_96_Y),
	.C(OR4_533_Y),
	.D(OR4_443_Y)
);
// @9:2550
  OR4 \OR4_R_DATA[75]  (
	.Y(R_DATA_c[75]),
	.A(OR4_605_Y),
	.B(OR4_234_Y),
	.C(OR4_505_Y),
	.D(OR4_298_Y)
);
// @9:2548
  OR2 OR2_38 (
	.Y(OR2_38_Y),
	.A(\Z\R_DATA_TEMPR20[47] ),
	.B(\Z\R_DATA_TEMPR21[47] )
);
// @9:2545
  OR4 OR4_671 (
	.Y(OR4_671_Y),
	.A(\Z\R_DATA_TEMPR24[52] ),
	.B(\Z\R_DATA_TEMPR25[52] ),
	.C(\Z\R_DATA_TEMPR26[52] ),
	.D(\Z\R_DATA_TEMPR27[52] )
);
// @9:2543
  OR4 OR4_473 (
	.Y(OR4_473_Y),
	.A(OR4_370_Y),
	.B(OR2_23_Y),
	.C(\Z\R_DATA_TEMPR22[77] ),
	.D(\Z\R_DATA_TEMPR23[77] )
);
// @9:2541
  OR4 \OR4_R_DATA[19]  (
	.Y(R_DATA_c[19]),
	.A(OR4_240_Y),
	.B(OR4_66_Y),
	.C(OR4_24_Y),
	.D(OR4_621_Y)
);
// @9:2539
  OR4 \OR4_R_DATA[68]  (
	.Y(R_DATA_c[68]),
	.A(OR4_191_Y),
	.B(OR4_83_Y),
	.C(OR4_482_Y),
	.D(OR4_580_Y)
);
// @9:2536
  OR4 OR4_323 (
	.Y(OR4_323_Y),
	.A(\Z\R_DATA_TEMPR24[70] ),
	.B(\Z\R_DATA_TEMPR25[70] ),
	.C(\Z\R_DATA_TEMPR26[70] ),
	.D(\Z\R_DATA_TEMPR27[70] )
);
// @9:2533
  OR4 OR4_219 (
	.Y(OR4_219_Y),
	.A(\Z\R_DATA_TEMPR28[13] ),
	.B(\Z\R_DATA_TEMPR29[13] ),
	.C(\Z\R_DATA_TEMPR30[13] ),
	.D(\Z\R_DATA_TEMPR31[13] )
);
// @9:2530
  OR4 OR4_208 (
	.Y(OR4_208_Y),
	.A(\Z\R_DATA_TEMPR28[37] ),
	.B(\Z\R_DATA_TEMPR29[37] ),
	.C(\Z\R_DATA_TEMPR30[37] ),
	.D(\Z\R_DATA_TEMPR31[37] )
);
// @9:2528
  OR2 OR2_68 (
	.Y(OR2_68_Y),
	.A(\Z\R_DATA_TEMPR20[1] ),
	.B(\Z\R_DATA_TEMPR21[1] )
);
// @9:2526
  OR4 OR4_601 (
	.Y(OR4_601_Y),
	.A(\Z\R_DATA_TEMPR28[5] ),
	.B(\Z\R_DATA_TEMPR29[5] ),
	.C(\Z\R_DATA_TEMPR30[5] ),
	.D(\Z\R_DATA_TEMPR31[5] )
);
// @9:2524
  OR4 OR4_403 (
	.Y(OR4_403_Y),
	.A(OR4_518_Y),
	.B(OR2_5_Y),
	.C(\Z\R_DATA_TEMPR22[40] ),
	.D(\Z\R_DATA_TEMPR23[40] )
);
// @9:2521
  OR4 OR4_561 (
	.Y(OR4_561_Y),
	.A(\Z\R_DATA_TEMPR28[29] ),
	.B(\Z\R_DATA_TEMPR29[29] ),
	.C(\Z\R_DATA_TEMPR30[29] ),
	.D(\Z\R_DATA_TEMPR31[29] )
);
// @9:2483
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[1] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR5[79] , \Z\R_DATA_TEMPR5[78] , \Z\R_DATA_TEMPR5[77] , \Z\R_DATA_TEMPR5[76] , \Z\R_DATA_TEMPR5[75] , \Z\R_DATA_TEMPR5[74] , \Z\R_DATA_TEMPR5[73] , \Z\R_DATA_TEMPR5[72] , \Z\R_DATA_TEMPR5[71] , \Z\R_DATA_TEMPR5[70] , \Z\R_DATA_TEMPR5[69] , \Z\R_DATA_TEMPR5[68] , \Z\R_DATA_TEMPR5[67] , \Z\R_DATA_TEMPR5[66] , \Z\R_DATA_TEMPR5[65] , \Z\R_DATA_TEMPR5[64] , \Z\R_DATA_TEMPR5[63] , \Z\R_DATA_TEMPR5[62] , \Z\R_DATA_TEMPR5[61] , \Z\R_DATA_TEMPR5[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[1] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR5[59] , \Z\R_DATA_TEMPR5[58] , \Z\R_DATA_TEMPR5[57] , \Z\R_DATA_TEMPR5[56] , \Z\R_DATA_TEMPR5[55] , \Z\R_DATA_TEMPR5[54] , \Z\R_DATA_TEMPR5[53] , \Z\R_DATA_TEMPR5[52] , \Z\R_DATA_TEMPR5[51] , \Z\R_DATA_TEMPR5[50] , \Z\R_DATA_TEMPR5[49] , \Z\R_DATA_TEMPR5[48] , \Z\R_DATA_TEMPR5[47] , \Z\R_DATA_TEMPR5[46] , \Z\R_DATA_TEMPR5[45] , \Z\R_DATA_TEMPR5[44] , \Z\R_DATA_TEMPR5[43] , \Z\R_DATA_TEMPR5[42] , \Z\R_DATA_TEMPR5[41] , \Z\R_DATA_TEMPR5[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[5][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%5%1%TWO-PORT%ECC_EN-0";
// @9:2480
  OR4 OR4_157 (
	.Y(OR4_157_Y),
	.A(\Z\R_DATA_TEMPR12[9] ),
	.B(\Z\R_DATA_TEMPR13[9] ),
	.C(\Z\R_DATA_TEMPR14[9] ),
	.D(\Z\R_DATA_TEMPR15[9] )
);
// @9:2477
  OR4 OR4_398 (
	.Y(OR4_398_Y),
	.A(\Z\R_DATA_TEMPR24[12] ),
	.B(\Z\R_DATA_TEMPR25[12] ),
	.C(\Z\R_DATA_TEMPR26[12] ),
	.D(\Z\R_DATA_TEMPR27[12] )
);
// @9:2474
  OR4 OR4_257 (
	.Y(OR4_257_Y),
	.A(\Z\R_DATA_TEMPR28[67] ),
	.B(\Z\R_DATA_TEMPR29[67] ),
	.C(\Z\R_DATA_TEMPR30[67] ),
	.D(\Z\R_DATA_TEMPR31[67] )
);
// @9:2431
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[6] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR25[79] , \Z\R_DATA_TEMPR25[78] , \Z\R_DATA_TEMPR25[77] , \Z\R_DATA_TEMPR25[76] , \Z\R_DATA_TEMPR25[75] , \Z\R_DATA_TEMPR25[74] , \Z\R_DATA_TEMPR25[73] , \Z\R_DATA_TEMPR25[72] , \Z\R_DATA_TEMPR25[71] , \Z\R_DATA_TEMPR25[70] , \Z\R_DATA_TEMPR25[69] , \Z\R_DATA_TEMPR25[68] , \Z\R_DATA_TEMPR25[67] , \Z\R_DATA_TEMPR25[66] , \Z\R_DATA_TEMPR25[65] , \Z\R_DATA_TEMPR25[64] , \Z\R_DATA_TEMPR25[63] , \Z\R_DATA_TEMPR25[62] , \Z\R_DATA_TEMPR25[61] , \Z\R_DATA_TEMPR25[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[6] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR25[59] , \Z\R_DATA_TEMPR25[58] , \Z\R_DATA_TEMPR25[57] , \Z\R_DATA_TEMPR25[56] , \Z\R_DATA_TEMPR25[55] , \Z\R_DATA_TEMPR25[54] , \Z\R_DATA_TEMPR25[53] , \Z\R_DATA_TEMPR25[52] , \Z\R_DATA_TEMPR25[51] , \Z\R_DATA_TEMPR25[50] , \Z\R_DATA_TEMPR25[49] , \Z\R_DATA_TEMPR25[48] , \Z\R_DATA_TEMPR25[47] , \Z\R_DATA_TEMPR25[46] , \Z\R_DATA_TEMPR25[45] , \Z\R_DATA_TEMPR25[44] , \Z\R_DATA_TEMPR25[43] , \Z\R_DATA_TEMPR25[42] , \Z\R_DATA_TEMPR25[41] , \Z\R_DATA_TEMPR25[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[25][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%25%1%TWO-PORT%ECC_EN-0";
// @9:2428
  OR4 \OR4_R_DATA[37]  (
	.Y(R_DATA_c[37]),
	.A(OR4_316_Y),
	.B(OR4_670_Y),
	.C(OR4_119_Y),
	.D(OR4_208_Y)
);
// @9:2426
  OR4 OR4_646 (
	.Y(OR4_646_Y),
	.A(\Z\R_DATA_TEMPR8[15] ),
	.B(\Z\R_DATA_TEMPR9[15] ),
	.C(\Z\R_DATA_TEMPR10[15] ),
	.D(\Z\R_DATA_TEMPR11[15] )
);
// @9:2424
  OR4 OR4_275 (
	.Y(OR4_275_Y),
	.A(\Z\R_DATA_TEMPR24[8] ),
	.B(\Z\R_DATA_TEMPR25[8] ),
	.C(\Z\R_DATA_TEMPR26[8] ),
	.D(\Z\R_DATA_TEMPR27[8] )
);
// @9:2422
  OR4 \OR4_R_DATA[48]  (
	.Y(R_DATA_c[48]),
	.A(OR4_338_Y),
	.B(OR4_258_Y),
	.C(OR4_641_Y),
	.D(OR4_13_Y)
);
// @9:2420
  OR2 OR2_48 (
	.Y(OR2_48_Y),
	.A(\Z\R_DATA_TEMPR20[49] ),
	.B(\Z\R_DATA_TEMPR21[49] )
);
// @9:2417
  OR4 OR4_112 (
	.Y(OR4_112_Y),
	.A(\Z\R_DATA_TEMPR16[64] ),
	.B(\Z\R_DATA_TEMPR17[64] ),
	.C(\Z\R_DATA_TEMPR18[64] ),
	.D(\Z\R_DATA_TEMPR19[64] )
);
// @9:2415
  OR4 OR4_196 (
	.Y(OR4_196_Y),
	.A(\Z\R_DATA_TEMPR8[55] ),
	.B(\Z\R_DATA_TEMPR9[55] ),
	.C(\Z\R_DATA_TEMPR10[55] ),
	.D(\Z\R_DATA_TEMPR11[55] )
);
// @9:2413
  OR4 OR4_188 (
	.Y(OR4_188_Y),
	.A(\Z\R_DATA_TEMPR0[66] ),
	.B(\Z\R_DATA_TEMPR1[66] ),
	.C(\Z\R_DATA_TEMPR2[66] ),
	.D(\Z\R_DATA_TEMPR3[66] )
);
// @9:2411
  OR4 OR4_205 (
	.Y(OR4_205_Y),
	.A(OR4_637_Y),
	.B(OR2_44_Y),
	.C(\Z\R_DATA_TEMPR22[25] ),
	.D(\Z\R_DATA_TEMPR23[25] )
);
// @9:2409
  OR4 OR4_88 (
	.Y(OR4_88_Y),
	.A(OR4_325_Y),
	.B(OR4_201_Y),
	.C(OR4_185_Y),
	.D(OR4_620_Y)
);
// @9:2407
  OR4 OR4_499 (
	.Y(OR4_499_Y),
	.A(\Z\R_DATA_TEMPR24[2] ),
	.B(\Z\R_DATA_TEMPR25[2] ),
	.C(\Z\R_DATA_TEMPR26[2] ),
	.D(\Z\R_DATA_TEMPR27[2] )
);
// @9:2405
  OR2 OR2_51 (
	.Y(OR2_51_Y),
	.A(\Z\R_DATA_TEMPR20[24] ),
	.B(\Z\R_DATA_TEMPR21[24] )
);
// @9:2403
  OR4 OR4_520 (
	.Y(OR4_520_Y),
	.A(OR4_251_Y),
	.B(OR2_17_Y),
	.C(\Z\R_DATA_TEMPR22[55] ),
	.D(\Z\R_DATA_TEMPR23[55] )
);
// @9:2401
  OR4 OR4_492 (
	.Y(OR4_492_Y),
	.A(\Z\R_DATA_TEMPR0[79] ),
	.B(\Z\R_DATA_TEMPR1[79] ),
	.C(\Z\R_DATA_TEMPR2[79] ),
	.D(\Z\R_DATA_TEMPR3[79] )
);
// @9:2399
  OR4 OR4_477 (
	.Y(OR4_477_Y),
	.A(\Z\R_DATA_TEMPR4[23] ),
	.B(\Z\R_DATA_TEMPR5[23] ),
	.C(\Z\R_DATA_TEMPR6[23] ),
	.D(\Z\R_DATA_TEMPR7[23] )
);
// @9:2396
  OR4 OR4_529 (
	.Y(OR4_529_Y),
	.A(\Z\R_DATA_TEMPR24[30] ),
	.B(\Z\R_DATA_TEMPR25[30] ),
	.C(\Z\R_DATA_TEMPR26[30] ),
	.D(\Z\R_DATA_TEMPR27[30] )
);
// @9:2394
  OR4 OR4_42 (
	.Y(OR4_42_Y),
	.A(OR4_357_Y),
	.B(OR2_33_Y),
	.C(\Z\R_DATA_TEMPR22[79] ),
	.D(\Z\R_DATA_TEMPR23[79] )
);
// @9:2392
  OR4 OR4_239 (
	.Y(OR4_239_Y),
	.A(\Z\R_DATA_TEMPR0[9] ),
	.B(\Z\R_DATA_TEMPR1[9] ),
	.C(\Z\R_DATA_TEMPR2[9] ),
	.D(\Z\R_DATA_TEMPR3[9] )
);
// @9:2390
  OR4 OR4_393 (
	.Y(OR4_393_Y),
	.A(OR4_685_Y),
	.B(OR4_221_Y),
	.C(OR4_519_Y),
	.D(OR4_85_Y)
);
// @9:2387
  OR4 OR4_175 (
	.Y(OR4_175_Y),
	.A(\Z\R_DATA_TEMPR16[54] ),
	.B(\Z\R_DATA_TEMPR17[54] ),
	.C(\Z\R_DATA_TEMPR18[54] ),
	.D(\Z\R_DATA_TEMPR19[54] )
);
// @9:2385
  OR4 OR4_407 (
	.Y(OR4_407_Y),
	.A(\Z\R_DATA_TEMPR4[26] ),
	.B(\Z\R_DATA_TEMPR5[26] ),
	.C(\Z\R_DATA_TEMPR6[26] ),
	.D(\Z\R_DATA_TEMPR7[26] )
);
// @9:2383
  OR4 OR4_105 (
	.Y(OR4_105_Y),
	.A(\Z\R_DATA_TEMPR16[5] ),
	.B(\Z\R_DATA_TEMPR17[5] ),
	.C(\Z\R_DATA_TEMPR18[5] ),
	.D(\Z\R_DATA_TEMPR19[5] )
);
// @9:2380
  OR4 OR4_180 (
	.Y(OR4_180_Y),
	.A(\Z\R_DATA_TEMPR28[73] ),
	.B(\Z\R_DATA_TEMPR29[73] ),
	.C(\Z\R_DATA_TEMPR30[73] ),
	.D(\Z\R_DATA_TEMPR31[73] )
);
// @9:2378
  OR4 OR4_387 (
	.Y(OR4_387_Y),
	.A(\Z\R_DATA_TEMPR8[8] ),
	.B(\Z\R_DATA_TEMPR9[8] ),
	.C(\Z\R_DATA_TEMPR10[8] ),
	.D(\Z\R_DATA_TEMPR11[8] )
);
// @9:2376
  OR4 OR4_268 (
	.Y(OR4_268_Y),
	.A(\Z\R_DATA_TEMPR4[28] ),
	.B(\Z\R_DATA_TEMPR5[28] ),
	.C(\Z\R_DATA_TEMPR6[28] ),
	.D(\Z\R_DATA_TEMPR7[28] )
);
// @9:2374
  OR4 OR4_428 (
	.Y(OR4_428_Y),
	.A(OR4_631_Y),
	.B(OR2_28_Y),
	.C(\Z\R_DATA_TEMPR22[14] ),
	.D(\Z\R_DATA_TEMPR23[14] )
);
// @9:2371
  OR4 OR4_657 (
	.Y(OR4_657_Y),
	.A(\Z\R_DATA_TEMPR24[77] ),
	.B(\Z\R_DATA_TEMPR25[77] ),
	.C(\Z\R_DATA_TEMPR26[77] ),
	.D(\Z\R_DATA_TEMPR27[77] )
);
// @9:2369
  OR4 OR4_661 (
	.Y(OR4_661_Y),
	.A(OR4_211_Y),
	.B(OR2_49_Y),
	.C(\Z\R_DATA_TEMPR22[7] ),
	.D(\Z\R_DATA_TEMPR23[7] )
);
// @9:2367
  OR4 OR4_463 (
	.Y(OR4_463_Y),
	.A(\Z\R_DATA_TEMPR12[4] ),
	.B(\Z\R_DATA_TEMPR13[4] ),
	.C(\Z\R_DATA_TEMPR14[4] ),
	.D(\Z\R_DATA_TEMPR15[4] )
);
// @9:2365
  OR4 OR4_421 (
	.Y(OR4_421_Y),
	.A(OR4_484_Y),
	.B(OR4_158_Y),
	.C(OR4_429_Y),
	.D(OR4_55_Y)
);
// @9:2322
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[2] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR11[79] , \Z\R_DATA_TEMPR11[78] , \Z\R_DATA_TEMPR11[77] , \Z\R_DATA_TEMPR11[76] , \Z\R_DATA_TEMPR11[75] , \Z\R_DATA_TEMPR11[74] , \Z\R_DATA_TEMPR11[73] , \Z\R_DATA_TEMPR11[72] , \Z\R_DATA_TEMPR11[71] , \Z\R_DATA_TEMPR11[70] , \Z\R_DATA_TEMPR11[69] , \Z\R_DATA_TEMPR11[68] , \Z\R_DATA_TEMPR11[67] , \Z\R_DATA_TEMPR11[66] , \Z\R_DATA_TEMPR11[65] , \Z\R_DATA_TEMPR11[64] , \Z\R_DATA_TEMPR11[63] , \Z\R_DATA_TEMPR11[62] , \Z\R_DATA_TEMPR11[61] , \Z\R_DATA_TEMPR11[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[2] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR11[59] , \Z\R_DATA_TEMPR11[58] , \Z\R_DATA_TEMPR11[57] , \Z\R_DATA_TEMPR11[56] , \Z\R_DATA_TEMPR11[55] , \Z\R_DATA_TEMPR11[54] , \Z\R_DATA_TEMPR11[53] , \Z\R_DATA_TEMPR11[52] , \Z\R_DATA_TEMPR11[51] , \Z\R_DATA_TEMPR11[50] , \Z\R_DATA_TEMPR11[49] , \Z\R_DATA_TEMPR11[48] , \Z\R_DATA_TEMPR11[47] , \Z\R_DATA_TEMPR11[46] , \Z\R_DATA_TEMPR11[45] , \Z\R_DATA_TEMPR11[44] , \Z\R_DATA_TEMPR11[43] , \Z\R_DATA_TEMPR11[42] , \Z\R_DATA_TEMPR11[41] , \Z\R_DATA_TEMPR11[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[11][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%11%1%TWO-PORT%ECC_EN-0";
// @9:2319
  OR4 OR4_7 (
	.Y(OR4_7_Y),
	.A(\Z\R_DATA_TEMPR4[79] ),
	.B(\Z\R_DATA_TEMPR5[79] ),
	.C(\Z\R_DATA_TEMPR6[79] ),
	.D(\Z\R_DATA_TEMPR7[79] )
);
// @9:2317
  OR4 OR4_132 (
	.Y(OR4_132_Y),
	.A(\Z\R_DATA_TEMPR8[28] ),
	.B(\Z\R_DATA_TEMPR9[28] ),
	.C(\Z\R_DATA_TEMPR10[28] ),
	.D(\Z\R_DATA_TEMPR11[28] )
);
// @9:2279
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[0] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR1[79] , \Z\R_DATA_TEMPR1[78] , \Z\R_DATA_TEMPR1[77] , \Z\R_DATA_TEMPR1[76] , \Z\R_DATA_TEMPR1[75] , \Z\R_DATA_TEMPR1[74] , \Z\R_DATA_TEMPR1[73] , \Z\R_DATA_TEMPR1[72] , \Z\R_DATA_TEMPR1[71] , \Z\R_DATA_TEMPR1[70] , \Z\R_DATA_TEMPR1[69] , \Z\R_DATA_TEMPR1[68] , \Z\R_DATA_TEMPR1[67] , \Z\R_DATA_TEMPR1[66] , \Z\R_DATA_TEMPR1[65] , \Z\R_DATA_TEMPR1[64] , \Z\R_DATA_TEMPR1[63] , \Z\R_DATA_TEMPR1[62] , \Z\R_DATA_TEMPR1[61] , \Z\R_DATA_TEMPR1[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[0] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR1[59] , \Z\R_DATA_TEMPR1[58] , \Z\R_DATA_TEMPR1[57] , \Z\R_DATA_TEMPR1[56] , \Z\R_DATA_TEMPR1[55] , \Z\R_DATA_TEMPR1[54] , \Z\R_DATA_TEMPR1[53] , \Z\R_DATA_TEMPR1[52] , \Z\R_DATA_TEMPR1[51] , \Z\R_DATA_TEMPR1[50] , \Z\R_DATA_TEMPR1[49] , \Z\R_DATA_TEMPR1[48] , \Z\R_DATA_TEMPR1[47] , \Z\R_DATA_TEMPR1[46] , \Z\R_DATA_TEMPR1[45] , \Z\R_DATA_TEMPR1[44] , \Z\R_DATA_TEMPR1[43] , \Z\R_DATA_TEMPR1[42] , \Z\R_DATA_TEMPR1[41] , \Z\R_DATA_TEMPR1[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[1][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%1%1%TWO-PORT%ECC_EN-0";
// @9:2275
  OR4 OR4_113 (
	.Y(OR4_113_Y),
	.A(\Z\R_DATA_TEMPR16[13] ),
	.B(\Z\R_DATA_TEMPR17[13] ),
	.C(\Z\R_DATA_TEMPR18[13] ),
	.D(\Z\R_DATA_TEMPR19[13] )
);
// @9:2273
  OR4 OR4_680 (
	.Y(OR4_680_Y),
	.A(OR4_99_Y),
	.B(OR2_69_Y),
	.C(\Z\R_DATA_TEMPR22[0] ),
	.D(\Z\R_DATA_TEMPR23[0] )
);
// @9:2235
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[0] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR3[79] , \Z\R_DATA_TEMPR3[78] , \Z\R_DATA_TEMPR3[77] , \Z\R_DATA_TEMPR3[76] , \Z\R_DATA_TEMPR3[75] , \Z\R_DATA_TEMPR3[74] , \Z\R_DATA_TEMPR3[73] , \Z\R_DATA_TEMPR3[72] , \Z\R_DATA_TEMPR3[71] , \Z\R_DATA_TEMPR3[70] , \Z\R_DATA_TEMPR3[69] , \Z\R_DATA_TEMPR3[68] , \Z\R_DATA_TEMPR3[67] , \Z\R_DATA_TEMPR3[66] , \Z\R_DATA_TEMPR3[65] , \Z\R_DATA_TEMPR3[64] , \Z\R_DATA_TEMPR3[63] , \Z\R_DATA_TEMPR3[62] , \Z\R_DATA_TEMPR3[61] , \Z\R_DATA_TEMPR3[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[0] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR3[59] , \Z\R_DATA_TEMPR3[58] , \Z\R_DATA_TEMPR3[57] , \Z\R_DATA_TEMPR3[56] , \Z\R_DATA_TEMPR3[55] , \Z\R_DATA_TEMPR3[54] , \Z\R_DATA_TEMPR3[53] , \Z\R_DATA_TEMPR3[52] , \Z\R_DATA_TEMPR3[51] , \Z\R_DATA_TEMPR3[50] , \Z\R_DATA_TEMPR3[49] , \Z\R_DATA_TEMPR3[48] , \Z\R_DATA_TEMPR3[47] , \Z\R_DATA_TEMPR3[46] , \Z\R_DATA_TEMPR3[45] , \Z\R_DATA_TEMPR3[44] , \Z\R_DATA_TEMPR3[43] , \Z\R_DATA_TEMPR3[42] , \Z\R_DATA_TEMPR3[41] , \Z\R_DATA_TEMPR3[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[3][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%3%1%TWO-PORT%ECC_EN-0";
// @9:2232
  OR4 \OR4_R_DATA[18]  (
	.Y(R_DATA_c[18]),
	.A(OR4_689_Y),
	.B(OR4_594_Y),
	.C(OR4_272_Y),
	.D(OR4_361_Y)
);
// @9:2230
  OR2 OR2_53 (
	.Y(OR2_53_Y),
	.A(\Z\R_DATA_TEMPR20[65] ),
	.B(\Z\R_DATA_TEMPR21[65] )
);
// @9:2188
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[7] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR30[39] , \Z\R_DATA_TEMPR30[38] , \Z\R_DATA_TEMPR30[37] , \Z\R_DATA_TEMPR30[36] , \Z\R_DATA_TEMPR30[35] , \Z\R_DATA_TEMPR30[34] , \Z\R_DATA_TEMPR30[33] , \Z\R_DATA_TEMPR30[32] , \Z\R_DATA_TEMPR30[31] , \Z\R_DATA_TEMPR30[30] , \Z\R_DATA_TEMPR30[29] , \Z\R_DATA_TEMPR30[28] , \Z\R_DATA_TEMPR30[27] , \Z\R_DATA_TEMPR30[26] , \Z\R_DATA_TEMPR30[25] , \Z\R_DATA_TEMPR30[24] , \Z\R_DATA_TEMPR30[23] , \Z\R_DATA_TEMPR30[22] , \Z\R_DATA_TEMPR30[21] , \Z\R_DATA_TEMPR30[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[7] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR30[19] , \Z\R_DATA_TEMPR30[18] , \Z\R_DATA_TEMPR30[17] , \Z\R_DATA_TEMPR30[16] , \Z\R_DATA_TEMPR30[15] , \Z\R_DATA_TEMPR30[14] , \Z\R_DATA_TEMPR30[13] , \Z\R_DATA_TEMPR30[12] , \Z\R_DATA_TEMPR30[11] , \Z\R_DATA_TEMPR30[10] , \Z\R_DATA_TEMPR30[9] , \Z\R_DATA_TEMPR30[8] , \Z\R_DATA_TEMPR30[7] , \Z\R_DATA_TEMPR30[6] , \Z\R_DATA_TEMPR30[5] , \Z\R_DATA_TEMPR30[4] , \Z\R_DATA_TEMPR30[3] , \Z\R_DATA_TEMPR30[2] , \Z\R_DATA_TEMPR30[1] , \Z\R_DATA_TEMPR30[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[30][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%30%0%TWO-PORT%ECC_EN-0";
// @9:2185
  OR4 OR4_121 (
	.Y(OR4_121_Y),
	.A(\Z\R_DATA_TEMPR0[36] ),
	.B(\Z\R_DATA_TEMPR1[36] ),
	.C(\Z\R_DATA_TEMPR2[36] ),
	.D(\Z\R_DATA_TEMPR3[36] )
);
// @9:2183
  OR4 OR4_590 (
	.Y(OR4_590_Y),
	.A(\Z\R_DATA_TEMPR4[61] ),
	.B(\Z\R_DATA_TEMPR5[61] ),
	.C(\Z\R_DATA_TEMPR6[61] ),
	.D(\Z\R_DATA_TEMPR7[61] )
);
// @9:2181
  OR2 OR2_37 (
	.Y(OR2_37_Y),
	.A(\Z\R_DATA_TEMPR20[38] ),
	.B(\Z\R_DATA_TEMPR21[38] )
);
// @9:2179
  OR2 OR2_14 (
	.Y(OR2_14_Y),
	.A(\Z\R_DATA_TEMPR20[32] ),
	.B(\Z\R_DATA_TEMPR21[32] )
);
// @9:2177
  OR4 OR4_599 (
	.Y(OR4_599_Y),
	.A(OR4_573_Y),
	.B(OR4_568_Y),
	.C(OR4_525_Y),
	.D(OR4_702_Y)
);
// @9:2175
  OR4 OR4_49 (
	.Y(OR4_49_Y),
	.A(\Z\R_DATA_TEMPR24[42] ),
	.B(\Z\R_DATA_TEMPR25[42] ),
	.C(\Z\R_DATA_TEMPR26[42] ),
	.D(\Z\R_DATA_TEMPR27[42] )
);
// @9:2173
  OR4 OR4_265 (
	.Y(OR4_265_Y),
	.A(OR4_695_Y),
	.B(OR2_18_Y),
	.C(\Z\R_DATA_TEMPR22[15] ),
	.D(\Z\R_DATA_TEMPR23[15] )
);
// @9:2170
  OR4 OR4_324 (
	.Y(OR4_324_Y),
	.A(\Z\R_DATA_TEMPR24[54] ),
	.B(\Z\R_DATA_TEMPR25[54] ),
	.C(\Z\R_DATA_TEMPR26[54] ),
	.D(\Z\R_DATA_TEMPR27[54] )
);
// @9:2168
  OR2 OR2_30 (
	.Y(OR2_30_Y),
	.A(\Z\R_DATA_TEMPR20[35] ),
	.B(\Z\R_DATA_TEMPR21[35] )
);
// @9:2164
  OR2 OR2_67 (
	.Y(OR2_67_Y),
	.A(\Z\R_DATA_TEMPR20[16] ),
	.B(\Z\R_DATA_TEMPR21[16] )
);
// @9:2162
  OR4 OR4_642 (
	.Y(OR4_642_Y),
	.A(\Z\R_DATA_TEMPR8[3] ),
	.B(\Z\R_DATA_TEMPR9[3] ),
	.C(\Z\R_DATA_TEMPR10[3] ),
	.D(\Z\R_DATA_TEMPR11[3] )
);
// @9:2120
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[6] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR26[39] , \Z\R_DATA_TEMPR26[38] , \Z\R_DATA_TEMPR26[37] , \Z\R_DATA_TEMPR26[36] , \Z\R_DATA_TEMPR26[35] , \Z\R_DATA_TEMPR26[34] , \Z\R_DATA_TEMPR26[33] , \Z\R_DATA_TEMPR26[32] , \Z\R_DATA_TEMPR26[31] , \Z\R_DATA_TEMPR26[30] , \Z\R_DATA_TEMPR26[29] , \Z\R_DATA_TEMPR26[28] , \Z\R_DATA_TEMPR26[27] , \Z\R_DATA_TEMPR26[26] , \Z\R_DATA_TEMPR26[25] , \Z\R_DATA_TEMPR26[24] , \Z\R_DATA_TEMPR26[23] , \Z\R_DATA_TEMPR26[22] , \Z\R_DATA_TEMPR26[21] , \Z\R_DATA_TEMPR26[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[6] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR26[19] , \Z\R_DATA_TEMPR26[18] , \Z\R_DATA_TEMPR26[17] , \Z\R_DATA_TEMPR26[16] , \Z\R_DATA_TEMPR26[15] , \Z\R_DATA_TEMPR26[14] , \Z\R_DATA_TEMPR26[13] , \Z\R_DATA_TEMPR26[12] , \Z\R_DATA_TEMPR26[11] , \Z\R_DATA_TEMPR26[10] , \Z\R_DATA_TEMPR26[9] , \Z\R_DATA_TEMPR26[8] , \Z\R_DATA_TEMPR26[7] , \Z\R_DATA_TEMPR26[6] , \Z\R_DATA_TEMPR26[5] , \Z\R_DATA_TEMPR26[4] , \Z\R_DATA_TEMPR26[3] , \Z\R_DATA_TEMPR26[2] , \Z\R_DATA_TEMPR26[1] , \Z\R_DATA_TEMPR26[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[26][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%26%0%TWO-PORT%ECC_EN-0";
// @9:2116
  OR4 OR4_613 (
	.Y(OR4_613_Y),
	.A(\Z\R_DATA_TEMPR12[76] ),
	.B(\Z\R_DATA_TEMPR13[76] ),
	.C(\Z\R_DATA_TEMPR14[76] ),
	.D(\Z\R_DATA_TEMPR15[76] )
);
// @9:2114
  OR2 OR2_74 (
	.Y(OR2_74_Y),
	.A(\Z\R_DATA_TEMPR20[36] ),
	.B(\Z\R_DATA_TEMPR21[36] )
);
// @9:2112
  OR2 OR2_60 (
	.Y(OR2_60_Y),
	.A(\Z\R_DATA_TEMPR20[64] ),
	.B(\Z\R_DATA_TEMPR21[64] )
);
// @9:2110
  OR4 OR4_685 (
	.Y(OR4_685_Y),
	.A(\Z\R_DATA_TEMPR0[39] ),
	.B(\Z\R_DATA_TEMPR1[39] ),
	.C(\Z\R_DATA_TEMPR2[39] ),
	.D(\Z\R_DATA_TEMPR3[39] )
);
// @9:2107
  OR4 OR4_648 (
	.Y(OR4_648_Y),
	.A(\Z\R_DATA_TEMPR28[31] ),
	.B(\Z\R_DATA_TEMPR29[31] ),
	.C(\Z\R_DATA_TEMPR30[31] ),
	.D(\Z\R_DATA_TEMPR31[31] )
);
// @9:2103
  OR4 \OR4_R_DATA[36]  (
	.Y(R_DATA_c[36]),
	.A(OR4_504_Y),
	.B(OR4_176_Y),
	.C(OR4_302_Y),
	.D(OR4_332_Y)
);
// @9:2101
  OR4 OR4_92 (
	.Y(OR4_92_Y),
	.A(\Z\R_DATA_TEMPR0[6] ),
	.B(\Z\R_DATA_TEMPR1[6] ),
	.C(\Z\R_DATA_TEMPR2[6] ),
	.D(\Z\R_DATA_TEMPR3[6] )
);
// @9:2099
  OR4 OR4_467 (
	.Y(OR4_467_Y),
	.A(\Z\R_DATA_TEMPR0[18] ),
	.B(\Z\R_DATA_TEMPR1[18] ),
	.C(\Z\R_DATA_TEMPR2[18] ),
	.D(\Z\R_DATA_TEMPR3[18] )
);
// @9:2097
  OR4 OR4_498 (
	.Y(OR4_498_Y),
	.A(\Z\R_DATA_TEMPR8[73] ),
	.B(\Z\R_DATA_TEMPR9[73] ),
	.C(\Z\R_DATA_TEMPR10[73] ),
	.D(\Z\R_DATA_TEMPR11[73] )
);
// @9:2095
  OR4 OR4_515 (
	.Y(OR4_515_Y),
	.A(OR4_140_Y),
	.B(OR2_19_Y),
	.C(\Z\R_DATA_TEMPR22[6] ),
	.D(\Z\R_DATA_TEMPR23[6] )
);
// @9:2093
  OR4 OR4_133 (
	.Y(OR4_133_Y),
	.A(OR4_483_Y),
	.B(OR2_27_Y),
	.C(\Z\R_DATA_TEMPR22[58] ),
	.D(\Z\R_DATA_TEMPR23[58] )
);
// @9:2090
  OR4 OR4_165 (
	.Y(OR4_165_Y),
	.A(\Z\R_DATA_TEMPR16[72] ),
	.B(\Z\R_DATA_TEMPR17[72] ),
	.C(\Z\R_DATA_TEMPR18[72] ),
	.D(\Z\R_DATA_TEMPR19[72] )
);
// @9:2087
  OR4 OR4_491 (
	.Y(OR4_491_Y),
	.A(\Z\R_DATA_TEMPR12[11] ),
	.B(\Z\R_DATA_TEMPR13[11] ),
	.C(\Z\R_DATA_TEMPR14[11] ),
	.D(\Z\R_DATA_TEMPR15[11] )
);
// @9:2085
  OR4 OR4_159 (
	.Y(OR4_159_Y),
	.A(\Z\R_DATA_TEMPR8[42] ),
	.B(\Z\R_DATA_TEMPR9[42] ),
	.C(\Z\R_DATA_TEMPR10[42] ),
	.D(\Z\R_DATA_TEMPR11[42] )
);
// @9:2083
  OR2 OR2_47 (
	.Y(OR2_47_Y),
	.A(\Z\R_DATA_TEMPR20[17] ),
	.B(\Z\R_DATA_TEMPR21[17] )
);
// @9:2081
  OR4 OR4_178 (
	.Y(OR4_178_Y),
	.A(OR4_224_Y),
	.B(OR4_453_Y),
	.C(OR4_642_Y),
	.D(OR4_254_Y)
);
// @9:2079
  OR4 \OR4_R_DATA[30]  (
	.Y(R_DATA_c[30]),
	.A(OR4_37_Y),
	.B(OR4_214_Y),
	.C(OR4_529_Y),
	.D(OR4_264_Y)
);
// @9:2077
  OR4 OR4_87 (
	.Y(OR4_87_Y),
	.A(OR4_151_Y),
	.B(OR4_554_Y),
	.C(OR4_98_Y),
	.D(OR4_450_Y)
);
// @9:2075
  OR2 OR2_40 (
	.Y(OR2_40_Y),
	.A(\Z\R_DATA_TEMPR20[20] ),
	.B(\Z\R_DATA_TEMPR21[20] )
);
// @9:2073
  OR4 OR4_1 (
	.Y(OR4_1_Y),
	.A(\Z\R_DATA_TEMPR8[66] ),
	.B(\Z\R_DATA_TEMPR9[66] ),
	.C(\Z\R_DATA_TEMPR10[66] ),
	.D(\Z\R_DATA_TEMPR11[66] )
);
// @9:2030
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[3] , \Z\BLKY1[0] , \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR12[79] , \Z\R_DATA_TEMPR12[78] , \Z\R_DATA_TEMPR12[77] , \Z\R_DATA_TEMPR12[76] , \Z\R_DATA_TEMPR12[75] , \Z\R_DATA_TEMPR12[74] , \Z\R_DATA_TEMPR12[73] , \Z\R_DATA_TEMPR12[72] , \Z\R_DATA_TEMPR12[71] , \Z\R_DATA_TEMPR12[70] , \Z\R_DATA_TEMPR12[69] , \Z\R_DATA_TEMPR12[68] , \Z\R_DATA_TEMPR12[67] , \Z\R_DATA_TEMPR12[66] , \Z\R_DATA_TEMPR12[65] , \Z\R_DATA_TEMPR12[64] , \Z\R_DATA_TEMPR12[63] , \Z\R_DATA_TEMPR12[62] , \Z\R_DATA_TEMPR12[61] , \Z\R_DATA_TEMPR12[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[3] , \Z\BLKX1[0] , \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR12[59] , \Z\R_DATA_TEMPR12[58] , \Z\R_DATA_TEMPR12[57] , \Z\R_DATA_TEMPR12[56] , \Z\R_DATA_TEMPR12[55] , \Z\R_DATA_TEMPR12[54] , \Z\R_DATA_TEMPR12[53] , \Z\R_DATA_TEMPR12[52] , \Z\R_DATA_TEMPR12[51] , \Z\R_DATA_TEMPR12[50] , \Z\R_DATA_TEMPR12[49] , \Z\R_DATA_TEMPR12[48] , \Z\R_DATA_TEMPR12[47] , \Z\R_DATA_TEMPR12[46] , \Z\R_DATA_TEMPR12[45] , \Z\R_DATA_TEMPR12[44] , \Z\R_DATA_TEMPR12[43] , \Z\R_DATA_TEMPR12[42] , \Z\R_DATA_TEMPR12[41] , \Z\R_DATA_TEMPR12[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[12][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%12%1%TWO-PORT%ECC_EN-0";
// @9:2027
  OR4 OR4_191 (
	.Y(OR4_191_Y),
	.A(OR4_683_Y),
	.B(OR4_537_Y),
	.C(OR4_413_Y),
	.D(OR4_444_Y)
);
// @9:2024
  OR4 OR4_108 (
	.Y(OR4_108_Y),
	.A(\Z\R_DATA_TEMPR12[72] ),
	.B(\Z\R_DATA_TEMPR13[72] ),
	.C(\Z\R_DATA_TEMPR14[72] ),
	.D(\Z\R_DATA_TEMPR15[72] )
);
// @9:2022
  OR4 OR4_80 (
	.Y(OR4_80_Y),
	.A(\Z\R_DATA_TEMPR12[22] ),
	.B(\Z\R_DATA_TEMPR13[22] ),
	.C(\Z\R_DATA_TEMPR14[22] ),
	.D(\Z\R_DATA_TEMPR15[22] )
);
// @9:2020
  OR4 OR4_358 (
	.Y(OR4_358_Y),
	.A(OR4_490_Y),
	.B(OR2_46_Y),
	.C(\Z\R_DATA_TEMPR22[2] ),
	.D(\Z\R_DATA_TEMPR23[2] )
);
// @9:2017
  OR4 OR4_394 (
	.Y(OR4_394_Y),
	.A(\Z\R_DATA_TEMPR16[61] ),
	.B(\Z\R_DATA_TEMPR17[61] ),
	.C(\Z\R_DATA_TEMPR18[61] ),
	.D(\Z\R_DATA_TEMPR19[61] )
);
// @9:2014
  OR4 OR4_243 (
	.Y(OR4_243_Y),
	.A(\Z\R_DATA_TEMPR24[34] ),
	.B(\Z\R_DATA_TEMPR25[34] ),
	.C(\Z\R_DATA_TEMPR26[34] ),
	.D(\Z\R_DATA_TEMPR27[34] )
);
// @9:2012
  OR4 OR4_385 (
	.Y(OR4_385_Y),
	.A(\Z\R_DATA_TEMPR8[67] ),
	.B(\Z\R_DATA_TEMPR9[67] ),
	.C(\Z\R_DATA_TEMPR10[67] ),
	.D(\Z\R_DATA_TEMPR11[67] )
);
// @9:2010
  OR4 \OR4_R_DATA[31]  (
	.Y(R_DATA_c[31]),
	.A(OR4_170_Y),
	.B(OR4_126_Y),
	.C(OR4_142_Y),
	.D(OR4_648_Y)
);
// @9:2008
  OR4 OR4_633 (
	.Y(OR4_633_Y),
	.A(OR4_405_Y),
	.B(OR4_268_Y),
	.C(OR4_132_Y),
	.D(OR4_172_Y)
);
// @9:2006
  OR4 \OR4_R_DATA[65]  (
	.Y(R_DATA_c[65]),
	.A(OR4_115_Y),
	.B(OR4_468_Y),
	.C(OR4_28_Y),
	.D(OR4_546_Y)
);
// @9:2004
  OR4 OR4_31 (
	.Y(OR4_31_Y),
	.A(\Z\R_DATA_TEMPR4[63] ),
	.B(\Z\R_DATA_TEMPR5[63] ),
	.C(\Z\R_DATA_TEMPR6[63] ),
	.D(\Z\R_DATA_TEMPR7[63] )
);
// @9:2002
  OR4 OR4_626 (
	.Y(OR4_626_Y),
	.A(\Z\R_DATA_TEMPR0[72] ),
	.B(\Z\R_DATA_TEMPR1[72] ),
	.C(\Z\R_DATA_TEMPR2[72] ),
	.D(\Z\R_DATA_TEMPR3[72] )
);
// @9:2000
  OR4 OR4_708 (
	.Y(OR4_708_Y),
	.A(OR4_175_Y),
	.B(OR2_26_Y),
	.C(\Z\R_DATA_TEMPR22[54] ),
	.D(\Z\R_DATA_TEMPR23[54] )
);
// @9:1998
  OR4 OR4_170 (
	.Y(OR4_170_Y),
	.A(OR4_415_Y),
	.B(OR4_540_Y),
	.C(OR4_538_Y),
	.D(OR4_653_Y)
);
// @9:1995
  OR4 OR4_377 (
	.Y(OR4_377_Y),
	.A(\Z\R_DATA_TEMPR16[38] ),
	.B(\Z\R_DATA_TEMPR17[38] ),
	.C(\Z\R_DATA_TEMPR18[38] ),
	.D(\Z\R_DATA_TEMPR19[38] )
);
// @9:1993
  OR2 OR2_24 (
	.Y(OR2_24_Y),
	.A(\Z\R_DATA_TEMPR20[23] ),
	.B(\Z\R_DATA_TEMPR21[23] )
);
// @9:1991
  OR4 OR4_68 (
	.Y(OR4_68_Y),
	.A(\Z\R_DATA_TEMPR24[26] ),
	.B(\Z\R_DATA_TEMPR25[26] ),
	.C(\Z\R_DATA_TEMPR26[26] ),
	.D(\Z\R_DATA_TEMPR27[26] )
);
// @9:1989
  OR2 OR2_36 (
	.Y(OR2_36_Y),
	.A(\Z\R_DATA_TEMPR20[34] ),
	.B(\Z\R_DATA_TEMPR21[34] )
);
// @9:1986
  OR4 OR4_535 (
	.Y(OR4_535_Y),
	.A(\Z\R_DATA_TEMPR24[15] ),
	.B(\Z\R_DATA_TEMPR25[15] ),
	.C(\Z\R_DATA_TEMPR26[15] ),
	.D(\Z\R_DATA_TEMPR27[15] )
);
// @9:1984
  OR4 OR4_156 (
	.Y(OR4_156_Y),
	.A(OR4_570_Y),
	.B(OR2_77_Y),
	.C(\Z\R_DATA_TEMPR22[42] ),
	.D(\Z\R_DATA_TEMPR23[42] )
);
// @9:1982
  OR4 OR4_99 (
	.Y(OR4_99_Y),
	.A(\Z\R_DATA_TEMPR16[0] ),
	.B(\Z\R_DATA_TEMPR17[0] ),
	.C(\Z\R_DATA_TEMPR18[0] ),
	.D(\Z\R_DATA_TEMPR19[0] )
);
// @9:1980
  OR4 OR4_100 (
	.Y(OR4_100_Y),
	.A(\Z\R_DATA_TEMPR0[8] ),
	.B(\Z\R_DATA_TEMPR1[8] ),
	.C(\Z\R_DATA_TEMPR2[8] ),
	.D(\Z\R_DATA_TEMPR3[8] )
);
// @9:1978
  OR4 OR4_307 (
	.Y(OR4_307_Y),
	.A(\Z\R_DATA_TEMPR8[21] ),
	.B(\Z\R_DATA_TEMPR9[21] ),
	.C(\Z\R_DATA_TEMPR10[21] ),
	.D(\Z\R_DATA_TEMPR11[21] )
);
// @9:1976
  OR4 OR4_459 (
	.Y(OR4_459_Y),
	.A(\Z\R_DATA_TEMPR24[7] ),
	.B(\Z\R_DATA_TEMPR25[7] ),
	.C(\Z\R_DATA_TEMPR26[7] ),
	.D(\Z\R_DATA_TEMPR27[7] )
);
// @9:1974
  OR2 OR2_66 (
	.Y(OR2_66_Y),
	.A(\Z\R_DATA_TEMPR20[56] ),
	.B(\Z\R_DATA_TEMPR21[56] )
);
// @9:1972
  OR4 OR4_670 (
	.Y(OR4_670_Y),
	.A(OR4_563_Y),
	.B(OR2_58_Y),
	.C(\Z\R_DATA_TEMPR22[37] ),
	.D(\Z\R_DATA_TEMPR23[37] )
);
// @9:1970
  OR4 OR4_5 (
	.Y(OR4_5_Y),
	.A(\Z\R_DATA_TEMPR12[67] ),
	.B(\Z\R_DATA_TEMPR13[67] ),
	.C(\Z\R_DATA_TEMPR14[67] ),
	.D(\Z\R_DATA_TEMPR15[67] )
);
// @9:1967
  OR4 OR4_310 (
	.Y(OR4_310_Y),
	.A(\Z\R_DATA_TEMPR12[32] ),
	.B(\Z\R_DATA_TEMPR13[32] ),
	.C(\Z\R_DATA_TEMPR14[32] ),
	.D(\Z\R_DATA_TEMPR15[32] )
);
// @9:1964
  OR4 OR4_284 (
	.Y(OR4_284_Y),
	.A(\Z\R_DATA_TEMPR12[15] ),
	.B(\Z\R_DATA_TEMPR13[15] ),
	.C(\Z\R_DATA_TEMPR14[15] ),
	.D(\Z\R_DATA_TEMPR15[15] )
);
// @9:1962
  OR4 OR4_452 (
	.Y(OR4_452_Y),
	.A(\Z\R_DATA_TEMPR24[0] ),
	.B(\Z\R_DATA_TEMPR25[0] ),
	.C(\Z\R_DATA_TEMPR26[0] ),
	.D(\Z\R_DATA_TEMPR27[0] )
);
// @9:1960
  OR4 OR4_600 (
	.Y(OR4_600_Y),
	.A(\Z\R_DATA_TEMPR4[60] ),
	.B(\Z\R_DATA_TEMPR5[60] ),
	.C(\Z\R_DATA_TEMPR6[60] ),
	.D(\Z\R_DATA_TEMPR7[60] )
);
// @9:1958
  OR4 \OR4_R_DATA[45]  (
	.Y(R_DATA_c[45]),
	.A(OR4_282_Y),
	.B(OR4_627_Y),
	.C(OR4_194_Y),
	.D(OR4_707_Y)
);
// @9:1921
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[1] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR6[39] , \Z\R_DATA_TEMPR6[38] , \Z\R_DATA_TEMPR6[37] , \Z\R_DATA_TEMPR6[36] , \Z\R_DATA_TEMPR6[35] , \Z\R_DATA_TEMPR6[34] , \Z\R_DATA_TEMPR6[33] , \Z\R_DATA_TEMPR6[32] , \Z\R_DATA_TEMPR6[31] , \Z\R_DATA_TEMPR6[30] , \Z\R_DATA_TEMPR6[29] , \Z\R_DATA_TEMPR6[28] , \Z\R_DATA_TEMPR6[27] , \Z\R_DATA_TEMPR6[26] , \Z\R_DATA_TEMPR6[25] , \Z\R_DATA_TEMPR6[24] , \Z\R_DATA_TEMPR6[23] , \Z\R_DATA_TEMPR6[22] , \Z\R_DATA_TEMPR6[21] , \Z\R_DATA_TEMPR6[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[1] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR6[19] , \Z\R_DATA_TEMPR6[18] , \Z\R_DATA_TEMPR6[17] , \Z\R_DATA_TEMPR6[16] , \Z\R_DATA_TEMPR6[15] , \Z\R_DATA_TEMPR6[14] , \Z\R_DATA_TEMPR6[13] , \Z\R_DATA_TEMPR6[12] , \Z\R_DATA_TEMPR6[11] , \Z\R_DATA_TEMPR6[10] , \Z\R_DATA_TEMPR6[9] , \Z\R_DATA_TEMPR6[8] , \Z\R_DATA_TEMPR6[7] , \Z\R_DATA_TEMPR6[6] , \Z\R_DATA_TEMPR6[5] , \Z\R_DATA_TEMPR6[4] , \Z\R_DATA_TEMPR6[3] , \Z\R_DATA_TEMPR6[2] , \Z\R_DATA_TEMPR6[1] , \Z\R_DATA_TEMPR6[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[6][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%6%0%TWO-PORT%ECC_EN-0";
// @9:1918
  OR4 OR4_353 (
	.Y(OR4_353_Y),
	.A(\Z\R_DATA_TEMPR28[7] ),
	.B(\Z\R_DATA_TEMPR29[7] ),
	.C(\Z\R_DATA_TEMPR30[7] ),
	.D(\Z\R_DATA_TEMPR31[7] )
);
// @9:1916
  OR4 OR4_212 (
	.Y(OR4_212_Y),
	.A(\Z\R_DATA_TEMPR8[18] ),
	.B(\Z\R_DATA_TEMPR9[18] ),
	.C(\Z\R_DATA_TEMPR10[18] ),
	.D(\Z\R_DATA_TEMPR11[18] )
);
// @9:1914
  OR2 OR2_46 (
	.Y(OR2_46_Y),
	.A(\Z\R_DATA_TEMPR20[2] ),
	.B(\Z\R_DATA_TEMPR21[2] )
);
// @9:1911
  OR4 OR4_187 (
	.Y(OR4_187_Y),
	.A(\Z\R_DATA_TEMPR16[11] ),
	.B(\Z\R_DATA_TEMPR17[11] ),
	.C(\Z\R_DATA_TEMPR18[11] ),
	.D(\Z\R_DATA_TEMPR19[11] )
);
// @9:1909
  OR4 OR4_168 (
	.Y(OR4_168_Y),
	.A(OR4_92_Y),
	.B(OR4_327_Y),
	.C(OR4_179_Y),
	.D(OR4_174_Y)
);
// @9:1907
  OR4 OR4_33 (
	.Y(OR4_33_Y),
	.A(\Z\R_DATA_TEMPR12[51] ),
	.B(\Z\R_DATA_TEMPR13[51] ),
	.C(\Z\R_DATA_TEMPR14[51] ),
	.D(\Z\R_DATA_TEMPR15[51] )
);
// @9:1905
  OR4 OR4_86 (
	.Y(OR4_86_Y),
	.A(\Z\R_DATA_TEMPR8[4] ),
	.B(\Z\R_DATA_TEMPR9[4] ),
	.C(\Z\R_DATA_TEMPR10[4] ),
	.D(\Z\R_DATA_TEMPR11[4] )
);
// @9:1902
  OR4 OR4_287 (
	.Y(OR4_287_Y),
	.A(\Z\R_DATA_TEMPR12[46] ),
	.B(\Z\R_DATA_TEMPR13[46] ),
	.C(\Z\R_DATA_TEMPR14[46] ),
	.D(\Z\R_DATA_TEMPR15[46] )
);
// @9:1900
  OR4 OR4_675 (
	.Y(OR4_675_Y),
	.A(\Z\R_DATA_TEMPR8[32] ),
	.B(\Z\R_DATA_TEMPR9[32] ),
	.C(\Z\R_DATA_TEMPR10[32] ),
	.D(\Z\R_DATA_TEMPR11[32] )
);
// @9:1898
  OR4 OR4_696 (
	.Y(OR4_696_Y),
	.A(\Z\R_DATA_TEMPR0[7] ),
	.B(\Z\R_DATA_TEMPR1[7] ),
	.C(\Z\R_DATA_TEMPR2[7] ),
	.D(\Z\R_DATA_TEMPR3[7] )
);
// @9:1896
  OR4 OR4_511 (
	.Y(OR4_511_Y),
	.A(\Z\R_DATA_TEMPR0[24] ),
	.B(\Z\R_DATA_TEMPR1[24] ),
	.C(\Z\R_DATA_TEMPR2[24] ),
	.D(\Z\R_DATA_TEMPR3[24] )
);
// @9:1894
  OR4 OR4_605 (
	.Y(OR4_605_Y),
	.A(OR4_161_Y),
	.B(OR4_583_Y),
	.C(OR4_615_Y),
	.D(OR4_269_Y)
);
// @9:1892
  OR4 OR4_330 (
	.Y(OR4_330_Y),
	.A(OR4_684_Y),
	.B(OR4_471_Y),
	.C(OR4_509_Y),
	.D(OR4_645_Y)
);
// @9:1890
  OR4 \OR4_R_DATA[23]  (
	.Y(R_DATA_c[23]),
	.A(OR4_383_Y),
	.B(OR4_206_Y),
	.C(OR4_164_Y),
	.D(OR4_139_Y)
);
// @9:1887
  OR4 OR4_550 (
	.Y(OR4_550_Y),
	.A(\Z\R_DATA_TEMPR12[24] ),
	.B(\Z\R_DATA_TEMPR13[24] ),
	.C(\Z\R_DATA_TEMPR14[24] ),
	.D(\Z\R_DATA_TEMPR15[24] )
);
// @9:1884
  OR4 OR4_559 (
	.Y(OR4_559_Y),
	.A(\Z\R_DATA_TEMPR16[41] ),
	.B(\Z\R_DATA_TEMPR17[41] ),
	.C(\Z\R_DATA_TEMPR18[41] ),
	.D(\Z\R_DATA_TEMPR19[41] )
);
// @9:1882
  OR4 OR4_702 (
	.Y(OR4_702_Y),
	.A(\Z\R_DATA_TEMPR12[0] ),
	.B(\Z\R_DATA_TEMPR13[0] ),
	.C(\Z\R_DATA_TEMPR14[0] ),
	.D(\Z\R_DATA_TEMPR15[0] )
);
// @9:1880
  OR2 OR2_12 (
	.Y(OR2_12_Y),
	.A(\Z\R_DATA_TEMPR20[10] ),
	.B(\Z\R_DATA_TEMPR21[10] )
);
// @9:1878
  OR4 OR4_160 (
	.Y(OR4_160_Y),
	.A(\Z\R_DATA_TEMPR8[46] ),
	.B(\Z\R_DATA_TEMPR9[46] ),
	.C(\Z\R_DATA_TEMPR10[46] ),
	.D(\Z\R_DATA_TEMPR11[46] )
);
// @9:1876
  OR4 OR4_367 (
	.Y(OR4_367_Y),
	.A(\Z\R_DATA_TEMPR8[11] ),
	.B(\Z\R_DATA_TEMPR9[11] ),
	.C(\Z\R_DATA_TEMPR10[11] ),
	.D(\Z\R_DATA_TEMPR11[11] )
);
// @9:1874
  OR4 OR4_45 (
	.Y(OR4_45_Y),
	.A(\Z\R_DATA_TEMPR28[72] ),
	.B(\Z\R_DATA_TEMPR29[72] ),
	.C(\Z\R_DATA_TEMPR30[72] ),
	.D(\Z\R_DATA_TEMPR31[72] )
);
// @9:1872
  OR4 OR4_543 (
	.Y(OR4_543_Y),
	.A(\Z\R_DATA_TEMPR8[10] ),
	.B(\Z\R_DATA_TEMPR9[10] ),
	.C(\Z\R_DATA_TEMPR10[10] ),
	.D(\Z\R_DATA_TEMPR11[10] )
);
// @9:1870
  OR4 \OR4_R_DATA[15]  (
	.Y(R_DATA_c[15]),
	.A(OR4_636_Y),
	.B(OR4_265_Y),
	.C(OR4_535_Y),
	.D(OR4_320_Y)
);
// @9:1866
  OR4 OR4_232 (
	.Y(OR4_232_Y),
	.A(\Z\R_DATA_TEMPR0[44] ),
	.B(\Z\R_DATA_TEMPR1[44] ),
	.C(\Z\R_DATA_TEMPR2[44] ),
	.D(\Z\R_DATA_TEMPR3[44] )
);
// @9:1864
  OR4 OR4_622 (
	.Y(OR4_622_Y),
	.A(\Z\R_DATA_TEMPR0[23] ),
	.B(\Z\R_DATA_TEMPR1[23] ),
	.C(\Z\R_DATA_TEMPR2[23] ),
	.D(\Z\R_DATA_TEMPR3[23] )
);
// @9:1862
  OR4 OR4_660 (
	.Y(OR4_660_Y),
	.A(OR4_544_Y),
	.B(OR4_699_Y),
	.C(OR4_48_Y),
	.D(OR4_581_Y)
);
// @9:1860
  OR2 OR2_72 (
	.Y(OR2_72_Y),
	.A(\Z\R_DATA_TEMPR20[70] ),
	.B(\Z\R_DATA_TEMPR21[70] )
);
// @9:1858
  OR4 OR4_375 (
	.Y(OR4_375_Y),
	.A(\Z\R_DATA_TEMPR16[9] ),
	.B(\Z\R_DATA_TEMPR17[9] ),
	.C(\Z\R_DATA_TEMPR18[9] ),
	.D(\Z\R_DATA_TEMPR19[9] )
);
// @9:1856
  OR4 OR4_628 (
	.Y(OR4_628_Y),
	.A(OR4_496_Y),
	.B(OR2_70_Y),
	.C(\Z\R_DATA_TEMPR22[43] ),
	.D(\Z\R_DATA_TEMPR23[43] )
);
// @9:1854
  OR4 OR4_458 (
	.Y(OR4_458_Y),
	.A(\Z\R_DATA_TEMPR0[29] ),
	.B(\Z\R_DATA_TEMPR1[29] ),
	.C(\Z\R_DATA_TEMPR2[29] ),
	.D(\Z\R_DATA_TEMPR3[29] )
);
// @9:1852
  OR4 OR4_451 (
	.Y(OR4_451_Y),
	.A(\Z\R_DATA_TEMPR8[44] ),
	.B(\Z\R_DATA_TEMPR9[44] ),
	.C(\Z\R_DATA_TEMPR10[44] ),
	.D(\Z\R_DATA_TEMPR11[44] )
);
// @9:1850
  OR4 OR4_305 (
	.Y(OR4_305_Y),
	.A(\Z\R_DATA_TEMPR0[42] ),
	.B(\Z\R_DATA_TEMPR1[42] ),
	.C(\Z\R_DATA_TEMPR2[42] ),
	.D(\Z\R_DATA_TEMPR3[42] )
);
// @9:1848
  OR4 OR4_687 (
	.Y(OR4_687_Y),
	.A(\Z\R_DATA_TEMPR4[66] ),
	.B(\Z\R_DATA_TEMPR5[66] ),
	.C(\Z\R_DATA_TEMPR6[66] ),
	.D(\Z\R_DATA_TEMPR7[66] )
);
// @9:1846
  OR4 OR4_67 (
	.Y(OR4_67_Y),
	.A(OR4_354_Y),
	.B(OR4_50_Y),
	.C(OR4_77_Y),
	.D(OR4_449_Y)
);
// @9:1843
  OR4 OR4_531 (
	.Y(OR4_531_Y),
	.A(\Z\R_DATA_TEMPR28[38] ),
	.B(\Z\R_DATA_TEMPR29[38] ),
	.C(\Z\R_DATA_TEMPR30[38] ),
	.D(\Z\R_DATA_TEMPR31[38] )
);
// @9:1841
  OR4 OR4_60 (
	.Y(OR4_60_Y),
	.A(\Z\R_DATA_TEMPR24[14] ),
	.B(\Z\R_DATA_TEMPR25[14] ),
	.C(\Z\R_DATA_TEMPR26[14] ),
	.D(\Z\R_DATA_TEMPR27[14] )
);
// @9:1839
  OR4 \OR4_R_DATA[53]  (
	.Y(R_DATA_c[53]),
	.A(OR4_712_Y),
	.B(OR4_521_Y),
	.C(OR4_493_Y),
	.D(OR4_470_Y)
);
// @9:1837
  OR4 \OR4_R_DATA[22]  (
	.Y(R_DATA_c[22]),
	.A(OR4_462_Y),
	.B(OR4_437_Y),
	.C(OR4_339_Y),
	.D(OR4_18_Y)
);
// @9:1835
  OR4 OR4_218 (
	.Y(OR4_218_Y),
	.A(OR4_492_Y),
	.B(OR4_7_Y),
	.C(OR4_318_Y),
	.D(OR4_617_Y)
);
// @9:1793
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[7] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR31[39] , \Z\R_DATA_TEMPR31[38] , \Z\R_DATA_TEMPR31[37] , \Z\R_DATA_TEMPR31[36] , \Z\R_DATA_TEMPR31[35] , \Z\R_DATA_TEMPR31[34] , \Z\R_DATA_TEMPR31[33] , \Z\R_DATA_TEMPR31[32] , \Z\R_DATA_TEMPR31[31] , \Z\R_DATA_TEMPR31[30] , \Z\R_DATA_TEMPR31[29] , \Z\R_DATA_TEMPR31[28] , \Z\R_DATA_TEMPR31[27] , \Z\R_DATA_TEMPR31[26] , \Z\R_DATA_TEMPR31[25] , \Z\R_DATA_TEMPR31[24] , \Z\R_DATA_TEMPR31[23] , \Z\R_DATA_TEMPR31[22] , \Z\R_DATA_TEMPR31[21] , \Z\R_DATA_TEMPR31[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[7] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR31[19] , \Z\R_DATA_TEMPR31[18] , \Z\R_DATA_TEMPR31[17] , \Z\R_DATA_TEMPR31[16] , \Z\R_DATA_TEMPR31[15] , \Z\R_DATA_TEMPR31[14] , \Z\R_DATA_TEMPR31[13] , \Z\R_DATA_TEMPR31[12] , \Z\R_DATA_TEMPR31[11] , \Z\R_DATA_TEMPR31[10] , \Z\R_DATA_TEMPR31[9] , \Z\R_DATA_TEMPR31[8] , \Z\R_DATA_TEMPR31[7] , \Z\R_DATA_TEMPR31[6] , \Z\R_DATA_TEMPR31[5] , \Z\R_DATA_TEMPR31[4] , \Z\R_DATA_TEMPR31[3] , \Z\R_DATA_TEMPR31[2] , \Z\R_DATA_TEMPR31[1] , \Z\R_DATA_TEMPR31[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[31][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%31%0%TWO-PORT%ECC_EN-0";
// @9:1789
  OR4 OR4_274 (
	.Y(OR4_274_Y),
	.A(\Z\R_DATA_TEMPR28[25] ),
	.B(\Z\R_DATA_TEMPR29[25] ),
	.C(\Z\R_DATA_TEMPR30[25] ),
	.D(\Z\R_DATA_TEMPR31[25] )
);
// @9:1787
  OR4 OR4_151 (
	.Y(OR4_151_Y),
	.A(\Z\R_DATA_TEMPR0[27] ),
	.B(\Z\R_DATA_TEMPR1[27] ),
	.C(\Z\R_DATA_TEMPR2[27] ),
	.D(\Z\R_DATA_TEMPR3[27] )
);
// @9:1785
  OR4 OR4_611 (
	.Y(OR4_611_Y),
	.A(OR4_116_Y),
	.B(OR4_709_Y),
	.C(OR4_693_Y),
	.D(OR4_409_Y)
);
// @9:1783
  OR4 OR4_413 (
	.Y(OR4_413_Y),
	.A(\Z\R_DATA_TEMPR8[68] ),
	.B(\Z\R_DATA_TEMPR9[68] ),
	.C(\Z\R_DATA_TEMPR10[68] ),
	.D(\Z\R_DATA_TEMPR11[68] )
);
// @9:1781
  OR4 OR4_665 (
	.Y(OR4_665_Y),
	.A(\Z\R_DATA_TEMPR0[1] ),
	.B(\Z\R_DATA_TEMPR1[1] ),
	.C(\Z\R_DATA_TEMPR2[1] ),
	.D(\Z\R_DATA_TEMPR3[1] )
);
// @9:1779
  OR2 OR2_19 (
	.Y(OR2_19_Y),
	.A(\Z\R_DATA_TEMPR20[6] ),
	.B(\Z\R_DATA_TEMPR21[6] )
);
// @9:1777
  OR4 OR4_354 (
	.Y(OR4_354_Y),
	.A(\Z\R_DATA_TEMPR0[35] ),
	.B(\Z\R_DATA_TEMPR1[35] ),
	.C(\Z\R_DATA_TEMPR2[35] ),
	.D(\Z\R_DATA_TEMPR3[35] )
);
// @9:1775
  OR4 OR4_204 (
	.Y(OR4_204_Y),
	.A(\Z\R_DATA_TEMPR0[15] ),
	.B(\Z\R_DATA_TEMPR1[15] ),
	.C(\Z\R_DATA_TEMPR2[15] ),
	.D(\Z\R_DATA_TEMPR3[15] )
);
// @9:1773
  OR4 OR4_223 (
	.Y(OR4_223_Y),
	.A(\Z\R_DATA_TEMPR0[17] ),
	.B(\Z\R_DATA_TEMPR1[17] ),
	.C(\Z\R_DATA_TEMPR2[17] ),
	.D(\Z\R_DATA_TEMPR3[17] )
);
// @9:1730
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[2] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR10[79] , \Z\R_DATA_TEMPR10[78] , \Z\R_DATA_TEMPR10[77] , \Z\R_DATA_TEMPR10[76] , \Z\R_DATA_TEMPR10[75] , \Z\R_DATA_TEMPR10[74] , \Z\R_DATA_TEMPR10[73] , \Z\R_DATA_TEMPR10[72] , \Z\R_DATA_TEMPR10[71] , \Z\R_DATA_TEMPR10[70] , \Z\R_DATA_TEMPR10[69] , \Z\R_DATA_TEMPR10[68] , \Z\R_DATA_TEMPR10[67] , \Z\R_DATA_TEMPR10[66] , \Z\R_DATA_TEMPR10[65] , \Z\R_DATA_TEMPR10[64] , \Z\R_DATA_TEMPR10[63] , \Z\R_DATA_TEMPR10[62] , \Z\R_DATA_TEMPR10[61] , \Z\R_DATA_TEMPR10[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[2] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR10[59] , \Z\R_DATA_TEMPR10[58] , \Z\R_DATA_TEMPR10[57] , \Z\R_DATA_TEMPR10[56] , \Z\R_DATA_TEMPR10[55] , \Z\R_DATA_TEMPR10[54] , \Z\R_DATA_TEMPR10[53] , \Z\R_DATA_TEMPR10[52] , \Z\R_DATA_TEMPR10[51] , \Z\R_DATA_TEMPR10[50] , \Z\R_DATA_TEMPR10[49] , \Z\R_DATA_TEMPR10[48] , \Z\R_DATA_TEMPR10[47] , \Z\R_DATA_TEMPR10[46] , \Z\R_DATA_TEMPR10[45] , \Z\R_DATA_TEMPR10[44] , \Z\R_DATA_TEMPR10[43] , \Z\R_DATA_TEMPR10[42] , \Z\R_DATA_TEMPR10[41] , \Z\R_DATA_TEMPR10[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[10][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%10%1%TWO-PORT%ECC_EN-0";
// @9:1727
  OR4 OR4_703 (
	.Y(OR4_703_Y),
	.A(\Z\R_DATA_TEMPR0[30] ),
	.B(\Z\R_DATA_TEMPR1[30] ),
	.C(\Z\R_DATA_TEMPR2[30] ),
	.D(\Z\R_DATA_TEMPR3[30] )
);
// @9:1724
  OR4 OR4_692 (
	.Y(OR4_692_Y),
	.A(\Z\R_DATA_TEMPR28[27] ),
	.B(\Z\R_DATA_TEMPR29[27] ),
	.C(\Z\R_DATA_TEMPR30[27] ),
	.D(\Z\R_DATA_TEMPR31[27] )
);
// @9:1721
  OR4 OR4_349 (
	.Y(OR4_349_Y),
	.A(\Z\R_DATA_TEMPR28[50] ),
	.B(\Z\R_DATA_TEMPR29[50] ),
	.C(\Z\R_DATA_TEMPR30[50] ),
	.D(\Z\R_DATA_TEMPR31[50] )
);
// @9:1719
  OR4 \OR4_R_DATA[34]  (
	.Y(R_DATA_c[34]),
	.A(OR4_122_Y),
	.B(OR4_604_Y),
	.C(OR4_243_Y),
	.D(OR4_547_Y)
);
// @9:1717
  OR2 OR2_79 (
	.Y(OR2_79_Y),
	.A(\Z\R_DATA_TEMPR20[29] ),
	.B(\Z\R_DATA_TEMPR21[29] )
);
// @9:1715
  OR4 OR4_177 (
	.Y(OR4_177_Y),
	.A(\Z\R_DATA_TEMPR0[49] ),
	.B(\Z\R_DATA_TEMPR1[49] ),
	.C(\Z\R_DATA_TEMPR2[49] ),
	.D(\Z\R_DATA_TEMPR3[49] )
);
// @9:1713
  OR2 OR2_22 (
	.Y(OR2_22_Y),
	.A(\Z\R_DATA_TEMPR20[41] ),
	.B(\Z\R_DATA_TEMPR21[41] )
);
// @9:1711
  OR4 OR4_95 (
	.Y(OR4_95_Y),
	.A(\Z\R_DATA_TEMPR4[67] ),
	.B(\Z\R_DATA_TEMPR5[67] ),
	.C(\Z\R_DATA_TEMPR6[67] ),
	.D(\Z\R_DATA_TEMPR7[67] )
);
// @9:1709
  OR4 OR4_698 (
	.Y(OR4_698_Y),
	.A(OR4_74_Y),
	.B(OR2_40_Y),
	.C(\Z\R_DATA_TEMPR22[20] ),
	.D(\Z\R_DATA_TEMPR23[20] )
);
// @9:1707
  OR4 OR4_277 (
	.Y(OR4_277_Y),
	.A(OR4_517_Y),
	.B(OR4_643_Y),
	.C(OR4_640_Y),
	.D(OR4_33_Y)
);
// @9:1705
  OR4 OR4_107 (
	.Y(OR4_107_Y),
	.A(OR4_321_Y),
	.B(OR4_575_Y),
	.C(OR4_516_Y),
	.D(OR4_228_Y)
);
// @9:1703
  OR4 OR4_215 (
	.Y(OR4_215_Y),
	.A(\Z\R_DATA_TEMPR12[2] ),
	.B(\Z\R_DATA_TEMPR13[2] ),
	.C(\Z\R_DATA_TEMPR14[2] ),
	.D(\Z\R_DATA_TEMPR15[2] )
);
// @9:1701
  OR4 OR4_207 (
	.Y(OR4_207_Y),
	.A(\Z\R_DATA_TEMPR8[40] ),
	.B(\Z\R_DATA_TEMPR9[40] ),
	.C(\Z\R_DATA_TEMPR10[40] ),
	.D(\Z\R_DATA_TEMPR11[40] )
);
// @9:1699
  OR4 OR4_0 (
	.Y(OR4_0_Y),
	.A(\Z\R_DATA_TEMPR8[62] ),
	.B(\Z\R_DATA_TEMPR9[62] ),
	.C(\Z\R_DATA_TEMPR10[62] ),
	.D(\Z\R_DATA_TEMPR11[62] )
);
// @9:1697
  OR4 OR4_189 (
	.Y(OR4_189_Y),
	.A(OR4_59_Y),
	.B(OR4_226_Y),
	.C(OR4_295_Y),
	.D(OR4_93_Y)
);
// @9:1695
  OR4 \OR4_R_DATA[52]  (
	.Y(R_DATA_c[52]),
	.A(OR4_62_Y),
	.B(OR4_44_Y),
	.C(OR4_671_Y),
	.D(OR4_344_Y)
);
// @9:1693
  OR2 OR2_8 (
	.Y(OR2_8_Y),
	.A(\Z\R_DATA_TEMPR20[45] ),
	.B(\Z\R_DATA_TEMPR21[45] )
);
// @9:1691
  OR4 OR4_238 (
	.Y(OR4_238_Y),
	.A(\Z\R_DATA_TEMPR0[53] ),
	.B(\Z\R_DATA_TEMPR1[53] ),
	.C(\Z\R_DATA_TEMPR2[53] ),
	.D(\Z\R_DATA_TEMPR3[53] )
);
// @9:1689
  OR4 OR4_365 (
	.Y(OR4_365_Y),
	.A(\Z\R_DATA_TEMPR8[38] ),
	.B(\Z\R_DATA_TEMPR9[38] ),
	.C(\Z\R_DATA_TEMPR10[38] ),
	.D(\Z\R_DATA_TEMPR11[38] )
);
// @9:1684
  OR4 OR4_631 (
	.Y(OR4_631_Y),
	.A(\Z\R_DATA_TEMPR16[14] ),
	.B(\Z\R_DATA_TEMPR17[14] ),
	.C(\Z\R_DATA_TEMPR18[14] ),
	.D(\Z\R_DATA_TEMPR19[14] )
);
// @9:1682
  OR4 OR4_417 (
	.Y(OR4_417_Y),
	.A(\Z\R_DATA_TEMPR24[9] ),
	.B(\Z\R_DATA_TEMPR25[9] ),
	.C(\Z\R_DATA_TEMPR26[9] ),
	.D(\Z\R_DATA_TEMPR27[9] )
);
// @9:1680
  OR4 OR4_433 (
	.Y(OR4_433_Y),
	.A(OR4_331_Y),
	.B(OR2_71_Y),
	.C(\Z\R_DATA_TEMPR22[27] ),
	.D(\Z\R_DATA_TEMPR23[27] )
);
// @9:1678
  OR4 OR4_66 (
	.Y(OR4_66_Y),
	.A(OR4_386_Y),
	.B(OR2_55_Y),
	.C(\Z\R_DATA_TEMPR22[19] ),
	.D(\Z\R_DATA_TEMPR23[19] )
);
// @9:1676
  OR4 OR4_115 (
	.Y(OR4_115_Y),
	.A(OR4_404_Y),
	.B(OR4_94_Y),
	.C(OR4_127_Y),
	.D(OR4_503_Y)
);
// @9:1634
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[3] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[39:20]),
	.A_DOUT({\Z\R_DATA_TEMPR13[39] , \Z\R_DATA_TEMPR13[38] , \Z\R_DATA_TEMPR13[37] , \Z\R_DATA_TEMPR13[36] , \Z\R_DATA_TEMPR13[35] , \Z\R_DATA_TEMPR13[34] , \Z\R_DATA_TEMPR13[33] , \Z\R_DATA_TEMPR13[32] , \Z\R_DATA_TEMPR13[31] , \Z\R_DATA_TEMPR13[30] , \Z\R_DATA_TEMPR13[29] , \Z\R_DATA_TEMPR13[28] , \Z\R_DATA_TEMPR13[27] , \Z\R_DATA_TEMPR13[26] , \Z\R_DATA_TEMPR13[25] , \Z\R_DATA_TEMPR13[24] , \Z\R_DATA_TEMPR13[23] , \Z\R_DATA_TEMPR13[22] , \Z\R_DATA_TEMPR13[21] , \Z\R_DATA_TEMPR13[20] }),
	.A_WEN(WBYTE_EN_c[3:2]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[3] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[19:0]),
	.B_DOUT({\Z\R_DATA_TEMPR13[19] , \Z\R_DATA_TEMPR13[18] , \Z\R_DATA_TEMPR13[17] , \Z\R_DATA_TEMPR13[16] , \Z\R_DATA_TEMPR13[15] , \Z\R_DATA_TEMPR13[14] , \Z\R_DATA_TEMPR13[13] , \Z\R_DATA_TEMPR13[12] , \Z\R_DATA_TEMPR13[11] , \Z\R_DATA_TEMPR13[10] , \Z\R_DATA_TEMPR13[9] , \Z\R_DATA_TEMPR13[8] , \Z\R_DATA_TEMPR13[7] , \Z\R_DATA_TEMPR13[6] , \Z\R_DATA_TEMPR13[5] , \Z\R_DATA_TEMPR13[4] , \Z\R_DATA_TEMPR13[3] , \Z\R_DATA_TEMPR13[2] , \Z\R_DATA_TEMPR13[1] , \Z\R_DATA_TEMPR13[0] }),
	.B_WEN(WBYTE_EN_c[1:0]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[13][0] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%13%0%TWO-PORT%ECC_EN-0";
// @9:1630
  OR4 OR4_388 (
	.Y(OR4_388_Y),
	.A(\Z\R_DATA_TEMPR28[66] ),
	.B(\Z\R_DATA_TEMPR29[66] ),
	.C(\Z\R_DATA_TEMPR30[66] ),
	.D(\Z\R_DATA_TEMPR31[66] )
);
// @9:1628
  OR4 OR4_293 (
	.Y(OR4_293_Y),
	.A(\Z\R_DATA_TEMPR16[3] ),
	.B(\Z\R_DATA_TEMPR17[3] ),
	.C(\Z\R_DATA_TEMPR18[3] ),
	.D(\Z\R_DATA_TEMPR19[3] )
);
// @9:1626
  OR4 OR4_440 (
	.Y(OR4_440_Y),
	.A(OR4_41_Y),
	.B(OR2_48_Y),
	.C(\Z\R_DATA_TEMPR22[49] ),
	.D(\Z\R_DATA_TEMPR23[49] )
);
// @9:1624
  OR4 OR4_656 (
	.Y(OR4_656_Y),
	.A(\Z\R_DATA_TEMPR0[12] ),
	.B(\Z\R_DATA_TEMPR1[12] ),
	.C(\Z\R_DATA_TEMPR2[12] ),
	.D(\Z\R_DATA_TEMPR3[12] )
);
// @9:1621
  OR4 OR4_264 (
	.Y(OR4_264_Y),
	.A(\Z\R_DATA_TEMPR28[30] ),
	.B(\Z\R_DATA_TEMPR29[30] ),
	.C(\Z\R_DATA_TEMPR30[30] ),
	.D(\Z\R_DATA_TEMPR31[30] )
);
// @9:1619
  OR2 OR2_29 (
	.Y(OR2_29_Y),
	.A(\Z\R_DATA_TEMPR20[18] ),
	.B(\Z\R_DATA_TEMPR21[18] )
);
// @9:1617
  OR4 OR4_341 (
	.Y(OR4_341_Y),
	.A(OR4_559_Y),
	.B(OR2_22_Y),
	.C(\Z\R_DATA_TEMPR22[41] ),
	.D(\Z\R_DATA_TEMPR23[41] )
);
// @9:1615
  OR4 OR4_235 (
	.Y(OR4_235_Y),
	.A(OR4_89_Y),
	.B(OR2_57_Y),
	.C(\Z\R_DATA_TEMPR22[73] ),
	.D(\Z\R_DATA_TEMPR23[73] )
);
// @9:1613
  OR4 OR4_677 (
	.Y(OR4_677_Y),
	.A(OR4_427_Y),
	.B(OR2_68_Y),
	.C(\Z\R_DATA_TEMPR22[1] ),
	.D(\Z\R_DATA_TEMPR23[1] )
);
// @9:1610
  OR4 OR4_186 (
	.Y(OR4_186_Y),
	.A(\Z\R_DATA_TEMPR24[67] ),
	.B(\Z\R_DATA_TEMPR25[67] ),
	.C(\Z\R_DATA_TEMPR26[67] ),
	.D(\Z\R_DATA_TEMPR27[67] )
);
// @9:1607
  OR4 OR4_706 (
	.Y(OR4_706_Y),
	.A(\Z\R_DATA_TEMPR24[11] ),
	.B(\Z\R_DATA_TEMPR25[11] ),
	.C(\Z\R_DATA_TEMPR26[11] ),
	.D(\Z\R_DATA_TEMPR27[11] )
);
// @9:1604
  OR4 OR4_489 (
	.Y(OR4_489_Y),
	.A(\Z\R_DATA_TEMPR12[77] ),
	.B(\Z\R_DATA_TEMPR13[77] ),
	.C(\Z\R_DATA_TEMPR14[77] ),
	.D(\Z\R_DATA_TEMPR15[77] )
);
// @9:1561
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[5] , \Z\BLKY1[0] , R_ADDR_c[9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR21[79] , \Z\R_DATA_TEMPR21[78] , \Z\R_DATA_TEMPR21[77] , \Z\R_DATA_TEMPR21[76] , \Z\R_DATA_TEMPR21[75] , \Z\R_DATA_TEMPR21[74] , \Z\R_DATA_TEMPR21[73] , \Z\R_DATA_TEMPR21[72] , \Z\R_DATA_TEMPR21[71] , \Z\R_DATA_TEMPR21[70] , \Z\R_DATA_TEMPR21[69] , \Z\R_DATA_TEMPR21[68] , \Z\R_DATA_TEMPR21[67] , \Z\R_DATA_TEMPR21[66] , \Z\R_DATA_TEMPR21[65] , \Z\R_DATA_TEMPR21[64] , \Z\R_DATA_TEMPR21[63] , \Z\R_DATA_TEMPR21[62] , \Z\R_DATA_TEMPR21[61] , \Z\R_DATA_TEMPR21[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[5] , \Z\BLKX1[0] , W_ADDR_c[9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR21[59] , \Z\R_DATA_TEMPR21[58] , \Z\R_DATA_TEMPR21[57] , \Z\R_DATA_TEMPR21[56] , \Z\R_DATA_TEMPR21[55] , \Z\R_DATA_TEMPR21[54] , \Z\R_DATA_TEMPR21[53] , \Z\R_DATA_TEMPR21[52] , \Z\R_DATA_TEMPR21[51] , \Z\R_DATA_TEMPR21[50] , \Z\R_DATA_TEMPR21[49] , \Z\R_DATA_TEMPR21[48] , \Z\R_DATA_TEMPR21[47] , \Z\R_DATA_TEMPR21[46] , \Z\R_DATA_TEMPR21[45] , \Z\R_DATA_TEMPR21[44] , \Z\R_DATA_TEMPR21[43] , \Z\R_DATA_TEMPR21[42] , \Z\R_DATA_TEMPR21[41] , \Z\R_DATA_TEMPR21[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[21][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%21%1%TWO-PORT%ECC_EN-0";
// @9:1558
  OR4 OR4_607 (
	.Y(OR4_607_Y),
	.A(OR4_177_Y),
	.B(OR4_410_Y),
	.C(OR4_719_Y),
	.D(OR4_296_Y)
);
// @9:1556
  OR4 OR4_705 (
	.Y(OR4_705_Y),
	.A(OR4_146_Y),
	.B(OR2_43_Y),
	.C(\Z\R_DATA_TEMPR22[76] ),
	.D(\Z\R_DATA_TEMPR23[76] )
);
// @9:1554
  OR4 OR4_167 (
	.Y(OR4_167_Y),
	.A(\Z\R_DATA_TEMPR8[17] ),
	.B(\Z\R_DATA_TEMPR9[17] ),
	.C(\Z\R_DATA_TEMPR10[17] ),
	.D(\Z\R_DATA_TEMPR11[17] )
);
// @9:1551
  OR4 OR4_482 (
	.Y(OR4_482_Y),
	.A(\Z\R_DATA_TEMPR24[68] ),
	.B(\Z\R_DATA_TEMPR25[68] ),
	.C(\Z\R_DATA_TEMPR26[68] ),
	.D(\Z\R_DATA_TEMPR27[68] )
);
// @9:1513
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[1] , R_ADDR_c[10:9]}),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR7[79] , \Z\R_DATA_TEMPR7[78] , \Z\R_DATA_TEMPR7[77] , \Z\R_DATA_TEMPR7[76] , \Z\R_DATA_TEMPR7[75] , \Z\R_DATA_TEMPR7[74] , \Z\R_DATA_TEMPR7[73] , \Z\R_DATA_TEMPR7[72] , \Z\R_DATA_TEMPR7[71] , \Z\R_DATA_TEMPR7[70] , \Z\R_DATA_TEMPR7[69] , \Z\R_DATA_TEMPR7[68] , \Z\R_DATA_TEMPR7[67] , \Z\R_DATA_TEMPR7[66] , \Z\R_DATA_TEMPR7[65] , \Z\R_DATA_TEMPR7[64] , \Z\R_DATA_TEMPR7[63] , \Z\R_DATA_TEMPR7[62] , \Z\R_DATA_TEMPR7[61] , \Z\R_DATA_TEMPR7[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[1] , W_ADDR_c[10:9]}),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR7[59] , \Z\R_DATA_TEMPR7[58] , \Z\R_DATA_TEMPR7[57] , \Z\R_DATA_TEMPR7[56] , \Z\R_DATA_TEMPR7[55] , \Z\R_DATA_TEMPR7[54] , \Z\R_DATA_TEMPR7[53] , \Z\R_DATA_TEMPR7[52] , \Z\R_DATA_TEMPR7[51] , \Z\R_DATA_TEMPR7[50] , \Z\R_DATA_TEMPR7[49] , \Z\R_DATA_TEMPR7[48] , \Z\R_DATA_TEMPR7[47] , \Z\R_DATA_TEMPR7[46] , \Z\R_DATA_TEMPR7[45] , \Z\R_DATA_TEMPR7[44] , \Z\R_DATA_TEMPR7[43] , \Z\R_DATA_TEMPR7[42] , \Z\R_DATA_TEMPR7[41] , \Z\R_DATA_TEMPR7[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[7][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%7%1%TWO-PORT%ECC_EN-0";
// @9:1510
  OR4 OR4_437 (
	.Y(OR4_437_Y),
	.A(OR4_128_Y),
	.B(OR2_35_Y),
	.C(\Z\R_DATA_TEMPR22[22] ),
	.D(\Z\R_DATA_TEMPR23[22] )
);
// @9:1507
  OR4 OR4_523 (
	.Y(OR4_523_Y),
	.A(\Z\R_DATA_TEMPR12[40] ),
	.B(\Z\R_DATA_TEMPR13[40] ),
	.C(\Z\R_DATA_TEMPR14[40] ),
	.D(\Z\R_DATA_TEMPR15[40] )
);
// @9:1505
  OR4 OR4_267 (
	.Y(OR4_267_Y),
	.A(\Z\R_DATA_TEMPR4[69] ),
	.B(\Z\R_DATA_TEMPR5[69] ),
	.C(\Z\R_DATA_TEMPR6[69] ),
	.D(\Z\R_DATA_TEMPR7[69] )
);
// @9:1503
  OR2 OR2_31 (
	.Y(OR2_31_Y),
	.A(\Z\R_DATA_TEMPR20[51] ),
	.B(\Z\R_DATA_TEMPR21[51] )
);
// @9:1501
  OR4 OR4_544 (
	.Y(OR4_544_Y),
	.A(\Z\R_DATA_TEMPR0[74] ),
	.B(\Z\R_DATA_TEMPR1[74] ),
	.C(\Z\R_DATA_TEMPR2[74] ),
	.D(\Z\R_DATA_TEMPR3[74] )
);
// @9:1499
  OR4 OR4_383 (
	.Y(OR4_383_Y),
	.A(OR4_622_Y),
	.B(OR4_477_Y),
	.C(OR4_466_Y),
	.D(OR4_197_Y)
);
// @9:1496
  OR4 OR4_135 (
	.Y(OR4_135_Y),
	.A(\Z\R_DATA_TEMPR12[41] ),
	.B(\Z\R_DATA_TEMPR13[41] ),
	.C(\Z\R_DATA_TEMPR14[41] ),
	.D(\Z\R_DATA_TEMPR15[41] )
);
// @9:1494
  OR4 \OR4_R_DATA[4]  (
	.Y(R_DATA_c[4]),
	.A(OR4_556_Y),
	.B(OR4_136_Y),
	.C(OR4_246_Y),
	.D(OR4_312_Y)
);
// @9:1492
  OR2 OR2_61 (
	.Y(OR2_61_Y),
	.A(\Z\R_DATA_TEMPR20[68] ),
	.B(\Z\R_DATA_TEMPR21[68] )
);
// @9:1490
  OR4 OR4_542 (
	.Y(OR4_542_Y),
	.A(\Z\R_DATA_TEMPR28[8] ),
	.B(\Z\R_DATA_TEMPR29[8] ),
	.C(\Z\R_DATA_TEMPR30[8] ),
	.D(\Z\R_DATA_TEMPR31[8] )
);
// @9:1488
  OR2 OR2_41 (
	.Y(OR2_41_Y),
	.A(\Z\R_DATA_TEMPR20[62] ),
	.B(\Z\R_DATA_TEMPR21[62] )
);
// @9:1486
  OR4 OR4_179 (
	.Y(OR4_179_Y),
	.A(\Z\R_DATA_TEMPR8[6] ),
	.B(\Z\R_DATA_TEMPR9[6] ),
	.C(\Z\R_DATA_TEMPR10[6] ),
	.D(\Z\R_DATA_TEMPR11[6] )
);
// @9:1484
  OR4 \OR4_R_DATA[7]  (
	.Y(R_DATA_c[7]),
	.A(OR4_422_Y),
	.B(OR4_661_Y),
	.C(OR4_459_Y),
	.D(OR4_353_Y)
);
// @9:1482
  OR4 OR4_118 (
	.Y(OR4_118_Y),
	.A(\Z\R_DATA_TEMPR28[6] ),
	.B(\Z\R_DATA_TEMPR29[6] ),
	.C(\Z\R_DATA_TEMPR30[6] ),
	.D(\Z\R_DATA_TEMPR31[6] )
);
// @9:1480
  OR4 OR4_81 (
	.Y(OR4_81_Y),
	.A(OR4_30_Y),
	.B(OR4_600_Y),
	.C(OR4_36_Y),
	.D(OR4_364_Y)
);
// @9:1477
  OR4 OR4_580 (
	.Y(OR4_580_Y),
	.A(\Z\R_DATA_TEMPR28[68] ),
	.B(\Z\R_DATA_TEMPR29[68] ),
	.C(\Z\R_DATA_TEMPR30[68] ),
	.D(\Z\R_DATA_TEMPR31[68] )
);
// @9:1474
  OR4 OR4_241 (
	.Y(OR4_241_Y),
	.A(\Z\R_DATA_TEMPR24[57] ),
	.B(\Z\R_DATA_TEMPR25[57] ),
	.C(\Z\R_DATA_TEMPR26[57] ),
	.D(\Z\R_DATA_TEMPR27[57] )
);
// @9:1472
  OR2 OR2_15 (
	.Y(OR2_15_Y),
	.A(\Z\R_DATA_TEMPR20[44] ),
	.B(\Z\R_DATA_TEMPR21[44] )
);
// @9:1470
  OR2 OR2_33 (
	.Y(OR2_33_Y),
	.A(\Z\R_DATA_TEMPR20[79] ),
	.B(\Z\R_DATA_TEMPR21[79] )
);
// @9:1467
  OR4 OR4_109 (
	.Y(OR4_109_Y),
	.A(\Z\R_DATA_TEMPR12[70] ),
	.B(\Z\R_DATA_TEMPR13[70] ),
	.C(\Z\R_DATA_TEMPR14[70] ),
	.D(\Z\R_DATA_TEMPR15[70] )
);
// @9:1465
  OR4 OR4_589 (
	.Y(OR4_589_Y),
	.A(OR4_665_Y),
	.B(OR4_11_Y),
	.C(OR4_63_Y),
	.D(OR4_16_Y)
);
// @9:1463
  OR4 OR4_48 (
	.Y(OR4_48_Y),
	.A(\Z\R_DATA_TEMPR8[74] ),
	.B(\Z\R_DATA_TEMPR9[74] ),
	.C(\Z\R_DATA_TEMPR10[74] ),
	.D(\Z\R_DATA_TEMPR11[74] )
);
// @9:1461
  OR4 OR4_593 (
	.Y(OR4_593_Y),
	.A(OR4_539_Y),
	.B(OR4_382_Y),
	.C(OR4_543_Y),
	.D(OR4_145_Y)
);
// @9:1459
  OR4 OR4_652 (
	.Y(OR4_652_Y),
	.A(OR4_112_Y),
	.B(OR2_60_Y),
	.C(\Z\R_DATA_TEMPR22[64] ),
	.D(\Z\R_DATA_TEMPR23[64] )
);
// @9:1456
  OR4 OR4_667 (
	.Y(OR4_667_Y),
	.A(\Z\R_DATA_TEMPR16[75] ),
	.B(\Z\R_DATA_TEMPR17[75] ),
	.C(\Z\R_DATA_TEMPR18[75] ),
	.D(\Z\R_DATA_TEMPR19[75] )
);
// @9:1454
  OR2 OR2_63 (
	.Y(OR2_63_Y),
	.A(\Z\R_DATA_TEMPR20[61] ),
	.B(\Z\R_DATA_TEMPR21[61] )
);
// @9:1452
  OR4 \OR4_R_DATA[29]  (
	.Y(R_DATA_c[29]),
	.A(OR4_171_Y),
	.B(OR4_9_Y),
	.C(OR4_681_Y),
	.D(OR4_561_Y)
);
// @9:1409
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[5] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR22[79] , \Z\R_DATA_TEMPR22[78] , \Z\R_DATA_TEMPR22[77] , \Z\R_DATA_TEMPR22[76] , \Z\R_DATA_TEMPR22[75] , \Z\R_DATA_TEMPR22[74] , \Z\R_DATA_TEMPR22[73] , \Z\R_DATA_TEMPR22[72] , \Z\R_DATA_TEMPR22[71] , \Z\R_DATA_TEMPR22[70] , \Z\R_DATA_TEMPR22[69] , \Z\R_DATA_TEMPR22[68] , \Z\R_DATA_TEMPR22[67] , \Z\R_DATA_TEMPR22[66] , \Z\R_DATA_TEMPR22[65] , \Z\R_DATA_TEMPR22[64] , \Z\R_DATA_TEMPR22[63] , \Z\R_DATA_TEMPR22[62] , \Z\R_DATA_TEMPR22[61] , \Z\R_DATA_TEMPR22[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[5] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR22[59] , \Z\R_DATA_TEMPR22[58] , \Z\R_DATA_TEMPR22[57] , \Z\R_DATA_TEMPR22[56] , \Z\R_DATA_TEMPR22[55] , \Z\R_DATA_TEMPR22[54] , \Z\R_DATA_TEMPR22[53] , \Z\R_DATA_TEMPR22[52] , \Z\R_DATA_TEMPR22[51] , \Z\R_DATA_TEMPR22[50] , \Z\R_DATA_TEMPR22[49] , \Z\R_DATA_TEMPR22[48] , \Z\R_DATA_TEMPR22[47] , \Z\R_DATA_TEMPR22[46] , \Z\R_DATA_TEMPR22[45] , \Z\R_DATA_TEMPR22[44] , \Z\R_DATA_TEMPR22[43] , \Z\R_DATA_TEMPR22[42] , \Z\R_DATA_TEMPR22[41] , \Z\R_DATA_TEMPR22[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[22][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%22%1%TWO-PORT%ECC_EN-0";
// @9:1405
  OR4 OR4_329 (
	.Y(OR4_329_Y),
	.A(\Z\R_DATA_TEMPR24[47] ),
	.B(\Z\R_DATA_TEMPR25[47] ),
	.C(\Z\R_DATA_TEMPR26[47] ),
	.D(\Z\R_DATA_TEMPR27[47] )
);
// @9:1403
  OR2 OR2_75 (
	.Y(OR2_75_Y),
	.A(\Z\R_DATA_TEMPR20[53] ),
	.B(\Z\R_DATA_TEMPR21[53] )
);
// @9:1401
  OR4 OR4_718 (
	.Y(OR4_718_Y),
	.A(\Z\R_DATA_TEMPR4[14] ),
	.B(\Z\R_DATA_TEMPR5[14] ),
	.C(\Z\R_DATA_TEMPR6[14] ),
	.D(\Z\R_DATA_TEMPR7[14] )
);
// @9:1399
  OR4 OR4_2 (
	.Y(OR4_2_Y),
	.A(OR4_262_Y),
	.B(OR4_368_Y),
	.C(OR4_367_Y),
	.D(OR4_491_Y)
);
// @9:1361
  RAM1K20 PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1 (
	.A_ADDR({R_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({\Z\BLKY2[0] , R_ADDR_c[10], \Z\BLKY0[0] }),
	.A_CLK(CLK),
	.A_DIN(W_DATA_c[79:60]),
	.A_DOUT({\Z\R_DATA_TEMPR2[79] , \Z\R_DATA_TEMPR2[78] , \Z\R_DATA_TEMPR2[77] , \Z\R_DATA_TEMPR2[76] , \Z\R_DATA_TEMPR2[75] , \Z\R_DATA_TEMPR2[74] , \Z\R_DATA_TEMPR2[73] , \Z\R_DATA_TEMPR2[72] , \Z\R_DATA_TEMPR2[71] , \Z\R_DATA_TEMPR2[70] , \Z\R_DATA_TEMPR2[69] , \Z\R_DATA_TEMPR2[68] , \Z\R_DATA_TEMPR2[67] , \Z\R_DATA_TEMPR2[66] , \Z\R_DATA_TEMPR2[65] , \Z\R_DATA_TEMPR2[64] , \Z\R_DATA_TEMPR2[63] , \Z\R_DATA_TEMPR2[62] , \Z\R_DATA_TEMPR2[61] , \Z\R_DATA_TEMPR2[60] }),
	.A_WEN(WBYTE_EN_c[7:6]),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(GND),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({W_ADDR_c[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({\Z\BLKX2[0] , W_ADDR_c[10], \Z\BLKX0[0] }),
	.B_CLK(CLK),
	.B_DIN(W_DATA_c[59:40]),
	.B_DOUT({\Z\R_DATA_TEMPR2[59] , \Z\R_DATA_TEMPR2[58] , \Z\R_DATA_TEMPR2[57] , \Z\R_DATA_TEMPR2[56] , \Z\R_DATA_TEMPR2[55] , \Z\R_DATA_TEMPR2[54] , \Z\R_DATA_TEMPR2[53] , \Z\R_DATA_TEMPR2[52] , \Z\R_DATA_TEMPR2[51] , \Z\R_DATA_TEMPR2[50] , \Z\R_DATA_TEMPR2[49] , \Z\R_DATA_TEMPR2[48] , \Z\R_DATA_TEMPR2[47] , \Z\R_DATA_TEMPR2[46] , \Z\R_DATA_TEMPR2[45] , \Z\R_DATA_TEMPR2[44] , \Z\R_DATA_TEMPR2[43] , \Z\R_DATA_TEMPR2[42] , \Z\R_DATA_TEMPR2[41] , \Z\R_DATA_TEMPR2[40] }),
	.B_WEN(WBYTE_EN_c[5:4]),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(GND),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[2][1] )
);
defparam PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1.RAMINDEX="PF_SRAM_AHBL_AXI_C1%16384-16384%80-80%POWER%2%1%TWO-PORT%ECC_EN-0";
// @9:1358
  OR4 OR4_378 (
	.Y(OR4_378_Y),
	.A(OR4_623_Y),
	.B(OR4_23_Y),
	.C(OR4_22_Y),
	.D(OR4_135_Y)
);
// @9:1356
  OR4 OR4_658 (
	.Y(OR4_658_Y),
	.A(OR4_184_Y),
	.B(OR4_31_Y),
	.C(OR4_21_Y),
	.D(OR4_460_Y)
);
// @9:1353
  OR4 OR4_110 (
	.Y(OR4_110_Y),
	.A(\Z\R_DATA_TEMPR16[21] ),
	.B(\Z\R_DATA_TEMPR17[21] ),
	.C(\Z\R_DATA_TEMPR18[21] ),
	.D(\Z\R_DATA_TEMPR19[21] )
);
// @9:1351
  OR4 OR4_317 (
	.Y(OR4_317_Y),
	.A(\Z\R_DATA_TEMPR4[20] ),
	.B(\Z\R_DATA_TEMPR5[20] ),
	.C(\Z\R_DATA_TEMPR6[20] ),
	.D(\Z\R_DATA_TEMPR7[20] )
);
// @9:1349
  OR4 OR4_308 (
	.Y(OR4_308_Y),
	.A(\Z\R_DATA_TEMPR4[21] ),
	.B(\Z\R_DATA_TEMPR5[21] ),
	.C(\Z\R_DATA_TEMPR6[21] ),
	.D(\Z\R_DATA_TEMPR7[21] )
);
// @9:1347
  OR4 OR4_488 (
	.Y(OR4_488_Y),
	.A(\Z\R_DATA_TEMPR4[38] ),
	.B(\Z\R_DATA_TEMPR5[38] ),
	.C(\Z\R_DATA_TEMPR6[38] ),
	.D(\Z\R_DATA_TEMPR7[38] )
);
// @9:1344
  OR4 OR4_481 (
	.Y(OR4_481_Y),
	.A(\Z\R_DATA_TEMPR28[11] ),
	.B(\Z\R_DATA_TEMPR29[11] ),
	.C(\Z\R_DATA_TEMPR30[11] ),
	.D(\Z\R_DATA_TEMPR31[11] )
);
// @9:1342
  OR2 OR2_43 (
	.Y(OR2_43_Y),
	.A(\Z\R_DATA_TEMPR20[76] ),
	.B(\Z\R_DATA_TEMPR21[76] )
);
// @9:1339
  OR4 OR4_610 (
	.Y(OR4_610_Y),
	.A(\Z\R_DATA_TEMPR12[14] ),
	.B(\Z\R_DATA_TEMPR13[14] ),
	.C(\Z\R_DATA_TEMPR14[14] ),
	.D(\Z\R_DATA_TEMPR15[14] )
);
// @9:1337
  OR4 OR4_176 (
	.Y(OR4_176_Y),
	.A(OR4_340_Y),
	.B(OR2_74_Y),
	.C(\Z\R_DATA_TEMPR22[36] ),
	.D(\Z\R_DATA_TEMPR23[36] )
);
// @9:1334
  OR4 OR4_138 (
	.Y(OR4_138_Y),
	.A(\Z\R_DATA_TEMPR16[10] ),
	.B(\Z\R_DATA_TEMPR17[10] ),
	.C(\Z\R_DATA_TEMPR18[10] ),
	.D(\Z\R_DATA_TEMPR19[10] )
);
// @9:1332
  OR4 OR4_479 (
	.Y(OR4_479_Y),
	.A(\Z\R_DATA_TEMPR16[8] ),
	.B(\Z\R_DATA_TEMPR17[8] ),
	.C(\Z\R_DATA_TEMPR18[8] ),
	.D(\Z\R_DATA_TEMPR19[8] )
);
// @9:1330
  OR4 OR4_83 (
	.Y(OR4_83_Y),
	.A(OR4_424_Y),
	.B(OR2_61_Y),
	.C(\Z\R_DATA_TEMPR22[68] ),
	.D(\Z\R_DATA_TEMPR23[68] )
);
// @9:1326
  OR4 OR4_106 (
	.Y(OR4_106_Y),
	.A(\Z\R_DATA_TEMPR0[54] ),
	.B(\Z\R_DATA_TEMPR1[54] ),
	.C(\Z\R_DATA_TEMPR2[54] ),
	.D(\Z\R_DATA_TEMPR3[54] )
);
// @9:1324
  OR4 OR4_181 (
	.Y(OR4_181_Y),
	.A(OR4_456_Y),
	.B(OR4_155_Y),
	.C(OR4_196_Y),
	.D(OR4_557_Y)
);
// @9:1321
  OR4 OR4_472 (
	.Y(OR4_472_Y),
	.A(\Z\R_DATA_TEMPR24[25] ),
	.B(\Z\R_DATA_TEMPR25[25] ),
	.C(\Z\R_DATA_TEMPR26[25] ),
	.D(\Z\R_DATA_TEMPR27[25] )
);
// @9:1318
  OR4 OR4_409 (
	.Y(OR4_409_Y),
	.A(\Z\R_DATA_TEMPR12[33] ),
	.B(\Z\R_DATA_TEMPR13[33] ),
	.C(\Z\R_DATA_TEMPR14[33] ),
	.D(\Z\R_DATA_TEMPR15[33] )
);
// @9:1315
  OR4 OR4_253 (
	.Y(OR4_253_Y),
	.A(\Z\R_DATA_TEMPR24[69] ),
	.B(\Z\R_DATA_TEMPR25[69] ),
	.C(\Z\R_DATA_TEMPR26[69] ),
	.D(\Z\R_DATA_TEMPR27[69] )
);
// @9:1313
  OR4 \OR4_R_DATA[59]  (
	.Y(R_DATA_c[59]),
	.A(OR4_497_Y),
	.B(OR4_336_Y),
	.C(OR4_290_Y),
	.D(OR4_163_Y)
);
// @9:1311
  OR4 OR4_373 (
	.Y(OR4_373_Y),
	.A(OR4_293_Y),
	.B(OR2_21_Y),
	.C(\Z\R_DATA_TEMPR22[3] ),
	.D(\Z\R_DATA_TEMPR23[3] )
);
// @9:1309
  OR4 OR4_384 (
	.Y(OR4_384_Y),
	.A(\Z\R_DATA_TEMPR28[1] ),
	.B(\Z\R_DATA_TEMPR29[1] ),
	.C(\Z\R_DATA_TEMPR30[1] ),
	.D(\Z\R_DATA_TEMPR31[1] )
);
// @9:1307
  OR4 OR4_402 (
	.Y(OR4_402_Y),
	.A(OR4_602_Y),
	.B(OR2_0_Y),
	.C(\Z\R_DATA_TEMPR22[74] ),
	.D(\Z\R_DATA_TEMPR23[74] )
);
// @9:1304
  OR4 OR4_420 (
	.Y(OR4_420_Y),
	.A(\Z\R_DATA_TEMPR28[63] ),
	.B(\Z\R_DATA_TEMPR29[63] ),
	.C(\Z\R_DATA_TEMPR30[63] ),
	.D(\Z\R_DATA_TEMPR31[63] )
);
// @9:1302
  OR4 OR4_399 (
	.Y(OR4_399_Y),
	.A(\Z\R_DATA_TEMPR8[9] ),
	.B(\Z\R_DATA_TEMPR9[9] ),
	.C(\Z\R_DATA_TEMPR10[9] ),
	.D(\Z\R_DATA_TEMPR11[9] )
);
// @9:1300
  OR4 OR4_700 (
	.Y(OR4_700_Y),
	.A(OR4_229_Y),
	.B(OR4_342_Y),
	.C(OR4_337_Y),
	.D(OR4_455_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM */

module PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM (
  en64_RP2_0_OUTt,
  PF_TPSRAM_C0_0_R_DATA,
  W_ADDR_c,
  R_ADDR_c,
  W_EN_c,
  R_EN_c,
  CLK
)
;
input [7:0] en64_RP2_0_OUTt ;
output [7:0] PF_TPSRAM_C0_0_R_DATA ;
input [13:0] W_ADDR_c ;
input [13:0] R_ADDR_c ;
input W_EN_c ;
input R_EN_c ;
input CLK ;
wire W_EN_c ;
wire R_EN_c ;
wire CLK ;
wire [19:1] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4_A_DOUT;
wire [19:0] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4_B_DOUT;
wire [19:1] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3_A_DOUT;
wire [19:0] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3_B_DOUT;
wire [19:1] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6_A_DOUT;
wire [19:0] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6_B_DOUT;
wire [19:1] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0_A_DOUT;
wire [19:0] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0_B_DOUT;
wire [19:1] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7_A_DOUT;
wire [19:0] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7_B_DOUT;
wire [19:1] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1_A_DOUT;
wire [19:0] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1_B_DOUT;
wire [19:1] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5_A_DOUT;
wire [19:0] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5_B_DOUT;
wire [19:1] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2_A_DOUT;
wire [19:0] PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2_B_DOUT;
wire VCC ;
wire GND ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4_SB_CORRECT ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][4]  ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3_SB_CORRECT ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][3]  ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6_SB_CORRECT ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][6]  ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0_SB_CORRECT ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][0]  ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7_SB_CORRECT ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][7]  ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1_SB_CORRECT ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][1]  ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5_SB_CORRECT ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][5]  ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2_SB_CORRECT ;
wire PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2_DB_DETECT ;
wire \Z\ACCESS_BUSY[0][2]  ;
// @18:206
  RAM1K20 PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4 (
	.A_ADDR(R_ADDR_c[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4_A_DOUT[19:1], PF_TPSRAM_C0_0_R_DATA[4]}),
	.A_WEN({GND, GND}),
	.A_REN(R_EN_c),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(W_ADDR_c[13:0]),
	.B_BLK_EN({W_EN_c, VCC, VCC}),
	.B_CLK(CLK),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, en64_RP2_0_OUTt[4]}),
	.B_DOUT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4_SB_CORRECT),
	.DB_DETECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][4] )
);
defparam PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C4.RAMINDEX="PF_TPSRAM_C0_0%16384-16384%8-8%SPEED%0%4%TWO-PORT%ECC_EN-0";
// @18:181
  RAM1K20 PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3 (
	.A_ADDR(R_ADDR_c[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3_A_DOUT[19:1], PF_TPSRAM_C0_0_R_DATA[3]}),
	.A_WEN({GND, GND}),
	.A_REN(R_EN_c),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(W_ADDR_c[13:0]),
	.B_BLK_EN({W_EN_c, VCC, VCC}),
	.B_CLK(CLK),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, en64_RP2_0_OUTt[3]}),
	.B_DOUT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3_SB_CORRECT),
	.DB_DETECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][3] )
);
defparam PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C3.RAMINDEX="PF_TPSRAM_C0_0%16384-16384%8-8%SPEED%0%3%TWO-PORT%ECC_EN-0";
// @18:156
  RAM1K20 PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6 (
	.A_ADDR(R_ADDR_c[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6_A_DOUT[19:1], PF_TPSRAM_C0_0_R_DATA[6]}),
	.A_WEN({GND, GND}),
	.A_REN(R_EN_c),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(W_ADDR_c[13:0]),
	.B_BLK_EN({W_EN_c, VCC, VCC}),
	.B_CLK(CLK),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, en64_RP2_0_OUTt[6]}),
	.B_DOUT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6_SB_CORRECT),
	.DB_DETECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][6] )
);
defparam PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C6.RAMINDEX="PF_TPSRAM_C0_0%16384-16384%8-8%SPEED%0%6%TWO-PORT%ECC_EN-0";
// @18:131
  RAM1K20 PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0 (
	.A_ADDR(R_ADDR_c[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0_A_DOUT[19:1], PF_TPSRAM_C0_0_R_DATA[0]}),
	.A_WEN({GND, GND}),
	.A_REN(R_EN_c),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(W_ADDR_c[13:0]),
	.B_BLK_EN({W_EN_c, VCC, VCC}),
	.B_CLK(CLK),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, en64_RP2_0_OUTt[0]}),
	.B_DOUT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][0] )
);
defparam PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0.RAMINDEX="PF_TPSRAM_C0_0%16384-16384%8-8%SPEED%0%0%TWO-PORT%ECC_EN-0";
// @18:106
  RAM1K20 PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7 (
	.A_ADDR(R_ADDR_c[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7_A_DOUT[19:1], PF_TPSRAM_C0_0_R_DATA[7]}),
	.A_WEN({GND, GND}),
	.A_REN(R_EN_c),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(W_ADDR_c[13:0]),
	.B_BLK_EN({W_EN_c, VCC, VCC}),
	.B_CLK(CLK),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, en64_RP2_0_OUTt[7]}),
	.B_DOUT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7_SB_CORRECT),
	.DB_DETECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][7] )
);
defparam PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C7.RAMINDEX="PF_TPSRAM_C0_0%16384-16384%8-8%SPEED%0%7%TWO-PORT%ECC_EN-0";
// @18:81
  RAM1K20 PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1 (
	.A_ADDR(R_ADDR_c[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1_A_DOUT[19:1], PF_TPSRAM_C0_0_R_DATA[1]}),
	.A_WEN({GND, GND}),
	.A_REN(R_EN_c),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(W_ADDR_c[13:0]),
	.B_BLK_EN({W_EN_c, VCC, VCC}),
	.B_CLK(CLK),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, en64_RP2_0_OUTt[1]}),
	.B_DOUT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1_SB_CORRECT),
	.DB_DETECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][1] )
);
defparam PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C1.RAMINDEX="PF_TPSRAM_C0_0%16384-16384%8-8%SPEED%0%1%TWO-PORT%ECC_EN-0";
// @18:56
  RAM1K20 PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5 (
	.A_ADDR(R_ADDR_c[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5_A_DOUT[19:1], PF_TPSRAM_C0_0_R_DATA[5]}),
	.A_WEN({GND, GND}),
	.A_REN(R_EN_c),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(W_ADDR_c[13:0]),
	.B_BLK_EN({W_EN_c, VCC, VCC}),
	.B_CLK(CLK),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, en64_RP2_0_OUTt[5]}),
	.B_DOUT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5_SB_CORRECT),
	.DB_DETECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][5] )
);
defparam PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C5.RAMINDEX="PF_TPSRAM_C0_0%16384-16384%8-8%SPEED%0%5%TWO-PORT%ECC_EN-0";
// @18:32
  RAM1K20 PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2 (
	.A_ADDR(R_ADDR_c[13:0]),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2_A_DOUT[19:1], PF_TPSRAM_C0_0_R_DATA[2]}),
	.A_WEN({GND, GND}),
	.A_REN(R_EN_c),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR(W_ADDR_c[13:0]),
	.B_BLK_EN({W_EN_c, VCC, VCC}),
	.B_CLK(CLK),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, en64_RP2_0_OUTt[2]}),
	.B_DOUT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2_B_DOUT[19:0]),
	.B_WEN({GND, VCC}),
	.B_REN(VCC),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(GND),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2_SB_CORRECT),
	.DB_DETECT(PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(\Z\ACCESS_BUSY[0][2] )
);
defparam PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C2.RAMINDEX="PF_TPSRAM_C0_0%16384-16384%8-8%SPEED%0%2%TWO-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM */

module PF_TPSRAM_C0 (
  R_ADDR_c,
  W_ADDR_c,
  PF_TPSRAM_C0_0_R_DATA,
  en64_RP2_0_OUTt,
  CLK,
  R_EN_c,
  W_EN_c
)
;
input [13:0] R_ADDR_c ;
input [13:0] W_ADDR_c ;
output [7:0] PF_TPSRAM_C0_0_R_DATA ;
input [7:0] en64_RP2_0_OUTt ;
input CLK ;
input R_EN_c ;
input W_EN_c ;
wire CLK ;
wire R_EN_c ;
wire W_EN_c ;
wire GND ;
wire VCC ;
// @7:62
  PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM PF_TPSRAM_C0_0 (
	.en64_RP2_0_OUTt(en64_RP2_0_OUTt[7:0]),
	.PF_TPSRAM_C0_0_R_DATA(PF_TPSRAM_C0_0_R_DATA[7:0]),
	.W_ADDR_c(W_ADDR_c[13:0]),
	.R_ADDR_c(R_ADDR_c[13:0]),
	.W_EN_c(W_EN_c),
	.R_EN_c(R_EN_c),
	.CLK(CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_TPSRAM_C0 */

module test6_for_compare (
  error_data_c,
  data_64_out_net_0,
  error_address_c,
  R_ADDR_c,
  ERRr_c
)
;
output [63:0] error_data_c ;
input [63:0] data_64_out_net_0 ;
output [13:0] error_address_c ;
input [13:0] R_ADDR_c ;
input ERRr_c ;
wire ERRr_c ;
wire GND ;
wire VCC ;
// @17:24
  CFG2 \error_address[0]  (
	.A(ERRr_c),
	.B(R_ADDR_c[0]),
	.Y(error_address_c[0])
);
defparam \error_address[0] .INIT=4'h8;
// @17:24
  CFG2 \error_address[1]  (
	.A(ERRr_c),
	.B(R_ADDR_c[1]),
	.Y(error_address_c[1])
);
defparam \error_address[1] .INIT=4'h8;
// @17:24
  CFG2 \error_address[2]  (
	.A(ERRr_c),
	.B(R_ADDR_c[2]),
	.Y(error_address_c[2])
);
defparam \error_address[2] .INIT=4'h8;
// @17:24
  CFG2 \error_address[3]  (
	.A(ERRr_c),
	.B(R_ADDR_c[3]),
	.Y(error_address_c[3])
);
defparam \error_address[3] .INIT=4'h8;
// @17:24
  CFG2 \error_address[4]  (
	.A(ERRr_c),
	.B(R_ADDR_c[4]),
	.Y(error_address_c[4])
);
defparam \error_address[4] .INIT=4'h8;
// @17:24
  CFG2 \error_address[5]  (
	.A(ERRr_c),
	.B(R_ADDR_c[5]),
	.Y(error_address_c[5])
);
defparam \error_address[5] .INIT=4'h8;
// @17:24
  CFG2 \error_address[6]  (
	.A(ERRr_c),
	.B(R_ADDR_c[6]),
	.Y(error_address_c[6])
);
defparam \error_address[6] .INIT=4'h8;
// @17:24
  CFG2 \error_address[7]  (
	.A(ERRr_c),
	.B(R_ADDR_c[7]),
	.Y(error_address_c[7])
);
defparam \error_address[7] .INIT=4'h8;
// @17:24
  CFG2 \error_address[8]  (
	.A(ERRr_c),
	.B(R_ADDR_c[8]),
	.Y(error_address_c[8])
);
defparam \error_address[8] .INIT=4'h8;
// @17:24
  CFG2 \error_address[9]  (
	.A(ERRr_c),
	.B(R_ADDR_c[9]),
	.Y(error_address_c[9])
);
defparam \error_address[9] .INIT=4'h8;
// @17:24
  CFG2 \error_address[10]  (
	.A(ERRr_c),
	.B(R_ADDR_c[10]),
	.Y(error_address_c[10])
);
defparam \error_address[10] .INIT=4'h8;
// @17:24
  CFG2 \error_address[11]  (
	.A(ERRr_c),
	.B(R_ADDR_c[11]),
	.Y(error_address_c[11])
);
defparam \error_address[11] .INIT=4'h8;
// @17:24
  CFG2 \error_address[12]  (
	.A(ERRr_c),
	.B(R_ADDR_c[12]),
	.Y(error_address_c[12])
);
defparam \error_address[12] .INIT=4'h8;
// @17:24
  CFG2 \error_address[13]  (
	.A(ERRr_c),
	.B(R_ADDR_c[13]),
	.Y(error_address_c[13])
);
defparam \error_address[13] .INIT=4'h8;
// @17:24
  CFG2 \error_data[2]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[2]),
	.Y(error_data_c[2])
);
defparam \error_data[2] .INIT=4'h8;
// @17:24
  CFG2 \error_data[5]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[5]),
	.Y(error_data_c[5])
);
defparam \error_data[5] .INIT=4'h8;
// @17:24
  CFG2 \error_data[6]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[6]),
	.Y(error_data_c[6])
);
defparam \error_data[6] .INIT=4'h8;
// @17:24
  CFG2 \error_data[7]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[7]),
	.Y(error_data_c[7])
);
defparam \error_data[7] .INIT=4'h8;
// @17:24
  CFG2 \error_data[10]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[10]),
	.Y(error_data_c[10])
);
defparam \error_data[10] .INIT=4'h8;
// @17:24
  CFG2 \error_data[13]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[13]),
	.Y(error_data_c[13])
);
defparam \error_data[13] .INIT=4'h8;
// @17:24
  CFG2 \error_data[14]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[14]),
	.Y(error_data_c[14])
);
defparam \error_data[14] .INIT=4'h8;
// @17:24
  CFG2 \error_data[15]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[15]),
	.Y(error_data_c[15])
);
defparam \error_data[15] .INIT=4'h8;
// @17:24
  CFG2 \error_data[17]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[17]),
	.Y(error_data_c[17])
);
defparam \error_data[17] .INIT=4'h8;
// @17:24
  CFG2 \error_data[20]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[20]),
	.Y(error_data_c[20])
);
defparam \error_data[20] .INIT=4'h8;
// @17:24
  CFG2 \error_data[21]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[21]),
	.Y(error_data_c[21])
);
defparam \error_data[21] .INIT=4'h8;
// @17:24
  CFG2 \error_data[23]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[23]),
	.Y(error_data_c[23])
);
defparam \error_data[23] .INIT=4'h8;
// @17:24
  CFG2 \error_data[24]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[24]),
	.Y(error_data_c[24])
);
defparam \error_data[24] .INIT=4'h8;
// @17:24
  CFG2 \error_data[25]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[25]),
	.Y(error_data_c[25])
);
defparam \error_data[25] .INIT=4'h8;
// @17:24
  CFG2 \error_data[26]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[26]),
	.Y(error_data_c[26])
);
defparam \error_data[26] .INIT=4'h8;
// @17:24
  CFG2 \error_data[28]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[28]),
	.Y(error_data_c[28])
);
defparam \error_data[28] .INIT=4'h8;
// @17:24
  CFG2 \error_data[30]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[30]),
	.Y(error_data_c[30])
);
defparam \error_data[30] .INIT=4'h8;
// @17:24
  CFG2 \error_data[31]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[31]),
	.Y(error_data_c[31])
);
defparam \error_data[31] .INIT=4'h8;
// @17:24
  CFG2 \error_data[32]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[32]),
	.Y(error_data_c[32])
);
defparam \error_data[32] .INIT=4'h8;
// @17:24
  CFG2 \error_data[33]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[33]),
	.Y(error_data_c[33])
);
defparam \error_data[33] .INIT=4'h8;
// @17:24
  CFG2 \error_data[34]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[34]),
	.Y(error_data_c[34])
);
defparam \error_data[34] .INIT=4'h8;
// @17:24
  CFG2 \error_data[36]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[36]),
	.Y(error_data_c[36])
);
defparam \error_data[36] .INIT=4'h8;
// @17:24
  CFG2 \error_data[37]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[37]),
	.Y(error_data_c[37])
);
defparam \error_data[37] .INIT=4'h8;
// @17:24
  CFG2 \error_data[38]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[38]),
	.Y(error_data_c[38])
);
defparam \error_data[38] .INIT=4'h8;
// @17:24
  CFG2 \error_data[39]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[39]),
	.Y(error_data_c[39])
);
defparam \error_data[39] .INIT=4'h8;
// @17:24
  CFG2 \error_data[41]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[41]),
	.Y(error_data_c[41])
);
defparam \error_data[41] .INIT=4'h8;
// @17:24
  CFG2 \error_data[42]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[42]),
	.Y(error_data_c[42])
);
defparam \error_data[42] .INIT=4'h8;
// @17:24
  CFG2 \error_data[45]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[45]),
	.Y(error_data_c[45])
);
defparam \error_data[45] .INIT=4'h8;
// @17:24
  CFG2 \error_data[46]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[46]),
	.Y(error_data_c[46])
);
defparam \error_data[46] .INIT=4'h8;
// @17:24
  CFG2 \error_data[47]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[47]),
	.Y(error_data_c[47])
);
defparam \error_data[47] .INIT=4'h8;
// @17:24
  CFG2 \error_data[49]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[49]),
	.Y(error_data_c[49])
);
defparam \error_data[49] .INIT=4'h8;
// @17:24
  CFG2 \error_data[52]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[52]),
	.Y(error_data_c[52])
);
defparam \error_data[52] .INIT=4'h8;
// @17:24
  CFG2 \error_data[55]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[55]),
	.Y(error_data_c[55])
);
defparam \error_data[55] .INIT=4'h8;
// @17:24
  CFG2 \error_data[56]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[56]),
	.Y(error_data_c[56])
);
defparam \error_data[56] .INIT=4'h8;
// @17:24
  CFG2 \error_data[57]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[57]),
	.Y(error_data_c[57])
);
defparam \error_data[57] .INIT=4'h8;
// @17:24
  CFG2 \error_data[60]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[60]),
	.Y(error_data_c[60])
);
defparam \error_data[60] .INIT=4'h8;
// @17:24
  CFG2 \error_data[62]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[62]),
	.Y(error_data_c[62])
);
defparam \error_data[62] .INIT=4'h8;
// @17:24
  CFG2 \error_data[63]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[63]),
	.Y(error_data_c[63])
);
defparam \error_data[63] .INIT=4'h8;
// @17:24
  CFG2 \error_data[0]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[0]),
	.Y(error_data_c[0])
);
defparam \error_data[0] .INIT=4'h8;
// @17:24
  CFG2 \error_data[1]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[1]),
	.Y(error_data_c[1])
);
defparam \error_data[1] .INIT=4'h8;
// @17:24
  CFG2 \error_data[3]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[3]),
	.Y(error_data_c[3])
);
defparam \error_data[3] .INIT=4'h8;
// @17:24
  CFG2 \error_data[4]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[4]),
	.Y(error_data_c[4])
);
defparam \error_data[4] .INIT=4'h8;
// @17:24
  CFG2 \error_data[8]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[8]),
	.Y(error_data_c[8])
);
defparam \error_data[8] .INIT=4'h8;
// @17:24
  CFG2 \error_data[9]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[9]),
	.Y(error_data_c[9])
);
defparam \error_data[9] .INIT=4'h8;
// @17:24
  CFG2 \error_data[11]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[11]),
	.Y(error_data_c[11])
);
defparam \error_data[11] .INIT=4'h8;
// @17:24
  CFG2 \error_data[12]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[12]),
	.Y(error_data_c[12])
);
defparam \error_data[12] .INIT=4'h8;
// @17:24
  CFG2 \error_data[18]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[18]),
	.Y(error_data_c[18])
);
defparam \error_data[18] .INIT=4'h8;
// @17:24
  CFG2 \error_data[22]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[22]),
	.Y(error_data_c[22])
);
defparam \error_data[22] .INIT=4'h8;
// @17:24
  CFG2 \error_data[35]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[35]),
	.Y(error_data_c[35])
);
defparam \error_data[35] .INIT=4'h8;
// @17:24
  CFG2 \error_data[43]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[43]),
	.Y(error_data_c[43])
);
defparam \error_data[43] .INIT=4'h8;
// @17:24
  CFG2 \error_data[53]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[53]),
	.Y(error_data_c[53])
);
defparam \error_data[53] .INIT=4'h8;
// @17:24
  CFG2 \error_data[59]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[59]),
	.Y(error_data_c[59])
);
defparam \error_data[59] .INIT=4'h8;
// @17:24
  CFG2 \error_data[61]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[61]),
	.Y(error_data_c[61])
);
defparam \error_data[61] .INIT=4'h8;
// @17:24
  CFG2 \error_data[51]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[51]),
	.Y(error_data_c[51])
);
defparam \error_data[51] .INIT=4'h8;
// @17:24
  CFG2 \error_data[48]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[48]),
	.Y(error_data_c[48])
);
defparam \error_data[48] .INIT=4'h8;
// @17:24
  CFG2 \error_data[44]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[44]),
	.Y(error_data_c[44])
);
defparam \error_data[44] .INIT=4'h8;
// @17:24
  CFG2 \error_data[40]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[40]),
	.Y(error_data_c[40])
);
defparam \error_data[40] .INIT=4'h8;
// @17:24
  CFG2 \error_data[58]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[58]),
	.Y(error_data_c[58])
);
defparam \error_data[58] .INIT=4'h8;
// @17:24
  CFG2 \error_data[54]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[54]),
	.Y(error_data_c[54])
);
defparam \error_data[54] .INIT=4'h8;
// @17:24
  CFG2 \error_data[50]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[50]),
	.Y(error_data_c[50])
);
defparam \error_data[50] .INIT=4'h8;
// @17:24
  CFG2 \error_data[29]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[29]),
	.Y(error_data_c[29])
);
defparam \error_data[29] .INIT=4'h8;
// @17:24
  CFG2 \error_data[27]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[27]),
	.Y(error_data_c[27])
);
defparam \error_data[27] .INIT=4'h8;
// @17:24
  CFG2 \error_data[19]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[19]),
	.Y(error_data_c[19])
);
defparam \error_data[19] .INIT=4'h8;
// @17:24
  CFG2 \error_data[16]  (
	.A(ERRr_c),
	.B(data_64_out_net_0[16]),
	.Y(error_data_c[16])
);
defparam \error_data[16] .INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* test6_for_compare */

module test2 (
  CLK,
  R_ADDR,
  R_EN,
  WBYTE_EN,
  W_ADDR,
  W_DATA,
  W_EN,
  selectt,
  ERRr,
  R_DATA,
  data_64_out,
  error_address,
  error_data,
  error_flag
)
;
input CLK ;
input [13:0] R_ADDR ;
input R_EN ;
input [7:0] WBYTE_EN ;
input [13:0] W_ADDR ;
input [79:0] W_DATA ;
input W_EN ;
input [63:0] selectt ;
output ERRr ;
output [79:0] R_DATA ;
output [63:0] data_64_out ;
output [13:0] error_address ;
output [63:0] error_data ;
output error_flag ;
wire CLK ;
wire R_EN ;
wire W_EN ;
wire ERRr ;
wire error_flag ;
wire [63:0] data_64_out_net_0;
wire [7:0] PF_TPSRAM_C0_0_R_DATA;
wire [7:0] en64_RP2_0_OUTt;
wire [13:0] R_ADDR_c;
wire [7:0] WBYTE_EN_c;
wire [13:0] W_ADDR_c;
wire [79:0] W_DATA_c;
wire [63:0] selectt_c;
wire [79:0] R_DATA_c;
wire [13:0] error_address_c;
wire [63:0] error_data_c;
wire NN_1 ;
wire GND ;
wire VCC ;
wire CLK_ibuf_Z ;
wire R_EN_c ;
wire W_EN_c ;
wire ERRr_c ;
wire N_24 ;
wire N_25 ;
wire N_26 ;
wire N_27 ;
wire N_28 ;
wire N_29 ;
wire N_30 ;
wire N_31 ;
wire N_32 ;
wire N_33 ;
wire N_34 ;
wire N_35 ;
wire N_36 ;
wire N_37 ;
wire N_38 ;
wire N_39 ;
wire N_40 ;
wire N_41 ;
wire N_42 ;
wire N_43 ;
wire N_44 ;
wire N_45 ;
wire N_46 ;
wire N_47 ;
wire N_48 ;
wire N_49 ;
wire N_50 ;
wire N_51 ;
// @8:31
  INBUF CLK_ibuf (
	.Y(CLK_ibuf_Z),
	.PAD(CLK)
);
// @8:32
  INBUF \R_ADDR_ibuf[0]  (
	.Y(R_ADDR_c[0]),
	.PAD(R_ADDR[0])
);
// @8:32
  INBUF \R_ADDR_ibuf[1]  (
	.Y(R_ADDR_c[1]),
	.PAD(R_ADDR[1])
);
// @8:32
  INBUF \R_ADDR_ibuf[2]  (
	.Y(R_ADDR_c[2]),
	.PAD(R_ADDR[2])
);
// @8:32
  INBUF \R_ADDR_ibuf[3]  (
	.Y(R_ADDR_c[3]),
	.PAD(R_ADDR[3])
);
// @8:32
  INBUF \R_ADDR_ibuf[4]  (
	.Y(R_ADDR_c[4]),
	.PAD(R_ADDR[4])
);
// @8:32
  INBUF \R_ADDR_ibuf[5]  (
	.Y(R_ADDR_c[5]),
	.PAD(R_ADDR[5])
);
// @8:32
  INBUF \R_ADDR_ibuf[6]  (
	.Y(R_ADDR_c[6]),
	.PAD(R_ADDR[6])
);
// @8:32
  INBUF \R_ADDR_ibuf[7]  (
	.Y(R_ADDR_c[7]),
	.PAD(R_ADDR[7])
);
// @8:32
  INBUF \R_ADDR_ibuf[8]  (
	.Y(R_ADDR_c[8]),
	.PAD(R_ADDR[8])
);
// @8:32
  INBUF \R_ADDR_ibuf[9]  (
	.Y(R_ADDR_c[9]),
	.PAD(R_ADDR[9])
);
// @8:32
  INBUF \R_ADDR_ibuf[10]  (
	.Y(R_ADDR_c[10]),
	.PAD(R_ADDR[10])
);
// @8:32
  INBUF \R_ADDR_ibuf[11]  (
	.Y(R_ADDR_c[11]),
	.PAD(R_ADDR[11])
);
// @8:32
  INBUF \R_ADDR_ibuf[12]  (
	.Y(R_ADDR_c[12]),
	.PAD(R_ADDR[12])
);
// @8:32
  INBUF \R_ADDR_ibuf[13]  (
	.Y(R_ADDR_c[13]),
	.PAD(R_ADDR[13])
);
// @8:33
  INBUF R_EN_ibuf (
	.Y(R_EN_c),
	.PAD(R_EN)
);
// @8:34
  INBUF \WBYTE_EN_ibuf[0]  (
	.Y(WBYTE_EN_c[0]),
	.PAD(WBYTE_EN[0])
);
// @8:34
  INBUF \WBYTE_EN_ibuf[1]  (
	.Y(WBYTE_EN_c[1]),
	.PAD(WBYTE_EN[1])
);
// @8:34
  INBUF \WBYTE_EN_ibuf[2]  (
	.Y(WBYTE_EN_c[2]),
	.PAD(WBYTE_EN[2])
);
// @8:34
  INBUF \WBYTE_EN_ibuf[3]  (
	.Y(WBYTE_EN_c[3]),
	.PAD(WBYTE_EN[3])
);
// @8:34
  INBUF \WBYTE_EN_ibuf[4]  (
	.Y(WBYTE_EN_c[4]),
	.PAD(WBYTE_EN[4])
);
// @8:34
  INBUF \WBYTE_EN_ibuf[5]  (
	.Y(WBYTE_EN_c[5]),
	.PAD(WBYTE_EN[5])
);
// @8:34
  INBUF \WBYTE_EN_ibuf[6]  (
	.Y(WBYTE_EN_c[6]),
	.PAD(WBYTE_EN[6])
);
// @8:34
  INBUF \WBYTE_EN_ibuf[7]  (
	.Y(WBYTE_EN_c[7]),
	.PAD(WBYTE_EN[7])
);
// @8:35
  INBUF \W_ADDR_ibuf[0]  (
	.Y(W_ADDR_c[0]),
	.PAD(W_ADDR[0])
);
// @8:35
  INBUF \W_ADDR_ibuf[1]  (
	.Y(W_ADDR_c[1]),
	.PAD(W_ADDR[1])
);
// @8:35
  INBUF \W_ADDR_ibuf[2]  (
	.Y(W_ADDR_c[2]),
	.PAD(W_ADDR[2])
);
// @8:35
  INBUF \W_ADDR_ibuf[3]  (
	.Y(W_ADDR_c[3]),
	.PAD(W_ADDR[3])
);
// @8:35
  INBUF \W_ADDR_ibuf[4]  (
	.Y(W_ADDR_c[4]),
	.PAD(W_ADDR[4])
);
// @8:35
  INBUF \W_ADDR_ibuf[5]  (
	.Y(W_ADDR_c[5]),
	.PAD(W_ADDR[5])
);
// @8:35
  INBUF \W_ADDR_ibuf[6]  (
	.Y(W_ADDR_c[6]),
	.PAD(W_ADDR[6])
);
// @8:35
  INBUF \W_ADDR_ibuf[7]  (
	.Y(W_ADDR_c[7]),
	.PAD(W_ADDR[7])
);
// @8:35
  INBUF \W_ADDR_ibuf[8]  (
	.Y(W_ADDR_c[8]),
	.PAD(W_ADDR[8])
);
// @8:35
  INBUF \W_ADDR_ibuf[9]  (
	.Y(W_ADDR_c[9]),
	.PAD(W_ADDR[9])
);
// @8:35
  INBUF \W_ADDR_ibuf[10]  (
	.Y(W_ADDR_c[10]),
	.PAD(W_ADDR[10])
);
// @8:35
  INBUF \W_ADDR_ibuf[11]  (
	.Y(W_ADDR_c[11]),
	.PAD(W_ADDR[11])
);
// @8:35
  INBUF \W_ADDR_ibuf[12]  (
	.Y(W_ADDR_c[12]),
	.PAD(W_ADDR[12])
);
// @8:35
  INBUF \W_ADDR_ibuf[13]  (
	.Y(W_ADDR_c[13]),
	.PAD(W_ADDR[13])
);
// @8:36
  INBUF \W_DATA_ibuf[0]  (
	.Y(W_DATA_c[0]),
	.PAD(W_DATA[0])
);
// @8:36
  INBUF \W_DATA_ibuf[1]  (
	.Y(W_DATA_c[1]),
	.PAD(W_DATA[1])
);
// @8:36
  INBUF \W_DATA_ibuf[2]  (
	.Y(W_DATA_c[2]),
	.PAD(W_DATA[2])
);
// @8:36
  INBUF \W_DATA_ibuf[3]  (
	.Y(W_DATA_c[3]),
	.PAD(W_DATA[3])
);
// @8:36
  INBUF \W_DATA_ibuf[4]  (
	.Y(W_DATA_c[4]),
	.PAD(W_DATA[4])
);
// @8:36
  INBUF \W_DATA_ibuf[5]  (
	.Y(W_DATA_c[5]),
	.PAD(W_DATA[5])
);
// @8:36
  INBUF \W_DATA_ibuf[6]  (
	.Y(W_DATA_c[6]),
	.PAD(W_DATA[6])
);
// @8:36
  INBUF \W_DATA_ibuf[7]  (
	.Y(W_DATA_c[7]),
	.PAD(W_DATA[7])
);
// @8:36
  INBUF \W_DATA_ibuf[8]  (
	.Y(W_DATA_c[8]),
	.PAD(W_DATA[8])
);
// @8:36
  INBUF \W_DATA_ibuf[9]  (
	.Y(W_DATA_c[9]),
	.PAD(W_DATA[9])
);
// @8:36
  INBUF \W_DATA_ibuf[10]  (
	.Y(W_DATA_c[10]),
	.PAD(W_DATA[10])
);
// @8:36
  INBUF \W_DATA_ibuf[11]  (
	.Y(W_DATA_c[11]),
	.PAD(W_DATA[11])
);
// @8:36
  INBUF \W_DATA_ibuf[12]  (
	.Y(W_DATA_c[12]),
	.PAD(W_DATA[12])
);
// @8:36
  INBUF \W_DATA_ibuf[13]  (
	.Y(W_DATA_c[13]),
	.PAD(W_DATA[13])
);
// @8:36
  INBUF \W_DATA_ibuf[14]  (
	.Y(W_DATA_c[14]),
	.PAD(W_DATA[14])
);
// @8:36
  INBUF \W_DATA_ibuf[15]  (
	.Y(W_DATA_c[15]),
	.PAD(W_DATA[15])
);
// @8:36
  INBUF \W_DATA_ibuf[16]  (
	.Y(W_DATA_c[16]),
	.PAD(W_DATA[16])
);
// @8:36
  INBUF \W_DATA_ibuf[17]  (
	.Y(W_DATA_c[17]),
	.PAD(W_DATA[17])
);
// @8:36
  INBUF \W_DATA_ibuf[18]  (
	.Y(W_DATA_c[18]),
	.PAD(W_DATA[18])
);
// @8:36
  INBUF \W_DATA_ibuf[19]  (
	.Y(W_DATA_c[19]),
	.PAD(W_DATA[19])
);
// @8:36
  INBUF \W_DATA_ibuf[20]  (
	.Y(W_DATA_c[20]),
	.PAD(W_DATA[20])
);
// @8:36
  INBUF \W_DATA_ibuf[21]  (
	.Y(W_DATA_c[21]),
	.PAD(W_DATA[21])
);
// @8:36
  INBUF \W_DATA_ibuf[22]  (
	.Y(W_DATA_c[22]),
	.PAD(W_DATA[22])
);
// @8:36
  INBUF \W_DATA_ibuf[23]  (
	.Y(W_DATA_c[23]),
	.PAD(W_DATA[23])
);
// @8:36
  INBUF \W_DATA_ibuf[24]  (
	.Y(W_DATA_c[24]),
	.PAD(W_DATA[24])
);
// @8:36
  INBUF \W_DATA_ibuf[25]  (
	.Y(W_DATA_c[25]),
	.PAD(W_DATA[25])
);
// @8:36
  INBUF \W_DATA_ibuf[26]  (
	.Y(W_DATA_c[26]),
	.PAD(W_DATA[26])
);
// @8:36
  INBUF \W_DATA_ibuf[27]  (
	.Y(W_DATA_c[27]),
	.PAD(W_DATA[27])
);
// @8:36
  INBUF \W_DATA_ibuf[28]  (
	.Y(W_DATA_c[28]),
	.PAD(W_DATA[28])
);
// @8:36
  INBUF \W_DATA_ibuf[29]  (
	.Y(W_DATA_c[29]),
	.PAD(W_DATA[29])
);
// @8:36
  INBUF \W_DATA_ibuf[30]  (
	.Y(W_DATA_c[30]),
	.PAD(W_DATA[30])
);
// @8:36
  INBUF \W_DATA_ibuf[31]  (
	.Y(W_DATA_c[31]),
	.PAD(W_DATA[31])
);
// @8:36
  INBUF \W_DATA_ibuf[32]  (
	.Y(W_DATA_c[32]),
	.PAD(W_DATA[32])
);
// @8:36
  INBUF \W_DATA_ibuf[33]  (
	.Y(W_DATA_c[33]),
	.PAD(W_DATA[33])
);
// @8:36
  INBUF \W_DATA_ibuf[34]  (
	.Y(W_DATA_c[34]),
	.PAD(W_DATA[34])
);
// @8:36
  INBUF \W_DATA_ibuf[35]  (
	.Y(W_DATA_c[35]),
	.PAD(W_DATA[35])
);
// @8:36
  INBUF \W_DATA_ibuf[36]  (
	.Y(W_DATA_c[36]),
	.PAD(W_DATA[36])
);
// @8:36
  INBUF \W_DATA_ibuf[37]  (
	.Y(W_DATA_c[37]),
	.PAD(W_DATA[37])
);
// @8:36
  INBUF \W_DATA_ibuf[38]  (
	.Y(W_DATA_c[38]),
	.PAD(W_DATA[38])
);
// @8:36
  INBUF \W_DATA_ibuf[39]  (
	.Y(W_DATA_c[39]),
	.PAD(W_DATA[39])
);
// @8:36
  INBUF \W_DATA_ibuf[40]  (
	.Y(W_DATA_c[40]),
	.PAD(W_DATA[40])
);
// @8:36
  INBUF \W_DATA_ibuf[41]  (
	.Y(W_DATA_c[41]),
	.PAD(W_DATA[41])
);
// @8:36
  INBUF \W_DATA_ibuf[42]  (
	.Y(W_DATA_c[42]),
	.PAD(W_DATA[42])
);
// @8:36
  INBUF \W_DATA_ibuf[43]  (
	.Y(W_DATA_c[43]),
	.PAD(W_DATA[43])
);
// @8:36
  INBUF \W_DATA_ibuf[44]  (
	.Y(W_DATA_c[44]),
	.PAD(W_DATA[44])
);
// @8:36
  INBUF \W_DATA_ibuf[45]  (
	.Y(W_DATA_c[45]),
	.PAD(W_DATA[45])
);
// @8:36
  INBUF \W_DATA_ibuf[46]  (
	.Y(W_DATA_c[46]),
	.PAD(W_DATA[46])
);
// @8:36
  INBUF \W_DATA_ibuf[47]  (
	.Y(W_DATA_c[47]),
	.PAD(W_DATA[47])
);
// @8:36
  INBUF \W_DATA_ibuf[48]  (
	.Y(W_DATA_c[48]),
	.PAD(W_DATA[48])
);
// @8:36
  INBUF \W_DATA_ibuf[49]  (
	.Y(W_DATA_c[49]),
	.PAD(W_DATA[49])
);
// @8:36
  INBUF \W_DATA_ibuf[50]  (
	.Y(W_DATA_c[50]),
	.PAD(W_DATA[50])
);
// @8:36
  INBUF \W_DATA_ibuf[51]  (
	.Y(W_DATA_c[51]),
	.PAD(W_DATA[51])
);
// @8:36
  INBUF \W_DATA_ibuf[52]  (
	.Y(W_DATA_c[52]),
	.PAD(W_DATA[52])
);
// @8:36
  INBUF \W_DATA_ibuf[53]  (
	.Y(W_DATA_c[53]),
	.PAD(W_DATA[53])
);
// @8:36
  INBUF \W_DATA_ibuf[54]  (
	.Y(W_DATA_c[54]),
	.PAD(W_DATA[54])
);
// @8:36
  INBUF \W_DATA_ibuf[55]  (
	.Y(W_DATA_c[55]),
	.PAD(W_DATA[55])
);
// @8:36
  INBUF \W_DATA_ibuf[56]  (
	.Y(W_DATA_c[56]),
	.PAD(W_DATA[56])
);
// @8:36
  INBUF \W_DATA_ibuf[57]  (
	.Y(W_DATA_c[57]),
	.PAD(W_DATA[57])
);
// @8:36
  INBUF \W_DATA_ibuf[58]  (
	.Y(W_DATA_c[58]),
	.PAD(W_DATA[58])
);
// @8:36
  INBUF \W_DATA_ibuf[59]  (
	.Y(W_DATA_c[59]),
	.PAD(W_DATA[59])
);
// @8:36
  INBUF \W_DATA_ibuf[60]  (
	.Y(W_DATA_c[60]),
	.PAD(W_DATA[60])
);
// @8:36
  INBUF \W_DATA_ibuf[61]  (
	.Y(W_DATA_c[61]),
	.PAD(W_DATA[61])
);
// @8:36
  INBUF \W_DATA_ibuf[62]  (
	.Y(W_DATA_c[62]),
	.PAD(W_DATA[62])
);
// @8:36
  INBUF \W_DATA_ibuf[63]  (
	.Y(W_DATA_c[63]),
	.PAD(W_DATA[63])
);
// @8:36
  INBUF \W_DATA_ibuf[64]  (
	.Y(W_DATA_c[64]),
	.PAD(W_DATA[64])
);
// @8:36
  INBUF \W_DATA_ibuf[65]  (
	.Y(W_DATA_c[65]),
	.PAD(W_DATA[65])
);
// @8:36
  INBUF \W_DATA_ibuf[66]  (
	.Y(W_DATA_c[66]),
	.PAD(W_DATA[66])
);
// @8:36
  INBUF \W_DATA_ibuf[67]  (
	.Y(W_DATA_c[67]),
	.PAD(W_DATA[67])
);
// @8:36
  INBUF \W_DATA_ibuf[68]  (
	.Y(W_DATA_c[68]),
	.PAD(W_DATA[68])
);
// @8:36
  INBUF \W_DATA_ibuf[69]  (
	.Y(W_DATA_c[69]),
	.PAD(W_DATA[69])
);
// @8:36
  INBUF \W_DATA_ibuf[70]  (
	.Y(W_DATA_c[70]),
	.PAD(W_DATA[70])
);
// @8:36
  INBUF \W_DATA_ibuf[71]  (
	.Y(W_DATA_c[71]),
	.PAD(W_DATA[71])
);
// @8:36
  INBUF \W_DATA_ibuf[72]  (
	.Y(W_DATA_c[72]),
	.PAD(W_DATA[72])
);
// @8:36
  INBUF \W_DATA_ibuf[73]  (
	.Y(W_DATA_c[73]),
	.PAD(W_DATA[73])
);
// @8:36
  INBUF \W_DATA_ibuf[74]  (
	.Y(W_DATA_c[74]),
	.PAD(W_DATA[74])
);
// @8:36
  INBUF \W_DATA_ibuf[75]  (
	.Y(W_DATA_c[75]),
	.PAD(W_DATA[75])
);
// @8:36
  INBUF \W_DATA_ibuf[76]  (
	.Y(W_DATA_c[76]),
	.PAD(W_DATA[76])
);
// @8:36
  INBUF \W_DATA_ibuf[77]  (
	.Y(W_DATA_c[77]),
	.PAD(W_DATA[77])
);
// @8:36
  INBUF \W_DATA_ibuf[78]  (
	.Y(W_DATA_c[78]),
	.PAD(W_DATA[78])
);
// @8:36
  INBUF \W_DATA_ibuf[79]  (
	.Y(W_DATA_c[79]),
	.PAD(W_DATA[79])
);
// @8:37
  INBUF W_EN_ibuf (
	.Y(W_EN_c),
	.PAD(W_EN)
);
// @8:38
  INBUF \selectt_ibuf[0]  (
	.Y(selectt_c[0]),
	.PAD(selectt[0])
);
// @8:38
  INBUF \selectt_ibuf[1]  (
	.Y(selectt_c[1]),
	.PAD(selectt[1])
);
// @8:38
  INBUF \selectt_ibuf[2]  (
	.Y(selectt_c[2]),
	.PAD(selectt[2])
);
// @8:38
  INBUF \selectt_ibuf[3]  (
	.Y(selectt_c[3]),
	.PAD(selectt[3])
);
// @8:38
  INBUF \selectt_ibuf[4]  (
	.Y(selectt_c[4]),
	.PAD(selectt[4])
);
// @8:38
  INBUF \selectt_ibuf[5]  (
	.Y(selectt_c[5]),
	.PAD(selectt[5])
);
// @8:38
  INBUF \selectt_ibuf[6]  (
	.Y(selectt_c[6]),
	.PAD(selectt[6])
);
// @8:38
  INBUF \selectt_ibuf[7]  (
	.Y(selectt_c[7]),
	.PAD(selectt[7])
);
// @8:38
  INBUF \selectt_ibuf[8]  (
	.Y(selectt_c[8]),
	.PAD(selectt[8])
);
// @8:38
  INBUF \selectt_ibuf[9]  (
	.Y(selectt_c[9]),
	.PAD(selectt[9])
);
// @8:38
  INBUF \selectt_ibuf[10]  (
	.Y(selectt_c[10]),
	.PAD(selectt[10])
);
// @8:38
  INBUF \selectt_ibuf[11]  (
	.Y(selectt_c[11]),
	.PAD(selectt[11])
);
// @8:38
  INBUF \selectt_ibuf[12]  (
	.Y(selectt_c[12]),
	.PAD(selectt[12])
);
// @8:38
  INBUF \selectt_ibuf[13]  (
	.Y(selectt_c[13]),
	.PAD(selectt[13])
);
// @8:38
  INBUF \selectt_ibuf[14]  (
	.Y(selectt_c[14]),
	.PAD(selectt[14])
);
// @8:38
  INBUF \selectt_ibuf[15]  (
	.Y(selectt_c[15]),
	.PAD(selectt[15])
);
// @8:38
  INBUF \selectt_ibuf[16]  (
	.Y(selectt_c[16]),
	.PAD(selectt[16])
);
// @8:38
  INBUF \selectt_ibuf[17]  (
	.Y(selectt_c[17]),
	.PAD(selectt[17])
);
// @8:38
  INBUF \selectt_ibuf[18]  (
	.Y(selectt_c[18]),
	.PAD(selectt[18])
);
// @8:38
  INBUF \selectt_ibuf[19]  (
	.Y(selectt_c[19]),
	.PAD(selectt[19])
);
// @8:38
  INBUF \selectt_ibuf[20]  (
	.Y(selectt_c[20]),
	.PAD(selectt[20])
);
// @8:38
  INBUF \selectt_ibuf[21]  (
	.Y(selectt_c[21]),
	.PAD(selectt[21])
);
// @8:38
  INBUF \selectt_ibuf[22]  (
	.Y(selectt_c[22]),
	.PAD(selectt[22])
);
// @8:38
  INBUF \selectt_ibuf[23]  (
	.Y(selectt_c[23]),
	.PAD(selectt[23])
);
// @8:38
  INBUF \selectt_ibuf[24]  (
	.Y(selectt_c[24]),
	.PAD(selectt[24])
);
// @8:38
  INBUF \selectt_ibuf[25]  (
	.Y(selectt_c[25]),
	.PAD(selectt[25])
);
// @8:38
  INBUF \selectt_ibuf[26]  (
	.Y(selectt_c[26]),
	.PAD(selectt[26])
);
// @8:38
  INBUF \selectt_ibuf[27]  (
	.Y(selectt_c[27]),
	.PAD(selectt[27])
);
// @8:38
  INBUF \selectt_ibuf[28]  (
	.Y(selectt_c[28]),
	.PAD(selectt[28])
);
// @8:38
  INBUF \selectt_ibuf[29]  (
	.Y(selectt_c[29]),
	.PAD(selectt[29])
);
// @8:38
  INBUF \selectt_ibuf[30]  (
	.Y(selectt_c[30]),
	.PAD(selectt[30])
);
// @8:38
  INBUF \selectt_ibuf[31]  (
	.Y(selectt_c[31]),
	.PAD(selectt[31])
);
// @8:38
  INBUF \selectt_ibuf[32]  (
	.Y(selectt_c[32]),
	.PAD(selectt[32])
);
// @8:38
  INBUF \selectt_ibuf[33]  (
	.Y(selectt_c[33]),
	.PAD(selectt[33])
);
// @8:38
  INBUF \selectt_ibuf[34]  (
	.Y(selectt_c[34]),
	.PAD(selectt[34])
);
// @8:38
  INBUF \selectt_ibuf[35]  (
	.Y(selectt_c[35]),
	.PAD(selectt[35])
);
// @8:38
  INBUF \selectt_ibuf[36]  (
	.Y(selectt_c[36]),
	.PAD(selectt[36])
);
// @8:38
  INBUF \selectt_ibuf[37]  (
	.Y(selectt_c[37]),
	.PAD(selectt[37])
);
// @8:38
  INBUF \selectt_ibuf[38]  (
	.Y(selectt_c[38]),
	.PAD(selectt[38])
);
// @8:38
  INBUF \selectt_ibuf[39]  (
	.Y(selectt_c[39]),
	.PAD(selectt[39])
);
// @8:38
  INBUF \selectt_ibuf[40]  (
	.Y(selectt_c[40]),
	.PAD(selectt[40])
);
// @8:38
  INBUF \selectt_ibuf[41]  (
	.Y(selectt_c[41]),
	.PAD(selectt[41])
);
// @8:38
  INBUF \selectt_ibuf[42]  (
	.Y(selectt_c[42]),
	.PAD(selectt[42])
);
// @8:38
  INBUF \selectt_ibuf[43]  (
	.Y(selectt_c[43]),
	.PAD(selectt[43])
);
// @8:38
  INBUF \selectt_ibuf[44]  (
	.Y(selectt_c[44]),
	.PAD(selectt[44])
);
// @8:38
  INBUF \selectt_ibuf[45]  (
	.Y(selectt_c[45]),
	.PAD(selectt[45])
);
// @8:38
  INBUF \selectt_ibuf[46]  (
	.Y(selectt_c[46]),
	.PAD(selectt[46])
);
// @8:38
  INBUF \selectt_ibuf[47]  (
	.Y(selectt_c[47]),
	.PAD(selectt[47])
);
// @8:38
  INBUF \selectt_ibuf[48]  (
	.Y(selectt_c[48]),
	.PAD(selectt[48])
);
// @8:38
  INBUF \selectt_ibuf[49]  (
	.Y(selectt_c[49]),
	.PAD(selectt[49])
);
// @8:38
  INBUF \selectt_ibuf[50]  (
	.Y(selectt_c[50]),
	.PAD(selectt[50])
);
// @8:38
  INBUF \selectt_ibuf[51]  (
	.Y(selectt_c[51]),
	.PAD(selectt[51])
);
// @8:38
  INBUF \selectt_ibuf[52]  (
	.Y(selectt_c[52]),
	.PAD(selectt[52])
);
// @8:38
  INBUF \selectt_ibuf[53]  (
	.Y(selectt_c[53]),
	.PAD(selectt[53])
);
// @8:38
  INBUF \selectt_ibuf[54]  (
	.Y(selectt_c[54]),
	.PAD(selectt[54])
);
// @8:38
  INBUF \selectt_ibuf[55]  (
	.Y(selectt_c[55]),
	.PAD(selectt[55])
);
// @8:38
  INBUF \selectt_ibuf[56]  (
	.Y(selectt_c[56]),
	.PAD(selectt[56])
);
// @8:38
  INBUF \selectt_ibuf[57]  (
	.Y(selectt_c[57]),
	.PAD(selectt[57])
);
// @8:38
  INBUF \selectt_ibuf[58]  (
	.Y(selectt_c[58]),
	.PAD(selectt[58])
);
// @8:38
  INBUF \selectt_ibuf[59]  (
	.Y(selectt_c[59]),
	.PAD(selectt[59])
);
// @8:38
  INBUF \selectt_ibuf[60]  (
	.Y(selectt_c[60]),
	.PAD(selectt[60])
);
// @8:38
  INBUF \selectt_ibuf[61]  (
	.Y(selectt_c[61]),
	.PAD(selectt[61])
);
// @8:38
  INBUF \selectt_ibuf[62]  (
	.Y(selectt_c[62]),
	.PAD(selectt[62])
);
// @8:38
  INBUF \selectt_ibuf[63]  (
	.Y(selectt_c[63]),
	.PAD(selectt[63])
);
// @8:42
  OUTBUF ERRr_obuf (
	.PAD(ERRr),
	.D(ERRr_c)
);
// @8:43
  OUTBUF \R_DATA_obuf[0]  (
	.PAD(R_DATA[0]),
	.D(R_DATA_c[0])
);
// @8:43
  OUTBUF \R_DATA_obuf[1]  (
	.PAD(R_DATA[1]),
	.D(R_DATA_c[1])
);
// @8:43
  OUTBUF \R_DATA_obuf[2]  (
	.PAD(R_DATA[2]),
	.D(R_DATA_c[2])
);
// @8:43
  OUTBUF \R_DATA_obuf[3]  (
	.PAD(R_DATA[3]),
	.D(R_DATA_c[3])
);
// @8:43
  OUTBUF \R_DATA_obuf[4]  (
	.PAD(R_DATA[4]),
	.D(R_DATA_c[4])
);
// @8:43
  OUTBUF \R_DATA_obuf[5]  (
	.PAD(R_DATA[5]),
	.D(R_DATA_c[5])
);
// @8:43
  OUTBUF \R_DATA_obuf[6]  (
	.PAD(R_DATA[6]),
	.D(R_DATA_c[6])
);
// @8:43
  OUTBUF \R_DATA_obuf[7]  (
	.PAD(R_DATA[7]),
	.D(R_DATA_c[7])
);
// @8:43
  OUTBUF \R_DATA_obuf[8]  (
	.PAD(R_DATA[8]),
	.D(R_DATA_c[8])
);
// @8:43
  OUTBUF \R_DATA_obuf[9]  (
	.PAD(R_DATA[9]),
	.D(R_DATA_c[9])
);
// @8:43
  OUTBUF \R_DATA_obuf[10]  (
	.PAD(R_DATA[10]),
	.D(R_DATA_c[10])
);
// @8:43
  OUTBUF \R_DATA_obuf[11]  (
	.PAD(R_DATA[11]),
	.D(R_DATA_c[11])
);
// @8:43
  OUTBUF \R_DATA_obuf[12]  (
	.PAD(R_DATA[12]),
	.D(R_DATA_c[12])
);
// @8:43
  OUTBUF \R_DATA_obuf[13]  (
	.PAD(R_DATA[13]),
	.D(R_DATA_c[13])
);
// @8:43
  OUTBUF \R_DATA_obuf[14]  (
	.PAD(R_DATA[14]),
	.D(R_DATA_c[14])
);
// @8:43
  OUTBUF \R_DATA_obuf[15]  (
	.PAD(R_DATA[15]),
	.D(R_DATA_c[15])
);
// @8:43
  OUTBUF \R_DATA_obuf[16]  (
	.PAD(R_DATA[16]),
	.D(R_DATA_c[16])
);
// @8:43
  OUTBUF \R_DATA_obuf[17]  (
	.PAD(R_DATA[17]),
	.D(R_DATA_c[17])
);
// @8:43
  OUTBUF \R_DATA_obuf[18]  (
	.PAD(R_DATA[18]),
	.D(R_DATA_c[18])
);
// @8:43
  OUTBUF \R_DATA_obuf[19]  (
	.PAD(R_DATA[19]),
	.D(R_DATA_c[19])
);
// @8:43
  OUTBUF \R_DATA_obuf[20]  (
	.PAD(R_DATA[20]),
	.D(R_DATA_c[20])
);
// @8:43
  OUTBUF \R_DATA_obuf[21]  (
	.PAD(R_DATA[21]),
	.D(R_DATA_c[21])
);
// @8:43
  OUTBUF \R_DATA_obuf[22]  (
	.PAD(R_DATA[22]),
	.D(R_DATA_c[22])
);
// @8:43
  OUTBUF \R_DATA_obuf[23]  (
	.PAD(R_DATA[23]),
	.D(R_DATA_c[23])
);
// @8:43
  OUTBUF \R_DATA_obuf[24]  (
	.PAD(R_DATA[24]),
	.D(R_DATA_c[24])
);
// @8:43
  OUTBUF \R_DATA_obuf[25]  (
	.PAD(R_DATA[25]),
	.D(R_DATA_c[25])
);
// @8:43
  OUTBUF \R_DATA_obuf[26]  (
	.PAD(R_DATA[26]),
	.D(R_DATA_c[26])
);
// @8:43
  OUTBUF \R_DATA_obuf[27]  (
	.PAD(R_DATA[27]),
	.D(R_DATA_c[27])
);
// @8:43
  OUTBUF \R_DATA_obuf[28]  (
	.PAD(R_DATA[28]),
	.D(R_DATA_c[28])
);
// @8:43
  OUTBUF \R_DATA_obuf[29]  (
	.PAD(R_DATA[29]),
	.D(R_DATA_c[29])
);
// @8:43
  OUTBUF \R_DATA_obuf[30]  (
	.PAD(R_DATA[30]),
	.D(R_DATA_c[30])
);
// @8:43
  OUTBUF \R_DATA_obuf[31]  (
	.PAD(R_DATA[31]),
	.D(R_DATA_c[31])
);
// @8:43
  OUTBUF \R_DATA_obuf[32]  (
	.PAD(R_DATA[32]),
	.D(R_DATA_c[32])
);
// @8:43
  OUTBUF \R_DATA_obuf[33]  (
	.PAD(R_DATA[33]),
	.D(R_DATA_c[33])
);
// @8:43
  OUTBUF \R_DATA_obuf[34]  (
	.PAD(R_DATA[34]),
	.D(R_DATA_c[34])
);
// @8:43
  OUTBUF \R_DATA_obuf[35]  (
	.PAD(R_DATA[35]),
	.D(R_DATA_c[35])
);
// @8:43
  OUTBUF \R_DATA_obuf[36]  (
	.PAD(R_DATA[36]),
	.D(R_DATA_c[36])
);
// @8:43
  OUTBUF \R_DATA_obuf[37]  (
	.PAD(R_DATA[37]),
	.D(R_DATA_c[37])
);
// @8:43
  OUTBUF \R_DATA_obuf[38]  (
	.PAD(R_DATA[38]),
	.D(R_DATA_c[38])
);
// @8:43
  OUTBUF \R_DATA_obuf[39]  (
	.PAD(R_DATA[39]),
	.D(R_DATA_c[39])
);
// @8:43
  OUTBUF \R_DATA_obuf[40]  (
	.PAD(R_DATA[40]),
	.D(R_DATA_c[40])
);
// @8:43
  OUTBUF \R_DATA_obuf[41]  (
	.PAD(R_DATA[41]),
	.D(R_DATA_c[41])
);
// @8:43
  OUTBUF \R_DATA_obuf[42]  (
	.PAD(R_DATA[42]),
	.D(R_DATA_c[42])
);
// @8:43
  OUTBUF \R_DATA_obuf[43]  (
	.PAD(R_DATA[43]),
	.D(R_DATA_c[43])
);
// @8:43
  OUTBUF \R_DATA_obuf[44]  (
	.PAD(R_DATA[44]),
	.D(R_DATA_c[44])
);
// @8:43
  OUTBUF \R_DATA_obuf[45]  (
	.PAD(R_DATA[45]),
	.D(R_DATA_c[45])
);
// @8:43
  OUTBUF \R_DATA_obuf[46]  (
	.PAD(R_DATA[46]),
	.D(R_DATA_c[46])
);
// @8:43
  OUTBUF \R_DATA_obuf[47]  (
	.PAD(R_DATA[47]),
	.D(R_DATA_c[47])
);
// @8:43
  OUTBUF \R_DATA_obuf[48]  (
	.PAD(R_DATA[48]),
	.D(R_DATA_c[48])
);
// @8:43
  OUTBUF \R_DATA_obuf[49]  (
	.PAD(R_DATA[49]),
	.D(R_DATA_c[49])
);
// @8:43
  OUTBUF \R_DATA_obuf[50]  (
	.PAD(R_DATA[50]),
	.D(R_DATA_c[50])
);
// @8:43
  OUTBUF \R_DATA_obuf[51]  (
	.PAD(R_DATA[51]),
	.D(R_DATA_c[51])
);
// @8:43
  OUTBUF \R_DATA_obuf[52]  (
	.PAD(R_DATA[52]),
	.D(R_DATA_c[52])
);
// @8:43
  OUTBUF \R_DATA_obuf[53]  (
	.PAD(R_DATA[53]),
	.D(R_DATA_c[53])
);
// @8:43
  OUTBUF \R_DATA_obuf[54]  (
	.PAD(R_DATA[54]),
	.D(R_DATA_c[54])
);
// @8:43
  OUTBUF \R_DATA_obuf[55]  (
	.PAD(R_DATA[55]),
	.D(R_DATA_c[55])
);
// @8:43
  OUTBUF \R_DATA_obuf[56]  (
	.PAD(R_DATA[56]),
	.D(R_DATA_c[56])
);
// @8:43
  OUTBUF \R_DATA_obuf[57]  (
	.PAD(R_DATA[57]),
	.D(R_DATA_c[57])
);
// @8:43
  OUTBUF \R_DATA_obuf[58]  (
	.PAD(R_DATA[58]),
	.D(R_DATA_c[58])
);
// @8:43
  OUTBUF \R_DATA_obuf[59]  (
	.PAD(R_DATA[59]),
	.D(R_DATA_c[59])
);
// @8:43
  OUTBUF \R_DATA_obuf[60]  (
	.PAD(R_DATA[60]),
	.D(R_DATA_c[60])
);
// @8:43
  OUTBUF \R_DATA_obuf[61]  (
	.PAD(R_DATA[61]),
	.D(R_DATA_c[61])
);
// @8:43
  OUTBUF \R_DATA_obuf[62]  (
	.PAD(R_DATA[62]),
	.D(R_DATA_c[62])
);
// @8:43
  OUTBUF \R_DATA_obuf[63]  (
	.PAD(R_DATA[63]),
	.D(R_DATA_c[63])
);
// @8:43
  OUTBUF \R_DATA_obuf[64]  (
	.PAD(R_DATA[64]),
	.D(R_DATA_c[64])
);
// @8:43
  OUTBUF \R_DATA_obuf[65]  (
	.PAD(R_DATA[65]),
	.D(R_DATA_c[65])
);
// @8:43
  OUTBUF \R_DATA_obuf[66]  (
	.PAD(R_DATA[66]),
	.D(R_DATA_c[66])
);
// @8:43
  OUTBUF \R_DATA_obuf[67]  (
	.PAD(R_DATA[67]),
	.D(R_DATA_c[67])
);
// @8:43
  OUTBUF \R_DATA_obuf[68]  (
	.PAD(R_DATA[68]),
	.D(R_DATA_c[68])
);
// @8:43
  OUTBUF \R_DATA_obuf[69]  (
	.PAD(R_DATA[69]),
	.D(R_DATA_c[69])
);
// @8:43
  OUTBUF \R_DATA_obuf[70]  (
	.PAD(R_DATA[70]),
	.D(R_DATA_c[70])
);
// @8:43
  OUTBUF \R_DATA_obuf[71]  (
	.PAD(R_DATA[71]),
	.D(R_DATA_c[71])
);
// @8:43
  OUTBUF \R_DATA_obuf[72]  (
	.PAD(R_DATA[72]),
	.D(R_DATA_c[72])
);
// @8:43
  OUTBUF \R_DATA_obuf[73]  (
	.PAD(R_DATA[73]),
	.D(R_DATA_c[73])
);
// @8:43
  OUTBUF \R_DATA_obuf[74]  (
	.PAD(R_DATA[74]),
	.D(R_DATA_c[74])
);
// @8:43
  OUTBUF \R_DATA_obuf[75]  (
	.PAD(R_DATA[75]),
	.D(R_DATA_c[75])
);
// @8:43
  OUTBUF \R_DATA_obuf[76]  (
	.PAD(R_DATA[76]),
	.D(R_DATA_c[76])
);
// @8:43
  OUTBUF \R_DATA_obuf[77]  (
	.PAD(R_DATA[77]),
	.D(R_DATA_c[77])
);
// @8:43
  OUTBUF \R_DATA_obuf[78]  (
	.PAD(R_DATA[78]),
	.D(R_DATA_c[78])
);
// @8:43
  OUTBUF \R_DATA_obuf[79]  (
	.PAD(R_DATA[79]),
	.D(R_DATA_c[79])
);
// @8:44
  OUTBUF \data_64_out_obuf[0]  (
	.PAD(data_64_out[0]),
	.D(W_DATA_c[0])
);
// @8:44
  OUTBUF \data_64_out_obuf[1]  (
	.PAD(data_64_out[1]),
	.D(W_DATA_c[1])
);
// @8:44
  OUTBUF \data_64_out_obuf[2]  (
	.PAD(data_64_out[2]),
	.D(W_DATA_c[2])
);
// @8:44
  OUTBUF \data_64_out_obuf[3]  (
	.PAD(data_64_out[3]),
	.D(W_DATA_c[3])
);
// @8:44
  OUTBUF \data_64_out_obuf[4]  (
	.PAD(data_64_out[4]),
	.D(W_DATA_c[4])
);
// @8:44
  OUTBUF \data_64_out_obuf[5]  (
	.PAD(data_64_out[5]),
	.D(W_DATA_c[5])
);
// @8:44
  OUTBUF \data_64_out_obuf[6]  (
	.PAD(data_64_out[6]),
	.D(W_DATA_c[6])
);
// @8:44
  OUTBUF \data_64_out_obuf[7]  (
	.PAD(data_64_out[7]),
	.D(W_DATA_c[7])
);
// @8:44
  OUTBUF \data_64_out_obuf[8]  (
	.PAD(data_64_out[8]),
	.D(W_DATA_c[10])
);
// @8:44
  OUTBUF \data_64_out_obuf[9]  (
	.PAD(data_64_out[9]),
	.D(W_DATA_c[11])
);
// @8:44
  OUTBUF \data_64_out_obuf[10]  (
	.PAD(data_64_out[10]),
	.D(W_DATA_c[12])
);
// @8:44
  OUTBUF \data_64_out_obuf[11]  (
	.PAD(data_64_out[11]),
	.D(W_DATA_c[13])
);
// @8:44
  OUTBUF \data_64_out_obuf[12]  (
	.PAD(data_64_out[12]),
	.D(W_DATA_c[14])
);
// @8:44
  OUTBUF \data_64_out_obuf[13]  (
	.PAD(data_64_out[13]),
	.D(W_DATA_c[15])
);
// @8:44
  OUTBUF \data_64_out_obuf[14]  (
	.PAD(data_64_out[14]),
	.D(W_DATA_c[16])
);
// @8:44
  OUTBUF \data_64_out_obuf[15]  (
	.PAD(data_64_out[15]),
	.D(W_DATA_c[17])
);
// @8:44
  OUTBUF \data_64_out_obuf[16]  (
	.PAD(data_64_out[16]),
	.D(W_DATA_c[20])
);
// @8:44
  OUTBUF \data_64_out_obuf[17]  (
	.PAD(data_64_out[17]),
	.D(W_DATA_c[21])
);
// @8:44
  OUTBUF \data_64_out_obuf[18]  (
	.PAD(data_64_out[18]),
	.D(W_DATA_c[22])
);
// @8:44
  OUTBUF \data_64_out_obuf[19]  (
	.PAD(data_64_out[19]),
	.D(W_DATA_c[23])
);
// @8:44
  OUTBUF \data_64_out_obuf[20]  (
	.PAD(data_64_out[20]),
	.D(W_DATA_c[24])
);
// @8:44
  OUTBUF \data_64_out_obuf[21]  (
	.PAD(data_64_out[21]),
	.D(W_DATA_c[25])
);
// @8:44
  OUTBUF \data_64_out_obuf[22]  (
	.PAD(data_64_out[22]),
	.D(W_DATA_c[26])
);
// @8:44
  OUTBUF \data_64_out_obuf[23]  (
	.PAD(data_64_out[23]),
	.D(W_DATA_c[27])
);
// @8:44
  OUTBUF \data_64_out_obuf[24]  (
	.PAD(data_64_out[24]),
	.D(W_DATA_c[30])
);
// @8:44
  OUTBUF \data_64_out_obuf[25]  (
	.PAD(data_64_out[25]),
	.D(W_DATA_c[31])
);
// @8:44
  OUTBUF \data_64_out_obuf[26]  (
	.PAD(data_64_out[26]),
	.D(W_DATA_c[32])
);
// @8:44
  OUTBUF \data_64_out_obuf[27]  (
	.PAD(data_64_out[27]),
	.D(W_DATA_c[33])
);
// @8:44
  OUTBUF \data_64_out_obuf[28]  (
	.PAD(data_64_out[28]),
	.D(W_DATA_c[34])
);
// @8:44
  OUTBUF \data_64_out_obuf[29]  (
	.PAD(data_64_out[29]),
	.D(W_DATA_c[35])
);
// @8:44
  OUTBUF \data_64_out_obuf[30]  (
	.PAD(data_64_out[30]),
	.D(W_DATA_c[36])
);
// @8:44
  OUTBUF \data_64_out_obuf[31]  (
	.PAD(data_64_out[31]),
	.D(W_DATA_c[37])
);
// @8:44
  OUTBUF \data_64_out_obuf[32]  (
	.PAD(data_64_out[32]),
	.D(W_DATA_c[40])
);
// @8:44
  OUTBUF \data_64_out_obuf[33]  (
	.PAD(data_64_out[33]),
	.D(W_DATA_c[41])
);
// @8:44
  OUTBUF \data_64_out_obuf[34]  (
	.PAD(data_64_out[34]),
	.D(W_DATA_c[42])
);
// @8:44
  OUTBUF \data_64_out_obuf[35]  (
	.PAD(data_64_out[35]),
	.D(W_DATA_c[43])
);
// @8:44
  OUTBUF \data_64_out_obuf[36]  (
	.PAD(data_64_out[36]),
	.D(W_DATA_c[44])
);
// @8:44
  OUTBUF \data_64_out_obuf[37]  (
	.PAD(data_64_out[37]),
	.D(W_DATA_c[45])
);
// @8:44
  OUTBUF \data_64_out_obuf[38]  (
	.PAD(data_64_out[38]),
	.D(W_DATA_c[46])
);
// @8:44
  OUTBUF \data_64_out_obuf[39]  (
	.PAD(data_64_out[39]),
	.D(W_DATA_c[47])
);
// @8:44
  OUTBUF \data_64_out_obuf[40]  (
	.PAD(data_64_out[40]),
	.D(W_DATA_c[50])
);
// @8:44
  OUTBUF \data_64_out_obuf[41]  (
	.PAD(data_64_out[41]),
	.D(W_DATA_c[51])
);
// @8:44
  OUTBUF \data_64_out_obuf[42]  (
	.PAD(data_64_out[42]),
	.D(W_DATA_c[52])
);
// @8:44
  OUTBUF \data_64_out_obuf[43]  (
	.PAD(data_64_out[43]),
	.D(W_DATA_c[53])
);
// @8:44
  OUTBUF \data_64_out_obuf[44]  (
	.PAD(data_64_out[44]),
	.D(W_DATA_c[54])
);
// @8:44
  OUTBUF \data_64_out_obuf[45]  (
	.PAD(data_64_out[45]),
	.D(W_DATA_c[55])
);
// @8:44
  OUTBUF \data_64_out_obuf[46]  (
	.PAD(data_64_out[46]),
	.D(W_DATA_c[56])
);
// @8:44
  OUTBUF \data_64_out_obuf[47]  (
	.PAD(data_64_out[47]),
	.D(W_DATA_c[57])
);
// @8:44
  OUTBUF \data_64_out_obuf[48]  (
	.PAD(data_64_out[48]),
	.D(W_DATA_c[60])
);
// @8:44
  OUTBUF \data_64_out_obuf[49]  (
	.PAD(data_64_out[49]),
	.D(W_DATA_c[61])
);
// @8:44
  OUTBUF \data_64_out_obuf[50]  (
	.PAD(data_64_out[50]),
	.D(W_DATA_c[62])
);
// @8:44
  OUTBUF \data_64_out_obuf[51]  (
	.PAD(data_64_out[51]),
	.D(W_DATA_c[63])
);
// @8:44
  OUTBUF \data_64_out_obuf[52]  (
	.PAD(data_64_out[52]),
	.D(W_DATA_c[64])
);
// @8:44
  OUTBUF \data_64_out_obuf[53]  (
	.PAD(data_64_out[53]),
	.D(W_DATA_c[65])
);
// @8:44
  OUTBUF \data_64_out_obuf[54]  (
	.PAD(data_64_out[54]),
	.D(W_DATA_c[66])
);
// @8:44
  OUTBUF \data_64_out_obuf[55]  (
	.PAD(data_64_out[55]),
	.D(W_DATA_c[67])
);
// @8:44
  OUTBUF \data_64_out_obuf[56]  (
	.PAD(data_64_out[56]),
	.D(W_DATA_c[70])
);
// @8:44
  OUTBUF \data_64_out_obuf[57]  (
	.PAD(data_64_out[57]),
	.D(W_DATA_c[71])
);
// @8:44
  OUTBUF \data_64_out_obuf[58]  (
	.PAD(data_64_out[58]),
	.D(W_DATA_c[72])
);
// @8:44
  OUTBUF \data_64_out_obuf[59]  (
	.PAD(data_64_out[59]),
	.D(W_DATA_c[73])
);
// @8:44
  OUTBUF \data_64_out_obuf[60]  (
	.PAD(data_64_out[60]),
	.D(W_DATA_c[74])
);
// @8:44
  OUTBUF \data_64_out_obuf[61]  (
	.PAD(data_64_out[61]),
	.D(W_DATA_c[75])
);
// @8:44
  OUTBUF \data_64_out_obuf[62]  (
	.PAD(data_64_out[62]),
	.D(W_DATA_c[76])
);
// @8:44
  OUTBUF \data_64_out_obuf[63]  (
	.PAD(data_64_out[63]),
	.D(W_DATA_c[77])
);
// @8:45
  OUTBUF \error_address_obuf[0]  (
	.PAD(error_address[0]),
	.D(error_address_c[0])
);
// @8:45
  OUTBUF \error_address_obuf[1]  (
	.PAD(error_address[1]),
	.D(error_address_c[1])
);
// @8:45
  OUTBUF \error_address_obuf[2]  (
	.PAD(error_address[2]),
	.D(error_address_c[2])
);
// @8:45
  OUTBUF \error_address_obuf[3]  (
	.PAD(error_address[3]),
	.D(error_address_c[3])
);
// @8:45
  OUTBUF \error_address_obuf[4]  (
	.PAD(error_address[4]),
	.D(error_address_c[4])
);
// @8:45
  OUTBUF \error_address_obuf[5]  (
	.PAD(error_address[5]),
	.D(error_address_c[5])
);
// @8:45
  OUTBUF \error_address_obuf[6]  (
	.PAD(error_address[6]),
	.D(error_address_c[6])
);
// @8:45
  OUTBUF \error_address_obuf[7]  (
	.PAD(error_address[7]),
	.D(error_address_c[7])
);
// @8:45
  OUTBUF \error_address_obuf[8]  (
	.PAD(error_address[8]),
	.D(error_address_c[8])
);
// @8:45
  OUTBUF \error_address_obuf[9]  (
	.PAD(error_address[9]),
	.D(error_address_c[9])
);
// @8:45
  OUTBUF \error_address_obuf[10]  (
	.PAD(error_address[10]),
	.D(error_address_c[10])
);
// @8:45
  OUTBUF \error_address_obuf[11]  (
	.PAD(error_address[11]),
	.D(error_address_c[11])
);
// @8:45
  OUTBUF \error_address_obuf[12]  (
	.PAD(error_address[12]),
	.D(error_address_c[12])
);
// @8:45
  OUTBUF \error_address_obuf[13]  (
	.PAD(error_address[13]),
	.D(error_address_c[13])
);
// @8:46
  OUTBUF \error_data_obuf[0]  (
	.PAD(error_data[0]),
	.D(error_data_c[0])
);
// @8:46
  OUTBUF \error_data_obuf[1]  (
	.PAD(error_data[1]),
	.D(error_data_c[1])
);
// @8:46
  OUTBUF \error_data_obuf[2]  (
	.PAD(error_data[2]),
	.D(error_data_c[2])
);
// @8:46
  OUTBUF \error_data_obuf[3]  (
	.PAD(error_data[3]),
	.D(error_data_c[3])
);
// @8:46
  OUTBUF \error_data_obuf[4]  (
	.PAD(error_data[4]),
	.D(error_data_c[4])
);
// @8:46
  OUTBUF \error_data_obuf[5]  (
	.PAD(error_data[5]),
	.D(error_data_c[5])
);
// @8:46
  OUTBUF \error_data_obuf[6]  (
	.PAD(error_data[6]),
	.D(error_data_c[6])
);
// @8:46
  OUTBUF \error_data_obuf[7]  (
	.PAD(error_data[7]),
	.D(error_data_c[7])
);
// @8:46
  OUTBUF \error_data_obuf[8]  (
	.PAD(error_data[8]),
	.D(error_data_c[8])
);
// @8:46
  OUTBUF \error_data_obuf[9]  (
	.PAD(error_data[9]),
	.D(error_data_c[9])
);
// @8:46
  OUTBUF \error_data_obuf[10]  (
	.PAD(error_data[10]),
	.D(error_data_c[10])
);
// @8:46
  OUTBUF \error_data_obuf[11]  (
	.PAD(error_data[11]),
	.D(error_data_c[11])
);
// @8:46
  OUTBUF \error_data_obuf[12]  (
	.PAD(error_data[12]),
	.D(error_data_c[12])
);
// @8:46
  OUTBUF \error_data_obuf[13]  (
	.PAD(error_data[13]),
	.D(error_data_c[13])
);
// @8:46
  OUTBUF \error_data_obuf[14]  (
	.PAD(error_data[14]),
	.D(error_data_c[14])
);
// @8:46
  OUTBUF \error_data_obuf[15]  (
	.PAD(error_data[15]),
	.D(error_data_c[15])
);
// @8:46
  OUTBUF \error_data_obuf[16]  (
	.PAD(error_data[16]),
	.D(error_data_c[16])
);
// @8:46
  OUTBUF \error_data_obuf[17]  (
	.PAD(error_data[17]),
	.D(error_data_c[17])
);
// @8:46
  OUTBUF \error_data_obuf[18]  (
	.PAD(error_data[18]),
	.D(error_data_c[18])
);
// @8:46
  OUTBUF \error_data_obuf[19]  (
	.PAD(error_data[19]),
	.D(error_data_c[19])
);
// @8:46
  OUTBUF \error_data_obuf[20]  (
	.PAD(error_data[20]),
	.D(error_data_c[20])
);
// @8:46
  OUTBUF \error_data_obuf[21]  (
	.PAD(error_data[21]),
	.D(error_data_c[21])
);
// @8:46
  OUTBUF \error_data_obuf[22]  (
	.PAD(error_data[22]),
	.D(error_data_c[22])
);
// @8:46
  OUTBUF \error_data_obuf[23]  (
	.PAD(error_data[23]),
	.D(error_data_c[23])
);
// @8:46
  OUTBUF \error_data_obuf[24]  (
	.PAD(error_data[24]),
	.D(error_data_c[24])
);
// @8:46
  OUTBUF \error_data_obuf[25]  (
	.PAD(error_data[25]),
	.D(error_data_c[25])
);
// @8:46
  OUTBUF \error_data_obuf[26]  (
	.PAD(error_data[26]),
	.D(error_data_c[26])
);
// @8:46
  OUTBUF \error_data_obuf[27]  (
	.PAD(error_data[27]),
	.D(error_data_c[27])
);
// @8:46
  OUTBUF \error_data_obuf[28]  (
	.PAD(error_data[28]),
	.D(error_data_c[28])
);
// @8:46
  OUTBUF \error_data_obuf[29]  (
	.PAD(error_data[29]),
	.D(error_data_c[29])
);
// @8:46
  OUTBUF \error_data_obuf[30]  (
	.PAD(error_data[30]),
	.D(error_data_c[30])
);
// @8:46
  OUTBUF \error_data_obuf[31]  (
	.PAD(error_data[31]),
	.D(error_data_c[31])
);
// @8:46
  OUTBUF \error_data_obuf[32]  (
	.PAD(error_data[32]),
	.D(error_data_c[32])
);
// @8:46
  OUTBUF \error_data_obuf[33]  (
	.PAD(error_data[33]),
	.D(error_data_c[33])
);
// @8:46
  OUTBUF \error_data_obuf[34]  (
	.PAD(error_data[34]),
	.D(error_data_c[34])
);
// @8:46
  OUTBUF \error_data_obuf[35]  (
	.PAD(error_data[35]),
	.D(error_data_c[35])
);
// @8:46
  OUTBUF \error_data_obuf[36]  (
	.PAD(error_data[36]),
	.D(error_data_c[36])
);
// @8:46
  OUTBUF \error_data_obuf[37]  (
	.PAD(error_data[37]),
	.D(error_data_c[37])
);
// @8:46
  OUTBUF \error_data_obuf[38]  (
	.PAD(error_data[38]),
	.D(error_data_c[38])
);
// @8:46
  OUTBUF \error_data_obuf[39]  (
	.PAD(error_data[39]),
	.D(error_data_c[39])
);
// @8:46
  OUTBUF \error_data_obuf[40]  (
	.PAD(error_data[40]),
	.D(error_data_c[40])
);
// @8:46
  OUTBUF \error_data_obuf[41]  (
	.PAD(error_data[41]),
	.D(error_data_c[41])
);
// @8:46
  OUTBUF \error_data_obuf[42]  (
	.PAD(error_data[42]),
	.D(error_data_c[42])
);
// @8:46
  OUTBUF \error_data_obuf[43]  (
	.PAD(error_data[43]),
	.D(error_data_c[43])
);
// @8:46
  OUTBUF \error_data_obuf[44]  (
	.PAD(error_data[44]),
	.D(error_data_c[44])
);
// @8:46
  OUTBUF \error_data_obuf[45]  (
	.PAD(error_data[45]),
	.D(error_data_c[45])
);
// @8:46
  OUTBUF \error_data_obuf[46]  (
	.PAD(error_data[46]),
	.D(error_data_c[46])
);
// @8:46
  OUTBUF \error_data_obuf[47]  (
	.PAD(error_data[47]),
	.D(error_data_c[47])
);
// @8:46
  OUTBUF \error_data_obuf[48]  (
	.PAD(error_data[48]),
	.D(error_data_c[48])
);
// @8:46
  OUTBUF \error_data_obuf[49]  (
	.PAD(error_data[49]),
	.D(error_data_c[49])
);
// @8:46
  OUTBUF \error_data_obuf[50]  (
	.PAD(error_data[50]),
	.D(error_data_c[50])
);
// @8:46
  OUTBUF \error_data_obuf[51]  (
	.PAD(error_data[51]),
	.D(error_data_c[51])
);
// @8:46
  OUTBUF \error_data_obuf[52]  (
	.PAD(error_data[52]),
	.D(error_data_c[52])
);
// @8:46
  OUTBUF \error_data_obuf[53]  (
	.PAD(error_data[53]),
	.D(error_data_c[53])
);
// @8:46
  OUTBUF \error_data_obuf[54]  (
	.PAD(error_data[54]),
	.D(error_data_c[54])
);
// @8:46
  OUTBUF \error_data_obuf[55]  (
	.PAD(error_data[55]),
	.D(error_data_c[55])
);
// @8:46
  OUTBUF \error_data_obuf[56]  (
	.PAD(error_data[56]),
	.D(error_data_c[56])
);
// @8:46
  OUTBUF \error_data_obuf[57]  (
	.PAD(error_data[57]),
	.D(error_data_c[57])
);
// @8:46
  OUTBUF \error_data_obuf[58]  (
	.PAD(error_data[58]),
	.D(error_data_c[58])
);
// @8:46
  OUTBUF \error_data_obuf[59]  (
	.PAD(error_data[59]),
	.D(error_data_c[59])
);
// @8:46
  OUTBUF \error_data_obuf[60]  (
	.PAD(error_data[60]),
	.D(error_data_c[60])
);
// @8:46
  OUTBUF \error_data_obuf[61]  (
	.PAD(error_data[61]),
	.D(error_data_c[61])
);
// @8:46
  OUTBUF \error_data_obuf[62]  (
	.PAD(error_data[62]),
	.D(error_data_c[62])
);
// @8:46
  OUTBUF \error_data_obuf[63]  (
	.PAD(error_data[63]),
	.D(error_data_c[63])
);
// @8:47
  OUTBUF error_flag_obuf (
	.PAD(error_flag),
	.D(ERRr_c)
);
  CLKINT I_1 (
	.Y(NN_1),
	.A(CLK_ibuf_Z)
);
// @8:115
  de_v1 de_v1_0 (
	.data_64_out_net_0(data_64_out_net_0[63:0]),
	.PF_TPSRAM_C0_0_R_DATA(PF_TPSRAM_C0_0_R_DATA[7:0]),
	.ERRr_c(ERRr_c)
);
// @8:136
  en64_RP2 en64_RP2_0 (
	.en64_RP2_0_OUTt(en64_RP2_0_OUTt[7:0]),
	.W_DATA_c({W_DATA_c[77:70], N_37, N_36, W_DATA_c[67:60], N_35, N_34, W_DATA_c[57:50], N_33, N_32, W_DATA_c[47:40], N_31, N_30, W_DATA_c[37:30], N_29, N_28, W_DATA_c[27:20], N_27, N_26, W_DATA_c[17:10], N_25, N_24, W_DATA_c[7:0]})
);
// @8:145
  error_gen error_gen_0 (
	.data_64_out_net_0(data_64_out_net_0[63:0]),
	.R_DATA_c({R_DATA_c[77:70], N_51, N_50, R_DATA_c[67:60], N_49, N_48, R_DATA_c[57:50], N_47, N_46, R_DATA_c[47:40], N_45, N_44, R_DATA_c[37:30], N_43, N_42, R_DATA_c[27:20], N_41, N_40, R_DATA_c[17:10], N_39, N_38, R_DATA_c[7:0]}),
	.selectt_c(selectt_c[63:0])
);
// @8:154
  PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_0 (
	.R_DATA_c(R_DATA_c[79:0]),
	.WBYTE_EN_c(WBYTE_EN_c[7:0]),
	.W_DATA_c(W_DATA_c[79:0]),
	.W_ADDR_c(W_ADDR_c[13:0]),
	.R_ADDR_c(R_ADDR_c[13:0]),
	.CLK(NN_1),
	.R_EN_c(R_EN_c),
	.W_EN_c(W_EN_c)
);
// @8:168
  PF_TPSRAM_C0 PF_TPSRAM_C0_0 (
	.R_ADDR_c(R_ADDR_c[13:0]),
	.W_ADDR_c(W_ADDR_c[13:0]),
	.PF_TPSRAM_C0_0_R_DATA(PF_TPSRAM_C0_0_R_DATA[7:0]),
	.en64_RP2_0_OUTt(en64_RP2_0_OUTt[7:0]),
	.CLK(NN_1),
	.R_EN_c(R_EN_c),
	.W_EN_c(W_EN_c)
);
// @8:197
  test6_for_compare test6_for_compare_0 (
	.error_data_c(error_data_c[63:0]),
	.data_64_out_net_0(data_64_out_net_0[63:0]),
	.error_address_c(error_address_c[13:0]),
	.R_ADDR_c(R_ADDR_c[13:0]),
	.ERRr_c(ERRr_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* test2 */

