
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chrt_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401700 <.init>:
  401700:	stp	x29, x30, [sp, #-16]!
  401704:	mov	x29, sp
  401708:	bl	4025b4 <ferror@plt+0xa14>
  40170c:	ldp	x29, x30, [sp], #16
  401710:	ret

Disassembly of section .plt:

0000000000401720 <memcpy@plt-0x20>:
  401720:	stp	x16, x30, [sp, #-16]!
  401724:	adrp	x16, 416000 <ferror@plt+0x14460>
  401728:	ldr	x17, [x16, #4088]
  40172c:	add	x16, x16, #0xff8
  401730:	br	x17
  401734:	nop
  401738:	nop
  40173c:	nop

0000000000401740 <memcpy@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15460>
  401744:	ldr	x17, [x16]
  401748:	add	x16, x16, #0x0
  40174c:	br	x17

0000000000401750 <_exit@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15460>
  401754:	ldr	x17, [x16, #8]
  401758:	add	x16, x16, #0x8
  40175c:	br	x17

0000000000401760 <strtoul@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15460>
  401764:	ldr	x17, [x16, #16]
  401768:	add	x16, x16, #0x10
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15460>
  401774:	ldr	x17, [x16, #24]
  401778:	add	x16, x16, #0x18
  40177c:	br	x17

0000000000401780 <fputs@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15460>
  401784:	ldr	x17, [x16, #32]
  401788:	add	x16, x16, #0x20
  40178c:	br	x17

0000000000401790 <exit@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15460>
  401794:	ldr	x17, [x16, #40]
  401798:	add	x16, x16, #0x28
  40179c:	br	x17

00000000004017a0 <dup@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017a4:	ldr	x17, [x16, #48]
  4017a8:	add	x16, x16, #0x30
  4017ac:	br	x17

00000000004017b0 <strtod@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017b4:	ldr	x17, [x16, #56]
  4017b8:	add	x16, x16, #0x38
  4017bc:	br	x17

00000000004017c0 <sprintf@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017c4:	ldr	x17, [x16, #64]
  4017c8:	add	x16, x16, #0x40
  4017cc:	br	x17

00000000004017d0 <putc@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017d4:	ldr	x17, [x16, #72]
  4017d8:	add	x16, x16, #0x48
  4017dc:	br	x17

00000000004017e0 <opendir@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017e4:	ldr	x17, [x16, #80]
  4017e8:	add	x16, x16, #0x50
  4017ec:	br	x17

00000000004017f0 <__cxa_atexit@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017f4:	ldr	x17, [x16, #88]
  4017f8:	add	x16, x16, #0x58
  4017fc:	br	x17

0000000000401800 <fputc@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15460>
  401804:	ldr	x17, [x16, #96]
  401808:	add	x16, x16, #0x60
  40180c:	br	x17

0000000000401810 <snprintf@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15460>
  401814:	ldr	x17, [x16, #104]
  401818:	add	x16, x16, #0x68
  40181c:	br	x17

0000000000401820 <localeconv@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15460>
  401824:	ldr	x17, [x16, #112]
  401828:	add	x16, x16, #0x70
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15460>
  401834:	ldr	x17, [x16, #120]
  401838:	add	x16, x16, #0x78
  40183c:	br	x17

0000000000401840 <fclose@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15460>
  401844:	ldr	x17, [x16, #128]
  401848:	add	x16, x16, #0x80
  40184c:	br	x17

0000000000401850 <getpid@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15460>
  401854:	ldr	x17, [x16, #136]
  401858:	add	x16, x16, #0x88
  40185c:	br	x17

0000000000401860 <malloc@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15460>
  401864:	ldr	x17, [x16, #144]
  401868:	add	x16, x16, #0x90
  40186c:	br	x17

0000000000401870 <open@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15460>
  401874:	ldr	x17, [x16, #152]
  401878:	add	x16, x16, #0x98
  40187c:	br	x17

0000000000401880 <__strtol_internal@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15460>
  401884:	ldr	x17, [x16, #160]
  401888:	add	x16, x16, #0xa0
  40188c:	br	x17

0000000000401890 <strncmp@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15460>
  401894:	ldr	x17, [x16, #168]
  401898:	add	x16, x16, #0xa8
  40189c:	br	x17

00000000004018a0 <bindtextdomain@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018a4:	ldr	x17, [x16, #176]
  4018a8:	add	x16, x16, #0xb0
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018b4:	ldr	x17, [x16, #184]
  4018b8:	add	x16, x16, #0xb8
  4018bc:	br	x17

00000000004018c0 <fgetc@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018c4:	ldr	x17, [x16, #192]
  4018c8:	add	x16, x16, #0xc0
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018d4:	ldr	x17, [x16, #200]
  4018d8:	add	x16, x16, #0xc8
  4018dc:	br	x17

00000000004018e0 <fdopen@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018e4:	ldr	x17, [x16, #208]
  4018e8:	add	x16, x16, #0xd0
  4018ec:	br	x17

00000000004018f0 <__strtoul_internal@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018f4:	ldr	x17, [x16, #216]
  4018f8:	add	x16, x16, #0xd8
  4018fc:	br	x17

0000000000401900 <calloc@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15460>
  401904:	ldr	x17, [x16, #224]
  401908:	add	x16, x16, #0xe0
  40190c:	br	x17

0000000000401910 <readdir@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15460>
  401914:	ldr	x17, [x16, #232]
  401918:	add	x16, x16, #0xe8
  40191c:	br	x17

0000000000401920 <strdup@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15460>
  401924:	ldr	x17, [x16, #240]
  401928:	add	x16, x16, #0xf0
  40192c:	br	x17

0000000000401930 <closedir@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15460>
  401934:	ldr	x17, [x16, #248]
  401938:	add	x16, x16, #0xf8
  40193c:	br	x17

0000000000401940 <sched_get_priority_max@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15460>
  401944:	ldr	x17, [x16, #256]
  401948:	add	x16, x16, #0x100
  40194c:	br	x17

0000000000401950 <close@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15460>
  401954:	ldr	x17, [x16, #264]
  401958:	add	x16, x16, #0x108
  40195c:	br	x17

0000000000401960 <__gmon_start__@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15460>
  401964:	ldr	x17, [x16, #272]
  401968:	add	x16, x16, #0x110
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15460>
  401974:	ldr	x17, [x16, #280]
  401978:	add	x16, x16, #0x118
  40197c:	br	x17

0000000000401980 <textdomain@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15460>
  401984:	ldr	x17, [x16, #288]
  401988:	add	x16, x16, #0x120
  40198c:	br	x17

0000000000401990 <getopt_long@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15460>
  401994:	ldr	x17, [x16, #296]
  401998:	add	x16, x16, #0x128
  40199c:	br	x17

00000000004019a0 <execvp@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019a4:	ldr	x17, [x16, #304]
  4019a8:	add	x16, x16, #0x130
  4019ac:	br	x17

00000000004019b0 <getpriority@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019b4:	ldr	x17, [x16, #312]
  4019b8:	add	x16, x16, #0x138
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019c4:	ldr	x17, [x16, #320]
  4019c8:	add	x16, x16, #0x140
  4019cc:	br	x17

00000000004019d0 <warn@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019d4:	ldr	x17, [x16, #328]
  4019d8:	add	x16, x16, #0x148
  4019dc:	br	x17

00000000004019e0 <__ctype_b_loc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019e4:	ldr	x17, [x16, #336]
  4019e8:	add	x16, x16, #0x150
  4019ec:	br	x17

00000000004019f0 <strtol@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019f4:	ldr	x17, [x16, #344]
  4019f8:	add	x16, x16, #0x158
  4019fc:	br	x17

0000000000401a00 <free@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a04:	ldr	x17, [x16, #352]
  401a08:	add	x16, x16, #0x160
  401a0c:	br	x17

0000000000401a10 <sched_get_priority_min@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a14:	ldr	x17, [x16, #360]
  401a18:	add	x16, x16, #0x168
  401a1c:	br	x17

0000000000401a20 <sched_getscheduler@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a24:	ldr	x17, [x16, #368]
  401a28:	add	x16, x16, #0x170
  401a2c:	br	x17

0000000000401a30 <nanosleep@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a34:	ldr	x17, [x16, #376]
  401a38:	add	x16, x16, #0x178
  401a3c:	br	x17

0000000000401a40 <vasprintf@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a44:	ldr	x17, [x16, #384]
  401a48:	add	x16, x16, #0x180
  401a4c:	br	x17

0000000000401a50 <strndup@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a54:	ldr	x17, [x16, #392]
  401a58:	add	x16, x16, #0x188
  401a5c:	br	x17

0000000000401a60 <strspn@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a64:	ldr	x17, [x16, #400]
  401a68:	add	x16, x16, #0x190
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a74:	ldr	x17, [x16, #408]
  401a78:	add	x16, x16, #0x198
  401a7c:	br	x17

0000000000401a80 <sched_getparam@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a84:	ldr	x17, [x16, #416]
  401a88:	add	x16, x16, #0x1a0
  401a8c:	br	x17

0000000000401a90 <fflush@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a94:	ldr	x17, [x16, #424]
  401a98:	add	x16, x16, #0x1a8
  401a9c:	br	x17

0000000000401aa0 <dirfd@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401aa4:	ldr	x17, [x16, #432]
  401aa8:	add	x16, x16, #0x1b0
  401aac:	br	x17

0000000000401ab0 <warnx@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ab4:	ldr	x17, [x16, #440]
  401ab8:	add	x16, x16, #0x1b8
  401abc:	br	x17

0000000000401ac0 <read@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ac4:	ldr	x17, [x16, #448]
  401ac8:	add	x16, x16, #0x1c0
  401acc:	br	x17

0000000000401ad0 <dcgettext@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ad4:	ldr	x17, [x16, #456]
  401ad8:	add	x16, x16, #0x1c8
  401adc:	br	x17

0000000000401ae0 <__isoc99_sscanf@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ae4:	ldr	x17, [x16, #464]
  401ae8:	add	x16, x16, #0x1d0
  401aec:	br	x17

0000000000401af0 <errx@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401af4:	ldr	x17, [x16, #472]
  401af8:	add	x16, x16, #0x1d8
  401afc:	br	x17

0000000000401b00 <strcspn@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b04:	ldr	x17, [x16, #480]
  401b08:	add	x16, x16, #0x1e0
  401b0c:	br	x17

0000000000401b10 <openat@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b14:	ldr	x17, [x16, #488]
  401b18:	add	x16, x16, #0x1e8
  401b1c:	br	x17

0000000000401b20 <printf@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b24:	ldr	x17, [x16, #496]
  401b28:	add	x16, x16, #0x1f0
  401b2c:	br	x17

0000000000401b30 <__errno_location@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b34:	ldr	x17, [x16, #504]
  401b38:	add	x16, x16, #0x1f8
  401b3c:	br	x17

0000000000401b40 <syscall@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b44:	ldr	x17, [x16, #512]
  401b48:	add	x16, x16, #0x200
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b54:	ldr	x17, [x16, #520]
  401b58:	add	x16, x16, #0x208
  401b5c:	br	x17

0000000000401b60 <fgets@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b64:	ldr	x17, [x16, #528]
  401b68:	add	x16, x16, #0x210
  401b6c:	br	x17

0000000000401b70 <err@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b74:	ldr	x17, [x16, #536]
  401b78:	add	x16, x16, #0x218
  401b7c:	br	x17

0000000000401b80 <setlocale@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b84:	ldr	x17, [x16, #544]
  401b88:	add	x16, x16, #0x220
  401b8c:	br	x17

0000000000401b90 <__fxstatat@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b94:	ldr	x17, [x16, #552]
  401b98:	add	x16, x16, #0x228
  401b9c:	br	x17

0000000000401ba0 <ferror@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ba4:	ldr	x17, [x16, #560]
  401ba8:	add	x16, x16, #0x230
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	stp	x29, x30, [sp, #-176]!
  401bb4:	mov	x2, #0xffffffff            	// #4294967295
  401bb8:	movk	x2, #0x2, lsl #32
  401bbc:	mov	x29, sp
  401bc0:	stp	x19, x20, [sp, #16]
  401bc4:	mov	w19, w0
  401bc8:	mov	w0, #0x6                   	// #6
  401bcc:	stp	x21, x22, [sp, #32]
  401bd0:	mov	x21, x1
  401bd4:	adrp	x1, 405000 <ferror@plt+0x3460>
  401bd8:	add	x1, x1, #0x130
  401bdc:	stp	x23, x24, [sp, #48]
  401be0:	adrp	x20, 404000 <ferror@plt+0x2460>
  401be4:	stp	x25, x26, [sp, #64]
  401be8:	add	x20, x20, #0xf68
  401bec:	add	x25, x21, w19, sxtw #3
  401bf0:	str	x27, [sp, #80]
  401bf4:	adrp	x23, 405000 <ferror@plt+0x3460>
  401bf8:	str	x2, [sp, #128]
  401bfc:	add	x23, x23, #0x790
  401c00:	stp	xzr, xzr, [sp, #136]
  401c04:	adrp	x24, 404000 <ferror@plt+0x2460>
  401c08:	sub	x25, x25, #0x8
  401c0c:	stp	xzr, xzr, [sp, #152]
  401c10:	add	x22, x23, #0x18
  401c14:	add	x24, x24, #0xfb0
  401c18:	str	xzr, [sp, #168]
  401c1c:	bl	401b80 <setlocale@plt>
  401c20:	adrp	x1, 404000 <ferror@plt+0x2460>
  401c24:	add	x1, x1, #0xf50
  401c28:	mov	x0, x20
  401c2c:	bl	4018a0 <bindtextdomain@plt>
  401c30:	mov	x0, x20
  401c34:	adrp	x20, 405000 <ferror@plt+0x3460>
  401c38:	bl	401980 <textdomain@plt>
  401c3c:	add	x20, x20, #0x558
  401c40:	adrp	x0, 402000 <ferror@plt+0x460>
  401c44:	add	x0, x0, #0xac8
  401c48:	bl	404cf0 <ferror@plt+0x3150>
  401c4c:	adrp	x1, 404000 <ferror@plt+0x2460>
  401c50:	add	x26, x1, #0xfc8
  401c54:	nop
  401c58:	mov	x3, x22
  401c5c:	mov	x2, x20
  401c60:	mov	x1, x21
  401c64:	mov	w0, w19
  401c68:	mov	x4, #0x0                   	// #0
  401c6c:	bl	401990 <getopt_long@plt>
  401c70:	cmn	w0, #0x1
  401c74:	b.eq	402248 <ferror@plt+0x6a8>  // b.none
  401c78:	cmp	w0, #0x64
  401c7c:	b.eq	4021b0 <ferror@plt+0x610>  // b.none
  401c80:	b.gt	401cac <ferror@plt+0x10c>
  401c84:	cmp	w0, #0x54
  401c88:	b.eq	40221c <ferror@plt+0x67c>  // b.none
  401c8c:	b.le	401d10 <ferror@plt+0x170>
  401c90:	cmp	w0, #0x61
  401c94:	b.eq	40220c <ferror@plt+0x66c>  // b.none
  401c98:	cmp	w0, #0x62
  401c9c:	b.ne	401cd8 <ferror@plt+0x138>  // b.any
  401ca0:	mov	w0, #0x3                   	// #3
  401ca4:	str	w0, [sp, #132]
  401ca8:	b	401c58 <ferror@plt+0xb8>
  401cac:	cmp	w0, #0x6f
  401cb0:	b.eq	402204 <ferror@plt+0x664>  // b.none
  401cb4:	b.le	401d68 <ferror@plt+0x1c8>
  401cb8:	cmp	w0, #0x72
  401cbc:	b.eq	4021f8 <ferror@plt+0x658>  // b.none
  401cc0:	cmp	w0, #0x76
  401cc4:	b.ne	401d30 <ferror@plt+0x190>  // b.any
  401cc8:	ldrb	w0, [sp, #168]
  401ccc:	orr	w0, w0, #0x8
  401cd0:	strb	w0, [sp, #168]
  401cd4:	b	401c58 <ferror@plt+0xb8>
  401cd8:	cmp	w0, #0x56
  401cdc:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	adrp	x1, 405000 <ferror@plt+0x3460>
  401ce8:	mov	x0, #0x0                   	// #0
  401cec:	add	x1, x1, #0x20
  401cf0:	bl	401ad0 <dcgettext@plt>
  401cf4:	adrp	x1, 417000 <ferror@plt+0x15460>
  401cf8:	adrp	x2, 405000 <ferror@plt+0x3460>
  401cfc:	add	x2, x2, #0x30
  401d00:	ldr	x1, [x1, #624]
  401d04:	bl	401b20 <printf@plt>
  401d08:	mov	w0, #0x0                   	// #0
  401d0c:	bl	401790 <exit@plt>
  401d10:	cmp	w0, #0x50
  401d14:	b.eq	4021c8 <ferror@plt+0x628>  // b.none
  401d18:	cmp	w0, #0x52
  401d1c:	b.ne	401e78 <ferror@plt+0x2d8>  // b.any
  401d20:	ldrb	w0, [sp, #168]
  401d24:	orr	w0, w0, #0x2
  401d28:	strb	w0, [sp, #168]
  401d2c:	b	401c58 <ferror@plt+0xb8>
  401d30:	cmp	w0, #0x70
  401d34:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401d38:	bl	401b30 <__errno_location@plt>
  401d3c:	ldr	x27, [x25]
  401d40:	str	wzr, [x0]
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	mov	x1, x24
  401d4c:	mov	x0, #0x0                   	// #0
  401d50:	bl	401ad0 <dcgettext@plt>
  401d54:	mov	x1, x0
  401d58:	mov	x0, x27
  401d5c:	bl	4035c8 <ferror@plt+0x1a28>
  401d60:	str	w0, [sp, #128]
  401d64:	b	401c58 <ferror@plt+0xb8>
  401d68:	cmp	w0, #0x69
  401d6c:	b.eq	4021bc <ferror@plt+0x61c>  // b.none
  401d70:	b.le	401e64 <ferror@plt+0x2c4>
  401d74:	cmp	w0, #0x6d
  401d78:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401d7c:	ldp	x0, x1, [x23]
  401d80:	add	x21, sp, #0x68
  401d84:	stp	x0, x1, [sp, #104]
  401d88:	adrp	x26, 404000 <ferror@plt+0x2460>
  401d8c:	adrp	x25, 404000 <ferror@plt+0x2460>
  401d90:	ldr	x0, [x23, #16]
  401d94:	add	x24, x21, #0x18
  401d98:	add	x26, x26, #0xf98
  401d9c:	add	x25, x25, #0xf78
  401da0:	str	x0, [sp, #120]
  401da4:	b	401de8 <ferror@plt+0x248>
  401da8:	mov	x1, x25
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	mov	x0, #0x0                   	// #0
  401db4:	bl	401ad0 <dcgettext@plt>
  401db8:	mov	x1, x0
  401dbc:	mov	w0, w22
  401dc0:	mov	x22, x1
  401dc4:	add	x21, x21, #0x4
  401dc8:	bl	402750 <ferror@plt+0xbb0>
  401dcc:	mov	x1, x0
  401dd0:	mov	w3, w20
  401dd4:	mov	w2, w19
  401dd8:	mov	x0, x22
  401ddc:	bl	401b20 <printf@plt>
  401de0:	cmp	x21, x24
  401de4:	b.eq	401e44 <ferror@plt+0x2a4>  // b.none
  401de8:	ldr	w22, [x21]
  401dec:	mov	w0, w22
  401df0:	bl	401940 <sched_get_priority_max@plt>
  401df4:	mov	w20, w0
  401df8:	mov	w0, w22
  401dfc:	bl	401a10 <sched_get_priority_min@plt>
  401e00:	mov	w19, w0
  401e04:	cmp	w20, #0x0
  401e08:	ccmp	w0, #0x0, #0x1, ge  // ge = tcont
  401e0c:	b.ge	401da8 <ferror@plt+0x208>  // b.tcont
  401e10:	mov	x1, x26
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	mov	x0, #0x0                   	// #0
  401e1c:	bl	401ad0 <dcgettext@plt>
  401e20:	mov	x19, x0
  401e24:	mov	w0, w22
  401e28:	bl	402750 <ferror@plt+0xbb0>
  401e2c:	add	x21, x21, #0x4
  401e30:	mov	x1, x0
  401e34:	mov	x0, x19
  401e38:	bl	401b20 <printf@plt>
  401e3c:	cmp	x21, x24
  401e40:	b.ne	401de8 <ferror@plt+0x248>  // b.any
  401e44:	mov	w0, #0x0                   	// #0
  401e48:	ldp	x19, x20, [sp, #16]
  401e4c:	ldp	x21, x22, [sp, #32]
  401e50:	ldp	x23, x24, [sp, #48]
  401e54:	ldp	x25, x26, [sp, #64]
  401e58:	ldr	x27, [sp, #80]
  401e5c:	ldp	x29, x30, [sp], #176
  401e60:	ret
  401e64:	cmp	w0, #0x66
  401e68:	b.ne	401eb0 <ferror@plt+0x310>  // b.any
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	str	w0, [sp, #132]
  401e74:	b	401c58 <ferror@plt+0xb8>
  401e78:	cmp	w0, #0x44
  401e7c:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401e80:	adrp	x3, 417000 <ferror@plt+0x15460>
  401e84:	mov	w2, #0x5                   	// #5
  401e88:	adrp	x1, 405000 <ferror@plt+0x3460>
  401e8c:	mov	x0, #0x0                   	// #0
  401e90:	ldr	x27, [x3, #600]
  401e94:	add	x1, x1, #0x0
  401e98:	bl	401ad0 <dcgettext@plt>
  401e9c:	mov	x1, x0
  401ea0:	mov	x0, x27
  401ea4:	bl	403690 <ferror@plt+0x1af0>
  401ea8:	str	x0, [sp, #152]
  401eac:	b	401c58 <ferror@plt+0xb8>
  401eb0:	cmp	w0, #0x68
  401eb4:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401eb8:	adrp	x3, 417000 <ferror@plt+0x15460>
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	adrp	x1, 405000 <ferror@plt+0x3460>
  401ec4:	mov	x0, #0x0                   	// #0
  401ec8:	ldr	x19, [x3, #616]
  401ecc:	add	x1, x1, #0x48
  401ed0:	bl	401ad0 <dcgettext@plt>
  401ed4:	mov	x1, x19
  401ed8:	bl	401780 <fputs@plt>
  401edc:	mov	x1, x19
  401ee0:	mov	w0, #0xa                   	// #10
  401ee4:	bl	401800 <fputc@plt>
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	adrp	x1, 405000 <ferror@plt+0x3460>
  401ef0:	mov	x0, #0x0                   	// #0
  401ef4:	add	x1, x1, #0x90
  401ef8:	bl	401ad0 <dcgettext@plt>
  401efc:	mov	x1, x19
  401f00:	bl	401780 <fputs@plt>
  401f04:	mov	x1, x19
  401f08:	mov	w0, #0xa                   	// #10
  401f0c:	bl	401800 <fputc@plt>
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f18:	mov	x0, #0x0                   	// #0
  401f1c:	add	x1, x1, #0xf8
  401f20:	bl	401ad0 <dcgettext@plt>
  401f24:	mov	x1, x19
  401f28:	bl	401780 <fputs@plt>
  401f2c:	mov	x1, x19
  401f30:	mov	w0, #0xa                   	// #10
  401f34:	bl	401800 <fputc@plt>
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f40:	mov	x0, #0x0                   	// #0
  401f44:	add	x1, x1, #0x120
  401f48:	bl	401ad0 <dcgettext@plt>
  401f4c:	mov	x1, x19
  401f50:	bl	401780 <fputs@plt>
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	add	x1, x1, #0x138
  401f64:	bl	401ad0 <dcgettext@plt>
  401f68:	mov	x1, x19
  401f6c:	bl	401780 <fputs@plt>
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	add	x1, x1, #0x170
  401f80:	bl	401ad0 <dcgettext@plt>
  401f84:	mov	x1, x19
  401f88:	bl	401780 <fputs@plt>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	add	x1, x1, #0x1a8
  401f9c:	bl	401ad0 <dcgettext@plt>
  401fa0:	mov	x1, x19
  401fa4:	bl	401780 <fputs@plt>
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	adrp	x1, 405000 <ferror@plt+0x3460>
  401fb0:	mov	x0, #0x0                   	// #0
  401fb4:	add	x1, x1, #0x1d8
  401fb8:	bl	401ad0 <dcgettext@plt>
  401fbc:	mov	x1, x19
  401fc0:	bl	401780 <fputs@plt>
  401fc4:	mov	w2, #0x5                   	// #5
  401fc8:	adrp	x1, 405000 <ferror@plt+0x3460>
  401fcc:	mov	x0, #0x0                   	// #0
  401fd0:	add	x1, x1, #0x208
  401fd4:	bl	401ad0 <dcgettext@plt>
  401fd8:	mov	x1, x19
  401fdc:	bl	401780 <fputs@plt>
  401fe0:	mov	w2, #0x5                   	// #5
  401fe4:	adrp	x1, 405000 <ferror@plt+0x3460>
  401fe8:	mov	x0, #0x0                   	// #0
  401fec:	add	x1, x1, #0x240
  401ff0:	bl	401ad0 <dcgettext@plt>
  401ff4:	mov	x1, x19
  401ff8:	bl	401780 <fputs@plt>
  401ffc:	mov	x1, x19
  402000:	mov	w0, #0xa                   	// #10
  402004:	bl	401800 <fputc@plt>
  402008:	mov	w2, #0x5                   	// #5
  40200c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402010:	mov	x0, #0x0                   	// #0
  402014:	add	x1, x1, #0x278
  402018:	bl	401ad0 <dcgettext@plt>
  40201c:	mov	x1, x19
  402020:	bl	401780 <fputs@plt>
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 405000 <ferror@plt+0x3460>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	add	x1, x1, #0x290
  402034:	bl	401ad0 <dcgettext@plt>
  402038:	mov	x1, x19
  40203c:	bl	401780 <fputs@plt>
  402040:	mov	w2, #0x5                   	// #5
  402044:	adrp	x1, 405000 <ferror@plt+0x3460>
  402048:	mov	x0, #0x0                   	// #0
  40204c:	add	x1, x1, #0x2d8
  402050:	bl	401ad0 <dcgettext@plt>
  402054:	mov	x1, x19
  402058:	bl	401780 <fputs@plt>
  40205c:	mov	w2, #0x5                   	// #5
  402060:	adrp	x1, 405000 <ferror@plt+0x3460>
  402064:	mov	x0, #0x0                   	// #0
  402068:	add	x1, x1, #0x318
  40206c:	bl	401ad0 <dcgettext@plt>
  402070:	mov	x1, x19
  402074:	bl	401780 <fputs@plt>
  402078:	mov	w2, #0x5                   	// #5
  40207c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402080:	mov	x0, #0x0                   	// #0
  402084:	add	x1, x1, #0x358
  402088:	bl	401ad0 <dcgettext@plt>
  40208c:	mov	x1, x19
  402090:	bl	401780 <fputs@plt>
  402094:	mov	x1, x19
  402098:	mov	w0, #0xa                   	// #10
  40209c:	bl	401800 <fputc@plt>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020a8:	mov	x0, #0x0                   	// #0
  4020ac:	add	x1, x1, #0x398
  4020b0:	bl	401ad0 <dcgettext@plt>
  4020b4:	mov	x1, x19
  4020b8:	bl	401780 <fputs@plt>
  4020bc:	mov	w2, #0x5                   	// #5
  4020c0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020c4:	mov	x0, #0x0                   	// #0
  4020c8:	add	x1, x1, #0x3a8
  4020cc:	bl	401ad0 <dcgettext@plt>
  4020d0:	mov	x1, x19
  4020d4:	bl	401780 <fputs@plt>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020e0:	mov	x0, #0x0                   	// #0
  4020e4:	add	x1, x1, #0x3f8
  4020e8:	bl	401ad0 <dcgettext@plt>
  4020ec:	mov	x1, x19
  4020f0:	bl	401780 <fputs@plt>
  4020f4:	mov	w2, #0x5                   	// #5
  4020f8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020fc:	mov	x0, #0x0                   	// #0
  402100:	add	x1, x1, #0x438
  402104:	bl	401ad0 <dcgettext@plt>
  402108:	mov	x1, x19
  40210c:	bl	401780 <fputs@plt>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 405000 <ferror@plt+0x3460>
  402118:	mov	x0, #0x0                   	// #0
  40211c:	add	x1, x1, #0x470
  402120:	bl	401ad0 <dcgettext@plt>
  402124:	mov	x1, x19
  402128:	bl	401780 <fputs@plt>
  40212c:	mov	x1, x19
  402130:	mov	w0, #0xa                   	// #10
  402134:	bl	401800 <fputc@plt>
  402138:	mov	w2, #0x5                   	// #5
  40213c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402140:	mov	x0, #0x0                   	// #0
  402144:	add	x1, x1, #0x4a8
  402148:	bl	401ad0 <dcgettext@plt>
  40214c:	mov	x19, x0
  402150:	mov	w2, #0x5                   	// #5
  402154:	adrp	x1, 405000 <ferror@plt+0x3460>
  402158:	mov	x0, #0x0                   	// #0
  40215c:	add	x1, x1, #0x4c0
  402160:	bl	401ad0 <dcgettext@plt>
  402164:	mov	x4, x0
  402168:	adrp	x3, 405000 <ferror@plt+0x3460>
  40216c:	add	x3, x3, #0x4d0
  402170:	mov	x2, x19
  402174:	adrp	x1, 405000 <ferror@plt+0x3460>
  402178:	adrp	x0, 405000 <ferror@plt+0x3460>
  40217c:	add	x1, x1, #0x4e0
  402180:	add	x0, x0, #0x4f0
  402184:	bl	401b20 <printf@plt>
  402188:	mov	w2, #0x5                   	// #5
  40218c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402190:	mov	x0, #0x0                   	// #0
  402194:	add	x1, x1, #0x508
  402198:	bl	401ad0 <dcgettext@plt>
  40219c:	adrp	x1, 405000 <ferror@plt+0x3460>
  4021a0:	add	x1, x1, #0x528
  4021a4:	bl	401b20 <printf@plt>
  4021a8:	mov	w0, #0x0                   	// #0
  4021ac:	bl	401790 <exit@plt>
  4021b0:	mov	w0, #0x6                   	// #6
  4021b4:	str	w0, [sp, #132]
  4021b8:	b	401c58 <ferror@plt+0xb8>
  4021bc:	mov	w0, #0x5                   	// #5
  4021c0:	str	w0, [sp, #132]
  4021c4:	b	401c58 <ferror@plt+0xb8>
  4021c8:	adrp	x3, 417000 <ferror@plt+0x15460>
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	adrp	x1, 404000 <ferror@plt+0x2460>
  4021d4:	mov	x0, #0x0                   	// #0
  4021d8:	ldr	x27, [x3, #600]
  4021dc:	add	x1, x1, #0xfe8
  4021e0:	bl	401ad0 <dcgettext@plt>
  4021e4:	mov	x1, x0
  4021e8:	mov	x0, x27
  4021ec:	bl	403690 <ferror@plt+0x1af0>
  4021f0:	str	x0, [sp, #160]
  4021f4:	b	401c58 <ferror@plt+0xb8>
  4021f8:	mov	w0, #0x2                   	// #2
  4021fc:	str	w0, [sp, #132]
  402200:	b	401c58 <ferror@plt+0xb8>
  402204:	str	wzr, [sp, #132]
  402208:	b	401c58 <ferror@plt+0xb8>
  40220c:	ldrb	w0, [sp, #168]
  402210:	orr	w0, w0, #0x1
  402214:	strb	w0, [sp, #168]
  402218:	b	401c58 <ferror@plt+0xb8>
  40221c:	adrp	x3, 417000 <ferror@plt+0x15460>
  402220:	mov	w2, #0x5                   	// #5
  402224:	mov	x1, x26
  402228:	mov	x0, #0x0                   	// #0
  40222c:	ldr	x27, [x3, #600]
  402230:	bl	401ad0 <dcgettext@plt>
  402234:	mov	x1, x0
  402238:	mov	x0, x27
  40223c:	bl	403690 <ferror@plt+0x1af0>
  402240:	str	x0, [sp, #144]
  402244:	b	401c58 <ferror@plt+0xb8>
  402248:	ldr	w0, [sp, #128]
  40224c:	adrp	x20, 417000 <ferror@plt+0x15460>
  402250:	tbnz	w0, #31, 40242c <ferror@plt+0x88c>
  402254:	ldr	w0, [x20, #608]
  402258:	sub	w0, w19, w0
  40225c:	cmp	w0, #0x0
  402260:	b.le	402444 <ferror@plt+0x8a4>
  402264:	ldrb	w1, [sp, #168]
  402268:	tbnz	w1, #3, 4023c0 <ferror@plt+0x820>
  40226c:	cmp	w0, #0x1
  402270:	b.eq	4023c0 <ferror@plt+0x820>  // b.none
  402274:	bl	401b30 <__errno_location@plt>
  402278:	mov	x22, x0
  40227c:	mov	w2, #0x5                   	// #5
  402280:	adrp	x1, 405000 <ferror@plt+0x3460>
  402284:	mov	x0, #0x0                   	// #0
  402288:	add	x1, x1, #0x570
  40228c:	str	wzr, [x22]
  402290:	ldrsw	x3, [x20, #608]
  402294:	ldr	x19, [x21, x3, lsl #3]
  402298:	bl	401ad0 <dcgettext@plt>
  40229c:	mov	x1, x0
  4022a0:	mov	x0, x19
  4022a4:	bl	4035c8 <ferror@plt+0x1a28>
  4022a8:	ldrb	w1, [sp, #168]
  4022ac:	mov	w19, w0
  4022b0:	str	w19, [sp, #136]
  4022b4:	ldr	w0, [sp, #132]
  4022b8:	tbz	w1, #1, 4022c8 <ferror@plt+0x728>
  4022bc:	sub	w1, w0, #0x1
  4022c0:	cmp	w1, #0x1
  4022c4:	b.hi	402504 <ferror@plt+0x964>  // b.pmore
  4022c8:	ldp	x2, x3, [sp, #144]
  4022cc:	cmp	w0, #0x6
  4022d0:	ldr	x4, [sp, #160]
  4022d4:	orr	x1, x2, x3
  4022d8:	orr	x1, x1, x4
  4022dc:	cbnz	x1, 4023dc <ferror@plt+0x83c>
  4022e0:	b.eq	402494 <ferror@plt+0x8f4>  // b.none
  4022e4:	ldr	w1, [sp, #128]
  4022e8:	cmn	w1, #0x1
  4022ec:	b.ne	4022f4 <ferror@plt+0x754>  // b.any
  4022f0:	str	wzr, [sp, #128]
  4022f4:	bl	401a10 <sched_get_priority_min@plt>
  4022f8:	cmp	w19, w0
  4022fc:	b.lt	402540 <ferror@plt+0x9a0>  // b.tstop
  402300:	ldr	w0, [sp, #132]
  402304:	bl	401940 <sched_get_priority_max@plt>
  402308:	ldr	w1, [sp, #136]
  40230c:	cmp	w0, w1
  402310:	b.lt	402540 <ferror@plt+0x9a0>  // b.tstop
  402314:	ldrb	w1, [sp, #168]
  402318:	ldr	w0, [sp, #128]
  40231c:	tbz	w1, #0, 4023f4 <ferror@plt+0x854>
  402320:	bl	4047c0 <ferror@plt+0x2c20>
  402324:	mov	x19, x0
  402328:	cbnz	x0, 402344 <ferror@plt+0x7a4>
  40232c:	b	402524 <ferror@plt+0x984>
  402330:	ldr	w1, [sp, #104]
  402334:	add	x0, sp, #0x80
  402338:	bl	402670 <ferror@plt+0xad0>
  40233c:	cmn	w0, #0x1
  402340:	b.eq	4024c0 <ferror@plt+0x920>  // b.none
  402344:	add	x1, sp, #0x68
  402348:	mov	x0, x19
  40234c:	bl	404878 <ferror@plt+0x2cd8>
  402350:	cbz	w0, 402330 <ferror@plt+0x790>
  402354:	mov	x0, x19
  402358:	bl	404848 <ferror@plt+0x2ca8>
  40235c:	ldrb	w1, [sp, #168]
  402360:	orr	w1, w1, #0x4
  402364:	strb	w1, [sp, #168]
  402368:	tbnz	w1, #3, 40249c <ferror@plt+0x8fc>
  40236c:	ldr	w0, [sp, #128]
  402370:	cbnz	w0, 401e44 <ferror@plt+0x2a4>
  402374:	ldrsw	x1, [x20, #608]
  402378:	add	x1, x1, #0x1
  40237c:	lsl	x20, x1, #3
  402380:	add	x1, x21, x1, lsl #3
  402384:	ldr	x0, [x21, x20]
  402388:	bl	4019a0 <execvp@plt>
  40238c:	ldr	w0, [x22]
  402390:	mov	w2, #0x5                   	// #5
  402394:	adrp	x1, 405000 <ferror@plt+0x3460>
  402398:	add	x1, x1, #0x6d0
  40239c:	cmp	w0, #0x2
  4023a0:	mov	x0, #0x0                   	// #0
  4023a4:	cset	w19, eq  // eq = none
  4023a8:	add	w19, w19, #0x7e
  4023ac:	bl	401ad0 <dcgettext@plt>
  4023b0:	mov	x1, x0
  4023b4:	ldr	x2, [x21, x20]
  4023b8:	mov	w0, w19
  4023bc:	bl	401b70 <err@plt>
  4023c0:	add	x0, sp, #0x80
  4023c4:	bl	402a48 <ferror@plt+0xea8>
  4023c8:	ldr	w0, [x20, #608]
  4023cc:	sub	w19, w19, w0
  4023d0:	cmp	w19, #0x1
  4023d4:	b.ne	402274 <ferror@plt+0x6d4>  // b.any
  4023d8:	b	401e44 <ferror@plt+0x2a4>
  4023dc:	b.ne	4024e4 <ferror@plt+0x944>  // b.any
  4023e0:	cbz	x3, 402494 <ferror@plt+0x8f4>
  4023e4:	cbnz	x2, 4022e4 <ferror@plt+0x744>
  4023e8:	ldr	x1, [sp, #152]
  4023ec:	str	x1, [sp, #144]
  4023f0:	b	4022e4 <ferror@plt+0x744>
  4023f4:	mov	w1, w0
  4023f8:	add	x0, sp, #0x80
  4023fc:	bl	402670 <ferror@plt+0xad0>
  402400:	cmn	w0, #0x1
  402404:	b.ne	40235c <ferror@plt+0x7bc>  // b.any
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402410:	mov	x0, #0x0                   	// #0
  402414:	add	x1, x1, #0x6b0
  402418:	bl	401ad0 <dcgettext@plt>
  40241c:	mov	x1, x0
  402420:	ldr	w2, [sp, #128]
  402424:	mov	w0, #0x1                   	// #1
  402428:	bl	401b70 <err@plt>
  40242c:	cmn	w0, #0x1
  402430:	b.ne	402274 <ferror@plt+0x6d4>  // b.any
  402434:	ldr	w0, [x20, #608]
  402438:	sub	w19, w19, w0
  40243c:	cmp	w19, #0x1
  402440:	b.gt	402274 <ferror@plt+0x6d4>
  402444:	adrp	x1, 405000 <ferror@plt+0x3460>
  402448:	add	x1, x1, #0x590
  40244c:	mov	w2, #0x5                   	// #5
  402450:	mov	x0, #0x0                   	// #0
  402454:	bl	401ad0 <dcgettext@plt>
  402458:	bl	401ab0 <warnx@plt>
  40245c:	adrp	x0, 417000 <ferror@plt+0x15460>
  402460:	adrp	x1, 405000 <ferror@plt+0x3460>
  402464:	add	x1, x1, #0x530
  402468:	mov	w2, #0x5                   	// #5
  40246c:	ldr	x19, [x0, #592]
  402470:	mov	x0, #0x0                   	// #0
  402474:	bl	401ad0 <dcgettext@plt>
  402478:	mov	x1, x0
  40247c:	adrp	x2, 417000 <ferror@plt+0x15460>
  402480:	mov	x0, x19
  402484:	ldr	x2, [x2, #624]
  402488:	bl	401b50 <fprintf@plt>
  40248c:	mov	w0, #0x1                   	// #1
  402490:	bl	401790 <exit@plt>
  402494:	str	x4, [sp, #152]
  402498:	b	4023e4 <ferror@plt+0x844>
  40249c:	add	x0, sp, #0x80
  4024a0:	bl	402a48 <ferror@plt+0xea8>
  4024a4:	b	40236c <ferror@plt+0x7cc>
  4024a8:	adrp	x0, 417000 <ferror@plt+0x15460>
  4024ac:	adrp	x1, 405000 <ferror@plt+0x3460>
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	add	x1, x1, #0x530
  4024b8:	ldr	x19, [x0, #592]
  4024bc:	b	402470 <ferror@plt+0x8d0>
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4024c8:	mov	x0, #0x0                   	// #0
  4024cc:	add	x1, x1, #0x690
  4024d0:	bl	401ad0 <dcgettext@plt>
  4024d4:	mov	x1, x0
  4024d8:	ldr	w2, [sp, #104]
  4024dc:	mov	w0, #0x1                   	// #1
  4024e0:	bl	401b70 <err@plt>
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4024ec:	mov	x0, #0x0                   	// #0
  4024f0:	add	x1, x1, #0x5f0
  4024f4:	bl	401ad0 <dcgettext@plt>
  4024f8:	mov	x1, x0
  4024fc:	mov	w0, #0x1                   	// #1
  402500:	bl	401af0 <errx@plt>
  402504:	mov	w2, #0x5                   	// #5
  402508:	adrp	x1, 405000 <ferror@plt+0x3460>
  40250c:	mov	x0, #0x0                   	// #0
  402510:	add	x1, x1, #0x5a0
  402514:	bl	401ad0 <dcgettext@plt>
  402518:	mov	x1, x0
  40251c:	mov	w0, #0x1                   	// #1
  402520:	bl	401af0 <errx@plt>
  402524:	mov	w2, #0x5                   	// #5
  402528:	adrp	x1, 404000 <ferror@plt+0x2460>
  40252c:	add	x1, x1, #0xf20
  402530:	bl	401ad0 <dcgettext@plt>
  402534:	mov	x1, x0
  402538:	mov	w0, #0x1                   	// #1
  40253c:	bl	401b70 <err@plt>
  402540:	mov	w2, #0x5                   	// #5
  402544:	adrp	x1, 405000 <ferror@plt+0x3460>
  402548:	mov	x0, #0x0                   	// #0
  40254c:	add	x1, x1, #0x640
  402550:	bl	401ad0 <dcgettext@plt>
  402554:	mov	x1, x0
  402558:	ldr	w2, [sp, #136]
  40255c:	mov	w0, #0x1                   	// #1
  402560:	bl	401af0 <errx@plt>
  402564:	mov	x29, #0x0                   	// #0
  402568:	mov	x30, #0x0                   	// #0
  40256c:	mov	x5, x0
  402570:	ldr	x1, [sp]
  402574:	add	x2, sp, #0x8
  402578:	mov	x6, sp
  40257c:	movz	x0, #0x0, lsl #48
  402580:	movk	x0, #0x0, lsl #32
  402584:	movk	x0, #0x40, lsl #16
  402588:	movk	x0, #0x1bb0
  40258c:	movz	x3, #0x0, lsl #48
  402590:	movk	x3, #0x0, lsl #32
  402594:	movk	x3, #0x40, lsl #16
  402598:	movk	x3, #0x4c68
  40259c:	movz	x4, #0x0, lsl #48
  4025a0:	movk	x4, #0x0, lsl #32
  4025a4:	movk	x4, #0x40, lsl #16
  4025a8:	movk	x4, #0x4ce8
  4025ac:	bl	4018b0 <__libc_start_main@plt>
  4025b0:	bl	401970 <abort@plt>
  4025b4:	adrp	x0, 416000 <ferror@plt+0x14460>
  4025b8:	ldr	x0, [x0, #4064]
  4025bc:	cbz	x0, 4025c4 <ferror@plt+0xa24>
  4025c0:	b	401960 <__gmon_start__@plt>
  4025c4:	ret
  4025c8:	adrp	x0, 417000 <ferror@plt+0x15460>
  4025cc:	add	x0, x0, #0x250
  4025d0:	adrp	x1, 417000 <ferror@plt+0x15460>
  4025d4:	add	x1, x1, #0x250
  4025d8:	cmp	x1, x0
  4025dc:	b.eq	4025f4 <ferror@plt+0xa54>  // b.none
  4025e0:	adrp	x1, 404000 <ferror@plt+0x2460>
  4025e4:	ldr	x1, [x1, #3352]
  4025e8:	cbz	x1, 4025f4 <ferror@plt+0xa54>
  4025ec:	mov	x16, x1
  4025f0:	br	x16
  4025f4:	ret
  4025f8:	adrp	x0, 417000 <ferror@plt+0x15460>
  4025fc:	add	x0, x0, #0x250
  402600:	adrp	x1, 417000 <ferror@plt+0x15460>
  402604:	add	x1, x1, #0x250
  402608:	sub	x1, x1, x0
  40260c:	lsr	x2, x1, #63
  402610:	add	x1, x2, x1, asr #3
  402614:	cmp	xzr, x1, asr #1
  402618:	asr	x1, x1, #1
  40261c:	b.eq	402634 <ferror@plt+0xa94>  // b.none
  402620:	adrp	x2, 404000 <ferror@plt+0x2460>
  402624:	ldr	x2, [x2, #3360]
  402628:	cbz	x2, 402634 <ferror@plt+0xa94>
  40262c:	mov	x16, x2
  402630:	br	x16
  402634:	ret
  402638:	stp	x29, x30, [sp, #-32]!
  40263c:	mov	x29, sp
  402640:	str	x19, [sp, #16]
  402644:	adrp	x19, 417000 <ferror@plt+0x15460>
  402648:	ldrb	w0, [x19, #632]
  40264c:	cbnz	w0, 40265c <ferror@plt+0xabc>
  402650:	bl	4025c8 <ferror@plt+0xa28>
  402654:	mov	w0, #0x1                   	// #1
  402658:	strb	w0, [x19, #632]
  40265c:	ldr	x19, [sp, #16]
  402660:	ldp	x29, x30, [sp], #32
  402664:	ret
  402668:	b	4025f8 <ferror@plt+0xa58>
  40266c:	nop
  402670:	stp	x29, x30, [sp, #-112]!
  402674:	mov	x29, sp
  402678:	stp	x19, x20, [sp, #16]
  40267c:	mov	x19, x0
  402680:	mov	w0, #0x30                  	// #48
  402684:	stp	x21, x22, [sp, #32]
  402688:	mov	w20, w1
  40268c:	ldr	w22, [x19, #4]
  402690:	stp	xzr, xzr, [sp, #64]
  402694:	str	w0, [sp, #64]
  402698:	stp	xzr, xzr, [sp, #80]
  40269c:	stp	xzr, xzr, [sp, #96]
  4026a0:	bl	401b30 <__errno_location@plt>
  4026a4:	cmp	w22, #0x6
  4026a8:	mov	x21, x0
  4026ac:	b.eq	4026ec <ferror@plt+0xb4c>  // b.none
  4026b0:	ldr	w5, [x19, #8]
  4026b4:	orr	w2, w22, #0x40000000
  4026b8:	str	wzr, [x21]
  4026bc:	mov	w1, w20
  4026c0:	add	x3, sp, #0x38
  4026c4:	mov	x0, #0x77                  	// #119
  4026c8:	ldrb	w4, [x19, #40]
  4026cc:	str	w5, [sp, #56]
  4026d0:	tst	x4, #0x2
  4026d4:	csel	w2, w2, w22, ne  // ne = any
  4026d8:	bl	401b40 <syscall@plt>
  4026dc:	ldp	x19, x20, [sp, #16]
  4026e0:	ldp	x21, x22, [sp, #32]
  4026e4:	ldp	x29, x30, [sp], #112
  4026e8:	ret
  4026ec:	mov	w1, w20
  4026f0:	mov	w0, #0x0                   	// #0
  4026f4:	bl	4019b0 <getpriority@plt>
  4026f8:	ldp	w2, w4, [x19, #4]
  4026fc:	str	w2, [sp, #68]
  402700:	ldrb	w1, [x19, #40]
  402704:	stp	w0, w4, [sp, #80]
  402708:	ldr	x3, [x19, #16]
  40270c:	str	x3, [sp, #88]
  402710:	ldp	x2, x0, [x19, #24]
  402714:	stp	x2, x0, [sp, #96]
  402718:	tbz	w1, #1, 402728 <ferror@plt+0xb88>
  40271c:	ldr	x0, [sp, #72]
  402720:	orr	x0, x0, #0x40000000
  402724:	str	x0, [sp, #72]
  402728:	str	wzr, [x21]
  40272c:	mov	w1, w20
  402730:	add	x2, sp, #0x40
  402734:	mov	w3, #0x0                   	// #0
  402738:	mov	x0, #0x112                 	// #274
  40273c:	bl	401b40 <syscall@plt>
  402740:	ldp	x19, x20, [sp, #16]
  402744:	ldp	x21, x22, [sp, #32]
  402748:	ldp	x29, x30, [sp], #112
  40274c:	ret
  402750:	mov	w2, w0
  402754:	cmp	w0, #0x5
  402758:	b.eq	4027ec <ferror@plt+0xc4c>  // b.none
  40275c:	b.gt	4027a0 <ferror@plt+0xc00>
  402760:	cmp	w0, #0x2
  402764:	b.eq	4027e0 <ferror@plt+0xc40>  // b.none
  402768:	b.le	402780 <ferror@plt+0xbe0>
  40276c:	cmp	w0, #0x3
  402770:	adrp	x0, 404000 <ferror@plt+0x2460>
  402774:	add	x0, x0, #0xd28
  402778:	b.ne	4027cc <ferror@plt+0xc2c>  // b.any
  40277c:	ret
  402780:	adrp	x1, 404000 <ferror@plt+0x2460>
  402784:	add	x0, x1, #0xd68
  402788:	cbz	w2, 40277c <ferror@plt+0xbdc>
  40278c:	cmp	w2, #0x1
  402790:	b.ne	4027cc <ferror@plt+0xc2c>  // b.any
  402794:	adrp	x0, 404000 <ferror@plt+0x2460>
  402798:	add	x0, x0, #0xd38
  40279c:	ret
  4027a0:	mov	w0, #0x1                   	// #1
  4027a4:	movk	w0, #0x4000, lsl #16
  4027a8:	cmp	w2, w0
  4027ac:	b.eq	402794 <ferror@plt+0xbf4>  // b.none
  4027b0:	add	w0, w0, #0x1
  4027b4:	cmp	w2, w0
  4027b8:	b.eq	4027e0 <ferror@plt+0xc40>  // b.none
  4027bc:	adrp	x0, 404000 <ferror@plt+0x2460>
  4027c0:	cmp	w2, #0x6
  4027c4:	add	x0, x0, #0xd78
  4027c8:	b.eq	40277c <ferror@plt+0xbdc>  // b.none
  4027cc:	adrp	x1, 404000 <ferror@plt+0x2460>
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	add	x1, x1, #0xd88
  4027d8:	mov	x0, #0x0                   	// #0
  4027dc:	b	401ad0 <dcgettext@plt>
  4027e0:	adrp	x0, 404000 <ferror@plt+0x2460>
  4027e4:	add	x0, x0, #0xd58
  4027e8:	ret
  4027ec:	adrp	x0, 404000 <ferror@plt+0x2460>
  4027f0:	add	x0, x0, #0xd48
  4027f4:	ret
  4027f8:	stp	x29, x30, [sp, #-144]!
  4027fc:	mov	x29, sp
  402800:	stp	x19, x20, [sp, #16]
  402804:	mov	w19, w1
  402808:	stp	x21, x22, [sp, #32]
  40280c:	mov	x22, x0
  402810:	stp	x23, x24, [sp, #48]
  402814:	stp	x25, x26, [sp, #64]
  402818:	str	x27, [sp, #80]
  40281c:	cbz	w1, 4029e4 <ferror@plt+0xe44>
  402820:	bl	401b30 <__errno_location@plt>
  402824:	mov	x20, x0
  402828:	add	x2, sp, #0x60
  40282c:	mov	w1, w19
  402830:	mov	w4, #0x0                   	// #0
  402834:	mov	w3, #0x30                  	// #48
  402838:	str	wzr, [x20]
  40283c:	mov	x0, #0x113                 	// #275
  402840:	bl	401b40 <syscall@plt>
  402844:	cbz	w0, 402938 <ferror@plt+0xd98>
  402848:	ldr	w0, [x20]
  40284c:	cmp	w0, #0x26
  402850:	b.ne	402a10 <ferror@plt+0xe70>  // b.any
  402854:	mov	x26, #0x0                   	// #0
  402858:	mov	x24, #0x0                   	// #0
  40285c:	mov	x25, #0x0                   	// #0
  402860:	mov	w20, #0x0                   	// #0
  402864:	mov	w0, w19
  402868:	bl	401a20 <sched_getscheduler@plt>
  40286c:	mov	w21, w0
  402870:	cmn	w0, #0x1
  402874:	b.eq	402a10 <ferror@plt+0xe70>  // b.none
  402878:	add	x1, sp, #0x60
  40287c:	mov	w0, w19
  402880:	bl	401a80 <sched_getparam@plt>
  402884:	cbnz	w0, 402a34 <ferror@plt+0xe94>
  402888:	and	w0, w21, #0xfffffffd
  40288c:	mov	w1, #0x1                   	// #1
  402890:	movk	w1, #0x4000, lsl #16
  402894:	cmp	w0, w1
  402898:	ldrb	w0, [x22, #40]
  40289c:	csinc	w20, w20, wzr, ne  // ne = any
  4028a0:	ldr	w23, [sp, #96]
  4028a4:	tbnz	w0, #2, 402964 <ferror@plt+0xdc4>
  4028a8:	adrp	x1, 404000 <ferror@plt+0x2460>
  4028ac:	add	x1, x1, #0xe00
  4028b0:	mov	w2, #0x5                   	// #5
  4028b4:	mov	x0, #0x0                   	// #0
  4028b8:	bl	401ad0 <dcgettext@plt>
  4028bc:	mov	x27, x0
  4028c0:	mov	w0, w21
  4028c4:	bl	402750 <ferror@plt+0xbb0>
  4028c8:	mov	w1, w19
  4028cc:	mov	x2, x0
  4028d0:	mov	x0, x27
  4028d4:	bl	401b20 <printf@plt>
  4028d8:	cbnz	w20, 4029f0 <ferror@plt+0xe50>
  4028dc:	adrp	x1, 417000 <ferror@plt+0x15460>
  4028e0:	mov	w0, #0xa                   	// #10
  4028e4:	ldr	x1, [x1, #616]
  4028e8:	bl	4017d0 <putc@plt>
  4028ec:	ldrb	w0, [x22, #40]
  4028f0:	tbz	w0, #2, 402970 <ferror@plt+0xdd0>
  4028f4:	mov	w2, #0x5                   	// #5
  4028f8:	adrp	x1, 404000 <ferror@plt+0x2460>
  4028fc:	mov	x0, #0x0                   	// #0
  402900:	add	x1, x1, #0xe40
  402904:	bl	401ad0 <dcgettext@plt>
  402908:	mov	w2, w23
  40290c:	mov	w1, w19
  402910:	bl	401b20 <printf@plt>
  402914:	cmp	w21, #0x6
  402918:	b.eq	402998 <ferror@plt+0xdf8>  // b.none
  40291c:	ldp	x19, x20, [sp, #16]
  402920:	ldp	x21, x22, [sp, #32]
  402924:	ldp	x23, x24, [sp, #48]
  402928:	ldp	x25, x26, [sp, #64]
  40292c:	ldr	x27, [sp, #80]
  402930:	ldp	x29, x30, [sp], #144
  402934:	ret
  402938:	ldr	x1, [sp, #104]
  40293c:	ldr	w0, [x20]
  402940:	ldr	w21, [sp, #100]
  402944:	and	w20, w1, #0x1
  402948:	ldr	w23, [sp, #116]
  40294c:	cmp	w0, #0x26
  402950:	ldp	x24, x25, [sp, #120]
  402954:	ldr	x26, [sp, #136]
  402958:	b.eq	402864 <ferror@plt+0xcc4>  // b.none
  40295c:	ldrb	w0, [x22, #40]
  402960:	tbz	w0, #2, 4028a8 <ferror@plt+0xd08>
  402964:	adrp	x1, 404000 <ferror@plt+0x2460>
  402968:	add	x1, x1, #0xdd8
  40296c:	b	4028b0 <ferror@plt+0xd10>
  402970:	mov	w2, #0x5                   	// #5
  402974:	adrp	x1, 404000 <ferror@plt+0x2460>
  402978:	mov	x0, #0x0                   	// #0
  40297c:	add	x1, x1, #0xe68
  402980:	bl	401ad0 <dcgettext@plt>
  402984:	mov	w2, w23
  402988:	mov	w1, w19
  40298c:	bl	401b20 <printf@plt>
  402990:	cmp	w21, #0x6
  402994:	b.ne	40291c <ferror@plt+0xd7c>  // b.any
  402998:	ldrb	w0, [x22, #40]
  40299c:	tbnz	w0, #2, 402a00 <ferror@plt+0xe60>
  4029a0:	adrp	x1, 404000 <ferror@plt+0x2460>
  4029a4:	add	x1, x1, #0xed8
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, #0x0                   	// #0
  4029b0:	bl	401ad0 <dcgettext@plt>
  4029b4:	mov	x4, x26
  4029b8:	mov	x3, x25
  4029bc:	mov	x2, x24
  4029c0:	mov	w1, w19
  4029c4:	bl	401b20 <printf@plt>
  4029c8:	ldp	x19, x20, [sp, #16]
  4029cc:	ldp	x21, x22, [sp, #32]
  4029d0:	ldp	x23, x24, [sp, #48]
  4029d4:	ldp	x25, x26, [sp, #64]
  4029d8:	ldr	x27, [sp, #80]
  4029dc:	ldp	x29, x30, [sp], #144
  4029e0:	ret
  4029e4:	bl	401850 <getpid@plt>
  4029e8:	mov	w19, w0
  4029ec:	b	402820 <ferror@plt+0xc80>
  4029f0:	adrp	x0, 404000 <ferror@plt+0x2460>
  4029f4:	add	x0, x0, #0xe28
  4029f8:	bl	401b20 <printf@plt>
  4029fc:	b	4028dc <ferror@plt+0xd3c>
  402a00:	adrp	x1, 404000 <ferror@plt+0x2460>
  402a04:	mov	w2, #0x5                   	// #5
  402a08:	add	x1, x1, #0xe98
  402a0c:	b	4029ac <ferror@plt+0xe0c>
  402a10:	adrp	x1, 404000 <ferror@plt+0x2460>
  402a14:	add	x1, x1, #0xd90
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, #0x0                   	// #0
  402a20:	bl	401ad0 <dcgettext@plt>
  402a24:	mov	w2, w19
  402a28:	mov	x1, x0
  402a2c:	mov	w0, #0x1                   	// #1
  402a30:	bl	401b70 <err@plt>
  402a34:	adrp	x1, 404000 <ferror@plt+0x2460>
  402a38:	mov	w2, #0x5                   	// #5
  402a3c:	add	x1, x1, #0xdb0
  402a40:	b	402a1c <ferror@plt+0xe7c>
  402a44:	nop
  402a48:	stp	x29, x30, [sp, #-48]!
  402a4c:	mov	x29, sp
  402a50:	ldrb	w2, [x0, #40]
  402a54:	ldr	w1, [x0]
  402a58:	tbz	w2, #0, 402abc <ferror@plt+0xf1c>
  402a5c:	stp	x19, x20, [sp, #16]
  402a60:	mov	x19, x0
  402a64:	mov	w0, w1
  402a68:	bl	4047c0 <ferror@plt+0x2c20>
  402a6c:	mov	x20, x0
  402a70:	cbnz	x0, 402a9c <ferror@plt+0xefc>
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	adrp	x1, 404000 <ferror@plt+0x2460>
  402a7c:	add	x1, x1, #0xf20
  402a80:	bl	401ad0 <dcgettext@plt>
  402a84:	mov	x1, x0
  402a88:	mov	w0, #0x1                   	// #1
  402a8c:	bl	401b70 <err@plt>
  402a90:	ldr	w1, [sp, #44]
  402a94:	mov	x0, x19
  402a98:	bl	4027f8 <ferror@plt+0xc58>
  402a9c:	add	x1, sp, #0x2c
  402aa0:	mov	x0, x20
  402aa4:	bl	404878 <ferror@plt+0x2cd8>
  402aa8:	cbz	w0, 402a90 <ferror@plt+0xef0>
  402aac:	mov	x0, x20
  402ab0:	bl	404848 <ferror@plt+0x2ca8>
  402ab4:	ldp	x19, x20, [sp, #16]
  402ab8:	b	402ac0 <ferror@plt+0xf20>
  402abc:	bl	4027f8 <ferror@plt+0xc58>
  402ac0:	ldp	x29, x30, [sp], #48
  402ac4:	ret
  402ac8:	stp	x29, x30, [sp, #-32]!
  402acc:	adrp	x0, 417000 <ferror@plt+0x15460>
  402ad0:	mov	x29, sp
  402ad4:	stp	x19, x20, [sp, #16]
  402ad8:	ldr	x20, [x0, #616]
  402adc:	bl	401b30 <__errno_location@plt>
  402ae0:	mov	x19, x0
  402ae4:	mov	x0, x20
  402ae8:	str	wzr, [x19]
  402aec:	bl	401ba0 <ferror@plt>
  402af0:	cbz	w0, 402b90 <ferror@plt+0xff0>
  402af4:	ldr	w0, [x19]
  402af8:	cmp	w0, #0x9
  402afc:	b.ne	402b40 <ferror@plt+0xfa0>  // b.any
  402b00:	adrp	x0, 417000 <ferror@plt+0x15460>
  402b04:	ldr	x20, [x0, #592]
  402b08:	str	wzr, [x19]
  402b0c:	mov	x0, x20
  402b10:	bl	401ba0 <ferror@plt>
  402b14:	cbnz	w0, 402b28 <ferror@plt+0xf88>
  402b18:	mov	x0, x20
  402b1c:	bl	401a90 <fflush@plt>
  402b20:	cbz	w0, 402b70 <ferror@plt+0xfd0>
  402b24:	nop
  402b28:	ldr	w0, [x19]
  402b2c:	cmp	w0, #0x9
  402b30:	b.ne	402b68 <ferror@plt+0xfc8>  // b.any
  402b34:	ldp	x19, x20, [sp, #16]
  402b38:	ldp	x29, x30, [sp], #32
  402b3c:	ret
  402b40:	cmp	w0, #0x20
  402b44:	b.eq	402b00 <ferror@plt+0xf60>  // b.none
  402b48:	adrp	x1, 404000 <ferror@plt+0x2460>
  402b4c:	mov	w2, #0x5                   	// #5
  402b50:	add	x1, x1, #0xf40
  402b54:	cbz	w0, 402bbc <ferror@plt+0x101c>
  402b58:	mov	x0, #0x0                   	// #0
  402b5c:	bl	401ad0 <dcgettext@plt>
  402b60:	bl	4019d0 <warn@plt>
  402b64:	nop
  402b68:	mov	w0, #0x1                   	// #1
  402b6c:	bl	401750 <_exit@plt>
  402b70:	mov	x0, x20
  402b74:	bl	401830 <fileno@plt>
  402b78:	tbnz	w0, #31, 402b28 <ferror@plt+0xf88>
  402b7c:	bl	4017a0 <dup@plt>
  402b80:	tbnz	w0, #31, 402b28 <ferror@plt+0xf88>
  402b84:	bl	401950 <close@plt>
  402b88:	cbz	w0, 402b34 <ferror@plt+0xf94>
  402b8c:	b	402b28 <ferror@plt+0xf88>
  402b90:	mov	x0, x20
  402b94:	bl	401a90 <fflush@plt>
  402b98:	cbnz	w0, 402af4 <ferror@plt+0xf54>
  402b9c:	mov	x0, x20
  402ba0:	bl	401830 <fileno@plt>
  402ba4:	tbnz	w0, #31, 402af4 <ferror@plt+0xf54>
  402ba8:	bl	4017a0 <dup@plt>
  402bac:	tbnz	w0, #31, 402af4 <ferror@plt+0xf54>
  402bb0:	bl	401950 <close@plt>
  402bb4:	cbz	w0, 402b00 <ferror@plt+0xf60>
  402bb8:	b	402af4 <ferror@plt+0xf54>
  402bbc:	mov	x0, #0x0                   	// #0
  402bc0:	bl	401ad0 <dcgettext@plt>
  402bc4:	bl	401ab0 <warnx@plt>
  402bc8:	b	402b68 <ferror@plt+0xfc8>
  402bcc:	nop
  402bd0:	str	xzr, [x1]
  402bd4:	mov	x2, x0
  402bd8:	cbz	x0, 402c50 <ferror@plt+0x10b0>
  402bdc:	ldrsb	w3, [x0]
  402be0:	cmp	w3, #0x2f
  402be4:	b.ne	402c3c <ferror@plt+0x109c>  // b.any
  402be8:	ldrsb	w3, [x2, #1]
  402bec:	mov	x0, x2
  402bf0:	add	x2, x2, #0x1
  402bf4:	cmp	w3, #0x2f
  402bf8:	b.eq	402be8 <ferror@plt+0x1048>  // b.none
  402bfc:	mov	x3, #0x1                   	// #1
  402c00:	str	x3, [x1]
  402c04:	ldrsb	w3, [x0, #1]
  402c08:	cmp	w3, #0x2f
  402c0c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402c10:	b.eq	402c38 <ferror@plt+0x1098>  // b.none
  402c14:	sub	x2, x2, #0x1
  402c18:	mov	x3, #0x2                   	// #2
  402c1c:	nop
  402c20:	str	x3, [x1]
  402c24:	ldrsb	w4, [x2, x3]
  402c28:	add	x3, x3, #0x1
  402c2c:	cmp	w4, #0x2f
  402c30:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402c34:	b.ne	402c20 <ferror@plt+0x1080>  // b.any
  402c38:	ret
  402c3c:	mov	x0, #0x0                   	// #0
  402c40:	cbz	w3, 402c38 <ferror@plt+0x1098>
  402c44:	mov	x0, x2
  402c48:	add	x2, x2, #0x1
  402c4c:	b	402bfc <ferror@plt+0x105c>
  402c50:	mov	x0, #0x0                   	// #0
  402c54:	ret
  402c58:	stp	x29, x30, [sp, #-48]!
  402c5c:	mov	x29, sp
  402c60:	stp	x19, x20, [sp, #16]
  402c64:	mov	x20, x0
  402c68:	mov	w19, #0x0                   	// #0
  402c6c:	str	x21, [sp, #32]
  402c70:	mov	x21, x1
  402c74:	ldrsb	w1, [x0]
  402c78:	mov	x0, #0x0                   	// #0
  402c7c:	cbz	w1, 402ca4 <ferror@plt+0x1104>
  402c80:	cmp	w1, #0x5c
  402c84:	b.eq	402cb4 <ferror@plt+0x1114>  // b.none
  402c88:	mov	x0, x21
  402c8c:	bl	401a70 <strchr@plt>
  402c90:	cbnz	x0, 402ce0 <ferror@plt+0x1140>
  402c94:	add	w19, w19, #0x1
  402c98:	sxtw	x0, w19
  402c9c:	ldrsb	w1, [x20, w19, sxtw]
  402ca0:	cbnz	w1, 402c80 <ferror@plt+0x10e0>
  402ca4:	ldp	x19, x20, [sp, #16]
  402ca8:	ldr	x21, [sp, #32]
  402cac:	ldp	x29, x30, [sp], #48
  402cb0:	ret
  402cb4:	add	w0, w19, #0x1
  402cb8:	ldrsb	w0, [x20, w0, sxtw]
  402cbc:	cbz	w0, 402ce0 <ferror@plt+0x1140>
  402cc0:	add	w19, w19, #0x2
  402cc4:	sxtw	x0, w19
  402cc8:	ldrsb	w1, [x20, w19, sxtw]
  402ccc:	cbnz	w1, 402c80 <ferror@plt+0x10e0>
  402cd0:	ldp	x19, x20, [sp, #16]
  402cd4:	ldr	x21, [sp, #32]
  402cd8:	ldp	x29, x30, [sp], #48
  402cdc:	ret
  402ce0:	sxtw	x0, w19
  402ce4:	ldp	x19, x20, [sp, #16]
  402ce8:	ldr	x21, [sp, #32]
  402cec:	ldp	x29, x30, [sp], #48
  402cf0:	ret
  402cf4:	nop
  402cf8:	stp	x29, x30, [sp, #-80]!
  402cfc:	mov	x29, sp
  402d00:	stp	x19, x20, [sp, #16]
  402d04:	mov	x19, x0
  402d08:	stp	x21, x22, [sp, #32]
  402d0c:	mov	x22, x1
  402d10:	mov	w21, w2
  402d14:	str	x23, [sp, #48]
  402d18:	adrp	x23, 417000 <ferror@plt+0x15460>
  402d1c:	str	xzr, [sp, #72]
  402d20:	bl	401b30 <__errno_location@plt>
  402d24:	str	wzr, [x0]
  402d28:	cbz	x19, 402d3c <ferror@plt+0x119c>
  402d2c:	mov	x20, x0
  402d30:	ldrsb	w0, [x19]
  402d34:	adrp	x23, 417000 <ferror@plt+0x15460>
  402d38:	cbnz	w0, 402d54 <ferror@plt+0x11b4>
  402d3c:	ldr	w0, [x23, #584]
  402d40:	adrp	x1, 405000 <ferror@plt+0x3460>
  402d44:	mov	x3, x19
  402d48:	mov	x2, x22
  402d4c:	add	x1, x1, #0x9c8
  402d50:	bl	401af0 <errx@plt>
  402d54:	add	x1, sp, #0x48
  402d58:	mov	w2, w21
  402d5c:	mov	x0, x19
  402d60:	mov	w3, #0x0                   	// #0
  402d64:	bl	4018f0 <__strtoul_internal@plt>
  402d68:	ldr	w1, [x20]
  402d6c:	cbnz	w1, 402d9c <ferror@plt+0x11fc>
  402d70:	ldr	x1, [sp, #72]
  402d74:	cmp	x1, x19
  402d78:	b.eq	402d3c <ferror@plt+0x119c>  // b.none
  402d7c:	cbz	x1, 402d88 <ferror@plt+0x11e8>
  402d80:	ldrsb	w1, [x1]
  402d84:	cbnz	w1, 402d3c <ferror@plt+0x119c>
  402d88:	ldp	x19, x20, [sp, #16]
  402d8c:	ldp	x21, x22, [sp, #32]
  402d90:	ldr	x23, [sp, #48]
  402d94:	ldp	x29, x30, [sp], #80
  402d98:	ret
  402d9c:	ldr	w0, [x23, #584]
  402da0:	cmp	w1, #0x22
  402da4:	b.ne	402d3c <ferror@plt+0x119c>  // b.any
  402da8:	adrp	x1, 405000 <ferror@plt+0x3460>
  402dac:	mov	x3, x19
  402db0:	mov	x2, x22
  402db4:	add	x1, x1, #0x9c8
  402db8:	bl	401b70 <err@plt>
  402dbc:	nop
  402dc0:	stp	x29, x30, [sp, #-32]!
  402dc4:	mov	x29, sp
  402dc8:	stp	x19, x20, [sp, #16]
  402dcc:	mov	x19, x1
  402dd0:	mov	x20, x0
  402dd4:	bl	401b30 <__errno_location@plt>
  402dd8:	mov	x4, x0
  402ddc:	adrp	x0, 417000 <ferror@plt+0x15460>
  402de0:	mov	w5, #0x22                  	// #34
  402de4:	adrp	x1, 405000 <ferror@plt+0x3460>
  402de8:	mov	x3, x20
  402dec:	ldr	w0, [x0, #584]
  402df0:	mov	x2, x19
  402df4:	str	w5, [x4]
  402df8:	add	x1, x1, #0x9c8
  402dfc:	bl	401b70 <err@plt>
  402e00:	stp	x29, x30, [sp, #-32]!
  402e04:	mov	x29, sp
  402e08:	stp	x19, x20, [sp, #16]
  402e0c:	mov	x20, x1
  402e10:	mov	x19, x0
  402e14:	bl	402cf8 <ferror@plt+0x1158>
  402e18:	mov	x1, #0xffffffff            	// #4294967295
  402e1c:	cmp	x0, x1
  402e20:	b.hi	402e30 <ferror@plt+0x1290>  // b.pmore
  402e24:	ldp	x19, x20, [sp, #16]
  402e28:	ldp	x29, x30, [sp], #32
  402e2c:	ret
  402e30:	mov	x1, x20
  402e34:	mov	x0, x19
  402e38:	bl	402dc0 <ferror@plt+0x1220>
  402e3c:	nop
  402e40:	adrp	x1, 417000 <ferror@plt+0x15460>
  402e44:	str	w0, [x1, #584]
  402e48:	ret
  402e4c:	nop
  402e50:	stp	x29, x30, [sp, #-128]!
  402e54:	mov	x29, sp
  402e58:	stp	x19, x20, [sp, #16]
  402e5c:	mov	x20, x0
  402e60:	stp	x21, x22, [sp, #32]
  402e64:	mov	x22, x1
  402e68:	stp	x23, x24, [sp, #48]
  402e6c:	mov	x23, x2
  402e70:	str	xzr, [x1]
  402e74:	bl	401b30 <__errno_location@plt>
  402e78:	mov	x21, x0
  402e7c:	cbz	x20, 403110 <ferror@plt+0x1570>
  402e80:	ldrsb	w19, [x20]
  402e84:	cbz	w19, 403110 <ferror@plt+0x1570>
  402e88:	bl	4019e0 <__ctype_b_loc@plt>
  402e8c:	mov	x24, x0
  402e90:	mov	x2, x20
  402e94:	ldr	x0, [x0]
  402e98:	b	402ea0 <ferror@plt+0x1300>
  402e9c:	ldrsb	w19, [x2, #1]!
  402ea0:	ubfiz	x1, x19, #1, #8
  402ea4:	ldrh	w1, [x0, x1]
  402ea8:	tbnz	w1, #13, 402e9c <ferror@plt+0x12fc>
  402eac:	cmp	w19, #0x2d
  402eb0:	b.eq	403110 <ferror@plt+0x1570>  // b.none
  402eb4:	stp	x25, x26, [sp, #64]
  402eb8:	mov	x0, x20
  402ebc:	mov	w3, #0x0                   	// #0
  402ec0:	stp	x27, x28, [sp, #80]
  402ec4:	add	x27, sp, #0x78
  402ec8:	mov	x1, x27
  402ecc:	str	wzr, [x21]
  402ed0:	mov	w2, #0x0                   	// #0
  402ed4:	str	xzr, [sp, #120]
  402ed8:	bl	4018f0 <__strtoul_internal@plt>
  402edc:	mov	x25, x0
  402ee0:	ldr	x28, [sp, #120]
  402ee4:	ldr	w0, [x21]
  402ee8:	cmp	x28, x20
  402eec:	b.eq	403100 <ferror@plt+0x1560>  // b.none
  402ef0:	cbnz	w0, 403130 <ferror@plt+0x1590>
  402ef4:	cbz	x28, 4031a4 <ferror@plt+0x1604>
  402ef8:	ldrsb	w0, [x28]
  402efc:	mov	w20, #0x0                   	// #0
  402f00:	mov	x26, #0x0                   	// #0
  402f04:	cbz	w0, 4031a4 <ferror@plt+0x1604>
  402f08:	ldrsb	w0, [x28, #1]
  402f0c:	cmp	w0, #0x69
  402f10:	b.eq	402fbc <ferror@plt+0x141c>  // b.none
  402f14:	and	w1, w0, #0xffffffdf
  402f18:	cmp	w1, #0x42
  402f1c:	b.ne	403194 <ferror@plt+0x15f4>  // b.any
  402f20:	ldrsb	w0, [x28, #2]
  402f24:	cbz	w0, 4031dc <ferror@plt+0x163c>
  402f28:	bl	401820 <localeconv@plt>
  402f2c:	cbz	x0, 403108 <ferror@plt+0x1568>
  402f30:	ldr	x1, [x0]
  402f34:	cbz	x1, 403108 <ferror@plt+0x1568>
  402f38:	mov	x0, x1
  402f3c:	str	x1, [sp, #104]
  402f40:	bl	401770 <strlen@plt>
  402f44:	mov	x19, x0
  402f48:	cbnz	x26, 403108 <ferror@plt+0x1568>
  402f4c:	ldrsb	w0, [x28]
  402f50:	cbz	w0, 403108 <ferror@plt+0x1568>
  402f54:	ldr	x1, [sp, #104]
  402f58:	mov	x2, x19
  402f5c:	mov	x0, x1
  402f60:	mov	x1, x28
  402f64:	bl	401890 <strncmp@plt>
  402f68:	cbnz	w0, 403108 <ferror@plt+0x1568>
  402f6c:	ldrsb	w4, [x28, x19]
  402f70:	add	x1, x28, x19
  402f74:	cmp	w4, #0x30
  402f78:	b.ne	4031b8 <ferror@plt+0x1618>  // b.any
  402f7c:	add	w0, w20, #0x1
  402f80:	mov	x19, x1
  402f84:	nop
  402f88:	sub	w3, w19, w1
  402f8c:	ldrsb	w4, [x19, #1]!
  402f90:	add	w20, w3, w0
  402f94:	cmp	w4, #0x30
  402f98:	b.eq	402f88 <ferror@plt+0x13e8>  // b.none
  402f9c:	ldr	x0, [x24]
  402fa0:	ldrh	w0, [x0, w4, sxtw #1]
  402fa4:	tbnz	w0, #11, 403144 <ferror@plt+0x15a4>
  402fa8:	mov	x28, x19
  402fac:	str	x19, [sp, #120]
  402fb0:	ldrsb	w0, [x28, #1]
  402fb4:	cmp	w0, #0x69
  402fb8:	b.ne	402f14 <ferror@plt+0x1374>  // b.any
  402fbc:	ldrsb	w0, [x28, #2]
  402fc0:	and	w0, w0, #0xffffffdf
  402fc4:	cmp	w0, #0x42
  402fc8:	b.ne	402f28 <ferror@plt+0x1388>  // b.any
  402fcc:	ldrsb	w0, [x28, #3]
  402fd0:	cbnz	w0, 402f28 <ferror@plt+0x1388>
  402fd4:	mov	x19, #0x400                 	// #1024
  402fd8:	ldrsb	w27, [x28]
  402fdc:	adrp	x24, 405000 <ferror@plt+0x3460>
  402fe0:	add	x24, x24, #0x9d8
  402fe4:	mov	x0, x24
  402fe8:	mov	w1, w27
  402fec:	bl	401a70 <strchr@plt>
  402ff0:	cbz	x0, 4031e4 <ferror@plt+0x1644>
  402ff4:	sub	x1, x0, x24
  402ff8:	add	w1, w1, #0x1
  402ffc:	cbz	w1, 403200 <ferror@plt+0x1660>
  403000:	sxtw	x2, w19
  403004:	umulh	x0, x25, x2
  403008:	cbnz	x0, 4031d0 <ferror@plt+0x1630>
  40300c:	sub	w0, w1, #0x2
  403010:	b	403020 <ferror@plt+0x1480>
  403014:	umulh	x3, x25, x2
  403018:	sub	w0, w0, #0x1
  40301c:	cbnz	x3, 4031d0 <ferror@plt+0x1630>
  403020:	mul	x25, x25, x2
  403024:	cmn	w0, #0x1
  403028:	b.ne	403014 <ferror@plt+0x1474>  // b.any
  40302c:	mov	w0, #0x0                   	// #0
  403030:	cbz	x23, 403038 <ferror@plt+0x1498>
  403034:	str	w1, [x23]
  403038:	cmp	x26, #0x0
  40303c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403040:	b.eq	4030ec <ferror@plt+0x154c>  // b.none
  403044:	sub	w1, w1, #0x2
  403048:	mov	x5, #0x1                   	// #1
  40304c:	b	40305c <ferror@plt+0x14bc>
  403050:	umulh	x2, x5, x19
  403054:	sub	w1, w1, #0x1
  403058:	cbnz	x2, 403068 <ferror@plt+0x14c8>
  40305c:	mul	x5, x5, x19
  403060:	cmn	w1, #0x1
  403064:	b.ne	403050 <ferror@plt+0x14b0>  // b.any
  403068:	cmp	x26, #0xa
  40306c:	mov	x1, #0xa                   	// #10
  403070:	b.ls	403088 <ferror@plt+0x14e8>  // b.plast
  403074:	nop
  403078:	add	x1, x1, x1, lsl #2
  40307c:	cmp	x26, x1, lsl #1
  403080:	lsl	x1, x1, #1
  403084:	b.hi	403078 <ferror@plt+0x14d8>  // b.pmore
  403088:	cbz	w20, 4030a4 <ferror@plt+0x1504>
  40308c:	mov	w2, #0x0                   	// #0
  403090:	add	x1, x1, x1, lsl #2
  403094:	add	w2, w2, #0x1
  403098:	cmp	w20, w2
  40309c:	lsl	x1, x1, #1
  4030a0:	b.ne	403090 <ferror@plt+0x14f0>  // b.any
  4030a4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4030a8:	mov	x4, #0x1                   	// #1
  4030ac:	movk	x8, #0xcccd
  4030b0:	umulh	x6, x26, x8
  4030b4:	add	x7, x4, x4, lsl #2
  4030b8:	mov	x3, x4
  4030bc:	cmp	x26, #0x9
  4030c0:	lsl	x4, x7, #1
  4030c4:	lsr	x2, x6, #3
  4030c8:	add	x2, x2, x2, lsl #2
  4030cc:	sub	x2, x26, x2, lsl #1
  4030d0:	lsr	x26, x6, #3
  4030d4:	cbz	x2, 4030e8 <ferror@plt+0x1548>
  4030d8:	udiv	x3, x1, x3
  4030dc:	udiv	x2, x3, x2
  4030e0:	udiv	x2, x5, x2
  4030e4:	add	x25, x25, x2
  4030e8:	b.hi	4030b0 <ferror@plt+0x1510>  // b.pmore
  4030ec:	str	x25, [x22]
  4030f0:	tbnz	w0, #31, 4031c0 <ferror@plt+0x1620>
  4030f4:	ldp	x25, x26, [sp, #64]
  4030f8:	ldp	x27, x28, [sp, #80]
  4030fc:	b	40311c <ferror@plt+0x157c>
  403100:	cbnz	w0, 40313c <ferror@plt+0x159c>
  403104:	nop
  403108:	ldp	x25, x26, [sp, #64]
  40310c:	ldp	x27, x28, [sp, #80]
  403110:	mov	w1, #0x16                  	// #22
  403114:	mov	w0, #0xffffffea            	// #-22
  403118:	str	w1, [x21]
  40311c:	ldp	x19, x20, [sp, #16]
  403120:	ldp	x21, x22, [sp, #32]
  403124:	ldp	x23, x24, [sp, #48]
  403128:	ldp	x29, x30, [sp], #128
  40312c:	ret
  403130:	sub	x1, x25, #0x1
  403134:	cmn	x1, #0x3
  403138:	b.ls	402ef4 <ferror@plt+0x1354>  // b.plast
  40313c:	neg	w0, w0
  403140:	b	4030f0 <ferror@plt+0x1550>
  403144:	str	wzr, [x21]
  403148:	mov	x1, x27
  40314c:	mov	x0, x19
  403150:	mov	w3, #0x0                   	// #0
  403154:	mov	w2, #0x0                   	// #0
  403158:	str	xzr, [sp, #120]
  40315c:	bl	4018f0 <__strtoul_internal@plt>
  403160:	mov	x26, x0
  403164:	ldr	x28, [sp, #120]
  403168:	ldr	w0, [x21]
  40316c:	cmp	x28, x19
  403170:	b.eq	403100 <ferror@plt+0x1560>  // b.none
  403174:	cbz	w0, 40319c <ferror@plt+0x15fc>
  403178:	sub	x1, x26, #0x1
  40317c:	cmn	x1, #0x3
  403180:	b.hi	40313c <ferror@plt+0x159c>  // b.pmore
  403184:	cbz	x28, 403108 <ferror@plt+0x1568>
  403188:	ldrsb	w0, [x28]
  40318c:	cbnz	w0, 402f08 <ferror@plt+0x1368>
  403190:	b	403108 <ferror@plt+0x1568>
  403194:	cbnz	w0, 402f28 <ferror@plt+0x1388>
  403198:	b	402fd4 <ferror@plt+0x1434>
  40319c:	cbnz	x26, 403184 <ferror@plt+0x15e4>
  4031a0:	b	402f08 <ferror@plt+0x1368>
  4031a4:	mov	w0, #0x0                   	// #0
  4031a8:	ldp	x27, x28, [sp, #80]
  4031ac:	str	x25, [x22]
  4031b0:	ldp	x25, x26, [sp, #64]
  4031b4:	b	40311c <ferror@plt+0x157c>
  4031b8:	mov	x19, x1
  4031bc:	b	402f9c <ferror@plt+0x13fc>
  4031c0:	neg	w1, w0
  4031c4:	ldp	x25, x26, [sp, #64]
  4031c8:	ldp	x27, x28, [sp, #80]
  4031cc:	b	403118 <ferror@plt+0x1578>
  4031d0:	mov	w0, #0xffffffde            	// #-34
  4031d4:	cbnz	x23, 403034 <ferror@plt+0x1494>
  4031d8:	b	403038 <ferror@plt+0x1498>
  4031dc:	mov	x19, #0x3e8                 	// #1000
  4031e0:	b	402fd8 <ferror@plt+0x1438>
  4031e4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4031e8:	add	x24, x1, #0x9e8
  4031ec:	mov	x0, x24
  4031f0:	mov	w1, w27
  4031f4:	bl	401a70 <strchr@plt>
  4031f8:	cbnz	x0, 402ff4 <ferror@plt+0x1454>
  4031fc:	b	403108 <ferror@plt+0x1568>
  403200:	mov	w0, #0x0                   	// #0
  403204:	cbnz	x23, 403034 <ferror@plt+0x1494>
  403208:	ldp	x27, x28, [sp, #80]
  40320c:	str	x25, [x22]
  403210:	ldp	x25, x26, [sp, #64]
  403214:	b	40311c <ferror@plt+0x157c>
  403218:	mov	x2, #0x0                   	// #0
  40321c:	b	402e50 <ferror@plt+0x12b0>
  403220:	stp	x29, x30, [sp, #-48]!
  403224:	mov	x29, sp
  403228:	stp	x21, x22, [sp, #32]
  40322c:	mov	x22, x1
  403230:	cbz	x0, 403290 <ferror@plt+0x16f0>
  403234:	mov	x21, x0
  403238:	stp	x19, x20, [sp, #16]
  40323c:	mov	x20, x0
  403240:	b	40325c <ferror@plt+0x16bc>
  403244:	bl	4019e0 <__ctype_b_loc@plt>
  403248:	ubfiz	x19, x19, #1, #8
  40324c:	ldr	x2, [x0]
  403250:	ldrh	w2, [x2, x19]
  403254:	tbz	w2, #11, 403264 <ferror@plt+0x16c4>
  403258:	add	x20, x20, #0x1
  40325c:	ldrsb	w19, [x20]
  403260:	cbnz	w19, 403244 <ferror@plt+0x16a4>
  403264:	cbz	x22, 40326c <ferror@plt+0x16cc>
  403268:	str	x20, [x22]
  40326c:	cmp	x20, x21
  403270:	b.ls	4032a8 <ferror@plt+0x1708>  // b.plast
  403274:	ldrsb	w1, [x20]
  403278:	mov	w0, #0x1                   	// #1
  40327c:	ldp	x19, x20, [sp, #16]
  403280:	cbnz	w1, 403298 <ferror@plt+0x16f8>
  403284:	ldp	x21, x22, [sp, #32]
  403288:	ldp	x29, x30, [sp], #48
  40328c:	ret
  403290:	cbz	x1, 403298 <ferror@plt+0x16f8>
  403294:	str	xzr, [x1]
  403298:	mov	w0, #0x0                   	// #0
  40329c:	ldp	x21, x22, [sp, #32]
  4032a0:	ldp	x29, x30, [sp], #48
  4032a4:	ret
  4032a8:	mov	w0, #0x0                   	// #0
  4032ac:	ldp	x19, x20, [sp, #16]
  4032b0:	b	40329c <ferror@plt+0x16fc>
  4032b4:	nop
  4032b8:	stp	x29, x30, [sp, #-48]!
  4032bc:	mov	x29, sp
  4032c0:	stp	x21, x22, [sp, #32]
  4032c4:	mov	x22, x1
  4032c8:	cbz	x0, 403328 <ferror@plt+0x1788>
  4032cc:	mov	x21, x0
  4032d0:	stp	x19, x20, [sp, #16]
  4032d4:	mov	x20, x0
  4032d8:	b	4032f4 <ferror@plt+0x1754>
  4032dc:	bl	4019e0 <__ctype_b_loc@plt>
  4032e0:	ubfiz	x19, x19, #1, #8
  4032e4:	ldr	x2, [x0]
  4032e8:	ldrh	w2, [x2, x19]
  4032ec:	tbz	w2, #12, 4032fc <ferror@plt+0x175c>
  4032f0:	add	x20, x20, #0x1
  4032f4:	ldrsb	w19, [x20]
  4032f8:	cbnz	w19, 4032dc <ferror@plt+0x173c>
  4032fc:	cbz	x22, 403304 <ferror@plt+0x1764>
  403300:	str	x20, [x22]
  403304:	cmp	x20, x21
  403308:	b.ls	403340 <ferror@plt+0x17a0>  // b.plast
  40330c:	ldrsb	w1, [x20]
  403310:	mov	w0, #0x1                   	// #1
  403314:	ldp	x19, x20, [sp, #16]
  403318:	cbnz	w1, 403330 <ferror@plt+0x1790>
  40331c:	ldp	x21, x22, [sp, #32]
  403320:	ldp	x29, x30, [sp], #48
  403324:	ret
  403328:	cbz	x1, 403330 <ferror@plt+0x1790>
  40332c:	str	xzr, [x1]
  403330:	mov	w0, #0x0                   	// #0
  403334:	ldp	x21, x22, [sp, #32]
  403338:	ldp	x29, x30, [sp], #48
  40333c:	ret
  403340:	mov	w0, #0x0                   	// #0
  403344:	ldp	x19, x20, [sp, #16]
  403348:	b	403334 <ferror@plt+0x1794>
  40334c:	nop
  403350:	stp	x29, x30, [sp, #-128]!
  403354:	mov	x29, sp
  403358:	stp	x19, x20, [sp, #16]
  40335c:	mov	x20, x0
  403360:	mov	w0, #0xffffffd0            	// #-48
  403364:	stp	x21, x22, [sp, #32]
  403368:	mov	x21, x1
  40336c:	add	x22, sp, #0x80
  403370:	add	x1, sp, #0x50
  403374:	stp	x22, x22, [sp, #48]
  403378:	str	x1, [sp, #64]
  40337c:	stp	w0, wzr, [sp, #72]
  403380:	stp	x2, x3, [sp, #80]
  403384:	stp	x4, x5, [sp, #96]
  403388:	stp	x6, x7, [sp, #112]
  40338c:	b	4033d8 <ferror@plt+0x1838>
  403390:	ldr	x1, [x2]
  403394:	add	x0, x2, #0xf
  403398:	and	x0, x0, #0xfffffffffffffff8
  40339c:	str	x0, [sp, #48]
  4033a0:	cbz	x1, 403418 <ferror@plt+0x1878>
  4033a4:	ldr	x2, [sp, #48]
  4033a8:	add	x0, x2, #0xf
  4033ac:	and	x0, x0, #0xfffffffffffffff8
  4033b0:	str	x0, [sp, #48]
  4033b4:	ldr	x19, [x2]
  4033b8:	cbz	x19, 403418 <ferror@plt+0x1878>
  4033bc:	mov	x0, x20
  4033c0:	bl	4019c0 <strcmp@plt>
  4033c4:	cbz	w0, 403434 <ferror@plt+0x1894>
  4033c8:	mov	x1, x19
  4033cc:	mov	x0, x20
  4033d0:	bl	4019c0 <strcmp@plt>
  4033d4:	cbz	w0, 403438 <ferror@plt+0x1898>
  4033d8:	ldr	w3, [sp, #72]
  4033dc:	ldr	x2, [sp, #48]
  4033e0:	tbz	w3, #31, 403390 <ferror@plt+0x17f0>
  4033e4:	add	w0, w3, #0x8
  4033e8:	str	w0, [sp, #72]
  4033ec:	cmp	w0, #0x0
  4033f0:	b.gt	403390 <ferror@plt+0x17f0>
  4033f4:	ldr	x1, [x22, w3, sxtw]
  4033f8:	cbz	x1, 403418 <ferror@plt+0x1878>
  4033fc:	cbz	w0, 4033a8 <ferror@plt+0x1808>
  403400:	add	w3, w3, #0x10
  403404:	str	w3, [sp, #72]
  403408:	cmp	w3, #0x0
  40340c:	b.gt	4033a8 <ferror@plt+0x1808>
  403410:	add	x2, x22, w0, sxtw
  403414:	b	4033b4 <ferror@plt+0x1814>
  403418:	adrp	x0, 417000 <ferror@plt+0x15460>
  40341c:	adrp	x1, 405000 <ferror@plt+0x3460>
  403420:	mov	x3, x20
  403424:	mov	x2, x21
  403428:	ldr	w0, [x0, #584]
  40342c:	add	x1, x1, #0x9c8
  403430:	bl	401af0 <errx@plt>
  403434:	mov	w0, #0x1                   	// #1
  403438:	ldp	x19, x20, [sp, #16]
  40343c:	ldp	x21, x22, [sp, #32]
  403440:	ldp	x29, x30, [sp], #128
  403444:	ret
  403448:	cbz	x1, 403474 <ferror@plt+0x18d4>
  40344c:	add	x3, x0, x1
  403450:	sxtb	w2, w2
  403454:	b	403468 <ferror@plt+0x18c8>
  403458:	b.eq	403478 <ferror@plt+0x18d8>  // b.none
  40345c:	add	x0, x0, #0x1
  403460:	cmp	x3, x0
  403464:	b.eq	403474 <ferror@plt+0x18d4>  // b.none
  403468:	ldrsb	w1, [x0]
  40346c:	cmp	w2, w1
  403470:	cbnz	w1, 403458 <ferror@plt+0x18b8>
  403474:	mov	x0, #0x0                   	// #0
  403478:	ret
  40347c:	nop
  403480:	stp	x29, x30, [sp, #-32]!
  403484:	mov	w2, #0xa                   	// #10
  403488:	mov	x29, sp
  40348c:	stp	x19, x20, [sp, #16]
  403490:	mov	x20, x1
  403494:	mov	x19, x0
  403498:	bl	402e00 <ferror@plt+0x1260>
  40349c:	mov	w1, #0xffff                	// #65535
  4034a0:	cmp	w0, w1
  4034a4:	b.hi	4034b4 <ferror@plt+0x1914>  // b.pmore
  4034a8:	ldp	x19, x20, [sp, #16]
  4034ac:	ldp	x29, x30, [sp], #32
  4034b0:	ret
  4034b4:	mov	x1, x20
  4034b8:	mov	x0, x19
  4034bc:	bl	402dc0 <ferror@plt+0x1220>
  4034c0:	stp	x29, x30, [sp, #-32]!
  4034c4:	mov	w2, #0x10                  	// #16
  4034c8:	mov	x29, sp
  4034cc:	stp	x19, x20, [sp, #16]
  4034d0:	mov	x20, x1
  4034d4:	mov	x19, x0
  4034d8:	bl	402e00 <ferror@plt+0x1260>
  4034dc:	mov	w1, #0xffff                	// #65535
  4034e0:	cmp	w0, w1
  4034e4:	b.hi	4034f4 <ferror@plt+0x1954>  // b.pmore
  4034e8:	ldp	x19, x20, [sp, #16]
  4034ec:	ldp	x29, x30, [sp], #32
  4034f0:	ret
  4034f4:	mov	x1, x20
  4034f8:	mov	x0, x19
  4034fc:	bl	402dc0 <ferror@plt+0x1220>
  403500:	mov	w2, #0xa                   	// #10
  403504:	b	402e00 <ferror@plt+0x1260>
  403508:	mov	w2, #0x10                  	// #16
  40350c:	b	402e00 <ferror@plt+0x1260>
  403510:	stp	x29, x30, [sp, #-64]!
  403514:	mov	x29, sp
  403518:	stp	x19, x20, [sp, #16]
  40351c:	mov	x19, x0
  403520:	stp	x21, x22, [sp, #32]
  403524:	mov	x21, x1
  403528:	adrp	x22, 417000 <ferror@plt+0x15460>
  40352c:	str	xzr, [sp, #56]
  403530:	bl	401b30 <__errno_location@plt>
  403534:	str	wzr, [x0]
  403538:	cbz	x19, 40354c <ferror@plt+0x19ac>
  40353c:	mov	x20, x0
  403540:	ldrsb	w0, [x19]
  403544:	adrp	x22, 417000 <ferror@plt+0x15460>
  403548:	cbnz	w0, 403564 <ferror@plt+0x19c4>
  40354c:	ldr	w0, [x22, #584]
  403550:	adrp	x1, 405000 <ferror@plt+0x3460>
  403554:	mov	x3, x19
  403558:	mov	x2, x21
  40355c:	add	x1, x1, #0x9c8
  403560:	bl	401af0 <errx@plt>
  403564:	add	x1, sp, #0x38
  403568:	mov	x0, x19
  40356c:	mov	w3, #0x0                   	// #0
  403570:	mov	w2, #0xa                   	// #10
  403574:	bl	401880 <__strtol_internal@plt>
  403578:	ldr	w1, [x20]
  40357c:	cbnz	w1, 4035a8 <ferror@plt+0x1a08>
  403580:	ldr	x1, [sp, #56]
  403584:	cmp	x1, x19
  403588:	b.eq	40354c <ferror@plt+0x19ac>  // b.none
  40358c:	cbz	x1, 403598 <ferror@plt+0x19f8>
  403590:	ldrsb	w1, [x1]
  403594:	cbnz	w1, 40354c <ferror@plt+0x19ac>
  403598:	ldp	x19, x20, [sp, #16]
  40359c:	ldp	x21, x22, [sp, #32]
  4035a0:	ldp	x29, x30, [sp], #64
  4035a4:	ret
  4035a8:	ldr	w0, [x22, #584]
  4035ac:	cmp	w1, #0x22
  4035b0:	b.ne	40354c <ferror@plt+0x19ac>  // b.any
  4035b4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4035b8:	mov	x3, x19
  4035bc:	mov	x2, x21
  4035c0:	add	x1, x1, #0x9c8
  4035c4:	bl	401b70 <err@plt>
  4035c8:	stp	x29, x30, [sp, #-32]!
  4035cc:	mov	x29, sp
  4035d0:	stp	x19, x20, [sp, #16]
  4035d4:	mov	x19, x1
  4035d8:	mov	x20, x0
  4035dc:	bl	403510 <ferror@plt+0x1970>
  4035e0:	mov	x2, #0x80000000            	// #2147483648
  4035e4:	add	x2, x0, x2
  4035e8:	mov	x1, #0xffffffff            	// #4294967295
  4035ec:	cmp	x2, x1
  4035f0:	b.hi	403600 <ferror@plt+0x1a60>  // b.pmore
  4035f4:	ldp	x19, x20, [sp, #16]
  4035f8:	ldp	x29, x30, [sp], #32
  4035fc:	ret
  403600:	bl	401b30 <__errno_location@plt>
  403604:	mov	x4, x0
  403608:	adrp	x0, 417000 <ferror@plt+0x15460>
  40360c:	mov	w5, #0x22                  	// #34
  403610:	adrp	x1, 405000 <ferror@plt+0x3460>
  403614:	mov	x3, x20
  403618:	ldr	w0, [x0, #584]
  40361c:	mov	x2, x19
  403620:	str	w5, [x4]
  403624:	add	x1, x1, #0x9c8
  403628:	bl	401b70 <err@plt>
  40362c:	nop
  403630:	stp	x29, x30, [sp, #-32]!
  403634:	mov	x29, sp
  403638:	stp	x19, x20, [sp, #16]
  40363c:	mov	x19, x1
  403640:	mov	x20, x0
  403644:	bl	4035c8 <ferror@plt+0x1a28>
  403648:	add	w2, w0, #0x8, lsl #12
  40364c:	mov	w1, #0xffff                	// #65535
  403650:	cmp	w2, w1
  403654:	b.hi	403664 <ferror@plt+0x1ac4>  // b.pmore
  403658:	ldp	x19, x20, [sp, #16]
  40365c:	ldp	x29, x30, [sp], #32
  403660:	ret
  403664:	bl	401b30 <__errno_location@plt>
  403668:	mov	x4, x0
  40366c:	adrp	x0, 417000 <ferror@plt+0x15460>
  403670:	mov	w5, #0x22                  	// #34
  403674:	adrp	x1, 405000 <ferror@plt+0x3460>
  403678:	mov	x3, x20
  40367c:	ldr	w0, [x0, #584]
  403680:	mov	x2, x19
  403684:	str	w5, [x4]
  403688:	add	x1, x1, #0x9c8
  40368c:	bl	401b70 <err@plt>
  403690:	mov	w2, #0xa                   	// #10
  403694:	b	402cf8 <ferror@plt+0x1158>
  403698:	mov	w2, #0x10                  	// #16
  40369c:	b	402cf8 <ferror@plt+0x1158>
  4036a0:	stp	x29, x30, [sp, #-64]!
  4036a4:	mov	x29, sp
  4036a8:	stp	x19, x20, [sp, #16]
  4036ac:	mov	x19, x0
  4036b0:	stp	x21, x22, [sp, #32]
  4036b4:	mov	x21, x1
  4036b8:	adrp	x22, 417000 <ferror@plt+0x15460>
  4036bc:	str	xzr, [sp, #56]
  4036c0:	bl	401b30 <__errno_location@plt>
  4036c4:	str	wzr, [x0]
  4036c8:	cbz	x19, 4036dc <ferror@plt+0x1b3c>
  4036cc:	mov	x20, x0
  4036d0:	ldrsb	w0, [x19]
  4036d4:	adrp	x22, 417000 <ferror@plt+0x15460>
  4036d8:	cbnz	w0, 4036f4 <ferror@plt+0x1b54>
  4036dc:	ldr	w0, [x22, #584]
  4036e0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4036e4:	mov	x3, x19
  4036e8:	mov	x2, x21
  4036ec:	add	x1, x1, #0x9c8
  4036f0:	bl	401af0 <errx@plt>
  4036f4:	mov	x0, x19
  4036f8:	add	x1, sp, #0x38
  4036fc:	bl	4017b0 <strtod@plt>
  403700:	ldr	w0, [x20]
  403704:	cbnz	w0, 403730 <ferror@plt+0x1b90>
  403708:	ldr	x0, [sp, #56]
  40370c:	cmp	x0, x19
  403710:	b.eq	4036dc <ferror@plt+0x1b3c>  // b.none
  403714:	cbz	x0, 403720 <ferror@plt+0x1b80>
  403718:	ldrsb	w0, [x0]
  40371c:	cbnz	w0, 4036dc <ferror@plt+0x1b3c>
  403720:	ldp	x19, x20, [sp, #16]
  403724:	ldp	x21, x22, [sp, #32]
  403728:	ldp	x29, x30, [sp], #64
  40372c:	ret
  403730:	cmp	w0, #0x22
  403734:	ldr	w0, [x22, #584]
  403738:	b.ne	4036dc <ferror@plt+0x1b3c>  // b.any
  40373c:	adrp	x1, 405000 <ferror@plt+0x3460>
  403740:	mov	x3, x19
  403744:	mov	x2, x21
  403748:	add	x1, x1, #0x9c8
  40374c:	bl	401b70 <err@plt>
  403750:	stp	x29, x30, [sp, #-64]!
  403754:	mov	x29, sp
  403758:	stp	x19, x20, [sp, #16]
  40375c:	mov	x19, x0
  403760:	stp	x21, x22, [sp, #32]
  403764:	mov	x21, x1
  403768:	adrp	x22, 417000 <ferror@plt+0x15460>
  40376c:	str	xzr, [sp, #56]
  403770:	bl	401b30 <__errno_location@plt>
  403774:	str	wzr, [x0]
  403778:	cbz	x19, 40378c <ferror@plt+0x1bec>
  40377c:	mov	x20, x0
  403780:	ldrsb	w0, [x19]
  403784:	adrp	x22, 417000 <ferror@plt+0x15460>
  403788:	cbnz	w0, 4037a4 <ferror@plt+0x1c04>
  40378c:	ldr	w0, [x22, #584]
  403790:	adrp	x1, 405000 <ferror@plt+0x3460>
  403794:	mov	x3, x19
  403798:	mov	x2, x21
  40379c:	add	x1, x1, #0x9c8
  4037a0:	bl	401af0 <errx@plt>
  4037a4:	add	x1, sp, #0x38
  4037a8:	mov	x0, x19
  4037ac:	mov	w2, #0xa                   	// #10
  4037b0:	bl	4019f0 <strtol@plt>
  4037b4:	ldr	w1, [x20]
  4037b8:	cbnz	w1, 4037e4 <ferror@plt+0x1c44>
  4037bc:	ldr	x1, [sp, #56]
  4037c0:	cmp	x1, x19
  4037c4:	b.eq	40378c <ferror@plt+0x1bec>  // b.none
  4037c8:	cbz	x1, 4037d4 <ferror@plt+0x1c34>
  4037cc:	ldrsb	w1, [x1]
  4037d0:	cbnz	w1, 40378c <ferror@plt+0x1bec>
  4037d4:	ldp	x19, x20, [sp, #16]
  4037d8:	ldp	x21, x22, [sp, #32]
  4037dc:	ldp	x29, x30, [sp], #64
  4037e0:	ret
  4037e4:	ldr	w0, [x22, #584]
  4037e8:	cmp	w1, #0x22
  4037ec:	b.ne	40378c <ferror@plt+0x1bec>  // b.any
  4037f0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4037f4:	mov	x3, x19
  4037f8:	mov	x2, x21
  4037fc:	add	x1, x1, #0x9c8
  403800:	bl	401b70 <err@plt>
  403804:	nop
  403808:	stp	x29, x30, [sp, #-64]!
  40380c:	mov	x29, sp
  403810:	stp	x19, x20, [sp, #16]
  403814:	mov	x19, x0
  403818:	stp	x21, x22, [sp, #32]
  40381c:	mov	x21, x1
  403820:	adrp	x22, 417000 <ferror@plt+0x15460>
  403824:	str	xzr, [sp, #56]
  403828:	bl	401b30 <__errno_location@plt>
  40382c:	str	wzr, [x0]
  403830:	cbz	x19, 403844 <ferror@plt+0x1ca4>
  403834:	mov	x20, x0
  403838:	ldrsb	w0, [x19]
  40383c:	adrp	x22, 417000 <ferror@plt+0x15460>
  403840:	cbnz	w0, 40385c <ferror@plt+0x1cbc>
  403844:	ldr	w0, [x22, #584]
  403848:	adrp	x1, 405000 <ferror@plt+0x3460>
  40384c:	mov	x3, x19
  403850:	mov	x2, x21
  403854:	add	x1, x1, #0x9c8
  403858:	bl	401af0 <errx@plt>
  40385c:	add	x1, sp, #0x38
  403860:	mov	x0, x19
  403864:	mov	w2, #0xa                   	// #10
  403868:	bl	401760 <strtoul@plt>
  40386c:	ldr	w1, [x20]
  403870:	cbnz	w1, 40389c <ferror@plt+0x1cfc>
  403874:	ldr	x1, [sp, #56]
  403878:	cmp	x1, x19
  40387c:	b.eq	403844 <ferror@plt+0x1ca4>  // b.none
  403880:	cbz	x1, 40388c <ferror@plt+0x1cec>
  403884:	ldrsb	w1, [x1]
  403888:	cbnz	w1, 403844 <ferror@plt+0x1ca4>
  40388c:	ldp	x19, x20, [sp, #16]
  403890:	ldp	x21, x22, [sp, #32]
  403894:	ldp	x29, x30, [sp], #64
  403898:	ret
  40389c:	ldr	w0, [x22, #584]
  4038a0:	cmp	w1, #0x22
  4038a4:	b.ne	403844 <ferror@plt+0x1ca4>  // b.any
  4038a8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4038ac:	mov	x3, x19
  4038b0:	mov	x2, x21
  4038b4:	add	x1, x1, #0x9c8
  4038b8:	bl	401b70 <err@plt>
  4038bc:	nop
  4038c0:	stp	x29, x30, [sp, #-48]!
  4038c4:	mov	x29, sp
  4038c8:	stp	x19, x20, [sp, #16]
  4038cc:	mov	x19, x1
  4038d0:	mov	x20, x0
  4038d4:	add	x1, sp, #0x28
  4038d8:	bl	403218 <ferror@plt+0x1678>
  4038dc:	cbz	w0, 403914 <ferror@plt+0x1d74>
  4038e0:	bl	401b30 <__errno_location@plt>
  4038e4:	ldr	w1, [x0]
  4038e8:	adrp	x2, 417000 <ferror@plt+0x15460>
  4038ec:	mov	x3, x20
  4038f0:	ldr	w0, [x2, #584]
  4038f4:	mov	x2, x19
  4038f8:	cbz	w1, 403908 <ferror@plt+0x1d68>
  4038fc:	adrp	x1, 405000 <ferror@plt+0x3460>
  403900:	add	x1, x1, #0x9c8
  403904:	bl	401b70 <err@plt>
  403908:	adrp	x1, 405000 <ferror@plt+0x3460>
  40390c:	add	x1, x1, #0x9c8
  403910:	bl	401af0 <errx@plt>
  403914:	ldp	x19, x20, [sp, #16]
  403918:	ldr	x0, [sp, #40]
  40391c:	ldp	x29, x30, [sp], #48
  403920:	ret
  403924:	nop
  403928:	stp	x29, x30, [sp, #-32]!
  40392c:	mov	x29, sp
  403930:	str	x19, [sp, #16]
  403934:	mov	x19, x1
  403938:	mov	x1, x2
  40393c:	bl	4036a0 <ferror@plt+0x1b00>
  403940:	fcvtzs	d2, d0
  403944:	mov	x0, #0x848000000000        	// #145685290680320
  403948:	movk	x0, #0x412e, lsl #48
  40394c:	fmov	d1, x0
  403950:	scvtf	d3, d2
  403954:	fsub	d0, d0, d3
  403958:	fmul	d0, d0, d1
  40395c:	fcvtzs	d0, d0
  403960:	stp	d2, d0, [x19]
  403964:	ldr	x19, [sp, #16]
  403968:	ldp	x29, x30, [sp], #32
  40396c:	ret
  403970:	mov	w2, w0
  403974:	mov	x0, x1
  403978:	and	w1, w2, #0xf000
  40397c:	add	x14, x0, #0x1
  403980:	cmp	w1, #0x4, lsl #12
  403984:	add	x13, x0, #0x2
  403988:	add	x12, x0, #0x3
  40398c:	add	x11, x0, #0x4
  403990:	add	x10, x0, #0x5
  403994:	add	x9, x0, #0x6
  403998:	add	x8, x0, #0x7
  40399c:	add	x7, x0, #0x8
  4039a0:	add	x6, x0, #0x9
  4039a4:	b.eq	403b10 <ferror@plt+0x1f70>  // b.none
  4039a8:	cmp	w1, #0xa, lsl #12
  4039ac:	b.eq	403a04 <ferror@plt+0x1e64>  // b.none
  4039b0:	cmp	w1, #0x2, lsl #12
  4039b4:	b.eq	403b30 <ferror@plt+0x1f90>  // b.none
  4039b8:	cmp	w1, #0x6, lsl #12
  4039bc:	b.eq	403b20 <ferror@plt+0x1f80>  // b.none
  4039c0:	cmp	w1, #0xc, lsl #12
  4039c4:	b.eq	403b40 <ferror@plt+0x1fa0>  // b.none
  4039c8:	cmp	w1, #0x1, lsl #12
  4039cc:	b.eq	403b50 <ferror@plt+0x1fb0>  // b.none
  4039d0:	cmp	w1, #0x8, lsl #12
  4039d4:	b.eq	403b60 <ferror@plt+0x1fc0>  // b.none
  4039d8:	mov	x4, x6
  4039dc:	mov	x6, x7
  4039e0:	mov	x7, x8
  4039e4:	mov	x8, x9
  4039e8:	mov	x9, x10
  4039ec:	mov	x10, x11
  4039f0:	mov	x11, x12
  4039f4:	mov	x12, x13
  4039f8:	mov	x13, x14
  4039fc:	mov	x14, x0
  403a00:	b	403a10 <ferror@plt+0x1e70>
  403a04:	mov	x4, x0
  403a08:	mov	w1, #0x6c                  	// #108
  403a0c:	strb	w1, [x4], #10
  403a10:	tst	x2, #0x100
  403a14:	mov	w5, #0x2d                  	// #45
  403a18:	mov	w3, #0x72                  	// #114
  403a1c:	csel	w3, w3, w5, ne  // ne = any
  403a20:	tst	x2, #0x80
  403a24:	strb	w3, [x14]
  403a28:	mov	w3, #0x77                  	// #119
  403a2c:	csel	w3, w3, w5, ne  // ne = any
  403a30:	strb	w3, [x13]
  403a34:	and	w1, w2, #0x40
  403a38:	tbz	w2, #11, 403ad8 <ferror@plt+0x1f38>
  403a3c:	cmp	w1, #0x0
  403a40:	mov	w3, #0x53                  	// #83
  403a44:	mov	w1, #0x73                  	// #115
  403a48:	csel	w1, w1, w3, ne  // ne = any
  403a4c:	tst	x2, #0x20
  403a50:	strb	w1, [x12]
  403a54:	mov	w5, #0x2d                  	// #45
  403a58:	mov	w3, #0x72                  	// #114
  403a5c:	csel	w3, w3, w5, ne  // ne = any
  403a60:	tst	x2, #0x10
  403a64:	strb	w3, [x11]
  403a68:	mov	w3, #0x77                  	// #119
  403a6c:	csel	w3, w3, w5, ne  // ne = any
  403a70:	strb	w3, [x10]
  403a74:	and	w1, w2, #0x8
  403a78:	tbz	w2, #10, 403b00 <ferror@plt+0x1f60>
  403a7c:	cmp	w1, #0x0
  403a80:	mov	w3, #0x53                  	// #83
  403a84:	mov	w1, #0x73                  	// #115
  403a88:	csel	w1, w1, w3, ne  // ne = any
  403a8c:	tst	x2, #0x4
  403a90:	strb	w1, [x9]
  403a94:	mov	w5, #0x2d                  	// #45
  403a98:	mov	w3, #0x72                  	// #114
  403a9c:	csel	w3, w3, w5, ne  // ne = any
  403aa0:	tst	x2, #0x2
  403aa4:	strb	w3, [x8]
  403aa8:	mov	w3, #0x77                  	// #119
  403aac:	csel	w3, w3, w5, ne  // ne = any
  403ab0:	strb	w3, [x7]
  403ab4:	and	w1, w2, #0x1
  403ab8:	tbz	w2, #9, 403ae8 <ferror@plt+0x1f48>
  403abc:	cmp	w1, #0x0
  403ac0:	mov	w2, #0x54                  	// #84
  403ac4:	mov	w1, #0x74                  	// #116
  403ac8:	csel	w1, w1, w2, ne  // ne = any
  403acc:	strb	w1, [x6]
  403ad0:	strb	wzr, [x4]
  403ad4:	ret
  403ad8:	cmp	w1, #0x0
  403adc:	mov	w1, #0x78                  	// #120
  403ae0:	csel	w1, w1, w5, ne  // ne = any
  403ae4:	b	403a4c <ferror@plt+0x1eac>
  403ae8:	cmp	w1, #0x0
  403aec:	mov	w1, #0x78                  	// #120
  403af0:	csel	w1, w1, w5, ne  // ne = any
  403af4:	strb	w1, [x6]
  403af8:	strb	wzr, [x4]
  403afc:	ret
  403b00:	cmp	w1, #0x0
  403b04:	mov	w1, #0x78                  	// #120
  403b08:	csel	w1, w1, w5, ne  // ne = any
  403b0c:	b	403a8c <ferror@plt+0x1eec>
  403b10:	mov	x4, x0
  403b14:	mov	w1, #0x64                  	// #100
  403b18:	strb	w1, [x4], #10
  403b1c:	b	403a10 <ferror@plt+0x1e70>
  403b20:	mov	x4, x0
  403b24:	mov	w1, #0x62                  	// #98
  403b28:	strb	w1, [x4], #10
  403b2c:	b	403a10 <ferror@plt+0x1e70>
  403b30:	mov	x4, x0
  403b34:	mov	w1, #0x63                  	// #99
  403b38:	strb	w1, [x4], #10
  403b3c:	b	403a10 <ferror@plt+0x1e70>
  403b40:	mov	x4, x0
  403b44:	mov	w1, #0x73                  	// #115
  403b48:	strb	w1, [x4], #10
  403b4c:	b	403a10 <ferror@plt+0x1e70>
  403b50:	mov	x4, x0
  403b54:	mov	w1, #0x70                  	// #112
  403b58:	strb	w1, [x4], #10
  403b5c:	b	403a10 <ferror@plt+0x1e70>
  403b60:	mov	x4, x0
  403b64:	mov	w1, #0x2d                  	// #45
  403b68:	strb	w1, [x4], #10
  403b6c:	b	403a10 <ferror@plt+0x1e70>
  403b70:	stp	x29, x30, [sp, #-96]!
  403b74:	mov	x29, sp
  403b78:	stp	x19, x20, [sp, #16]
  403b7c:	stp	x21, x22, [sp, #32]
  403b80:	add	x21, sp, #0x38
  403b84:	mov	x4, x21
  403b88:	tbz	w0, #1, 403b98 <ferror@plt+0x1ff8>
  403b8c:	add	x4, x21, #0x1
  403b90:	mov	w2, #0x20                  	// #32
  403b94:	strb	w2, [sp, #56]
  403b98:	mov	w2, #0xa                   	// #10
  403b9c:	mov	x5, #0x1                   	// #1
  403ba0:	lsl	x3, x5, x2
  403ba4:	cmp	x1, x3
  403ba8:	b.cc	403cbc <ferror@plt+0x211c>  // b.lo, b.ul, b.last
  403bac:	add	w2, w2, #0xa
  403bb0:	cmp	w2, #0x46
  403bb4:	b.ne	403ba0 <ferror@plt+0x2000>  // b.any
  403bb8:	mov	w19, #0x3c                  	// #60
  403bbc:	mov	w8, #0xcccd                	// #52429
  403bc0:	adrp	x6, 405000 <ferror@plt+0x3460>
  403bc4:	movk	w8, #0xcccc, lsl #16
  403bc8:	add	x6, x6, #0xa00
  403bcc:	mov	x5, #0xffffffffffffffff    	// #-1
  403bd0:	and	w7, w0, #0x1
  403bd4:	umull	x8, w19, w8
  403bd8:	lsl	x5, x5, x19
  403bdc:	lsr	x19, x1, x19
  403be0:	bic	x5, x1, x5
  403be4:	mov	w3, w19
  403be8:	lsr	x8, x8, #35
  403bec:	ldrsb	w1, [x6, w8, sxtw]
  403bf0:	strb	w1, [x4]
  403bf4:	cmp	w1, #0x42
  403bf8:	add	x1, x4, #0x1
  403bfc:	csel	w7, w7, wzr, ne  // ne = any
  403c00:	cbz	w7, 403c10 <ferror@plt+0x2070>
  403c04:	add	x1, x4, #0x3
  403c08:	mov	w6, #0x4269                	// #17001
  403c0c:	sturh	w6, [x4, #1]
  403c10:	strb	wzr, [x1]
  403c14:	cbz	x5, 403cd0 <ferror@plt+0x2130>
  403c18:	sub	w2, w2, #0x14
  403c1c:	lsr	x2, x5, x2
  403c20:	tbz	w0, #2, 403d04 <ferror@plt+0x2164>
  403c24:	add	x2, x2, #0x5
  403c28:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403c2c:	movk	x0, #0xcccd
  403c30:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403c34:	movk	x4, #0x1999, lsl #48
  403c38:	umulh	x20, x2, x0
  403c3c:	lsr	x20, x20, #3
  403c40:	mul	x1, x20, x0
  403c44:	umulh	x0, x20, x0
  403c48:	ror	x1, x1, #1
  403c4c:	lsr	x0, x0, #3
  403c50:	cmp	x1, x4
  403c54:	csel	x20, x20, x0, hi  // hi = pmore
  403c58:	cbz	x20, 403cd0 <ferror@plt+0x2130>
  403c5c:	bl	401820 <localeconv@plt>
  403c60:	cbz	x0, 403d34 <ferror@plt+0x2194>
  403c64:	ldr	x4, [x0]
  403c68:	cbz	x4, 403d34 <ferror@plt+0x2194>
  403c6c:	ldrsb	w1, [x4]
  403c70:	adrp	x0, 405000 <ferror@plt+0x3460>
  403c74:	add	x0, x0, #0x9f8
  403c78:	cmp	w1, #0x0
  403c7c:	csel	x4, x0, x4, eq  // eq = none
  403c80:	mov	x6, x21
  403c84:	mov	x5, x20
  403c88:	mov	w3, w19
  403c8c:	adrp	x2, 405000 <ferror@plt+0x3460>
  403c90:	add	x2, x2, #0xa08
  403c94:	add	x22, sp, #0x40
  403c98:	mov	x1, #0x20                  	// #32
  403c9c:	mov	x0, x22
  403ca0:	bl	401810 <snprintf@plt>
  403ca4:	mov	x0, x22
  403ca8:	bl	401920 <strdup@plt>
  403cac:	ldp	x19, x20, [sp, #16]
  403cb0:	ldp	x21, x22, [sp, #32]
  403cb4:	ldp	x29, x30, [sp], #96
  403cb8:	ret
  403cbc:	subs	w19, w2, #0xa
  403cc0:	b.ne	403bbc <ferror@plt+0x201c>  // b.any
  403cc4:	mov	w3, w1
  403cc8:	mov	w0, #0x42                  	// #66
  403ccc:	strh	w0, [x4]
  403cd0:	mov	x4, x21
  403cd4:	adrp	x2, 405000 <ferror@plt+0x3460>
  403cd8:	add	x2, x2, #0xa18
  403cdc:	add	x22, sp, #0x40
  403ce0:	mov	x1, #0x20                  	// #32
  403ce4:	mov	x0, x22
  403ce8:	bl	401810 <snprintf@plt>
  403cec:	mov	x0, x22
  403cf0:	bl	401920 <strdup@plt>
  403cf4:	ldp	x19, x20, [sp, #16]
  403cf8:	ldp	x21, x22, [sp, #32]
  403cfc:	ldp	x29, x30, [sp], #96
  403d00:	ret
  403d04:	add	x2, x2, #0x32
  403d08:	mov	x5, #0xf5c3                	// #62915
  403d0c:	movk	x5, #0x5c28, lsl #16
  403d10:	lsr	x20, x2, #2
  403d14:	movk	x5, #0xc28f, lsl #32
  403d18:	movk	x5, #0x28f5, lsl #48
  403d1c:	umulh	x20, x20, x5
  403d20:	lsr	x20, x20, #2
  403d24:	cmp	x20, #0xa
  403d28:	b.ne	403c58 <ferror@plt+0x20b8>  // b.any
  403d2c:	add	w3, w19, #0x1
  403d30:	b	403cd0 <ferror@plt+0x2130>
  403d34:	adrp	x4, 405000 <ferror@plt+0x3460>
  403d38:	add	x4, x4, #0x9f8
  403d3c:	b	403c80 <ferror@plt+0x20e0>
  403d40:	cbz	x0, 403e3c <ferror@plt+0x229c>
  403d44:	stp	x29, x30, [sp, #-64]!
  403d48:	mov	x29, sp
  403d4c:	stp	x19, x20, [sp, #16]
  403d50:	mov	x20, x0
  403d54:	ldrsb	w4, [x0]
  403d58:	cbz	w4, 403e2c <ferror@plt+0x228c>
  403d5c:	cmp	x1, #0x0
  403d60:	stp	x21, x22, [sp, #32]
  403d64:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403d68:	stp	x23, x24, [sp, #48]
  403d6c:	mov	x21, x2
  403d70:	mov	x23, x1
  403d74:	mov	x22, x3
  403d78:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403d7c:	b.eq	403e24 <ferror@plt+0x2284>  // b.none
  403d80:	mov	x19, #0x0                   	// #0
  403d84:	nop
  403d88:	cmp	w4, #0x2c
  403d8c:	ldrsb	w4, [x20, #1]
  403d90:	b.eq	403dbc <ferror@plt+0x221c>  // b.none
  403d94:	cbz	w4, 403dc4 <ferror@plt+0x2224>
  403d98:	add	x20, x20, #0x1
  403d9c:	cmp	x21, x19
  403da0:	b.hi	403d88 <ferror@plt+0x21e8>  // b.pmore
  403da4:	mov	w0, #0xfffffffe            	// #-2
  403da8:	ldp	x19, x20, [sp, #16]
  403dac:	ldp	x21, x22, [sp, #32]
  403db0:	ldp	x23, x24, [sp, #48]
  403db4:	ldp	x29, x30, [sp], #64
  403db8:	ret
  403dbc:	mov	x24, x20
  403dc0:	cbnz	w4, 403dc8 <ferror@plt+0x2228>
  403dc4:	add	x24, x20, #0x1
  403dc8:	cmp	x0, x24
  403dcc:	b.cs	403e24 <ferror@plt+0x2284>  // b.hs, b.nlast
  403dd0:	sub	x1, x24, x0
  403dd4:	blr	x22
  403dd8:	cmn	w0, #0x1
  403ddc:	b.eq	403e24 <ferror@plt+0x2284>  // b.none
  403de0:	str	w0, [x23, x19, lsl #2]
  403de4:	add	x19, x19, #0x1
  403de8:	ldrsb	w0, [x24]
  403dec:	cbz	w0, 403e0c <ferror@plt+0x226c>
  403df0:	mov	x0, x20
  403df4:	ldrsb	w4, [x0, #1]!
  403df8:	cbz	w4, 403e0c <ferror@plt+0x226c>
  403dfc:	cmp	x21, x19
  403e00:	b.ls	403da4 <ferror@plt+0x2204>  // b.plast
  403e04:	mov	x20, x0
  403e08:	b	403d88 <ferror@plt+0x21e8>
  403e0c:	mov	w0, w19
  403e10:	ldp	x19, x20, [sp, #16]
  403e14:	ldp	x21, x22, [sp, #32]
  403e18:	ldp	x23, x24, [sp, #48]
  403e1c:	ldp	x29, x30, [sp], #64
  403e20:	ret
  403e24:	ldp	x21, x22, [sp, #32]
  403e28:	ldp	x23, x24, [sp, #48]
  403e2c:	mov	w0, #0xffffffff            	// #-1
  403e30:	ldp	x19, x20, [sp, #16]
  403e34:	ldp	x29, x30, [sp], #64
  403e38:	ret
  403e3c:	mov	w0, #0xffffffff            	// #-1
  403e40:	ret
  403e44:	nop
  403e48:	cbz	x0, 403ec4 <ferror@plt+0x2324>
  403e4c:	stp	x29, x30, [sp, #-32]!
  403e50:	mov	x29, sp
  403e54:	str	x19, [sp, #16]
  403e58:	mov	x19, x3
  403e5c:	mov	x3, x4
  403e60:	cmp	x19, #0x0
  403e64:	ldrsb	w4, [x0]
  403e68:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403e6c:	b.eq	403ebc <ferror@plt+0x231c>  // b.none
  403e70:	ldr	x5, [x19]
  403e74:	cmp	x5, x2
  403e78:	b.hi	403ebc <ferror@plt+0x231c>  // b.pmore
  403e7c:	cmp	w4, #0x2b
  403e80:	b.eq	403eac <ferror@plt+0x230c>  // b.none
  403e84:	str	xzr, [x19]
  403e88:	bl	403d40 <ferror@plt+0x21a0>
  403e8c:	cmp	w0, #0x0
  403e90:	b.le	403ea0 <ferror@plt+0x2300>
  403e94:	ldr	x1, [x19]
  403e98:	add	x1, x1, w0, sxtw
  403e9c:	str	x1, [x19]
  403ea0:	ldr	x19, [sp, #16]
  403ea4:	ldp	x29, x30, [sp], #32
  403ea8:	ret
  403eac:	add	x0, x0, #0x1
  403eb0:	add	x1, x1, x5, lsl #2
  403eb4:	sub	x2, x2, x5
  403eb8:	b	403e88 <ferror@plt+0x22e8>
  403ebc:	mov	w0, #0xffffffff            	// #-1
  403ec0:	b	403ea0 <ferror@plt+0x2300>
  403ec4:	mov	w0, #0xffffffff            	// #-1
  403ec8:	ret
  403ecc:	nop
  403ed0:	cmp	x2, #0x0
  403ed4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403ed8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403edc:	b.eq	403fb8 <ferror@plt+0x2418>  // b.none
  403ee0:	stp	x29, x30, [sp, #-64]!
  403ee4:	mov	x29, sp
  403ee8:	stp	x19, x20, [sp, #16]
  403eec:	mov	x20, x2
  403ef0:	mov	x19, x0
  403ef4:	stp	x21, x22, [sp, #32]
  403ef8:	mov	w21, #0x1                   	// #1
  403efc:	str	x23, [sp, #48]
  403f00:	mov	x23, x1
  403f04:	ldrsb	w3, [x0]
  403f08:	cbz	w3, 403fa0 <ferror@plt+0x2400>
  403f0c:	nop
  403f10:	cmp	w3, #0x2c
  403f14:	ldrsb	w3, [x19, #1]
  403f18:	b.eq	403f30 <ferror@plt+0x2390>  // b.none
  403f1c:	cbz	w3, 403f7c <ferror@plt+0x23dc>
  403f20:	add	x19, x19, #0x1
  403f24:	cmp	w3, #0x2c
  403f28:	ldrsb	w3, [x19, #1]
  403f2c:	b.ne	403f1c <ferror@plt+0x237c>  // b.any
  403f30:	mov	x22, x19
  403f34:	cbz	w3, 403f7c <ferror@plt+0x23dc>
  403f38:	cmp	x0, x22
  403f3c:	b.cs	403f88 <ferror@plt+0x23e8>  // b.hs, b.nlast
  403f40:	sub	x1, x22, x0
  403f44:	blr	x20
  403f48:	tbnz	w0, #31, 403f8c <ferror@plt+0x23ec>
  403f4c:	asr	w2, w0, #3
  403f50:	and	w0, w0, #0x7
  403f54:	lsl	w0, w21, w0
  403f58:	ldrb	w1, [x23, w2, sxtw]
  403f5c:	orr	w0, w0, w1
  403f60:	strb	w0, [x23, w2, sxtw]
  403f64:	ldrsb	w0, [x22]
  403f68:	cbz	w0, 403fa0 <ferror@plt+0x2400>
  403f6c:	ldrsb	w3, [x19, #1]!
  403f70:	cbz	w3, 403fa0 <ferror@plt+0x2400>
  403f74:	mov	x0, x19
  403f78:	b	403f10 <ferror@plt+0x2370>
  403f7c:	add	x22, x19, #0x1
  403f80:	cmp	x0, x22
  403f84:	b.cc	403f40 <ferror@plt+0x23a0>  // b.lo, b.ul, b.last
  403f88:	mov	w0, #0xffffffff            	// #-1
  403f8c:	ldp	x19, x20, [sp, #16]
  403f90:	ldp	x21, x22, [sp, #32]
  403f94:	ldr	x23, [sp, #48]
  403f98:	ldp	x29, x30, [sp], #64
  403f9c:	ret
  403fa0:	mov	w0, #0x0                   	// #0
  403fa4:	ldp	x19, x20, [sp, #16]
  403fa8:	ldp	x21, x22, [sp, #32]
  403fac:	ldr	x23, [sp, #48]
  403fb0:	ldp	x29, x30, [sp], #64
  403fb4:	ret
  403fb8:	mov	w0, #0xffffffea            	// #-22
  403fbc:	ret
  403fc0:	cmp	x2, #0x0
  403fc4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403fc8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403fcc:	b.eq	40408c <ferror@plt+0x24ec>  // b.none
  403fd0:	stp	x29, x30, [sp, #-48]!
  403fd4:	mov	x29, sp
  403fd8:	stp	x19, x20, [sp, #16]
  403fdc:	mov	x19, x0
  403fe0:	stp	x21, x22, [sp, #32]
  403fe4:	mov	x21, x2
  403fe8:	mov	x22, x1
  403fec:	ldrsb	w3, [x0]
  403ff0:	cbz	w3, 404078 <ferror@plt+0x24d8>
  403ff4:	nop
  403ff8:	cmp	w3, #0x2c
  403ffc:	ldrsb	w3, [x19, #1]
  404000:	b.eq	404018 <ferror@plt+0x2478>  // b.none
  404004:	cbz	w3, 404058 <ferror@plt+0x24b8>
  404008:	add	x19, x19, #0x1
  40400c:	cmp	w3, #0x2c
  404010:	ldrsb	w3, [x19, #1]
  404014:	b.ne	404004 <ferror@plt+0x2464>  // b.any
  404018:	mov	x20, x19
  40401c:	cbz	w3, 404058 <ferror@plt+0x24b8>
  404020:	cmp	x0, x20
  404024:	b.cs	404064 <ferror@plt+0x24c4>  // b.hs, b.nlast
  404028:	sub	x1, x20, x0
  40402c:	blr	x21
  404030:	tbnz	x0, #63, 404068 <ferror@plt+0x24c8>
  404034:	ldr	x2, [x22]
  404038:	orr	x0, x2, x0
  40403c:	str	x0, [x22]
  404040:	ldrsb	w0, [x20]
  404044:	cbz	w0, 404078 <ferror@plt+0x24d8>
  404048:	ldrsb	w3, [x19, #1]!
  40404c:	cbz	w3, 404078 <ferror@plt+0x24d8>
  404050:	mov	x0, x19
  404054:	b	403ff8 <ferror@plt+0x2458>
  404058:	add	x20, x19, #0x1
  40405c:	cmp	x0, x20
  404060:	b.cc	404028 <ferror@plt+0x2488>  // b.lo, b.ul, b.last
  404064:	mov	w0, #0xffffffff            	// #-1
  404068:	ldp	x19, x20, [sp, #16]
  40406c:	ldp	x21, x22, [sp, #32]
  404070:	ldp	x29, x30, [sp], #48
  404074:	ret
  404078:	mov	w0, #0x0                   	// #0
  40407c:	ldp	x19, x20, [sp, #16]
  404080:	ldp	x21, x22, [sp, #32]
  404084:	ldp	x29, x30, [sp], #48
  404088:	ret
  40408c:	mov	w0, #0xffffffea            	// #-22
  404090:	ret
  404094:	nop
  404098:	stp	x29, x30, [sp, #-80]!
  40409c:	mov	x29, sp
  4040a0:	str	xzr, [sp, #72]
  4040a4:	cbz	x0, 404138 <ferror@plt+0x2598>
  4040a8:	stp	x19, x20, [sp, #16]
  4040ac:	mov	x19, x0
  4040b0:	mov	x20, x2
  4040b4:	stp	x21, x22, [sp, #32]
  4040b8:	mov	w21, w3
  4040bc:	stp	x23, x24, [sp, #48]
  4040c0:	mov	x23, x1
  4040c4:	str	w3, [x1]
  4040c8:	str	w3, [x2]
  4040cc:	bl	401b30 <__errno_location@plt>
  4040d0:	str	wzr, [x0]
  4040d4:	mov	x22, x0
  4040d8:	ldrsb	w0, [x19]
  4040dc:	cmp	w0, #0x3a
  4040e0:	b.eq	404144 <ferror@plt+0x25a4>  // b.none
  4040e4:	add	x24, sp, #0x48
  4040e8:	mov	x0, x19
  4040ec:	mov	x1, x24
  4040f0:	mov	w2, #0xa                   	// #10
  4040f4:	bl	4019f0 <strtol@plt>
  4040f8:	str	w0, [x23]
  4040fc:	str	w0, [x20]
  404100:	ldr	w0, [x22]
  404104:	cbnz	w0, 40417c <ferror@plt+0x25dc>
  404108:	ldr	x2, [sp, #72]
  40410c:	cmp	x2, #0x0
  404110:	ccmp	x2, x19, #0x4, ne  // ne = any
  404114:	b.eq	40417c <ferror@plt+0x25dc>  // b.none
  404118:	ldrsb	w3, [x2]
  40411c:	cmp	w3, #0x3a
  404120:	b.eq	404190 <ferror@plt+0x25f0>  // b.none
  404124:	cmp	w3, #0x2d
  404128:	b.eq	4041ac <ferror@plt+0x260c>  // b.none
  40412c:	ldp	x19, x20, [sp, #16]
  404130:	ldp	x21, x22, [sp, #32]
  404134:	ldp	x23, x24, [sp, #48]
  404138:	mov	w0, #0x0                   	// #0
  40413c:	ldp	x29, x30, [sp], #80
  404140:	ret
  404144:	add	x19, x19, #0x1
  404148:	add	x1, sp, #0x48
  40414c:	mov	x0, x19
  404150:	mov	w2, #0xa                   	// #10
  404154:	bl	4019f0 <strtol@plt>
  404158:	str	w0, [x20]
  40415c:	ldr	w0, [x22]
  404160:	cbnz	w0, 40417c <ferror@plt+0x25dc>
  404164:	ldr	x0, [sp, #72]
  404168:	cbz	x0, 40417c <ferror@plt+0x25dc>
  40416c:	ldrsb	w1, [x0]
  404170:	cmp	w1, #0x0
  404174:	ccmp	x0, x19, #0x4, eq  // eq = none
  404178:	b.ne	40412c <ferror@plt+0x258c>  // b.any
  40417c:	mov	w0, #0xffffffff            	// #-1
  404180:	ldp	x19, x20, [sp, #16]
  404184:	ldp	x21, x22, [sp, #32]
  404188:	ldp	x23, x24, [sp, #48]
  40418c:	b	40413c <ferror@plt+0x259c>
  404190:	ldrsb	w1, [x2, #1]
  404194:	cbnz	w1, 4041ac <ferror@plt+0x260c>
  404198:	ldp	x23, x24, [sp, #48]
  40419c:	str	w21, [x20]
  4041a0:	ldp	x19, x20, [sp, #16]
  4041a4:	ldp	x21, x22, [sp, #32]
  4041a8:	b	40413c <ferror@plt+0x259c>
  4041ac:	str	wzr, [x22]
  4041b0:	add	x19, x2, #0x1
  4041b4:	mov	x1, x24
  4041b8:	mov	x0, x19
  4041bc:	mov	w2, #0xa                   	// #10
  4041c0:	str	xzr, [sp, #72]
  4041c4:	bl	4019f0 <strtol@plt>
  4041c8:	str	w0, [x20]
  4041cc:	ldr	w0, [x22]
  4041d0:	cbz	w0, 404164 <ferror@plt+0x25c4>
  4041d4:	b	40417c <ferror@plt+0x25dc>
  4041d8:	cmp	x1, #0x0
  4041dc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4041e0:	b.eq	4042b4 <ferror@plt+0x2714>  // b.none
  4041e4:	stp	x29, x30, [sp, #-80]!
  4041e8:	mov	x29, sp
  4041ec:	stp	x19, x20, [sp, #16]
  4041f0:	mov	x19, x1
  4041f4:	stp	x21, x22, [sp, #32]
  4041f8:	add	x22, sp, #0x48
  4041fc:	str	x23, [sp, #48]
  404200:	add	x23, sp, #0x40
  404204:	b	404228 <ferror@plt+0x2688>
  404208:	cmp	x20, #0x0
  40420c:	add	x19, x3, x4
  404210:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404214:	ccmp	x21, x4, #0x0, ne  // ne = any
  404218:	b.ne	40429c <ferror@plt+0x26fc>  // b.any
  40421c:	bl	401890 <strncmp@plt>
  404220:	cbnz	w0, 40429c <ferror@plt+0x26fc>
  404224:	add	x0, x20, x21
  404228:	mov	x1, x23
  40422c:	bl	402bd0 <ferror@plt+0x1030>
  404230:	mov	x1, x22
  404234:	mov	x20, x0
  404238:	mov	x0, x19
  40423c:	bl	402bd0 <ferror@plt+0x1030>
  404240:	ldp	x21, x4, [sp, #64]
  404244:	mov	x3, x0
  404248:	mov	x1, x3
  40424c:	mov	x0, x20
  404250:	mov	x2, x21
  404254:	adds	x5, x21, x4
  404258:	b.eq	404284 <ferror@plt+0x26e4>  // b.none
  40425c:	cmp	x5, #0x1
  404260:	b.ne	404208 <ferror@plt+0x2668>  // b.any
  404264:	cbz	x20, 404274 <ferror@plt+0x26d4>
  404268:	ldrsb	w5, [x20]
  40426c:	cmp	w5, #0x2f
  404270:	b.eq	404284 <ferror@plt+0x26e4>  // b.none
  404274:	cbz	x3, 40429c <ferror@plt+0x26fc>
  404278:	ldrsb	w5, [x3]
  40427c:	cmp	w5, #0x2f
  404280:	b.ne	404208 <ferror@plt+0x2668>  // b.any
  404284:	mov	w0, #0x1                   	// #1
  404288:	ldp	x19, x20, [sp, #16]
  40428c:	ldp	x21, x22, [sp, #32]
  404290:	ldr	x23, [sp, #48]
  404294:	ldp	x29, x30, [sp], #80
  404298:	ret
  40429c:	mov	w0, #0x0                   	// #0
  4042a0:	ldp	x19, x20, [sp, #16]
  4042a4:	ldp	x21, x22, [sp, #32]
  4042a8:	ldr	x23, [sp, #48]
  4042ac:	ldp	x29, x30, [sp], #80
  4042b0:	ret
  4042b4:	mov	w0, #0x0                   	// #0
  4042b8:	ret
  4042bc:	nop
  4042c0:	stp	x29, x30, [sp, #-64]!
  4042c4:	mov	x29, sp
  4042c8:	stp	x19, x20, [sp, #16]
  4042cc:	mov	x19, x1
  4042d0:	orr	x1, x0, x1
  4042d4:	cbz	x1, 404354 <ferror@plt+0x27b4>
  4042d8:	stp	x21, x22, [sp, #32]
  4042dc:	mov	x20, x0
  4042e0:	mov	x21, x2
  4042e4:	cbz	x0, 404368 <ferror@plt+0x27c8>
  4042e8:	cbz	x19, 404380 <ferror@plt+0x27e0>
  4042ec:	stp	x23, x24, [sp, #48]
  4042f0:	bl	401770 <strlen@plt>
  4042f4:	mov	x23, x0
  4042f8:	mvn	x0, x0
  4042fc:	mov	x22, #0x0                   	// #0
  404300:	cmp	x21, x0
  404304:	b.hi	40433c <ferror@plt+0x279c>  // b.pmore
  404308:	add	x24, x21, x23
  40430c:	add	x0, x24, #0x1
  404310:	bl	401860 <malloc@plt>
  404314:	mov	x22, x0
  404318:	cbz	x0, 40433c <ferror@plt+0x279c>
  40431c:	mov	x1, x20
  404320:	mov	x2, x23
  404324:	bl	401740 <memcpy@plt>
  404328:	mov	x2, x21
  40432c:	mov	x1, x19
  404330:	add	x0, x22, x23
  404334:	bl	401740 <memcpy@plt>
  404338:	strb	wzr, [x22, x24]
  40433c:	mov	x0, x22
  404340:	ldp	x19, x20, [sp, #16]
  404344:	ldp	x21, x22, [sp, #32]
  404348:	ldp	x23, x24, [sp, #48]
  40434c:	ldp	x29, x30, [sp], #64
  404350:	ret
  404354:	ldp	x19, x20, [sp, #16]
  404358:	adrp	x0, 405000 <ferror@plt+0x3460>
  40435c:	ldp	x29, x30, [sp], #64
  404360:	add	x0, x0, #0x130
  404364:	b	401920 <strdup@plt>
  404368:	mov	x0, x19
  40436c:	mov	x1, x2
  404370:	ldp	x19, x20, [sp, #16]
  404374:	ldp	x21, x22, [sp, #32]
  404378:	ldp	x29, x30, [sp], #64
  40437c:	b	401a50 <strndup@plt>
  404380:	ldp	x19, x20, [sp, #16]
  404384:	ldp	x21, x22, [sp, #32]
  404388:	ldp	x29, x30, [sp], #64
  40438c:	b	401920 <strdup@plt>
  404390:	stp	x29, x30, [sp, #-32]!
  404394:	mov	x2, #0x0                   	// #0
  404398:	mov	x29, sp
  40439c:	stp	x19, x20, [sp, #16]
  4043a0:	mov	x20, x0
  4043a4:	mov	x19, x1
  4043a8:	cbz	x1, 4043b8 <ferror@plt+0x2818>
  4043ac:	mov	x0, x1
  4043b0:	bl	401770 <strlen@plt>
  4043b4:	mov	x2, x0
  4043b8:	mov	x1, x19
  4043bc:	mov	x0, x20
  4043c0:	ldp	x19, x20, [sp, #16]
  4043c4:	ldp	x29, x30, [sp], #32
  4043c8:	b	4042c0 <ferror@plt+0x2720>
  4043cc:	nop
  4043d0:	stp	x29, x30, [sp, #-288]!
  4043d4:	mov	w9, #0xffffffd0            	// #-48
  4043d8:	mov	w8, #0xffffff80            	// #-128
  4043dc:	mov	x29, sp
  4043e0:	add	x10, sp, #0xf0
  4043e4:	add	x11, sp, #0x120
  4043e8:	stp	x11, x11, [sp, #80]
  4043ec:	str	x10, [sp, #96]
  4043f0:	stp	w9, w8, [sp, #104]
  4043f4:	ldp	x10, x11, [sp, #80]
  4043f8:	str	x19, [sp, #16]
  4043fc:	ldp	x8, x9, [sp, #96]
  404400:	mov	x19, x0
  404404:	add	x0, sp, #0x48
  404408:	stp	x10, x11, [sp, #32]
  40440c:	stp	x8, x9, [sp, #48]
  404410:	str	q0, [sp, #112]
  404414:	str	q1, [sp, #128]
  404418:	str	q2, [sp, #144]
  40441c:	str	q3, [sp, #160]
  404420:	str	q4, [sp, #176]
  404424:	str	q5, [sp, #192]
  404428:	str	q6, [sp, #208]
  40442c:	str	q7, [sp, #224]
  404430:	stp	x2, x3, [sp, #240]
  404434:	add	x2, sp, #0x20
  404438:	stp	x4, x5, [sp, #256]
  40443c:	stp	x6, x7, [sp, #272]
  404440:	bl	401a40 <vasprintf@plt>
  404444:	tbnz	w0, #31, 404474 <ferror@plt+0x28d4>
  404448:	ldr	x1, [sp, #72]
  40444c:	sxtw	x2, w0
  404450:	mov	x0, x19
  404454:	bl	4042c0 <ferror@plt+0x2720>
  404458:	mov	x19, x0
  40445c:	ldr	x0, [sp, #72]
  404460:	bl	401a00 <free@plt>
  404464:	mov	x0, x19
  404468:	ldr	x19, [sp, #16]
  40446c:	ldp	x29, x30, [sp], #288
  404470:	ret
  404474:	mov	x19, #0x0                   	// #0
  404478:	mov	x0, x19
  40447c:	ldr	x19, [sp, #16]
  404480:	ldp	x29, x30, [sp], #288
  404484:	ret
  404488:	stp	x29, x30, [sp, #-80]!
  40448c:	mov	x29, sp
  404490:	stp	x21, x22, [sp, #32]
  404494:	ldr	x21, [x0]
  404498:	stp	x19, x20, [sp, #16]
  40449c:	mov	x19, x0
  4044a0:	ldrsb	w0, [x21]
  4044a4:	cbz	w0, 4045e8 <ferror@plt+0x2a48>
  4044a8:	mov	x0, x21
  4044ac:	mov	x22, x2
  4044b0:	stp	x23, x24, [sp, #48]
  4044b4:	mov	x24, x1
  4044b8:	mov	w23, w3
  4044bc:	mov	x1, x2
  4044c0:	bl	401a60 <strspn@plt>
  4044c4:	add	x20, x21, x0
  4044c8:	ldrsb	w21, [x21, x0]
  4044cc:	cbz	w21, 4045ac <ferror@plt+0x2a0c>
  4044d0:	cbz	w23, 404554 <ferror@plt+0x29b4>
  4044d4:	adrp	x0, 405000 <ferror@plt+0x3460>
  4044d8:	mov	w1, w21
  4044dc:	add	x0, x0, #0xa20
  4044e0:	bl	401a70 <strchr@plt>
  4044e4:	cbz	x0, 404584 <ferror@plt+0x29e4>
  4044e8:	add	x1, sp, #0x48
  4044ec:	add	x23, x20, #0x1
  4044f0:	mov	x0, x23
  4044f4:	strb	w21, [sp, #72]
  4044f8:	strb	wzr, [sp, #73]
  4044fc:	bl	402c58 <ferror@plt+0x10b8>
  404500:	add	x1, x20, x0
  404504:	str	x0, [x24]
  404508:	ldrsb	w1, [x1, #1]
  40450c:	cmp	w1, #0x0
  404510:	ccmp	w21, w1, #0x0, ne  // ne = any
  404514:	b.ne	4045ac <ferror@plt+0x2a0c>  // b.any
  404518:	add	x0, x0, #0x2
  40451c:	add	x21, x20, x0
  404520:	ldrsb	w1, [x20, x0]
  404524:	cbz	w1, 404534 <ferror@plt+0x2994>
  404528:	mov	x0, x22
  40452c:	bl	401a70 <strchr@plt>
  404530:	cbz	x0, 4045ac <ferror@plt+0x2a0c>
  404534:	mov	x20, x23
  404538:	ldp	x23, x24, [sp, #48]
  40453c:	str	x21, [x19]
  404540:	mov	x0, x20
  404544:	ldp	x19, x20, [sp, #16]
  404548:	ldp	x21, x22, [sp, #32]
  40454c:	ldp	x29, x30, [sp], #80
  404550:	ret
  404554:	mov	x1, x22
  404558:	mov	x0, x20
  40455c:	bl	401b00 <strcspn@plt>
  404560:	str	x0, [x24]
  404564:	add	x0, x20, x0
  404568:	ldp	x23, x24, [sp, #48]
  40456c:	str	x0, [x19]
  404570:	mov	x0, x20
  404574:	ldp	x19, x20, [sp, #16]
  404578:	ldp	x21, x22, [sp, #32]
  40457c:	ldp	x29, x30, [sp], #80
  404580:	ret
  404584:	mov	x1, x22
  404588:	mov	x0, x20
  40458c:	bl	402c58 <ferror@plt+0x10b8>
  404590:	str	x0, [x24]
  404594:	add	x21, x20, x0
  404598:	ldrsb	w1, [x20, x0]
  40459c:	cbz	w1, 4045cc <ferror@plt+0x2a2c>
  4045a0:	mov	x0, x22
  4045a4:	bl	401a70 <strchr@plt>
  4045a8:	cbnz	x0, 4045cc <ferror@plt+0x2a2c>
  4045ac:	ldp	x23, x24, [sp, #48]
  4045b0:	str	x20, [x19]
  4045b4:	mov	x20, #0x0                   	// #0
  4045b8:	mov	x0, x20
  4045bc:	ldp	x19, x20, [sp, #16]
  4045c0:	ldp	x21, x22, [sp, #32]
  4045c4:	ldp	x29, x30, [sp], #80
  4045c8:	ret
  4045cc:	ldp	x23, x24, [sp, #48]
  4045d0:	str	x21, [x19]
  4045d4:	mov	x0, x20
  4045d8:	ldp	x19, x20, [sp, #16]
  4045dc:	ldp	x21, x22, [sp, #32]
  4045e0:	ldp	x29, x30, [sp], #80
  4045e4:	ret
  4045e8:	mov	x20, #0x0                   	// #0
  4045ec:	mov	x0, x20
  4045f0:	ldp	x19, x20, [sp, #16]
  4045f4:	ldp	x21, x22, [sp, #32]
  4045f8:	ldp	x29, x30, [sp], #80
  4045fc:	ret
  404600:	stp	x29, x30, [sp, #-32]!
  404604:	mov	x29, sp
  404608:	str	x19, [sp, #16]
  40460c:	mov	x19, x0
  404610:	b	40461c <ferror@plt+0x2a7c>
  404614:	cmp	w0, #0xa
  404618:	b.eq	40463c <ferror@plt+0x2a9c>  // b.none
  40461c:	mov	x0, x19
  404620:	bl	4018c0 <fgetc@plt>
  404624:	cmn	w0, #0x1
  404628:	b.ne	404614 <ferror@plt+0x2a74>  // b.any
  40462c:	mov	w0, #0x1                   	// #1
  404630:	ldr	x19, [sp, #16]
  404634:	ldp	x29, x30, [sp], #32
  404638:	ret
  40463c:	mov	w0, #0x0                   	// #0
  404640:	ldr	x19, [sp, #16]
  404644:	ldp	x29, x30, [sp], #32
  404648:	ret
  40464c:	nop
  404650:	mov	x12, #0x2060                	// #8288
  404654:	sub	sp, sp, x12
  404658:	mov	w3, w0
  40465c:	mov	x4, x1
  404660:	adrp	x2, 405000 <ferror@plt+0x3460>
  404664:	add	x2, x2, #0xa28
  404668:	stp	x29, x30, [sp]
  40466c:	mov	x29, sp
  404670:	mov	x1, #0x2000                	// #8192
  404674:	stp	x23, x24, [sp, #48]
  404678:	add	x23, sp, #0x60
  40467c:	mov	x0, x23
  404680:	stp	x19, x20, [sp, #16]
  404684:	bl	401810 <snprintf@plt>
  404688:	mov	x0, x23
  40468c:	mov	w1, #0x0                   	// #0
  404690:	mov	x19, #0x0                   	// #0
  404694:	bl	401870 <open@plt>
  404698:	tbnz	w0, #31, 404788 <ferror@plt+0x2be8>
  40469c:	stp	x25, x26, [sp, #64]
  4046a0:	mov	x25, #0xb280                	// #45696
  4046a4:	mov	x20, #0x2000                	// #8192
  4046a8:	add	x26, sp, #0x50
  4046ac:	mov	x2, x20
  4046b0:	mov	x19, #0x0                   	// #0
  4046b4:	mov	w24, #0x0                   	// #0
  4046b8:	movk	x25, #0xee6, lsl #16
  4046bc:	mov	w1, #0x0                   	// #0
  4046c0:	stp	x21, x22, [sp, #32]
  4046c4:	mov	w21, w0
  4046c8:	mov	x22, x23
  4046cc:	mov	x0, x23
  4046d0:	bl	4018d0 <memset@plt>
  4046d4:	mov	x2, x20
  4046d8:	mov	x1, x22
  4046dc:	mov	w0, w21
  4046e0:	bl	401ac0 <read@plt>
  4046e4:	cmp	x0, #0x0
  4046e8:	b.le	404718 <ferror@plt+0x2b78>
  4046ec:	add	x22, x22, x0
  4046f0:	add	x19, x19, x0
  4046f4:	subs	x20, x20, x0
  4046f8:	b.eq	40473c <ferror@plt+0x2b9c>  // b.none
  4046fc:	mov	x2, x20
  404700:	mov	x1, x22
  404704:	mov	w0, w21
  404708:	mov	w24, #0x0                   	// #0
  40470c:	bl	401ac0 <read@plt>
  404710:	cmp	x0, #0x0
  404714:	b.gt	4046ec <ferror@plt+0x2b4c>
  404718:	b.eq	404738 <ferror@plt+0x2b98>  // b.none
  40471c:	bl	401b30 <__errno_location@plt>
  404720:	ldr	w0, [x0]
  404724:	cmp	w0, #0xb
  404728:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40472c:	b.ne	404738 <ferror@plt+0x2b98>  // b.any
  404730:	cmp	w24, #0x4
  404734:	b.le	4047a4 <ferror@plt+0x2c04>
  404738:	cbz	x19, 404778 <ferror@plt+0x2bd8>
  40473c:	mov	x1, x23
  404740:	mov	x2, #0x0                   	// #0
  404744:	mov	w0, #0x20                  	// #32
  404748:	ldrsb	w3, [x1]
  40474c:	add	x2, x2, #0x1
  404750:	cmp	x2, x19
  404754:	cbnz	w3, 40475c <ferror@plt+0x2bbc>
  404758:	strb	w0, [x1]
  40475c:	add	x1, x1, #0x1
  404760:	b.cc	404748 <ferror@plt+0x2ba8>  // b.lo, b.ul, b.last
  404764:	add	x1, sp, #0x5f
  404768:	mov	x0, x23
  40476c:	strb	wzr, [x1, x19]
  404770:	bl	401920 <strdup@plt>
  404774:	mov	x19, x0
  404778:	mov	w0, w21
  40477c:	bl	401950 <close@plt>
  404780:	ldp	x21, x22, [sp, #32]
  404784:	ldp	x25, x26, [sp, #64]
  404788:	mov	x0, x19
  40478c:	mov	x12, #0x2060                	// #8288
  404790:	ldp	x29, x30, [sp]
  404794:	ldp	x19, x20, [sp, #16]
  404798:	ldp	x23, x24, [sp, #48]
  40479c:	add	sp, sp, x12
  4047a0:	ret
  4047a4:	add	w24, w24, #0x1
  4047a8:	mov	x0, x26
  4047ac:	mov	x1, #0x0                   	// #0
  4047b0:	stp	xzr, x25, [sp, #80]
  4047b4:	bl	401a30 <nanosleep@plt>
  4047b8:	b	4046d4 <ferror@plt+0x2b34>
  4047bc:	nop
  4047c0:	mov	x12, #0x1020                	// #4128
  4047c4:	sub	sp, sp, x12
  4047c8:	mov	w2, w0
  4047cc:	adrp	x1, 405000 <ferror@plt+0x3460>
  4047d0:	add	x1, x1, #0xa38
  4047d4:	stp	x29, x30, [sp]
  4047d8:	mov	x29, sp
  4047dc:	stp	x19, x20, [sp, #16]
  4047e0:	add	x20, sp, #0x20
  4047e4:	mov	x0, x20
  4047e8:	bl	4017c0 <sprintf@plt>
  4047ec:	mov	x0, #0x8                   	// #8
  4047f0:	bl	401860 <malloc@plt>
  4047f4:	mov	x19, x0
  4047f8:	cbz	x0, 404824 <ferror@plt+0x2c84>
  4047fc:	mov	x0, x20
  404800:	bl	4017e0 <opendir@plt>
  404804:	str	x0, [x19]
  404808:	cbz	x0, 404824 <ferror@plt+0x2c84>
  40480c:	mov	x0, x19
  404810:	mov	x12, #0x1020                	// #4128
  404814:	ldp	x29, x30, [sp]
  404818:	ldp	x19, x20, [sp, #16]
  40481c:	add	sp, sp, x12
  404820:	ret
  404824:	mov	x0, x19
  404828:	mov	x19, #0x0                   	// #0
  40482c:	bl	401a00 <free@plt>
  404830:	mov	x0, x19
  404834:	mov	x12, #0x1020                	// #4128
  404838:	ldp	x29, x30, [sp]
  40483c:	ldp	x19, x20, [sp, #16]
  404840:	add	sp, sp, x12
  404844:	ret
  404848:	stp	x29, x30, [sp, #-32]!
  40484c:	mov	x29, sp
  404850:	str	x19, [sp, #16]
  404854:	mov	x19, x0
  404858:	cbz	x0, 404868 <ferror@plt+0x2cc8>
  40485c:	ldr	x0, [x0]
  404860:	cbz	x0, 404868 <ferror@plt+0x2cc8>
  404864:	bl	401930 <closedir@plt>
  404868:	mov	x0, x19
  40486c:	ldr	x19, [sp, #16]
  404870:	ldp	x29, x30, [sp], #32
  404874:	b	401a00 <free@plt>
  404878:	cmp	x0, #0x0
  40487c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404880:	b.eq	404974 <ferror@plt+0x2dd4>  // b.none
  404884:	stp	x29, x30, [sp, #-80]!
  404888:	mov	x29, sp
  40488c:	stp	x19, x20, [sp, #16]
  404890:	stp	x21, x22, [sp, #32]
  404894:	mov	x22, x0
  404898:	mov	x21, x1
  40489c:	stp	x23, x24, [sp, #48]
  4048a0:	add	x24, sp, #0x48
  4048a4:	str	wzr, [x1]
  4048a8:	bl	401b30 <__errno_location@plt>
  4048ac:	mov	x23, x0
  4048b0:	str	wzr, [x0]
  4048b4:	nop
  4048b8:	ldr	x0, [x22]
  4048bc:	bl	401910 <readdir@plt>
  4048c0:	mov	x19, x0
  4048c4:	cbz	x0, 404954 <ferror@plt+0x2db4>
  4048c8:	bl	4019e0 <__ctype_b_loc@plt>
  4048cc:	mov	x2, x0
  4048d0:	ldrb	w4, [x19, #19]
  4048d4:	add	x20, x19, #0x13
  4048d8:	mov	x1, x24
  4048dc:	mov	x0, x20
  4048e0:	ldr	x3, [x2]
  4048e4:	mov	w2, #0xa                   	// #10
  4048e8:	ldrh	w3, [x3, x4, lsl #1]
  4048ec:	tbnz	w3, #11, 404910 <ferror@plt+0x2d70>
  4048f0:	ldr	w0, [x21]
  4048f4:	cbz	w0, 4048b8 <ferror@plt+0x2d18>
  4048f8:	mov	w0, #0x0                   	// #0
  4048fc:	ldp	x19, x20, [sp, #16]
  404900:	ldp	x21, x22, [sp, #32]
  404904:	ldp	x23, x24, [sp, #48]
  404908:	ldp	x29, x30, [sp], #80
  40490c:	ret
  404910:	str	wzr, [x23]
  404914:	bl	4019f0 <strtol@plt>
  404918:	str	w0, [x21]
  40491c:	ldr	w1, [x23]
  404920:	cbnz	w1, 40493c <ferror@plt+0x2d9c>
  404924:	ldr	x1, [sp, #72]
  404928:	cmp	x20, x1
  40492c:	b.eq	40493c <ferror@plt+0x2d9c>  // b.none
  404930:	cbz	x1, 4048f4 <ferror@plt+0x2d54>
  404934:	ldrsb	w1, [x1]
  404938:	cbz	w1, 4048f4 <ferror@plt+0x2d54>
  40493c:	mov	w0, #0xffffffff            	// #-1
  404940:	ldp	x19, x20, [sp, #16]
  404944:	ldp	x21, x22, [sp, #32]
  404948:	ldp	x23, x24, [sp, #48]
  40494c:	ldp	x29, x30, [sp], #80
  404950:	ret
  404954:	ldr	w1, [x23]
  404958:	mov	w0, #0x1                   	// #1
  40495c:	cbnz	w1, 40493c <ferror@plt+0x2d9c>
  404960:	ldp	x19, x20, [sp, #16]
  404964:	ldp	x21, x22, [sp, #32]
  404968:	ldp	x23, x24, [sp, #48]
  40496c:	ldp	x29, x30, [sp], #80
  404970:	ret
  404974:	mov	w0, #0xffffffea            	// #-22
  404978:	ret
  40497c:	nop
  404980:	adrp	x1, 405000 <ferror@plt+0x3460>
  404984:	add	x1, x1, #0xa48
  404988:	b	404650 <ferror@plt+0x2ab0>
  40498c:	nop
  404990:	adrp	x1, 405000 <ferror@plt+0x3460>
  404994:	add	x1, x1, #0xa50
  404998:	b	404650 <ferror@plt+0x2ab0>
  40499c:	nop
  4049a0:	stp	x29, x30, [sp, #-32]!
  4049a4:	mov	x1, #0x18                  	// #24
  4049a8:	mov	x0, #0x1                   	// #1
  4049ac:	mov	x29, sp
  4049b0:	str	x19, [sp, #16]
  4049b4:	bl	401900 <calloc@plt>
  4049b8:	mov	x19, x0
  4049bc:	cbz	x0, 4049e4 <ferror@plt+0x2e44>
  4049c0:	adrp	x0, 405000 <ferror@plt+0x3460>
  4049c4:	add	x0, x0, #0xa58
  4049c8:	bl	4017e0 <opendir@plt>
  4049cc:	str	x0, [x19]
  4049d0:	cbz	x0, 4049e4 <ferror@plt+0x2e44>
  4049d4:	mov	x0, x19
  4049d8:	ldr	x19, [sp, #16]
  4049dc:	ldp	x29, x30, [sp], #32
  4049e0:	ret
  4049e4:	mov	x0, x19
  4049e8:	mov	x19, #0x0                   	// #0
  4049ec:	bl	401a00 <free@plt>
  4049f0:	mov	x0, x19
  4049f4:	ldr	x19, [sp, #16]
  4049f8:	ldp	x29, x30, [sp], #32
  4049fc:	ret
  404a00:	stp	x29, x30, [sp, #-32]!
  404a04:	mov	x29, sp
  404a08:	str	x19, [sp, #16]
  404a0c:	mov	x19, x0
  404a10:	cbz	x0, 404a20 <ferror@plt+0x2e80>
  404a14:	ldr	x0, [x0]
  404a18:	cbz	x0, 404a20 <ferror@plt+0x2e80>
  404a1c:	bl	401930 <closedir@plt>
  404a20:	mov	x0, x19
  404a24:	ldr	x19, [sp, #16]
  404a28:	ldp	x29, x30, [sp], #32
  404a2c:	b	401a00 <free@plt>
  404a30:	ldrb	w2, [x0, #20]
  404a34:	cmp	x1, #0x0
  404a38:	cset	w3, ne  // ne = any
  404a3c:	str	x1, [x0, #8]
  404a40:	bfxil	w2, w3, #0, #1
  404a44:	strb	w2, [x0, #20]
  404a48:	ret
  404a4c:	nop
  404a50:	ldrb	w2, [x0, #20]
  404a54:	str	w1, [x0, #16]
  404a58:	orr	w2, w2, #0x2
  404a5c:	strb	w2, [x0, #20]
  404a60:	ret
  404a64:	nop
  404a68:	cmp	x0, #0x0
  404a6c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404a70:	b.eq	404c60 <ferror@plt+0x30c0>  // b.none
  404a74:	mov	x12, #0x2160                	// #8544
  404a78:	sub	sp, sp, x12
  404a7c:	stp	x29, x30, [sp]
  404a80:	mov	x29, sp
  404a84:	stp	x19, x20, [sp, #16]
  404a88:	mov	x20, x0
  404a8c:	stp	x21, x22, [sp, #32]
  404a90:	add	x22, sp, #0x160
  404a94:	stp	x23, x24, [sp, #48]
  404a98:	adrp	x24, 405000 <ferror@plt+0x3460>
  404a9c:	add	x24, x24, #0xa60
  404aa0:	stp	x25, x26, [sp, #64]
  404aa4:	mov	x25, x1
  404aa8:	adrp	x26, 405000 <ferror@plt+0x3460>
  404aac:	str	wzr, [x1]
  404ab0:	add	x26, x26, #0xa68
  404ab4:	bl	401b30 <__errno_location@plt>
  404ab8:	mov	x23, x0
  404abc:	nop
  404ac0:	ldr	x0, [x20]
  404ac4:	str	wzr, [x23]
  404ac8:	bl	401910 <readdir@plt>
  404acc:	mov	x19, x0
  404ad0:	cbz	x0, 404c4c <ferror@plt+0x30ac>
  404ad4:	bl	4019e0 <__ctype_b_loc@plt>
  404ad8:	ldrb	w1, [x19, #19]
  404adc:	ldr	x0, [x0]
  404ae0:	ldrh	w0, [x0, x1, lsl #1]
  404ae4:	tbz	w0, #11, 404ac0 <ferror@plt+0x2f20>
  404ae8:	ldrb	w0, [x20, #20]
  404aec:	add	x19, x19, #0x13
  404af0:	tbnz	w0, #1, 404bec <ferror@plt+0x304c>
  404af4:	tbz	w0, #0, 404b8c <ferror@plt+0x2fec>
  404af8:	mov	x2, x24
  404afc:	mov	x1, #0x2000                	// #8192
  404b00:	mov	x3, x19
  404b04:	mov	x0, x22
  404b08:	bl	401810 <snprintf@plt>
  404b0c:	ldr	x0, [x20]
  404b10:	bl	401aa0 <dirfd@plt>
  404b14:	mov	x1, x22
  404b18:	mov	w2, #0x80000               	// #524288
  404b1c:	bl	401b10 <openat@plt>
  404b20:	tbnz	w0, #31, 404ac0 <ferror@plt+0x2f20>
  404b24:	mov	x1, x26
  404b28:	bl	4018e0 <fdopen@plt>
  404b2c:	mov	x21, x0
  404b30:	cbz	x0, 404ac0 <ferror@plt+0x2f20>
  404b34:	mov	w1, #0x2000                	// #8192
  404b38:	mov	x2, x0
  404b3c:	mov	x0, x22
  404b40:	bl	401b60 <fgets@plt>
  404b44:	mov	x1, x0
  404b48:	mov	x0, x21
  404b4c:	str	x1, [sp, #88]
  404b50:	bl	401840 <fclose@plt>
  404b54:	ldr	x0, [sp, #88]
  404b58:	cbz	x0, 404ac0 <ferror@plt+0x2f20>
  404b5c:	add	x21, sp, #0x60
  404b60:	mov	x0, x22
  404b64:	mov	x2, x21
  404b68:	adrp	x1, 405000 <ferror@plt+0x3460>
  404b6c:	add	x1, x1, #0xa70
  404b70:	bl	401ae0 <__isoc99_sscanf@plt>
  404b74:	cmp	w0, #0x1
  404b78:	b.ne	404ac0 <ferror@plt+0x2f20>  // b.any
  404b7c:	ldr	x1, [x20, #8]
  404b80:	mov	x0, x21
  404b84:	bl	4019c0 <strcmp@plt>
  404b88:	cbnz	w0, 404ac0 <ferror@plt+0x2f20>
  404b8c:	str	wzr, [x23]
  404b90:	add	x1, sp, #0x58
  404b94:	mov	x0, x19
  404b98:	mov	w2, #0xa                   	// #10
  404b9c:	str	xzr, [sp, #88]
  404ba0:	bl	4019f0 <strtol@plt>
  404ba4:	str	w0, [x25]
  404ba8:	ldr	w0, [x23]
  404bac:	cbnz	w0, 404c28 <ferror@plt+0x3088>
  404bb0:	ldr	x1, [sp, #88]
  404bb4:	cmp	x1, x19
  404bb8:	b.eq	404bc8 <ferror@plt+0x3028>  // b.none
  404bbc:	cbz	x1, 404c2c <ferror@plt+0x308c>
  404bc0:	ldrsb	w1, [x1]
  404bc4:	cbz	w1, 404c2c <ferror@plt+0x308c>
  404bc8:	mov	w0, #0xffffffff            	// #-1
  404bcc:	mov	x12, #0x2160                	// #8544
  404bd0:	ldp	x29, x30, [sp]
  404bd4:	ldp	x19, x20, [sp, #16]
  404bd8:	ldp	x21, x22, [sp, #32]
  404bdc:	ldp	x23, x24, [sp, #48]
  404be0:	ldp	x25, x26, [sp, #64]
  404be4:	add	sp, sp, x12
  404be8:	ret
  404bec:	ldr	x0, [x20]
  404bf0:	bl	401aa0 <dirfd@plt>
  404bf4:	mov	w1, w0
  404bf8:	mov	x3, x22
  404bfc:	mov	x2, x19
  404c00:	mov	w4, #0x0                   	// #0
  404c04:	mov	w0, #0x0                   	// #0
  404c08:	bl	401b90 <__fxstatat@plt>
  404c0c:	cbnz	w0, 404ac0 <ferror@plt+0x2f20>
  404c10:	ldr	w1, [x20, #16]
  404c14:	ldr	w0, [sp, #376]
  404c18:	cmp	w1, w0
  404c1c:	b.ne	404ac0 <ferror@plt+0x2f20>  // b.any
  404c20:	ldrb	w0, [x20, #20]
  404c24:	b	404af4 <ferror@plt+0x2f54>
  404c28:	neg	w0, w0
  404c2c:	mov	x12, #0x2160                	// #8544
  404c30:	ldp	x29, x30, [sp]
  404c34:	ldp	x19, x20, [sp, #16]
  404c38:	ldp	x21, x22, [sp, #32]
  404c3c:	ldp	x23, x24, [sp, #48]
  404c40:	ldp	x25, x26, [sp, #64]
  404c44:	add	sp, sp, x12
  404c48:	ret
  404c4c:	ldr	w1, [x23]
  404c50:	mov	w0, #0x1                   	// #1
  404c54:	cbz	w1, 404c2c <ferror@plt+0x308c>
  404c58:	mov	w0, #0xffffffff            	// #-1
  404c5c:	b	404bcc <ferror@plt+0x302c>
  404c60:	mov	w0, #0xffffffea            	// #-22
  404c64:	ret
  404c68:	stp	x29, x30, [sp, #-64]!
  404c6c:	mov	x29, sp
  404c70:	stp	x19, x20, [sp, #16]
  404c74:	adrp	x20, 416000 <ferror@plt+0x14460>
  404c78:	add	x20, x20, #0xdf0
  404c7c:	stp	x21, x22, [sp, #32]
  404c80:	adrp	x21, 416000 <ferror@plt+0x14460>
  404c84:	add	x21, x21, #0xde8
  404c88:	sub	x20, x20, x21
  404c8c:	mov	w22, w0
  404c90:	stp	x23, x24, [sp, #48]
  404c94:	mov	x23, x1
  404c98:	mov	x24, x2
  404c9c:	bl	401700 <memcpy@plt-0x40>
  404ca0:	cmp	xzr, x20, asr #3
  404ca4:	b.eq	404cd0 <ferror@plt+0x3130>  // b.none
  404ca8:	asr	x20, x20, #3
  404cac:	mov	x19, #0x0                   	// #0
  404cb0:	ldr	x3, [x21, x19, lsl #3]
  404cb4:	mov	x2, x24
  404cb8:	add	x19, x19, #0x1
  404cbc:	mov	x1, x23
  404cc0:	mov	w0, w22
  404cc4:	blr	x3
  404cc8:	cmp	x20, x19
  404ccc:	b.ne	404cb0 <ferror@plt+0x3110>  // b.any
  404cd0:	ldp	x19, x20, [sp, #16]
  404cd4:	ldp	x21, x22, [sp, #32]
  404cd8:	ldp	x23, x24, [sp, #48]
  404cdc:	ldp	x29, x30, [sp], #64
  404ce0:	ret
  404ce4:	nop
  404ce8:	ret
  404cec:	nop
  404cf0:	adrp	x2, 417000 <ferror@plt+0x15460>
  404cf4:	mov	x1, #0x0                   	// #0
  404cf8:	ldr	x2, [x2, #576]
  404cfc:	b	4017f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404d00 <.fini>:
  404d00:	stp	x29, x30, [sp, #-16]!
  404d04:	mov	x29, sp
  404d08:	ldp	x29, x30, [sp], #16
  404d0c:	ret
