Protel Design System Design Rule Check
PCB File : D:\THINH\DO_AN\Nhom02\Trinh_Trong_Dat\PCB_Project_1\PCB1.PcbDoc
Date     : 4/11/2022
Time     : 6:24:02 PM

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('VCC5'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('GND_ISO'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1mm) (Max=1mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('VCC5_ISO'))
Rule Violations :0

Processing Rule : Width Constraint (Min=2mm) (Max=2mm) (Preferred=2mm) (InNet('220V~F1'))
Rule Violations :0

Processing Rule : Width Constraint (Min=2mm) (Max=2mm) (Preferred=2mm) (InNet('220V~F'))
Rule Violations :0

Processing Rule : Width Constraint (Min=2mm) (Max=2mm) (Preferred=2mm) (InNet('0V~F1'))
Rule Violations :0

Processing Rule : Width Constraint (Min=2mm) (Max=2mm) (Preferred=2mm) (InNet('220V~'))
Rule Violations :0

Processing Rule : Width Constraint (Min=2mm) (Max=2mm) (Preferred=2mm) (InNet('0V~'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U5-(381.858mm,26.667mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U5-(381.858mm,54.517mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (227.903mm,100.427mm) on Top Overlay And Pad HILINK1-3(227.903mm,100.427mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (233.903mm,66.827mm) on Top Overlay And Pad HILINK1-1(233.903mm,66.827mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (236.443mm,28.55mm) on Top Overlay And Pad JP3-2(236.443mm,28.55mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (239.899mm,66.835mm) on Top Overlay And Pad HILINK1-2(239.903mm,66.827mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (241.523mm,28.55mm) on Top Overlay And Pad JP3-1(241.523mm,28.55mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (245.903mm,100.427mm) on Top Overlay And Pad HILINK1-4(245.903mm,100.427mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (260.615mm,56.794mm) on Top Overlay And Pad Q5-1(260.299mm,54.229mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (260.615mm,56.794mm) on Top Overlay And Pad Q5-3(260.299mm,59.309mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (261.832mm,38.751mm) on Top Overlay And Pad RL5-1(260.379mm,38.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (263.347mm,28.575mm) on Top Overlay And Pad JP6-2(263.347mm,28.575mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (263.982mm,130.429mm) on Top Overlay And Pad C9-1(263.982mm,130.454mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (263.982mm,132.994mm) on Top Overlay And Pad C9-2(263.982mm,132.994mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (263.982mm,77.597mm) on Top Overlay And Pad LED10-1(263.982mm,76.327mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (263.982mm,77.597mm) on Top Overlay And Pad LED10-2(263.982mm,78.867mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (264.555mm,138.087mm) on Top Overlay And Pad LED5-1(264.555mm,136.817mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (264.555mm,138.087mm) on Top Overlay And Pad LED5-2(264.555mm,139.357mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (268.427mm,28.575mm) on Top Overlay And Pad JP6-1(268.427mm,28.575mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (268.832mm,38.655mm) on Top Overlay And Pad RL5-2(270.379mm,38.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (280.173mm,56.286mm) on Top Overlay And Pad Q4-1(279.857mm,53.721mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (280.173mm,56.286mm) on Top Overlay And Pad Q4-3(279.857mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (280.391mm,130.353mm) on Top Overlay And Pad C6-1(280.391mm,130.378mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (280.391mm,132.918mm) on Top Overlay And Pad C6-2(280.391mm,132.918mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (280.543mm,138.049mm) on Top Overlay And Pad LED3-1(280.543mm,136.779mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (280.543mm,138.049mm) on Top Overlay And Pad LED3-2(280.543mm,139.319mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (281.898mm,38.751mm) on Top Overlay And Pad RL4-1(280.445mm,38.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (282.829mm,28.575mm) on Top Overlay And Pad JP5-2(282.829mm,28.575mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (283.921mm,77.47mm) on Top Overlay And Pad LED8-1(283.921mm,76.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (283.921mm,77.47mm) on Top Overlay And Pad LED8-2(283.921mm,78.74mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (287.909mm,28.575mm) on Top Overlay And Pad JP5-1(287.909mm,28.575mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (288.898mm,38.655mm) on Top Overlay And Pad RL4-2(290.445mm,38.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (297.358mm,137.922mm) on Top Overlay And Pad LED7-1(297.358mm,136.652mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (297.358mm,137.922mm) on Top Overlay And Pad LED7-2(297.358mm,139.192mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (298.094mm,130.531mm) on Top Overlay And Pad C12-1(298.094mm,130.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (298.094mm,133.096mm) on Top Overlay And Pad C12-2(298.094mm,133.096mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (299.985mm,56.54mm) on Top Overlay And Pad Q3-1(299.669mm,53.975mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (299.985mm,56.54mm) on Top Overlay And Pad Q3-3(299.669mm,59.055mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (301.964mm,38.751mm) on Top Overlay And Pad RL3-1(300.511mm,38.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (303.098mm,28.575mm) on Top Overlay And Pad JP4-2(303.098mm,28.575mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (303.479mm,77.47mm) on Top Overlay And Pad LED6-1(303.479mm,76.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (303.479mm,77.47mm) on Top Overlay And Pad LED6-2(303.479mm,78.74mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (308.178mm,28.575mm) on Top Overlay And Pad JP4-1(308.178mm,28.575mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (308.964mm,38.655mm) on Top Overlay And Pad RL3-2(310.511mm,38.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (316.636mm,138.024mm) on Top Overlay And Pad LED9-1(316.636mm,136.754mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (316.636mm,138.024mm) on Top Overlay And Pad LED9-2(316.636mm,139.294mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (316.89mm,130.636mm) on Top Overlay And Pad C14-1(316.89mm,130.661mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (316.89mm,133.201mm) on Top Overlay And Pad C14-2(316.89mm,133.201mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (318.781mm,56.794mm) on Top Overlay And Pad Q2-1(318.465mm,54.229mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (318.781mm,56.794mm) on Top Overlay And Pad Q2-3(318.465mm,59.309mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (321.014mm,38.751mm) on Top Overlay And Pad RL2-1(319.561mm,38.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (321.945mm,28.575mm) on Top Overlay And Pad JP2-2(321.945mm,28.575mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (322.783mm,77.47mm) on Top Overlay And Pad LED4-1(322.783mm,76.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (322.783mm,77.47mm) on Top Overlay And Pad LED4-2(322.783mm,78.74mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (327.025mm,28.575mm) on Top Overlay And Pad JP2-1(327.025mm,28.575mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (328.014mm,38.655mm) on Top Overlay And Pad RL2-2(329.561mm,38.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (338.339mm,57.048mm) on Top Overlay And Pad Q1-1(338.023mm,54.483mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (338.339mm,57.048mm) on Top Overlay And Pad Q1-3(338.023mm,59.563mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (339.351mm,39.005mm) on Top Overlay And Pad RL1-1(337.898mm,38.454mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (340.282mm,28.829mm) on Top Overlay And Pad JP1-2(340.282mm,28.829mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (341.833mm,77.47mm) on Top Overlay And Pad LED2-1(341.833mm,76.2mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (341.833mm,77.47mm) on Top Overlay And Pad LED2-2(341.833mm,78.74mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (345.287mm,132.207mm) on Top Overlay And Pad LED1-1(345.287mm,133.477mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (345.287mm,132.207mm) on Top Overlay And Pad LED1-2(345.287mm,130.937mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (345.362mm,28.829mm) on Top Overlay And Pad JP1-1(345.362mm,28.829mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (346.352mm,38.909mm) on Top Overlay And Pad RL1-2(347.898mm,38.454mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-1(243.078mm,131.72mm) on Multi-Layer And Track (242.178mm,122.11mm)(242.178mm,133.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-2(243.078mm,129.18mm) on Multi-Layer And Track (242.178mm,122.11mm)(242.178mm,133.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-3(243.078mm,126.64mm) on Multi-Layer And Track (242.178mm,122.11mm)(242.178mm,133.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-4(243.078mm,124.1mm) on Multi-Layer And Track (242.178mm,122.11mm)(242.178mm,133.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-1(286.309mm,118.542mm) on Multi-Layer And Text "C3" (286.004mm,117.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT1-1(286.309mm,125.425mm) on Multi-Layer And Track (287.503mm,124.968mm)(289.916mm,124.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT1-2(291.084mm,125.425mm) on Multi-Layer And Track (287.503mm,124.968mm)(289.916mm,124.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-2(291.084mm,125.425mm) on Multi-Layer And Track (291.541mm,124.968mm)(291.567mm,124.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT2-1(269.519mm,118.542mm) on Multi-Layer And Text "C7" (269.545mm,117.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT2-1(269.519mm,125.425mm) on Multi-Layer And Track (270.713mm,124.968mm)(273.126mm,124.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT2-2(274.295mm,125.425mm) on Multi-Layer And Track (270.713mm,124.968mm)(273.126mm,124.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT2-2(274.295mm,125.425mm) on Multi-Layer And Track (274.752mm,124.968mm)(274.777mm,124.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT3-1(304.8mm,118.415mm) on Multi-Layer And Text "C11" (304.343mm,117.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT3-1(304.8mm,125.298mm) on Multi-Layer And Track (305.994mm,124.841mm)(308.407mm,124.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT3-2(309.575mm,125.298mm) on Multi-Layer And Track (305.994mm,124.841mm)(308.407mm,124.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT3-2(309.575mm,125.298mm) on Multi-Layer And Track (310.032mm,124.841mm)(310.058mm,124.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT4-1(324.333mm,118.491mm) on Multi-Layer And Text "C13" (323.901mm,117.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT4-1(324.333mm,125.374mm) on Multi-Layer And Track (325.526mm,124.917mm)(327.939mm,124.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT4-2(329.108mm,125.374mm) on Multi-Layer And Track (325.526mm,124.917mm)(327.939mm,124.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT4-2(329.108mm,125.374mm) on Multi-Layer And Track (329.565mm,124.917mm)(329.59mm,124.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(306.095mm,113.919mm) on Multi-Layer And Track (304.8mm,112.928mm)(306.07mm,112.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(306.095mm,113.919mm) on Multi-Layer And Track (306.07mm,112.166mm)(306.07mm,112.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(308.635mm,113.919mm) on Multi-Layer And Track (308.661mm,112.116mm)(308.661mm,112.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(308.635mm,113.919mm) on Multi-Layer And Track (308.661mm,112.878mm)(309.931mm,112.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(298.094mm,130.556mm) on Multi-Layer And Text "R20" (297.053mm,129.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C12-1(298.094mm,130.556mm) on Multi-Layer And Track (297.129mm,130.556mm)(297.129mm,133.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C12-1(298.094mm,130.556mm) on Multi-Layer And Track (299.06mm,130.581mm)(299.06mm,133.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C12-2(298.094mm,133.096mm) on Multi-Layer And Track (297.129mm,130.556mm)(297.129mm,133.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C12-2(298.094mm,133.096mm) on Multi-Layer And Track (299.06mm,130.581mm)(299.06mm,133.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(325.628mm,113.995mm) on Multi-Layer And Track (324.333mm,113.005mm)(325.603mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(325.628mm,113.995mm) on Multi-Layer And Track (325.603mm,112.243mm)(325.603mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(328.168mm,113.995mm) on Multi-Layer And Track (328.193mm,112.192mm)(328.193mm,112.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(328.168mm,113.995mm) on Multi-Layer And Track (328.193mm,112.954mm)(329.463mm,112.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-1(316.89mm,130.661mm) on Multi-Layer And Text "R24" (316.027mm,129.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C14-1(316.89mm,130.661mm) on Multi-Layer And Track (315.925mm,130.661mm)(315.925mm,133.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C14-1(316.89mm,130.661mm) on Multi-Layer And Track (317.856mm,130.686mm)(317.856mm,133.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C14-2(316.89mm,133.201mm) on Multi-Layer And Track (315.925mm,130.661mm)(315.925mm,133.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C14-2(316.89mm,133.201mm) on Multi-Layer And Track (317.856mm,130.686mm)(317.856mm,133.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(287.731mm,114.046mm) on Multi-Layer And Track (286.436mm,113.055mm)(287.706mm,113.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(287.731mm,114.046mm) on Multi-Layer And Track (287.706mm,112.293mm)(287.706mm,113.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-2(290.271mm,114.046mm) on Multi-Layer And Track (290.297mm,112.243mm)(290.297mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-2(290.271mm,114.046mm) on Multi-Layer And Track (290.297mm,113.005mm)(291.567mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(235.114mm,44.983mm) on Multi-Layer And Text "RV1" (232.308mm,42.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(280.391mm,130.378mm) on Multi-Layer And Text "R10" (279.603mm,128.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C6-1(280.391mm,130.378mm) on Multi-Layer And Track (279.425mm,130.378mm)(279.425mm,132.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C6-1(280.391mm,130.378mm) on Multi-Layer And Track (281.356mm,130.404mm)(281.356mm,132.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C6-2(280.391mm,132.918mm) on Multi-Layer And Track (279.425mm,130.378mm)(279.425mm,132.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C6-2(280.391mm,132.918mm) on Multi-Layer And Track (281.356mm,130.404mm)(281.356mm,132.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(271.272mm,114.046mm) on Multi-Layer And Track (269.977mm,113.055mm)(271.247mm,113.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(271.272mm,114.046mm) on Multi-Layer And Track (271.247mm,112.293mm)(271.247mm,113.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(273.812mm,114.046mm) on Multi-Layer And Track (273.837mm,112.243mm)(273.837mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(273.812mm,114.046mm) on Multi-Layer And Track (273.837mm,113.005mm)(275.107mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(263.982mm,130.454mm) on Multi-Layer And Text "R15" (263.169mm,128.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-1(263.982mm,130.454mm) on Multi-Layer And Track (263.017mm,130.454mm)(263.017mm,132.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C9-1(263.982mm,130.454mm) on Multi-Layer And Track (264.947mm,130.48mm)(264.947mm,132.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-2(263.982mm,132.994mm) on Multi-Layer And Track (263.017mm,130.454mm)(263.017mm,132.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C9-2(263.982mm,132.994mm) on Multi-Layer And Track (264.947mm,130.48mm)(264.947mm,132.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D1-1(347.802mm,57.023mm) on Multi-Layer And Track (346.634mm,56.286mm)(346.634mm,57.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(347.802mm,57.023mm) on Multi-Layer And Track (346.634mm,57.023mm)(347.294mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(342.722mm,57.023mm) on Multi-Layer And Track (343.23mm,57.023mm)(343.916mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D2-1(329.387mm,56.769mm) on Multi-Layer And Track (328.219mm,56.032mm)(328.219mm,57.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(329.387mm,56.769mm) on Multi-Layer And Track (328.219mm,56.769mm)(328.879mm,56.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(324.307mm,56.769mm) on Multi-Layer And Track (324.815mm,56.769mm)(325.501mm,56.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D3-1(310.464mm,56.515mm) on Multi-Layer And Track (309.296mm,55.778mm)(309.296mm,57.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-1(310.464mm,56.515mm) on Multi-Layer And Track (309.296mm,56.515mm)(309.956mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(305.384mm,56.515mm) on Multi-Layer And Track (305.892mm,56.515mm)(306.578mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D4-1(290.525mm,56.261mm) on Multi-Layer And Track (289.357mm,55.524mm)(289.357mm,56.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-1(290.525mm,56.261mm) on Multi-Layer And Track (289.357mm,56.261mm)(290.017mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-2(285.445mm,56.261mm) on Multi-Layer And Track (285.953mm,56.261mm)(286.639mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D5-1(270.332mm,56.769mm) on Multi-Layer And Track (269.164mm,56.032mm)(269.164mm,57.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-1(270.332mm,56.769mm) on Multi-Layer And Track (269.164mm,56.769mm)(269.824mm,56.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-2(265.252mm,56.769mm) on Multi-Layer And Track (265.76mm,56.769mm)(266.446mm,56.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-1(227.889mm,38.227mm) on Multi-Layer And Track (224.714mm,36.957mm)(231.064mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-1(227.889mm,43.307mm) on Multi-Layer And Track (224.714mm,44.577mm)(231.064mm,44.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-2(227.889mm,54.737mm) on Multi-Layer And Track (224.714mm,53.467mm)(231.064mm,53.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad F1-2(227.889mm,59.817mm) on Multi-Layer And Track (224.714mm,61.087mm)(231.064mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-1(263.982mm,76.327mm) on Multi-Layer And Track (262.712mm,77.089mm)(265.252mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(263.982mm,78.867mm) on Multi-Layer And Track (262.712mm,77.089mm)(263.982mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(263.982mm,78.867mm) on Multi-Layer And Track (262.712mm,78.105mm)(263.982mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(263.982mm,78.867mm) on Multi-Layer And Track (263.982mm,78.105mm)(265.252mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(263.982mm,78.867mm) on Multi-Layer And Track (263.982mm,78.105mm)(265.252mm,78.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-1(345.287mm,133.477mm) on Multi-Layer And Track (344.017mm,132.715mm)(346.557mm,132.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(345.287mm,130.937mm) on Multi-Layer And Track (344.017mm,131.699mm)(345.287mm,131.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(345.287mm,130.937mm) on Multi-Layer And Track (344.017mm,132.715mm)(345.287mm,131.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(345.287mm,130.937mm) on Multi-Layer And Track (345.287mm,131.699mm)(346.557mm,131.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(345.287mm,130.937mm) on Multi-Layer And Track (345.287mm,131.699mm)(346.557mm,132.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-1(341.833mm,76.2mm) on Multi-Layer And Track (340.563mm,76.962mm)(343.103mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(341.833mm,78.74mm) on Multi-Layer And Track (340.563mm,76.962mm)(341.833mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(341.833mm,78.74mm) on Multi-Layer And Track (340.563mm,77.978mm)(341.833mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(341.833mm,78.74mm) on Multi-Layer And Track (341.833mm,77.978mm)(343.103mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(341.833mm,78.74mm) on Multi-Layer And Track (341.833mm,77.978mm)(343.103mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(280.543mm,136.779mm) on Multi-Layer And Text "C6" (279.552mm,135.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(280.543mm,136.779mm) on Multi-Layer And Track (279.273mm,137.541mm)(281.813mm,137.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(280.543mm,139.319mm) on Multi-Layer And Track (279.273mm,137.541mm)(280.543mm,138.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(280.543mm,139.319mm) on Multi-Layer And Track (279.273mm,138.557mm)(280.543mm,138.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(280.543mm,139.319mm) on Multi-Layer And Track (280.543mm,138.557mm)(281.813mm,137.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(280.543mm,139.319mm) on Multi-Layer And Track (280.543mm,138.557mm)(281.813mm,138.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-1(322.783mm,76.2mm) on Multi-Layer And Track (321.513mm,76.962mm)(324.053mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(322.783mm,78.74mm) on Multi-Layer And Track (321.513mm,76.962mm)(322.783mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(322.783mm,78.74mm) on Multi-Layer And Track (321.513mm,77.978mm)(322.783mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(322.783mm,78.74mm) on Multi-Layer And Track (322.783mm,77.978mm)(324.053mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(322.783mm,78.74mm) on Multi-Layer And Track (322.783mm,77.978mm)(324.053mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-1(264.555mm,136.817mm) on Multi-Layer And Text "C9" (263.144mm,135.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-1(264.555mm,136.817mm) on Multi-Layer And Track (263.285mm,137.579mm)(265.825mm,137.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(264.555mm,139.357mm) on Multi-Layer And Track (263.285mm,137.579mm)(264.555mm,138.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(264.555mm,139.357mm) on Multi-Layer And Track (263.285mm,138.595mm)(264.555mm,138.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(264.555mm,139.357mm) on Multi-Layer And Track (264.555mm,138.595mm)(265.825mm,137.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(264.555mm,139.357mm) on Multi-Layer And Track (264.555mm,138.595mm)(265.825mm,138.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-1(303.479mm,76.2mm) on Multi-Layer And Track (302.209mm,76.962mm)(304.749mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(303.479mm,78.74mm) on Multi-Layer And Track (302.209mm,76.962mm)(303.479mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(303.479mm,78.74mm) on Multi-Layer And Track (302.209mm,77.978mm)(303.479mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(303.479mm,78.74mm) on Multi-Layer And Track (303.479mm,77.978mm)(304.749mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(303.479mm,78.74mm) on Multi-Layer And Track (303.479mm,77.978mm)(304.749mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-1(297.358mm,136.652mm) on Multi-Layer And Text "C12" (297.256mm,135.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-1(297.358mm,136.652mm) on Multi-Layer And Track (296.088mm,137.414mm)(298.628mm,137.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(297.358mm,139.192mm) on Multi-Layer And Track (296.088mm,137.414mm)(297.358mm,138.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(297.358mm,139.192mm) on Multi-Layer And Track (296.088mm,138.43mm)(297.358mm,138.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(297.358mm,139.192mm) on Multi-Layer And Track (297.358mm,138.43mm)(298.628mm,137.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(297.358mm,139.192mm) on Multi-Layer And Track (297.358mm,138.43mm)(298.628mm,138.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-1(283.921mm,76.2mm) on Multi-Layer And Track (282.651mm,76.962mm)(285.191mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(283.921mm,78.74mm) on Multi-Layer And Track (282.651mm,76.962mm)(283.921mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(283.921mm,78.74mm) on Multi-Layer And Track (282.651mm,77.978mm)(283.921mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(283.921mm,78.74mm) on Multi-Layer And Track (283.921mm,77.978mm)(285.191mm,76.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(283.921mm,78.74mm) on Multi-Layer And Track (283.921mm,77.978mm)(285.191mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-1(316.636mm,136.754mm) on Multi-Layer And Text "C14" (316.052mm,135.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-1(316.636mm,136.754mm) on Multi-Layer And Track (315.366mm,137.516mm)(317.906mm,137.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(316.636mm,139.294mm) on Multi-Layer And Track (315.366mm,137.516mm)(316.636mm,138.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(316.636mm,139.294mm) on Multi-Layer And Track (315.366mm,138.532mm)(316.636mm,138.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(316.636mm,139.294mm) on Multi-Layer And Track (316.636mm,138.532mm)(317.906mm,137.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(316.636mm,139.294mm) on Multi-Layer And Track (316.636mm,138.532mm)(317.906mm,138.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(338.023mm,54.483mm) on Multi-Layer And Text "RL1" (336.804mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(338.023mm,54.483mm) on Multi-Layer And Track (339.045mm,54.093mm)(339.674mm,54.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-3(338.023mm,59.563mm) on Multi-Layer And Track (339.014mm,60.02mm)(339.674mm,59.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(318.465mm,54.229mm) on Multi-Layer And Text "RL2" (318.465mm,53.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(318.465mm,54.229mm) on Multi-Layer And Track (319.487mm,53.839mm)(320.116mm,54.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-3(318.465mm,59.309mm) on Multi-Layer And Track (319.456mm,59.766mm)(320.116mm,59.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(299.669mm,53.975mm) on Multi-Layer And Text "RL3" (299.415mm,53.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(299.669mm,53.975mm) on Multi-Layer And Track (300.691mm,53.585mm)(301.32mm,54.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-3(299.669mm,59.055mm) on Multi-Layer And Track (300.66mm,59.512mm)(301.32mm,59.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-1(279.857mm,53.721mm) on Multi-Layer And Text "RL4" (279.349mm,53.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-1(279.857mm,53.721mm) on Multi-Layer And Track (280.879mm,53.331mm)(281.508mm,53.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-3(279.857mm,58.801mm) on Multi-Layer And Track (280.848mm,59.258mm)(281.508mm,58.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-1(260.299mm,54.229mm) on Multi-Layer And Text "RL5" (259.283mm,53.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-1(260.299mm,54.229mm) on Multi-Layer And Track (261.321mm,53.839mm)(261.95mm,54.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-3(260.299mm,59.309mm) on Multi-Layer And Track (261.29mm,59.766mm)(261.95mm,59.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R10-1(280.543mm,126.848mm) on Multi-Layer And Track (280.543mm,124.739mm)(280.543mm,125.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R10-2(280.543mm,117.958mm) on Multi-Layer And Track (280.543mm,119.177mm)(280.543mm,120.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-1(353.619mm,122.377mm) on Multi-Layer And Track (351.511mm,122.377mm)(352.4mm,122.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R11-1(273.812mm,130.429mm) on Multi-Layer And Track (273.812mm,131.648mm)(273.812mm,132.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R11-2(273.812mm,139.319mm) on Multi-Layer And Track (273.812mm,137.236mm)(273.812mm,138.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(344.729mm,122.377mm) on Multi-Layer And Text "R5" (343.967mm,121.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-2(344.729mm,122.377mm) on Multi-Layer And Track (345.948mm,122.377mm)(346.812mm,122.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-1(309.829mm,70.739mm) on Multi-Layer And Track (309.829mm,68.631mm)(309.829mm,69.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-2(309.829mm,61.849mm) on Multi-Layer And Track (309.829mm,63.068mm)(309.829mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R13-1(299.669mm,70.739mm) on Multi-Layer And Track (299.669mm,68.631mm)(299.669mm,69.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(299.669mm,61.849mm) on Multi-Layer And Text "Q3" (296.85mm,60.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R13-2(299.669mm,61.849mm) on Multi-Layer And Track (299.669mm,63.068mm)(299.669mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R14-1(269.875mm,130.429mm) on Multi-Layer And Track (269.875mm,131.648mm)(269.875mm,132.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R14-2(269.875mm,139.319mm) on Multi-Layer And Track (269.875mm,137.236mm)(269.875mm,138.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-1(264.098mm,126.924mm) on Multi-Layer And Track (264.098mm,124.816mm)(264.098mm,125.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-2(264.098mm,118.034mm) on Multi-Layer And Track (264.098mm,119.253mm)(264.098mm,120.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-1(309.423mm,130.302mm) on Multi-Layer And Track (309.423mm,131.521mm)(309.423mm,132.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-2(309.423mm,139.192mm) on Multi-Layer And Track (309.423mm,137.109mm)(309.423mm,137.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-1(290.271mm,70.739mm) on Multi-Layer And Track (290.271mm,68.631mm)(290.271mm,69.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-2(290.271mm,61.849mm) on Multi-Layer And Track (290.271mm,63.068mm)(290.271mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-1(305.613mm,130.302mm) on Multi-Layer And Track (305.613mm,131.521mm)(305.613mm,132.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-2(305.613mm,139.192mm) on Multi-Layer And Track (305.613mm,137.109mm)(305.613mm,137.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-1(279.857mm,70.739mm) on Multi-Layer And Track (279.857mm,68.631mm)(279.857mm,69.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(279.857mm,61.849mm) on Multi-Layer And Text "Q4" (277.038mm,60.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-2(279.857mm,61.849mm) on Multi-Layer And Track (279.857mm,63.068mm)(279.857mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R20-1(297.98mm,127.229mm) on Multi-Layer And Track (297.98mm,125.12mm)(297.98mm,126.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R20-2(297.98mm,118.339mm) on Multi-Layer And Track (297.98mm,119.558mm)(297.98mm,120.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-1(348.564mm,70.485mm) on Multi-Layer And Track (348.564mm,68.377mm)(348.564mm,69.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R21-1(328.968mm,130.353mm) on Multi-Layer And Track (328.968mm,131.572mm)(328.968mm,132.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R21-2(328.968mm,139.243mm) on Multi-Layer And Track (328.968mm,137.16mm)(328.968mm,138.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(348.564mm,61.595mm) on Multi-Layer And Track (348.564mm,62.814mm)(348.564mm,63.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R22-1(324.485mm,130.327mm) on Multi-Layer And Track (324.485mm,131.547mm)(324.485mm,132.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R22-2(324.485mm,139.217mm) on Multi-Layer And Track (324.485mm,137.135mm)(324.485mm,137.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R23-1(270.459mm,71.374mm) on Multi-Layer And Track (270.459mm,69.266mm)(270.459mm,70.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R23-2(270.459mm,62.484mm) on Multi-Layer And Track (270.459mm,63.703mm)(270.459mm,64.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R24-1(316.967mm,127.33mm) on Multi-Layer And Track (316.967mm,125.222mm)(316.967mm,126.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R24-2(316.967mm,118.44mm) on Multi-Layer And Track (316.967mm,119.659mm)(316.967mm,120.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-1(260.045mm,71.374mm) on Multi-Layer And Track (260.045mm,69.266mm)(260.045mm,70.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(260.045mm,62.484mm) on Multi-Layer And Text "Q5" (257.48mm,61.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-2(260.045mm,62.484mm) on Multi-Layer And Track (260.045mm,63.703mm)(260.045mm,64.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-1(353.467mm,125.781mm) on Multi-Layer And Track (351.359mm,125.781mm)(352.248mm,125.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(344.577mm,125.781mm) on Multi-Layer And Text "R1" (343.992mm,124.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-2(344.577mm,125.781mm) on Multi-Layer And Track (345.796mm,125.781mm)(346.66mm,125.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-1(338.023mm,70.739mm) on Multi-Layer And Track (338.023mm,68.631mm)(338.023mm,69.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(338.023mm,61.849mm) on Multi-Layer And Text "Q1" (335.204mm,61.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(338.023mm,61.849mm) on Multi-Layer And Track (338.023mm,63.068mm)(338.023mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-1(344.729mm,119.177mm) on Multi-Layer And Track (345.948mm,119.177mm)(346.837mm,119.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(353.619mm,119.177mm) on Multi-Layer And Track (351.536mm,119.177mm)(352.4mm,119.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-1(290.868mm,130.429mm) on Multi-Layer And Track (290.868mm,131.648mm)(290.868mm,132.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(290.868mm,139.319mm) on Multi-Layer And Track (290.868mm,137.236mm)(290.868mm,138.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R7-1(286.385mm,130.429mm) on Multi-Layer And Track (286.385mm,131.648mm)(286.385mm,132.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R7-2(286.385mm,139.319mm) on Multi-Layer And Track (286.385mm,137.236mm)(286.385mm,138.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-1(329.133mm,70.739mm) on Multi-Layer And Track (329.133mm,68.631mm)(329.133mm,69.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-2(329.133mm,61.849mm) on Multi-Layer And Track (329.133mm,63.068mm)(329.133mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R9-1(318.465mm,70.739mm) on Multi-Layer And Track (318.465mm,68.631mm)(318.465mm,69.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(318.465mm,61.849mm) on Multi-Layer And Text "Q2" (315.646mm,61.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R9-2(318.465mm,61.849mm) on Multi-Layer And Track (318.465mm,63.068mm)(318.465mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-1(337.898mm,38.454mm) on Multi-Layer And Track (336.898mm,36.954mm)(336.898mm,44.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL1-1(337.898mm,38.454mm) on Multi-Layer And Track (336.898mm,36.954mm)(348.898mm,36.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL1-2(347.898mm,38.454mm) on Multi-Layer And Track (336.898mm,36.954mm)(348.898mm,36.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-2(347.898mm,38.454mm) on Multi-Layer And Track (348.898mm,36.954mm)(348.898mm,44.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-3(347.898mm,48.655mm) on Multi-Layer And Track (347.898mm,46.554mm)(347.898mm,47.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-3(347.898mm,48.655mm) on Multi-Layer And Track (348.898mm,44.454mm)(348.898mm,52.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-4(342.897mm,51.154mm) on Multi-Layer And Track (336.898mm,52.454mm)(348.898mm,52.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-4(342.897mm,51.154mm) on Multi-Layer And Track (342.898mm,50.054mm)(342.898mm,41.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-5(337.898mm,48.655mm) on Multi-Layer And Track (336.898mm,44.654mm)(336.898mm,52.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-5(337.898mm,48.655mm) on Multi-Layer And Track (337.898mm,46.554mm)(337.898mm,47.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-5(337.898mm,48.655mm) on Multi-Layer And Track (337.898mm,47.554mm)(337.898mm,47.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-1(319.561mm,38.2mm) on Multi-Layer And Track (318.561mm,36.7mm)(318.561mm,44.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL2-1(319.561mm,38.2mm) on Multi-Layer And Track (318.561mm,36.7mm)(330.561mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL2-2(329.561mm,38.2mm) on Multi-Layer And Track (318.561mm,36.7mm)(330.561mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-2(329.561mm,38.2mm) on Multi-Layer And Track (330.561mm,36.7mm)(330.561mm,44.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-3(329.561mm,48.401mm) on Multi-Layer And Track (329.561mm,46.3mm)(329.561mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-3(329.561mm,48.401mm) on Multi-Layer And Track (330.561mm,44.2mm)(330.561mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-4(324.56mm,50.9mm) on Multi-Layer And Track (318.561mm,52.2mm)(330.561mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-4(324.56mm,50.9mm) on Multi-Layer And Track (324.561mm,49.8mm)(324.561mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-5(319.561mm,48.401mm) on Multi-Layer And Track (318.561mm,44.4mm)(318.561mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-5(319.561mm,48.401mm) on Multi-Layer And Track (319.561mm,46.3mm)(319.561mm,47.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-5(319.561mm,48.401mm) on Multi-Layer And Track (319.561mm,47.3mm)(319.561mm,47.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-1(300.511mm,38.2mm) on Multi-Layer And Track (299.511mm,36.7mm)(299.511mm,44.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL3-1(300.511mm,38.2mm) on Multi-Layer And Track (299.511mm,36.7mm)(311.511mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL3-2(310.511mm,38.2mm) on Multi-Layer And Track (299.511mm,36.7mm)(311.511mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-2(310.511mm,38.2mm) on Multi-Layer And Track (311.511mm,36.7mm)(311.511mm,44.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-3(310.511mm,48.401mm) on Multi-Layer And Track (310.511mm,46.3mm)(310.511mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-3(310.511mm,48.401mm) on Multi-Layer And Track (311.511mm,44.2mm)(311.511mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-4(305.51mm,50.9mm) on Multi-Layer And Track (299.511mm,52.2mm)(311.511mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-4(305.51mm,50.9mm) on Multi-Layer And Track (305.511mm,49.8mm)(305.511mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-5(300.511mm,48.401mm) on Multi-Layer And Track (299.511mm,44.4mm)(299.511mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-5(300.511mm,48.401mm) on Multi-Layer And Track (300.511mm,46.3mm)(300.511mm,47.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-5(300.511mm,48.401mm) on Multi-Layer And Track (300.511mm,47.3mm)(300.511mm,47.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-1(280.445mm,38.2mm) on Multi-Layer And Track (279.445mm,36.7mm)(279.445mm,44.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL4-1(280.445mm,38.2mm) on Multi-Layer And Track (279.445mm,36.7mm)(291.445mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL4-2(290.445mm,38.2mm) on Multi-Layer And Track (279.445mm,36.7mm)(291.445mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-2(290.445mm,38.2mm) on Multi-Layer And Track (291.445mm,36.7mm)(291.445mm,44.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-3(290.445mm,48.401mm) on Multi-Layer And Track (290.445mm,46.3mm)(290.445mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-3(290.445mm,48.401mm) on Multi-Layer And Track (291.445mm,44.2mm)(291.445mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-4(285.444mm,50.9mm) on Multi-Layer And Track (279.445mm,52.2mm)(291.445mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-4(285.444mm,50.9mm) on Multi-Layer And Track (285.445mm,49.8mm)(285.445mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-5(280.445mm,48.401mm) on Multi-Layer And Track (279.445mm,44.4mm)(279.445mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-5(280.445mm,48.401mm) on Multi-Layer And Track (280.445mm,46.3mm)(280.445mm,47.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-5(280.445mm,48.401mm) on Multi-Layer And Track (280.445mm,47.3mm)(280.445mm,47.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-1(260.379mm,38.2mm) on Multi-Layer And Track (259.379mm,36.7mm)(259.379mm,44.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL5-1(260.379mm,38.2mm) on Multi-Layer And Track (259.379mm,36.7mm)(271.379mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL5-2(270.379mm,38.2mm) on Multi-Layer And Track (259.379mm,36.7mm)(271.379mm,36.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-2(270.379mm,38.2mm) on Multi-Layer And Track (271.379mm,36.7mm)(271.379mm,44.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-3(270.379mm,48.401mm) on Multi-Layer And Track (270.379mm,46.3mm)(270.379mm,47.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-3(270.379mm,48.401mm) on Multi-Layer And Track (271.379mm,44.2mm)(271.379mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-4(265.378mm,50.9mm) on Multi-Layer And Track (259.379mm,52.2mm)(271.379mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-4(265.378mm,50.9mm) on Multi-Layer And Track (265.379mm,49.8mm)(265.379mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-5(260.379mm,48.401mm) on Multi-Layer And Track (259.379mm,44.4mm)(259.379mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-5(260.379mm,48.401mm) on Multi-Layer And Track (260.379mm,46.3mm)(260.379mm,47.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-5(260.379mm,48.401mm) on Multi-Layer And Track (260.379mm,47.3mm)(260.379mm,47.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-1(344.373mm,69.837mm) on Multi-Layer And Track (340.563mm,71.107mm)(345.643mm,71.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-2(341.833mm,69.837mm) on Multi-Layer And Track (340.563mm,71.107mm)(345.643mm,71.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-3(341.833mm,62.217mm) on Multi-Layer And Track (340.563mm,60.947mm)(345.643mm,60.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-4(344.373mm,62.217mm) on Multi-Layer And Track (340.563mm,60.947mm)(345.643mm,60.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-1(325.069mm,69.837mm) on Multi-Layer And Track (321.259mm,71.107mm)(326.339mm,71.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-2(322.529mm,69.837mm) on Multi-Layer And Track (321.259mm,71.107mm)(326.339mm,71.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-3(322.529mm,62.217mm) on Multi-Layer And Track (321.259mm,60.947mm)(326.339mm,60.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-4(325.069mm,62.217mm) on Multi-Layer And Track (321.259mm,60.947mm)(326.339mm,60.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-1(305.765mm,69.837mm) on Multi-Layer And Track (301.955mm,71.107mm)(307.035mm,71.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-2(303.225mm,69.837mm) on Multi-Layer And Track (301.955mm,71.107mm)(307.035mm,71.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-3(303.225mm,62.217mm) on Multi-Layer And Track (301.955mm,60.947mm)(307.035mm,60.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-4(305.765mm,62.217mm) on Multi-Layer And Track (301.955mm,60.947mm)(307.035mm,60.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-1(286.207mm,69.837mm) on Multi-Layer And Track (282.397mm,71.107mm)(287.477mm,71.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-2(283.667mm,69.837mm) on Multi-Layer And Track (282.397mm,71.107mm)(287.477mm,71.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-3(283.667mm,62.217mm) on Multi-Layer And Track (282.397mm,60.947mm)(287.477mm,60.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-4(286.207mm,62.217mm) on Multi-Layer And Track (282.397mm,60.947mm)(287.477mm,60.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-1(266.522mm,70.612mm) on Multi-Layer And Track (262.712mm,71.882mm)(267.792mm,71.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-2(263.982mm,70.612mm) on Multi-Layer And Track (262.712mm,71.882mm)(267.792mm,71.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-3(263.982mm,62.992mm) on Multi-Layer And Track (262.712mm,61.722mm)(267.792mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-4(266.522mm,62.992mm) on Multi-Layer And Track (262.712mm,61.722mm)(267.792mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
Rule Violations :341

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (260.615mm,56.794mm) on Top Overlay And Text "RL5" (259.283mm,53.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (263.982mm,130.429mm) on Top Overlay And Text "R15" (263.169mm,128.702mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (264.555mm,138.087mm) on Top Overlay And Text "C9" (263.144mm,135.407mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (280.391mm,130.353mm) on Top Overlay And Text "R10" (279.603mm,128.626mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (280.543mm,138.049mm) on Top Overlay And Text "C6" (279.552mm,135.331mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (297.358mm,137.922mm) on Top Overlay And Text "C12" (297.256mm,135.509mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (298.094mm,130.531mm) on Top Overlay And Text "R20" (297.053mm,129.007mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (316.636mm,138.024mm) on Top Overlay And Text "C14" (316.052mm,135.611mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (316.89mm,130.636mm) on Top Overlay And Text "R24" (316.027mm,129.108mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (338.339mm,57.048mm) on Top Overlay And Text "RL1" (336.804mm,53.34mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.254mm) Between Text "C1" (241.249mm,120.447mm) on Top Overlay And Track (242.178mm,122.11mm)(242.178mm,133.71mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (241.249mm,120.447mm) on Top Overlay And Track (242.178mm,122.11mm)(248.178mm,122.11mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (304.343mm,117.704mm) on Top Overlay And Track (305.994mm,119.126mm)(308.407mm,119.126mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "C12" (297.256mm,135.509mm) on Top Overlay And Track (296.088mm,137.414mm)(298.628mm,137.414mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (323.901mm,117.754mm) on Top Overlay And Track (325.526mm,119.202mm)(327.939mm,119.202mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "C14" (316.052mm,135.611mm) on Top Overlay And Track (315.366mm,137.516mm)(317.906mm,137.516mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "C14" (316.052mm,135.611mm) on Top Overlay And Track (316.636mm,138.532mm)(317.906mm,137.516mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (286.004mm,117.805mm) on Top Overlay And Track (287.503mm,119.253mm)(289.916mm,119.253mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (233.274mm,48.844mm) on Top Overlay And Track (233.114mm,48.96mm)(233.114mm,60.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (233.274mm,48.844mm) on Top Overlay And Track (233.114mm,48.96mm)(249.614mm,48.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (269.545mm,117.805mm) on Top Overlay And Track (270.713mm,119.253mm)(273.126mm,119.253mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "D1" (342.036mm,59.157mm) on Top Overlay And Track (340.563mm,60.947mm)(345.643mm,60.947mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "DS" (363.512mm,29.619mm) on Top Overlay And Text "SCL" (365.417mm,30.889mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "FL1" (232.308mm,62.763mm) on Top Overlay And Track (225.403mm,64.627mm)(248.403mm,64.627mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "LED1" (343.891mm,135.153mm) on Top Overlay And Track (343.765mm,137.17mm)(356.764mm,137.168mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED5" (263.169mm,141.046mm) on Top Overlay And Text "R14" (268.935mm,141.072mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (343.992mm,124.333mm) on Top Overlay And Track (345.796mm,125.781mm)(346.66mm,125.781mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "R10" (279.603mm,128.626mm) on Top Overlay And Track (279.425mm,130.378mm)(279.425mm,132.918mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "R10" (279.603mm,128.626mm) on Top Overlay And Track (281.356mm,130.404mm)(281.356mm,132.842mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (272.872mm,141.072mm) on Top Overlay And Text "R14" (268.935mm,141.072mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (298.729mm,72.517mm) on Top Overlay And Text "U4" (301.981mm,71.971mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "R15" (263.169mm,128.702mm) on Top Overlay And Track (263.017mm,130.454mm)(263.017mm,132.994mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "R15" (263.169mm,128.702mm) on Top Overlay And Track (264.947mm,130.48mm)(264.947mm,132.918mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (308.483mm,140.945mm) on Top Overlay And Text "R18" (304.673mm,140.945mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (278.917mm,72.517mm) on Top Overlay And Text "U6" (282.423mm,71.968mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (297.053mm,129.007mm) on Top Overlay And Track (297.129mm,130.556mm)(297.129mm,133.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (297.053mm,129.007mm) on Top Overlay And Track (299.06mm,130.581mm)(299.06mm,133.02mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "R21" (328.016mm,140.995mm) on Top Overlay And Text "R22" (323.545mm,140.97mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (316.027mm,129.108mm) on Top Overlay And Track (315.925mm,130.661mm)(315.925mm,133.201mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (316.027mm,129.108mm) on Top Overlay And Track (317.856mm,130.686mm)(317.856mm,133.125mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (259.105mm,73.152mm) on Top Overlay And Text "U7" (262.738mm,72.72mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R5" (343.967mm,121.133mm) on Top Overlay And Track (345.948mm,122.377mm)(346.812mm,122.377mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "R5" (343.967mm,121.133mm) on Top Overlay And Track (346.812mm,121.412mm)(346.812mm,123.342mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "R5" (343.967mm,121.133mm) on Top Overlay And Track (346.812mm,121.412mm)(351.511mm,121.412mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL1" (336.804mm,53.34mm) on Top Overlay And Track (339.045mm,54.093mm)(339.674mm,54.534mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL1" (336.804mm,53.34mm) on Top Overlay And Track (339.674mm,54.534mm)(339.674mm,59.69mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL2" (318.465mm,53.086mm) on Top Overlay And Track (319.487mm,53.839mm)(320.116mm,54.28mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL2" (318.465mm,53.086mm) on Top Overlay And Track (320.116mm,54.28mm)(320.116mm,59.436mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL3" (299.415mm,53.086mm) on Top Overlay And Track (300.691mm,53.585mm)(301.32mm,54.026mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "RL3" (299.415mm,53.086mm) on Top Overlay And Track (301.32mm,54.026mm)(301.32mm,59.182mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL4" (279.349mm,53.086mm) on Top Overlay And Track (280.879mm,53.331mm)(281.508mm,53.772mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "RL5" (259.283mm,53.086mm) on Top Overlay And Track (261.321mm,53.839mm)(261.95mm,54.28mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "RL5" (259.283mm,53.086mm) on Top Overlay And Track (261.95mm,54.28mm)(261.95mm,59.436mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RV1" (232.308mm,42.875mm) on Top Overlay And Track (233.114mm,41.983mm)(233.114mm,47.983mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :54

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1'))
   Violation between Room Definition: Between Component Arduino1-Arduino Nano (375.641mm,104.394mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component BT1-SET_CLOSE (286.106mm,118.872mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component BT2-SET_CLOSE (269.316mm,118.872mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component BT3-SET_CLOSE (304.597mm,118.745mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component BT4-SET_CLOSE (324.129mm,118.821mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component FL1-UU9.8-10MH (237.364mm,51.46mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component HILINK1-HILINK (225.403mm,77.327mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component RL1-Relay (342.898mm,44.704mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component RL2-Relay (324.561mm,44.45mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component RL3-Relay (305.511mm,44.45mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component RL4-Relay (285.445mm,44.45mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component RL5-Relay (265.379mm,44.45mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component U1-PC817 (344.373mm,69.837mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component U3-PC817 (325.069mm,69.837mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component U4-PC817 (305.765mm,69.837mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component U5-DS1307_Module (386.506mm,53.029mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component U6-PC817 (286.207mm,69.837mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Component U7-PC817 (266.522mm,70.612mm) on Top Layer And Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And SIP Component B1-B0505S1W (243.078mm,131.72mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And SIP Component C8-LCD_I2C (381.038mm,62.103mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And SIP Component F1-F1A (227.889mm,49.022mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C10-Header3 (367.995mm,62.281mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C11-Header2 (306.095mm,113.919mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C12-104 (298.094mm,131.826mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C13-Header2 (325.628mm,113.995mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C14-104 (316.89mm,131.931mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C1-Cap Pol3 (247.447mm,110.693mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C2-Cap Pol3 (231.715mm,125.959mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C3-Header2 (287.731mm,114.046mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C4-Cap Pol3 (234.255mm,113.233mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C5-R46KF3100JMP0K (246.114mm,44.983mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C6-104 (280.391mm,131.648mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C7-Header2 (271.272mm,114.046mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component C9-104 (263.982mm,131.724mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component D1-100v (345.262mm,57.023mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component D2-100v (326.847mm,56.769mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component D3-100v (307.924mm,56.515mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component D4-100v (287.985mm,56.261mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component D5-100v (267.792mm,56.769mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component JP1-Header 2_1 (345.362mm,28.829mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component JP2-Header 2_1 (327.025mm,28.575mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component JP3-Header 2_1 (241.523mm,28.55mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component JP4-Header 2_1 (308.178mm,28.575mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component JP5-Header 2_1 (287.909mm,28.575mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component JP6-Header 2_1 (268.427mm,28.575mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED10-LED 3mm (263.982mm,77.724mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED1-LED 3mm (345.287mm,132.08mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED2-LED 3mm (341.833mm,77.597mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED3-LED 3mm (280.543mm,138.176mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED4-LED 3mm (322.783mm,77.597mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED5-LED 3mm (264.555mm,138.214mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED6-LED 3mm (303.479mm,77.597mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED7-LED 3mm (297.358mm,138.049mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED8-LED 3mm (283.921mm,77.597mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component LED9-LED 3mm (316.636mm,138.151mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component Q1-C1815 (338.023mm,57.023mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component Q2-C1815 (318.465mm,56.769mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component Q3-C1815 (299.669mm,56.515mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component Q4-C1815 (279.857mm,56.261mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component Q5-C1815 (260.299mm,56.769mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R10-4.7K (280.543mm,126.848mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R11-47K (273.812mm,130.429mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R12-100R (309.829mm,70.739mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R13-510R (299.669mm,70.739mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R14-100R (269.875mm,130.429mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R1-47K (353.619mm,122.377mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R15-4.7K (264.098mm,126.924mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R16-47K (309.423mm,130.302mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R17-100R (290.271mm,70.739mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R18-100R (305.613mm,130.302mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R19-510R (279.857mm,70.739mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R20-4.7K (297.98mm,127.229mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R2-100R (348.564mm,70.485mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R21-47K (328.968mm,130.353mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R22-100R (324.485mm,130.327mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R23-510R (270.459mm,71.374mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R24-4.7K (316.967mm,127.33mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R25-510R (260.045mm,71.374mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R3-100R (353.467mm,125.781mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R4-510R (338.023mm,70.739mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R5-1K (344.729mm,119.177mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R6-47K (290.868mm,130.429mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R7-100R (286.385mm,130.429mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R8-100R (329.133mm,70.739mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component R9-510R (318.465mm,70.739mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component RV1-10D561K (243.114mm,38.125mm) on Top Layer 
   Violation between Room Definition: Between Room Sheet1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Sheet1')) And Small Component U2-SPDT SWITCH MTS-102 (350.264mm,139.168mm) on Top Layer 
Rule Violations :87

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 484
Waived Violations : 0
Time Elapsed        : 00:00:02