###############################################################
#  Generated by:      Cadence Tempus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cn92.it.auth.gr)
#  Generated on:      Tue Feb 10 22:01:20 2026
#  Design:            I2CAndMemory
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Removal Check with Pin mem_inst/DAC_out_reg[8][2]/C 
Endpoint:   mem_inst/DAC_out_reg[8][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.428
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.417
  Arrival Time                  0.608
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------
      Instance                    Arc      Cell        Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                           rst_n ^  -           -      0.606    0.414  
      mem_inst/DAC_out_reg[8][2]  RN ^     SDFRRQHDX1  0.002  0.608    0.417  
      -------------------------------------------------------------------------
Path 2: MET Removal Check with Pin mem_inst/DAC_out_reg[28][5]/C 
Endpoint:   mem_inst/DAC_out_reg[28][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.432
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.421
  Arrival Time                  0.622
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.405  
      mem_inst/DAC_out_reg[28][5]  RN ^     SDFRRQHDX1  0.016  0.622    0.421  
      --------------------------------------------------------------------------
Path 3: MET Removal Check with Pin mem_inst/registers_reg[28][7]/C 
Endpoint:   mem_inst/registers_reg[28][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.411
  Arrival Time                  0.621
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.397  
      mem_inst/registers_reg[28][7]  RN ^     SDFRRQHDX1  0.015  0.621    0.411  
      ----------------------------------------------------------------------------
Path 4: MET Removal Check with Pin mem_inst/registers_reg[29][5]/C 
Endpoint:   mem_inst/registers_reg[29][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.621
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.397  
      mem_inst/registers_reg[29][5]  RN ^     SDFRRQHDX1  0.015  0.621    0.412  
      ----------------------------------------------------------------------------
Path 5: MET Removal Check with Pin mem_inst/DAC_out_reg[23][3]/C 
Endpoint:   mem_inst/DAC_out_reg[23][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[23][3]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      --------------------------------------------------------------------------
Path 6: MET Removal Check with Pin mem_inst/DAC_out_reg[23][1]/C 
Endpoint:   mem_inst/DAC_out_reg[23][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[23][1]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      --------------------------------------------------------------------------
Path 7: MET Removal Check with Pin mem_inst/DAC_out_reg[19][7]/C 
Endpoint:   mem_inst/DAC_out_reg[19][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.425
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[19][7]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      --------------------------------------------------------------------------
Path 8: MET Removal Check with Pin mem_inst/DAC_out_reg[19][5]/C 
Endpoint:   mem_inst/DAC_out_reg[19][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[19][5]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      --------------------------------------------------------------------------
Path 9: MET Removal Check with Pin mem_inst/DAC_out_reg[19][0]/C 
Endpoint:   mem_inst/DAC_out_reg[19][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[19][0]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      --------------------------------------------------------------------------
Path 10: MET Removal Check with Pin mem_inst/DAC_out_reg[18][7]/C 
Endpoint:   mem_inst/DAC_out_reg[18][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[18][7]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      --------------------------------------------------------------------------
Path 11: MET Removal Check with Pin mem_inst/DAC_out_reg[18][5]/C 
Endpoint:   mem_inst/DAC_out_reg[18][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[18][5]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      --------------------------------------------------------------------------
Path 12: MET Removal Check with Pin mem_inst/registers_reg[25][5]/C 
Endpoint:   mem_inst/registers_reg[25][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.396  
      mem_inst/registers_reg[25][5]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      ----------------------------------------------------------------------------
Path 13: MET Removal Check with Pin mem_inst/DAC_out_reg[23][6]/C 
Endpoint:   mem_inst/DAC_out_reg[23][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.413
  Arrival Time                  0.623
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[23][6]  RN ^     SDFRRQHDX1  0.017  0.623    0.413  
      --------------------------------------------------------------------------
Path 14: MET Removal Check with Pin mem_inst/DAC_out_reg[23][2]/C 
Endpoint:   mem_inst/DAC_out_reg[23][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.622
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[23][2]  RN ^     SDFRRQHDX1  0.016  0.622    0.412  
      --------------------------------------------------------------------------
Path 15: MET Removal Check with Pin mem_inst/DAC_out_reg[23][7]/C 
Endpoint:   mem_inst/DAC_out_reg[23][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.622
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[23][7]  RN ^     SDFRRQHDX1  0.016  0.622    0.412  
      --------------------------------------------------------------------------
Path 16: MET Removal Check with Pin mem_inst/DAC_out_reg[22][2]/C 
Endpoint:   mem_inst/DAC_out_reg[22][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.622
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[22][2]  RN ^     SDFRRQHDX1  0.016  0.622    0.412  
      --------------------------------------------------------------------------
Path 17: MET Removal Check with Pin mem_inst/DAC_out_reg[23][4]/C 
Endpoint:   mem_inst/DAC_out_reg[23][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.622
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[23][4]  RN ^     SDFRRQHDX1  0.016  0.622    0.412  
      --------------------------------------------------------------------------
Path 18: MET Removal Check with Pin mem_inst/registers_reg[29][7]/C 
Endpoint:   mem_inst/registers_reg[29][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.622
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.396  
      mem_inst/registers_reg[29][7]  RN ^     SDFRRQHDX1  0.016  0.622    0.412  
      ----------------------------------------------------------------------------
Path 19: MET Removal Check with Pin mem_inst/DAC_out_reg[23][5]/C 
Endpoint:   mem_inst/DAC_out_reg[23][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.622
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.396  
      mem_inst/DAC_out_reg[23][5]  RN ^     SDFRRQHDX1  0.016  0.622    0.412  
      --------------------------------------------------------------------------
Path 20: MET Removal Check with Pin mem_inst/registers_reg[29][2]/C 
Endpoint:   mem_inst/registers_reg[29][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.622
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.395  
      mem_inst/registers_reg[29][2]  RN ^     SDFRRQHDX1  0.016  0.622    0.412  
      ----------------------------------------------------------------------------
Path 21: MET Removal Check with Pin mem_inst/registers_reg[29][3]/C 
Endpoint:   mem_inst/registers_reg[29][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.623
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.395  
      mem_inst/registers_reg[29][3]  RN ^     SDFRRQHDX1  0.016  0.623    0.412  
      ----------------------------------------------------------------------------
Path 22: MET Removal Check with Pin mem_inst/DAC_out_reg[23][0]/C 
Endpoint:   mem_inst/DAC_out_reg[23][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.623
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.395  
      mem_inst/DAC_out_reg[23][0]  RN ^     SDFRRQHDX1  0.016  0.623    0.412  
      --------------------------------------------------------------------------
Path 23: MET Removal Check with Pin mem_inst/DAC_out_reg[22][3]/C 
Endpoint:   mem_inst/DAC_out_reg[22][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.423
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.412
  Arrival Time                  0.623
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.395  
      mem_inst/DAC_out_reg[22][3]  RN ^     SDFRRQHDX1  0.016  0.623    0.412  
      --------------------------------------------------------------------------
Path 24: MET Removal Check with Pin mem_inst/registers_reg[28][5]/C 
Endpoint:   mem_inst/registers_reg[28][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.420
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.408
  Arrival Time                  0.620
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.395  
      mem_inst/registers_reg[28][5]  RN ^     SDFRRQHDX1  0.014  0.620    0.408  
      ----------------------------------------------------------------------------
Path 25: MET Removal Check with Pin mem_inst/registers_reg[25][7]/C 
Endpoint:   mem_inst/registers_reg[25][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.421
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.410
  Arrival Time                  0.623
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.394  
      mem_inst/registers_reg[25][7]  RN ^     SDFRRQHDX1  0.017  0.623    0.410  
      ----------------------------------------------------------------------------
Path 26: MET Removal Check with Pin mem_inst/DAC_out_reg[12][2]/C 
Endpoint:   mem_inst/DAC_out_reg[12][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.421
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.409
  Arrival Time                  0.622
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.393  
      mem_inst/DAC_out_reg[12][2]  RN ^     SDFRRQHDX1  0.016  0.622    0.409  
      --------------------------------------------------------------------------
Path 27: MET Removal Check with Pin mem_inst/DAC_out_reg[12][3]/C 
Endpoint:   mem_inst/DAC_out_reg[12][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.420
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.409
  Arrival Time                  0.622
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.393  
      mem_inst/DAC_out_reg[12][3]  RN ^     SDFRRQHDX1  0.016  0.622    0.409  
      --------------------------------------------------------------------------
Path 28: MET Removal Check with Pin mem_inst/DAC_out_reg[13][3]/C 
Endpoint:   mem_inst/DAC_out_reg[13][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.420
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.409
  Arrival Time                  0.622
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.393  
      mem_inst/DAC_out_reg[13][3]  RN ^     SDFRRQHDX1  0.016  0.622    0.409  
      --------------------------------------------------------------------------
Path 29: MET Removal Check with Pin mem_inst/DAC_out_reg[22][5]/C 
Endpoint:   mem_inst/DAC_out_reg[22][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.420
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.409
  Arrival Time                  0.622
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                     Arc      Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                            rst_n ^  -           -      0.606    0.393  
      mem_inst/DAC_out_reg[22][5]  RN ^     SDFRRQHDX1  0.016  0.622    0.409  
      --------------------------------------------------------------------------
Path 30: MET Removal Check with Pin mem_inst/registers_reg[27][3]/C 
Endpoint:   mem_inst/registers_reg[27][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.415
+ Removal                      -0.091
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.404
  Arrival Time                  0.621
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      ----------------------------------------------------------------------------
      Instance                       Arc      Cell        Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                              rst_n ^  -           -      0.606    0.389  
      mem_inst/registers_reg[27][3]  RN ^     SDFRRQHDX1  0.015  0.621    0.404  
      ----------------------------------------------------------------------------
Path 31: MET Removal Check with Pin i2c_inst/sda_out_reg297/C 
Endpoint:   i2c_inst/sda_out_reg297/SN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                      (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.420
+ Removal                       0.293
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.793
  Arrival Time                  1.714
  Slack Time                    0.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------
      Instance                 Arc         Cell        Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                        rst_n ^     -           -      0.606    -0.315  
      FE_OFC10_rst_n           A ^ -> Q ^  BUHDX2      1.101  1.707    0.786  
      i2c_inst/sda_out_reg297  SN ^        SDFRSQHDX1  0.007  1.714    0.793  
      -------------------------------------------------------------------------
Path 32: MET Removal Check with Pin mem_inst/registers_reg[33][3]/C 
Endpoint:   mem_inst/registers_reg[33][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.454
  Arrival Time                  1.403
  Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.606    -0.344  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      0.794  1.400    0.451  
      mem_inst/registers_reg[33][3]  RN ^        SDFRRQHDX1  0.003  1.403    0.454  
      -------------------------------------------------------------------------------
Path 33: MET Removal Check with Pin mem_inst/CS_control_reg[2][0]/C 
Endpoint:   mem_inst/CS_control_reg[2][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.454
  Arrival Time                  1.403
  Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.606    -0.344  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      0.794  1.400    0.451  
      mem_inst/CS_control_reg[2][0]  RN ^        SDFRRQHDX1  0.003  1.403    0.454  
      -------------------------------------------------------------------------------
Path 34: MET Removal Check with Pin mem_inst/CP_reset_reg[2]/C 
Endpoint:   mem_inst/CP_reset_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.454
  Arrival Time                  1.403
  Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      --------------------------------------------------------------------------
      Instance                  Arc         Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                         rst_n ^     -           -      0.606    -0.344  
      mem_inst/FE_OFC5_rst_n    A ^ -> Q ^  BUHDX2      0.794  1.400    0.451  
      mem_inst/CP_reset_reg[2]  RN ^        SDFRRQHDX1  0.003  1.403    0.454  
      --------------------------------------------------------------------------
Path 35: MET Removal Check with Pin mem_inst/registers_reg[32][1]/C 
Endpoint:   mem_inst/registers_reg[32][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.428
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.455
  Arrival Time                  1.405
  Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.606    -0.344  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      0.794  1.400    0.450  
      mem_inst/registers_reg[32][1]  RN ^        SDFRRQHDX1  0.005  1.405    0.455  
      -------------------------------------------------------------------------------
Path 36: MET Removal Check with Pin mem_inst/DAC_out_reg[26][2]/C 
Endpoint:   mem_inst/DAC_out_reg[26][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.455
  Arrival Time                  1.405
  Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.344  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.450  
      mem_inst/DAC_out_reg[26][2]  RN ^        SDFRRQHDX1  0.005  1.405    0.455  
      -----------------------------------------------------------------------------
Path 37: MET Removal Check with Pin mem_inst/registers_reg[32][6]/C 
Endpoint:   mem_inst/registers_reg[32][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.407
  Slack Time                    0.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.606    -0.345  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      0.794  1.400    0.449  
      mem_inst/registers_reg[32][6]  RN ^        SDFRRQHDX1  0.007  1.407    0.456  
      -------------------------------------------------------------------------------
Path 38: MET Removal Check with Pin mem_inst/registers_reg[32][7]/C 
Endpoint:   mem_inst/registers_reg[32][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.407
  Slack Time                    0.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.606    -0.346  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      0.794  1.400    0.449  
      mem_inst/registers_reg[32][7]  RN ^        SDFRRQHDX1  0.007  1.407    0.456  
      -------------------------------------------------------------------------------
Path 39: MET Removal Check with Pin mem_inst/DAC_out_reg[26][6]/C 
Endpoint:   mem_inst/DAC_out_reg[26][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.408
  Slack Time                    0.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.346  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.448  
      mem_inst/DAC_out_reg[26][6]  RN ^        SDFRRQHDX1  0.008  1.408    0.456  
      -----------------------------------------------------------------------------
Path 40: MET Removal Check with Pin mem_inst/DAC_out_reg[26][5]/C 
Endpoint:   mem_inst/DAC_out_reg[26][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.409
  Slack Time                    0.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.346  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.448  
      mem_inst/DAC_out_reg[26][5]  RN ^        SDFRRQHDX1  0.008  1.409    0.456  
      -----------------------------------------------------------------------------
Path 41: MET Removal Check with Pin mem_inst/DAC_out_reg[26][1]/C 
Endpoint:   mem_inst/DAC_out_reg[26][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.408
  Slack Time                    0.953
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.347  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.448  
      mem_inst/DAC_out_reg[26][1]  RN ^        SDFRRQHDX1  0.008  1.408    0.456  
      -----------------------------------------------------------------------------
Path 42: MET Removal Check with Pin mem_inst/registers_reg[36][7]/C 
Endpoint:   mem_inst/registers_reg[36][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.454
  Arrival Time                  1.407
  Slack Time                    0.953
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.606    -0.347  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      0.794  1.400    0.447  
      mem_inst/registers_reg[36][7]  RN ^        SDFRRQHDX1  0.007  1.407    0.454  
      -------------------------------------------------------------------------------
Path 43: MET Removal Check with Pin mem_inst/DAC_out_reg[30][7]/C 
Endpoint:   mem_inst/DAC_out_reg[30][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.454
  Arrival Time                  1.408
  Slack Time                    0.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.348  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.446  
      mem_inst/DAC_out_reg[30][7]  RN ^        SDFRRQHDX1  0.008  1.408    0.454  
      -----------------------------------------------------------------------------
Path 44: MET Removal Check with Pin mem_inst/registers_reg[36][6]/C 
Endpoint:   mem_inst/registers_reg[36][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.454
  Arrival Time                  1.408
  Slack Time                    0.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.606    -0.348  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      0.794  1.400    0.446  
      mem_inst/registers_reg[36][6]  RN ^        SDFRRQHDX1  0.008  1.408    0.454  
      -------------------------------------------------------------------------------
Path 45: MET Removal Check with Pin mem_inst/DAC_out_reg[30][6]/C 
Endpoint:   mem_inst/DAC_out_reg[30][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.454
  Arrival Time                  1.409
  Slack Time                    0.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.348  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.446  
      mem_inst/DAC_out_reg[30][6]  RN ^        SDFRRQHDX1  0.008  1.409    0.454  
      -----------------------------------------------------------------------------
Path 46: MET Removal Check with Pin mem_inst/DAC_out_reg[26][0]/C 
Endpoint:   mem_inst/DAC_out_reg[26][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.430
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.411
  Slack Time                    0.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.348  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.446  
      mem_inst/DAC_out_reg[26][0]  RN ^        SDFRRQHDX1  0.011  1.411    0.456  
      -----------------------------------------------------------------------------
Path 47: MET Removal Check with Pin mem_inst/DAC_out_reg[26][4]/C 
Endpoint:   mem_inst/DAC_out_reg[26][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.411
  Slack Time                    0.955
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.349  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.445  
      mem_inst/DAC_out_reg[26][4]  RN ^        SDFRRQHDX1  0.010  1.411    0.456  
      -----------------------------------------------------------------------------
Path 48: MET Removal Check with Pin mem_inst/DAC_out_reg[26][7]/C 
Endpoint:   mem_inst/DAC_out_reg[26][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.411
  Slack Time                    0.955
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.349  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.445  
      mem_inst/DAC_out_reg[26][7]  RN ^        SDFRRQHDX1  0.010  1.411    0.456  
      -----------------------------------------------------------------------------
Path 49: MET Removal Check with Pin mem_inst/DAC_out_reg[27][7]/C 
Endpoint:   mem_inst/DAC_out_reg[27][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.430
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.412
  Slack Time                    0.955
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            rst_n ^     -           -      0.606    -0.349  
      mem_inst/FE_OFC5_rst_n       A ^ -> Q ^  BUHDX2      0.794  1.400    0.445  
      mem_inst/DAC_out_reg[27][7]  RN ^        SDFRRQHDX1  0.011  1.412    0.456  
      -----------------------------------------------------------------------------
Path 50: MET Removal Check with Pin mem_inst/registers_reg[33][7]/C 
Endpoint:   mem_inst/registers_reg[33][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.430
+ Removal                      -0.053
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.456
  Arrival Time                  1.412
  Slack Time                    0.955
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.106
     = Beginpoint Arrival Time            0.606
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              rst_n ^     -           -      0.606    -0.349  
      mem_inst/FE_OFC5_rst_n         A ^ -> Q ^  BUHDX2      0.794  1.400    0.445  
      mem_inst/registers_reg[33][7]  RN ^        SDFRRQHDX1  0.011  1.412    0.456  
      -------------------------------------------------------------------------------
Path 1: MET Hold Check with Pin i2c_inst/scl_sync_reg[0]/C 
Endpoint:   i2c_inst/scl_sync_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: SCL                        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.424
+ Hold                         -0.078
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.503
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.503
      ---------------------------------------------------------------------
      Instance                  Arc    Cell        Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                         SCL ^  -           -      0.503    0.425  
      i2c_inst/scl_sync_reg[0]  D ^    SDFRRQHDX1  0.000  0.503    0.425  
      ---------------------------------------------------------------------
Path 2: MET Hold Check with Pin mem_inst/registers_en_reg[36]/CN 
Endpoint:   mem_inst/registers_en_reg[36]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/rw_en_reg/Q             (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time         65.946
+ Hold                          0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.145
  Arrival Time                 66.281
  Slack Time                    0.136
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.496
     = Beginpoint Arrival Time       65.996
      --------------------------------------------------------------------------------
      Instance                       Arc          Cell        Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/rw_en_reg             CN v         -           -      65.996   65.860  
      mem_inst/rw_en_reg             CN v -> Q ^  SDFFRQHDX1  0.285  66.281   66.145  
      mem_inst/registers_en_reg[36]  SD ^         SDFFSQHDX1  0.000  66.281   66.145  
      --------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin mem_inst/registers_en_reg[3]/CN 
Endpoint:   mem_inst/registers_en_reg[3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: mem_inst/registers_en_reg[5]/Q  (^) triggered by trailing edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time         65.948
+ Hold                          0.114
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                66.142
  Arrival Time                 66.323
  Slack Time                    0.180
     Clock Fall Edge                 65.500
     + Clock Network Latency (Prop)  0.497
     = Beginpoint Arrival Time       65.997
      -------------------------------------------------------------------------------
      Instance                      Arc          Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_en_reg[5]  CN v         -           -      65.997   65.817  
      mem_inst/registers_en_reg[5]  CN v -> Q ^  SDFFSQHDX1  0.325  66.322   66.142  
      mem_inst/registers_en_reg[3]  SD ^         SDFFSQHDX1  0.000  66.323   66.142  
      -------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin mem_inst/registers_reg[3][0]/C 
Endpoint:   mem_inst/registers_reg[3][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.609
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][0] ^  -           -      0.506    0.322  
      mem_inst/g8655__7482          E ^ -> Q ^      AO222HDX0   0.103  0.609    0.425  
      mem_inst/registers_reg[3][0]  D ^             SDFRRQHDX1  0.000  0.609    0.425  
      ----------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin mem_inst/registers_reg[5][7]/C 
Endpoint:   mem_inst/registers_reg[5][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.426
  Arrival Time                  0.610
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][7] ^  -           -      0.506    0.322  
      mem_inst/g8653__1881          E ^ -> Q ^      AO222HDX0   0.104  0.610    0.426  
      mem_inst/registers_reg[5][7]  D ^             SDFRRQHDX1  0.000  0.610    0.426  
      ----------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin mem_inst/registers_reg[3][6]/C 
Endpoint:   mem_inst/registers_reg[3][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.609
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][6] ^  -           -      0.506    0.321  
      mem_inst/g8663__2883          E ^ -> Q ^      AO222HDX0   0.104  0.609    0.425  
      mem_inst/registers_reg[3][6]  D ^             SDFRRQHDX1  0.000  0.609    0.425  
      ----------------------------------------------------------------------------------
Path 7: MET Hold Check with Pin mem_inst/registers_reg[3][7]/C 
Endpoint:   mem_inst/registers_reg[3][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.610
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][7] ^  -           -      0.506    0.321  
      mem_inst/g8664__2346          E ^ -> Q ^      AO222HDX0   0.104  0.610    0.425  
      mem_inst/registers_reg[3][7]  D ^             SDFRRQHDX1  0.000  0.610    0.425  
      ----------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin mem_inst/registers_reg[3][4]/C 
Endpoint:   mem_inst/registers_reg[3][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.425
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.424
  Arrival Time                  0.610
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][4] ^  -           -      0.506    0.320  
      mem_inst/g8659__4733          E ^ -> Q ^      AO222HDX0   0.104  0.610    0.424  
      mem_inst/registers_reg[3][4]  D ^             SDFRRQHDX1  0.000  0.610    0.424  
      ----------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin mem_inst/registers_reg[4][5]/C 
Endpoint:   mem_inst/registers_reg[4][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.611
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.507
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][5] ^  -           -      0.507    0.321  
      mem_inst/g8643__5526          E ^ -> Q ^      AO222HDX0   0.105  0.611    0.425  
      mem_inst/registers_reg[4][5]  D ^             SDFRRQHDX1  0.000  0.611    0.425  
      ----------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin mem_inst/registers_reg[5][4]/C 
Endpoint:   mem_inst/registers_reg[5][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.424
  Arrival Time                  0.612
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][4] ^  -           -      0.507    0.320  
      mem_inst/g8650__8246          E ^ -> Q ^      AO222HDX0   0.105  0.612    0.424  
      mem_inst/registers_reg[5][4]  D ^             SDFRRQHDX1  0.000  0.612    0.424  
      ----------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin mem_inst/registers_reg[5][3]/C 
Endpoint:   mem_inst/registers_reg[5][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.613
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][3] ^  -           -      0.508    0.320  
      mem_inst/g8642__8428          E ^ -> Q ^      AO222HDX0   0.105  0.613    0.425  
      mem_inst/registers_reg[5][3]  D ^             SDFRRQHDX1  0.000  0.613    0.425  
      ----------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin mem_inst/registers_reg[4][0]/C 
Endpoint:   mem_inst/registers_reg[4][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.081
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.426
  Arrival Time                  0.614
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][0] ^  -           -      0.508    0.320  
      mem_inst/g8632__6260          E ^ -> Q ^      AO222HDX0   0.106  0.614    0.426  
      mem_inst/registers_reg[4][0]  D ^             SDFRRQHDX1  0.000  0.614    0.426  
      ----------------------------------------------------------------------------------
Path 13: MET Hold Check with Pin mem_inst/registers_reg[4][7]/C 
Endpoint:   mem_inst/registers_reg[4][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.615
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][7] ^  -           -      0.507    0.318  
      mem_inst/g8645__3680          E ^ -> Q ^      AO222HDX0   0.108  0.615    0.425  
      mem_inst/registers_reg[4][7]  D ^             SDFRRQHDX1  0.000  0.615    0.425  
      ----------------------------------------------------------------------------------
Path 14: MET Hold Check with Pin mem_inst/registers_reg[4][6]/C 
Endpoint:   mem_inst/registers_reg[4][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.424
  Arrival Time                  0.614
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][6] ^  -           -      0.507    0.317  
      mem_inst/g8644__6783          E ^ -> Q ^      AO222HDX0   0.107  0.614    0.424  
      mem_inst/registers_reg[4][6]  D ^             SDFRRQHDX1  0.000  0.614    0.424  
      ----------------------------------------------------------------------------------
Path 15: MET Hold Check with Pin mem_inst/registers_reg[5][5]/C 
Endpoint:   mem_inst/registers_reg[5][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.615
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][5] ^  -           -      0.507    0.316  
      mem_inst/g8651__7098          E ^ -> Q ^      AO222HDX0   0.109  0.615    0.425  
      mem_inst/registers_reg[5][5]  D ^             SDFRRQHDX1  0.000  0.615    0.425  
      ----------------------------------------------------------------------------------
Path 16: MET Hold Check with Pin mem_inst/registers_reg[4][4]/C 
Endpoint:   mem_inst/registers_reg[4][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.424
  Arrival Time                  0.615
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][4] ^  -           -      0.507    0.316  
      mem_inst/g8648__1705          E ^ -> Q ^      AO222HDX0   0.108  0.615    0.424  
      mem_inst/registers_reg[4][4]  D ^             SDFRRQHDX1  0.000  0.615    0.424  
      ----------------------------------------------------------------------------------
Path 17: MET Hold Check with Pin mem_inst/registers_reg[5][1]/C 
Endpoint:   mem_inst/registers_reg[5][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.424
  Arrival Time                  0.615
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.508
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[2][1] ^  -           -      0.508    0.316  
      mem_inst/g8646__1617          E ^ -> Q ^      AO222HDX0   0.108  0.615    0.424  
      mem_inst/registers_reg[5][1]  D ^             SDFRRQHDX1  0.000  0.615    0.424  
      ----------------------------------------------------------------------------------
Path 18: MET Hold Check with Pin mem_inst/registers_reg[3][5]/C 
Endpoint:   mem_inst/registers_reg[3][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.424
  Arrival Time                  0.616
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][5] ^  -           -      0.505    0.313  
      mem_inst/g8661__9315          E ^ -> Q ^      AO222HDX0   0.111  0.616    0.424  
      mem_inst/registers_reg[3][5]  D ^             SDFRRQHDX1  0.000  0.616    0.424  
      ----------------------------------------------------------------------------------
Path 19: MET Hold Check with Pin mem_inst/CP_reset_reg[2]/C 
Endpoint:   mem_inst/CP_reset_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.446
  Arrival Time                  0.638
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      --------------------------------------------------------------------------
      Instance                  Arc         Cell        Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                         se ^        -           -      0.000    -0.192  
      FE_OFC21_se               A ^ -> Q ^  BUHDX2      0.636  0.636    0.444  
      mem_inst/CP_reset_reg[2]  SE ^        SDFRRQHDX1  0.002  0.638    0.446  
      --------------------------------------------------------------------------
Path 20: MET Hold Check with Pin mem_inst/CS_control_reg[2][0]/C 
Endpoint:   mem_inst/CS_control_reg[2][0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                               (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.446
  Arrival Time                  0.639
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              se ^        -           -      0.000    -0.193  
      FE_OFC21_se                    A ^ -> Q ^  BUHDX2      0.636  0.636    0.444  
      mem_inst/CS_control_reg[2][0]  SE ^        SDFRRQHDX1  0.002  0.639    0.446  
      -------------------------------------------------------------------------------
Path 21: MET Hold Check with Pin mem_inst/registers_reg[3][3]/C 
Endpoint:   mem_inst/registers_reg[3][3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.446
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.444  
      mem_inst/registers_reg[3][3]  SE ^        SDFRRQHDX1  0.002  0.638    0.446  
      ------------------------------------------------------------------------------
Path 22: MET Hold Check with Pin mem_inst/registers_reg[3][0]/C 
Endpoint:   mem_inst/registers_reg[3][0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.446
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.444  
      mem_inst/registers_reg[3][0]  SE ^        SDFRRQHDX1  0.002  0.638    0.446  
      ------------------------------------------------------------------------------
Path 23: MET Hold Check with Pin mem_inst/registers_reg[2][1]/C 
Endpoint:   mem_inst/registers_reg[2][1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[2][1]  SE ^        SDFRRQHDX1  0.002  0.638    0.445  
      ------------------------------------------------------------------------------
Path 24: MET Hold Check with Pin mem_inst/registers_reg[3][6]/C 
Endpoint:   mem_inst/registers_reg[3][6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[3][6]  SE ^        SDFRRQHDX1  0.002  0.638    0.445  
      ------------------------------------------------------------------------------
Path 25: MET Hold Check with Pin mem_inst/registers_reg[2][5]/C 
Endpoint:   mem_inst/registers_reg[2][5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[2][5]  SE ^        SDFRRQHDX1  0.002  0.638    0.445  
      ------------------------------------------------------------------------------
Path 26: MET Hold Check with Pin mem_inst/registers_reg[3][5]/C 
Endpoint:   mem_inst/registers_reg[3][5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[3][5]  SE ^        SDFRRQHDX1  0.002  0.638    0.445  
      ------------------------------------------------------------------------------
Path 27: MET Hold Check with Pin mem_inst/registers_reg[3][1]/C 
Endpoint:   mem_inst/registers_reg[3][1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.425
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[3][1]  SE ^        SDFRRQHDX1  0.001  0.638    0.445  
      ------------------------------------------------------------------------------
Path 28: MET Hold Check with Pin mem_inst/registers_reg[2][4]/C 
Endpoint:   mem_inst/registers_reg[2][4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.425
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[2][4]  SE ^        SDFRRQHDX1  0.001  0.638    0.445  
      ------------------------------------------------------------------------------
Path 29: MET Hold Check with Pin mem_inst/registers_reg[2][6]/C 
Endpoint:   mem_inst/registers_reg[2][6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[2][6]  SE ^        SDFRRQHDX1  0.002  0.638    0.445  
      ------------------------------------------------------------------------------
Path 30: MET Hold Check with Pin mem_inst/registers_reg[2][0]/C 
Endpoint:   mem_inst/registers_reg[2][0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[2][0]  SE ^        SDFRRQHDX1  0.002  0.638    0.445  
      ------------------------------------------------------------------------------
Path 31: MET Hold Check with Pin mem_inst/registers_reg[2][3]/C 
Endpoint:   mem_inst/registers_reg[2][3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.639
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.193  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[2][3]  SE ^        SDFRRQHDX1  0.002  0.639    0.445  
      ------------------------------------------------------------------------------
Path 32: MET Hold Check with Pin mem_inst/registers_reg[2][2]/C 
Endpoint:   mem_inst/registers_reg[2][2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.425
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.445
  Arrival Time                  0.638
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.194  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[2][2]  SE ^        SDFRRQHDX1  0.002  0.638    0.445  
      ------------------------------------------------------------------------------
Path 33: MET Hold Check with Pin mem_inst/registers_reg[3][4]/C 
Endpoint:   mem_inst/registers_reg[3][4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.425
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.444
  Arrival Time                  0.638
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance                      Arc         Cell        Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                             se ^        -           -      0.000    -0.194  
      FE_OFC21_se                   A ^ -> Q ^  BUHDX2      0.636  0.636    0.443  
      mem_inst/registers_reg[3][4]  SE ^        SDFRRQHDX1  0.002  0.638    0.444  
      ------------------------------------------------------------------------------
Path 34: MET Hold Check with Pin mem_inst/registers_reg[36][2]/C 
Endpoint:   mem_inst/registers_reg[36][2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                               (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.446
  Arrival Time                  0.640
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              se ^        -           -      0.000    -0.194  
      FE_OFC21_se                    A ^ -> Q ^  BUHDX2      0.636  0.636    0.442  
      mem_inst/registers_reg[36][2]  SE ^        SDFRRQHDX1  0.004  0.640    0.446  
      -------------------------------------------------------------------------------
Path 35: MET Hold Check with Pin mem_inst/registers_reg[3][3]/C 
Endpoint:   mem_inst/registers_reg[3][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.426
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.424
  Arrival Time                  0.618
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.506
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[0][3] ^  -           -      0.506    0.311  
      mem_inst/g8654__5115          E ^ -> Q ^      AO222HDX0   0.113  0.618    0.424  
      mem_inst/registers_reg[3][3]  D ^             SDFRRQHDX1  0.000  0.618    0.424  
      ----------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin mem_inst/registers_reg[4][2]/C 
Endpoint:   mem_inst/registers_reg[4][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.620
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.507
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][2] ^  -           -      0.507    0.312  
      mem_inst/g8630__2398          E ^ -> Q ^      AO222HDX0   0.113  0.620    0.425  
      mem_inst/registers_reg[4][2]  D ^             SDFRRQHDX1  0.000  0.620    0.425  
      ----------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin mem_inst/DAC_out_reg[30][3]/C 
Endpoint:   mem_inst/DAC_out_reg[30][3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.447
  Arrival Time                  0.641
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            se ^        -           -      0.000    -0.195  
      FE_OFC21_se                  A ^ -> Q ^  BUHDX2      0.636  0.636    0.442  
      mem_inst/DAC_out_reg[30][3]  SE ^        SDFRRQHDX1  0.005  0.641    0.447  
      -----------------------------------------------------------------------------
Path 38: MET Hold Check with Pin mem_inst/registers_reg[32][7]/C 
Endpoint:   mem_inst/registers_reg[32][7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                               (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.448
  Arrival Time                  0.643
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              se ^        -           -      0.000    -0.195  
      FE_OFC21_se                    A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/registers_reg[32][7]  SE ^        SDFRRQHDX1  0.007  0.643    0.448  
      -------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin mem_inst/registers_reg[32][1]/C 
Endpoint:   mem_inst/registers_reg[32][1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                               (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.428
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.448
  Arrival Time                  0.643
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              se ^        -           -      0.000    -0.195  
      FE_OFC21_se                    A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/registers_reg[32][1]  SE ^        SDFRRQHDX1  0.007  0.643    0.448  
      -------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin mem_inst/DAC_out_reg[26][0]/C 
Endpoint:   mem_inst/DAC_out_reg[26][0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.430
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.449
  Arrival Time                  0.644
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            se ^        -           -      0.000    -0.195  
      FE_OFC21_se                  A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/DAC_out_reg[26][0]  SE ^        SDFRRQHDX1  0.008  0.644    0.449  
      -----------------------------------------------------------------------------
Path 41: MET Hold Check with Pin mem_inst/registers_reg[32][0]/C 
Endpoint:   mem_inst/registers_reg[32][0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                               (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.449
  Arrival Time                  0.644
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              se ^        -           -      0.000    -0.195  
      FE_OFC21_se                    A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/registers_reg[32][0]  SE ^        SDFRRQHDX1  0.008  0.644    0.449  
      -------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin mem_inst/DAC_out_reg[27][5]/C 
Endpoint:   mem_inst/DAC_out_reg[27][5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.430
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.449
  Arrival Time                  0.644
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            se ^        -           -      0.000    -0.195  
      FE_OFC21_se                  A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/DAC_out_reg[27][5]  SE ^        SDFRRQHDX1  0.008  0.644    0.449  
      -----------------------------------------------------------------------------
Path 43: MET Hold Check with Pin mem_inst/DAC_out_reg[26][5]/C 
Endpoint:   mem_inst/DAC_out_reg[26][5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.449
  Arrival Time                  0.644
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            se ^        -           -      0.000    -0.195  
      FE_OFC21_se                  A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/DAC_out_reg[26][5]  SE ^        SDFRRQHDX1  0.008  0.644    0.449  
      -----------------------------------------------------------------------------
Path 44: MET Hold Check with Pin mem_inst/DAC_out_reg[26][6]/C 
Endpoint:   mem_inst/DAC_out_reg[26][6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.449
  Arrival Time                  0.644
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            se ^        -           -      0.000    -0.196  
      FE_OFC21_se                  A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/DAC_out_reg[26][6]  SE ^        SDFRRQHDX1  0.008  0.644    0.449  
      -----------------------------------------------------------------------------
Path 45: MET Hold Check with Pin mem_inst/DAC_out_reg[26][2]/C 
Endpoint:   mem_inst/DAC_out_reg[26][2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.448
  Arrival Time                  0.644
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            se ^        -           -      0.000    -0.196  
      FE_OFC21_se                  A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/DAC_out_reg[26][2]  SE ^        SDFRRQHDX1  0.007  0.644    0.448  
      -----------------------------------------------------------------------------
Path 46: MET Hold Check with Pin mem_inst/DAC_out_reg[26][1]/C 
Endpoint:   mem_inst/DAC_out_reg[26][1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.448
  Arrival Time                  0.644
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            se ^        -           -      0.000    -0.196  
      FE_OFC21_se                  A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/DAC_out_reg[26][1]  SE ^        SDFRRQHDX1  0.008  0.644    0.448  
      -----------------------------------------------------------------------------
Path 47: MET Hold Check with Pin mem_inst/DAC_out_reg[26][4]/C 
Endpoint:   mem_inst/DAC_out_reg[26][4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.448
  Arrival Time                  0.644
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance                     Arc         Cell        Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                            se ^        -           -      0.000    -0.196  
      FE_OFC21_se                  A ^ -> Q ^  BUHDX2      0.636  0.636    0.441  
      mem_inst/DAC_out_reg[26][4]  SE ^        SDFRRQHDX1  0.008  0.644    0.448  
      -----------------------------------------------------------------------------
Path 48: MET Hold Check with Pin mem_inst/registers_reg[32][6]/C 
Endpoint:   mem_inst/registers_reg[32][6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                               (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.429
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.448
  Arrival Time                  0.644
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              se ^        -           -      0.000    -0.196  
      FE_OFC21_se                    A ^ -> Q ^  BUHDX2      0.636  0.636    0.440  
      mem_inst/registers_reg[32][6]  SE ^        SDFRRQHDX1  0.008  0.644    0.448  
      -------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin mem_inst/registers_reg[32][4]/C 
Endpoint:   mem_inst/registers_reg[32][4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: se                               (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.428
+ Hold                         -0.061
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.448
  Arrival Time                  0.644
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -------------------------------------------------------------------------------
      Instance                       Arc         Cell        Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                              se ^        -           -      0.000    -0.196  
      FE_OFC21_se                    A ^ -> Q ^  BUHDX2      0.636  0.636    0.440  
      mem_inst/registers_reg[32][4]  SE ^        SDFRRQHDX1  0.007  0.644    0.448  
      -------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin mem_inst/registers_reg[4][1]/C 
Endpoint:   mem_inst/registers_reg[4][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.427
+ Hold                         -0.082
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.425
  Arrival Time                  0.621
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.507
      ----------------------------------------------------------------------------------
      Instance                      Arc             Cell        Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      -                             ADC_in[1][1] ^  -           -      0.507    0.311  
      mem_inst/g8631__5107          E ^ -> Q ^      AO222HDX0   0.114  0.621    0.425  
      mem_inst/registers_reg[4][1]  D ^             SDFRRQHDX1  0.000  0.621    0.425  
      ----------------------------------------------------------------------------------

