0.6
2019.1
May 24 2019
15:06:07
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/debouncer/debouncer.v,1637767897,verilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual.v,,debouncer,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual.v,1637771817,verilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v,,ram_dual,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v,1636379748,verilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/reset_sync/reset_sync.v,,ram_dual_memsplit,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/reset_sync/reset_sync.v,1633688604,verilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_rx.v,,reset_sync,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/hw/sigma.sv,1637766104,systemVerilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,sigma,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv,1637769972,systemVerilog,,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/tb/udm.svh,riscv_tb,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_1m2s.sv,1633688604,systemVerilog,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/hw/sigma.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,$unit_arb_1m2s_sv;arb_1m2s,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv,1633688604,systemVerilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,arb_2m1s,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv,1633688604,systemVerilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,arb_2m3s,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv,1633688604,systemVerilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,cpu_stub,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv,1637767463,systemVerilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv,,irq_adapter,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh,1630670226,verilog,,,,,,,,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh,1630670226,verilog,,,,,,,,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh,1630670226,verilog,,,,,,,,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh,1630670226,verilog,,,,,,,,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv,1630670226,systemVerilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh,riscv_5stage,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh,1630670226,verilog,,,,,,,,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh,1630670226,verilog,,,,,,,,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv,1633688604,systemVerilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/hw/sigma.sv,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,sfr,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv,1637766811,systemVerilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh;D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh,sigma_tile,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,1633688604,verilog,,,,MemSplit32,,,,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_rx.v,1633688604,verilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_tx.v,,uart_rx,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_tx.v,1633688604,verilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm.v,,uart_tx,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm.v,1633688604,verilog,,D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v,,udm,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v,1633688604,verilog,,,,udm_controller,,,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb,,,,,
D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/tb/udm.svh,1633688604,verilog,,,,,,,,,,,,
