U´1.0´µR´.15.1.0.803.isr18´µP´Linux-64´glibc 2.17´µG´0´µF´ahdlLib__opamp__veriloga.c.h´4ac4df1e4772cb5647f80303aa2847d5´µµD´constants.h´1500992820´µµD´discipline.h´1500992820´µµD´veriloga.va´50f3450b9ea347fb2b02299a2aad89b6´µµM´0´ahdlLib__opamp__veriloga´1´´optimize/5.0´Linux-64´-skeletonbus ahdlLib.opamp:veriloga -dont_optimize_vars -filename /share/instsww/cadence/IC.06.17.823/tools.lnx86/dfII/samples/artist/ahdlLib/opamp/veriloga/veriloga.va -mode dummyparse ´veriloga.va´42´6´(´vout´vref´vin_p´vin_n´vspply_p´vspply_n´)´1´(´cout´)´50f3450b9ea347fb2b02299a2aad89b6.ahdlLib__opamp__veriloga.ahdlcmi/Linux-64/´(´ahdlLib__opamp__veriloga´)´50f3450b9ea347fb2b02299a2aad89b6.ahdlLib__opamp__veriloga.ahdlcmi/Linux-64/obj/optimize/5.0/libahdlcmi_ahdlLib__opamp__veriloga.so´1574982396´102168´µJ´ahdlLib__opamp__veriloga´ahdlLib__opamp__veriloga´/share/instsww/cadence/IC.06.17.823/tools.lnx86/dfII/samples/artist/ahdlLib/opamp/veriloga/veriloga.va´42´0´N´(´(´vout´2147483647´2147483647´0´)´(´vref´2147483647´2147483647´0´)´(´vin_p´2147483647´2147483647´0´)´(´vin_n´2147483647´2147483647´0´)´(´vspply_p´2147483647´2147483647´0´)´(´vspply_n´2147483647´2147483647´0´)´)´P´(´(´gain´0´(´835000´)´0´0´0´)´(´freq_unitygain´0´(´1000000´)´0´0´0´)´(´rin´0´(´1000000´)´0´0´0´)´(´vin_offset´0´(´0´)´0´0´0´)´(´ibias´0´(´0´)´0´0´0´)´(´iin_max´0´(´0.0001´)´0´0´0´)´(´slew_rate´0´(´500000´)´0´0´0´)´(´rout´0´(´80´)´0´0´0´)´(´vsoft´0´(´0.5´)´0´0´0´)´(´auto_mfactor__´0´(´1´)´0´0´0´)´)´µZ´0´µµµC´(´option´(´(´skeleton´1´)´)´)´µE´DONE´µ