
---------- Begin Simulation Statistics ----------
final_tick                                57700080500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208472                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434628                       # Number of bytes of host memory used
host_op_rate                                   332700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.89                       # Real time elapsed on the host
host_tick_rate                              802649942                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14986410                       # Number of instructions simulated
sim_ops                                      23916828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057700                       # Number of seconds simulated
sim_ticks                                 57700080500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               86                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     86                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.540015                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920433                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871000                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365549                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295812                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28451                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       95429314                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086655                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313305                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          244                       # TLB misses on write requests
system.cpu0.numCycles                       115400161                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970847                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4986409                       # Number of instructions committed
system.cpu1.committedOps                      9407460                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             23.142930                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3109004                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     787168                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2013                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4762870                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18159                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       99696624                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.043210                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1967269                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu1.numCycles                       115400115                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4437248     47.17%     47.19% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.20% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.25% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.12%     49.38% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.42%     50.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.82% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4626848     49.18%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9407460                       # Class of committed instruction
system.cpu1.tickCycles                       15703491                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1498010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2997080                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1541090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          150                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3082246                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            150                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9547                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1488719                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9291                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1489523                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1489522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9547                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4496149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4496149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4496149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191218432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191218432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191218432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1499070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1499070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1499070                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9522409500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7823154750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302147                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11091                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11091                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11091                       # number of overall misses
system.cpu0.icache.overall_misses::total        11091                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    305519000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    305519000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    305519000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    305519000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313238                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313238                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004795                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004795                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004795                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004795                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27546.569290                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27546.569290                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27546.569290                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27546.569290                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11075                       # number of writebacks
system.cpu0.icache.writebacks::total            11075                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11091                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11091                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11091                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11091                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    294428000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    294428000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    294428000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    294428000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004795                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004795                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004795                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004795                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26546.569290                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26546.569290                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26546.569290                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26546.569290                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11075                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11091                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11091                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    305519000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    305519000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004795                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004795                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27546.569290                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27546.569290                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11091                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11091                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    294428000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    294428000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26546.569290                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26546.569290                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999760                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313238                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11091                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.568930                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999760                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18516995                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18516995                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320251                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320251                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320251                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465591                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465591                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465591                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465591                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  99027359000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  99027359000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  99027359000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  99027359000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166813                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67568.209002                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67568.209002                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67568.209002                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67568.209002                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912133                       # number of writebacks
system.cpu0.dcache.writebacks::total           912133                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546010                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546010                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546010                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546010                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919581                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919581                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  78883543500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  78883543500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  78883543500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78883543500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85782.050195                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85782.050195                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85782.050195                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85782.050195                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919564                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    353909500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    353909500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 37750.346667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37750.346667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    330575000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    330575000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 36563.986285                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36563.986285                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456216                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456216                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  98673449500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  98673449500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67760.173971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67760.173971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545676                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545676                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  78552968500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  78552968500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86270.749775                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86270.749775                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999775                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239831                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919580                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960429                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999775                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206316                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206316                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1958346                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1958346                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1958346                       # number of overall hits
system.cpu1.icache.overall_hits::total        1958346                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8880                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8880                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8880                       # number of overall misses
system.cpu1.icache.overall_misses::total         8880                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    234767500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    234767500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    234767500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    234767500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1967226                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1967226                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1967226                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1967226                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004514                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004514                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004514                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004514                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26437.781532                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26437.781532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26437.781532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26437.781532                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8864                       # number of writebacks
system.cpu1.icache.writebacks::total             8864                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8880                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8880                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8880                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8880                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    225887500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    225887500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    225887500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    225887500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004514                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004514                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004514                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004514                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25437.781532                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25437.781532                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25437.781532                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25437.781532                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8864                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1958346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1958346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8880                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8880                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    234767500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    234767500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1967226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1967226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26437.781532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26437.781532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8880                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8880                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    225887500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    225887500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004514                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004514                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25437.781532                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25437.781532                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999749                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1967226                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8880                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           221.534459                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999749                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15746688                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15746688                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4351098                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4351098                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4351098                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4351098                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1184759                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1184759                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1184759                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1184759                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 103648870500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 103648870500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 103648870500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 103648870500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5535857                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5535857                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5535857                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5535857                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214015                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214015                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214015                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214015                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87485.193613                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87485.193613                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87485.193613                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87485.193613                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       587754                       # number of writebacks
system.cpu1.dcache.writebacks::total           587754                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       583155                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       583155                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       583155                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       583155                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       601604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       601604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       601604                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       601604                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  51422806500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51422806500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  51422806500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51422806500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108674                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108674                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108674                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108674                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85476.171202                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85476.171202                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85476.171202                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85476.171202                       # average overall mshr miss latency
system.cpu1.dcache.replacements                601587                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       768232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         768232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    429571500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    429571500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       784631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       784631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.020900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26194.981401                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26194.981401                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    399997500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    399997500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.020514                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020514                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24850.739314                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24850.739314                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3582866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3582866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1168360                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1168360                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 103219299000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 103219299000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4751226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4751226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245907                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245907                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88345.457736                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88345.457736                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       582852                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       582852                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       585508                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       585508                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  51022809000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  51022809000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87142.804197                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87142.804197                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4952701                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           601603                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.232507                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999766                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44888459                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44888459                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18565                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42085                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8877                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7337                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7306                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18565                       # number of overall hits
system.l2.overall_hits::total                   42085                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            912244                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            583039                       # number of demand (read+write) misses
system.l2.demand_misses::total                1499071                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2214                       # number of overall misses
system.l2.overall_misses::.cpu0.data           912244                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1574                       # number of overall misses
system.l2.overall_misses::.cpu1.data           583039                       # number of overall misses
system.l2.overall_misses::total               1499071                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    179138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  77418333500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    131674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50253048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     127982194500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    179138500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  77418333500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    131674500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50253048000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    127982194500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          601604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1541156                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         601604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1541156                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.199621                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.992021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.177252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.969141                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972693                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.199621                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.992021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.177252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.969141                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972693                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80911.698284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84865.818246                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83655.972046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86191.572090                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85374.338173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80911.698284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84865.818246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83655.972046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86191.572090                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85374.338173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1488719                       # number of writebacks
system.l2.writebacks::total                   1488719                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       912244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       583039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1499071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       912244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       583039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1499071                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    156998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68295903500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    115934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44422668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 112991504500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    156998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68295903500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    115934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44422668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 112991504500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.199621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.992021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.177252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.969141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972693                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.199621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.992021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.177252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.969141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972693                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70911.698284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74865.829208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73655.972046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76191.589242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75374.351515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70911.698284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74865.829208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73655.972046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76191.589242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75374.351515                       # average overall mshr miss latency
system.l2.replacements                        1498143                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1499887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1499887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1499887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1499887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19939                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19939                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19939                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19939                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1387                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6524                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         580371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1489524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  77165396500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  50019147500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127184544000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       585508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84876.139110                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86184.780942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85386.032048                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       580371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1489524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68073876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  44215447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 112289324000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74876.150109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76184.798172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75386.045475                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3788                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    179138500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    131674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    310813000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.199621                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.177252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.189675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80911.698284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83655.972046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82052.006336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    156998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    115934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    272933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.199621                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.177252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.189675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70911.698284                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73655.972046                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72052.006336                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    252937000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    233900500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    486837500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.341887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.165755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81830.152054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87668.853073                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84535.075534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    222027000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    207220500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    429247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.341887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.165755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71830.152054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77668.853073                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74535.075534                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.598015                       # Cycle average of tags in use
system.l2.tags.total_refs                     3082227                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1499167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.055960                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.251658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.616189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      382.268722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.498650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      636.962796                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.373309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.622034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999607                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26157135                       # Number of tag accesses
system.l2.tags.data_accesses                 26157135                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        141696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58383552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        100736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37314432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95940416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       141696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       100736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        242432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95278016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95278016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         912243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         583038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1499069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1488719                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1488719                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2455733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1011845243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1745855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        646696359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1662743191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2455733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1745855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4201589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1651263138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1651263138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1651263138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2455733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1011845243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1745855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       646696359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3314006330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1488719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    912203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    583028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000146599250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92822                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92822                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4154853                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1499070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1488719                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1499070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1488719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             93007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92989                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22801427000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7495095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50908033250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15210.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33960.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1383666                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1499070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1488719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  776210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  581813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  140820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       213989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    893.558304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   796.055368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.696807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5771      2.70%      2.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8467      3.96%      6.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6820      3.19%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5974      2.79%     12.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5424      2.53%     15.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5518      2.58%     17.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5593      2.61%     20.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5986      2.80%     23.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       164436     76.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       213989                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.149350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.063089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.032614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92686     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            70      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            39      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92822                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.038202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.379648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91753     98.85%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              158      0.17%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55      0.06%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              361      0.39%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              296      0.32%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              183      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92822                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95937216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95276672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95940480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95278016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1662.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1651.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1662.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1651.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57700053500                       # Total gap between requests
system.mem_ctrls.avgGap                      19311.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       141696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58380992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       100736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37313792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95276672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2455733.142348042224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1011800876.083699703217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1745855.449889710173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 646685267.622806906700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1651239845.323959350586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       912243                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       583039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1488719                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     66210000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30633184000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51283500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20157355750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1469746853750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29905.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33580.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32581.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34572.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    987256.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            764044260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            406087770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5351801280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3885689700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4554482400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22466601870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3237587520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40666294800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        704.787488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8053472000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1926600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47720008500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            763865760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            406000485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5351194380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3885313860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4554482400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22447986240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3253263840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40662106965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        704.714909                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8094155750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1926600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47679324750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2988606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19939                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496046                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19971                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1804794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4623400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1418624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117229632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1135616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     76118848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195902720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1498143                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95278016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3039299                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000049                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007025                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3039149    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    150      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3039299                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3060949000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         902431944                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13335469                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379436866                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16648476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57700080500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
