$date
	Wed Feb 11 04:28:37 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fb $end
$var wire 1 ! diff $end
$var wire 1 " bout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % bin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % bin $end
$var wire 1 " bout $end
$var wire 1 & diff1 $end
$var wire 1 ! diff $end
$var wire 2 ' borrow [1:0] $end
$scope module hb1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( borrow $end
$var wire 1 & diff $end
$upscope $end
$scope module hb2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ) borrow $end
$var wire 1 ! diff $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
b0 '
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
b10 '
1)
1%
#20
0)
1&
b1 '
1(
0%
1$
#30
0!
1%
#40
0"
1!
b0 '
0(
0%
0$
1#
#50
0!
1%
#60
0&
0%
1$
#70
1"
1!
b10 '
1)
1%
#80
