

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Fri Nov 15 14:34:40 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_depthwise_conv2d_fix_fu_358  |depthwise_conv2d_fix  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_fu_373  |pointwise_conv2d_fix  |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_fu_387       |padding2d_fix16       |  1771|  1771|  1771|  1771|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  840|  840|        30|          -|          -|    28|    no    |
        | + Loop 1.1      |   28|   28|         1|          -|          -|    28|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    745|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|     10|    1339|   1791|
|Memory           |        5|      -|       4|     30|
|Multiplexer      |        -|      -|       -|    596|
|Register         |        -|      -|     471|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       21|     10|    1814|   3162|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|      4|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------+---------+-------+-----+-----+
    |             Instance            |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+------------------------+---------+-------+-----+-----+
    |grp_depthwise_conv2d_fix_fu_358  |depthwise_conv2d_fix    |        0|      5|  592|  733|
    |network_AXILiteS_s_axi_U         |network_AXILiteS_s_axi  |        0|      0|   36|   40|
    |grp_padding2d_fix16_fu_387       |padding2d_fix16         |        0|      0|  131|  377|
    |grp_pointwise_conv2d_fix_fu_373  |pointwise_conv2d_fix    |       16|      5|  580|  641|
    +---------------------------------+------------------------+---------+-------+-----+-----+
    |Total                            |                        |       16|     10| 1339| 1791|
    +---------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |Padding2D_0_array_U      |network_Padding2D_0_array      |        1|  0|   0|   900|   16|     1|        14400|
    |SeparableConv2D_0_m_s_U  |network_SeparableConv2D_0_m_s  |        1|  0|   0|   784|   16|     1|        12544|
    |input_0_array_0_U        |network_input_0_array_0        |        1|  0|   0|   784|   16|     1|        12544|
    |out_0_id_V_U             |network_out_0_id_V             |        0|  2|  15|   900|    1|     1|          900|
    |out_0_dest_V_U           |network_out_0_id_V             |        0|  2|  15|   900|    1|     1|          900|
    |out_0_keep_V_U           |network_out_0_keep_V           |        1|  0|   0|   900|    2|     1|         1800|
    |out_0_strb_V_U           |network_out_0_keep_V           |        1|  0|   0|   900|    2|     1|         1800|
    +-------------------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                               |        5|  4|  30|  6068|   54|     7|        44888|
    +-------------------------+-------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |depth_fu_558_p2                        |     +    |      0|  0|  39|          32|           1|
    |height_1_fu_604_p2                     |     +    |      0|  0|  39|          32|           1|
    |height_2_fu_415_p2                     |     +    |      0|  0|  15|           5|           1|
    |tmp_10_fu_510_p2                       |     +    |      0|  0|  13|          11|          11|
    |tmp_11_fu_520_p2                       |     +    |      0|  0|  13|          11|          11|
    |tmp_12_fu_614_p2                       |     +    |      0|  0|  45|          38|          38|
    |tmp_19_fu_703_p2                       |     +    |      0|  0|  13|          11|          11|
    |tmp_21_fu_713_p2                       |     +    |      0|  0|  13|          11|          11|
    |tmp_28_fu_740_p2                       |     +    |      0|  0|  10|           2|           1|
    |tmp_30_fu_767_p2                       |     +    |      0|  0|  15|           5|           2|
    |tmp_32_fu_783_p2                       |     +    |      0|  0|  15|           5|           2|
    |width_1_fu_475_p2                      |     +    |      0|  0|  15|           5|           1|
    |width_2_fu_693_p2                      |     +    |      0|  0|  39|          32|           1|
    |tmp_15_fu_643_p2                       |     -    |      0|  0|  13|          11|          11|
    |tmp_18_fu_673_p2                       |     -    |      0|  0|  13|          11|          11|
    |tmp_3_fu_445_p2                        |     -    |      0|  0|  13|          11|          11|
    |tmp_6_fu_463_p2                        |     -    |      0|  0|  13|          11|          11|
    |tmp_9_fu_588_p2                        |     -    |      0|  0|  45|          38|          38|
    |ap_block_state3                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1179                      |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_409_p2                    |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_469_p2                     |   icmp   |      0|  0|  11|           5|           4|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_20_fu_552_p2                       |   icmp   |      0|  0|  18|          32|           1|
    |tmp_23_fu_598_p2                       |   icmp   |      0|  0|  18|          32|           5|
    |tmp_26_fu_687_p2                       |   icmp   |      0|  0|  18|          32|           5|
    |tmp_29_fu_750_p2                       |   icmp   |      0|  0|  18|          32|           1|
    |tmp_31_fu_777_p2                       |   icmp   |      0|  0|  18|          32|           5|
    |tmp_33_fu_792_p2                       |   icmp   |      0|  0|  18|          32|           5|
    |tmp_user_V_fu_730_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state15                       |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1173                      |    or    |      0|  0|   2|           1|           1|
    |tmp_27_fu_724_p2                       |    or    |      0|  0|  32|          32|          32|
    |tmp_fu_718_p2                          |    or    |      0|  0|  32|          32|          32|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 745|         632|         309|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |Padding2D_0_array_address0       |  21|          4|   10|         40|
    |Padding2D_0_array_ce0            |  21|          4|    1|          4|
    |Padding2D_0_array_we0            |   9|          2|    1|          2|
    |SeparableConv2D_0_m_s_address0   |  15|          3|   10|         30|
    |SeparableConv2D_0_m_s_ce0        |  15|          3|    1|          3|
    |SeparableConv2D_0_m_s_we0        |   9|          2|    1|          2|
    |ap_NS_fsm                        |  65|         16|    1|         16|
    |depth7_reg_306                   |   9|          2|   32|         64|
    |height8_reg_318                  |   9|          2|   32|         64|
    |height_reg_284                   |   9|          2|    5|         10|
    |input_0_array_0_address0         |  15|          3|   10|         30|
    |input_0_array_0_ce0              |  15|          3|    1|          3|
    |input_data_TDATA_blk_n           |   9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |   9|          2|   16|         32|
    |input_data_V_data_V_0_state      |  15|          3|    2|          6|
    |input_data_V_dest_V_0_data_out   |   9|          2|    1|          2|
    |input_data_V_dest_V_0_state      |  15|          3|    2|          6|
    |input_data_V_id_V_0_data_out     |   9|          2|    1|          2|
    |input_data_V_id_V_0_state        |  15|          3|    2|          6|
    |input_data_V_keep_V_0_data_out   |   9|          2|    2|          4|
    |input_data_V_keep_V_0_state      |  15|          3|    2|          6|
    |input_data_V_strb_V_0_data_out   |   9|          2|    2|          4|
    |input_data_V_strb_V_0_state      |  15|          3|    2|          6|
    |out_0_dest_V_address0            |  15|          3|   10|         30|
    |out_0_id_V_address0              |  15|          3|   10|         30|
    |out_0_keep_V_address0            |  15|          3|   10|         30|
    |out_0_strb_V_address0            |  15|          3|   10|         30|
    |output_data_TDATA_blk_n          |   9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |   9|          2|   16|         32|
    |output_data_V_data_V_1_state     |  15|          3|    2|          6|
    |output_data_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_dest_V_1_state     |  15|          3|    2|          6|
    |output_data_V_id_V_1_data_out    |   9|          2|    1|          2|
    |output_data_V_id_V_1_state       |  15|          3|    2|          6|
    |output_data_V_keep_V_1_data_out  |   9|          2|    2|          4|
    |output_data_V_keep_V_1_state     |  15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_last_V_1_state     |  15|          3|    2|          6|
    |output_data_V_strb_V_1_data_out  |   9|          2|    2|          4|
    |output_data_V_strb_V_1_state     |  15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_user_V_1_state     |  15|          3|    2|          6|
    |width9_reg_330                   |   9|          2|   32|         64|
    |width_reg_295                    |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 596|        126|  254|        630|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |Padding2D_0_depth                             |   0|   0|   16|         16|
    |Padding2D_0_height                            |   0|   0|   16|         16|
    |Padding2D_0_width                             |   0|   0|   16|         16|
    |SeparableConv2D_0_de                          |   0|   0|   16|         16|
    |SeparableConv2D_0_he                          |   0|   0|   16|         16|
    |SeparableConv2D_0_wi                          |   0|   0|   16|         16|
    |ap_CS_fsm                                     |  15|   0|   15|          0|
    |depth7_reg_306                                |  32|   0|   32|          0|
    |depth_reg_860                                 |  32|   0|   32|          0|
    |grp_depthwise_conv2d_fix_fu_358_ap_start_reg  |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_387_ap_start_reg       |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_373_ap_start_reg  |   1|   0|    1|          0|
    |height8_reg_318                               |  32|   0|   32|          0|
    |height_1_reg_873                              |  32|   0|   32|          0|
    |height_2_reg_801                              |   5|   0|    5|          0|
    |height_reg_284                                |   5|   0|    5|          0|
    |input_data_V_data_V_0_payload_A               |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B               |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                  |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                  |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                   |   2|   0|    2|          0|
    |input_data_V_dest_V_0_payload_A               |   1|   0|    1|          0|
    |input_data_V_dest_V_0_payload_B               |   1|   0|    1|          0|
    |input_data_V_dest_V_0_sel_rd                  |   1|   0|    1|          0|
    |input_data_V_dest_V_0_sel_wr                  |   1|   0|    1|          0|
    |input_data_V_dest_V_0_state                   |   2|   0|    2|          0|
    |input_data_V_id_V_0_payload_A                 |   1|   0|    1|          0|
    |input_data_V_id_V_0_payload_B                 |   1|   0|    1|          0|
    |input_data_V_id_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_id_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_id_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_keep_V_0_payload_A               |   2|   0|    2|          0|
    |input_data_V_keep_V_0_payload_B               |   2|   0|    2|          0|
    |input_data_V_keep_V_0_sel_rd                  |   1|   0|    1|          0|
    |input_data_V_keep_V_0_sel_wr                  |   1|   0|    1|          0|
    |input_data_V_keep_V_0_state                   |   2|   0|    2|          0|
    |input_data_V_strb_V_0_payload_A               |   2|   0|    2|          0|
    |input_data_V_strb_V_0_payload_B               |   2|   0|    2|          0|
    |input_data_V_strb_V_0_sel_rd                  |   1|   0|    1|          0|
    |input_data_V_strb_V_0_sel_wr                  |   1|   0|    1|          0|
    |input_data_V_strb_V_0_state                   |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A              |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B              |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_dest_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_dest_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_dest_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_dest_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_id_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_id_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_id_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_id_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_keep_V_1_payload_A              |   2|   0|    2|          0|
    |output_data_V_keep_V_1_payload_B              |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_keep_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_strb_V_1_payload_A              |   2|   0|    2|          0|
    |output_data_V_strb_V_1_payload_B              |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_strb_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                  |   2|   0|    2|          0|
    |tmp_15_reg_878                                |  10|   0|   11|          1|
    |tmp_18_reg_883                                |  10|   0|   11|          1|
    |tmp_21_reg_906                                |  11|   0|   11|          0|
    |tmp_25_cast_reg_888                           |   0|   0|   17|         17|
    |tmp_29_reg_916                                |   1|   0|    1|          0|
    |tmp_3_reg_806                                 |   9|   0|   11|          2|
    |tmp_6_reg_811                                 |  10|   0|   11|          1|
    |tmp_9_reg_865                                 |  37|   0|   38|          1|
    |tmp_data_V_1_reg_940                          |  16|   0|   16|          0|
    |tmp_last_V_reg_342                            |   1|   0|    1|          0|
    |tmp_user_V_reg_911                            |   1|   0|    1|          0|
    |width9_reg_330                                |  32|   0|   32|          0|
    |width_2_reg_896                               |  32|   0|   32|          0|
    |width_reg_295                                 |   5|   0|    5|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 471|   0|  590|        119|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

