
CUBEMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c500  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800c6e0  0800c6e0  0001c6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c798  0800c798  00020150  2**0
                  CONTENTS
  4 .ARM          00000008  0800c798  0800c798  0001c798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7a0  0800c7a0  00020150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7a0  0800c7a0  0001c7a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c7a4  0800c7a4  0001c7a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000150  20000000  0800c7a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bbc  20000150  0800c8f8  00020150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d0c  0800c8f8  00020d0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 13 .debug_info   000246e4  00000000  00000000  000201c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c49  00000000  00000000  000448a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d90  00000000  00000000  000494f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016b7  00000000  00000000  0004b280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002529c  00000000  00000000  0004c937  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029320  00000000  00000000  00071bd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8bbf  00000000  00000000  0009aef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008164  00000000  00000000  00183ab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0018bc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000150 	.word	0x20000150
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c6c8 	.word	0x0800c6c8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000154 	.word	0x20000154
 800021c:	0800c6c8 	.word	0x0800c6c8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b970 	b.w	80005c8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9e08      	ldr	r6, [sp, #32]
 8000306:	460d      	mov	r5, r1
 8000308:	4604      	mov	r4, r0
 800030a:	460f      	mov	r7, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4694      	mov	ip, r2
 8000314:	d965      	bls.n	80003e2 <__udivmoddi4+0xe2>
 8000316:	fab2 f382 	clz	r3, r2
 800031a:	b143      	cbz	r3, 800032e <__udivmoddi4+0x2e>
 800031c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000320:	f1c3 0220 	rsb	r2, r3, #32
 8000324:	409f      	lsls	r7, r3
 8000326:	fa20 f202 	lsr.w	r2, r0, r2
 800032a:	4317      	orrs	r7, r2
 800032c:	409c      	lsls	r4, r3
 800032e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000332:	fa1f f58c 	uxth.w	r5, ip
 8000336:	fbb7 f1fe 	udiv	r1, r7, lr
 800033a:	0c22      	lsrs	r2, r4, #16
 800033c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000340:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000344:	fb01 f005 	mul.w	r0, r1, r5
 8000348:	4290      	cmp	r0, r2
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x62>
 800034c:	eb1c 0202 	adds.w	r2, ip, r2
 8000350:	f101 37ff 	add.w	r7, r1, #4294967295
 8000354:	f080 811c 	bcs.w	8000590 <__udivmoddi4+0x290>
 8000358:	4290      	cmp	r0, r2
 800035a:	f240 8119 	bls.w	8000590 <__udivmoddi4+0x290>
 800035e:	3902      	subs	r1, #2
 8000360:	4462      	add	r2, ip
 8000362:	1a12      	subs	r2, r2, r0
 8000364:	b2a4      	uxth	r4, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000372:	fb00 f505 	mul.w	r5, r0, r5
 8000376:	42a5      	cmp	r5, r4
 8000378:	d90a      	bls.n	8000390 <__udivmoddi4+0x90>
 800037a:	eb1c 0404 	adds.w	r4, ip, r4
 800037e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000382:	f080 8107 	bcs.w	8000594 <__udivmoddi4+0x294>
 8000386:	42a5      	cmp	r5, r4
 8000388:	f240 8104 	bls.w	8000594 <__udivmoddi4+0x294>
 800038c:	4464      	add	r4, ip
 800038e:	3802      	subs	r0, #2
 8000390:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000394:	1b64      	subs	r4, r4, r5
 8000396:	2100      	movs	r1, #0
 8000398:	b11e      	cbz	r6, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40dc      	lsrs	r4, r3
 800039c:	2300      	movs	r3, #0
 800039e:	e9c6 4300 	strd	r4, r3, [r6]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0xbc>
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	f000 80ed 	beq.w	800058a <__udivmoddi4+0x28a>
 80003b0:	2100      	movs	r1, #0
 80003b2:	e9c6 0500 	strd	r0, r5, [r6]
 80003b6:	4608      	mov	r0, r1
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	fab3 f183 	clz	r1, r3
 80003c0:	2900      	cmp	r1, #0
 80003c2:	d149      	bne.n	8000458 <__udivmoddi4+0x158>
 80003c4:	42ab      	cmp	r3, r5
 80003c6:	d302      	bcc.n	80003ce <__udivmoddi4+0xce>
 80003c8:	4282      	cmp	r2, r0
 80003ca:	f200 80f8 	bhi.w	80005be <__udivmoddi4+0x2be>
 80003ce:	1a84      	subs	r4, r0, r2
 80003d0:	eb65 0203 	sbc.w	r2, r5, r3
 80003d4:	2001      	movs	r0, #1
 80003d6:	4617      	mov	r7, r2
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d0e2      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	e9c6 4700 	strd	r4, r7, [r6]
 80003e0:	e7df      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003e2:	b902      	cbnz	r2, 80003e6 <__udivmoddi4+0xe6>
 80003e4:	deff      	udf	#255	; 0xff
 80003e6:	fab2 f382 	clz	r3, r2
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	f040 8090 	bne.w	8000510 <__udivmoddi4+0x210>
 80003f0:	1a8a      	subs	r2, r1, r2
 80003f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f6:	fa1f fe8c 	uxth.w	lr, ip
 80003fa:	2101      	movs	r1, #1
 80003fc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000400:	fb07 2015 	mls	r0, r7, r5, r2
 8000404:	0c22      	lsrs	r2, r4, #16
 8000406:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800040a:	fb0e f005 	mul.w	r0, lr, r5
 800040e:	4290      	cmp	r0, r2
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x124>
 8000412:	eb1c 0202 	adds.w	r2, ip, r2
 8000416:	f105 38ff 	add.w	r8, r5, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x122>
 800041c:	4290      	cmp	r0, r2
 800041e:	f200 80cb 	bhi.w	80005b8 <__udivmoddi4+0x2b8>
 8000422:	4645      	mov	r5, r8
 8000424:	1a12      	subs	r2, r2, r0
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb2 f0f7 	udiv	r0, r2, r7
 800042c:	fb07 2210 	mls	r2, r7, r0, r2
 8000430:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000434:	fb0e fe00 	mul.w	lr, lr, r0
 8000438:	45a6      	cmp	lr, r4
 800043a:	d908      	bls.n	800044e <__udivmoddi4+0x14e>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 32ff 	add.w	r2, r0, #4294967295
 8000444:	d202      	bcs.n	800044c <__udivmoddi4+0x14c>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f200 80bb 	bhi.w	80005c2 <__udivmoddi4+0x2c2>
 800044c:	4610      	mov	r0, r2
 800044e:	eba4 040e 	sub.w	r4, r4, lr
 8000452:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000456:	e79f      	b.n	8000398 <__udivmoddi4+0x98>
 8000458:	f1c1 0720 	rsb	r7, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000462:	ea4c 0c03 	orr.w	ip, ip, r3
 8000466:	fa05 f401 	lsl.w	r4, r5, r1
 800046a:	fa20 f307 	lsr.w	r3, r0, r7
 800046e:	40fd      	lsrs	r5, r7
 8000470:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000474:	4323      	orrs	r3, r4
 8000476:	fbb5 f8f9 	udiv	r8, r5, r9
 800047a:	fa1f fe8c 	uxth.w	lr, ip
 800047e:	fb09 5518 	mls	r5, r9, r8, r5
 8000482:	0c1c      	lsrs	r4, r3, #16
 8000484:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000488:	fb08 f50e 	mul.w	r5, r8, lr
 800048c:	42a5      	cmp	r5, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	fa00 f001 	lsl.w	r0, r0, r1
 8000496:	d90b      	bls.n	80004b0 <__udivmoddi4+0x1b0>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a0:	f080 8088 	bcs.w	80005b4 <__udivmoddi4+0x2b4>
 80004a4:	42a5      	cmp	r5, r4
 80004a6:	f240 8085 	bls.w	80005b4 <__udivmoddi4+0x2b4>
 80004aa:	f1a8 0802 	sub.w	r8, r8, #2
 80004ae:	4464      	add	r4, ip
 80004b0:	1b64      	subs	r4, r4, r5
 80004b2:	b29d      	uxth	r5, r3
 80004b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b8:	fb09 4413 	mls	r4, r9, r3, r4
 80004bc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x1da>
 80004c8:	eb1c 0404 	adds.w	r4, ip, r4
 80004cc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d0:	d26c      	bcs.n	80005ac <__udivmoddi4+0x2ac>
 80004d2:	45a6      	cmp	lr, r4
 80004d4:	d96a      	bls.n	80005ac <__udivmoddi4+0x2ac>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	4464      	add	r4, ip
 80004da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004de:	fba3 9502 	umull	r9, r5, r3, r2
 80004e2:	eba4 040e 	sub.w	r4, r4, lr
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	46c8      	mov	r8, r9
 80004ea:	46ae      	mov	lr, r5
 80004ec:	d356      	bcc.n	800059c <__udivmoddi4+0x29c>
 80004ee:	d053      	beq.n	8000598 <__udivmoddi4+0x298>
 80004f0:	b156      	cbz	r6, 8000508 <__udivmoddi4+0x208>
 80004f2:	ebb0 0208 	subs.w	r2, r0, r8
 80004f6:	eb64 040e 	sbc.w	r4, r4, lr
 80004fa:	fa04 f707 	lsl.w	r7, r4, r7
 80004fe:	40ca      	lsrs	r2, r1
 8000500:	40cc      	lsrs	r4, r1
 8000502:	4317      	orrs	r7, r2
 8000504:	e9c6 7400 	strd	r7, r4, [r6]
 8000508:	4618      	mov	r0, r3
 800050a:	2100      	movs	r1, #0
 800050c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000510:	f1c3 0120 	rsb	r1, r3, #32
 8000514:	fa02 fc03 	lsl.w	ip, r2, r3
 8000518:	fa20 f201 	lsr.w	r2, r0, r1
 800051c:	fa25 f101 	lsr.w	r1, r5, r1
 8000520:	409d      	lsls	r5, r3
 8000522:	432a      	orrs	r2, r5
 8000524:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000528:	fa1f fe8c 	uxth.w	lr, ip
 800052c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000530:	fb07 1510 	mls	r5, r7, r0, r1
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800053a:	fb00 f50e 	mul.w	r5, r0, lr
 800053e:	428d      	cmp	r5, r1
 8000540:	fa04 f403 	lsl.w	r4, r4, r3
 8000544:	d908      	bls.n	8000558 <__udivmoddi4+0x258>
 8000546:	eb1c 0101 	adds.w	r1, ip, r1
 800054a:	f100 38ff 	add.w	r8, r0, #4294967295
 800054e:	d22f      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000550:	428d      	cmp	r5, r1
 8000552:	d92d      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000554:	3802      	subs	r0, #2
 8000556:	4461      	add	r1, ip
 8000558:	1b49      	subs	r1, r1, r5
 800055a:	b292      	uxth	r2, r2
 800055c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000560:	fb07 1115 	mls	r1, r7, r5, r1
 8000564:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000568:	fb05 f10e 	mul.w	r1, r5, lr
 800056c:	4291      	cmp	r1, r2
 800056e:	d908      	bls.n	8000582 <__udivmoddi4+0x282>
 8000570:	eb1c 0202 	adds.w	r2, ip, r2
 8000574:	f105 38ff 	add.w	r8, r5, #4294967295
 8000578:	d216      	bcs.n	80005a8 <__udivmoddi4+0x2a8>
 800057a:	4291      	cmp	r1, r2
 800057c:	d914      	bls.n	80005a8 <__udivmoddi4+0x2a8>
 800057e:	3d02      	subs	r5, #2
 8000580:	4462      	add	r2, ip
 8000582:	1a52      	subs	r2, r2, r1
 8000584:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000588:	e738      	b.n	80003fc <__udivmoddi4+0xfc>
 800058a:	4631      	mov	r1, r6
 800058c:	4630      	mov	r0, r6
 800058e:	e708      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000590:	4639      	mov	r1, r7
 8000592:	e6e6      	b.n	8000362 <__udivmoddi4+0x62>
 8000594:	4610      	mov	r0, r2
 8000596:	e6fb      	b.n	8000390 <__udivmoddi4+0x90>
 8000598:	4548      	cmp	r0, r9
 800059a:	d2a9      	bcs.n	80004f0 <__udivmoddi4+0x1f0>
 800059c:	ebb9 0802 	subs.w	r8, r9, r2
 80005a0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005a4:	3b01      	subs	r3, #1
 80005a6:	e7a3      	b.n	80004f0 <__udivmoddi4+0x1f0>
 80005a8:	4645      	mov	r5, r8
 80005aa:	e7ea      	b.n	8000582 <__udivmoddi4+0x282>
 80005ac:	462b      	mov	r3, r5
 80005ae:	e794      	b.n	80004da <__udivmoddi4+0x1da>
 80005b0:	4640      	mov	r0, r8
 80005b2:	e7d1      	b.n	8000558 <__udivmoddi4+0x258>
 80005b4:	46d0      	mov	r8, sl
 80005b6:	e77b      	b.n	80004b0 <__udivmoddi4+0x1b0>
 80005b8:	3d02      	subs	r5, #2
 80005ba:	4462      	add	r2, ip
 80005bc:	e732      	b.n	8000424 <__udivmoddi4+0x124>
 80005be:	4608      	mov	r0, r1
 80005c0:	e70a      	b.n	80003d8 <__udivmoddi4+0xd8>
 80005c2:	4464      	add	r4, ip
 80005c4:	3802      	subs	r0, #2
 80005c6:	e742      	b.n	800044e <__udivmoddi4+0x14e>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <Update_FIR_filter>:
//----------------------FIR-------------------
#define FIR_FILTER_LENGTH 10
static float FIR_INPULSE_RESPONSE[FIR_FILTER_LENGTH] = {0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f};
uint8_t FIR_index = 0;
float FIR_Values[FIR_FILTER_LENGTH] = {0};
float Update_FIR_filter(float input){
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	ed87 0a01 	vstr	s0, [r7, #4]
	FIR_Values[FIR_index] = input;
 80005d6:	4b1e      	ldr	r3, [pc, #120]	; (8000650 <Update_FIR_filter+0x84>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	4a1e      	ldr	r2, [pc, #120]	; (8000654 <Update_FIR_filter+0x88>)
 80005dc:	009b      	lsls	r3, r3, #2
 80005de:	4413      	add	r3, r2
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	601a      	str	r2, [r3, #0]
	float temp;
	for(int i = 0; i < FIR_FILTER_LENGTH; i++){
 80005e4:	2300      	movs	r3, #0
 80005e6:	60bb      	str	r3, [r7, #8]
 80005e8:	e016      	b.n	8000618 <Update_FIR_filter+0x4c>
		temp += FIR_INPULSE_RESPONSE[i]*FIR_Values[i];
 80005ea:	4a1b      	ldr	r2, [pc, #108]	; (8000658 <Update_FIR_filter+0x8c>)
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	009b      	lsls	r3, r3, #2
 80005f0:	4413      	add	r3, r2
 80005f2:	ed93 7a00 	vldr	s14, [r3]
 80005f6:	4a17      	ldr	r2, [pc, #92]	; (8000654 <Update_FIR_filter+0x88>)
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	4413      	add	r3, r2
 80005fe:	edd3 7a00 	vldr	s15, [r3]
 8000602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000606:	ed97 7a03 	vldr	s14, [r7, #12]
 800060a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800060e:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < FIR_FILTER_LENGTH; i++){
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	3301      	adds	r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	2b09      	cmp	r3, #9
 800061c:	dde5      	ble.n	80005ea <Update_FIR_filter+0x1e>
	}
	if(FIR_index < FIR_FILTER_LENGTH-1)FIR_index++;
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <Update_FIR_filter+0x84>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b08      	cmp	r3, #8
 8000624:	d806      	bhi.n	8000634 <Update_FIR_filter+0x68>
 8000626:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <Update_FIR_filter+0x84>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	3301      	adds	r3, #1
 800062c:	b2da      	uxtb	r2, r3
 800062e:	4b08      	ldr	r3, [pc, #32]	; (8000650 <Update_FIR_filter+0x84>)
 8000630:	701a      	strb	r2, [r3, #0]
 8000632:	e002      	b.n	800063a <Update_FIR_filter+0x6e>
	else FIR_index = 0;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <Update_FIR_filter+0x84>)
 8000636:	2200      	movs	r2, #0
 8000638:	701a      	strb	r2, [r3, #0]
	return temp;
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	ee07 3a90 	vmov	s15, r3
}
 8000640:	eeb0 0a67 	vmov.f32	s0, s15
 8000644:	3714      	adds	r7, #20
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	200001a4 	.word	0x200001a4
 8000654:	200001a8 	.word	0x200001a8
 8000658:	20000004 	.word	0x20000004

0800065c <Current_IRQ>:
PID_instance Current_PID = {0};
PID_instance Velocity_PID = {0};
PID_instance Angle_PID = {0};

//-------------------IRQ handlers---------------------
void Current_IRQ(Current* ptr){
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	#ifdef RUNNING_LED_DEBUG2
	HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
 8000664:	2201      	movs	r2, #1
 8000666:	2140      	movs	r1, #64	; 0x40
 8000668:	4809      	ldr	r0, [pc, #36]	; (8000690 <Current_IRQ+0x34>)
 800066a:	f007 f8ab 	bl	80077c4 <HAL_GPIO_WritePin>
	#ifdef RUNNING_LED_DEBUG
	HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
	HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
	#endif

    if(ptr != NULL)memcpy(&IRQ_Current, ptr, sizeof(Current));
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d008      	beq.n	8000686 <Current_IRQ+0x2a>
 8000674:	2210      	movs	r2, #16
 8000676:	6879      	ldr	r1, [r7, #4]
 8000678:	4806      	ldr	r0, [pc, #24]	; (8000694 <Current_IRQ+0x38>)
 800067a:	f00b fbd5 	bl	800be28 <memcpy>
    else return;
    Current_Callback_flag = 1;
 800067e:	4b06      	ldr	r3, [pc, #24]	; (8000698 <Current_IRQ+0x3c>)
 8000680:	2201      	movs	r2, #1
 8000682:	701a      	strb	r2, [r3, #0]
 8000684:	e000      	b.n	8000688 <Current_IRQ+0x2c>
    else return;
 8000686:	bf00      	nop
}
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	48000800 	.word	0x48000800
 8000694:	2000017c 	.word	0x2000017c
 8000698:	2000016c 	.word	0x2000016c

0800069c <Voltage_Temp_IRQ>:
void Voltage_Temp_IRQ(Voltage_Temp* ptr){
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Voltage_Temp, ptr, sizeof(Voltage_Temp));
 80006a4:	2208      	movs	r2, #8
 80006a6:	6879      	ldr	r1, [r7, #4]
 80006a8:	4803      	ldr	r0, [pc, #12]	; (80006b8 <Voltage_Temp_IRQ+0x1c>)
 80006aa:	f00b fbbd 	bl	800be28 <memcpy>
}
 80006ae:	bf00      	nop
 80006b0:	3708      	adds	r7, #8
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	2000018c 	.word	0x2000018c

080006bc <Can_RX_Status_IRQ>:
void Encoders_IRQ(Encoders* ptr){
	memcpy(&IRQ_Encoders, ptr, sizeof(Encoders));
}

//-------------------CAN RX------------------------
void Can_RX_Status_IRQ(CAN_Status* ptr){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Status, ptr, sizeof(CAN_Status));
 80006c4:	220c      	movs	r2, #12
 80006c6:	6879      	ldr	r1, [r7, #4]
 80006c8:	4803      	ldr	r0, [pc, #12]	; (80006d8 <Can_RX_Status_IRQ+0x1c>)
 80006ca:	f00b fbad 	bl	800be28 <memcpy>

}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	200001d0 	.word	0x200001d0

080006dc <check_value>:
	.max = 10,
	.min = 0
};

//check value OK
LIMITS_t check_value(CAN_LIMITS* ptr, float value){
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	ed87 0a00 	vstr	s0, [r7]
	if(value >= ptr->max_error || value <= ptr->min_error) return LIMIT_ERROR;			//error
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80006ee:	ed97 7a00 	vldr	s14, [r7]
 80006f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006fa:	da09      	bge.n	8000710 <check_value+0x34>
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8000702:	ed97 7a00 	vldr	s14, [r7]
 8000706:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800070a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800070e:	d801      	bhi.n	8000714 <check_value+0x38>
 8000710:	2302      	movs	r3, #2
 8000712:	e016      	b.n	8000742 <check_value+0x66>
	if(value >= ptr->max_warning || value <= ptr->min_warning) return LIMIT_WARNING;	//warning
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	edd3 7a04 	vldr	s15, [r3, #16]
 800071a:	ed97 7a00 	vldr	s14, [r7]
 800071e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000726:	da09      	bge.n	800073c <check_value+0x60>
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	edd3 7a01 	vldr	s15, [r3, #4]
 800072e:	ed97 7a00 	vldr	s14, [r7]
 8000732:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800073a:	d801      	bhi.n	8000740 <check_value+0x64>
 800073c:	2301      	movs	r3, #1
 800073e:	e000      	b.n	8000742 <check_value+0x66>
	return LIMIT_OK;																	//OK
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <Limit>:
float Limit(CAN_LIMITS* ptr, float value){
 800074e:	b480      	push	{r7}
 8000750:	b083      	sub	sp, #12
 8000752:	af00      	add	r7, sp, #0
 8000754:	6078      	str	r0, [r7, #4]
 8000756:	ed87 0a00 	vstr	s0, [r7]
	if(value > ptr->max)return ptr->max;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000760:	ed97 7a00 	vldr	s14, [r7]
 8000764:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076c:	dd02      	ble.n	8000774 <Limit+0x26>
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	68db      	ldr	r3, [r3, #12]
 8000772:	e00d      	b.n	8000790 <Limit+0x42>
	if(value < ptr->min)return ptr->min;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	edd3 7a00 	vldr	s15, [r3]
 800077a:	ed97 7a00 	vldr	s14, [r7]
 800077e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000786:	d502      	bpl.n	800078e <Limit+0x40>
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	e000      	b.n	8000790 <Limit+0x42>
	return value;
 800078e:	683b      	ldr	r3, [r7, #0]
}
 8000790:	ee07 3a90 	vmov	s15, r3
 8000794:	eeb0 0a67 	vmov.f32	s0, s15
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
	...

080007a4 <BLDC_main>:

//------------------------MAIN-------------------------
void BLDC_main(void){
 80007a4:	b590      	push	{r4, r7, lr}
 80007a6:	b095      	sub	sp, #84	; 0x54
 80007a8:	af02      	add	r7, sp, #8
	//----------------PID---------
	SetSampleTime(&Current_PID, 40); //40us = 25kHz
 80007aa:	2128      	movs	r1, #40	; 0x28
 80007ac:	4885      	ldr	r0, [pc, #532]	; (80009c4 <BLDC_main+0x220>)
 80007ae:	f000 ff33 	bl	8001618 <SetSampleTime>
//	SetTunings(&Current_PID, 0.005f, 10.0f, 0.0f, 1); //alva
	SetTunings(&Current_PID, 0.005f, 40.0f, 0.0f, 1); //gimbal
 80007b2:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80007b6:	ed9f 1a84 	vldr	s2, [pc, #528]	; 80009c8 <BLDC_main+0x224>
 80007ba:	eddf 0a84 	vldr	s1, [pc, #528]	; 80009cc <BLDC_main+0x228>
 80007be:	ed9f 0a84 	vldr	s0, [pc, #528]	; 80009d0 <BLDC_main+0x22c>
 80007c2:	4880      	ldr	r0, [pc, #512]	; (80009c4 <BLDC_main+0x220>)
 80007c4:	f000 fe6e 	bl	80014a4 <SetTunings>
	SetOutputLimits(&Current_PID, 0, 1499);
 80007c8:	eddf 0a82 	vldr	s1, [pc, #520]	; 80009d4 <BLDC_main+0x230>
 80007cc:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 80009c8 <BLDC_main+0x224>
 80007d0:	487c      	ldr	r0, [pc, #496]	; (80009c4 <BLDC_main+0x220>)
 80007d2:	f000 ff55 	bl	8001680 <SetOutputLimits>
	SetControllerDirection(&Current_PID, DIRECT);
 80007d6:	2100      	movs	r1, #0
 80007d8:	487a      	ldr	r0, [pc, #488]	; (80009c4 <BLDC_main+0x220>)
 80007da:	f001 f801 	bl	80017e0 <SetControllerDirection>
	SetMode(&Current_PID,  AUTOMATIC);
 80007de:	2101      	movs	r1, #1
 80007e0:	4878      	ldr	r0, [pc, #480]	; (80009c4 <BLDC_main+0x220>)
 80007e2:	f000 ffa9 	bl	8001738 <SetMode>
	Initialize(&Current_PID);
 80007e6:	4877      	ldr	r0, [pc, #476]	; (80009c4 <BLDC_main+0x220>)
 80007e8:	f000 ffc8 	bl	800177c <Initialize>

	SetSampleTime(&Velocity_PID, 100); //100s = 10kHz
 80007ec:	2164      	movs	r1, #100	; 0x64
 80007ee:	487a      	ldr	r0, [pc, #488]	; (80009d8 <BLDC_main+0x234>)
 80007f0:	f000 ff12 	bl	8001618 <SetSampleTime>
	SetTunings(&Velocity_PID, 1.0f, 0.1f, 0.0f, 1);
 80007f4:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80007f8:	ed9f 1a73 	vldr	s2, [pc, #460]	; 80009c8 <BLDC_main+0x224>
 80007fc:	eddf 0a77 	vldr	s1, [pc, #476]	; 80009dc <BLDC_main+0x238>
 8000800:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000804:	4874      	ldr	r0, [pc, #464]	; (80009d8 <BLDC_main+0x234>)
 8000806:	f000 fe4d 	bl	80014a4 <SetTunings>
	SetOutputLimits(&Velocity_PID, 0, 10);
 800080a:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 800080e:	ed9f 0a6e 	vldr	s0, [pc, #440]	; 80009c8 <BLDC_main+0x224>
 8000812:	4871      	ldr	r0, [pc, #452]	; (80009d8 <BLDC_main+0x234>)
 8000814:	f000 ff34 	bl	8001680 <SetOutputLimits>
	SetControllerDirection(&Velocity_PID, DIRECT);
 8000818:	2100      	movs	r1, #0
 800081a:	486f      	ldr	r0, [pc, #444]	; (80009d8 <BLDC_main+0x234>)
 800081c:	f000 ffe0 	bl	80017e0 <SetControllerDirection>
	SetMode(&Velocity_PID,  AUTOMATIC);
 8000820:	2101      	movs	r1, #1
 8000822:	486d      	ldr	r0, [pc, #436]	; (80009d8 <BLDC_main+0x234>)
 8000824:	f000 ff88 	bl	8001738 <SetMode>
	Initialize(&Velocity_PID);
 8000828:	486b      	ldr	r0, [pc, #428]	; (80009d8 <BLDC_main+0x234>)
 800082a:	f000 ffa7 	bl	800177c <Initialize>


	SetSampleTime(&Angle_PID, 100); //100s = 10kHz
 800082e:	2164      	movs	r1, #100	; 0x64
 8000830:	486b      	ldr	r0, [pc, #428]	; (80009e0 <BLDC_main+0x23c>)
 8000832:	f000 fef1 	bl	8001618 <SetSampleTime>
	SetTunings(&Angle_PID, 1.0f, 0.0f, 0.0f, 1);
 8000836:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 800083a:	ed9f 1a63 	vldr	s2, [pc, #396]	; 80009c8 <BLDC_main+0x224>
 800083e:	eddf 0a62 	vldr	s1, [pc, #392]	; 80009c8 <BLDC_main+0x224>
 8000842:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000846:	4866      	ldr	r0, [pc, #408]	; (80009e0 <BLDC_main+0x23c>)
 8000848:	f000 fe2c 	bl	80014a4 <SetTunings>
	SetOutputLimits(&Angle_PID, 0, 10);
 800084c:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8000850:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 80009c8 <BLDC_main+0x224>
 8000854:	4862      	ldr	r0, [pc, #392]	; (80009e0 <BLDC_main+0x23c>)
 8000856:	f000 ff13 	bl	8001680 <SetOutputLimits>
	SetControllerDirection(&Angle_PID, DIRECT);
 800085a:	2100      	movs	r1, #0
 800085c:	4860      	ldr	r0, [pc, #384]	; (80009e0 <BLDC_main+0x23c>)
 800085e:	f000 ffbf 	bl	80017e0 <SetControllerDirection>
	SetMode(&Angle_PID,  AUTOMATIC);
 8000862:	2101      	movs	r1, #1
 8000864:	485e      	ldr	r0, [pc, #376]	; (80009e0 <BLDC_main+0x23c>)
 8000866:	f000 ff67 	bl	8001738 <SetMode>
	Initialize(&Angle_PID);
 800086a:	485d      	ldr	r0, [pc, #372]	; (80009e0 <BLDC_main+0x23c>)
 800086c:	f000 ff86 	bl	800177c <Initialize>

	//setup encoder
	//encoder_init((void*)&Encoders_IRQ);

	//setup current
	current_init((void*)&Current_IRQ);
 8000870:	485c      	ldr	r0, [pc, #368]	; (80009e4 <BLDC_main+0x240>)
 8000872:	f001 f9d9 	bl	8001c28 <current_init>

	//calibrate DC current offset
	HAL_Delay(100); //let thing settle before starting
 8000876:	2064      	movs	r0, #100	; 0x64
 8000878:	f003 f874 	bl	8003964 <HAL_Delay>

	uint16_t current_offset_averaging = 100;
 800087c:	2364      	movs	r3, #100	; 0x64
 800087e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	volatile int32_t current_offset = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	637b      	str	r3, [r7, #52]	; 0x34
	while (current_offset_averaging){
 8000886:	e011      	b.n	80008ac <BLDC_main+0x108>
		while(!Current_Callback_flag);
 8000888:	bf00      	nop
 800088a:	4b57      	ldr	r3, [pc, #348]	; (80009e8 <BLDC_main+0x244>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d0fb      	beq.n	800088a <BLDC_main+0xe6>
		Current_Callback_flag = 0;
 8000892:	4b55      	ldr	r3, [pc, #340]	; (80009e8 <BLDC_main+0x244>)
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]
		current_offset += IRQ_Current.Current_DC;
 8000898:	4b54      	ldr	r3, [pc, #336]	; (80009ec <BLDC_main+0x248>)
 800089a:	68da      	ldr	r2, [r3, #12]
 800089c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800089e:	4413      	add	r3, r2
 80008a0:	637b      	str	r3, [r7, #52]	; 0x34
		current_offset_averaging--;
 80008a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80008a6:	3b01      	subs	r3, #1
 80008a8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	while (current_offset_averaging){
 80008ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d1e9      	bne.n	8000888 <BLDC_main+0xe4>
	}
	current_offset = current_offset/100;
 80008b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008b6:	4a4e      	ldr	r2, [pc, #312]	; (80009f0 <BLDC_main+0x24c>)
 80008b8:	fb82 1203 	smull	r1, r2, r2, r3
 80008bc:	1152      	asrs	r2, r2, #5
 80008be:	17db      	asrs	r3, r3, #31
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	637b      	str	r3, [r7, #52]	; 0x34

	//setup voltage and temperature readings
	voltage_temperature_init((void*)&Voltage_Temp_IRQ);
 80008c4:	484b      	ldr	r0, [pc, #300]	; (80009f4 <BLDC_main+0x250>)
 80008c6:	f001 f9c9 	bl	8001c5c <voltage_temperature_init>
	//setup temperature and voltage
	//temp_volt_init((void*)&Voltage_Temp_IRQ);

	//setup CAN
	//-----------------CAN----------------------
	FDCAN_addCallback(&hfdcan1, (CAN_STATUS_ID << 8) 		| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_Status_IRQ);
 80008ca:	4a4b      	ldr	r2, [pc, #300]	; (80009f8 <BLDC_main+0x254>)
 80008cc:	2136      	movs	r1, #54	; 0x36
 80008ce:	484b      	ldr	r0, [pc, #300]	; (80009fc <BLDC_main+0x258>)
 80008d0:	f001 fc38 	bl	8002144 <FDCAN_addCallback>
//	FDCAN_addCallback(&hfdcan1, (CAN_LIMITS_ID << 8) 		| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_Limits_IRQ);
//	FDCAN_addCallback(&hfdcan1, (CAN_PID_CURRENT_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_PID_Current_IRQ);
//	FDCAN_addCallback(&hfdcan1, (CAN_PID_VELOCITY_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_PID_Velocity_IRQ);
//	FDCAN_addCallback(&hfdcan1, (CAN_PID_ANGLE_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_PID_Angle_IRQ);

	FDCAN_Start(&hfdcan1);
 80008d4:	4849      	ldr	r0, [pc, #292]	; (80009fc <BLDC_main+0x258>)
 80008d6:	f001 fc19 	bl	800210c <FDCAN_Start>

	//--------------setup PWM------------------
	CTRL_init_PWM();
 80008da:	f000 fb75 	bl	8000fc8 <CTRL_init_PWM>

	HAL_Delay(100); //let thing settle before starting
 80008de:	2064      	movs	r0, #100	; 0x64
 80008e0:	f003 f840 	bl	8003964 <HAL_Delay>

	Current IRQ_Current_BUFF = {0};
 80008e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]
	Voltage_Temp IRQ_Voltage_Temp_BUFF = {0};
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
	Encoders IRQ_Encoders_BUFF = {0};
 80008fc:	f107 030c 	add.w	r3, r7, #12
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
	CAN_Status  IRQ_STATUS_BUFF = {0};
 800090a:	463b      	mov	r3, r7
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]


	BLDC_STATUS_Feedback Status = BLDC_STOPPED_WITH_BREAK;
 8000914:	2300      	movs	r3, #0
 8000916:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	while(1){
		#ifdef RUNNING_LED_DEBUG2
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
 800091a:	2200      	movs	r2, #0
 800091c:	2140      	movs	r1, #64	; 0x40
 800091e:	4838      	ldr	r0, [pc, #224]	; (8000a00 <BLDC_main+0x25c>)
 8000920:	f006 ff50 	bl	80077c4 <HAL_GPIO_WritePin>
		#endif
		//check if flag has been set indicating new current measurements
		while(!Current_Callback_flag);
 8000924:	bf00      	nop
 8000926:	4b30      	ldr	r3, [pc, #192]	; (80009e8 <BLDC_main+0x244>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d0fb      	beq.n	8000926 <BLDC_main+0x182>

		Current_Callback_flag = 0;
 800092e:	4b2e      	ldr	r3, [pc, #184]	; (80009e8 <BLDC_main+0x244>)
 8000930:	2200      	movs	r2, #0
 8000932:	701a      	strb	r2, [r3, #0]

		memcpy(&IRQ_Current_BUFF, &IRQ_Current, sizeof(Current));
 8000934:	4b2d      	ldr	r3, [pc, #180]	; (80009ec <BLDC_main+0x248>)
 8000936:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800093a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800093c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		memcpy(&IRQ_Voltage_Temp_BUFF, &IRQ_Voltage_Temp, sizeof(Voltage_Temp));
 8000940:	4a30      	ldr	r2, [pc, #192]	; (8000a04 <BLDC_main+0x260>)
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	e892 0003 	ldmia.w	r2, {r0, r1}
 800094a:	e883 0003 	stmia.w	r3, {r0, r1}
		memcpy(&IRQ_Encoders_BUFF, &IRQ_Encoders, sizeof(Encoders));
 800094e:	4b2e      	ldr	r3, [pc, #184]	; (8000a08 <BLDC_main+0x264>)
 8000950:	f107 040c 	add.w	r4, r7, #12
 8000954:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000956:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		memcpy(&IRQ_STATUS_BUFF, &IRQ_Status, sizeof(CAN_Status));
 800095a:	4a2c      	ldr	r2, [pc, #176]	; (8000a0c <BLDC_main+0x268>)
 800095c:	463b      	mov	r3, r7
 800095e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000960:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		IRQ_Current_BUFF.Current_DC -= current_offset;
 8000964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000966:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	633b      	str	r3, [r7, #48]	; 0x30

		//start calibration
		if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_CALIBRATE_ENCODER)Status = BLDC_CALIBRATING_ENCODER;
 800096c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000970:	2b00      	cmp	r3, #0
 8000972:	d106      	bne.n	8000982 <BLDC_main+0x1de>
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	2b04      	cmp	r3, #4
 8000978:	d103      	bne.n	8000982 <BLDC_main+0x1de>
 800097a:	2302      	movs	r3, #2
 800097c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8000980:	e052      	b.n	8000a28 <BLDC_main+0x284>

		//reset errors
		else if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_RESET_ERRORS)error = 0;
 8000982:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000986:	2b00      	cmp	r3, #0
 8000988:	d106      	bne.n	8000998 <BLDC_main+0x1f4>
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	2b05      	cmp	r3, #5
 800098e:	d103      	bne.n	8000998 <BLDC_main+0x1f4>
 8000990:	4b1f      	ldr	r3, [pc, #124]	; (8000a10 <BLDC_main+0x26c>)
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	e047      	b.n	8000a28 <BLDC_main+0x284>

		//start motor when not running
		else if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_START)Status = BLDC_RUNNING;
 8000998:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800099c:	2b00      	cmp	r3, #0
 800099e:	d106      	bne.n	80009ae <BLDC_main+0x20a>
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	2b02      	cmp	r3, #2
 80009a4:	d103      	bne.n	80009ae <BLDC_main+0x20a>
 80009a6:	2303      	movs	r3, #3
 80009a8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80009ac:	e03c      	b.n	8000a28 <BLDC_main+0x284>

		//stop motor when running
		else if(Status == BLDC_RUNNING && IRQ_STATUS_BUFF.status == INPUT_STOP_WITH_BREAK)Status = BLDC_STOPPED_WITH_BREAK;
 80009ae:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80009b2:	2b03      	cmp	r3, #3
 80009b4:	d12e      	bne.n	8000a14 <BLDC_main+0x270>
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d12b      	bne.n	8000a14 <BLDC_main+0x270>
 80009bc:	2300      	movs	r3, #0
 80009be:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80009c2:	e031      	b.n	8000a28 <BLDC_main+0x284>
 80009c4:	2000021c 	.word	0x2000021c
 80009c8:	00000000 	.word	0x00000000
 80009cc:	42200000 	.word	0x42200000
 80009d0:	3ba3d70a 	.word	0x3ba3d70a
 80009d4:	44bb6000 	.word	0x44bb6000
 80009d8:	2000025c 	.word	0x2000025c
 80009dc:	3dcccccd 	.word	0x3dcccccd
 80009e0:	2000029c 	.word	0x2000029c
 80009e4:	0800065d 	.word	0x0800065d
 80009e8:	2000016c 	.word	0x2000016c
 80009ec:	2000017c 	.word	0x2000017c
 80009f0:	51eb851f 	.word	0x51eb851f
 80009f4:	0800069d 	.word	0x0800069d
 80009f8:	080006bd 	.word	0x080006bd
 80009fc:	20000750 	.word	0x20000750
 8000a00:	48000800 	.word	0x48000800
 8000a04:	2000018c 	.word	0x2000018c
 8000a08:	20000194 	.word	0x20000194
 8000a0c:	200001d0 	.word	0x200001d0
 8000a10:	20000178 	.word	0x20000178
		else if(Status == BLDC_RUNNING && IRQ_STATUS_BUFF.status == INPUT_STOP_AND_SHUTDOWN)Status = BLDC_STOPPED_AND_SHUTDOWN;
 8000a14:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000a18:	2b03      	cmp	r3, #3
 8000a1a:	d105      	bne.n	8000a28 <BLDC_main+0x284>
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d102      	bne.n	8000a28 <BLDC_main+0x284>
 8000a22:	2301      	movs	r3, #1
 8000a24:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

		//time keepers
		timing_CAN_feedback++;
 8000a28:	4bc4      	ldr	r3, [pc, #784]	; (8000d3c <BLDC_main+0x598>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	4ac3      	ldr	r2, [pc, #780]	; (8000d3c <BLDC_main+0x598>)
 8000a30:	6013      	str	r3, [r2, #0]
		running_LED_timing++;
 8000a32:	4bc3      	ldr	r3, [pc, #780]	; (8000d40 <BLDC_main+0x59c>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	3301      	adds	r3, #1
 8000a38:	4ac1      	ldr	r2, [pc, #772]	; (8000d40 <BLDC_main+0x59c>)
 8000a3a:	6013      	str	r3, [r2, #0]

		//reset warnings
		uint32_t warning = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	643b      	str	r3, [r7, #64]	; 0x40
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		LIMITS_t Limit_callback;

		Limit_callback = check_value(&LIMIT_Current, (float)IRQ_Current_BUFF.Current_DC);
 8000a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a42:	ee07 3a90 	vmov	s15, r3
 8000a46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a4a:	eeb0 0a67 	vmov.f32	s0, s15
 8000a4e:	48bd      	ldr	r0, [pc, #756]	; (8000d44 <BLDC_main+0x5a0>)
 8000a50:	f7ff fe44 	bl	80006dc <check_value>
 8000a54:	4603      	mov	r3, r0
 8000a56:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		warning |= (Limit_callback&1)      << 0; //warning
 8000a5a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000a64:	4313      	orrs	r3, r2
 8000a66:	643b      	str	r3, [r7, #64]	; 0x40
		error   |= ((Limit_callback&2)>>1) << 0; //error
 8000a68:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000a6c:	105b      	asrs	r3, r3, #1
 8000a6e:	f003 0201 	and.w	r2, r3, #1
 8000a72:	4bb5      	ldr	r3, [pc, #724]	; (8000d48 <BLDC_main+0x5a4>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4313      	orrs	r3, r2
 8000a78:	4ab3      	ldr	r2, [pc, #716]	; (8000d48 <BLDC_main+0x5a4>)
 8000a7a:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_Encoder_1, (float)IRQ_Encoders_BUFF.Encoder1_pos);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	ee07 3a90 	vmov	s15, r3
 8000a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a86:	eeb0 0a67 	vmov.f32	s0, s15
 8000a8a:	48b0      	ldr	r0, [pc, #704]	; (8000d4c <BLDC_main+0x5a8>)
 8000a8c:	f7ff fe26 	bl	80006dc <check_value>
 8000a90:	4603      	mov	r3, r0
 8000a92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		warning |= (Limit_callback&1)      << 1; //warning
 8000a96:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	f003 0302 	and.w	r3, r3, #2
 8000aa0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	643b      	str	r3, [r7, #64]	; 0x40
		error   |= ((Limit_callback&2)>>1) << 1; //error
 8000aa6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000aaa:	f003 0202 	and.w	r2, r3, #2
 8000aae:	4ba6      	ldr	r3, [pc, #664]	; (8000d48 <BLDC_main+0x5a4>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	4aa4      	ldr	r2, [pc, #656]	; (8000d48 <BLDC_main+0x5a4>)
 8000ab6:	6013      	str	r3, [r2, #0]

		Limit_callback= check_value(&LIMIT_Encoder_2, (float)IRQ_Encoders_BUFF.Encoder2_pos);
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	ee07 3a90 	vmov	s15, r3
 8000abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ac6:	48a2      	ldr	r0, [pc, #648]	; (8000d50 <BLDC_main+0x5ac>)
 8000ac8:	f7ff fe08 	bl	80006dc <check_value>
 8000acc:	4603      	mov	r3, r0
 8000ace:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		warning |= (Limit_callback&1)      << 2; //warning
 8000ad2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	f003 0304 	and.w	r3, r3, #4
 8000adc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	643b      	str	r3, [r7, #64]	; 0x40
		error   |= ((Limit_callback&2)>>1) << 2; //error
 8000ae2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000ae6:	105b      	asrs	r3, r3, #1
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	f003 0204 	and.w	r2, r3, #4
 8000aee:	4b96      	ldr	r3, [pc, #600]	; (8000d48 <BLDC_main+0x5a4>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	4a94      	ldr	r2, [pc, #592]	; (8000d48 <BLDC_main+0x5a4>)
 8000af6:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_Velocity, (float)IRQ_Encoders_BUFF.Velocity);
 8000af8:	69bb      	ldr	r3, [r7, #24]
 8000afa:	ee07 3a90 	vmov	s15, r3
 8000afe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b02:	eeb0 0a67 	vmov.f32	s0, s15
 8000b06:	4893      	ldr	r0, [pc, #588]	; (8000d54 <BLDC_main+0x5b0>)
 8000b08:	f7ff fde8 	bl	80006dc <check_value>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		warning |= (Limit_callback&1)      << 3; //warning
 8000b12:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000b16:	00db      	lsls	r3, r3, #3
 8000b18:	f003 0308 	and.w	r3, r3, #8
 8000b1c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	643b      	str	r3, [r7, #64]	; 0x40
		error   |= ((Limit_callback&2)>>1) << 3; //error
 8000b22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000b26:	105b      	asrs	r3, r3, #1
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	f003 0208 	and.w	r2, r3, #8
 8000b2e:	4b86      	ldr	r3, [pc, #536]	; (8000d48 <BLDC_main+0x5a4>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4313      	orrs	r3, r2
 8000b34:	4a84      	ldr	r2, [pc, #528]	; (8000d48 <BLDC_main+0x5a4>)
 8000b36:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_V_AUX, (float)IRQ_Voltage_Temp_BUFF.V_aux);
 8000b38:	8c3b      	ldrh	r3, [r7, #32]
 8000b3a:	ee07 3a90 	vmov	s15, r3
 8000b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b42:	eeb0 0a67 	vmov.f32	s0, s15
 8000b46:	4884      	ldr	r0, [pc, #528]	; (8000d58 <BLDC_main+0x5b4>)
 8000b48:	f7ff fdc8 	bl	80006dc <check_value>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		warning |= (Limit_callback&1)      << 4; //warning
 8000b52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000b56:	011b      	lsls	r3, r3, #4
 8000b58:	f003 0310 	and.w	r3, r3, #16
 8000b5c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	643b      	str	r3, [r7, #64]	; 0x40
		error   |= ((Limit_callback&2)>>1) << 4; //error
 8000b62:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000b66:	105b      	asrs	r3, r3, #1
 8000b68:	011b      	lsls	r3, r3, #4
 8000b6a:	f003 0210 	and.w	r2, r3, #16
 8000b6e:	4b76      	ldr	r3, [pc, #472]	; (8000d48 <BLDC_main+0x5a4>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4313      	orrs	r3, r2
 8000b74:	4a74      	ldr	r2, [pc, #464]	; (8000d48 <BLDC_main+0x5a4>)
 8000b76:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_V_BAT, (float)IRQ_Voltage_Temp_BUFF.V_Bat);
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	ee07 3a90 	vmov	s15, r3
 8000b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b82:	eeb0 0a67 	vmov.f32	s0, s15
 8000b86:	4875      	ldr	r0, [pc, #468]	; (8000d5c <BLDC_main+0x5b8>)
 8000b88:	f7ff fda8 	bl	80006dc <check_value>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		warning |= (Limit_callback&1)      << 5; //warning
 8000b92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000b96:	015b      	lsls	r3, r3, #5
 8000b98:	f003 0320 	and.w	r3, r3, #32
 8000b9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	643b      	str	r3, [r7, #64]	; 0x40
		error   |= ((Limit_callback&2)>>1) << 5; //error
 8000ba2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000ba6:	105b      	asrs	r3, r3, #1
 8000ba8:	015b      	lsls	r3, r3, #5
 8000baa:	f003 0220 	and.w	r2, r3, #32
 8000bae:	4b66      	ldr	r3, [pc, #408]	; (8000d48 <BLDC_main+0x5a4>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	4a64      	ldr	r2, [pc, #400]	; (8000d48 <BLDC_main+0x5a4>)
 8000bb6:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_temp, (float)IRQ_Voltage_Temp_BUFF.Temp_NTC1);
 8000bb8:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8000bbc:	ee07 3a90 	vmov	s15, r3
 8000bc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bc4:	eeb0 0a67 	vmov.f32	s0, s15
 8000bc8:	4865      	ldr	r0, [pc, #404]	; (8000d60 <BLDC_main+0x5bc>)
 8000bca:	f7ff fd87 	bl	80006dc <check_value>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		warning |= (Limit_callback&1)      << 6; //warning
 8000bd4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000bd8:	019b      	lsls	r3, r3, #6
 8000bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bde:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000be0:	4313      	orrs	r3, r2
 8000be2:	643b      	str	r3, [r7, #64]	; 0x40
		error   |= ((Limit_callback&2)>>1) << 6; //error
 8000be4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000be8:	105b      	asrs	r3, r3, #1
 8000bea:	019b      	lsls	r3, r3, #6
 8000bec:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8000bf0:	4b55      	ldr	r3, [pc, #340]	; (8000d48 <BLDC_main+0x5a4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	4a54      	ldr	r2, [pc, #336]	; (8000d48 <BLDC_main+0x5a4>)
 8000bf8:	6013      	str	r3, [r2, #0]

		Limit_callback = check_value(&LIMIT_temp, (float)IRQ_Voltage_Temp_BUFF.Temp_NTC2);
 8000bfa:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8000bfe:	ee07 3a90 	vmov	s15, r3
 8000c02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c06:	eeb0 0a67 	vmov.f32	s0, s15
 8000c0a:	4855      	ldr	r0, [pc, #340]	; (8000d60 <BLDC_main+0x5bc>)
 8000c0c:	f7ff fd66 	bl	80006dc <check_value>
 8000c10:	4603      	mov	r3, r0
 8000c12:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		warning |= (Limit_callback&1)      << 7; //warning
 8000c16:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c1a:	01db      	lsls	r3, r3, #7
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000c20:	4313      	orrs	r3, r2
 8000c22:	643b      	str	r3, [r7, #64]	; 0x40
		error   |= ((Limit_callback&2)>>1) << 7; //error
 8000c24:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c28:	105b      	asrs	r3, r3, #1
 8000c2a:	01db      	lsls	r3, r3, #7
 8000c2c:	b2da      	uxtb	r2, r3
 8000c2e:	4b46      	ldr	r3, [pc, #280]	; (8000d48 <BLDC_main+0x5a4>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	4a44      	ldr	r2, [pc, #272]	; (8000d48 <BLDC_main+0x5a4>)
 8000c36:	6013      	str	r3, [r2, #0]

		//-------------------RUN FIR FILTER---------------------
		float test = Update_FIR_filter((float)(IRQ_Current_BUFF.Current_DC));
 8000c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c3a:	ee07 3a90 	vmov	s15, r3
 8000c3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c42:	eeb0 0a67 	vmov.f32	s0, s15
 8000c46:	f7ff fcc1 	bl	80005cc <Update_FIR_filter>
 8000c4a:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38
		#ifdef RUNNING_LED_DEBUG
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		Angle_PID.Input = (float)IRQ_Encoders_BUFF.Calculated_pos;
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	ee07 3a90 	vmov	s15, r3
 8000c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c58:	4b42      	ldr	r3, [pc, #264]	; (8000d64 <BLDC_main+0x5c0>)
 8000c5a:	edc3 7a00 	vstr	s15, [r3]
		Velocity_PID.Input = (float)IRQ_Encoders_BUFF.Velocity;
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	ee07 3a90 	vmov	s15, r3
 8000c64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c68:	4b3f      	ldr	r3, [pc, #252]	; (8000d68 <BLDC_main+0x5c4>)
 8000c6a:	edc3 7a00 	vstr	s15, [r3]
		Current_PID.Input = test;
 8000c6e:	4a3f      	ldr	r2, [pc, #252]	; (8000d6c <BLDC_main+0x5c8>)
 8000c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c72:	6013      	str	r3, [r2, #0]

		Angle_PID.Setpoint = Limit(&LIMIT_Encoder_2, IRQ_STATUS_BUFF.setpoint);
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	ee07 3a90 	vmov	s15, r3
 8000c7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c7e:	eeb0 0a67 	vmov.f32	s0, s15
 8000c82:	4833      	ldr	r0, [pc, #204]	; (8000d50 <BLDC_main+0x5ac>)
 8000c84:	f7ff fd63 	bl	800074e <Limit>
 8000c88:	eef0 7a40 	vmov.f32	s15, s0
 8000c8c:	4b35      	ldr	r3, [pc, #212]	; (8000d64 <BLDC_main+0x5c0>)
 8000c8e:	edc3 7a02 	vstr	s15, [r3, #8]
		Compute(&Angle_PID);
 8000c92:	4834      	ldr	r0, [pc, #208]	; (8000d64 <BLDC_main+0x5c0>)
 8000c94:	f000 fb54 	bl	8001340 <Compute>

		Velocity_PID.Setpoint =  Limit(&LIMIT_Velocity, Angle_PID.Output);
 8000c98:	4b32      	ldr	r3, [pc, #200]	; (8000d64 <BLDC_main+0x5c0>)
 8000c9a:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000ca2:	482c      	ldr	r0, [pc, #176]	; (8000d54 <BLDC_main+0x5b0>)
 8000ca4:	f7ff fd53 	bl	800074e <Limit>
 8000ca8:	eef0 7a40 	vmov.f32	s15, s0
 8000cac:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <BLDC_main+0x5c4>)
 8000cae:	edc3 7a02 	vstr	s15, [r3, #8]
		Compute(&Velocity_PID);
 8000cb2:	482d      	ldr	r0, [pc, #180]	; (8000d68 <BLDC_main+0x5c4>)
 8000cb4:	f000 fb44 	bl	8001340 <Compute>
		int8_t direction;
		#ifndef ZERO_GRAVITY
		if(IRQ_Voltage_Temp_BUFF.V_Bat > 10000)Current_PID.Setpoint = 1000; //Limit(&LIMIT_Current, Velocity_PID.Output);
		else Current_PID.Setpoint = -10;
		#else
		Current_PID.Setpoint = weight*(fast_sin_2((abs)((float)IRQ_Encoders_BUFF.Encoder1_pos)/1000));
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	ee07 3a90 	vmov	s15, r3
 8000cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cc6:	ee17 1a90 	vmov	r1, s15
 8000cca:	4b29      	ldr	r3, [pc, #164]	; (8000d70 <BLDC_main+0x5cc>)
 8000ccc:	fb83 2301 	smull	r2, r3, r3, r1
 8000cd0:	119a      	asrs	r2, r3, #6
 8000cd2:	17cb      	asrs	r3, r1, #31
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	ee07 3a90 	vmov	s15, r3
 8000cda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cde:	eeb0 0a67 	vmov.f32	s0, s15
 8000ce2:	f000 f941 	bl	8000f68 <fast_sin_2>
 8000ce6:	eeb0 7a40 	vmov.f32	s14, s0
 8000cea:	4b22      	ldr	r3, [pc, #136]	; (8000d74 <BLDC_main+0x5d0>)
 8000cec:	edd3 7a00 	vldr	s15, [r3]
 8000cf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cf4:	4b1d      	ldr	r3, [pc, #116]	; (8000d6c <BLDC_main+0x5c8>)
 8000cf6:	edc3 7a02 	vstr	s15, [r3, #8]
		if(IRQ_Encoders_BUFF.Encoder1_pos > 180000) direction = -1;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	4a1e      	ldr	r2, [pc, #120]	; (8000d78 <BLDC_main+0x5d4>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d903      	bls.n	8000d0a <BLDC_main+0x566>
 8000d02:	23ff      	movs	r3, #255	; 0xff
 8000d04:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8000d08:	e002      	b.n	8000d10 <BLDC_main+0x56c>
		else direction = 1;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
		#endif

		Compute(&Current_PID);
 8000d10:	4816      	ldr	r0, [pc, #88]	; (8000d6c <BLDC_main+0x5c8>)
 8000d12:	f000 fb15 	bl	8001340 <Compute>
		#ifdef RUNNING_LED_DEBUG
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		if(error){
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <BLDC_main+0x5a4>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <BLDC_main+0x586>
			Status = BLDC_STOPPED_WITH_BREAK;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
			shutoff();
 8000d24:	f000 fad8 	bl	80012d8 <shutoff>
 8000d28:	e082      	b.n	8000e30 <BLDC_main+0x68c>
		}
		else if (Status == BLDC_STOPPED_AND_SHUTDOWN){
 8000d2a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d124      	bne.n	8000d7c <BLDC_main+0x5d8>
			shutoff();
 8000d32:	f000 fad1 	bl	80012d8 <shutoff>
			shutdown();
 8000d36:	f000 fae1 	bl	80012fc <shutdown>
 8000d3a:	e079      	b.n	8000e30 <BLDC_main+0x68c>
 8000d3c:	20000170 	.word	0x20000170
 8000d40:	20000174 	.word	0x20000174
 8000d44:	200000bc 	.word	0x200000bc
 8000d48:	20000178 	.word	0x20000178
 8000d4c:	2000002c 	.word	0x2000002c
 8000d50:	20000044 	.word	0x20000044
 8000d54:	200000d4 	.word	0x200000d4
 8000d58:	20000074 	.word	0x20000074
 8000d5c:	2000005c 	.word	0x2000005c
 8000d60:	2000008c 	.word	0x2000008c
 8000d64:	2000029c 	.word	0x2000029c
 8000d68:	2000025c 	.word	0x2000025c
 8000d6c:	2000021c 	.word	0x2000021c
 8000d70:	10624dd3 	.word	0x10624dd3
 8000d74:	20000000 	.word	0x20000000
 8000d78:	0002bf20 	.word	0x0002bf20
		}
		else if (Status == BLDC_STOPPED_WITH_BREAK){
 8000d7c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d113      	bne.n	8000dac <BLDC_main+0x608>
			//shutoff();
			inverter(0, (uint16_t)Limit(&LIMIT_V_motor, Current_PID.Output));
 8000d84:	4b6d      	ldr	r3, [pc, #436]	; (8000f3c <BLDC_main+0x798>)
 8000d86:	edd3 7a01 	vldr	s15, [r3, #4]
 8000d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8000d8e:	486c      	ldr	r0, [pc, #432]	; (8000f40 <BLDC_main+0x79c>)
 8000d90:	f7ff fcdd 	bl	800074e <Limit>
 8000d94:	eef0 7a40 	vmov.f32	s15, s0
 8000d98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d9c:	ee17 3a90 	vmov	r3, s15
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	4619      	mov	r1, r3
 8000da4:	2000      	movs	r0, #0
 8000da6:	f000 f95b 	bl	8001060 <inverter>
 8000daa:	e041      	b.n	8000e30 <BLDC_main+0x68c>
		}
		else if (Status == BLDC_RUNNING){
 8000dac:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000db0:	2b03      	cmp	r3, #3
 8000db2:	d136      	bne.n	8000e22 <BLDC_main+0x67e>
			inverter((((((int32_t)((int32_t)IRQ_Encoders_BUFF.Encoder1_pos)-offset)%deg_pr_pole)*360)/deg_pr_pole+(direction*90)), (uint16_t)Limit(&LIMIT_V_motor, Current_PID.Output));
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 8000dba:	3b30      	subs	r3, #48	; 0x30
 8000dbc:	4a61      	ldr	r2, [pc, #388]	; (8000f44 <BLDC_main+0x7a0>)
 8000dbe:	fb82 1203 	smull	r1, r2, r2, r3
 8000dc2:	1451      	asrs	r1, r2, #17
 8000dc4:	17da      	asrs	r2, r3, #31
 8000dc6:	1a8a      	subs	r2, r1, r2
 8000dc8:	495f      	ldr	r1, [pc, #380]	; (8000f48 <BLDC_main+0x7a4>)
 8000dca:	fb01 f202 	mul.w	r2, r1, r2
 8000dce:	1a9a      	subs	r2, r3, r2
 8000dd0:	4b5e      	ldr	r3, [pc, #376]	; (8000f4c <BLDC_main+0x7a8>)
 8000dd2:	fb83 1302 	smull	r1, r3, r3, r2
 8000dd6:	1219      	asrs	r1, r3, #8
 8000dd8:	17d3      	asrs	r3, r2, #31
 8000dda:	1acb      	subs	r3, r1, r3
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	4619      	mov	r1, r3
 8000de6:	0049      	lsls	r1, r1, #1
 8000de8:	440b      	add	r3, r1
 8000dea:	4619      	mov	r1, r3
 8000dec:	0109      	lsls	r1, r1, #4
 8000dee:	1acb      	subs	r3, r1, r3
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	4413      	add	r3, r2
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	b21c      	sxth	r4, r3
 8000dfa:	4b50      	ldr	r3, [pc, #320]	; (8000f3c <BLDC_main+0x798>)
 8000dfc:	edd3 7a01 	vldr	s15, [r3, #4]
 8000e00:	eeb0 0a67 	vmov.f32	s0, s15
 8000e04:	484e      	ldr	r0, [pc, #312]	; (8000f40 <BLDC_main+0x79c>)
 8000e06:	f7ff fca2 	bl	800074e <Limit>
 8000e0a:	eef0 7a40 	vmov.f32	s15, s0
 8000e0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e12:	ee17 3a90 	vmov	r3, s15
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	f000 f920 	bl	8001060 <inverter>
 8000e20:	e006      	b.n	8000e30 <BLDC_main+0x68c>
		}
		else if (Status == BLDC_CALIBRATING_ENCODER){
 8000e22:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d102      	bne.n	8000e30 <BLDC_main+0x68c>
			//inverter(0, (uint16_t)Limit(&LIMIT_V_motor, Velocity_PID.Output));
			Status = BLDC_STOPPED_WITH_BREAK;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
		#ifdef RUNNING_LED_DEBUG
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		if(timing_CAN_feedback >= LOOP_FREQ_KHZ*5){ //every 5ms
 8000e30:	4b47      	ldr	r3, [pc, #284]	; (8000f50 <BLDC_main+0x7ac>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2b95      	cmp	r3, #149	; 0x95
 8000e36:	d954      	bls.n	8000ee2 <BLDC_main+0x73e>
			timing_CAN_feedback = 0;
 8000e38:	4b45      	ldr	r3, [pc, #276]	; (8000f50 <BLDC_main+0x7ac>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
			Feedback.Status_warning = warning;
 8000e3e:	4a45      	ldr	r2, [pc, #276]	; (8000f54 <BLDC_main+0x7b0>)
 8000e40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000e42:	6053      	str	r3, [r2, #4]
			Feedback.Status_faults = error;
 8000e44:	4b44      	ldr	r3, [pc, #272]	; (8000f58 <BLDC_main+0x7b4>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a42      	ldr	r2, [pc, #264]	; (8000f54 <BLDC_main+0x7b0>)
 8000e4a:	6093      	str	r3, [r2, #8]
			Feedback.Status_setpoint = IRQ_STATUS_BUFF.setpoint;
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	4a41      	ldr	r2, [pc, #260]	; (8000f54 <BLDC_main+0x7b0>)
 8000e50:	60d3      	str	r3, [r2, #12]
			Feedback.Status_mode = Status;
 8000e52:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000e56:	4a3f      	ldr	r2, [pc, #252]	; (8000f54 <BLDC_main+0x7b0>)
 8000e58:	6013      	str	r3, [r2, #0]

			Feedback.Current_DC = IRQ_Current_BUFF.Current_DC;
 8000e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4b3d      	ldr	r3, [pc, #244]	; (8000f54 <BLDC_main+0x7b0>)
 8000e60:	62da      	str	r2, [r3, #44]	; 0x2c
			Feedback.Current_M1 = IRQ_Current_BUFF.Current_M1;
 8000e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e64:	4a3b      	ldr	r2, [pc, #236]	; (8000f54 <BLDC_main+0x7b0>)
 8000e66:	6213      	str	r3, [r2, #32]
			Feedback.Current_M2 = IRQ_Current_BUFF.Current_M2;
 8000e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e6a:	4a3a      	ldr	r2, [pc, #232]	; (8000f54 <BLDC_main+0x7b0>)
 8000e6c:	6253      	str	r3, [r2, #36]	; 0x24
			Feedback.Current_M3 = IRQ_Current_BUFF.Current_M3;
 8000e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e70:	4a38      	ldr	r2, [pc, #224]	; (8000f54 <BLDC_main+0x7b0>)
 8000e72:	6293      	str	r3, [r2, #40]	; 0x28

			Feedback.Voltage_AUX = IRQ_Voltage_Temp_BUFF.V_aux;
 8000e74:	8c3b      	ldrh	r3, [r7, #32]
 8000e76:	461a      	mov	r2, r3
 8000e78:	4b36      	ldr	r3, [pc, #216]	; (8000f54 <BLDC_main+0x7b0>)
 8000e7a:	63da      	str	r2, [r3, #60]	; 0x3c
			Feedback.Voltage_BAT = IRQ_Voltage_Temp_BUFF.V_Bat;
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	4a35      	ldr	r2, [pc, #212]	; (8000f54 <BLDC_main+0x7b0>)
 8000e80:	6393      	str	r3, [r2, #56]	; 0x38
			Feedback.Temp_NTC1 = IRQ_Voltage_Temp_BUFF.Temp_NTC1;
 8000e82:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8000e86:	b21a      	sxth	r2, r3
 8000e88:	4b32      	ldr	r3, [pc, #200]	; (8000f54 <BLDC_main+0x7b0>)
 8000e8a:	861a      	strh	r2, [r3, #48]	; 0x30
			Feedback.Temp_NTC2 = IRQ_Voltage_Temp_BUFF.Temp_NTC2;
 8000e8c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8000e90:	b21a      	sxth	r2, r3
 8000e92:	4b30      	ldr	r3, [pc, #192]	; (8000f54 <BLDC_main+0x7b0>)
 8000e94:	865a      	strh	r2, [r3, #50]	; 0x32

			Feedback.Position_Encoder1_pos = IRQ_Encoders_BUFF.Encoder1_pos;
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	4a2e      	ldr	r2, [pc, #184]	; (8000f54 <BLDC_main+0x7b0>)
 8000e9a:	6113      	str	r3, [r2, #16]
			Feedback.Position_Encoder2_pos = IRQ_Encoders_BUFF.Encoder2_pos;
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	4a2d      	ldr	r2, [pc, #180]	; (8000f54 <BLDC_main+0x7b0>)
 8000ea0:	6153      	str	r3, [r2, #20]
			Feedback.Position_Calculated_pos = IRQ_Encoders_BUFF.Calculated_pos;
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	4a2b      	ldr	r2, [pc, #172]	; (8000f54 <BLDC_main+0x7b0>)
 8000ea6:	6193      	str	r3, [r2, #24]
			Feedback.Position_Velocity = IRQ_Encoders_BUFF.Velocity;
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	4a2a      	ldr	r2, [pc, #168]	; (8000f54 <BLDC_main+0x7b0>)
 8000eac:	61d3      	str	r3, [r2, #28]
			FDCAN_sendData(&hfdcan1, (CAN_FEEDBACK_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (uint8_t*)&Feedback);
 8000eae:	4a29      	ldr	r2, [pc, #164]	; (8000f54 <BLDC_main+0x7b0>)
 8000eb0:	f240 4136 	movw	r1, #1078	; 0x436
 8000eb4:	4829      	ldr	r0, [pc, #164]	; (8000f5c <BLDC_main+0x7b8>)
 8000eb6:	f001 f981 	bl	80021bc <FDCAN_sendData>

			//-----------------PRINTF DEBUGGING-------------------
			//will print same info as on CAN-BUS
			#ifdef PRINT_DEBUG
			PrintServerPrintf(
 8000eba:	4b26      	ldr	r3, [pc, #152]	; (8000f54 <BLDC_main+0x7b0>)
 8000ebc:	6a19      	ldr	r1, [r3, #32]
 8000ebe:	4b25      	ldr	r3, [pc, #148]	; (8000f54 <BLDC_main+0x7b0>)
 8000ec0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ec2:	4b24      	ldr	r3, [pc, #144]	; (8000f54 <BLDC_main+0x7b0>)
 8000ec4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000ec6:	4b23      	ldr	r3, [pc, #140]	; (8000f54 <BLDC_main+0x7b0>)
 8000ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eca:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ece:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ed2:	ee17 4a90 	vmov	r4, s15
 8000ed6:	9401      	str	r4, [sp, #4]
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	4603      	mov	r3, r0
 8000edc:	4820      	ldr	r0, [pc, #128]	; (8000f60 <BLDC_main+0x7bc>)
 8000ede:	f000 fc8d 	bl	80017fc <PrintServerPrintf>
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
		HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 0);
		#endif

		//----------------set status LEDs---------------------
		if(error)HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 1);
 8000ee2:	4b1d      	ldr	r3, [pc, #116]	; (8000f58 <BLDC_main+0x7b4>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d007      	beq.n	8000efa <BLDC_main+0x756>
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ef0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef4:	f006 fc66 	bl	80077c4 <HAL_GPIO_WritePin>
 8000ef8:	e006      	b.n	8000f08 <BLDC_main+0x764>
		else HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 0);
 8000efa:	2200      	movs	r2, #0
 8000efc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f04:	f006 fc5e 	bl	80077c4 <HAL_GPIO_WritePin>
		if(warning)HAL_GPIO_WritePin(WARNING_LED_GPIO_Port, WARNING_LED_Pin, 1);
 8000f08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d005      	beq.n	8000f1a <BLDC_main+0x776>
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2180      	movs	r1, #128	; 0x80
 8000f12:	4814      	ldr	r0, [pc, #80]	; (8000f64 <BLDC_main+0x7c0>)
 8000f14:	f006 fc56 	bl	80077c4 <HAL_GPIO_WritePin>
 8000f18:	e004      	b.n	8000f24 <BLDC_main+0x780>
		else HAL_GPIO_WritePin(WARNING_LED_GPIO_Port, WARNING_LED_Pin, 0);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2180      	movs	r1, #128	; 0x80
 8000f1e:	4811      	ldr	r0, [pc, #68]	; (8000f64 <BLDC_main+0x7c0>)
 8000f20:	f006 fc50 	bl	80077c4 <HAL_GPIO_WritePin>
		#endif
		#endif

		//-----------------update dac---------------------------
		#ifdef DAC_DEBUG
		dac_value(Current_PID.Output);
 8000f24:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <BLDC_main+0x798>)
 8000f26:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f2e:	ee17 3a90 	vmov	r3, s15
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	4618      	mov	r0, r3
 8000f36:	f001 f8cb 	bl	80020d0 <dac_value>
	while(1){
 8000f3a:	e4ee      	b.n	800091a <BLDC_main+0x176>
 8000f3c:	2000021c 	.word	0x2000021c
 8000f40:	200000a4 	.word	0x200000a4
 8000f44:	5d34edef 	.word	0x5d34edef
 8000f48:	00057e40 	.word	0x00057e40
 8000f4c:	10624dd3 	.word	0x10624dd3
 8000f50:	20000170 	.word	0x20000170
 8000f54:	200001dc 	.word	0x200001dc
 8000f58:	20000178 	.word	0x20000178
 8000f5c:	20000750 	.word	0x20000750
 8000f60:	0800c6e0 	.word	0x0800c6e0
 8000f64:	48000800 	.word	0x48000800

08000f68 <fast_sin_2>:
		#endif
	}
}


float fast_sin_2(float deg){
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	ed87 0a01 	vstr	s0, [r7, #4]
	return (4*deg*(180-deg)/(40500 - deg*(180-deg)));
 8000f72:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f76:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8000f7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f7e:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000fc0 <fast_sin_2+0x58>
 8000f82:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f86:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f8e:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8000fc0 <fast_sin_2+0x58>
 8000f92:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f96:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000f9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fa2:	eddf 6a08 	vldr	s13, [pc, #32]	; 8000fc4 <fast_sin_2+0x5c>
 8000fa6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000faa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000fae:	eef0 7a66 	vmov.f32	s15, s13
}
 8000fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	43340000 	.word	0x43340000
 8000fc4:	471e3400 	.word	0x471e3400

08000fc8 <CTRL_init_PWM>:

//PWM setup
#define duty_max 1499
#define pi 3.1415926535

void CTRL_init_PWM(void){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) Error_Handler(); //error
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4821      	ldr	r0, [pc, #132]	; (8001054 <CTRL_init_PWM+0x8c>)
 8000fd0:	f007 ff34 	bl	8008e3c <HAL_TIM_PWM_Start>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <CTRL_init_PWM+0x16>
 8000fda:	f001 febd 	bl	8002d58 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) Error_Handler(); //error
 8000fde:	2100      	movs	r1, #0
 8000fe0:	481c      	ldr	r0, [pc, #112]	; (8001054 <CTRL_init_PWM+0x8c>)
 8000fe2:	f009 f8c9 	bl	800a178 <HAL_TIMEx_PWMN_Start>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <CTRL_init_PWM+0x28>
 8000fec:	f001 feb4 	bl	8002d58 <Error_Handler>

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) Error_Handler(); //error
 8000ff0:	2104      	movs	r1, #4
 8000ff2:	4818      	ldr	r0, [pc, #96]	; (8001054 <CTRL_init_PWM+0x8c>)
 8000ff4:	f007 ff22 	bl	8008e3c <HAL_TIM_PWM_Start>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <CTRL_init_PWM+0x3a>
 8000ffe:	f001 feab 	bl	8002d58 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) Error_Handler(); //error
 8001002:	2104      	movs	r1, #4
 8001004:	4813      	ldr	r0, [pc, #76]	; (8001054 <CTRL_init_PWM+0x8c>)
 8001006:	f009 f8b7 	bl	800a178 <HAL_TIMEx_PWMN_Start>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <CTRL_init_PWM+0x4c>
 8001010:	f001 fea2 	bl	8002d58 <Error_Handler>

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) Error_Handler(); //error
 8001014:	2108      	movs	r1, #8
 8001016:	480f      	ldr	r0, [pc, #60]	; (8001054 <CTRL_init_PWM+0x8c>)
 8001018:	f007 ff10 	bl	8008e3c <HAL_TIM_PWM_Start>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <CTRL_init_PWM+0x5e>
 8001022:	f001 fe99 	bl	8002d58 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) Error_Handler(); //error
 8001026:	2108      	movs	r1, #8
 8001028:	480a      	ldr	r0, [pc, #40]	; (8001054 <CTRL_init_PWM+0x8c>)
 800102a:	f009 f8a5 	bl	800a178 <HAL_TIMEx_PWMN_Start>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <CTRL_init_PWM+0x70>
 8001034:	f001 fe90 	bl	8002d58 <Error_Handler>

	TIM1->CCR1 = 0;
 8001038:	4b07      	ldr	r3, [pc, #28]	; (8001058 <CTRL_init_PWM+0x90>)
 800103a:	2200      	movs	r2, #0
 800103c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <CTRL_init_PWM+0x90>)
 8001040:	2200      	movs	r2, #0
 8001042:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 8001044:	4b04      	ldr	r3, [pc, #16]	; (8001058 <CTRL_init_PWM+0x90>)
 8001046:	2200      	movs	r2, #0
 8001048:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_TIM_Base_Start_IT(&htim3);
 800104a:	4804      	ldr	r0, [pc, #16]	; (800105c <CTRL_init_PWM+0x94>)
 800104c:	f007 fe2a 	bl	8008ca4 <HAL_TIM_Base_Start_IT>
}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000a38 	.word	0x20000a38
 8001058:	40012c00 	.word	0x40012c00
 800105c:	20000a84 	.word	0x20000a84

08001060 <inverter>:
//sin(θ◦) ≈ 4θ(180 − θ) 40500 − θ(180 − θ);
//float _sin(float deg){
//	return (4*deg*(180-deg)/(40500 - deg*(180-deg)));
//}

void inverter(int16_t angle, uint16_t voltage){
 8001060:	b480      	push	{r7}
 8001062:	b089      	sub	sp, #36	; 0x24
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	460a      	mov	r2, r1
 800106a:	80fb      	strh	r3, [r7, #6]
 800106c:	4613      	mov	r3, r2
 800106e:	80bb      	strh	r3, [r7, #4]

	angle = angle%360;
 8001070:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001074:	4a92      	ldr	r2, [pc, #584]	; (80012c0 <inverter+0x260>)
 8001076:	fb82 1203 	smull	r1, r2, r2, r3
 800107a:	441a      	add	r2, r3
 800107c:	1211      	asrs	r1, r2, #8
 800107e:	17da      	asrs	r2, r3, #31
 8001080:	1a8a      	subs	r2, r1, r2
 8001082:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001086:	fb01 f202 	mul.w	r2, r1, r2
 800108a:	1a9b      	subs	r3, r3, r2
 800108c:	80fb      	strh	r3, [r7, #6]
	uint32_t compare_M1 = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
	uint32_t compare_M2 = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
	uint32_t compare_M3 = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]

	float deg = (float)(angle%60);
 800109a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800109e:	4b89      	ldr	r3, [pc, #548]	; (80012c4 <inverter+0x264>)
 80010a0:	fb83 1302 	smull	r1, r3, r3, r2
 80010a4:	4413      	add	r3, r2
 80010a6:	1159      	asrs	r1, r3, #5
 80010a8:	17d3      	asrs	r3, r2, #31
 80010aa:	1ac9      	subs	r1, r1, r3
 80010ac:	460b      	mov	r3, r1
 80010ae:	011b      	lsls	r3, r3, #4
 80010b0:	1a5b      	subs	r3, r3, r1
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	ee07 3a90 	vmov	s15, r3
 80010bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c0:	edc7 7a04 	vstr	s15, [r7, #16]
	//uint32_t T1 = (uint32_t )(duty_max*duty*((240-4*deg)*(120-deg)/(40500 - (60-deg)*(120-deg))) ); //*pi/180
	uint16_t T1 = (uint16_t)(voltage*(float)( 4*(60-deg)*(180-(60-deg))/(40500 - (60-deg)*(180-(60-deg))))); //*pi/180
 80010c4:	88bb      	ldrh	r3, [r7, #4]
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010ce:	eddf 6a7e 	vldr	s13, [pc, #504]	; 80012c8 <inverter+0x268>
 80010d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80010d6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80010da:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80010de:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80010e2:	ed9f 6a79 	vldr	s12, [pc, #484]	; 80012c8 <inverter+0x268>
 80010e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80010ea:	ee76 7a67 	vsub.f32	s15, s12, s15
 80010ee:	ed9f 6a77 	vldr	s12, [pc, #476]	; 80012cc <inverter+0x26c>
 80010f2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80010f6:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80010fa:	eddf 6a73 	vldr	s13, [pc, #460]	; 80012c8 <inverter+0x268>
 80010fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8001102:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001106:	eddf 5a70 	vldr	s11, [pc, #448]	; 80012c8 <inverter+0x268>
 800110a:	edd7 7a04 	vldr	s15, [r7, #16]
 800110e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8001112:	eddf 5a6e 	vldr	s11, [pc, #440]	; 80012cc <inverter+0x26c>
 8001116:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800111a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800111e:	eddf 6a6c 	vldr	s13, [pc, #432]	; 80012d0 <inverter+0x270>
 8001122:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001126:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800112a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001132:	ee17 3a90 	vmov	r3, s15
 8001136:	81fb      	strh	r3, [r7, #14]
	uint16_t T2 = (uint16_t)(voltage*(float)(4*deg*(180-deg)/(40500 - deg*(180-deg))));
 8001138:	88bb      	ldrh	r3, [r7, #4]
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001142:	edd7 7a04 	vldr	s15, [r7, #16]
 8001146:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800114a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800114e:	ed9f 6a5f 	vldr	s12, [pc, #380]	; 80012cc <inverter+0x26c>
 8001152:	edd7 7a04 	vldr	s15, [r7, #16]
 8001156:	ee76 7a67 	vsub.f32	s15, s12, s15
 800115a:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800115e:	eddf 6a5b 	vldr	s13, [pc, #364]	; 80012cc <inverter+0x26c>
 8001162:	edd7 7a04 	vldr	s15, [r7, #16]
 8001166:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800116a:	edd7 7a04 	vldr	s15, [r7, #16]
 800116e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001172:	eddf 6a57 	vldr	s13, [pc, #348]	; 80012d0 <inverter+0x270>
 8001176:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800117a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800117e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001182:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001186:	ee17 3a90 	vmov	r3, s15
 800118a:	81bb      	strh	r3, [r7, #12]
	uint16_t T0 = (duty_max-T1-T2)/2;
 800118c:	89fb      	ldrh	r3, [r7, #14]
 800118e:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8001192:	3303      	adds	r3, #3
 8001194:	89ba      	ldrh	r2, [r7, #12]
 8001196:	1a9b      	subs	r3, r3, r2
 8001198:	0fda      	lsrs	r2, r3, #31
 800119a:	4413      	add	r3, r2
 800119c:	105b      	asrs	r3, r3, #1
 800119e:	817b      	strh	r3, [r7, #10]

	if(angle >= 0 && angle < 60){
 80011a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db10      	blt.n	80011ca <inverter+0x16a>
 80011a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ac:	2b3b      	cmp	r3, #59	; 0x3b
 80011ae:	dc0c      	bgt.n	80011ca <inverter+0x16a>
		compare_M1 = T0;
 80011b0:	897b      	ldrh	r3, [r7, #10]
 80011b2:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0+T2;
 80011b4:	897a      	ldrh	r2, [r7, #10]
 80011b6:	89bb      	ldrh	r3, [r7, #12]
 80011b8:	4413      	add	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0+T1+T2;
 80011bc:	897a      	ldrh	r2, [r7, #10]
 80011be:	89fb      	ldrh	r3, [r7, #14]
 80011c0:	441a      	add	r2, r3
 80011c2:	89bb      	ldrh	r3, [r7, #12]
 80011c4:	4413      	add	r3, r2
 80011c6:	617b      	str	r3, [r7, #20]
 80011c8:	e06a      	b.n	80012a0 <inverter+0x240>
		}
	else if(angle >= 60 && angle < 120){
 80011ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ce:	2b3b      	cmp	r3, #59	; 0x3b
 80011d0:	dd10      	ble.n	80011f4 <inverter+0x194>
 80011d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011d6:	2b77      	cmp	r3, #119	; 0x77
 80011d8:	dc0c      	bgt.n	80011f4 <inverter+0x194>
		compare_M1 = T0;
 80011da:	897b      	ldrh	r3, [r7, #10]
 80011dc:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0+T1+T2;
 80011de:	897a      	ldrh	r2, [r7, #10]
 80011e0:	89fb      	ldrh	r3, [r7, #14]
 80011e2:	441a      	add	r2, r3
 80011e4:	89bb      	ldrh	r3, [r7, #12]
 80011e6:	4413      	add	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0+T1;
 80011ea:	897a      	ldrh	r2, [r7, #10]
 80011ec:	89fb      	ldrh	r3, [r7, #14]
 80011ee:	4413      	add	r3, r2
 80011f0:	617b      	str	r3, [r7, #20]
 80011f2:	e055      	b.n	80012a0 <inverter+0x240>
		}
	else if(angle >= 120 && angle < 180){
 80011f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011f8:	2b77      	cmp	r3, #119	; 0x77
 80011fa:	dd10      	ble.n	800121e <inverter+0x1be>
 80011fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001200:	2bb3      	cmp	r3, #179	; 0xb3
 8001202:	dc0c      	bgt.n	800121e <inverter+0x1be>
		compare_M1 = T0+T2;
 8001204:	897a      	ldrh	r2, [r7, #10]
 8001206:	89bb      	ldrh	r3, [r7, #12]
 8001208:	4413      	add	r3, r2
 800120a:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0+T1+T2;
 800120c:	897a      	ldrh	r2, [r7, #10]
 800120e:	89fb      	ldrh	r3, [r7, #14]
 8001210:	441a      	add	r2, r3
 8001212:	89bb      	ldrh	r3, [r7, #12]
 8001214:	4413      	add	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0;
 8001218:	897b      	ldrh	r3, [r7, #10]
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	e040      	b.n	80012a0 <inverter+0x240>
		}
	else if(angle >= 180 && angle < 240){
 800121e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001222:	2bb3      	cmp	r3, #179	; 0xb3
 8001224:	dd10      	ble.n	8001248 <inverter+0x1e8>
 8001226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800122a:	2bef      	cmp	r3, #239	; 0xef
 800122c:	dc0c      	bgt.n	8001248 <inverter+0x1e8>
		compare_M1 = T0+T1+T2;
 800122e:	897a      	ldrh	r2, [r7, #10]
 8001230:	89fb      	ldrh	r3, [r7, #14]
 8001232:	441a      	add	r2, r3
 8001234:	89bb      	ldrh	r3, [r7, #12]
 8001236:	4413      	add	r3, r2
 8001238:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0+T1;
 800123a:	897a      	ldrh	r2, [r7, #10]
 800123c:	89fb      	ldrh	r3, [r7, #14]
 800123e:	4413      	add	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0;
 8001242:	897b      	ldrh	r3, [r7, #10]
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	e02b      	b.n	80012a0 <inverter+0x240>
		}
	else if(angle >= 240 && angle < 300){
 8001248:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800124c:	2bef      	cmp	r3, #239	; 0xef
 800124e:	dd11      	ble.n	8001274 <inverter+0x214>
 8001250:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001254:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001258:	da0c      	bge.n	8001274 <inverter+0x214>
		compare_M1 = T0+T1+T2;
 800125a:	897a      	ldrh	r2, [r7, #10]
 800125c:	89fb      	ldrh	r3, [r7, #14]
 800125e:	441a      	add	r2, r3
 8001260:	89bb      	ldrh	r3, [r7, #12]
 8001262:	4413      	add	r3, r2
 8001264:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0;
 8001266:	897b      	ldrh	r3, [r7, #10]
 8001268:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0+T2;
 800126a:	897a      	ldrh	r2, [r7, #10]
 800126c:	89bb      	ldrh	r3, [r7, #12]
 800126e:	4413      	add	r3, r2
 8001270:	617b      	str	r3, [r7, #20]
 8001272:	e015      	b.n	80012a0 <inverter+0x240>
		}
	else if(angle >= 300 && angle < 360){
 8001274:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001278:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800127c:	db10      	blt.n	80012a0 <inverter+0x240>
 800127e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001282:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8001286:	da0b      	bge.n	80012a0 <inverter+0x240>
		compare_M1 = T0+T1;
 8001288:	897a      	ldrh	r2, [r7, #10]
 800128a:	89fb      	ldrh	r3, [r7, #14]
 800128c:	4413      	add	r3, r2
 800128e:	61fb      	str	r3, [r7, #28]
		compare_M2 = T0;
 8001290:	897b      	ldrh	r3, [r7, #10]
 8001292:	61bb      	str	r3, [r7, #24]
		compare_M3 = T0+T1+T2;
 8001294:	897a      	ldrh	r2, [r7, #10]
 8001296:	89fb      	ldrh	r3, [r7, #14]
 8001298:	441a      	add	r2, r3
 800129a:	89bb      	ldrh	r3, [r7, #12]
 800129c:	4413      	add	r3, r2
 800129e:	617b      	str	r3, [r7, #20]
		}
	//PrintServerPrintf("OK %d %d %d %d\r\n", (uint32_t)(compare_M1), (uint32_t)(compare_M2), (uint32_t)(compare_M3), (int32_t)angle);
	TIM1->CCR1 = compare_M1;
 80012a0:	4a0c      	ldr	r2, [pc, #48]	; (80012d4 <inverter+0x274>)
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	6353      	str	r3, [r2, #52]	; 0x34
	TIM1->CCR2 = compare_M2;
 80012a6:	4a0b      	ldr	r2, [pc, #44]	; (80012d4 <inverter+0x274>)
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	6393      	str	r3, [r2, #56]	; 0x38
	TIM1->CCR3 = compare_M3;
 80012ac:	4a09      	ldr	r2, [pc, #36]	; (80012d4 <inverter+0x274>)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80012b2:	bf00      	nop
 80012b4:	3724      	adds	r7, #36	; 0x24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	b60b60b7 	.word	0xb60b60b7
 80012c4:	88888889 	.word	0x88888889
 80012c8:	42700000 	.word	0x42700000
 80012cc:	43340000 	.word	0x43340000
 80012d0:	471e3400 	.word	0x471e3400
 80012d4:	40012c00 	.word	0x40012c00

080012d8 <shutoff>:
void shutoff(void){
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
	TIM1->CCR1 = 0;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <shutoff+0x20>)
 80012de:	2200      	movs	r2, #0
 80012e0:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <shutoff+0x20>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 80012e8:	4b03      	ldr	r3, [pc, #12]	; (80012f8 <shutoff+0x20>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	40012c00 	.word	0x40012c00

080012fc <shutdown>:
void shutdown(void){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1); //error
 8001300:	2100      	movs	r1, #0
 8001302:	480e      	ldr	r0, [pc, #56]	; (800133c <shutdown+0x40>)
 8001304:	f007 fe9a 	bl	800903c <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1); //error
 8001308:	2100      	movs	r1, #0
 800130a:	480c      	ldr	r0, [pc, #48]	; (800133c <shutdown+0x40>)
 800130c:	f008 ffe8 	bl	800a2e0 <HAL_TIMEx_PWMN_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2); //error
 8001310:	2104      	movs	r1, #4
 8001312:	480a      	ldr	r0, [pc, #40]	; (800133c <shutdown+0x40>)
 8001314:	f007 fe92 	bl	800903c <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2); //error
 8001318:	2104      	movs	r1, #4
 800131a:	4808      	ldr	r0, [pc, #32]	; (800133c <shutdown+0x40>)
 800131c:	f008 ffe0 	bl	800a2e0 <HAL_TIMEx_PWMN_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3); //error
 8001320:	2108      	movs	r1, #8
 8001322:	4806      	ldr	r0, [pc, #24]	; (800133c <shutdown+0x40>)
 8001324:	f007 fe8a 	bl	800903c <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3); //error
 8001328:	2108      	movs	r1, #8
 800132a:	4804      	ldr	r0, [pc, #16]	; (800133c <shutdown+0x40>)
 800132c:	f008 ffd8 	bl	800a2e0 <HAL_TIMEx_PWMN_Stop>

	HAL_TIM_Base_Stop(&htim1);
 8001330:	4802      	ldr	r0, [pc, #8]	; (800133c <shutdown+0x40>)
 8001332:	f007 fc8f 	bl	8008c54 <HAL_TIM_Base_Stop>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000a38 	.word	0x20000a38

08001340 <Compute>:
#include "PID.h"

#include <stdio.h>

void Compute(PID_instance *val)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	if(!val->inAuto) return;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 80a2 	beq.w	8001498 <Compute+0x158>
	/*Compute all the working error variables*/
	float error = val->Setpoint - val->Input;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	ed93 7a02 	vldr	s14, [r3, #8]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	edd3 7a00 	vldr	s15, [r3]
 8001360:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001364:	edc7 7a03 	vstr	s15, [r7, #12]
	float dInput = (val->Input - val->lastInput);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	ed93 7a00 	vldr	s14, [r3]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	edd3 7a04 	vldr	s15, [r3, #16]
 8001374:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001378:	edc7 7a02 	vstr	s15, [r7, #8]
	val->outputSum+= (val->ki * error);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edd3 6a06 	vldr	s13, [r3, #24]
 8001388:	edd7 7a03 	vldr	s15, [r7, #12]
 800138c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	edc3 7a03 	vstr	s15, [r3, #12]

	/*Add Proportional on Measurement, if P_ON_M is specified*/
	if(val->pOnM) val->outputSum-= val->pOnMKp * dInput;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d00e      	beq.n	80013c2 <Compute+0x82>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	ed93 7a03 	vldr	s14, [r3, #12]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80013b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80013b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	edc3 7a03 	vstr	s15, [r3, #12]

	if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	ed93 7a03 	vldr	s14, [r3, #12]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80013ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d6:	dd04      	ble.n	80013e2 <Compute+0xa2>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	e00e      	b.n	8001400 <Compute+0xc0>
	else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	ed93 7a03 	vldr	s14, [r3, #12]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	edd3 7a08 	vldr	s15, [r3, #32]
 80013ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f6:	d503      	bpl.n	8001400 <Compute+0xc0>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a1a      	ldr	r2, [r3, #32]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	60da      	str	r2, [r3, #12]

	/*Add Proportional on Error, if P_ON_E is specified*/
	if(val->pOnE) val->Output = val->pOnEKp * error;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001406:	2b00      	cmp	r3, #0
 8001408:	d00a      	beq.n	8001420 <Compute+0xe0>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001410:	edd7 7a03 	vldr	s15, [r7, #12]
 8001414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	edc3 7a01 	vstr	s15, [r3, #4]
 800141e:	e003      	b.n	8001428 <Compute+0xe8>
	else val->Output = 0;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	605a      	str	r2, [r3, #4]

	/*Compute Rest of PID Output*/
	val->Output += val->outputSum - val->kd * dInput;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	ed93 7a01 	vldr	s14, [r3, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	edd3 6a03 	vldr	s13, [r3, #12]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	ed93 6a07 	vldr	s12, [r3, #28]
 800143a:	edd7 7a02 	vldr	s15, [r7, #8]
 800143e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001442:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001446:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	edc3 7a01 	vstr	s15, [r3, #4]

	if(val->Output > val->outMax) val->Output = val->outMax;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	ed93 7a01 	vldr	s14, [r3, #4]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800145c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001464:	dd04      	ble.n	8001470 <Compute+0x130>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	e00e      	b.n	800148e <Compute+0x14e>
	else if(val->Output < val->outMin) val->Output = val->outMin;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	ed93 7a01 	vldr	s14, [r3, #4]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	edd3 7a08 	vldr	s15, [r3, #32]
 800147c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001484:	d503      	bpl.n	800148e <Compute+0x14e>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6a1a      	ldr	r2, [r3, #32]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	605a      	str	r2, [r3, #4]

	/*Remember some variables for next time*/
	val->lastInput = val->Input;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	611a      	str	r2, [r3, #16]
 8001496:	e000      	b.n	800149a <Compute+0x15a>
	if(!val->inAuto) return;
 8001498:	bf00      	nop
}
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <SetTunings>:

void SetTunings(PID_instance *val, float Kp, float Ki, float Kd, float pOn)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b089      	sub	sp, #36	; 0x24
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6178      	str	r0, [r7, #20]
 80014ac:	ed87 0a04 	vstr	s0, [r7, #16]
 80014b0:	edc7 0a03 	vstr	s1, [r7, #12]
 80014b4:	ed87 1a02 	vstr	s2, [r7, #8]
 80014b8:	edc7 1a01 	vstr	s3, [r7, #4]
   if (Kp<0 || Ki<0|| Kd<0 || pOn<0 || pOn>1) return;
 80014bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80014c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c8:	f100 809b 	bmi.w	8001602 <SetTunings+0x15e>
 80014cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80014d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	f100 8093 	bmi.w	8001602 <SetTunings+0x15e>
 80014dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80014e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e8:	f100 808b 	bmi.w	8001602 <SetTunings+0x15e>
 80014ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80014f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f8:	f100 8083 	bmi.w	8001602 <SetTunings+0x15e>
 80014fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001500:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001504:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150c:	dc79      	bgt.n	8001602 <SetTunings+0x15e>

   val->pOnE = pOn>0; //some p on error is desired;
 800150e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001512:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800151a:	bfcc      	ite	gt
 800151c:	2301      	movgt	r3, #1
 800151e:	2300      	movle	r3, #0
 8001520:	b2db      	uxtb	r3, r3
 8001522:	461a      	mov	r2, r3
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
   val->pOnM = pOn<1; //some p on measurement is desired;
 800152a:	edd7 7a01 	vldr	s15, [r7, #4]
 800152e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	bf4c      	ite	mi
 800153c:	2301      	movmi	r3, #1
 800153e:	2300      	movpl	r3, #0
 8001540:	b2db      	uxtb	r3, r3
 8001542:	461a      	mov	r2, r3
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

   float SampleTimeInSec = ((float)val->SampleTime)/1000000;
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800154e:	ee07 3a90 	vmov	s15, r3
 8001552:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001556:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001610 <SetTunings+0x16c>
 800155a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800155e:	edc7 7a07 	vstr	s15, [r7, #28]
   val->kp = Kp;
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	615a      	str	r2, [r3, #20]
   val->ki = Ki * SampleTimeInSec;
 8001568:	ed97 7a03 	vldr	s14, [r7, #12]
 800156c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001570:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	edc3 7a06 	vstr	s15, [r3, #24]
   val->kd = Kd / SampleTimeInSec;
 800157a:	edd7 6a02 	vldr	s13, [r7, #8]
 800157e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001582:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	edc3 7a07 	vstr	s15, [r3, #28]

  if(val->controllerDirection ==REVERSE)
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001590:	2b01      	cmp	r3, #1
 8001592:	d11d      	bne.n	80015d0 <SetTunings+0x12c>
   {
	  val->kp = (0 - val->kp);
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	edd3 7a05 	vldr	s15, [r3, #20]
 800159a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001614 <SetTunings+0x170>
 800159e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	edc3 7a05 	vstr	s15, [r3, #20]
	  val->ki = (0 - val->ki);
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	edd3 7a06 	vldr	s15, [r3, #24]
 80015ae:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001614 <SetTunings+0x170>
 80015b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	edc3 7a06 	vstr	s15, [r3, #24]
	  val->kd = (0 - val->kd);
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	edd3 7a07 	vldr	s15, [r3, #28]
 80015c2:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001614 <SetTunings+0x170>
 80015c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	edc3 7a07 	vstr	s15, [r3, #28]
   }

  val->pOnEKp = pOn * val->kp;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	ed93 7a05 	vldr	s14, [r3, #20]
 80015d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80015da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  val->pOnMKp = (1 - pOn) * val->kp;
 80015e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80015ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	edd3 7a05 	vldr	s15, [r3, #20]
 80015f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8001600:	e000      	b.n	8001604 <SetTunings+0x160>
   if (Kp<0 || Ki<0|| Kd<0 || pOn<0 || pOn>1) return;
 8001602:	bf00      	nop
}
 8001604:	3724      	adds	r7, #36	; 0x24
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	49742400 	.word	0x49742400
 8001614:	00000000 	.word	0x00000000

08001618 <SetSampleTime>:

void SetSampleTime(PID_instance *val, int NewSampleTime)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
   if (NewSampleTime > 0)
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	dd25      	ble.n	8001674 <SetSampleTime+0x5c>
   {
      float ratio  = (float)NewSampleTime
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	ee07 3a90 	vmov	s15, r3
 800162e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
                      / (float)val->SampleTime;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001636:	ee07 3a90 	vmov	s15, r3
 800163a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
      float ratio  = (float)NewSampleTime
 800163e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001642:	edc7 7a03 	vstr	s15, [r7, #12]
      val->ki *= ratio;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	ed93 7a06 	vldr	s14, [r3, #24]
 800164c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	edc3 7a06 	vstr	s15, [r3, #24]
      val->kd /= ratio;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	edd3 6a07 	vldr	s13, [r3, #28]
 8001660:	ed97 7a03 	vldr	s14, [r7, #12]
 8001664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	edc3 7a07 	vstr	s15, [r3, #28]
      val->SampleTime = (unsigned long)NewSampleTime;
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	629a      	str	r2, [r3, #40]	; 0x28
   }
}
 8001674:	bf00      	nop
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <SetOutputLimits>:

void SetOutputLimits(PID_instance *val, float Min, float Max)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	ed87 0a02 	vstr	s0, [r7, #8]
 800168c:	edc7 0a01 	vstr	s1, [r7, #4]
   if(Min > Max) return;
 8001690:	ed97 7a02 	vldr	s14, [r7, #8]
 8001694:	edd7 7a01 	vldr	s15, [r7, #4]
 8001698:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800169c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a0:	dc44      	bgt.n	800172c <SetOutputLimits+0xac>
   val->outMin = Min;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	621a      	str	r2, [r3, #32]
   val->outMax = Max;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	625a      	str	r2, [r3, #36]	; 0x24

   if(val->Output > val->outMax) val->Output = val->outMax;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	ed93 7a01 	vldr	s14, [r3, #4]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80016ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c2:	dd04      	ble.n	80016ce <SetOutputLimits+0x4e>
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	e00e      	b.n	80016ec <SetOutputLimits+0x6c>
   else if(val->Output < val->outMin) val->Output = val->outMin;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	ed93 7a01 	vldr	s14, [r3, #4]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	edd3 7a08 	vldr	s15, [r3, #32]
 80016da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e2:	d503      	bpl.n	80016ec <SetOutputLimits+0x6c>
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6a1a      	ldr	r2, [r3, #32]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	605a      	str	r2, [r3, #4]

   if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	ed93 7a03 	vldr	s14, [r3, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80016f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001700:	dd04      	ble.n	800170c <SetOutputLimits+0x8c>
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	e010      	b.n	800172e <SetOutputLimits+0xae>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	edd3 7a08 	vldr	s15, [r3, #32]
 8001718:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001720:	d505      	bpl.n	800172e <SetOutputLimits+0xae>
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	6a1a      	ldr	r2, [r3, #32]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	60da      	str	r2, [r3, #12]
 800172a:	e000      	b.n	800172e <SetOutputLimits+0xae>
   if(Min > Max) return;
 800172c:	bf00      	nop
}
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <SetMode>:

void SetMode(PID_instance *val, int Mode)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
    uint8_t newAuto = (Mode == AUTOMATIC);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	2b01      	cmp	r3, #1
 8001746:	bf0c      	ite	eq
 8001748:	2301      	moveq	r3, #1
 800174a:	2300      	movne	r3, #0
 800174c:	b2db      	uxtb	r3, r3
 800174e:	73fb      	strb	r3, [r7, #15]
    if(newAuto == !val->inAuto)
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8001758:	2a00      	cmp	r2, #0
 800175a:	bf0c      	ite	eq
 800175c:	2201      	moveq	r2, #1
 800175e:	2200      	movne	r2, #0
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	4293      	cmp	r3, r2
 8001764:	d102      	bne.n	800176c <SetMode+0x34>
    {  /*we just went from manual to auto*/
        Initialize(val);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 f808 	bl	800177c <Initialize>
    }
    val->inAuto = newAuto;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	7bfa      	ldrb	r2, [r7, #15]
 8001770:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <Initialize>:

void Initialize(PID_instance *val)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	val->lastInput = val->Input;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	611a      	str	r2, [r3, #16]
	val->outputSum = val->Output;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685a      	ldr	r2, [r3, #4]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	60da      	str	r2, [r3, #12]
   if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	ed93 7a03 	vldr	s14, [r3, #12]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80017a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a8:	dd04      	ble.n	80017b4 <Initialize+0x38>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	60da      	str	r2, [r3, #12]
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
}
 80017b2:	e00f      	b.n	80017d4 <Initialize+0x58>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	ed93 7a03 	vldr	s14, [r3, #12]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	edd3 7a08 	vldr	s15, [r3, #32]
 80017c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	d400      	bmi.n	80017cc <Initialize+0x50>
}
 80017ca:	e003      	b.n	80017d4 <Initialize+0x58>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a1a      	ldr	r2, [r3, #32]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	60da      	str	r2, [r3, #12]
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <SetControllerDirection>:

void SetControllerDirection(PID_instance *val, int Direction)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
	val->controllerDirection = Direction;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	631a      	str	r2, [r3, #48]	; 0x30
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <PrintServerPrintf>:
/* For convenience, define a pointer to UART handle */
UART_HandleTypeDef *uart_handle_p = &huart1;

volatile uint8_t buff[PRINT_BUFFER_SIZE];
void PrintServerPrintf(const char *fmt, ...)
{
 80017fc:	b40f      	push	{r0, r1, r2, r3}
 80017fe:	b590      	push	{r4, r7, lr}
 8001800:	b083      	sub	sp, #12
 8001802:	af00      	add	r7, sp, #0
/* local variable to store the final text string to be sent to UART */

/* va_list is a type to hold information about variable arguments */
va_list args;
/* va_start must be called before accessing variable argument list */
va_start(args, fmt);
 8001804:	f107 031c 	add.w	r3, r7, #28
 8001808:	607b      	str	r3, [r7, #4]
*
* The vsnprintf() function converts each entry in the argument list
* according to the corresponding format specifier in format. The format has
* the same form and function as the format string for the printf()
* function. */
vsnprintf((char *)buff, PRINT_BUFFER_SIZE, fmt, args);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001812:	480b      	ldr	r0, [pc, #44]	; (8001840 <PrintServerPrintf+0x44>)
 8001814:	f00a fac6 	bl	800bda4 <vsniprintf>
/* va_end should be executed before the function returns whenever
* va_start has been previously used in that function */
va_end(args);
HAL_UART_Transmit_DMA(uart_handle_p, (uint8_t *)buff, strlen((char *)buff));
 8001818:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <PrintServerPrintf+0x48>)
 800181a:	681c      	ldr	r4, [r3, #0]
 800181c:	4808      	ldr	r0, [pc, #32]	; (8001840 <PrintServerPrintf+0x44>)
 800181e:	f7fe fcff 	bl	8000220 <strlen>
 8001822:	4603      	mov	r3, r0
 8001824:	b29b      	uxth	r3, r3
 8001826:	461a      	mov	r2, r3
 8001828:	4905      	ldr	r1, [pc, #20]	; (8001840 <PrintServerPrintf+0x44>)
 800182a:	4620      	mov	r0, r4
 800182c:	f008 ff94 	bl	800a758 <HAL_UART_Transmit_DMA>
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800183a:	b004      	add	sp, #16
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	200002dc 	.word	0x200002dc
 8001844:	200000ec 	.word	0x200000ec

08001848 <ADC_CAL_init>:
VT_Callback VT_IRQ_callback;
Voltage_Temp VT_data;

#define Vref 3000

int32_t ADC_CAL_init(ADC_HandleTypeDef *hadc){
 8001848:	b580      	push	{r7, lr}
 800184a:	b094      	sub	sp, #80	; 0x50
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef HAL_status;
	ADC_HandleTypeDef *adc_handle_CAL;

	//check if pointer is NULL
	if(hadc == NULL)return -1; //null pointer error
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d102      	bne.n	800185c <ADC_CAL_init+0x14>
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
 800185a:	e1cd      	b.n	8001bf8 <ADC_CAL_init+0x3b0>

	//copy pointer
	adc_handle_CAL = hadc;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	64bb      	str	r3, [r7, #72]	; 0x48

	//do a calibration
	HAL_status = HAL_ADCEx_Calibration_Start(adc_handle_CAL, ADC_SINGLE_ENDED);
 8001860:	217f      	movs	r1, #127	; 0x7f
 8001862:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001864:	f003 ffc8 	bl	80057f8 <HAL_ADCEx_Calibration_Start>
 8001868:	4603      	mov	r3, r0
 800186a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (HAL_status != HAL_OK)return -2; //ADC calibration failed
 800186e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001872:	2b00      	cmp	r3, #0
 8001874:	d002      	beq.n	800187c <ADC_CAL_init+0x34>
 8001876:	f06f 0301 	mvn.w	r3, #1
 800187a:	e1bd      	b.n	8001bf8 <ADC_CAL_init+0x3b0>

	//start ADC
	uint16_t calibrating = number_of_calibration_points;
 800187c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001880:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	volatile uint32_t Voltage_offset_temp[3] = {0};
 8001884:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001890:	f107 0308 	add.w	r3, r7, #8
 8001894:	2220      	movs	r2, #32
 8001896:	2100      	movs	r1, #0
 8001898:	4618      	mov	r0, r3
 800189a:	f00a fa91 	bl	800bdc0 <memset>
	while(calibrating){
 800189e:	e19c      	b.n	8001bda <ADC_CAL_init+0x392>
		sConfig.Channel = ADC_CHANNEL_0;
 80018a0:	2301      	movs	r3, #1
 80018a2:	60bb      	str	r3, [r7, #8]
		HAL_status = HAL_ADC_ConfigChannel(adc_handle_CAL, &sConfig); // required for code to sample both channels, why?
 80018a4:	f107 0308 	add.w	r3, r7, #8
 80018a8:	4619      	mov	r1, r3
 80018aa:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80018ac:	f003 f950 	bl	8004b50 <HAL_ADC_ConfigChannel>
 80018b0:	4603      	mov	r3, r0
 80018b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 80018b6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <ADC_CAL_init+0x7c>
 80018be:	f06f 0302 	mvn.w	r3, #2
 80018c2:	e199      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		HAL_status = HAL_ADC_Start(adc_handle_CAL);
 80018c4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80018c6:	f002 fc8b 	bl	80041e0 <HAL_ADC_Start>
 80018ca:	4603      	mov	r3, r0
 80018cc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 80018d0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d002      	beq.n	80018de <ADC_CAL_init+0x96>
 80018d8:	f06f 0302 	mvn.w	r3, #2
 80018dc:	e18c      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		//whait until the ADC has gotten the value
		HAL_status = HAL_ADC_PollForConversion(adc_handle_CAL, 1000);
 80018de:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80018e2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80018e4:	f002 fd6c 	bl	80043c0 <HAL_ADC_PollForConversion>
 80018e8:	4603      	mov	r3, r0
 80018ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status == HAL_TIMEOUT)return -4; //ADC timeout
 80018ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d102      	bne.n	80018fc <ADC_CAL_init+0xb4>
 80018f6:	f06f 0303 	mvn.w	r3, #3
 80018fa:	e17d      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		if (HAL_status != HAL_OK)return -5; //ADC failed
 80018fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001900:	2b00      	cmp	r3, #0
 8001902:	d002      	beq.n	800190a <ADC_CAL_init+0xc2>
 8001904:	f06f 0304 	mvn.w	r3, #4
 8001908:	e176      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		uint32_t M3_raw = HAL_ADC_GetValue(adc_handle_CAL);
 800190a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800190c:	f002 fee4 	bl	80046d8 <HAL_ADC_GetValue>
 8001910:	6438      	str	r0, [r7, #64]	; 0x40
		HAL_status = HAL_ADC_Stop(adc_handle_CAL);
 8001912:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001914:	f002 fd20 	bl	8004358 <HAL_ADC_Stop>
 8001918:	4603      	mov	r3, r0
 800191a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -6; //ADC start failed
 800191e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001922:	2b00      	cmp	r3, #0
 8001924:	d002      	beq.n	800192c <ADC_CAL_init+0xe4>
 8001926:	f06f 0305 	mvn.w	r3, #5
 800192a:	e165      	b.n	8001bf8 <ADC_CAL_init+0x3b0>

		sConfig.Channel = ADC_CHANNEL_1;
 800192c:	4bb4      	ldr	r3, [pc, #720]	; (8001c00 <ADC_CAL_init+0x3b8>)
 800192e:	60bb      	str	r3, [r7, #8]
		HAL_status = HAL_ADC_ConfigChannel(adc_handle_CAL, &sConfig); // required for code to sample both channels, why?
 8001930:	f107 0308 	add.w	r3, r7, #8
 8001934:	4619      	mov	r1, r3
 8001936:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001938:	f003 f90a 	bl	8004b50 <HAL_ADC_ConfigChannel>
 800193c:	4603      	mov	r3, r0
 800193e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001942:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001946:	2b00      	cmp	r3, #0
 8001948:	d002      	beq.n	8001950 <ADC_CAL_init+0x108>
 800194a:	f06f 0302 	mvn.w	r3, #2
 800194e:	e153      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		HAL_status = HAL_ADC_Start(adc_handle_CAL);
 8001950:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001952:	f002 fc45 	bl	80041e0 <HAL_ADC_Start>
 8001956:	4603      	mov	r3, r0
 8001958:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 800195c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001960:	2b00      	cmp	r3, #0
 8001962:	d002      	beq.n	800196a <ADC_CAL_init+0x122>
 8001964:	f06f 0302 	mvn.w	r3, #2
 8001968:	e146      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		//whait until the ADC has gotten the value
		HAL_status = HAL_ADC_PollForConversion(adc_handle_CAL, 1000);
 800196a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800196e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001970:	f002 fd26 	bl	80043c0 <HAL_ADC_PollForConversion>
 8001974:	4603      	mov	r3, r0
 8001976:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status == HAL_TIMEOUT)return -4; //ADC timeout
 800197a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800197e:	2b03      	cmp	r3, #3
 8001980:	d102      	bne.n	8001988 <ADC_CAL_init+0x140>
 8001982:	f06f 0303 	mvn.w	r3, #3
 8001986:	e137      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		if (HAL_status != HAL_OK)return -5; //ADC failed
 8001988:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800198c:	2b00      	cmp	r3, #0
 800198e:	d002      	beq.n	8001996 <ADC_CAL_init+0x14e>
 8001990:	f06f 0304 	mvn.w	r3, #4
 8001994:	e130      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		uint32_t M2_raw = HAL_ADC_GetValue(adc_handle_CAL);
 8001996:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001998:	f002 fe9e 	bl	80046d8 <HAL_ADC_GetValue>
 800199c:	63f8      	str	r0, [r7, #60]	; 0x3c
		HAL_status = HAL_ADC_Stop(adc_handle_CAL);
 800199e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80019a0:	f002 fcda 	bl	8004358 <HAL_ADC_Stop>
 80019a4:	4603      	mov	r3, r0
 80019a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -6; //ADC start failed
 80019aa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <ADC_CAL_init+0x170>
 80019b2:	f06f 0305 	mvn.w	r3, #5
 80019b6:	e11f      	b.n	8001bf8 <ADC_CAL_init+0x3b0>

		sConfig.Channel = ADC_CHANNEL_2;
 80019b8:	4b92      	ldr	r3, [pc, #584]	; (8001c04 <ADC_CAL_init+0x3bc>)
 80019ba:	60bb      	str	r3, [r7, #8]
		HAL_status = HAL_ADC_ConfigChannel(adc_handle_CAL, &sConfig); // required for code to sample both channels, why?
 80019bc:	f107 0308 	add.w	r3, r7, #8
 80019c0:	4619      	mov	r1, r3
 80019c2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80019c4:	f003 f8c4 	bl	8004b50 <HAL_ADC_ConfigChannel>
 80019c8:	4603      	mov	r3, r0
 80019ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 80019ce:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d002      	beq.n	80019dc <ADC_CAL_init+0x194>
 80019d6:	f06f 0302 	mvn.w	r3, #2
 80019da:	e10d      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		HAL_status = HAL_ADC_Start(adc_handle_CAL);
 80019dc:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80019de:	f002 fbff 	bl	80041e0 <HAL_ADC_Start>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 80019e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d002      	beq.n	80019f6 <ADC_CAL_init+0x1ae>
 80019f0:	f06f 0302 	mvn.w	r3, #2
 80019f4:	e100      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		//whait until the ADC has gotten the value
		HAL_status = HAL_ADC_PollForConversion(adc_handle_CAL, 1000);
 80019f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80019fa:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80019fc:	f002 fce0 	bl	80043c0 <HAL_ADC_PollForConversion>
 8001a00:	4603      	mov	r3, r0
 8001a02:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status == HAL_TIMEOUT)return -4; //ADC timeout
 8001a06:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a0a:	2b03      	cmp	r3, #3
 8001a0c:	d102      	bne.n	8001a14 <ADC_CAL_init+0x1cc>
 8001a0e:	f06f 0303 	mvn.w	r3, #3
 8001a12:	e0f1      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		if (HAL_status != HAL_OK)return -5; //ADC failed
 8001a14:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d002      	beq.n	8001a22 <ADC_CAL_init+0x1da>
 8001a1c:	f06f 0304 	mvn.w	r3, #4
 8001a20:	e0ea      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		uint32_t M1_raw = HAL_ADC_GetValue(adc_handle_CAL);
 8001a22:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001a24:	f002 fe58 	bl	80046d8 <HAL_ADC_GetValue>
 8001a28:	63b8      	str	r0, [r7, #56]	; 0x38
		HAL_status = HAL_ADC_Stop(adc_handle_CAL);
 8001a2a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001a2c:	f002 fc94 	bl	8004358 <HAL_ADC_Stop>
 8001a30:	4603      	mov	r3, r0
 8001a32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -6; //ADC start failed
 8001a36:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <ADC_CAL_init+0x1fc>
 8001a3e:	f06f 0305 	mvn.w	r3, #5
 8001a42:	e0d9      	b.n	8001bf8 <ADC_CAL_init+0x3b0>

		sConfig.Channel = ADC_CHANNEL_3;
 8001a44:	4b70      	ldr	r3, [pc, #448]	; (8001c08 <ADC_CAL_init+0x3c0>)
 8001a46:	60bb      	str	r3, [r7, #8]
		HAL_status = HAL_ADC_ConfigChannel(adc_handle_CAL, &sConfig); // required for code to sample both channels, why?
 8001a48:	f107 0308 	add.w	r3, r7, #8
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001a50:	f003 f87e 	bl	8004b50 <HAL_ADC_ConfigChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001a5a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d002      	beq.n	8001a68 <ADC_CAL_init+0x220>
 8001a62:	f06f 0302 	mvn.w	r3, #2
 8001a66:	e0c7      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		HAL_status = HAL_ADC_Start(adc_handle_CAL);
 8001a68:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001a6a:	f002 fbb9 	bl	80041e0 <HAL_ADC_Start>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -3; //ADC start failed
 8001a74:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d002      	beq.n	8001a82 <ADC_CAL_init+0x23a>
 8001a7c:	f06f 0302 	mvn.w	r3, #2
 8001a80:	e0ba      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		//whait until the ADC has gotten the value
		HAL_status = HAL_ADC_PollForConversion(adc_handle_CAL, 1000);
 8001a82:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a86:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001a88:	f002 fc9a 	bl	80043c0 <HAL_ADC_PollForConversion>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status == HAL_TIMEOUT)return -4; //ADC timeout
 8001a92:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a96:	2b03      	cmp	r3, #3
 8001a98:	d102      	bne.n	8001aa0 <ADC_CAL_init+0x258>
 8001a9a:	f06f 0303 	mvn.w	r3, #3
 8001a9e:	e0ab      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		if (HAL_status != HAL_OK)return -5; //ADC failed
 8001aa0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d002      	beq.n	8001aae <ADC_CAL_init+0x266>
 8001aa8:	f06f 0304 	mvn.w	r3, #4
 8001aac:	e0a4      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		uint32_t vdda_raw = HAL_ADC_GetValue(adc_handle_CAL);
 8001aae:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001ab0:	f002 fe12 	bl	80046d8 <HAL_ADC_GetValue>
 8001ab4:	6378      	str	r0, [r7, #52]	; 0x34
		HAL_status = HAL_ADC_Stop(adc_handle_CAL);
 8001ab6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001ab8:	f002 fc4e 	bl	8004358 <HAL_ADC_Stop>
 8001abc:	4603      	mov	r3, r0
 8001abe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (HAL_status != HAL_OK)return -6; //ADC start failed
 8001ac2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d002      	beq.n	8001ad0 <ADC_CAL_init+0x288>
 8001aca:	f06f 0305 	mvn.w	r3, #5
 8001ace:	e093      	b.n	8001bf8 <ADC_CAL_init+0x3b0>
		//get current samples;
		VDDA = (int16_t)3000*(*vrefint)/(vdda_raw/number_of_oversample);
 8001ad0:	4b4e      	ldr	r3, [pc, #312]	; (8001c0c <ADC_CAL_init+0x3c4>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	881b      	ldrh	r3, [r3, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001adc:	fb02 f303 	mul.w	r3, r2, r3
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ae4:	091b      	lsrs	r3, r3, #4
 8001ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aea:	b21a      	sxth	r2, r3
 8001aec:	4b48      	ldr	r3, [pc, #288]	; (8001c10 <ADC_CAL_init+0x3c8>)
 8001aee:	801a      	strh	r2, [r3, #0]
		Voltage_offset_temp[0] += (int32_t)((M1_raw/number_of_oversample*VDDA)/4095)*153/100; //*153/100
 8001af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001af2:	091b      	lsrs	r3, r3, #4
 8001af4:	4a46      	ldr	r2, [pc, #280]	; (8001c10 <ADC_CAL_init+0x3c8>)
 8001af6:	8812      	ldrh	r2, [r2, #0]
 8001af8:	b212      	sxth	r2, r2
 8001afa:	fb03 f202 	mul.w	r2, r3, r2
 8001afe:	4b45      	ldr	r3, [pc, #276]	; (8001c14 <ADC_CAL_init+0x3cc>)
 8001b00:	fba3 1302 	umull	r1, r3, r3, r2
 8001b04:	1ad2      	subs	r2, r2, r3
 8001b06:	0852      	lsrs	r2, r2, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	0adb      	lsrs	r3, r3, #11
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4613      	mov	r3, r2
 8001b10:	00db      	lsls	r3, r3, #3
 8001b12:	4413      	add	r3, r2
 8001b14:	011a      	lsls	r2, r3, #4
 8001b16:	4413      	add	r3, r2
 8001b18:	4a3f      	ldr	r2, [pc, #252]	; (8001c18 <ADC_CAL_init+0x3d0>)
 8001b1a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b1e:	1152      	asrs	r2, r2, #5
 8001b20:	17db      	asrs	r3, r3, #31
 8001b22:	1ad2      	subs	r2, r2, r3
 8001b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b26:	4413      	add	r3, r2
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
		Voltage_offset_temp[1] += (int32_t)((M2_raw/number_of_oversample*VDDA)/4095)*153/100;
 8001b2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b2c:	091b      	lsrs	r3, r3, #4
 8001b2e:	4a38      	ldr	r2, [pc, #224]	; (8001c10 <ADC_CAL_init+0x3c8>)
 8001b30:	8812      	ldrh	r2, [r2, #0]
 8001b32:	b212      	sxth	r2, r2
 8001b34:	fb03 f202 	mul.w	r2, r3, r2
 8001b38:	4b36      	ldr	r3, [pc, #216]	; (8001c14 <ADC_CAL_init+0x3cc>)
 8001b3a:	fba3 1302 	umull	r1, r3, r3, r2
 8001b3e:	1ad2      	subs	r2, r2, r3
 8001b40:	0852      	lsrs	r2, r2, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	0adb      	lsrs	r3, r3, #11
 8001b46:	461a      	mov	r2, r3
 8001b48:	4613      	mov	r3, r2
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	4413      	add	r3, r2
 8001b4e:	011a      	lsls	r2, r3, #4
 8001b50:	4413      	add	r3, r2
 8001b52:	4a31      	ldr	r2, [pc, #196]	; (8001c18 <ADC_CAL_init+0x3d0>)
 8001b54:	fb82 1203 	smull	r1, r2, r2, r3
 8001b58:	1152      	asrs	r2, r2, #5
 8001b5a:	17db      	asrs	r3, r3, #31
 8001b5c:	1ad2      	subs	r2, r2, r3
 8001b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b60:	4413      	add	r3, r2
 8001b62:	62fb      	str	r3, [r7, #44]	; 0x2c
		Voltage_offset_temp[2] += (int32_t)((M3_raw/number_of_oversample*VDDA)/4095)*153/100;
 8001b64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b66:	091b      	lsrs	r3, r3, #4
 8001b68:	4a29      	ldr	r2, [pc, #164]	; (8001c10 <ADC_CAL_init+0x3c8>)
 8001b6a:	8812      	ldrh	r2, [r2, #0]
 8001b6c:	b212      	sxth	r2, r2
 8001b6e:	fb03 f202 	mul.w	r2, r3, r2
 8001b72:	4b28      	ldr	r3, [pc, #160]	; (8001c14 <ADC_CAL_init+0x3cc>)
 8001b74:	fba3 1302 	umull	r1, r3, r3, r2
 8001b78:	1ad2      	subs	r2, r2, r3
 8001b7a:	0852      	lsrs	r2, r2, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	0adb      	lsrs	r3, r3, #11
 8001b80:	461a      	mov	r2, r3
 8001b82:	4613      	mov	r3, r2
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4413      	add	r3, r2
 8001b88:	011a      	lsls	r2, r3, #4
 8001b8a:	4413      	add	r3, r2
 8001b8c:	4a22      	ldr	r2, [pc, #136]	; (8001c18 <ADC_CAL_init+0x3d0>)
 8001b8e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b92:	1152      	asrs	r2, r2, #5
 8001b94:	17db      	asrs	r3, r3, #31
 8001b96:	1ad2      	subs	r2, r2, r3
 8001b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b9a:	4413      	add	r3, r2
 8001b9c:	633b      	str	r3, [r7, #48]	; 0x30
		calibrating--;
 8001b9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

		if(!calibrating){
 8001ba8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d114      	bne.n	8001bda <ADC_CAL_init+0x392>
			Voltage_offset[0] = Voltage_offset_temp[0]/number_of_calibration_points;
 8001bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb2:	4a1a      	ldr	r2, [pc, #104]	; (8001c1c <ADC_CAL_init+0x3d4>)
 8001bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb8:	099b      	lsrs	r3, r3, #6
 8001bba:	4a19      	ldr	r2, [pc, #100]	; (8001c20 <ADC_CAL_init+0x3d8>)
 8001bbc:	6013      	str	r3, [r2, #0]
			Voltage_offset[1] = Voltage_offset_temp[1]/number_of_calibration_points;
 8001bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc0:	4a16      	ldr	r2, [pc, #88]	; (8001c1c <ADC_CAL_init+0x3d4>)
 8001bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc6:	099b      	lsrs	r3, r3, #6
 8001bc8:	4a15      	ldr	r2, [pc, #84]	; (8001c20 <ADC_CAL_init+0x3d8>)
 8001bca:	6053      	str	r3, [r2, #4]
			Voltage_offset[2] = Voltage_offset_temp[2]/number_of_calibration_points;
 8001bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bce:	4a13      	ldr	r2, [pc, #76]	; (8001c1c <ADC_CAL_init+0x3d4>)
 8001bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd4:	099b      	lsrs	r3, r3, #6
 8001bd6:	4a12      	ldr	r2, [pc, #72]	; (8001c20 <ADC_CAL_init+0x3d8>)
 8001bd8:	6093      	str	r3, [r2, #8]
	while(calibrating){
 8001bda:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f47f ae5e 	bne.w	80018a0 <ADC_CAL_init+0x58>
	}



	//---------------DAC DEBUG-------------
	HAL_DAC_Init(&hdac1);
 8001be4:	480f      	ldr	r0, [pc, #60]	; (8001c24 <ADC_CAL_init+0x3dc>)
 8001be6:	f004 f84e 	bl	8005c86 <HAL_DAC_Init>
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8001bea:	2100      	movs	r1, #0
 8001bec:	480d      	ldr	r0, [pc, #52]	; (8001c24 <ADC_CAL_init+0x3dc>)
 8001bee:	f004 f86c 	bl	8005cca <HAL_DAC_Start>


	return VDDA; //success
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <ADC_CAL_init+0x3c8>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	b21b      	sxth	r3, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3750      	adds	r7, #80	; 0x50
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	04300002 	.word	0x04300002
 8001c04:	08600004 	.word	0x08600004
 8001c08:	0c900008 	.word	0x0c900008
 8001c0c:	200000f0 	.word	0x200000f0
 8001c10:	20000528 	.word	0x20000528
 8001c14:	00100101 	.word	0x00100101
 8001c18:	51eb851f 	.word	0x51eb851f
 8001c1c:	10624dd3 	.word	0x10624dd3
 8001c20:	2000051c 	.word	0x2000051c
 8001c24:	2000073c 	.word	0x2000073c

08001c28 <current_init>:

void current_init(Current_Callback __IRQ_callback){
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	ADC_CAL_init(&hadc1);
 8001c30:	4807      	ldr	r0, [pc, #28]	; (8001c50 <current_init+0x28>)
 8001c32:	f7ff fe09 	bl	8001848 <ADC_CAL_init>

	Curent_IRQ_callback = __IRQ_callback;
 8001c36:	4a07      	ldr	r2, [pc, #28]	; (8001c54 <current_init+0x2c>)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6013      	str	r3, [r2, #0]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_result_DMA, number_of_channels*2);
 8001c3c:	2208      	movs	r2, #8
 8001c3e:	4906      	ldr	r1, [pc, #24]	; (8001c58 <current_init+0x30>)
 8001c40:	4803      	ldr	r0, [pc, #12]	; (8001c50 <current_init+0x28>)
 8001c42:	f002 fc95 	bl	8004570 <HAL_ADC_Start_DMA>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200005a0 	.word	0x200005a0
 8001c54:	2000052c 	.word	0x2000052c
 8001c58:	200004dc 	.word	0x200004dc

08001c5c <voltage_temperature_init>:
void voltage_temperature_init(VT_Callback __IRQ_callback){
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
	VT_IRQ_callback = __IRQ_callback;
 8001c64:	4a05      	ldr	r2, [pc, #20]	; (8001c7c <voltage_temperature_init+0x20>)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6013      	str	r3, [r2, #0]

	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)VT_adc_result_DMA, number_of_VT_channels*2);
 8001c6a:	2208      	movs	r2, #8
 8001c6c:	4904      	ldr	r1, [pc, #16]	; (8001c80 <voltage_temperature_init+0x24>)
 8001c6e:	4805      	ldr	r0, [pc, #20]	; (8001c84 <voltage_temperature_init+0x28>)
 8001c70:	f002 fc7e 	bl	8004570 <HAL_ADC_Start_DMA>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000540 	.word	0x20000540
 8001c80:	200004fc 	.word	0x200004fc
 8001c84:	2000060c 	.word	0x2000060c

08001c88 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1){
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a78      	ldr	r2, [pc, #480]	; (8001e74 <HAL_ADC_ConvHalfCpltCallback+0x1ec>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	f040 8093 	bne.w	8001dc0 <HAL_ADC_ConvHalfCpltCallback+0x138>
		VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[3]/number_of_oversample);
 8001c9a:	4b77      	ldr	r3, [pc, #476]	; (8001e78 <HAL_ADC_ConvHalfCpltCallback+0x1f0>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	881b      	ldrh	r3, [r3, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001ca6:	fb02 f303 	mul.w	r3, r2, r3
 8001caa:	461a      	mov	r2, r3
 8001cac:	4b73      	ldr	r3, [pc, #460]	; (8001e7c <HAL_ADC_ConvHalfCpltCallback+0x1f4>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	091b      	lsrs	r3, r3, #4
 8001cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb6:	b21a      	sxth	r2, r3
 8001cb8:	4b71      	ldr	r3, [pc, #452]	; (8001e80 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8001cba:	801a      	strh	r2, [r3, #0]
		data.Current_M1 = -(int32_t)((((adc_result_DMA[2]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[0])*50;
 8001cbc:	4b6f      	ldr	r3, [pc, #444]	; (8001e7c <HAL_ADC_ConvHalfCpltCallback+0x1f4>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	091b      	lsrs	r3, r3, #4
 8001cc2:	4a6f      	ldr	r2, [pc, #444]	; (8001e80 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8001cc4:	8812      	ldrh	r2, [r2, #0]
 8001cc6:	b212      	sxth	r2, r2
 8001cc8:	fb03 f202 	mul.w	r2, r3, r2
 8001ccc:	4b6d      	ldr	r3, [pc, #436]	; (8001e84 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8001cce:	fba3 1302 	umull	r1, r3, r3, r2
 8001cd2:	1ad2      	subs	r2, r2, r3
 8001cd4:	0852      	lsrs	r2, r2, #1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	0ada      	lsrs	r2, r3, #11
 8001cda:	4613      	mov	r3, r2
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	4413      	add	r3, r2
 8001ce0:	011a      	lsls	r2, r3, #4
 8001ce2:	4413      	add	r3, r2
 8001ce4:	4a68      	ldr	r2, [pc, #416]	; (8001e88 <HAL_ADC_ConvHalfCpltCallback+0x200>)
 8001ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cea:	095a      	lsrs	r2, r3, #5
 8001cec:	4b67      	ldr	r3, [pc, #412]	; (8001e8c <HAL_ADC_ConvHalfCpltCallback+0x204>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8001cf8:	fb02 f303 	mul.w	r3, r2, r3
 8001cfc:	4a64      	ldr	r2, [pc, #400]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8001cfe:	6013      	str	r3, [r2, #0]
		data.Current_M2 = -(int32_t)((((adc_result_DMA[1]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[1])*50;
 8001d00:	4b5e      	ldr	r3, [pc, #376]	; (8001e7c <HAL_ADC_ConvHalfCpltCallback+0x1f4>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	091b      	lsrs	r3, r3, #4
 8001d06:	4a5e      	ldr	r2, [pc, #376]	; (8001e80 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8001d08:	8812      	ldrh	r2, [r2, #0]
 8001d0a:	b212      	sxth	r2, r2
 8001d0c:	fb03 f202 	mul.w	r2, r3, r2
 8001d10:	4b5c      	ldr	r3, [pc, #368]	; (8001e84 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8001d12:	fba3 1302 	umull	r1, r3, r3, r2
 8001d16:	1ad2      	subs	r2, r2, r3
 8001d18:	0852      	lsrs	r2, r2, #1
 8001d1a:	4413      	add	r3, r2
 8001d1c:	0ada      	lsrs	r2, r3, #11
 8001d1e:	4613      	mov	r3, r2
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	4413      	add	r3, r2
 8001d24:	011a      	lsls	r2, r3, #4
 8001d26:	4413      	add	r3, r2
 8001d28:	4a57      	ldr	r2, [pc, #348]	; (8001e88 <HAL_ADC_ConvHalfCpltCallback+0x200>)
 8001d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2e:	095a      	lsrs	r2, r3, #5
 8001d30:	4b56      	ldr	r3, [pc, #344]	; (8001e8c <HAL_ADC_ConvHalfCpltCallback+0x204>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	461a      	mov	r2, r3
 8001d38:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8001d3c:	fb02 f303 	mul.w	r3, r2, r3
 8001d40:	4a53      	ldr	r2, [pc, #332]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8001d42:	6053      	str	r3, [r2, #4]
		data.Current_M3 = -(int32_t)((((adc_result_DMA[0]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[2])*50;
 8001d44:	4b4d      	ldr	r3, [pc, #308]	; (8001e7c <HAL_ADC_ConvHalfCpltCallback+0x1f4>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	091b      	lsrs	r3, r3, #4
 8001d4a:	4a4d      	ldr	r2, [pc, #308]	; (8001e80 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8001d4c:	8812      	ldrh	r2, [r2, #0]
 8001d4e:	b212      	sxth	r2, r2
 8001d50:	fb03 f202 	mul.w	r2, r3, r2
 8001d54:	4b4b      	ldr	r3, [pc, #300]	; (8001e84 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8001d56:	fba3 1302 	umull	r1, r3, r3, r2
 8001d5a:	1ad2      	subs	r2, r2, r3
 8001d5c:	0852      	lsrs	r2, r2, #1
 8001d5e:	4413      	add	r3, r2
 8001d60:	0ada      	lsrs	r2, r3, #11
 8001d62:	4613      	mov	r3, r2
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	4413      	add	r3, r2
 8001d68:	011a      	lsls	r2, r3, #4
 8001d6a:	4413      	add	r3, r2
 8001d6c:	4a46      	ldr	r2, [pc, #280]	; (8001e88 <HAL_ADC_ConvHalfCpltCallback+0x200>)
 8001d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d72:	095a      	lsrs	r2, r3, #5
 8001d74:	4b45      	ldr	r3, [pc, #276]	; (8001e8c <HAL_ADC_ConvHalfCpltCallback+0x204>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8001d80:	fb02 f303 	mul.w	r3, r2, r3
 8001d84:	4a42      	ldr	r2, [pc, #264]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8001d86:	6093      	str	r3, [r2, #8]
		data.Current_DC = (uint32_t)((abs((int)data.Current_M1)+abs((int)data.Current_M2)+abs((int)data.Current_M3))/2);
 8001d88:	4b41      	ldr	r3, [pc, #260]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001d90:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001d94:	4b3e      	ldr	r3, [pc, #248]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	bfb8      	it	lt
 8001d9c:	425b      	neglt	r3, r3
 8001d9e:	441a      	add	r2, r3
 8001da0:	4b3b      	ldr	r3, [pc, #236]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	bfb8      	it	lt
 8001da8:	425b      	neglt	r3, r3
 8001daa:	4413      	add	r3, r2
 8001dac:	0fda      	lsrs	r2, r3, #31
 8001dae:	4413      	add	r3, r2
 8001db0:	105b      	asrs	r3, r3, #1
 8001db2:	461a      	mov	r2, r3
 8001db4:	4b36      	ldr	r3, [pc, #216]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8001db6:	60da      	str	r2, [r3, #12]
		Curent_IRQ_callback(&data);
 8001db8:	4b36      	ldr	r3, [pc, #216]	; (8001e94 <HAL_ADC_ConvHalfCpltCallback+0x20c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4834      	ldr	r0, [pc, #208]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x208>)
 8001dbe:	4798      	blx	r3
	}
	if (hadc == &hadc2){
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a35      	ldr	r2, [pc, #212]	; (8001e98 <HAL_ADC_ConvHalfCpltCallback+0x210>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d151      	bne.n	8001e6c <HAL_ADC_ConvHalfCpltCallback+0x1e4>
		VT_data.Temp_NTC1 = (VT_adc_result_DMA[0]/number_of_VT_oversample*VDDA)/ADC_RES;
 8001dc8:	4b34      	ldr	r3, [pc, #208]	; (8001e9c <HAL_ADC_ConvHalfCpltCallback+0x214>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	091b      	lsrs	r3, r3, #4
 8001dce:	4a2c      	ldr	r2, [pc, #176]	; (8001e80 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8001dd0:	8812      	ldrh	r2, [r2, #0]
 8001dd2:	b212      	sxth	r2, r2
 8001dd4:	fb03 f202 	mul.w	r2, r3, r2
 8001dd8:	4b2a      	ldr	r3, [pc, #168]	; (8001e84 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8001dda:	fba3 1302 	umull	r1, r3, r3, r2
 8001dde:	1ad2      	subs	r2, r2, r3
 8001de0:	0852      	lsrs	r2, r2, #1
 8001de2:	4413      	add	r3, r2
 8001de4:	0adb      	lsrs	r3, r3, #11
 8001de6:	b25a      	sxtb	r2, r3
 8001de8:	4b2d      	ldr	r3, [pc, #180]	; (8001ea0 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 8001dea:	719a      	strb	r2, [r3, #6]
		VT_data.Temp_NTC2 = (VT_adc_result_DMA[1]/number_of_VT_oversample*VDDA)/ADC_RES;
 8001dec:	4b2b      	ldr	r3, [pc, #172]	; (8001e9c <HAL_ADC_ConvHalfCpltCallback+0x214>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	091b      	lsrs	r3, r3, #4
 8001df2:	4a23      	ldr	r2, [pc, #140]	; (8001e80 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8001df4:	8812      	ldrh	r2, [r2, #0]
 8001df6:	b212      	sxth	r2, r2
 8001df8:	fb03 f202 	mul.w	r2, r3, r2
 8001dfc:	4b21      	ldr	r3, [pc, #132]	; (8001e84 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8001dfe:	fba3 1302 	umull	r1, r3, r3, r2
 8001e02:	1ad2      	subs	r2, r2, r3
 8001e04:	0852      	lsrs	r2, r2, #1
 8001e06:	4413      	add	r3, r2
 8001e08:	0adb      	lsrs	r3, r3, #11
 8001e0a:	b25a      	sxtb	r2, r3
 8001e0c:	4b24      	ldr	r3, [pc, #144]	; (8001ea0 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 8001e0e:	71da      	strb	r2, [r3, #7]
		VT_data.V_Bat = (VT_adc_result_DMA[2]/number_of_VT_oversample*VDDA*34)/ADC_RES;
 8001e10:	4b22      	ldr	r3, [pc, #136]	; (8001e9c <HAL_ADC_ConvHalfCpltCallback+0x214>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	091b      	lsrs	r3, r3, #4
 8001e16:	4a1a      	ldr	r2, [pc, #104]	; (8001e80 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8001e18:	8812      	ldrh	r2, [r2, #0]
 8001e1a:	b212      	sxth	r2, r2
 8001e1c:	fb03 f202 	mul.w	r2, r3, r2
 8001e20:	4613      	mov	r3, r2
 8001e22:	011b      	lsls	r3, r3, #4
 8001e24:	4413      	add	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4b16      	ldr	r3, [pc, #88]	; (8001e84 <HAL_ADC_ConvHalfCpltCallback+0x1fc>)
 8001e2c:	fba3 1302 	umull	r1, r3, r3, r2
 8001e30:	1ad2      	subs	r2, r2, r3
 8001e32:	0852      	lsrs	r2, r2, #1
 8001e34:	4413      	add	r3, r2
 8001e36:	0adb      	lsrs	r3, r3, #11
 8001e38:	4a19      	ldr	r2, [pc, #100]	; (8001ea0 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 8001e3a:	6013      	str	r3, [r2, #0]
		VT_data.V_aux = (VT_adc_result_DMA[3]/number_of_VT_oversample*VDDA*57)/ADC_RES/10;
 8001e3c:	4b17      	ldr	r3, [pc, #92]	; (8001e9c <HAL_ADC_ConvHalfCpltCallback+0x214>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	091b      	lsrs	r3, r3, #4
 8001e42:	4a0f      	ldr	r2, [pc, #60]	; (8001e80 <HAL_ADC_ConvHalfCpltCallback+0x1f8>)
 8001e44:	8812      	ldrh	r2, [r2, #0]
 8001e46:	b212      	sxth	r2, r2
 8001e48:	fb03 f202 	mul.w	r2, r3, r2
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	1a9b      	subs	r3, r3, r2
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	4413      	add	r3, r2
 8001e56:	4a13      	ldr	r2, [pc, #76]	; (8001ea4 <HAL_ADC_ConvHalfCpltCallback+0x21c>)
 8001e58:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5c:	0bdb      	lsrs	r3, r3, #15
 8001e5e:	b29a      	uxth	r2, r3
 8001e60:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 8001e62:	809a      	strh	r2, [r3, #4]
		VT_IRQ_callback(&VT_data);
 8001e64:	4b10      	ldr	r3, [pc, #64]	; (8001ea8 <HAL_ADC_ConvHalfCpltCallback+0x220>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	480d      	ldr	r0, [pc, #52]	; (8001ea0 <HAL_ADC_ConvHalfCpltCallback+0x218>)
 8001e6a:	4798      	blx	r3
	}
//	dac_value(data.Current_DC);
}
 8001e6c:	bf00      	nop
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	200005a0 	.word	0x200005a0
 8001e78:	200000f0 	.word	0x200000f0
 8001e7c:	200004dc 	.word	0x200004dc
 8001e80:	20000528 	.word	0x20000528
 8001e84:	00100101 	.word	0x00100101
 8001e88:	51eb851f 	.word	0x51eb851f
 8001e8c:	2000051c 	.word	0x2000051c
 8001e90:	20000530 	.word	0x20000530
 8001e94:	2000052c 	.word	0x2000052c
 8001e98:	2000060c 	.word	0x2000060c
 8001e9c:	200004fc 	.word	0x200004fc
 8001ea0:	20000544 	.word	0x20000544
 8001ea4:	ccd99a67 	.word	0xccd99a67
 8001ea8:	20000540 	.word	0x20000540

08001eac <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1){
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a78      	ldr	r2, [pc, #480]	; (8002098 <HAL_ADC_ConvCpltCallback+0x1ec>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	f040 8093 	bne.w	8001fe4 <HAL_ADC_ConvCpltCallback+0x138>
		VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[7]/number_of_oversample);
 8001ebe:	4b77      	ldr	r3, [pc, #476]	; (800209c <HAL_ADC_ConvCpltCallback+0x1f0>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001eca:	fb02 f303 	mul.w	r3, r2, r3
 8001ece:	461a      	mov	r2, r3
 8001ed0:	4b73      	ldr	r3, [pc, #460]	; (80020a0 <HAL_ADC_ConvCpltCallback+0x1f4>)
 8001ed2:	69db      	ldr	r3, [r3, #28]
 8001ed4:	091b      	lsrs	r3, r3, #4
 8001ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eda:	b21a      	sxth	r2, r3
 8001edc:	4b71      	ldr	r3, [pc, #452]	; (80020a4 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8001ede:	801a      	strh	r2, [r3, #0]
		data.Current_M1 = -(int32_t)((((adc_result_DMA[6]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[0])*50;
 8001ee0:	4b6f      	ldr	r3, [pc, #444]	; (80020a0 <HAL_ADC_ConvCpltCallback+0x1f4>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	091b      	lsrs	r3, r3, #4
 8001ee6:	4a6f      	ldr	r2, [pc, #444]	; (80020a4 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8001ee8:	8812      	ldrh	r2, [r2, #0]
 8001eea:	b212      	sxth	r2, r2
 8001eec:	fb03 f202 	mul.w	r2, r3, r2
 8001ef0:	4b6d      	ldr	r3, [pc, #436]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x1fc>)
 8001ef2:	fba3 1302 	umull	r1, r3, r3, r2
 8001ef6:	1ad2      	subs	r2, r2, r3
 8001ef8:	0852      	lsrs	r2, r2, #1
 8001efa:	4413      	add	r3, r2
 8001efc:	0ada      	lsrs	r2, r3, #11
 8001efe:	4613      	mov	r3, r2
 8001f00:	00db      	lsls	r3, r3, #3
 8001f02:	4413      	add	r3, r2
 8001f04:	011a      	lsls	r2, r3, #4
 8001f06:	4413      	add	r3, r2
 8001f08:	4a68      	ldr	r2, [pc, #416]	; (80020ac <HAL_ADC_ConvCpltCallback+0x200>)
 8001f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0e:	095a      	lsrs	r2, r3, #5
 8001f10:	4b67      	ldr	r3, [pc, #412]	; (80020b0 <HAL_ADC_ConvCpltCallback+0x204>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	461a      	mov	r2, r3
 8001f18:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8001f1c:	fb02 f303 	mul.w	r3, r2, r3
 8001f20:	4a64      	ldr	r2, [pc, #400]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x208>)
 8001f22:	6013      	str	r3, [r2, #0]
		data.Current_M2 = -(int32_t)((((adc_result_DMA[5]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[1])*50;
 8001f24:	4b5e      	ldr	r3, [pc, #376]	; (80020a0 <HAL_ADC_ConvCpltCallback+0x1f4>)
 8001f26:	695b      	ldr	r3, [r3, #20]
 8001f28:	091b      	lsrs	r3, r3, #4
 8001f2a:	4a5e      	ldr	r2, [pc, #376]	; (80020a4 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8001f2c:	8812      	ldrh	r2, [r2, #0]
 8001f2e:	b212      	sxth	r2, r2
 8001f30:	fb03 f202 	mul.w	r2, r3, r2
 8001f34:	4b5c      	ldr	r3, [pc, #368]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x1fc>)
 8001f36:	fba3 1302 	umull	r1, r3, r3, r2
 8001f3a:	1ad2      	subs	r2, r2, r3
 8001f3c:	0852      	lsrs	r2, r2, #1
 8001f3e:	4413      	add	r3, r2
 8001f40:	0ada      	lsrs	r2, r3, #11
 8001f42:	4613      	mov	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	4413      	add	r3, r2
 8001f48:	011a      	lsls	r2, r3, #4
 8001f4a:	4413      	add	r3, r2
 8001f4c:	4a57      	ldr	r2, [pc, #348]	; (80020ac <HAL_ADC_ConvCpltCallback+0x200>)
 8001f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f52:	095a      	lsrs	r2, r3, #5
 8001f54:	4b56      	ldr	r3, [pc, #344]	; (80020b0 <HAL_ADC_ConvCpltCallback+0x204>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8001f60:	fb02 f303 	mul.w	r3, r2, r3
 8001f64:	4a53      	ldr	r2, [pc, #332]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x208>)
 8001f66:	6053      	str	r3, [r2, #4]
		data.Current_M3 = -(int32_t)((((adc_result_DMA[4]/number_of_oversample*VDDA)/ADC_RES)*153/100)-Voltage_offset[2])*50;
 8001f68:	4b4d      	ldr	r3, [pc, #308]	; (80020a0 <HAL_ADC_ConvCpltCallback+0x1f4>)
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	091b      	lsrs	r3, r3, #4
 8001f6e:	4a4d      	ldr	r2, [pc, #308]	; (80020a4 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8001f70:	8812      	ldrh	r2, [r2, #0]
 8001f72:	b212      	sxth	r2, r2
 8001f74:	fb03 f202 	mul.w	r2, r3, r2
 8001f78:	4b4b      	ldr	r3, [pc, #300]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x1fc>)
 8001f7a:	fba3 1302 	umull	r1, r3, r3, r2
 8001f7e:	1ad2      	subs	r2, r2, r3
 8001f80:	0852      	lsrs	r2, r2, #1
 8001f82:	4413      	add	r3, r2
 8001f84:	0ada      	lsrs	r2, r3, #11
 8001f86:	4613      	mov	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	011a      	lsls	r2, r3, #4
 8001f8e:	4413      	add	r3, r2
 8001f90:	4a46      	ldr	r2, [pc, #280]	; (80020ac <HAL_ADC_ConvCpltCallback+0x200>)
 8001f92:	fba2 2303 	umull	r2, r3, r2, r3
 8001f96:	095a      	lsrs	r2, r3, #5
 8001f98:	4b45      	ldr	r3, [pc, #276]	; (80020b0 <HAL_ADC_ConvCpltCallback+0x204>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8001fa4:	fb02 f303 	mul.w	r3, r2, r3
 8001fa8:	4a42      	ldr	r2, [pc, #264]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x208>)
 8001faa:	6093      	str	r3, [r2, #8]
		data.Current_DC = (uint32_t)((abs((int)data.Current_M1)+abs((int)data.Current_M2)+abs((int)data.Current_M3))/2);
 8001fac:	4b41      	ldr	r3, [pc, #260]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x208>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001fb4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001fb8:	4b3e      	ldr	r3, [pc, #248]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x208>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	bfb8      	it	lt
 8001fc0:	425b      	neglt	r3, r3
 8001fc2:	441a      	add	r2, r3
 8001fc4:	4b3b      	ldr	r3, [pc, #236]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x208>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	bfb8      	it	lt
 8001fcc:	425b      	neglt	r3, r3
 8001fce:	4413      	add	r3, r2
 8001fd0:	0fda      	lsrs	r2, r3, #31
 8001fd2:	4413      	add	r3, r2
 8001fd4:	105b      	asrs	r3, r3, #1
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	4b36      	ldr	r3, [pc, #216]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x208>)
 8001fda:	60da      	str	r2, [r3, #12]
		Curent_IRQ_callback(&data);
 8001fdc:	4b36      	ldr	r3, [pc, #216]	; (80020b8 <HAL_ADC_ConvCpltCallback+0x20c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4834      	ldr	r0, [pc, #208]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x208>)
 8001fe2:	4798      	blx	r3
	}
	if (hadc == &hadc2){
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a35      	ldr	r2, [pc, #212]	; (80020bc <HAL_ADC_ConvCpltCallback+0x210>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d151      	bne.n	8002090 <HAL_ADC_ConvCpltCallback+0x1e4>
		VT_data.Temp_NTC1 = (VT_adc_result_DMA[4]/number_of_VT_oversample*VDDA)/ADC_RES;
 8001fec:	4b34      	ldr	r3, [pc, #208]	; (80020c0 <HAL_ADC_ConvCpltCallback+0x214>)
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	091b      	lsrs	r3, r3, #4
 8001ff2:	4a2c      	ldr	r2, [pc, #176]	; (80020a4 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8001ff4:	8812      	ldrh	r2, [r2, #0]
 8001ff6:	b212      	sxth	r2, r2
 8001ff8:	fb03 f202 	mul.w	r2, r3, r2
 8001ffc:	4b2a      	ldr	r3, [pc, #168]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x1fc>)
 8001ffe:	fba3 1302 	umull	r1, r3, r3, r2
 8002002:	1ad2      	subs	r2, r2, r3
 8002004:	0852      	lsrs	r2, r2, #1
 8002006:	4413      	add	r3, r2
 8002008:	0adb      	lsrs	r3, r3, #11
 800200a:	b25a      	sxtb	r2, r3
 800200c:	4b2d      	ldr	r3, [pc, #180]	; (80020c4 <HAL_ADC_ConvCpltCallback+0x218>)
 800200e:	719a      	strb	r2, [r3, #6]
		VT_data.Temp_NTC2 = (VT_adc_result_DMA[5]/number_of_VT_oversample*VDDA)/ADC_RES;
 8002010:	4b2b      	ldr	r3, [pc, #172]	; (80020c0 <HAL_ADC_ConvCpltCallback+0x214>)
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	091b      	lsrs	r3, r3, #4
 8002016:	4a23      	ldr	r2, [pc, #140]	; (80020a4 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8002018:	8812      	ldrh	r2, [r2, #0]
 800201a:	b212      	sxth	r2, r2
 800201c:	fb03 f202 	mul.w	r2, r3, r2
 8002020:	4b21      	ldr	r3, [pc, #132]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x1fc>)
 8002022:	fba3 1302 	umull	r1, r3, r3, r2
 8002026:	1ad2      	subs	r2, r2, r3
 8002028:	0852      	lsrs	r2, r2, #1
 800202a:	4413      	add	r3, r2
 800202c:	0adb      	lsrs	r3, r3, #11
 800202e:	b25a      	sxtb	r2, r3
 8002030:	4b24      	ldr	r3, [pc, #144]	; (80020c4 <HAL_ADC_ConvCpltCallback+0x218>)
 8002032:	71da      	strb	r2, [r3, #7]
		VT_data.V_Bat = (VT_adc_result_DMA[6]/number_of_VT_oversample*VDDA*34)/ADC_RES;
 8002034:	4b22      	ldr	r3, [pc, #136]	; (80020c0 <HAL_ADC_ConvCpltCallback+0x214>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	091b      	lsrs	r3, r3, #4
 800203a:	4a1a      	ldr	r2, [pc, #104]	; (80020a4 <HAL_ADC_ConvCpltCallback+0x1f8>)
 800203c:	8812      	ldrh	r2, [r2, #0]
 800203e:	b212      	sxth	r2, r2
 8002040:	fb03 f202 	mul.w	r2, r3, r2
 8002044:	4613      	mov	r3, r2
 8002046:	011b      	lsls	r3, r3, #4
 8002048:	4413      	add	r3, r2
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	461a      	mov	r2, r3
 800204e:	4b16      	ldr	r3, [pc, #88]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x1fc>)
 8002050:	fba3 1302 	umull	r1, r3, r3, r2
 8002054:	1ad2      	subs	r2, r2, r3
 8002056:	0852      	lsrs	r2, r2, #1
 8002058:	4413      	add	r3, r2
 800205a:	0adb      	lsrs	r3, r3, #11
 800205c:	4a19      	ldr	r2, [pc, #100]	; (80020c4 <HAL_ADC_ConvCpltCallback+0x218>)
 800205e:	6013      	str	r3, [r2, #0]
		VT_data.V_aux = (VT_adc_result_DMA[7]/number_of_VT_oversample*VDDA*57)/ADC_RES/10;
 8002060:	4b17      	ldr	r3, [pc, #92]	; (80020c0 <HAL_ADC_ConvCpltCallback+0x214>)
 8002062:	69db      	ldr	r3, [r3, #28]
 8002064:	091b      	lsrs	r3, r3, #4
 8002066:	4a0f      	ldr	r2, [pc, #60]	; (80020a4 <HAL_ADC_ConvCpltCallback+0x1f8>)
 8002068:	8812      	ldrh	r2, [r2, #0]
 800206a:	b212      	sxth	r2, r2
 800206c:	fb03 f202 	mul.w	r2, r3, r2
 8002070:	4613      	mov	r3, r2
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	1a9b      	subs	r3, r3, r2
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	4413      	add	r3, r2
 800207a:	4a13      	ldr	r2, [pc, #76]	; (80020c8 <HAL_ADC_ConvCpltCallback+0x21c>)
 800207c:	fba2 2303 	umull	r2, r3, r2, r3
 8002080:	0bdb      	lsrs	r3, r3, #15
 8002082:	b29a      	uxth	r2, r3
 8002084:	4b0f      	ldr	r3, [pc, #60]	; (80020c4 <HAL_ADC_ConvCpltCallback+0x218>)
 8002086:	809a      	strh	r2, [r3, #4]
		VT_IRQ_callback(&VT_data);
 8002088:	4b10      	ldr	r3, [pc, #64]	; (80020cc <HAL_ADC_ConvCpltCallback+0x220>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	480d      	ldr	r0, [pc, #52]	; (80020c4 <HAL_ADC_ConvCpltCallback+0x218>)
 800208e:	4798      	blx	r3
	}
//	 dac_value(data.Current_DC);

}
 8002090:	bf00      	nop
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	200005a0 	.word	0x200005a0
 800209c:	200000f0 	.word	0x200000f0
 80020a0:	200004dc 	.word	0x200004dc
 80020a4:	20000528 	.word	0x20000528
 80020a8:	00100101 	.word	0x00100101
 80020ac:	51eb851f 	.word	0x51eb851f
 80020b0:	2000051c 	.word	0x2000051c
 80020b4:	20000530 	.word	0x20000530
 80020b8:	2000052c 	.word	0x2000052c
 80020bc:	2000060c 	.word	0x2000060c
 80020c0:	200004fc 	.word	0x200004fc
 80020c4:	20000544 	.word	0x20000544
 80020c8:	ccd99a67 	.word	0xccd99a67
 80020cc:	20000540 	.word	0x20000540

080020d0 <dac_value>:

void dac_value(uint16_t V_dac){
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4603      	mov	r3, r0
 80020d8:	80fb      	strh	r3, [r7, #6]
	uint16_t dac_value = ((V_dac*ADC_RES)/VDDA);
 80020da:	88fa      	ldrh	r2, [r7, #6]
 80020dc:	4613      	mov	r3, r2
 80020de:	031b      	lsls	r3, r3, #12
 80020e0:	1a9b      	subs	r3, r3, r2
 80020e2:	4a08      	ldr	r2, [pc, #32]	; (8002104 <dac_value+0x34>)
 80020e4:	8812      	ldrh	r2, [r2, #0]
 80020e6:	b212      	sxth	r2, r2
 80020e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80020ec:	81fb      	strh	r3, [r7, #14]
	HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 80020ee:	89fb      	ldrh	r3, [r7, #14]
 80020f0:	2200      	movs	r2, #0
 80020f2:	2100      	movs	r1, #0
 80020f4:	4804      	ldr	r0, [pc, #16]	; (8002108 <dac_value+0x38>)
 80020f6:	f003 fe3b 	bl	8005d70 <HAL_DAC_SetValue>
}
 80020fa:	bf00      	nop
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	20000528 	.word	0x20000528
 8002108:	2000073c 	.word	0x2000073c

0800210c <FDCAN_Start>:
/*****************************************************************************/
/** Public API                                                              **/
/*****************************************************************************/

STATUS FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /* Start the FDCAN bus */
  if (HAL_FDCAN_Start(hfdcan) != HAL_OK)
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f004 fc87 	bl	8006a28 <HAL_FDCAN_Start>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <FDCAN_Start+0x18>
  {
    return FDCAN_STATUS_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e00a      	b.n	800213a <FDCAN_Start+0x2e>
  }

  /* Activate the FIFO interrupt for respective fdcan controller */
  if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8002124:	2200      	movs	r2, #0
 8002126:	2101      	movs	r1, #1
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f004 fdc3 	bl	8006cb4 <HAL_FDCAN_ActivateNotification>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <FDCAN_Start+0x2c>
  {
    return FDCAN_STATUS_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e000      	b.n	800213a <FDCAN_Start+0x2e>
  }

  return FDCAN_STATUS_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
	...

08002144 <FDCAN_addCallback>:

STATUS FDCAN_addCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t identifier, FDCANCallback *processData)
{
 8002144:	b480      	push	{r7}
 8002146:	b089      	sub	sp, #36	; 0x24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
  /* Check if we have space to add a new Callback */
  if (FDCAN_listCallbacksCount >= FDCAN_MAX_CALLBACKS) {
 8002150:	4b18      	ldr	r3, [pc, #96]	; (80021b4 <FDCAN_addCallback+0x70>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2b09      	cmp	r3, #9
 8002156:	d901      	bls.n	800215c <FDCAN_addCallback+0x18>
      return FDCAN_STATUS_MAX_LIMIT_REACHED;
 8002158:	2303      	movs	r3, #3
 800215a:	e025      	b.n	80021a8 <FDCAN_addCallback+0x64>
  }

  /* Check if identifier already exists */
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
 8002160:	e00c      	b.n	800217c <FDCAN_addCallback+0x38>
      if (FDCAN_listCallbacks[i].identifier == identifier) {
 8002162:	4a15      	ldr	r2, [pc, #84]	; (80021b8 <FDCAN_addCallback+0x74>)
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	4413      	add	r3, r2
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	429a      	cmp	r2, r3
 8002170:	d101      	bne.n	8002176 <FDCAN_addCallback+0x32>
          return FDCAN_STATUS_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e018      	b.n	80021a8 <FDCAN_addCallback+0x64>
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	3301      	adds	r3, #1
 800217a:	61fb      	str	r3, [r7, #28]
 800217c:	4b0d      	ldr	r3, [pc, #52]	; (80021b4 <FDCAN_addCallback+0x70>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	69fa      	ldr	r2, [r7, #28]
 8002182:	429a      	cmp	r2, r3
 8002184:	d3ed      	bcc.n	8002162 <FDCAN_addCallback+0x1e>
      }
  }

  /* Add the callback to the list and update the count */
  FDCAN_listCallbacks[FDCAN_listCallbacksCount] = (FDCANCallback_internal_t) {
 8002186:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <FDCAN_addCallback+0x70>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	490a      	ldr	r1, [pc, #40]	; (80021b8 <FDCAN_addCallback+0x74>)
 800218e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8002192:	4a09      	ldr	r2, [pc, #36]	; (80021b8 <FDCAN_addCallback+0x74>)
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	4413      	add	r3, r2
 8002198:	68ba      	ldr	r2, [r7, #8]
 800219a:	605a      	str	r2, [r3, #4]
      .fp = processData,
      .identifier = identifier
  };
  FDCAN_listCallbacksCount++;
 800219c:	4b05      	ldr	r3, [pc, #20]	; (80021b4 <FDCAN_addCallback+0x70>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	3301      	adds	r3, #1
 80021a2:	4a04      	ldr	r2, [pc, #16]	; (80021b4 <FDCAN_addCallback+0x70>)
 80021a4:	6013      	str	r3, [r2, #0]

  return FDCAN_STATUS_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3724      	adds	r7, #36	; 0x24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	2000059c 	.word	0x2000059c
 80021b8:	2000054c 	.word	0x2000054c

080021bc <FDCAN_sendData>:

STATUS FDCAN_sendData(FDCAN_HandleTypeDef *hfdcan, uint32_t identifier, uint8_t TxData[64])
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08e      	sub	sp, #56	; 0x38
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
  FDCAN_TxHeaderTypeDef TxHeader;

  /* Set the identifier to send */
  TxHeader.Identifier = identifier;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	617b      	str	r3, [r7, #20]

  /* Set the data length to send */
  TxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80021cc:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 80021d0:	623b      	str	r3, [r7, #32]

  /* Set the identifier type to send */
  TxHeader.IdType = FDCAN_STANDARD_ID;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61bb      	str	r3, [r7, #24]

  /* Set the frame type to send */
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]

  /* Set the error state indicator to send */
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80021da:	2300      	movs	r3, #0
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the bit rate switch to send */
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 80021de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80021e2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set the FD format to send */
  TxHeader.FDFormat = FDCAN_FD_CAN;
 80021e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80021e8:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set the Tx event FIFO control to send */
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80021ea:	2300      	movs	r3, #0
 80021ec:	633b      	str	r3, [r7, #48]	; 0x30

  /* Set the message marker to send */
  TxHeader.MessageMarker = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set the message to send */
  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, TxData) != HAL_OK)
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	4619      	mov	r1, r3
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f004 fc3c 	bl	8006a78 <HAL_FDCAN_AddMessageToTxFifoQ>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <FDCAN_sendData+0x4e>
  {
    return FDCAN_STATUS_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e000      	b.n	800220c <FDCAN_sendData+0x50>
  }

  return FDCAN_STATUS_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3738      	adds	r7, #56	; 0x38
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_FDCAN_RxFifo0Callback>:
/** Local function definitions                                              **/
/*****************************************************************************/

/* This function overwrites _weak function definition in STM32 HAL FDCAN driver when linking project*/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b09e      	sub	sp, #120	; 0x78
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  FDCAN_RxHeaderTypeDef RxHeader;
  uint8_t RxData[64];

  /* Fetch the CAN message from the FIFO buffer*/
  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 800221e:	f107 030c 	add.w	r3, r7, #12
 8002222:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002226:	2140      	movs	r1, #64	; 0x40
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f004 fc69 	bl	8006b00 <HAL_FDCAN_GetRxMessage>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <HAL_FDCAN_RxFifo0Callback+0x24>
  {
    Error_Handler();
 8002234:	f000 fd90 	bl	8002d58 <Error_Handler>
  }

  /* check if we have a callback for the identifier */
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8002238:	2300      	movs	r3, #0
 800223a:	677b      	str	r3, [r7, #116]	; 0x74
 800223c:	e012      	b.n	8002264 <HAL_FDCAN_RxFifo0Callback+0x50>
      if (FDCAN_listCallbacks[i].identifier == RxHeader.Identifier) {
 800223e:	4a0e      	ldr	r2, [pc, #56]	; (8002278 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002240:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	4413      	add	r3, r2
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800224a:	429a      	cmp	r2, r3
 800224c:	d107      	bne.n	800225e <HAL_FDCAN_RxFifo0Callback+0x4a>
          FDCAN_listCallbacks[i].fp(RxData);
 800224e:	4a0a      	ldr	r2, [pc, #40]	; (8002278 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002250:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002252:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002256:	f107 020c 	add.w	r2, r7, #12
 800225a:	4610      	mov	r0, r2
 800225c:	4798      	blx	r3
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 800225e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002260:	3301      	adds	r3, #1
 8002262:	677b      	str	r3, [r7, #116]	; 0x74
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <HAL_FDCAN_RxFifo0Callback+0x68>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800226a:	429a      	cmp	r2, r3
 800226c:	d3e7      	bcc.n	800223e <HAL_FDCAN_RxFifo0Callback+0x2a>
      }
  }
}
 800226e:	bf00      	nop
 8002270:	bf00      	nop
 8002272:	3778      	adds	r7, #120	; 0x78
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	2000054c 	.word	0x2000054c
 800227c:	2000059c 	.word	0x2000059c

08002280 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08c      	sub	sp, #48	; 0x30
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002286:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002292:	1d3b      	adds	r3, r7, #4
 8002294:	2220      	movs	r2, #32
 8002296:	2100      	movs	r1, #0
 8002298:	4618      	mov	r0, r3
 800229a:	f009 fd91 	bl	800bdc0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800229e:	4b4d      	ldr	r3, [pc, #308]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80022a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80022a6:	4b4b      	ldr	r3, [pc, #300]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80022ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022ae:	4b49      	ldr	r3, [pc, #292]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022b4:	4b47      	ldr	r3, [pc, #284]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80022ba:	4b46      	ldr	r3, [pc, #280]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80022c0:	4b44      	ldr	r3, [pc, #272]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022c2:	2201      	movs	r2, #1
 80022c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80022c6:	4b43      	ldr	r3, [pc, #268]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022c8:	2208      	movs	r2, #8
 80022ca:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80022cc:	4b41      	ldr	r3, [pc, #260]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80022d2:	4b40      	ldr	r3, [pc, #256]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 80022d8:	4b3e      	ldr	r3, [pc, #248]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022da:	2204      	movs	r2, #4
 80022dc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022de:	4b3d      	ldr	r3, [pc, #244]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022e6:	4b3b      	ldr	r3, [pc, #236]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022ec:	4b39      	ldr	r3, [pc, #228]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80022f2:	4b38      	ldr	r3, [pc, #224]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80022fa:	4b36      	ldr	r3, [pc, #216]	; (80023d4 <MX_ADC1_Init+0x154>)
 80022fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002300:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
 8002302:	4b34      	ldr	r3, [pc, #208]	; (80023d4 <MX_ADC1_Init+0x154>)
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 800230a:	4b32      	ldr	r3, [pc, #200]	; (80023d4 <MX_ADC1_Init+0x154>)
 800230c:	220c      	movs	r2, #12
 800230e:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8002310:	4b30      	ldr	r3, [pc, #192]	; (80023d4 <MX_ADC1_Init+0x154>)
 8002312:	2200      	movs	r2, #0
 8002314:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8002316:	4b2f      	ldr	r3, [pc, #188]	; (80023d4 <MX_ADC1_Init+0x154>)
 8002318:	2200      	movs	r2, #0
 800231a:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <MX_ADC1_Init+0x154>)
 800231e:	2201      	movs	r2, #1
 8002320:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002322:	482c      	ldr	r0, [pc, #176]	; (80023d4 <MX_ADC1_Init+0x154>)
 8002324:	f001 fdd2 	bl	8003ecc <HAL_ADC_Init>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800232e:	f000 fd13 	bl	8002d58 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002332:	2300      	movs	r3, #0
 8002334:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002336:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800233a:	4619      	mov	r1, r3
 800233c:	4825      	ldr	r0, [pc, #148]	; (80023d4 <MX_ADC1_Init+0x154>)
 800233e:	f003 faef 	bl	8005920 <HAL_ADCEx_MultiModeConfigChannel>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8002348:	f000 fd06 	bl	8002d58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800234c:	4b22      	ldr	r3, [pc, #136]	; (80023d8 <MX_ADC1_Init+0x158>)
 800234e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002350:	2306      	movs	r3, #6
 8002352:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8002354:	2303      	movs	r3, #3
 8002356:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002358:	237f      	movs	r3, #127	; 0x7f
 800235a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800235c:	2304      	movs	r3, #4
 800235e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002360:	2300      	movs	r3, #0
 8002362:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002364:	1d3b      	adds	r3, r7, #4
 8002366:	4619      	mov	r1, r3
 8002368:	481a      	ldr	r0, [pc, #104]	; (80023d4 <MX_ADC1_Init+0x154>)
 800236a:	f002 fbf1 	bl	8004b50 <HAL_ADC_ConfigChannel>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8002374:	f000 fcf0 	bl	8002d58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002378:	4b18      	ldr	r3, [pc, #96]	; (80023dc <MX_ADC1_Init+0x15c>)
 800237a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800237c:	230c      	movs	r3, #12
 800237e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002380:	1d3b      	adds	r3, r7, #4
 8002382:	4619      	mov	r1, r3
 8002384:	4813      	ldr	r0, [pc, #76]	; (80023d4 <MX_ADC1_Init+0x154>)
 8002386:	f002 fbe3 	bl	8004b50 <HAL_ADC_ConfigChannel>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8002390:	f000 fce2 	bl	8002d58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002394:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <MX_ADC1_Init+0x160>)
 8002396:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002398:	2312      	movs	r3, #18
 800239a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800239c:	1d3b      	adds	r3, r7, #4
 800239e:	4619      	mov	r1, r3
 80023a0:	480c      	ldr	r0, [pc, #48]	; (80023d4 <MX_ADC1_Init+0x154>)
 80023a2:	f002 fbd5 	bl	8004b50 <HAL_ADC_ConfigChannel>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 80023ac:	f000 fcd4 	bl	8002d58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80023b0:	4b0c      	ldr	r3, [pc, #48]	; (80023e4 <MX_ADC1_Init+0x164>)
 80023b2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80023b4:	2318      	movs	r3, #24
 80023b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	4619      	mov	r1, r3
 80023bc:	4805      	ldr	r0, [pc, #20]	; (80023d4 <MX_ADC1_Init+0x154>)
 80023be:	f002 fbc7 	bl	8004b50 <HAL_ADC_ConfigChannel>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 80023c8:	f000 fcc6 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023cc:	bf00      	nop
 80023ce:	3730      	adds	r7, #48	; 0x30
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	200005a0 	.word	0x200005a0
 80023d8:	04300002 	.word	0x04300002
 80023dc:	08600004 	.word	0x08600004
 80023e0:	0c900008 	.word	0x0c900008
 80023e4:	cb840000 	.word	0xcb840000

080023e8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80023ee:	463b      	mov	r3, r7
 80023f0:	2220      	movs	r2, #32
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f009 fce3 	bl	800bdc0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80023fa:	4b47      	ldr	r3, [pc, #284]	; (8002518 <MX_ADC2_Init+0x130>)
 80023fc:	4a47      	ldr	r2, [pc, #284]	; (800251c <MX_ADC2_Init+0x134>)
 80023fe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002400:	4b45      	ldr	r3, [pc, #276]	; (8002518 <MX_ADC2_Init+0x130>)
 8002402:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002406:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002408:	4b43      	ldr	r3, [pc, #268]	; (8002518 <MX_ADC2_Init+0x130>)
 800240a:	2200      	movs	r2, #0
 800240c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800240e:	4b42      	ldr	r3, [pc, #264]	; (8002518 <MX_ADC2_Init+0x130>)
 8002410:	2200      	movs	r2, #0
 8002412:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8002414:	4b40      	ldr	r3, [pc, #256]	; (8002518 <MX_ADC2_Init+0x130>)
 8002416:	2200      	movs	r2, #0
 8002418:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800241a:	4b3f      	ldr	r3, [pc, #252]	; (8002518 <MX_ADC2_Init+0x130>)
 800241c:	2201      	movs	r2, #1
 800241e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002420:	4b3d      	ldr	r3, [pc, #244]	; (8002518 <MX_ADC2_Init+0x130>)
 8002422:	2204      	movs	r2, #4
 8002424:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002426:	4b3c      	ldr	r3, [pc, #240]	; (8002518 <MX_ADC2_Init+0x130>)
 8002428:	2200      	movs	r2, #0
 800242a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800242c:	4b3a      	ldr	r3, [pc, #232]	; (8002518 <MX_ADC2_Init+0x130>)
 800242e:	2201      	movs	r2, #1
 8002430:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 4;
 8002432:	4b39      	ldr	r3, [pc, #228]	; (8002518 <MX_ADC2_Init+0x130>)
 8002434:	2204      	movs	r2, #4
 8002436:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002438:	4b37      	ldr	r3, [pc, #220]	; (8002518 <MX_ADC2_Init+0x130>)
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002440:	4b35      	ldr	r3, [pc, #212]	; (8002518 <MX_ADC2_Init+0x130>)
 8002442:	2200      	movs	r2, #0
 8002444:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002446:	4b34      	ldr	r3, [pc, #208]	; (8002518 <MX_ADC2_Init+0x130>)
 8002448:	2200      	movs	r2, #0
 800244a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800244c:	4b32      	ldr	r3, [pc, #200]	; (8002518 <MX_ADC2_Init+0x130>)
 800244e:	2201      	movs	r2, #1
 8002450:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002454:	4b30      	ldr	r3, [pc, #192]	; (8002518 <MX_ADC2_Init+0x130>)
 8002456:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800245a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = ENABLE;
 800245c:	4b2e      	ldr	r3, [pc, #184]	; (8002518 <MX_ADC2_Init+0x130>)
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8002464:	4b2c      	ldr	r3, [pc, #176]	; (8002518 <MX_ADC2_Init+0x130>)
 8002466:	220c      	movs	r2, #12
 8002468:	645a      	str	r2, [r3, #68]	; 0x44
  hadc2.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 800246a:	4b2b      	ldr	r3, [pc, #172]	; (8002518 <MX_ADC2_Init+0x130>)
 800246c:	2200      	movs	r2, #0
 800246e:	649a      	str	r2, [r3, #72]	; 0x48
  hadc2.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8002470:	4b29      	ldr	r3, [pc, #164]	; (8002518 <MX_ADC2_Init+0x130>)
 8002472:	2200      	movs	r2, #0
 8002474:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc2.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8002476:	4b28      	ldr	r3, [pc, #160]	; (8002518 <MX_ADC2_Init+0x130>)
 8002478:	2201      	movs	r2, #1
 800247a:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800247c:	4826      	ldr	r0, [pc, #152]	; (8002518 <MX_ADC2_Init+0x130>)
 800247e:	f001 fd25 	bl	8003ecc <HAL_ADC_Init>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_ADC2_Init+0xa4>
  {
    Error_Handler();
 8002488:	f000 fc66 	bl	8002d58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800248c:	4b24      	ldr	r3, [pc, #144]	; (8002520 <MX_ADC2_Init+0x138>)
 800248e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002490:	2306      	movs	r3, #6
 8002492:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002494:	2307      	movs	r3, #7
 8002496:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002498:	237f      	movs	r3, #127	; 0x7f
 800249a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800249c:	2304      	movs	r3, #4
 800249e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024a4:	463b      	mov	r3, r7
 80024a6:	4619      	mov	r1, r3
 80024a8:	481b      	ldr	r0, [pc, #108]	; (8002518 <MX_ADC2_Init+0x130>)
 80024aa:	f002 fb51 	bl	8004b50 <HAL_ADC_ConfigChannel>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 80024b4:	f000 fc50 	bl	8002d58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80024b8:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <MX_ADC2_Init+0x13c>)
 80024ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80024bc:	230c      	movs	r3, #12
 80024be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80024c0:	2300      	movs	r3, #0
 80024c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024c4:	463b      	mov	r3, r7
 80024c6:	4619      	mov	r1, r3
 80024c8:	4813      	ldr	r0, [pc, #76]	; (8002518 <MX_ADC2_Init+0x130>)
 80024ca:	f002 fb41 	bl	8004b50 <HAL_ADC_ConfigChannel>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_ADC2_Init+0xf0>
  {
    Error_Handler();
 80024d4:	f000 fc40 	bl	8002d58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80024d8:	4b13      	ldr	r3, [pc, #76]	; (8002528 <MX_ADC2_Init+0x140>)
 80024da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80024dc:	2312      	movs	r3, #18
 80024de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024e0:	463b      	mov	r3, r7
 80024e2:	4619      	mov	r1, r3
 80024e4:	480c      	ldr	r0, [pc, #48]	; (8002518 <MX_ADC2_Init+0x130>)
 80024e6:	f002 fb33 	bl	8004b50 <HAL_ADC_ConfigChannel>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_ADC2_Init+0x10c>
  {
    Error_Handler();
 80024f0:	f000 fc32 	bl	8002d58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80024f4:	4b0d      	ldr	r3, [pc, #52]	; (800252c <MX_ADC2_Init+0x144>)
 80024f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80024f8:	2318      	movs	r3, #24
 80024fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024fc:	463b      	mov	r3, r7
 80024fe:	4619      	mov	r1, r3
 8002500:	4805      	ldr	r0, [pc, #20]	; (8002518 <MX_ADC2_Init+0x130>)
 8002502:	f002 fb25 	bl	8004b50 <HAL_ADC_ConfigChannel>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_ADC2_Init+0x128>
  {
    Error_Handler();
 800250c:	f000 fc24 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002510:	bf00      	nop
 8002512:	3720      	adds	r7, #32
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	2000060c 	.word	0x2000060c
 800251c:	50000100 	.word	0x50000100
 8002520:	32601000 	.word	0x32601000
 8002524:	3ac04000 	.word	0x3ac04000
 8002528:	36902000 	.word	0x36902000
 800252c:	0c900008 	.word	0x0c900008

08002530 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b09e      	sub	sp, #120	; 0x78
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002538:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	609a      	str	r2, [r3, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002548:	f107 0320 	add.w	r3, r7, #32
 800254c:	2244      	movs	r2, #68	; 0x44
 800254e:	2100      	movs	r1, #0
 8002550:	4618      	mov	r0, r3
 8002552:	f009 fc35 	bl	800bdc0 <memset>
  if(adcHandle->Instance==ADC1)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800255e:	d171      	bne.n	8002644 <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002560:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002564:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002566:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800256a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800256c:	f107 0320 	add.w	r3, r7, #32
 8002570:	4618      	mov	r0, r3
 8002572:	f005 ff69 	bl	8008448 <HAL_RCCEx_PeriphCLKConfig>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800257c:	f000 fbec 	bl	8002d58 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002580:	4b7a      	ldr	r3, [pc, #488]	; (800276c <HAL_ADC_MspInit+0x23c>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	3301      	adds	r3, #1
 8002586:	4a79      	ldr	r2, [pc, #484]	; (800276c <HAL_ADC_MspInit+0x23c>)
 8002588:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800258a:	4b78      	ldr	r3, [pc, #480]	; (800276c <HAL_ADC_MspInit+0x23c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d10b      	bne.n	80025aa <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002592:	4b77      	ldr	r3, [pc, #476]	; (8002770 <HAL_ADC_MspInit+0x240>)
 8002594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002596:	4a76      	ldr	r2, [pc, #472]	; (8002770 <HAL_ADC_MspInit+0x240>)
 8002598:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800259c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800259e:	4b74      	ldr	r3, [pc, #464]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80025a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025a6:	61fb      	str	r3, [r7, #28]
 80025a8:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025aa:	4b71      	ldr	r3, [pc, #452]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80025ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ae:	4a70      	ldr	r2, [pc, #448]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80025b0:	f043 0301 	orr.w	r3, r3, #1
 80025b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025b6:	4b6e      	ldr	r3, [pc, #440]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80025b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	61bb      	str	r3, [r7, #24]
 80025c0:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = CURRENT_ADC_3_Pin|CURRENT_ADC_2_Pin|CURRENT_ADC_1_Pin;
 80025c2:	2307      	movs	r3, #7
 80025c4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025c6:	2303      	movs	r3, #3
 80025c8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ce:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80025d2:	4619      	mov	r1, r3
 80025d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d8:	f004 ff72 	bl	80074c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80025dc:	4b65      	ldr	r3, [pc, #404]	; (8002774 <HAL_ADC_MspInit+0x244>)
 80025de:	4a66      	ldr	r2, [pc, #408]	; (8002778 <HAL_ADC_MspInit+0x248>)
 80025e0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80025e2:	4b64      	ldr	r3, [pc, #400]	; (8002774 <HAL_ADC_MspInit+0x244>)
 80025e4:	2205      	movs	r2, #5
 80025e6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025e8:	4b62      	ldr	r3, [pc, #392]	; (8002774 <HAL_ADC_MspInit+0x244>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ee:	4b61      	ldr	r3, [pc, #388]	; (8002774 <HAL_ADC_MspInit+0x244>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80025f4:	4b5f      	ldr	r3, [pc, #380]	; (8002774 <HAL_ADC_MspInit+0x244>)
 80025f6:	2280      	movs	r2, #128	; 0x80
 80025f8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025fa:	4b5e      	ldr	r3, [pc, #376]	; (8002774 <HAL_ADC_MspInit+0x244>)
 80025fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002600:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002602:	4b5c      	ldr	r3, [pc, #368]	; (8002774 <HAL_ADC_MspInit+0x244>)
 8002604:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002608:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800260a:	4b5a      	ldr	r3, [pc, #360]	; (8002774 <HAL_ADC_MspInit+0x244>)
 800260c:	2220      	movs	r2, #32
 800260e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002610:	4b58      	ldr	r3, [pc, #352]	; (8002774 <HAL_ADC_MspInit+0x244>)
 8002612:	2200      	movs	r2, #0
 8002614:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002616:	4857      	ldr	r0, [pc, #348]	; (8002774 <HAL_ADC_MspInit+0x244>)
 8002618:	f003 fd7a 	bl	8006110 <HAL_DMA_Init>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8002622:	f000 fb99 	bl	8002d58 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a52      	ldr	r2, [pc, #328]	; (8002774 <HAL_ADC_MspInit+0x244>)
 800262a:	655a      	str	r2, [r3, #84]	; 0x54
 800262c:	4a51      	ldr	r2, [pc, #324]	; (8002774 <HAL_ADC_MspInit+0x244>)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	2100      	movs	r1, #0
 8002636:	2012      	movs	r0, #18
 8002638:	f003 faf1 	bl	8005c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800263c:	2012      	movs	r0, #18
 800263e:	f003 fb08 	bl	8005c52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8002642:	e08f      	b.n	8002764 <HAL_ADC_MspInit+0x234>
  else if(adcHandle->Instance==ADC2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a4c      	ldr	r2, [pc, #304]	; (800277c <HAL_ADC_MspInit+0x24c>)
 800264a:	4293      	cmp	r3, r2
 800264c:	f040 808a 	bne.w	8002764 <HAL_ADC_MspInit+0x234>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002650:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002654:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002656:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800265a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800265c:	f107 0320 	add.w	r3, r7, #32
 8002660:	4618      	mov	r0, r3
 8002662:	f005 fef1 	bl	8008448 <HAL_RCCEx_PeriphCLKConfig>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <HAL_ADC_MspInit+0x140>
      Error_Handler();
 800266c:	f000 fb74 	bl	8002d58 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002670:	4b3e      	ldr	r3, [pc, #248]	; (800276c <HAL_ADC_MspInit+0x23c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	3301      	adds	r3, #1
 8002676:	4a3d      	ldr	r2, [pc, #244]	; (800276c <HAL_ADC_MspInit+0x23c>)
 8002678:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800267a:	4b3c      	ldr	r3, [pc, #240]	; (800276c <HAL_ADC_MspInit+0x23c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d10b      	bne.n	800269a <HAL_ADC_MspInit+0x16a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002682:	4b3b      	ldr	r3, [pc, #236]	; (8002770 <HAL_ADC_MspInit+0x240>)
 8002684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002686:	4a3a      	ldr	r2, [pc, #232]	; (8002770 <HAL_ADC_MspInit+0x240>)
 8002688:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800268c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800268e:	4b38      	ldr	r3, [pc, #224]	; (8002770 <HAL_ADC_MspInit+0x240>)
 8002690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002692:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002696:	617b      	str	r3, [r7, #20]
 8002698:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800269a:	4b35      	ldr	r3, [pc, #212]	; (8002770 <HAL_ADC_MspInit+0x240>)
 800269c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269e:	4a34      	ldr	r2, [pc, #208]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026a6:	4b32      	ldr	r3, [pc, #200]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80026a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	613b      	str	r3, [r7, #16]
 80026b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b2:	4b2f      	ldr	r3, [pc, #188]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80026b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b6:	4a2e      	ldr	r2, [pc, #184]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80026b8:	f043 0302 	orr.w	r3, r3, #2
 80026bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026be:	4b2c      	ldr	r3, [pc, #176]	; (8002770 <HAL_ADC_MspInit+0x240>)
 80026c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = V_BAT_ADC_Pin|V_AUX_ADC_Pin;
 80026ca:	2360      	movs	r3, #96	; 0x60
 80026cc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ce:	2303      	movs	r3, #3
 80026d0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80026da:	4619      	mov	r1, r3
 80026dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026e0:	f004 feee 	bl	80074c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC2_NTC1_Pin|ADC2_NTC2_Pin;
 80026e4:	f640 0304 	movw	r3, #2052	; 0x804
 80026e8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ea:	2303      	movs	r3, #3
 80026ec:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ee:	2300      	movs	r3, #0
 80026f0:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026f2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80026f6:	4619      	mov	r1, r3
 80026f8:	4821      	ldr	r0, [pc, #132]	; (8002780 <HAL_ADC_MspInit+0x250>)
 80026fa:	f004 fee1 	bl	80074c0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80026fe:	4b21      	ldr	r3, [pc, #132]	; (8002784 <HAL_ADC_MspInit+0x254>)
 8002700:	4a21      	ldr	r2, [pc, #132]	; (8002788 <HAL_ADC_MspInit+0x258>)
 8002702:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8002704:	4b1f      	ldr	r3, [pc, #124]	; (8002784 <HAL_ADC_MspInit+0x254>)
 8002706:	2224      	movs	r2, #36	; 0x24
 8002708:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800270a:	4b1e      	ldr	r3, [pc, #120]	; (8002784 <HAL_ADC_MspInit+0x254>)
 800270c:	2200      	movs	r2, #0
 800270e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002710:	4b1c      	ldr	r3, [pc, #112]	; (8002784 <HAL_ADC_MspInit+0x254>)
 8002712:	2200      	movs	r2, #0
 8002714:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002716:	4b1b      	ldr	r3, [pc, #108]	; (8002784 <HAL_ADC_MspInit+0x254>)
 8002718:	2280      	movs	r2, #128	; 0x80
 800271a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800271c:	4b19      	ldr	r3, [pc, #100]	; (8002784 <HAL_ADC_MspInit+0x254>)
 800271e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002722:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002724:	4b17      	ldr	r3, [pc, #92]	; (8002784 <HAL_ADC_MspInit+0x254>)
 8002726:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800272a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800272c:	4b15      	ldr	r3, [pc, #84]	; (8002784 <HAL_ADC_MspInit+0x254>)
 800272e:	2220      	movs	r2, #32
 8002730:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002732:	4b14      	ldr	r3, [pc, #80]	; (8002784 <HAL_ADC_MspInit+0x254>)
 8002734:	2200      	movs	r2, #0
 8002736:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002738:	4812      	ldr	r0, [pc, #72]	; (8002784 <HAL_ADC_MspInit+0x254>)
 800273a:	f003 fce9 	bl	8006110 <HAL_DMA_Init>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <HAL_ADC_MspInit+0x218>
      Error_Handler();
 8002744:	f000 fb08 	bl	8002d58 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a0e      	ldr	r2, [pc, #56]	; (8002784 <HAL_ADC_MspInit+0x254>)
 800274c:	655a      	str	r2, [r3, #84]	; 0x54
 800274e:	4a0d      	ldr	r2, [pc, #52]	; (8002784 <HAL_ADC_MspInit+0x254>)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002754:	2200      	movs	r2, #0
 8002756:	2100      	movs	r1, #0
 8002758:	2012      	movs	r0, #18
 800275a:	f003 fa60 	bl	8005c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800275e:	2012      	movs	r0, #18
 8002760:	f003 fa77 	bl	8005c52 <HAL_NVIC_EnableIRQ>
}
 8002764:	bf00      	nop
 8002766:	3778      	adds	r7, #120	; 0x78
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000738 	.word	0x20000738
 8002770:	40021000 	.word	0x40021000
 8002774:	20000678 	.word	0x20000678
 8002778:	40020008 	.word	0x40020008
 800277c:	50000100 	.word	0x50000100
 8002780:	48000400 	.word	0x48000400
 8002784:	200006d8 	.word	0x200006d8
 8002788:	4002001c 	.word	0x4002001c

0800278c <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08c      	sub	sp, #48	; 0x30
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002792:	463b      	mov	r3, r7
 8002794:	2230      	movs	r2, #48	; 0x30
 8002796:	2100      	movs	r1, #0
 8002798:	4618      	mov	r0, r3
 800279a:	f009 fb11 	bl	800bdc0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800279e:	4b16      	ldr	r3, [pc, #88]	; (80027f8 <MX_DAC1_Init+0x6c>)
 80027a0:	4a16      	ldr	r2, [pc, #88]	; (80027fc <MX_DAC1_Init+0x70>)
 80027a2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80027a4:	4814      	ldr	r0, [pc, #80]	; (80027f8 <MX_DAC1_Init+0x6c>)
 80027a6:	f003 fa6e 	bl	8005c86 <HAL_DAC_Init>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80027b0:	f000 fad2 	bl	8002d58 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80027b4:	2300      	movs	r3, #0
 80027b6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80027b8:	2300      	movs	r3, #0
 80027ba:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80027bc:	2300      	movs	r3, #0
 80027be:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80027c0:	2300      	movs	r3, #0
 80027c2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80027c8:	2300      	movs	r3, #0
 80027ca:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80027cc:	2300      	movs	r3, #0
 80027ce:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80027d0:	2301      	movs	r3, #1
 80027d2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80027d4:	2300      	movs	r3, #0
 80027d6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80027d8:	463b      	mov	r3, r7
 80027da:	2200      	movs	r2, #0
 80027dc:	4619      	mov	r1, r3
 80027de:	4806      	ldr	r0, [pc, #24]	; (80027f8 <MX_DAC1_Init+0x6c>)
 80027e0:	f003 faee 	bl	8005dc0 <HAL_DAC_ConfigChannel>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80027ea:	f000 fab5 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80027ee:	bf00      	nop
 80027f0:	3730      	adds	r7, #48	; 0x30
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	2000073c 	.word	0x2000073c
 80027fc:	50000800 	.word	0x50000800

08002800 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b08a      	sub	sp, #40	; 0x28
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002808:	f107 0314 	add.w	r3, r7, #20
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	605a      	str	r2, [r3, #4]
 8002812:	609a      	str	r2, [r3, #8]
 8002814:	60da      	str	r2, [r3, #12]
 8002816:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a15      	ldr	r2, [pc, #84]	; (8002874 <HAL_DAC_MspInit+0x74>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d124      	bne.n	800286c <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002822:	4b15      	ldr	r3, [pc, #84]	; (8002878 <HAL_DAC_MspInit+0x78>)
 8002824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002826:	4a14      	ldr	r2, [pc, #80]	; (8002878 <HAL_DAC_MspInit+0x78>)
 8002828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800282c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800282e:	4b12      	ldr	r3, [pc, #72]	; (8002878 <HAL_DAC_MspInit+0x78>)
 8002830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002832:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002836:	613b      	str	r3, [r7, #16]
 8002838:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800283a:	4b0f      	ldr	r3, [pc, #60]	; (8002878 <HAL_DAC_MspInit+0x78>)
 800283c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283e:	4a0e      	ldr	r2, [pc, #56]	; (8002878 <HAL_DAC_MspInit+0x78>)
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002846:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <HAL_DAC_MspInit+0x78>)
 8002848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002852:	2310      	movs	r3, #16
 8002854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002856:	2303      	movs	r3, #3
 8002858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285e:	f107 0314 	add.w	r3, r7, #20
 8002862:	4619      	mov	r1, r3
 8002864:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002868:	f004 fe2a 	bl	80074c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800286c:	bf00      	nop
 800286e:	3728      	adds	r7, #40	; 0x28
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	50000800 	.word	0x50000800
 8002878:	40021000 	.word	0x40021000

0800287c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002882:	4b30      	ldr	r3, [pc, #192]	; (8002944 <MX_DMA_Init+0xc8>)
 8002884:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002886:	4a2f      	ldr	r2, [pc, #188]	; (8002944 <MX_DMA_Init+0xc8>)
 8002888:	f043 0304 	orr.w	r3, r3, #4
 800288c:	6493      	str	r3, [r2, #72]	; 0x48
 800288e:	4b2d      	ldr	r3, [pc, #180]	; (8002944 <MX_DMA_Init+0xc8>)
 8002890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800289a:	4b2a      	ldr	r3, [pc, #168]	; (8002944 <MX_DMA_Init+0xc8>)
 800289c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800289e:	4a29      	ldr	r2, [pc, #164]	; (8002944 <MX_DMA_Init+0xc8>)
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	6493      	str	r3, [r2, #72]	; 0x48
 80028a6:	4b27      	ldr	r3, [pc, #156]	; (8002944 <MX_DMA_Init+0xc8>)
 80028a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80028b2:	4b24      	ldr	r3, [pc, #144]	; (8002944 <MX_DMA_Init+0xc8>)
 80028b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028b6:	4a23      	ldr	r2, [pc, #140]	; (8002944 <MX_DMA_Init+0xc8>)
 80028b8:	f043 0302 	orr.w	r3, r3, #2
 80028bc:	6493      	str	r3, [r2, #72]	; 0x48
 80028be:	4b21      	ldr	r3, [pc, #132]	; (8002944 <MX_DMA_Init+0xc8>)
 80028c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	607b      	str	r3, [r7, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028ca:	2200      	movs	r2, #0
 80028cc:	2100      	movs	r1, #0
 80028ce:	200b      	movs	r0, #11
 80028d0:	f003 f9a5 	bl	8005c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028d4:	200b      	movs	r0, #11
 80028d6:	f003 f9bc 	bl	8005c52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80028da:	2200      	movs	r2, #0
 80028dc:	2100      	movs	r1, #0
 80028de:	200c      	movs	r0, #12
 80028e0:	f003 f99d 	bl	8005c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80028e4:	200c      	movs	r0, #12
 80028e6:	f003 f9b4 	bl	8005c52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80028ea:	2200      	movs	r2, #0
 80028ec:	2100      	movs	r1, #0
 80028ee:	200d      	movs	r0, #13
 80028f0:	f003 f995 	bl	8005c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80028f4:	200d      	movs	r0, #13
 80028f6:	f003 f9ac 	bl	8005c52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	200e      	movs	r0, #14
 8002900:	f003 f98d 	bl	8005c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002904:	200e      	movs	r0, #14
 8002906:	f003 f9a4 	bl	8005c52 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800290a:	2200      	movs	r2, #0
 800290c:	2100      	movs	r1, #0
 800290e:	2038      	movs	r0, #56	; 0x38
 8002910:	f003 f985 	bl	8005c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8002914:	2038      	movs	r0, #56	; 0x38
 8002916:	f003 f99c 	bl	8005c52 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800291a:	2200      	movs	r2, #0
 800291c:	2100      	movs	r1, #0
 800291e:	2039      	movs	r0, #57	; 0x39
 8002920:	f003 f97d 	bl	8005c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8002924:	2039      	movs	r0, #57	; 0x39
 8002926:	f003 f994 	bl	8005c52 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800292a:	2200      	movs	r2, #0
 800292c:	2100      	movs	r1, #0
 800292e:	203a      	movs	r0, #58	; 0x3a
 8002930:	f003 f975 	bl	8005c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8002934:	203a      	movs	r0, #58	; 0x3a
 8002936:	f003 f98c 	bl	8005c52 <HAL_NVIC_EnableIRQ>

}
 800293a:	bf00      	nop
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40021000 	.word	0x40021000

08002948 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800294c:	4b20      	ldr	r3, [pc, #128]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 800294e:	4a21      	ldr	r2, [pc, #132]	; (80029d4 <MX_FDCAN1_Init+0x8c>)
 8002950:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002952:	4b1f      	ldr	r3, [pc, #124]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 8002954:	2200      	movs	r2, #0
 8002956:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002958:	4b1d      	ldr	r3, [pc, #116]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 800295a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800295e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002960:	4b1b      	ldr	r3, [pc, #108]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 8002962:	2200      	movs	r2, #0
 8002964:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002966:	4b1a      	ldr	r3, [pc, #104]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 8002968:	2200      	movs	r2, #0
 800296a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800296c:	4b18      	ldr	r3, [pc, #96]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 800296e:	2200      	movs	r2, #0
 8002970:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002972:	4b17      	ldr	r3, [pc, #92]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 8002974:	2200      	movs	r2, #0
 8002976:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8002978:	4b15      	ldr	r3, [pc, #84]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 800297a:	2201      	movs	r2, #1
 800297c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 7;
 800297e:	4b14      	ldr	r3, [pc, #80]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 8002980:	2207      	movs	r2, #7
 8002982:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 42;
 8002984:	4b12      	ldr	r3, [pc, #72]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 8002986:	222a      	movs	r2, #42	; 0x2a
 8002988:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 7;
 800298a:	4b11      	ldr	r3, [pc, #68]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 800298c:	2207      	movs	r2, #7
 800298e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002990:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 8002992:	2201      	movs	r2, #1
 8002994:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 9;
 8002996:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 8002998:	2209      	movs	r2, #9
 800299a:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 10;
 800299c:	4b0c      	ldr	r3, [pc, #48]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 800299e:	220a      	movs	r2, #10
 80029a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 9;
 80029a2:	4b0b      	ldr	r3, [pc, #44]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 80029a4:	2209      	movs	r2, #9
 80029a6:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80029a8:	4b09      	ldr	r3, [pc, #36]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80029ae:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80029b4:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80029ba:	4805      	ldr	r0, [pc, #20]	; (80029d0 <MX_FDCAN1_Init+0x88>)
 80029bc:	f003 feda 	bl	8006774 <HAL_FDCAN_Init>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80029c6:	f000 f9c7 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80029ca:	bf00      	nop
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000750 	.word	0x20000750
 80029d4:	40006400 	.word	0x40006400

080029d8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b09a      	sub	sp, #104	; 0x68
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]
 80029e8:	605a      	str	r2, [r3, #4]
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	60da      	str	r2, [r3, #12]
 80029ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029f0:	f107 0310 	add.w	r3, r7, #16
 80029f4:	2244      	movs	r2, #68	; 0x44
 80029f6:	2100      	movs	r1, #0
 80029f8:	4618      	mov	r0, r3
 80029fa:	f009 f9e1 	bl	800bdc0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a24      	ldr	r2, [pc, #144]	; (8002a94 <HAL_FDCAN_MspInit+0xbc>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d141      	bne.n	8002a8c <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002a08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a0c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002a0e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a12:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a14:	f107 0310 	add.w	r3, r7, #16
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f005 fd15 	bl	8008448 <HAL_RCCEx_PeriphCLKConfig>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002a24:	f000 f998 	bl	8002d58 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002a28:	4b1b      	ldr	r3, [pc, #108]	; (8002a98 <HAL_FDCAN_MspInit+0xc0>)
 8002a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a2c:	4a1a      	ldr	r2, [pc, #104]	; (8002a98 <HAL_FDCAN_MspInit+0xc0>)
 8002a2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a32:	6593      	str	r3, [r2, #88]	; 0x58
 8002a34:	4b18      	ldr	r3, [pc, #96]	; (8002a98 <HAL_FDCAN_MspInit+0xc0>)
 8002a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3c:	60fb      	str	r3, [r7, #12]
 8002a3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a40:	4b15      	ldr	r3, [pc, #84]	; (8002a98 <HAL_FDCAN_MspInit+0xc0>)
 8002a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a44:	4a14      	ldr	r2, [pc, #80]	; (8002a98 <HAL_FDCAN_MspInit+0xc0>)
 8002a46:	f043 0301 	orr.w	r3, r3, #1
 8002a4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a4c:	4b12      	ldr	r3, [pc, #72]	; (8002a98 <HAL_FDCAN_MspInit+0xc0>)
 8002a4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002a58:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002a5c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a66:	2300      	movs	r3, #0
 8002a68:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002a6a:	2309      	movs	r3, #9
 8002a6c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a6e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002a72:	4619      	mov	r1, r3
 8002a74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a78:	f004 fd22 	bl	80074c0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2100      	movs	r1, #0
 8002a80:	2015      	movs	r0, #21
 8002a82:	f003 f8cc 	bl	8005c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002a86:	2015      	movs	r0, #21
 8002a88:	f003 f8e3 	bl	8005c52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8002a8c:	bf00      	nop
 8002a8e:	3768      	adds	r7, #104	; 0x68
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40006400 	.word	0x40006400
 8002a98:	40021000 	.word	0x40021000

08002a9c <MX_FMAC_Init>:

FMAC_HandleTypeDef hfmac;

/* FMAC init function */
void MX_FMAC_Init(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 8002aa0:	4b06      	ldr	r3, [pc, #24]	; (8002abc <MX_FMAC_Init+0x20>)
 8002aa2:	4a07      	ldr	r2, [pc, #28]	; (8002ac0 <MX_FMAC_Init+0x24>)
 8002aa4:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 8002aa6:	4805      	ldr	r0, [pc, #20]	; (8002abc <MX_FMAC_Init+0x20>)
 8002aa8:	f004 fc5e 	bl	8007368 <HAL_FMAC_Init>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 8002ab2:	f000 f951 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	200007b4 	.word	0x200007b4
 8002ac0:	40021400 	.word	0x40021400

08002ac4 <HAL_FMAC_MspInit>:

void HAL_FMAC_MspInit(FMAC_HandleTypeDef* fmacHandle)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]

  if(fmacHandle->Instance==FMAC)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a0a      	ldr	r2, [pc, #40]	; (8002afc <HAL_FMAC_MspInit+0x38>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d10b      	bne.n	8002aee <HAL_FMAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* FMAC clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 8002ad6:	4b0a      	ldr	r3, [pc, #40]	; (8002b00 <HAL_FMAC_MspInit+0x3c>)
 8002ad8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ada:	4a09      	ldr	r2, [pc, #36]	; (8002b00 <HAL_FMAC_MspInit+0x3c>)
 8002adc:	f043 0310 	orr.w	r3, r3, #16
 8002ae0:	6493      	str	r3, [r2, #72]	; 0x48
 8002ae2:	4b07      	ldr	r3, [pc, #28]	; (8002b00 <HAL_FMAC_MspInit+0x3c>)
 8002ae4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }
}
 8002aee:	bf00      	nop
 8002af0:	3714      	adds	r7, #20
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	40021400 	.word	0x40021400
 8002b00:	40021000 	.word	0x40021000

08002b04 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b08a      	sub	sp, #40	; 0x28
 8002b08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0a:	f107 0314 	add.w	r3, r7, #20
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	605a      	str	r2, [r3, #4]
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	60da      	str	r2, [r3, #12]
 8002b18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b1a:	4b51      	ldr	r3, [pc, #324]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1e:	4a50      	ldr	r2, [pc, #320]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b20:	f043 0320 	orr.w	r3, r3, #32
 8002b24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b26:	4b4e      	ldr	r3, [pc, #312]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2a:	f003 0320 	and.w	r3, r3, #32
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b32:	4b4b      	ldr	r3, [pc, #300]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b36:	4a4a      	ldr	r2, [pc, #296]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b38:	f043 0304 	orr.w	r3, r3, #4
 8002b3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b3e:	4b48      	ldr	r3, [pc, #288]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b42:	f003 0304 	and.w	r3, r3, #4
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4a:	4b45      	ldr	r3, [pc, #276]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b4e:	4a44      	ldr	r2, [pc, #272]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b56:	4b42      	ldr	r3, [pc, #264]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	60bb      	str	r3, [r7, #8]
 8002b60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b62:	4b3f      	ldr	r3, [pc, #252]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b66:	4a3e      	ldr	r2, [pc, #248]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b68:	f043 0302 	orr.w	r3, r3, #2
 8002b6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b6e:	4b3c      	ldr	r3, [pc, #240]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	607b      	str	r3, [r7, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b7a:	4b39      	ldr	r3, [pc, #228]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b7e:	4a38      	ldr	r2, [pc, #224]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b80:	f043 0308 	orr.w	r3, r3, #8
 8002b84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b86:	4b36      	ldr	r3, [pc, #216]	; (8002c60 <MX_GPIO_Init+0x15c>)
 8002b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	603b      	str	r3, [r7, #0]
 8002b90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RUNNING_LED_Pin|WARNING_LED_Pin, GPIO_PIN_RESET);
 8002b92:	2200      	movs	r2, #0
 8002b94:	21c0      	movs	r1, #192	; 0xc0
 8002b96:	4833      	ldr	r0, [pc, #204]	; (8002c64 <MX_GPIO_Init+0x160>)
 8002b98:	f004 fe14 	bl	80077c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ba2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ba6:	f004 fe0d 	bl	80077c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, GPIO_PIN_RESET);
 8002baa:	2200      	movs	r2, #0
 8002bac:	2104      	movs	r1, #4
 8002bae:	482e      	ldr	r0, [pc, #184]	; (8002c68 <MX_GPIO_Init+0x164>)
 8002bb0:	f004 fe08 	bl	80077c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, GPIO_PIN_RESET);
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2140      	movs	r1, #64	; 0x40
 8002bb8:	482c      	ldr	r0, [pc, #176]	; (8002c6c <MX_GPIO_Init+0x168>)
 8002bba:	f004 fe03 	bl	80077c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RUNNING_LED_Pin|WARNING_LED_Pin;
 8002bbe:	23c0      	movs	r3, #192	; 0xc0
 8002bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bce:	f107 0314 	add.w	r3, r7, #20
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4823      	ldr	r0, [pc, #140]	; (8002c64 <MX_GPIO_Init+0x160>)
 8002bd6:	f004 fc73 	bl	80074c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002bda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be0:	2302      	movs	r3, #2
 8002be2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be4:	2300      	movs	r3, #0
 8002be6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be8:	2300      	movs	r3, #0
 8002bea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002bec:	2300      	movs	r3, #0
 8002bee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf0:	f107 0314 	add.w	r3, r7, #20
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bfa:	f004 fc61 	bl	80074c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
 8002bfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c04:	2301      	movs	r3, #1
 8002c06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8002c10:	f107 0314 	add.w	r3, r7, #20
 8002c14:	4619      	mov	r1, r3
 8002c16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c1a:	f004 fc51 	bl	80074c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER2_CS_Pin;
 8002c1e:	2304      	movs	r3, #4
 8002c20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c22:	2301      	movs	r3, #1
 8002c24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ENCODER2_CS_GPIO_Port, &GPIO_InitStruct);
 8002c2e:	f107 0314 	add.w	r3, r7, #20
 8002c32:	4619      	mov	r1, r3
 8002c34:	480c      	ldr	r0, [pc, #48]	; (8002c68 <MX_GPIO_Init+0x164>)
 8002c36:	f004 fc43 	bl	80074c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER1_CS_Pin;
 8002c3a:	2340      	movs	r3, #64	; 0x40
 8002c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c42:	2300      	movs	r3, #0
 8002c44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c46:	2300      	movs	r3, #0
 8002c48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ENCODER1_CS_GPIO_Port, &GPIO_InitStruct);
 8002c4a:	f107 0314 	add.w	r3, r7, #20
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4806      	ldr	r0, [pc, #24]	; (8002c6c <MX_GPIO_Init+0x168>)
 8002c52:	f004 fc35 	bl	80074c0 <HAL_GPIO_Init>

}
 8002c56:	bf00      	nop
 8002c58:	3728      	adds	r7, #40	; 0x28
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000
 8002c64:	48000800 	.word	0x48000800
 8002c68:	48000c00 	.word	0x48000c00
 8002c6c:	48000400 	.word	0x48000400

08002c70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c74:	f000 fe05 	bl	8003882 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c78:	f000 f81b 	bl	8002cb2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c7c:	f7ff ff42 	bl	8002b04 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c80:	f7ff fdfc 	bl	800287c <MX_DMA_Init>
  MX_FDCAN1_Init();
 8002c84:	f7ff fe60 	bl	8002948 <MX_FDCAN1_Init>
  MX_SPI1_Init();
 8002c88:	f000 f86c 	bl	8002d64 <MX_SPI1_Init>
  MX_SPI3_Init();
 8002c8c:	f000 f8a8 	bl	8002de0 <MX_SPI3_Init>
  MX_TIM1_Init();
 8002c90:	f000 fb3c 	bl	800330c <MX_TIM1_Init>
  MX_ADC1_Init();
 8002c94:	f7ff faf4 	bl	8002280 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002c98:	f7ff fba6 	bl	80023e8 <MX_ADC2_Init>
  MX_DAC1_Init();
 8002c9c:	f7ff fd76 	bl	800278c <MX_DAC1_Init>
  MX_USART1_UART_Init();
 8002ca0:	f000 fcec 	bl	800367c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8002ca4:	f000 fbfa 	bl	800349c <MX_TIM3_Init>
  MX_FMAC_Init();
 8002ca8:	f7ff fef8 	bl	8002a9c <MX_FMAC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	BLDC_main();
 8002cac:	f7fd fd7a 	bl	80007a4 <BLDC_main>
 8002cb0:	e7fc      	b.n	8002cac <main+0x3c>

08002cb2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b094      	sub	sp, #80	; 0x50
 8002cb6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cb8:	f107 0318 	add.w	r3, r7, #24
 8002cbc:	2238      	movs	r2, #56	; 0x38
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f009 f87d 	bl	800bdc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cc6:	1d3b      	adds	r3, r7, #4
 8002cc8:	2200      	movs	r2, #0
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	605a      	str	r2, [r3, #4]
 8002cce:	609a      	str	r2, [r3, #8]
 8002cd0:	60da      	str	r2, [r3, #12]
 8002cd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f004 fd8d 	bl	80077f4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cda:	2302      	movs	r3, #2
 8002cdc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ce4:	2340      	movs	r3, #64	; 0x40
 8002ce6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ce8:	2302      	movs	r3, #2
 8002cea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cec:	2302      	movs	r3, #2
 8002cee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002cf0:	2304      	movs	r3, #4
 8002cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002cf4:	2350      	movs	r3, #80	; 0x50
 8002cf6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8002cfc:	2308      	movs	r3, #8
 8002cfe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002d00:	2302      	movs	r3, #2
 8002d02:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d04:	f107 0318 	add.w	r3, r7, #24
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f004 fe27 	bl	800795c <HAL_RCC_OscConfig>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002d14:	f000 f820 	bl	8002d58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d18:	230f      	movs	r3, #15
 8002d1a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d20:	2300      	movs	r3, #0
 8002d22:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d24:	2300      	movs	r3, #0
 8002d26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002d2c:	1d3b      	adds	r3, r7, #4
 8002d2e:	2104      	movs	r1, #4
 8002d30:	4618      	mov	r0, r3
 8002d32:	f005 f92b 	bl	8007f8c <HAL_RCC_ClockConfig>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002d3c:	f000 f80c 	bl	8002d58 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_16);
 8002d40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d44:	f04f 7140 	mov.w	r1, #50331648	; 0x3000000
 8002d48:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d4c:	f005 fa5a 	bl	8008204 <HAL_RCC_MCOConfig>
}
 8002d50:	bf00      	nop
 8002d52:	3750      	adds	r7, #80	; 0x50
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d5c:	b672      	cpsid	i
}
 8002d5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d60:	e7fe      	b.n	8002d60 <Error_Handler+0x8>
	...

08002d64 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi3_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002d68:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002d6a:	4a1c      	ldr	r2, [pc, #112]	; (8002ddc <MX_SPI1_Init+0x78>)
 8002d6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d6e:	4b1a      	ldr	r3, [pc, #104]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002d70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d76:	4b18      	ldr	r3, [pc, #96]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d7c:	4b16      	ldr	r3, [pc, #88]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002d7e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002d82:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d84:	4b14      	ldr	r3, [pc, #80]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d8a:	4b13      	ldr	r3, [pc, #76]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d90:	4b11      	ldr	r3, [pc, #68]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002d92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d96:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002d98:	4b0f      	ldr	r3, [pc, #60]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d9e:	4b0e      	ldr	r3, [pc, #56]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002da4:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002daa:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002db0:	4b09      	ldr	r3, [pc, #36]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002db2:	2207      	movs	r2, #7
 8002db4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002db6:	4b08      	ldr	r3, [pc, #32]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002dbc:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002dbe:	2208      	movs	r2, #8
 8002dc0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002dc2:	4805      	ldr	r0, [pc, #20]	; (8002dd8 <MX_SPI1_Init+0x74>)
 8002dc4:	f005 fd30 	bl	8008828 <HAL_SPI_Init>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002dce:	f7ff ffc3 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002dd2:	bf00      	nop
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	200007ec 	.word	0x200007ec
 8002ddc:	40013000 	.word	0x40013000

08002de0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002de4:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002de6:	4a1c      	ldr	r2, [pc, #112]	; (8002e58 <MX_SPI3_Init+0x78>)
 8002de8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002dea:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002dec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002df0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002df2:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002df8:	4b16      	ldr	r3, [pc, #88]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002dfa:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002dfe:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e00:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e06:	4b13      	ldr	r3, [pc, #76]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002e0c:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e12:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002e14:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e16:	2220      	movs	r2, #32
 8002e18:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e1a:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e26:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002e2c:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e2e:	2207      	movs	r2, #7
 8002e30:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e32:	4b08      	ldr	r3, [pc, #32]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002e38:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e3a:	2208      	movs	r2, #8
 8002e3c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002e3e:	4805      	ldr	r0, [pc, #20]	; (8002e54 <MX_SPI3_Init+0x74>)
 8002e40:	f005 fcf2 	bl	8008828 <HAL_SPI_Init>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002e4a:	f7ff ff85 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20000850 	.word	0x20000850
 8002e58:	40003c00 	.word	0x40003c00

08002e5c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b08c      	sub	sp, #48	; 0x30
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e64:	f107 031c 	add.w	r3, r7, #28
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	605a      	str	r2, [r3, #4]
 8002e6e:	609a      	str	r2, [r3, #8]
 8002e70:	60da      	str	r2, [r3, #12]
 8002e72:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a89      	ldr	r2, [pc, #548]	; (80030a0 <HAL_SPI_MspInit+0x244>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	f040 8083 	bne.w	8002f86 <HAL_SPI_MspInit+0x12a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e80:	4b88      	ldr	r3, [pc, #544]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e84:	4a87      	ldr	r2, [pc, #540]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002e86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e8a:	6613      	str	r3, [r2, #96]	; 0x60
 8002e8c:	4b85      	ldr	r3, [pc, #532]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002e8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e94:	61bb      	str	r3, [r7, #24]
 8002e96:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e98:	4b82      	ldr	r3, [pc, #520]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002e9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e9c:	4a81      	ldr	r2, [pc, #516]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002e9e:	f043 0302 	orr.w	r3, r3, #2
 8002ea2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ea4:	4b7f      	ldr	r3, [pc, #508]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002ea6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	617b      	str	r3, [r7, #20]
 8002eae:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002eb0:	2338      	movs	r3, #56	; 0x38
 8002eb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ec0:	2305      	movs	r3, #5
 8002ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec4:	f107 031c 	add.w	r3, r7, #28
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4877      	ldr	r0, [pc, #476]	; (80030a8 <HAL_SPI_MspInit+0x24c>)
 8002ecc:	f004 faf8 	bl	80074c0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel3;
 8002ed0:	4b76      	ldr	r3, [pc, #472]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002ed2:	4a77      	ldr	r2, [pc, #476]	; (80030b0 <HAL_SPI_MspInit+0x254>)
 8002ed4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002ed6:	4b75      	ldr	r3, [pc, #468]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002ed8:	220a      	movs	r2, #10
 8002eda:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002edc:	4b73      	ldr	r3, [pc, #460]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ee2:	4b72      	ldr	r3, [pc, #456]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ee8:	4b70      	ldr	r3, [pc, #448]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002eea:	2280      	movs	r2, #128	; 0x80
 8002eec:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eee:	4b6f      	ldr	r3, [pc, #444]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ef4:	4b6d      	ldr	r3, [pc, #436]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002efa:	4b6c      	ldr	r3, [pc, #432]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f00:	4b6a      	ldr	r3, [pc, #424]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002f06:	4869      	ldr	r0, [pc, #420]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002f08:	f003 f902 	bl	8006110 <HAL_DMA_Init>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8002f12:	f7ff ff21 	bl	8002d58 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a64      	ldr	r2, [pc, #400]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002f1a:	659a      	str	r2, [r3, #88]	; 0x58
 8002f1c:	4a63      	ldr	r2, [pc, #396]	; (80030ac <HAL_SPI_MspInit+0x250>)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel4;
 8002f22:	4b64      	ldr	r3, [pc, #400]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f24:	4a64      	ldr	r2, [pc, #400]	; (80030b8 <HAL_SPI_MspInit+0x25c>)
 8002f26:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002f28:	4b62      	ldr	r3, [pc, #392]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f2a:	220b      	movs	r2, #11
 8002f2c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f2e:	4b61      	ldr	r3, [pc, #388]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f30:	2210      	movs	r2, #16
 8002f32:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f34:	4b5f      	ldr	r3, [pc, #380]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f3a:	4b5e      	ldr	r3, [pc, #376]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f3c:	2280      	movs	r2, #128	; 0x80
 8002f3e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f40:	4b5c      	ldr	r3, [pc, #368]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f46:	4b5b      	ldr	r3, [pc, #364]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002f4c:	4b59      	ldr	r3, [pc, #356]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f52:	4b58      	ldr	r3, [pc, #352]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002f58:	4856      	ldr	r0, [pc, #344]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f5a:	f003 f8d9 	bl	8006110 <HAL_DMA_Init>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8002f64:	f7ff fef8 	bl	8002d58 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a52      	ldr	r2, [pc, #328]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f6c:	655a      	str	r2, [r3, #84]	; 0x54
 8002f6e:	4a51      	ldr	r2, [pc, #324]	; (80030b4 <HAL_SPI_MspInit+0x258>)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002f74:	2200      	movs	r2, #0
 8002f76:	2100      	movs	r1, #0
 8002f78:	2023      	movs	r0, #35	; 0x23
 8002f7a:	f002 fe50 	bl	8005c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002f7e:	2023      	movs	r0, #35	; 0x23
 8002f80:	f002 fe67 	bl	8005c52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002f84:	e088      	b.n	8003098 <HAL_SPI_MspInit+0x23c>
  else if(spiHandle->Instance==SPI3)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a4c      	ldr	r2, [pc, #304]	; (80030bc <HAL_SPI_MspInit+0x260>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	f040 8083 	bne.w	8003098 <HAL_SPI_MspInit+0x23c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002f92:	4b44      	ldr	r3, [pc, #272]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f96:	4a43      	ldr	r2, [pc, #268]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002f98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f9c:	6593      	str	r3, [r2, #88]	; 0x58
 8002f9e:	4b41      	ldr	r3, [pc, #260]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fa6:	613b      	str	r3, [r7, #16]
 8002fa8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002faa:	4b3e      	ldr	r3, [pc, #248]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fae:	4a3d      	ldr	r2, [pc, #244]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002fb0:	f043 0304 	orr.w	r3, r3, #4
 8002fb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fb6:	4b3b      	ldr	r3, [pc, #236]	; (80030a4 <HAL_SPI_MspInit+0x248>)
 8002fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002fc2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002fc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002fd4:	2306      	movs	r3, #6
 8002fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fd8:	f107 031c 	add.w	r3, r7, #28
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4838      	ldr	r0, [pc, #224]	; (80030c0 <HAL_SPI_MspInit+0x264>)
 8002fe0:	f004 fa6e 	bl	80074c0 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA2_Channel1;
 8002fe4:	4b37      	ldr	r3, [pc, #220]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8002fe6:	4a38      	ldr	r2, [pc, #224]	; (80030c8 <HAL_SPI_MspInit+0x26c>)
 8002fe8:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 8002fea:	4b36      	ldr	r3, [pc, #216]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8002fec:	220e      	movs	r2, #14
 8002fee:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ff0:	4b34      	ldr	r3, [pc, #208]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ff6:	4b33      	ldr	r3, [pc, #204]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ffc:	4b31      	ldr	r3, [pc, #196]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8002ffe:	2280      	movs	r2, #128	; 0x80
 8003000:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003002:	4b30      	ldr	r3, [pc, #192]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8003004:	2200      	movs	r2, #0
 8003006:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003008:	4b2e      	ldr	r3, [pc, #184]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 800300a:	2200      	movs	r2, #0
 800300c:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800300e:	4b2d      	ldr	r3, [pc, #180]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8003010:	2200      	movs	r2, #0
 8003012:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003014:	4b2b      	ldr	r3, [pc, #172]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8003016:	2200      	movs	r2, #0
 8003018:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800301a:	482a      	ldr	r0, [pc, #168]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 800301c:	f003 f878 	bl	8006110 <HAL_DMA_Init>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_SPI_MspInit+0x1ce>
      Error_Handler();
 8003026:	f7ff fe97 	bl	8002d58 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a25      	ldr	r2, [pc, #148]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 800302e:	659a      	str	r2, [r3, #88]	; 0x58
 8003030:	4a24      	ldr	r2, [pc, #144]	; (80030c4 <HAL_SPI_MspInit+0x268>)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi3_tx.Instance = DMA2_Channel2;
 8003036:	4b25      	ldr	r3, [pc, #148]	; (80030cc <HAL_SPI_MspInit+0x270>)
 8003038:	4a25      	ldr	r2, [pc, #148]	; (80030d0 <HAL_SPI_MspInit+0x274>)
 800303a:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 800303c:	4b23      	ldr	r3, [pc, #140]	; (80030cc <HAL_SPI_MspInit+0x270>)
 800303e:	220f      	movs	r2, #15
 8003040:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003042:	4b22      	ldr	r3, [pc, #136]	; (80030cc <HAL_SPI_MspInit+0x270>)
 8003044:	2210      	movs	r2, #16
 8003046:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003048:	4b20      	ldr	r3, [pc, #128]	; (80030cc <HAL_SPI_MspInit+0x270>)
 800304a:	2200      	movs	r2, #0
 800304c:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800304e:	4b1f      	ldr	r3, [pc, #124]	; (80030cc <HAL_SPI_MspInit+0x270>)
 8003050:	2280      	movs	r2, #128	; 0x80
 8003052:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003054:	4b1d      	ldr	r3, [pc, #116]	; (80030cc <HAL_SPI_MspInit+0x270>)
 8003056:	2200      	movs	r2, #0
 8003058:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800305a:	4b1c      	ldr	r3, [pc, #112]	; (80030cc <HAL_SPI_MspInit+0x270>)
 800305c:	2200      	movs	r2, #0
 800305e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8003060:	4b1a      	ldr	r3, [pc, #104]	; (80030cc <HAL_SPI_MspInit+0x270>)
 8003062:	2200      	movs	r2, #0
 8003064:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003066:	4b19      	ldr	r3, [pc, #100]	; (80030cc <HAL_SPI_MspInit+0x270>)
 8003068:	2200      	movs	r2, #0
 800306a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800306c:	4817      	ldr	r0, [pc, #92]	; (80030cc <HAL_SPI_MspInit+0x270>)
 800306e:	f003 f84f 	bl	8006110 <HAL_DMA_Init>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <HAL_SPI_MspInit+0x220>
      Error_Handler();
 8003078:	f7ff fe6e 	bl	8002d58 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a13      	ldr	r2, [pc, #76]	; (80030cc <HAL_SPI_MspInit+0x270>)
 8003080:	655a      	str	r2, [r3, #84]	; 0x54
 8003082:	4a12      	ldr	r2, [pc, #72]	; (80030cc <HAL_SPI_MspInit+0x270>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8003088:	2200      	movs	r2, #0
 800308a:	2100      	movs	r1, #0
 800308c:	2033      	movs	r0, #51	; 0x33
 800308e:	f002 fdc6 	bl	8005c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8003092:	2033      	movs	r0, #51	; 0x33
 8003094:	f002 fddd 	bl	8005c52 <HAL_NVIC_EnableIRQ>
}
 8003098:	bf00      	nop
 800309a:	3730      	adds	r7, #48	; 0x30
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40013000 	.word	0x40013000
 80030a4:	40021000 	.word	0x40021000
 80030a8:	48000400 	.word	0x48000400
 80030ac:	200008b4 	.word	0x200008b4
 80030b0:	40020030 	.word	0x40020030
 80030b4:	20000914 	.word	0x20000914
 80030b8:	40020044 	.word	0x40020044
 80030bc:	40003c00 	.word	0x40003c00
 80030c0:	48000800 	.word	0x48000800
 80030c4:	20000974 	.word	0x20000974
 80030c8:	40020408 	.word	0x40020408
 80030cc:	200009d4 	.word	0x200009d4
 80030d0:	4002041c 	.word	0x4002041c

080030d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030da:	4b0f      	ldr	r3, [pc, #60]	; (8003118 <HAL_MspInit+0x44>)
 80030dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030de:	4a0e      	ldr	r2, [pc, #56]	; (8003118 <HAL_MspInit+0x44>)
 80030e0:	f043 0301 	orr.w	r3, r3, #1
 80030e4:	6613      	str	r3, [r2, #96]	; 0x60
 80030e6:	4b0c      	ldr	r3, [pc, #48]	; (8003118 <HAL_MspInit+0x44>)
 80030e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	607b      	str	r3, [r7, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030f2:	4b09      	ldr	r3, [pc, #36]	; (8003118 <HAL_MspInit+0x44>)
 80030f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f6:	4a08      	ldr	r2, [pc, #32]	; (8003118 <HAL_MspInit+0x44>)
 80030f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030fc:	6593      	str	r3, [r2, #88]	; 0x58
 80030fe:	4b06      	ldr	r3, [pc, #24]	; (8003118 <HAL_MspInit+0x44>)
 8003100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003106:	603b      	str	r3, [r7, #0]
 8003108:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800310a:	f004 fc17 	bl	800793c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	40021000 	.word	0x40021000

0800311c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003120:	e7fe      	b.n	8003120 <NMI_Handler+0x4>

08003122 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003122:	b480      	push	{r7}
 8003124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003126:	e7fe      	b.n	8003126 <HardFault_Handler+0x4>

08003128 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800312c:	e7fe      	b.n	800312c <MemManage_Handler+0x4>

0800312e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800312e:	b480      	push	{r7}
 8003130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003132:	e7fe      	b.n	8003132 <BusFault_Handler+0x4>

08003134 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003138:	e7fe      	b.n	8003138 <UsageFault_Handler+0x4>

0800313a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800313a:	b480      	push	{r7}
 800313c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800313e:	bf00      	nop
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800314c:	bf00      	nop
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003156:	b480      	push	{r7}
 8003158:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800315a:	bf00      	nop
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003168:	f000 fbde 	bl	8003928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800316c:	bf00      	nop
 800316e:	bd80      	pop	{r7, pc}

08003170 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003174:	4802      	ldr	r0, [pc, #8]	; (8003180 <DMA1_Channel1_IRQHandler+0x10>)
 8003176:	f003 f9ae 	bl	80064d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20000678 	.word	0x20000678

08003184 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003188:	4802      	ldr	r0, [pc, #8]	; (8003194 <DMA1_Channel2_IRQHandler+0x10>)
 800318a:	f003 f9a4 	bl	80064d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	200006d8 	.word	0x200006d8

08003198 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800319c:	4802      	ldr	r0, [pc, #8]	; (80031a8 <DMA1_Channel3_IRQHandler+0x10>)
 800319e:	f003 f99a 	bl	80064d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	200008b4 	.word	0x200008b4

080031ac <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80031b0:	4802      	ldr	r0, [pc, #8]	; (80031bc <DMA1_Channel4_IRQHandler+0x10>)
 80031b2:	f003 f990 	bl	80064d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20000914 	.word	0x20000914

080031c0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80031c4:	4803      	ldr	r0, [pc, #12]	; (80031d4 <ADC1_2_IRQHandler+0x14>)
 80031c6:	f001 fa95 	bl	80046f4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80031ca:	4803      	ldr	r0, [pc, #12]	; (80031d8 <ADC1_2_IRQHandler+0x18>)
 80031cc:	f001 fa92 	bl	80046f4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80031d0:	bf00      	nop
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	200005a0 	.word	0x200005a0
 80031d8:	2000060c 	.word	0x2000060c

080031dc <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80031e0:	4802      	ldr	r0, [pc, #8]	; (80031ec <FDCAN1_IT0_IRQHandler+0x10>)
 80031e2:	f003 fe4d 	bl	8006e80 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	20000750 	.word	0x20000750

080031f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80031f4:	4802      	ldr	r0, [pc, #8]	; (8003200 <TIM3_IRQHandler+0x10>)
 80031f6:	f005 ffb7 	bl	8009168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20000a84 	.word	0x20000a84

08003204 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003208:	4802      	ldr	r0, [pc, #8]	; (8003214 <SPI1_IRQHandler+0x10>)
 800320a:	f005 fbb9 	bl	8008980 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	200007ec 	.word	0x200007ec

08003218 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800321c:	4802      	ldr	r0, [pc, #8]	; (8003228 <USART1_IRQHandler+0x10>)
 800321e:	f007 fb2d 	bl	800a87c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000ad0 	.word	0x20000ad0

0800322c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8003230:	4802      	ldr	r0, [pc, #8]	; (800323c <SPI3_IRQHandler+0x10>)
 8003232:	f005 fba5 	bl	8008980 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8003236:	bf00      	nop
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	20000850 	.word	0x20000850

08003240 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8003244:	4802      	ldr	r0, [pc, #8]	; (8003250 <DMA2_Channel1_IRQHandler+0x10>)
 8003246:	f003 f946 	bl	80064d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	20000974 	.word	0x20000974

08003254 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8003258:	4802      	ldr	r0, [pc, #8]	; (8003264 <DMA2_Channel2_IRQHandler+0x10>)
 800325a:	f003 f93c 	bl	80064d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	200009d4 	.word	0x200009d4

08003268 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800326c:	4802      	ldr	r0, [pc, #8]	; (8003278 <DMA2_Channel3_IRQHandler+0x10>)
 800326e:	f003 f932 	bl	80064d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000b60 	.word	0x20000b60

0800327c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003284:	4a14      	ldr	r2, [pc, #80]	; (80032d8 <_sbrk+0x5c>)
 8003286:	4b15      	ldr	r3, [pc, #84]	; (80032dc <_sbrk+0x60>)
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003290:	4b13      	ldr	r3, [pc, #76]	; (80032e0 <_sbrk+0x64>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d102      	bne.n	800329e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003298:	4b11      	ldr	r3, [pc, #68]	; (80032e0 <_sbrk+0x64>)
 800329a:	4a12      	ldr	r2, [pc, #72]	; (80032e4 <_sbrk+0x68>)
 800329c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800329e:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <_sbrk+0x64>)
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4413      	add	r3, r2
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d207      	bcs.n	80032bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032ac:	f008 fd90 	bl	800bdd0 <__errno>
 80032b0:	4603      	mov	r3, r0
 80032b2:	220c      	movs	r2, #12
 80032b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032b6:	f04f 33ff 	mov.w	r3, #4294967295
 80032ba:	e009      	b.n	80032d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032bc:	4b08      	ldr	r3, [pc, #32]	; (80032e0 <_sbrk+0x64>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032c2:	4b07      	ldr	r3, [pc, #28]	; (80032e0 <_sbrk+0x64>)
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4413      	add	r3, r2
 80032ca:	4a05      	ldr	r2, [pc, #20]	; (80032e0 <_sbrk+0x64>)
 80032cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032ce:	68fb      	ldr	r3, [r7, #12]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	20008000 	.word	0x20008000
 80032dc:	00000400 	.word	0x00000400
 80032e0:	20000a34 	.word	0x20000a34
 80032e4:	20000d10 	.word	0x20000d10

080032e8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80032ec:	4b06      	ldr	r3, [pc, #24]	; (8003308 <SystemInit+0x20>)
 80032ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f2:	4a05      	ldr	r2, [pc, #20]	; (8003308 <SystemInit+0x20>)
 80032f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032fc:	bf00      	nop
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	e000ed00 	.word	0xe000ed00

0800330c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b09c      	sub	sp, #112	; 0x70
 8003310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003312:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	605a      	str	r2, [r3, #4]
 800331c:	609a      	str	r2, [r3, #8]
 800331e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003320:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	605a      	str	r2, [r3, #4]
 800332a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800332c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	609a      	str	r2, [r3, #8]
 8003338:	60da      	str	r2, [r3, #12]
 800333a:	611a      	str	r2, [r3, #16]
 800333c:	615a      	str	r2, [r3, #20]
 800333e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003340:	1d3b      	adds	r3, r7, #4
 8003342:	2234      	movs	r2, #52	; 0x34
 8003344:	2100      	movs	r1, #0
 8003346:	4618      	mov	r0, r3
 8003348:	f008 fd3a 	bl	800bdc0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800334c:	4b51      	ldr	r3, [pc, #324]	; (8003494 <MX_TIM1_Init+0x188>)
 800334e:	4a52      	ldr	r2, [pc, #328]	; (8003498 <MX_TIM1_Init+0x18c>)
 8003350:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003352:	4b50      	ldr	r3, [pc, #320]	; (8003494 <MX_TIM1_Init+0x188>)
 8003354:	2200      	movs	r2, #0
 8003356:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8003358:	4b4e      	ldr	r3, [pc, #312]	; (8003494 <MX_TIM1_Init+0x188>)
 800335a:	2220      	movs	r2, #32
 800335c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1499;
 800335e:	4b4d      	ldr	r3, [pc, #308]	; (8003494 <MX_TIM1_Init+0x188>)
 8003360:	f240 52db 	movw	r2, #1499	; 0x5db
 8003364:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003366:	4b4b      	ldr	r3, [pc, #300]	; (8003494 <MX_TIM1_Init+0x188>)
 8003368:	2200      	movs	r2, #0
 800336a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800336c:	4b49      	ldr	r3, [pc, #292]	; (8003494 <MX_TIM1_Init+0x188>)
 800336e:	2200      	movs	r2, #0
 8003370:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003372:	4b48      	ldr	r3, [pc, #288]	; (8003494 <MX_TIM1_Init+0x188>)
 8003374:	2280      	movs	r2, #128	; 0x80
 8003376:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003378:	4846      	ldr	r0, [pc, #280]	; (8003494 <MX_TIM1_Init+0x188>)
 800337a:	f005 fc14 	bl	8008ba6 <HAL_TIM_Base_Init>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003384:	f7ff fce8 	bl	8002d58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003388:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800338c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800338e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003392:	4619      	mov	r1, r3
 8003394:	483f      	ldr	r0, [pc, #252]	; (8003494 <MX_TIM1_Init+0x188>)
 8003396:	f006 f97b 	bl	8009690 <HAL_TIM_ConfigClockSource>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80033a0:	f7ff fcda 	bl	8002d58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80033a4:	483b      	ldr	r0, [pc, #236]	; (8003494 <MX_TIM1_Init+0x188>)
 80033a6:	f005 fce7 	bl	8008d78 <HAL_TIM_PWM_Init>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d001      	beq.n	80033b4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80033b0:	f7ff fcd2 	bl	8002d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033b4:	2300      	movs	r3, #0
 80033b6:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80033b8:	2300      	movs	r3, #0
 80033ba:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033bc:	2300      	movs	r3, #0
 80033be:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033c0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80033c4:	4619      	mov	r1, r3
 80033c6:	4833      	ldr	r0, [pc, #204]	; (8003494 <MX_TIM1_Init+0x188>)
 80033c8:	f006 ffe8 	bl	800a39c <HAL_TIMEx_MasterConfigSynchronization>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80033d2:	f7ff fcc1 	bl	8002d58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033d6:	2360      	movs	r3, #96	; 0x60
 80033d8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80033da:	2300      	movs	r3, #0
 80033dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80033de:	2302      	movs	r3, #2
 80033e0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80033e2:	2308      	movs	r3, #8
 80033e4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033e6:	2300      	movs	r3, #0
 80033e8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033ea:	2300      	movs	r3, #0
 80033ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033ee:	2300      	movs	r3, #0
 80033f0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80033f6:	2200      	movs	r2, #0
 80033f8:	4619      	mov	r1, r3
 80033fa:	4826      	ldr	r0, [pc, #152]	; (8003494 <MX_TIM1_Init+0x188>)
 80033fc:	f006 f834 	bl	8009468 <HAL_TIM_PWM_ConfigChannel>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8003406:	f7ff fca7 	bl	8002d58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800340a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800340e:	2204      	movs	r2, #4
 8003410:	4619      	mov	r1, r3
 8003412:	4820      	ldr	r0, [pc, #128]	; (8003494 <MX_TIM1_Init+0x188>)
 8003414:	f006 f828 	bl	8009468 <HAL_TIM_PWM_ConfigChannel>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800341e:	f7ff fc9b 	bl	8002d58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003422:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003426:	2208      	movs	r2, #8
 8003428:	4619      	mov	r1, r3
 800342a:	481a      	ldr	r0, [pc, #104]	; (8003494 <MX_TIM1_Init+0x188>)
 800342c:	f006 f81c 	bl	8009468 <HAL_TIM_PWM_ConfigChannel>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8003436:	f7ff fc8f 	bl	8002d58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800343a:	2300      	movs	r3, #0
 800343c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800343e:	2300      	movs	r3, #0
 8003440:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003446:	2300      	movs	r3, #0
 8003448:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800344a:	2300      	movs	r3, #0
 800344c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800344e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003452:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003454:	2300      	movs	r3, #0
 8003456:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003458:	2300      	movs	r3, #0
 800345a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800345c:	2300      	movs	r3, #0
 800345e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003460:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003464:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003466:	2300      	movs	r3, #0
 8003468:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800346a:	2300      	movs	r3, #0
 800346c:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800346e:	2300      	movs	r3, #0
 8003470:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003472:	1d3b      	adds	r3, r7, #4
 8003474:	4619      	mov	r1, r3
 8003476:	4807      	ldr	r0, [pc, #28]	; (8003494 <MX_TIM1_Init+0x188>)
 8003478:	f007 f812 	bl	800a4a0 <HAL_TIMEx_ConfigBreakDeadTime>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8003482:	f7ff fc69 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003486:	4803      	ldr	r0, [pc, #12]	; (8003494 <MX_TIM1_Init+0x188>)
 8003488:	f000 f890 	bl	80035ac <HAL_TIM_MspPostInit>

}
 800348c:	bf00      	nop
 800348e:	3770      	adds	r7, #112	; 0x70
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	20000a38 	.word	0x20000a38
 8003498:	40012c00 	.word	0x40012c00

0800349c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b088      	sub	sp, #32
 80034a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034a2:	f107 0310 	add.w	r3, r7, #16
 80034a6:	2200      	movs	r2, #0
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	605a      	str	r2, [r3, #4]
 80034ac:	609a      	str	r2, [r3, #8]
 80034ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	2200      	movs	r2, #0
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	605a      	str	r2, [r3, #4]
 80034b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80034ba:	4b1d      	ldr	r3, [pc, #116]	; (8003530 <MX_TIM3_Init+0x94>)
 80034bc:	4a1d      	ldr	r2, [pc, #116]	; (8003534 <MX_TIM3_Init+0x98>)
 80034be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 80034c0:	4b1b      	ldr	r3, [pc, #108]	; (8003530 <MX_TIM3_Init+0x94>)
 80034c2:	2204      	movs	r2, #4
 80034c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034c6:	4b1a      	ldr	r3, [pc, #104]	; (8003530 <MX_TIM3_Init+0x94>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2999;
 80034cc:	4b18      	ldr	r3, [pc, #96]	; (8003530 <MX_TIM3_Init+0x94>)
 80034ce:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80034d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034d4:	4b16      	ldr	r3, [pc, #88]	; (8003530 <MX_TIM3_Init+0x94>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034da:	4b15      	ldr	r3, [pc, #84]	; (8003530 <MX_TIM3_Init+0x94>)
 80034dc:	2200      	movs	r2, #0
 80034de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80034e0:	4813      	ldr	r0, [pc, #76]	; (8003530 <MX_TIM3_Init+0x94>)
 80034e2:	f005 fb60 	bl	8008ba6 <HAL_TIM_Base_Init>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80034ec:	f7ff fc34 	bl	8002d58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034f4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80034f6:	f107 0310 	add.w	r3, r7, #16
 80034fa:	4619      	mov	r1, r3
 80034fc:	480c      	ldr	r0, [pc, #48]	; (8003530 <MX_TIM3_Init+0x94>)
 80034fe:	f006 f8c7 	bl	8009690 <HAL_TIM_ConfigClockSource>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003508:	f7ff fc26 	bl	8002d58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800350c:	2300      	movs	r3, #0
 800350e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003510:	2300      	movs	r3, #0
 8003512:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003514:	1d3b      	adds	r3, r7, #4
 8003516:	4619      	mov	r1, r3
 8003518:	4805      	ldr	r0, [pc, #20]	; (8003530 <MX_TIM3_Init+0x94>)
 800351a:	f006 ff3f 	bl	800a39c <HAL_TIMEx_MasterConfigSynchronization>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003524:	f7ff fc18 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003528:	bf00      	nop
 800352a:	3720      	adds	r7, #32
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	20000a84 	.word	0x20000a84
 8003534:	40000400 	.word	0x40000400

08003538 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a16      	ldr	r2, [pc, #88]	; (80035a0 <HAL_TIM_Base_MspInit+0x68>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d10c      	bne.n	8003564 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800354a:	4b16      	ldr	r3, [pc, #88]	; (80035a4 <HAL_TIM_Base_MspInit+0x6c>)
 800354c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800354e:	4a15      	ldr	r2, [pc, #84]	; (80035a4 <HAL_TIM_Base_MspInit+0x6c>)
 8003550:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003554:	6613      	str	r3, [r2, #96]	; 0x60
 8003556:	4b13      	ldr	r3, [pc, #76]	; (80035a4 <HAL_TIM_Base_MspInit+0x6c>)
 8003558:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800355a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003562:	e018      	b.n	8003596 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a0f      	ldr	r2, [pc, #60]	; (80035a8 <HAL_TIM_Base_MspInit+0x70>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d113      	bne.n	8003596 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800356e:	4b0d      	ldr	r3, [pc, #52]	; (80035a4 <HAL_TIM_Base_MspInit+0x6c>)
 8003570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003572:	4a0c      	ldr	r2, [pc, #48]	; (80035a4 <HAL_TIM_Base_MspInit+0x6c>)
 8003574:	f043 0302 	orr.w	r3, r3, #2
 8003578:	6593      	str	r3, [r2, #88]	; 0x58
 800357a:	4b0a      	ldr	r3, [pc, #40]	; (80035a4 <HAL_TIM_Base_MspInit+0x6c>)
 800357c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	60bb      	str	r3, [r7, #8]
 8003584:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2100      	movs	r1, #0
 800358a:	201d      	movs	r0, #29
 800358c:	f002 fb47 	bl	8005c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003590:	201d      	movs	r0, #29
 8003592:	f002 fb5e 	bl	8005c52 <HAL_NVIC_EnableIRQ>
}
 8003596:	bf00      	nop
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40012c00 	.word	0x40012c00
 80035a4:	40021000 	.word	0x40021000
 80035a8:	40000400 	.word	0x40000400

080035ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b08a      	sub	sp, #40	; 0x28
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b4:	f107 0314 	add.w	r3, r7, #20
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	609a      	str	r2, [r3, #8]
 80035c0:	60da      	str	r2, [r3, #12]
 80035c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a28      	ldr	r2, [pc, #160]	; (800366c <HAL_TIM_MspPostInit+0xc0>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d149      	bne.n	8003662 <HAL_TIM_MspPostInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ce:	4b28      	ldr	r3, [pc, #160]	; (8003670 <HAL_TIM_MspPostInit+0xc4>)
 80035d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d2:	4a27      	ldr	r2, [pc, #156]	; (8003670 <HAL_TIM_MspPostInit+0xc4>)
 80035d4:	f043 0304 	orr.w	r3, r3, #4
 80035d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035da:	4b25      	ldr	r3, [pc, #148]	; (8003670 <HAL_TIM_MspPostInit+0xc4>)
 80035dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	613b      	str	r3, [r7, #16]
 80035e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035e6:	4b22      	ldr	r3, [pc, #136]	; (8003670 <HAL_TIM_MspPostInit+0xc4>)
 80035e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ea:	4a21      	ldr	r2, [pc, #132]	; (8003670 <HAL_TIM_MspPostInit+0xc4>)
 80035ec:	f043 0302 	orr.w	r3, r3, #2
 80035f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035f2:	4b1f      	ldr	r3, [pc, #124]	; (8003670 <HAL_TIM_MspPostInit+0xc4>)
 80035f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80035fe:	2307      	movs	r3, #7
 8003600:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003602:	2302      	movs	r3, #2
 8003604:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003606:	2300      	movs	r3, #0
 8003608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800360a:	2300      	movs	r3, #0
 800360c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800360e:	2302      	movs	r3, #2
 8003610:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003612:	f107 0314 	add.w	r3, r7, #20
 8003616:	4619      	mov	r1, r3
 8003618:	4816      	ldr	r0, [pc, #88]	; (8003674 <HAL_TIM_MspPostInit+0xc8>)
 800361a:	f003 ff51 	bl	80074c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800361e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8003622:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003624:	2302      	movs	r3, #2
 8003626:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003628:	2300      	movs	r3, #0
 800362a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800362c:	2300      	movs	r3, #0
 800362e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003630:	2306      	movs	r3, #6
 8003632:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003634:	f107 0314 	add.w	r3, r7, #20
 8003638:	4619      	mov	r1, r3
 800363a:	480f      	ldr	r0, [pc, #60]	; (8003678 <HAL_TIM_MspPostInit+0xcc>)
 800363c:	f003 ff40 	bl	80074c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003640:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003646:	2302      	movs	r3, #2
 8003648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364a:	2300      	movs	r3, #0
 800364c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800364e:	2300      	movs	r3, #0
 8003650:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003652:	2304      	movs	r3, #4
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003656:	f107 0314 	add.w	r3, r7, #20
 800365a:	4619      	mov	r1, r3
 800365c:	4806      	ldr	r0, [pc, #24]	; (8003678 <HAL_TIM_MspPostInit+0xcc>)
 800365e:	f003 ff2f 	bl	80074c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003662:	bf00      	nop
 8003664:	3728      	adds	r7, #40	; 0x28
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40012c00 	.word	0x40012c00
 8003670:	40021000 	.word	0x40021000
 8003674:	48000800 	.word	0x48000800
 8003678:	48000400 	.word	0x48000400

0800367c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003680:	4b22      	ldr	r3, [pc, #136]	; (800370c <MX_USART1_UART_Init+0x90>)
 8003682:	4a23      	ldr	r2, [pc, #140]	; (8003710 <MX_USART1_UART_Init+0x94>)
 8003684:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8003686:	4b21      	ldr	r3, [pc, #132]	; (800370c <MX_USART1_UART_Init+0x90>)
 8003688:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800368c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800368e:	4b1f      	ldr	r3, [pc, #124]	; (800370c <MX_USART1_UART_Init+0x90>)
 8003690:	2200      	movs	r2, #0
 8003692:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003694:	4b1d      	ldr	r3, [pc, #116]	; (800370c <MX_USART1_UART_Init+0x90>)
 8003696:	2200      	movs	r2, #0
 8003698:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800369a:	4b1c      	ldr	r3, [pc, #112]	; (800370c <MX_USART1_UART_Init+0x90>)
 800369c:	2200      	movs	r2, #0
 800369e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036a0:	4b1a      	ldr	r3, [pc, #104]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036a2:	220c      	movs	r2, #12
 80036a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036a6:	4b19      	ldr	r3, [pc, #100]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80036ac:	4b17      	ldr	r3, [pc, #92]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036b2:	4b16      	ldr	r3, [pc, #88]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80036b8:	4b14      	ldr	r3, [pc, #80]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036be:	4b13      	ldr	r3, [pc, #76]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036c4:	4811      	ldr	r0, [pc, #68]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036c6:	f006 fff6 	bl	800a6b6 <HAL_UART_Init>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d001      	beq.n	80036d4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80036d0:	f7ff fb42 	bl	8002d58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036d4:	2100      	movs	r1, #0
 80036d6:	480d      	ldr	r0, [pc, #52]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036d8:	f008 fa6d 	bl	800bbb6 <HAL_UARTEx_SetTxFifoThreshold>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80036e2:	f7ff fb39 	bl	8002d58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036e6:	2100      	movs	r1, #0
 80036e8:	4808      	ldr	r0, [pc, #32]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036ea:	f008 faa2 	bl	800bc32 <HAL_UARTEx_SetRxFifoThreshold>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80036f4:	f7ff fb30 	bl	8002d58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80036f8:	4804      	ldr	r0, [pc, #16]	; (800370c <MX_USART1_UART_Init+0x90>)
 80036fa:	f008 fa23 	bl	800bb44 <HAL_UARTEx_DisableFifoMode>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003704:	f7ff fb28 	bl	8002d58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003708:	bf00      	nop
 800370a:	bd80      	pop	{r7, pc}
 800370c:	20000ad0 	.word	0x20000ad0
 8003710:	40013800 	.word	0x40013800

08003714 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b09a      	sub	sp, #104	; 0x68
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800371c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]
 8003724:	605a      	str	r2, [r3, #4]
 8003726:	609a      	str	r2, [r3, #8]
 8003728:	60da      	str	r2, [r3, #12]
 800372a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800372c:	f107 0310 	add.w	r3, r7, #16
 8003730:	2244      	movs	r2, #68	; 0x44
 8003732:	2100      	movs	r1, #0
 8003734:	4618      	mov	r0, r3
 8003736:	f008 fb43 	bl	800bdc0 <memset>
  if(uartHandle->Instance==USART1)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a37      	ldr	r2, [pc, #220]	; (800381c <HAL_UART_MspInit+0x108>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d166      	bne.n	8003812 <HAL_UART_MspInit+0xfe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003744:	2301      	movs	r3, #1
 8003746:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003748:	2300      	movs	r3, #0
 800374a:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800374c:	f107 0310 	add.w	r3, r7, #16
 8003750:	4618      	mov	r0, r3
 8003752:	f004 fe79 	bl	8008448 <HAL_RCCEx_PeriphCLKConfig>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800375c:	f7ff fafc 	bl	8002d58 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003760:	4b2f      	ldr	r3, [pc, #188]	; (8003820 <HAL_UART_MspInit+0x10c>)
 8003762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003764:	4a2e      	ldr	r2, [pc, #184]	; (8003820 <HAL_UART_MspInit+0x10c>)
 8003766:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800376a:	6613      	str	r3, [r2, #96]	; 0x60
 800376c:	4b2c      	ldr	r3, [pc, #176]	; (8003820 <HAL_UART_MspInit+0x10c>)
 800376e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003778:	4b29      	ldr	r3, [pc, #164]	; (8003820 <HAL_UART_MspInit+0x10c>)
 800377a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800377c:	4a28      	ldr	r2, [pc, #160]	; (8003820 <HAL_UART_MspInit+0x10c>)
 800377e:	f043 0304 	orr.w	r3, r3, #4
 8003782:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003784:	4b26      	ldr	r3, [pc, #152]	; (8003820 <HAL_UART_MspInit+0x10c>)
 8003786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003790:	2330      	movs	r3, #48	; 0x30
 8003792:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003794:	2302      	movs	r3, #2
 8003796:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003798:	2300      	movs	r3, #0
 800379a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800379c:	2300      	movs	r3, #0
 800379e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80037a0:	2307      	movs	r3, #7
 80037a2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037a4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80037a8:	4619      	mov	r1, r3
 80037aa:	481e      	ldr	r0, [pc, #120]	; (8003824 <HAL_UART_MspInit+0x110>)
 80037ac:	f003 fe88 	bl	80074c0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel3;
 80037b0:	4b1d      	ldr	r3, [pc, #116]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037b2:	4a1e      	ldr	r2, [pc, #120]	; (800382c <HAL_UART_MspInit+0x118>)
 80037b4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80037b6:	4b1c      	ldr	r3, [pc, #112]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037b8:	2219      	movs	r2, #25
 80037ba:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037bc:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037be:	2210      	movs	r2, #16
 80037c0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037c2:	4b19      	ldr	r3, [pc, #100]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80037c8:	4b17      	ldr	r3, [pc, #92]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037ca:	2280      	movs	r2, #128	; 0x80
 80037cc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037ce:	4b16      	ldr	r3, [pc, #88]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037d4:	4b14      	ldr	r3, [pc, #80]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80037da:	4b13      	ldr	r3, [pc, #76]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037dc:	2200      	movs	r2, #0
 80037de:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80037e0:	4b11      	ldr	r3, [pc, #68]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80037e6:	4810      	ldr	r0, [pc, #64]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037e8:	f002 fc92 	bl	8006110 <HAL_DMA_Init>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 80037f2:	f7ff fab1 	bl	8002d58 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a0b      	ldr	r2, [pc, #44]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037fa:	679a      	str	r2, [r3, #120]	; 0x78
 80037fc:	4a0a      	ldr	r2, [pc, #40]	; (8003828 <HAL_UART_MspInit+0x114>)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003802:	2200      	movs	r2, #0
 8003804:	2100      	movs	r1, #0
 8003806:	2025      	movs	r0, #37	; 0x25
 8003808:	f002 fa09 	bl	8005c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800380c:	2025      	movs	r0, #37	; 0x25
 800380e:	f002 fa20 	bl	8005c52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003812:	bf00      	nop
 8003814:	3768      	adds	r7, #104	; 0x68
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	40013800 	.word	0x40013800
 8003820:	40021000 	.word	0x40021000
 8003824:	48000800 	.word	0x48000800
 8003828:	20000b60 	.word	0x20000b60
 800382c:	40020430 	.word	0x40020430

08003830 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003830:	480d      	ldr	r0, [pc, #52]	; (8003868 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003832:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003834:	480d      	ldr	r0, [pc, #52]	; (800386c <LoopForever+0x6>)
  ldr r1, =_edata
 8003836:	490e      	ldr	r1, [pc, #56]	; (8003870 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003838:	4a0e      	ldr	r2, [pc, #56]	; (8003874 <LoopForever+0xe>)
  movs r3, #0
 800383a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800383c:	e002      	b.n	8003844 <LoopCopyDataInit>

0800383e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800383e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003842:	3304      	adds	r3, #4

08003844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003848:	d3f9      	bcc.n	800383e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800384a:	4a0b      	ldr	r2, [pc, #44]	; (8003878 <LoopForever+0x12>)
  ldr r4, =_ebss
 800384c:	4c0b      	ldr	r4, [pc, #44]	; (800387c <LoopForever+0x16>)
  movs r3, #0
 800384e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003850:	e001      	b.n	8003856 <LoopFillZerobss>

08003852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003854:	3204      	adds	r2, #4

08003856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003858:	d3fb      	bcc.n	8003852 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800385a:	f7ff fd45 	bl	80032e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800385e:	f008 fabd 	bl	800bddc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003862:	f7ff fa05 	bl	8002c70 <main>

08003866 <LoopForever>:

LoopForever:
    b LoopForever
 8003866:	e7fe      	b.n	8003866 <LoopForever>
  ldr   r0, =_estack
 8003868:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800386c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003870:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8003874:	0800c7a8 	.word	0x0800c7a8
  ldr r2, =_sbss
 8003878:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 800387c:	20000d0c 	.word	0x20000d0c

08003880 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003880:	e7fe      	b.n	8003880 <COMP1_2_3_IRQHandler>

08003882 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003888:	2300      	movs	r3, #0
 800388a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800388c:	2003      	movs	r0, #3
 800388e:	f002 f9bb 	bl	8005c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003892:	200f      	movs	r0, #15
 8003894:	f000 f80e 	bl	80038b4 <HAL_InitTick>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d002      	beq.n	80038a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	71fb      	strb	r3, [r7, #7]
 80038a2:	e001      	b.n	80038a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80038a4:	f7ff fc16 	bl	80030d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80038a8:	79fb      	ldrb	r3, [r7, #7]

}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80038bc:	2300      	movs	r3, #0
 80038be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80038c0:	4b16      	ldr	r3, [pc, #88]	; (800391c <HAL_InitTick+0x68>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d022      	beq.n	800390e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80038c8:	4b15      	ldr	r3, [pc, #84]	; (8003920 <HAL_InitTick+0x6c>)
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	4b13      	ldr	r3, [pc, #76]	; (800391c <HAL_InitTick+0x68>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80038d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80038d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038dc:	4618      	mov	r0, r3
 80038de:	f002 f9c6 	bl	8005c6e <HAL_SYSTICK_Config>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10f      	bne.n	8003908 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b0f      	cmp	r3, #15
 80038ec:	d809      	bhi.n	8003902 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038ee:	2200      	movs	r2, #0
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	f04f 30ff 	mov.w	r0, #4294967295
 80038f6:	f002 f992 	bl	8005c1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80038fa:	4a0a      	ldr	r2, [pc, #40]	; (8003924 <HAL_InitTick+0x70>)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6013      	str	r3, [r2, #0]
 8003900:	e007      	b.n	8003912 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	73fb      	strb	r3, [r7, #15]
 8003906:	e004      	b.n	8003912 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	73fb      	strb	r3, [r7, #15]
 800390c:	e001      	b.n	8003912 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003912:	7bfb      	ldrb	r3, [r7, #15]
}
 8003914:	4618      	mov	r0, r3
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	200000fc 	.word	0x200000fc
 8003920:	200000f4 	.word	0x200000f4
 8003924:	200000f8 	.word	0x200000f8

08003928 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800392c:	4b05      	ldr	r3, [pc, #20]	; (8003944 <HAL_IncTick+0x1c>)
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	4b05      	ldr	r3, [pc, #20]	; (8003948 <HAL_IncTick+0x20>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4413      	add	r3, r2
 8003936:	4a03      	ldr	r2, [pc, #12]	; (8003944 <HAL_IncTick+0x1c>)
 8003938:	6013      	str	r3, [r2, #0]
}
 800393a:	bf00      	nop
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	20000bc0 	.word	0x20000bc0
 8003948:	200000fc 	.word	0x200000fc

0800394c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  return uwTick;
 8003950:	4b03      	ldr	r3, [pc, #12]	; (8003960 <HAL_GetTick+0x14>)
 8003952:	681b      	ldr	r3, [r3, #0]
}
 8003954:	4618      	mov	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	20000bc0 	.word	0x20000bc0

08003964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800396c:	f7ff ffee 	bl	800394c <HAL_GetTick>
 8003970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397c:	d004      	beq.n	8003988 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800397e:	4b09      	ldr	r3, [pc, #36]	; (80039a4 <HAL_Delay+0x40>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	4413      	add	r3, r2
 8003986:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003988:	bf00      	nop
 800398a:	f7ff ffdf 	bl	800394c <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	429a      	cmp	r2, r3
 8003998:	d8f7      	bhi.n	800398a <HAL_Delay+0x26>
  {
  }
}
 800399a:	bf00      	nop
 800399c:	bf00      	nop
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	200000fc 	.word	0x200000fc

080039a8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	609a      	str	r2, [r3, #8]
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr

080039ce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b083      	sub	sp, #12
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
 80039d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	431a      	orrs	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	609a      	str	r2, [r3, #8]
}
 80039e8:	bf00      	nop
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b087      	sub	sp, #28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]
 8003a1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	3360      	adds	r3, #96	; 0x60
 8003a22:	461a      	mov	r2, r3
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	4b08      	ldr	r3, [pc, #32]	; (8003a54 <LL_ADC_SetOffset+0x44>)
 8003a32:	4013      	ands	r3, r2
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003a48:	bf00      	nop
 8003a4a:	371c      	adds	r7, #28
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	03fff000 	.word	0x03fff000

08003a58 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3360      	adds	r3, #96	; 0x60
 8003a66:	461a      	mov	r2, r3
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	4413      	add	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3714      	adds	r7, #20
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b087      	sub	sp, #28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	3360      	adds	r3, #96	; 0x60
 8003a94:	461a      	mov	r2, r3
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	4413      	add	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003aae:	bf00      	nop
 8003ab0:	371c      	adds	r7, #28
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr

08003aba <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b087      	sub	sp, #28
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	60f8      	str	r0, [r7, #12]
 8003ac2:	60b9      	str	r1, [r7, #8]
 8003ac4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	3360      	adds	r3, #96	; 0x60
 8003aca:	461a      	mov	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	4413      	add	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003ae4:	bf00      	nop
 8003ae6:	371c      	adds	r7, #28
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b087      	sub	sp, #28
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	3360      	adds	r3, #96	; 0x60
 8003b00:	461a      	mov	r2, r3
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	4413      	add	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	431a      	orrs	r2, r3
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003b1a:	bf00      	nop
 8003b1c:	371c      	adds	r7, #28
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
 8003b2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	431a      	orrs	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	615a      	str	r2, [r3, #20]
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b087      	sub	sp, #28
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	60f8      	str	r0, [r7, #12]
 8003b7a:	60b9      	str	r1, [r7, #8]
 8003b7c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	3330      	adds	r3, #48	; 0x30
 8003b82:	461a      	mov	r2, r3
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	0a1b      	lsrs	r3, r3, #8
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	f003 030c 	and.w	r3, r3, #12
 8003b8e:	4413      	add	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	f003 031f 	and.w	r3, r3, #31
 8003b9c:	211f      	movs	r1, #31
 8003b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba2:	43db      	mvns	r3, r3
 8003ba4:	401a      	ands	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	0e9b      	lsrs	r3, r3, #26
 8003baa:	f003 011f 	and.w	r1, r3, #31
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	f003 031f 	and.w	r3, r3, #31
 8003bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003bbe:	bf00      	nop
 8003bc0:	371c      	adds	r7, #28
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bd6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b087      	sub	sp, #28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	3314      	adds	r3, #20
 8003c00:	461a      	mov	r2, r3
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	0e5b      	lsrs	r3, r3, #25
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	4413      	add	r3, r2
 8003c0e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	0d1b      	lsrs	r3, r3, #20
 8003c18:	f003 031f 	and.w	r3, r3, #31
 8003c1c:	2107      	movs	r1, #7
 8003c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	401a      	ands	r2, r3
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	0d1b      	lsrs	r3, r3, #20
 8003c2a:	f003 031f 	and.w	r3, r3, #31
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	fa01 f303 	lsl.w	r3, r1, r3
 8003c34:	431a      	orrs	r2, r3
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003c3a:	bf00      	nop
 8003c3c:	371c      	adds	r7, #28
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
	...

08003c48 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a0f      	ldr	r2, [pc, #60]	; (8003c94 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d10a      	bne.n	8003c72 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003c70:	e00a      	b.n	8003c88 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c7e:	43db      	mvns	r3, r3
 8003c80:	401a      	ands	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	407f0000 	.word	0x407f0000

08003c98 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 031f 	and.w	r3, r3, #31
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003ce0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6093      	str	r3, [r2, #8]
}
 8003ce8:	bf00      	nop
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d08:	d101      	bne.n	8003d0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e000      	b.n	8003d10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003d2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d30:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d58:	d101      	bne.n	8003d5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e000      	b.n	8003d60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d80:	f043 0201 	orr.w	r2, r3, #1
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003da4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003da8:	f043 0202 	orr.w	r2, r3, #2
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d101      	bne.n	8003dd4 <LL_ADC_IsEnabled+0x18>
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e000      	b.n	8003dd6 <LL_ADC_IsEnabled+0x1a>
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b083      	sub	sp, #12
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d101      	bne.n	8003dfa <LL_ADC_IsDisableOngoing+0x18>
 8003df6:	2301      	movs	r3, #1
 8003df8:	e000      	b.n	8003dfc <LL_ADC_IsDisableOngoing+0x1a>
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003e18:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e1c:	f043 0204 	orr.w	r2, r3, #4
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003e40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e44:	f043 0210 	orr.w	r2, r3, #16
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d101      	bne.n	8003e70 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e000      	b.n	8003e72 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003e8e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e92:	f043 0220 	orr.w	r2, r3, #32
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 0308 	and.w	r3, r3, #8
 8003eb6:	2b08      	cmp	r3, #8
 8003eb8:	d101      	bne.n	8003ebe <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e000      	b.n	8003ec0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003ecc:	b590      	push	{r4, r7, lr}
 8003ece:	b089      	sub	sp, #36	; 0x24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e177      	b.n	80041d6 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	695b      	ldr	r3, [r3, #20]
 8003eea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d109      	bne.n	8003f08 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f7fe fb1b 	bl	8002530 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7ff fef1 	bl	8003cf4 <LL_ADC_IsDeepPowerDownEnabled>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d004      	beq.n	8003f22 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff fed7 	bl	8003cd0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7ff ff0c 	bl	8003d44 <LL_ADC_IsInternalRegulatorEnabled>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d115      	bne.n	8003f5e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff fef0 	bl	8003d1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f3c:	4b9c      	ldr	r3, [pc, #624]	; (80041b0 <HAL_ADC_Init+0x2e4>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	099b      	lsrs	r3, r3, #6
 8003f42:	4a9c      	ldr	r2, [pc, #624]	; (80041b4 <HAL_ADC_Init+0x2e8>)
 8003f44:	fba2 2303 	umull	r2, r3, r2, r3
 8003f48:	099b      	lsrs	r3, r3, #6
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003f50:	e002      	b.n	8003f58 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	3b01      	subs	r3, #1
 8003f56:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f9      	bne.n	8003f52 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff feee 	bl	8003d44 <LL_ADC_IsInternalRegulatorEnabled>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10d      	bne.n	8003f8a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f72:	f043 0210 	orr.w	r2, r3, #16
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f7e:	f043 0201 	orr.w	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff ff62 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 8003f94:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f040 8110 	bne.w	80041c4 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	f040 810c 	bne.w	80041c4 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003fb4:	f043 0202 	orr.w	r2, r3, #2
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff fefb 	bl	8003dbc <LL_ADC_IsEnabled>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d111      	bne.n	8003ff0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003fcc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003fd0:	f7ff fef4 	bl	8003dbc <LL_ADC_IsEnabled>
 8003fd4:	4604      	mov	r4, r0
 8003fd6:	4878      	ldr	r0, [pc, #480]	; (80041b8 <HAL_ADC_Init+0x2ec>)
 8003fd8:	f7ff fef0 	bl	8003dbc <LL_ADC_IsEnabled>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	4323      	orrs	r3, r4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d105      	bne.n	8003ff0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	4619      	mov	r1, r3
 8003fea:	4874      	ldr	r0, [pc, #464]	; (80041bc <HAL_ADC_Init+0x2f0>)
 8003fec:	f7ff fcdc 	bl	80039a8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	7f5b      	ldrb	r3, [r3, #29]
 8003ff4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ffa:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004000:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004006:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800400e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004010:	4313      	orrs	r3, r2
 8004012:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800401a:	2b01      	cmp	r3, #1
 800401c:	d106      	bne.n	800402c <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004022:	3b01      	subs	r3, #1
 8004024:	045b      	lsls	r3, r3, #17
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4313      	orrs	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004030:	2b00      	cmp	r3, #0
 8004032:	d009      	beq.n	8004048 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004038:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004040:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	4313      	orrs	r3, r2
 8004046:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	4b5c      	ldr	r3, [pc, #368]	; (80041c0 <HAL_ADC_Init+0x2f4>)
 8004050:	4013      	ands	r3, r2
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	6812      	ldr	r2, [r2, #0]
 8004056:	69b9      	ldr	r1, [r7, #24]
 8004058:	430b      	orrs	r3, r1
 800405a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f7ff feee 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 800407c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff ff0f 	bl	8003ea6 <LL_ADC_INJ_IsConversionOngoing>
 8004088:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d16d      	bne.n	800416c <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d16a      	bne.n	800416c <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800409a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040a2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80040a4:	4313      	orrs	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040b2:	f023 0302 	bic.w	r3, r3, #2
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6812      	ldr	r2, [r2, #0]
 80040ba:	69b9      	ldr	r1, [r7, #24]
 80040bc:	430b      	orrs	r3, r1
 80040be:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d017      	beq.n	80040f8 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	691a      	ldr	r2, [r3, #16]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80040d6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80040e0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80040e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6911      	ldr	r1, [r2, #16]
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6812      	ldr	r2, [r2, #0]
 80040f0:	430b      	orrs	r3, r1
 80040f2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80040f6:	e013      	b.n	8004120 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	691a      	ldr	r2, [r3, #16]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004106:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6812      	ldr	r2, [r2, #0]
 8004114:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004118:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800411c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004126:	2b01      	cmp	r3, #1
 8004128:	d118      	bne.n	800415c <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004134:	f023 0304 	bic.w	r3, r3, #4
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004140:	4311      	orrs	r1, r2
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004146:	4311      	orrs	r1, r2
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800414c:	430a      	orrs	r2, r1
 800414e:	431a      	orrs	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f042 0201 	orr.w	r2, r2, #1
 8004158:	611a      	str	r2, [r3, #16]
 800415a:	e007      	b.n	800416c <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	691a      	ldr	r2, [r3, #16]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f022 0201 	bic.w	r2, r2, #1
 800416a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	695b      	ldr	r3, [r3, #20]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d10c      	bne.n	800418e <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417a:	f023 010f 	bic.w	r1, r3, #15
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	1e5a      	subs	r2, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	631a      	str	r2, [r3, #48]	; 0x30
 800418c:	e007      	b.n	800419e <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 020f 	bic.w	r2, r2, #15
 800419c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a2:	f023 0303 	bic.w	r3, r3, #3
 80041a6:	f043 0201 	orr.w	r2, r3, #1
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80041ae:	e011      	b.n	80041d4 <HAL_ADC_Init+0x308>
 80041b0:	200000f4 	.word	0x200000f4
 80041b4:	053e2d63 	.word	0x053e2d63
 80041b8:	50000100 	.word	0x50000100
 80041bc:	50000300 	.word	0x50000300
 80041c0:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c8:	f043 0210 	orr.w	r2, r3, #16
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80041d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3724      	adds	r7, #36	; 0x24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd90      	pop	{r4, r7, pc}
 80041de:	bf00      	nop

080041e0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041e8:	4859      	ldr	r0, [pc, #356]	; (8004350 <HAL_ADC_Start+0x170>)
 80041ea:	f7ff fd55 	bl	8003c98 <LL_ADC_GetMultimode>
 80041ee:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff fe2f 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f040 809f 	bne.w	8004340 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004208:	2b01      	cmp	r3, #1
 800420a:	d101      	bne.n	8004210 <HAL_ADC_Start+0x30>
 800420c:	2302      	movs	r3, #2
 800420e:	e09a      	b.n	8004346 <HAL_ADC_Start+0x166>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f001 f945 	bl	80054a8 <ADC_Enable>
 800421e:	4603      	mov	r3, r0
 8004220:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004222:	7dfb      	ldrb	r3, [r7, #23]
 8004224:	2b00      	cmp	r3, #0
 8004226:	f040 8086 	bne.w	8004336 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800422e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004232:	f023 0301 	bic.w	r3, r3, #1
 8004236:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a44      	ldr	r2, [pc, #272]	; (8004354 <HAL_ADC_Start+0x174>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d002      	beq.n	800424e <HAL_ADC_Start+0x6e>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	e001      	b.n	8004252 <HAL_ADC_Start+0x72>
 800424e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	6812      	ldr	r2, [r2, #0]
 8004256:	4293      	cmp	r3, r2
 8004258:	d002      	beq.n	8004260 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d105      	bne.n	800426c <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004264:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004270:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004274:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004278:	d106      	bne.n	8004288 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800427e:	f023 0206 	bic.w	r2, r3, #6
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	661a      	str	r2, [r3, #96]	; 0x60
 8004286:	e002      	b.n	800428e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	221c      	movs	r2, #28
 8004294:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a2c      	ldr	r2, [pc, #176]	; (8004354 <HAL_ADC_Start+0x174>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d002      	beq.n	80042ae <HAL_ADC_Start+0xce>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	e001      	b.n	80042b2 <HAL_ADC_Start+0xd2>
 80042ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6812      	ldr	r2, [r2, #0]
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d008      	beq.n	80042cc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d005      	beq.n	80042cc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	2b05      	cmp	r3, #5
 80042c4:	d002      	beq.n	80042cc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	2b09      	cmp	r3, #9
 80042ca:	d114      	bne.n	80042f6 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d007      	beq.n	80042ea <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042de:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042e2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7ff fd8a 	bl	8003e08 <LL_ADC_REG_StartConversion>
 80042f4:	e026      	b.n	8004344 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a13      	ldr	r2, [pc, #76]	; (8004354 <HAL_ADC_Start+0x174>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d002      	beq.n	8004312 <HAL_ADC_Start+0x132>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	e001      	b.n	8004316 <HAL_ADC_Start+0x136>
 8004312:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004316:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00f      	beq.n	8004344 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004328:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800432c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	65da      	str	r2, [r3, #92]	; 0x5c
 8004334:	e006      	b.n	8004344 <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800433e:	e001      	b.n	8004344 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004340:	2302      	movs	r3, #2
 8004342:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004344:	7dfb      	ldrb	r3, [r7, #23]
}
 8004346:	4618      	mov	r0, r3
 8004348:	3718      	adds	r7, #24
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	50000300 	.word	0x50000300
 8004354:	50000100 	.word	0x50000100

08004358 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004366:	2b01      	cmp	r3, #1
 8004368:	d101      	bne.n	800436e <HAL_ADC_Stop+0x16>
 800436a:	2302      	movs	r3, #2
 800436c:	e023      	b.n	80043b6 <HAL_ADC_Stop+0x5e>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004376:	2103      	movs	r1, #3
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 ffd9 	bl	8005330 <ADC_ConversionStop>
 800437e:	4603      	mov	r3, r0
 8004380:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004382:	7bfb      	ldrb	r3, [r7, #15]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d111      	bne.n	80043ac <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f001 f8ef 	bl	800556c <ADC_Disable>
 800438e:	4603      	mov	r3, r0
 8004390:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004392:	7bfb      	ldrb	r3, [r7, #15]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d109      	bne.n	80043ac <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80043a0:	f023 0301 	bic.w	r3, r3, #1
 80043a4:	f043 0201 	orr.w	r2, r3, #1
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
	...

080043c0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043ca:	4867      	ldr	r0, [pc, #412]	; (8004568 <HAL_ADC_PollForConversion+0x1a8>)
 80043cc:	f7ff fc64 	bl	8003c98 <LL_ADC_GetMultimode>
 80043d0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	2b08      	cmp	r3, #8
 80043d8:	d102      	bne.n	80043e0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80043da:	2308      	movs	r3, #8
 80043dc:	61fb      	str	r3, [r7, #28]
 80043de:	e02a      	b.n	8004436 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d005      	beq.n	80043f2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	2b05      	cmp	r3, #5
 80043ea:	d002      	beq.n	80043f2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	2b09      	cmp	r3, #9
 80043f0:	d111      	bne.n	8004416 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d007      	beq.n	8004410 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004404:	f043 0220 	orr.w	r2, r3, #32
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e0a6      	b.n	800455e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004410:	2304      	movs	r3, #4
 8004412:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004414:	e00f      	b.n	8004436 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004416:	4854      	ldr	r0, [pc, #336]	; (8004568 <HAL_ADC_PollForConversion+0x1a8>)
 8004418:	f7ff fc4c 	bl	8003cb4 <LL_ADC_GetMultiDMATransfer>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d007      	beq.n	8004432 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004426:	f043 0220 	orr.w	r2, r3, #32
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e095      	b.n	800455e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004432:	2304      	movs	r3, #4
 8004434:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004436:	f7ff fa89 	bl	800394c <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800443c:	e021      	b.n	8004482 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d01d      	beq.n	8004482 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004446:	f7ff fa81 	bl	800394c <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	429a      	cmp	r2, r3
 8004454:	d302      	bcc.n	800445c <HAL_ADC_PollForConversion+0x9c>
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d112      	bne.n	8004482 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	4013      	ands	r3, r2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10b      	bne.n	8004482 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800446e:	f043 0204 	orr.w	r2, r3, #4
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e06d      	b.n	800455e <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	4013      	ands	r3, r2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d0d6      	beq.n	800443e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004494:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7ff fb53 	bl	8003b4c <LL_ADC_REG_IsTriggerSourceSWStart>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d01c      	beq.n	80044e6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	7f5b      	ldrb	r3, [r3, #29]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d118      	bne.n	80044e6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0308 	and.w	r3, r3, #8
 80044be:	2b08      	cmp	r3, #8
 80044c0:	d111      	bne.n	80044e6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d105      	bne.n	80044e6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044de:	f043 0201 	orr.w	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a20      	ldr	r2, [pc, #128]	; (800456c <HAL_ADC_PollForConversion+0x1ac>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d002      	beq.n	80044f6 <HAL_ADC_PollForConversion+0x136>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	e001      	b.n	80044fa <HAL_ADC_PollForConversion+0x13a>
 80044f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6812      	ldr	r2, [r2, #0]
 80044fe:	4293      	cmp	r3, r2
 8004500:	d008      	beq.n	8004514 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d005      	beq.n	8004514 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	2b05      	cmp	r3, #5
 800450c:	d002      	beq.n	8004514 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	2b09      	cmp	r3, #9
 8004512:	d104      	bne.n	800451e <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	61bb      	str	r3, [r7, #24]
 800451c:	e00d      	b.n	800453a <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a12      	ldr	r2, [pc, #72]	; (800456c <HAL_ADC_PollForConversion+0x1ac>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d002      	beq.n	800452e <HAL_ADC_PollForConversion+0x16e>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	e001      	b.n	8004532 <HAL_ADC_PollForConversion+0x172>
 800452e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004532:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	2b08      	cmp	r3, #8
 800453e:	d104      	bne.n	800454a <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2208      	movs	r2, #8
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	e008      	b.n	800455c <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d103      	bne.n	800455c <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	220c      	movs	r2, #12
 800455a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3720      	adds	r7, #32
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	50000300 	.word	0x50000300
 800456c:	50000100 	.word	0x50000100

08004570 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800457c:	4851      	ldr	r0, [pc, #324]	; (80046c4 <HAL_ADC_Start_DMA+0x154>)
 800457e:	f7ff fb8b 	bl	8003c98 <LL_ADC_GetMultimode>
 8004582:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4618      	mov	r0, r3
 800458a:	f7ff fc65 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	f040 808f 	bne.w	80046b4 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800459c:	2b01      	cmp	r3, #1
 800459e:	d101      	bne.n	80045a4 <HAL_ADC_Start_DMA+0x34>
 80045a0:	2302      	movs	r3, #2
 80045a2:	e08a      	b.n	80046ba <HAL_ADC_Start_DMA+0x14a>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d005      	beq.n	80045be <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	2b05      	cmp	r3, #5
 80045b6:	d002      	beq.n	80045be <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	2b09      	cmp	r3, #9
 80045bc:	d173      	bne.n	80046a6 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 ff72 	bl	80054a8 <ADC_Enable>
 80045c4:	4603      	mov	r3, r0
 80045c6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80045c8:	7dfb      	ldrb	r3, [r7, #23]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d166      	bne.n	800469c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80045d6:	f023 0301 	bic.w	r3, r3, #1
 80045da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a38      	ldr	r2, [pc, #224]	; (80046c8 <HAL_ADC_Start_DMA+0x158>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d002      	beq.n	80045f2 <HAL_ADC_Start_DMA+0x82>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	e001      	b.n	80045f6 <HAL_ADC_Start_DMA+0x86>
 80045f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d002      	beq.n	8004604 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d105      	bne.n	8004610 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004608:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004614:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d006      	beq.n	800462a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004620:	f023 0206 	bic.w	r2, r3, #6
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	661a      	str	r2, [r3, #96]	; 0x60
 8004628:	e002      	b.n	8004630 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004634:	4a25      	ldr	r2, [pc, #148]	; (80046cc <HAL_ADC_Start_DMA+0x15c>)
 8004636:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800463c:	4a24      	ldr	r2, [pc, #144]	; (80046d0 <HAL_ADC_Start_DMA+0x160>)
 800463e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004644:	4a23      	ldr	r2, [pc, #140]	; (80046d4 <HAL_ADC_Start_DMA+0x164>)
 8004646:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	221c      	movs	r2, #28
 800464e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f042 0210 	orr.w	r2, r2, #16
 8004666:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68da      	ldr	r2, [r3, #12]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0201 	orr.w	r2, r2, #1
 8004676:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	3340      	adds	r3, #64	; 0x40
 8004682:	4619      	mov	r1, r3
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f001 fdea 	bl	8006260 <HAL_DMA_Start_IT>
 800468c:	4603      	mov	r3, r0
 800468e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff fbb7 	bl	8003e08 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800469a:	e00d      	b.n	80046b8 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80046a4:	e008      	b.n	80046b8 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80046b2:	e001      	b.n	80046b8 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80046b4:	2302      	movs	r3, #2
 80046b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80046b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3718      	adds	r7, #24
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	50000300 	.word	0x50000300
 80046c8:	50000100 	.word	0x50000100
 80046cc:	0800562b 	.word	0x0800562b
 80046d0:	08005703 	.word	0x08005703
 80046d4:	0800571f 	.word	0x0800571f

080046d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
	...

080046f4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b08a      	sub	sp, #40	; 0x28
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80046fc:	2300      	movs	r3, #0
 80046fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004710:	4883      	ldr	r0, [pc, #524]	; (8004920 <HAL_ADC_IRQHandler+0x22c>)
 8004712:	f7ff fac1 	bl	8003c98 <LL_ADC_GetMultimode>
 8004716:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b00      	cmp	r3, #0
 8004720:	d017      	beq.n	8004752 <HAL_ADC_IRQHandler+0x5e>
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d012      	beq.n	8004752 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	2b00      	cmp	r3, #0
 8004736:	d105      	bne.n	8004744 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800473c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f001 f8e1 	bl	800590c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2202      	movs	r2, #2
 8004750:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	f003 0304 	and.w	r3, r3, #4
 8004758:	2b00      	cmp	r3, #0
 800475a:	d004      	beq.n	8004766 <HAL_ADC_IRQHandler+0x72>
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	f003 0304 	and.w	r3, r3, #4
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10a      	bne.n	800477c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 8085 	beq.w	800487c <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	f003 0308 	and.w	r3, r3, #8
 8004778:	2b00      	cmp	r3, #0
 800477a:	d07f      	beq.n	800487c <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004780:	f003 0310 	and.w	r3, r3, #16
 8004784:	2b00      	cmp	r3, #0
 8004786:	d105      	bne.n	8004794 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800478c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4618      	mov	r0, r3
 800479a:	f7ff f9d7 	bl	8003b4c <LL_ADC_REG_IsTriggerSourceSWStart>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d064      	beq.n	800486e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a5e      	ldr	r2, [pc, #376]	; (8004924 <HAL_ADC_IRQHandler+0x230>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d002      	beq.n	80047b4 <HAL_ADC_IRQHandler+0xc0>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	e001      	b.n	80047b8 <HAL_ADC_IRQHandler+0xc4>
 80047b4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6812      	ldr	r2, [r2, #0]
 80047bc:	4293      	cmp	r3, r2
 80047be:	d008      	beq.n	80047d2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d005      	beq.n	80047d2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	2b05      	cmp	r3, #5
 80047ca:	d002      	beq.n	80047d2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2b09      	cmp	r3, #9
 80047d0:	d104      	bne.n	80047dc <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	623b      	str	r3, [r7, #32]
 80047da:	e00d      	b.n	80047f8 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a50      	ldr	r2, [pc, #320]	; (8004924 <HAL_ADC_IRQHandler+0x230>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d002      	beq.n	80047ec <HAL_ADC_IRQHandler+0xf8>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	e001      	b.n	80047f0 <HAL_ADC_IRQHandler+0xfc>
 80047ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80047f0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80047f8:	6a3b      	ldr	r3, [r7, #32]
 80047fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d135      	bne.n	800486e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0308 	and.w	r3, r3, #8
 800480c:	2b08      	cmp	r3, #8
 800480e:	d12e      	bne.n	800486e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4618      	mov	r0, r3
 8004816:	f7ff fb1f 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d11a      	bne.n	8004856 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f022 020c 	bic.w	r2, r2, #12
 800482e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004834:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004840:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d112      	bne.n	800486e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800484c:	f043 0201 	orr.w	r2, r3, #1
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	65da      	str	r2, [r3, #92]	; 0x5c
 8004854:	e00b      	b.n	800486e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800485a:	f043 0210 	orr.w	r2, r3, #16
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004866:	f043 0201 	orr.w	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7fd fb1c 	bl	8001eac <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	220c      	movs	r2, #12
 800487a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f003 0320 	and.w	r3, r3, #32
 8004882:	2b00      	cmp	r3, #0
 8004884:	d004      	beq.n	8004890 <HAL_ADC_IRQHandler+0x19c>
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	f003 0320 	and.w	r3, r3, #32
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10b      	bne.n	80048a8 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 809e 	beq.w	80049d8 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f000 8098 	beq.w	80049d8 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ac:	f003 0310 	and.w	r3, r3, #16
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d105      	bne.n	80048c0 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7ff f980 	bl	8003bca <LL_ADC_INJ_IsTriggerSourceSWStart>
 80048ca:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff f93b 	bl	8003b4c <LL_ADC_REG_IsTriggerSourceSWStart>
 80048d6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a11      	ldr	r2, [pc, #68]	; (8004924 <HAL_ADC_IRQHandler+0x230>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d002      	beq.n	80048e8 <HAL_ADC_IRQHandler+0x1f4>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	e001      	b.n	80048ec <HAL_ADC_IRQHandler+0x1f8>
 80048e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	6812      	ldr	r2, [r2, #0]
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d008      	beq.n	8004906 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d005      	beq.n	8004906 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	2b06      	cmp	r3, #6
 80048fe:	d002      	beq.n	8004906 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	2b07      	cmp	r3, #7
 8004904:	d104      	bne.n	8004910 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	623b      	str	r3, [r7, #32]
 800490e:	e011      	b.n	8004934 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a03      	ldr	r2, [pc, #12]	; (8004924 <HAL_ADC_IRQHandler+0x230>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d006      	beq.n	8004928 <HAL_ADC_IRQHandler+0x234>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	e005      	b.n	800492c <HAL_ADC_IRQHandler+0x238>
 8004920:	50000300 	.word	0x50000300
 8004924:	50000100 	.word	0x50000100
 8004928:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800492c:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d047      	beq.n	80049ca <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800493a:	6a3b      	ldr	r3, [r7, #32]
 800493c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d007      	beq.n	8004954 <HAL_ADC_IRQHandler+0x260>
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d03f      	beq.n	80049ca <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004950:	2b00      	cmp	r3, #0
 8004952:	d13a      	bne.n	80049ca <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800495e:	2b40      	cmp	r3, #64	; 0x40
 8004960:	d133      	bne.n	80049ca <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004962:	6a3b      	ldr	r3, [r7, #32]
 8004964:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d12e      	bne.n	80049ca <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4618      	mov	r0, r3
 8004972:	f7ff fa98 	bl	8003ea6 <LL_ADC_INJ_IsConversionOngoing>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d11a      	bne.n	80049b2 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800498a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004990:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800499c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d112      	bne.n	80049ca <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a8:	f043 0201 	orr.w	r2, r3, #1
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80049b0:	e00b      	b.n	80049ca <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049b6:	f043 0210 	orr.w	r2, r3, #16
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049c2:	f043 0201 	orr.w	r2, r3, #1
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 ff76 	bl	80058bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2260      	movs	r2, #96	; 0x60
 80049d6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d011      	beq.n	8004a06 <HAL_ADC_IRQHandler+0x312>
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00c      	beq.n	8004a06 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049f0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f000 f895 	bl	8004b28 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2280      	movs	r2, #128	; 0x80
 8004a04:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d012      	beq.n	8004a36 <HAL_ADC_IRQHandler+0x342>
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00d      	beq.n	8004a36 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a1e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 ff5c 	bl	80058e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a34:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d012      	beq.n	8004a66 <HAL_ADC_IRQHandler+0x372>
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00d      	beq.n	8004a66 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a4e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 ff4e 	bl	80058f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a64:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	f003 0310 	and.w	r3, r3, #16
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d036      	beq.n	8004ade <HAL_ADC_IRQHandler+0x3ea>
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	f003 0310 	and.w	r3, r3, #16
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d031      	beq.n	8004ade <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d102      	bne.n	8004a88 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8004a82:	2301      	movs	r3, #1
 8004a84:	627b      	str	r3, [r7, #36]	; 0x24
 8004a86:	e014      	b.n	8004ab2 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d008      	beq.n	8004aa0 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004a8e:	4825      	ldr	r0, [pc, #148]	; (8004b24 <HAL_ADC_IRQHandler+0x430>)
 8004a90:	f7ff f910 	bl	8003cb4 <LL_ADC_GetMultiDMATransfer>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00b      	beq.n	8004ab2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a9e:	e008      	b.n	8004ab2 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d10e      	bne.n	8004ad6 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004abc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ac8:	f043 0202 	orr.w	r2, r3, #2
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f833 	bl	8004b3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2210      	movs	r2, #16
 8004adc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d018      	beq.n	8004b1a <HAL_ADC_IRQHandler+0x426>
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d013      	beq.n	8004b1a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b02:	f043 0208 	orr.w	r2, r3, #8
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b12:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 fedb 	bl	80058d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004b1a:	bf00      	nop
 8004b1c:	3728      	adds	r7, #40	; 0x28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	50000300 	.word	0x50000300

08004b28 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b0b6      	sub	sp, #216	; 0xd8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004b60:	2300      	movs	r3, #0
 8004b62:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d101      	bne.n	8004b72 <HAL_ADC_ConfigChannel+0x22>
 8004b6e:	2302      	movs	r3, #2
 8004b70:	e3c8      	b.n	8005304 <HAL_ADC_ConfigChannel+0x7b4>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff f96a 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f040 83ad 	bne.w	80052e6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6818      	ldr	r0, [r3, #0]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	6859      	ldr	r1, [r3, #4]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	461a      	mov	r2, r3
 8004b9a:	f7fe ffea 	bl	8003b72 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7ff f958 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 8004ba8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f7ff f978 	bl	8003ea6 <LL_ADC_INJ_IsConversionOngoing>
 8004bb6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004bba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f040 81d9 	bne.w	8004f76 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004bc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f040 81d4 	bne.w	8004f76 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004bd6:	d10f      	bne.n	8004bf8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6818      	ldr	r0, [r3, #0]
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2200      	movs	r2, #0
 8004be2:	4619      	mov	r1, r3
 8004be4:	f7ff f804 	bl	8003bf0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7fe ff98 	bl	8003b26 <LL_ADC_SetSamplingTimeCommonConfig>
 8004bf6:	e00e      	b.n	8004c16 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6818      	ldr	r0, [r3, #0]
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	6819      	ldr	r1, [r3, #0]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	461a      	mov	r2, r3
 8004c06:	f7fe fff3 	bl	8003bf0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2100      	movs	r1, #0
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7fe ff88 	bl	8003b26 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	695a      	ldr	r2, [r3, #20]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	08db      	lsrs	r3, r3, #3
 8004c22:	f003 0303 	and.w	r3, r3, #3
 8004c26:	005b      	lsls	r3, r3, #1
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	691b      	ldr	r3, [r3, #16]
 8004c34:	2b04      	cmp	r3, #4
 8004c36:	d022      	beq.n	8004c7e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6818      	ldr	r0, [r3, #0]
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	6919      	ldr	r1, [r3, #16]
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c48:	f7fe fee2 	bl	8003a10 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6818      	ldr	r0, [r3, #0]
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	6919      	ldr	r1, [r3, #16]
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	461a      	mov	r2, r3
 8004c5a:	f7fe ff2e 	bl	8003aba <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6818      	ldr	r0, [r3, #0]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	6919      	ldr	r1, [r3, #16]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	7f1b      	ldrb	r3, [r3, #28]
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d102      	bne.n	8004c74 <HAL_ADC_ConfigChannel+0x124>
 8004c6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c72:	e000      	b.n	8004c76 <HAL_ADC_ConfigChannel+0x126>
 8004c74:	2300      	movs	r3, #0
 8004c76:	461a      	mov	r2, r3
 8004c78:	f7fe ff3a 	bl	8003af0 <LL_ADC_SetOffsetSaturation>
 8004c7c:	e17b      	b.n	8004f76 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2100      	movs	r1, #0
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7fe fee7 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10a      	bne.n	8004caa <HAL_ADC_ConfigChannel+0x15a>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2100      	movs	r1, #0
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7fe fedc 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	0e9b      	lsrs	r3, r3, #26
 8004ca4:	f003 021f 	and.w	r2, r3, #31
 8004ca8:	e01e      	b.n	8004ce8 <HAL_ADC_ConfigChannel+0x198>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2100      	movs	r1, #0
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7fe fed1 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cbc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004cc0:	fa93 f3a3 	rbit	r3, r3
 8004cc4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004cc8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004ccc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004cd0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8004cd8:	2320      	movs	r3, #32
 8004cda:	e004      	b.n	8004ce6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ce0:	fab3 f383 	clz	r3, r3
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d105      	bne.n	8004d00 <HAL_ADC_ConfigChannel+0x1b0>
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	0e9b      	lsrs	r3, r3, #26
 8004cfa:	f003 031f 	and.w	r3, r3, #31
 8004cfe:	e018      	b.n	8004d32 <HAL_ADC_ConfigChannel+0x1e2>
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d08:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004d0c:	fa93 f3a3 	rbit	r3, r3
 8004d10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004d14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004d18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004d1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d101      	bne.n	8004d28 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8004d24:	2320      	movs	r3, #32
 8004d26:	e004      	b.n	8004d32 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8004d28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004d2c:	fab3 f383 	clz	r3, r3
 8004d30:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d106      	bne.n	8004d44 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7fe fea0 	bl	8003a84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2101      	movs	r1, #1
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7fe fe84 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004d50:	4603      	mov	r3, r0
 8004d52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10a      	bne.n	8004d70 <HAL_ADC_ConfigChannel+0x220>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2101      	movs	r1, #1
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7fe fe79 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004d66:	4603      	mov	r3, r0
 8004d68:	0e9b      	lsrs	r3, r3, #26
 8004d6a:	f003 021f 	and.w	r2, r3, #31
 8004d6e:	e01e      	b.n	8004dae <HAL_ADC_ConfigChannel+0x25e>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2101      	movs	r1, #1
 8004d76:	4618      	mov	r0, r3
 8004d78:	f7fe fe6e 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004d86:	fa93 f3a3 	rbit	r3, r3
 8004d8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004d8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004d92:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004d96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8004d9e:	2320      	movs	r3, #32
 8004da0:	e004      	b.n	8004dac <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8004da2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004da6:	fab3 f383 	clz	r3, r3
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d105      	bne.n	8004dc6 <HAL_ADC_ConfigChannel+0x276>
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	0e9b      	lsrs	r3, r3, #26
 8004dc0:	f003 031f 	and.w	r3, r3, #31
 8004dc4:	e018      	b.n	8004df8 <HAL_ADC_ConfigChannel+0x2a8>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004dd2:	fa93 f3a3 	rbit	r3, r3
 8004dd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004dda:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004dde:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004de2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8004dea:	2320      	movs	r3, #32
 8004dec:	e004      	b.n	8004df8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8004dee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004df2:	fab3 f383 	clz	r3, r3
 8004df6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d106      	bne.n	8004e0a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2200      	movs	r2, #0
 8004e02:	2101      	movs	r1, #1
 8004e04:	4618      	mov	r0, r3
 8004e06:	f7fe fe3d 	bl	8003a84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2102      	movs	r1, #2
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7fe fe21 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004e16:	4603      	mov	r3, r0
 8004e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10a      	bne.n	8004e36 <HAL_ADC_ConfigChannel+0x2e6>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2102      	movs	r1, #2
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fe fe16 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	0e9b      	lsrs	r3, r3, #26
 8004e30:	f003 021f 	and.w	r2, r3, #31
 8004e34:	e01e      	b.n	8004e74 <HAL_ADC_ConfigChannel+0x324>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2102      	movs	r1, #2
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f7fe fe0b 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004e42:	4603      	mov	r3, r0
 8004e44:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e4c:	fa93 f3a3 	rbit	r3, r3
 8004e50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004e54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004e5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d101      	bne.n	8004e68 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004e64:	2320      	movs	r3, #32
 8004e66:	e004      	b.n	8004e72 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8004e68:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004e6c:	fab3 f383 	clz	r3, r3
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d105      	bne.n	8004e8c <HAL_ADC_ConfigChannel+0x33c>
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	0e9b      	lsrs	r3, r3, #26
 8004e86:	f003 031f 	and.w	r3, r3, #31
 8004e8a:	e016      	b.n	8004eba <HAL_ADC_ConfigChannel+0x36a>
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e94:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004e98:	fa93 f3a3 	rbit	r3, r3
 8004e9c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004e9e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ea0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004ea4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d101      	bne.n	8004eb0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004eac:	2320      	movs	r3, #32
 8004eae:	e004      	b.n	8004eba <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8004eb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004eb4:	fab3 f383 	clz	r3, r3
 8004eb8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d106      	bne.n	8004ecc <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	2102      	movs	r1, #2
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7fe fddc 	bl	8003a84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2103      	movs	r1, #3
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7fe fdc0 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d10a      	bne.n	8004ef8 <HAL_ADC_ConfigChannel+0x3a8>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2103      	movs	r1, #3
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fe fdb5 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	0e9b      	lsrs	r3, r3, #26
 8004ef2:	f003 021f 	and.w	r2, r3, #31
 8004ef6:	e017      	b.n	8004f28 <HAL_ADC_ConfigChannel+0x3d8>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2103      	movs	r1, #3
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7fe fdaa 	bl	8003a58 <LL_ADC_GetOffsetChannel>
 8004f04:	4603      	mov	r3, r0
 8004f06:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f0a:	fa93 f3a3 	rbit	r3, r3
 8004f0e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004f10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004f12:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004f14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8004f1a:	2320      	movs	r3, #32
 8004f1c:	e003      	b.n	8004f26 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8004f1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f20:	fab3 f383 	clz	r3, r3
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d105      	bne.n	8004f40 <HAL_ADC_ConfigChannel+0x3f0>
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	0e9b      	lsrs	r3, r3, #26
 8004f3a:	f003 031f 	and.w	r3, r3, #31
 8004f3e:	e011      	b.n	8004f64 <HAL_ADC_ConfigChannel+0x414>
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f48:	fa93 f3a3 	rbit	r3, r3
 8004f4c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004f4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f50:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d101      	bne.n	8004f5c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8004f58:	2320      	movs	r3, #32
 8004f5a:	e003      	b.n	8004f64 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f5e:	fab3 f383 	clz	r3, r3
 8004f62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d106      	bne.n	8004f76 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	2103      	movs	r1, #3
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7fe fd87 	bl	8003a84 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fe ff1e 	bl	8003dbc <LL_ADC_IsEnabled>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f040 8140 	bne.w	8005208 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6818      	ldr	r0, [r3, #0]
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	6819      	ldr	r1, [r3, #0]
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	461a      	mov	r2, r3
 8004f96:	f7fe fe57 	bl	8003c48 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	4a8f      	ldr	r2, [pc, #572]	; (80051dc <HAL_ADC_ConfigChannel+0x68c>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	f040 8131 	bne.w	8005208 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10b      	bne.n	8004fce <HAL_ADC_ConfigChannel+0x47e>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	0e9b      	lsrs	r3, r3, #26
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	f003 031f 	and.w	r3, r3, #31
 8004fc2:	2b09      	cmp	r3, #9
 8004fc4:	bf94      	ite	ls
 8004fc6:	2301      	movls	r3, #1
 8004fc8:	2300      	movhi	r3, #0
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	e019      	b.n	8005002 <HAL_ADC_ConfigChannel+0x4b2>
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fd6:	fa93 f3a3 	rbit	r3, r3
 8004fda:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004fdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004fde:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004fe0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8004fe6:	2320      	movs	r3, #32
 8004fe8:	e003      	b.n	8004ff2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8004fea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fec:	fab3 f383 	clz	r3, r3
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	f003 031f 	and.w	r3, r3, #31
 8004ff8:	2b09      	cmp	r3, #9
 8004ffa:	bf94      	ite	ls
 8004ffc:	2301      	movls	r3, #1
 8004ffe:	2300      	movhi	r3, #0
 8005000:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005002:	2b00      	cmp	r3, #0
 8005004:	d079      	beq.n	80050fa <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800500e:	2b00      	cmp	r3, #0
 8005010:	d107      	bne.n	8005022 <HAL_ADC_ConfigChannel+0x4d2>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	0e9b      	lsrs	r3, r3, #26
 8005018:	3301      	adds	r3, #1
 800501a:	069b      	lsls	r3, r3, #26
 800501c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005020:	e015      	b.n	800504e <HAL_ADC_ConfigChannel+0x4fe>
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005028:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800502a:	fa93 f3a3 	rbit	r3, r3
 800502e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005032:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005034:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800503a:	2320      	movs	r3, #32
 800503c:	e003      	b.n	8005046 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800503e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005040:	fab3 f383 	clz	r3, r3
 8005044:	b2db      	uxtb	r3, r3
 8005046:	3301      	adds	r3, #1
 8005048:	069b      	lsls	r3, r3, #26
 800504a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005056:	2b00      	cmp	r3, #0
 8005058:	d109      	bne.n	800506e <HAL_ADC_ConfigChannel+0x51e>
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	0e9b      	lsrs	r3, r3, #26
 8005060:	3301      	adds	r3, #1
 8005062:	f003 031f 	and.w	r3, r3, #31
 8005066:	2101      	movs	r1, #1
 8005068:	fa01 f303 	lsl.w	r3, r1, r3
 800506c:	e017      	b.n	800509e <HAL_ADC_ConfigChannel+0x54e>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005074:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005076:	fa93 f3a3 	rbit	r3, r3
 800507a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800507c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800507e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005080:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005082:	2b00      	cmp	r3, #0
 8005084:	d101      	bne.n	800508a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8005086:	2320      	movs	r3, #32
 8005088:	e003      	b.n	8005092 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800508a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800508c:	fab3 f383 	clz	r3, r3
 8005090:	b2db      	uxtb	r3, r3
 8005092:	3301      	adds	r3, #1
 8005094:	f003 031f 	and.w	r3, r3, #31
 8005098:	2101      	movs	r1, #1
 800509a:	fa01 f303 	lsl.w	r3, r1, r3
 800509e:	ea42 0103 	orr.w	r1, r2, r3
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10a      	bne.n	80050c4 <HAL_ADC_ConfigChannel+0x574>
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	0e9b      	lsrs	r3, r3, #26
 80050b4:	3301      	adds	r3, #1
 80050b6:	f003 021f 	and.w	r2, r3, #31
 80050ba:	4613      	mov	r3, r2
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	4413      	add	r3, r2
 80050c0:	051b      	lsls	r3, r3, #20
 80050c2:	e018      	b.n	80050f6 <HAL_ADC_ConfigChannel+0x5a6>
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050cc:	fa93 f3a3 	rbit	r3, r3
 80050d0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80050d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80050d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80050dc:	2320      	movs	r3, #32
 80050de:	e003      	b.n	80050e8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80050e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050e2:	fab3 f383 	clz	r3, r3
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	3301      	adds	r3, #1
 80050ea:	f003 021f 	and.w	r2, r3, #31
 80050ee:	4613      	mov	r3, r2
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	4413      	add	r3, r2
 80050f4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050f6:	430b      	orrs	r3, r1
 80050f8:	e081      	b.n	80051fe <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005102:	2b00      	cmp	r3, #0
 8005104:	d107      	bne.n	8005116 <HAL_ADC_ConfigChannel+0x5c6>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	0e9b      	lsrs	r3, r3, #26
 800510c:	3301      	adds	r3, #1
 800510e:	069b      	lsls	r3, r3, #26
 8005110:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005114:	e015      	b.n	8005142 <HAL_ADC_ConfigChannel+0x5f2>
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800511e:	fa93 f3a3 	rbit	r3, r3
 8005122:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005126:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800512e:	2320      	movs	r3, #32
 8005130:	e003      	b.n	800513a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005134:	fab3 f383 	clz	r3, r3
 8005138:	b2db      	uxtb	r3, r3
 800513a:	3301      	adds	r3, #1
 800513c:	069b      	lsls	r3, r3, #26
 800513e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800514a:	2b00      	cmp	r3, #0
 800514c:	d109      	bne.n	8005162 <HAL_ADC_ConfigChannel+0x612>
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	0e9b      	lsrs	r3, r3, #26
 8005154:	3301      	adds	r3, #1
 8005156:	f003 031f 	and.w	r3, r3, #31
 800515a:	2101      	movs	r1, #1
 800515c:	fa01 f303 	lsl.w	r3, r1, r3
 8005160:	e017      	b.n	8005192 <HAL_ADC_ConfigChannel+0x642>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	fa93 f3a3 	rbit	r3, r3
 800516e:	61fb      	str	r3, [r7, #28]
  return result;
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800517a:	2320      	movs	r3, #32
 800517c:	e003      	b.n	8005186 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800517e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005180:	fab3 f383 	clz	r3, r3
 8005184:	b2db      	uxtb	r3, r3
 8005186:	3301      	adds	r3, #1
 8005188:	f003 031f 	and.w	r3, r3, #31
 800518c:	2101      	movs	r1, #1
 800518e:	fa01 f303 	lsl.w	r3, r1, r3
 8005192:	ea42 0103 	orr.w	r1, r2, r3
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10d      	bne.n	80051be <HAL_ADC_ConfigChannel+0x66e>
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	0e9b      	lsrs	r3, r3, #26
 80051a8:	3301      	adds	r3, #1
 80051aa:	f003 021f 	and.w	r2, r3, #31
 80051ae:	4613      	mov	r3, r2
 80051b0:	005b      	lsls	r3, r3, #1
 80051b2:	4413      	add	r3, r2
 80051b4:	3b1e      	subs	r3, #30
 80051b6:	051b      	lsls	r3, r3, #20
 80051b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80051bc:	e01e      	b.n	80051fc <HAL_ADC_ConfigChannel+0x6ac>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	fa93 f3a3 	rbit	r3, r3
 80051ca:	613b      	str	r3, [r7, #16]
  return result;
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d104      	bne.n	80051e0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80051d6:	2320      	movs	r3, #32
 80051d8:	e006      	b.n	80051e8 <HAL_ADC_ConfigChannel+0x698>
 80051da:	bf00      	nop
 80051dc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	fab3 f383 	clz	r3, r3
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	3301      	adds	r3, #1
 80051ea:	f003 021f 	and.w	r2, r3, #31
 80051ee:	4613      	mov	r3, r2
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	4413      	add	r3, r2
 80051f4:	3b1e      	subs	r3, #30
 80051f6:	051b      	lsls	r3, r3, #20
 80051f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051fc:	430b      	orrs	r3, r1
 80051fe:	683a      	ldr	r2, [r7, #0]
 8005200:	6892      	ldr	r2, [r2, #8]
 8005202:	4619      	mov	r1, r3
 8005204:	f7fe fcf4 	bl	8003bf0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	4b3f      	ldr	r3, [pc, #252]	; (800530c <HAL_ADC_ConfigChannel+0x7bc>)
 800520e:	4013      	ands	r3, r2
 8005210:	2b00      	cmp	r3, #0
 8005212:	d071      	beq.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005214:	483e      	ldr	r0, [pc, #248]	; (8005310 <HAL_ADC_ConfigChannel+0x7c0>)
 8005216:	f7fe fbed 	bl	80039f4 <LL_ADC_GetCommonPathInternalCh>
 800521a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a3c      	ldr	r2, [pc, #240]	; (8005314 <HAL_ADC_ConfigChannel+0x7c4>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d004      	beq.n	8005232 <HAL_ADC_ConfigChannel+0x6e2>
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a3a      	ldr	r2, [pc, #232]	; (8005318 <HAL_ADC_ConfigChannel+0x7c8>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d127      	bne.n	8005282 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005232:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005236:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d121      	bne.n	8005282 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005246:	d157      	bne.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005248:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800524c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005250:	4619      	mov	r1, r3
 8005252:	482f      	ldr	r0, [pc, #188]	; (8005310 <HAL_ADC_ConfigChannel+0x7c0>)
 8005254:	f7fe fbbb 	bl	80039ce <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005258:	4b30      	ldr	r3, [pc, #192]	; (800531c <HAL_ADC_ConfigChannel+0x7cc>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	099b      	lsrs	r3, r3, #6
 800525e:	4a30      	ldr	r2, [pc, #192]	; (8005320 <HAL_ADC_ConfigChannel+0x7d0>)
 8005260:	fba2 2303 	umull	r2, r3, r2, r3
 8005264:	099b      	lsrs	r3, r3, #6
 8005266:	1c5a      	adds	r2, r3, #1
 8005268:	4613      	mov	r3, r2
 800526a:	005b      	lsls	r3, r3, #1
 800526c:	4413      	add	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005272:	e002      	b.n	800527a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	3b01      	subs	r3, #1
 8005278:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1f9      	bne.n	8005274 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005280:	e03a      	b.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a27      	ldr	r2, [pc, #156]	; (8005324 <HAL_ADC_ConfigChannel+0x7d4>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d113      	bne.n	80052b4 <HAL_ADC_ConfigChannel+0x764>
 800528c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005290:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10d      	bne.n	80052b4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a22      	ldr	r2, [pc, #136]	; (8005328 <HAL_ADC_ConfigChannel+0x7d8>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d02a      	beq.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80052a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80052a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052aa:	4619      	mov	r1, r3
 80052ac:	4818      	ldr	r0, [pc, #96]	; (8005310 <HAL_ADC_ConfigChannel+0x7c0>)
 80052ae:	f7fe fb8e 	bl	80039ce <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80052b2:	e021      	b.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a1c      	ldr	r2, [pc, #112]	; (800532c <HAL_ADC_ConfigChannel+0x7dc>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d11c      	bne.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80052be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80052c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d116      	bne.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a16      	ldr	r2, [pc, #88]	; (8005328 <HAL_ADC_ConfigChannel+0x7d8>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d011      	beq.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80052d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80052d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80052dc:	4619      	mov	r1, r3
 80052de:	480c      	ldr	r0, [pc, #48]	; (8005310 <HAL_ADC_ConfigChannel+0x7c0>)
 80052e0:	f7fe fb75 	bl	80039ce <LL_ADC_SetCommonPathInternalCh>
 80052e4:	e008      	b.n	80052f8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ea:	f043 0220 	orr.w	r2, r3, #32
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005300:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005304:	4618      	mov	r0, r3
 8005306:	37d8      	adds	r7, #216	; 0xd8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	80080000 	.word	0x80080000
 8005310:	50000300 	.word	0x50000300
 8005314:	c3210000 	.word	0xc3210000
 8005318:	90c00010 	.word	0x90c00010
 800531c:	200000f4 	.word	0x200000f4
 8005320:	053e2d63 	.word	0x053e2d63
 8005324:	c7520000 	.word	0xc7520000
 8005328:	50000100 	.word	0x50000100
 800532c:	cb840000 	.word	0xcb840000

08005330 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b088      	sub	sp, #32
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800533a:	2300      	movs	r3, #0
 800533c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4618      	mov	r0, r3
 8005348:	f7fe fd86 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 800534c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4618      	mov	r0, r3
 8005354:	f7fe fda7 	bl	8003ea6 <LL_ADC_INJ_IsConversionOngoing>
 8005358:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d103      	bne.n	8005368 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2b00      	cmp	r3, #0
 8005364:	f000 8098 	beq.w	8005498 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005372:	2b00      	cmp	r3, #0
 8005374:	d02a      	beq.n	80053cc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	7f5b      	ldrb	r3, [r3, #29]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d126      	bne.n	80053cc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	7f1b      	ldrb	r3, [r3, #28]
 8005382:	2b01      	cmp	r3, #1
 8005384:	d122      	bne.n	80053cc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005386:	2301      	movs	r3, #1
 8005388:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800538a:	e014      	b.n	80053b6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	4a45      	ldr	r2, [pc, #276]	; (80054a4 <ADC_ConversionStop+0x174>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d90d      	bls.n	80053b0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005398:	f043 0210 	orr.w	r2, r3, #16
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053a4:	f043 0201 	orr.w	r2, r3, #1
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e074      	b.n	800549a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	3301      	adds	r3, #1
 80053b4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c0:	2b40      	cmp	r3, #64	; 0x40
 80053c2:	d1e3      	bne.n	800538c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2240      	movs	r2, #64	; 0x40
 80053ca:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d014      	beq.n	80053fc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7fe fd3e 	bl	8003e58 <LL_ADC_REG_IsConversionOngoing>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00c      	beq.n	80053fc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7fe fcfb 	bl	8003de2 <LL_ADC_IsDisableOngoing>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d104      	bne.n	80053fc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7fe fd1a 	bl	8003e30 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d014      	beq.n	800542c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f7fe fd4d 	bl	8003ea6 <LL_ADC_INJ_IsConversionOngoing>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00c      	beq.n	800542c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f7fe fce3 	bl	8003de2 <LL_ADC_IsDisableOngoing>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d104      	bne.n	800542c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4618      	mov	r0, r3
 8005428:	f7fe fd29 	bl	8003e7e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	2b02      	cmp	r3, #2
 8005430:	d005      	beq.n	800543e <ADC_ConversionStop+0x10e>
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	2b03      	cmp	r3, #3
 8005436:	d105      	bne.n	8005444 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005438:	230c      	movs	r3, #12
 800543a:	617b      	str	r3, [r7, #20]
        break;
 800543c:	e005      	b.n	800544a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800543e:	2308      	movs	r3, #8
 8005440:	617b      	str	r3, [r7, #20]
        break;
 8005442:	e002      	b.n	800544a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005444:	2304      	movs	r3, #4
 8005446:	617b      	str	r3, [r7, #20]
        break;
 8005448:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800544a:	f7fe fa7f 	bl	800394c <HAL_GetTick>
 800544e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005450:	e01b      	b.n	800548a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005452:	f7fe fa7b 	bl	800394c <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b05      	cmp	r3, #5
 800545e:	d914      	bls.n	800548a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	4013      	ands	r3, r2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00d      	beq.n	800548a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005472:	f043 0210 	orr.w	r2, r3, #16
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800547e:	f043 0201 	orr.w	r2, r3, #1
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e007      	b.n	800549a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	689a      	ldr	r2, [r3, #8]
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	4013      	ands	r3, r2
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1dc      	bne.n	8005452 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3720      	adds	r7, #32
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	a33fffff 	.word	0xa33fffff

080054a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fe fc81 	bl	8003dbc <LL_ADC_IsEnabled>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d14d      	bne.n	800555c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	689a      	ldr	r2, [r3, #8]
 80054c6:	4b28      	ldr	r3, [pc, #160]	; (8005568 <ADC_Enable+0xc0>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00d      	beq.n	80054ea <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054d2:	f043 0210 	orr.w	r2, r3, #16
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054de:	f043 0201 	orr.w	r2, r3, #1
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e039      	b.n	800555e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7fe fc3c 	bl	8003d6c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80054f4:	f7fe fa2a 	bl	800394c <HAL_GetTick>
 80054f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054fa:	e028      	b.n	800554e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4618      	mov	r0, r3
 8005502:	f7fe fc5b 	bl	8003dbc <LL_ADC_IsEnabled>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d104      	bne.n	8005516 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4618      	mov	r0, r3
 8005512:	f7fe fc2b 	bl	8003d6c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005516:	f7fe fa19 	bl	800394c <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d914      	bls.n	800554e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b01      	cmp	r3, #1
 8005530:	d00d      	beq.n	800554e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005536:	f043 0210 	orr.w	r2, r3, #16
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005542:	f043 0201 	orr.w	r2, r3, #1
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e007      	b.n	800555e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b01      	cmp	r3, #1
 800555a:	d1cf      	bne.n	80054fc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	8000003f 	.word	0x8000003f

0800556c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4618      	mov	r0, r3
 800557a:	f7fe fc32 	bl	8003de2 <LL_ADC_IsDisableOngoing>
 800557e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4618      	mov	r0, r3
 8005586:	f7fe fc19 	bl	8003dbc <LL_ADC_IsEnabled>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d047      	beq.n	8005620 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d144      	bne.n	8005620 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f003 030d 	and.w	r3, r3, #13
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d10c      	bne.n	80055be <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4618      	mov	r0, r3
 80055aa:	f7fe fbf3 	bl	8003d94 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2203      	movs	r2, #3
 80055b4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80055b6:	f7fe f9c9 	bl	800394c <HAL_GetTick>
 80055ba:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80055bc:	e029      	b.n	8005612 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055c2:	f043 0210 	orr.w	r2, r3, #16
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ce:	f043 0201 	orr.w	r2, r3, #1
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e023      	b.n	8005622 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80055da:	f7fe f9b7 	bl	800394c <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d914      	bls.n	8005612 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00d      	beq.n	8005612 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055fa:	f043 0210 	orr.w	r2, r3, #16
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005606:	f043 0201 	orr.w	r2, r3, #1
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e007      	b.n	8005622 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1dc      	bne.n	80055da <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b084      	sub	sp, #16
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005636:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800563c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005640:	2b00      	cmp	r3, #0
 8005642:	d14b      	bne.n	80056dc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005648:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0308 	and.w	r3, r3, #8
 800565a:	2b00      	cmp	r3, #0
 800565c:	d021      	beq.n	80056a2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4618      	mov	r0, r3
 8005664:	f7fe fa72 	bl	8003b4c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d032      	beq.n	80056d4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d12b      	bne.n	80056d4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005680:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800568c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d11f      	bne.n	80056d4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005698:	f043 0201 	orr.w	r2, r3, #1
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	65da      	str	r2, [r3, #92]	; 0x5c
 80056a0:	e018      	b.n	80056d4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f003 0302 	and.w	r3, r3, #2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d111      	bne.n	80056d4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d105      	bne.n	80056d4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056cc:	f043 0201 	orr.w	r2, r3, #1
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f7fc fbe9 	bl	8001eac <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80056da:	e00e      	b.n	80056fa <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056e0:	f003 0310 	and.w	r3, r3, #16
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d003      	beq.n	80056f0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	f7ff fa27 	bl	8004b3c <HAL_ADC_ErrorCallback>
}
 80056ee:	e004      	b.n	80056fa <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	4798      	blx	r3
}
 80056fa:	bf00      	nop
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b084      	sub	sp, #16
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800570e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f7fc fab9 	bl	8001c88 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005716:	bf00      	nop
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}

0800571e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800571e:	b580      	push	{r7, lr}
 8005720:	b084      	sub	sp, #16
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005730:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800573c:	f043 0204 	orr.w	r2, r3, #4
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f7ff f9f9 	bl	8004b3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800574a:	bf00      	nop
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <LL_ADC_IsEnabled>:
{
 8005752:	b480      	push	{r7}
 8005754:	b083      	sub	sp, #12
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b01      	cmp	r3, #1
 8005764:	d101      	bne.n	800576a <LL_ADC_IsEnabled+0x18>
 8005766:	2301      	movs	r3, #1
 8005768:	e000      	b.n	800576c <LL_ADC_IsEnabled+0x1a>
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <LL_ADC_StartCalibration>:
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800578a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005794:	4313      	orrs	r3, r2
 8005796:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	609a      	str	r2, [r3, #8]
}
 800579e:	bf00      	nop
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <LL_ADC_IsCalibrationOnGoing>:
{
 80057aa:	b480      	push	{r7}
 80057ac:	b083      	sub	sp, #12
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057be:	d101      	bne.n	80057c4 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80057c0:	2301      	movs	r3, #1
 80057c2:	e000      	b.n	80057c6 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80057d2:	b480      	push	{r7}
 80057d4:	b083      	sub	sp, #12
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f003 0304 	and.w	r3, r3, #4
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d101      	bne.n	80057ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80057e6:	2301      	movs	r3, #1
 80057e8:	e000      	b.n	80057ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005802:	2300      	movs	r3, #0
 8005804:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800580c:	2b01      	cmp	r3, #1
 800580e:	d101      	bne.n	8005814 <HAL_ADCEx_Calibration_Start+0x1c>
 8005810:	2302      	movs	r3, #2
 8005812:	e04d      	b.n	80058b0 <HAL_ADCEx_Calibration_Start+0xb8>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7ff fea5 	bl	800556c <ADC_Disable>
 8005822:	4603      	mov	r3, r0
 8005824:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005826:	7bfb      	ldrb	r3, [r7, #15]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d136      	bne.n	800589a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005830:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005834:	f023 0302 	bic.w	r3, r3, #2
 8005838:	f043 0202 	orr.w	r2, r3, #2
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6839      	ldr	r1, [r7, #0]
 8005846:	4618      	mov	r0, r3
 8005848:	f7ff ff96 	bl	8005778 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800584c:	e014      	b.n	8005878 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	3301      	adds	r3, #1
 8005852:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	4a18      	ldr	r2, [pc, #96]	; (80058b8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d90d      	bls.n	8005878 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005860:	f023 0312 	bic.w	r3, r3, #18
 8005864:	f043 0210 	orr.w	r2, r3, #16
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	e01b      	b.n	80058b0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4618      	mov	r0, r3
 800587e:	f7ff ff94 	bl	80057aa <LL_ADC_IsCalibrationOnGoing>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1e2      	bne.n	800584e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800588c:	f023 0303 	bic.w	r3, r3, #3
 8005890:	f043 0201 	orr.w	r2, r3, #1
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	65da      	str	r2, [r3, #92]	; 0x5c
 8005898:	e005      	b.n	80058a6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800589e:	f043 0210 	orr.w	r2, r3, #16
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80058ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	0004de01 	.word	0x0004de01

080058bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005920:	b590      	push	{r4, r7, lr}
 8005922:	b0a1      	sub	sp, #132	; 0x84
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800592a:	2300      	movs	r3, #0
 800592c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005936:	2b01      	cmp	r3, #1
 8005938:	d101      	bne.n	800593e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800593a:	2302      	movs	r3, #2
 800593c:	e08b      	b.n	8005a56 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005946:	2300      	movs	r3, #0
 8005948:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800594a:	2300      	movs	r3, #0
 800594c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005956:	d102      	bne.n	800595e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005958:	4b41      	ldr	r3, [pc, #260]	; (8005a60 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800595a:	60bb      	str	r3, [r7, #8]
 800595c:	e001      	b.n	8005962 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800595e:	2300      	movs	r3, #0
 8005960:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10b      	bne.n	8005980 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800596c:	f043 0220 	orr.w	r2, r3, #32
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e06a      	b.n	8005a56 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	4618      	mov	r0, r3
 8005984:	f7ff ff25 	bl	80057d2 <LL_ADC_REG_IsConversionOngoing>
 8005988:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4618      	mov	r0, r3
 8005990:	f7ff ff1f 	bl	80057d2 <LL_ADC_REG_IsConversionOngoing>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d14c      	bne.n	8005a34 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800599a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800599c:	2b00      	cmp	r3, #0
 800599e:	d149      	bne.n	8005a34 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80059a0:	4b30      	ldr	r3, [pc, #192]	; (8005a64 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80059a2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d028      	beq.n	80059fe <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80059ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	6859      	ldr	r1, [r3, #4]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80059be:	035b      	lsls	r3, r3, #13
 80059c0:	430b      	orrs	r3, r1
 80059c2:	431a      	orrs	r2, r3
 80059c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059c6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80059c8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80059cc:	f7ff fec1 	bl	8005752 <LL_ADC_IsEnabled>
 80059d0:	4604      	mov	r4, r0
 80059d2:	4823      	ldr	r0, [pc, #140]	; (8005a60 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80059d4:	f7ff febd 	bl	8005752 <LL_ADC_IsEnabled>
 80059d8:	4603      	mov	r3, r0
 80059da:	4323      	orrs	r3, r4
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d133      	bne.n	8005a48 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80059e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80059e8:	f023 030f 	bic.w	r3, r3, #15
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	6811      	ldr	r1, [r2, #0]
 80059f0:	683a      	ldr	r2, [r7, #0]
 80059f2:	6892      	ldr	r2, [r2, #8]
 80059f4:	430a      	orrs	r2, r1
 80059f6:	431a      	orrs	r2, r3
 80059f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059fa:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80059fc:	e024      	b.n	8005a48 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80059fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a08:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a0a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005a0e:	f7ff fea0 	bl	8005752 <LL_ADC_IsEnabled>
 8005a12:	4604      	mov	r4, r0
 8005a14:	4812      	ldr	r0, [pc, #72]	; (8005a60 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005a16:	f7ff fe9c 	bl	8005752 <LL_ADC_IsEnabled>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	4323      	orrs	r3, r4
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d112      	bne.n	8005a48 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005a22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005a2a:	f023 030f 	bic.w	r3, r3, #15
 8005a2e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005a30:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005a32:	e009      	b.n	8005a48 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a38:	f043 0220 	orr.w	r2, r3, #32
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005a46:	e000      	b.n	8005a4a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005a48:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005a52:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3784      	adds	r7, #132	; 0x84
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd90      	pop	{r4, r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	50000100 	.word	0x50000100
 8005a64:	50000300 	.word	0x50000300

08005a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f003 0307 	and.w	r3, r3, #7
 8005a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a78:	4b0c      	ldr	r3, [pc, #48]	; (8005aac <__NVIC_SetPriorityGrouping+0x44>)
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a84:	4013      	ands	r3, r2
 8005a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a9a:	4a04      	ldr	r2, [pc, #16]	; (8005aac <__NVIC_SetPriorityGrouping+0x44>)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	60d3      	str	r3, [r2, #12]
}
 8005aa0:	bf00      	nop
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr
 8005aac:	e000ed00 	.word	0xe000ed00

08005ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ab4:	4b04      	ldr	r3, [pc, #16]	; (8005ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	0a1b      	lsrs	r3, r3, #8
 8005aba:	f003 0307 	and.w	r3, r3, #7
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr
 8005ac8:	e000ed00 	.word	0xe000ed00

08005acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	db0b      	blt.n	8005af6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ade:	79fb      	ldrb	r3, [r7, #7]
 8005ae0:	f003 021f 	and.w	r2, r3, #31
 8005ae4:	4907      	ldr	r1, [pc, #28]	; (8005b04 <__NVIC_EnableIRQ+0x38>)
 8005ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aea:	095b      	lsrs	r3, r3, #5
 8005aec:	2001      	movs	r0, #1
 8005aee:	fa00 f202 	lsl.w	r2, r0, r2
 8005af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005af6:	bf00      	nop
 8005af8:	370c      	adds	r7, #12
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	e000e100 	.word	0xe000e100

08005b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	4603      	mov	r3, r0
 8005b10:	6039      	str	r1, [r7, #0]
 8005b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	db0a      	blt.n	8005b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	b2da      	uxtb	r2, r3
 8005b20:	490c      	ldr	r1, [pc, #48]	; (8005b54 <__NVIC_SetPriority+0x4c>)
 8005b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b26:	0112      	lsls	r2, r2, #4
 8005b28:	b2d2      	uxtb	r2, r2
 8005b2a:	440b      	add	r3, r1
 8005b2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005b30:	e00a      	b.n	8005b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	b2da      	uxtb	r2, r3
 8005b36:	4908      	ldr	r1, [pc, #32]	; (8005b58 <__NVIC_SetPriority+0x50>)
 8005b38:	79fb      	ldrb	r3, [r7, #7]
 8005b3a:	f003 030f 	and.w	r3, r3, #15
 8005b3e:	3b04      	subs	r3, #4
 8005b40:	0112      	lsls	r2, r2, #4
 8005b42:	b2d2      	uxtb	r2, r2
 8005b44:	440b      	add	r3, r1
 8005b46:	761a      	strb	r2, [r3, #24]
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr
 8005b54:	e000e100 	.word	0xe000e100
 8005b58:	e000ed00 	.word	0xe000ed00

08005b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b089      	sub	sp, #36	; 0x24
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f003 0307 	and.w	r3, r3, #7
 8005b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	f1c3 0307 	rsb	r3, r3, #7
 8005b76:	2b04      	cmp	r3, #4
 8005b78:	bf28      	it	cs
 8005b7a:	2304      	movcs	r3, #4
 8005b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	3304      	adds	r3, #4
 8005b82:	2b06      	cmp	r3, #6
 8005b84:	d902      	bls.n	8005b8c <NVIC_EncodePriority+0x30>
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	3b03      	subs	r3, #3
 8005b8a:	e000      	b.n	8005b8e <NVIC_EncodePriority+0x32>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b90:	f04f 32ff 	mov.w	r2, #4294967295
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9a:	43da      	mvns	r2, r3
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	401a      	ands	r2, r3
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	fa01 f303 	lsl.w	r3, r1, r3
 8005bae:	43d9      	mvns	r1, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bb4:	4313      	orrs	r3, r2
         );
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3724      	adds	r7, #36	; 0x24
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
	...

08005bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bd4:	d301      	bcc.n	8005bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e00f      	b.n	8005bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005bda:	4a0a      	ldr	r2, [pc, #40]	; (8005c04 <SysTick_Config+0x40>)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3b01      	subs	r3, #1
 8005be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005be2:	210f      	movs	r1, #15
 8005be4:	f04f 30ff 	mov.w	r0, #4294967295
 8005be8:	f7ff ff8e 	bl	8005b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005bec:	4b05      	ldr	r3, [pc, #20]	; (8005c04 <SysTick_Config+0x40>)
 8005bee:	2200      	movs	r2, #0
 8005bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005bf2:	4b04      	ldr	r3, [pc, #16]	; (8005c04 <SysTick_Config+0x40>)
 8005bf4:	2207      	movs	r2, #7
 8005bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	e000e010 	.word	0xe000e010

08005c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7ff ff29 	bl	8005a68 <__NVIC_SetPriorityGrouping>
}
 8005c16:	bf00      	nop
 8005c18:	3708      	adds	r7, #8
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b086      	sub	sp, #24
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	4603      	mov	r3, r0
 8005c26:	60b9      	str	r1, [r7, #8]
 8005c28:	607a      	str	r2, [r7, #4]
 8005c2a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005c2c:	f7ff ff40 	bl	8005ab0 <__NVIC_GetPriorityGrouping>
 8005c30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	68b9      	ldr	r1, [r7, #8]
 8005c36:	6978      	ldr	r0, [r7, #20]
 8005c38:	f7ff ff90 	bl	8005b5c <NVIC_EncodePriority>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c42:	4611      	mov	r1, r2
 8005c44:	4618      	mov	r0, r3
 8005c46:	f7ff ff5f 	bl	8005b08 <__NVIC_SetPriority>
}
 8005c4a:	bf00      	nop
 8005c4c:	3718      	adds	r7, #24
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c52:	b580      	push	{r7, lr}
 8005c54:	b082      	sub	sp, #8
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	4603      	mov	r3, r0
 8005c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7ff ff33 	bl	8005acc <__NVIC_EnableIRQ>
}
 8005c66:	bf00      	nop
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b082      	sub	sp, #8
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7ff ffa4 	bl	8005bc4 <SysTick_Config>
 8005c7c:	4603      	mov	r3, r0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}

08005c86 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005c86:	b580      	push	{r7, lr}
 8005c88:	b082      	sub	sp, #8
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d101      	bne.n	8005c98 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e014      	b.n	8005cc2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	791b      	ldrb	r3, [r3, #4]
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d105      	bne.n	8005cae <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f7fc fda9 	bl	8002800 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3708      	adds	r7, #8
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}

08005cca <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b082      	sub	sp, #8
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	795b      	ldrb	r3, [r3, #5]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d101      	bne.n	8005ce0 <HAL_DAC_Start+0x16>
 8005cdc:	2302      	movs	r3, #2
 8005cde:	e043      	b.n	8005d68 <HAL_DAC_Start+0x9e>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2202      	movs	r2, #2
 8005cea:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	6819      	ldr	r1, [r3, #0]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	f003 0310 	and.w	r3, r3, #16
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	409a      	lsls	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	430a      	orrs	r2, r1
 8005d02:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8005d04:	2001      	movs	r0, #1
 8005d06:	f7fd fe2d 	bl	8003964 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10f      	bne.n	8005d30 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	d11d      	bne.n	8005d5a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f042 0201 	orr.w	r2, r2, #1
 8005d2c:	605a      	str	r2, [r3, #4]
 8005d2e:	e014      	b.n	8005d5a <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	f003 0310 	and.w	r3, r3, #16
 8005d40:	2102      	movs	r1, #2
 8005d42:	fa01 f303 	lsl.w	r3, r1, r3
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d107      	bne.n	8005d5a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f042 0202 	orr.w	r2, r2, #2
 8005d58:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3708      	adds	r7, #8
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
 8005d7c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d105      	bne.n	8005da0 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4413      	add	r3, r2
 8005d9a:	3308      	adds	r3, #8
 8005d9c:	617b      	str	r3, [r7, #20]
 8005d9e:	e004      	b.n	8005daa <HAL_DAC_SetValue+0x3a>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4413      	add	r3, r2
 8005da6:	3314      	adds	r3, #20
 8005da8:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	461a      	mov	r2, r3
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	371c      	adds	r7, #28
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08a      	sub	sp, #40	; 0x28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	795b      	ldrb	r3, [r3, #5]
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d101      	bne.n	8005dd8 <HAL_DAC_ConfigChannel+0x18>
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	e192      	b.n	80060fe <HAL_DAC_ConfigChannel+0x33e>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2202      	movs	r2, #2
 8005de2:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	2b04      	cmp	r3, #4
 8005dea:	d174      	bne.n	8005ed6 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005dec:	f7fd fdae 	bl	800394c <HAL_GetTick>
 8005df0:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d134      	bne.n	8005e62 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005df8:	e011      	b.n	8005e1e <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005dfa:	f7fd fda7 	bl	800394c <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	69fb      	ldr	r3, [r7, #28]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d90a      	bls.n	8005e1e <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	f043 0208 	orr.w	r2, r3, #8
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2203      	movs	r2, #3
 8005e18:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e16f      	b.n	80060fe <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1e6      	bne.n	8005dfa <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8005e2c:	2001      	movs	r0, #1
 8005e2e:	f7fd fd99 	bl	8003964 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e3a:	641a      	str	r2, [r3, #64]	; 0x40
 8005e3c:	e01e      	b.n	8005e7c <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005e3e:	f7fd fd85 	bl	800394c <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d90a      	bls.n	8005e62 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	f043 0208 	orr.w	r2, r3, #8
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2203      	movs	r2, #3
 8005e5c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e14d      	b.n	80060fe <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	dbe8      	blt.n	8005e3e <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8005e6c:	2001      	movs	r0, #1
 8005e6e:	f7fd fd79 	bl	8003964 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68ba      	ldr	r2, [r7, #8]
 8005e78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e7a:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f003 0310 	and.w	r3, r3, #16
 8005e88:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e90:	43db      	mvns	r3, r3
 8005e92:	ea02 0103 	and.w	r1, r2, r3
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f003 0310 	and.w	r3, r3, #16
 8005ea0:	409a      	lsls	r2, r3
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f003 0310 	and.w	r3, r3, #16
 8005eb6:	21ff      	movs	r1, #255	; 0xff
 8005eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ebc:	43db      	mvns	r3, r3
 8005ebe:	ea02 0103 	and.w	r1, r2, r3
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f003 0310 	and.w	r3, r3, #16
 8005ecc:	409a      	lsls	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	69db      	ldr	r3, [r3, #28]
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d11d      	bne.n	8005f1a <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f003 0310 	and.w	r3, r3, #16
 8005eec:	221f      	movs	r2, #31
 8005eee:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef2:	43db      	mvns	r3, r3
 8005ef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	6a1b      	ldr	r3, [r3, #32]
 8005efe:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f003 0310 	and.w	r3, r3, #16
 8005f06:	69ba      	ldr	r2, [r7, #24]
 8005f08:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f18:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f20:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f003 0310 	and.w	r3, r3, #16
 8005f28:	2207      	movs	r2, #7
 8005f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2e:	43db      	mvns	r3, r3
 8005f30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f32:	4013      	ands	r3, r2
 8005f34:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d102      	bne.n	8005f44 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	623b      	str	r3, [r7, #32]
 8005f42:	e00f      	b.n	8005f64 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d102      	bne.n	8005f52 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	623b      	str	r3, [r7, #32]
 8005f50:	e008      	b.n	8005f64 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d102      	bne.n	8005f60 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	623b      	str	r3, [r7, #32]
 8005f5e:	e001      	b.n	8005f64 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005f60:	2300      	movs	r3, #0
 8005f62:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	689a      	ldr	r2, [r3, #8]
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	695b      	ldr	r3, [r3, #20]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	6a3a      	ldr	r2, [r7, #32]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f003 0310 	and.w	r3, r3, #16
 8005f7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f82:	43db      	mvns	r3, r3
 8005f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f86:	4013      	ands	r3, r2
 8005f88:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	791b      	ldrb	r3, [r3, #4]
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d102      	bne.n	8005f98 <HAL_DAC_ConfigChannel+0x1d8>
 8005f92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005f96:	e000      	b.n	8005f9a <HAL_DAC_ConfigChannel+0x1da>
 8005f98:	2300      	movs	r3, #0
 8005f9a:	69ba      	ldr	r2, [r7, #24]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f003 0310 	and.w	r3, r3, #16
 8005fa6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005faa:	fa02 f303 	lsl.w	r3, r2, r3
 8005fae:	43db      	mvns	r3, r3
 8005fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	795b      	ldrb	r3, [r3, #5]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d102      	bne.n	8005fc4 <HAL_DAC_ConfigChannel+0x204>
 8005fbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005fc2:	e000      	b.n	8005fc6 <HAL_DAC_ConfigChannel+0x206>
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	69ba      	ldr	r2, [r7, #24]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fce:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005fd2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d114      	bne.n	8006006 <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005fdc:	f002 f9b8 	bl	8008350 <HAL_RCC_GetHCLKFreq>
 8005fe0:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	4a48      	ldr	r2, [pc, #288]	; (8006108 <HAL_DAC_ConfigChannel+0x348>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d904      	bls.n	8005ff4 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ff2:	e00f      	b.n	8006014 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	4a45      	ldr	r2, [pc, #276]	; (800610c <HAL_DAC_ConfigChannel+0x34c>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d90a      	bls.n	8006012 <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006002:	627b      	str	r3, [r7, #36]	; 0x24
 8006004:	e006      	b.n	8006014 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800600c:	4313      	orrs	r3, r2
 800600e:	627b      	str	r3, [r7, #36]	; 0x24
 8006010:	e000      	b.n	8006014 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006012:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f003 0310 	and.w	r3, r3, #16
 800601a:	69ba      	ldr	r2, [r7, #24]
 800601c:	fa02 f303 	lsl.w	r3, r2, r3
 8006020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006022:	4313      	orrs	r3, r2
 8006024:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800602c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	6819      	ldr	r1, [r3, #0]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f003 0310 	and.w	r3, r3, #16
 800603a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800603e:	fa02 f303 	lsl.w	r3, r2, r3
 8006042:	43da      	mvns	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	400a      	ands	r2, r1
 800604a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f003 0310 	and.w	r3, r3, #16
 800605a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800605e:	fa02 f303 	lsl.w	r3, r2, r3
 8006062:	43db      	mvns	r3, r3
 8006064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006066:	4013      	ands	r3, r2
 8006068:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f003 0310 	and.w	r3, r3, #16
 8006076:	69ba      	ldr	r2, [r7, #24]
 8006078:	fa02 f303 	lsl.w	r3, r2, r3
 800607c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800607e:	4313      	orrs	r3, r2
 8006080:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006088:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	6819      	ldr	r1, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f003 0310 	and.w	r3, r3, #16
 8006096:	22c0      	movs	r2, #192	; 0xc0
 8006098:	fa02 f303 	lsl.w	r3, r2, r3
 800609c:	43da      	mvns	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	400a      	ands	r2, r1
 80060a4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	089b      	lsrs	r3, r3, #2
 80060ac:	f003 030f 	and.w	r3, r3, #15
 80060b0:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	089b      	lsrs	r3, r3, #2
 80060b8:	021b      	lsls	r3, r3, #8
 80060ba:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80060be:	69ba      	ldr	r2, [r7, #24]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f003 0310 	and.w	r3, r3, #16
 80060d0:	f640 710f 	movw	r1, #3855	; 0xf0f
 80060d4:	fa01 f303 	lsl.w	r3, r1, r3
 80060d8:	43db      	mvns	r3, r3
 80060da:	ea02 0103 	and.w	r1, r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f003 0310 	and.w	r3, r3, #16
 80060e4:	69ba      	ldr	r2, [r7, #24]
 80060e6:	409a      	lsls	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	430a      	orrs	r2, r1
 80060ee:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2201      	movs	r2, #1
 80060f4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3728      	adds	r7, #40	; 0x28
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	09896800 	.word	0x09896800
 800610c:	04c4b400 	.word	0x04c4b400

08006110 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e08d      	b.n	800623e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	461a      	mov	r2, r3
 8006128:	4b47      	ldr	r3, [pc, #284]	; (8006248 <HAL_DMA_Init+0x138>)
 800612a:	429a      	cmp	r2, r3
 800612c:	d80f      	bhi.n	800614e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	461a      	mov	r2, r3
 8006134:	4b45      	ldr	r3, [pc, #276]	; (800624c <HAL_DMA_Init+0x13c>)
 8006136:	4413      	add	r3, r2
 8006138:	4a45      	ldr	r2, [pc, #276]	; (8006250 <HAL_DMA_Init+0x140>)
 800613a:	fba2 2303 	umull	r2, r3, r2, r3
 800613e:	091b      	lsrs	r3, r3, #4
 8006140:	009a      	lsls	r2, r3, #2
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a42      	ldr	r2, [pc, #264]	; (8006254 <HAL_DMA_Init+0x144>)
 800614a:	641a      	str	r2, [r3, #64]	; 0x40
 800614c:	e00e      	b.n	800616c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	461a      	mov	r2, r3
 8006154:	4b40      	ldr	r3, [pc, #256]	; (8006258 <HAL_DMA_Init+0x148>)
 8006156:	4413      	add	r3, r2
 8006158:	4a3d      	ldr	r2, [pc, #244]	; (8006250 <HAL_DMA_Init+0x140>)
 800615a:	fba2 2303 	umull	r2, r3, r2, r3
 800615e:	091b      	lsrs	r3, r3, #4
 8006160:	009a      	lsls	r2, r3, #2
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a3c      	ldr	r2, [pc, #240]	; (800625c <HAL_DMA_Init+0x14c>)
 800616a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006186:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006190:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800619c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80061a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 fa76 	bl	80066b0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061cc:	d102      	bne.n	80061d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061dc:	b2d2      	uxtb	r2, r2
 80061de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80061e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d010      	beq.n	8006214 <HAL_DMA_Init+0x104>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	2b04      	cmp	r3, #4
 80061f8:	d80c      	bhi.n	8006214 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 fa96 	bl	800672c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006204:	2200      	movs	r2, #0
 8006206:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006210:	605a      	str	r2, [r3, #4]
 8006212:	e008      	b.n	8006226 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2200      	movs	r2, #0
 8006224:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	40020407 	.word	0x40020407
 800624c:	bffdfff8 	.word	0xbffdfff8
 8006250:	cccccccd 	.word	0xcccccccd
 8006254:	40020000 	.word	0x40020000
 8006258:	bffdfbf8 	.word	0xbffdfbf8
 800625c:	40020400 	.word	0x40020400

08006260 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b086      	sub	sp, #24
 8006264:	af00      	add	r7, sp, #0
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]
 800626c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800626e:	2300      	movs	r3, #0
 8006270:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_DMA_Start_IT+0x20>
 800627c:	2302      	movs	r3, #2
 800627e:	e066      	b.n	800634e <HAL_DMA_Start_IT+0xee>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800628e:	b2db      	uxtb	r3, r3
 8006290:	2b01      	cmp	r3, #1
 8006292:	d155      	bne.n	8006340 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2202      	movs	r2, #2
 8006298:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f022 0201 	bic.w	r2, r2, #1
 80062b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	68b9      	ldr	r1, [r7, #8]
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f000 f9bb 	bl	8006634 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d008      	beq.n	80062d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f042 020e 	orr.w	r2, r2, #14
 80062d4:	601a      	str	r2, [r3, #0]
 80062d6:	e00f      	b.n	80062f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f022 0204 	bic.w	r2, r2, #4
 80062e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f042 020a 	orr.w	r2, r2, #10
 80062f6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006302:	2b00      	cmp	r3, #0
 8006304:	d007      	beq.n	8006316 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006314:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800631a:	2b00      	cmp	r3, #0
 800631c:	d007      	beq.n	800632e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006328:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800632c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f042 0201 	orr.w	r2, r2, #1
 800633c:	601a      	str	r2, [r3, #0]
 800633e:	e005      	b.n	800634c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2200      	movs	r2, #0
 8006344:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006348:	2302      	movs	r3, #2
 800634a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800634c:	7dfb      	ldrb	r3, [r7, #23]
}
 800634e:	4618      	mov	r0, r3
 8006350:	3718      	adds	r7, #24
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006356:	b480      	push	{r7}
 8006358:	b085      	sub	sp, #20
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800635e:	2300      	movs	r3, #0
 8006360:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b02      	cmp	r3, #2
 800636c:	d005      	beq.n	800637a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2204      	movs	r2, #4
 8006372:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	73fb      	strb	r3, [r7, #15]
 8006378:	e037      	b.n	80063ea <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 020e 	bic.w	r2, r2, #14
 8006388:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006394:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006398:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 0201 	bic.w	r2, r2, #1
 80063a8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ae:	f003 021f 	and.w	r2, r3, #31
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b6:	2101      	movs	r1, #1
 80063b8:	fa01 f202 	lsl.w	r2, r1, r2
 80063bc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80063c6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00c      	beq.n	80063ea <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063de:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80063e8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80063fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3714      	adds	r7, #20
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006410:	2300      	movs	r3, #0
 8006412:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800641a:	b2db      	uxtb	r3, r3
 800641c:	2b02      	cmp	r3, #2
 800641e:	d00d      	beq.n	800643c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2204      	movs	r2, #4
 8006424:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2201      	movs	r2, #1
 800642a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	73fb      	strb	r3, [r7, #15]
 800643a:	e047      	b.n	80064cc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f022 020e 	bic.w	r2, r2, #14
 800644a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 0201 	bic.w	r2, r2, #1
 800645a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006466:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800646a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006470:	f003 021f 	and.w	r2, r3, #31
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006478:	2101      	movs	r1, #1
 800647a:	fa01 f202 	lsl.w	r2, r1, r2
 800647e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006488:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00c      	beq.n	80064ac <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800649c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80064a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80064aa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d003      	beq.n	80064cc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	4798      	blx	r3
    }
  }
  return status;
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b084      	sub	sp, #16
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064f2:	f003 031f 	and.w	r3, r3, #31
 80064f6:	2204      	movs	r2, #4
 80064f8:	409a      	lsls	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	4013      	ands	r3, r2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d026      	beq.n	8006550 <HAL_DMA_IRQHandler+0x7a>
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f003 0304 	and.w	r3, r3, #4
 8006508:	2b00      	cmp	r3, #0
 800650a:	d021      	beq.n	8006550 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0320 	and.w	r3, r3, #32
 8006516:	2b00      	cmp	r3, #0
 8006518:	d107      	bne.n	800652a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0204 	bic.w	r2, r2, #4
 8006528:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800652e:	f003 021f 	and.w	r2, r3, #31
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006536:	2104      	movs	r1, #4
 8006538:	fa01 f202 	lsl.w	r2, r1, r2
 800653c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006542:	2b00      	cmp	r3, #0
 8006544:	d071      	beq.n	800662a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800654e:	e06c      	b.n	800662a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006554:	f003 031f 	and.w	r3, r3, #31
 8006558:	2202      	movs	r2, #2
 800655a:	409a      	lsls	r2, r3
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	4013      	ands	r3, r2
 8006560:	2b00      	cmp	r3, #0
 8006562:	d02e      	beq.n	80065c2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f003 0302 	and.w	r3, r3, #2
 800656a:	2b00      	cmp	r3, #0
 800656c:	d029      	beq.n	80065c2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d10b      	bne.n	8006594 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f022 020a 	bic.w	r2, r2, #10
 800658a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006598:	f003 021f 	and.w	r2, r3, #31
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a0:	2102      	movs	r1, #2
 80065a2:	fa01 f202 	lsl.w	r2, r1, r2
 80065a6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d038      	beq.n	800662a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80065c0:	e033      	b.n	800662a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065c6:	f003 031f 	and.w	r3, r3, #31
 80065ca:	2208      	movs	r2, #8
 80065cc:	409a      	lsls	r2, r3
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	4013      	ands	r3, r2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d02a      	beq.n	800662c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	f003 0308 	and.w	r3, r3, #8
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d025      	beq.n	800662c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 020e 	bic.w	r2, r2, #14
 80065ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065f4:	f003 021f 	and.w	r2, r3, #31
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fc:	2101      	movs	r1, #1
 80065fe:	fa01 f202 	lsl.w	r2, r1, r2
 8006602:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800661e:	2b00      	cmp	r3, #0
 8006620:	d004      	beq.n	800662c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800662a:	bf00      	nop
 800662c:	bf00      	nop
}
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006634:	b480      	push	{r7}
 8006636:	b085      	sub	sp, #20
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006646:	68fa      	ldr	r2, [r7, #12]
 8006648:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800664a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006650:	2b00      	cmp	r3, #0
 8006652:	d004      	beq.n	800665e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800665c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006662:	f003 021f 	and.w	r2, r3, #31
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666a:	2101      	movs	r1, #1
 800666c:	fa01 f202 	lsl.w	r2, r1, r2
 8006670:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	2b10      	cmp	r3, #16
 8006680:	d108      	bne.n	8006694 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68ba      	ldr	r2, [r7, #8]
 8006690:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006692:	e007      	b.n	80066a4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	60da      	str	r2, [r3, #12]
}
 80066a4:	bf00      	nop
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b087      	sub	sp, #28
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	461a      	mov	r2, r3
 80066be:	4b16      	ldr	r3, [pc, #88]	; (8006718 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d802      	bhi.n	80066ca <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80066c4:	4b15      	ldr	r3, [pc, #84]	; (800671c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80066c6:	617b      	str	r3, [r7, #20]
 80066c8:	e001      	b.n	80066ce <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80066ca:	4b15      	ldr	r3, [pc, #84]	; (8006720 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80066cc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	3b08      	subs	r3, #8
 80066da:	4a12      	ldr	r2, [pc, #72]	; (8006724 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80066dc:	fba2 2303 	umull	r2, r3, r2, r3
 80066e0:	091b      	lsrs	r3, r3, #4
 80066e2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066e8:	089b      	lsrs	r3, r3, #2
 80066ea:	009a      	lsls	r2, r3, #2
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	4413      	add	r3, r2
 80066f0:	461a      	mov	r2, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a0b      	ldr	r2, [pc, #44]	; (8006728 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80066fa:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f003 031f 	and.w	r3, r3, #31
 8006702:	2201      	movs	r2, #1
 8006704:	409a      	lsls	r2, r3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	651a      	str	r2, [r3, #80]	; 0x50
}
 800670a:	bf00      	nop
 800670c:	371c      	adds	r7, #28
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	40020407 	.word	0x40020407
 800671c:	40020800 	.word	0x40020800
 8006720:	40020820 	.word	0x40020820
 8006724:	cccccccd 	.word	0xcccccccd
 8006728:	40020880 	.word	0x40020880

0800672c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	b2db      	uxtb	r3, r3
 800673a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	4b0b      	ldr	r3, [pc, #44]	; (800676c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006740:	4413      	add	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	461a      	mov	r2, r3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a08      	ldr	r2, [pc, #32]	; (8006770 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800674e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	3b01      	subs	r3, #1
 8006754:	f003 031f 	and.w	r3, r3, #31
 8006758:	2201      	movs	r2, #1
 800675a:	409a      	lsls	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8006760:	bf00      	nop
 8006762:	3714      	adds	r7, #20
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	1000823f 	.word	0x1000823f
 8006770:	40020940 	.word	0x40020940

08006774 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d101      	bne.n	8006786 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e147      	b.n	8006a16 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d106      	bne.n	80067a0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fc f91c 	bl	80029d8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699a      	ldr	r2, [r3, #24]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f022 0210 	bic.w	r2, r2, #16
 80067ae:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067b0:	f7fd f8cc 	bl	800394c <HAL_GetTick>
 80067b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80067b6:	e012      	b.n	80067de <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80067b8:	f7fd f8c8 	bl	800394c <HAL_GetTick>
 80067bc:	4602      	mov	r2, r0
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	2b0a      	cmp	r3, #10
 80067c4:	d90b      	bls.n	80067de <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067ca:	f043 0201 	orr.w	r2, r3, #1
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2203      	movs	r2, #3
 80067d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e11b      	b.n	8006a16 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	f003 0308 	and.w	r3, r3, #8
 80067e8:	2b08      	cmp	r3, #8
 80067ea:	d0e5      	beq.n	80067b8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	699a      	ldr	r2, [r3, #24]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f042 0201 	orr.w	r2, r2, #1
 80067fa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067fc:	f7fd f8a6 	bl	800394c <HAL_GetTick>
 8006800:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006802:	e012      	b.n	800682a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006804:	f7fd f8a2 	bl	800394c <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b0a      	cmp	r3, #10
 8006810:	d90b      	bls.n	800682a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006816:	f043 0201 	orr.w	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2203      	movs	r2, #3
 8006822:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e0f5      	b.n	8006a16 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	f003 0301 	and.w	r3, r3, #1
 8006834:	2b00      	cmp	r3, #0
 8006836:	d0e5      	beq.n	8006804 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	699a      	ldr	r2, [r3, #24]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f042 0202 	orr.w	r2, r2, #2
 8006846:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a74      	ldr	r2, [pc, #464]	; (8006a20 <HAL_FDCAN_Init+0x2ac>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d103      	bne.n	800685a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006852:	4a74      	ldr	r2, [pc, #464]	; (8006a24 <HAL_FDCAN_Init+0x2b0>)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	7c1b      	ldrb	r3, [r3, #16]
 800685e:	2b01      	cmp	r3, #1
 8006860:	d108      	bne.n	8006874 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	699a      	ldr	r2, [r3, #24]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006870:	619a      	str	r2, [r3, #24]
 8006872:	e007      	b.n	8006884 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	699a      	ldr	r2, [r3, #24]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006882:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	7c5b      	ldrb	r3, [r3, #17]
 8006888:	2b01      	cmp	r3, #1
 800688a:	d108      	bne.n	800689e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699a      	ldr	r2, [r3, #24]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800689a:	619a      	str	r2, [r3, #24]
 800689c:	e007      	b.n	80068ae <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	699a      	ldr	r2, [r3, #24]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80068ac:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	7c9b      	ldrb	r3, [r3, #18]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d108      	bne.n	80068c8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	699a      	ldr	r2, [r3, #24]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80068c4:	619a      	str	r2, [r3, #24]
 80068c6:	e007      	b.n	80068d8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	699a      	ldr	r2, [r3, #24]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80068d6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	689a      	ldr	r2, [r3, #8]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	430a      	orrs	r2, r1
 80068ec:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	699a      	ldr	r2, [r3, #24]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80068fc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	691a      	ldr	r2, [r3, #16]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f022 0210 	bic.w	r2, r2, #16
 800690c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d108      	bne.n	8006928 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	699a      	ldr	r2, [r3, #24]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f042 0204 	orr.w	r2, r2, #4
 8006924:	619a      	str	r2, [r3, #24]
 8006926:	e02c      	b.n	8006982 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d028      	beq.n	8006982 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	2b02      	cmp	r3, #2
 8006936:	d01c      	beq.n	8006972 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	699a      	ldr	r2, [r3, #24]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006946:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	691a      	ldr	r2, [r3, #16]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f042 0210 	orr.w	r2, r2, #16
 8006956:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	2b03      	cmp	r3, #3
 800695e:	d110      	bne.n	8006982 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	699a      	ldr	r2, [r3, #24]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f042 0220 	orr.w	r2, r2, #32
 800696e:	619a      	str	r2, [r3, #24]
 8006970:	e007      	b.n	8006982 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	699a      	ldr	r2, [r3, #24]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f042 0220 	orr.w	r2, r2, #32
 8006980:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	3b01      	subs	r3, #1
 8006988:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	69db      	ldr	r3, [r3, #28]
 800698e:	3b01      	subs	r3, #1
 8006990:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006992:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6a1b      	ldr	r3, [r3, #32]
 8006998:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800699a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	3b01      	subs	r3, #1
 80069a4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80069aa:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80069ac:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069b6:	d115      	bne.n	80069e4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069bc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c2:	3b01      	subs	r3, #1
 80069c4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80069c6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069cc:	3b01      	subs	r3, #1
 80069ce:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80069d0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d8:	3b01      	subs	r3, #1
 80069da:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80069e0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80069e2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	430a      	orrs	r2, r1
 80069f6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 fbe2 	bl	80071c4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	40006400 	.word	0x40006400
 8006a24:	40006500 	.word	0x40006500

08006a28 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b083      	sub	sp, #12
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d110      	bne.n	8006a5e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2202      	movs	r2, #2
 8006a40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	699a      	ldr	r2, [r3, #24]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f022 0201 	bic.w	r2, r2, #1
 8006a52:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	e006      	b.n	8006a6c <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a62:	f043 0204 	orr.w	r2, r3, #4
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
  }
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d12c      	bne.n	8006aea <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d007      	beq.n	8006ab0 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006aa4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e023      	b.n	8006af8 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006ab8:	0c1b      	lsrs	r3, r3, #16
 8006aba:	f003 0303 	and.w	r3, r3, #3
 8006abe:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	68b9      	ldr	r1, [r7, #8]
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 fbd2 	bl	8007270 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2101      	movs	r1, #1
 8006ad2:	697a      	ldr	r2, [r7, #20]
 8006ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8006ad8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006adc:	2201      	movs	r2, #1
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	409a      	lsls	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	e006      	b.n	8006af8 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006aee:	f043 0208 	orr.w	r2, r3, #8
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
  }
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3718      	adds	r7, #24
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b08b      	sub	sp, #44	; 0x2c
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	60f8      	str	r0, [r7, #12]
 8006b08:	60b9      	str	r1, [r7, #8]
 8006b0a:	607a      	str	r2, [r7, #4]
 8006b0c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006b14:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8006b16:	7efb      	ldrb	r3, [r7, #27]
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	f040 80bc 	bne.w	8006c96 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	2b40      	cmp	r3, #64	; 0x40
 8006b22:	d121      	bne.n	8006b68 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b2c:	f003 030f 	and.w	r3, r3, #15
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d107      	bne.n	8006b44 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b38:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e0af      	b.n	8006ca4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b4c:	0a1b      	lsrs	r3, r3, #8
 8006b4e:	f003 0303 	and.w	r3, r3, #3
 8006b52:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8006b58:	69fa      	ldr	r2, [r7, #28]
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	00db      	lsls	r3, r3, #3
 8006b5e:	4413      	add	r3, r2
 8006b60:	00db      	lsls	r3, r3, #3
 8006b62:	440b      	add	r3, r1
 8006b64:	627b      	str	r3, [r7, #36]	; 0x24
 8006b66:	e020      	b.n	8006baa <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b70:	f003 030f 	and.w	r3, r3, #15
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d107      	bne.n	8006b88 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b7c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e08d      	b.n	8006ca4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b90:	0a1b      	lsrs	r3, r3, #8
 8006b92:	f003 0303 	and.w	r3, r3, #3
 8006b96:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006b9c:	69fa      	ldr	r2, [r7, #28]
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	00db      	lsls	r3, r3, #3
 8006ba2:	4413      	add	r3, r2
 8006ba4:	00db      	lsls	r3, r3, #3
 8006ba6:	440b      	add	r3, r1
 8006ba8:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d107      	bne.n	8006bce <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	0c9b      	lsrs	r3, r3, #18
 8006bc4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	601a      	str	r2, [r3, #0]
 8006bcc:	e005      	b.n	8006bda <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf4:	3304      	adds	r3, #4
 8006bf6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8006c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	0e1b      	lsrs	r3, r3, #24
 8006c2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	0fda      	lsrs	r2, r3, #31
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c40:	3304      	adds	r3, #4
 8006c42:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8006c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c46:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006c48:	2300      	movs	r3, #0
 8006c4a:	623b      	str	r3, [r7, #32]
 8006c4c:	e00a      	b.n	8006c64 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	6a3b      	ldr	r3, [r7, #32]
 8006c52:	441a      	add	r2, r3
 8006c54:	6839      	ldr	r1, [r7, #0]
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	440b      	add	r3, r1
 8006c5a:	7812      	ldrb	r2, [r2, #0]
 8006c5c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006c5e:	6a3b      	ldr	r3, [r7, #32]
 8006c60:	3301      	adds	r3, #1
 8006c62:	623b      	str	r3, [r7, #32]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	0c1b      	lsrs	r3, r3, #16
 8006c6a:	4a11      	ldr	r2, [pc, #68]	; (8006cb0 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8006c6c:	5cd3      	ldrb	r3, [r2, r3]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	6a3b      	ldr	r3, [r7, #32]
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d3eb      	bcc.n	8006c4e <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	2b40      	cmp	r3, #64	; 0x40
 8006c7a:	d105      	bne.n	8006c88 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	69fa      	ldr	r2, [r7, #28]
 8006c82:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8006c86:	e004      	b.n	8006c92 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	69fa      	ldr	r2, [r7, #28]
 8006c8e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8006c92:	2300      	movs	r3, #0
 8006c94:	e006      	b.n	8006ca4 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c9a:	f043 0208 	orr.w	r2, r3, #8
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
  }
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	372c      	adds	r7, #44	; 0x2c
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr
 8006cb0:	0800c72c 	.word	0x0800c72c

08006cb4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006cc6:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006cc8:	7dfb      	ldrb	r3, [r7, #23]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d003      	beq.n	8006cd6 <HAL_FDCAN_ActivateNotification+0x22>
 8006cce:	7dfb      	ldrb	r3, [r7, #23]
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	f040 80c8 	bne.w	8006e66 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cdc:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	f003 0307 	and.w	r3, r3, #7
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d004      	beq.n	8006cf2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d03b      	beq.n	8006d6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d004      	beq.n	8006d06 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	f003 0302 	and.w	r3, r3, #2
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d031      	beq.n	8006d6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d004      	beq.n	8006d1a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	f003 0304 	and.w	r3, r3, #4
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d027      	beq.n	8006d6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d004      	beq.n	8006d2e <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	f003 0308 	and.w	r3, r3, #8
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d01d      	beq.n	8006d6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d004      	beq.n	8006d42 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	f003 0310 	and.w	r3, r3, #16
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d013      	beq.n	8006d6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d004      	beq.n	8006d56 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	f003 0320 	and.w	r3, r3, #32
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d009      	beq.n	8006d6a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d00c      	beq.n	8006d7a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d107      	bne.n	8006d7a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f042 0201 	orr.w	r2, r2, #1
 8006d78:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	f003 0307 	and.w	r3, r3, #7
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d004      	beq.n	8006d8e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	f003 0301 	and.w	r3, r3, #1
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d13b      	bne.n	8006e06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d004      	beq.n	8006da2 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d131      	bne.n	8006e06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d004      	beq.n	8006db6 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	f003 0304 	and.w	r3, r3, #4
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d127      	bne.n	8006e06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d004      	beq.n	8006dca <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f003 0308 	and.w	r3, r3, #8
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d11d      	bne.n	8006e06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d004      	beq.n	8006dde <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	f003 0310 	and.w	r3, r3, #16
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d113      	bne.n	8006e06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d004      	beq.n	8006df2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	f003 0320 	and.w	r3, r3, #32
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d109      	bne.n	8006e06 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d00c      	beq.n	8006e16 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d007      	beq.n	8006e16 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f042 0202 	orr.w	r2, r2, #2
 8006e14:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d009      	beq.n	8006e34 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d009      	beq.n	8006e52 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8006e62:	2300      	movs	r3, #0
 8006e64:	e006      	b.n	8006e74 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e6a:	f043 0202 	orr.w	r2, r3, #2
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
  }
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	371c      	adds	r7, #28
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b08a      	sub	sp, #40	; 0x28
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e8e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006e92:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ea6:	f003 0307 	and.w	r3, r3, #7
 8006eaa:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eb2:	6a3a      	ldr	r2, [r7, #32]
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ebe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ec2:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eca:	69fa      	ldr	r2, [r7, #28]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ed6:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8006eda:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ee2:	69ba      	ldr	r2, [r7, #24]
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8006ef2:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	4013      	ands	r3, r2
 8006efe:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00d      	beq.n	8006f2a <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d006      	beq.n	8006f2a <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2240      	movs	r2, #64	; 0x40
 8006f22:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 f92e 	bl	8007186 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d01b      	beq.n	8006f70 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d014      	beq.n	8006f70 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8006f4e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006f58:	693a      	ldr	r2, [r7, #16]
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f66:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006f68:	6939      	ldr	r1, [r7, #16]
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 f8ec 	bl	8007148 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d007      	beq.n	8006f86 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f7c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006f7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 f8b6 	bl	80070f2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006f86:	6a3b      	ldr	r3, [r7, #32]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d007      	beq.n	8006f9c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	6a3a      	ldr	r2, [r7, #32]
 8006f92:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006f94:	6a39      	ldr	r1, [r7, #32]
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7fb f93c 	bl	8002214 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d007      	beq.n	8006fb2 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	69fa      	ldr	r2, [r7, #28]
 8006fa8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006faa:	69f9      	ldr	r1, [r7, #28]
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f8ab 	bl	8007108 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d00e      	beq.n	8006fde <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d007      	beq.n	8006fde <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fd6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 f8a0 	bl	800711e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d01a      	beq.n	8007022 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d013      	beq.n	8007022 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8007002:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	4013      	ands	r3, r2
 8007010:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2280      	movs	r2, #128	; 0x80
 8007018:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800701a:	68f9      	ldr	r1, [r7, #12]
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 f888 	bl	8007132 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007028:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00e      	beq.n	800704e <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007036:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d007      	beq.n	800704e <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007046:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 f888 	bl	800715e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007054:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00e      	beq.n	800707a <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007062:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007066:	2b00      	cmp	r3, #0
 8007068:	d007      	beq.n	800707a <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007072:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f87c 	bl	8007172 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007080:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007084:	2b00      	cmp	r3, #0
 8007086:	d011      	beq.n	80070ac <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800708e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00a      	beq.n	80070ac <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800709e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070a4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d007      	beq.n	80070c2 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80070ba:	6979      	ldr	r1, [r7, #20]
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 f876 	bl	80071ae <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d009      	beq.n	80070dc <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	69ba      	ldr	r2, [r7, #24]
 80070ce:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	431a      	orrs	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d002      	beq.n	80070ea <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 f858 	bl	800719a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80070ea:	bf00      	nop
 80070ec:	3728      	adds	r7, #40	; 0x28
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80070f2:	b480      	push	{r7}
 80070f4:	b083      	sub	sp, #12
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
 80070fa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8007112:	bf00      	nop
 8007114:	370c      	adds	r7, #12
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr

0800711e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800711e:	b480      	push	{r7}
 8007120:	b083      	sub	sp, #12
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8007126:	bf00      	nop
 8007128:	370c      	adds	r7, #12
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr

08007132 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007132:	b480      	push	{r7}
 8007134:	b083      	sub	sp, #12
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
 800713a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800713c:	bf00      	nop
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8007152:	bf00      	nop
 8007154:	370c      	adds	r7, #12
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr

0800715e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800715e:	b480      	push	{r7}
 8007160:	b083      	sub	sp, #12
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8007166:	bf00      	nop
 8007168:	370c      	adds	r7, #12
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr

08007172 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007172:	b480      	push	{r7}
 8007174:	b083      	sub	sp, #12
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800717a:	bf00      	nop
 800717c:	370c      	adds	r7, #12
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr

08007186 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007186:	b480      	push	{r7}
 8007188:	b083      	sub	sp, #12
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800718e:	bf00      	nop
 8007190:	370c      	adds	r7, #12
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr

0800719a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800719a:	b480      	push	{r7}
 800719c:	b083      	sub	sp, #12
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80071a2:	bf00      	nop
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b083      	sub	sp, #12
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80071b8:	bf00      	nop
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b085      	sub	sp, #20
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80071cc:	4b27      	ldr	r3, [pc, #156]	; (800726c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80071ce:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	68ba      	ldr	r2, [r7, #8]
 80071d4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071de:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071e6:	041a      	lsls	r2, r3, #16
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	430a      	orrs	r2, r1
 80071ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007204:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800720c:	061a      	lsls	r2, r3, #24
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	430a      	orrs	r2, r1
 8007214:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	f503 721e 	add.w	r2, r3, #632	; 0x278
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	60fb      	str	r3, [r7, #12]
 8007244:	e005      	b.n	8007252 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	3304      	adds	r3, #4
 8007250:	60fb      	str	r3, [r7, #12]
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	429a      	cmp	r2, r3
 800725c:	d3f3      	bcc.n	8007246 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800725e:	bf00      	nop
 8007260:	bf00      	nop
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr
 800726c:	4000a400 	.word	0x4000a400

08007270 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8007270:	b480      	push	{r7}
 8007272:	b089      	sub	sp, #36	; 0x24
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	607a      	str	r2, [r7, #4]
 800727c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10a      	bne.n	800729c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800728e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007296:	4313      	orrs	r3, r2
 8007298:	61fb      	str	r3, [r7, #28]
 800729a:	e00a      	b.n	80072b2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80072a4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80072aa:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80072ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072b0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	6a1b      	ldr	r3, [r3, #32]
 80072b6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80072bc:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80072c2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80072c8:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80072ce:	4313      	orrs	r3, r2
 80072d0:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80072d6:	683a      	ldr	r2, [r7, #0]
 80072d8:	4613      	mov	r3, r2
 80072da:	00db      	lsls	r3, r3, #3
 80072dc:	4413      	add	r3, r2
 80072de:	00db      	lsls	r3, r3, #3
 80072e0:	440b      	add	r3, r1
 80072e2:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	69fa      	ldr	r2, [r7, #28]
 80072e8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	3304      	adds	r3, #4
 80072ee:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	3304      	adds	r3, #4
 80072fa:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80072fc:	2300      	movs	r3, #0
 80072fe:	617b      	str	r3, [r7, #20]
 8007300:	e020      	b.n	8007344 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	3303      	adds	r3, #3
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	4413      	add	r3, r2
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	3302      	adds	r3, #2
 8007312:	6879      	ldr	r1, [r7, #4]
 8007314:	440b      	add	r3, r1
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800731a:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	3301      	adds	r3, #1
 8007320:	6879      	ldr	r1, [r7, #4]
 8007322:	440b      	add	r3, r1
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007328:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800732a:	6879      	ldr	r1, [r7, #4]
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	440a      	add	r2, r1
 8007330:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007332:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	3304      	adds	r3, #4
 800733c:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	3304      	adds	r3, #4
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	0c1b      	lsrs	r3, r3, #16
 800734a:	4a06      	ldr	r2, [pc, #24]	; (8007364 <FDCAN_CopyMessageToRAM+0xf4>)
 800734c:	5cd3      	ldrb	r3, [r2, r3]
 800734e:	461a      	mov	r2, r3
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	4293      	cmp	r3, r2
 8007354:	d3d5      	bcc.n	8007302 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8007356:	bf00      	nop
 8007358:	bf00      	nop
 800735a:	3724      	adds	r7, #36	; 0x24
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	0800c72c 	.word	0x0800c72c

08007368 <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e033      	b.n	80073e2 <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007380:	b2db      	uxtb	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	d106      	bne.n	8007394 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7fb fb98 	bl	8002ac4 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f854 	bl	8007448 <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 f822 	bl	80073ea <FMAC_Reset>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d10c      	bne.n	80073c6 <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073b0:	f043 0210 	orr.w	r2, r3, #16
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	22a0      	movs	r2, #160	; 0xa0
 80073bc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	73fb      	strb	r3, [r7, #15]
 80073c4:	e008      	b.n	80073d8 <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_OK;
 80073d4:	2300      	movs	r3, #0
 80073d6:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 80073e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}

080073ea <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 80073ea:	b580      	push	{r7, lr}
 80073ec:	b084      	sub	sp, #16
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073f2:	f7fc faab 	bl	800394c <HAL_GetTick>
 80073f6:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	691a      	ldr	r2, [r3, #16]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007406:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8007408:	e00f      	b.n	800742a <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 800740a:	f7fc fa9f 	bl	800394c <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007418:	d907      	bls.n	800742a <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800741e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e00a      	b.n	8007440 <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1e8      	bne.n	800740a <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	635a      	str	r2, [r3, #52]	; 0x34
  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f000 f807 	bl	8007464 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f81b 	bl	8007492 <FMAC_ResetOutputStateAndDataPointers>
}
 800745c:	bf00      	nop
 800745e:	3708      	adds	r7, #8
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2200      	movs	r2, #0
 8007470:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2220      	movs	r2, #32
 8007482:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
}
 8007486:	bf00      	nop
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8007492:	b480      	push	{r7}
 8007494:	b083      	sub	sp, #12
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2220      	movs	r2, #32
 80074b0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 80074b4:	bf00      	nop
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b087      	sub	sp, #28
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80074ce:	e15a      	b.n	8007786 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	2101      	movs	r1, #1
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	fa01 f303 	lsl.w	r3, r1, r3
 80074dc:	4013      	ands	r3, r2
 80074de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f000 814c 	beq.w	8007780 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	f003 0303 	and.w	r3, r3, #3
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d005      	beq.n	8007500 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d130      	bne.n	8007562 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	005b      	lsls	r3, r3, #1
 800750a:	2203      	movs	r2, #3
 800750c:	fa02 f303 	lsl.w	r3, r2, r3
 8007510:	43db      	mvns	r3, r3
 8007512:	693a      	ldr	r2, [r7, #16]
 8007514:	4013      	ands	r3, r2
 8007516:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	68da      	ldr	r2, [r3, #12]
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	005b      	lsls	r3, r3, #1
 8007520:	fa02 f303 	lsl.w	r3, r2, r3
 8007524:	693a      	ldr	r2, [r7, #16]
 8007526:	4313      	orrs	r3, r2
 8007528:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	693a      	ldr	r2, [r7, #16]
 800752e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007536:	2201      	movs	r2, #1
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	fa02 f303 	lsl.w	r3, r2, r3
 800753e:	43db      	mvns	r3, r3
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	4013      	ands	r3, r2
 8007544:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	091b      	lsrs	r3, r3, #4
 800754c:	f003 0201 	and.w	r2, r3, #1
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	fa02 f303 	lsl.w	r3, r2, r3
 8007556:	693a      	ldr	r2, [r7, #16]
 8007558:	4313      	orrs	r3, r2
 800755a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	f003 0303 	and.w	r3, r3, #3
 800756a:	2b03      	cmp	r3, #3
 800756c:	d017      	beq.n	800759e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	005b      	lsls	r3, r3, #1
 8007578:	2203      	movs	r2, #3
 800757a:	fa02 f303 	lsl.w	r3, r2, r3
 800757e:	43db      	mvns	r3, r3
 8007580:	693a      	ldr	r2, [r7, #16]
 8007582:	4013      	ands	r3, r2
 8007584:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	689a      	ldr	r2, [r3, #8]
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	005b      	lsls	r3, r3, #1
 800758e:	fa02 f303 	lsl.w	r3, r2, r3
 8007592:	693a      	ldr	r2, [r7, #16]
 8007594:	4313      	orrs	r3, r2
 8007596:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	693a      	ldr	r2, [r7, #16]
 800759c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	f003 0303 	and.w	r3, r3, #3
 80075a6:	2b02      	cmp	r3, #2
 80075a8:	d123      	bne.n	80075f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	08da      	lsrs	r2, r3, #3
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	3208      	adds	r2, #8
 80075b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	f003 0307 	and.w	r3, r3, #7
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	220f      	movs	r2, #15
 80075c2:	fa02 f303 	lsl.w	r3, r2, r3
 80075c6:	43db      	mvns	r3, r3
 80075c8:	693a      	ldr	r2, [r7, #16]
 80075ca:	4013      	ands	r3, r2
 80075cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	691a      	ldr	r2, [r3, #16]
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	f003 0307 	and.w	r3, r3, #7
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	fa02 f303 	lsl.w	r3, r2, r3
 80075de:	693a      	ldr	r2, [r7, #16]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	08da      	lsrs	r2, r3, #3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	3208      	adds	r2, #8
 80075ec:	6939      	ldr	r1, [r7, #16]
 80075ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	005b      	lsls	r3, r3, #1
 80075fc:	2203      	movs	r2, #3
 80075fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007602:	43db      	mvns	r3, r3
 8007604:	693a      	ldr	r2, [r7, #16]
 8007606:	4013      	ands	r3, r2
 8007608:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f003 0203 	and.w	r2, r3, #3
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	005b      	lsls	r3, r3, #1
 8007616:	fa02 f303 	lsl.w	r3, r2, r3
 800761a:	693a      	ldr	r2, [r7, #16]
 800761c:	4313      	orrs	r3, r2
 800761e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	693a      	ldr	r2, [r7, #16]
 8007624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800762e:	2b00      	cmp	r3, #0
 8007630:	f000 80a6 	beq.w	8007780 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007634:	4b5b      	ldr	r3, [pc, #364]	; (80077a4 <HAL_GPIO_Init+0x2e4>)
 8007636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007638:	4a5a      	ldr	r2, [pc, #360]	; (80077a4 <HAL_GPIO_Init+0x2e4>)
 800763a:	f043 0301 	orr.w	r3, r3, #1
 800763e:	6613      	str	r3, [r2, #96]	; 0x60
 8007640:	4b58      	ldr	r3, [pc, #352]	; (80077a4 <HAL_GPIO_Init+0x2e4>)
 8007642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	60bb      	str	r3, [r7, #8]
 800764a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800764c:	4a56      	ldr	r2, [pc, #344]	; (80077a8 <HAL_GPIO_Init+0x2e8>)
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	089b      	lsrs	r3, r3, #2
 8007652:	3302      	adds	r3, #2
 8007654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007658:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	f003 0303 	and.w	r3, r3, #3
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	220f      	movs	r2, #15
 8007664:	fa02 f303 	lsl.w	r3, r2, r3
 8007668:	43db      	mvns	r3, r3
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	4013      	ands	r3, r2
 800766e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007676:	d01f      	beq.n	80076b8 <HAL_GPIO_Init+0x1f8>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a4c      	ldr	r2, [pc, #304]	; (80077ac <HAL_GPIO_Init+0x2ec>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d019      	beq.n	80076b4 <HAL_GPIO_Init+0x1f4>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a4b      	ldr	r2, [pc, #300]	; (80077b0 <HAL_GPIO_Init+0x2f0>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d013      	beq.n	80076b0 <HAL_GPIO_Init+0x1f0>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a4a      	ldr	r2, [pc, #296]	; (80077b4 <HAL_GPIO_Init+0x2f4>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d00d      	beq.n	80076ac <HAL_GPIO_Init+0x1ec>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a49      	ldr	r2, [pc, #292]	; (80077b8 <HAL_GPIO_Init+0x2f8>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d007      	beq.n	80076a8 <HAL_GPIO_Init+0x1e8>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	4a48      	ldr	r2, [pc, #288]	; (80077bc <HAL_GPIO_Init+0x2fc>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d101      	bne.n	80076a4 <HAL_GPIO_Init+0x1e4>
 80076a0:	2305      	movs	r3, #5
 80076a2:	e00a      	b.n	80076ba <HAL_GPIO_Init+0x1fa>
 80076a4:	2306      	movs	r3, #6
 80076a6:	e008      	b.n	80076ba <HAL_GPIO_Init+0x1fa>
 80076a8:	2304      	movs	r3, #4
 80076aa:	e006      	b.n	80076ba <HAL_GPIO_Init+0x1fa>
 80076ac:	2303      	movs	r3, #3
 80076ae:	e004      	b.n	80076ba <HAL_GPIO_Init+0x1fa>
 80076b0:	2302      	movs	r3, #2
 80076b2:	e002      	b.n	80076ba <HAL_GPIO_Init+0x1fa>
 80076b4:	2301      	movs	r3, #1
 80076b6:	e000      	b.n	80076ba <HAL_GPIO_Init+0x1fa>
 80076b8:	2300      	movs	r3, #0
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	f002 0203 	and.w	r2, r2, #3
 80076c0:	0092      	lsls	r2, r2, #2
 80076c2:	4093      	lsls	r3, r2
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80076ca:	4937      	ldr	r1, [pc, #220]	; (80077a8 <HAL_GPIO_Init+0x2e8>)
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	089b      	lsrs	r3, r3, #2
 80076d0:	3302      	adds	r3, #2
 80076d2:	693a      	ldr	r2, [r7, #16]
 80076d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80076d8:	4b39      	ldr	r3, [pc, #228]	; (80077c0 <HAL_GPIO_Init+0x300>)
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	43db      	mvns	r3, r3
 80076e2:	693a      	ldr	r2, [r7, #16]
 80076e4:	4013      	ands	r3, r2
 80076e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d003      	beq.n	80076fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80076f4:	693a      	ldr	r2, [r7, #16]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80076fc:	4a30      	ldr	r2, [pc, #192]	; (80077c0 <HAL_GPIO_Init+0x300>)
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007702:	4b2f      	ldr	r3, [pc, #188]	; (80077c0 <HAL_GPIO_Init+0x300>)
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	43db      	mvns	r3, r3
 800770c:	693a      	ldr	r2, [r7, #16]
 800770e:	4013      	ands	r3, r2
 8007710:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800771a:	2b00      	cmp	r3, #0
 800771c:	d003      	beq.n	8007726 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800771e:	693a      	ldr	r2, [r7, #16]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4313      	orrs	r3, r2
 8007724:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007726:	4a26      	ldr	r2, [pc, #152]	; (80077c0 <HAL_GPIO_Init+0x300>)
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800772c:	4b24      	ldr	r3, [pc, #144]	; (80077c0 <HAL_GPIO_Init+0x300>)
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	43db      	mvns	r3, r3
 8007736:	693a      	ldr	r2, [r7, #16]
 8007738:	4013      	ands	r3, r2
 800773a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007744:	2b00      	cmp	r3, #0
 8007746:	d003      	beq.n	8007750 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007748:	693a      	ldr	r2, [r7, #16]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007750:	4a1b      	ldr	r2, [pc, #108]	; (80077c0 <HAL_GPIO_Init+0x300>)
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007756:	4b1a      	ldr	r3, [pc, #104]	; (80077c0 <HAL_GPIO_Init+0x300>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	43db      	mvns	r3, r3
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	4013      	ands	r3, r2
 8007764:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d003      	beq.n	800777a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007772:	693a      	ldr	r2, [r7, #16]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	4313      	orrs	r3, r2
 8007778:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800777a:	4a11      	ldr	r2, [pc, #68]	; (80077c0 <HAL_GPIO_Init+0x300>)
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	3301      	adds	r3, #1
 8007784:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	fa22 f303 	lsr.w	r3, r2, r3
 8007790:	2b00      	cmp	r3, #0
 8007792:	f47f ae9d 	bne.w	80074d0 <HAL_GPIO_Init+0x10>
  }
}
 8007796:	bf00      	nop
 8007798:	bf00      	nop
 800779a:	371c      	adds	r7, #28
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr
 80077a4:	40021000 	.word	0x40021000
 80077a8:	40010000 	.word	0x40010000
 80077ac:	48000400 	.word	0x48000400
 80077b0:	48000800 	.word	0x48000800
 80077b4:	48000c00 	.word	0x48000c00
 80077b8:	48001000 	.word	0x48001000
 80077bc:	48001400 	.word	0x48001400
 80077c0:	40010400 	.word	0x40010400

080077c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	460b      	mov	r3, r1
 80077ce:	807b      	strh	r3, [r7, #2]
 80077d0:	4613      	mov	r3, r2
 80077d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80077d4:	787b      	ldrb	r3, [r7, #1]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d003      	beq.n	80077e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80077da:	887a      	ldrh	r2, [r7, #2]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80077e0:	e002      	b.n	80077e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80077e2:	887a      	ldrh	r2, [r7, #2]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80077e8:	bf00      	nop
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d141      	bne.n	8007886 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007802:	4b4b      	ldr	r3, [pc, #300]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800780a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800780e:	d131      	bne.n	8007874 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007810:	4b47      	ldr	r3, [pc, #284]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007812:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007816:	4a46      	ldr	r2, [pc, #280]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007818:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800781c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007820:	4b43      	ldr	r3, [pc, #268]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007828:	4a41      	ldr	r2, [pc, #260]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800782a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800782e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007830:	4b40      	ldr	r3, [pc, #256]	; (8007934 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2232      	movs	r2, #50	; 0x32
 8007836:	fb02 f303 	mul.w	r3, r2, r3
 800783a:	4a3f      	ldr	r2, [pc, #252]	; (8007938 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800783c:	fba2 2303 	umull	r2, r3, r2, r3
 8007840:	0c9b      	lsrs	r3, r3, #18
 8007842:	3301      	adds	r3, #1
 8007844:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007846:	e002      	b.n	800784e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	3b01      	subs	r3, #1
 800784c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800784e:	4b38      	ldr	r3, [pc, #224]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007850:	695b      	ldr	r3, [r3, #20]
 8007852:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800785a:	d102      	bne.n	8007862 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1f2      	bne.n	8007848 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007862:	4b33      	ldr	r3, [pc, #204]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007864:	695b      	ldr	r3, [r3, #20]
 8007866:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800786a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800786e:	d158      	bne.n	8007922 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007870:	2303      	movs	r3, #3
 8007872:	e057      	b.n	8007924 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007874:	4b2e      	ldr	r3, [pc, #184]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007876:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800787a:	4a2d      	ldr	r2, [pc, #180]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800787c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007880:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007884:	e04d      	b.n	8007922 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800788c:	d141      	bne.n	8007912 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800788e:	4b28      	ldr	r3, [pc, #160]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800789a:	d131      	bne.n	8007900 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800789c:	4b24      	ldr	r3, [pc, #144]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800789e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078a2:	4a23      	ldr	r2, [pc, #140]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80078ac:	4b20      	ldr	r3, [pc, #128]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80078b4:	4a1e      	ldr	r2, [pc, #120]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80078ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80078bc:	4b1d      	ldr	r3, [pc, #116]	; (8007934 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2232      	movs	r2, #50	; 0x32
 80078c2:	fb02 f303 	mul.w	r3, r2, r3
 80078c6:	4a1c      	ldr	r2, [pc, #112]	; (8007938 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80078c8:	fba2 2303 	umull	r2, r3, r2, r3
 80078cc:	0c9b      	lsrs	r3, r3, #18
 80078ce:	3301      	adds	r3, #1
 80078d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80078d2:	e002      	b.n	80078da <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	3b01      	subs	r3, #1
 80078d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80078da:	4b15      	ldr	r3, [pc, #84]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078dc:	695b      	ldr	r3, [r3, #20]
 80078de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078e6:	d102      	bne.n	80078ee <HAL_PWREx_ControlVoltageScaling+0xfa>
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1f2      	bne.n	80078d4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80078ee:	4b10      	ldr	r3, [pc, #64]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078f0:	695b      	ldr	r3, [r3, #20]
 80078f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078fa:	d112      	bne.n	8007922 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80078fc:	2303      	movs	r3, #3
 80078fe:	e011      	b.n	8007924 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007900:	4b0b      	ldr	r3, [pc, #44]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007902:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007906:	4a0a      	ldr	r2, [pc, #40]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800790c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007910:	e007      	b.n	8007922 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007912:	4b07      	ldr	r3, [pc, #28]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800791a:	4a05      	ldr	r2, [pc, #20]	; (8007930 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800791c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007920:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3714      	adds	r7, #20
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr
 8007930:	40007000 	.word	0x40007000
 8007934:	200000f4 	.word	0x200000f4
 8007938:	431bde83 	.word	0x431bde83

0800793c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800793c:	b480      	push	{r7}
 800793e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007940:	4b05      	ldr	r3, [pc, #20]	; (8007958 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	4a04      	ldr	r2, [pc, #16]	; (8007958 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007946:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800794a:	6093      	str	r3, [r2, #8]
}
 800794c:	bf00      	nop
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	40007000 	.word	0x40007000

0800795c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b088      	sub	sp, #32
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d101      	bne.n	800796e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800796a:	2301      	movs	r3, #1
 800796c:	e306      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0301 	and.w	r3, r3, #1
 8007976:	2b00      	cmp	r3, #0
 8007978:	d075      	beq.n	8007a66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800797a:	4b97      	ldr	r3, [pc, #604]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f003 030c 	and.w	r3, r3, #12
 8007982:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007984:	4b94      	ldr	r3, [pc, #592]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	f003 0303 	and.w	r3, r3, #3
 800798c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800798e:	69bb      	ldr	r3, [r7, #24]
 8007990:	2b0c      	cmp	r3, #12
 8007992:	d102      	bne.n	800799a <HAL_RCC_OscConfig+0x3e>
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	2b03      	cmp	r3, #3
 8007998:	d002      	beq.n	80079a0 <HAL_RCC_OscConfig+0x44>
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	2b08      	cmp	r3, #8
 800799e:	d10b      	bne.n	80079b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079a0:	4b8d      	ldr	r3, [pc, #564]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d05b      	beq.n	8007a64 <HAL_RCC_OscConfig+0x108>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d157      	bne.n	8007a64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e2e1      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079c0:	d106      	bne.n	80079d0 <HAL_RCC_OscConfig+0x74>
 80079c2:	4b85      	ldr	r3, [pc, #532]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a84      	ldr	r2, [pc, #528]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80079cc:	6013      	str	r3, [r2, #0]
 80079ce:	e01d      	b.n	8007a0c <HAL_RCC_OscConfig+0xb0>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80079d8:	d10c      	bne.n	80079f4 <HAL_RCC_OscConfig+0x98>
 80079da:	4b7f      	ldr	r3, [pc, #508]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a7e      	ldr	r2, [pc, #504]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80079e4:	6013      	str	r3, [r2, #0]
 80079e6:	4b7c      	ldr	r3, [pc, #496]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a7b      	ldr	r2, [pc, #492]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80079f0:	6013      	str	r3, [r2, #0]
 80079f2:	e00b      	b.n	8007a0c <HAL_RCC_OscConfig+0xb0>
 80079f4:	4b78      	ldr	r3, [pc, #480]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a77      	ldr	r2, [pc, #476]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 80079fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079fe:	6013      	str	r3, [r2, #0]
 8007a00:	4b75      	ldr	r3, [pc, #468]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a74      	ldr	r2, [pc, #464]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007a06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d013      	beq.n	8007a3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a14:	f7fb ff9a 	bl	800394c <HAL_GetTick>
 8007a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a1a:	e008      	b.n	8007a2e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a1c:	f7fb ff96 	bl	800394c <HAL_GetTick>
 8007a20:	4602      	mov	r2, r0
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	1ad3      	subs	r3, r2, r3
 8007a26:	2b64      	cmp	r3, #100	; 0x64
 8007a28:	d901      	bls.n	8007a2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e2a6      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a2e:	4b6a      	ldr	r3, [pc, #424]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d0f0      	beq.n	8007a1c <HAL_RCC_OscConfig+0xc0>
 8007a3a:	e014      	b.n	8007a66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a3c:	f7fb ff86 	bl	800394c <HAL_GetTick>
 8007a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a42:	e008      	b.n	8007a56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a44:	f7fb ff82 	bl	800394c <HAL_GetTick>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	2b64      	cmp	r3, #100	; 0x64
 8007a50:	d901      	bls.n	8007a56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007a52:	2303      	movs	r3, #3
 8007a54:	e292      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a56:	4b60      	ldr	r3, [pc, #384]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d1f0      	bne.n	8007a44 <HAL_RCC_OscConfig+0xe8>
 8007a62:	e000      	b.n	8007a66 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f003 0302 	and.w	r3, r3, #2
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d075      	beq.n	8007b5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a72:	4b59      	ldr	r3, [pc, #356]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	f003 030c 	and.w	r3, r3, #12
 8007a7a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a7c:	4b56      	ldr	r3, [pc, #344]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	f003 0303 	and.w	r3, r3, #3
 8007a84:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	2b0c      	cmp	r3, #12
 8007a8a:	d102      	bne.n	8007a92 <HAL_RCC_OscConfig+0x136>
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	d002      	beq.n	8007a98 <HAL_RCC_OscConfig+0x13c>
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	2b04      	cmp	r3, #4
 8007a96:	d11f      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a98:	4b4f      	ldr	r3, [pc, #316]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d005      	beq.n	8007ab0 <HAL_RCC_OscConfig+0x154>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d101      	bne.n	8007ab0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e265      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ab0:	4b49      	ldr	r3, [pc, #292]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	691b      	ldr	r3, [r3, #16]
 8007abc:	061b      	lsls	r3, r3, #24
 8007abe:	4946      	ldr	r1, [pc, #280]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007ac4:	4b45      	ldr	r3, [pc, #276]	; (8007bdc <HAL_RCC_OscConfig+0x280>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7fb fef3 	bl	80038b4 <HAL_InitTick>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d043      	beq.n	8007b5c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e251      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d023      	beq.n	8007b28 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007ae0:	4b3d      	ldr	r3, [pc, #244]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a3c      	ldr	r2, [pc, #240]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007aea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aec:	f7fb ff2e 	bl	800394c <HAL_GetTick>
 8007af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007af2:	e008      	b.n	8007b06 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007af4:	f7fb ff2a 	bl	800394c <HAL_GetTick>
 8007af8:	4602      	mov	r2, r0
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	d901      	bls.n	8007b06 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e23a      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b06:	4b34      	ldr	r3, [pc, #208]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d0f0      	beq.n	8007af4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b12:	4b31      	ldr	r3, [pc, #196]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	061b      	lsls	r3, r3, #24
 8007b20:	492d      	ldr	r1, [pc, #180]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	604b      	str	r3, [r1, #4]
 8007b26:	e01a      	b.n	8007b5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b28:	4b2b      	ldr	r3, [pc, #172]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a2a      	ldr	r2, [pc, #168]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b34:	f7fb ff0a 	bl	800394c <HAL_GetTick>
 8007b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007b3a:	e008      	b.n	8007b4e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b3c:	f7fb ff06 	bl	800394c <HAL_GetTick>
 8007b40:	4602      	mov	r2, r0
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	2b02      	cmp	r3, #2
 8007b48:	d901      	bls.n	8007b4e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	e216      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007b4e:	4b22      	ldr	r3, [pc, #136]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1f0      	bne.n	8007b3c <HAL_RCC_OscConfig+0x1e0>
 8007b5a:	e000      	b.n	8007b5e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007b5c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 0308 	and.w	r3, r3, #8
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d041      	beq.n	8007bee <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	695b      	ldr	r3, [r3, #20]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d01c      	beq.n	8007bac <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007b72:	4b19      	ldr	r3, [pc, #100]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b78:	4a17      	ldr	r2, [pc, #92]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b7a:	f043 0301 	orr.w	r3, r3, #1
 8007b7e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b82:	f7fb fee3 	bl	800394c <HAL_GetTick>
 8007b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007b88:	e008      	b.n	8007b9c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b8a:	f7fb fedf 	bl	800394c <HAL_GetTick>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	d901      	bls.n	8007b9c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	e1ef      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007b9c:	4b0e      	ldr	r3, [pc, #56]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ba2:	f003 0302 	and.w	r3, r3, #2
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d0ef      	beq.n	8007b8a <HAL_RCC_OscConfig+0x22e>
 8007baa:	e020      	b.n	8007bee <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007bac:	4b0a      	ldr	r3, [pc, #40]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007bb2:	4a09      	ldr	r2, [pc, #36]	; (8007bd8 <HAL_RCC_OscConfig+0x27c>)
 8007bb4:	f023 0301 	bic.w	r3, r3, #1
 8007bb8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bbc:	f7fb fec6 	bl	800394c <HAL_GetTick>
 8007bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007bc2:	e00d      	b.n	8007be0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bc4:	f7fb fec2 	bl	800394c <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d906      	bls.n	8007be0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e1d2      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
 8007bd6:	bf00      	nop
 8007bd8:	40021000 	.word	0x40021000
 8007bdc:	200000f8 	.word	0x200000f8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007be0:	4b8c      	ldr	r3, [pc, #560]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007be6:	f003 0302 	and.w	r3, r3, #2
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1ea      	bne.n	8007bc4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f003 0304 	and.w	r3, r3, #4
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	f000 80a6 	beq.w	8007d48 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007c00:	4b84      	ldr	r3, [pc, #528]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d101      	bne.n	8007c10 <HAL_RCC_OscConfig+0x2b4>
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e000      	b.n	8007c12 <HAL_RCC_OscConfig+0x2b6>
 8007c10:	2300      	movs	r3, #0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00d      	beq.n	8007c32 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c16:	4b7f      	ldr	r3, [pc, #508]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c1a:	4a7e      	ldr	r2, [pc, #504]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c20:	6593      	str	r3, [r2, #88]	; 0x58
 8007c22:	4b7c      	ldr	r3, [pc, #496]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c2a:	60fb      	str	r3, [r7, #12]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c32:	4b79      	ldr	r3, [pc, #484]	; (8007e18 <HAL_RCC_OscConfig+0x4bc>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d118      	bne.n	8007c70 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c3e:	4b76      	ldr	r3, [pc, #472]	; (8007e18 <HAL_RCC_OscConfig+0x4bc>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a75      	ldr	r2, [pc, #468]	; (8007e18 <HAL_RCC_OscConfig+0x4bc>)
 8007c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c4a:	f7fb fe7f 	bl	800394c <HAL_GetTick>
 8007c4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c50:	e008      	b.n	8007c64 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c52:	f7fb fe7b 	bl	800394c <HAL_GetTick>
 8007c56:	4602      	mov	r2, r0
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	1ad3      	subs	r3, r2, r3
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d901      	bls.n	8007c64 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007c60:	2303      	movs	r3, #3
 8007c62:	e18b      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c64:	4b6c      	ldr	r3, [pc, #432]	; (8007e18 <HAL_RCC_OscConfig+0x4bc>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d0f0      	beq.n	8007c52 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	d108      	bne.n	8007c8a <HAL_RCC_OscConfig+0x32e>
 8007c78:	4b66      	ldr	r3, [pc, #408]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c7e:	4a65      	ldr	r2, [pc, #404]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007c80:	f043 0301 	orr.w	r3, r3, #1
 8007c84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007c88:	e024      	b.n	8007cd4 <HAL_RCC_OscConfig+0x378>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	2b05      	cmp	r3, #5
 8007c90:	d110      	bne.n	8007cb4 <HAL_RCC_OscConfig+0x358>
 8007c92:	4b60      	ldr	r3, [pc, #384]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c98:	4a5e      	ldr	r2, [pc, #376]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007c9a:	f043 0304 	orr.w	r3, r3, #4
 8007c9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007ca2:	4b5c      	ldr	r3, [pc, #368]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ca8:	4a5a      	ldr	r2, [pc, #360]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007caa:	f043 0301 	orr.w	r3, r3, #1
 8007cae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007cb2:	e00f      	b.n	8007cd4 <HAL_RCC_OscConfig+0x378>
 8007cb4:	4b57      	ldr	r3, [pc, #348]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cba:	4a56      	ldr	r2, [pc, #344]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007cbc:	f023 0301 	bic.w	r3, r3, #1
 8007cc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007cc4:	4b53      	ldr	r3, [pc, #332]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cca:	4a52      	ldr	r2, [pc, #328]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007ccc:	f023 0304 	bic.w	r3, r3, #4
 8007cd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d016      	beq.n	8007d0a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cdc:	f7fb fe36 	bl	800394c <HAL_GetTick>
 8007ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ce2:	e00a      	b.n	8007cfa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ce4:	f7fb fe32 	bl	800394c <HAL_GetTick>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	1ad3      	subs	r3, r2, r3
 8007cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d901      	bls.n	8007cfa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007cf6:	2303      	movs	r3, #3
 8007cf8:	e140      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cfa:	4b46      	ldr	r3, [pc, #280]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d00:	f003 0302 	and.w	r3, r3, #2
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d0ed      	beq.n	8007ce4 <HAL_RCC_OscConfig+0x388>
 8007d08:	e015      	b.n	8007d36 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d0a:	f7fb fe1f 	bl	800394c <HAL_GetTick>
 8007d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007d10:	e00a      	b.n	8007d28 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d12:	f7fb fe1b 	bl	800394c <HAL_GetTick>
 8007d16:	4602      	mov	r2, r0
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	1ad3      	subs	r3, r2, r3
 8007d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d901      	bls.n	8007d28 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007d24:	2303      	movs	r3, #3
 8007d26:	e129      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007d28:	4b3a      	ldr	r3, [pc, #232]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d2e:	f003 0302 	and.w	r3, r3, #2
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1ed      	bne.n	8007d12 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007d36:	7ffb      	ldrb	r3, [r7, #31]
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d105      	bne.n	8007d48 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d3c:	4b35      	ldr	r3, [pc, #212]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d40:	4a34      	ldr	r2, [pc, #208]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007d42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d46:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f003 0320 	and.w	r3, r3, #32
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d03c      	beq.n	8007dce <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	699b      	ldr	r3, [r3, #24]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d01c      	beq.n	8007d96 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007d5c:	4b2d      	ldr	r3, [pc, #180]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007d5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007d62:	4a2c      	ldr	r2, [pc, #176]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007d64:	f043 0301 	orr.w	r3, r3, #1
 8007d68:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d6c:	f7fb fdee 	bl	800394c <HAL_GetTick>
 8007d70:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007d72:	e008      	b.n	8007d86 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007d74:	f7fb fdea 	bl	800394c <HAL_GetTick>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	1ad3      	subs	r3, r2, r3
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d901      	bls.n	8007d86 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007d82:	2303      	movs	r3, #3
 8007d84:	e0fa      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007d86:	4b23      	ldr	r3, [pc, #140]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007d88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007d8c:	f003 0302 	and.w	r3, r3, #2
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d0ef      	beq.n	8007d74 <HAL_RCC_OscConfig+0x418>
 8007d94:	e01b      	b.n	8007dce <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007d96:	4b1f      	ldr	r3, [pc, #124]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007d98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007d9c:	4a1d      	ldr	r2, [pc, #116]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007d9e:	f023 0301 	bic.w	r3, r3, #1
 8007da2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007da6:	f7fb fdd1 	bl	800394c <HAL_GetTick>
 8007daa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007dac:	e008      	b.n	8007dc0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007dae:	f7fb fdcd 	bl	800394c <HAL_GetTick>
 8007db2:	4602      	mov	r2, r0
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	1ad3      	subs	r3, r2, r3
 8007db8:	2b02      	cmp	r3, #2
 8007dba:	d901      	bls.n	8007dc0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	e0dd      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007dc0:	4b14      	ldr	r3, [pc, #80]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007dc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007dc6:	f003 0302 	and.w	r3, r3, #2
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1ef      	bne.n	8007dae <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	69db      	ldr	r3, [r3, #28]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f000 80d1 	beq.w	8007f7a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007dd8:	4b0e      	ldr	r3, [pc, #56]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f003 030c 	and.w	r3, r3, #12
 8007de0:	2b0c      	cmp	r3, #12
 8007de2:	f000 808b 	beq.w	8007efc <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	69db      	ldr	r3, [r3, #28]
 8007dea:	2b02      	cmp	r3, #2
 8007dec:	d15e      	bne.n	8007eac <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dee:	4b09      	ldr	r3, [pc, #36]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a08      	ldr	r2, [pc, #32]	; (8007e14 <HAL_RCC_OscConfig+0x4b8>)
 8007df4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007df8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dfa:	f7fb fda7 	bl	800394c <HAL_GetTick>
 8007dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e00:	e00c      	b.n	8007e1c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e02:	f7fb fda3 	bl	800394c <HAL_GetTick>
 8007e06:	4602      	mov	r2, r0
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	1ad3      	subs	r3, r2, r3
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d905      	bls.n	8007e1c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007e10:	2303      	movs	r3, #3
 8007e12:	e0b3      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
 8007e14:	40021000 	.word	0x40021000
 8007e18:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e1c:	4b59      	ldr	r3, [pc, #356]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1ec      	bne.n	8007e02 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e28:	4b56      	ldr	r3, [pc, #344]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007e2a:	68da      	ldr	r2, [r3, #12]
 8007e2c:	4b56      	ldr	r3, [pc, #344]	; (8007f88 <HAL_RCC_OscConfig+0x62c>)
 8007e2e:	4013      	ands	r3, r2
 8007e30:	687a      	ldr	r2, [r7, #4]
 8007e32:	6a11      	ldr	r1, [r2, #32]
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007e38:	3a01      	subs	r2, #1
 8007e3a:	0112      	lsls	r2, r2, #4
 8007e3c:	4311      	orrs	r1, r2
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007e42:	0212      	lsls	r2, r2, #8
 8007e44:	4311      	orrs	r1, r2
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007e4a:	0852      	lsrs	r2, r2, #1
 8007e4c:	3a01      	subs	r2, #1
 8007e4e:	0552      	lsls	r2, r2, #21
 8007e50:	4311      	orrs	r1, r2
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007e56:	0852      	lsrs	r2, r2, #1
 8007e58:	3a01      	subs	r2, #1
 8007e5a:	0652      	lsls	r2, r2, #25
 8007e5c:	4311      	orrs	r1, r2
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007e62:	06d2      	lsls	r2, r2, #27
 8007e64:	430a      	orrs	r2, r1
 8007e66:	4947      	ldr	r1, [pc, #284]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e6c:	4b45      	ldr	r3, [pc, #276]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a44      	ldr	r2, [pc, #272]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007e72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007e76:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007e78:	4b42      	ldr	r3, [pc, #264]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	4a41      	ldr	r2, [pc, #260]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007e7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007e82:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e84:	f7fb fd62 	bl	800394c <HAL_GetTick>
 8007e88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e8a:	e008      	b.n	8007e9e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e8c:	f7fb fd5e 	bl	800394c <HAL_GetTick>
 8007e90:	4602      	mov	r2, r0
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	d901      	bls.n	8007e9e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	e06e      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e9e:	4b39      	ldr	r3, [pc, #228]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d0f0      	beq.n	8007e8c <HAL_RCC_OscConfig+0x530>
 8007eaa:	e066      	b.n	8007f7a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007eac:	4b35      	ldr	r3, [pc, #212]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a34      	ldr	r2, [pc, #208]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007eb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007eb6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007eb8:	4b32      	ldr	r3, [pc, #200]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	4a31      	ldr	r2, [pc, #196]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007ebe:	f023 0303 	bic.w	r3, r3, #3
 8007ec2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007ec4:	4b2f      	ldr	r3, [pc, #188]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	4a2e      	ldr	r2, [pc, #184]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007eca:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ed2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ed4:	f7fb fd3a 	bl	800394c <HAL_GetTick>
 8007ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007eda:	e008      	b.n	8007eee <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007edc:	f7fb fd36 	bl	800394c <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	2b02      	cmp	r3, #2
 8007ee8:	d901      	bls.n	8007eee <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	e046      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007eee:	4b25      	ldr	r3, [pc, #148]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1f0      	bne.n	8007edc <HAL_RCC_OscConfig+0x580>
 8007efa:	e03e      	b.n	8007f7a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	69db      	ldr	r3, [r3, #28]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d101      	bne.n	8007f08 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e039      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007f08:	4b1e      	ldr	r3, [pc, #120]	; (8007f84 <HAL_RCC_OscConfig+0x628>)
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	f003 0203 	and.w	r2, r3, #3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6a1b      	ldr	r3, [r3, #32]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d12c      	bne.n	8007f76 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f26:	3b01      	subs	r3, #1
 8007f28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d123      	bne.n	8007f76 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f38:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d11b      	bne.n	8007f76 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f48:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d113      	bne.n	8007f76 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f58:	085b      	lsrs	r3, r3, #1
 8007f5a:	3b01      	subs	r3, #1
 8007f5c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d109      	bne.n	8007f76 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f6c:	085b      	lsrs	r3, r3, #1
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d001      	beq.n	8007f7a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e000      	b.n	8007f7c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3720      	adds	r7, #32
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	40021000 	.word	0x40021000
 8007f88:	019f800c 	.word	0x019f800c

08007f8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b086      	sub	sp, #24
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007f96:	2300      	movs	r3, #0
 8007f98:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d101      	bne.n	8007fa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e11e      	b.n	80081e2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007fa4:	4b91      	ldr	r3, [pc, #580]	; (80081ec <HAL_RCC_ClockConfig+0x260>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f003 030f 	and.w	r3, r3, #15
 8007fac:	683a      	ldr	r2, [r7, #0]
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d910      	bls.n	8007fd4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fb2:	4b8e      	ldr	r3, [pc, #568]	; (80081ec <HAL_RCC_ClockConfig+0x260>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f023 020f 	bic.w	r2, r3, #15
 8007fba:	498c      	ldr	r1, [pc, #560]	; (80081ec <HAL_RCC_ClockConfig+0x260>)
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fc2:	4b8a      	ldr	r3, [pc, #552]	; (80081ec <HAL_RCC_ClockConfig+0x260>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 030f 	and.w	r3, r3, #15
 8007fca:	683a      	ldr	r2, [r7, #0]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d001      	beq.n	8007fd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e106      	b.n	80081e2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d073      	beq.n	80080c8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	2b03      	cmp	r3, #3
 8007fe6:	d129      	bne.n	800803c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007fe8:	4b81      	ldr	r3, [pc, #516]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d101      	bne.n	8007ff8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e0f4      	b.n	80081e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007ff8:	f000 f9e2 	bl	80083c0 <RCC_GetSysClockFreqFromPLLSource>
 8007ffc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	4a7c      	ldr	r2, [pc, #496]	; (80081f4 <HAL_RCC_ClockConfig+0x268>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d93f      	bls.n	8008086 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008006:	4b7a      	ldr	r3, [pc, #488]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800800e:	2b00      	cmp	r3, #0
 8008010:	d009      	beq.n	8008026 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800801a:	2b00      	cmp	r3, #0
 800801c:	d033      	beq.n	8008086 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008022:	2b00      	cmp	r3, #0
 8008024:	d12f      	bne.n	8008086 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008026:	4b72      	ldr	r3, [pc, #456]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800802e:	4a70      	ldr	r2, [pc, #448]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008030:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008034:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008036:	2380      	movs	r3, #128	; 0x80
 8008038:	617b      	str	r3, [r7, #20]
 800803a:	e024      	b.n	8008086 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	2b02      	cmp	r3, #2
 8008042:	d107      	bne.n	8008054 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008044:	4b6a      	ldr	r3, [pc, #424]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800804c:	2b00      	cmp	r3, #0
 800804e:	d109      	bne.n	8008064 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e0c6      	b.n	80081e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008054:	4b66      	ldr	r3, [pc, #408]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e0be      	b.n	80081e2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008064:	f000 f914 	bl	8008290 <HAL_RCC_GetSysClockFreq>
 8008068:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	4a61      	ldr	r2, [pc, #388]	; (80081f4 <HAL_RCC_ClockConfig+0x268>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d909      	bls.n	8008086 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008072:	4b5f      	ldr	r3, [pc, #380]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800807a:	4a5d      	ldr	r2, [pc, #372]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 800807c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008080:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008082:	2380      	movs	r3, #128	; 0x80
 8008084:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008086:	4b5a      	ldr	r3, [pc, #360]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	f023 0203 	bic.w	r2, r3, #3
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	4957      	ldr	r1, [pc, #348]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008094:	4313      	orrs	r3, r2
 8008096:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008098:	f7fb fc58 	bl	800394c <HAL_GetTick>
 800809c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800809e:	e00a      	b.n	80080b6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080a0:	f7fb fc54 	bl	800394c <HAL_GetTick>
 80080a4:	4602      	mov	r2, r0
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	1ad3      	subs	r3, r2, r3
 80080aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d901      	bls.n	80080b6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80080b2:	2303      	movs	r3, #3
 80080b4:	e095      	b.n	80081e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080b6:	4b4e      	ldr	r3, [pc, #312]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	f003 020c 	and.w	r2, r3, #12
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d1eb      	bne.n	80080a0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f003 0302 	and.w	r3, r3, #2
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d023      	beq.n	800811c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 0304 	and.w	r3, r3, #4
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d005      	beq.n	80080ec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80080e0:	4b43      	ldr	r3, [pc, #268]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	4a42      	ldr	r2, [pc, #264]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 80080e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80080ea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f003 0308 	and.w	r3, r3, #8
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d007      	beq.n	8008108 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80080f8:	4b3d      	ldr	r3, [pc, #244]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008100:	4a3b      	ldr	r2, [pc, #236]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008102:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008106:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008108:	4b39      	ldr	r3, [pc, #228]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	4936      	ldr	r1, [pc, #216]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008116:	4313      	orrs	r3, r2
 8008118:	608b      	str	r3, [r1, #8]
 800811a:	e008      	b.n	800812e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	2b80      	cmp	r3, #128	; 0x80
 8008120:	d105      	bne.n	800812e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008122:	4b33      	ldr	r3, [pc, #204]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	4a32      	ldr	r2, [pc, #200]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008128:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800812c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800812e:	4b2f      	ldr	r3, [pc, #188]	; (80081ec <HAL_RCC_ClockConfig+0x260>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f003 030f 	and.w	r3, r3, #15
 8008136:	683a      	ldr	r2, [r7, #0]
 8008138:	429a      	cmp	r2, r3
 800813a:	d21d      	bcs.n	8008178 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800813c:	4b2b      	ldr	r3, [pc, #172]	; (80081ec <HAL_RCC_ClockConfig+0x260>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f023 020f 	bic.w	r2, r3, #15
 8008144:	4929      	ldr	r1, [pc, #164]	; (80081ec <HAL_RCC_ClockConfig+0x260>)
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	4313      	orrs	r3, r2
 800814a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800814c:	f7fb fbfe 	bl	800394c <HAL_GetTick>
 8008150:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008152:	e00a      	b.n	800816a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008154:	f7fb fbfa 	bl	800394c <HAL_GetTick>
 8008158:	4602      	mov	r2, r0
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	1ad3      	subs	r3, r2, r3
 800815e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008162:	4293      	cmp	r3, r2
 8008164:	d901      	bls.n	800816a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008166:	2303      	movs	r3, #3
 8008168:	e03b      	b.n	80081e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800816a:	4b20      	ldr	r3, [pc, #128]	; (80081ec <HAL_RCC_ClockConfig+0x260>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 030f 	and.w	r3, r3, #15
 8008172:	683a      	ldr	r2, [r7, #0]
 8008174:	429a      	cmp	r2, r3
 8008176:	d1ed      	bne.n	8008154 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0304 	and.w	r3, r3, #4
 8008180:	2b00      	cmp	r3, #0
 8008182:	d008      	beq.n	8008196 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008184:	4b1a      	ldr	r3, [pc, #104]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	4917      	ldr	r1, [pc, #92]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 8008192:	4313      	orrs	r3, r2
 8008194:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0308 	and.w	r3, r3, #8
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d009      	beq.n	80081b6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80081a2:	4b13      	ldr	r3, [pc, #76]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	00db      	lsls	r3, r3, #3
 80081b0:	490f      	ldr	r1, [pc, #60]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 80081b2:	4313      	orrs	r3, r2
 80081b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80081b6:	f000 f86b 	bl	8008290 <HAL_RCC_GetSysClockFreq>
 80081ba:	4602      	mov	r2, r0
 80081bc:	4b0c      	ldr	r3, [pc, #48]	; (80081f0 <HAL_RCC_ClockConfig+0x264>)
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	091b      	lsrs	r3, r3, #4
 80081c2:	f003 030f 	and.w	r3, r3, #15
 80081c6:	490c      	ldr	r1, [pc, #48]	; (80081f8 <HAL_RCC_ClockConfig+0x26c>)
 80081c8:	5ccb      	ldrb	r3, [r1, r3]
 80081ca:	f003 031f 	and.w	r3, r3, #31
 80081ce:	fa22 f303 	lsr.w	r3, r2, r3
 80081d2:	4a0a      	ldr	r2, [pc, #40]	; (80081fc <HAL_RCC_ClockConfig+0x270>)
 80081d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80081d6:	4b0a      	ldr	r3, [pc, #40]	; (8008200 <HAL_RCC_ClockConfig+0x274>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4618      	mov	r0, r3
 80081dc:	f7fb fb6a 	bl	80038b4 <HAL_InitTick>
 80081e0:	4603      	mov	r3, r0
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3718      	adds	r7, #24
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
 80081ea:	bf00      	nop
 80081ec:	40022000 	.word	0x40022000
 80081f0:	40021000 	.word	0x40021000
 80081f4:	04c4b400 	.word	0x04c4b400
 80081f8:	0800c714 	.word	0x0800c714
 80081fc:	200000f4 	.word	0x200000f4
 8008200:	200000f8 	.word	0x200000f8

08008204 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b08c      	sub	sp, #48	; 0x30
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8008210:	2302      	movs	r3, #2
 8008212:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8008214:	2303      	movs	r3, #3
 8008216:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8008218:	2300      	movs	r3, #0
 800821a:	61bb      	str	r3, [r7, #24]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008222:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	0c1b      	lsrs	r3, r3, #16
 8008228:	f003 030f 	and.w	r3, r3, #15
 800822c:	f503 1390 	add.w	r3, r3, #1179648	; 0x120000
 8008230:	029b      	lsls	r3, r3, #10
 8008232:	62bb      	str	r3, [r7, #40]	; 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	0c1b      	lsrs	r3, r3, #16
 8008238:	f003 030f 	and.w	r3, r3, #15
 800823c:	627b      	str	r3, [r7, #36]	; 0x24
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 800823e:	4b13      	ldr	r3, [pc, #76]	; (800828c <HAL_RCC_MCOConfig+0x88>)
 8008240:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008242:	2101      	movs	r1, #1
 8008244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008246:	fa01 f303 	lsl.w	r3, r1, r3
 800824a:	4910      	ldr	r1, [pc, #64]	; (800828c <HAL_RCC_MCOConfig+0x88>)
 800824c:	4313      	orrs	r3, r2
 800824e:	64cb      	str	r3, [r1, #76]	; 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	b29b      	uxth	r3, r3
 8008254:	613b      	str	r3, [r7, #16]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	0d1b      	lsrs	r3, r3, #20
 800825a:	b2db      	uxtb	r3, r3
 800825c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 800825e:	f107 0310 	add.w	r3, r7, #16
 8008262:	4619      	mov	r1, r3
 8008264:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008266:	f7ff f92b 	bl	80074c0 <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 800826a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800826c:	2b00      	cmp	r3, #0
 800826e:	d109      	bne.n	8008284 <HAL_RCC_MCOConfig+0x80>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8008270:	4b06      	ldr	r3, [pc, #24]	; (800828c <HAL_RCC_MCOConfig+0x88>)
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008278:	68b9      	ldr	r1, [r7, #8]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	430b      	orrs	r3, r1
 800827e:	4903      	ldr	r1, [pc, #12]	; (800828c <HAL_RCC_MCOConfig+0x88>)
 8008280:	4313      	orrs	r3, r2
 8008282:	608b      	str	r3, [r1, #8]
  }
}
 8008284:	bf00      	nop
 8008286:	3730      	adds	r7, #48	; 0x30
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}
 800828c:	40021000 	.word	0x40021000

08008290 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008290:	b480      	push	{r7}
 8008292:	b087      	sub	sp, #28
 8008294:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008296:	4b2c      	ldr	r3, [pc, #176]	; (8008348 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f003 030c 	and.w	r3, r3, #12
 800829e:	2b04      	cmp	r3, #4
 80082a0:	d102      	bne.n	80082a8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80082a2:	4b2a      	ldr	r3, [pc, #168]	; (800834c <HAL_RCC_GetSysClockFreq+0xbc>)
 80082a4:	613b      	str	r3, [r7, #16]
 80082a6:	e047      	b.n	8008338 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80082a8:	4b27      	ldr	r3, [pc, #156]	; (8008348 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f003 030c 	and.w	r3, r3, #12
 80082b0:	2b08      	cmp	r3, #8
 80082b2:	d102      	bne.n	80082ba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80082b4:	4b25      	ldr	r3, [pc, #148]	; (800834c <HAL_RCC_GetSysClockFreq+0xbc>)
 80082b6:	613b      	str	r3, [r7, #16]
 80082b8:	e03e      	b.n	8008338 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80082ba:	4b23      	ldr	r3, [pc, #140]	; (8008348 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f003 030c 	and.w	r3, r3, #12
 80082c2:	2b0c      	cmp	r3, #12
 80082c4:	d136      	bne.n	8008334 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80082c6:	4b20      	ldr	r3, [pc, #128]	; (8008348 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082c8:	68db      	ldr	r3, [r3, #12]
 80082ca:	f003 0303 	and.w	r3, r3, #3
 80082ce:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80082d0:	4b1d      	ldr	r3, [pc, #116]	; (8008348 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082d2:	68db      	ldr	r3, [r3, #12]
 80082d4:	091b      	lsrs	r3, r3, #4
 80082d6:	f003 030f 	and.w	r3, r3, #15
 80082da:	3301      	adds	r3, #1
 80082dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2b03      	cmp	r3, #3
 80082e2:	d10c      	bne.n	80082fe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082e4:	4a19      	ldr	r2, [pc, #100]	; (800834c <HAL_RCC_GetSysClockFreq+0xbc>)
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80082ec:	4a16      	ldr	r2, [pc, #88]	; (8008348 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082ee:	68d2      	ldr	r2, [r2, #12]
 80082f0:	0a12      	lsrs	r2, r2, #8
 80082f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80082f6:	fb02 f303 	mul.w	r3, r2, r3
 80082fa:	617b      	str	r3, [r7, #20]
      break;
 80082fc:	e00c      	b.n	8008318 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082fe:	4a13      	ldr	r2, [pc, #76]	; (800834c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	fbb2 f3f3 	udiv	r3, r2, r3
 8008306:	4a10      	ldr	r2, [pc, #64]	; (8008348 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008308:	68d2      	ldr	r2, [r2, #12]
 800830a:	0a12      	lsrs	r2, r2, #8
 800830c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008310:	fb02 f303 	mul.w	r3, r2, r3
 8008314:	617b      	str	r3, [r7, #20]
      break;
 8008316:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008318:	4b0b      	ldr	r3, [pc, #44]	; (8008348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	0e5b      	lsrs	r3, r3, #25
 800831e:	f003 0303 	and.w	r3, r3, #3
 8008322:	3301      	adds	r3, #1
 8008324:	005b      	lsls	r3, r3, #1
 8008326:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008330:	613b      	str	r3, [r7, #16]
 8008332:	e001      	b.n	8008338 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008334:	2300      	movs	r3, #0
 8008336:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008338:	693b      	ldr	r3, [r7, #16]
}
 800833a:	4618      	mov	r0, r3
 800833c:	371c      	adds	r7, #28
 800833e:	46bd      	mov	sp, r7
 8008340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop
 8008348:	40021000 	.word	0x40021000
 800834c:	00f42400 	.word	0x00f42400

08008350 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008350:	b480      	push	{r7}
 8008352:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008354:	4b03      	ldr	r3, [pc, #12]	; (8008364 <HAL_RCC_GetHCLKFreq+0x14>)
 8008356:	681b      	ldr	r3, [r3, #0]
}
 8008358:	4618      	mov	r0, r3
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr
 8008362:	bf00      	nop
 8008364:	200000f4 	.word	0x200000f4

08008368 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800836c:	f7ff fff0 	bl	8008350 <HAL_RCC_GetHCLKFreq>
 8008370:	4602      	mov	r2, r0
 8008372:	4b06      	ldr	r3, [pc, #24]	; (800838c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	0a1b      	lsrs	r3, r3, #8
 8008378:	f003 0307 	and.w	r3, r3, #7
 800837c:	4904      	ldr	r1, [pc, #16]	; (8008390 <HAL_RCC_GetPCLK1Freq+0x28>)
 800837e:	5ccb      	ldrb	r3, [r1, r3]
 8008380:	f003 031f 	and.w	r3, r3, #31
 8008384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008388:	4618      	mov	r0, r3
 800838a:	bd80      	pop	{r7, pc}
 800838c:	40021000 	.word	0x40021000
 8008390:	0800c724 	.word	0x0800c724

08008394 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008398:	f7ff ffda 	bl	8008350 <HAL_RCC_GetHCLKFreq>
 800839c:	4602      	mov	r2, r0
 800839e:	4b06      	ldr	r3, [pc, #24]	; (80083b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80083a0:	689b      	ldr	r3, [r3, #8]
 80083a2:	0adb      	lsrs	r3, r3, #11
 80083a4:	f003 0307 	and.w	r3, r3, #7
 80083a8:	4904      	ldr	r1, [pc, #16]	; (80083bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80083aa:	5ccb      	ldrb	r3, [r1, r3]
 80083ac:	f003 031f 	and.w	r3, r3, #31
 80083b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	40021000 	.word	0x40021000
 80083bc:	0800c724 	.word	0x0800c724

080083c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b087      	sub	sp, #28
 80083c4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80083c6:	4b1e      	ldr	r3, [pc, #120]	; (8008440 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	f003 0303 	and.w	r3, r3, #3
 80083ce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083d0:	4b1b      	ldr	r3, [pc, #108]	; (8008440 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80083d2:	68db      	ldr	r3, [r3, #12]
 80083d4:	091b      	lsrs	r3, r3, #4
 80083d6:	f003 030f 	and.w	r3, r3, #15
 80083da:	3301      	adds	r3, #1
 80083dc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	2b03      	cmp	r3, #3
 80083e2:	d10c      	bne.n	80083fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80083e4:	4a17      	ldr	r2, [pc, #92]	; (8008444 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80083ec:	4a14      	ldr	r2, [pc, #80]	; (8008440 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80083ee:	68d2      	ldr	r2, [r2, #12]
 80083f0:	0a12      	lsrs	r2, r2, #8
 80083f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80083f6:	fb02 f303 	mul.w	r3, r2, r3
 80083fa:	617b      	str	r3, [r7, #20]
    break;
 80083fc:	e00c      	b.n	8008418 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80083fe:	4a11      	ldr	r2, [pc, #68]	; (8008444 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	fbb2 f3f3 	udiv	r3, r2, r3
 8008406:	4a0e      	ldr	r2, [pc, #56]	; (8008440 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008408:	68d2      	ldr	r2, [r2, #12]
 800840a:	0a12      	lsrs	r2, r2, #8
 800840c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008410:	fb02 f303 	mul.w	r3, r2, r3
 8008414:	617b      	str	r3, [r7, #20]
    break;
 8008416:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008418:	4b09      	ldr	r3, [pc, #36]	; (8008440 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800841a:	68db      	ldr	r3, [r3, #12]
 800841c:	0e5b      	lsrs	r3, r3, #25
 800841e:	f003 0303 	and.w	r3, r3, #3
 8008422:	3301      	adds	r3, #1
 8008424:	005b      	lsls	r3, r3, #1
 8008426:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008428:	697a      	ldr	r2, [r7, #20]
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008430:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008432:	687b      	ldr	r3, [r7, #4]
}
 8008434:	4618      	mov	r0, r3
 8008436:	371c      	adds	r7, #28
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr
 8008440:	40021000 	.word	0x40021000
 8008444:	00f42400 	.word	0x00f42400

08008448 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b086      	sub	sp, #24
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008450:	2300      	movs	r3, #0
 8008452:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008454:	2300      	movs	r3, #0
 8008456:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008460:	2b00      	cmp	r3, #0
 8008462:	f000 8098 	beq.w	8008596 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008466:	2300      	movs	r3, #0
 8008468:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800846a:	4b43      	ldr	r3, [pc, #268]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800846c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800846e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008472:	2b00      	cmp	r3, #0
 8008474:	d10d      	bne.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008476:	4b40      	ldr	r3, [pc, #256]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800847a:	4a3f      	ldr	r2, [pc, #252]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800847c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008480:	6593      	str	r3, [r2, #88]	; 0x58
 8008482:	4b3d      	ldr	r3, [pc, #244]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800848a:	60bb      	str	r3, [r7, #8]
 800848c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800848e:	2301      	movs	r3, #1
 8008490:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008492:	4b3a      	ldr	r3, [pc, #232]	; (800857c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a39      	ldr	r2, [pc, #228]	; (800857c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800849c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800849e:	f7fb fa55 	bl	800394c <HAL_GetTick>
 80084a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80084a4:	e009      	b.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084a6:	f7fb fa51 	bl	800394c <HAL_GetTick>
 80084aa:	4602      	mov	r2, r0
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	2b02      	cmp	r3, #2
 80084b2:	d902      	bls.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80084b4:	2303      	movs	r3, #3
 80084b6:	74fb      	strb	r3, [r7, #19]
        break;
 80084b8:	e005      	b.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80084ba:	4b30      	ldr	r3, [pc, #192]	; (800857c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d0ef      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80084c6:	7cfb      	ldrb	r3, [r7, #19]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d159      	bne.n	8008580 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80084cc:	4b2a      	ldr	r3, [pc, #168]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d01e      	beq.n	800851c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084e2:	697a      	ldr	r2, [r7, #20]
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d019      	beq.n	800851c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80084e8:	4b23      	ldr	r3, [pc, #140]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80084f4:	4b20      	ldr	r3, [pc, #128]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084fa:	4a1f      	ldr	r2, [pc, #124]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008500:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008504:	4b1c      	ldr	r3, [pc, #112]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800850a:	4a1b      	ldr	r2, [pc, #108]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800850c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008510:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008514:	4a18      	ldr	r2, [pc, #96]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	f003 0301 	and.w	r3, r3, #1
 8008522:	2b00      	cmp	r3, #0
 8008524:	d016      	beq.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008526:	f7fb fa11 	bl	800394c <HAL_GetTick>
 800852a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800852c:	e00b      	b.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800852e:	f7fb fa0d 	bl	800394c <HAL_GetTick>
 8008532:	4602      	mov	r2, r0
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	1ad3      	subs	r3, r2, r3
 8008538:	f241 3288 	movw	r2, #5000	; 0x1388
 800853c:	4293      	cmp	r3, r2
 800853e:	d902      	bls.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008540:	2303      	movs	r3, #3
 8008542:	74fb      	strb	r3, [r7, #19]
            break;
 8008544:	e006      	b.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008546:	4b0c      	ldr	r3, [pc, #48]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800854c:	f003 0302 	and.w	r3, r3, #2
 8008550:	2b00      	cmp	r3, #0
 8008552:	d0ec      	beq.n	800852e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008554:	7cfb      	ldrb	r3, [r7, #19]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d10b      	bne.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800855a:	4b07      	ldr	r3, [pc, #28]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800855c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008560:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008568:	4903      	ldr	r1, [pc, #12]	; (8008578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800856a:	4313      	orrs	r3, r2
 800856c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008570:	e008      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008572:	7cfb      	ldrb	r3, [r7, #19]
 8008574:	74bb      	strb	r3, [r7, #18]
 8008576:	e005      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008578:	40021000 	.word	0x40021000
 800857c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008580:	7cfb      	ldrb	r3, [r7, #19]
 8008582:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008584:	7c7b      	ldrb	r3, [r7, #17]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d105      	bne.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800858a:	4ba6      	ldr	r3, [pc, #664]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800858c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800858e:	4aa5      	ldr	r2, [pc, #660]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008594:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 0301 	and.w	r3, r3, #1
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00a      	beq.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80085a2:	4ba0      	ldr	r3, [pc, #640]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085a8:	f023 0203 	bic.w	r2, r3, #3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	499c      	ldr	r1, [pc, #624]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085b2:	4313      	orrs	r3, r2
 80085b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 0302 	and.w	r3, r3, #2
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00a      	beq.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80085c4:	4b97      	ldr	r3, [pc, #604]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085ca:	f023 020c 	bic.w	r2, r3, #12
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	4994      	ldr	r1, [pc, #592]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085d4:	4313      	orrs	r3, r2
 80085d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f003 0304 	and.w	r3, r3, #4
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d00a      	beq.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80085e6:	4b8f      	ldr	r3, [pc, #572]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	68db      	ldr	r3, [r3, #12]
 80085f4:	498b      	ldr	r1, [pc, #556]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80085f6:	4313      	orrs	r3, r2
 80085f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f003 0308 	and.w	r3, r3, #8
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00a      	beq.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008608:	4b86      	ldr	r3, [pc, #536]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800860a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800860e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	691b      	ldr	r3, [r3, #16]
 8008616:	4983      	ldr	r1, [pc, #524]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008618:	4313      	orrs	r3, r2
 800861a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0320 	and.w	r3, r3, #32
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800862a:	4b7e      	ldr	r3, [pc, #504]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800862c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008630:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	497a      	ldr	r1, [pc, #488]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800863a:	4313      	orrs	r3, r2
 800863c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008648:	2b00      	cmp	r3, #0
 800864a:	d00a      	beq.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800864c:	4b75      	ldr	r3, [pc, #468]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800864e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008652:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	699b      	ldr	r3, [r3, #24]
 800865a:	4972      	ldr	r1, [pc, #456]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800865c:	4313      	orrs	r3, r2
 800865e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800866a:	2b00      	cmp	r3, #0
 800866c:	d00a      	beq.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800866e:	4b6d      	ldr	r3, [pc, #436]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008674:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	69db      	ldr	r3, [r3, #28]
 800867c:	4969      	ldr	r1, [pc, #420]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800867e:	4313      	orrs	r3, r2
 8008680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800868c:	2b00      	cmp	r3, #0
 800868e:	d00a      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008690:	4b64      	ldr	r3, [pc, #400]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008696:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a1b      	ldr	r3, [r3, #32]
 800869e:	4961      	ldr	r1, [pc, #388]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086a0:	4313      	orrs	r3, r2
 80086a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d00a      	beq.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80086b2:	4b5c      	ldr	r3, [pc, #368]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c0:	4958      	ldr	r1, [pc, #352]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086c2:	4313      	orrs	r3, r2
 80086c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d015      	beq.n	8008700 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80086d4:	4b53      	ldr	r3, [pc, #332]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086e2:	4950      	ldr	r1, [pc, #320]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086e4:	4313      	orrs	r3, r2
 80086e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086f2:	d105      	bne.n	8008700 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086f4:	4b4b      	ldr	r3, [pc, #300]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	4a4a      	ldr	r2, [pc, #296]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80086fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80086fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008708:	2b00      	cmp	r3, #0
 800870a:	d015      	beq.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800870c:	4b45      	ldr	r3, [pc, #276]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800870e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008712:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800871a:	4942      	ldr	r1, [pc, #264]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800871c:	4313      	orrs	r3, r2
 800871e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008726:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800872a:	d105      	bne.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800872c:	4b3d      	ldr	r3, [pc, #244]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	4a3c      	ldr	r2, [pc, #240]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008732:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008736:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008740:	2b00      	cmp	r3, #0
 8008742:	d015      	beq.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008744:	4b37      	ldr	r3, [pc, #220]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800874a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008752:	4934      	ldr	r1, [pc, #208]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008754:	4313      	orrs	r3, r2
 8008756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800875e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008762:	d105      	bne.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008764:	4b2f      	ldr	r3, [pc, #188]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008766:	68db      	ldr	r3, [r3, #12]
 8008768:	4a2e      	ldr	r2, [pc, #184]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800876a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800876e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008778:	2b00      	cmp	r3, #0
 800877a:	d015      	beq.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800877c:	4b29      	ldr	r3, [pc, #164]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800877e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008782:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800878a:	4926      	ldr	r1, [pc, #152]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800878c:	4313      	orrs	r3, r2
 800878e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008796:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800879a:	d105      	bne.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800879c:	4b21      	ldr	r3, [pc, #132]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	4a20      	ldr	r2, [pc, #128]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087a6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d015      	beq.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80087b4:	4b1b      	ldr	r3, [pc, #108]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087c2:	4918      	ldr	r1, [pc, #96]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087c4:	4313      	orrs	r3, r2
 80087c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80087d2:	d105      	bne.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087d4:	4b13      	ldr	r3, [pc, #76]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087d6:	68db      	ldr	r3, [r3, #12]
 80087d8:	4a12      	ldr	r2, [pc, #72]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087de:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d015      	beq.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80087ec:	4b0d      	ldr	r3, [pc, #52]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087fa:	490a      	ldr	r1, [pc, #40]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80087fc:	4313      	orrs	r3, r2
 80087fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800880a:	d105      	bne.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800880c:	4b05      	ldr	r3, [pc, #20]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800880e:	68db      	ldr	r3, [r3, #12]
 8008810:	4a04      	ldr	r2, [pc, #16]	; (8008824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008812:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008816:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008818:	7cbb      	ldrb	r3, [r7, #18]
}
 800881a:	4618      	mov	r0, r3
 800881c:	3718      	adds	r7, #24
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop
 8008824:	40021000 	.word	0x40021000

08008828 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d101      	bne.n	800883a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	e09d      	b.n	8008976 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800883e:	2b00      	cmp	r3, #0
 8008840:	d108      	bne.n	8008854 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800884a:	d009      	beq.n	8008860 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	61da      	str	r2, [r3, #28]
 8008852:	e005      	b.n	8008860 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800886c:	b2db      	uxtb	r3, r3
 800886e:	2b00      	cmp	r3, #0
 8008870:	d106      	bne.n	8008880 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f7fa faee 	bl	8002e5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2202      	movs	r2, #2
 8008884:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008896:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80088a0:	d902      	bls.n	80088a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80088a2:	2300      	movs	r3, #0
 80088a4:	60fb      	str	r3, [r7, #12]
 80088a6:	e002      	b.n	80088ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80088a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80088ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80088b6:	d007      	beq.n	80088c8 <HAL_SPI_Init+0xa0>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	68db      	ldr	r3, [r3, #12]
 80088bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80088c0:	d002      	beq.n	80088c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80088d8:	431a      	orrs	r2, r3
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	691b      	ldr	r3, [r3, #16]
 80088de:	f003 0302 	and.w	r3, r3, #2
 80088e2:	431a      	orrs	r2, r3
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	695b      	ldr	r3, [r3, #20]
 80088e8:	f003 0301 	and.w	r3, r3, #1
 80088ec:	431a      	orrs	r2, r3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	699b      	ldr	r3, [r3, #24]
 80088f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80088f6:	431a      	orrs	r2, r3
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	69db      	ldr	r3, [r3, #28]
 80088fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008900:	431a      	orrs	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6a1b      	ldr	r3, [r3, #32]
 8008906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800890a:	ea42 0103 	orr.w	r1, r2, r3
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008912:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	430a      	orrs	r2, r1
 800891c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	699b      	ldr	r3, [r3, #24]
 8008922:	0c1b      	lsrs	r3, r3, #16
 8008924:	f003 0204 	and.w	r2, r3, #4
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800892c:	f003 0310 	and.w	r3, r3, #16
 8008930:	431a      	orrs	r2, r3
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008936:	f003 0308 	and.w	r3, r3, #8
 800893a:	431a      	orrs	r2, r3
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008944:	ea42 0103 	orr.w	r1, r2, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	430a      	orrs	r2, r1
 8008954:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	69da      	ldr	r2, [r3, #28]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008964:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008974:	2300      	movs	r3, #0
}
 8008976:	4618      	mov	r0, r3
 8008978:	3710      	adds	r7, #16
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
	...

08008980 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b088      	sub	sp, #32
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d10e      	bne.n	80089c0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d009      	beq.n	80089c0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80089ac:	69fb      	ldr	r3, [r7, #28]
 80089ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d004      	beq.n	80089c0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	4798      	blx	r3
    return;
 80089be:	e0ce      	b.n	8008b5e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80089c0:	69bb      	ldr	r3, [r7, #24]
 80089c2:	f003 0302 	and.w	r3, r3, #2
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d009      	beq.n	80089de <HAL_SPI_IRQHandler+0x5e>
 80089ca:	69fb      	ldr	r3, [r7, #28]
 80089cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d004      	beq.n	80089de <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	4798      	blx	r3
    return;
 80089dc:	e0bf      	b.n	8008b5e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	f003 0320 	and.w	r3, r3, #32
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d10a      	bne.n	80089fe <HAL_SPI_IRQHandler+0x7e>
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d105      	bne.n	80089fe <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80089f2:	69bb      	ldr	r3, [r7, #24]
 80089f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 80b0 	beq.w	8008b5e <HAL_SPI_IRQHandler+0x1de>
 80089fe:	69fb      	ldr	r3, [r7, #28]
 8008a00:	f003 0320 	and.w	r3, r3, #32
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f000 80aa 	beq.w	8008b5e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008a0a:	69bb      	ldr	r3, [r7, #24]
 8008a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d023      	beq.n	8008a5c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	2b03      	cmp	r3, #3
 8008a1e:	d011      	beq.n	8008a44 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a24:	f043 0204 	orr.w	r2, r3, #4
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	617b      	str	r3, [r7, #20]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	68db      	ldr	r3, [r3, #12]
 8008a36:	617b      	str	r3, [r7, #20]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	617b      	str	r3, [r7, #20]
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	e00b      	b.n	8008a5c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a44:	2300      	movs	r3, #0
 8008a46:	613b      	str	r3, [r7, #16]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	68db      	ldr	r3, [r3, #12]
 8008a4e:	613b      	str	r3, [r7, #16]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	613b      	str	r3, [r7, #16]
 8008a58:	693b      	ldr	r3, [r7, #16]
        return;
 8008a5a:	e080      	b.n	8008b5e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	f003 0320 	and.w	r3, r3, #32
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d014      	beq.n	8008a90 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a6a:	f043 0201 	orr.w	r2, r3, #1
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008a72:	2300      	movs	r3, #0
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	60fb      	str	r3, [r7, #12]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a8c:	601a      	str	r2, [r3, #0]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00c      	beq.n	8008ab4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a9e:	f043 0208 	orr.w	r2, r3, #8
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	60bb      	str	r3, [r7, #8]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	60bb      	str	r3, [r7, #8]
 8008ab2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d04f      	beq.n	8008b5c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	685a      	ldr	r2, [r3, #4]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008aca:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	f003 0302 	and.w	r3, r3, #2
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d104      	bne.n	8008ae8 <HAL_SPI_IRQHandler+0x168>
 8008ade:	69fb      	ldr	r3, [r7, #28]
 8008ae0:	f003 0301 	and.w	r3, r3, #1
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d034      	beq.n	8008b52 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	685a      	ldr	r2, [r3, #4]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f022 0203 	bic.w	r2, r2, #3
 8008af6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d011      	beq.n	8008b24 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b04:	4a17      	ldr	r2, [pc, #92]	; (8008b64 <HAL_SPI_IRQHandler+0x1e4>)
 8008b06:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f7fd fc7b 	bl	8006408 <HAL_DMA_Abort_IT>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d005      	beq.n	8008b24 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b1c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d016      	beq.n	8008b5a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b30:	4a0c      	ldr	r2, [pc, #48]	; (8008b64 <HAL_SPI_IRQHandler+0x1e4>)
 8008b32:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7fd fc65 	bl	8006408 <HAL_DMA_Abort_IT>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00a      	beq.n	8008b5a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b48:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8008b50:	e003      	b.n	8008b5a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 f808 	bl	8008b68 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008b58:	e000      	b.n	8008b5c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8008b5a:	bf00      	nop
    return;
 8008b5c:	bf00      	nop
  }
}
 8008b5e:	3720      	adds	r7, #32
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	08008b7d 	.word	0x08008b7d

08008b68 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b88:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2200      	movs	r2, #0
 8008b96:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008b98:	68f8      	ldr	r0, [r7, #12]
 8008b9a:	f7ff ffe5 	bl	8008b68 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008b9e:	bf00      	nop
 8008ba0:	3710      	adds	r7, #16
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}

08008ba6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008ba6:	b580      	push	{r7, lr}
 8008ba8:	b082      	sub	sp, #8
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d101      	bne.n	8008bb8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	e049      	b.n	8008c4c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d106      	bne.n	8008bd2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f7fa fcb3 	bl	8003538 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2202      	movs	r2, #2
 8008bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	3304      	adds	r3, #4
 8008be2:	4619      	mov	r1, r3
 8008be4:	4610      	mov	r0, r2
 8008be6:	f000 fe7f 	bl	80098e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2201      	movs	r2, #1
 8008bee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2201      	movs	r2, #1
 8008c06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2201      	movs	r2, #1
 8008c16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2201      	movs	r2, #1
 8008c26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2201      	movs	r2, #1
 8008c36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2201      	movs	r2, #1
 8008c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3708      	adds	r7, #8
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	6a1a      	ldr	r2, [r3, #32]
 8008c62:	f241 1311 	movw	r3, #4369	; 0x1111
 8008c66:	4013      	ands	r3, r2
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d10f      	bne.n	8008c8c <HAL_TIM_Base_Stop+0x38>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	6a1a      	ldr	r2, [r3, #32]
 8008c72:	f244 4344 	movw	r3, #17476	; 0x4444
 8008c76:	4013      	ands	r3, r2
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d107      	bne.n	8008c8c <HAL_TIM_Base_Stop+0x38>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	681a      	ldr	r2, [r3, #0]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f022 0201 	bic.w	r2, r2, #1
 8008c8a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2201      	movs	r2, #1
 8008c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	370c      	adds	r7, #12
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
	...

08008ca4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b085      	sub	sp, #20
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d001      	beq.n	8008cbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e04a      	b.n	8008d52 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2202      	movs	r2, #2
 8008cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68da      	ldr	r2, [r3, #12]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f042 0201 	orr.w	r2, r2, #1
 8008cd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a21      	ldr	r2, [pc, #132]	; (8008d60 <HAL_TIM_Base_Start_IT+0xbc>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d018      	beq.n	8008d10 <HAL_TIM_Base_Start_IT+0x6c>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ce6:	d013      	beq.n	8008d10 <HAL_TIM_Base_Start_IT+0x6c>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a1d      	ldr	r2, [pc, #116]	; (8008d64 <HAL_TIM_Base_Start_IT+0xc0>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d00e      	beq.n	8008d10 <HAL_TIM_Base_Start_IT+0x6c>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a1c      	ldr	r2, [pc, #112]	; (8008d68 <HAL_TIM_Base_Start_IT+0xc4>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d009      	beq.n	8008d10 <HAL_TIM_Base_Start_IT+0x6c>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a1a      	ldr	r2, [pc, #104]	; (8008d6c <HAL_TIM_Base_Start_IT+0xc8>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d004      	beq.n	8008d10 <HAL_TIM_Base_Start_IT+0x6c>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a19      	ldr	r2, [pc, #100]	; (8008d70 <HAL_TIM_Base_Start_IT+0xcc>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d115      	bne.n	8008d3c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	689a      	ldr	r2, [r3, #8]
 8008d16:	4b17      	ldr	r3, [pc, #92]	; (8008d74 <HAL_TIM_Base_Start_IT+0xd0>)
 8008d18:	4013      	ands	r3, r2
 8008d1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2b06      	cmp	r3, #6
 8008d20:	d015      	beq.n	8008d4e <HAL_TIM_Base_Start_IT+0xaa>
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d28:	d011      	beq.n	8008d4e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f042 0201 	orr.w	r2, r2, #1
 8008d38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d3a:	e008      	b.n	8008d4e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681a      	ldr	r2, [r3, #0]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f042 0201 	orr.w	r2, r2, #1
 8008d4a:	601a      	str	r2, [r3, #0]
 8008d4c:	e000      	b.n	8008d50 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3714      	adds	r7, #20
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop
 8008d60:	40012c00 	.word	0x40012c00
 8008d64:	40000400 	.word	0x40000400
 8008d68:	40000800 	.word	0x40000800
 8008d6c:	40013400 	.word	0x40013400
 8008d70:	40014000 	.word	0x40014000
 8008d74:	00010007 	.word	0x00010007

08008d78 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d101      	bne.n	8008d8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	e049      	b.n	8008e1e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d106      	bne.n	8008da4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 f841 	bl	8008e26 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2202      	movs	r2, #2
 8008da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	3304      	adds	r3, #4
 8008db4:	4619      	mov	r1, r3
 8008db6:	4610      	mov	r0, r2
 8008db8:	f000 fd96 	bl	80098e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}

08008e26 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008e26:	b480      	push	{r7}
 8008e28:	b083      	sub	sp, #12
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008e2e:	bf00      	nop
 8008e30:	370c      	adds	r7, #12
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
	...

08008e3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d109      	bne.n	8008e60 <HAL_TIM_PWM_Start+0x24>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	bf14      	ite	ne
 8008e58:	2301      	movne	r3, #1
 8008e5a:	2300      	moveq	r3, #0
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	e03c      	b.n	8008eda <HAL_TIM_PWM_Start+0x9e>
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	2b04      	cmp	r3, #4
 8008e64:	d109      	bne.n	8008e7a <HAL_TIM_PWM_Start+0x3e>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	bf14      	ite	ne
 8008e72:	2301      	movne	r3, #1
 8008e74:	2300      	moveq	r3, #0
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	e02f      	b.n	8008eda <HAL_TIM_PWM_Start+0x9e>
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	2b08      	cmp	r3, #8
 8008e7e:	d109      	bne.n	8008e94 <HAL_TIM_PWM_Start+0x58>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	bf14      	ite	ne
 8008e8c:	2301      	movne	r3, #1
 8008e8e:	2300      	moveq	r3, #0
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	e022      	b.n	8008eda <HAL_TIM_PWM_Start+0x9e>
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	2b0c      	cmp	r3, #12
 8008e98:	d109      	bne.n	8008eae <HAL_TIM_PWM_Start+0x72>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	bf14      	ite	ne
 8008ea6:	2301      	movne	r3, #1
 8008ea8:	2300      	moveq	r3, #0
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	e015      	b.n	8008eda <HAL_TIM_PWM_Start+0x9e>
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	2b10      	cmp	r3, #16
 8008eb2:	d109      	bne.n	8008ec8 <HAL_TIM_PWM_Start+0x8c>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	bf14      	ite	ne
 8008ec0:	2301      	movne	r3, #1
 8008ec2:	2300      	moveq	r3, #0
 8008ec4:	b2db      	uxtb	r3, r3
 8008ec6:	e008      	b.n	8008eda <HAL_TIM_PWM_Start+0x9e>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008ece:	b2db      	uxtb	r3, r3
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	bf14      	ite	ne
 8008ed4:	2301      	movne	r3, #1
 8008ed6:	2300      	moveq	r3, #0
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d001      	beq.n	8008ee2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e097      	b.n	8009012 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d104      	bne.n	8008ef2 <HAL_TIM_PWM_Start+0xb6>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2202      	movs	r2, #2
 8008eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ef0:	e023      	b.n	8008f3a <HAL_TIM_PWM_Start+0xfe>
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	2b04      	cmp	r3, #4
 8008ef6:	d104      	bne.n	8008f02 <HAL_TIM_PWM_Start+0xc6>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2202      	movs	r2, #2
 8008efc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f00:	e01b      	b.n	8008f3a <HAL_TIM_PWM_Start+0xfe>
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b08      	cmp	r3, #8
 8008f06:	d104      	bne.n	8008f12 <HAL_TIM_PWM_Start+0xd6>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f10:	e013      	b.n	8008f3a <HAL_TIM_PWM_Start+0xfe>
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	2b0c      	cmp	r3, #12
 8008f16:	d104      	bne.n	8008f22 <HAL_TIM_PWM_Start+0xe6>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008f20:	e00b      	b.n	8008f3a <HAL_TIM_PWM_Start+0xfe>
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	2b10      	cmp	r3, #16
 8008f26:	d104      	bne.n	8008f32 <HAL_TIM_PWM_Start+0xf6>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f30:	e003      	b.n	8008f3a <HAL_TIM_PWM_Start+0xfe>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2202      	movs	r2, #2
 8008f36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2201      	movs	r2, #1
 8008f40:	6839      	ldr	r1, [r7, #0]
 8008f42:	4618      	mov	r0, r3
 8008f44:	f001 f8f2 	bl	800a12c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a33      	ldr	r2, [pc, #204]	; (800901c <HAL_TIM_PWM_Start+0x1e0>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d013      	beq.n	8008f7a <HAL_TIM_PWM_Start+0x13e>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a32      	ldr	r2, [pc, #200]	; (8009020 <HAL_TIM_PWM_Start+0x1e4>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d00e      	beq.n	8008f7a <HAL_TIM_PWM_Start+0x13e>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a30      	ldr	r2, [pc, #192]	; (8009024 <HAL_TIM_PWM_Start+0x1e8>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d009      	beq.n	8008f7a <HAL_TIM_PWM_Start+0x13e>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a2f      	ldr	r2, [pc, #188]	; (8009028 <HAL_TIM_PWM_Start+0x1ec>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d004      	beq.n	8008f7a <HAL_TIM_PWM_Start+0x13e>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a2d      	ldr	r2, [pc, #180]	; (800902c <HAL_TIM_PWM_Start+0x1f0>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d101      	bne.n	8008f7e <HAL_TIM_PWM_Start+0x142>
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e000      	b.n	8008f80 <HAL_TIM_PWM_Start+0x144>
 8008f7e:	2300      	movs	r3, #0
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d007      	beq.n	8008f94 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f92:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a20      	ldr	r2, [pc, #128]	; (800901c <HAL_TIM_PWM_Start+0x1e0>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d018      	beq.n	8008fd0 <HAL_TIM_PWM_Start+0x194>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fa6:	d013      	beq.n	8008fd0 <HAL_TIM_PWM_Start+0x194>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a20      	ldr	r2, [pc, #128]	; (8009030 <HAL_TIM_PWM_Start+0x1f4>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d00e      	beq.n	8008fd0 <HAL_TIM_PWM_Start+0x194>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a1f      	ldr	r2, [pc, #124]	; (8009034 <HAL_TIM_PWM_Start+0x1f8>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d009      	beq.n	8008fd0 <HAL_TIM_PWM_Start+0x194>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a17      	ldr	r2, [pc, #92]	; (8009020 <HAL_TIM_PWM_Start+0x1e4>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d004      	beq.n	8008fd0 <HAL_TIM_PWM_Start+0x194>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a16      	ldr	r2, [pc, #88]	; (8009024 <HAL_TIM_PWM_Start+0x1e8>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d115      	bne.n	8008ffc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	689a      	ldr	r2, [r3, #8]
 8008fd6:	4b18      	ldr	r3, [pc, #96]	; (8009038 <HAL_TIM_PWM_Start+0x1fc>)
 8008fd8:	4013      	ands	r3, r2
 8008fda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2b06      	cmp	r3, #6
 8008fe0:	d015      	beq.n	800900e <HAL_TIM_PWM_Start+0x1d2>
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fe8:	d011      	beq.n	800900e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f042 0201 	orr.w	r2, r2, #1
 8008ff8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ffa:	e008      	b.n	800900e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f042 0201 	orr.w	r2, r2, #1
 800900a:	601a      	str	r2, [r3, #0]
 800900c:	e000      	b.n	8009010 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800900e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009010:	2300      	movs	r3, #0
}
 8009012:	4618      	mov	r0, r3
 8009014:	3710      	adds	r7, #16
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop
 800901c:	40012c00 	.word	0x40012c00
 8009020:	40013400 	.word	0x40013400
 8009024:	40014000 	.word	0x40014000
 8009028:	40014400 	.word	0x40014400
 800902c:	40014800 	.word	0x40014800
 8009030:	40000400 	.word	0x40000400
 8009034:	40000800 	.word	0x40000800
 8009038:	00010007 	.word	0x00010007

0800903c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b082      	sub	sp, #8
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2200      	movs	r2, #0
 800904c:	6839      	ldr	r1, [r7, #0]
 800904e:	4618      	mov	r0, r3
 8009050:	f001 f86c 	bl	800a12c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a3e      	ldr	r2, [pc, #248]	; (8009154 <HAL_TIM_PWM_Stop+0x118>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d013      	beq.n	8009086 <HAL_TIM_PWM_Stop+0x4a>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a3d      	ldr	r2, [pc, #244]	; (8009158 <HAL_TIM_PWM_Stop+0x11c>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d00e      	beq.n	8009086 <HAL_TIM_PWM_Stop+0x4a>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a3b      	ldr	r2, [pc, #236]	; (800915c <HAL_TIM_PWM_Stop+0x120>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d009      	beq.n	8009086 <HAL_TIM_PWM_Stop+0x4a>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a3a      	ldr	r2, [pc, #232]	; (8009160 <HAL_TIM_PWM_Stop+0x124>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d004      	beq.n	8009086 <HAL_TIM_PWM_Stop+0x4a>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	4a38      	ldr	r2, [pc, #224]	; (8009164 <HAL_TIM_PWM_Stop+0x128>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d101      	bne.n	800908a <HAL_TIM_PWM_Stop+0x4e>
 8009086:	2301      	movs	r3, #1
 8009088:	e000      	b.n	800908c <HAL_TIM_PWM_Stop+0x50>
 800908a:	2300      	movs	r3, #0
 800908c:	2b00      	cmp	r3, #0
 800908e:	d017      	beq.n	80090c0 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	6a1a      	ldr	r2, [r3, #32]
 8009096:	f241 1311 	movw	r3, #4369	; 0x1111
 800909a:	4013      	ands	r3, r2
 800909c:	2b00      	cmp	r3, #0
 800909e:	d10f      	bne.n	80090c0 <HAL_TIM_PWM_Stop+0x84>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	6a1a      	ldr	r2, [r3, #32]
 80090a6:	f244 4344 	movw	r3, #17476	; 0x4444
 80090aa:	4013      	ands	r3, r2
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d107      	bne.n	80090c0 <HAL_TIM_PWM_Stop+0x84>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80090be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	6a1a      	ldr	r2, [r3, #32]
 80090c6:	f241 1311 	movw	r3, #4369	; 0x1111
 80090ca:	4013      	ands	r3, r2
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10f      	bne.n	80090f0 <HAL_TIM_PWM_Stop+0xb4>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	6a1a      	ldr	r2, [r3, #32]
 80090d6:	f244 4344 	movw	r3, #17476	; 0x4444
 80090da:	4013      	ands	r3, r2
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d107      	bne.n	80090f0 <HAL_TIM_PWM_Stop+0xb4>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f022 0201 	bic.w	r2, r2, #1
 80090ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d104      	bne.n	8009100 <HAL_TIM_PWM_Stop+0xc4>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2201      	movs	r2, #1
 80090fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80090fe:	e023      	b.n	8009148 <HAL_TIM_PWM_Stop+0x10c>
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	2b04      	cmp	r3, #4
 8009104:	d104      	bne.n	8009110 <HAL_TIM_PWM_Stop+0xd4>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2201      	movs	r2, #1
 800910a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800910e:	e01b      	b.n	8009148 <HAL_TIM_PWM_Stop+0x10c>
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	2b08      	cmp	r3, #8
 8009114:	d104      	bne.n	8009120 <HAL_TIM_PWM_Stop+0xe4>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2201      	movs	r2, #1
 800911a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800911e:	e013      	b.n	8009148 <HAL_TIM_PWM_Stop+0x10c>
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	2b0c      	cmp	r3, #12
 8009124:	d104      	bne.n	8009130 <HAL_TIM_PWM_Stop+0xf4>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2201      	movs	r2, #1
 800912a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800912e:	e00b      	b.n	8009148 <HAL_TIM_PWM_Stop+0x10c>
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	2b10      	cmp	r3, #16
 8009134:	d104      	bne.n	8009140 <HAL_TIM_PWM_Stop+0x104>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2201      	movs	r2, #1
 800913a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800913e:	e003      	b.n	8009148 <HAL_TIM_PWM_Stop+0x10c>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2201      	movs	r2, #1
 8009144:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8009148:	2300      	movs	r3, #0
}
 800914a:	4618      	mov	r0, r3
 800914c:	3708      	adds	r7, #8
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	40012c00 	.word	0x40012c00
 8009158:	40013400 	.word	0x40013400
 800915c:	40014000 	.word	0x40014000
 8009160:	40014400 	.word	0x40014400
 8009164:	40014800 	.word	0x40014800

08009168 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	691b      	ldr	r3, [r3, #16]
 8009176:	f003 0302 	and.w	r3, r3, #2
 800917a:	2b02      	cmp	r3, #2
 800917c:	d122      	bne.n	80091c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	f003 0302 	and.w	r3, r3, #2
 8009188:	2b02      	cmp	r3, #2
 800918a:	d11b      	bne.n	80091c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f06f 0202 	mvn.w	r2, #2
 8009194:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2201      	movs	r2, #1
 800919a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	699b      	ldr	r3, [r3, #24]
 80091a2:	f003 0303 	and.w	r3, r3, #3
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d003      	beq.n	80091b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 fb7e 	bl	80098ac <HAL_TIM_IC_CaptureCallback>
 80091b0:	e005      	b.n	80091be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 fb70 	bl	8009898 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f000 fb81 	bl	80098c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	691b      	ldr	r3, [r3, #16]
 80091ca:	f003 0304 	and.w	r3, r3, #4
 80091ce:	2b04      	cmp	r3, #4
 80091d0:	d122      	bne.n	8009218 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	f003 0304 	and.w	r3, r3, #4
 80091dc:	2b04      	cmp	r3, #4
 80091de:	d11b      	bne.n	8009218 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f06f 0204 	mvn.w	r2, #4
 80091e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2202      	movs	r2, #2
 80091ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d003      	beq.n	8009206 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fb54 	bl	80098ac <HAL_TIM_IC_CaptureCallback>
 8009204:	e005      	b.n	8009212 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 fb46 	bl	8009898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f000 fb57 	bl	80098c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	691b      	ldr	r3, [r3, #16]
 800921e:	f003 0308 	and.w	r3, r3, #8
 8009222:	2b08      	cmp	r3, #8
 8009224:	d122      	bne.n	800926c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	f003 0308 	and.w	r3, r3, #8
 8009230:	2b08      	cmp	r3, #8
 8009232:	d11b      	bne.n	800926c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f06f 0208 	mvn.w	r2, #8
 800923c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2204      	movs	r2, #4
 8009242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	69db      	ldr	r3, [r3, #28]
 800924a:	f003 0303 	and.w	r3, r3, #3
 800924e:	2b00      	cmp	r3, #0
 8009250:	d003      	beq.n	800925a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f000 fb2a 	bl	80098ac <HAL_TIM_IC_CaptureCallback>
 8009258:	e005      	b.n	8009266 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 fb1c 	bl	8009898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f000 fb2d 	bl	80098c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2200      	movs	r2, #0
 800926a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	691b      	ldr	r3, [r3, #16]
 8009272:	f003 0310 	and.w	r3, r3, #16
 8009276:	2b10      	cmp	r3, #16
 8009278:	d122      	bne.n	80092c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68db      	ldr	r3, [r3, #12]
 8009280:	f003 0310 	and.w	r3, r3, #16
 8009284:	2b10      	cmp	r3, #16
 8009286:	d11b      	bne.n	80092c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f06f 0210 	mvn.w	r2, #16
 8009290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2208      	movs	r2, #8
 8009296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	69db      	ldr	r3, [r3, #28]
 800929e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d003      	beq.n	80092ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f000 fb00 	bl	80098ac <HAL_TIM_IC_CaptureCallback>
 80092ac:	e005      	b.n	80092ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 faf2 	bl	8009898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 fb03 	bl	80098c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2200      	movs	r2, #0
 80092be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	691b      	ldr	r3, [r3, #16]
 80092c6:	f003 0301 	and.w	r3, r3, #1
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d10e      	bne.n	80092ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	68db      	ldr	r3, [r3, #12]
 80092d4:	f003 0301 	and.w	r3, r3, #1
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d107      	bne.n	80092ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f06f 0201 	mvn.w	r2, #1
 80092e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 facc 	bl	8009884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092f6:	2b80      	cmp	r3, #128	; 0x80
 80092f8:	d10e      	bne.n	8009318 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009304:	2b80      	cmp	r3, #128	; 0x80
 8009306:	d107      	bne.n	8009318 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f001 f96e 	bl	800a5f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	691b      	ldr	r3, [r3, #16]
 800931e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009322:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009326:	d10e      	bne.n	8009346 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68db      	ldr	r3, [r3, #12]
 800932e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009332:	2b80      	cmp	r3, #128	; 0x80
 8009334:	d107      	bne.n	8009346 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800933e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f001 f961 	bl	800a608 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	691b      	ldr	r3, [r3, #16]
 800934c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009350:	2b40      	cmp	r3, #64	; 0x40
 8009352:	d10e      	bne.n	8009372 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	68db      	ldr	r3, [r3, #12]
 800935a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800935e:	2b40      	cmp	r3, #64	; 0x40
 8009360:	d107      	bne.n	8009372 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800936a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f000 fab1 	bl	80098d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	691b      	ldr	r3, [r3, #16]
 8009378:	f003 0320 	and.w	r3, r3, #32
 800937c:	2b20      	cmp	r3, #32
 800937e:	d10e      	bne.n	800939e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	f003 0320 	and.w	r3, r3, #32
 800938a:	2b20      	cmp	r3, #32
 800938c:	d107      	bne.n	800939e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f06f 0220 	mvn.w	r2, #32
 8009396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f001 f921 	bl	800a5e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	691b      	ldr	r3, [r3, #16]
 80093a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80093a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80093ac:	d10f      	bne.n	80093ce <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80093b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80093bc:	d107      	bne.n	80093ce <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80093c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f001 f927 	bl	800a61c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	691b      	ldr	r3, [r3, #16]
 80093d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80093d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80093dc:	d10f      	bne.n	80093fe <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	68db      	ldr	r3, [r3, #12]
 80093e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80093e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80093ec:	d107      	bne.n	80093fe <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80093f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f001 f919 	bl	800a630 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	691b      	ldr	r3, [r3, #16]
 8009404:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009408:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800940c:	d10f      	bne.n	800942e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	68db      	ldr	r3, [r3, #12]
 8009414:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009418:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800941c:	d107      	bne.n	800942e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8009426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f001 f90b 	bl	800a644 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	691b      	ldr	r3, [r3, #16]
 8009434:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009438:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800943c:	d10f      	bne.n	800945e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009448:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800944c:	d107      	bne.n	800945e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8009456:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f001 f8fd 	bl	800a658 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800945e:	bf00      	nop
 8009460:	3708      	adds	r7, #8
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
	...

08009468 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b086      	sub	sp, #24
 800946c:	af00      	add	r7, sp, #0
 800946e:	60f8      	str	r0, [r7, #12]
 8009470:	60b9      	str	r1, [r7, #8]
 8009472:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009474:	2300      	movs	r3, #0
 8009476:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800947e:	2b01      	cmp	r3, #1
 8009480:	d101      	bne.n	8009486 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009482:	2302      	movs	r3, #2
 8009484:	e0ff      	b.n	8009686 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	2201      	movs	r2, #1
 800948a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2b14      	cmp	r3, #20
 8009492:	f200 80f0 	bhi.w	8009676 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009496:	a201      	add	r2, pc, #4	; (adr r2, 800949c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800949c:	080094f1 	.word	0x080094f1
 80094a0:	08009677 	.word	0x08009677
 80094a4:	08009677 	.word	0x08009677
 80094a8:	08009677 	.word	0x08009677
 80094ac:	08009531 	.word	0x08009531
 80094b0:	08009677 	.word	0x08009677
 80094b4:	08009677 	.word	0x08009677
 80094b8:	08009677 	.word	0x08009677
 80094bc:	08009573 	.word	0x08009573
 80094c0:	08009677 	.word	0x08009677
 80094c4:	08009677 	.word	0x08009677
 80094c8:	08009677 	.word	0x08009677
 80094cc:	080095b3 	.word	0x080095b3
 80094d0:	08009677 	.word	0x08009677
 80094d4:	08009677 	.word	0x08009677
 80094d8:	08009677 	.word	0x08009677
 80094dc:	080095f5 	.word	0x080095f5
 80094e0:	08009677 	.word	0x08009677
 80094e4:	08009677 	.word	0x08009677
 80094e8:	08009677 	.word	0x08009677
 80094ec:	08009635 	.word	0x08009635
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	68b9      	ldr	r1, [r7, #8]
 80094f6:	4618      	mov	r0, r3
 80094f8:	f000 fa86 	bl	8009a08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	699a      	ldr	r2, [r3, #24]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f042 0208 	orr.w	r2, r2, #8
 800950a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	699a      	ldr	r2, [r3, #24]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f022 0204 	bic.w	r2, r2, #4
 800951a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	6999      	ldr	r1, [r3, #24]
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	691a      	ldr	r2, [r3, #16]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	430a      	orrs	r2, r1
 800952c:	619a      	str	r2, [r3, #24]
      break;
 800952e:	e0a5      	b.n	800967c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	68b9      	ldr	r1, [r7, #8]
 8009536:	4618      	mov	r0, r3
 8009538:	f000 faf6 	bl	8009b28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	699a      	ldr	r2, [r3, #24]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800954a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	699a      	ldr	r2, [r3, #24]
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800955a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	6999      	ldr	r1, [r3, #24]
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	021a      	lsls	r2, r3, #8
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	430a      	orrs	r2, r1
 800956e:	619a      	str	r2, [r3, #24]
      break;
 8009570:	e084      	b.n	800967c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	68b9      	ldr	r1, [r7, #8]
 8009578:	4618      	mov	r0, r3
 800957a:	f000 fb5f 	bl	8009c3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	69da      	ldr	r2, [r3, #28]
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f042 0208 	orr.w	r2, r2, #8
 800958c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	69da      	ldr	r2, [r3, #28]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f022 0204 	bic.w	r2, r2, #4
 800959c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	69d9      	ldr	r1, [r3, #28]
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	691a      	ldr	r2, [r3, #16]
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	430a      	orrs	r2, r1
 80095ae:	61da      	str	r2, [r3, #28]
      break;
 80095b0:	e064      	b.n	800967c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	68b9      	ldr	r1, [r7, #8]
 80095b8:	4618      	mov	r0, r3
 80095ba:	f000 fbc7 	bl	8009d4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	69da      	ldr	r2, [r3, #28]
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	69da      	ldr	r2, [r3, #28]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	69d9      	ldr	r1, [r3, #28]
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	691b      	ldr	r3, [r3, #16]
 80095e8:	021a      	lsls	r2, r3, #8
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	430a      	orrs	r2, r1
 80095f0:	61da      	str	r2, [r3, #28]
      break;
 80095f2:	e043      	b.n	800967c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68b9      	ldr	r1, [r7, #8]
 80095fa:	4618      	mov	r0, r3
 80095fc:	f000 fc30 	bl	8009e60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f042 0208 	orr.w	r2, r2, #8
 800960e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f022 0204 	bic.w	r2, r2, #4
 800961e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	691a      	ldr	r2, [r3, #16]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	430a      	orrs	r2, r1
 8009630:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8009632:	e023      	b.n	800967c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	68b9      	ldr	r1, [r7, #8]
 800963a:	4618      	mov	r0, r3
 800963c:	f000 fc74 	bl	8009f28 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800964e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800965e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	021a      	lsls	r2, r3, #8
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	430a      	orrs	r2, r1
 8009672:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8009674:	e002      	b.n	800967c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	75fb      	strb	r3, [r7, #23]
      break;
 800967a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2200      	movs	r2, #0
 8009680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009684:	7dfb      	ldrb	r3, [r7, #23]
}
 8009686:	4618      	mov	r0, r3
 8009688:	3718      	adds	r7, #24
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}
 800968e:	bf00      	nop

08009690 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800969a:	2300      	movs	r3, #0
 800969c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d101      	bne.n	80096ac <HAL_TIM_ConfigClockSource+0x1c>
 80096a8:	2302      	movs	r3, #2
 80096aa:	e0de      	b.n	800986a <HAL_TIM_ConfigClockSource+0x1da>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2202      	movs	r2, #2
 80096b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80096ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80096ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80096d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a63      	ldr	r2, [pc, #396]	; (8009874 <HAL_TIM_ConfigClockSource+0x1e4>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	f000 80a9 	beq.w	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 80096ec:	4a61      	ldr	r2, [pc, #388]	; (8009874 <HAL_TIM_ConfigClockSource+0x1e4>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	f200 80ae 	bhi.w	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 80096f4:	4a60      	ldr	r2, [pc, #384]	; (8009878 <HAL_TIM_ConfigClockSource+0x1e8>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	f000 80a1 	beq.w	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 80096fc:	4a5e      	ldr	r2, [pc, #376]	; (8009878 <HAL_TIM_ConfigClockSource+0x1e8>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	f200 80a6 	bhi.w	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009704:	4a5d      	ldr	r2, [pc, #372]	; (800987c <HAL_TIM_ConfigClockSource+0x1ec>)
 8009706:	4293      	cmp	r3, r2
 8009708:	f000 8099 	beq.w	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 800970c:	4a5b      	ldr	r2, [pc, #364]	; (800987c <HAL_TIM_ConfigClockSource+0x1ec>)
 800970e:	4293      	cmp	r3, r2
 8009710:	f200 809e 	bhi.w	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009714:	4a5a      	ldr	r2, [pc, #360]	; (8009880 <HAL_TIM_ConfigClockSource+0x1f0>)
 8009716:	4293      	cmp	r3, r2
 8009718:	f000 8091 	beq.w	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 800971c:	4a58      	ldr	r2, [pc, #352]	; (8009880 <HAL_TIM_ConfigClockSource+0x1f0>)
 800971e:	4293      	cmp	r3, r2
 8009720:	f200 8096 	bhi.w	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009724:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009728:	f000 8089 	beq.w	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 800972c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009730:	f200 808e 	bhi.w	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009734:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009738:	d03e      	beq.n	80097b8 <HAL_TIM_ConfigClockSource+0x128>
 800973a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800973e:	f200 8087 	bhi.w	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009742:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009746:	f000 8086 	beq.w	8009856 <HAL_TIM_ConfigClockSource+0x1c6>
 800974a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800974e:	d87f      	bhi.n	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009750:	2b70      	cmp	r3, #112	; 0x70
 8009752:	d01a      	beq.n	800978a <HAL_TIM_ConfigClockSource+0xfa>
 8009754:	2b70      	cmp	r3, #112	; 0x70
 8009756:	d87b      	bhi.n	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009758:	2b60      	cmp	r3, #96	; 0x60
 800975a:	d050      	beq.n	80097fe <HAL_TIM_ConfigClockSource+0x16e>
 800975c:	2b60      	cmp	r3, #96	; 0x60
 800975e:	d877      	bhi.n	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009760:	2b50      	cmp	r3, #80	; 0x50
 8009762:	d03c      	beq.n	80097de <HAL_TIM_ConfigClockSource+0x14e>
 8009764:	2b50      	cmp	r3, #80	; 0x50
 8009766:	d873      	bhi.n	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009768:	2b40      	cmp	r3, #64	; 0x40
 800976a:	d058      	beq.n	800981e <HAL_TIM_ConfigClockSource+0x18e>
 800976c:	2b40      	cmp	r3, #64	; 0x40
 800976e:	d86f      	bhi.n	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009770:	2b30      	cmp	r3, #48	; 0x30
 8009772:	d064      	beq.n	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 8009774:	2b30      	cmp	r3, #48	; 0x30
 8009776:	d86b      	bhi.n	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009778:	2b20      	cmp	r3, #32
 800977a:	d060      	beq.n	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 800977c:	2b20      	cmp	r3, #32
 800977e:	d867      	bhi.n	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
 8009780:	2b00      	cmp	r3, #0
 8009782:	d05c      	beq.n	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 8009784:	2b10      	cmp	r3, #16
 8009786:	d05a      	beq.n	800983e <HAL_TIM_ConfigClockSource+0x1ae>
 8009788:	e062      	b.n	8009850 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6818      	ldr	r0, [r3, #0]
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	6899      	ldr	r1, [r3, #8]
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	685a      	ldr	r2, [r3, #4]
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	f000 fca7 	bl	800a0ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	689b      	ldr	r3, [r3, #8]
 80097a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80097ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	68ba      	ldr	r2, [r7, #8]
 80097b4:	609a      	str	r2, [r3, #8]
      break;
 80097b6:	e04f      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6818      	ldr	r0, [r3, #0]
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	6899      	ldr	r1, [r3, #8]
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	685a      	ldr	r2, [r3, #4]
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	f000 fc90 	bl	800a0ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	689a      	ldr	r2, [r3, #8]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80097da:	609a      	str	r2, [r3, #8]
      break;
 80097dc:	e03c      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6818      	ldr	r0, [r3, #0]
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	6859      	ldr	r1, [r3, #4]
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	68db      	ldr	r3, [r3, #12]
 80097ea:	461a      	mov	r2, r3
 80097ec:	f000 fc02 	bl	8009ff4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2150      	movs	r1, #80	; 0x50
 80097f6:	4618      	mov	r0, r3
 80097f8:	f000 fc5b 	bl	800a0b2 <TIM_ITRx_SetConfig>
      break;
 80097fc:	e02c      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6818      	ldr	r0, [r3, #0]
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	6859      	ldr	r1, [r3, #4]
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	461a      	mov	r2, r3
 800980c:	f000 fc21 	bl	800a052 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	2160      	movs	r1, #96	; 0x60
 8009816:	4618      	mov	r0, r3
 8009818:	f000 fc4b 	bl	800a0b2 <TIM_ITRx_SetConfig>
      break;
 800981c:	e01c      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6818      	ldr	r0, [r3, #0]
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	6859      	ldr	r1, [r3, #4]
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	68db      	ldr	r3, [r3, #12]
 800982a:	461a      	mov	r2, r3
 800982c:	f000 fbe2 	bl	8009ff4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	2140      	movs	r1, #64	; 0x40
 8009836:	4618      	mov	r0, r3
 8009838:	f000 fc3b 	bl	800a0b2 <TIM_ITRx_SetConfig>
      break;
 800983c:	e00c      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4619      	mov	r1, r3
 8009848:	4610      	mov	r0, r2
 800984a:	f000 fc32 	bl	800a0b2 <TIM_ITRx_SetConfig>
      break;
 800984e:	e003      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8009850:	2301      	movs	r3, #1
 8009852:	73fb      	strb	r3, [r7, #15]
      break;
 8009854:	e000      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8009856:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009868:	7bfb      	ldrb	r3, [r7, #15]
}
 800986a:	4618      	mov	r0, r3
 800986c:	3710      	adds	r7, #16
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	00100070 	.word	0x00100070
 8009878:	00100040 	.word	0x00100040
 800987c:	00100030 	.word	0x00100030
 8009880:	00100020 	.word	0x00100020

08009884 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800988c:	bf00      	nop
 800988e:	370c      	adds	r7, #12
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80098a0:	bf00      	nop
 80098a2:	370c      	adds	r7, #12
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80098b4:	bf00      	nop
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098c8:	bf00      	nop
 80098ca:	370c      	adds	r7, #12
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b083      	sub	sp, #12
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098dc:	bf00      	nop
 80098de:	370c      	adds	r7, #12
 80098e0:	46bd      	mov	sp, r7
 80098e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e6:	4770      	bx	lr

080098e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b085      	sub	sp, #20
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	4a3c      	ldr	r2, [pc, #240]	; (80099ec <TIM_Base_SetConfig+0x104>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d00f      	beq.n	8009920 <TIM_Base_SetConfig+0x38>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009906:	d00b      	beq.n	8009920 <TIM_Base_SetConfig+0x38>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	4a39      	ldr	r2, [pc, #228]	; (80099f0 <TIM_Base_SetConfig+0x108>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d007      	beq.n	8009920 <TIM_Base_SetConfig+0x38>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	4a38      	ldr	r2, [pc, #224]	; (80099f4 <TIM_Base_SetConfig+0x10c>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d003      	beq.n	8009920 <TIM_Base_SetConfig+0x38>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	4a37      	ldr	r2, [pc, #220]	; (80099f8 <TIM_Base_SetConfig+0x110>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d108      	bne.n	8009932 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009926:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	68fa      	ldr	r2, [r7, #12]
 800992e:	4313      	orrs	r3, r2
 8009930:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a2d      	ldr	r2, [pc, #180]	; (80099ec <TIM_Base_SetConfig+0x104>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d01b      	beq.n	8009972 <TIM_Base_SetConfig+0x8a>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009940:	d017      	beq.n	8009972 <TIM_Base_SetConfig+0x8a>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a2a      	ldr	r2, [pc, #168]	; (80099f0 <TIM_Base_SetConfig+0x108>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d013      	beq.n	8009972 <TIM_Base_SetConfig+0x8a>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a29      	ldr	r2, [pc, #164]	; (80099f4 <TIM_Base_SetConfig+0x10c>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d00f      	beq.n	8009972 <TIM_Base_SetConfig+0x8a>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a28      	ldr	r2, [pc, #160]	; (80099f8 <TIM_Base_SetConfig+0x110>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d00b      	beq.n	8009972 <TIM_Base_SetConfig+0x8a>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a27      	ldr	r2, [pc, #156]	; (80099fc <TIM_Base_SetConfig+0x114>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d007      	beq.n	8009972 <TIM_Base_SetConfig+0x8a>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a26      	ldr	r2, [pc, #152]	; (8009a00 <TIM_Base_SetConfig+0x118>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d003      	beq.n	8009972 <TIM_Base_SetConfig+0x8a>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a25      	ldr	r2, [pc, #148]	; (8009a04 <TIM_Base_SetConfig+0x11c>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d108      	bne.n	8009984 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	68fa      	ldr	r2, [r7, #12]
 8009980:	4313      	orrs	r3, r2
 8009982:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	695b      	ldr	r3, [r3, #20]
 800998e:	4313      	orrs	r3, r2
 8009990:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	68fa      	ldr	r2, [r7, #12]
 8009996:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	689a      	ldr	r2, [r3, #8]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4a10      	ldr	r2, [pc, #64]	; (80099ec <TIM_Base_SetConfig+0x104>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d00f      	beq.n	80099d0 <TIM_Base_SetConfig+0xe8>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	4a11      	ldr	r2, [pc, #68]	; (80099f8 <TIM_Base_SetConfig+0x110>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d00b      	beq.n	80099d0 <TIM_Base_SetConfig+0xe8>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a10      	ldr	r2, [pc, #64]	; (80099fc <TIM_Base_SetConfig+0x114>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d007      	beq.n	80099d0 <TIM_Base_SetConfig+0xe8>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	4a0f      	ldr	r2, [pc, #60]	; (8009a00 <TIM_Base_SetConfig+0x118>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d003      	beq.n	80099d0 <TIM_Base_SetConfig+0xe8>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4a0e      	ldr	r2, [pc, #56]	; (8009a04 <TIM_Base_SetConfig+0x11c>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d103      	bne.n	80099d8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	691a      	ldr	r2, [r3, #16]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2201      	movs	r2, #1
 80099dc:	615a      	str	r2, [r3, #20]
}
 80099de:	bf00      	nop
 80099e0:	3714      	adds	r7, #20
 80099e2:	46bd      	mov	sp, r7
 80099e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e8:	4770      	bx	lr
 80099ea:	bf00      	nop
 80099ec:	40012c00 	.word	0x40012c00
 80099f0:	40000400 	.word	0x40000400
 80099f4:	40000800 	.word	0x40000800
 80099f8:	40013400 	.word	0x40013400
 80099fc:	40014000 	.word	0x40014000
 8009a00:	40014400 	.word	0x40014400
 8009a04:	40014800 	.word	0x40014800

08009a08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b087      	sub	sp, #28
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6a1b      	ldr	r3, [r3, #32]
 8009a16:	f023 0201 	bic.w	r2, r3, #1
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a1b      	ldr	r3, [r3, #32]
 8009a22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	699b      	ldr	r3, [r3, #24]
 8009a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f023 0303 	bic.w	r3, r3, #3
 8009a42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	68fa      	ldr	r2, [r7, #12]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	f023 0302 	bic.w	r3, r3, #2
 8009a54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	689b      	ldr	r3, [r3, #8]
 8009a5a:	697a      	ldr	r2, [r7, #20]
 8009a5c:	4313      	orrs	r3, r2
 8009a5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	4a2c      	ldr	r2, [pc, #176]	; (8009b14 <TIM_OC1_SetConfig+0x10c>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d00f      	beq.n	8009a88 <TIM_OC1_SetConfig+0x80>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	4a2b      	ldr	r2, [pc, #172]	; (8009b18 <TIM_OC1_SetConfig+0x110>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d00b      	beq.n	8009a88 <TIM_OC1_SetConfig+0x80>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	4a2a      	ldr	r2, [pc, #168]	; (8009b1c <TIM_OC1_SetConfig+0x114>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d007      	beq.n	8009a88 <TIM_OC1_SetConfig+0x80>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	4a29      	ldr	r2, [pc, #164]	; (8009b20 <TIM_OC1_SetConfig+0x118>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d003      	beq.n	8009a88 <TIM_OC1_SetConfig+0x80>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	4a28      	ldr	r2, [pc, #160]	; (8009b24 <TIM_OC1_SetConfig+0x11c>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d10c      	bne.n	8009aa2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	f023 0308 	bic.w	r3, r3, #8
 8009a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	68db      	ldr	r3, [r3, #12]
 8009a94:	697a      	ldr	r2, [r7, #20]
 8009a96:	4313      	orrs	r3, r2
 8009a98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	f023 0304 	bic.w	r3, r3, #4
 8009aa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	4a1b      	ldr	r2, [pc, #108]	; (8009b14 <TIM_OC1_SetConfig+0x10c>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d00f      	beq.n	8009aca <TIM_OC1_SetConfig+0xc2>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	4a1a      	ldr	r2, [pc, #104]	; (8009b18 <TIM_OC1_SetConfig+0x110>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d00b      	beq.n	8009aca <TIM_OC1_SetConfig+0xc2>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	4a19      	ldr	r2, [pc, #100]	; (8009b1c <TIM_OC1_SetConfig+0x114>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d007      	beq.n	8009aca <TIM_OC1_SetConfig+0xc2>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4a18      	ldr	r2, [pc, #96]	; (8009b20 <TIM_OC1_SetConfig+0x118>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d003      	beq.n	8009aca <TIM_OC1_SetConfig+0xc2>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	4a17      	ldr	r2, [pc, #92]	; (8009b24 <TIM_OC1_SetConfig+0x11c>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d111      	bne.n	8009aee <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ad0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009ad2:	693b      	ldr	r3, [r7, #16]
 8009ad4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ad8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	695b      	ldr	r3, [r3, #20]
 8009ade:	693a      	ldr	r2, [r7, #16]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	699b      	ldr	r3, [r3, #24]
 8009ae8:	693a      	ldr	r2, [r7, #16]
 8009aea:	4313      	orrs	r3, r2
 8009aec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	693a      	ldr	r2, [r7, #16]
 8009af2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	685a      	ldr	r2, [r3, #4]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	697a      	ldr	r2, [r7, #20]
 8009b06:	621a      	str	r2, [r3, #32]
}
 8009b08:	bf00      	nop
 8009b0a:	371c      	adds	r7, #28
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr
 8009b14:	40012c00 	.word	0x40012c00
 8009b18:	40013400 	.word	0x40013400
 8009b1c:	40014000 	.word	0x40014000
 8009b20:	40014400 	.word	0x40014400
 8009b24:	40014800 	.word	0x40014800

08009b28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b087      	sub	sp, #28
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6a1b      	ldr	r3, [r3, #32]
 8009b36:	f023 0210 	bic.w	r2, r3, #16
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6a1b      	ldr	r3, [r3, #32]
 8009b42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	685b      	ldr	r3, [r3, #4]
 8009b48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	699b      	ldr	r3, [r3, #24]
 8009b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009b56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	021b      	lsls	r3, r3, #8
 8009b6a:	68fa      	ldr	r2, [r7, #12]
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	f023 0320 	bic.w	r3, r3, #32
 8009b76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	689b      	ldr	r3, [r3, #8]
 8009b7c:	011b      	lsls	r3, r3, #4
 8009b7e:	697a      	ldr	r2, [r7, #20]
 8009b80:	4313      	orrs	r3, r2
 8009b82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	4a28      	ldr	r2, [pc, #160]	; (8009c28 <TIM_OC2_SetConfig+0x100>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d003      	beq.n	8009b94 <TIM_OC2_SetConfig+0x6c>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	4a27      	ldr	r2, [pc, #156]	; (8009c2c <TIM_OC2_SetConfig+0x104>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d10d      	bne.n	8009bb0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	011b      	lsls	r3, r3, #4
 8009ba2:	697a      	ldr	r2, [r7, #20]
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4a1d      	ldr	r2, [pc, #116]	; (8009c28 <TIM_OC2_SetConfig+0x100>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d00f      	beq.n	8009bd8 <TIM_OC2_SetConfig+0xb0>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a1c      	ldr	r2, [pc, #112]	; (8009c2c <TIM_OC2_SetConfig+0x104>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d00b      	beq.n	8009bd8 <TIM_OC2_SetConfig+0xb0>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	4a1b      	ldr	r2, [pc, #108]	; (8009c30 <TIM_OC2_SetConfig+0x108>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d007      	beq.n	8009bd8 <TIM_OC2_SetConfig+0xb0>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a1a      	ldr	r2, [pc, #104]	; (8009c34 <TIM_OC2_SetConfig+0x10c>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d003      	beq.n	8009bd8 <TIM_OC2_SetConfig+0xb0>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	4a19      	ldr	r2, [pc, #100]	; (8009c38 <TIM_OC2_SetConfig+0x110>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d113      	bne.n	8009c00 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009bde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009be6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	695b      	ldr	r3, [r3, #20]
 8009bec:	009b      	lsls	r3, r3, #2
 8009bee:	693a      	ldr	r2, [r7, #16]
 8009bf0:	4313      	orrs	r3, r2
 8009bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	693a      	ldr	r2, [r7, #16]
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	693a      	ldr	r2, [r7, #16]
 8009c04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	68fa      	ldr	r2, [r7, #12]
 8009c0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	685a      	ldr	r2, [r3, #4]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	697a      	ldr	r2, [r7, #20]
 8009c18:	621a      	str	r2, [r3, #32]
}
 8009c1a:	bf00      	nop
 8009c1c:	371c      	adds	r7, #28
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c24:	4770      	bx	lr
 8009c26:	bf00      	nop
 8009c28:	40012c00 	.word	0x40012c00
 8009c2c:	40013400 	.word	0x40013400
 8009c30:	40014000 	.word	0x40014000
 8009c34:	40014400 	.word	0x40014400
 8009c38:	40014800 	.word	0x40014800

08009c3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b087      	sub	sp, #28
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
 8009c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6a1b      	ldr	r3, [r3, #32]
 8009c4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6a1b      	ldr	r3, [r3, #32]
 8009c56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	69db      	ldr	r3, [r3, #28]
 8009c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	f023 0303 	bic.w	r3, r3, #3
 8009c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	689b      	ldr	r3, [r3, #8]
 8009c8e:	021b      	lsls	r3, r3, #8
 8009c90:	697a      	ldr	r2, [r7, #20]
 8009c92:	4313      	orrs	r3, r2
 8009c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	4a27      	ldr	r2, [pc, #156]	; (8009d38 <TIM_OC3_SetConfig+0xfc>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d003      	beq.n	8009ca6 <TIM_OC3_SetConfig+0x6a>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	4a26      	ldr	r2, [pc, #152]	; (8009d3c <TIM_OC3_SetConfig+0x100>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d10d      	bne.n	8009cc2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009cac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	68db      	ldr	r3, [r3, #12]
 8009cb2:	021b      	lsls	r3, r3, #8
 8009cb4:	697a      	ldr	r2, [r7, #20]
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009cba:	697b      	ldr	r3, [r7, #20]
 8009cbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	4a1c      	ldr	r2, [pc, #112]	; (8009d38 <TIM_OC3_SetConfig+0xfc>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d00f      	beq.n	8009cea <TIM_OC3_SetConfig+0xae>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4a1b      	ldr	r2, [pc, #108]	; (8009d3c <TIM_OC3_SetConfig+0x100>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d00b      	beq.n	8009cea <TIM_OC3_SetConfig+0xae>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	4a1a      	ldr	r2, [pc, #104]	; (8009d40 <TIM_OC3_SetConfig+0x104>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d007      	beq.n	8009cea <TIM_OC3_SetConfig+0xae>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a19      	ldr	r2, [pc, #100]	; (8009d44 <TIM_OC3_SetConfig+0x108>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d003      	beq.n	8009cea <TIM_OC3_SetConfig+0xae>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a18      	ldr	r2, [pc, #96]	; (8009d48 <TIM_OC3_SetConfig+0x10c>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d113      	bne.n	8009d12 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009cea:	693b      	ldr	r3, [r7, #16]
 8009cec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	695b      	ldr	r3, [r3, #20]
 8009cfe:	011b      	lsls	r3, r3, #4
 8009d00:	693a      	ldr	r2, [r7, #16]
 8009d02:	4313      	orrs	r3, r2
 8009d04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	699b      	ldr	r3, [r3, #24]
 8009d0a:	011b      	lsls	r3, r3, #4
 8009d0c:	693a      	ldr	r2, [r7, #16]
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	693a      	ldr	r2, [r7, #16]
 8009d16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	68fa      	ldr	r2, [r7, #12]
 8009d1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	685a      	ldr	r2, [r3, #4]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	697a      	ldr	r2, [r7, #20]
 8009d2a:	621a      	str	r2, [r3, #32]
}
 8009d2c:	bf00      	nop
 8009d2e:	371c      	adds	r7, #28
 8009d30:	46bd      	mov	sp, r7
 8009d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d36:	4770      	bx	lr
 8009d38:	40012c00 	.word	0x40012c00
 8009d3c:	40013400 	.word	0x40013400
 8009d40:	40014000 	.word	0x40014000
 8009d44:	40014400 	.word	0x40014400
 8009d48:	40014800 	.word	0x40014800

08009d4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b087      	sub	sp, #28
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a1b      	ldr	r3, [r3, #32]
 8009d5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6a1b      	ldr	r3, [r3, #32]
 8009d66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	685b      	ldr	r3, [r3, #4]
 8009d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	69db      	ldr	r3, [r3, #28]
 8009d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009d7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	021b      	lsls	r3, r3, #8
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	4313      	orrs	r3, r2
 8009d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	031b      	lsls	r3, r3, #12
 8009da2:	697a      	ldr	r2, [r7, #20]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a28      	ldr	r2, [pc, #160]	; (8009e4c <TIM_OC4_SetConfig+0x100>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d003      	beq.n	8009db8 <TIM_OC4_SetConfig+0x6c>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	4a27      	ldr	r2, [pc, #156]	; (8009e50 <TIM_OC4_SetConfig+0x104>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d10d      	bne.n	8009dd4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009dbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	68db      	ldr	r3, [r3, #12]
 8009dc4:	031b      	lsls	r3, r3, #12
 8009dc6:	697a      	ldr	r2, [r7, #20]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009dd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	4a1d      	ldr	r2, [pc, #116]	; (8009e4c <TIM_OC4_SetConfig+0x100>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d00f      	beq.n	8009dfc <TIM_OC4_SetConfig+0xb0>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	4a1c      	ldr	r2, [pc, #112]	; (8009e50 <TIM_OC4_SetConfig+0x104>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d00b      	beq.n	8009dfc <TIM_OC4_SetConfig+0xb0>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	4a1b      	ldr	r2, [pc, #108]	; (8009e54 <TIM_OC4_SetConfig+0x108>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d007      	beq.n	8009dfc <TIM_OC4_SetConfig+0xb0>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	4a1a      	ldr	r2, [pc, #104]	; (8009e58 <TIM_OC4_SetConfig+0x10c>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d003      	beq.n	8009dfc <TIM_OC4_SetConfig+0xb0>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	4a19      	ldr	r2, [pc, #100]	; (8009e5c <TIM_OC4_SetConfig+0x110>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d113      	bne.n	8009e24 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009e02:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009e0a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	695b      	ldr	r3, [r3, #20]
 8009e10:	019b      	lsls	r3, r3, #6
 8009e12:	693a      	ldr	r2, [r7, #16]
 8009e14:	4313      	orrs	r3, r2
 8009e16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	699b      	ldr	r3, [r3, #24]
 8009e1c:	019b      	lsls	r3, r3, #6
 8009e1e:	693a      	ldr	r2, [r7, #16]
 8009e20:	4313      	orrs	r3, r2
 8009e22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	693a      	ldr	r2, [r7, #16]
 8009e28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	68fa      	ldr	r2, [r7, #12]
 8009e2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	685a      	ldr	r2, [r3, #4]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	697a      	ldr	r2, [r7, #20]
 8009e3c:	621a      	str	r2, [r3, #32]
}
 8009e3e:	bf00      	nop
 8009e40:	371c      	adds	r7, #28
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	40012c00 	.word	0x40012c00
 8009e50:	40013400 	.word	0x40013400
 8009e54:	40014000 	.word	0x40014000
 8009e58:	40014400 	.word	0x40014400
 8009e5c:	40014800 	.word	0x40014800

08009e60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b087      	sub	sp, #28
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a1b      	ldr	r3, [r3, #32]
 8009e6e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a1b      	ldr	r3, [r3, #32]
 8009e7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	4313      	orrs	r3, r2
 8009e9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009ea4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	689b      	ldr	r3, [r3, #8]
 8009eaa:	041b      	lsls	r3, r3, #16
 8009eac:	693a      	ldr	r2, [r7, #16]
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	4a17      	ldr	r2, [pc, #92]	; (8009f14 <TIM_OC5_SetConfig+0xb4>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d00f      	beq.n	8009eda <TIM_OC5_SetConfig+0x7a>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	4a16      	ldr	r2, [pc, #88]	; (8009f18 <TIM_OC5_SetConfig+0xb8>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d00b      	beq.n	8009eda <TIM_OC5_SetConfig+0x7a>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	4a15      	ldr	r2, [pc, #84]	; (8009f1c <TIM_OC5_SetConfig+0xbc>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d007      	beq.n	8009eda <TIM_OC5_SetConfig+0x7a>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	4a14      	ldr	r2, [pc, #80]	; (8009f20 <TIM_OC5_SetConfig+0xc0>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d003      	beq.n	8009eda <TIM_OC5_SetConfig+0x7a>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a13      	ldr	r2, [pc, #76]	; (8009f24 <TIM_OC5_SetConfig+0xc4>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d109      	bne.n	8009eee <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ee0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	695b      	ldr	r3, [r3, #20]
 8009ee6:	021b      	lsls	r3, r3, #8
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	4313      	orrs	r3, r2
 8009eec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	697a      	ldr	r2, [r7, #20]
 8009ef2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	68fa      	ldr	r2, [r7, #12]
 8009ef8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	685a      	ldr	r2, [r3, #4]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	693a      	ldr	r2, [r7, #16]
 8009f06:	621a      	str	r2, [r3, #32]
}
 8009f08:	bf00      	nop
 8009f0a:	371c      	adds	r7, #28
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f12:	4770      	bx	lr
 8009f14:	40012c00 	.word	0x40012c00
 8009f18:	40013400 	.word	0x40013400
 8009f1c:	40014000 	.word	0x40014000
 8009f20:	40014400 	.word	0x40014400
 8009f24:	40014800 	.word	0x40014800

08009f28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b087      	sub	sp, #28
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6a1b      	ldr	r3, [r3, #32]
 8009f42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	021b      	lsls	r3, r3, #8
 8009f62:	68fa      	ldr	r2, [r7, #12]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	051b      	lsls	r3, r3, #20
 8009f76:	693a      	ldr	r2, [r7, #16]
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	4a18      	ldr	r2, [pc, #96]	; (8009fe0 <TIM_OC6_SetConfig+0xb8>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d00f      	beq.n	8009fa4 <TIM_OC6_SetConfig+0x7c>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	4a17      	ldr	r2, [pc, #92]	; (8009fe4 <TIM_OC6_SetConfig+0xbc>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d00b      	beq.n	8009fa4 <TIM_OC6_SetConfig+0x7c>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	4a16      	ldr	r2, [pc, #88]	; (8009fe8 <TIM_OC6_SetConfig+0xc0>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d007      	beq.n	8009fa4 <TIM_OC6_SetConfig+0x7c>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	4a15      	ldr	r2, [pc, #84]	; (8009fec <TIM_OC6_SetConfig+0xc4>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d003      	beq.n	8009fa4 <TIM_OC6_SetConfig+0x7c>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4a14      	ldr	r2, [pc, #80]	; (8009ff0 <TIM_OC6_SetConfig+0xc8>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d109      	bne.n	8009fb8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009faa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	695b      	ldr	r3, [r3, #20]
 8009fb0:	029b      	lsls	r3, r3, #10
 8009fb2:	697a      	ldr	r2, [r7, #20]
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	697a      	ldr	r2, [r7, #20]
 8009fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	68fa      	ldr	r2, [r7, #12]
 8009fc2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	685a      	ldr	r2, [r3, #4]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	693a      	ldr	r2, [r7, #16]
 8009fd0:	621a      	str	r2, [r3, #32]
}
 8009fd2:	bf00      	nop
 8009fd4:	371c      	adds	r7, #28
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr
 8009fde:	bf00      	nop
 8009fe0:	40012c00 	.word	0x40012c00
 8009fe4:	40013400 	.word	0x40013400
 8009fe8:	40014000 	.word	0x40014000
 8009fec:	40014400 	.word	0x40014400
 8009ff0:	40014800 	.word	0x40014800

08009ff4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	6a1b      	ldr	r3, [r3, #32]
 800a004:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	6a1b      	ldr	r3, [r3, #32]
 800a00a:	f023 0201 	bic.w	r2, r3, #1
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	699b      	ldr	r3, [r3, #24]
 800a016:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a01e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	011b      	lsls	r3, r3, #4
 800a024:	693a      	ldr	r2, [r7, #16]
 800a026:	4313      	orrs	r3, r2
 800a028:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	f023 030a 	bic.w	r3, r3, #10
 800a030:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a032:	697a      	ldr	r2, [r7, #20]
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	4313      	orrs	r3, r2
 800a038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	693a      	ldr	r2, [r7, #16]
 800a03e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	697a      	ldr	r2, [r7, #20]
 800a044:	621a      	str	r2, [r3, #32]
}
 800a046:	bf00      	nop
 800a048:	371c      	adds	r7, #28
 800a04a:	46bd      	mov	sp, r7
 800a04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a050:	4770      	bx	lr

0800a052 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a052:	b480      	push	{r7}
 800a054:	b087      	sub	sp, #28
 800a056:	af00      	add	r7, sp, #0
 800a058:	60f8      	str	r0, [r7, #12]
 800a05a:	60b9      	str	r1, [r7, #8]
 800a05c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	6a1b      	ldr	r3, [r3, #32]
 800a062:	f023 0210 	bic.w	r2, r3, #16
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	699b      	ldr	r3, [r3, #24]
 800a06e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	6a1b      	ldr	r3, [r3, #32]
 800a074:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a07c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	031b      	lsls	r3, r3, #12
 800a082:	697a      	ldr	r2, [r7, #20]
 800a084:	4313      	orrs	r3, r2
 800a086:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a08e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	011b      	lsls	r3, r3, #4
 800a094:	693a      	ldr	r2, [r7, #16]
 800a096:	4313      	orrs	r3, r2
 800a098:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	697a      	ldr	r2, [r7, #20]
 800a09e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	693a      	ldr	r2, [r7, #16]
 800a0a4:	621a      	str	r2, [r3, #32]
}
 800a0a6:	bf00      	nop
 800a0a8:	371c      	adds	r7, #28
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr

0800a0b2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b085      	sub	sp, #20
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
 800a0ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a0c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a0ce:	683a      	ldr	r2, [r7, #0]
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	4313      	orrs	r3, r2
 800a0d4:	f043 0307 	orr.w	r3, r3, #7
 800a0d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	68fa      	ldr	r2, [r7, #12]
 800a0de:	609a      	str	r2, [r3, #8]
}
 800a0e0:	bf00      	nop
 800a0e2:	3714      	adds	r7, #20
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr

0800a0ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b087      	sub	sp, #28
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	60f8      	str	r0, [r7, #12]
 800a0f4:	60b9      	str	r1, [r7, #8]
 800a0f6:	607a      	str	r2, [r7, #4]
 800a0f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a106:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	021a      	lsls	r2, r3, #8
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	431a      	orrs	r2, r3
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	4313      	orrs	r3, r2
 800a114:	697a      	ldr	r2, [r7, #20]
 800a116:	4313      	orrs	r3, r2
 800a118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	697a      	ldr	r2, [r7, #20]
 800a11e:	609a      	str	r2, [r3, #8]
}
 800a120:	bf00      	nop
 800a122:	371c      	adds	r7, #28
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b087      	sub	sp, #28
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	f003 031f 	and.w	r3, r3, #31
 800a13e:	2201      	movs	r2, #1
 800a140:	fa02 f303 	lsl.w	r3, r2, r3
 800a144:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	6a1a      	ldr	r2, [r3, #32]
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	43db      	mvns	r3, r3
 800a14e:	401a      	ands	r2, r3
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	6a1a      	ldr	r2, [r3, #32]
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	f003 031f 	and.w	r3, r3, #31
 800a15e:	6879      	ldr	r1, [r7, #4]
 800a160:	fa01 f303 	lsl.w	r3, r1, r3
 800a164:	431a      	orrs	r2, r3
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	621a      	str	r2, [r3, #32]
}
 800a16a:	bf00      	nop
 800a16c:	371c      	adds	r7, #28
 800a16e:	46bd      	mov	sp, r7
 800a170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a174:	4770      	bx	lr
	...

0800a178 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b084      	sub	sp, #16
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
 800a180:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d109      	bne.n	800a19c <HAL_TIMEx_PWMN_Start+0x24>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	2b01      	cmp	r3, #1
 800a192:	bf14      	ite	ne
 800a194:	2301      	movne	r3, #1
 800a196:	2300      	moveq	r3, #0
 800a198:	b2db      	uxtb	r3, r3
 800a19a:	e022      	b.n	800a1e2 <HAL_TIMEx_PWMN_Start+0x6a>
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	2b04      	cmp	r3, #4
 800a1a0:	d109      	bne.n	800a1b6 <HAL_TIMEx_PWMN_Start+0x3e>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	bf14      	ite	ne
 800a1ae:	2301      	movne	r3, #1
 800a1b0:	2300      	moveq	r3, #0
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	e015      	b.n	800a1e2 <HAL_TIMEx_PWMN_Start+0x6a>
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	2b08      	cmp	r3, #8
 800a1ba:	d109      	bne.n	800a1d0 <HAL_TIMEx_PWMN_Start+0x58>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	bf14      	ite	ne
 800a1c8:	2301      	movne	r3, #1
 800a1ca:	2300      	moveq	r3, #0
 800a1cc:	b2db      	uxtb	r3, r3
 800a1ce:	e008      	b.n	800a1e2 <HAL_TIMEx_PWMN_Start+0x6a>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	bf14      	ite	ne
 800a1dc:	2301      	movne	r3, #1
 800a1de:	2300      	moveq	r3, #0
 800a1e0:	b2db      	uxtb	r3, r3
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d001      	beq.n	800a1ea <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e069      	b.n	800a2be <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d104      	bne.n	800a1fa <HAL_TIMEx_PWMN_Start+0x82>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2202      	movs	r2, #2
 800a1f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1f8:	e013      	b.n	800a222 <HAL_TIMEx_PWMN_Start+0xaa>
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	2b04      	cmp	r3, #4
 800a1fe:	d104      	bne.n	800a20a <HAL_TIMEx_PWMN_Start+0x92>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2202      	movs	r2, #2
 800a204:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a208:	e00b      	b.n	800a222 <HAL_TIMEx_PWMN_Start+0xaa>
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	2b08      	cmp	r3, #8
 800a20e:	d104      	bne.n	800a21a <HAL_TIMEx_PWMN_Start+0xa2>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2202      	movs	r2, #2
 800a214:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a218:	e003      	b.n	800a222 <HAL_TIMEx_PWMN_Start+0xaa>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2202      	movs	r2, #2
 800a21e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	2204      	movs	r2, #4
 800a228:	6839      	ldr	r1, [r7, #0]
 800a22a:	4618      	mov	r0, r3
 800a22c:	f000 fa1e 	bl	800a66c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a23e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a20      	ldr	r2, [pc, #128]	; (800a2c8 <HAL_TIMEx_PWMN_Start+0x150>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d018      	beq.n	800a27c <HAL_TIMEx_PWMN_Start+0x104>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a252:	d013      	beq.n	800a27c <HAL_TIMEx_PWMN_Start+0x104>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a1c      	ldr	r2, [pc, #112]	; (800a2cc <HAL_TIMEx_PWMN_Start+0x154>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d00e      	beq.n	800a27c <HAL_TIMEx_PWMN_Start+0x104>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a1b      	ldr	r2, [pc, #108]	; (800a2d0 <HAL_TIMEx_PWMN_Start+0x158>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d009      	beq.n	800a27c <HAL_TIMEx_PWMN_Start+0x104>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a19      	ldr	r2, [pc, #100]	; (800a2d4 <HAL_TIMEx_PWMN_Start+0x15c>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d004      	beq.n	800a27c <HAL_TIMEx_PWMN_Start+0x104>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a18      	ldr	r2, [pc, #96]	; (800a2d8 <HAL_TIMEx_PWMN_Start+0x160>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d115      	bne.n	800a2a8 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	689a      	ldr	r2, [r3, #8]
 800a282:	4b16      	ldr	r3, [pc, #88]	; (800a2dc <HAL_TIMEx_PWMN_Start+0x164>)
 800a284:	4013      	ands	r3, r2
 800a286:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2b06      	cmp	r3, #6
 800a28c:	d015      	beq.n	800a2ba <HAL_TIMEx_PWMN_Start+0x142>
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a294:	d011      	beq.n	800a2ba <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f042 0201 	orr.w	r2, r2, #1
 800a2a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2a6:	e008      	b.n	800a2ba <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	681a      	ldr	r2, [r3, #0]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f042 0201 	orr.w	r2, r2, #1
 800a2b6:	601a      	str	r2, [r3, #0]
 800a2b8:	e000      	b.n	800a2bc <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3710      	adds	r7, #16
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	40012c00 	.word	0x40012c00
 800a2cc:	40000400 	.word	0x40000400
 800a2d0:	40000800 	.word	0x40000800
 800a2d4:	40013400 	.word	0x40013400
 800a2d8:	40014000 	.word	0x40014000
 800a2dc:	00010007 	.word	0x00010007

0800a2e0 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b082      	sub	sp, #8
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
 800a2e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	6839      	ldr	r1, [r7, #0]
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f000 f9ba 	bl	800a66c <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	6a1a      	ldr	r2, [r3, #32]
 800a2fe:	f241 1311 	movw	r3, #4369	; 0x1111
 800a302:	4013      	ands	r3, r2
 800a304:	2b00      	cmp	r3, #0
 800a306:	d10f      	bne.n	800a328 <HAL_TIMEx_PWMN_Stop+0x48>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	6a1a      	ldr	r2, [r3, #32]
 800a30e:	f244 4344 	movw	r3, #17476	; 0x4444
 800a312:	4013      	ands	r3, r2
 800a314:	2b00      	cmp	r3, #0
 800a316:	d107      	bne.n	800a328 <HAL_TIMEx_PWMN_Stop+0x48>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a326:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	6a1a      	ldr	r2, [r3, #32]
 800a32e:	f241 1311 	movw	r3, #4369	; 0x1111
 800a332:	4013      	ands	r3, r2
 800a334:	2b00      	cmp	r3, #0
 800a336:	d10f      	bne.n	800a358 <HAL_TIMEx_PWMN_Stop+0x78>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	6a1a      	ldr	r2, [r3, #32]
 800a33e:	f244 4344 	movw	r3, #17476	; 0x4444
 800a342:	4013      	ands	r3, r2
 800a344:	2b00      	cmp	r3, #0
 800a346:	d107      	bne.n	800a358 <HAL_TIMEx_PWMN_Stop+0x78>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	681a      	ldr	r2, [r3, #0]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f022 0201 	bic.w	r2, r2, #1
 800a356:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d104      	bne.n	800a368 <HAL_TIMEx_PWMN_Stop+0x88>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2201      	movs	r2, #1
 800a362:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a366:	e013      	b.n	800a390 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	2b04      	cmp	r3, #4
 800a36c:	d104      	bne.n	800a378 <HAL_TIMEx_PWMN_Stop+0x98>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2201      	movs	r2, #1
 800a372:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a376:	e00b      	b.n	800a390 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	2b08      	cmp	r3, #8
 800a37c:	d104      	bne.n	800a388 <HAL_TIMEx_PWMN_Stop+0xa8>
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2201      	movs	r2, #1
 800a382:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a386:	e003      	b.n	800a390 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2201      	movs	r2, #1
 800a38c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 800a390:	2300      	movs	r3, #0
}
 800a392:	4618      	mov	r0, r3
 800a394:	3708      	adds	r7, #8
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}
	...

0800a39c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b085      	sub	sp, #20
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3ac:	2b01      	cmp	r3, #1
 800a3ae:	d101      	bne.n	800a3b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a3b0:	2302      	movs	r3, #2
 800a3b2:	e065      	b.n	800a480 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2202      	movs	r2, #2
 800a3c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a2c      	ldr	r2, [pc, #176]	; (800a48c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d004      	beq.n	800a3e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a2b      	ldr	r2, [pc, #172]	; (800a490 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d108      	bne.n	800a3fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a3ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a404:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68fa      	ldr	r2, [r7, #12]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4a1b      	ldr	r2, [pc, #108]	; (800a48c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d018      	beq.n	800a454 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a42a:	d013      	beq.n	800a454 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4a18      	ldr	r2, [pc, #96]	; (800a494 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d00e      	beq.n	800a454 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	4a17      	ldr	r2, [pc, #92]	; (800a498 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d009      	beq.n	800a454 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4a12      	ldr	r2, [pc, #72]	; (800a490 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d004      	beq.n	800a454 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4a13      	ldr	r2, [pc, #76]	; (800a49c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d10c      	bne.n	800a46e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a45a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	689b      	ldr	r3, [r3, #8]
 800a460:	68ba      	ldr	r2, [r7, #8]
 800a462:	4313      	orrs	r3, r2
 800a464:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	68ba      	ldr	r2, [r7, #8]
 800a46c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2201      	movs	r2, #1
 800a472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a47e:	2300      	movs	r3, #0
}
 800a480:	4618      	mov	r0, r3
 800a482:	3714      	adds	r7, #20
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	40012c00 	.word	0x40012c00
 800a490:	40013400 	.word	0x40013400
 800a494:	40000400 	.word	0x40000400
 800a498:	40000800 	.word	0x40000800
 800a49c:	40014000 	.word	0x40014000

0800a4a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b085      	sub	sp, #20
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a4b4:	2b01      	cmp	r3, #1
 800a4b6:	d101      	bne.n	800a4bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a4b8:	2302      	movs	r3, #2
 800a4ba:	e087      	b.n	800a5cc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	4313      	orrs	r3, r2
 800a508:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	695b      	ldr	r3, [r3, #20]
 800a514:	4313      	orrs	r3, r2
 800a516:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a522:	4313      	orrs	r3, r2
 800a524:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	699b      	ldr	r3, [r3, #24]
 800a530:	041b      	lsls	r3, r3, #16
 800a532:	4313      	orrs	r3, r2
 800a534:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4a27      	ldr	r2, [pc, #156]	; (800a5d8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d004      	beq.n	800a54a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a25      	ldr	r2, [pc, #148]	; (800a5dc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d106      	bne.n	800a558 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	69db      	ldr	r3, [r3, #28]
 800a554:	4313      	orrs	r3, r2
 800a556:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a1e      	ldr	r2, [pc, #120]	; (800a5d8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d004      	beq.n	800a56c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4a1d      	ldr	r2, [pc, #116]	; (800a5dc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d126      	bne.n	800a5ba <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a576:	051b      	lsls	r3, r3, #20
 800a578:	4313      	orrs	r3, r2
 800a57a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	6a1b      	ldr	r3, [r3, #32]
 800a586:	4313      	orrs	r3, r2
 800a588:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a594:	4313      	orrs	r3, r2
 800a596:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	4a0e      	ldr	r2, [pc, #56]	; (800a5d8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d004      	beq.n	800a5ac <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a0d      	ldr	r2, [pc, #52]	; (800a5dc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d106      	bne.n	800a5ba <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	68fa      	ldr	r2, [r7, #12]
 800a5c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a5ca:	2300      	movs	r3, #0
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3714      	adds	r7, #20
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr
 800a5d8:	40012c00 	.word	0x40012c00
 800a5dc:	40013400 	.word	0x40013400

0800a5e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b083      	sub	sp, #12
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a5e8:	bf00      	nop
 800a5ea:	370c      	adds	r7, #12
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f2:	4770      	bx	lr

0800a5f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b083      	sub	sp, #12
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a5fc:	bf00      	nop
 800a5fe:	370c      	adds	r7, #12
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a608:	b480      	push	{r7}
 800a60a:	b083      	sub	sp, #12
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a610:	bf00      	nop
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr

0800a61c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b083      	sub	sp, #12
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a624:	bf00      	nop
 800a626:	370c      	adds	r7, #12
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a630:	b480      	push	{r7}
 800a632:	b083      	sub	sp, #12
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a638:	bf00      	nop
 800a63a:	370c      	adds	r7, #12
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr

0800a644 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a644:	b480      	push	{r7}
 800a646:	b083      	sub	sp, #12
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a64c:	bf00      	nop
 800a64e:	370c      	adds	r7, #12
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr

0800a658 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a658:	b480      	push	{r7}
 800a65a:	b083      	sub	sp, #12
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a660:	bf00      	nop
 800a662:	370c      	adds	r7, #12
 800a664:	46bd      	mov	sp, r7
 800a666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66a:	4770      	bx	lr

0800a66c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b087      	sub	sp, #28
 800a670:	af00      	add	r7, sp, #0
 800a672:	60f8      	str	r0, [r7, #12]
 800a674:	60b9      	str	r1, [r7, #8]
 800a676:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	f003 031f 	and.w	r3, r3, #31
 800a67e:	2204      	movs	r2, #4
 800a680:	fa02 f303 	lsl.w	r3, r2, r3
 800a684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	6a1a      	ldr	r2, [r3, #32]
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	43db      	mvns	r3, r3
 800a68e:	401a      	ands	r2, r3
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	6a1a      	ldr	r2, [r3, #32]
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	f003 031f 	and.w	r3, r3, #31
 800a69e:	6879      	ldr	r1, [r7, #4]
 800a6a0:	fa01 f303 	lsl.w	r3, r1, r3
 800a6a4:	431a      	orrs	r2, r3
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	621a      	str	r2, [r3, #32]
}
 800a6aa:	bf00      	nop
 800a6ac:	371c      	adds	r7, #28
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr

0800a6b6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b082      	sub	sp, #8
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d101      	bne.n	800a6c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	e042      	b.n	800a74e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d106      	bne.n	800a6e0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f7f9 f81a 	bl	8003714 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2224      	movs	r2, #36	; 0x24
 800a6e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	681a      	ldr	r2, [r3, #0]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f022 0201 	bic.w	r2, r2, #1
 800a6f6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f000 fc01 	bl	800af00 <UART_SetConfig>
 800a6fe:	4603      	mov	r3, r0
 800a700:	2b01      	cmp	r3, #1
 800a702:	d101      	bne.n	800a708 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a704:	2301      	movs	r3, #1
 800a706:	e022      	b.n	800a74e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d002      	beq.n	800a716 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 fec1 	bl	800b498 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	685a      	ldr	r2, [r3, #4]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a724:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	689a      	ldr	r2, [r3, #8]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a734:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	681a      	ldr	r2, [r3, #0]
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f042 0201 	orr.w	r2, r2, #1
 800a744:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 ff48 	bl	800b5dc <UART_CheckIdleState>
 800a74c:	4603      	mov	r3, r0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
	...

0800a758 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b08a      	sub	sp, #40	; 0x28
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	60f8      	str	r0, [r7, #12]
 800a760:	60b9      	str	r1, [r7, #8]
 800a762:	4613      	mov	r3, r2
 800a764:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a76c:	2b20      	cmp	r3, #32
 800a76e:	d17a      	bne.n	800a866 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d002      	beq.n	800a77c <HAL_UART_Transmit_DMA+0x24>
 800a776:	88fb      	ldrh	r3, [r7, #6]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d101      	bne.n	800a780 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a77c:	2301      	movs	r3, #1
 800a77e:	e073      	b.n	800a868 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a786:	2b01      	cmp	r3, #1
 800a788:	d101      	bne.n	800a78e <HAL_UART_Transmit_DMA+0x36>
 800a78a:	2302      	movs	r3, #2
 800a78c:	e06c      	b.n	800a868 <HAL_UART_Transmit_DMA+0x110>
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2201      	movs	r2, #1
 800a792:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	68ba      	ldr	r2, [r7, #8]
 800a79a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	88fa      	ldrh	r2, [r7, #6]
 800a7a0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	88fa      	ldrh	r2, [r7, #6]
 800a7a8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	2221      	movs	r2, #33	; 0x21
 800a7b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d02c      	beq.n	800a81e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a7c8:	4a29      	ldr	r2, [pc, #164]	; (800a870 <HAL_UART_Transmit_DMA+0x118>)
 800a7ca:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a7d0:	4a28      	ldr	r2, [pc, #160]	; (800a874 <HAL_UART_Transmit_DMA+0x11c>)
 800a7d2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a7d8:	4a27      	ldr	r2, [pc, #156]	; (800a878 <HAL_UART_Transmit_DMA+0x120>)
 800a7da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	3328      	adds	r3, #40	; 0x28
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	88fb      	ldrh	r3, [r7, #6]
 800a7f8:	f7fb fd32 	bl	8006260 <HAL_DMA_Start_IT>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00d      	beq.n	800a81e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2210      	movs	r2, #16
 800a806:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	2200      	movs	r2, #0
 800a80e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2220      	movs	r2, #32
 800a816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800a81a:	2301      	movs	r3, #1
 800a81c:	e024      	b.n	800a868 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2240      	movs	r2, #64	; 0x40
 800a824:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2200      	movs	r2, #0
 800a82a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	3308      	adds	r3, #8
 800a834:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	e853 3f00 	ldrex	r3, [r3]
 800a83c:	613b      	str	r3, [r7, #16]
   return(result);
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a844:	627b      	str	r3, [r7, #36]	; 0x24
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	3308      	adds	r3, #8
 800a84c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a84e:	623a      	str	r2, [r7, #32]
 800a850:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a852:	69f9      	ldr	r1, [r7, #28]
 800a854:	6a3a      	ldr	r2, [r7, #32]
 800a856:	e841 2300 	strex	r3, r2, [r1]
 800a85a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a85c:	69bb      	ldr	r3, [r7, #24]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d1e5      	bne.n	800a82e <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	e000      	b.n	800a868 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800a866:	2302      	movs	r3, #2
  }
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3728      	adds	r7, #40	; 0x28
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}
 800a870:	0800b951 	.word	0x0800b951
 800a874:	0800b9eb 	.word	0x0800b9eb
 800a878:	0800ba07 	.word	0x0800ba07

0800a87c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b0ba      	sub	sp, #232	; 0xe8
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	69db      	ldr	r3, [r3, #28]
 800a88a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a8a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a8a6:	f640 030f 	movw	r3, #2063	; 0x80f
 800a8aa:	4013      	ands	r3, r2
 800a8ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a8b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d11b      	bne.n	800a8f0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a8b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a8bc:	f003 0320 	and.w	r3, r3, #32
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d015      	beq.n	800a8f0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a8c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8c8:	f003 0320 	and.w	r3, r3, #32
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d105      	bne.n	800a8dc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a8d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a8d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d009      	beq.n	800a8f0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	f000 82d6 	beq.w	800ae92 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	4798      	blx	r3
      }
      return;
 800a8ee:	e2d0      	b.n	800ae92 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a8f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f000 811f 	beq.w	800ab38 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a8fa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a8fe:	4b8b      	ldr	r3, [pc, #556]	; (800ab2c <HAL_UART_IRQHandler+0x2b0>)
 800a900:	4013      	ands	r3, r2
 800a902:	2b00      	cmp	r3, #0
 800a904:	d106      	bne.n	800a914 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a906:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a90a:	4b89      	ldr	r3, [pc, #548]	; (800ab30 <HAL_UART_IRQHandler+0x2b4>)
 800a90c:	4013      	ands	r3, r2
 800a90e:	2b00      	cmp	r3, #0
 800a910:	f000 8112 	beq.w	800ab38 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a918:	f003 0301 	and.w	r3, r3, #1
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d011      	beq.n	800a944 <HAL_UART_IRQHandler+0xc8>
 800a920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d00b      	beq.n	800a944 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	2201      	movs	r2, #1
 800a932:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a93a:	f043 0201 	orr.w	r2, r3, #1
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a948:	f003 0302 	and.w	r3, r3, #2
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d011      	beq.n	800a974 <HAL_UART_IRQHandler+0xf8>
 800a950:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a954:	f003 0301 	and.w	r3, r3, #1
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d00b      	beq.n	800a974 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2202      	movs	r2, #2
 800a962:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a96a:	f043 0204 	orr.w	r2, r3, #4
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a978:	f003 0304 	and.w	r3, r3, #4
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d011      	beq.n	800a9a4 <HAL_UART_IRQHandler+0x128>
 800a980:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a984:	f003 0301 	and.w	r3, r3, #1
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d00b      	beq.n	800a9a4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	2204      	movs	r2, #4
 800a992:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a99a:	f043 0202 	orr.w	r2, r3, #2
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a9a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9a8:	f003 0308 	and.w	r3, r3, #8
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d017      	beq.n	800a9e0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a9b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a9b4:	f003 0320 	and.w	r3, r3, #32
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d105      	bne.n	800a9c8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a9bc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a9c0:	4b5a      	ldr	r3, [pc, #360]	; (800ab2c <HAL_UART_IRQHandler+0x2b0>)
 800a9c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d00b      	beq.n	800a9e0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	2208      	movs	r2, #8
 800a9ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9d6:	f043 0208 	orr.w	r2, r3, #8
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a9e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d012      	beq.n	800aa12 <HAL_UART_IRQHandler+0x196>
 800a9ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a9f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d00c      	beq.n	800aa12 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aa00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aa08:	f043 0220 	orr.w	r2, r3, #32
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	f000 823c 	beq.w	800ae96 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aa1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa22:	f003 0320 	and.w	r3, r3, #32
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d013      	beq.n	800aa52 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aa2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa2e:	f003 0320 	and.w	r3, r3, #32
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d105      	bne.n	800aa42 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aa36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d007      	beq.n	800aa52 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d003      	beq.n	800aa52 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aa58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa66:	2b40      	cmp	r3, #64	; 0x40
 800aa68:	d005      	beq.n	800aa76 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aa6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800aa6e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d04f      	beq.n	800ab16 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 ff04 	bl	800b884 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa86:	2b40      	cmp	r3, #64	; 0x40
 800aa88:	d141      	bne.n	800ab0e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	3308      	adds	r3, #8
 800aa90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800aa98:	e853 3f00 	ldrex	r3, [r3]
 800aa9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800aaa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800aaa4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaa8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	3308      	adds	r3, #8
 800aab2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800aab6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800aaba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aabe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800aac2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800aac6:	e841 2300 	strex	r3, r2, [r1]
 800aaca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800aace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d1d9      	bne.n	800aa8a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d013      	beq.n	800ab06 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aae2:	4a14      	ldr	r2, [pc, #80]	; (800ab34 <HAL_UART_IRQHandler+0x2b8>)
 800aae4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7fb fc8c 	bl	8006408 <HAL_DMA_Abort_IT>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d017      	beq.n	800ab26 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aafa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800ab00:	4610      	mov	r0, r2
 800ab02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab04:	e00f      	b.n	800ab26 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 f9e4 	bl	800aed4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab0c:	e00b      	b.n	800ab26 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f9e0 	bl	800aed4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab14:	e007      	b.n	800ab26 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f000 f9dc 	bl	800aed4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800ab24:	e1b7      	b.n	800ae96 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab26:	bf00      	nop
    return;
 800ab28:	e1b5      	b.n	800ae96 <HAL_UART_IRQHandler+0x61a>
 800ab2a:	bf00      	nop
 800ab2c:	10000001 	.word	0x10000001
 800ab30:	04000120 	.word	0x04000120
 800ab34:	0800ba87 	.word	0x0800ba87

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	f040 814a 	bne.w	800add6 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ab42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab46:	f003 0310 	and.w	r3, r3, #16
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	f000 8143 	beq.w	800add6 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ab50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab54:	f003 0310 	and.w	r3, r3, #16
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	f000 813c 	beq.w	800add6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	2210      	movs	r2, #16
 800ab64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	689b      	ldr	r3, [r3, #8]
 800ab6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab70:	2b40      	cmp	r3, #64	; 0x40
 800ab72:	f040 80b5 	bne.w	800ace0 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	685b      	ldr	r3, [r3, #4]
 800ab7e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ab82:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	f000 8187 	beq.w	800ae9a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ab92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ab96:	429a      	cmp	r2, r3
 800ab98:	f080 817f 	bcs.w	800ae9a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800aba2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f003 0320 	and.w	r3, r3, #32
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	f040 8086 	bne.w	800acc4 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800abc4:	e853 3f00 	ldrex	r3, [r3]
 800abc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800abcc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800abd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800abd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	461a      	mov	r2, r3
 800abde:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800abe2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800abe6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800abee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800abf2:	e841 2300 	strex	r3, r2, [r1]
 800abf6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800abfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d1da      	bne.n	800abb8 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	3308      	adds	r3, #8
 800ac08:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac0c:	e853 3f00 	ldrex	r3, [r3]
 800ac10:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ac12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ac14:	f023 0301 	bic.w	r3, r3, #1
 800ac18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	3308      	adds	r3, #8
 800ac22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ac26:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ac2a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac2c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ac2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ac32:	e841 2300 	strex	r3, r2, [r1]
 800ac36:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ac38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d1e1      	bne.n	800ac02 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	3308      	adds	r3, #8
 800ac44:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac48:	e853 3f00 	ldrex	r3, [r3]
 800ac4c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ac4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	3308      	adds	r3, #8
 800ac5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ac62:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ac64:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac66:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ac68:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ac6a:	e841 2300 	strex	r3, r2, [r1]
 800ac6e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ac70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d1e3      	bne.n	800ac3e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2220      	movs	r2, #32
 800ac7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2200      	movs	r2, #0
 800ac82:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac8c:	e853 3f00 	ldrex	r3, [r3]
 800ac90:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ac92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac94:	f023 0310 	bic.w	r3, r3, #16
 800ac98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	461a      	mov	r2, r3
 800aca2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800aca6:	65bb      	str	r3, [r7, #88]	; 0x58
 800aca8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acaa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800acac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800acae:	e841 2300 	strex	r3, r2, [r1]
 800acb2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800acb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d1e4      	bne.n	800ac84 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7fb fb49 	bl	8006356 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	1ad3      	subs	r3, r2, r3
 800acd4:	b29b      	uxth	r3, r3
 800acd6:	4619      	mov	r1, r3
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	f000 f905 	bl	800aee8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800acde:	e0dc      	b.n	800ae9a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800acec:	b29b      	uxth	r3, r3
 800acee:	1ad3      	subs	r3, r2, r3
 800acf0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	f000 80ce 	beq.w	800ae9e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800ad02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	f000 80c9 	beq.w	800ae9e <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad14:	e853 3f00 	ldrex	r3, [r3]
 800ad18:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ad1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad1c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ad20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	461a      	mov	r2, r3
 800ad2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ad2e:	647b      	str	r3, [r7, #68]	; 0x44
 800ad30:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad32:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ad34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ad36:	e841 2300 	strex	r3, r2, [r1]
 800ad3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ad3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d1e4      	bne.n	800ad0c <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	3308      	adds	r3, #8
 800ad48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad4c:	e853 3f00 	ldrex	r3, [r3]
 800ad50:	623b      	str	r3, [r7, #32]
   return(result);
 800ad52:	6a3b      	ldr	r3, [r7, #32]
 800ad54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ad58:	f023 0301 	bic.w	r3, r3, #1
 800ad5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	3308      	adds	r3, #8
 800ad66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ad6a:	633a      	str	r2, [r7, #48]	; 0x30
 800ad6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad72:	e841 2300 	strex	r3, r2, [r1]
 800ad76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ad78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1e1      	bne.n	800ad42 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2220      	movs	r2, #32
 800ad82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	e853 3f00 	ldrex	r3, [r3]
 800ad9e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	f023 0310 	bic.w	r3, r3, #16
 800ada6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	461a      	mov	r2, r3
 800adb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800adb4:	61fb      	str	r3, [r7, #28]
 800adb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adb8:	69b9      	ldr	r1, [r7, #24]
 800adba:	69fa      	ldr	r2, [r7, #28]
 800adbc:	e841 2300 	strex	r3, r2, [r1]
 800adc0:	617b      	str	r3, [r7, #20]
   return(result);
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d1e4      	bne.n	800ad92 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800adc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800adcc:	4619      	mov	r1, r3
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	f000 f88a 	bl	800aee8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800add4:	e063      	b.n	800ae9e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800add6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d00e      	beq.n	800ae00 <HAL_UART_IRQHandler+0x584>
 800ade2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ade6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800adea:	2b00      	cmp	r3, #0
 800adec:	d008      	beq.n	800ae00 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800adf6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f000 fe85 	bl	800bb08 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800adfe:	e051      	b.n	800aea4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ae00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d014      	beq.n	800ae36 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ae0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d105      	bne.n	800ae24 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ae18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d008      	beq.n	800ae36 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d03a      	beq.n	800aea2 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	4798      	blx	r3
    }
    return;
 800ae34:	e035      	b.n	800aea2 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ae36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d009      	beq.n	800ae56 <HAL_UART_IRQHandler+0x5da>
 800ae42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d003      	beq.n	800ae56 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 fe2f 	bl	800bab2 <UART_EndTransmit_IT>
    return;
 800ae54:	e026      	b.n	800aea4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ae56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d009      	beq.n	800ae76 <HAL_UART_IRQHandler+0x5fa>
 800ae62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae66:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d003      	beq.n	800ae76 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f000 fe5e 	bl	800bb30 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ae74:	e016      	b.n	800aea4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ae76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d010      	beq.n	800aea4 <HAL_UART_IRQHandler+0x628>
 800ae82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	da0c      	bge.n	800aea4 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f000 fe46 	bl	800bb1c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ae90:	e008      	b.n	800aea4 <HAL_UART_IRQHandler+0x628>
      return;
 800ae92:	bf00      	nop
 800ae94:	e006      	b.n	800aea4 <HAL_UART_IRQHandler+0x628>
    return;
 800ae96:	bf00      	nop
 800ae98:	e004      	b.n	800aea4 <HAL_UART_IRQHandler+0x628>
      return;
 800ae9a:	bf00      	nop
 800ae9c:	e002      	b.n	800aea4 <HAL_UART_IRQHandler+0x628>
      return;
 800ae9e:	bf00      	nop
 800aea0:	e000      	b.n	800aea4 <HAL_UART_IRQHandler+0x628>
    return;
 800aea2:	bf00      	nop
  }
}
 800aea4:	37e8      	adds	r7, #232	; 0xe8
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd80      	pop	{r7, pc}
 800aeaa:	bf00      	nop

0800aeac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b083      	sub	sp, #12
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800aeb4:	bf00      	nop
 800aeb6:	370c      	adds	r7, #12
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebe:	4770      	bx	lr

0800aec0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aec0:	b480      	push	{r7}
 800aec2:	b083      	sub	sp, #12
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800aec8:	bf00      	nop
 800aeca:	370c      	adds	r7, #12
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr

0800aed4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aedc:	bf00      	nop
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	460b      	mov	r3, r1
 800aef2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800aef4:	bf00      	nop
 800aef6:	370c      	adds	r7, #12
 800aef8:	46bd      	mov	sp, r7
 800aefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefe:	4770      	bx	lr

0800af00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800af00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800af04:	b08c      	sub	sp, #48	; 0x30
 800af06:	af00      	add	r7, sp, #0
 800af08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800af0a:	2300      	movs	r3, #0
 800af0c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	689a      	ldr	r2, [r3, #8]
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	691b      	ldr	r3, [r3, #16]
 800af18:	431a      	orrs	r2, r3
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	695b      	ldr	r3, [r3, #20]
 800af1e:	431a      	orrs	r2, r3
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	69db      	ldr	r3, [r3, #28]
 800af24:	4313      	orrs	r3, r2
 800af26:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	681a      	ldr	r2, [r3, #0]
 800af2e:	4bab      	ldr	r3, [pc, #684]	; (800b1dc <UART_SetConfig+0x2dc>)
 800af30:	4013      	ands	r3, r2
 800af32:	697a      	ldr	r2, [r7, #20]
 800af34:	6812      	ldr	r2, [r2, #0]
 800af36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af38:	430b      	orrs	r3, r1
 800af3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	685b      	ldr	r3, [r3, #4]
 800af42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	68da      	ldr	r2, [r3, #12]
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	430a      	orrs	r2, r1
 800af50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800af52:	697b      	ldr	r3, [r7, #20]
 800af54:	699b      	ldr	r3, [r3, #24]
 800af56:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	4aa0      	ldr	r2, [pc, #640]	; (800b1e0 <UART_SetConfig+0x2e0>)
 800af5e:	4293      	cmp	r3, r2
 800af60:	d004      	beq.n	800af6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	6a1b      	ldr	r3, [r3, #32]
 800af66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800af68:	4313      	orrs	r3, r2
 800af6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	689b      	ldr	r3, [r3, #8]
 800af72:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800af76:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800af7a:	697a      	ldr	r2, [r7, #20]
 800af7c:	6812      	ldr	r2, [r2, #0]
 800af7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af80:	430b      	orrs	r3, r1
 800af82:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af8a:	f023 010f 	bic.w	r1, r3, #15
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	430a      	orrs	r2, r1
 800af98:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	4a91      	ldr	r2, [pc, #580]	; (800b1e4 <UART_SetConfig+0x2e4>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d125      	bne.n	800aff0 <UART_SetConfig+0xf0>
 800afa4:	4b90      	ldr	r3, [pc, #576]	; (800b1e8 <UART_SetConfig+0x2e8>)
 800afa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800afaa:	f003 0303 	and.w	r3, r3, #3
 800afae:	2b03      	cmp	r3, #3
 800afb0:	d81a      	bhi.n	800afe8 <UART_SetConfig+0xe8>
 800afb2:	a201      	add	r2, pc, #4	; (adr r2, 800afb8 <UART_SetConfig+0xb8>)
 800afb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afb8:	0800afc9 	.word	0x0800afc9
 800afbc:	0800afd9 	.word	0x0800afd9
 800afc0:	0800afd1 	.word	0x0800afd1
 800afc4:	0800afe1 	.word	0x0800afe1
 800afc8:	2301      	movs	r3, #1
 800afca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800afce:	e0d6      	b.n	800b17e <UART_SetConfig+0x27e>
 800afd0:	2302      	movs	r3, #2
 800afd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800afd6:	e0d2      	b.n	800b17e <UART_SetConfig+0x27e>
 800afd8:	2304      	movs	r3, #4
 800afda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800afde:	e0ce      	b.n	800b17e <UART_SetConfig+0x27e>
 800afe0:	2308      	movs	r3, #8
 800afe2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800afe6:	e0ca      	b.n	800b17e <UART_SetConfig+0x27e>
 800afe8:	2310      	movs	r3, #16
 800afea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800afee:	e0c6      	b.n	800b17e <UART_SetConfig+0x27e>
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4a7d      	ldr	r2, [pc, #500]	; (800b1ec <UART_SetConfig+0x2ec>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d138      	bne.n	800b06c <UART_SetConfig+0x16c>
 800affa:	4b7b      	ldr	r3, [pc, #492]	; (800b1e8 <UART_SetConfig+0x2e8>)
 800affc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b000:	f003 030c 	and.w	r3, r3, #12
 800b004:	2b0c      	cmp	r3, #12
 800b006:	d82d      	bhi.n	800b064 <UART_SetConfig+0x164>
 800b008:	a201      	add	r2, pc, #4	; (adr r2, 800b010 <UART_SetConfig+0x110>)
 800b00a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b00e:	bf00      	nop
 800b010:	0800b045 	.word	0x0800b045
 800b014:	0800b065 	.word	0x0800b065
 800b018:	0800b065 	.word	0x0800b065
 800b01c:	0800b065 	.word	0x0800b065
 800b020:	0800b055 	.word	0x0800b055
 800b024:	0800b065 	.word	0x0800b065
 800b028:	0800b065 	.word	0x0800b065
 800b02c:	0800b065 	.word	0x0800b065
 800b030:	0800b04d 	.word	0x0800b04d
 800b034:	0800b065 	.word	0x0800b065
 800b038:	0800b065 	.word	0x0800b065
 800b03c:	0800b065 	.word	0x0800b065
 800b040:	0800b05d 	.word	0x0800b05d
 800b044:	2300      	movs	r3, #0
 800b046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b04a:	e098      	b.n	800b17e <UART_SetConfig+0x27e>
 800b04c:	2302      	movs	r3, #2
 800b04e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b052:	e094      	b.n	800b17e <UART_SetConfig+0x27e>
 800b054:	2304      	movs	r3, #4
 800b056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b05a:	e090      	b.n	800b17e <UART_SetConfig+0x27e>
 800b05c:	2308      	movs	r3, #8
 800b05e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b062:	e08c      	b.n	800b17e <UART_SetConfig+0x27e>
 800b064:	2310      	movs	r3, #16
 800b066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b06a:	e088      	b.n	800b17e <UART_SetConfig+0x27e>
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	4a5f      	ldr	r2, [pc, #380]	; (800b1f0 <UART_SetConfig+0x2f0>)
 800b072:	4293      	cmp	r3, r2
 800b074:	d125      	bne.n	800b0c2 <UART_SetConfig+0x1c2>
 800b076:	4b5c      	ldr	r3, [pc, #368]	; (800b1e8 <UART_SetConfig+0x2e8>)
 800b078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b07c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b080:	2b30      	cmp	r3, #48	; 0x30
 800b082:	d016      	beq.n	800b0b2 <UART_SetConfig+0x1b2>
 800b084:	2b30      	cmp	r3, #48	; 0x30
 800b086:	d818      	bhi.n	800b0ba <UART_SetConfig+0x1ba>
 800b088:	2b20      	cmp	r3, #32
 800b08a:	d00a      	beq.n	800b0a2 <UART_SetConfig+0x1a2>
 800b08c:	2b20      	cmp	r3, #32
 800b08e:	d814      	bhi.n	800b0ba <UART_SetConfig+0x1ba>
 800b090:	2b00      	cmp	r3, #0
 800b092:	d002      	beq.n	800b09a <UART_SetConfig+0x19a>
 800b094:	2b10      	cmp	r3, #16
 800b096:	d008      	beq.n	800b0aa <UART_SetConfig+0x1aa>
 800b098:	e00f      	b.n	800b0ba <UART_SetConfig+0x1ba>
 800b09a:	2300      	movs	r3, #0
 800b09c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0a0:	e06d      	b.n	800b17e <UART_SetConfig+0x27e>
 800b0a2:	2302      	movs	r3, #2
 800b0a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0a8:	e069      	b.n	800b17e <UART_SetConfig+0x27e>
 800b0aa:	2304      	movs	r3, #4
 800b0ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0b0:	e065      	b.n	800b17e <UART_SetConfig+0x27e>
 800b0b2:	2308      	movs	r3, #8
 800b0b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0b8:	e061      	b.n	800b17e <UART_SetConfig+0x27e>
 800b0ba:	2310      	movs	r3, #16
 800b0bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0c0:	e05d      	b.n	800b17e <UART_SetConfig+0x27e>
 800b0c2:	697b      	ldr	r3, [r7, #20]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4a4b      	ldr	r2, [pc, #300]	; (800b1f4 <UART_SetConfig+0x2f4>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d125      	bne.n	800b118 <UART_SetConfig+0x218>
 800b0cc:	4b46      	ldr	r3, [pc, #280]	; (800b1e8 <UART_SetConfig+0x2e8>)
 800b0ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b0d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b0d6:	2bc0      	cmp	r3, #192	; 0xc0
 800b0d8:	d016      	beq.n	800b108 <UART_SetConfig+0x208>
 800b0da:	2bc0      	cmp	r3, #192	; 0xc0
 800b0dc:	d818      	bhi.n	800b110 <UART_SetConfig+0x210>
 800b0de:	2b80      	cmp	r3, #128	; 0x80
 800b0e0:	d00a      	beq.n	800b0f8 <UART_SetConfig+0x1f8>
 800b0e2:	2b80      	cmp	r3, #128	; 0x80
 800b0e4:	d814      	bhi.n	800b110 <UART_SetConfig+0x210>
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d002      	beq.n	800b0f0 <UART_SetConfig+0x1f0>
 800b0ea:	2b40      	cmp	r3, #64	; 0x40
 800b0ec:	d008      	beq.n	800b100 <UART_SetConfig+0x200>
 800b0ee:	e00f      	b.n	800b110 <UART_SetConfig+0x210>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0f6:	e042      	b.n	800b17e <UART_SetConfig+0x27e>
 800b0f8:	2302      	movs	r3, #2
 800b0fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0fe:	e03e      	b.n	800b17e <UART_SetConfig+0x27e>
 800b100:	2304      	movs	r3, #4
 800b102:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b106:	e03a      	b.n	800b17e <UART_SetConfig+0x27e>
 800b108:	2308      	movs	r3, #8
 800b10a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b10e:	e036      	b.n	800b17e <UART_SetConfig+0x27e>
 800b110:	2310      	movs	r3, #16
 800b112:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b116:	e032      	b.n	800b17e <UART_SetConfig+0x27e>
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a30      	ldr	r2, [pc, #192]	; (800b1e0 <UART_SetConfig+0x2e0>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d12a      	bne.n	800b178 <UART_SetConfig+0x278>
 800b122:	4b31      	ldr	r3, [pc, #196]	; (800b1e8 <UART_SetConfig+0x2e8>)
 800b124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b128:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b12c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b130:	d01a      	beq.n	800b168 <UART_SetConfig+0x268>
 800b132:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b136:	d81b      	bhi.n	800b170 <UART_SetConfig+0x270>
 800b138:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b13c:	d00c      	beq.n	800b158 <UART_SetConfig+0x258>
 800b13e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b142:	d815      	bhi.n	800b170 <UART_SetConfig+0x270>
 800b144:	2b00      	cmp	r3, #0
 800b146:	d003      	beq.n	800b150 <UART_SetConfig+0x250>
 800b148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b14c:	d008      	beq.n	800b160 <UART_SetConfig+0x260>
 800b14e:	e00f      	b.n	800b170 <UART_SetConfig+0x270>
 800b150:	2300      	movs	r3, #0
 800b152:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b156:	e012      	b.n	800b17e <UART_SetConfig+0x27e>
 800b158:	2302      	movs	r3, #2
 800b15a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b15e:	e00e      	b.n	800b17e <UART_SetConfig+0x27e>
 800b160:	2304      	movs	r3, #4
 800b162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b166:	e00a      	b.n	800b17e <UART_SetConfig+0x27e>
 800b168:	2308      	movs	r3, #8
 800b16a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b16e:	e006      	b.n	800b17e <UART_SetConfig+0x27e>
 800b170:	2310      	movs	r3, #16
 800b172:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b176:	e002      	b.n	800b17e <UART_SetConfig+0x27e>
 800b178:	2310      	movs	r3, #16
 800b17a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	4a17      	ldr	r2, [pc, #92]	; (800b1e0 <UART_SetConfig+0x2e0>)
 800b184:	4293      	cmp	r3, r2
 800b186:	f040 80a8 	bne.w	800b2da <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b18a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b18e:	2b08      	cmp	r3, #8
 800b190:	d834      	bhi.n	800b1fc <UART_SetConfig+0x2fc>
 800b192:	a201      	add	r2, pc, #4	; (adr r2, 800b198 <UART_SetConfig+0x298>)
 800b194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b198:	0800b1bd 	.word	0x0800b1bd
 800b19c:	0800b1fd 	.word	0x0800b1fd
 800b1a0:	0800b1c5 	.word	0x0800b1c5
 800b1a4:	0800b1fd 	.word	0x0800b1fd
 800b1a8:	0800b1cb 	.word	0x0800b1cb
 800b1ac:	0800b1fd 	.word	0x0800b1fd
 800b1b0:	0800b1fd 	.word	0x0800b1fd
 800b1b4:	0800b1fd 	.word	0x0800b1fd
 800b1b8:	0800b1d3 	.word	0x0800b1d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1bc:	f7fd f8d4 	bl	8008368 <HAL_RCC_GetPCLK1Freq>
 800b1c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b1c2:	e021      	b.n	800b208 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b1c4:	4b0c      	ldr	r3, [pc, #48]	; (800b1f8 <UART_SetConfig+0x2f8>)
 800b1c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b1c8:	e01e      	b.n	800b208 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b1ca:	f7fd f861 	bl	8008290 <HAL_RCC_GetSysClockFreq>
 800b1ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b1d0:	e01a      	b.n	800b208 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b1d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b1d8:	e016      	b.n	800b208 <UART_SetConfig+0x308>
 800b1da:	bf00      	nop
 800b1dc:	cfff69f3 	.word	0xcfff69f3
 800b1e0:	40008000 	.word	0x40008000
 800b1e4:	40013800 	.word	0x40013800
 800b1e8:	40021000 	.word	0x40021000
 800b1ec:	40004400 	.word	0x40004400
 800b1f0:	40004800 	.word	0x40004800
 800b1f4:	40004c00 	.word	0x40004c00
 800b1f8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b206:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	f000 812a 	beq.w	800b464 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b214:	4a9e      	ldr	r2, [pc, #632]	; (800b490 <UART_SetConfig+0x590>)
 800b216:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b21a:	461a      	mov	r2, r3
 800b21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b21e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b222:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	685a      	ldr	r2, [r3, #4]
 800b228:	4613      	mov	r3, r2
 800b22a:	005b      	lsls	r3, r3, #1
 800b22c:	4413      	add	r3, r2
 800b22e:	69ba      	ldr	r2, [r7, #24]
 800b230:	429a      	cmp	r2, r3
 800b232:	d305      	bcc.n	800b240 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b23a:	69ba      	ldr	r2, [r7, #24]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d903      	bls.n	800b248 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b240:	2301      	movs	r3, #1
 800b242:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b246:	e10d      	b.n	800b464 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b24a:	2200      	movs	r2, #0
 800b24c:	60bb      	str	r3, [r7, #8]
 800b24e:	60fa      	str	r2, [r7, #12]
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b254:	4a8e      	ldr	r2, [pc, #568]	; (800b490 <UART_SetConfig+0x590>)
 800b256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	2200      	movs	r2, #0
 800b25e:	603b      	str	r3, [r7, #0]
 800b260:	607a      	str	r2, [r7, #4]
 800b262:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b266:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b26a:	f7f5 f831 	bl	80002d0 <__aeabi_uldivmod>
 800b26e:	4602      	mov	r2, r0
 800b270:	460b      	mov	r3, r1
 800b272:	4610      	mov	r0, r2
 800b274:	4619      	mov	r1, r3
 800b276:	f04f 0200 	mov.w	r2, #0
 800b27a:	f04f 0300 	mov.w	r3, #0
 800b27e:	020b      	lsls	r3, r1, #8
 800b280:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b284:	0202      	lsls	r2, r0, #8
 800b286:	6979      	ldr	r1, [r7, #20]
 800b288:	6849      	ldr	r1, [r1, #4]
 800b28a:	0849      	lsrs	r1, r1, #1
 800b28c:	2000      	movs	r0, #0
 800b28e:	460c      	mov	r4, r1
 800b290:	4605      	mov	r5, r0
 800b292:	eb12 0804 	adds.w	r8, r2, r4
 800b296:	eb43 0905 	adc.w	r9, r3, r5
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	685b      	ldr	r3, [r3, #4]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	469a      	mov	sl, r3
 800b2a2:	4693      	mov	fp, r2
 800b2a4:	4652      	mov	r2, sl
 800b2a6:	465b      	mov	r3, fp
 800b2a8:	4640      	mov	r0, r8
 800b2aa:	4649      	mov	r1, r9
 800b2ac:	f7f5 f810 	bl	80002d0 <__aeabi_uldivmod>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	460b      	mov	r3, r1
 800b2b4:	4613      	mov	r3, r2
 800b2b6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b2b8:	6a3b      	ldr	r3, [r7, #32]
 800b2ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b2be:	d308      	bcc.n	800b2d2 <UART_SetConfig+0x3d2>
 800b2c0:	6a3b      	ldr	r3, [r7, #32]
 800b2c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b2c6:	d204      	bcs.n	800b2d2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	6a3a      	ldr	r2, [r7, #32]
 800b2ce:	60da      	str	r2, [r3, #12]
 800b2d0:	e0c8      	b.n	800b464 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b2d8:	e0c4      	b.n	800b464 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	69db      	ldr	r3, [r3, #28]
 800b2de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b2e2:	d167      	bne.n	800b3b4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800b2e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b2e8:	2b08      	cmp	r3, #8
 800b2ea:	d828      	bhi.n	800b33e <UART_SetConfig+0x43e>
 800b2ec:	a201      	add	r2, pc, #4	; (adr r2, 800b2f4 <UART_SetConfig+0x3f4>)
 800b2ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2f2:	bf00      	nop
 800b2f4:	0800b319 	.word	0x0800b319
 800b2f8:	0800b321 	.word	0x0800b321
 800b2fc:	0800b329 	.word	0x0800b329
 800b300:	0800b33f 	.word	0x0800b33f
 800b304:	0800b32f 	.word	0x0800b32f
 800b308:	0800b33f 	.word	0x0800b33f
 800b30c:	0800b33f 	.word	0x0800b33f
 800b310:	0800b33f 	.word	0x0800b33f
 800b314:	0800b337 	.word	0x0800b337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b318:	f7fd f826 	bl	8008368 <HAL_RCC_GetPCLK1Freq>
 800b31c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b31e:	e014      	b.n	800b34a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b320:	f7fd f838 	bl	8008394 <HAL_RCC_GetPCLK2Freq>
 800b324:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b326:	e010      	b.n	800b34a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b328:	4b5a      	ldr	r3, [pc, #360]	; (800b494 <UART_SetConfig+0x594>)
 800b32a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b32c:	e00d      	b.n	800b34a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b32e:	f7fc ffaf 	bl	8008290 <HAL_RCC_GetSysClockFreq>
 800b332:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b334:	e009      	b.n	800b34a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b33a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b33c:	e005      	b.n	800b34a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800b33e:	2300      	movs	r3, #0
 800b340:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b342:	2301      	movs	r3, #1
 800b344:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b348:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b34a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	f000 8089 	beq.w	800b464 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b356:	4a4e      	ldr	r2, [pc, #312]	; (800b490 <UART_SetConfig+0x590>)
 800b358:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b35c:	461a      	mov	r2, r3
 800b35e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b360:	fbb3 f3f2 	udiv	r3, r3, r2
 800b364:	005a      	lsls	r2, r3, #1
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	685b      	ldr	r3, [r3, #4]
 800b36a:	085b      	lsrs	r3, r3, #1
 800b36c:	441a      	add	r2, r3
 800b36e:	697b      	ldr	r3, [r7, #20]
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	fbb2 f3f3 	udiv	r3, r2, r3
 800b376:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b378:	6a3b      	ldr	r3, [r7, #32]
 800b37a:	2b0f      	cmp	r3, #15
 800b37c:	d916      	bls.n	800b3ac <UART_SetConfig+0x4ac>
 800b37e:	6a3b      	ldr	r3, [r7, #32]
 800b380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b384:	d212      	bcs.n	800b3ac <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b386:	6a3b      	ldr	r3, [r7, #32]
 800b388:	b29b      	uxth	r3, r3
 800b38a:	f023 030f 	bic.w	r3, r3, #15
 800b38e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b390:	6a3b      	ldr	r3, [r7, #32]
 800b392:	085b      	lsrs	r3, r3, #1
 800b394:	b29b      	uxth	r3, r3
 800b396:	f003 0307 	and.w	r3, r3, #7
 800b39a:	b29a      	uxth	r2, r3
 800b39c:	8bfb      	ldrh	r3, [r7, #30]
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	8bfa      	ldrh	r2, [r7, #30]
 800b3a8:	60da      	str	r2, [r3, #12]
 800b3aa:	e05b      	b.n	800b464 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b3b2:	e057      	b.n	800b464 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b3b4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b3b8:	2b08      	cmp	r3, #8
 800b3ba:	d828      	bhi.n	800b40e <UART_SetConfig+0x50e>
 800b3bc:	a201      	add	r2, pc, #4	; (adr r2, 800b3c4 <UART_SetConfig+0x4c4>)
 800b3be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3c2:	bf00      	nop
 800b3c4:	0800b3e9 	.word	0x0800b3e9
 800b3c8:	0800b3f1 	.word	0x0800b3f1
 800b3cc:	0800b3f9 	.word	0x0800b3f9
 800b3d0:	0800b40f 	.word	0x0800b40f
 800b3d4:	0800b3ff 	.word	0x0800b3ff
 800b3d8:	0800b40f 	.word	0x0800b40f
 800b3dc:	0800b40f 	.word	0x0800b40f
 800b3e0:	0800b40f 	.word	0x0800b40f
 800b3e4:	0800b407 	.word	0x0800b407
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b3e8:	f7fc ffbe 	bl	8008368 <HAL_RCC_GetPCLK1Freq>
 800b3ec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b3ee:	e014      	b.n	800b41a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b3f0:	f7fc ffd0 	bl	8008394 <HAL_RCC_GetPCLK2Freq>
 800b3f4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b3f6:	e010      	b.n	800b41a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b3f8:	4b26      	ldr	r3, [pc, #152]	; (800b494 <UART_SetConfig+0x594>)
 800b3fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b3fc:	e00d      	b.n	800b41a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b3fe:	f7fc ff47 	bl	8008290 <HAL_RCC_GetSysClockFreq>
 800b402:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b404:	e009      	b.n	800b41a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b406:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b40a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b40c:	e005      	b.n	800b41a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800b40e:	2300      	movs	r3, #0
 800b410:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b412:	2301      	movs	r3, #1
 800b414:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b418:	bf00      	nop
    }

    if (pclk != 0U)
 800b41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d021      	beq.n	800b464 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b424:	4a1a      	ldr	r2, [pc, #104]	; (800b490 <UART_SetConfig+0x590>)
 800b426:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b42a:	461a      	mov	r2, r3
 800b42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42e:	fbb3 f2f2 	udiv	r2, r3, r2
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	685b      	ldr	r3, [r3, #4]
 800b436:	085b      	lsrs	r3, r3, #1
 800b438:	441a      	add	r2, r3
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b442:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b444:	6a3b      	ldr	r3, [r7, #32]
 800b446:	2b0f      	cmp	r3, #15
 800b448:	d909      	bls.n	800b45e <UART_SetConfig+0x55e>
 800b44a:	6a3b      	ldr	r3, [r7, #32]
 800b44c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b450:	d205      	bcs.n	800b45e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b452:	6a3b      	ldr	r3, [r7, #32]
 800b454:	b29a      	uxth	r2, r3
 800b456:	697b      	ldr	r3, [r7, #20]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	60da      	str	r2, [r3, #12]
 800b45c:	e002      	b.n	800b464 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b45e:	2301      	movs	r3, #1
 800b460:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	2201      	movs	r2, #1
 800b468:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b46c:	697b      	ldr	r3, [r7, #20]
 800b46e:	2201      	movs	r2, #1
 800b470:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	2200      	movs	r2, #0
 800b478:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	2200      	movs	r2, #0
 800b47e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800b480:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800b484:	4618      	mov	r0, r3
 800b486:	3730      	adds	r7, #48	; 0x30
 800b488:	46bd      	mov	sp, r7
 800b48a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b48e:	bf00      	nop
 800b490:	0800c73c 	.word	0x0800c73c
 800b494:	00f42400 	.word	0x00f42400

0800b498 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b498:	b480      	push	{r7}
 800b49a:	b083      	sub	sp, #12
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4a4:	f003 0301 	and.w	r3, r3, #1
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d00a      	beq.n	800b4c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	430a      	orrs	r2, r1
 800b4c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4c6:	f003 0302 	and.w	r3, r3, #2
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d00a      	beq.n	800b4e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	685b      	ldr	r3, [r3, #4]
 800b4d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	430a      	orrs	r2, r1
 800b4e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4e8:	f003 0304 	and.w	r3, r3, #4
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d00a      	beq.n	800b506 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	685b      	ldr	r3, [r3, #4]
 800b4f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	430a      	orrs	r2, r1
 800b504:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b50a:	f003 0308 	and.w	r3, r3, #8
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d00a      	beq.n	800b528 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	685b      	ldr	r3, [r3, #4]
 800b518:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	430a      	orrs	r2, r1
 800b526:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b52c:	f003 0310 	and.w	r3, r3, #16
 800b530:	2b00      	cmp	r3, #0
 800b532:	d00a      	beq.n	800b54a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	689b      	ldr	r3, [r3, #8]
 800b53a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	430a      	orrs	r2, r1
 800b548:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b54e:	f003 0320 	and.w	r3, r3, #32
 800b552:	2b00      	cmp	r3, #0
 800b554:	d00a      	beq.n	800b56c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	689b      	ldr	r3, [r3, #8]
 800b55c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	430a      	orrs	r2, r1
 800b56a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b574:	2b00      	cmp	r3, #0
 800b576:	d01a      	beq.n	800b5ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	430a      	orrs	r2, r1
 800b58c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b592:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b596:	d10a      	bne.n	800b5ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	685b      	ldr	r3, [r3, #4]
 800b59e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	430a      	orrs	r2, r1
 800b5ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d00a      	beq.n	800b5d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	430a      	orrs	r2, r1
 800b5ce:	605a      	str	r2, [r3, #4]
  }
}
 800b5d0:	bf00      	nop
 800b5d2:	370c      	adds	r7, #12
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr

0800b5dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b086      	sub	sp, #24
 800b5e0:	af02      	add	r7, sp, #8
 800b5e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b5ec:	f7f8 f9ae 	bl	800394c <HAL_GetTick>
 800b5f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f003 0308 	and.w	r3, r3, #8
 800b5fc:	2b08      	cmp	r3, #8
 800b5fe:	d10e      	bne.n	800b61e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b600:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b604:	9300      	str	r3, [sp, #0]
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	2200      	movs	r2, #0
 800b60a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	f000 f82f 	bl	800b672 <UART_WaitOnFlagUntilTimeout>
 800b614:	4603      	mov	r3, r0
 800b616:	2b00      	cmp	r3, #0
 800b618:	d001      	beq.n	800b61e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b61a:	2303      	movs	r3, #3
 800b61c:	e025      	b.n	800b66a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f003 0304 	and.w	r3, r3, #4
 800b628:	2b04      	cmp	r3, #4
 800b62a:	d10e      	bne.n	800b64a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b62c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b630:	9300      	str	r3, [sp, #0]
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2200      	movs	r2, #0
 800b636:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 f819 	bl	800b672 <UART_WaitOnFlagUntilTimeout>
 800b640:	4603      	mov	r3, r0
 800b642:	2b00      	cmp	r3, #0
 800b644:	d001      	beq.n	800b64a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b646:	2303      	movs	r3, #3
 800b648:	e00f      	b.n	800b66a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2220      	movs	r2, #32
 800b64e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2220      	movs	r2, #32
 800b656:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2200      	movs	r2, #0
 800b65e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2200      	movs	r2, #0
 800b664:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b668:	2300      	movs	r3, #0
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3710      	adds	r7, #16
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}

0800b672 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b672:	b580      	push	{r7, lr}
 800b674:	b09c      	sub	sp, #112	; 0x70
 800b676:	af00      	add	r7, sp, #0
 800b678:	60f8      	str	r0, [r7, #12]
 800b67a:	60b9      	str	r1, [r7, #8]
 800b67c:	603b      	str	r3, [r7, #0]
 800b67e:	4613      	mov	r3, r2
 800b680:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b682:	e0a9      	b.n	800b7d8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b684:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b68a:	f000 80a5 	beq.w	800b7d8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b68e:	f7f8 f95d 	bl	800394c <HAL_GetTick>
 800b692:	4602      	mov	r2, r0
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	1ad3      	subs	r3, r2, r3
 800b698:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d302      	bcc.n	800b6a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800b69e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d140      	bne.n	800b726 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b6ac:	e853 3f00 	ldrex	r3, [r3]
 800b6b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b6b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b6b8:	667b      	str	r3, [r7, #100]	; 0x64
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	461a      	mov	r2, r3
 800b6c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b6c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b6c4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b6c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b6ca:	e841 2300 	strex	r3, r2, [r1]
 800b6ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b6d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d1e6      	bne.n	800b6a4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	3308      	adds	r3, #8
 800b6dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6e0:	e853 3f00 	ldrex	r3, [r3]
 800b6e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b6e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6e8:	f023 0301 	bic.w	r3, r3, #1
 800b6ec:	663b      	str	r3, [r7, #96]	; 0x60
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	3308      	adds	r3, #8
 800b6f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b6f6:	64ba      	str	r2, [r7, #72]	; 0x48
 800b6f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b6fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b6fe:	e841 2300 	strex	r3, r2, [r1]
 800b702:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b706:	2b00      	cmp	r3, #0
 800b708:	d1e5      	bne.n	800b6d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2220      	movs	r2, #32
 800b70e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	2220      	movs	r2, #32
 800b716:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	2200      	movs	r2, #0
 800b71e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800b722:	2303      	movs	r3, #3
 800b724:	e069      	b.n	800b7fa <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f003 0304 	and.w	r3, r3, #4
 800b730:	2b00      	cmp	r3, #0
 800b732:	d051      	beq.n	800b7d8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	69db      	ldr	r3, [r3, #28]
 800b73a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b73e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b742:	d149      	bne.n	800b7d8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b74c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b756:	e853 3f00 	ldrex	r3, [r3]
 800b75a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b75c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b75e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b762:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	461a      	mov	r2, r3
 800b76a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b76c:	637b      	str	r3, [r7, #52]	; 0x34
 800b76e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b770:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b772:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b774:	e841 2300 	strex	r3, r2, [r1]
 800b778:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b77a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d1e6      	bne.n	800b74e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	3308      	adds	r3, #8
 800b786:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	e853 3f00 	ldrex	r3, [r3]
 800b78e:	613b      	str	r3, [r7, #16]
   return(result);
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	f023 0301 	bic.w	r3, r3, #1
 800b796:	66bb      	str	r3, [r7, #104]	; 0x68
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	3308      	adds	r3, #8
 800b79e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b7a0:	623a      	str	r2, [r7, #32]
 800b7a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7a4:	69f9      	ldr	r1, [r7, #28]
 800b7a6:	6a3a      	ldr	r2, [r7, #32]
 800b7a8:	e841 2300 	strex	r3, r2, [r1]
 800b7ac:	61bb      	str	r3, [r7, #24]
   return(result);
 800b7ae:	69bb      	ldr	r3, [r7, #24]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d1e5      	bne.n	800b780 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2220      	movs	r2, #32
 800b7b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2220      	movs	r2, #32
 800b7c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2220      	movs	r2, #32
 800b7c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800b7d4:	2303      	movs	r3, #3
 800b7d6:	e010      	b.n	800b7fa <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	69da      	ldr	r2, [r3, #28]
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	4013      	ands	r3, r2
 800b7e2:	68ba      	ldr	r2, [r7, #8]
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	bf0c      	ite	eq
 800b7e8:	2301      	moveq	r3, #1
 800b7ea:	2300      	movne	r3, #0
 800b7ec:	b2db      	uxtb	r3, r3
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	79fb      	ldrb	r3, [r7, #7]
 800b7f2:	429a      	cmp	r2, r3
 800b7f4:	f43f af46 	beq.w	800b684 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b7f8:	2300      	movs	r3, #0
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	3770      	adds	r7, #112	; 0x70
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}

0800b802 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b802:	b480      	push	{r7}
 800b804:	b08f      	sub	sp, #60	; 0x3c
 800b806:	af00      	add	r7, sp, #0
 800b808:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b810:	6a3b      	ldr	r3, [r7, #32]
 800b812:	e853 3f00 	ldrex	r3, [r3]
 800b816:	61fb      	str	r3, [r7, #28]
   return(result);
 800b818:	69fb      	ldr	r3, [r7, #28]
 800b81a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b81e:	637b      	str	r3, [r7, #52]	; 0x34
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	461a      	mov	r2, r3
 800b826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b828:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b82a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b82c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b82e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b830:	e841 2300 	strex	r3, r2, [r1]
 800b834:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d1e6      	bne.n	800b80a <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	3308      	adds	r3, #8
 800b842:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	e853 3f00 	ldrex	r3, [r3]
 800b84a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800b852:	633b      	str	r3, [r7, #48]	; 0x30
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	3308      	adds	r3, #8
 800b85a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b85c:	61ba      	str	r2, [r7, #24]
 800b85e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b860:	6979      	ldr	r1, [r7, #20]
 800b862:	69ba      	ldr	r2, [r7, #24]
 800b864:	e841 2300 	strex	r3, r2, [r1]
 800b868:	613b      	str	r3, [r7, #16]
   return(result);
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d1e5      	bne.n	800b83c <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2220      	movs	r2, #32
 800b874:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800b878:	bf00      	nop
 800b87a:	373c      	adds	r7, #60	; 0x3c
 800b87c:	46bd      	mov	sp, r7
 800b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b882:	4770      	bx	lr

0800b884 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b884:	b480      	push	{r7}
 800b886:	b095      	sub	sp, #84	; 0x54
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b894:	e853 3f00 	ldrex	r3, [r3]
 800b898:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b89a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b89c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b8a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	461a      	mov	r2, r3
 800b8a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8aa:	643b      	str	r3, [r7, #64]	; 0x40
 800b8ac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b8b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b8b2:	e841 2300 	strex	r3, r2, [r1]
 800b8b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b8b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d1e6      	bne.n	800b88c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	3308      	adds	r3, #8
 800b8c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8c6:	6a3b      	ldr	r3, [r7, #32]
 800b8c8:	e853 3f00 	ldrex	r3, [r3]
 800b8cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800b8ce:	69fb      	ldr	r3, [r7, #28]
 800b8d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b8d4:	f023 0301 	bic.w	r3, r3, #1
 800b8d8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	3308      	adds	r3, #8
 800b8e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b8e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b8e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b8e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b8ea:	e841 2300 	strex	r3, r2, [r1]
 800b8ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d1e3      	bne.n	800b8be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8fa:	2b01      	cmp	r3, #1
 800b8fc:	d118      	bne.n	800b930 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	e853 3f00 	ldrex	r3, [r3]
 800b90a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	f023 0310 	bic.w	r3, r3, #16
 800b912:	647b      	str	r3, [r7, #68]	; 0x44
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	461a      	mov	r2, r3
 800b91a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b91c:	61bb      	str	r3, [r7, #24]
 800b91e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b920:	6979      	ldr	r1, [r7, #20]
 800b922:	69ba      	ldr	r2, [r7, #24]
 800b924:	e841 2300 	strex	r3, r2, [r1]
 800b928:	613b      	str	r3, [r7, #16]
   return(result);
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d1e6      	bne.n	800b8fe <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2220      	movs	r2, #32
 800b934:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2200      	movs	r2, #0
 800b93c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2200      	movs	r2, #0
 800b942:	671a      	str	r2, [r3, #112]	; 0x70
}
 800b944:	bf00      	nop
 800b946:	3754      	adds	r7, #84	; 0x54
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b090      	sub	sp, #64	; 0x40
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b95c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	f003 0320 	and.w	r3, r3, #32
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d137      	bne.n	800b9dc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b96c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b96e:	2200      	movs	r2, #0
 800b970:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	3308      	adds	r3, #8
 800b97a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b97e:	e853 3f00 	ldrex	r3, [r3]
 800b982:	623b      	str	r3, [r7, #32]
   return(result);
 800b984:	6a3b      	ldr	r3, [r7, #32]
 800b986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b98a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b98c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	3308      	adds	r3, #8
 800b992:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b994:	633a      	str	r2, [r7, #48]	; 0x30
 800b996:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b998:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b99a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b99c:	e841 2300 	strex	r3, r2, [r1]
 800b9a0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b9a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d1e5      	bne.n	800b974 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b9a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ae:	693b      	ldr	r3, [r7, #16]
 800b9b0:	e853 3f00 	ldrex	r3, [r3]
 800b9b4:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9bc:	637b      	str	r3, [r7, #52]	; 0x34
 800b9be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9c6:	61fb      	str	r3, [r7, #28]
 800b9c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ca:	69b9      	ldr	r1, [r7, #24]
 800b9cc:	69fa      	ldr	r2, [r7, #28]
 800b9ce:	e841 2300 	strex	r3, r2, [r1]
 800b9d2:	617b      	str	r3, [r7, #20]
   return(result);
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d1e6      	bne.n	800b9a8 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b9da:	e002      	b.n	800b9e2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b9dc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b9de:	f7ff fa65 	bl	800aeac <HAL_UART_TxCpltCallback>
}
 800b9e2:	bf00      	nop
 800b9e4:	3740      	adds	r7, #64	; 0x40
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}

0800b9ea <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b9ea:	b580      	push	{r7, lr}
 800b9ec:	b084      	sub	sp, #16
 800b9ee:	af00      	add	r7, sp, #0
 800b9f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9f6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b9f8:	68f8      	ldr	r0, [r7, #12]
 800b9fa:	f7ff fa61 	bl	800aec0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b9fe:	bf00      	nop
 800ba00:	3710      	adds	r7, #16
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}

0800ba06 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ba06:	b580      	push	{r7, lr}
 800ba08:	b086      	sub	sp, #24
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba12:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ba14:	697b      	ldr	r3, [r7, #20]
 800ba16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba1a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba22:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	689b      	ldr	r3, [r3, #8]
 800ba2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba2e:	2b80      	cmp	r3, #128	; 0x80
 800ba30:	d109      	bne.n	800ba46 <UART_DMAError+0x40>
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	2b21      	cmp	r3, #33	; 0x21
 800ba36:	d106      	bne.n	800ba46 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800ba40:	6978      	ldr	r0, [r7, #20]
 800ba42:	f7ff fede 	bl	800b802 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	689b      	ldr	r3, [r3, #8]
 800ba4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba50:	2b40      	cmp	r3, #64	; 0x40
 800ba52:	d109      	bne.n	800ba68 <UART_DMAError+0x62>
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	2b22      	cmp	r3, #34	; 0x22
 800ba58:	d106      	bne.n	800ba68 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800ba62:	6978      	ldr	r0, [r7, #20]
 800ba64:	f7ff ff0e 	bl	800b884 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba6e:	f043 0210 	orr.w	r2, r3, #16
 800ba72:	697b      	ldr	r3, [r7, #20]
 800ba74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ba78:	6978      	ldr	r0, [r7, #20]
 800ba7a:	f7ff fa2b 	bl	800aed4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba7e:	bf00      	nop
 800ba80:	3718      	adds	r7, #24
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b084      	sub	sp, #16
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	2200      	movs	r2, #0
 800ba98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800baa4:	68f8      	ldr	r0, [r7, #12]
 800baa6:	f7ff fa15 	bl	800aed4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800baaa:	bf00      	nop
 800baac:	3710      	adds	r7, #16
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}

0800bab2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bab2:	b580      	push	{r7, lr}
 800bab4:	b088      	sub	sp, #32
 800bab6:	af00      	add	r7, sp, #0
 800bab8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	e853 3f00 	ldrex	r3, [r3]
 800bac6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bace:	61fb      	str	r3, [r7, #28]
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	461a      	mov	r2, r3
 800bad6:	69fb      	ldr	r3, [r7, #28]
 800bad8:	61bb      	str	r3, [r7, #24]
 800bada:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800badc:	6979      	ldr	r1, [r7, #20]
 800bade:	69ba      	ldr	r2, [r7, #24]
 800bae0:	e841 2300 	strex	r3, r2, [r1]
 800bae4:	613b      	str	r3, [r7, #16]
   return(result);
 800bae6:	693b      	ldr	r3, [r7, #16]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d1e6      	bne.n	800baba <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2220      	movs	r2, #32
 800baf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2200      	movs	r2, #0
 800baf8:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f7ff f9d6 	bl	800aeac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb00:	bf00      	nop
 800bb02:	3720      	adds	r7, #32
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bb10:	bf00      	nop
 800bb12:	370c      	adds	r7, #12
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b083      	sub	sp, #12
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bb24:	bf00      	nop
 800bb26:	370c      	adds	r7, #12
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2e:	4770      	bx	lr

0800bb30 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bb30:	b480      	push	{r7}
 800bb32:	b083      	sub	sp, #12
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bb38:	bf00      	nop
 800bb3a:	370c      	adds	r7, #12
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb42:	4770      	bx	lr

0800bb44 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bb44:	b480      	push	{r7}
 800bb46:	b085      	sub	sp, #20
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bb52:	2b01      	cmp	r3, #1
 800bb54:	d101      	bne.n	800bb5a <HAL_UARTEx_DisableFifoMode+0x16>
 800bb56:	2302      	movs	r3, #2
 800bb58:	e027      	b.n	800bbaa <HAL_UARTEx_DisableFifoMode+0x66>
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2224      	movs	r2, #36	; 0x24
 800bb66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	681a      	ldr	r2, [r3, #0]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f022 0201 	bic.w	r2, r2, #1
 800bb80:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bb88:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	68fa      	ldr	r2, [r7, #12]
 800bb96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2220      	movs	r2, #32
 800bb9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2200      	movs	r2, #0
 800bba4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bba8:	2300      	movs	r3, #0
}
 800bbaa:	4618      	mov	r0, r3
 800bbac:	3714      	adds	r7, #20
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb4:	4770      	bx	lr

0800bbb6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bbb6:	b580      	push	{r7, lr}
 800bbb8:	b084      	sub	sp, #16
 800bbba:	af00      	add	r7, sp, #0
 800bbbc:	6078      	str	r0, [r7, #4]
 800bbbe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bbc6:	2b01      	cmp	r3, #1
 800bbc8:	d101      	bne.n	800bbce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bbca:	2302      	movs	r3, #2
 800bbcc:	e02d      	b.n	800bc2a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2201      	movs	r2, #1
 800bbd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2224      	movs	r2, #36	; 0x24
 800bbda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f022 0201 	bic.w	r2, r2, #1
 800bbf4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	689b      	ldr	r3, [r3, #8]
 800bbfc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	683a      	ldr	r2, [r7, #0]
 800bc06:	430a      	orrs	r2, r1
 800bc08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	f000 f850 	bl	800bcb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	68fa      	ldr	r2, [r7, #12]
 800bc16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2220      	movs	r2, #32
 800bc1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2200      	movs	r2, #0
 800bc24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bc28:	2300      	movs	r3, #0
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3710      	adds	r7, #16
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}

0800bc32 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc32:	b580      	push	{r7, lr}
 800bc34:	b084      	sub	sp, #16
 800bc36:	af00      	add	r7, sp, #0
 800bc38:	6078      	str	r0, [r7, #4]
 800bc3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bc42:	2b01      	cmp	r3, #1
 800bc44:	d101      	bne.n	800bc4a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bc46:	2302      	movs	r3, #2
 800bc48:	e02d      	b.n	800bca6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2201      	movs	r2, #1
 800bc4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2224      	movs	r2, #36	; 0x24
 800bc56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f022 0201 	bic.w	r2, r2, #1
 800bc70:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	689b      	ldr	r3, [r3, #8]
 800bc78:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	683a      	ldr	r2, [r7, #0]
 800bc82:	430a      	orrs	r2, r1
 800bc84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc86:	6878      	ldr	r0, [r7, #4]
 800bc88:	f000 f812 	bl	800bcb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	68fa      	ldr	r2, [r7, #12]
 800bc92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2220      	movs	r2, #32
 800bc98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bca4:	2300      	movs	r3, #0
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3710      	adds	r7, #16
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}
	...

0800bcb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bcb0:	b480      	push	{r7}
 800bcb2:	b085      	sub	sp, #20
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d108      	bne.n	800bcd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2201      	movs	r2, #1
 800bccc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bcd0:	e031      	b.n	800bd36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bcd2:	2308      	movs	r3, #8
 800bcd4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bcd6:	2308      	movs	r3, #8
 800bcd8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	689b      	ldr	r3, [r3, #8]
 800bce0:	0e5b      	lsrs	r3, r3, #25
 800bce2:	b2db      	uxtb	r3, r3
 800bce4:	f003 0307 	and.w	r3, r3, #7
 800bce8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	689b      	ldr	r3, [r3, #8]
 800bcf0:	0f5b      	lsrs	r3, r3, #29
 800bcf2:	b2db      	uxtb	r3, r3
 800bcf4:	f003 0307 	and.w	r3, r3, #7
 800bcf8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bcfa:	7bbb      	ldrb	r3, [r7, #14]
 800bcfc:	7b3a      	ldrb	r2, [r7, #12]
 800bcfe:	4911      	ldr	r1, [pc, #68]	; (800bd44 <UARTEx_SetNbDataToProcess+0x94>)
 800bd00:	5c8a      	ldrb	r2, [r1, r2]
 800bd02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bd06:	7b3a      	ldrb	r2, [r7, #12]
 800bd08:	490f      	ldr	r1, [pc, #60]	; (800bd48 <UARTEx_SetNbDataToProcess+0x98>)
 800bd0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bd0c:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd10:	b29a      	uxth	r2, r3
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd18:	7bfb      	ldrb	r3, [r7, #15]
 800bd1a:	7b7a      	ldrb	r2, [r7, #13]
 800bd1c:	4909      	ldr	r1, [pc, #36]	; (800bd44 <UARTEx_SetNbDataToProcess+0x94>)
 800bd1e:	5c8a      	ldrb	r2, [r1, r2]
 800bd20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bd24:	7b7a      	ldrb	r2, [r7, #13]
 800bd26:	4908      	ldr	r1, [pc, #32]	; (800bd48 <UARTEx_SetNbDataToProcess+0x98>)
 800bd28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bd2a:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd2e:	b29a      	uxth	r2, r3
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800bd36:	bf00      	nop
 800bd38:	3714      	adds	r7, #20
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd40:	4770      	bx	lr
 800bd42:	bf00      	nop
 800bd44:	0800c754 	.word	0x0800c754
 800bd48:	0800c75c 	.word	0x0800c75c

0800bd4c <_vsniprintf_r>:
 800bd4c:	b530      	push	{r4, r5, lr}
 800bd4e:	4614      	mov	r4, r2
 800bd50:	2c00      	cmp	r4, #0
 800bd52:	b09b      	sub	sp, #108	; 0x6c
 800bd54:	4605      	mov	r5, r0
 800bd56:	461a      	mov	r2, r3
 800bd58:	da05      	bge.n	800bd66 <_vsniprintf_r+0x1a>
 800bd5a:	238b      	movs	r3, #139	; 0x8b
 800bd5c:	6003      	str	r3, [r0, #0]
 800bd5e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd62:	b01b      	add	sp, #108	; 0x6c
 800bd64:	bd30      	pop	{r4, r5, pc}
 800bd66:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bd6a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bd6e:	bf14      	ite	ne
 800bd70:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bd74:	4623      	moveq	r3, r4
 800bd76:	9302      	str	r3, [sp, #8]
 800bd78:	9305      	str	r3, [sp, #20]
 800bd7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bd7e:	9100      	str	r1, [sp, #0]
 800bd80:	9104      	str	r1, [sp, #16]
 800bd82:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bd86:	4669      	mov	r1, sp
 800bd88:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bd8a:	f000 f9ad 	bl	800c0e8 <_svfiprintf_r>
 800bd8e:	1c43      	adds	r3, r0, #1
 800bd90:	bfbc      	itt	lt
 800bd92:	238b      	movlt	r3, #139	; 0x8b
 800bd94:	602b      	strlt	r3, [r5, #0]
 800bd96:	2c00      	cmp	r4, #0
 800bd98:	d0e3      	beq.n	800bd62 <_vsniprintf_r+0x16>
 800bd9a:	9b00      	ldr	r3, [sp, #0]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	701a      	strb	r2, [r3, #0]
 800bda0:	e7df      	b.n	800bd62 <_vsniprintf_r+0x16>
	...

0800bda4 <vsniprintf>:
 800bda4:	b507      	push	{r0, r1, r2, lr}
 800bda6:	9300      	str	r3, [sp, #0]
 800bda8:	4613      	mov	r3, r2
 800bdaa:	460a      	mov	r2, r1
 800bdac:	4601      	mov	r1, r0
 800bdae:	4803      	ldr	r0, [pc, #12]	; (800bdbc <vsniprintf+0x18>)
 800bdb0:	6800      	ldr	r0, [r0, #0]
 800bdb2:	f7ff ffcb 	bl	800bd4c <_vsniprintf_r>
 800bdb6:	b003      	add	sp, #12
 800bdb8:	f85d fb04 	ldr.w	pc, [sp], #4
 800bdbc:	2000014c 	.word	0x2000014c

0800bdc0 <memset>:
 800bdc0:	4402      	add	r2, r0
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	4293      	cmp	r3, r2
 800bdc6:	d100      	bne.n	800bdca <memset+0xa>
 800bdc8:	4770      	bx	lr
 800bdca:	f803 1b01 	strb.w	r1, [r3], #1
 800bdce:	e7f9      	b.n	800bdc4 <memset+0x4>

0800bdd0 <__errno>:
 800bdd0:	4b01      	ldr	r3, [pc, #4]	; (800bdd8 <__errno+0x8>)
 800bdd2:	6818      	ldr	r0, [r3, #0]
 800bdd4:	4770      	bx	lr
 800bdd6:	bf00      	nop
 800bdd8:	2000014c 	.word	0x2000014c

0800bddc <__libc_init_array>:
 800bddc:	b570      	push	{r4, r5, r6, lr}
 800bdde:	4d0d      	ldr	r5, [pc, #52]	; (800be14 <__libc_init_array+0x38>)
 800bde0:	4c0d      	ldr	r4, [pc, #52]	; (800be18 <__libc_init_array+0x3c>)
 800bde2:	1b64      	subs	r4, r4, r5
 800bde4:	10a4      	asrs	r4, r4, #2
 800bde6:	2600      	movs	r6, #0
 800bde8:	42a6      	cmp	r6, r4
 800bdea:	d109      	bne.n	800be00 <__libc_init_array+0x24>
 800bdec:	4d0b      	ldr	r5, [pc, #44]	; (800be1c <__libc_init_array+0x40>)
 800bdee:	4c0c      	ldr	r4, [pc, #48]	; (800be20 <__libc_init_array+0x44>)
 800bdf0:	f000 fc6a 	bl	800c6c8 <_init>
 800bdf4:	1b64      	subs	r4, r4, r5
 800bdf6:	10a4      	asrs	r4, r4, #2
 800bdf8:	2600      	movs	r6, #0
 800bdfa:	42a6      	cmp	r6, r4
 800bdfc:	d105      	bne.n	800be0a <__libc_init_array+0x2e>
 800bdfe:	bd70      	pop	{r4, r5, r6, pc}
 800be00:	f855 3b04 	ldr.w	r3, [r5], #4
 800be04:	4798      	blx	r3
 800be06:	3601      	adds	r6, #1
 800be08:	e7ee      	b.n	800bde8 <__libc_init_array+0xc>
 800be0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800be0e:	4798      	blx	r3
 800be10:	3601      	adds	r6, #1
 800be12:	e7f2      	b.n	800bdfa <__libc_init_array+0x1e>
 800be14:	0800c7a0 	.word	0x0800c7a0
 800be18:	0800c7a0 	.word	0x0800c7a0
 800be1c:	0800c7a0 	.word	0x0800c7a0
 800be20:	0800c7a4 	.word	0x0800c7a4

0800be24 <__retarget_lock_acquire_recursive>:
 800be24:	4770      	bx	lr

0800be26 <__retarget_lock_release_recursive>:
 800be26:	4770      	bx	lr

0800be28 <memcpy>:
 800be28:	440a      	add	r2, r1
 800be2a:	4291      	cmp	r1, r2
 800be2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800be30:	d100      	bne.n	800be34 <memcpy+0xc>
 800be32:	4770      	bx	lr
 800be34:	b510      	push	{r4, lr}
 800be36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be3e:	4291      	cmp	r1, r2
 800be40:	d1f9      	bne.n	800be36 <memcpy+0xe>
 800be42:	bd10      	pop	{r4, pc}

0800be44 <_free_r>:
 800be44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be46:	2900      	cmp	r1, #0
 800be48:	d044      	beq.n	800bed4 <_free_r+0x90>
 800be4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be4e:	9001      	str	r0, [sp, #4]
 800be50:	2b00      	cmp	r3, #0
 800be52:	f1a1 0404 	sub.w	r4, r1, #4
 800be56:	bfb8      	it	lt
 800be58:	18e4      	addlt	r4, r4, r3
 800be5a:	f000 f8df 	bl	800c01c <__malloc_lock>
 800be5e:	4a1e      	ldr	r2, [pc, #120]	; (800bed8 <_free_r+0x94>)
 800be60:	9801      	ldr	r0, [sp, #4]
 800be62:	6813      	ldr	r3, [r2, #0]
 800be64:	b933      	cbnz	r3, 800be74 <_free_r+0x30>
 800be66:	6063      	str	r3, [r4, #4]
 800be68:	6014      	str	r4, [r2, #0]
 800be6a:	b003      	add	sp, #12
 800be6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800be70:	f000 b8da 	b.w	800c028 <__malloc_unlock>
 800be74:	42a3      	cmp	r3, r4
 800be76:	d908      	bls.n	800be8a <_free_r+0x46>
 800be78:	6825      	ldr	r5, [r4, #0]
 800be7a:	1961      	adds	r1, r4, r5
 800be7c:	428b      	cmp	r3, r1
 800be7e:	bf01      	itttt	eq
 800be80:	6819      	ldreq	r1, [r3, #0]
 800be82:	685b      	ldreq	r3, [r3, #4]
 800be84:	1949      	addeq	r1, r1, r5
 800be86:	6021      	streq	r1, [r4, #0]
 800be88:	e7ed      	b.n	800be66 <_free_r+0x22>
 800be8a:	461a      	mov	r2, r3
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	b10b      	cbz	r3, 800be94 <_free_r+0x50>
 800be90:	42a3      	cmp	r3, r4
 800be92:	d9fa      	bls.n	800be8a <_free_r+0x46>
 800be94:	6811      	ldr	r1, [r2, #0]
 800be96:	1855      	adds	r5, r2, r1
 800be98:	42a5      	cmp	r5, r4
 800be9a:	d10b      	bne.n	800beb4 <_free_r+0x70>
 800be9c:	6824      	ldr	r4, [r4, #0]
 800be9e:	4421      	add	r1, r4
 800bea0:	1854      	adds	r4, r2, r1
 800bea2:	42a3      	cmp	r3, r4
 800bea4:	6011      	str	r1, [r2, #0]
 800bea6:	d1e0      	bne.n	800be6a <_free_r+0x26>
 800bea8:	681c      	ldr	r4, [r3, #0]
 800beaa:	685b      	ldr	r3, [r3, #4]
 800beac:	6053      	str	r3, [r2, #4]
 800beae:	440c      	add	r4, r1
 800beb0:	6014      	str	r4, [r2, #0]
 800beb2:	e7da      	b.n	800be6a <_free_r+0x26>
 800beb4:	d902      	bls.n	800bebc <_free_r+0x78>
 800beb6:	230c      	movs	r3, #12
 800beb8:	6003      	str	r3, [r0, #0]
 800beba:	e7d6      	b.n	800be6a <_free_r+0x26>
 800bebc:	6825      	ldr	r5, [r4, #0]
 800bebe:	1961      	adds	r1, r4, r5
 800bec0:	428b      	cmp	r3, r1
 800bec2:	bf04      	itt	eq
 800bec4:	6819      	ldreq	r1, [r3, #0]
 800bec6:	685b      	ldreq	r3, [r3, #4]
 800bec8:	6063      	str	r3, [r4, #4]
 800beca:	bf04      	itt	eq
 800becc:	1949      	addeq	r1, r1, r5
 800bece:	6021      	streq	r1, [r4, #0]
 800bed0:	6054      	str	r4, [r2, #4]
 800bed2:	e7ca      	b.n	800be6a <_free_r+0x26>
 800bed4:	b003      	add	sp, #12
 800bed6:	bd30      	pop	{r4, r5, pc}
 800bed8:	20000d04 	.word	0x20000d04

0800bedc <sbrk_aligned>:
 800bedc:	b570      	push	{r4, r5, r6, lr}
 800bede:	4e0e      	ldr	r6, [pc, #56]	; (800bf18 <sbrk_aligned+0x3c>)
 800bee0:	460c      	mov	r4, r1
 800bee2:	6831      	ldr	r1, [r6, #0]
 800bee4:	4605      	mov	r5, r0
 800bee6:	b911      	cbnz	r1, 800beee <sbrk_aligned+0x12>
 800bee8:	f000 fba6 	bl	800c638 <_sbrk_r>
 800beec:	6030      	str	r0, [r6, #0]
 800beee:	4621      	mov	r1, r4
 800bef0:	4628      	mov	r0, r5
 800bef2:	f000 fba1 	bl	800c638 <_sbrk_r>
 800bef6:	1c43      	adds	r3, r0, #1
 800bef8:	d00a      	beq.n	800bf10 <sbrk_aligned+0x34>
 800befa:	1cc4      	adds	r4, r0, #3
 800befc:	f024 0403 	bic.w	r4, r4, #3
 800bf00:	42a0      	cmp	r0, r4
 800bf02:	d007      	beq.n	800bf14 <sbrk_aligned+0x38>
 800bf04:	1a21      	subs	r1, r4, r0
 800bf06:	4628      	mov	r0, r5
 800bf08:	f000 fb96 	bl	800c638 <_sbrk_r>
 800bf0c:	3001      	adds	r0, #1
 800bf0e:	d101      	bne.n	800bf14 <sbrk_aligned+0x38>
 800bf10:	f04f 34ff 	mov.w	r4, #4294967295
 800bf14:	4620      	mov	r0, r4
 800bf16:	bd70      	pop	{r4, r5, r6, pc}
 800bf18:	20000d08 	.word	0x20000d08

0800bf1c <_malloc_r>:
 800bf1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf20:	1ccd      	adds	r5, r1, #3
 800bf22:	f025 0503 	bic.w	r5, r5, #3
 800bf26:	3508      	adds	r5, #8
 800bf28:	2d0c      	cmp	r5, #12
 800bf2a:	bf38      	it	cc
 800bf2c:	250c      	movcc	r5, #12
 800bf2e:	2d00      	cmp	r5, #0
 800bf30:	4607      	mov	r7, r0
 800bf32:	db01      	blt.n	800bf38 <_malloc_r+0x1c>
 800bf34:	42a9      	cmp	r1, r5
 800bf36:	d905      	bls.n	800bf44 <_malloc_r+0x28>
 800bf38:	230c      	movs	r3, #12
 800bf3a:	603b      	str	r3, [r7, #0]
 800bf3c:	2600      	movs	r6, #0
 800bf3e:	4630      	mov	r0, r6
 800bf40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c018 <_malloc_r+0xfc>
 800bf48:	f000 f868 	bl	800c01c <__malloc_lock>
 800bf4c:	f8d8 3000 	ldr.w	r3, [r8]
 800bf50:	461c      	mov	r4, r3
 800bf52:	bb5c      	cbnz	r4, 800bfac <_malloc_r+0x90>
 800bf54:	4629      	mov	r1, r5
 800bf56:	4638      	mov	r0, r7
 800bf58:	f7ff ffc0 	bl	800bedc <sbrk_aligned>
 800bf5c:	1c43      	adds	r3, r0, #1
 800bf5e:	4604      	mov	r4, r0
 800bf60:	d155      	bne.n	800c00e <_malloc_r+0xf2>
 800bf62:	f8d8 4000 	ldr.w	r4, [r8]
 800bf66:	4626      	mov	r6, r4
 800bf68:	2e00      	cmp	r6, #0
 800bf6a:	d145      	bne.n	800bff8 <_malloc_r+0xdc>
 800bf6c:	2c00      	cmp	r4, #0
 800bf6e:	d048      	beq.n	800c002 <_malloc_r+0xe6>
 800bf70:	6823      	ldr	r3, [r4, #0]
 800bf72:	4631      	mov	r1, r6
 800bf74:	4638      	mov	r0, r7
 800bf76:	eb04 0903 	add.w	r9, r4, r3
 800bf7a:	f000 fb5d 	bl	800c638 <_sbrk_r>
 800bf7e:	4581      	cmp	r9, r0
 800bf80:	d13f      	bne.n	800c002 <_malloc_r+0xe6>
 800bf82:	6821      	ldr	r1, [r4, #0]
 800bf84:	1a6d      	subs	r5, r5, r1
 800bf86:	4629      	mov	r1, r5
 800bf88:	4638      	mov	r0, r7
 800bf8a:	f7ff ffa7 	bl	800bedc <sbrk_aligned>
 800bf8e:	3001      	adds	r0, #1
 800bf90:	d037      	beq.n	800c002 <_malloc_r+0xe6>
 800bf92:	6823      	ldr	r3, [r4, #0]
 800bf94:	442b      	add	r3, r5
 800bf96:	6023      	str	r3, [r4, #0]
 800bf98:	f8d8 3000 	ldr.w	r3, [r8]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d038      	beq.n	800c012 <_malloc_r+0xf6>
 800bfa0:	685a      	ldr	r2, [r3, #4]
 800bfa2:	42a2      	cmp	r2, r4
 800bfa4:	d12b      	bne.n	800bffe <_malloc_r+0xe2>
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	605a      	str	r2, [r3, #4]
 800bfaa:	e00f      	b.n	800bfcc <_malloc_r+0xb0>
 800bfac:	6822      	ldr	r2, [r4, #0]
 800bfae:	1b52      	subs	r2, r2, r5
 800bfb0:	d41f      	bmi.n	800bff2 <_malloc_r+0xd6>
 800bfb2:	2a0b      	cmp	r2, #11
 800bfb4:	d917      	bls.n	800bfe6 <_malloc_r+0xca>
 800bfb6:	1961      	adds	r1, r4, r5
 800bfb8:	42a3      	cmp	r3, r4
 800bfba:	6025      	str	r5, [r4, #0]
 800bfbc:	bf18      	it	ne
 800bfbe:	6059      	strne	r1, [r3, #4]
 800bfc0:	6863      	ldr	r3, [r4, #4]
 800bfc2:	bf08      	it	eq
 800bfc4:	f8c8 1000 	streq.w	r1, [r8]
 800bfc8:	5162      	str	r2, [r4, r5]
 800bfca:	604b      	str	r3, [r1, #4]
 800bfcc:	4638      	mov	r0, r7
 800bfce:	f104 060b 	add.w	r6, r4, #11
 800bfd2:	f000 f829 	bl	800c028 <__malloc_unlock>
 800bfd6:	f026 0607 	bic.w	r6, r6, #7
 800bfda:	1d23      	adds	r3, r4, #4
 800bfdc:	1af2      	subs	r2, r6, r3
 800bfde:	d0ae      	beq.n	800bf3e <_malloc_r+0x22>
 800bfe0:	1b9b      	subs	r3, r3, r6
 800bfe2:	50a3      	str	r3, [r4, r2]
 800bfe4:	e7ab      	b.n	800bf3e <_malloc_r+0x22>
 800bfe6:	42a3      	cmp	r3, r4
 800bfe8:	6862      	ldr	r2, [r4, #4]
 800bfea:	d1dd      	bne.n	800bfa8 <_malloc_r+0x8c>
 800bfec:	f8c8 2000 	str.w	r2, [r8]
 800bff0:	e7ec      	b.n	800bfcc <_malloc_r+0xb0>
 800bff2:	4623      	mov	r3, r4
 800bff4:	6864      	ldr	r4, [r4, #4]
 800bff6:	e7ac      	b.n	800bf52 <_malloc_r+0x36>
 800bff8:	4634      	mov	r4, r6
 800bffa:	6876      	ldr	r6, [r6, #4]
 800bffc:	e7b4      	b.n	800bf68 <_malloc_r+0x4c>
 800bffe:	4613      	mov	r3, r2
 800c000:	e7cc      	b.n	800bf9c <_malloc_r+0x80>
 800c002:	230c      	movs	r3, #12
 800c004:	603b      	str	r3, [r7, #0]
 800c006:	4638      	mov	r0, r7
 800c008:	f000 f80e 	bl	800c028 <__malloc_unlock>
 800c00c:	e797      	b.n	800bf3e <_malloc_r+0x22>
 800c00e:	6025      	str	r5, [r4, #0]
 800c010:	e7dc      	b.n	800bfcc <_malloc_r+0xb0>
 800c012:	605b      	str	r3, [r3, #4]
 800c014:	deff      	udf	#255	; 0xff
 800c016:	bf00      	nop
 800c018:	20000d04 	.word	0x20000d04

0800c01c <__malloc_lock>:
 800c01c:	4801      	ldr	r0, [pc, #4]	; (800c024 <__malloc_lock+0x8>)
 800c01e:	f7ff bf01 	b.w	800be24 <__retarget_lock_acquire_recursive>
 800c022:	bf00      	nop
 800c024:	20000d00 	.word	0x20000d00

0800c028 <__malloc_unlock>:
 800c028:	4801      	ldr	r0, [pc, #4]	; (800c030 <__malloc_unlock+0x8>)
 800c02a:	f7ff befc 	b.w	800be26 <__retarget_lock_release_recursive>
 800c02e:	bf00      	nop
 800c030:	20000d00 	.word	0x20000d00

0800c034 <__ssputs_r>:
 800c034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c038:	688e      	ldr	r6, [r1, #8]
 800c03a:	461f      	mov	r7, r3
 800c03c:	42be      	cmp	r6, r7
 800c03e:	680b      	ldr	r3, [r1, #0]
 800c040:	4682      	mov	sl, r0
 800c042:	460c      	mov	r4, r1
 800c044:	4690      	mov	r8, r2
 800c046:	d82c      	bhi.n	800c0a2 <__ssputs_r+0x6e>
 800c048:	898a      	ldrh	r2, [r1, #12]
 800c04a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c04e:	d026      	beq.n	800c09e <__ssputs_r+0x6a>
 800c050:	6965      	ldr	r5, [r4, #20]
 800c052:	6909      	ldr	r1, [r1, #16]
 800c054:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c058:	eba3 0901 	sub.w	r9, r3, r1
 800c05c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c060:	1c7b      	adds	r3, r7, #1
 800c062:	444b      	add	r3, r9
 800c064:	106d      	asrs	r5, r5, #1
 800c066:	429d      	cmp	r5, r3
 800c068:	bf38      	it	cc
 800c06a:	461d      	movcc	r5, r3
 800c06c:	0553      	lsls	r3, r2, #21
 800c06e:	d527      	bpl.n	800c0c0 <__ssputs_r+0x8c>
 800c070:	4629      	mov	r1, r5
 800c072:	f7ff ff53 	bl	800bf1c <_malloc_r>
 800c076:	4606      	mov	r6, r0
 800c078:	b360      	cbz	r0, 800c0d4 <__ssputs_r+0xa0>
 800c07a:	6921      	ldr	r1, [r4, #16]
 800c07c:	464a      	mov	r2, r9
 800c07e:	f7ff fed3 	bl	800be28 <memcpy>
 800c082:	89a3      	ldrh	r3, [r4, #12]
 800c084:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c08c:	81a3      	strh	r3, [r4, #12]
 800c08e:	6126      	str	r6, [r4, #16]
 800c090:	6165      	str	r5, [r4, #20]
 800c092:	444e      	add	r6, r9
 800c094:	eba5 0509 	sub.w	r5, r5, r9
 800c098:	6026      	str	r6, [r4, #0]
 800c09a:	60a5      	str	r5, [r4, #8]
 800c09c:	463e      	mov	r6, r7
 800c09e:	42be      	cmp	r6, r7
 800c0a0:	d900      	bls.n	800c0a4 <__ssputs_r+0x70>
 800c0a2:	463e      	mov	r6, r7
 800c0a4:	6820      	ldr	r0, [r4, #0]
 800c0a6:	4632      	mov	r2, r6
 800c0a8:	4641      	mov	r1, r8
 800c0aa:	f000 faab 	bl	800c604 <memmove>
 800c0ae:	68a3      	ldr	r3, [r4, #8]
 800c0b0:	1b9b      	subs	r3, r3, r6
 800c0b2:	60a3      	str	r3, [r4, #8]
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	4433      	add	r3, r6
 800c0b8:	6023      	str	r3, [r4, #0]
 800c0ba:	2000      	movs	r0, #0
 800c0bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0c0:	462a      	mov	r2, r5
 800c0c2:	f000 fac9 	bl	800c658 <_realloc_r>
 800c0c6:	4606      	mov	r6, r0
 800c0c8:	2800      	cmp	r0, #0
 800c0ca:	d1e0      	bne.n	800c08e <__ssputs_r+0x5a>
 800c0cc:	6921      	ldr	r1, [r4, #16]
 800c0ce:	4650      	mov	r0, sl
 800c0d0:	f7ff feb8 	bl	800be44 <_free_r>
 800c0d4:	230c      	movs	r3, #12
 800c0d6:	f8ca 3000 	str.w	r3, [sl]
 800c0da:	89a3      	ldrh	r3, [r4, #12]
 800c0dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0e0:	81a3      	strh	r3, [r4, #12]
 800c0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e6:	e7e9      	b.n	800c0bc <__ssputs_r+0x88>

0800c0e8 <_svfiprintf_r>:
 800c0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ec:	4698      	mov	r8, r3
 800c0ee:	898b      	ldrh	r3, [r1, #12]
 800c0f0:	061b      	lsls	r3, r3, #24
 800c0f2:	b09d      	sub	sp, #116	; 0x74
 800c0f4:	4607      	mov	r7, r0
 800c0f6:	460d      	mov	r5, r1
 800c0f8:	4614      	mov	r4, r2
 800c0fa:	d50e      	bpl.n	800c11a <_svfiprintf_r+0x32>
 800c0fc:	690b      	ldr	r3, [r1, #16]
 800c0fe:	b963      	cbnz	r3, 800c11a <_svfiprintf_r+0x32>
 800c100:	2140      	movs	r1, #64	; 0x40
 800c102:	f7ff ff0b 	bl	800bf1c <_malloc_r>
 800c106:	6028      	str	r0, [r5, #0]
 800c108:	6128      	str	r0, [r5, #16]
 800c10a:	b920      	cbnz	r0, 800c116 <_svfiprintf_r+0x2e>
 800c10c:	230c      	movs	r3, #12
 800c10e:	603b      	str	r3, [r7, #0]
 800c110:	f04f 30ff 	mov.w	r0, #4294967295
 800c114:	e0d0      	b.n	800c2b8 <_svfiprintf_r+0x1d0>
 800c116:	2340      	movs	r3, #64	; 0x40
 800c118:	616b      	str	r3, [r5, #20]
 800c11a:	2300      	movs	r3, #0
 800c11c:	9309      	str	r3, [sp, #36]	; 0x24
 800c11e:	2320      	movs	r3, #32
 800c120:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c124:	f8cd 800c 	str.w	r8, [sp, #12]
 800c128:	2330      	movs	r3, #48	; 0x30
 800c12a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c2d0 <_svfiprintf_r+0x1e8>
 800c12e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c132:	f04f 0901 	mov.w	r9, #1
 800c136:	4623      	mov	r3, r4
 800c138:	469a      	mov	sl, r3
 800c13a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c13e:	b10a      	cbz	r2, 800c144 <_svfiprintf_r+0x5c>
 800c140:	2a25      	cmp	r2, #37	; 0x25
 800c142:	d1f9      	bne.n	800c138 <_svfiprintf_r+0x50>
 800c144:	ebba 0b04 	subs.w	fp, sl, r4
 800c148:	d00b      	beq.n	800c162 <_svfiprintf_r+0x7a>
 800c14a:	465b      	mov	r3, fp
 800c14c:	4622      	mov	r2, r4
 800c14e:	4629      	mov	r1, r5
 800c150:	4638      	mov	r0, r7
 800c152:	f7ff ff6f 	bl	800c034 <__ssputs_r>
 800c156:	3001      	adds	r0, #1
 800c158:	f000 80a9 	beq.w	800c2ae <_svfiprintf_r+0x1c6>
 800c15c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c15e:	445a      	add	r2, fp
 800c160:	9209      	str	r2, [sp, #36]	; 0x24
 800c162:	f89a 3000 	ldrb.w	r3, [sl]
 800c166:	2b00      	cmp	r3, #0
 800c168:	f000 80a1 	beq.w	800c2ae <_svfiprintf_r+0x1c6>
 800c16c:	2300      	movs	r3, #0
 800c16e:	f04f 32ff 	mov.w	r2, #4294967295
 800c172:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c176:	f10a 0a01 	add.w	sl, sl, #1
 800c17a:	9304      	str	r3, [sp, #16]
 800c17c:	9307      	str	r3, [sp, #28]
 800c17e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c182:	931a      	str	r3, [sp, #104]	; 0x68
 800c184:	4654      	mov	r4, sl
 800c186:	2205      	movs	r2, #5
 800c188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c18c:	4850      	ldr	r0, [pc, #320]	; (800c2d0 <_svfiprintf_r+0x1e8>)
 800c18e:	f7f4 f84f 	bl	8000230 <memchr>
 800c192:	9a04      	ldr	r2, [sp, #16]
 800c194:	b9d8      	cbnz	r0, 800c1ce <_svfiprintf_r+0xe6>
 800c196:	06d0      	lsls	r0, r2, #27
 800c198:	bf44      	itt	mi
 800c19a:	2320      	movmi	r3, #32
 800c19c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1a0:	0711      	lsls	r1, r2, #28
 800c1a2:	bf44      	itt	mi
 800c1a4:	232b      	movmi	r3, #43	; 0x2b
 800c1a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1aa:	f89a 3000 	ldrb.w	r3, [sl]
 800c1ae:	2b2a      	cmp	r3, #42	; 0x2a
 800c1b0:	d015      	beq.n	800c1de <_svfiprintf_r+0xf6>
 800c1b2:	9a07      	ldr	r2, [sp, #28]
 800c1b4:	4654      	mov	r4, sl
 800c1b6:	2000      	movs	r0, #0
 800c1b8:	f04f 0c0a 	mov.w	ip, #10
 800c1bc:	4621      	mov	r1, r4
 800c1be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1c2:	3b30      	subs	r3, #48	; 0x30
 800c1c4:	2b09      	cmp	r3, #9
 800c1c6:	d94d      	bls.n	800c264 <_svfiprintf_r+0x17c>
 800c1c8:	b1b0      	cbz	r0, 800c1f8 <_svfiprintf_r+0x110>
 800c1ca:	9207      	str	r2, [sp, #28]
 800c1cc:	e014      	b.n	800c1f8 <_svfiprintf_r+0x110>
 800c1ce:	eba0 0308 	sub.w	r3, r0, r8
 800c1d2:	fa09 f303 	lsl.w	r3, r9, r3
 800c1d6:	4313      	orrs	r3, r2
 800c1d8:	9304      	str	r3, [sp, #16]
 800c1da:	46a2      	mov	sl, r4
 800c1dc:	e7d2      	b.n	800c184 <_svfiprintf_r+0x9c>
 800c1de:	9b03      	ldr	r3, [sp, #12]
 800c1e0:	1d19      	adds	r1, r3, #4
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	9103      	str	r1, [sp, #12]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	bfbb      	ittet	lt
 800c1ea:	425b      	neglt	r3, r3
 800c1ec:	f042 0202 	orrlt.w	r2, r2, #2
 800c1f0:	9307      	strge	r3, [sp, #28]
 800c1f2:	9307      	strlt	r3, [sp, #28]
 800c1f4:	bfb8      	it	lt
 800c1f6:	9204      	strlt	r2, [sp, #16]
 800c1f8:	7823      	ldrb	r3, [r4, #0]
 800c1fa:	2b2e      	cmp	r3, #46	; 0x2e
 800c1fc:	d10c      	bne.n	800c218 <_svfiprintf_r+0x130>
 800c1fe:	7863      	ldrb	r3, [r4, #1]
 800c200:	2b2a      	cmp	r3, #42	; 0x2a
 800c202:	d134      	bne.n	800c26e <_svfiprintf_r+0x186>
 800c204:	9b03      	ldr	r3, [sp, #12]
 800c206:	1d1a      	adds	r2, r3, #4
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	9203      	str	r2, [sp, #12]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	bfb8      	it	lt
 800c210:	f04f 33ff 	movlt.w	r3, #4294967295
 800c214:	3402      	adds	r4, #2
 800c216:	9305      	str	r3, [sp, #20]
 800c218:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c2e0 <_svfiprintf_r+0x1f8>
 800c21c:	7821      	ldrb	r1, [r4, #0]
 800c21e:	2203      	movs	r2, #3
 800c220:	4650      	mov	r0, sl
 800c222:	f7f4 f805 	bl	8000230 <memchr>
 800c226:	b138      	cbz	r0, 800c238 <_svfiprintf_r+0x150>
 800c228:	9b04      	ldr	r3, [sp, #16]
 800c22a:	eba0 000a 	sub.w	r0, r0, sl
 800c22e:	2240      	movs	r2, #64	; 0x40
 800c230:	4082      	lsls	r2, r0
 800c232:	4313      	orrs	r3, r2
 800c234:	3401      	adds	r4, #1
 800c236:	9304      	str	r3, [sp, #16]
 800c238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c23c:	4825      	ldr	r0, [pc, #148]	; (800c2d4 <_svfiprintf_r+0x1ec>)
 800c23e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c242:	2206      	movs	r2, #6
 800c244:	f7f3 fff4 	bl	8000230 <memchr>
 800c248:	2800      	cmp	r0, #0
 800c24a:	d038      	beq.n	800c2be <_svfiprintf_r+0x1d6>
 800c24c:	4b22      	ldr	r3, [pc, #136]	; (800c2d8 <_svfiprintf_r+0x1f0>)
 800c24e:	bb1b      	cbnz	r3, 800c298 <_svfiprintf_r+0x1b0>
 800c250:	9b03      	ldr	r3, [sp, #12]
 800c252:	3307      	adds	r3, #7
 800c254:	f023 0307 	bic.w	r3, r3, #7
 800c258:	3308      	adds	r3, #8
 800c25a:	9303      	str	r3, [sp, #12]
 800c25c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c25e:	4433      	add	r3, r6
 800c260:	9309      	str	r3, [sp, #36]	; 0x24
 800c262:	e768      	b.n	800c136 <_svfiprintf_r+0x4e>
 800c264:	fb0c 3202 	mla	r2, ip, r2, r3
 800c268:	460c      	mov	r4, r1
 800c26a:	2001      	movs	r0, #1
 800c26c:	e7a6      	b.n	800c1bc <_svfiprintf_r+0xd4>
 800c26e:	2300      	movs	r3, #0
 800c270:	3401      	adds	r4, #1
 800c272:	9305      	str	r3, [sp, #20]
 800c274:	4619      	mov	r1, r3
 800c276:	f04f 0c0a 	mov.w	ip, #10
 800c27a:	4620      	mov	r0, r4
 800c27c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c280:	3a30      	subs	r2, #48	; 0x30
 800c282:	2a09      	cmp	r2, #9
 800c284:	d903      	bls.n	800c28e <_svfiprintf_r+0x1a6>
 800c286:	2b00      	cmp	r3, #0
 800c288:	d0c6      	beq.n	800c218 <_svfiprintf_r+0x130>
 800c28a:	9105      	str	r1, [sp, #20]
 800c28c:	e7c4      	b.n	800c218 <_svfiprintf_r+0x130>
 800c28e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c292:	4604      	mov	r4, r0
 800c294:	2301      	movs	r3, #1
 800c296:	e7f0      	b.n	800c27a <_svfiprintf_r+0x192>
 800c298:	ab03      	add	r3, sp, #12
 800c29a:	9300      	str	r3, [sp, #0]
 800c29c:	462a      	mov	r2, r5
 800c29e:	4b0f      	ldr	r3, [pc, #60]	; (800c2dc <_svfiprintf_r+0x1f4>)
 800c2a0:	a904      	add	r1, sp, #16
 800c2a2:	4638      	mov	r0, r7
 800c2a4:	f3af 8000 	nop.w
 800c2a8:	1c42      	adds	r2, r0, #1
 800c2aa:	4606      	mov	r6, r0
 800c2ac:	d1d6      	bne.n	800c25c <_svfiprintf_r+0x174>
 800c2ae:	89ab      	ldrh	r3, [r5, #12]
 800c2b0:	065b      	lsls	r3, r3, #25
 800c2b2:	f53f af2d 	bmi.w	800c110 <_svfiprintf_r+0x28>
 800c2b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2b8:	b01d      	add	sp, #116	; 0x74
 800c2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2be:	ab03      	add	r3, sp, #12
 800c2c0:	9300      	str	r3, [sp, #0]
 800c2c2:	462a      	mov	r2, r5
 800c2c4:	4b05      	ldr	r3, [pc, #20]	; (800c2dc <_svfiprintf_r+0x1f4>)
 800c2c6:	a904      	add	r1, sp, #16
 800c2c8:	4638      	mov	r0, r7
 800c2ca:	f000 f879 	bl	800c3c0 <_printf_i>
 800c2ce:	e7eb      	b.n	800c2a8 <_svfiprintf_r+0x1c0>
 800c2d0:	0800c764 	.word	0x0800c764
 800c2d4:	0800c76e 	.word	0x0800c76e
 800c2d8:	00000000 	.word	0x00000000
 800c2dc:	0800c035 	.word	0x0800c035
 800c2e0:	0800c76a 	.word	0x0800c76a

0800c2e4 <_printf_common>:
 800c2e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2e8:	4616      	mov	r6, r2
 800c2ea:	4699      	mov	r9, r3
 800c2ec:	688a      	ldr	r2, [r1, #8]
 800c2ee:	690b      	ldr	r3, [r1, #16]
 800c2f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c2f4:	4293      	cmp	r3, r2
 800c2f6:	bfb8      	it	lt
 800c2f8:	4613      	movlt	r3, r2
 800c2fa:	6033      	str	r3, [r6, #0]
 800c2fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c300:	4607      	mov	r7, r0
 800c302:	460c      	mov	r4, r1
 800c304:	b10a      	cbz	r2, 800c30a <_printf_common+0x26>
 800c306:	3301      	adds	r3, #1
 800c308:	6033      	str	r3, [r6, #0]
 800c30a:	6823      	ldr	r3, [r4, #0]
 800c30c:	0699      	lsls	r1, r3, #26
 800c30e:	bf42      	ittt	mi
 800c310:	6833      	ldrmi	r3, [r6, #0]
 800c312:	3302      	addmi	r3, #2
 800c314:	6033      	strmi	r3, [r6, #0]
 800c316:	6825      	ldr	r5, [r4, #0]
 800c318:	f015 0506 	ands.w	r5, r5, #6
 800c31c:	d106      	bne.n	800c32c <_printf_common+0x48>
 800c31e:	f104 0a19 	add.w	sl, r4, #25
 800c322:	68e3      	ldr	r3, [r4, #12]
 800c324:	6832      	ldr	r2, [r6, #0]
 800c326:	1a9b      	subs	r3, r3, r2
 800c328:	42ab      	cmp	r3, r5
 800c32a:	dc26      	bgt.n	800c37a <_printf_common+0x96>
 800c32c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c330:	1e13      	subs	r3, r2, #0
 800c332:	6822      	ldr	r2, [r4, #0]
 800c334:	bf18      	it	ne
 800c336:	2301      	movne	r3, #1
 800c338:	0692      	lsls	r2, r2, #26
 800c33a:	d42b      	bmi.n	800c394 <_printf_common+0xb0>
 800c33c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c340:	4649      	mov	r1, r9
 800c342:	4638      	mov	r0, r7
 800c344:	47c0      	blx	r8
 800c346:	3001      	adds	r0, #1
 800c348:	d01e      	beq.n	800c388 <_printf_common+0xa4>
 800c34a:	6823      	ldr	r3, [r4, #0]
 800c34c:	6922      	ldr	r2, [r4, #16]
 800c34e:	f003 0306 	and.w	r3, r3, #6
 800c352:	2b04      	cmp	r3, #4
 800c354:	bf02      	ittt	eq
 800c356:	68e5      	ldreq	r5, [r4, #12]
 800c358:	6833      	ldreq	r3, [r6, #0]
 800c35a:	1aed      	subeq	r5, r5, r3
 800c35c:	68a3      	ldr	r3, [r4, #8]
 800c35e:	bf0c      	ite	eq
 800c360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c364:	2500      	movne	r5, #0
 800c366:	4293      	cmp	r3, r2
 800c368:	bfc4      	itt	gt
 800c36a:	1a9b      	subgt	r3, r3, r2
 800c36c:	18ed      	addgt	r5, r5, r3
 800c36e:	2600      	movs	r6, #0
 800c370:	341a      	adds	r4, #26
 800c372:	42b5      	cmp	r5, r6
 800c374:	d11a      	bne.n	800c3ac <_printf_common+0xc8>
 800c376:	2000      	movs	r0, #0
 800c378:	e008      	b.n	800c38c <_printf_common+0xa8>
 800c37a:	2301      	movs	r3, #1
 800c37c:	4652      	mov	r2, sl
 800c37e:	4649      	mov	r1, r9
 800c380:	4638      	mov	r0, r7
 800c382:	47c0      	blx	r8
 800c384:	3001      	adds	r0, #1
 800c386:	d103      	bne.n	800c390 <_printf_common+0xac>
 800c388:	f04f 30ff 	mov.w	r0, #4294967295
 800c38c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c390:	3501      	adds	r5, #1
 800c392:	e7c6      	b.n	800c322 <_printf_common+0x3e>
 800c394:	18e1      	adds	r1, r4, r3
 800c396:	1c5a      	adds	r2, r3, #1
 800c398:	2030      	movs	r0, #48	; 0x30
 800c39a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c39e:	4422      	add	r2, r4
 800c3a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c3a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c3a8:	3302      	adds	r3, #2
 800c3aa:	e7c7      	b.n	800c33c <_printf_common+0x58>
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	4622      	mov	r2, r4
 800c3b0:	4649      	mov	r1, r9
 800c3b2:	4638      	mov	r0, r7
 800c3b4:	47c0      	blx	r8
 800c3b6:	3001      	adds	r0, #1
 800c3b8:	d0e6      	beq.n	800c388 <_printf_common+0xa4>
 800c3ba:	3601      	adds	r6, #1
 800c3bc:	e7d9      	b.n	800c372 <_printf_common+0x8e>
	...

0800c3c0 <_printf_i>:
 800c3c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3c4:	7e0f      	ldrb	r7, [r1, #24]
 800c3c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c3c8:	2f78      	cmp	r7, #120	; 0x78
 800c3ca:	4691      	mov	r9, r2
 800c3cc:	4680      	mov	r8, r0
 800c3ce:	460c      	mov	r4, r1
 800c3d0:	469a      	mov	sl, r3
 800c3d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c3d6:	d807      	bhi.n	800c3e8 <_printf_i+0x28>
 800c3d8:	2f62      	cmp	r7, #98	; 0x62
 800c3da:	d80a      	bhi.n	800c3f2 <_printf_i+0x32>
 800c3dc:	2f00      	cmp	r7, #0
 800c3de:	f000 80d4 	beq.w	800c58a <_printf_i+0x1ca>
 800c3e2:	2f58      	cmp	r7, #88	; 0x58
 800c3e4:	f000 80c0 	beq.w	800c568 <_printf_i+0x1a8>
 800c3e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c3ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c3f0:	e03a      	b.n	800c468 <_printf_i+0xa8>
 800c3f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c3f6:	2b15      	cmp	r3, #21
 800c3f8:	d8f6      	bhi.n	800c3e8 <_printf_i+0x28>
 800c3fa:	a101      	add	r1, pc, #4	; (adr r1, 800c400 <_printf_i+0x40>)
 800c3fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c400:	0800c459 	.word	0x0800c459
 800c404:	0800c46d 	.word	0x0800c46d
 800c408:	0800c3e9 	.word	0x0800c3e9
 800c40c:	0800c3e9 	.word	0x0800c3e9
 800c410:	0800c3e9 	.word	0x0800c3e9
 800c414:	0800c3e9 	.word	0x0800c3e9
 800c418:	0800c46d 	.word	0x0800c46d
 800c41c:	0800c3e9 	.word	0x0800c3e9
 800c420:	0800c3e9 	.word	0x0800c3e9
 800c424:	0800c3e9 	.word	0x0800c3e9
 800c428:	0800c3e9 	.word	0x0800c3e9
 800c42c:	0800c571 	.word	0x0800c571
 800c430:	0800c499 	.word	0x0800c499
 800c434:	0800c52b 	.word	0x0800c52b
 800c438:	0800c3e9 	.word	0x0800c3e9
 800c43c:	0800c3e9 	.word	0x0800c3e9
 800c440:	0800c593 	.word	0x0800c593
 800c444:	0800c3e9 	.word	0x0800c3e9
 800c448:	0800c499 	.word	0x0800c499
 800c44c:	0800c3e9 	.word	0x0800c3e9
 800c450:	0800c3e9 	.word	0x0800c3e9
 800c454:	0800c533 	.word	0x0800c533
 800c458:	682b      	ldr	r3, [r5, #0]
 800c45a:	1d1a      	adds	r2, r3, #4
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	602a      	str	r2, [r5, #0]
 800c460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c468:	2301      	movs	r3, #1
 800c46a:	e09f      	b.n	800c5ac <_printf_i+0x1ec>
 800c46c:	6820      	ldr	r0, [r4, #0]
 800c46e:	682b      	ldr	r3, [r5, #0]
 800c470:	0607      	lsls	r7, r0, #24
 800c472:	f103 0104 	add.w	r1, r3, #4
 800c476:	6029      	str	r1, [r5, #0]
 800c478:	d501      	bpl.n	800c47e <_printf_i+0xbe>
 800c47a:	681e      	ldr	r6, [r3, #0]
 800c47c:	e003      	b.n	800c486 <_printf_i+0xc6>
 800c47e:	0646      	lsls	r6, r0, #25
 800c480:	d5fb      	bpl.n	800c47a <_printf_i+0xba>
 800c482:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c486:	2e00      	cmp	r6, #0
 800c488:	da03      	bge.n	800c492 <_printf_i+0xd2>
 800c48a:	232d      	movs	r3, #45	; 0x2d
 800c48c:	4276      	negs	r6, r6
 800c48e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c492:	485a      	ldr	r0, [pc, #360]	; (800c5fc <_printf_i+0x23c>)
 800c494:	230a      	movs	r3, #10
 800c496:	e012      	b.n	800c4be <_printf_i+0xfe>
 800c498:	682b      	ldr	r3, [r5, #0]
 800c49a:	6820      	ldr	r0, [r4, #0]
 800c49c:	1d19      	adds	r1, r3, #4
 800c49e:	6029      	str	r1, [r5, #0]
 800c4a0:	0605      	lsls	r5, r0, #24
 800c4a2:	d501      	bpl.n	800c4a8 <_printf_i+0xe8>
 800c4a4:	681e      	ldr	r6, [r3, #0]
 800c4a6:	e002      	b.n	800c4ae <_printf_i+0xee>
 800c4a8:	0641      	lsls	r1, r0, #25
 800c4aa:	d5fb      	bpl.n	800c4a4 <_printf_i+0xe4>
 800c4ac:	881e      	ldrh	r6, [r3, #0]
 800c4ae:	4853      	ldr	r0, [pc, #332]	; (800c5fc <_printf_i+0x23c>)
 800c4b0:	2f6f      	cmp	r7, #111	; 0x6f
 800c4b2:	bf0c      	ite	eq
 800c4b4:	2308      	moveq	r3, #8
 800c4b6:	230a      	movne	r3, #10
 800c4b8:	2100      	movs	r1, #0
 800c4ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c4be:	6865      	ldr	r5, [r4, #4]
 800c4c0:	60a5      	str	r5, [r4, #8]
 800c4c2:	2d00      	cmp	r5, #0
 800c4c4:	bfa2      	ittt	ge
 800c4c6:	6821      	ldrge	r1, [r4, #0]
 800c4c8:	f021 0104 	bicge.w	r1, r1, #4
 800c4cc:	6021      	strge	r1, [r4, #0]
 800c4ce:	b90e      	cbnz	r6, 800c4d4 <_printf_i+0x114>
 800c4d0:	2d00      	cmp	r5, #0
 800c4d2:	d04b      	beq.n	800c56c <_printf_i+0x1ac>
 800c4d4:	4615      	mov	r5, r2
 800c4d6:	fbb6 f1f3 	udiv	r1, r6, r3
 800c4da:	fb03 6711 	mls	r7, r3, r1, r6
 800c4de:	5dc7      	ldrb	r7, [r0, r7]
 800c4e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c4e4:	4637      	mov	r7, r6
 800c4e6:	42bb      	cmp	r3, r7
 800c4e8:	460e      	mov	r6, r1
 800c4ea:	d9f4      	bls.n	800c4d6 <_printf_i+0x116>
 800c4ec:	2b08      	cmp	r3, #8
 800c4ee:	d10b      	bne.n	800c508 <_printf_i+0x148>
 800c4f0:	6823      	ldr	r3, [r4, #0]
 800c4f2:	07de      	lsls	r6, r3, #31
 800c4f4:	d508      	bpl.n	800c508 <_printf_i+0x148>
 800c4f6:	6923      	ldr	r3, [r4, #16]
 800c4f8:	6861      	ldr	r1, [r4, #4]
 800c4fa:	4299      	cmp	r1, r3
 800c4fc:	bfde      	ittt	le
 800c4fe:	2330      	movle	r3, #48	; 0x30
 800c500:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c504:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c508:	1b52      	subs	r2, r2, r5
 800c50a:	6122      	str	r2, [r4, #16]
 800c50c:	f8cd a000 	str.w	sl, [sp]
 800c510:	464b      	mov	r3, r9
 800c512:	aa03      	add	r2, sp, #12
 800c514:	4621      	mov	r1, r4
 800c516:	4640      	mov	r0, r8
 800c518:	f7ff fee4 	bl	800c2e4 <_printf_common>
 800c51c:	3001      	adds	r0, #1
 800c51e:	d14a      	bne.n	800c5b6 <_printf_i+0x1f6>
 800c520:	f04f 30ff 	mov.w	r0, #4294967295
 800c524:	b004      	add	sp, #16
 800c526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c52a:	6823      	ldr	r3, [r4, #0]
 800c52c:	f043 0320 	orr.w	r3, r3, #32
 800c530:	6023      	str	r3, [r4, #0]
 800c532:	4833      	ldr	r0, [pc, #204]	; (800c600 <_printf_i+0x240>)
 800c534:	2778      	movs	r7, #120	; 0x78
 800c536:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c53a:	6823      	ldr	r3, [r4, #0]
 800c53c:	6829      	ldr	r1, [r5, #0]
 800c53e:	061f      	lsls	r7, r3, #24
 800c540:	f851 6b04 	ldr.w	r6, [r1], #4
 800c544:	d402      	bmi.n	800c54c <_printf_i+0x18c>
 800c546:	065f      	lsls	r7, r3, #25
 800c548:	bf48      	it	mi
 800c54a:	b2b6      	uxthmi	r6, r6
 800c54c:	07df      	lsls	r7, r3, #31
 800c54e:	bf48      	it	mi
 800c550:	f043 0320 	orrmi.w	r3, r3, #32
 800c554:	6029      	str	r1, [r5, #0]
 800c556:	bf48      	it	mi
 800c558:	6023      	strmi	r3, [r4, #0]
 800c55a:	b91e      	cbnz	r6, 800c564 <_printf_i+0x1a4>
 800c55c:	6823      	ldr	r3, [r4, #0]
 800c55e:	f023 0320 	bic.w	r3, r3, #32
 800c562:	6023      	str	r3, [r4, #0]
 800c564:	2310      	movs	r3, #16
 800c566:	e7a7      	b.n	800c4b8 <_printf_i+0xf8>
 800c568:	4824      	ldr	r0, [pc, #144]	; (800c5fc <_printf_i+0x23c>)
 800c56a:	e7e4      	b.n	800c536 <_printf_i+0x176>
 800c56c:	4615      	mov	r5, r2
 800c56e:	e7bd      	b.n	800c4ec <_printf_i+0x12c>
 800c570:	682b      	ldr	r3, [r5, #0]
 800c572:	6826      	ldr	r6, [r4, #0]
 800c574:	6961      	ldr	r1, [r4, #20]
 800c576:	1d18      	adds	r0, r3, #4
 800c578:	6028      	str	r0, [r5, #0]
 800c57a:	0635      	lsls	r5, r6, #24
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	d501      	bpl.n	800c584 <_printf_i+0x1c4>
 800c580:	6019      	str	r1, [r3, #0]
 800c582:	e002      	b.n	800c58a <_printf_i+0x1ca>
 800c584:	0670      	lsls	r0, r6, #25
 800c586:	d5fb      	bpl.n	800c580 <_printf_i+0x1c0>
 800c588:	8019      	strh	r1, [r3, #0]
 800c58a:	2300      	movs	r3, #0
 800c58c:	6123      	str	r3, [r4, #16]
 800c58e:	4615      	mov	r5, r2
 800c590:	e7bc      	b.n	800c50c <_printf_i+0x14c>
 800c592:	682b      	ldr	r3, [r5, #0]
 800c594:	1d1a      	adds	r2, r3, #4
 800c596:	602a      	str	r2, [r5, #0]
 800c598:	681d      	ldr	r5, [r3, #0]
 800c59a:	6862      	ldr	r2, [r4, #4]
 800c59c:	2100      	movs	r1, #0
 800c59e:	4628      	mov	r0, r5
 800c5a0:	f7f3 fe46 	bl	8000230 <memchr>
 800c5a4:	b108      	cbz	r0, 800c5aa <_printf_i+0x1ea>
 800c5a6:	1b40      	subs	r0, r0, r5
 800c5a8:	6060      	str	r0, [r4, #4]
 800c5aa:	6863      	ldr	r3, [r4, #4]
 800c5ac:	6123      	str	r3, [r4, #16]
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5b4:	e7aa      	b.n	800c50c <_printf_i+0x14c>
 800c5b6:	6923      	ldr	r3, [r4, #16]
 800c5b8:	462a      	mov	r2, r5
 800c5ba:	4649      	mov	r1, r9
 800c5bc:	4640      	mov	r0, r8
 800c5be:	47d0      	blx	sl
 800c5c0:	3001      	adds	r0, #1
 800c5c2:	d0ad      	beq.n	800c520 <_printf_i+0x160>
 800c5c4:	6823      	ldr	r3, [r4, #0]
 800c5c6:	079b      	lsls	r3, r3, #30
 800c5c8:	d413      	bmi.n	800c5f2 <_printf_i+0x232>
 800c5ca:	68e0      	ldr	r0, [r4, #12]
 800c5cc:	9b03      	ldr	r3, [sp, #12]
 800c5ce:	4298      	cmp	r0, r3
 800c5d0:	bfb8      	it	lt
 800c5d2:	4618      	movlt	r0, r3
 800c5d4:	e7a6      	b.n	800c524 <_printf_i+0x164>
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	4632      	mov	r2, r6
 800c5da:	4649      	mov	r1, r9
 800c5dc:	4640      	mov	r0, r8
 800c5de:	47d0      	blx	sl
 800c5e0:	3001      	adds	r0, #1
 800c5e2:	d09d      	beq.n	800c520 <_printf_i+0x160>
 800c5e4:	3501      	adds	r5, #1
 800c5e6:	68e3      	ldr	r3, [r4, #12]
 800c5e8:	9903      	ldr	r1, [sp, #12]
 800c5ea:	1a5b      	subs	r3, r3, r1
 800c5ec:	42ab      	cmp	r3, r5
 800c5ee:	dcf2      	bgt.n	800c5d6 <_printf_i+0x216>
 800c5f0:	e7eb      	b.n	800c5ca <_printf_i+0x20a>
 800c5f2:	2500      	movs	r5, #0
 800c5f4:	f104 0619 	add.w	r6, r4, #25
 800c5f8:	e7f5      	b.n	800c5e6 <_printf_i+0x226>
 800c5fa:	bf00      	nop
 800c5fc:	0800c775 	.word	0x0800c775
 800c600:	0800c786 	.word	0x0800c786

0800c604 <memmove>:
 800c604:	4288      	cmp	r0, r1
 800c606:	b510      	push	{r4, lr}
 800c608:	eb01 0402 	add.w	r4, r1, r2
 800c60c:	d902      	bls.n	800c614 <memmove+0x10>
 800c60e:	4284      	cmp	r4, r0
 800c610:	4623      	mov	r3, r4
 800c612:	d807      	bhi.n	800c624 <memmove+0x20>
 800c614:	1e43      	subs	r3, r0, #1
 800c616:	42a1      	cmp	r1, r4
 800c618:	d008      	beq.n	800c62c <memmove+0x28>
 800c61a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c61e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c622:	e7f8      	b.n	800c616 <memmove+0x12>
 800c624:	4402      	add	r2, r0
 800c626:	4601      	mov	r1, r0
 800c628:	428a      	cmp	r2, r1
 800c62a:	d100      	bne.n	800c62e <memmove+0x2a>
 800c62c:	bd10      	pop	{r4, pc}
 800c62e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c632:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c636:	e7f7      	b.n	800c628 <memmove+0x24>

0800c638 <_sbrk_r>:
 800c638:	b538      	push	{r3, r4, r5, lr}
 800c63a:	4d06      	ldr	r5, [pc, #24]	; (800c654 <_sbrk_r+0x1c>)
 800c63c:	2300      	movs	r3, #0
 800c63e:	4604      	mov	r4, r0
 800c640:	4608      	mov	r0, r1
 800c642:	602b      	str	r3, [r5, #0]
 800c644:	f7f6 fe1a 	bl	800327c <_sbrk>
 800c648:	1c43      	adds	r3, r0, #1
 800c64a:	d102      	bne.n	800c652 <_sbrk_r+0x1a>
 800c64c:	682b      	ldr	r3, [r5, #0]
 800c64e:	b103      	cbz	r3, 800c652 <_sbrk_r+0x1a>
 800c650:	6023      	str	r3, [r4, #0]
 800c652:	bd38      	pop	{r3, r4, r5, pc}
 800c654:	20000cfc 	.word	0x20000cfc

0800c658 <_realloc_r>:
 800c658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c65c:	4680      	mov	r8, r0
 800c65e:	4614      	mov	r4, r2
 800c660:	460e      	mov	r6, r1
 800c662:	b921      	cbnz	r1, 800c66e <_realloc_r+0x16>
 800c664:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c668:	4611      	mov	r1, r2
 800c66a:	f7ff bc57 	b.w	800bf1c <_malloc_r>
 800c66e:	b92a      	cbnz	r2, 800c67c <_realloc_r+0x24>
 800c670:	f7ff fbe8 	bl	800be44 <_free_r>
 800c674:	4625      	mov	r5, r4
 800c676:	4628      	mov	r0, r5
 800c678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c67c:	f000 f81b 	bl	800c6b6 <_malloc_usable_size_r>
 800c680:	4284      	cmp	r4, r0
 800c682:	4607      	mov	r7, r0
 800c684:	d802      	bhi.n	800c68c <_realloc_r+0x34>
 800c686:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c68a:	d812      	bhi.n	800c6b2 <_realloc_r+0x5a>
 800c68c:	4621      	mov	r1, r4
 800c68e:	4640      	mov	r0, r8
 800c690:	f7ff fc44 	bl	800bf1c <_malloc_r>
 800c694:	4605      	mov	r5, r0
 800c696:	2800      	cmp	r0, #0
 800c698:	d0ed      	beq.n	800c676 <_realloc_r+0x1e>
 800c69a:	42bc      	cmp	r4, r7
 800c69c:	4622      	mov	r2, r4
 800c69e:	4631      	mov	r1, r6
 800c6a0:	bf28      	it	cs
 800c6a2:	463a      	movcs	r2, r7
 800c6a4:	f7ff fbc0 	bl	800be28 <memcpy>
 800c6a8:	4631      	mov	r1, r6
 800c6aa:	4640      	mov	r0, r8
 800c6ac:	f7ff fbca 	bl	800be44 <_free_r>
 800c6b0:	e7e1      	b.n	800c676 <_realloc_r+0x1e>
 800c6b2:	4635      	mov	r5, r6
 800c6b4:	e7df      	b.n	800c676 <_realloc_r+0x1e>

0800c6b6 <_malloc_usable_size_r>:
 800c6b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6ba:	1f18      	subs	r0, r3, #4
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	bfbc      	itt	lt
 800c6c0:	580b      	ldrlt	r3, [r1, r0]
 800c6c2:	18c0      	addlt	r0, r0, r3
 800c6c4:	4770      	bx	lr
	...

0800c6c8 <_init>:
 800c6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6ca:	bf00      	nop
 800c6cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6ce:	bc08      	pop	{r3}
 800c6d0:	469e      	mov	lr, r3
 800c6d2:	4770      	bx	lr

0800c6d4 <_fini>:
 800c6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6d6:	bf00      	nop
 800c6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6da:	bc08      	pop	{r3}
 800c6dc:	469e      	mov	lr, r3
 800c6de:	4770      	bx	lr
