
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 355.891 ; gain = 98.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_clock_divider' [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/my_clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_clock_divider' (1#1) [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/my_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_counter' [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/led_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_counter' (2#1) [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/led_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_controller' [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/led_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_controller' (3#1) [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/led_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_counter' [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/seven_segment_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_counter' (4#1) [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/seven_segment_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/seven_segment_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (5#1) [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/seven_segment_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_press' [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/button_press.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (6#1) [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'button_press' (7#1) [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/button_press.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/main.v:247]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.910 ; gain = 153.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.910 ; gain = 153.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.910 ; gain = 153.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/constrs_1/new/my_basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 750.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 750.027 ; gain = 492.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 750.027 ; gain = 492.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 750.027 ; gain = 492.895
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "LED" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "COUNT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'TASK_reg' in module 'main'
INFO: [Synth 8-5546] ROM "TASK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "TASK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "TASK" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count_3s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "previous" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "previous" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "previous" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "centre_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "right_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count_1p49hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blink0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "count_5p37s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TASK0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TASK" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TASK" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TASK" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TASK0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TASK0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TASK0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                             0000 |                             0000
                 iSTATE4 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                iSTATE11 |                             0101 |                             0101
                 iSTATE8 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE9 |                             1000 |                             1000
                 iSTATE7 |                             1001 |                             1001
                 iSTATE3 |                             1010 |                             1010
                 iSTATE2 |                             1011 |                             1011
                iSTATE10 |                             1100 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TASK_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 750.027 ; gain = 492.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      7 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 12    
Module my_clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module led_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module led_controller 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module seven_segment_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module seven_segment_controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clk0p75Hz/new_clk_reg was removed.  [C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.srcs/sources_1/new/my_clock_divider.v:34]
INFO: [Synth 8-5544] ROM "TASK" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "previous" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "previous" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "previous" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk3Hz/new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk381Hz/new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50Hz/new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_1p49hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blink0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_3s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "TASK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "TASK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_1p49hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blink0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50Hz/new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_3s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "TASK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "TASK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk3Hz/new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk381Hz/new_clk0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\show2/seg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (blink_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (show2/seg_reg[7]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 750.027 ; gain = 492.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|main        | show1/LED  | 32x16         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 750.027 ; gain = 492.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 774.754 ; gain = 517.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.805 ; gain = 526.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.805 ; gain = 526.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.805 ; gain = 526.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.805 ; gain = 526.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.805 ; gain = 526.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.805 ; gain = 526.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.805 ; gain = 526.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    56|
|3     |LUT1   |     7|
|4     |LUT2   |    32|
|5     |LUT3   |    76|
|6     |LUT4   |    57|
|7     |LUT5   |    50|
|8     |LUT6   |   137|
|9     |FDRE   |   290|
|10    |FDSE   |    17|
|11    |IBUF   |     9|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------------------------+------+
|      |Instance   |Module                   |Cells |
+------+-----------+-------------------------+------+
|1     |top        |                         |   760|
|2     |  centre   |button_press             |    16|
|3     |    DFF1   |my_dff_10                |     8|
|4     |    DFF2   |my_dff_11                |     8|
|5     |  clk381Hz |my_clock_divider         |    53|
|6     |  clk3Hz   |my_clock_divider_0       |    56|
|7     |  clk50Hz  |my_clock_divider_1       |    56|
|8     |  count1   |led_counter              |    41|
|9     |  count2   |seven_segment_counter    |    99|
|10    |  left     |button_press_2           |    12|
|11    |    DFF1   |my_dff_8                 |     8|
|12    |    DFF2   |my_dff_9                 |     4|
|13    |  right    |button_press_3           |     6|
|14    |    DFF1   |my_dff_6                 |     2|
|15    |    DFF2   |my_dff_7                 |     4|
|16    |  show1    |led_controller           |    16|
|17    |  show2    |seven_segment_controller |    15|
|18    |  up       |button_press_4           |     6|
|19    |    DFF1   |my_dff                   |     2|
|20    |    DFF2   |my_dff_5                 |     4|
+------+-----------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.805 ; gain = 526.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 783.805 ; gain = 187.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 783.805 ; gain = 526.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 783.805 ; gain = 539.738
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jianning/Desktop/EE2026/Week 7/lab_4_graded/lab_4_graded.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 783.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 01:05:22 2021...
