Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Nov 18 17:47:47 2018
| Host         : DESKTOP-C5CEFDM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SingleCycle_control_sets_placed.rpt
| Design       : SingleCycle
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      6 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------+--------------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+------------------------------+--------------------------+------------------+----------------+
|  clock_IBUF_BUFG     |                              |                          |                1 |              1 |
|  nolabel_line28/CLK  |                              |                          |                1 |              4 |
|  nolabel_line29/E[0] |                              |                          |                1 |              4 |
| ~clk_IBUF_BUFG       |                              | WB/currentPC[12]_i_1_n_0 |                2 |              6 |
|  clock_IBUF_BUFG     |                              | nolabel_line28/clear     |                5 |             18 |
| ~clk_IBUF_BUFG       |                              |                          |                8 |             24 |
| ~clk_IBUF_BUFG       | WB/MemWrite                  |                          |                8 |             32 |
|  clk_IBUF_BUFG       | ID/control/currentPC_reg[15] |                          |               15 |            120 |
+----------------------+------------------------------+--------------------------+------------------+----------------+


