<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Apr 30 19:17:59 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="design_IF" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_0" PORT="clk"/>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_0" PORT="rst"/>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="branchTaken_0" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_0" PORT="branchTaken"/>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="flush"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="freeze_0" SIGIS="undef" SIGNAME="External_Ports_freeze_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_0" PORT="freeze"/>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="freeze"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="branchAddress_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_branchAddress_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_0" PORT="branchAddress"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="pcOut_0" RIGHT="0" SIGIS="undef" SIGNAME="RegsIfId_0_pcOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="pcOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="instructionOut_0" RIGHT="0" SIGIS="undef" SIGNAME="RegsIfId_0_instructionOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="instructionOut"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/IF_0" HWVERSION="1.0" INSTANCE="IF_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IF" VLNV="xilinx.com:module_ref:IF:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_IF_IF_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branchTaken" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchTaken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef" SIGNAME="External_Ports_freeze_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="freeze_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="branchAddress" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_branchAddress_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchAddress_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegsIfId_0" PORT="pcIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegsIfId_0" PORT="instructionIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegsIfId_0" HWVERSION="1.0" INSTANCE="RegsIfId_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegsIfId" VLNV="xilinx.com:module_ref:RegsIfId:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_IF_RegsIfId_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef" SIGNAME="External_Ports_freeze_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="freeze_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchTaken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcIn" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_0" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instructionIn" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pcOut" RIGHT="0" SIGIS="undef" SIGNAME="RegsIfId_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcOut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instructionOut" RIGHT="0" SIGIS="undef" SIGNAME="RegsIfId_0_instructionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="instructionOut_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
