
*** Running vivado
    with args -log circuit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source circuit.tcl -notrace
Command: synth_design -top circuit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4605 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1067.555 ; gain = 137.086 ; free physical = 2639 ; free virtual = 13082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit' [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/circuit.vhdl:20]
INFO: [Synth 8-3491] module 'control' declared at '/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/control.vhd:11' bound to instance 'inst_control' of component 'control' [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/circuit.vhdl:57]
INFO: [Synth 8-638] synthesizing module 'control' [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/control.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/control.vhd:21]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/datapath.vhd:32' bound to instance 'inst_datapath' of component 'datapath' [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/circuit.vhdl:67]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/datapath.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'datapath' (2#1) [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/datapath.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'circuit' (3#1) [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/circuit.vhdl:20]
WARNING: [Synth 8-3331] design datapath has unconnected port A[15]
WARNING: [Synth 8-3331] design datapath has unconnected port A[14]
WARNING: [Synth 8-3331] design datapath has unconnected port A[13]
WARNING: [Synth 8-3331] design datapath has unconnected port A[12]
WARNING: [Synth 8-3331] design datapath has unconnected port A[11]
WARNING: [Synth 8-3331] design datapath has unconnected port A[10]
WARNING: [Synth 8-3331] design datapath has unconnected port B[15]
WARNING: [Synth 8-3331] design datapath has unconnected port B[14]
WARNING: [Synth 8-3331] design datapath has unconnected port B[13]
WARNING: [Synth 8-3331] design datapath has unconnected port B[12]
WARNING: [Synth 8-3331] design datapath has unconnected port B[11]
WARNING: [Synth 8-3331] design datapath has unconnected port B[10]
WARNING: [Synth 8-3331] design datapath has unconnected port C[15]
WARNING: [Synth 8-3331] design datapath has unconnected port C[14]
WARNING: [Synth 8-3331] design datapath has unconnected port C[13]
WARNING: [Synth 8-3331] design datapath has unconnected port C[12]
WARNING: [Synth 8-3331] design datapath has unconnected port C[11]
WARNING: [Synth 8-3331] design datapath has unconnected port C[10]
WARNING: [Synth 8-3331] design datapath has unconnected port D[15]
WARNING: [Synth 8-3331] design datapath has unconnected port D[14]
WARNING: [Synth 8-3331] design datapath has unconnected port D[13]
WARNING: [Synth 8-3331] design datapath has unconnected port D[12]
WARNING: [Synth 8-3331] design datapath has unconnected port D[11]
WARNING: [Synth 8-3331] design datapath has unconnected port D[10]
WARNING: [Synth 8-3331] design datapath has unconnected port E[15]
WARNING: [Synth 8-3331] design datapath has unconnected port E[14]
WARNING: [Synth 8-3331] design datapath has unconnected port E[13]
WARNING: [Synth 8-3331] design datapath has unconnected port E[12]
WARNING: [Synth 8-3331] design datapath has unconnected port E[11]
WARNING: [Synth 8-3331] design datapath has unconnected port E[10]
WARNING: [Synth 8-3331] design datapath has unconnected port Step[15]
WARNING: [Synth 8-3331] design datapath has unconnected port Step[14]
WARNING: [Synth 8-3331] design datapath has unconnected port Step[13]
WARNING: [Synth 8-3331] design datapath has unconnected port Step[12]
WARNING: [Synth 8-3331] design datapath has unconnected port Step[11]
WARNING: [Synth 8-3331] design datapath has unconnected port Step[10]
WARNING: [Synth 8-3331] design datapath has unconnected port Xi[15]
WARNING: [Synth 8-3331] design datapath has unconnected port Xi[14]
WARNING: [Synth 8-3331] design datapath has unconnected port Xi[13]
WARNING: [Synth 8-3331] design datapath has unconnected port Xi[12]
WARNING: [Synth 8-3331] design datapath has unconnected port Xi[11]
WARNING: [Synth 8-3331] design datapath has unconnected port Xi[10]
WARNING: [Synth 8-3331] design datapath has unconnected port Yi[15]
WARNING: [Synth 8-3331] design datapath has unconnected port Yi[14]
WARNING: [Synth 8-3331] design datapath has unconnected port Yi[13]
WARNING: [Synth 8-3331] design datapath has unconnected port Yi[12]
WARNING: [Synth 8-3331] design datapath has unconnected port Yi[11]
WARNING: [Synth 8-3331] design datapath has unconnected port Yi[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.023 ; gain = 177.555 ; free physical = 2597 ; free virtual = 13040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.023 ; gain = 177.555 ; free physical = 2597 ; free virtual = 13040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1116.027 ; gain = 185.559 ; free physical = 2597 ; free virtual = 13040
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'currstate_reg' in module 'control'
INFO: [Synth 8-5544] ROM "aux2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/datapath.vhd:213]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/miguel/Desktop/NOVOpsd/NOVOpsd.srcs/sources_1/imports/P3/datapath.vhd:229]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                       0000000001 |                             0000
                   s_one |                       0000000010 |                             0001
                   s_two |                       0000000100 |                             0010
                 s_three |                       0000001000 |                             0011
                  s_four |                       0000010000 |                             0100
                  s_five |                       0000100000 |                             0101
                   s_six |                       0001000000 |                             0110
                 s_seven |                       0010000000 |                             0111
                 s_eight |                       0100000000 |                             1000
                  s_nine |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstate_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.035 ; gain = 193.566 ; free physical = 2590 ; free virtual = 13033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     21 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 6     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     21 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 6     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP inst_datapath/R3_reg, operation Mode is: (A*B)'.
DSP Report: register inst_datapath/R3_reg is absorbed into DSP inst_datapath/R3_reg.
DSP Report: operator inst_datapath/multOp is absorbed into DSP inst_datapath/R3_reg.
DSP Report: Generating DSP inst_datapath/R4_reg, operation Mode is: (A*B)'.
DSP Report: register inst_datapath/R4_reg is absorbed into DSP inst_datapath/R4_reg.
DSP Report: operator inst_datapath/multOp is absorbed into DSP inst_datapath/R4_reg.
WARNING: [Synth 8-3917] design circuit has port addrRes[7] driven by constant 0
WARNING: [Synth 8-3917] design circuit has port weRes driven by constant 0
WARNING: [Synth 8-3331] design circuit has unconnected port A[15]
WARNING: [Synth 8-3331] design circuit has unconnected port A[14]
WARNING: [Synth 8-3331] design circuit has unconnected port A[13]
WARNING: [Synth 8-3331] design circuit has unconnected port A[12]
WARNING: [Synth 8-3331] design circuit has unconnected port A[11]
WARNING: [Synth 8-3331] design circuit has unconnected port A[10]
WARNING: [Synth 8-3331] design circuit has unconnected port B[15]
WARNING: [Synth 8-3331] design circuit has unconnected port B[14]
WARNING: [Synth 8-3331] design circuit has unconnected port B[13]
WARNING: [Synth 8-3331] design circuit has unconnected port B[12]
WARNING: [Synth 8-3331] design circuit has unconnected port B[11]
WARNING: [Synth 8-3331] design circuit has unconnected port B[10]
WARNING: [Synth 8-3331] design circuit has unconnected port C[15]
WARNING: [Synth 8-3331] design circuit has unconnected port C[14]
WARNING: [Synth 8-3331] design circuit has unconnected port C[13]
WARNING: [Synth 8-3331] design circuit has unconnected port C[12]
WARNING: [Synth 8-3331] design circuit has unconnected port C[11]
WARNING: [Synth 8-3331] design circuit has unconnected port C[10]
WARNING: [Synth 8-3331] design circuit has unconnected port D[15]
WARNING: [Synth 8-3331] design circuit has unconnected port D[14]
WARNING: [Synth 8-3331] design circuit has unconnected port D[13]
WARNING: [Synth 8-3331] design circuit has unconnected port D[12]
WARNING: [Synth 8-3331] design circuit has unconnected port D[11]
WARNING: [Synth 8-3331] design circuit has unconnected port D[10]
WARNING: [Synth 8-3331] design circuit has unconnected port E[15]
WARNING: [Synth 8-3331] design circuit has unconnected port E[14]
WARNING: [Synth 8-3331] design circuit has unconnected port E[13]
WARNING: [Synth 8-3331] design circuit has unconnected port E[12]
WARNING: [Synth 8-3331] design circuit has unconnected port E[11]
WARNING: [Synth 8-3331] design circuit has unconnected port E[10]
WARNING: [Synth 8-3331] design circuit has unconnected port Step[15]
WARNING: [Synth 8-3331] design circuit has unconnected port Step[14]
WARNING: [Synth 8-3331] design circuit has unconnected port Step[13]
WARNING: [Synth 8-3331] design circuit has unconnected port Step[12]
WARNING: [Synth 8-3331] design circuit has unconnected port Step[11]
WARNING: [Synth 8-3331] design circuit has unconnected port Step[10]
WARNING: [Synth 8-3331] design circuit has unconnected port Xi[15]
WARNING: [Synth 8-3331] design circuit has unconnected port Xi[14]
WARNING: [Synth 8-3331] design circuit has unconnected port Xi[13]
WARNING: [Synth 8-3331] design circuit has unconnected port Xi[12]
WARNING: [Synth 8-3331] design circuit has unconnected port Xi[11]
WARNING: [Synth 8-3331] design circuit has unconnected port Xi[10]
WARNING: [Synth 8-3331] design circuit has unconnected port Yi[15]
WARNING: [Synth 8-3331] design circuit has unconnected port Yi[14]
WARNING: [Synth 8-3331] design circuit has unconnected port Yi[13]
WARNING: [Synth 8-3331] design circuit has unconnected port Yi[12]
WARNING: [Synth 8-3331] design circuit has unconnected port Yi[11]
WARNING: [Synth 8-3331] design circuit has unconnected port Yi[10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1250.152 ; gain = 319.684 ; free physical = 2466 ; free virtual = 12909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | (A*B)'      | 20     | 10     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|datapath    | (A*B)'      | 20     | 10     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1250.152 ; gain = 319.684 ; free physical = 2466 ; free virtual = 12909
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1266.168 ; gain = 335.699 ; free physical = 2450 ; free virtual = 12892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1266.168 ; gain = 335.699 ; free physical = 2450 ; free virtual = 12893
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1266.168 ; gain = 335.699 ; free physical = 2450 ; free virtual = 12893
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1266.168 ; gain = 335.699 ; free physical = 2450 ; free virtual = 12893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1266.168 ; gain = 335.699 ; free physical = 2450 ; free virtual = 12893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1266.168 ; gain = 335.699 ; free physical = 2450 ; free virtual = 12893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1266.168 ; gain = 335.699 ; free physical = 2450 ; free virtual = 12893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    60|
|3     |DSP48E1 |     2|
|4     |LUT1    |     5|
|5     |LUT2    |    14|
|6     |LUT3    |   100|
|7     |LUT4    |    33|
|8     |LUT5    |   123|
|9     |LUT6    |   385|
|10    |FDCE    |     9|
|11    |FDPE    |     1|
|12    |FDRE    |   173|
|13    |IBUF    |    82|
|14    |OBUF    |    42|
+------+--------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |  1030|
|2     |  inst_control  |control  |   489|
|3     |  inst_datapath |datapath |   416|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1266.168 ; gain = 335.699 ; free physical = 2450 ; free virtual = 12893
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 98 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.168 ; gain = 255.609 ; free physical = 2450 ; free virtual = 12893
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1266.176 ; gain = 335.707 ; free physical = 2450 ; free virtual = 12893
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.984 ; gain = 372.012 ; free physical = 2400 ; free virtual = 12843
INFO: [Common 17-1381] The checkpoint '/home/miguel/Desktop/NOVOpsd/NOVOpsd.runs/synth_1/circuit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1393.996 ; gain = 0.000 ; free physical = 2395 ; free virtual = 12837
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 18:10:18 2017...
