Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Leo/Desktop/PipeLine/Test_isim_beh.exe -prj C:/Users/Leo/Desktop/PipeLine/Test_beh.prj work.Test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/WordDividerMEM.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/StoreWordDividerMEM.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/SignExtend.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/ShiftIF.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/ShiftID.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/program-counter.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/MuxWB.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/muxPc.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/MuxJumpPc.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/MuxID.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/MuxExForwardB.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/MuxExForwardA.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/MuxDataB_ALU.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/MuxDataA_ALU.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/MEM_WB_Latch.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/ipcore_dir/DataMemory.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/IPCoreAdapter.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/InstructionMem.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/InstDecode.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/IF_ID_Latch.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/ID_EX_Latch.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/EX_MEM_Latch.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/EqualBranch.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/ControlUnit.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/AluEX.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/addPc.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/AddID.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/StageWB.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/StageMEM.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/StageIF.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/StageID.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/StageEX.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/HazardDetectionUnit.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/ForwardingUnit.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/pipeline.v" into library work
Analyzing Verilog file "C:/Users/Leo/Desktop/PipeLine/Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Leo/Desktop/PipeLine/pipeline.v" Line 117: Port inoutMuxWb is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/Leo/Desktop/PipeLine/StageID.v" Line 129: Port inoutAddBranch is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 105512 KB
Fuse CPU Usage: 530 ms
Compiling module Pc
Compiling module addPc
Compiling module InstructionMem
Compiling module ShiftIF
Compiling module muxPc
Compiling module MuxJumpPc
Compiling module IF_ID_Latch
Compiling module StageIF
Compiling module ControlUnit
Compiling module InstDecode
Compiling module MuxDataA_ALU
Compiling module MuxDataB_ALU
Compiling module EqualBranch
Compiling module SignExtend
Compiling module ShiftID
Compiling module AddID
Compiling module ID_EX_Latch
Compiling module StageID
Compiling module MuxExForwardA
Compiling module MuxExForwardB
Compiling module MuxRtRd
Compiling module AluEX
Compiling module EX_MEM_Latch
Compiling module StageEX
Compiling module StoreWordDividerMEM
Compiling module IPCoreAdapter
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module DataMemory
Compiling module LoadWordDividerMEM
Compiling module MEM_WB_Latch
Compiling module StageMEM
Compiling module MuxWB
Compiling module StageWB
Compiling module ForwardingUnit
Compiling module HazardDetectionUnit
Compiling module pipeline
Compiling module Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 29 sub-compilation(s) to finish...
Compiled 41 Verilog Units
Built simulation executable C:/Users/Leo/Desktop/PipeLine/Test_isim_beh.exe
Fuse Memory Usage: 111828 KB
Fuse CPU Usage: 889 ms
