Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 14:44:38 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/feedforward_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                           Instance                           |                                 Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                 |                                                                 (top) |        793 |        793 |       0 |    0 | 514 |      7 |      0 |          0 |
|   bd_0_i                                                     |                                                                  bd_0 |        793 |        793 |       0 |    0 | 514 |      7 |      0 |          0 |
|     hls_inst                                                 |                                                       bd_0_hls_inst_0 |        793 |        793 |       0 |    0 | 514 |      7 |      0 |          0 |
|       (hls_inst)                                             |                                                       bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                                   |                                           bd_0_hls_inst_0_feedforward |        793 |        793 |       0 |    0 | 514 |      7 |      0 |          0 |
|         (inst)                                               |                                           bd_0_hls_inst_0_feedforward |          0 |          0 |       0 |    0 |  65 |      0 |      0 |          0 |
|         control_s_axi_U                                      |                             bd_0_hls_inst_0_feedforward_control_s_axi |         27 |         27 |       0 |    0 |  25 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_103_2 |         45 |         45 |       0 |    0 |  32 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_103_2 |         25 |         25 |       0 |    0 |  30 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_14 |         20 |         20 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_110_3 |         31 |         31 |       0 |    0 |  24 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_110_3 |          5 |          5 |       0 |    0 |  22 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_13 |         26 |         26 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_122_4 |         62 |         62 |       0 |    0 |  21 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_122_4 |         50 |         50 |       0 |    0 |  19 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_12 |         12 |         12 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_129_5 |         70 |         70 |       0 |    0 |  54 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_129_5 |         51 |         51 |       0 |    0 |  52 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_11 |         19 |         19 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_139_6 |         25 |         25 |       0 |    0 |  24 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_139_6 |         10 |         10 |       0 |    0 |  22 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_10 |         15 |         15 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_148_7 |         36 |         36 |       0 |    0 |  38 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_148_7 |          8 |          8 |       0 |    0 |  36 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_9 |         28 |         28 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_48_11 |         45 |         45 |       0 |    0 |  19 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_48_11 |          4 |          4 |       0 |    0 |  17 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_8 |         41 |         41 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_48_12 |         29 |         29 |       0 |    0 |  17 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_48_12 |          0 |          0 |       0 |    0 |  15 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_7 |         29 |         29 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139      |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_48_1 |        117 |        117 |       0 |    0 |  24 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139)  |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_48_1 |         92 |         92 |       0 |    0 |  22 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_6 |         25 |         25 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120      |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_92_1 |         28 |         28 |       0 |    0 |  24 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120)  |      bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_92_1 |          6 |          6 |       0 |    0 |  22 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U           |    bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init |         22 |         22 |       0 |    0 |   2 |      0 |      0 |          0 |
|         layer1_activations_2_U                               |          bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W |         42 |         42 |       0 |    0 |   0 |      1 |      0 |          0 |
|         layer1_activations_U                                 |        bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W_0 |         40 |         40 |       0 |    0 |   0 |      1 |      0 |          0 |
|         layer2_activations_4_U                               |          bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W |         25 |         25 |       0 |    0 |   0 |      1 |      0 |          0 |
|         layer2_activations_5_U                               |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_1 |         27 |         27 |       0 |    0 |   0 |      1 |      0 |          0 |
|         layer2_activations_6_U                               |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_2 |         25 |         25 |       0 |    0 |   0 |      1 |      0 |          0 |
|         layer2_activations_U                                 |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_3 |         25 |         25 |       0 |    0 |   0 |      1 |      0 |          0 |
|         layer3_activations_U                                 |          bd_0_hls_inst_0_feedforward_layer3_activations_RAM_AUTO_1R1W |         30 |         30 |       0 |    0 |   0 |      1 |      0 |          0 |
|         regslice_both_input_stream_V_data_V_U                |                             bd_0_hls_inst_0_feedforward_regslice_both |         42 |         42 |       0 |    0 |  53 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_data_V_U               |                           bd_0_hls_inst_0_feedforward_regslice_both_4 |         34 |         34 |       0 |    0 |  53 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_dest_V_U               |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized4 |         11 |         11 |       0 |    0 |  19 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_keep_V_U               |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized0 |          5 |          5 |       0 |    0 |   5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_last_V_U               |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized2 |          5 |          5 |       0 |    0 |   5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_strb_V_U               |           bd_0_hls_inst_0_feedforward_regslice_both__parameterized0_5 |          5 |          5 |       0 |    0 |   5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_user_V_U               |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |   7 |      0 |      0 |          0 |
+--------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


