
BMP280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c26c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004fbc  0800c400  0800c400  0000d400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113bc  080113bc  000131d4  2**0
                  CONTENTS
  4 .ARM          00000008  080113bc  080113bc  000123bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113c4  080113c4  000131d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113c4  080113c4  000123c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080113c8  080113c8  000123c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080113cc  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ec  200001d4  080115a0  000131d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009c0  080115a0  000139c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000109cd  00000000  00000000  00013204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027b3  00000000  00000000  00023bd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00026388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b29  00000000  00000000  00027210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027cd7  00000000  00000000  00027d39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000129a4  00000000  00000000  0004fa10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edb40  00000000  00000000  000623b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014fef4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052e0  00000000  00000000  0014ff38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00155218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c3e4 	.word	0x0800c3e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800c3e4 	.word	0x0800c3e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ca6:	f000 b9eb 	b.w	8001080 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f883 	bl	8000dc4 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f876 	bl	8000dc4 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f865 	bl	8000dc4 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f857 	bl	8000dc4 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d3c:	f000 b9a0 	b.w	8001080 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f83c 	bl	8000dc4 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_d2lz>:
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	460d      	mov	r5, r1
 8000d62:	f7ff febb 	bl	8000adc <__aeabi_dcmplt>
 8000d66:	b928      	cbnz	r0, 8000d74 <__aeabi_d2lz+0x1c>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d70:	f000 b80a 	b.w	8000d88 <__aeabi_d2ulz>
 8000d74:	4620      	mov	r0, r4
 8000d76:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d7a:	f000 f805 	bl	8000d88 <__aeabi_d2ulz>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	bf00      	nop

08000d88 <__aeabi_d2ulz>:
 8000d88:	b5d0      	push	{r4, r6, r7, lr}
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dbc <__aeabi_d2ulz+0x34>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4606      	mov	r6, r0
 8000d90:	460f      	mov	r7, r1
 8000d92:	f7ff fc31 	bl	80005f8 <__aeabi_dmul>
 8000d96:	f7ff ff07 	bl	8000ba8 <__aeabi_d2uiz>
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	f7ff fbb2 	bl	8000504 <__aeabi_ui2d>
 8000da0:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <__aeabi_d2ulz+0x38>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f7ff fc28 	bl	80005f8 <__aeabi_dmul>
 8000da8:	4602      	mov	r2, r0
 8000daa:	460b      	mov	r3, r1
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f7ff fa6a 	bl	8000288 <__aeabi_dsub>
 8000db4:	f7ff fef8 	bl	8000ba8 <__aeabi_d2uiz>
 8000db8:	4621      	mov	r1, r4
 8000dba:	bdd0      	pop	{r4, r6, r7, pc}
 8000dbc:	3df00000 	.word	0x3df00000
 8000dc0:	41f00000 	.word	0x41f00000

08000dc4 <__udivmoddi4>:
 8000dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc8:	9d08      	ldr	r5, [sp, #32]
 8000dca:	460c      	mov	r4, r1
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d14e      	bne.n	8000e6e <__udivmoddi4+0xaa>
 8000dd0:	4694      	mov	ip, r2
 8000dd2:	458c      	cmp	ip, r1
 8000dd4:	4686      	mov	lr, r0
 8000dd6:	fab2 f282 	clz	r2, r2
 8000dda:	d962      	bls.n	8000ea2 <__udivmoddi4+0xde>
 8000ddc:	b14a      	cbz	r2, 8000df2 <__udivmoddi4+0x2e>
 8000dde:	f1c2 0320 	rsb	r3, r2, #32
 8000de2:	4091      	lsls	r1, r2
 8000de4:	fa20 f303 	lsr.w	r3, r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	4319      	orrs	r1, r3
 8000dee:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f f68c 	uxth.w	r6, ip
 8000dfa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e02:	fb07 1114 	mls	r1, r7, r4, r1
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb04 f106 	mul.w	r1, r4, r6
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x64>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000e1a:	f080 8112 	bcs.w	8001042 <__udivmoddi4+0x27e>
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	f240 810f 	bls.w	8001042 <__udivmoddi4+0x27e>
 8000e24:	3c02      	subs	r4, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a59      	subs	r1, r3, r1
 8000e2a:	fa1f f38e 	uxth.w	r3, lr
 8000e2e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e32:	fb07 1110 	mls	r1, r7, r0, r1
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f606 	mul.w	r6, r0, r6
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	d90a      	bls.n	8000e58 <__udivmoddi4+0x94>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000e4a:	f080 80fc 	bcs.w	8001046 <__udivmoddi4+0x282>
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	f240 80f9 	bls.w	8001046 <__udivmoddi4+0x282>
 8000e54:	4463      	add	r3, ip
 8000e56:	3802      	subs	r0, #2
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e5e:	2100      	movs	r1, #0
 8000e60:	b11d      	cbz	r5, 8000e6a <__udivmoddi4+0xa6>
 8000e62:	40d3      	lsrs	r3, r2
 8000e64:	2200      	movs	r2, #0
 8000e66:	e9c5 3200 	strd	r3, r2, [r5]
 8000e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d905      	bls.n	8000e7e <__udivmoddi4+0xba>
 8000e72:	b10d      	cbz	r5, 8000e78 <__udivmoddi4+0xb4>
 8000e74:	e9c5 0100 	strd	r0, r1, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e7f5      	b.n	8000e6a <__udivmoddi4+0xa6>
 8000e7e:	fab3 f183 	clz	r1, r3
 8000e82:	2900      	cmp	r1, #0
 8000e84:	d146      	bne.n	8000f14 <__udivmoddi4+0x150>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d302      	bcc.n	8000e90 <__udivmoddi4+0xcc>
 8000e8a:	4290      	cmp	r0, r2
 8000e8c:	f0c0 80f0 	bcc.w	8001070 <__udivmoddi4+0x2ac>
 8000e90:	1a86      	subs	r6, r0, r2
 8000e92:	eb64 0303 	sbc.w	r3, r4, r3
 8000e96:	2001      	movs	r0, #1
 8000e98:	2d00      	cmp	r5, #0
 8000e9a:	d0e6      	beq.n	8000e6a <__udivmoddi4+0xa6>
 8000e9c:	e9c5 6300 	strd	r6, r3, [r5]
 8000ea0:	e7e3      	b.n	8000e6a <__udivmoddi4+0xa6>
 8000ea2:	2a00      	cmp	r2, #0
 8000ea4:	f040 8090 	bne.w	8000fc8 <__udivmoddi4+0x204>
 8000ea8:	eba1 040c 	sub.w	r4, r1, ip
 8000eac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000eb0:	fa1f f78c 	uxth.w	r7, ip
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000eba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ebe:	fb08 4416 	mls	r4, r8, r6, r4
 8000ec2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ec6:	fb07 f006 	mul.w	r0, r7, r6
 8000eca:	4298      	cmp	r0, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x11c>
 8000ece:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000ed6:	d202      	bcs.n	8000ede <__udivmoddi4+0x11a>
 8000ed8:	4298      	cmp	r0, r3
 8000eda:	f200 80cd 	bhi.w	8001078 <__udivmoddi4+0x2b4>
 8000ede:	4626      	mov	r6, r4
 8000ee0:	1a1c      	subs	r4, r3, r0
 8000ee2:	fa1f f38e 	uxth.w	r3, lr
 8000ee6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eea:	fb08 4410 	mls	r4, r8, r0, r4
 8000eee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ef2:	fb00 f707 	mul.w	r7, r0, r7
 8000ef6:	429f      	cmp	r7, r3
 8000ef8:	d908      	bls.n	8000f0c <__udivmoddi4+0x148>
 8000efa:	eb1c 0303 	adds.w	r3, ip, r3
 8000efe:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000f02:	d202      	bcs.n	8000f0a <__udivmoddi4+0x146>
 8000f04:	429f      	cmp	r7, r3
 8000f06:	f200 80b0 	bhi.w	800106a <__udivmoddi4+0x2a6>
 8000f0a:	4620      	mov	r0, r4
 8000f0c:	1bdb      	subs	r3, r3, r7
 8000f0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f12:	e7a5      	b.n	8000e60 <__udivmoddi4+0x9c>
 8000f14:	f1c1 0620 	rsb	r6, r1, #32
 8000f18:	408b      	lsls	r3, r1
 8000f1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f24:	fa04 f301 	lsl.w	r3, r4, r1
 8000f28:	ea43 030c 	orr.w	r3, r3, ip
 8000f2c:	40f4      	lsrs	r4, r6
 8000f2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f32:	0c38      	lsrs	r0, r7, #16
 8000f34:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f38:	fbb4 fef0 	udiv	lr, r4, r0
 8000f3c:	fa1f fc87 	uxth.w	ip, r7
 8000f40:	fb00 441e 	mls	r4, r0, lr, r4
 8000f44:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f48:	fb0e f90c 	mul.w	r9, lr, ip
 8000f4c:	45a1      	cmp	r9, r4
 8000f4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f52:	d90a      	bls.n	8000f6a <__udivmoddi4+0x1a6>
 8000f54:	193c      	adds	r4, r7, r4
 8000f56:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f5a:	f080 8084 	bcs.w	8001066 <__udivmoddi4+0x2a2>
 8000f5e:	45a1      	cmp	r9, r4
 8000f60:	f240 8081 	bls.w	8001066 <__udivmoddi4+0x2a2>
 8000f64:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f68:	443c      	add	r4, r7
 8000f6a:	eba4 0409 	sub.w	r4, r4, r9
 8000f6e:	fa1f f983 	uxth.w	r9, r3
 8000f72:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f76:	fb00 4413 	mls	r4, r0, r3, r4
 8000f7a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f7e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f82:	45a4      	cmp	ip, r4
 8000f84:	d907      	bls.n	8000f96 <__udivmoddi4+0x1d2>
 8000f86:	193c      	adds	r4, r7, r4
 8000f88:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f8c:	d267      	bcs.n	800105e <__udivmoddi4+0x29a>
 8000f8e:	45a4      	cmp	ip, r4
 8000f90:	d965      	bls.n	800105e <__udivmoddi4+0x29a>
 8000f92:	3b02      	subs	r3, #2
 8000f94:	443c      	add	r4, r7
 8000f96:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f9a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f9e:	eba4 040c 	sub.w	r4, r4, ip
 8000fa2:	429c      	cmp	r4, r3
 8000fa4:	46ce      	mov	lr, r9
 8000fa6:	469c      	mov	ip, r3
 8000fa8:	d351      	bcc.n	800104e <__udivmoddi4+0x28a>
 8000faa:	d04e      	beq.n	800104a <__udivmoddi4+0x286>
 8000fac:	b155      	cbz	r5, 8000fc4 <__udivmoddi4+0x200>
 8000fae:	ebb8 030e 	subs.w	r3, r8, lr
 8000fb2:	eb64 040c 	sbc.w	r4, r4, ip
 8000fb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000fba:	40cb      	lsrs	r3, r1
 8000fbc:	431e      	orrs	r6, r3
 8000fbe:	40cc      	lsrs	r4, r1
 8000fc0:	e9c5 6400 	strd	r6, r4, [r5]
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	e750      	b.n	8000e6a <__udivmoddi4+0xa6>
 8000fc8:	f1c2 0320 	rsb	r3, r2, #32
 8000fcc:	fa20 f103 	lsr.w	r1, r0, r3
 8000fd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fd4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fd8:	4094      	lsls	r4, r2
 8000fda:	430c      	orrs	r4, r1
 8000fdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fe0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fe4:	fa1f f78c 	uxth.w	r7, ip
 8000fe8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fec:	fb08 3110 	mls	r1, r8, r0, r3
 8000ff0:	0c23      	lsrs	r3, r4, #16
 8000ff2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ff6:	fb00 f107 	mul.w	r1, r0, r7
 8000ffa:	4299      	cmp	r1, r3
 8000ffc:	d908      	bls.n	8001010 <__udivmoddi4+0x24c>
 8000ffe:	eb1c 0303 	adds.w	r3, ip, r3
 8001002:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8001006:	d22c      	bcs.n	8001062 <__udivmoddi4+0x29e>
 8001008:	4299      	cmp	r1, r3
 800100a:	d92a      	bls.n	8001062 <__udivmoddi4+0x29e>
 800100c:	3802      	subs	r0, #2
 800100e:	4463      	add	r3, ip
 8001010:	1a5b      	subs	r3, r3, r1
 8001012:	b2a4      	uxth	r4, r4
 8001014:	fbb3 f1f8 	udiv	r1, r3, r8
 8001018:	fb08 3311 	mls	r3, r8, r1, r3
 800101c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001020:	fb01 f307 	mul.w	r3, r1, r7
 8001024:	42a3      	cmp	r3, r4
 8001026:	d908      	bls.n	800103a <__udivmoddi4+0x276>
 8001028:	eb1c 0404 	adds.w	r4, ip, r4
 800102c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8001030:	d213      	bcs.n	800105a <__udivmoddi4+0x296>
 8001032:	42a3      	cmp	r3, r4
 8001034:	d911      	bls.n	800105a <__udivmoddi4+0x296>
 8001036:	3902      	subs	r1, #2
 8001038:	4464      	add	r4, ip
 800103a:	1ae4      	subs	r4, r4, r3
 800103c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001040:	e739      	b.n	8000eb6 <__udivmoddi4+0xf2>
 8001042:	4604      	mov	r4, r0
 8001044:	e6f0      	b.n	8000e28 <__udivmoddi4+0x64>
 8001046:	4608      	mov	r0, r1
 8001048:	e706      	b.n	8000e58 <__udivmoddi4+0x94>
 800104a:	45c8      	cmp	r8, r9
 800104c:	d2ae      	bcs.n	8000fac <__udivmoddi4+0x1e8>
 800104e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001052:	eb63 0c07 	sbc.w	ip, r3, r7
 8001056:	3801      	subs	r0, #1
 8001058:	e7a8      	b.n	8000fac <__udivmoddi4+0x1e8>
 800105a:	4631      	mov	r1, r6
 800105c:	e7ed      	b.n	800103a <__udivmoddi4+0x276>
 800105e:	4603      	mov	r3, r0
 8001060:	e799      	b.n	8000f96 <__udivmoddi4+0x1d2>
 8001062:	4630      	mov	r0, r6
 8001064:	e7d4      	b.n	8001010 <__udivmoddi4+0x24c>
 8001066:	46d6      	mov	lr, sl
 8001068:	e77f      	b.n	8000f6a <__udivmoddi4+0x1a6>
 800106a:	4463      	add	r3, ip
 800106c:	3802      	subs	r0, #2
 800106e:	e74d      	b.n	8000f0c <__udivmoddi4+0x148>
 8001070:	4606      	mov	r6, r0
 8001072:	4623      	mov	r3, r4
 8001074:	4608      	mov	r0, r1
 8001076:	e70f      	b.n	8000e98 <__udivmoddi4+0xd4>
 8001078:	3e02      	subs	r6, #2
 800107a:	4463      	add	r3, ip
 800107c:	e730      	b.n	8000ee0 <__udivmoddi4+0x11c>
 800107e:	bf00      	nop

08001080 <__aeabi_idiv0>:
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2203      	movs	r2, #3
 8001090:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2203      	movs	r2, #3
 800109c:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2203      	movs	r2, #3
 80010a2:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2203      	movs	r2, #3
 80010a8:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2203      	movs	r2, #3
 80010ae:	715a      	strb	r2, [r3, #5]
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	@ 0x28
 80010c0:	af04      	add	r7, sp, #16
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	460b      	mov	r3, r1
 80010c6:	607a      	str	r2, [r7, #4]
 80010c8:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80010d6:	7afb      	ldrb	r3, [r7, #11]
 80010d8:	b29a      	uxth	r2, r3
 80010da:	8af9      	ldrh	r1, [r7, #22]
 80010dc:	f241 3388 	movw	r3, #5000	@ 0x1388
 80010e0:	9302      	str	r3, [sp, #8]
 80010e2:	2302      	movs	r3, #2
 80010e4:	9301      	str	r3, [sp, #4]
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	2301      	movs	r3, #1
 80010ee:	f001 ffb3 	bl	8003058 <HAL_I2C_Mem_Read>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d10b      	bne.n	8001110 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	021b      	lsls	r3, r3, #8
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	7d3b      	ldrb	r3, [r7, #20]
 8001100:	b21b      	sxth	r3, r3
 8001102:	4313      	orrs	r3, r2
 8001104:	b21b      	sxth	r3, r3
 8001106:	b29a      	uxth	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	801a      	strh	r2, [r3, #0]
		return true;
 800110c:	2301      	movs	r3, #1
 800110e:	e000      	b.n	8001112 <read_register16+0x56>
	} else
		return false;
 8001110:	2300      	movs	r3, #0

}
 8001112:	4618      	mov	r0, r3
 8001114:	3718      	adds	r7, #24
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 800111a:	b590      	push	{r4, r7, lr}
 800111c:	b08b      	sub	sp, #44	@ 0x2c
 800111e:	af04      	add	r7, sp, #16
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	461a      	mov	r2, r3
 8001126:	460b      	mov	r3, r1
 8001128:	72fb      	strb	r3, [r7, #11]
 800112a:	4613      	mov	r3, r2
 800112c:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800113a:	7afb      	ldrb	r3, [r7, #11]
 800113c:	b29a      	uxth	r2, r3
 800113e:	7abb      	ldrb	r3, [r7, #10]
 8001140:	b29b      	uxth	r3, r3
 8001142:	8af9      	ldrh	r1, [r7, #22]
 8001144:	f241 3488 	movw	r4, #5000	@ 0x1388
 8001148:	9402      	str	r4, [sp, #8]
 800114a:	9301      	str	r3, [sp, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	2301      	movs	r3, #1
 8001152:	f001 ff81 	bl	8003058 <HAL_I2C_Mem_Read>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d101      	bne.n	8001160 <read_data+0x46>
		return 0;
 800115c:	2300      	movs	r3, #0
 800115e:	e000      	b.n	8001162 <read_data+0x48>
	else
		return 1;
 8001160:	2301      	movs	r3, #1

}
 8001162:	4618      	mov	r0, r3
 8001164:	371c      	adds	r7, #28
 8001166:	46bd      	mov	sp, r7
 8001168:	bd90      	pop	{r4, r7, pc}

0800116a <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	461a      	mov	r2, r3
 8001176:	2188      	movs	r1, #136	@ 0x88
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f7ff ff9f 	bl	80010bc <read_register16>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d06f      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3302      	adds	r3, #2
 8001188:	461a      	mov	r2, r3
 800118a:	218a      	movs	r1, #138	@ 0x8a
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ff95 	bl	80010bc <read_register16>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d065      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3304      	adds	r3, #4
 800119c:	461a      	mov	r2, r3
 800119e:	218c      	movs	r1, #140	@ 0x8c
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff ff8b 	bl	80010bc <read_register16>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d05b      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3306      	adds	r3, #6
 80011b0:	461a      	mov	r2, r3
 80011b2:	218e      	movs	r1, #142	@ 0x8e
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff81 	bl	80010bc <read_register16>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d051      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3308      	adds	r3, #8
 80011c4:	461a      	mov	r2, r3
 80011c6:	2190      	movs	r1, #144	@ 0x90
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff ff77 	bl	80010bc <read_register16>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d047      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	330a      	adds	r3, #10
 80011d8:	461a      	mov	r2, r3
 80011da:	2192      	movs	r1, #146	@ 0x92
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ff6d 	bl	80010bc <read_register16>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d03d      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	330c      	adds	r3, #12
 80011ec:	461a      	mov	r2, r3
 80011ee:	2194      	movs	r1, #148	@ 0x94
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff ff63 	bl	80010bc <read_register16>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d033      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	330e      	adds	r3, #14
 8001200:	461a      	mov	r2, r3
 8001202:	2196      	movs	r1, #150	@ 0x96
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ff59 	bl	80010bc <read_register16>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d029      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3310      	adds	r3, #16
 8001214:	461a      	mov	r2, r3
 8001216:	2198      	movs	r1, #152	@ 0x98
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff ff4f 	bl	80010bc <read_register16>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d01f      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3312      	adds	r3, #18
 8001228:	461a      	mov	r2, r3
 800122a:	219a      	movs	r1, #154	@ 0x9a
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff ff45 	bl	80010bc <read_register16>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d015      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3314      	adds	r3, #20
 800123c:	461a      	mov	r2, r3
 800123e:	219c      	movs	r1, #156	@ 0x9c
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff ff3b 	bl	80010bc <read_register16>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d00b      	beq.n	8001264 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 8001250:	461a      	mov	r2, r3
 8001252:	219e      	movs	r1, #158	@ 0x9e
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f7ff ff31 	bl	80010bc <read_register16>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <read_calibration_data+0xfa>

		return true;
 8001260:	2301      	movs	r3, #1
 8001262:	e000      	b.n	8001266 <read_calibration_data+0xfc>
	}

	return false;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 800126e:	b580      	push	{r7, lr}
 8001270:	b084      	sub	sp, #16
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f103 0218 	add.w	r2, r3, #24
 800127c:	2301      	movs	r3, #1
 800127e:	21a1      	movs	r1, #161	@ 0xa1
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff4a 	bl	800111a <read_data>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d14b      	bne.n	8001324 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	331a      	adds	r3, #26
 8001290:	461a      	mov	r2, r3
 8001292:	21e1      	movs	r1, #225	@ 0xe1
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff11 	bl	80010bc <read_register16>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d041      	beq.n	8001324 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f103 021c 	add.w	r2, r3, #28
 80012a6:	2301      	movs	r3, #1
 80012a8:	21e3      	movs	r1, #227	@ 0xe3
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ff35 	bl	800111a <read_data>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d136      	bne.n	8001324 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 80012b6:	f107 030e 	add.w	r3, r7, #14
 80012ba:	461a      	mov	r2, r3
 80012bc:	21e4      	movs	r1, #228	@ 0xe4
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff fefc 	bl	80010bc <read_register16>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d02c      	beq.n	8001324 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 80012ca:	f107 030c 	add.w	r3, r7, #12
 80012ce:	461a      	mov	r2, r3
 80012d0:	21e5      	movs	r1, #229	@ 0xe5
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff fef2 	bl	80010bc <read_register16>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d022      	beq.n	8001324 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 80012e4:	2301      	movs	r3, #1
 80012e6:	21e7      	movs	r1, #231	@ 0xe7
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff ff16 	bl	800111a <read_data>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d117      	bne.n	8001324 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 80012f4:	89fb      	ldrh	r3, [r7, #14]
 80012f6:	011b      	lsls	r3, r3, #4
 80012f8:	b21b      	sxth	r3, r3
 80012fa:	f403 637f 	and.w	r3, r3, #4080	@ 0xff0
 80012fe:	b21a      	sxth	r2, r3
 8001300:	89fb      	ldrh	r3, [r7, #14]
 8001302:	121b      	asrs	r3, r3, #8
 8001304:	b21b      	sxth	r3, r3
 8001306:	f003 030f 	and.w	r3, r3, #15
 800130a:	b21b      	sxth	r3, r3
 800130c:	4313      	orrs	r3, r2
 800130e:	b21a      	sxth	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 8001314:	89bb      	ldrh	r3, [r7, #12]
 8001316:	091b      	lsrs	r3, r3, #4
 8001318:	b29b      	uxth	r3, r3
 800131a:	b21a      	sxth	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	841a      	strh	r2, [r3, #32]

		return true;
 8001320:	2301      	movs	r3, #1
 8001322:	e000      	b.n	8001326 <read_hum_calibration_data+0xb8>
	}

	return false;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 800132e:	b580      	push	{r7, lr}
 8001330:	b088      	sub	sp, #32
 8001332:	af04      	add	r7, sp, #16
 8001334:	6078      	str	r0, [r7, #4]
 8001336:	460b      	mov	r3, r1
 8001338:	70fb      	strb	r3, [r7, #3]
 800133a:	4613      	mov	r3, r2
 800133c:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800134a:	78fb      	ldrb	r3, [r7, #3]
 800134c:	b29a      	uxth	r2, r3
 800134e:	89f9      	ldrh	r1, [r7, #14]
 8001350:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001354:	9302      	str	r3, [sp, #8]
 8001356:	2301      	movs	r3, #1
 8001358:	9301      	str	r3, [sp, #4]
 800135a:	1cbb      	adds	r3, r7, #2
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	2301      	movs	r3, #1
 8001360:	f001 fd66 	bl	8002e30 <HAL_I2C_Mem_Write>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <write_register8+0x40>
		return false;
 800136a:	2300      	movs	r3, #0
 800136c:	e000      	b.n	8001370 <write_register8+0x42>
	else
		return true;
 800136e:	2301      	movs	r3, #1
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001386:	2b76      	cmp	r3, #118	@ 0x76
 8001388:	d005      	beq.n	8001396 <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800138e:	2b77      	cmp	r3, #119	@ 0x77
 8001390:	d001      	beq.n	8001396 <bmp280_init+0x1e>

		return false;
 8001392:	2300      	movs	r3, #0
 8001394:	e099      	b.n	80014ca <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800139c:	2301      	movs	r3, #1
 800139e:	21d0      	movs	r1, #208	@ 0xd0
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff feba 	bl	800111a <read_data>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <bmp280_init+0x38>
		return false;
 80013ac:	2300      	movs	r3, #0
 80013ae:	e08c      	b.n	80014ca <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80013b6:	2b58      	cmp	r3, #88	@ 0x58
 80013b8:	d006      	beq.n	80013c8 <bmp280_init+0x50>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80013c0:	2b60      	cmp	r3, #96	@ 0x60
 80013c2:	d001      	beq.n	80013c8 <bmp280_init+0x50>

		return false;
 80013c4:	2300      	movs	r3, #0
 80013c6:	e080      	b.n	80014ca <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 80013c8:	22b6      	movs	r2, #182	@ 0xb6
 80013ca:	21e0      	movs	r1, #224	@ 0xe0
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7ff ffae 	bl	800132e <write_register8>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <bmp280_init+0x64>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 80013dc:	f107 020c 	add.w	r2, r7, #12
 80013e0:	2301      	movs	r3, #1
 80013e2:	21f3      	movs	r1, #243	@ 0xf3
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff fe98 	bl	800111a <read_data>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d1f5      	bne.n	80013dc <bmp280_init+0x64>
				&& (status & 1) == 0)
 80013f0:	7b3b      	ldrb	r3, [r7, #12]
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f0      	bne.n	80013dc <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff feb5 	bl	800116a <read_calibration_data>
 8001400:	4603      	mov	r3, r0
 8001402:	f083 0301 	eor.w	r3, r3, #1
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b00      	cmp	r3, #0
 800140a:	d100      	bne.n	800140e <bmp280_init+0x96>
 800140c:	e001      	b.n	8001412 <bmp280_init+0x9a>
		return false;
 800140e:	2300      	movs	r3, #0
 8001410:	e05b      	b.n	80014ca <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001418:	2b60      	cmp	r3, #96	@ 0x60
 800141a:	d10a      	bne.n	8001432 <bmp280_init+0xba>
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff ff26 	bl	800126e <read_hum_calibration_data>
 8001422:	4603      	mov	r3, r0
 8001424:	f083 0301 	eor.w	r3, r3, #1
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <bmp280_init+0xba>
		return false;
 800142e:	2300      	movs	r3, #0
 8001430:	e04b      	b.n	80014ca <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	795b      	ldrb	r3, [r3, #5]
 8001436:	015b      	lsls	r3, r3, #5
 8001438:	b25a      	sxtb	r2, r3
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	785b      	ldrb	r3, [r3, #1]
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	b25b      	sxtb	r3, r3
 8001442:	4313      	orrs	r3, r2
 8001444:	b25b      	sxtb	r3, r3
 8001446:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	461a      	mov	r2, r3
 800144c:	21f5      	movs	r1, #245	@ 0xf5
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff ff6d 	bl	800132e <write_register8>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <bmp280_init+0xe6>
		return false;
 800145a:	2300      	movs	r3, #0
 800145c:	e035      	b.n	80014ca <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d102      	bne.n	800146c <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	78db      	ldrb	r3, [r3, #3]
 8001470:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 8001472:	b25a      	sxtb	r2, r3
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	789b      	ldrb	r3, [r3, #2]
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	b25b      	sxtb	r3, r3
 800147c:	4313      	orrs	r3, r2
 800147e:	b25a      	sxtb	r2, r3
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b25b      	sxtb	r3, r3
 8001486:	4313      	orrs	r3, r2
 8001488:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 800148a:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001492:	2b60      	cmp	r3, #96	@ 0x60
 8001494:	d10d      	bne.n	80014b2 <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	791b      	ldrb	r3, [r3, #4]
 800149a:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 800149c:	7b7b      	ldrb	r3, [r7, #13]
 800149e:	461a      	mov	r2, r3
 80014a0:	21f2      	movs	r1, #242	@ 0xf2
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff ff43 	bl	800132e <write_register8>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <bmp280_init+0x13a>
			return false;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e00b      	b.n	80014ca <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 80014b2:	7bbb      	ldrb	r3, [r7, #14]
 80014b4:	461a      	mov	r2, r3
 80014b6:	21f4      	movs	r1, #244	@ 0xf4
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ff38 	bl	800132e <write_register8>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <bmp280_init+0x150>
		return false;
 80014c4:	2300      	movs	r3, #0
 80014c6:	e000      	b.n	80014ca <bmp280_init+0x152>
	}

	return true;
 80014c8:	2301      	movs	r3, #1
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 80014d2:	b480      	push	{r7}
 80014d4:	b087      	sub	sp, #28
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	60f8      	str	r0, [r7, #12]
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	10da      	asrs	r2, r3, #3
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80014f0:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80014f4:	12db      	asrs	r3, r3, #11
 80014f6:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	111b      	asrs	r3, r3, #4
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	8812      	ldrh	r2, [r2, #0]
 8001500:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	1112      	asrs	r2, r2, #4
 8001506:	68f9      	ldr	r1, [r7, #12]
 8001508:	8809      	ldrh	r1, [r1, #0]
 800150a:	1a52      	subs	r2, r2, r1
 800150c:	fb02 f303 	mul.w	r3, r2, r3
 8001510:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001518:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 800151c:	139b      	asrs	r3, r3, #14
 800151e:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	441a      	add	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	4613      	mov	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4413      	add	r3, r2
 8001534:	3380      	adds	r3, #128	@ 0x80
 8001536:	121b      	asrs	r3, r3, #8
}
 8001538:	4618      	mov	r0, r3
 800153a:	371c      	adds	r7, #28
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8001544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001548:	b0cc      	sub	sp, #304	@ 0x130
 800154a:	af00      	add	r7, sp, #0
 800154c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8001550:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8001554:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8001558:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800155c:	17da      	asrs	r2, r3, #31
 800155e:	461c      	mov	r4, r3
 8001560:	4615      	mov	r5, r2
 8001562:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8001566:	f145 3bff 	adc.w	fp, r5, #4294967295	@ 0xffffffff
 800156a:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 800156e:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001572:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001576:	fb03 f102 	mul.w	r1, r3, r2
 800157a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800157e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001582:	fb02 f303 	mul.w	r3, r2, r3
 8001586:	18ca      	adds	r2, r1, r3
 8001588:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800158c:	fba3 8903 	umull	r8, r9, r3, r3
 8001590:	eb02 0309 	add.w	r3, r2, r9
 8001594:	4699      	mov	r9, r3
 8001596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800159a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800159e:	b21b      	sxth	r3, r3
 80015a0:	17da      	asrs	r2, r3, #31
 80015a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80015a6:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80015aa:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80015ae:	4603      	mov	r3, r0
 80015b0:	fb03 f209 	mul.w	r2, r3, r9
 80015b4:	460b      	mov	r3, r1
 80015b6:	fb08 f303 	mul.w	r3, r8, r3
 80015ba:	4413      	add	r3, r2
 80015bc:	4602      	mov	r2, r0
 80015be:	fba8 1202 	umull	r1, r2, r8, r2
 80015c2:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80015c6:	460a      	mov	r2, r1
 80015c8:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80015cc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80015d0:	4413      	add	r3, r2
 80015d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80015d6:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80015da:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 80015de:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 80015e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80015e6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015ea:	b21b      	sxth	r3, r3
 80015ec:	17da      	asrs	r2, r3, #31
 80015ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80015f2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80015f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015fa:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80015fe:	462a      	mov	r2, r5
 8001600:	fb02 f203 	mul.w	r2, r2, r3
 8001604:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001608:	4621      	mov	r1, r4
 800160a:	fb01 f303 	mul.w	r3, r1, r3
 800160e:	441a      	add	r2, r3
 8001610:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001614:	4621      	mov	r1, r4
 8001616:	fba3 1301 	umull	r1, r3, r3, r1
 800161a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800161e:	460b      	mov	r3, r1
 8001620:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001628:	18d3      	adds	r3, r2, r3
 800162a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800162e:	f04f 0000 	mov.w	r0, #0
 8001632:	f04f 0100 	mov.w	r1, #0
 8001636:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800163a:	462b      	mov	r3, r5
 800163c:	0459      	lsls	r1, r3, #17
 800163e:	4623      	mov	r3, r4
 8001640:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001644:	4623      	mov	r3, r4
 8001646:	0458      	lsls	r0, r3, #17
 8001648:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800164c:	1814      	adds	r4, r2, r0
 800164e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001650:	414b      	adcs	r3, r1
 8001652:	647b      	str	r3, [r7, #68]	@ 0x44
 8001654:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001658:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 800165c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001660:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001664:	b21b      	sxth	r3, r3
 8001666:	17da      	asrs	r2, r3, #31
 8001668:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800166c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001670:	f04f 0000 	mov.w	r0, #0
 8001674:	f04f 0100 	mov.w	r1, #0
 8001678:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800167c:	00d9      	lsls	r1, r3, #3
 800167e:	2000      	movs	r0, #0
 8001680:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001684:	1814      	adds	r4, r2, r0
 8001686:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001688:	414b      	adcs	r3, r1
 800168a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800168c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001690:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001694:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001698:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800169c:	fb03 f102 	mul.w	r1, r3, r2
 80016a0:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80016a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016a8:	fb02 f303 	mul.w	r3, r2, r3
 80016ac:	18ca      	adds	r2, r1, r3
 80016ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016b2:	fba3 1303 	umull	r1, r3, r3, r3
 80016b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80016ba:	460b      	mov	r3, r1
 80016bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80016c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80016c4:	18d3      	adds	r3, r2, r3
 80016c6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80016ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016ce:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	17da      	asrs	r2, r3, #31
 80016d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80016da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80016de:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80016e2:	462b      	mov	r3, r5
 80016e4:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80016e8:	4642      	mov	r2, r8
 80016ea:	fb02 f203 	mul.w	r2, r2, r3
 80016ee:	464b      	mov	r3, r9
 80016f0:	4621      	mov	r1, r4
 80016f2:	fb01 f303 	mul.w	r3, r1, r3
 80016f6:	4413      	add	r3, r2
 80016f8:	4622      	mov	r2, r4
 80016fa:	4641      	mov	r1, r8
 80016fc:	fba2 1201 	umull	r1, r2, r2, r1
 8001700:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001704:	460a      	mov	r2, r1
 8001706:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800170a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800170e:	4413      	add	r3, r2
 8001710:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001714:	f04f 0000 	mov.w	r0, #0
 8001718:	f04f 0100 	mov.w	r1, #0
 800171c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001720:	4623      	mov	r3, r4
 8001722:	0a18      	lsrs	r0, r3, #8
 8001724:	462b      	mov	r3, r5
 8001726:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800172a:	462b      	mov	r3, r5
 800172c:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 800172e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001732:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001736:	b21b      	sxth	r3, r3
 8001738:	17da      	asrs	r2, r3, #31
 800173a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800173e:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001742:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001746:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 800174a:	464a      	mov	r2, r9
 800174c:	fb02 f203 	mul.w	r2, r2, r3
 8001750:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001754:	4644      	mov	r4, r8
 8001756:	fb04 f303 	mul.w	r3, r4, r3
 800175a:	441a      	add	r2, r3
 800175c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001760:	4644      	mov	r4, r8
 8001762:	fba3 4304 	umull	r4, r3, r3, r4
 8001766:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800176a:	4623      	mov	r3, r4
 800176c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001770:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001774:	18d3      	adds	r3, r2, r3
 8001776:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	f04f 0300 	mov.w	r3, #0
 8001782:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001786:	464c      	mov	r4, r9
 8001788:	0323      	lsls	r3, r4, #12
 800178a:	4644      	mov	r4, r8
 800178c:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001790:	4644      	mov	r4, r8
 8001792:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001794:	1884      	adds	r4, r0, r2
 8001796:	633c      	str	r4, [r7, #48]	@ 0x30
 8001798:	eb41 0303 	adc.w	r3, r1, r3
 800179c:	637b      	str	r3, [r7, #52]	@ 0x34
 800179e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80017a2:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 80017a6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80017aa:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80017ae:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80017b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80017b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80017ba:	88db      	ldrh	r3, [r3, #6]
 80017bc:	b29b      	uxth	r3, r3
 80017be:	2200      	movs	r2, #0
 80017c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80017c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80017c8:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80017cc:	462b      	mov	r3, r5
 80017ce:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80017d2:	4642      	mov	r2, r8
 80017d4:	fb02 f203 	mul.w	r2, r2, r3
 80017d8:	464b      	mov	r3, r9
 80017da:	4621      	mov	r1, r4
 80017dc:	fb01 f303 	mul.w	r3, r1, r3
 80017e0:	4413      	add	r3, r2
 80017e2:	4622      	mov	r2, r4
 80017e4:	4641      	mov	r1, r8
 80017e6:	fba2 1201 	umull	r1, r2, r2, r1
 80017ea:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80017ee:	460a      	mov	r2, r1
 80017f0:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80017f4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80017f8:	4413      	add	r3, r2
 80017fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80017fe:	f04f 0200 	mov.w	r2, #0
 8001802:	f04f 0300 	mov.w	r3, #0
 8001806:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800180a:	4629      	mov	r1, r5
 800180c:	104a      	asrs	r2, r1, #1
 800180e:	4629      	mov	r1, r5
 8001810:	17cb      	asrs	r3, r1, #31
 8001812:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

	if (var1 == 0) {
 8001816:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800181a:	4313      	orrs	r3, r2
 800181c:	d101      	bne.n	8001822 <compensate_pressure+0x2de>
		return 0;  // avoid exception caused by division by zero
 800181e:	2300      	movs	r3, #0
 8001820:	e148      	b.n	8001ab4 <compensate_pressure+0x570>
	}

	p = 1048576 - adc_press;
 8001822:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001826:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 800182a:	17da      	asrs	r2, r3, #31
 800182c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800182e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001830:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001834:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8001838:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800183c:	105b      	asrs	r3, r3, #1
 800183e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001842:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001846:	07db      	lsls	r3, r3, #31
 8001848:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800184c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001850:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001854:	4621      	mov	r1, r4
 8001856:	1a89      	subs	r1, r1, r2
 8001858:	67b9      	str	r1, [r7, #120]	@ 0x78
 800185a:	4629      	mov	r1, r5
 800185c:	eb61 0303 	sbc.w	r3, r1, r3
 8001860:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001862:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001866:	4622      	mov	r2, r4
 8001868:	462b      	mov	r3, r5
 800186a:	1891      	adds	r1, r2, r2
 800186c:	6239      	str	r1, [r7, #32]
 800186e:	415b      	adcs	r3, r3
 8001870:	627b      	str	r3, [r7, #36]	@ 0x24
 8001872:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001876:	4621      	mov	r1, r4
 8001878:	1851      	adds	r1, r2, r1
 800187a:	61b9      	str	r1, [r7, #24]
 800187c:	4629      	mov	r1, r5
 800187e:	414b      	adcs	r3, r1
 8001880:	61fb      	str	r3, [r7, #28]
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	f04f 0300 	mov.w	r3, #0
 800188a:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800188e:	4649      	mov	r1, r9
 8001890:	018b      	lsls	r3, r1, #6
 8001892:	4641      	mov	r1, r8
 8001894:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001898:	4641      	mov	r1, r8
 800189a:	018a      	lsls	r2, r1, #6
 800189c:	4641      	mov	r1, r8
 800189e:	1889      	adds	r1, r1, r2
 80018a0:	6139      	str	r1, [r7, #16]
 80018a2:	4649      	mov	r1, r9
 80018a4:	eb43 0101 	adc.w	r1, r3, r1
 80018a8:	6179      	str	r1, [r7, #20]
 80018aa:	f04f 0200 	mov.w	r2, #0
 80018ae:	f04f 0300 	mov.w	r3, #0
 80018b2:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80018b6:	4649      	mov	r1, r9
 80018b8:	008b      	lsls	r3, r1, #2
 80018ba:	4641      	mov	r1, r8
 80018bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018c0:	4641      	mov	r1, r8
 80018c2:	008a      	lsls	r2, r1, #2
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	4603      	mov	r3, r0
 80018ca:	4622      	mov	r2, r4
 80018cc:	189b      	adds	r3, r3, r2
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	460b      	mov	r3, r1
 80018d2:	462a      	mov	r2, r5
 80018d4:	eb42 0303 	adc.w	r3, r2, r3
 80018d8:	60fb      	str	r3, [r7, #12]
 80018da:	f04f 0200 	mov.w	r2, #0
 80018de:	f04f 0300 	mov.w	r3, #0
 80018e2:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80018e6:	4649      	mov	r1, r9
 80018e8:	008b      	lsls	r3, r1, #2
 80018ea:	4641      	mov	r1, r8
 80018ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018f0:	4641      	mov	r1, r8
 80018f2:	008a      	lsls	r2, r1, #2
 80018f4:	4610      	mov	r0, r2
 80018f6:	4619      	mov	r1, r3
 80018f8:	4603      	mov	r3, r0
 80018fa:	4622      	mov	r2, r4
 80018fc:	189b      	adds	r3, r3, r2
 80018fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8001900:	462b      	mov	r3, r5
 8001902:	460a      	mov	r2, r1
 8001904:	eb42 0303 	adc.w	r3, r2, r3
 8001908:	677b      	str	r3, [r7, #116]	@ 0x74
 800190a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800190e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001912:	f7ff f9b9 	bl	8000c88 <__aeabi_ldivmod>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 800191e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001922:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001926:	b21b      	sxth	r3, r3
 8001928:	17da      	asrs	r2, r3, #31
 800192a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800192c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800192e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001932:	f04f 0000 	mov.w	r0, #0
 8001936:	f04f 0100 	mov.w	r1, #0
 800193a:	0b50      	lsrs	r0, r2, #13
 800193c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001940:	1359      	asrs	r1, r3, #13
 8001942:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001946:	462b      	mov	r3, r5
 8001948:	fb00 f203 	mul.w	r2, r0, r3
 800194c:	4623      	mov	r3, r4
 800194e:	fb03 f301 	mul.w	r3, r3, r1
 8001952:	4413      	add	r3, r2
 8001954:	4622      	mov	r2, r4
 8001956:	fba2 1200 	umull	r1, r2, r2, r0
 800195a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800195e:	460a      	mov	r2, r1
 8001960:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001964:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001968:	4413      	add	r3, r2
 800196a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800196e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001972:	f04f 0000 	mov.w	r0, #0
 8001976:	f04f 0100 	mov.w	r1, #0
 800197a:	0b50      	lsrs	r0, r2, #13
 800197c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001980:	1359      	asrs	r1, r3, #13
 8001982:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001986:	462b      	mov	r3, r5
 8001988:	fb00 f203 	mul.w	r2, r0, r3
 800198c:	4623      	mov	r3, r4
 800198e:	fb03 f301 	mul.w	r3, r3, r1
 8001992:	4413      	add	r3, r2
 8001994:	4622      	mov	r2, r4
 8001996:	fba2 1200 	umull	r1, r2, r2, r0
 800199a:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800199e:	460a      	mov	r2, r1
 80019a0:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80019a4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80019a8:	4413      	add	r3, r2
 80019aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	f04f 0300 	mov.w	r3, #0
 80019b6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80019ba:	4621      	mov	r1, r4
 80019bc:	0e4a      	lsrs	r2, r1, #25
 80019be:	4629      	mov	r1, r5
 80019c0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80019c4:	4629      	mov	r1, r5
 80019c6:	164b      	asrs	r3, r1, #25
 80019c8:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 80019cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80019d0:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80019d4:	b21b      	sxth	r3, r3
 80019d6:	17da      	asrs	r2, r3, #31
 80019d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80019da:	667a      	str	r2, [r7, #100]	@ 0x64
 80019dc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80019e0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80019e4:	462a      	mov	r2, r5
 80019e6:	fb02 f203 	mul.w	r2, r2, r3
 80019ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80019ee:	4621      	mov	r1, r4
 80019f0:	fb01 f303 	mul.w	r3, r1, r3
 80019f4:	4413      	add	r3, r2
 80019f6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80019fa:	4621      	mov	r1, r4
 80019fc:	fba2 1201 	umull	r1, r2, r2, r1
 8001a00:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001a04:	460a      	mov	r2, r1
 8001a06:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001a0a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001a0e:	4413      	add	r3, r2
 8001a10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001a20:	4621      	mov	r1, r4
 8001a22:	0cca      	lsrs	r2, r1, #19
 8001a24:	4629      	mov	r1, r5
 8001a26:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	14cb      	asrs	r3, r1, #19
 8001a2e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8001a32:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001a36:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001a3a:	1884      	adds	r4, r0, r2
 8001a3c:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001a3e:	eb41 0303 	adc.w	r3, r1, r3
 8001a42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001a44:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a48:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	1889      	adds	r1, r1, r2
 8001a50:	6539      	str	r1, [r7, #80]	@ 0x50
 8001a52:	4629      	mov	r1, r5
 8001a54:	eb43 0101 	adc.w	r1, r3, r1
 8001a58:	6579      	str	r1, [r7, #84]	@ 0x54
 8001a5a:	f04f 0000 	mov.w	r0, #0
 8001a5e:	f04f 0100 	mov.w	r1, #0
 8001a62:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001a66:	4623      	mov	r3, r4
 8001a68:	0a18      	lsrs	r0, r3, #8
 8001a6a:	462b      	mov	r3, r5
 8001a6c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001a70:	462b      	mov	r3, r5
 8001a72:	1219      	asrs	r1, r3, #8
 8001a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001a78:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001a7c:	b21b      	sxth	r3, r3
 8001a7e:	17da      	asrs	r2, r3, #31
 8001a80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001a82:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001a84:	f04f 0200 	mov.w	r2, #0
 8001a88:	f04f 0300 	mov.w	r3, #0
 8001a8c:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001a90:	464c      	mov	r4, r9
 8001a92:	0123      	lsls	r3, r4, #4
 8001a94:	4644      	mov	r4, r8
 8001a96:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001a9a:	4644      	mov	r4, r8
 8001a9c:	0122      	lsls	r2, r4, #4
 8001a9e:	1884      	adds	r4, r0, r2
 8001aa0:	603c      	str	r4, [r7, #0]
 8001aa2:	eb41 0303 	adc.w	r3, r1, r3
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001aac:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	return p;
 8001ab0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001aba:	46bd      	mov	sp, r7
 8001abc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001ac0 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8001ac0:	b480      	push	{r7}
 8001ac2:	b087      	sub	sp, #28
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001ad2:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	039a      	lsls	r2, r3, #14
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001ade:	051b      	lsls	r3, r3, #20
 8001ae0:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	fb01 f303 	mul.w	r3, r1, r3
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001af6:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001afe:	4611      	mov	r1, r2
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	fb01 f202 	mul.w	r2, r1, r2
 8001b06:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001b08:	68f9      	ldr	r1, [r7, #12]
 8001b0a:	7f09      	ldrb	r1, [r1, #28]
 8001b0c:	4608      	mov	r0, r1
 8001b0e:	6979      	ldr	r1, [r7, #20]
 8001b10:	fb00 f101 	mul.w	r1, r0, r1
 8001b14:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001b16:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001b1a:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001b1e:	1292      	asrs	r2, r2, #10
 8001b20:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8001b24:	68f9      	ldr	r1, [r7, #12]
 8001b26:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001b2a:	fb01 f202 	mul.w	r2, r1, r2
 8001b2e:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b32:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001b34:	fb02 f303 	mul.w	r3, r2, r3
 8001b38:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	13db      	asrs	r3, r3, #15
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	13d2      	asrs	r2, r2, #15
 8001b42:	fb02 f303 	mul.w	r3, r2, r3
 8001b46:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	7e12      	ldrb	r2, [r2, #24]
 8001b4c:	fb02 f303 	mul.w	r3, r2, r3
 8001b50:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001b5e:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001b66:	bfa8      	it	ge
 8001b68:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001b6c:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	131b      	asrs	r3, r3, #12
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	371c      	adds	r7, #28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b08c      	sub	sp, #48	@ 0x30
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001b92:	2b60      	cmp	r3, #96	@ 0x60
 8001b94:	d007      	beq.n	8001ba6 <bmp280_read_fixed+0x28>
		if (humidity)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d002      	beq.n	8001ba2 <bmp280_read_fixed+0x24>
			*humidity = 0;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <bmp280_read_fixed+0x32>
 8001bac:	2308      	movs	r3, #8
 8001bae:	e000      	b.n	8001bb2 <bmp280_read_fixed+0x34>
 8001bb0:	2306      	movs	r3, #6
 8001bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8001bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	f107 0218 	add.w	r2, r7, #24
 8001bbc:	21f7      	movs	r1, #247	@ 0xf7
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f7ff faab 	bl	800111a <read_data>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <bmp280_read_fixed+0x50>
		return false;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e038      	b.n	8001c40 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8001bce:	7e3b      	ldrb	r3, [r7, #24]
 8001bd0:	031a      	lsls	r2, r3, #12
 8001bd2:	7e7b      	ldrb	r3, [r7, #25]
 8001bd4:	011b      	lsls	r3, r3, #4
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	7eba      	ldrb	r2, [r7, #26]
 8001bda:	0912      	lsrs	r2, r2, #4
 8001bdc:	b2d2      	uxtb	r2, r2
 8001bde:	4313      	orrs	r3, r2
 8001be0:	62bb      	str	r3, [r7, #40]	@ 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001be2:	7efb      	ldrb	r3, [r7, #27]
 8001be4:	031a      	lsls	r2, r3, #12
 8001be6:	7f3b      	ldrb	r3, [r7, #28]
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	4313      	orrs	r3, r2
 8001bec:	7f7a      	ldrb	r2, [r7, #29]
 8001bee:	0912      	lsrs	r2, r2, #4
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8001bf6:	f107 0314 	add.w	r3, r7, #20
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001bfe:	68f8      	ldr	r0, [r7, #12]
 8001c00:	f7ff fc67 	bl	80014d2 <compensate_temperature>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f7ff fc97 	bl	8001544 <compensate_pressure>
 8001c16:	4602      	mov	r2, r0
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00d      	beq.n	8001c3e <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8001c22:	7fbb      	ldrb	r3, [r7, #30]
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	7ffa      	ldrb	r2, [r7, #31]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	6a39      	ldr	r1, [r7, #32]
 8001c32:	68f8      	ldr	r0, [r7, #12]
 8001c34:	f7ff ff44 	bl	8001ac0 <compensate_humidity>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	601a      	str	r2, [r3, #0]
	}

	return true;
 8001c3e:	2301      	movs	r3, #1
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3730      	adds	r7, #48	@ 0x30
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b088      	sub	sp, #32
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
 8001c54:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d002      	beq.n	8001c62 <bmp280_read_float+0x1a>
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	e000      	b.n	8001c64 <bmp280_read_float+0x1c>
 8001c62:	2300      	movs	r3, #0
 8001c64:	f107 0218 	add.w	r2, r7, #24
 8001c68:	f107 011c 	add.w	r1, r7, #28
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f7ff ff86 	bl	8001b7e <bmp280_read_fixed>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d028      	beq.n	8001cca <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	ee07 3a90 	vmov	s15, r3
 8001c7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c82:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001cd4 <bmp280_read_float+0x8c>
 8001c86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	ee07 3a90 	vmov	s15, r3
 8001c96:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c9a:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001cd8 <bmp280_read_float+0x90>
 8001c9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d00b      	beq.n	8001cc6 <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	ee07 3a90 	vmov	s15, r3
 8001cb4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cb8:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001cdc <bmp280_read_float+0x94>
 8001cbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e000      	b.n	8001ccc <bmp280_read_float+0x84>
	}

	return false;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3720      	adds	r7, #32
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	42c80000 	.word	0x42c80000
 8001cd8:	43800000 	.word	0x43800000
 8001cdc:	44800000 	.word	0x44800000

08001ce0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ce0:	b5b0      	push	{r4, r5, r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ce6:	f000 fcbf 	bl	8002668 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cea:	f000 f8fb 	bl	8001ee4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cee:	f000 f9fb 	bl	80020e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001cf2:	f000 f9c9 	bl	8002088 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001cf6:	f000 f947 	bl	8001f88 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001cfa:	f000 f985 	bl	8002008 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  /*OLED SSD1309*/
  ssd1306_Init();
 8001cfe:	f003 ff23 	bl	8005b48 <ssd1306_Init>
  ssd1306_TestAll();
 8001d02:	f005 f9f9 	bl	80070f8 <ssd1306_TestAll>

  /*BMP280*/
  bmp280_init_default_params(&bmp280.params);
 8001d06:	4865      	ldr	r0, [pc, #404]	@ (8001e9c <main+0x1bc>)
 8001d08:	f7ff f9bc 	bl	8001084 <bmp280_init_default_params>
  bmp280.addr = BMP280_I2C_ADDRESS_0;
 8001d0c:	4b64      	ldr	r3, [pc, #400]	@ (8001ea0 <main+0x1c0>)
 8001d0e:	2276      	movs	r2, #118	@ 0x76
 8001d10:	849a      	strh	r2, [r3, #36]	@ 0x24
  bmp280.i2c = &hi2c1;
 8001d12:	4b63      	ldr	r3, [pc, #396]	@ (8001ea0 <main+0x1c0>)
 8001d14:	4a63      	ldr	r2, [pc, #396]	@ (8001ea4 <main+0x1c4>)
 8001d16:	629a      	str	r2, [r3, #40]	@ 0x28

  while (!bmp280_init(&bmp280, &bmp280.params)) {
 8001d18:	e013      	b.n	8001d42 <main+0x62>
  	size = sprintf((char *)Data, "BMP280 initialization failed\n");
 8001d1a:	4963      	ldr	r1, [pc, #396]	@ (8001ea8 <main+0x1c8>)
 8001d1c:	4863      	ldr	r0, [pc, #396]	@ (8001eac <main+0x1cc>)
 8001d1e:	f006 f8e9 	bl	8007ef4 <siprintf>
 8001d22:	4603      	mov	r3, r0
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	4b62      	ldr	r3, [pc, #392]	@ (8001eb0 <main+0x1d0>)
 8001d28:	801a      	strh	r2, [r3, #0]
  	HAL_UART_Transmit(&huart2, Data, size, 1000);
 8001d2a:	4b61      	ldr	r3, [pc, #388]	@ (8001eb0 <main+0x1d0>)
 8001d2c:	881a      	ldrh	r2, [r3, #0]
 8001d2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d32:	495e      	ldr	r1, [pc, #376]	@ (8001eac <main+0x1cc>)
 8001d34:	485f      	ldr	r0, [pc, #380]	@ (8001eb4 <main+0x1d4>)
 8001d36:	f003 f971 	bl	800501c <HAL_UART_Transmit>
  	HAL_Delay(2000);
 8001d3a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d3e:	f000 fd0f 	bl	8002760 <HAL_Delay>
  while (!bmp280_init(&bmp280, &bmp280.params)) {
 8001d42:	4956      	ldr	r1, [pc, #344]	@ (8001e9c <main+0x1bc>)
 8001d44:	4856      	ldr	r0, [pc, #344]	@ (8001ea0 <main+0x1c0>)
 8001d46:	f7ff fb17 	bl	8001378 <bmp280_init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	f083 0301 	eor.w	r3, r3, #1
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1e1      	bne.n	8001d1a <main+0x3a>
  }
  bool bme280p = bmp280.id == BME280_CHIP_ID;
 8001d56:	4b52      	ldr	r3, [pc, #328]	@ (8001ea0 <main+0x1c0>)
 8001d58:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001d5c:	2b60      	cmp	r3, #96	@ 0x60
 8001d5e:	bf0c      	ite	eq
 8001d60:	2301      	moveq	r3, #1
 8001d62:	2300      	movne	r3, #0
 8001d64:	71fb      	strb	r3, [r7, #7]
  size = sprintf((char *)Data, "BMP280: found %s\n", bme280p ? "BME280" : "BMP280");
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <main+0x90>
 8001d6c:	4b52      	ldr	r3, [pc, #328]	@ (8001eb8 <main+0x1d8>)
 8001d6e:	e000      	b.n	8001d72 <main+0x92>
 8001d70:	4b52      	ldr	r3, [pc, #328]	@ (8001ebc <main+0x1dc>)
 8001d72:	461a      	mov	r2, r3
 8001d74:	4952      	ldr	r1, [pc, #328]	@ (8001ec0 <main+0x1e0>)
 8001d76:	484d      	ldr	r0, [pc, #308]	@ (8001eac <main+0x1cc>)
 8001d78:	f006 f8bc 	bl	8007ef4 <siprintf>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	4b4b      	ldr	r3, [pc, #300]	@ (8001eb0 <main+0x1d0>)
 8001d82:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart2, Data, size, 1000);
 8001d84:	4b4a      	ldr	r3, [pc, #296]	@ (8001eb0 <main+0x1d0>)
 8001d86:	881a      	ldrh	r2, [r3, #0]
 8001d88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d8c:	4947      	ldr	r1, [pc, #284]	@ (8001eac <main+0x1cc>)
 8001d8e:	4849      	ldr	r0, [pc, #292]	@ (8001eb4 <main+0x1d4>)
 8001d90:	f003 f944 	bl	800501c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, str, size, HAL_MAX_DELAY);
	HAL_Delay(1000);*/
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(100);
 8001d94:	2064      	movs	r0, #100	@ 0x64
 8001d96:	f000 fce3 	bl	8002760 <HAL_Delay>
	while (!bmp280_read_float(&bmp280, &temperature, &pressure, &humidity)) {
 8001d9a:	e013      	b.n	8001dc4 <main+0xe4>
		size = sprintf((char *)Data,"Temperature/pressure reading failed\n");
 8001d9c:	4949      	ldr	r1, [pc, #292]	@ (8001ec4 <main+0x1e4>)
 8001d9e:	4843      	ldr	r0, [pc, #268]	@ (8001eac <main+0x1cc>)
 8001da0:	f006 f8a8 	bl	8007ef4 <siprintf>
 8001da4:	4603      	mov	r3, r0
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4b41      	ldr	r3, [pc, #260]	@ (8001eb0 <main+0x1d0>)
 8001daa:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, Data, size, 1000);
 8001dac:	4b40      	ldr	r3, [pc, #256]	@ (8001eb0 <main+0x1d0>)
 8001dae:	881a      	ldrh	r2, [r3, #0]
 8001db0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001db4:	493d      	ldr	r1, [pc, #244]	@ (8001eac <main+0x1cc>)
 8001db6:	483f      	ldr	r0, [pc, #252]	@ (8001eb4 <main+0x1d4>)
 8001db8:	f003 f930 	bl	800501c <HAL_UART_Transmit>
		HAL_Delay(2000);
 8001dbc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001dc0:	f000 fcce 	bl	8002760 <HAL_Delay>
	while (!bmp280_read_float(&bmp280, &temperature, &pressure, &humidity)) {
 8001dc4:	4b40      	ldr	r3, [pc, #256]	@ (8001ec8 <main+0x1e8>)
 8001dc6:	4a41      	ldr	r2, [pc, #260]	@ (8001ecc <main+0x1ec>)
 8001dc8:	4941      	ldr	r1, [pc, #260]	@ (8001ed0 <main+0x1f0>)
 8001dca:	4835      	ldr	r0, [pc, #212]	@ (8001ea0 <main+0x1c0>)
 8001dcc:	f7ff ff3c 	bl	8001c48 <bmp280_read_float>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	f083 0301 	eor.w	r3, r3, #1
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1df      	bne.n	8001d9c <main+0xbc>
	}

	size = sprintf((char *)Data,"Pressure: %f Pa, Temperature: %f C", pressure, temperature);
 8001ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8001ecc <main+0x1ec>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7fe fbb1 	bl	8000548 <__aeabi_f2d>
 8001de6:	4604      	mov	r4, r0
 8001de8:	460d      	mov	r5, r1
 8001dea:	4b39      	ldr	r3, [pc, #228]	@ (8001ed0 <main+0x1f0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7fe fbaa 	bl	8000548 <__aeabi_f2d>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	e9cd 2300 	strd	r2, r3, [sp]
 8001dfc:	4622      	mov	r2, r4
 8001dfe:	462b      	mov	r3, r5
 8001e00:	4934      	ldr	r1, [pc, #208]	@ (8001ed4 <main+0x1f4>)
 8001e02:	482a      	ldr	r0, [pc, #168]	@ (8001eac <main+0x1cc>)
 8001e04:	f006 f876 	bl	8007ef4 <siprintf>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	4b28      	ldr	r3, [pc, #160]	@ (8001eb0 <main+0x1d0>)
 8001e0e:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, Data, size, 1000);
 8001e10:	4b27      	ldr	r3, [pc, #156]	@ (8001eb0 <main+0x1d0>)
 8001e12:	881a      	ldrh	r2, [r3, #0]
 8001e14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e18:	4924      	ldr	r1, [pc, #144]	@ (8001eac <main+0x1cc>)
 8001e1a:	4826      	ldr	r0, [pc, #152]	@ (8001eb4 <main+0x1d4>)
 8001e1c:	f003 f8fe 	bl	800501c <HAL_UART_Transmit>
	if (bme280p) {
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d017      	beq.n	8001e56 <main+0x176>
		size = sprintf((char *)Data,", Humidity: %f\n\r", humidity);
 8001e26:	4b28      	ldr	r3, [pc, #160]	@ (8001ec8 <main+0x1e8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe fb8c 	bl	8000548 <__aeabi_f2d>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4928      	ldr	r1, [pc, #160]	@ (8001ed8 <main+0x1f8>)
 8001e36:	481d      	ldr	r0, [pc, #116]	@ (8001eac <main+0x1cc>)
 8001e38:	f006 f85c 	bl	8007ef4 <siprintf>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <main+0x1d0>)
 8001e42:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, Data, size, 1000);
 8001e44:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb0 <main+0x1d0>)
 8001e46:	881a      	ldrh	r2, [r3, #0]
 8001e48:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e4c:	4917      	ldr	r1, [pc, #92]	@ (8001eac <main+0x1cc>)
 8001e4e:	4819      	ldr	r0, [pc, #100]	@ (8001eb4 <main+0x1d4>)
 8001e50:	f003 f8e4 	bl	800501c <HAL_UART_Transmit>
 8001e54:	e00f      	b.n	8001e76 <main+0x196>
	}

	else {
		size = sprintf((char *)Data, "\n\r");
 8001e56:	4921      	ldr	r1, [pc, #132]	@ (8001edc <main+0x1fc>)
 8001e58:	4814      	ldr	r0, [pc, #80]	@ (8001eac <main+0x1cc>)
 8001e5a:	f006 f84b 	bl	8007ef4 <siprintf>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	b29a      	uxth	r2, r3
 8001e62:	4b13      	ldr	r3, [pc, #76]	@ (8001eb0 <main+0x1d0>)
 8001e64:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, Data, size, 1000);
 8001e66:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <main+0x1d0>)
 8001e68:	881a      	ldrh	r2, [r3, #0]
 8001e6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e6e:	490f      	ldr	r1, [pc, #60]	@ (8001eac <main+0x1cc>)
 8001e70:	4810      	ldr	r0, [pc, #64]	@ (8001eb4 <main+0x1d4>)
 8001e72:	f003 f8d3 	bl	800501c <HAL_UART_Transmit>
	}
	// OLED display
	ssd1306_SetCursor(0,0);
 8001e76:	2100      	movs	r1, #0
 8001e78:	2000      	movs	r0, #0
 8001e7a:	f004 f81b 	bl	8005eb4 <ssd1306_SetCursor>
	ssd1306_WriteString((char*)Data, Font_6x8, White);
 8001e7e:	4b18      	ldr	r3, [pc, #96]	@ (8001ee0 <main+0x200>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	9200      	str	r2, [sp, #0]
 8001e84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e86:	4809      	ldr	r0, [pc, #36]	@ (8001eac <main+0x1cc>)
 8001e88:	f003 ffee 	bl	8005e68 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001e8c:	f003 fede 	bl	8005c4c <ssd1306_UpdateScreen>
	//
	HAL_Delay(2000);
 8001e90:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e94:	f000 fc64 	bl	8002760 <HAL_Delay>
	HAL_Delay(100);
 8001e98:	e77c      	b.n	8001d94 <main+0xb4>
 8001e9a:	bf00      	nop
 8001e9c:	2000034c 	.word	0x2000034c
 8001ea0:	20000320 	.word	0x20000320
 8001ea4:	200001f0 	.word	0x200001f0
 8001ea8:	0800c400 	.word	0x0800c400
 8001eac:	20000364 	.word	0x20000364
 8001eb0:	20000360 	.word	0x20000360
 8001eb4:	20000298 	.word	0x20000298
 8001eb8:	0800c420 	.word	0x0800c420
 8001ebc:	0800c428 	.word	0x0800c428
 8001ec0:	0800c430 	.word	0x0800c430
 8001ec4:	0800c444 	.word	0x0800c444
 8001ec8:	2000035c 	.word	0x2000035c
 8001ecc:	20000354 	.word	0x20000354
 8001ed0:	20000358 	.word	0x20000358
 8001ed4:	0800c46c 	.word	0x0800c46c
 8001ed8:	0800c490 	.word	0x0800c490
 8001edc:	0800c4a4 	.word	0x0800c4a4
 8001ee0:	08010584 	.word	0x08010584

08001ee4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b096      	sub	sp, #88	@ 0x58
 8001ee8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	2244      	movs	r2, #68	@ 0x44
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f006 ff90 	bl	8008e18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ef8:	463b      	mov	r3, r7
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
 8001f04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001f06:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001f0a:	f001 fd27 	bl	800395c <HAL_PWREx_ControlVoltageScaling>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001f14:	f000 f94e 	bl	80021b4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f20:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f22:	2310      	movs	r3, #16
 8001f24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f26:	2302      	movs	r3, #2
 8001f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001f32:	230a      	movs	r3, #10
 8001f34:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001f36:	2307      	movs	r3, #7
 8001f38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f42:	f107 0314 	add.w	r3, r7, #20
 8001f46:	4618      	mov	r0, r3
 8001f48:	f001 fd5e 	bl	8003a08 <HAL_RCC_OscConfig>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001f52:	f000 f92f 	bl	80021b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f56:	230f      	movs	r3, #15
 8001f58:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001f6a:	463b      	mov	r3, r7
 8001f6c:	2104      	movs	r1, #4
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f002 f926 	bl	80041c0 <HAL_RCC_ClockConfig>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001f7a:	f000 f91b 	bl	80021b4 <Error_Handler>
  }
}
 8001f7e:	bf00      	nop
 8001f80:	3758      	adds	r7, #88	@ 0x58
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002000 <MX_I2C1_Init+0x78>)
 8001f90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001f92:	4b1a      	ldr	r3, [pc, #104]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001f94:	4a1b      	ldr	r2, [pc, #108]	@ (8002004 <MX_I2C1_Init+0x7c>)
 8001f96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f98:	4b18      	ldr	r3, [pc, #96]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f9e:	4b17      	ldr	r3, [pc, #92]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fa4:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001faa:	4b14      	ldr	r3, [pc, #80]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001fb0:	4b12      	ldr	r3, [pc, #72]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fb6:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fc2:	480e      	ldr	r0, [pc, #56]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fc4:	f000 fe98 	bl	8002cf8 <HAL_I2C_Init>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001fce:	f000 f8f1 	bl	80021b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	4809      	ldr	r0, [pc, #36]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fd6:	f001 fc1b 	bl	8003810 <HAL_I2CEx_ConfigAnalogFilter>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001fe0:	f000 f8e8 	bl	80021b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4805      	ldr	r0, [pc, #20]	@ (8001ffc <MX_I2C1_Init+0x74>)
 8001fe8:	f001 fc5d 	bl	80038a6 <HAL_I2CEx_ConfigDigitalFilter>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001ff2:	f000 f8df 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	200001f0 	.word	0x200001f0
 8002000:	40005400 	.word	0x40005400
 8002004:	10d19ce4 	.word	0x10d19ce4

08002008 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800200c:	4b1b      	ldr	r3, [pc, #108]	@ (800207c <MX_I2C2_Init+0x74>)
 800200e:	4a1c      	ldr	r2, [pc, #112]	@ (8002080 <MX_I2C2_Init+0x78>)
 8002010:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8002012:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <MX_I2C2_Init+0x74>)
 8002014:	4a1b      	ldr	r2, [pc, #108]	@ (8002084 <MX_I2C2_Init+0x7c>)
 8002016:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002018:	4b18      	ldr	r3, [pc, #96]	@ (800207c <MX_I2C2_Init+0x74>)
 800201a:	2200      	movs	r2, #0
 800201c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800201e:	4b17      	ldr	r3, [pc, #92]	@ (800207c <MX_I2C2_Init+0x74>)
 8002020:	2201      	movs	r2, #1
 8002022:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002024:	4b15      	ldr	r3, [pc, #84]	@ (800207c <MX_I2C2_Init+0x74>)
 8002026:	2200      	movs	r2, #0
 8002028:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800202a:	4b14      	ldr	r3, [pc, #80]	@ (800207c <MX_I2C2_Init+0x74>)
 800202c:	2200      	movs	r2, #0
 800202e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002030:	4b12      	ldr	r3, [pc, #72]	@ (800207c <MX_I2C2_Init+0x74>)
 8002032:	2200      	movs	r2, #0
 8002034:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002036:	4b11      	ldr	r3, [pc, #68]	@ (800207c <MX_I2C2_Init+0x74>)
 8002038:	2200      	movs	r2, #0
 800203a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800203c:	4b0f      	ldr	r3, [pc, #60]	@ (800207c <MX_I2C2_Init+0x74>)
 800203e:	2200      	movs	r2, #0
 8002040:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002042:	480e      	ldr	r0, [pc, #56]	@ (800207c <MX_I2C2_Init+0x74>)
 8002044:	f000 fe58 	bl	8002cf8 <HAL_I2C_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800204e:	f000 f8b1 	bl	80021b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002052:	2100      	movs	r1, #0
 8002054:	4809      	ldr	r0, [pc, #36]	@ (800207c <MX_I2C2_Init+0x74>)
 8002056:	f001 fbdb 	bl	8003810 <HAL_I2CEx_ConfigAnalogFilter>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002060:	f000 f8a8 	bl	80021b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002064:	2100      	movs	r1, #0
 8002066:	4805      	ldr	r0, [pc, #20]	@ (800207c <MX_I2C2_Init+0x74>)
 8002068:	f001 fc1d 	bl	80038a6 <HAL_I2CEx_ConfigDigitalFilter>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002072:	f000 f89f 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000244 	.word	0x20000244
 8002080:	40005800 	.word	0x40005800
 8002084:	10d19ce4 	.word	0x10d19ce4

08002088 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800208c:	4b14      	ldr	r3, [pc, #80]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 800208e:	4a15      	ldr	r2, [pc, #84]	@ (80020e4 <MX_USART2_UART_Init+0x5c>)
 8002090:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002092:	4b13      	ldr	r3, [pc, #76]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 8002094:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002098:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800209a:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 800209c:	2200      	movs	r2, #0
 800209e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020a6:	4b0e      	ldr	r3, [pc, #56]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020ac:	4b0c      	ldr	r3, [pc, #48]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 80020ae:	220c      	movs	r2, #12
 80020b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020b2:	4b0b      	ldr	r3, [pc, #44]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020b8:	4b09      	ldr	r3, [pc, #36]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020be:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020c4:	4b06      	ldr	r3, [pc, #24]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020ca:	4805      	ldr	r0, [pc, #20]	@ (80020e0 <MX_USART2_UART_Init+0x58>)
 80020cc:	f002 ff58 	bl	8004f80 <HAL_UART_Init>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80020d6:	f000 f86d 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000298 	.word	0x20000298
 80020e4:	40004400 	.word	0x40004400

080020e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08a      	sub	sp, #40	@ 0x28
 80020ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ee:	f107 0314 	add.w	r3, r7, #20
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]
 80020fa:	60da      	str	r2, [r3, #12]
 80020fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fe:	4b2b      	ldr	r3, [pc, #172]	@ (80021ac <MX_GPIO_Init+0xc4>)
 8002100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002102:	4a2a      	ldr	r2, [pc, #168]	@ (80021ac <MX_GPIO_Init+0xc4>)
 8002104:	f043 0304 	orr.w	r3, r3, #4
 8002108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800210a:	4b28      	ldr	r3, [pc, #160]	@ (80021ac <MX_GPIO_Init+0xc4>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210e:	f003 0304 	and.w	r3, r3, #4
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002116:	4b25      	ldr	r3, [pc, #148]	@ (80021ac <MX_GPIO_Init+0xc4>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211a:	4a24      	ldr	r2, [pc, #144]	@ (80021ac <MX_GPIO_Init+0xc4>)
 800211c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002122:	4b22      	ldr	r3, [pc, #136]	@ (80021ac <MX_GPIO_Init+0xc4>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212e:	4b1f      	ldr	r3, [pc, #124]	@ (80021ac <MX_GPIO_Init+0xc4>)
 8002130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002132:	4a1e      	ldr	r2, [pc, #120]	@ (80021ac <MX_GPIO_Init+0xc4>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800213a:	4b1c      	ldr	r3, [pc, #112]	@ (80021ac <MX_GPIO_Init+0xc4>)
 800213c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002146:	4b19      	ldr	r3, [pc, #100]	@ (80021ac <MX_GPIO_Init+0xc4>)
 8002148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800214a:	4a18      	ldr	r2, [pc, #96]	@ (80021ac <MX_GPIO_Init+0xc4>)
 800214c:	f043 0302 	orr.w	r3, r3, #2
 8002150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002152:	4b16      	ldr	r3, [pc, #88]	@ (80021ac <MX_GPIO_Init+0xc4>)
 8002154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	607b      	str	r3, [r7, #4]
 800215c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800215e:	2200      	movs	r2, #0
 8002160:	2120      	movs	r1, #32
 8002162:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002166:	f000 fdaf 	bl	8002cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800216a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800216e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002170:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800217a:	f107 0314 	add.w	r3, r7, #20
 800217e:	4619      	mov	r1, r3
 8002180:	480b      	ldr	r0, [pc, #44]	@ (80021b0 <MX_GPIO_Init+0xc8>)
 8002182:	f000 fbf7 	bl	8002974 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002186:	2320      	movs	r3, #32
 8002188:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800218a:	2301      	movs	r3, #1
 800218c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002192:	2300      	movs	r3, #0
 8002194:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4619      	mov	r1, r3
 800219c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021a0:	f000 fbe8 	bl	8002974 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021a4:	bf00      	nop
 80021a6:	3728      	adds	r7, #40	@ 0x28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40021000 	.word	0x40021000
 80021b0:	48000800 	.word	0x48000800

080021b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b8:	b672      	cpsid	i
}
 80021ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <Error_Handler+0x8>

080021c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002204 <HAL_MspInit+0x44>)
 80021c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002204 <HAL_MspInit+0x44>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80021d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002204 <HAL_MspInit+0x44>)
 80021d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021de:	4b09      	ldr	r3, [pc, #36]	@ (8002204 <HAL_MspInit+0x44>)
 80021e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e2:	4a08      	ldr	r2, [pc, #32]	@ (8002204 <HAL_MspInit+0x44>)
 80021e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80021ea:	4b06      	ldr	r3, [pc, #24]	@ (8002204 <HAL_MspInit+0x44>)
 80021ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f2:	603b      	str	r3, [r7, #0]
 80021f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	40021000 	.word	0x40021000

08002208 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b0ae      	sub	sp, #184	@ 0xb8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002220:	f107 031c 	add.w	r3, r7, #28
 8002224:	2288      	movs	r2, #136	@ 0x88
 8002226:	2100      	movs	r1, #0
 8002228:	4618      	mov	r0, r3
 800222a:	f006 fdf5 	bl	8008e18 <memset>
  if(hi2c->Instance==I2C1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a42      	ldr	r2, [pc, #264]	@ (800233c <HAL_I2C_MspInit+0x134>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d13b      	bne.n	80022b0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002238:	2340      	movs	r3, #64	@ 0x40
 800223a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800223c:	2300      	movs	r3, #0
 800223e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002240:	f107 031c 	add.w	r3, r7, #28
 8002244:	4618      	mov	r0, r3
 8002246:	f002 f9df 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002250:	f7ff ffb0 	bl	80021b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002254:	4b3a      	ldr	r3, [pc, #232]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 8002256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002258:	4a39      	ldr	r2, [pc, #228]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 800225a:	f043 0302 	orr.w	r3, r3, #2
 800225e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002260:	4b37      	ldr	r3, [pc, #220]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 8002262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	61bb      	str	r3, [r7, #24]
 800226a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800226c:	23c0      	movs	r3, #192	@ 0xc0
 800226e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002272:	2312      	movs	r3, #18
 8002274:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227e:	2303      	movs	r3, #3
 8002280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002284:	2304      	movs	r3, #4
 8002286:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800228e:	4619      	mov	r1, r3
 8002290:	482c      	ldr	r0, [pc, #176]	@ (8002344 <HAL_I2C_MspInit+0x13c>)
 8002292:	f000 fb6f 	bl	8002974 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002296:	4b2a      	ldr	r3, [pc, #168]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 8002298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800229a:	4a29      	ldr	r2, [pc, #164]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 800229c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80022a2:	4b27      	ldr	r3, [pc, #156]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 80022a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80022ae:	e040      	b.n	8002332 <HAL_I2C_MspInit+0x12a>
  else if(hi2c->Instance==I2C2)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a24      	ldr	r2, [pc, #144]	@ (8002348 <HAL_I2C_MspInit+0x140>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d13b      	bne.n	8002332 <HAL_I2C_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80022ba:	2380      	movs	r3, #128	@ 0x80
 80022bc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80022be:	2300      	movs	r3, #0
 80022c0:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022c2:	f107 031c 	add.w	r3, r7, #28
 80022c6:	4618      	mov	r0, r3
 80022c8:	f002 f99e 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <HAL_I2C_MspInit+0xce>
      Error_Handler();
 80022d2:	f7ff ff6f 	bl	80021b4 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 80022d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022da:	4a19      	ldr	r2, [pc, #100]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 80022dc:	f043 0302 	orr.w	r3, r3, #2
 80022e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022e2:	4b17      	ldr	r3, [pc, #92]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 80022e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	613b      	str	r3, [r7, #16]
 80022ec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80022ee:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022f6:	2312      	movs	r3, #18
 80022f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002302:	2303      	movs	r3, #3
 8002304:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002308:	2304      	movs	r3, #4
 800230a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800230e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002312:	4619      	mov	r1, r3
 8002314:	480b      	ldr	r0, [pc, #44]	@ (8002344 <HAL_I2C_MspInit+0x13c>)
 8002316:	f000 fb2d 	bl	8002974 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800231a:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231e:	4a08      	ldr	r2, [pc, #32]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 8002320:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002324:	6593      	str	r3, [r2, #88]	@ 0x58
 8002326:	4b06      	ldr	r3, [pc, #24]	@ (8002340 <HAL_I2C_MspInit+0x138>)
 8002328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]
}
 8002332:	bf00      	nop
 8002334:	37b8      	adds	r7, #184	@ 0xb8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40005400 	.word	0x40005400
 8002340:	40021000 	.word	0x40021000
 8002344:	48000400 	.word	0x48000400
 8002348:	40005800 	.word	0x40005800

0800234c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b0ac      	sub	sp, #176	@ 0xb0
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002354:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	605a      	str	r2, [r3, #4]
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002364:	f107 0314 	add.w	r3, r7, #20
 8002368:	2288      	movs	r2, #136	@ 0x88
 800236a:	2100      	movs	r1, #0
 800236c:	4618      	mov	r0, r3
 800236e:	f006 fd53 	bl	8008e18 <memset>
  if(huart->Instance==USART2)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a21      	ldr	r2, [pc, #132]	@ (80023fc <HAL_UART_MspInit+0xb0>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d13b      	bne.n	80023f4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800237c:	2302      	movs	r3, #2
 800237e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002380:	2300      	movs	r3, #0
 8002382:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002384:	f107 0314 	add.w	r3, r7, #20
 8002388:	4618      	mov	r0, r3
 800238a:	f002 f93d 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002394:	f7ff ff0e 	bl	80021b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002398:	4b19      	ldr	r3, [pc, #100]	@ (8002400 <HAL_UART_MspInit+0xb4>)
 800239a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239c:	4a18      	ldr	r2, [pc, #96]	@ (8002400 <HAL_UART_MspInit+0xb4>)
 800239e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80023a4:	4b16      	ldr	r3, [pc, #88]	@ (8002400 <HAL_UART_MspInit+0xb4>)
 80023a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b0:	4b13      	ldr	r3, [pc, #76]	@ (8002400 <HAL_UART_MspInit+0xb4>)
 80023b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b4:	4a12      	ldr	r2, [pc, #72]	@ (8002400 <HAL_UART_MspInit+0xb4>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023bc:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <HAL_UART_MspInit+0xb4>)
 80023be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023c8:	230c      	movs	r3, #12
 80023ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ce:	2302      	movs	r3, #2
 80023d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023da:	2303      	movs	r3, #3
 80023dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023e0:	2307      	movs	r3, #7
 80023e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023ea:	4619      	mov	r1, r3
 80023ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023f0:	f000 fac0 	bl	8002974 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80023f4:	bf00      	nop
 80023f6:	37b0      	adds	r7, #176	@ 0xb0
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40004400 	.word	0x40004400
 8002400:	40021000 	.word	0x40021000

08002404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <NMI_Handler+0x4>

0800240c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <HardFault_Handler+0x4>

08002414 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002418:	bf00      	nop
 800241a:	e7fd      	b.n	8002418 <MemManage_Handler+0x4>

0800241c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <BusFault_Handler+0x4>

08002424 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002428:	bf00      	nop
 800242a:	e7fd      	b.n	8002428 <UsageFault_Handler+0x4>

0800242c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800245a:	f000 f961 	bl	8002720 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}

08002462 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002462:	b480      	push	{r7}
 8002464:	af00      	add	r7, sp, #0
  return 1;
 8002466:	2301      	movs	r3, #1
}
 8002468:	4618      	mov	r0, r3
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <_kill>:

int _kill(int pid, int sig)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800247c:	f006 fcd8 	bl	8008e30 <__errno>
 8002480:	4603      	mov	r3, r0
 8002482:	2216      	movs	r2, #22
 8002484:	601a      	str	r2, [r3, #0]
  return -1;
 8002486:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800248a:	4618      	mov	r0, r3
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <_exit>:

void _exit (int status)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800249a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f7ff ffe7 	bl	8002472 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024a4:	bf00      	nop
 80024a6:	e7fd      	b.n	80024a4 <_exit+0x12>

080024a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	e00a      	b.n	80024d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024ba:	f3af 8000 	nop.w
 80024be:	4601      	mov	r1, r0
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	1c5a      	adds	r2, r3, #1
 80024c4:	60ba      	str	r2, [r7, #8]
 80024c6:	b2ca      	uxtb	r2, r1
 80024c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	3301      	adds	r3, #1
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	dbf0      	blt.n	80024ba <_read+0x12>
  }

  return len;
 80024d8:	687b      	ldr	r3, [r7, #4]
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b086      	sub	sp, #24
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	60f8      	str	r0, [r7, #12]
 80024ea:	60b9      	str	r1, [r7, #8]
 80024ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ee:	2300      	movs	r3, #0
 80024f0:	617b      	str	r3, [r7, #20]
 80024f2:	e009      	b.n	8002508 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	1c5a      	adds	r2, r3, #1
 80024f8:	60ba      	str	r2, [r7, #8]
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	3301      	adds	r3, #1
 8002506:	617b      	str	r3, [r7, #20]
 8002508:	697a      	ldr	r2, [r7, #20]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	429a      	cmp	r2, r3
 800250e:	dbf1      	blt.n	80024f4 <_write+0x12>
  }
  return len;
 8002510:	687b      	ldr	r3, [r7, #4]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <_close>:

int _close(int file)
{
 800251a:	b480      	push	{r7}
 800251c:	b083      	sub	sp, #12
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002522:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002526:	4618      	mov	r0, r3
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr

08002532 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002532:	b480      	push	{r7}
 8002534:	b083      	sub	sp, #12
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
 800253a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002542:	605a      	str	r2, [r3, #4]
  return 0;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <_isatty>:

int _isatty(int file)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800255a:	2301      	movs	r3, #1
}
 800255c:	4618      	mov	r0, r3
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
	...

08002584 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800258c:	4a14      	ldr	r2, [pc, #80]	@ (80025e0 <_sbrk+0x5c>)
 800258e:	4b15      	ldr	r3, [pc, #84]	@ (80025e4 <_sbrk+0x60>)
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002598:	4b13      	ldr	r3, [pc, #76]	@ (80025e8 <_sbrk+0x64>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d102      	bne.n	80025a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025a0:	4b11      	ldr	r3, [pc, #68]	@ (80025e8 <_sbrk+0x64>)
 80025a2:	4a12      	ldr	r2, [pc, #72]	@ (80025ec <_sbrk+0x68>)
 80025a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025a6:	4b10      	ldr	r3, [pc, #64]	@ (80025e8 <_sbrk+0x64>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d207      	bcs.n	80025c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025b4:	f006 fc3c 	bl	8008e30 <__errno>
 80025b8:	4603      	mov	r3, r0
 80025ba:	220c      	movs	r2, #12
 80025bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025c2:	e009      	b.n	80025d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025c4:	4b08      	ldr	r3, [pc, #32]	@ (80025e8 <_sbrk+0x64>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025ca:	4b07      	ldr	r3, [pc, #28]	@ (80025e8 <_sbrk+0x64>)
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4413      	add	r3, r2
 80025d2:	4a05      	ldr	r2, [pc, #20]	@ (80025e8 <_sbrk+0x64>)
 80025d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025d6:	68fb      	ldr	r3, [r7, #12]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20018000 	.word	0x20018000
 80025e4:	00000400 	.word	0x00000400
 80025e8:	20000464 	.word	0x20000464
 80025ec:	200009c0 	.word	0x200009c0

080025f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80025f4:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <SystemInit+0x20>)
 80025f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025fa:	4a05      	ldr	r2, [pc, #20]	@ (8002610 <SystemInit+0x20>)
 80025fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002600:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002614:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800264c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002618:	f7ff ffea 	bl	80025f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800261c:	480c      	ldr	r0, [pc, #48]	@ (8002650 <LoopForever+0x6>)
  ldr r1, =_edata
 800261e:	490d      	ldr	r1, [pc, #52]	@ (8002654 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002620:	4a0d      	ldr	r2, [pc, #52]	@ (8002658 <LoopForever+0xe>)
  movs r3, #0
 8002622:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002624:	e002      	b.n	800262c <LoopCopyDataInit>

08002626 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002626:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002628:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800262a:	3304      	adds	r3, #4

0800262c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800262c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800262e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002630:	d3f9      	bcc.n	8002626 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002632:	4a0a      	ldr	r2, [pc, #40]	@ (800265c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002634:	4c0a      	ldr	r4, [pc, #40]	@ (8002660 <LoopForever+0x16>)
  movs r3, #0
 8002636:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002638:	e001      	b.n	800263e <LoopFillZerobss>

0800263a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800263a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800263c:	3204      	adds	r2, #4

0800263e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800263e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002640:	d3fb      	bcc.n	800263a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002642:	f006 fbfb 	bl	8008e3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002646:	f7ff fb4b 	bl	8001ce0 <main>

0800264a <LoopForever>:

LoopForever:
    b LoopForever
 800264a:	e7fe      	b.n	800264a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800264c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002650:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002654:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002658:	080113cc 	.word	0x080113cc
  ldr r2, =_sbss
 800265c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002660:	200009c0 	.word	0x200009c0

08002664 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002664:	e7fe      	b.n	8002664 <ADC1_2_IRQHandler>
	...

08002668 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800266e:	2300      	movs	r3, #0
 8002670:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002672:	4b0c      	ldr	r3, [pc, #48]	@ (80026a4 <HAL_Init+0x3c>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a0b      	ldr	r2, [pc, #44]	@ (80026a4 <HAL_Init+0x3c>)
 8002678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800267c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800267e:	2003      	movs	r0, #3
 8002680:	f000 f944 	bl	800290c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002684:	2000      	movs	r0, #0
 8002686:	f000 f80f 	bl	80026a8 <HAL_InitTick>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d002      	beq.n	8002696 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	71fb      	strb	r3, [r7, #7]
 8002694:	e001      	b.n	800269a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002696:	f7ff fd93 	bl	80021c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800269a:	79fb      	ldrb	r3, [r7, #7]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40022000 	.word	0x40022000

080026a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026b0:	2300      	movs	r3, #0
 80026b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80026b4:	4b17      	ldr	r3, [pc, #92]	@ (8002714 <HAL_InitTick+0x6c>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d023      	beq.n	8002704 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80026bc:	4b16      	ldr	r3, [pc, #88]	@ (8002718 <HAL_InitTick+0x70>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4b14      	ldr	r3, [pc, #80]	@ (8002714 <HAL_InitTick+0x6c>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	4619      	mov	r1, r3
 80026c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80026ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d2:	4618      	mov	r0, r3
 80026d4:	f000 f941 	bl	800295a <HAL_SYSTICK_Config>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10f      	bne.n	80026fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b0f      	cmp	r3, #15
 80026e2:	d809      	bhi.n	80026f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026e4:	2200      	movs	r2, #0
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80026ec:	f000 f919 	bl	8002922 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026f0:	4a0a      	ldr	r2, [pc, #40]	@ (800271c <HAL_InitTick+0x74>)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6013      	str	r3, [r2, #0]
 80026f6:	e007      	b.n	8002708 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	73fb      	strb	r3, [r7, #15]
 80026fc:	e004      	b.n	8002708 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	73fb      	strb	r3, [r7, #15]
 8002702:	e001      	b.n	8002708 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002708:	7bfb      	ldrb	r3, [r7, #15]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20000008 	.word	0x20000008
 8002718:	20000000 	.word	0x20000000
 800271c:	20000004 	.word	0x20000004

08002720 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002724:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <HAL_IncTick+0x20>)
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	461a      	mov	r2, r3
 800272a:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_IncTick+0x24>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4413      	add	r3, r2
 8002730:	4a04      	ldr	r2, [pc, #16]	@ (8002744 <HAL_IncTick+0x24>)
 8002732:	6013      	str	r3, [r2, #0]
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	20000008 	.word	0x20000008
 8002744:	20000468 	.word	0x20000468

08002748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return uwTick;
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <HAL_GetTick+0x14>)
 800274e:	681b      	ldr	r3, [r3, #0]
}
 8002750:	4618      	mov	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	20000468 	.word	0x20000468

08002760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002768:	f7ff ffee 	bl	8002748 <HAL_GetTick>
 800276c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002778:	d005      	beq.n	8002786 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800277a:	4b0a      	ldr	r3, [pc, #40]	@ (80027a4 <HAL_Delay+0x44>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	461a      	mov	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4413      	add	r3, r2
 8002784:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002786:	bf00      	nop
 8002788:	f7ff ffde 	bl	8002748 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	429a      	cmp	r2, r3
 8002796:	d8f7      	bhi.n	8002788 <HAL_Delay+0x28>
  {
  }
}
 8002798:	bf00      	nop
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000008 	.word	0x20000008

080027a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b8:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027c4:	4013      	ands	r3, r2
 80027c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027da:	4a04      	ldr	r2, [pc, #16]	@ (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	60d3      	str	r3, [r2, #12]
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f4:	4b04      	ldr	r3, [pc, #16]	@ (8002808 <__NVIC_GetPriorityGrouping+0x18>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	f003 0307 	and.w	r3, r3, #7
}
 80027fe:	4618      	mov	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	6039      	str	r1, [r7, #0]
 8002816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	2b00      	cmp	r3, #0
 800281e:	db0a      	blt.n	8002836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	b2da      	uxtb	r2, r3
 8002824:	490c      	ldr	r1, [pc, #48]	@ (8002858 <__NVIC_SetPriority+0x4c>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	0112      	lsls	r2, r2, #4
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	440b      	add	r3, r1
 8002830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002834:	e00a      	b.n	800284c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	b2da      	uxtb	r2, r3
 800283a:	4908      	ldr	r1, [pc, #32]	@ (800285c <__NVIC_SetPriority+0x50>)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	3b04      	subs	r3, #4
 8002844:	0112      	lsls	r2, r2, #4
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	440b      	add	r3, r1
 800284a:	761a      	strb	r2, [r3, #24]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000e100 	.word	0xe000e100
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	@ 0x24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f1c3 0307 	rsb	r3, r3, #7
 800287a:	2b04      	cmp	r3, #4
 800287c:	bf28      	it	cs
 800287e:	2304      	movcs	r3, #4
 8002880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3304      	adds	r3, #4
 8002886:	2b06      	cmp	r3, #6
 8002888:	d902      	bls.n	8002890 <NVIC_EncodePriority+0x30>
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3b03      	subs	r3, #3
 800288e:	e000      	b.n	8002892 <NVIC_EncodePriority+0x32>
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43da      	mvns	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	401a      	ands	r2, r3
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa01 f303 	lsl.w	r3, r1, r3
 80028b2:	43d9      	mvns	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	4313      	orrs	r3, r2
         );
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3724      	adds	r7, #36	@ 0x24
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028d8:	d301      	bcc.n	80028de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028da:	2301      	movs	r3, #1
 80028dc:	e00f      	b.n	80028fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028de:	4a0a      	ldr	r2, [pc, #40]	@ (8002908 <SysTick_Config+0x40>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028e6:	210f      	movs	r1, #15
 80028e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028ec:	f7ff ff8e 	bl	800280c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f0:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <SysTick_Config+0x40>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f6:	4b04      	ldr	r3, [pc, #16]	@ (8002908 <SysTick_Config+0x40>)
 80028f8:	2207      	movs	r2, #7
 80028fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	e000e010 	.word	0xe000e010

0800290c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff47 	bl	80027a8 <__NVIC_SetPriorityGrouping>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b086      	sub	sp, #24
 8002926:	af00      	add	r7, sp, #0
 8002928:	4603      	mov	r3, r0
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002934:	f7ff ff5c 	bl	80027f0 <__NVIC_GetPriorityGrouping>
 8002938:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f7ff ff8e 	bl	8002860 <NVIC_EncodePriority>
 8002944:	4602      	mov	r2, r0
 8002946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294a:	4611      	mov	r1, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff5d 	bl	800280c <__NVIC_SetPriority>
}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff ffb0 	bl	80028c8 <SysTick_Config>
 8002968:	4603      	mov	r3, r0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
	...

08002974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002974:	b480      	push	{r7}
 8002976:	b087      	sub	sp, #28
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800297e:	2300      	movs	r3, #0
 8002980:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002982:	e17f      	b.n	8002c84 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	2101      	movs	r1, #1
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	fa01 f303 	lsl.w	r3, r1, r3
 8002990:	4013      	ands	r3, r2
 8002992:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2b00      	cmp	r3, #0
 8002998:	f000 8171 	beq.w	8002c7e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d005      	beq.n	80029b4 <HAL_GPIO_Init+0x40>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d130      	bne.n	8002a16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	2203      	movs	r2, #3
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4013      	ands	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4313      	orrs	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029ea:	2201      	movs	r2, #1
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	43db      	mvns	r3, r3
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4013      	ands	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	091b      	lsrs	r3, r3, #4
 8002a00:	f003 0201 	and.w	r2, r3, #1
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f003 0303 	and.w	r3, r3, #3
 8002a1e:	2b03      	cmp	r3, #3
 8002a20:	d118      	bne.n	8002a54 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4013      	ands	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	08db      	lsrs	r3, r3, #3
 8002a3e:	f003 0201 	and.w	r2, r3, #1
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 0303 	and.w	r3, r3, #3
 8002a5c:	2b03      	cmp	r3, #3
 8002a5e:	d017      	beq.n	8002a90 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	693a      	ldr	r2, [r7, #16]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d123      	bne.n	8002ae4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	08da      	lsrs	r2, r3, #3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3208      	adds	r2, #8
 8002aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	691a      	ldr	r2, [r3, #16]
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	08da      	lsrs	r2, r3, #3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	3208      	adds	r2, #8
 8002ade:	6939      	ldr	r1, [r7, #16]
 8002ae0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	2203      	movs	r2, #3
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	4013      	ands	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0203 	and.w	r2, r3, #3
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 80ac 	beq.w	8002c7e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b26:	4b5f      	ldr	r3, [pc, #380]	@ (8002ca4 <HAL_GPIO_Init+0x330>)
 8002b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b2a:	4a5e      	ldr	r2, [pc, #376]	@ (8002ca4 <HAL_GPIO_Init+0x330>)
 8002b2c:	f043 0301 	orr.w	r3, r3, #1
 8002b30:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b32:	4b5c      	ldr	r3, [pc, #368]	@ (8002ca4 <HAL_GPIO_Init+0x330>)
 8002b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	60bb      	str	r3, [r7, #8]
 8002b3c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b3e:	4a5a      	ldr	r2, [pc, #360]	@ (8002ca8 <HAL_GPIO_Init+0x334>)
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	089b      	lsrs	r3, r3, #2
 8002b44:	3302      	adds	r3, #2
 8002b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	220f      	movs	r2, #15
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b68:	d025      	beq.n	8002bb6 <HAL_GPIO_Init+0x242>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a4f      	ldr	r2, [pc, #316]	@ (8002cac <HAL_GPIO_Init+0x338>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d01f      	beq.n	8002bb2 <HAL_GPIO_Init+0x23e>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a4e      	ldr	r2, [pc, #312]	@ (8002cb0 <HAL_GPIO_Init+0x33c>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d019      	beq.n	8002bae <HAL_GPIO_Init+0x23a>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a4d      	ldr	r2, [pc, #308]	@ (8002cb4 <HAL_GPIO_Init+0x340>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d013      	beq.n	8002baa <HAL_GPIO_Init+0x236>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a4c      	ldr	r2, [pc, #304]	@ (8002cb8 <HAL_GPIO_Init+0x344>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d00d      	beq.n	8002ba6 <HAL_GPIO_Init+0x232>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a4b      	ldr	r2, [pc, #300]	@ (8002cbc <HAL_GPIO_Init+0x348>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d007      	beq.n	8002ba2 <HAL_GPIO_Init+0x22e>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a4a      	ldr	r2, [pc, #296]	@ (8002cc0 <HAL_GPIO_Init+0x34c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d101      	bne.n	8002b9e <HAL_GPIO_Init+0x22a>
 8002b9a:	2306      	movs	r3, #6
 8002b9c:	e00c      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002b9e:	2307      	movs	r3, #7
 8002ba0:	e00a      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002ba2:	2305      	movs	r3, #5
 8002ba4:	e008      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002ba6:	2304      	movs	r3, #4
 8002ba8:	e006      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002baa:	2303      	movs	r3, #3
 8002bac:	e004      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002bae:	2302      	movs	r3, #2
 8002bb0:	e002      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	f002 0203 	and.w	r2, r2, #3
 8002bbe:	0092      	lsls	r2, r2, #2
 8002bc0:	4093      	lsls	r3, r2
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bc8:	4937      	ldr	r1, [pc, #220]	@ (8002ca8 <HAL_GPIO_Init+0x334>)
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	089b      	lsrs	r3, r3, #2
 8002bce:	3302      	adds	r3, #2
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bd6:	4b3b      	ldr	r3, [pc, #236]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	43db      	mvns	r3, r3
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	4013      	ands	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002bfa:	4a32      	ldr	r2, [pc, #200]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c00:	4b30      	ldr	r3, [pc, #192]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c24:	4a27      	ldr	r2, [pc, #156]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c2a:	4b26      	ldr	r3, [pc, #152]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	43db      	mvns	r3, r3
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4013      	ands	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d003      	beq.n	8002c4e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c4e:	4a1d      	ldr	r2, [pc, #116]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002c54:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4013      	ands	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c78:	4a12      	ldr	r2, [pc, #72]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	3301      	adds	r3, #1
 8002c82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f47f ae78 	bne.w	8002984 <HAL_GPIO_Init+0x10>
  }
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	371c      	adds	r7, #28
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40010000 	.word	0x40010000
 8002cac:	48000400 	.word	0x48000400
 8002cb0:	48000800 	.word	0x48000800
 8002cb4:	48000c00 	.word	0x48000c00
 8002cb8:	48001000 	.word	0x48001000
 8002cbc:	48001400 	.word	0x48001400
 8002cc0:	48001800 	.word	0x48001800
 8002cc4:	40010400 	.word	0x40010400

08002cc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	807b      	strh	r3, [r7, #2]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cd8:	787b      	ldrb	r3, [r7, #1]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cde:	887a      	ldrh	r2, [r7, #2]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ce4:	e002      	b.n	8002cec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ce6:	887a      	ldrh	r2, [r7, #2]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e08d      	b.n	8002e26 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d106      	bne.n	8002d24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f7ff fa72 	bl	8002208 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2224      	movs	r2, #36	@ 0x24
 8002d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f022 0201 	bic.w	r2, r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d107      	bne.n	8002d72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689a      	ldr	r2, [r3, #8]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	e006      	b.n	8002d80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	689a      	ldr	r2, [r3, #8]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002d7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d108      	bne.n	8002d9a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d96:	605a      	str	r2, [r3, #4]
 8002d98:	e007      	b.n	8002daa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002da8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002db8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68da      	ldr	r2, [r3, #12]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dcc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	691a      	ldr	r2, [r3, #16]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	430a      	orrs	r2, r1
 8002de6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69d9      	ldr	r1, [r3, #28]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a1a      	ldr	r2, [r3, #32]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f042 0201 	orr.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2220      	movs	r2, #32
 8002e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af02      	add	r7, sp, #8
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	4608      	mov	r0, r1
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4603      	mov	r3, r0
 8002e40:	817b      	strh	r3, [r7, #10]
 8002e42:	460b      	mov	r3, r1
 8002e44:	813b      	strh	r3, [r7, #8]
 8002e46:	4613      	mov	r3, r2
 8002e48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	f040 80f9 	bne.w	800304a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e58:	6a3b      	ldr	r3, [r7, #32]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <HAL_I2C_Mem_Write+0x34>
 8002e5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d105      	bne.n	8002e70 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e6a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e0ed      	b.n	800304c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d101      	bne.n	8002e7e <HAL_I2C_Mem_Write+0x4e>
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	e0e6      	b.n	800304c <HAL_I2C_Mem_Write+0x21c>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e86:	f7ff fc5f 	bl	8002748 <HAL_GetTick>
 8002e8a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2319      	movs	r3, #25
 8002e92:	2201      	movs	r2, #1
 8002e94:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 fac3 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e0d1      	b.n	800304c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2221      	movs	r2, #33	@ 0x21
 8002eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2240      	movs	r2, #64	@ 0x40
 8002eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6a3a      	ldr	r2, [r7, #32]
 8002ec2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ed0:	88f8      	ldrh	r0, [r7, #6]
 8002ed2:	893a      	ldrh	r2, [r7, #8]
 8002ed4:	8979      	ldrh	r1, [r7, #10]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	9301      	str	r3, [sp, #4]
 8002eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	4603      	mov	r3, r0
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f000 f9d3 	bl	800328c <I2C_RequestMemoryWrite>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e0a9      	b.n	800304c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	2bff      	cmp	r3, #255	@ 0xff
 8002f00:	d90e      	bls.n	8002f20 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	22ff      	movs	r2, #255	@ 0xff
 8002f06:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	8979      	ldrh	r1, [r7, #10]
 8002f10:	2300      	movs	r3, #0
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 fc47 	bl	80037ac <I2C_TransferConfig>
 8002f1e:	e00f      	b.n	8002f40 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	8979      	ldrh	r1, [r7, #10]
 8002f32:	2300      	movs	r3, #0
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 fc36 	bl	80037ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 fac6 	bl	80034d6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e07b      	b.n	800304c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f58:	781a      	ldrb	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	3b01      	subs	r3, #1
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d034      	beq.n	8002ff8 <HAL_I2C_Mem_Write+0x1c8>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d130      	bne.n	8002ff8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	2180      	movs	r1, #128	@ 0x80
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 fa3f 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e04d      	b.n	800304c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2bff      	cmp	r3, #255	@ 0xff
 8002fb8:	d90e      	bls.n	8002fd8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	22ff      	movs	r2, #255	@ 0xff
 8002fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	8979      	ldrh	r1, [r7, #10]
 8002fc8:	2300      	movs	r3, #0
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f000 fbeb 	bl	80037ac <I2C_TransferConfig>
 8002fd6:	e00f      	b.n	8002ff8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	8979      	ldrh	r1, [r7, #10]
 8002fea:	2300      	movs	r3, #0
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 fbda 	bl	80037ac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d19e      	bne.n	8002f40 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 faac 	bl	8003564 <I2C_WaitOnSTOPFlagUntilTimeout>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e01a      	b.n	800304c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2220      	movs	r2, #32
 800301c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6859      	ldr	r1, [r3, #4]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <HAL_I2C_Mem_Write+0x224>)
 800302a:	400b      	ands	r3, r1
 800302c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2220      	movs	r2, #32
 8003032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003046:	2300      	movs	r3, #0
 8003048:	e000      	b.n	800304c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800304a:	2302      	movs	r3, #2
  }
}
 800304c:	4618      	mov	r0, r3
 800304e:	3718      	adds	r7, #24
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	fe00e800 	.word	0xfe00e800

08003058 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b088      	sub	sp, #32
 800305c:	af02      	add	r7, sp, #8
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	4608      	mov	r0, r1
 8003062:	4611      	mov	r1, r2
 8003064:	461a      	mov	r2, r3
 8003066:	4603      	mov	r3, r0
 8003068:	817b      	strh	r3, [r7, #10]
 800306a:	460b      	mov	r3, r1
 800306c:	813b      	strh	r3, [r7, #8]
 800306e:	4613      	mov	r3, r2
 8003070:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b20      	cmp	r3, #32
 800307c:	f040 80fd 	bne.w	800327a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d002      	beq.n	800308c <HAL_I2C_Mem_Read+0x34>
 8003086:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003088:	2b00      	cmp	r3, #0
 800308a:	d105      	bne.n	8003098 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003092:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e0f1      	b.n	800327c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d101      	bne.n	80030a6 <HAL_I2C_Mem_Read+0x4e>
 80030a2:	2302      	movs	r3, #2
 80030a4:	e0ea      	b.n	800327c <HAL_I2C_Mem_Read+0x224>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030ae:	f7ff fb4b 	bl	8002748 <HAL_GetTick>
 80030b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	2319      	movs	r3, #25
 80030ba:	2201      	movs	r2, #1
 80030bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 f9af 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e0d5      	b.n	800327c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2222      	movs	r2, #34	@ 0x22
 80030d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2240      	movs	r2, #64	@ 0x40
 80030dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6a3a      	ldr	r2, [r7, #32]
 80030ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80030f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030f8:	88f8      	ldrh	r0, [r7, #6]
 80030fa:	893a      	ldrh	r2, [r7, #8]
 80030fc:	8979      	ldrh	r1, [r7, #10]
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	9301      	str	r3, [sp, #4]
 8003102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	4603      	mov	r3, r0
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f000 f913 	bl	8003334 <I2C_RequestMemoryRead>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e0ad      	b.n	800327c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003124:	b29b      	uxth	r3, r3
 8003126:	2bff      	cmp	r3, #255	@ 0xff
 8003128:	d90e      	bls.n	8003148 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2201      	movs	r2, #1
 800312e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003134:	b2da      	uxtb	r2, r3
 8003136:	8979      	ldrh	r1, [r7, #10]
 8003138:	4b52      	ldr	r3, [pc, #328]	@ (8003284 <HAL_I2C_Mem_Read+0x22c>)
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	f000 fb33 	bl	80037ac <I2C_TransferConfig>
 8003146:	e00f      	b.n	8003168 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800314c:	b29a      	uxth	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003156:	b2da      	uxtb	r2, r3
 8003158:	8979      	ldrh	r1, [r7, #10]
 800315a:	4b4a      	ldr	r3, [pc, #296]	@ (8003284 <HAL_I2C_Mem_Read+0x22c>)
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 fb22 	bl	80037ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800316e:	2200      	movs	r2, #0
 8003170:	2104      	movs	r1, #4
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f000 f956 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e07c      	b.n	800327c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	b2d2      	uxtb	r2, r2
 800318e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800319e:	3b01      	subs	r3, #1
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	3b01      	subs	r3, #1
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d034      	beq.n	8003228 <HAL_I2C_Mem_Read+0x1d0>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d130      	bne.n	8003228 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	9300      	str	r3, [sp, #0]
 80031ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031cc:	2200      	movs	r2, #0
 80031ce:	2180      	movs	r1, #128	@ 0x80
 80031d0:	68f8      	ldr	r0, [r7, #12]
 80031d2:	f000 f927 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e04d      	b.n	800327c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	2bff      	cmp	r3, #255	@ 0xff
 80031e8:	d90e      	bls.n	8003208 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2201      	movs	r2, #1
 80031ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	8979      	ldrh	r1, [r7, #10]
 80031f8:	2300      	movs	r3, #0
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f000 fad3 	bl	80037ac <I2C_TransferConfig>
 8003206:	e00f      	b.n	8003228 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003216:	b2da      	uxtb	r2, r3
 8003218:	8979      	ldrh	r1, [r7, #10]
 800321a:	2300      	movs	r3, #0
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 fac2 	bl	80037ac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800322c:	b29b      	uxth	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d19a      	bne.n	8003168 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 f994 	bl	8003564 <I2C_WaitOnSTOPFlagUntilTimeout>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e01a      	b.n	800327c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2220      	movs	r2, #32
 800324c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6859      	ldr	r1, [r3, #4]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	4b0b      	ldr	r3, [pc, #44]	@ (8003288 <HAL_I2C_Mem_Read+0x230>)
 800325a:	400b      	ands	r3, r1
 800325c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2220      	movs	r2, #32
 8003262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003276:	2300      	movs	r3, #0
 8003278:	e000      	b.n	800327c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800327a:	2302      	movs	r3, #2
  }
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	80002400 	.word	0x80002400
 8003288:	fe00e800 	.word	0xfe00e800

0800328c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af02      	add	r7, sp, #8
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	4608      	mov	r0, r1
 8003296:	4611      	mov	r1, r2
 8003298:	461a      	mov	r2, r3
 800329a:	4603      	mov	r3, r0
 800329c:	817b      	strh	r3, [r7, #10]
 800329e:	460b      	mov	r3, r1
 80032a0:	813b      	strh	r3, [r7, #8]
 80032a2:	4613      	mov	r3, r2
 80032a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80032a6:	88fb      	ldrh	r3, [r7, #6]
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	8979      	ldrh	r1, [r7, #10]
 80032ac:	4b20      	ldr	r3, [pc, #128]	@ (8003330 <I2C_RequestMemoryWrite+0xa4>)
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 fa79 	bl	80037ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ba:	69fa      	ldr	r2, [r7, #28]
 80032bc:	69b9      	ldr	r1, [r7, #24]
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 f909 	bl	80034d6 <I2C_WaitOnTXISFlagUntilTimeout>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e02c      	b.n	8003328 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032ce:	88fb      	ldrh	r3, [r7, #6]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d105      	bne.n	80032e0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032d4:	893b      	ldrh	r3, [r7, #8]
 80032d6:	b2da      	uxtb	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80032de:	e015      	b.n	800330c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032e0:	893b      	ldrh	r3, [r7, #8]
 80032e2:	0a1b      	lsrs	r3, r3, #8
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	b2da      	uxtb	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ee:	69fa      	ldr	r2, [r7, #28]
 80032f0:	69b9      	ldr	r1, [r7, #24]
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 f8ef 	bl	80034d6 <I2C_WaitOnTXISFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e012      	b.n	8003328 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003302:	893b      	ldrh	r3, [r7, #8]
 8003304:	b2da      	uxtb	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	2200      	movs	r2, #0
 8003314:	2180      	movs	r1, #128	@ 0x80
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 f884 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e000      	b.n	8003328 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003326:	2300      	movs	r3, #0
}
 8003328:	4618      	mov	r0, r3
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	80002000 	.word	0x80002000

08003334 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af02      	add	r7, sp, #8
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	4608      	mov	r0, r1
 800333e:	4611      	mov	r1, r2
 8003340:	461a      	mov	r2, r3
 8003342:	4603      	mov	r3, r0
 8003344:	817b      	strh	r3, [r7, #10]
 8003346:	460b      	mov	r3, r1
 8003348:	813b      	strh	r3, [r7, #8]
 800334a:	4613      	mov	r3, r2
 800334c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	b2da      	uxtb	r2, r3
 8003352:	8979      	ldrh	r1, [r7, #10]
 8003354:	4b20      	ldr	r3, [pc, #128]	@ (80033d8 <I2C_RequestMemoryRead+0xa4>)
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	2300      	movs	r3, #0
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 fa26 	bl	80037ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	69b9      	ldr	r1, [r7, #24]
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 f8b6 	bl	80034d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e02c      	b.n	80033ce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003374:	88fb      	ldrh	r3, [r7, #6]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d105      	bne.n	8003386 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800337a:	893b      	ldrh	r3, [r7, #8]
 800337c:	b2da      	uxtb	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	629a      	str	r2, [r3, #40]	@ 0x28
 8003384:	e015      	b.n	80033b2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003386:	893b      	ldrh	r3, [r7, #8]
 8003388:	0a1b      	lsrs	r3, r3, #8
 800338a:	b29b      	uxth	r3, r3
 800338c:	b2da      	uxtb	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003394:	69fa      	ldr	r2, [r7, #28]
 8003396:	69b9      	ldr	r1, [r7, #24]
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 f89c 	bl	80034d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e012      	b.n	80033ce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033a8:	893b      	ldrh	r3, [r7, #8]
 80033aa:	b2da      	uxtb	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	2200      	movs	r2, #0
 80033ba:	2140      	movs	r1, #64	@ 0x40
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 f831 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e000      	b.n	80033ce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	80002000 	.word	0x80002000

080033dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d103      	bne.n	80033fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2200      	movs	r2, #0
 80033f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b01      	cmp	r3, #1
 8003406:	d007      	beq.n	8003418 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	699a      	ldr	r2, [r3, #24]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0201 	orr.w	r2, r2, #1
 8003416:	619a      	str	r2, [r3, #24]
  }
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	603b      	str	r3, [r7, #0]
 8003430:	4613      	mov	r3, r2
 8003432:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003434:	e03b      	b.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	6839      	ldr	r1, [r7, #0]
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f000 f8d6 	bl	80035ec <I2C_IsErrorOccurred>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e041      	b.n	80034ce <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003450:	d02d      	beq.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003452:	f7ff f979 	bl	8002748 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	429a      	cmp	r2, r3
 8003460:	d302      	bcc.n	8003468 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d122      	bne.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	699a      	ldr	r2, [r3, #24]
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	4013      	ands	r3, r2
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	429a      	cmp	r2, r3
 8003476:	bf0c      	ite	eq
 8003478:	2301      	moveq	r3, #1
 800347a:	2300      	movne	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	461a      	mov	r2, r3
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	429a      	cmp	r2, r3
 8003484:	d113      	bne.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800348a:	f043 0220 	orr.w	r2, r3, #32
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2220      	movs	r2, #32
 8003496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e00f      	b.n	80034ce <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699a      	ldr	r2, [r3, #24]
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	4013      	ands	r3, r2
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	bf0c      	ite	eq
 80034be:	2301      	moveq	r3, #1
 80034c0:	2300      	movne	r3, #0
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	79fb      	ldrb	r3, [r7, #7]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d0b4      	beq.n	8003436 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b084      	sub	sp, #16
 80034da:	af00      	add	r7, sp, #0
 80034dc:	60f8      	str	r0, [r7, #12]
 80034de:	60b9      	str	r1, [r7, #8]
 80034e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034e2:	e033      	b.n	800354c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	68b9      	ldr	r1, [r7, #8]
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f000 f87f 	bl	80035ec <I2C_IsErrorOccurred>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e031      	b.n	800355c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034fe:	d025      	beq.n	800354c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003500:	f7ff f922 	bl	8002748 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	429a      	cmp	r2, r3
 800350e:	d302      	bcc.n	8003516 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d11a      	bne.n	800354c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b02      	cmp	r3, #2
 8003522:	d013      	beq.n	800354c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003528:	f043 0220 	orr.w	r2, r3, #32
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e007      	b.n	800355c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b02      	cmp	r3, #2
 8003558:	d1c4      	bne.n	80034e4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003570:	e02f      	b.n	80035d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	68b9      	ldr	r1, [r7, #8]
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 f838 	bl	80035ec <I2C_IsErrorOccurred>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e02d      	b.n	80035e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003586:	f7ff f8df 	bl	8002748 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	429a      	cmp	r2, r3
 8003594:	d302      	bcc.n	800359c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d11a      	bne.n	80035d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	f003 0320 	and.w	r3, r3, #32
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d013      	beq.n	80035d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ae:	f043 0220 	orr.w	r2, r3, #32
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e007      	b.n	80035e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	f003 0320 	and.w	r3, r3, #32
 80035dc:	2b20      	cmp	r3, #32
 80035de:	d1c8      	bne.n	8003572 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b08a      	sub	sp, #40	@ 0x28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f8:	2300      	movs	r3, #0
 80035fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003606:	2300      	movs	r3, #0
 8003608:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	f003 0310 	and.w	r3, r3, #16
 8003614:	2b00      	cmp	r3, #0
 8003616:	d068      	beq.n	80036ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2210      	movs	r2, #16
 800361e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003620:	e049      	b.n	80036b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003628:	d045      	beq.n	80036b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800362a:	f7ff f88d 	bl	8002748 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	429a      	cmp	r2, r3
 8003638:	d302      	bcc.n	8003640 <I2C_IsErrorOccurred+0x54>
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d13a      	bne.n	80036b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800364a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003652:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800365e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003662:	d121      	bne.n	80036a8 <I2C_IsErrorOccurred+0xbc>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800366a:	d01d      	beq.n	80036a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800366c:	7cfb      	ldrb	r3, [r7, #19]
 800366e:	2b20      	cmp	r3, #32
 8003670:	d01a      	beq.n	80036a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685a      	ldr	r2, [r3, #4]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003680:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003682:	f7ff f861 	bl	8002748 <HAL_GetTick>
 8003686:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003688:	e00e      	b.n	80036a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800368a:	f7ff f85d 	bl	8002748 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b19      	cmp	r3, #25
 8003696:	d907      	bls.n	80036a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	f043 0320 	orr.w	r3, r3, #32
 800369e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80036a6:	e006      	b.n	80036b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b20      	cmp	r3, #32
 80036b4:	d1e9      	bne.n	800368a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	f003 0320 	and.w	r3, r3, #32
 80036c0:	2b20      	cmp	r3, #32
 80036c2:	d003      	beq.n	80036cc <I2C_IsErrorOccurred+0xe0>
 80036c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d0aa      	beq.n	8003622 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80036cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d103      	bne.n	80036dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2220      	movs	r2, #32
 80036da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80036dc:	6a3b      	ldr	r3, [r7, #32]
 80036de:	f043 0304 	orr.w	r3, r3, #4
 80036e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00b      	beq.n	8003714 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800370c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00b      	beq.n	8003736 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800371e:	6a3b      	ldr	r3, [r7, #32]
 8003720:	f043 0308 	orr.w	r3, r3, #8
 8003724:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800372e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800373c:	2b00      	cmp	r3, #0
 800373e:	d00b      	beq.n	8003758 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	f043 0302 	orr.w	r3, r3, #2
 8003746:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003750:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003758:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01c      	beq.n	800379a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f7ff fe3b 	bl	80033dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	4b0d      	ldr	r3, [pc, #52]	@ (80037a8 <I2C_IsErrorOccurred+0x1bc>)
 8003772:	400b      	ands	r3, r1
 8003774:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800377a:	6a3b      	ldr	r3, [r7, #32]
 800377c:	431a      	orrs	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800379a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3728      	adds	r7, #40	@ 0x28
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	fe00e800 	.word	0xfe00e800

080037ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b087      	sub	sp, #28
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	607b      	str	r3, [r7, #4]
 80037b6:	460b      	mov	r3, r1
 80037b8:	817b      	strh	r3, [r7, #10]
 80037ba:	4613      	mov	r3, r2
 80037bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037be:	897b      	ldrh	r3, [r7, #10]
 80037c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037c4:	7a7b      	ldrb	r3, [r7, #9]
 80037c6:	041b      	lsls	r3, r3, #16
 80037c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037cc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037da:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	6a3b      	ldr	r3, [r7, #32]
 80037e4:	0d5b      	lsrs	r3, r3, #21
 80037e6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80037ea:	4b08      	ldr	r3, [pc, #32]	@ (800380c <I2C_TransferConfig+0x60>)
 80037ec:	430b      	orrs	r3, r1
 80037ee:	43db      	mvns	r3, r3
 80037f0:	ea02 0103 	and.w	r1, r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80037fe:	bf00      	nop
 8003800:	371c      	adds	r7, #28
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	03ff63ff 	.word	0x03ff63ff

08003810 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b20      	cmp	r3, #32
 8003824:	d138      	bne.n	8003898 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800382c:	2b01      	cmp	r3, #1
 800382e:	d101      	bne.n	8003834 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003830:	2302      	movs	r3, #2
 8003832:	e032      	b.n	800389a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2224      	movs	r2, #36	@ 0x24
 8003840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003862:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6819      	ldr	r1, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f042 0201 	orr.w	r2, r2, #1
 8003882:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2220      	movs	r2, #32
 8003888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003894:	2300      	movs	r3, #0
 8003896:	e000      	b.n	800389a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003898:	2302      	movs	r3, #2
  }
}
 800389a:	4618      	mov	r0, r3
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b085      	sub	sp, #20
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b20      	cmp	r3, #32
 80038ba:	d139      	bne.n	8003930 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d101      	bne.n	80038ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038c6:	2302      	movs	r3, #2
 80038c8:	e033      	b.n	8003932 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2224      	movs	r2, #36	@ 0x24
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0201 	bic.w	r2, r2, #1
 80038e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	021b      	lsls	r3, r3, #8
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	4313      	orrs	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0201 	orr.w	r2, r2, #1
 800391a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800392c:	2300      	movs	r3, #0
 800392e:	e000      	b.n	8003932 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003930:	2302      	movs	r3, #2
  }
}
 8003932:	4618      	mov	r0, r3
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
	...

08003940 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003944:	4b04      	ldr	r3, [pc, #16]	@ (8003958 <HAL_PWREx_GetVoltageRange+0x18>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800394c:	4618      	mov	r0, r3
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40007000 	.word	0x40007000

0800395c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800395c:	b480      	push	{r7}
 800395e:	b085      	sub	sp, #20
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800396a:	d130      	bne.n	80039ce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800396c:	4b23      	ldr	r3, [pc, #140]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003974:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003978:	d038      	beq.n	80039ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800397a:	4b20      	ldr	r3, [pc, #128]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003982:	4a1e      	ldr	r2, [pc, #120]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003984:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003988:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800398a:	4b1d      	ldr	r3, [pc, #116]	@ (8003a00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2232      	movs	r2, #50	@ 0x32
 8003990:	fb02 f303 	mul.w	r3, r2, r3
 8003994:	4a1b      	ldr	r2, [pc, #108]	@ (8003a04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003996:	fba2 2303 	umull	r2, r3, r2, r3
 800399a:	0c9b      	lsrs	r3, r3, #18
 800399c:	3301      	adds	r3, #1
 800399e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039a0:	e002      	b.n	80039a8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	3b01      	subs	r3, #1
 80039a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039a8:	4b14      	ldr	r3, [pc, #80]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b4:	d102      	bne.n	80039bc <HAL_PWREx_ControlVoltageScaling+0x60>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1f2      	bne.n	80039a2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039bc:	4b0f      	ldr	r3, [pc, #60]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039c8:	d110      	bne.n	80039ec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e00f      	b.n	80039ee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80039ce:	4b0b      	ldr	r3, [pc, #44]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039da:	d007      	beq.n	80039ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80039dc:	4b07      	ldr	r3, [pc, #28]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039e4:	4a05      	ldr	r2, [pc, #20]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039ea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3714      	adds	r7, #20
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	40007000 	.word	0x40007000
 8003a00:	20000000 	.word	0x20000000
 8003a04:	431bde83 	.word	0x431bde83

08003a08 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e3ca      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a1a:	4b97      	ldr	r3, [pc, #604]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 030c 	and.w	r3, r3, #12
 8003a22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a24:	4b94      	ldr	r3, [pc, #592]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	f003 0303 	and.w	r3, r3, #3
 8003a2c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0310 	and.w	r3, r3, #16
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f000 80e4 	beq.w	8003c04 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d007      	beq.n	8003a52 <HAL_RCC_OscConfig+0x4a>
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	2b0c      	cmp	r3, #12
 8003a46:	f040 808b 	bne.w	8003b60 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	f040 8087 	bne.w	8003b60 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a52:	4b89      	ldr	r3, [pc, #548]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d005      	beq.n	8003a6a <HAL_RCC_OscConfig+0x62>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d101      	bne.n	8003a6a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e3a2      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a1a      	ldr	r2, [r3, #32]
 8003a6e:	4b82      	ldr	r3, [pc, #520]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d004      	beq.n	8003a84 <HAL_RCC_OscConfig+0x7c>
 8003a7a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a82:	e005      	b.n	8003a90 <HAL_RCC_OscConfig+0x88>
 8003a84:	4b7c      	ldr	r3, [pc, #496]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a8a:	091b      	lsrs	r3, r3, #4
 8003a8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d223      	bcs.n	8003adc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a1b      	ldr	r3, [r3, #32]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 fd55 	bl	8004548 <RCC_SetFlashLatencyFromMSIRange>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e383      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003aa8:	4b73      	ldr	r3, [pc, #460]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a72      	ldr	r2, [pc, #456]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003aae:	f043 0308 	orr.w	r3, r3, #8
 8003ab2:	6013      	str	r3, [r2, #0]
 8003ab4:	4b70      	ldr	r3, [pc, #448]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a1b      	ldr	r3, [r3, #32]
 8003ac0:	496d      	ldr	r1, [pc, #436]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ac6:	4b6c      	ldr	r3, [pc, #432]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	69db      	ldr	r3, [r3, #28]
 8003ad2:	021b      	lsls	r3, r3, #8
 8003ad4:	4968      	ldr	r1, [pc, #416]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	604b      	str	r3, [r1, #4]
 8003ada:	e025      	b.n	8003b28 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003adc:	4b66      	ldr	r3, [pc, #408]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a65      	ldr	r2, [pc, #404]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ae2:	f043 0308 	orr.w	r3, r3, #8
 8003ae6:	6013      	str	r3, [r2, #0]
 8003ae8:	4b63      	ldr	r3, [pc, #396]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a1b      	ldr	r3, [r3, #32]
 8003af4:	4960      	ldr	r1, [pc, #384]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003afa:	4b5f      	ldr	r3, [pc, #380]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	021b      	lsls	r3, r3, #8
 8003b08:	495b      	ldr	r1, [pc, #364]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d109      	bne.n	8003b28 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f000 fd15 	bl	8004548 <RCC_SetFlashLatencyFromMSIRange>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e343      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b28:	f000 fc4a 	bl	80043c0 <HAL_RCC_GetSysClockFreq>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	4b52      	ldr	r3, [pc, #328]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	091b      	lsrs	r3, r3, #4
 8003b34:	f003 030f 	and.w	r3, r3, #15
 8003b38:	4950      	ldr	r1, [pc, #320]	@ (8003c7c <HAL_RCC_OscConfig+0x274>)
 8003b3a:	5ccb      	ldrb	r3, [r1, r3]
 8003b3c:	f003 031f 	and.w	r3, r3, #31
 8003b40:	fa22 f303 	lsr.w	r3, r2, r3
 8003b44:	4a4e      	ldr	r2, [pc, #312]	@ (8003c80 <HAL_RCC_OscConfig+0x278>)
 8003b46:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b48:	4b4e      	ldr	r3, [pc, #312]	@ (8003c84 <HAL_RCC_OscConfig+0x27c>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fe fdab 	bl	80026a8 <HAL_InitTick>
 8003b52:	4603      	mov	r3, r0
 8003b54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b56:	7bfb      	ldrb	r3, [r7, #15]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d052      	beq.n	8003c02 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003b5c:	7bfb      	ldrb	r3, [r7, #15]
 8003b5e:	e327      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d032      	beq.n	8003bce <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b68:	4b43      	ldr	r3, [pc, #268]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a42      	ldr	r2, [pc, #264]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b6e:	f043 0301 	orr.w	r3, r3, #1
 8003b72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b74:	f7fe fde8 	bl	8002748 <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b7c:	f7fe fde4 	bl	8002748 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e310      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b8e:	4b3a      	ldr	r3, [pc, #232]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0f0      	beq.n	8003b7c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b9a:	4b37      	ldr	r3, [pc, #220]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a36      	ldr	r2, [pc, #216]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ba0:	f043 0308 	orr.w	r3, r3, #8
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	4b34      	ldr	r3, [pc, #208]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	4931      	ldr	r1, [pc, #196]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bb8:	4b2f      	ldr	r3, [pc, #188]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	69db      	ldr	r3, [r3, #28]
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	492c      	ldr	r1, [pc, #176]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	604b      	str	r3, [r1, #4]
 8003bcc:	e01a      	b.n	8003c04 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003bce:	4b2a      	ldr	r3, [pc, #168]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a29      	ldr	r2, [pc, #164]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bd4:	f023 0301 	bic.w	r3, r3, #1
 8003bd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003bda:	f7fe fdb5 	bl	8002748 <HAL_GetTick>
 8003bde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003be0:	e008      	b.n	8003bf4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003be2:	f7fe fdb1 	bl	8002748 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e2dd      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003bf4:	4b20      	ldr	r3, [pc, #128]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1f0      	bne.n	8003be2 <HAL_RCC_OscConfig+0x1da>
 8003c00:	e000      	b.n	8003c04 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c02:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d074      	beq.n	8003cfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	2b08      	cmp	r3, #8
 8003c14:	d005      	beq.n	8003c22 <HAL_RCC_OscConfig+0x21a>
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	2b0c      	cmp	r3, #12
 8003c1a:	d10e      	bne.n	8003c3a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d10b      	bne.n	8003c3a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c22:	4b15      	ldr	r3, [pc, #84]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d064      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x2f0>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d160      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e2ba      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c42:	d106      	bne.n	8003c52 <HAL_RCC_OscConfig+0x24a>
 8003c44:	4b0c      	ldr	r3, [pc, #48]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a0b      	ldr	r2, [pc, #44]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c4e:	6013      	str	r3, [r2, #0]
 8003c50:	e026      	b.n	8003ca0 <HAL_RCC_OscConfig+0x298>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c5a:	d115      	bne.n	8003c88 <HAL_RCC_OscConfig+0x280>
 8003c5c:	4b06      	ldr	r3, [pc, #24]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a05      	ldr	r2, [pc, #20]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c66:	6013      	str	r3, [r2, #0]
 8003c68:	4b03      	ldr	r3, [pc, #12]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a02      	ldr	r2, [pc, #8]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c72:	6013      	str	r3, [r2, #0]
 8003c74:	e014      	b.n	8003ca0 <HAL_RCC_OscConfig+0x298>
 8003c76:	bf00      	nop
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	0800c564 	.word	0x0800c564
 8003c80:	20000000 	.word	0x20000000
 8003c84:	20000004 	.word	0x20000004
 8003c88:	4ba0      	ldr	r3, [pc, #640]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a9f      	ldr	r2, [pc, #636]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c92:	6013      	str	r3, [r2, #0]
 8003c94:	4b9d      	ldr	r3, [pc, #628]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a9c      	ldr	r2, [pc, #624]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003c9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d013      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca8:	f7fe fd4e 	bl	8002748 <HAL_GetTick>
 8003cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cae:	e008      	b.n	8003cc2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb0:	f7fe fd4a 	bl	8002748 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b64      	cmp	r3, #100	@ 0x64
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e276      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cc2:	4b92      	ldr	r3, [pc, #584]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d0f0      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x2a8>
 8003cce:	e014      	b.n	8003cfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd0:	f7fe fd3a 	bl	8002748 <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cd6:	e008      	b.n	8003cea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd8:	f7fe fd36 	bl	8002748 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b64      	cmp	r3, #100	@ 0x64
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e262      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cea:	4b88      	ldr	r3, [pc, #544]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f0      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x2d0>
 8003cf6:	e000      	b.n	8003cfa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d060      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	2b04      	cmp	r3, #4
 8003d0a:	d005      	beq.n	8003d18 <HAL_RCC_OscConfig+0x310>
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	2b0c      	cmp	r3, #12
 8003d10:	d119      	bne.n	8003d46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d116      	bne.n	8003d46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d18:	4b7c      	ldr	r3, [pc, #496]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d005      	beq.n	8003d30 <HAL_RCC_OscConfig+0x328>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e23f      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d30:	4b76      	ldr	r3, [pc, #472]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	061b      	lsls	r3, r3, #24
 8003d3e:	4973      	ldr	r1, [pc, #460]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d44:	e040      	b.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d023      	beq.n	8003d96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d4e:	4b6f      	ldr	r3, [pc, #444]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a6e      	ldr	r2, [pc, #440]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5a:	f7fe fcf5 	bl	8002748 <HAL_GetTick>
 8003d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d60:	e008      	b.n	8003d74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d62:	f7fe fcf1 	bl	8002748 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e21d      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d74:	4b65      	ldr	r3, [pc, #404]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d0f0      	beq.n	8003d62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d80:	4b62      	ldr	r3, [pc, #392]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	061b      	lsls	r3, r3, #24
 8003d8e:	495f      	ldr	r1, [pc, #380]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	604b      	str	r3, [r1, #4]
 8003d94:	e018      	b.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d96:	4b5d      	ldr	r3, [pc, #372]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a5c      	ldr	r2, [pc, #368]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da2:	f7fe fcd1 	bl	8002748 <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003da8:	e008      	b.n	8003dbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003daa:	f7fe fccd 	bl	8002748 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e1f9      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dbc:	4b53      	ldr	r3, [pc, #332]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f0      	bne.n	8003daa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0308 	and.w	r3, r3, #8
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d03c      	beq.n	8003e4e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	695b      	ldr	r3, [r3, #20]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01c      	beq.n	8003e16 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ddc:	4b4b      	ldr	r3, [pc, #300]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003de2:	4a4a      	ldr	r2, [pc, #296]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003de4:	f043 0301 	orr.w	r3, r3, #1
 8003de8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dec:	f7fe fcac 	bl	8002748 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df4:	f7fe fca8 	bl	8002748 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e1d4      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e06:	4b41      	ldr	r3, [pc, #260]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d0ef      	beq.n	8003df4 <HAL_RCC_OscConfig+0x3ec>
 8003e14:	e01b      	b.n	8003e4e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e16:	4b3d      	ldr	r3, [pc, #244]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e1c:	4a3b      	ldr	r2, [pc, #236]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e1e:	f023 0301 	bic.w	r3, r3, #1
 8003e22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e26:	f7fe fc8f 	bl	8002748 <HAL_GetTick>
 8003e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e2c:	e008      	b.n	8003e40 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e2e:	f7fe fc8b 	bl	8002748 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e1b7      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e40:	4b32      	ldr	r3, [pc, #200]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1ef      	bne.n	8003e2e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0304 	and.w	r3, r3, #4
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 80a6 	beq.w	8003fa8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e60:	4b2a      	ldr	r3, [pc, #168]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10d      	bne.n	8003e88 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e6c:	4b27      	ldr	r3, [pc, #156]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e70:	4a26      	ldr	r2, [pc, #152]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e76:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e78:	4b24      	ldr	r3, [pc, #144]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e80:	60bb      	str	r3, [r7, #8]
 8003e82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e84:	2301      	movs	r3, #1
 8003e86:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e88:	4b21      	ldr	r3, [pc, #132]	@ (8003f10 <HAL_RCC_OscConfig+0x508>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d118      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e94:	4b1e      	ldr	r3, [pc, #120]	@ (8003f10 <HAL_RCC_OscConfig+0x508>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a1d      	ldr	r2, [pc, #116]	@ (8003f10 <HAL_RCC_OscConfig+0x508>)
 8003e9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea0:	f7fe fc52 	bl	8002748 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea8:	f7fe fc4e 	bl	8002748 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e17a      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eba:	4b15      	ldr	r3, [pc, #84]	@ (8003f10 <HAL_RCC_OscConfig+0x508>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d108      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x4d8>
 8003ece:	4b0f      	ldr	r3, [pc, #60]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ede:	e029      	b.n	8003f34 <HAL_RCC_OscConfig+0x52c>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	2b05      	cmp	r3, #5
 8003ee6:	d115      	bne.n	8003f14 <HAL_RCC_OscConfig+0x50c>
 8003ee8:	4b08      	ldr	r3, [pc, #32]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eee:	4a07      	ldr	r2, [pc, #28]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003ef0:	f043 0304 	orr.w	r3, r3, #4
 8003ef4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ef8:	4b04      	ldr	r3, [pc, #16]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003efe:	4a03      	ldr	r2, [pc, #12]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003f00:	f043 0301 	orr.w	r3, r3, #1
 8003f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f08:	e014      	b.n	8003f34 <HAL_RCC_OscConfig+0x52c>
 8003f0a:	bf00      	nop
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	40007000 	.word	0x40007000
 8003f14:	4b9c      	ldr	r3, [pc, #624]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f1a:	4a9b      	ldr	r2, [pc, #620]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003f1c:	f023 0301 	bic.w	r3, r3, #1
 8003f20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f24:	4b98      	ldr	r3, [pc, #608]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f2a:	4a97      	ldr	r2, [pc, #604]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003f2c:	f023 0304 	bic.w	r3, r3, #4
 8003f30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d016      	beq.n	8003f6a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f3c:	f7fe fc04 	bl	8002748 <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f42:	e00a      	b.n	8003f5a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f44:	f7fe fc00 	bl	8002748 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e12a      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f5a:	4b8b      	ldr	r3, [pc, #556]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0ed      	beq.n	8003f44 <HAL_RCC_OscConfig+0x53c>
 8003f68:	e015      	b.n	8003f96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f6a:	f7fe fbed 	bl	8002748 <HAL_GetTick>
 8003f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f70:	e00a      	b.n	8003f88 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f72:	f7fe fbe9 	bl	8002748 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e113      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f88:	4b7f      	ldr	r3, [pc, #508]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1ed      	bne.n	8003f72 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f96:	7ffb      	ldrb	r3, [r7, #31]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d105      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f9c:	4b7a      	ldr	r3, [pc, #488]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa0:	4a79      	ldr	r2, [pc, #484]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003fa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fa6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 80fe 	beq.w	80041ae <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	f040 80d0 	bne.w	800415c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003fbc:	4b72      	ldr	r3, [pc, #456]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f003 0203 	and.w	r2, r3, #3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d130      	bne.n	8004032 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d127      	bne.n	8004032 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d11f      	bne.n	8004032 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ffc:	2a07      	cmp	r2, #7
 8003ffe:	bf14      	ite	ne
 8004000:	2201      	movne	r2, #1
 8004002:	2200      	moveq	r2, #0
 8004004:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004006:	4293      	cmp	r3, r2
 8004008:	d113      	bne.n	8004032 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004014:	085b      	lsrs	r3, r3, #1
 8004016:	3b01      	subs	r3, #1
 8004018:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800401a:	429a      	cmp	r2, r3
 800401c:	d109      	bne.n	8004032 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004028:	085b      	lsrs	r3, r3, #1
 800402a:	3b01      	subs	r3, #1
 800402c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800402e:	429a      	cmp	r2, r3
 8004030:	d06e      	beq.n	8004110 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	2b0c      	cmp	r3, #12
 8004036:	d069      	beq.n	800410c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004038:	4b53      	ldr	r3, [pc, #332]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d105      	bne.n	8004050 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004044:	4b50      	ldr	r3, [pc, #320]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e0ad      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004054:	4b4c      	ldr	r3, [pc, #304]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a4b      	ldr	r2, [pc, #300]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 800405a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800405e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004060:	f7fe fb72 	bl	8002748 <HAL_GetTick>
 8004064:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004066:	e008      	b.n	800407a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004068:	f7fe fb6e 	bl	8002748 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	2b02      	cmp	r3, #2
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e09a      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800407a:	4b43      	ldr	r3, [pc, #268]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1f0      	bne.n	8004068 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004086:	4b40      	ldr	r3, [pc, #256]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004088:	68da      	ldr	r2, [r3, #12]
 800408a:	4b40      	ldr	r3, [pc, #256]	@ (800418c <HAL_RCC_OscConfig+0x784>)
 800408c:	4013      	ands	r3, r2
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004096:	3a01      	subs	r2, #1
 8004098:	0112      	lsls	r2, r2, #4
 800409a:	4311      	orrs	r1, r2
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80040a0:	0212      	lsls	r2, r2, #8
 80040a2:	4311      	orrs	r1, r2
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040a8:	0852      	lsrs	r2, r2, #1
 80040aa:	3a01      	subs	r2, #1
 80040ac:	0552      	lsls	r2, r2, #21
 80040ae:	4311      	orrs	r1, r2
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80040b4:	0852      	lsrs	r2, r2, #1
 80040b6:	3a01      	subs	r2, #1
 80040b8:	0652      	lsls	r2, r2, #25
 80040ba:	4311      	orrs	r1, r2
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80040c0:	0912      	lsrs	r2, r2, #4
 80040c2:	0452      	lsls	r2, r2, #17
 80040c4:	430a      	orrs	r2, r1
 80040c6:	4930      	ldr	r1, [pc, #192]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80040cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a2d      	ldr	r2, [pc, #180]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 80040d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	4a2a      	ldr	r2, [pc, #168]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 80040de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040e4:	f7fe fb30 	bl	8002748 <HAL_GetTick>
 80040e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ea:	e008      	b.n	80040fe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ec:	f7fe fb2c 	bl	8002748 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d901      	bls.n	80040fe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e058      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040fe:	4b22      	ldr	r3, [pc, #136]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d0f0      	beq.n	80040ec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800410a:	e050      	b.n	80041ae <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e04f      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004110:	4b1d      	ldr	r3, [pc, #116]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d148      	bne.n	80041ae <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800411c:	4b1a      	ldr	r3, [pc, #104]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a19      	ldr	r2, [pc, #100]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004122:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004126:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004128:	4b17      	ldr	r3, [pc, #92]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	4a16      	ldr	r2, [pc, #88]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 800412e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004132:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004134:	f7fe fb08 	bl	8002748 <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800413c:	f7fe fb04 	bl	8002748 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e030      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800414e:	4b0e      	ldr	r3, [pc, #56]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d0f0      	beq.n	800413c <HAL_RCC_OscConfig+0x734>
 800415a:	e028      	b.n	80041ae <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	2b0c      	cmp	r3, #12
 8004160:	d023      	beq.n	80041aa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004162:	4b09      	ldr	r3, [pc, #36]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a08      	ldr	r2, [pc, #32]	@ (8004188 <HAL_RCC_OscConfig+0x780>)
 8004168:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800416c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416e:	f7fe faeb 	bl	8002748 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004174:	e00c      	b.n	8004190 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004176:	f7fe fae7 	bl	8002748 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d905      	bls.n	8004190 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e013      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
 8004188:	40021000 	.word	0x40021000
 800418c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004190:	4b09      	ldr	r3, [pc, #36]	@ (80041b8 <HAL_RCC_OscConfig+0x7b0>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1ec      	bne.n	8004176 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800419c:	4b06      	ldr	r3, [pc, #24]	@ (80041b8 <HAL_RCC_OscConfig+0x7b0>)
 800419e:	68da      	ldr	r2, [r3, #12]
 80041a0:	4905      	ldr	r1, [pc, #20]	@ (80041b8 <HAL_RCC_OscConfig+0x7b0>)
 80041a2:	4b06      	ldr	r3, [pc, #24]	@ (80041bc <HAL_RCC_OscConfig+0x7b4>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	60cb      	str	r3, [r1, #12]
 80041a8:	e001      	b.n	80041ae <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3720      	adds	r7, #32
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40021000 	.word	0x40021000
 80041bc:	feeefffc 	.word	0xfeeefffc

080041c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d101      	bne.n	80041d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e0e7      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041d4:	4b75      	ldr	r3, [pc, #468]	@ (80043ac <HAL_RCC_ClockConfig+0x1ec>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d910      	bls.n	8004204 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041e2:	4b72      	ldr	r3, [pc, #456]	@ (80043ac <HAL_RCC_ClockConfig+0x1ec>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f023 0207 	bic.w	r2, r3, #7
 80041ea:	4970      	ldr	r1, [pc, #448]	@ (80043ac <HAL_RCC_ClockConfig+0x1ec>)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f2:	4b6e      	ldr	r3, [pc, #440]	@ (80043ac <HAL_RCC_ClockConfig+0x1ec>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e0cf      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d010      	beq.n	8004232 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	4b66      	ldr	r3, [pc, #408]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800421c:	429a      	cmp	r2, r3
 800421e:	d908      	bls.n	8004232 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004220:	4b63      	ldr	r3, [pc, #396]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	4960      	ldr	r1, [pc, #384]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 800422e:	4313      	orrs	r3, r2
 8004230:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d04c      	beq.n	80042d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	2b03      	cmp	r3, #3
 8004244:	d107      	bne.n	8004256 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004246:	4b5a      	ldr	r3, [pc, #360]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d121      	bne.n	8004296 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e0a6      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	2b02      	cmp	r3, #2
 800425c:	d107      	bne.n	800426e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800425e:	4b54      	ldr	r3, [pc, #336]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d115      	bne.n	8004296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e09a      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d107      	bne.n	8004286 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004276:	4b4e      	ldr	r3, [pc, #312]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d109      	bne.n	8004296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e08e      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004286:	4b4a      	ldr	r3, [pc, #296]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e086      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004296:	4b46      	ldr	r3, [pc, #280]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f023 0203 	bic.w	r2, r3, #3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	4943      	ldr	r1, [pc, #268]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042a8:	f7fe fa4e 	bl	8002748 <HAL_GetTick>
 80042ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ae:	e00a      	b.n	80042c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042b0:	f7fe fa4a 	bl	8002748 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042be:	4293      	cmp	r3, r2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e06e      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042c6:	4b3a      	ldr	r3, [pc, #232]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f003 020c 	and.w	r2, r3, #12
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d1eb      	bne.n	80042b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d010      	beq.n	8004306 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	4b31      	ldr	r3, [pc, #196]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d208      	bcs.n	8004306 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042f4:	4b2e      	ldr	r3, [pc, #184]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	492b      	ldr	r1, [pc, #172]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004302:	4313      	orrs	r3, r2
 8004304:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004306:	4b29      	ldr	r3, [pc, #164]	@ (80043ac <HAL_RCC_ClockConfig+0x1ec>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0307 	and.w	r3, r3, #7
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d210      	bcs.n	8004336 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004314:	4b25      	ldr	r3, [pc, #148]	@ (80043ac <HAL_RCC_ClockConfig+0x1ec>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f023 0207 	bic.w	r2, r3, #7
 800431c:	4923      	ldr	r1, [pc, #140]	@ (80043ac <HAL_RCC_ClockConfig+0x1ec>)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	4313      	orrs	r3, r2
 8004322:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004324:	4b21      	ldr	r3, [pc, #132]	@ (80043ac <HAL_RCC_ClockConfig+0x1ec>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	429a      	cmp	r2, r3
 8004330:	d001      	beq.n	8004336 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e036      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0304 	and.w	r3, r3, #4
 800433e:	2b00      	cmp	r3, #0
 8004340:	d008      	beq.n	8004354 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004342:	4b1b      	ldr	r3, [pc, #108]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	4918      	ldr	r1, [pc, #96]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004350:	4313      	orrs	r3, r2
 8004352:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0308 	and.w	r3, r3, #8
 800435c:	2b00      	cmp	r3, #0
 800435e:	d009      	beq.n	8004374 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004360:	4b13      	ldr	r3, [pc, #76]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	00db      	lsls	r3, r3, #3
 800436e:	4910      	ldr	r1, [pc, #64]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 8004370:	4313      	orrs	r3, r2
 8004372:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004374:	f000 f824 	bl	80043c0 <HAL_RCC_GetSysClockFreq>
 8004378:	4602      	mov	r2, r0
 800437a:	4b0d      	ldr	r3, [pc, #52]	@ (80043b0 <HAL_RCC_ClockConfig+0x1f0>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	091b      	lsrs	r3, r3, #4
 8004380:	f003 030f 	and.w	r3, r3, #15
 8004384:	490b      	ldr	r1, [pc, #44]	@ (80043b4 <HAL_RCC_ClockConfig+0x1f4>)
 8004386:	5ccb      	ldrb	r3, [r1, r3]
 8004388:	f003 031f 	and.w	r3, r3, #31
 800438c:	fa22 f303 	lsr.w	r3, r2, r3
 8004390:	4a09      	ldr	r2, [pc, #36]	@ (80043b8 <HAL_RCC_ClockConfig+0x1f8>)
 8004392:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004394:	4b09      	ldr	r3, [pc, #36]	@ (80043bc <HAL_RCC_ClockConfig+0x1fc>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4618      	mov	r0, r3
 800439a:	f7fe f985 	bl	80026a8 <HAL_InitTick>
 800439e:	4603      	mov	r3, r0
 80043a0:	72fb      	strb	r3, [r7, #11]

  return status;
 80043a2:	7afb      	ldrb	r3, [r7, #11]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	40022000 	.word	0x40022000
 80043b0:	40021000 	.word	0x40021000
 80043b4:	0800c564 	.word	0x0800c564
 80043b8:	20000000 	.word	0x20000000
 80043bc:	20000004 	.word	0x20000004

080043c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b089      	sub	sp, #36	@ 0x24
 80043c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	61fb      	str	r3, [r7, #28]
 80043ca:	2300      	movs	r3, #0
 80043cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ce:	4b3e      	ldr	r3, [pc, #248]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 030c 	and.w	r3, r3, #12
 80043d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043d8:	4b3b      	ldr	r3, [pc, #236]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	f003 0303 	and.w	r3, r3, #3
 80043e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <HAL_RCC_GetSysClockFreq+0x34>
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	2b0c      	cmp	r3, #12
 80043ec:	d121      	bne.n	8004432 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d11e      	bne.n	8004432 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043f4:	4b34      	ldr	r3, [pc, #208]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d107      	bne.n	8004410 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004400:	4b31      	ldr	r3, [pc, #196]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004402:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004406:	0a1b      	lsrs	r3, r3, #8
 8004408:	f003 030f 	and.w	r3, r3, #15
 800440c:	61fb      	str	r3, [r7, #28]
 800440e:	e005      	b.n	800441c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004410:	4b2d      	ldr	r3, [pc, #180]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	091b      	lsrs	r3, r3, #4
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800441c:	4a2b      	ldr	r2, [pc, #172]	@ (80044cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004424:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d10d      	bne.n	8004448 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004430:	e00a      	b.n	8004448 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	2b04      	cmp	r3, #4
 8004436:	d102      	bne.n	800443e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004438:	4b25      	ldr	r3, [pc, #148]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800443a:	61bb      	str	r3, [r7, #24]
 800443c:	e004      	b.n	8004448 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	2b08      	cmp	r3, #8
 8004442:	d101      	bne.n	8004448 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004444:	4b23      	ldr	r3, [pc, #140]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004446:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	2b0c      	cmp	r3, #12
 800444c:	d134      	bne.n	80044b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800444e:	4b1e      	ldr	r3, [pc, #120]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f003 0303 	and.w	r3, r3, #3
 8004456:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	2b02      	cmp	r3, #2
 800445c:	d003      	beq.n	8004466 <HAL_RCC_GetSysClockFreq+0xa6>
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b03      	cmp	r3, #3
 8004462:	d003      	beq.n	800446c <HAL_RCC_GetSysClockFreq+0xac>
 8004464:	e005      	b.n	8004472 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004466:	4b1a      	ldr	r3, [pc, #104]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004468:	617b      	str	r3, [r7, #20]
      break;
 800446a:	e005      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800446c:	4b19      	ldr	r3, [pc, #100]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800446e:	617b      	str	r3, [r7, #20]
      break;
 8004470:	e002      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	617b      	str	r3, [r7, #20]
      break;
 8004476:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004478:	4b13      	ldr	r3, [pc, #76]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	091b      	lsrs	r3, r3, #4
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	3301      	adds	r3, #1
 8004484:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004486:	4b10      	ldr	r3, [pc, #64]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	0a1b      	lsrs	r3, r3, #8
 800448c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004490:	697a      	ldr	r2, [r7, #20]
 8004492:	fb03 f202 	mul.w	r2, r3, r2
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	fbb2 f3f3 	udiv	r3, r2, r3
 800449c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800449e:	4b0a      	ldr	r3, [pc, #40]	@ (80044c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	0e5b      	lsrs	r3, r3, #25
 80044a4:	f003 0303 	and.w	r3, r3, #3
 80044a8:	3301      	adds	r3, #1
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80044b8:	69bb      	ldr	r3, [r7, #24]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3724      	adds	r7, #36	@ 0x24
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40021000 	.word	0x40021000
 80044cc:	0800c57c 	.word	0x0800c57c
 80044d0:	00f42400 	.word	0x00f42400
 80044d4:	007a1200 	.word	0x007a1200

080044d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044d8:	b480      	push	{r7}
 80044da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044dc:	4b03      	ldr	r3, [pc, #12]	@ (80044ec <HAL_RCC_GetHCLKFreq+0x14>)
 80044de:	681b      	ldr	r3, [r3, #0]
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	20000000 	.word	0x20000000

080044f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044f4:	f7ff fff0 	bl	80044d8 <HAL_RCC_GetHCLKFreq>
 80044f8:	4602      	mov	r2, r0
 80044fa:	4b06      	ldr	r3, [pc, #24]	@ (8004514 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	4904      	ldr	r1, [pc, #16]	@ (8004518 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004506:	5ccb      	ldrb	r3, [r1, r3]
 8004508:	f003 031f 	and.w	r3, r3, #31
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004510:	4618      	mov	r0, r3
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40021000 	.word	0x40021000
 8004518:	0800c574 	.word	0x0800c574

0800451c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004520:	f7ff ffda 	bl	80044d8 <HAL_RCC_GetHCLKFreq>
 8004524:	4602      	mov	r2, r0
 8004526:	4b06      	ldr	r3, [pc, #24]	@ (8004540 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	0adb      	lsrs	r3, r3, #11
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	4904      	ldr	r1, [pc, #16]	@ (8004544 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004532:	5ccb      	ldrb	r3, [r1, r3]
 8004534:	f003 031f 	and.w	r3, r3, #31
 8004538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800453c:	4618      	mov	r0, r3
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40021000 	.word	0x40021000
 8004544:	0800c574 	.word	0x0800c574

08004548 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004550:	2300      	movs	r3, #0
 8004552:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004554:	4b2a      	ldr	r3, [pc, #168]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004560:	f7ff f9ee 	bl	8003940 <HAL_PWREx_GetVoltageRange>
 8004564:	6178      	str	r0, [r7, #20]
 8004566:	e014      	b.n	8004592 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004568:	4b25      	ldr	r3, [pc, #148]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800456a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456c:	4a24      	ldr	r2, [pc, #144]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800456e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004572:	6593      	str	r3, [r2, #88]	@ 0x58
 8004574:	4b22      	ldr	r3, [pc, #136]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004580:	f7ff f9de 	bl	8003940 <HAL_PWREx_GetVoltageRange>
 8004584:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004586:	4b1e      	ldr	r3, [pc, #120]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800458a:	4a1d      	ldr	r2, [pc, #116]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800458c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004590:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004598:	d10b      	bne.n	80045b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2b80      	cmp	r3, #128	@ 0x80
 800459e:	d919      	bls.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2ba0      	cmp	r3, #160	@ 0xa0
 80045a4:	d902      	bls.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045a6:	2302      	movs	r3, #2
 80045a8:	613b      	str	r3, [r7, #16]
 80045aa:	e013      	b.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045ac:	2301      	movs	r3, #1
 80045ae:	613b      	str	r3, [r7, #16]
 80045b0:	e010      	b.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2b80      	cmp	r3, #128	@ 0x80
 80045b6:	d902      	bls.n	80045be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80045b8:	2303      	movs	r3, #3
 80045ba:	613b      	str	r3, [r7, #16]
 80045bc:	e00a      	b.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b80      	cmp	r3, #128	@ 0x80
 80045c2:	d102      	bne.n	80045ca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045c4:	2302      	movs	r3, #2
 80045c6:	613b      	str	r3, [r7, #16]
 80045c8:	e004      	b.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2b70      	cmp	r3, #112	@ 0x70
 80045ce:	d101      	bne.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045d0:	2301      	movs	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f023 0207 	bic.w	r2, r3, #7
 80045dc:	4909      	ldr	r1, [pc, #36]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80045e4:	4b07      	ldr	r3, [pc, #28]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d001      	beq.n	80045f6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40021000 	.word	0x40021000
 8004604:	40022000 	.word	0x40022000

08004608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004610:	2300      	movs	r3, #0
 8004612:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004614:	2300      	movs	r3, #0
 8004616:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004620:	2b00      	cmp	r3, #0
 8004622:	d041      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004628:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800462c:	d02a      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800462e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004632:	d824      	bhi.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004634:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004638:	d008      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800463a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800463e:	d81e      	bhi.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00a      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004644:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004648:	d010      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800464a:	e018      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800464c:	4b86      	ldr	r3, [pc, #536]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4a85      	ldr	r2, [pc, #532]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004652:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004656:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004658:	e015      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3304      	adds	r3, #4
 800465e:	2100      	movs	r1, #0
 8004660:	4618      	mov	r0, r3
 8004662:	f000 fabb 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004666:	4603      	mov	r3, r0
 8004668:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800466a:	e00c      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	3320      	adds	r3, #32
 8004670:	2100      	movs	r1, #0
 8004672:	4618      	mov	r0, r3
 8004674:	f000 fba6 	bl	8004dc4 <RCCEx_PLLSAI2_Config>
 8004678:	4603      	mov	r3, r0
 800467a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800467c:	e003      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	74fb      	strb	r3, [r7, #19]
      break;
 8004682:	e000      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004684:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004686:	7cfb      	ldrb	r3, [r7, #19]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10b      	bne.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800468c:	4b76      	ldr	r3, [pc, #472]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800468e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004692:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800469a:	4973      	ldr	r1, [pc, #460]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800469c:	4313      	orrs	r3, r2
 800469e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80046a2:	e001      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a4:	7cfb      	ldrb	r3, [r7, #19]
 80046a6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d041      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046b8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80046bc:	d02a      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80046be:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80046c2:	d824      	bhi.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80046c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046c8:	d008      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80046ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046ce:	d81e      	bhi.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00a      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80046d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046d8:	d010      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80046da:	e018      	b.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046dc:	4b62      	ldr	r3, [pc, #392]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	4a61      	ldr	r2, [pc, #388]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046e6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046e8:	e015      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	3304      	adds	r3, #4
 80046ee:	2100      	movs	r1, #0
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 fa73 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 80046f6:	4603      	mov	r3, r0
 80046f8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046fa:	e00c      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	3320      	adds	r3, #32
 8004700:	2100      	movs	r1, #0
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fb5e 	bl	8004dc4 <RCCEx_PLLSAI2_Config>
 8004708:	4603      	mov	r3, r0
 800470a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800470c:	e003      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	74fb      	strb	r3, [r7, #19]
      break;
 8004712:	e000      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004714:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004716:	7cfb      	ldrb	r3, [r7, #19]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d10b      	bne.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800471c:	4b52      	ldr	r3, [pc, #328]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800471e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004722:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800472a:	494f      	ldr	r1, [pc, #316]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800472c:	4313      	orrs	r3, r2
 800472e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004732:	e001      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004734:	7cfb      	ldrb	r3, [r7, #19]
 8004736:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004740:	2b00      	cmp	r3, #0
 8004742:	f000 80a0 	beq.w	8004886 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004746:	2300      	movs	r3, #0
 8004748:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800474a:	4b47      	ldr	r3, [pc, #284]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800474c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800474e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d101      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004756:	2301      	movs	r3, #1
 8004758:	e000      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800475a:	2300      	movs	r3, #0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00d      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004760:	4b41      	ldr	r3, [pc, #260]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004764:	4a40      	ldr	r2, [pc, #256]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004766:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800476a:	6593      	str	r3, [r2, #88]	@ 0x58
 800476c:	4b3e      	ldr	r3, [pc, #248]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800476e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004774:	60bb      	str	r3, [r7, #8]
 8004776:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004778:	2301      	movs	r3, #1
 800477a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800477c:	4b3b      	ldr	r3, [pc, #236]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a3a      	ldr	r2, [pc, #232]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004782:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004786:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004788:	f7fd ffde 	bl	8002748 <HAL_GetTick>
 800478c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800478e:	e009      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004790:	f7fd ffda 	bl	8002748 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d902      	bls.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	74fb      	strb	r3, [r7, #19]
        break;
 80047a2:	e005      	b.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047a4:	4b31      	ldr	r3, [pc, #196]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0ef      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80047b0:	7cfb      	ldrb	r3, [r7, #19]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d15c      	bne.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047b6:	4b2c      	ldr	r3, [pc, #176]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047c0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d01f      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d019      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047d4:	4b24      	ldr	r3, [pc, #144]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047e0:	4b21      	ldr	r3, [pc, #132]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047e6:	4a20      	ldr	r2, [pc, #128]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004800:	4a19      	ldr	r2, [pc, #100]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d016      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004812:	f7fd ff99 	bl	8002748 <HAL_GetTick>
 8004816:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004818:	e00b      	b.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800481a:	f7fd ff95 	bl	8002748 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004828:	4293      	cmp	r3, r2
 800482a:	d902      	bls.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	74fb      	strb	r3, [r7, #19]
            break;
 8004830:	e006      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004832:	4b0d      	ldr	r3, [pc, #52]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d0ec      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004840:	7cfb      	ldrb	r3, [r7, #19]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10c      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004846:	4b08      	ldr	r3, [pc, #32]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004856:	4904      	ldr	r1, [pc, #16]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004858:	4313      	orrs	r3, r2
 800485a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800485e:	e009      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004860:	7cfb      	ldrb	r3, [r7, #19]
 8004862:	74bb      	strb	r3, [r7, #18]
 8004864:	e006      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004866:	bf00      	nop
 8004868:	40021000 	.word	0x40021000
 800486c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004870:	7cfb      	ldrb	r3, [r7, #19]
 8004872:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004874:	7c7b      	ldrb	r3, [r7, #17]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d105      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800487a:	4b9e      	ldr	r3, [pc, #632]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800487c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800487e:	4a9d      	ldr	r2, [pc, #628]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004880:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004884:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004892:	4b98      	ldr	r3, [pc, #608]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004898:	f023 0203 	bic.w	r2, r3, #3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a0:	4994      	ldr	r1, [pc, #592]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048b4:	4b8f      	ldr	r3, [pc, #572]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ba:	f023 020c 	bic.w	r2, r3, #12
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c2:	498c      	ldr	r1, [pc, #560]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00a      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048d6:	4b87      	ldr	r3, [pc, #540]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e4:	4983      	ldr	r1, [pc, #524]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0308 	and.w	r3, r3, #8
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048f8:	4b7e      	ldr	r3, [pc, #504]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004906:	497b      	ldr	r1, [pc, #492]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004908:	4313      	orrs	r3, r2
 800490a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0310 	and.w	r3, r3, #16
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00a      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800491a:	4b76      	ldr	r3, [pc, #472]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004920:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004928:	4972      	ldr	r1, [pc, #456]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492a:	4313      	orrs	r3, r2
 800492c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0320 	and.w	r3, r3, #32
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00a      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800493c:	4b6d      	ldr	r3, [pc, #436]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004942:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800494a:	496a      	ldr	r1, [pc, #424]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494c:	4313      	orrs	r3, r2
 800494e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00a      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800495e:	4b65      	ldr	r3, [pc, #404]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004964:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800496c:	4961      	ldr	r1, [pc, #388]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800496e:	4313      	orrs	r3, r2
 8004970:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00a      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004980:	4b5c      	ldr	r3, [pc, #368]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004986:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800498e:	4959      	ldr	r1, [pc, #356]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d00a      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049a2:	4b54      	ldr	r3, [pc, #336]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049b0:	4950      	ldr	r1, [pc, #320]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00a      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049c4:	4b4b      	ldr	r3, [pc, #300]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d2:	4948      	ldr	r1, [pc, #288]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00a      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049e6:	4b43      	ldr	r3, [pc, #268]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f4:	493f      	ldr	r1, [pc, #252]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d028      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a08:	4b3a      	ldr	r3, [pc, #232]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a16:	4937      	ldr	r1, [pc, #220]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a26:	d106      	bne.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a28:	4b32      	ldr	r3, [pc, #200]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	4a31      	ldr	r2, [pc, #196]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a32:	60d3      	str	r3, [r2, #12]
 8004a34:	e011      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a3e:	d10c      	bne.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3304      	adds	r3, #4
 8004a44:	2101      	movs	r1, #1
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 f8c8 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004a50:	7cfb      	ldrb	r3, [r7, #19]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004a56:	7cfb      	ldrb	r3, [r7, #19]
 8004a58:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d028      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a66:	4b23      	ldr	r3, [pc, #140]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a74:	491f      	ldr	r1, [pc, #124]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a76:	4313      	orrs	r3, r2
 8004a78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a84:	d106      	bne.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a86:	4b1b      	ldr	r3, [pc, #108]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	4a1a      	ldr	r2, [pc, #104]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a90:	60d3      	str	r3, [r2, #12]
 8004a92:	e011      	b.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a98:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a9c:	d10c      	bne.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	2101      	movs	r1, #1
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f000 f899 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004aae:	7cfb      	ldrb	r3, [r7, #19]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d001      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004ab4:	7cfb      	ldrb	r3, [r7, #19]
 8004ab6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d02b      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ad2:	4908      	ldr	r1, [pc, #32]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ade:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ae2:	d109      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ae4:	4b03      	ldr	r3, [pc, #12]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	4a02      	ldr	r2, [pc, #8]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aee:	60d3      	str	r3, [r2, #12]
 8004af0:	e014      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004af2:	bf00      	nop
 8004af4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004afc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b00:	d10c      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3304      	adds	r3, #4
 8004b06:	2101      	movs	r1, #1
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f000 f867 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b12:	7cfb      	ldrb	r3, [r7, #19]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004b18:	7cfb      	ldrb	r3, [r7, #19]
 8004b1a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d02f      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b28:	4b2b      	ldr	r3, [pc, #172]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b2e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b36:	4928      	ldr	r1, [pc, #160]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b46:	d10d      	bne.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	2102      	movs	r1, #2
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 f844 	bl	8004bdc <RCCEx_PLLSAI1_Config>
 8004b54:	4603      	mov	r3, r0
 8004b56:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b58:	7cfb      	ldrb	r3, [r7, #19]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d014      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004b5e:	7cfb      	ldrb	r3, [r7, #19]
 8004b60:	74bb      	strb	r3, [r7, #18]
 8004b62:	e011      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b6c:	d10c      	bne.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	3320      	adds	r3, #32
 8004b72:	2102      	movs	r1, #2
 8004b74:	4618      	mov	r0, r3
 8004b76:	f000 f925 	bl	8004dc4 <RCCEx_PLLSAI2_Config>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b7e:	7cfb      	ldrb	r3, [r7, #19]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d001      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004b84:	7cfb      	ldrb	r3, [r7, #19]
 8004b86:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00a      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b94:	4b10      	ldr	r3, [pc, #64]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ba2:	490d      	ldr	r1, [pc, #52]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00b      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004bb6:	4b08      	ldr	r3, [pc, #32]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bbc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bc6:	4904      	ldr	r1, [pc, #16]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004bce:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3718      	adds	r7, #24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40021000 	.word	0x40021000

08004bdc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004be6:	2300      	movs	r3, #0
 8004be8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004bea:	4b75      	ldr	r3, [pc, #468]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	f003 0303 	and.w	r3, r3, #3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d018      	beq.n	8004c28 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004bf6:	4b72      	ldr	r3, [pc, #456]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f003 0203 	and.w	r2, r3, #3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d10d      	bne.n	8004c22 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
       ||
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d009      	beq.n	8004c22 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004c0e:	4b6c      	ldr	r3, [pc, #432]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	091b      	lsrs	r3, r3, #4
 8004c14:	f003 0307 	and.w	r3, r3, #7
 8004c18:	1c5a      	adds	r2, r3, #1
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
       ||
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d047      	beq.n	8004cb2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	73fb      	strb	r3, [r7, #15]
 8004c26:	e044      	b.n	8004cb2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b03      	cmp	r3, #3
 8004c2e:	d018      	beq.n	8004c62 <RCCEx_PLLSAI1_Config+0x86>
 8004c30:	2b03      	cmp	r3, #3
 8004c32:	d825      	bhi.n	8004c80 <RCCEx_PLLSAI1_Config+0xa4>
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d002      	beq.n	8004c3e <RCCEx_PLLSAI1_Config+0x62>
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d009      	beq.n	8004c50 <RCCEx_PLLSAI1_Config+0x74>
 8004c3c:	e020      	b.n	8004c80 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c3e:	4b60      	ldr	r3, [pc, #384]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d11d      	bne.n	8004c86 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c4e:	e01a      	b.n	8004c86 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c50:	4b5b      	ldr	r3, [pc, #364]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d116      	bne.n	8004c8a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c60:	e013      	b.n	8004c8a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c62:	4b57      	ldr	r3, [pc, #348]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10f      	bne.n	8004c8e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c6e:	4b54      	ldr	r3, [pc, #336]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d109      	bne.n	8004c8e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c7e:	e006      	b.n	8004c8e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
      break;
 8004c84:	e004      	b.n	8004c90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c86:	bf00      	nop
 8004c88:	e002      	b.n	8004c90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c8a:	bf00      	nop
 8004c8c:	e000      	b.n	8004c90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c8e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10d      	bne.n	8004cb2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c96:	4b4a      	ldr	r3, [pc, #296]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6819      	ldr	r1, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	011b      	lsls	r3, r3, #4
 8004caa:	430b      	orrs	r3, r1
 8004cac:	4944      	ldr	r1, [pc, #272]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004cb2:	7bfb      	ldrb	r3, [r7, #15]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d17d      	bne.n	8004db4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004cb8:	4b41      	ldr	r3, [pc, #260]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a40      	ldr	r2, [pc, #256]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cbe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004cc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cc4:	f7fd fd40 	bl	8002748 <HAL_GetTick>
 8004cc8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cca:	e009      	b.n	8004ce0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ccc:	f7fd fd3c 	bl	8002748 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d902      	bls.n	8004ce0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	73fb      	strb	r3, [r7, #15]
        break;
 8004cde:	e005      	b.n	8004cec <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ce0:	4b37      	ldr	r3, [pc, #220]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1ef      	bne.n	8004ccc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004cec:	7bfb      	ldrb	r3, [r7, #15]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d160      	bne.n	8004db4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d111      	bne.n	8004d1c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cf8:	4b31      	ldr	r3, [pc, #196]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004d00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6892      	ldr	r2, [r2, #8]
 8004d08:	0211      	lsls	r1, r2, #8
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	68d2      	ldr	r2, [r2, #12]
 8004d0e:	0912      	lsrs	r2, r2, #4
 8004d10:	0452      	lsls	r2, r2, #17
 8004d12:	430a      	orrs	r2, r1
 8004d14:	492a      	ldr	r1, [pc, #168]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	610b      	str	r3, [r1, #16]
 8004d1a:	e027      	b.n	8004d6c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d112      	bne.n	8004d48 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d22:	4b27      	ldr	r3, [pc, #156]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004d2a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6892      	ldr	r2, [r2, #8]
 8004d32:	0211      	lsls	r1, r2, #8
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6912      	ldr	r2, [r2, #16]
 8004d38:	0852      	lsrs	r2, r2, #1
 8004d3a:	3a01      	subs	r2, #1
 8004d3c:	0552      	lsls	r2, r2, #21
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	491f      	ldr	r1, [pc, #124]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	610b      	str	r3, [r1, #16]
 8004d46:	e011      	b.n	8004d6c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d48:	4b1d      	ldr	r3, [pc, #116]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d50:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	6892      	ldr	r2, [r2, #8]
 8004d58:	0211      	lsls	r1, r2, #8
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6952      	ldr	r2, [r2, #20]
 8004d5e:	0852      	lsrs	r2, r2, #1
 8004d60:	3a01      	subs	r2, #1
 8004d62:	0652      	lsls	r2, r2, #25
 8004d64:	430a      	orrs	r2, r1
 8004d66:	4916      	ldr	r1, [pc, #88]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d6c:	4b14      	ldr	r3, [pc, #80]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a13      	ldr	r2, [pc, #76]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d72:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d78:	f7fd fce6 	bl	8002748 <HAL_GetTick>
 8004d7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d7e:	e009      	b.n	8004d94 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d80:	f7fd fce2 	bl	8002748 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d902      	bls.n	8004d94 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	73fb      	strb	r3, [r7, #15]
          break;
 8004d92:	e005      	b.n	8004da0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d94:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d0ef      	beq.n	8004d80 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004da0:	7bfb      	ldrb	r3, [r7, #15]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d106      	bne.n	8004db4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004da6:	4b06      	ldr	r3, [pc, #24]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da8:	691a      	ldr	r2, [r3, #16]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	4904      	ldr	r1, [pc, #16]	@ (8004dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40021000 	.word	0x40021000

08004dc4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004dd2:	4b6a      	ldr	r3, [pc, #424]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d018      	beq.n	8004e10 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004dde:	4b67      	ldr	r3, [pc, #412]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f003 0203 	and.w	r2, r3, #3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d10d      	bne.n	8004e0a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
       ||
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d009      	beq.n	8004e0a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004df6:	4b61      	ldr	r3, [pc, #388]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	091b      	lsrs	r3, r3, #4
 8004dfc:	f003 0307 	and.w	r3, r3, #7
 8004e00:	1c5a      	adds	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
       ||
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d047      	beq.n	8004e9a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	73fb      	strb	r3, [r7, #15]
 8004e0e:	e044      	b.n	8004e9a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2b03      	cmp	r3, #3
 8004e16:	d018      	beq.n	8004e4a <RCCEx_PLLSAI2_Config+0x86>
 8004e18:	2b03      	cmp	r3, #3
 8004e1a:	d825      	bhi.n	8004e68 <RCCEx_PLLSAI2_Config+0xa4>
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d002      	beq.n	8004e26 <RCCEx_PLLSAI2_Config+0x62>
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d009      	beq.n	8004e38 <RCCEx_PLLSAI2_Config+0x74>
 8004e24:	e020      	b.n	8004e68 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e26:	4b55      	ldr	r3, [pc, #340]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0302 	and.w	r3, r3, #2
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d11d      	bne.n	8004e6e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e36:	e01a      	b.n	8004e6e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e38:	4b50      	ldr	r3, [pc, #320]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d116      	bne.n	8004e72 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e48:	e013      	b.n	8004e72 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e4a:	4b4c      	ldr	r3, [pc, #304]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d10f      	bne.n	8004e76 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e56:	4b49      	ldr	r3, [pc, #292]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d109      	bne.n	8004e76 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e66:	e006      	b.n	8004e76 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004e6c:	e004      	b.n	8004e78 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e6e:	bf00      	nop
 8004e70:	e002      	b.n	8004e78 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e72:	bf00      	nop
 8004e74:	e000      	b.n	8004e78 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e76:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e78:	7bfb      	ldrb	r3, [r7, #15]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10d      	bne.n	8004e9a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6819      	ldr	r1, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	430b      	orrs	r3, r1
 8004e94:	4939      	ldr	r1, [pc, #228]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e9a:	7bfb      	ldrb	r3, [r7, #15]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d167      	bne.n	8004f70 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004ea0:	4b36      	ldr	r3, [pc, #216]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a35      	ldr	r2, [pc, #212]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eac:	f7fd fc4c 	bl	8002748 <HAL_GetTick>
 8004eb0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004eb2:	e009      	b.n	8004ec8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004eb4:	f7fd fc48 	bl	8002748 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d902      	bls.n	8004ec8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	73fb      	strb	r3, [r7, #15]
        break;
 8004ec6:	e005      	b.n	8004ed4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ec8:	4b2c      	ldr	r3, [pc, #176]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1ef      	bne.n	8004eb4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004ed4:	7bfb      	ldrb	r3, [r7, #15]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d14a      	bne.n	8004f70 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d111      	bne.n	8004f04 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ee0:	4b26      	ldr	r3, [pc, #152]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6892      	ldr	r2, [r2, #8]
 8004ef0:	0211      	lsls	r1, r2, #8
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	68d2      	ldr	r2, [r2, #12]
 8004ef6:	0912      	lsrs	r2, r2, #4
 8004ef8:	0452      	lsls	r2, r2, #17
 8004efa:	430a      	orrs	r2, r1
 8004efc:	491f      	ldr	r1, [pc, #124]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	614b      	str	r3, [r1, #20]
 8004f02:	e011      	b.n	8004f28 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f04:	4b1d      	ldr	r3, [pc, #116]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004f0c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6892      	ldr	r2, [r2, #8]
 8004f14:	0211      	lsls	r1, r2, #8
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	6912      	ldr	r2, [r2, #16]
 8004f1a:	0852      	lsrs	r2, r2, #1
 8004f1c:	3a01      	subs	r2, #1
 8004f1e:	0652      	lsls	r2, r2, #25
 8004f20:	430a      	orrs	r2, r1
 8004f22:	4916      	ldr	r1, [pc, #88]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f28:	4b14      	ldr	r3, [pc, #80]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a13      	ldr	r2, [pc, #76]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f32:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f34:	f7fd fc08 	bl	8002748 <HAL_GetTick>
 8004f38:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f3a:	e009      	b.n	8004f50 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f3c:	f7fd fc04 	bl	8002748 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d902      	bls.n	8004f50 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	73fb      	strb	r3, [r7, #15]
          break;
 8004f4e:	e005      	b.n	8004f5c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f50:	4b0a      	ldr	r3, [pc, #40]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d0ef      	beq.n	8004f3c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004f5c:	7bfb      	ldrb	r3, [r7, #15]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d106      	bne.n	8004f70 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004f62:	4b06      	ldr	r3, [pc, #24]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f64:	695a      	ldr	r2, [r3, #20]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	4904      	ldr	r1, [pc, #16]	@ (8004f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	40021000 	.word	0x40021000

08004f80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e040      	b.n	8005014 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d106      	bne.n	8004fa8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f7fd f9d2 	bl	800234c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2224      	movs	r2, #36	@ 0x24
 8004fac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d002      	beq.n	8004fcc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 fb6a 	bl	80056a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f8af 	bl	8005130 <UART_SetConfig>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d101      	bne.n	8004fdc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e01b      	b.n	8005014 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	689a      	ldr	r2, [r3, #8]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ffa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 fbe9 	bl	80057e4 <UART_CheckIdleState>
 8005012:	4603      	mov	r3, r0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3708      	adds	r7, #8
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b08a      	sub	sp, #40	@ 0x28
 8005020:	af02      	add	r7, sp, #8
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	603b      	str	r3, [r7, #0]
 8005028:	4613      	mov	r3, r2
 800502a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005030:	2b20      	cmp	r3, #32
 8005032:	d177      	bne.n	8005124 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_UART_Transmit+0x24>
 800503a:	88fb      	ldrh	r3, [r7, #6]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d101      	bne.n	8005044 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e070      	b.n	8005126 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2221      	movs	r2, #33	@ 0x21
 8005050:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005052:	f7fd fb79 	bl	8002748 <HAL_GetTick>
 8005056:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	88fa      	ldrh	r2, [r7, #6]
 800505c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	88fa      	ldrh	r2, [r7, #6]
 8005064:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005070:	d108      	bne.n	8005084 <HAL_UART_Transmit+0x68>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d104      	bne.n	8005084 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800507a:	2300      	movs	r3, #0
 800507c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	e003      	b.n	800508c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005088:	2300      	movs	r3, #0
 800508a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800508c:	e02f      	b.n	80050ee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2200      	movs	r2, #0
 8005096:	2180      	movs	r1, #128	@ 0x80
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 fc4b 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d004      	beq.n	80050ae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2220      	movs	r2, #32
 80050a8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e03b      	b.n	8005126 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d10b      	bne.n	80050cc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	881a      	ldrh	r2, [r3, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050c0:	b292      	uxth	r2, r2
 80050c2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	3302      	adds	r3, #2
 80050c8:	61bb      	str	r3, [r7, #24]
 80050ca:	e007      	b.n	80050dc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	781a      	ldrb	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	3301      	adds	r3, #1
 80050da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1c9      	bne.n	800508e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	9300      	str	r3, [sp, #0]
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	2200      	movs	r2, #0
 8005102:	2140      	movs	r1, #64	@ 0x40
 8005104:	68f8      	ldr	r0, [r7, #12]
 8005106:	f000 fc15 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d004      	beq.n	800511a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e005      	b.n	8005126 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2220      	movs	r2, #32
 800511e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005120:	2300      	movs	r3, #0
 8005122:	e000      	b.n	8005126 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005124:	2302      	movs	r3, #2
  }
}
 8005126:	4618      	mov	r0, r3
 8005128:	3720      	adds	r7, #32
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
	...

08005130 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005134:	b08a      	sub	sp, #40	@ 0x28
 8005136:	af00      	add	r7, sp, #0
 8005138:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800513a:	2300      	movs	r3, #0
 800513c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	689a      	ldr	r2, [r3, #8]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	431a      	orrs	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	431a      	orrs	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	4313      	orrs	r3, r2
 8005156:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4ba4      	ldr	r3, [pc, #656]	@ (80053f0 <UART_SetConfig+0x2c0>)
 8005160:	4013      	ands	r3, r2
 8005162:	68fa      	ldr	r2, [r7, #12]
 8005164:	6812      	ldr	r2, [r2, #0]
 8005166:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005168:	430b      	orrs	r3, r1
 800516a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a99      	ldr	r2, [pc, #612]	@ (80053f4 <UART_SetConfig+0x2c4>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d004      	beq.n	800519c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005198:	4313      	orrs	r3, r2
 800519a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ac:	430a      	orrs	r2, r1
 80051ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a90      	ldr	r2, [pc, #576]	@ (80053f8 <UART_SetConfig+0x2c8>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d126      	bne.n	8005208 <UART_SetConfig+0xd8>
 80051ba:	4b90      	ldr	r3, [pc, #576]	@ (80053fc <UART_SetConfig+0x2cc>)
 80051bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c0:	f003 0303 	and.w	r3, r3, #3
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d81b      	bhi.n	8005200 <UART_SetConfig+0xd0>
 80051c8:	a201      	add	r2, pc, #4	@ (adr r2, 80051d0 <UART_SetConfig+0xa0>)
 80051ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ce:	bf00      	nop
 80051d0:	080051e1 	.word	0x080051e1
 80051d4:	080051f1 	.word	0x080051f1
 80051d8:	080051e9 	.word	0x080051e9
 80051dc:	080051f9 	.word	0x080051f9
 80051e0:	2301      	movs	r3, #1
 80051e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051e6:	e116      	b.n	8005416 <UART_SetConfig+0x2e6>
 80051e8:	2302      	movs	r3, #2
 80051ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ee:	e112      	b.n	8005416 <UART_SetConfig+0x2e6>
 80051f0:	2304      	movs	r3, #4
 80051f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051f6:	e10e      	b.n	8005416 <UART_SetConfig+0x2e6>
 80051f8:	2308      	movs	r3, #8
 80051fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051fe:	e10a      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005200:	2310      	movs	r3, #16
 8005202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005206:	e106      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a7c      	ldr	r2, [pc, #496]	@ (8005400 <UART_SetConfig+0x2d0>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d138      	bne.n	8005284 <UART_SetConfig+0x154>
 8005212:	4b7a      	ldr	r3, [pc, #488]	@ (80053fc <UART_SetConfig+0x2cc>)
 8005214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005218:	f003 030c 	and.w	r3, r3, #12
 800521c:	2b0c      	cmp	r3, #12
 800521e:	d82d      	bhi.n	800527c <UART_SetConfig+0x14c>
 8005220:	a201      	add	r2, pc, #4	@ (adr r2, 8005228 <UART_SetConfig+0xf8>)
 8005222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005226:	bf00      	nop
 8005228:	0800525d 	.word	0x0800525d
 800522c:	0800527d 	.word	0x0800527d
 8005230:	0800527d 	.word	0x0800527d
 8005234:	0800527d 	.word	0x0800527d
 8005238:	0800526d 	.word	0x0800526d
 800523c:	0800527d 	.word	0x0800527d
 8005240:	0800527d 	.word	0x0800527d
 8005244:	0800527d 	.word	0x0800527d
 8005248:	08005265 	.word	0x08005265
 800524c:	0800527d 	.word	0x0800527d
 8005250:	0800527d 	.word	0x0800527d
 8005254:	0800527d 	.word	0x0800527d
 8005258:	08005275 	.word	0x08005275
 800525c:	2300      	movs	r3, #0
 800525e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005262:	e0d8      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005264:	2302      	movs	r3, #2
 8005266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800526a:	e0d4      	b.n	8005416 <UART_SetConfig+0x2e6>
 800526c:	2304      	movs	r3, #4
 800526e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005272:	e0d0      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005274:	2308      	movs	r3, #8
 8005276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800527a:	e0cc      	b.n	8005416 <UART_SetConfig+0x2e6>
 800527c:	2310      	movs	r3, #16
 800527e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005282:	e0c8      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a5e      	ldr	r2, [pc, #376]	@ (8005404 <UART_SetConfig+0x2d4>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d125      	bne.n	80052da <UART_SetConfig+0x1aa>
 800528e:	4b5b      	ldr	r3, [pc, #364]	@ (80053fc <UART_SetConfig+0x2cc>)
 8005290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005294:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005298:	2b30      	cmp	r3, #48	@ 0x30
 800529a:	d016      	beq.n	80052ca <UART_SetConfig+0x19a>
 800529c:	2b30      	cmp	r3, #48	@ 0x30
 800529e:	d818      	bhi.n	80052d2 <UART_SetConfig+0x1a2>
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d00a      	beq.n	80052ba <UART_SetConfig+0x18a>
 80052a4:	2b20      	cmp	r3, #32
 80052a6:	d814      	bhi.n	80052d2 <UART_SetConfig+0x1a2>
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d002      	beq.n	80052b2 <UART_SetConfig+0x182>
 80052ac:	2b10      	cmp	r3, #16
 80052ae:	d008      	beq.n	80052c2 <UART_SetConfig+0x192>
 80052b0:	e00f      	b.n	80052d2 <UART_SetConfig+0x1a2>
 80052b2:	2300      	movs	r3, #0
 80052b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052b8:	e0ad      	b.n	8005416 <UART_SetConfig+0x2e6>
 80052ba:	2302      	movs	r3, #2
 80052bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052c0:	e0a9      	b.n	8005416 <UART_SetConfig+0x2e6>
 80052c2:	2304      	movs	r3, #4
 80052c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052c8:	e0a5      	b.n	8005416 <UART_SetConfig+0x2e6>
 80052ca:	2308      	movs	r3, #8
 80052cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052d0:	e0a1      	b.n	8005416 <UART_SetConfig+0x2e6>
 80052d2:	2310      	movs	r3, #16
 80052d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052d8:	e09d      	b.n	8005416 <UART_SetConfig+0x2e6>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a4a      	ldr	r2, [pc, #296]	@ (8005408 <UART_SetConfig+0x2d8>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d125      	bne.n	8005330 <UART_SetConfig+0x200>
 80052e4:	4b45      	ldr	r3, [pc, #276]	@ (80053fc <UART_SetConfig+0x2cc>)
 80052e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80052ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80052f0:	d016      	beq.n	8005320 <UART_SetConfig+0x1f0>
 80052f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80052f4:	d818      	bhi.n	8005328 <UART_SetConfig+0x1f8>
 80052f6:	2b80      	cmp	r3, #128	@ 0x80
 80052f8:	d00a      	beq.n	8005310 <UART_SetConfig+0x1e0>
 80052fa:	2b80      	cmp	r3, #128	@ 0x80
 80052fc:	d814      	bhi.n	8005328 <UART_SetConfig+0x1f8>
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d002      	beq.n	8005308 <UART_SetConfig+0x1d8>
 8005302:	2b40      	cmp	r3, #64	@ 0x40
 8005304:	d008      	beq.n	8005318 <UART_SetConfig+0x1e8>
 8005306:	e00f      	b.n	8005328 <UART_SetConfig+0x1f8>
 8005308:	2300      	movs	r3, #0
 800530a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800530e:	e082      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005310:	2302      	movs	r3, #2
 8005312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005316:	e07e      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005318:	2304      	movs	r3, #4
 800531a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800531e:	e07a      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005320:	2308      	movs	r3, #8
 8005322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005326:	e076      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005328:	2310      	movs	r3, #16
 800532a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800532e:	e072      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a35      	ldr	r2, [pc, #212]	@ (800540c <UART_SetConfig+0x2dc>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d12a      	bne.n	8005390 <UART_SetConfig+0x260>
 800533a:	4b30      	ldr	r3, [pc, #192]	@ (80053fc <UART_SetConfig+0x2cc>)
 800533c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005340:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005344:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005348:	d01a      	beq.n	8005380 <UART_SetConfig+0x250>
 800534a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800534e:	d81b      	bhi.n	8005388 <UART_SetConfig+0x258>
 8005350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005354:	d00c      	beq.n	8005370 <UART_SetConfig+0x240>
 8005356:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800535a:	d815      	bhi.n	8005388 <UART_SetConfig+0x258>
 800535c:	2b00      	cmp	r3, #0
 800535e:	d003      	beq.n	8005368 <UART_SetConfig+0x238>
 8005360:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005364:	d008      	beq.n	8005378 <UART_SetConfig+0x248>
 8005366:	e00f      	b.n	8005388 <UART_SetConfig+0x258>
 8005368:	2300      	movs	r3, #0
 800536a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800536e:	e052      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005370:	2302      	movs	r3, #2
 8005372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005376:	e04e      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005378:	2304      	movs	r3, #4
 800537a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800537e:	e04a      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005380:	2308      	movs	r3, #8
 8005382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005386:	e046      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005388:	2310      	movs	r3, #16
 800538a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800538e:	e042      	b.n	8005416 <UART_SetConfig+0x2e6>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a17      	ldr	r2, [pc, #92]	@ (80053f4 <UART_SetConfig+0x2c4>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d13a      	bne.n	8005410 <UART_SetConfig+0x2e0>
 800539a:	4b18      	ldr	r3, [pc, #96]	@ (80053fc <UART_SetConfig+0x2cc>)
 800539c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80053a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053a8:	d01a      	beq.n	80053e0 <UART_SetConfig+0x2b0>
 80053aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053ae:	d81b      	bhi.n	80053e8 <UART_SetConfig+0x2b8>
 80053b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053b4:	d00c      	beq.n	80053d0 <UART_SetConfig+0x2a0>
 80053b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053ba:	d815      	bhi.n	80053e8 <UART_SetConfig+0x2b8>
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d003      	beq.n	80053c8 <UART_SetConfig+0x298>
 80053c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053c4:	d008      	beq.n	80053d8 <UART_SetConfig+0x2a8>
 80053c6:	e00f      	b.n	80053e8 <UART_SetConfig+0x2b8>
 80053c8:	2300      	movs	r3, #0
 80053ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ce:	e022      	b.n	8005416 <UART_SetConfig+0x2e6>
 80053d0:	2302      	movs	r3, #2
 80053d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053d6:	e01e      	b.n	8005416 <UART_SetConfig+0x2e6>
 80053d8:	2304      	movs	r3, #4
 80053da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053de:	e01a      	b.n	8005416 <UART_SetConfig+0x2e6>
 80053e0:	2308      	movs	r3, #8
 80053e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053e6:	e016      	b.n	8005416 <UART_SetConfig+0x2e6>
 80053e8:	2310      	movs	r3, #16
 80053ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ee:	e012      	b.n	8005416 <UART_SetConfig+0x2e6>
 80053f0:	efff69f3 	.word	0xefff69f3
 80053f4:	40008000 	.word	0x40008000
 80053f8:	40013800 	.word	0x40013800
 80053fc:	40021000 	.word	0x40021000
 8005400:	40004400 	.word	0x40004400
 8005404:	40004800 	.word	0x40004800
 8005408:	40004c00 	.word	0x40004c00
 800540c:	40005000 	.word	0x40005000
 8005410:	2310      	movs	r3, #16
 8005412:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a9f      	ldr	r2, [pc, #636]	@ (8005698 <UART_SetConfig+0x568>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d17a      	bne.n	8005516 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005420:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005424:	2b08      	cmp	r3, #8
 8005426:	d824      	bhi.n	8005472 <UART_SetConfig+0x342>
 8005428:	a201      	add	r2, pc, #4	@ (adr r2, 8005430 <UART_SetConfig+0x300>)
 800542a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800542e:	bf00      	nop
 8005430:	08005455 	.word	0x08005455
 8005434:	08005473 	.word	0x08005473
 8005438:	0800545d 	.word	0x0800545d
 800543c:	08005473 	.word	0x08005473
 8005440:	08005463 	.word	0x08005463
 8005444:	08005473 	.word	0x08005473
 8005448:	08005473 	.word	0x08005473
 800544c:	08005473 	.word	0x08005473
 8005450:	0800546b 	.word	0x0800546b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005454:	f7ff f84c 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 8005458:	61f8      	str	r0, [r7, #28]
        break;
 800545a:	e010      	b.n	800547e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800545c:	4b8f      	ldr	r3, [pc, #572]	@ (800569c <UART_SetConfig+0x56c>)
 800545e:	61fb      	str	r3, [r7, #28]
        break;
 8005460:	e00d      	b.n	800547e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005462:	f7fe ffad 	bl	80043c0 <HAL_RCC_GetSysClockFreq>
 8005466:	61f8      	str	r0, [r7, #28]
        break;
 8005468:	e009      	b.n	800547e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800546a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800546e:	61fb      	str	r3, [r7, #28]
        break;
 8005470:	e005      	b.n	800547e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005472:	2300      	movs	r3, #0
 8005474:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800547c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 80fb 	beq.w	800567c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	4613      	mov	r3, r2
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	4413      	add	r3, r2
 8005490:	69fa      	ldr	r2, [r7, #28]
 8005492:	429a      	cmp	r2, r3
 8005494:	d305      	bcc.n	80054a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800549c:	69fa      	ldr	r2, [r7, #28]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d903      	bls.n	80054aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054a8:	e0e8      	b.n	800567c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	2200      	movs	r2, #0
 80054ae:	461c      	mov	r4, r3
 80054b0:	4615      	mov	r5, r2
 80054b2:	f04f 0200 	mov.w	r2, #0
 80054b6:	f04f 0300 	mov.w	r3, #0
 80054ba:	022b      	lsls	r3, r5, #8
 80054bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80054c0:	0222      	lsls	r2, r4, #8
 80054c2:	68f9      	ldr	r1, [r7, #12]
 80054c4:	6849      	ldr	r1, [r1, #4]
 80054c6:	0849      	lsrs	r1, r1, #1
 80054c8:	2000      	movs	r0, #0
 80054ca:	4688      	mov	r8, r1
 80054cc:	4681      	mov	r9, r0
 80054ce:	eb12 0a08 	adds.w	sl, r2, r8
 80054d2:	eb43 0b09 	adc.w	fp, r3, r9
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	603b      	str	r3, [r7, #0]
 80054de:	607a      	str	r2, [r7, #4]
 80054e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054e4:	4650      	mov	r0, sl
 80054e6:	4659      	mov	r1, fp
 80054e8:	f7fb fc1e 	bl	8000d28 <__aeabi_uldivmod>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	4613      	mov	r3, r2
 80054f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054fa:	d308      	bcc.n	800550e <UART_SetConfig+0x3de>
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005502:	d204      	bcs.n	800550e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	69ba      	ldr	r2, [r7, #24]
 800550a:	60da      	str	r2, [r3, #12]
 800550c:	e0b6      	b.n	800567c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005514:	e0b2      	b.n	800567c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	69db      	ldr	r3, [r3, #28]
 800551a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800551e:	d15e      	bne.n	80055de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005520:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005524:	2b08      	cmp	r3, #8
 8005526:	d828      	bhi.n	800557a <UART_SetConfig+0x44a>
 8005528:	a201      	add	r2, pc, #4	@ (adr r2, 8005530 <UART_SetConfig+0x400>)
 800552a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800552e:	bf00      	nop
 8005530:	08005555 	.word	0x08005555
 8005534:	0800555d 	.word	0x0800555d
 8005538:	08005565 	.word	0x08005565
 800553c:	0800557b 	.word	0x0800557b
 8005540:	0800556b 	.word	0x0800556b
 8005544:	0800557b 	.word	0x0800557b
 8005548:	0800557b 	.word	0x0800557b
 800554c:	0800557b 	.word	0x0800557b
 8005550:	08005573 	.word	0x08005573
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005554:	f7fe ffcc 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 8005558:	61f8      	str	r0, [r7, #28]
        break;
 800555a:	e014      	b.n	8005586 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800555c:	f7fe ffde 	bl	800451c <HAL_RCC_GetPCLK2Freq>
 8005560:	61f8      	str	r0, [r7, #28]
        break;
 8005562:	e010      	b.n	8005586 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005564:	4b4d      	ldr	r3, [pc, #308]	@ (800569c <UART_SetConfig+0x56c>)
 8005566:	61fb      	str	r3, [r7, #28]
        break;
 8005568:	e00d      	b.n	8005586 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800556a:	f7fe ff29 	bl	80043c0 <HAL_RCC_GetSysClockFreq>
 800556e:	61f8      	str	r0, [r7, #28]
        break;
 8005570:	e009      	b.n	8005586 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005572:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005576:	61fb      	str	r3, [r7, #28]
        break;
 8005578:	e005      	b.n	8005586 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800557a:	2300      	movs	r3, #0
 800557c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005584:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d077      	beq.n	800567c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	005a      	lsls	r2, r3, #1
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	085b      	lsrs	r3, r3, #1
 8005596:	441a      	add	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	2b0f      	cmp	r3, #15
 80055a6:	d916      	bls.n	80055d6 <UART_SetConfig+0x4a6>
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055ae:	d212      	bcs.n	80055d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	f023 030f 	bic.w	r3, r3, #15
 80055b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	085b      	lsrs	r3, r3, #1
 80055be:	b29b      	uxth	r3, r3
 80055c0:	f003 0307 	and.w	r3, r3, #7
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	8afb      	ldrh	r3, [r7, #22]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	8afa      	ldrh	r2, [r7, #22]
 80055d2:	60da      	str	r2, [r3, #12]
 80055d4:	e052      	b.n	800567c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80055dc:	e04e      	b.n	800567c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80055de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80055e2:	2b08      	cmp	r3, #8
 80055e4:	d827      	bhi.n	8005636 <UART_SetConfig+0x506>
 80055e6:	a201      	add	r2, pc, #4	@ (adr r2, 80055ec <UART_SetConfig+0x4bc>)
 80055e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ec:	08005611 	.word	0x08005611
 80055f0:	08005619 	.word	0x08005619
 80055f4:	08005621 	.word	0x08005621
 80055f8:	08005637 	.word	0x08005637
 80055fc:	08005627 	.word	0x08005627
 8005600:	08005637 	.word	0x08005637
 8005604:	08005637 	.word	0x08005637
 8005608:	08005637 	.word	0x08005637
 800560c:	0800562f 	.word	0x0800562f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005610:	f7fe ff6e 	bl	80044f0 <HAL_RCC_GetPCLK1Freq>
 8005614:	61f8      	str	r0, [r7, #28]
        break;
 8005616:	e014      	b.n	8005642 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005618:	f7fe ff80 	bl	800451c <HAL_RCC_GetPCLK2Freq>
 800561c:	61f8      	str	r0, [r7, #28]
        break;
 800561e:	e010      	b.n	8005642 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005620:	4b1e      	ldr	r3, [pc, #120]	@ (800569c <UART_SetConfig+0x56c>)
 8005622:	61fb      	str	r3, [r7, #28]
        break;
 8005624:	e00d      	b.n	8005642 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005626:	f7fe fecb 	bl	80043c0 <HAL_RCC_GetSysClockFreq>
 800562a:	61f8      	str	r0, [r7, #28]
        break;
 800562c:	e009      	b.n	8005642 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800562e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005632:	61fb      	str	r3, [r7, #28]
        break;
 8005634:	e005      	b.n	8005642 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005636:	2300      	movs	r3, #0
 8005638:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005640:	bf00      	nop
    }

    if (pclk != 0U)
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d019      	beq.n	800567c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	085a      	lsrs	r2, r3, #1
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	441a      	add	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	fbb2 f3f3 	udiv	r3, r2, r3
 800565a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	2b0f      	cmp	r3, #15
 8005660:	d909      	bls.n	8005676 <UART_SetConfig+0x546>
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005668:	d205      	bcs.n	8005676 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	b29a      	uxth	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60da      	str	r2, [r3, #12]
 8005674:	e002      	b.n	800567c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005688:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800568c:	4618      	mov	r0, r3
 800568e:	3728      	adds	r7, #40	@ 0x28
 8005690:	46bd      	mov	sp, r7
 8005692:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005696:	bf00      	nop
 8005698:	40008000 	.word	0x40008000
 800569c:	00f42400 	.word	0x00f42400

080056a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ac:	f003 0308 	and.w	r3, r3, #8
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00a      	beq.n	80056ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ce:	f003 0301 	and.w	r3, r3, #1
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d00a      	beq.n	80056ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	430a      	orrs	r2, r1
 80056ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d00a      	beq.n	800570e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	430a      	orrs	r2, r1
 800570c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005712:	f003 0304 	and.w	r3, r3, #4
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00a      	beq.n	8005730 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	430a      	orrs	r2, r1
 800572e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005734:	f003 0310 	and.w	r3, r3, #16
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00a      	beq.n	8005752 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	430a      	orrs	r2, r1
 8005750:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005756:	f003 0320 	and.w	r3, r3, #32
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00a      	beq.n	8005774 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800577c:	2b00      	cmp	r3, #0
 800577e:	d01a      	beq.n	80057b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	430a      	orrs	r2, r1
 8005794:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800579e:	d10a      	bne.n	80057b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	430a      	orrs	r2, r1
 80057b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00a      	beq.n	80057d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	605a      	str	r2, [r3, #4]
  }
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b098      	sub	sp, #96	@ 0x60
 80057e8:	af02      	add	r7, sp, #8
 80057ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057f4:	f7fc ffa8 	bl	8002748 <HAL_GetTick>
 80057f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b08      	cmp	r3, #8
 8005806:	d12e      	bne.n	8005866 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005808:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005810:	2200      	movs	r2, #0
 8005812:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f88c 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d021      	beq.n	8005866 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800582a:	e853 3f00 	ldrex	r3, [r3]
 800582e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005832:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005836:	653b      	str	r3, [r7, #80]	@ 0x50
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	461a      	mov	r2, r3
 800583e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005840:	647b      	str	r3, [r7, #68]	@ 0x44
 8005842:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005844:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005846:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005848:	e841 2300 	strex	r3, r2, [r1]
 800584c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800584e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1e6      	bne.n	8005822 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2220      	movs	r2, #32
 8005858:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e062      	b.n	800592c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0304 	and.w	r3, r3, #4
 8005870:	2b04      	cmp	r3, #4
 8005872:	d149      	bne.n	8005908 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005874:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800587c:	2200      	movs	r2, #0
 800587e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f856 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d03c      	beq.n	8005908 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005896:	e853 3f00 	ldrex	r3, [r3]
 800589a:	623b      	str	r3, [r7, #32]
   return(result);
 800589c:	6a3b      	ldr	r3, [r7, #32]
 800589e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	461a      	mov	r2, r3
 80058aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80058ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058b4:	e841 2300 	strex	r3, r2, [r1]
 80058b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1e6      	bne.n	800588e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	3308      	adds	r3, #8
 80058c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	e853 3f00 	ldrex	r3, [r3]
 80058ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f023 0301 	bic.w	r3, r3, #1
 80058d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	3308      	adds	r3, #8
 80058de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058e0:	61fa      	str	r2, [r7, #28]
 80058e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e4:	69b9      	ldr	r1, [r7, #24]
 80058e6:	69fa      	ldr	r2, [r7, #28]
 80058e8:	e841 2300 	strex	r3, r2, [r1]
 80058ec:	617b      	str	r3, [r7, #20]
   return(result);
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d1e5      	bne.n	80058c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e011      	b.n	800592c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2220      	movs	r2, #32
 800590c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2220      	movs	r2, #32
 8005912:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2200      	movs	r2, #0
 8005920:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3758      	adds	r7, #88	@ 0x58
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	603b      	str	r3, [r7, #0]
 8005940:	4613      	mov	r3, r2
 8005942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005944:	e04f      	b.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800594c:	d04b      	beq.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800594e:	f7fc fefb 	bl	8002748 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	69ba      	ldr	r2, [r7, #24]
 800595a:	429a      	cmp	r2, r3
 800595c:	d302      	bcc.n	8005964 <UART_WaitOnFlagUntilTimeout+0x30>
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e04e      	b.n	8005a06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	2b00      	cmp	r3, #0
 8005974:	d037      	beq.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2b80      	cmp	r3, #128	@ 0x80
 800597a:	d034      	beq.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2b40      	cmp	r3, #64	@ 0x40
 8005980:	d031      	beq.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	2b08      	cmp	r3, #8
 800598e:	d110      	bne.n	80059b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2208      	movs	r2, #8
 8005996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f000 f838 	bl	8005a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2208      	movs	r2, #8
 80059a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e029      	b.n	8005a06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	69db      	ldr	r3, [r3, #28]
 80059b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059c0:	d111      	bne.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	f000 f81e 	bl	8005a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2220      	movs	r2, #32
 80059d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e00f      	b.n	8005a06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	69da      	ldr	r2, [r3, #28]
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	4013      	ands	r3, r2
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	bf0c      	ite	eq
 80059f6:	2301      	moveq	r3, #1
 80059f8:	2300      	movne	r3, #0
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	461a      	mov	r2, r3
 80059fe:	79fb      	ldrb	r3, [r7, #7]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d0a0      	beq.n	8005946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b095      	sub	sp, #84	@ 0x54
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a1e:	e853 3f00 	ldrex	r3, [r3]
 8005a22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	461a      	mov	r2, r3
 8005a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a34:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a3c:	e841 2300 	strex	r3, r2, [r1]
 8005a40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1e6      	bne.n	8005a16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	3308      	adds	r3, #8
 8005a4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a50:	6a3b      	ldr	r3, [r7, #32]
 8005a52:	e853 3f00 	ldrex	r3, [r3]
 8005a56:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	f023 0301 	bic.w	r3, r3, #1
 8005a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	3308      	adds	r3, #8
 8005a66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a70:	e841 2300 	strex	r3, r2, [r1]
 8005a74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1e5      	bne.n	8005a48 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d118      	bne.n	8005ab6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	e853 3f00 	ldrex	r3, [r3]
 8005a90:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	f023 0310 	bic.w	r3, r3, #16
 8005a98:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005aa2:	61bb      	str	r3, [r7, #24]
 8005aa4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa6:	6979      	ldr	r1, [r7, #20]
 8005aa8:	69ba      	ldr	r2, [r7, #24]
 8005aaa:	e841 2300 	strex	r3, r2, [r1]
 8005aae:	613b      	str	r3, [r7, #16]
   return(result);
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1e6      	bne.n	8005a84 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2220      	movs	r2, #32
 8005aba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005aca:	bf00      	nop
 8005acc:	3754      	adds	r7, #84	@ 0x54
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8005ad6:	b480      	push	{r7}
 8005ad8:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8005ada:	bf00      	nop
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af04      	add	r7, sp, #16
 8005aea:	4603      	mov	r3, r0
 8005aec:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005aee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005af2:	9302      	str	r3, [sp, #8]
 8005af4:	2301      	movs	r3, #1
 8005af6:	9301      	str	r3, [sp, #4]
 8005af8:	1dfb      	adds	r3, r7, #7
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	2301      	movs	r3, #1
 8005afe:	2200      	movs	r2, #0
 8005b00:	2178      	movs	r1, #120	@ 0x78
 8005b02:	4803      	ldr	r0, [pc, #12]	@ (8005b10 <ssd1306_WriteCommand+0x2c>)
 8005b04:	f7fd f994 	bl	8002e30 <HAL_I2C_Mem_Write>
}
 8005b08:	bf00      	nop
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	20000244 	.word	0x20000244

08005b14 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b086      	sub	sp, #24
 8005b18:	af04      	add	r7, sp, #16
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b26:	9202      	str	r2, [sp, #8]
 8005b28:	9301      	str	r3, [sp, #4]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	2301      	movs	r3, #1
 8005b30:	2240      	movs	r2, #64	@ 0x40
 8005b32:	2178      	movs	r1, #120	@ 0x78
 8005b34:	4803      	ldr	r0, [pc, #12]	@ (8005b44 <ssd1306_WriteData+0x30>)
 8005b36:	f7fd f97b 	bl	8002e30 <HAL_I2C_Mem_Write>
}
 8005b3a:	bf00      	nop
 8005b3c:	3708      	adds	r7, #8
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	20000244 	.word	0x20000244

08005b48 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8005b4c:	f7ff ffc3 	bl	8005ad6 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8005b50:	2064      	movs	r0, #100	@ 0x64
 8005b52:	f7fc fe05 	bl	8002760 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8005b56:	2000      	movs	r0, #0
 8005b58:	f000 ff7a 	bl	8006a50 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8005b5c:	2020      	movs	r0, #32
 8005b5e:	f7ff ffc1 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8005b62:	2000      	movs	r0, #0
 8005b64:	f7ff ffbe 	bl	8005ae4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005b68:	20b0      	movs	r0, #176	@ 0xb0
 8005b6a:	f7ff ffbb 	bl	8005ae4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8005b6e:	20c8      	movs	r0, #200	@ 0xc8
 8005b70:	f7ff ffb8 	bl	8005ae4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8005b74:	2000      	movs	r0, #0
 8005b76:	f7ff ffb5 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8005b7a:	2010      	movs	r0, #16
 8005b7c:	f7ff ffb2 	bl	8005ae4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8005b80:	2040      	movs	r0, #64	@ 0x40
 8005b82:	f7ff ffaf 	bl	8005ae4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8005b86:	20ff      	movs	r0, #255	@ 0xff
 8005b88:	f000 ff4f 	bl	8006a2a <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8005b8c:	20a1      	movs	r0, #161	@ 0xa1
 8005b8e:	f7ff ffa9 	bl	8005ae4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8005b92:	20a6      	movs	r0, #166	@ 0xa6
 8005b94:	f7ff ffa6 	bl	8005ae4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8005b98:	20a8      	movs	r0, #168	@ 0xa8
 8005b9a:	f7ff ffa3 	bl	8005ae4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8005b9e:	203f      	movs	r0, #63	@ 0x3f
 8005ba0:	f7ff ffa0 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005ba4:	20a4      	movs	r0, #164	@ 0xa4
 8005ba6:	f7ff ff9d 	bl	8005ae4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8005baa:	20d3      	movs	r0, #211	@ 0xd3
 8005bac:	f7ff ff9a 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8005bb0:	2000      	movs	r0, #0
 8005bb2:	f7ff ff97 	bl	8005ae4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8005bb6:	20d5      	movs	r0, #213	@ 0xd5
 8005bb8:	f7ff ff94 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8005bbc:	20f0      	movs	r0, #240	@ 0xf0
 8005bbe:	f7ff ff91 	bl	8005ae4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8005bc2:	20d9      	movs	r0, #217	@ 0xd9
 8005bc4:	f7ff ff8e 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8005bc8:	2022      	movs	r0, #34	@ 0x22
 8005bca:	f7ff ff8b 	bl	8005ae4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8005bce:	20da      	movs	r0, #218	@ 0xda
 8005bd0:	f7ff ff88 	bl	8005ae4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8005bd4:	2012      	movs	r0, #18
 8005bd6:	f7ff ff85 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8005bda:	20db      	movs	r0, #219	@ 0xdb
 8005bdc:	f7ff ff82 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8005be0:	2020      	movs	r0, #32
 8005be2:	f7ff ff7f 	bl	8005ae4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8005be6:	208d      	movs	r0, #141	@ 0x8d
 8005be8:	f7ff ff7c 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8005bec:	2014      	movs	r0, #20
 8005bee:	f7ff ff79 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8005bf2:	2001      	movs	r0, #1
 8005bf4:	f000 ff2c 	bl	8006a50 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	f000 f80f 	bl	8005c1c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8005bfe:	f000 f825 	bl	8005c4c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8005c02:	4b05      	ldr	r3, [pc, #20]	@ (8005c18 <ssd1306_Init+0xd0>)
 8005c04:	2200      	movs	r2, #0
 8005c06:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8005c08:	4b03      	ldr	r3, [pc, #12]	@ (8005c18 <ssd1306_Init+0xd0>)
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8005c0e:	4b02      	ldr	r3, [pc, #8]	@ (8005c18 <ssd1306_Init+0xd0>)
 8005c10:	2201      	movs	r2, #1
 8005c12:	711a      	strb	r2, [r3, #4]
}
 8005c14:	bf00      	nop
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	2000086c 	.word	0x2000086c

08005c1c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b082      	sub	sp, #8
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	4603      	mov	r3, r0
 8005c24:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8005c26:	79fb      	ldrb	r3, [r7, #7]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d101      	bne.n	8005c30 <ssd1306_Fill+0x14>
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	e000      	b.n	8005c32 <ssd1306_Fill+0x16>
 8005c30:	23ff      	movs	r3, #255	@ 0xff
 8005c32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c36:	4619      	mov	r1, r3
 8005c38:	4803      	ldr	r0, [pc, #12]	@ (8005c48 <ssd1306_Fill+0x2c>)
 8005c3a:	f003 f8ed 	bl	8008e18 <memset>
}
 8005c3e:	bf00      	nop
 8005c40:	3708      	adds	r7, #8
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	2000046c 	.word	0x2000046c

08005c4c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005c52:	2300      	movs	r3, #0
 8005c54:	71fb      	strb	r3, [r7, #7]
 8005c56:	e016      	b.n	8005c86 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8005c58:	79fb      	ldrb	r3, [r7, #7]
 8005c5a:	3b50      	subs	r3, #80	@ 0x50
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7ff ff40 	bl	8005ae4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8005c64:	2000      	movs	r0, #0
 8005c66:	f7ff ff3d 	bl	8005ae4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8005c6a:	2010      	movs	r0, #16
 8005c6c:	f7ff ff3a 	bl	8005ae4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8005c70:	79fb      	ldrb	r3, [r7, #7]
 8005c72:	01db      	lsls	r3, r3, #7
 8005c74:	4a08      	ldr	r2, [pc, #32]	@ (8005c98 <ssd1306_UpdateScreen+0x4c>)
 8005c76:	4413      	add	r3, r2
 8005c78:	2180      	movs	r1, #128	@ 0x80
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7ff ff4a 	bl	8005b14 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005c80:	79fb      	ldrb	r3, [r7, #7]
 8005c82:	3301      	adds	r3, #1
 8005c84:	71fb      	strb	r3, [r7, #7]
 8005c86:	79fb      	ldrb	r3, [r7, #7]
 8005c88:	2b07      	cmp	r3, #7
 8005c8a:	d9e5      	bls.n	8005c58 <ssd1306_UpdateScreen+0xc>
    }
}
 8005c8c:	bf00      	nop
 8005c8e:	bf00      	nop
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	2000046c 	.word	0x2000046c

08005c9c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	71fb      	strb	r3, [r7, #7]
 8005ca6:	460b      	mov	r3, r1
 8005ca8:	71bb      	strb	r3, [r7, #6]
 8005caa:	4613      	mov	r3, r2
 8005cac:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8005cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	db3d      	blt.n	8005d32 <ssd1306_DrawPixel+0x96>
 8005cb6:	79bb      	ldrb	r3, [r7, #6]
 8005cb8:	2b3f      	cmp	r3, #63	@ 0x3f
 8005cba:	d83a      	bhi.n	8005d32 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8005cbc:	797b      	ldrb	r3, [r7, #5]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d11a      	bne.n	8005cf8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8005cc2:	79fa      	ldrb	r2, [r7, #7]
 8005cc4:	79bb      	ldrb	r3, [r7, #6]
 8005cc6:	08db      	lsrs	r3, r3, #3
 8005cc8:	b2d8      	uxtb	r0, r3
 8005cca:	4603      	mov	r3, r0
 8005ccc:	01db      	lsls	r3, r3, #7
 8005cce:	4413      	add	r3, r2
 8005cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d40 <ssd1306_DrawPixel+0xa4>)
 8005cd2:	5cd3      	ldrb	r3, [r2, r3]
 8005cd4:	b25a      	sxtb	r2, r3
 8005cd6:	79bb      	ldrb	r3, [r7, #6]
 8005cd8:	f003 0307 	and.w	r3, r3, #7
 8005cdc:	2101      	movs	r1, #1
 8005cde:	fa01 f303 	lsl.w	r3, r1, r3
 8005ce2:	b25b      	sxtb	r3, r3
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	b259      	sxtb	r1, r3
 8005ce8:	79fa      	ldrb	r2, [r7, #7]
 8005cea:	4603      	mov	r3, r0
 8005cec:	01db      	lsls	r3, r3, #7
 8005cee:	4413      	add	r3, r2
 8005cf0:	b2c9      	uxtb	r1, r1
 8005cf2:	4a13      	ldr	r2, [pc, #76]	@ (8005d40 <ssd1306_DrawPixel+0xa4>)
 8005cf4:	54d1      	strb	r1, [r2, r3]
 8005cf6:	e01d      	b.n	8005d34 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8005cf8:	79fa      	ldrb	r2, [r7, #7]
 8005cfa:	79bb      	ldrb	r3, [r7, #6]
 8005cfc:	08db      	lsrs	r3, r3, #3
 8005cfe:	b2d8      	uxtb	r0, r3
 8005d00:	4603      	mov	r3, r0
 8005d02:	01db      	lsls	r3, r3, #7
 8005d04:	4413      	add	r3, r2
 8005d06:	4a0e      	ldr	r2, [pc, #56]	@ (8005d40 <ssd1306_DrawPixel+0xa4>)
 8005d08:	5cd3      	ldrb	r3, [r2, r3]
 8005d0a:	b25a      	sxtb	r2, r3
 8005d0c:	79bb      	ldrb	r3, [r7, #6]
 8005d0e:	f003 0307 	and.w	r3, r3, #7
 8005d12:	2101      	movs	r1, #1
 8005d14:	fa01 f303 	lsl.w	r3, r1, r3
 8005d18:	b25b      	sxtb	r3, r3
 8005d1a:	43db      	mvns	r3, r3
 8005d1c:	b25b      	sxtb	r3, r3
 8005d1e:	4013      	ands	r3, r2
 8005d20:	b259      	sxtb	r1, r3
 8005d22:	79fa      	ldrb	r2, [r7, #7]
 8005d24:	4603      	mov	r3, r0
 8005d26:	01db      	lsls	r3, r3, #7
 8005d28:	4413      	add	r3, r2
 8005d2a:	b2c9      	uxtb	r1, r1
 8005d2c:	4a04      	ldr	r2, [pc, #16]	@ (8005d40 <ssd1306_DrawPixel+0xa4>)
 8005d2e:	54d1      	strb	r1, [r2, r3]
 8005d30:	e000      	b.n	8005d34 <ssd1306_DrawPixel+0x98>
        return;
 8005d32:	bf00      	nop
    }
}
 8005d34:	370c      	adds	r7, #12
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	2000046c 	.word	0x2000046c

08005d44 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8005d44:	b590      	push	{r4, r7, lr}
 8005d46:	b089      	sub	sp, #36	@ 0x24
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	4604      	mov	r4, r0
 8005d4c:	4638      	mov	r0, r7
 8005d4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8005d52:	4623      	mov	r3, r4
 8005d54:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8005d56:	7bfb      	ldrb	r3, [r7, #15]
 8005d58:	2b1f      	cmp	r3, #31
 8005d5a:	d902      	bls.n	8005d62 <ssd1306_WriteChar+0x1e>
 8005d5c:	7bfb      	ldrb	r3, [r7, #15]
 8005d5e:	2b7e      	cmp	r3, #126	@ 0x7e
 8005d60:	d901      	bls.n	8005d66 <ssd1306_WriteChar+0x22>
        return 0;
 8005d62:	2300      	movs	r3, #0
 8005d64:	e079      	b.n	8005e5a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d005      	beq.n	8005d78 <ssd1306_WriteChar+0x34>
 8005d6c:	68ba      	ldr	r2, [r7, #8]
 8005d6e:	7bfb      	ldrb	r3, [r7, #15]
 8005d70:	3b20      	subs	r3, #32
 8005d72:	4413      	add	r3, r2
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	e000      	b.n	8005d7a <ssd1306_WriteChar+0x36>
 8005d78:	783b      	ldrb	r3, [r7, #0]
 8005d7a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8005d7c:	4b39      	ldr	r3, [pc, #228]	@ (8005e64 <ssd1306_WriteChar+0x120>)
 8005d7e:	881b      	ldrh	r3, [r3, #0]
 8005d80:	461a      	mov	r2, r3
 8005d82:	7dfb      	ldrb	r3, [r7, #23]
 8005d84:	4413      	add	r3, r2
 8005d86:	2b80      	cmp	r3, #128	@ 0x80
 8005d88:	dc06      	bgt.n	8005d98 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8005d8a:	4b36      	ldr	r3, [pc, #216]	@ (8005e64 <ssd1306_WriteChar+0x120>)
 8005d8c:	885b      	ldrh	r3, [r3, #2]
 8005d8e:	461a      	mov	r2, r3
 8005d90:	787b      	ldrb	r3, [r7, #1]
 8005d92:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8005d94:	2b40      	cmp	r3, #64	@ 0x40
 8005d96:	dd01      	ble.n	8005d9c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	e05e      	b.n	8005e5a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	61fb      	str	r3, [r7, #28]
 8005da0:	e04d      	b.n	8005e3e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
 8005da6:	3b20      	subs	r3, #32
 8005da8:	7879      	ldrb	r1, [r7, #1]
 8005daa:	fb01 f303 	mul.w	r3, r1, r3
 8005dae:	4619      	mov	r1, r3
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	440b      	add	r3, r1
 8005db4:	005b      	lsls	r3, r3, #1
 8005db6:	4413      	add	r3, r2
 8005db8:	881b      	ldrh	r3, [r3, #0]
 8005dba:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	61bb      	str	r3, [r7, #24]
 8005dc0:	e036      	b.n	8005e30 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d013      	beq.n	8005dfa <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8005dd2:	4b24      	ldr	r3, [pc, #144]	@ (8005e64 <ssd1306_WriteChar+0x120>)
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	b2da      	uxtb	r2, r3
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	4413      	add	r3, r2
 8005dde:	b2d8      	uxtb	r0, r3
 8005de0:	4b20      	ldr	r3, [pc, #128]	@ (8005e64 <ssd1306_WriteChar+0x120>)
 8005de2:	885b      	ldrh	r3, [r3, #2]
 8005de4:	b2da      	uxtb	r2, r3
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	4413      	add	r3, r2
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005df2:	4619      	mov	r1, r3
 8005df4:	f7ff ff52 	bl	8005c9c <ssd1306_DrawPixel>
 8005df8:	e017      	b.n	8005e2a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8005dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8005e64 <ssd1306_WriteChar+0x120>)
 8005dfc:	881b      	ldrh	r3, [r3, #0]
 8005dfe:	b2da      	uxtb	r2, r3
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	4413      	add	r3, r2
 8005e06:	b2d8      	uxtb	r0, r3
 8005e08:	4b16      	ldr	r3, [pc, #88]	@ (8005e64 <ssd1306_WriteChar+0x120>)
 8005e0a:	885b      	ldrh	r3, [r3, #2]
 8005e0c:	b2da      	uxtb	r2, r3
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	4413      	add	r3, r2
 8005e14:	b2d9      	uxtb	r1, r3
 8005e16:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	bf0c      	ite	eq
 8005e1e:	2301      	moveq	r3, #1
 8005e20:	2300      	movne	r3, #0
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	461a      	mov	r2, r3
 8005e26:	f7ff ff39 	bl	8005c9c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8005e2a:	69bb      	ldr	r3, [r7, #24]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	61bb      	str	r3, [r7, #24]
 8005e30:	7dfb      	ldrb	r3, [r7, #23]
 8005e32:	69ba      	ldr	r2, [r7, #24]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d3c4      	bcc.n	8005dc2 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	61fb      	str	r3, [r7, #28]
 8005e3e:	787b      	ldrb	r3, [r7, #1]
 8005e40:	461a      	mov	r2, r3
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d3ac      	bcc.n	8005da2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8005e48:	4b06      	ldr	r3, [pc, #24]	@ (8005e64 <ssd1306_WriteChar+0x120>)
 8005e4a:	881a      	ldrh	r2, [r3, #0]
 8005e4c:	7dfb      	ldrb	r3, [r7, #23]
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	4413      	add	r3, r2
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	4b03      	ldr	r3, [pc, #12]	@ (8005e64 <ssd1306_WriteChar+0x120>)
 8005e56:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3724      	adds	r7, #36	@ 0x24
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd90      	pop	{r4, r7, pc}
 8005e62:	bf00      	nop
 8005e64:	2000086c 	.word	0x2000086c

08005e68 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af02      	add	r7, sp, #8
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	4638      	mov	r0, r7
 8005e72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8005e76:	e013      	b.n	8005ea0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	7818      	ldrb	r0, [r3, #0]
 8005e7c:	7e3b      	ldrb	r3, [r7, #24]
 8005e7e:	9300      	str	r3, [sp, #0]
 8005e80:	463b      	mov	r3, r7
 8005e82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e84:	f7ff ff5e 	bl	8005d44 <ssd1306_WriteChar>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d002      	beq.n	8005e9a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	e008      	b.n	8005eac <ssd1306_WriteString+0x44>
        }
        str++;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1e7      	bne.n	8005e78 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	4603      	mov	r3, r0
 8005ebc:	460a      	mov	r2, r1
 8005ebe:	71fb      	strb	r3, [r7, #7]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8005ec4:	79fb      	ldrb	r3, [r7, #7]
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	4b05      	ldr	r3, [pc, #20]	@ (8005ee0 <ssd1306_SetCursor+0x2c>)
 8005eca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8005ecc:	79bb      	ldrb	r3, [r7, #6]
 8005ece:	b29a      	uxth	r2, r3
 8005ed0:	4b03      	ldr	r3, [pc, #12]	@ (8005ee0 <ssd1306_SetCursor+0x2c>)
 8005ed2:	805a      	strh	r2, [r3, #2]
}
 8005ed4:	bf00      	nop
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr
 8005ee0:	2000086c 	.word	0x2000086c

08005ee4 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8005ee4:	b590      	push	{r4, r7, lr}
 8005ee6:	b089      	sub	sp, #36	@ 0x24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	4604      	mov	r4, r0
 8005eec:	4608      	mov	r0, r1
 8005eee:	4611      	mov	r1, r2
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	4623      	mov	r3, r4
 8005ef4:	71fb      	strb	r3, [r7, #7]
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	71bb      	strb	r3, [r7, #6]
 8005efa:	460b      	mov	r3, r1
 8005efc:	717b      	strb	r3, [r7, #5]
 8005efe:	4613      	mov	r3, r2
 8005f00:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8005f02:	797a      	ldrb	r2, [r7, #5]
 8005f04:	79fb      	ldrb	r3, [r7, #7]
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	bfb8      	it	lt
 8005f0c:	425b      	neglt	r3, r3
 8005f0e:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8005f10:	793a      	ldrb	r2, [r7, #4]
 8005f12:	79bb      	ldrb	r3, [r7, #6]
 8005f14:	1ad3      	subs	r3, r2, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	bfb8      	it	lt
 8005f1a:	425b      	neglt	r3, r3
 8005f1c:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8005f1e:	79fa      	ldrb	r2, [r7, #7]
 8005f20:	797b      	ldrb	r3, [r7, #5]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d201      	bcs.n	8005f2a <ssd1306_Line+0x46>
 8005f26:	2301      	movs	r3, #1
 8005f28:	e001      	b.n	8005f2e <ssd1306_Line+0x4a>
 8005f2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f2e:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8005f30:	79ba      	ldrb	r2, [r7, #6]
 8005f32:	793b      	ldrb	r3, [r7, #4]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d201      	bcs.n	8005f3c <ssd1306_Line+0x58>
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e001      	b.n	8005f40 <ssd1306_Line+0x5c>
 8005f3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f40:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8005f42:	69ba      	ldr	r2, [r7, #24]
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8005f4a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005f4e:	7939      	ldrb	r1, [r7, #4]
 8005f50:	797b      	ldrb	r3, [r7, #5]
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7ff fea2 	bl	8005c9c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8005f58:	e024      	b.n	8005fa4 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8005f5a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005f5e:	79b9      	ldrb	r1, [r7, #6]
 8005f60:	79fb      	ldrb	r3, [r7, #7]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7ff fe9a 	bl	8005c9c <ssd1306_DrawPixel>
        error2 = error * 2;
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	005b      	lsls	r3, r3, #1
 8005f6c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	425b      	negs	r3, r3
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	dd08      	ble.n	8005f8a <ssd1306_Line+0xa6>
            error -= deltaY;
 8005f78:	69fa      	ldr	r2, [r7, #28]
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	b2da      	uxtb	r2, r3
 8005f84:	79fb      	ldrb	r3, [r7, #7]
 8005f86:	4413      	add	r3, r2
 8005f88:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8005f8a:	68ba      	ldr	r2, [r7, #8]
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	da08      	bge.n	8005fa4 <ssd1306_Line+0xc0>
            error += deltaX;
 8005f92:	69fa      	ldr	r2, [r7, #28]
 8005f94:	69bb      	ldr	r3, [r7, #24]
 8005f96:	4413      	add	r3, r2
 8005f98:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	b2da      	uxtb	r2, r3
 8005f9e:	79bb      	ldrb	r3, [r7, #6]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8005fa4:	79fa      	ldrb	r2, [r7, #7]
 8005fa6:	797b      	ldrb	r3, [r7, #5]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d1d6      	bne.n	8005f5a <ssd1306_Line+0x76>
 8005fac:	79ba      	ldrb	r2, [r7, #6]
 8005fae:	793b      	ldrb	r3, [r7, #4]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d1d2      	bne.n	8005f5a <ssd1306_Line+0x76>
        }
    }
    return;
 8005fb4:	bf00      	nop
}
 8005fb6:	3724      	adds	r7, #36	@ 0x24
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd90      	pop	{r4, r7, pc}

08005fbc <ssd1306_Polyline>:

/* Draw polyline */
void ssd1306_Polyline(const SSD1306_VERTEX *par_vertex, uint16_t par_size, SSD1306_COLOR color) {
 8005fbc:	b590      	push	{r4, r7, lr}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af02      	add	r7, sp, #8
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	807b      	strh	r3, [r7, #2]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	707b      	strb	r3, [r7, #1]
    uint16_t i;
    if(par_vertex == NULL) {
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d02a      	beq.n	8006028 <ssd1306_Polyline+0x6c>
        return;
    }

    for(i = 1; i < par_size; i++) {
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	81fb      	strh	r3, [r7, #14]
 8005fd6:	e022      	b.n	800601e <ssd1306_Polyline+0x62>
        ssd1306_Line(par_vertex[i - 1].x, par_vertex[i - 1].y, par_vertex[i].x, par_vertex[i].y, color);
 8005fd8:	89fb      	ldrh	r3, [r7, #14]
 8005fda:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	005b      	lsls	r3, r3, #1
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	4413      	add	r3, r2
 8005fe6:	7818      	ldrb	r0, [r3, #0]
 8005fe8:	89fb      	ldrh	r3, [r7, #14]
 8005fea:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	005b      	lsls	r3, r3, #1
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	7859      	ldrb	r1, [r3, #1]
 8005ff8:	89fb      	ldrh	r3, [r7, #14]
 8005ffa:	005b      	lsls	r3, r3, #1
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	4413      	add	r3, r2
 8006000:	781c      	ldrb	r4, [r3, #0]
 8006002:	89fb      	ldrh	r3, [r7, #14]
 8006004:	005b      	lsls	r3, r3, #1
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	4413      	add	r3, r2
 800600a:	785a      	ldrb	r2, [r3, #1]
 800600c:	787b      	ldrb	r3, [r7, #1]
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	4613      	mov	r3, r2
 8006012:	4622      	mov	r2, r4
 8006014:	f7ff ff66 	bl	8005ee4 <ssd1306_Line>
    for(i = 1; i < par_size; i++) {
 8006018:	89fb      	ldrh	r3, [r7, #14]
 800601a:	3301      	adds	r3, #1
 800601c:	81fb      	strh	r3, [r7, #14]
 800601e:	89fa      	ldrh	r2, [r7, #14]
 8006020:	887b      	ldrh	r3, [r7, #2]
 8006022:	429a      	cmp	r2, r3
 8006024:	d3d8      	bcc.n	8005fd8 <ssd1306_Polyline+0x1c>
    }

    return;
 8006026:	e000      	b.n	800602a <ssd1306_Polyline+0x6e>
        return;
 8006028:	bf00      	nop
}
 800602a:	3714      	adds	r7, #20
 800602c:	46bd      	mov	sp, r7
 800602e:	bd90      	pop	{r4, r7, pc}

08006030 <ssd1306_DegToRad>:

/* Convert Degrees to Radians */
static float ssd1306_DegToRad(float par_deg) {
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	ed87 0a01 	vstr	s0, [r7, #4]
    return par_deg * (3.14f / 180.0f);
 800603a:	edd7 7a01 	vldr	s15, [r7, #4]
 800603e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8006054 <ssd1306_DegToRad+0x24>
 8006042:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8006046:	eeb0 0a67 	vmov.f32	s0, s15
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	3c8ee7a7 	.word	0x3c8ee7a7

08006058 <ssd1306_NormalizeTo0_360>:

/* Normalize degree to [0;360] */
static uint16_t ssd1306_NormalizeTo0_360(uint16_t par_deg) {
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	4603      	mov	r3, r0
 8006060:	80fb      	strh	r3, [r7, #6]
    uint16_t loc_angle;
    if(par_deg <= 360) {
 8006062:	88fb      	ldrh	r3, [r7, #6]
 8006064:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8006068:	d802      	bhi.n	8006070 <ssd1306_NormalizeTo0_360+0x18>
        loc_angle = par_deg;
 800606a:	88fb      	ldrh	r3, [r7, #6]
 800606c:	81fb      	strh	r3, [r7, #14]
 800606e:	e013      	b.n	8006098 <ssd1306_NormalizeTo0_360+0x40>
    } else {
        loc_angle = par_deg % 360;
 8006070:	88fb      	ldrh	r3, [r7, #6]
 8006072:	08da      	lsrs	r2, r3, #3
 8006074:	490c      	ldr	r1, [pc, #48]	@ (80060a8 <ssd1306_NormalizeTo0_360+0x50>)
 8006076:	fba1 1202 	umull	r1, r2, r1, r2
 800607a:	0892      	lsrs	r2, r2, #2
 800607c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8006080:	fb01 f202 	mul.w	r2, r1, r2
 8006084:	1a9b      	subs	r3, r3, r2
 8006086:	81fb      	strh	r3, [r7, #14]
        loc_angle = (loc_angle ? loc_angle : 360);
 8006088:	89fb      	ldrh	r3, [r7, #14]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <ssd1306_NormalizeTo0_360+0x3a>
 800608e:	89fb      	ldrh	r3, [r7, #14]
 8006090:	e001      	b.n	8006096 <ssd1306_NormalizeTo0_360+0x3e>
 8006092:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8006096:	81fb      	strh	r3, [r7, #14]
    }
    return loc_angle;
 8006098:	89fb      	ldrh	r3, [r7, #14]
}
 800609a:	4618      	mov	r0, r3
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	16c16c17 	.word	0x16c16c17

080060ac <ssd1306_DrawArc>:
/*
 * DrawArc. Draw angle is beginning from 4 quart of trigonometric circle (3pi/2)
 * start_angle in degree
 * sweep in degree
 */
void ssd1306_DrawArc(uint8_t x, uint8_t y, uint8_t radius, uint16_t start_angle, uint16_t sweep, SSD1306_COLOR color) {
 80060ac:	b590      	push	{r4, r7, lr}
 80060ae:	b08d      	sub	sp, #52	@ 0x34
 80060b0:	af02      	add	r7, sp, #8
 80060b2:	4604      	mov	r4, r0
 80060b4:	4608      	mov	r0, r1
 80060b6:	4611      	mov	r1, r2
 80060b8:	461a      	mov	r2, r3
 80060ba:	4623      	mov	r3, r4
 80060bc:	73fb      	strb	r3, [r7, #15]
 80060be:	4603      	mov	r3, r0
 80060c0:	73bb      	strb	r3, [r7, #14]
 80060c2:	460b      	mov	r3, r1
 80060c4:	737b      	strb	r3, [r7, #13]
 80060c6:	4613      	mov	r3, r2
 80060c8:	817b      	strh	r3, [r7, #10]
    uint8_t yp1,yp2;
    uint32_t count;
    uint32_t loc_sweep;
    float rad;
    
    loc_sweep = ssd1306_NormalizeTo0_360(sweep);
 80060ca:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7ff ffc3 	bl	8006058 <ssd1306_NormalizeTo0_360>
 80060d2:	4603      	mov	r3, r0
 80060d4:	61fb      	str	r3, [r7, #28]
    
    count = (ssd1306_NormalizeTo0_360(start_angle) * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 80060d6:	897b      	ldrh	r3, [r7, #10]
 80060d8:	4618      	mov	r0, r3
 80060da:	f7ff ffbd 	bl	8006058 <ssd1306_NormalizeTo0_360>
 80060de:	4603      	mov	r3, r0
 80060e0:	461a      	mov	r2, r3
 80060e2:	4b63      	ldr	r3, [pc, #396]	@ (8006270 <ssd1306_DrawArc+0x1c4>)
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	fb02 f303 	mul.w	r3, r2, r3
 80060ea:	4a62      	ldr	r2, [pc, #392]	@ (8006274 <ssd1306_DrawArc+0x1c8>)
 80060ec:	fb82 1203 	smull	r1, r2, r2, r3
 80060f0:	441a      	add	r2, r3
 80060f2:	1212      	asrs	r2, r2, #8
 80060f4:	17db      	asrs	r3, r3, #31
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	627b      	str	r3, [r7, #36]	@ 0x24
    approx_segments = (loc_sweep * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 80060fa:	4b5d      	ldr	r3, [pc, #372]	@ (8006270 <ssd1306_DrawArc+0x1c4>)
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	fb02 f303 	mul.w	r3, r2, r3
 8006106:	08db      	lsrs	r3, r3, #3
 8006108:	4a5b      	ldr	r2, [pc, #364]	@ (8006278 <ssd1306_DrawArc+0x1cc>)
 800610a:	fba2 2303 	umull	r2, r3, r2, r3
 800610e:	089b      	lsrs	r3, r3, #2
 8006110:	61bb      	str	r3, [r7, #24]
    approx_degree = loc_sweep / (float)approx_segments;
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	ee07 3a90 	vmov	s15, r3
 8006118:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	ee07 3a90 	vmov	s15, r3
 8006122:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006126:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800612a:	edc7 7a05 	vstr	s15, [r7, #20]
    while(count < approx_segments)
 800612e:	e096      	b.n	800625e <ssd1306_DrawArc+0x1b2>
    {
        rad = ssd1306_DegToRad(count*approx_degree);
 8006130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006132:	ee07 3a90 	vmov	s15, r3
 8006136:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800613a:	edd7 7a05 	vldr	s15, [r7, #20]
 800613e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006142:	eeb0 0a67 	vmov.f32	s0, s15
 8006146:	f7ff ff73 	bl	8006030 <ssd1306_DegToRad>
 800614a:	ed87 0a08 	vstr	s0, [r7, #32]
        xp1 = x + (int8_t)(sinf(rad)*radius);
 800614e:	ed97 0a08 	vldr	s0, [r7, #32]
 8006152:	f005 fc0d 	bl	800b970 <sinf>
 8006156:	eeb0 7a40 	vmov.f32	s14, s0
 800615a:	7b7b      	ldrb	r3, [r7, #13]
 800615c:	ee07 3a90 	vmov	s15, r3
 8006160:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006168:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800616c:	edc7 7a01 	vstr	s15, [r7, #4]
 8006170:	793b      	ldrb	r3, [r7, #4]
 8006172:	b25b      	sxtb	r3, r3
 8006174:	b2da      	uxtb	r2, r3
 8006176:	7bfb      	ldrb	r3, [r7, #15]
 8006178:	4413      	add	r3, r2
 800617a:	74fb      	strb	r3, [r7, #19]
        yp1 = y + (int8_t)(cosf(rad)*radius);    
 800617c:	ed97 0a08 	vldr	s0, [r7, #32]
 8006180:	f005 fbb2 	bl	800b8e8 <cosf>
 8006184:	eeb0 7a40 	vmov.f32	s14, s0
 8006188:	7b7b      	ldrb	r3, [r7, #13]
 800618a:	ee07 3a90 	vmov	s15, r3
 800618e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006192:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006196:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800619a:	edc7 7a01 	vstr	s15, [r7, #4]
 800619e:	793b      	ldrb	r3, [r7, #4]
 80061a0:	b25b      	sxtb	r3, r3
 80061a2:	b2da      	uxtb	r2, r3
 80061a4:	7bbb      	ldrb	r3, [r7, #14]
 80061a6:	4413      	add	r3, r2
 80061a8:	74bb      	strb	r3, [r7, #18]
        count++;
 80061aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ac:	3301      	adds	r3, #1
 80061ae:	627b      	str	r3, [r7, #36]	@ 0x24
        if(count != approx_segments) {
 80061b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d00f      	beq.n	80061d8 <ssd1306_DrawArc+0x12c>
            rad = ssd1306_DegToRad(count*approx_degree);
 80061b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ba:	ee07 3a90 	vmov	s15, r3
 80061be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80061c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80061c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ca:	eeb0 0a67 	vmov.f32	s0, s15
 80061ce:	f7ff ff2f 	bl	8006030 <ssd1306_DegToRad>
 80061d2:	ed87 0a08 	vstr	s0, [r7, #32]
 80061d6:	e00a      	b.n	80061ee <ssd1306_DrawArc+0x142>
        } else {
            rad = ssd1306_DegToRad(loc_sweep);
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	ee07 3a90 	vmov	s15, r3
 80061de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061e2:	eeb0 0a67 	vmov.f32	s0, s15
 80061e6:	f7ff ff23 	bl	8006030 <ssd1306_DegToRad>
 80061ea:	ed87 0a08 	vstr	s0, [r7, #32]
        }
        xp2 = x + (int8_t)(sinf(rad)*radius);
 80061ee:	ed97 0a08 	vldr	s0, [r7, #32]
 80061f2:	f005 fbbd 	bl	800b970 <sinf>
 80061f6:	eeb0 7a40 	vmov.f32	s14, s0
 80061fa:	7b7b      	ldrb	r3, [r7, #13]
 80061fc:	ee07 3a90 	vmov	s15, r3
 8006200:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006208:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800620c:	edc7 7a01 	vstr	s15, [r7, #4]
 8006210:	793b      	ldrb	r3, [r7, #4]
 8006212:	b25b      	sxtb	r3, r3
 8006214:	b2da      	uxtb	r2, r3
 8006216:	7bfb      	ldrb	r3, [r7, #15]
 8006218:	4413      	add	r3, r2
 800621a:	747b      	strb	r3, [r7, #17]
        yp2 = y + (int8_t)(cosf(rad)*radius);    
 800621c:	ed97 0a08 	vldr	s0, [r7, #32]
 8006220:	f005 fb62 	bl	800b8e8 <cosf>
 8006224:	eeb0 7a40 	vmov.f32	s14, s0
 8006228:	7b7b      	ldrb	r3, [r7, #13]
 800622a:	ee07 3a90 	vmov	s15, r3
 800622e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006236:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800623a:	edc7 7a01 	vstr	s15, [r7, #4]
 800623e:	793b      	ldrb	r3, [r7, #4]
 8006240:	b25b      	sxtb	r3, r3
 8006242:	b2da      	uxtb	r2, r3
 8006244:	7bbb      	ldrb	r3, [r7, #14]
 8006246:	4413      	add	r3, r2
 8006248:	743b      	strb	r3, [r7, #16]
        ssd1306_Line(xp1,yp1,xp2,yp2,color);
 800624a:	7c3c      	ldrb	r4, [r7, #16]
 800624c:	7c7a      	ldrb	r2, [r7, #17]
 800624e:	7cb9      	ldrb	r1, [r7, #18]
 8006250:	7cf8      	ldrb	r0, [r7, #19]
 8006252:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8006256:	9300      	str	r3, [sp, #0]
 8006258:	4623      	mov	r3, r4
 800625a:	f7ff fe43 	bl	8005ee4 <ssd1306_Line>
    while(count < approx_segments)
 800625e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006260:	69bb      	ldr	r3, [r7, #24]
 8006262:	429a      	cmp	r2, r3
 8006264:	f4ff af64 	bcc.w	8006130 <ssd1306_DrawArc+0x84>
    }
    
    return;
 8006268:	bf00      	nop
}
 800626a:	372c      	adds	r7, #44	@ 0x2c
 800626c:	46bd      	mov	sp, r7
 800626e:	bd90      	pop	{r4, r7, pc}
 8006270:	0800c5ac 	.word	0x0800c5ac
 8006274:	b60b60b7 	.word	0xb60b60b7
 8006278:	16c16c17 	.word	0x16c16c17

0800627c <ssd1306_DrawArcWithRadiusLine>:
 * Draw arc with radius line
 * Angle is beginning from 4 quart of trigonometric circle (3pi/2)
 * start_angle: start angle in degree
 * sweep: finish angle in degree
 */
void ssd1306_DrawArcWithRadiusLine(uint8_t x, uint8_t y, uint8_t radius, uint16_t start_angle, uint16_t sweep, SSD1306_COLOR color) {
 800627c:	b590      	push	{r4, r7, lr}
 800627e:	b08f      	sub	sp, #60	@ 0x3c
 8006280:	af02      	add	r7, sp, #8
 8006282:	4604      	mov	r4, r0
 8006284:	4608      	mov	r0, r1
 8006286:	4611      	mov	r1, r2
 8006288:	461a      	mov	r2, r3
 800628a:	4623      	mov	r3, r4
 800628c:	73fb      	strb	r3, [r7, #15]
 800628e:	4603      	mov	r3, r0
 8006290:	73bb      	strb	r3, [r7, #14]
 8006292:	460b      	mov	r3, r1
 8006294:	737b      	strb	r3, [r7, #13]
 8006296:	4613      	mov	r3, r2
 8006298:	817b      	strh	r3, [r7, #10]
    const uint32_t CIRCLE_APPROXIMATION_SEGMENTS = 36;
 800629a:	2324      	movs	r3, #36	@ 0x24
 800629c:	623b      	str	r3, [r7, #32]
    float approx_degree;
    uint32_t approx_segments;
    uint8_t xp1;
    uint8_t xp2 = 0;
 800629e:	2300      	movs	r3, #0
 80062a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t yp1;
    uint8_t yp2 = 0;
 80062a4:	2300      	movs	r3, #0
 80062a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint32_t count;
    uint32_t loc_sweep;
    float rad;
    
    loc_sweep = ssd1306_NormalizeTo0_360(sweep);
 80062aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7ff fed2 	bl	8006058 <ssd1306_NormalizeTo0_360>
 80062b4:	4603      	mov	r3, r0
 80062b6:	61fb      	str	r3, [r7, #28]
    
    count = (ssd1306_NormalizeTo0_360(start_angle) * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 80062b8:	897b      	ldrh	r3, [r7, #10]
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7ff fecc 	bl	8006058 <ssd1306_NormalizeTo0_360>
 80062c0:	4603      	mov	r3, r0
 80062c2:	461a      	mov	r2, r3
 80062c4:	6a3b      	ldr	r3, [r7, #32]
 80062c6:	fb02 f303 	mul.w	r3, r2, r3
 80062ca:	08db      	lsrs	r3, r3, #3
 80062cc:	4a8a      	ldr	r2, [pc, #552]	@ (80064f8 <ssd1306_DrawArcWithRadiusLine+0x27c>)
 80062ce:	fba2 2303 	umull	r2, r3, r2, r3
 80062d2:	089b      	lsrs	r3, r3, #2
 80062d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    approx_segments = (loc_sweep * CIRCLE_APPROXIMATION_SEGMENTS) / 360;
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	6a3a      	ldr	r2, [r7, #32]
 80062da:	fb02 f303 	mul.w	r3, r2, r3
 80062de:	08db      	lsrs	r3, r3, #3
 80062e0:	4a85      	ldr	r2, [pc, #532]	@ (80064f8 <ssd1306_DrawArcWithRadiusLine+0x27c>)
 80062e2:	fba2 2303 	umull	r2, r3, r2, r3
 80062e6:	089b      	lsrs	r3, r3, #2
 80062e8:	61bb      	str	r3, [r7, #24]
    approx_degree = loc_sweep / (float)approx_segments;
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	ee07 3a90 	vmov	s15, r3
 80062f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	ee07 3a90 	vmov	s15, r3
 80062fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80062fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006302:	edc7 7a05 	vstr	s15, [r7, #20]

    rad = ssd1306_DegToRad(count*approx_degree);
 8006306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006308:	ee07 3a90 	vmov	s15, r3
 800630c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006310:	edd7 7a05 	vldr	s15, [r7, #20]
 8006314:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006318:	eeb0 0a67 	vmov.f32	s0, s15
 800631c:	f7ff fe88 	bl	8006030 <ssd1306_DegToRad>
 8006320:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    uint8_t first_point_x = x + (int8_t)(sinf(rad)*radius);
 8006324:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8006328:	f005 fb22 	bl	800b970 <sinf>
 800632c:	eeb0 7a40 	vmov.f32	s14, s0
 8006330:	7b7b      	ldrb	r3, [r7, #13]
 8006332:	ee07 3a90 	vmov	s15, r3
 8006336:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800633a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800633e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006342:	edc7 7a01 	vstr	s15, [r7, #4]
 8006346:	793b      	ldrb	r3, [r7, #4]
 8006348:	b25b      	sxtb	r3, r3
 800634a:	b2da      	uxtb	r2, r3
 800634c:	7bfb      	ldrb	r3, [r7, #15]
 800634e:	4413      	add	r3, r2
 8006350:	74fb      	strb	r3, [r7, #19]
    uint8_t first_point_y = y + (int8_t)(cosf(rad)*radius);   
 8006352:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8006356:	f005 fac7 	bl	800b8e8 <cosf>
 800635a:	eeb0 7a40 	vmov.f32	s14, s0
 800635e:	7b7b      	ldrb	r3, [r7, #13]
 8006360:	ee07 3a90 	vmov	s15, r3
 8006364:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800636c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006370:	edc7 7a01 	vstr	s15, [r7, #4]
 8006374:	793b      	ldrb	r3, [r7, #4]
 8006376:	b25b      	sxtb	r3, r3
 8006378:	b2da      	uxtb	r2, r3
 800637a:	7bbb      	ldrb	r3, [r7, #14]
 800637c:	4413      	add	r3, r2
 800637e:	74bb      	strb	r3, [r7, #18]
    while (count < approx_segments) {
 8006380:	e09a      	b.n	80064b8 <ssd1306_DrawArcWithRadiusLine+0x23c>
        rad = ssd1306_DegToRad(count*approx_degree);
 8006382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006384:	ee07 3a90 	vmov	s15, r3
 8006388:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800638c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006390:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006394:	eeb0 0a67 	vmov.f32	s0, s15
 8006398:	f7ff fe4a 	bl	8006030 <ssd1306_DegToRad>
 800639c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        xp1 = x + (int8_t)(sinf(rad)*radius);
 80063a0:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80063a4:	f005 fae4 	bl	800b970 <sinf>
 80063a8:	eeb0 7a40 	vmov.f32	s14, s0
 80063ac:	7b7b      	ldrb	r3, [r7, #13]
 80063ae:	ee07 3a90 	vmov	s15, r3
 80063b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063be:	edc7 7a01 	vstr	s15, [r7, #4]
 80063c2:	793b      	ldrb	r3, [r7, #4]
 80063c4:	b25b      	sxtb	r3, r3
 80063c6:	b2da      	uxtb	r2, r3
 80063c8:	7bfb      	ldrb	r3, [r7, #15]
 80063ca:	4413      	add	r3, r2
 80063cc:	747b      	strb	r3, [r7, #17]
        yp1 = y + (int8_t)(cosf(rad)*radius);    
 80063ce:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80063d2:	f005 fa89 	bl	800b8e8 <cosf>
 80063d6:	eeb0 7a40 	vmov.f32	s14, s0
 80063da:	7b7b      	ldrb	r3, [r7, #13]
 80063dc:	ee07 3a90 	vmov	s15, r3
 80063e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063ec:	edc7 7a01 	vstr	s15, [r7, #4]
 80063f0:	793b      	ldrb	r3, [r7, #4]
 80063f2:	b25b      	sxtb	r3, r3
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	7bbb      	ldrb	r3, [r7, #14]
 80063f8:	4413      	add	r3, r2
 80063fa:	743b      	strb	r3, [r7, #16]
        count++;
 80063fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fe:	3301      	adds	r3, #1
 8006400:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (count != approx_segments) {
 8006402:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	429a      	cmp	r2, r3
 8006408:	d00f      	beq.n	800642a <ssd1306_DrawArcWithRadiusLine+0x1ae>
            rad = ssd1306_DegToRad(count*approx_degree);
 800640a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640c:	ee07 3a90 	vmov	s15, r3
 8006410:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006414:	edd7 7a05 	vldr	s15, [r7, #20]
 8006418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800641c:	eeb0 0a67 	vmov.f32	s0, s15
 8006420:	f7ff fe06 	bl	8006030 <ssd1306_DegToRad>
 8006424:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8006428:	e00a      	b.n	8006440 <ssd1306_DrawArcWithRadiusLine+0x1c4>
        } else {
            rad = ssd1306_DegToRad(loc_sweep);
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	ee07 3a90 	vmov	s15, r3
 8006430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006434:	eeb0 0a67 	vmov.f32	s0, s15
 8006438:	f7ff fdfa 	bl	8006030 <ssd1306_DegToRad>
 800643c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        }
        xp2 = x + (int8_t)(sinf(rad)*radius);
 8006440:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8006444:	f005 fa94 	bl	800b970 <sinf>
 8006448:	eeb0 7a40 	vmov.f32	s14, s0
 800644c:	7b7b      	ldrb	r3, [r7, #13]
 800644e:	ee07 3a90 	vmov	s15, r3
 8006452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800645a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800645e:	edc7 7a01 	vstr	s15, [r7, #4]
 8006462:	793b      	ldrb	r3, [r7, #4]
 8006464:	b25b      	sxtb	r3, r3
 8006466:	b2da      	uxtb	r2, r3
 8006468:	7bfb      	ldrb	r3, [r7, #15]
 800646a:	4413      	add	r3, r2
 800646c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        yp2 = y + (int8_t)(cosf(rad)*radius);    
 8006470:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8006474:	f005 fa38 	bl	800b8e8 <cosf>
 8006478:	eeb0 7a40 	vmov.f32	s14, s0
 800647c:	7b7b      	ldrb	r3, [r7, #13]
 800647e:	ee07 3a90 	vmov	s15, r3
 8006482:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800648a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800648e:	edc7 7a01 	vstr	s15, [r7, #4]
 8006492:	793b      	ldrb	r3, [r7, #4]
 8006494:	b25b      	sxtb	r3, r3
 8006496:	b2da      	uxtb	r2, r3
 8006498:	7bbb      	ldrb	r3, [r7, #14]
 800649a:	4413      	add	r3, r2
 800649c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        ssd1306_Line(xp1,yp1,xp2,yp2,color);
 80064a0:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80064a4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80064a8:	7c39      	ldrb	r1, [r7, #16]
 80064aa:	7c78      	ldrb	r0, [r7, #17]
 80064ac:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80064b0:	9300      	str	r3, [sp, #0]
 80064b2:	4623      	mov	r3, r4
 80064b4:	f7ff fd16 	bl	8005ee4 <ssd1306_Line>
    while (count < approx_segments) {
 80064b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	429a      	cmp	r2, r3
 80064be:	f4ff af60 	bcc.w	8006382 <ssd1306_DrawArcWithRadiusLine+0x106>
    }
    
    // Radius line
    ssd1306_Line(x,y,first_point_x,first_point_y,color);
 80064c2:	7cbc      	ldrb	r4, [r7, #18]
 80064c4:	7cfa      	ldrb	r2, [r7, #19]
 80064c6:	7bb9      	ldrb	r1, [r7, #14]
 80064c8:	7bf8      	ldrb	r0, [r7, #15]
 80064ca:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80064ce:	9300      	str	r3, [sp, #0]
 80064d0:	4623      	mov	r3, r4
 80064d2:	f7ff fd07 	bl	8005ee4 <ssd1306_Line>
    ssd1306_Line(x,y,xp2,yp2,color);
 80064d6:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80064da:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80064de:	7bb9      	ldrb	r1, [r7, #14]
 80064e0:	7bf8      	ldrb	r0, [r7, #15]
 80064e2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80064e6:	9300      	str	r3, [sp, #0]
 80064e8:	4623      	mov	r3, r4
 80064ea:	f7ff fcfb 	bl	8005ee4 <ssd1306_Line>
    return;
 80064ee:	bf00      	nop
}
 80064f0:	3734      	adds	r7, #52	@ 0x34
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd90      	pop	{r4, r7, pc}
 80064f6:	bf00      	nop
 80064f8:	16c16c17 	.word	0x16c16c17

080064fc <ssd1306_DrawCircle>:

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 80064fc:	b590      	push	{r4, r7, lr}
 80064fe:	b087      	sub	sp, #28
 8006500:	af00      	add	r7, sp, #0
 8006502:	4604      	mov	r4, r0
 8006504:	4608      	mov	r0, r1
 8006506:	4611      	mov	r1, r2
 8006508:	461a      	mov	r2, r3
 800650a:	4623      	mov	r3, r4
 800650c:	71fb      	strb	r3, [r7, #7]
 800650e:	4603      	mov	r3, r0
 8006510:	71bb      	strb	r3, [r7, #6]
 8006512:	460b      	mov	r3, r1
 8006514:	717b      	strb	r3, [r7, #5]
 8006516:	4613      	mov	r3, r2
 8006518:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 800651a:	797b      	ldrb	r3, [r7, #5]
 800651c:	425b      	negs	r3, r3
 800651e:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 8006520:	2300      	movs	r3, #0
 8006522:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 8006524:	797b      	ldrb	r3, [r7, #5]
 8006526:	f1c3 0301 	rsb	r3, r3, #1
 800652a:	005b      	lsls	r3, r3, #1
 800652c:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 800652e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006532:	2b00      	cmp	r3, #0
 8006534:	db65      	blt.n	8006602 <ssd1306_DrawCircle+0x106>
 8006536:	79bb      	ldrb	r3, [r7, #6]
 8006538:	2b3f      	cmp	r3, #63	@ 0x3f
 800653a:	d862      	bhi.n	8006602 <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	b2db      	uxtb	r3, r3
 8006540:	79fa      	ldrb	r2, [r7, #7]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	b2d8      	uxtb	r0, r3
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	b2da      	uxtb	r2, r3
 800654a:	79bb      	ldrb	r3, [r7, #6]
 800654c:	4413      	add	r3, r2
 800654e:	b2db      	uxtb	r3, r3
 8006550:	793a      	ldrb	r2, [r7, #4]
 8006552:	4619      	mov	r1, r3
 8006554:	f7ff fba2 	bl	8005c9c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	b2da      	uxtb	r2, r3
 800655c:	79fb      	ldrb	r3, [r7, #7]
 800655e:	4413      	add	r3, r2
 8006560:	b2d8      	uxtb	r0, r3
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	b2da      	uxtb	r2, r3
 8006566:	79bb      	ldrb	r3, [r7, #6]
 8006568:	4413      	add	r3, r2
 800656a:	b2db      	uxtb	r3, r3
 800656c:	793a      	ldrb	r2, [r7, #4]
 800656e:	4619      	mov	r1, r3
 8006570:	f7ff fb94 	bl	8005c9c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	b2da      	uxtb	r2, r3
 8006578:	79fb      	ldrb	r3, [r7, #7]
 800657a:	4413      	add	r3, r2
 800657c:	b2d8      	uxtb	r0, r3
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	b2db      	uxtb	r3, r3
 8006582:	79ba      	ldrb	r2, [r7, #6]
 8006584:	1ad3      	subs	r3, r2, r3
 8006586:	b2db      	uxtb	r3, r3
 8006588:	793a      	ldrb	r2, [r7, #4]
 800658a:	4619      	mov	r1, r3
 800658c:	f7ff fb86 	bl	8005c9c <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	b2db      	uxtb	r3, r3
 8006594:	79fa      	ldrb	r2, [r7, #7]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	b2d8      	uxtb	r0, r3
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	b2db      	uxtb	r3, r3
 800659e:	79ba      	ldrb	r2, [r7, #6]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	793a      	ldrb	r2, [r7, #4]
 80065a6:	4619      	mov	r1, r3
 80065a8:	f7ff fb78 	bl	8005c9c <ssd1306_DrawPixel>
        e2 = err;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 80065b0:	68ba      	ldr	r2, [r7, #8]
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	dc13      	bgt.n	80065e0 <ssd1306_DrawCircle+0xe4>
            y++;
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	3301      	adds	r3, #1
 80065bc:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	005b      	lsls	r3, r3, #1
 80065c2:	3301      	adds	r3, #1
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	4413      	add	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	425b      	negs	r3, r3
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d105      	bne.n	80065e0 <ssd1306_DrawCircle+0xe4>
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	429a      	cmp	r2, r3
 80065da:	dc01      	bgt.n	80065e0 <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 80065dc:	2300      	movs	r3, #0
 80065de:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	dd08      	ble.n	80065fa <ssd1306_DrawCircle+0xfe>
            x++;
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	3301      	adds	r3, #1
 80065ec:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	005b      	lsls	r3, r3, #1
 80065f2:	3301      	adds	r3, #1
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	4413      	add	r3, r2
 80065f8:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dd9d      	ble.n	800653c <ssd1306_DrawCircle+0x40>

    return;
 8006600:	e000      	b.n	8006604 <ssd1306_DrawCircle+0x108>
        return;
 8006602:	bf00      	nop
}
 8006604:	371c      	adds	r7, #28
 8006606:	46bd      	mov	sp, r7
 8006608:	bd90      	pop	{r4, r7, pc}

0800660a <ssd1306_FillCircle>:

/* Draw filled circle. Pixel positions calculated using Bresenham's algorithm */
void ssd1306_FillCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 800660a:	b590      	push	{r4, r7, lr}
 800660c:	b089      	sub	sp, #36	@ 0x24
 800660e:	af00      	add	r7, sp, #0
 8006610:	4604      	mov	r4, r0
 8006612:	4608      	mov	r0, r1
 8006614:	4611      	mov	r1, r2
 8006616:	461a      	mov	r2, r3
 8006618:	4623      	mov	r3, r4
 800661a:	71fb      	strb	r3, [r7, #7]
 800661c:	4603      	mov	r3, r0
 800661e:	71bb      	strb	r3, [r7, #6]
 8006620:	460b      	mov	r3, r1
 8006622:	717b      	strb	r3, [r7, #5]
 8006624:	4613      	mov	r3, r2
 8006626:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8006628:	797b      	ldrb	r3, [r7, #5]
 800662a:	425b      	negs	r3, r3
 800662c:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 800662e:	2300      	movs	r3, #0
 8006630:	61bb      	str	r3, [r7, #24]
    int32_t err = 2 - 2 * par_r;
 8006632:	797b      	ldrb	r3, [r7, #5]
 8006634:	f1c3 0301 	rsb	r3, r3, #1
 8006638:	005b      	lsls	r3, r3, #1
 800663a:	617b      	str	r3, [r7, #20]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 800663c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006640:	2b00      	cmp	r3, #0
 8006642:	db51      	blt.n	80066e8 <ssd1306_FillCircle+0xde>
 8006644:	79bb      	ldrb	r3, [r7, #6]
 8006646:	2b3f      	cmp	r3, #63	@ 0x3f
 8006648:	d84e      	bhi.n	80066e8 <ssd1306_FillCircle+0xde>
        return;
    }

    do {
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	b2da      	uxtb	r2, r3
 800664e:	79bb      	ldrb	r3, [r7, #6]
 8006650:	4413      	add	r3, r2
 8006652:	73fb      	strb	r3, [r7, #15]
 8006654:	e017      	b.n	8006686 <ssd1306_FillCircle+0x7c>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	b2db      	uxtb	r3, r3
 800665a:	79fa      	ldrb	r2, [r7, #7]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	73bb      	strb	r3, [r7, #14]
 8006660:	e008      	b.n	8006674 <ssd1306_FillCircle+0x6a>
                ssd1306_DrawPixel(_x, _y, par_color);
 8006662:	793a      	ldrb	r2, [r7, #4]
 8006664:	7bf9      	ldrb	r1, [r7, #15]
 8006666:	7bbb      	ldrb	r3, [r7, #14]
 8006668:	4618      	mov	r0, r3
 800666a:	f7ff fb17 	bl	8005c9c <ssd1306_DrawPixel>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 800666e:	7bbb      	ldrb	r3, [r7, #14]
 8006670:	3b01      	subs	r3, #1
 8006672:	73bb      	strb	r3, [r7, #14]
 8006674:	7bba      	ldrb	r2, [r7, #14]
 8006676:	79f9      	ldrb	r1, [r7, #7]
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	440b      	add	r3, r1
 800667c:	429a      	cmp	r2, r3
 800667e:	daf0      	bge.n	8006662 <ssd1306_FillCircle+0x58>
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 8006680:	7bfb      	ldrb	r3, [r7, #15]
 8006682:	3b01      	subs	r3, #1
 8006684:	73fb      	strb	r3, [r7, #15]
 8006686:	7bfa      	ldrb	r2, [r7, #15]
 8006688:	79b9      	ldrb	r1, [r7, #6]
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	1acb      	subs	r3, r1, r3
 800668e:	429a      	cmp	r2, r3
 8006690:	dae1      	bge.n	8006656 <ssd1306_FillCircle+0x4c>
            }
        }

        e2 = err;
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	613b      	str	r3, [r7, #16]
        if (e2 <= y) {
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	429a      	cmp	r2, r3
 800669c:	dc13      	bgt.n	80066c6 <ssd1306_FillCircle+0xbc>
            y++;
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	3301      	adds	r3, #1
 80066a2:	61bb      	str	r3, [r7, #24]
            err = err + (y * 2 + 1);
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	005b      	lsls	r3, r3, #1
 80066a8:	3301      	adds	r3, #1
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	4413      	add	r3, r2
 80066ae:	617b      	str	r3, [r7, #20]
            if (-x == y && e2 <= x) {
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	425b      	negs	r3, r3
 80066b4:	69ba      	ldr	r2, [r7, #24]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d105      	bne.n	80066c6 <ssd1306_FillCircle+0xbc>
 80066ba:	693a      	ldr	r2, [r7, #16]
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	429a      	cmp	r2, r3
 80066c0:	dc01      	bgt.n	80066c6 <ssd1306_FillCircle+0xbc>
                e2 = 0;
 80066c2:	2300      	movs	r3, #0
 80066c4:	613b      	str	r3, [r7, #16]
            }
        }

        if (e2 > x) {
 80066c6:	693a      	ldr	r2, [r7, #16]
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	dd08      	ble.n	80066e0 <ssd1306_FillCircle+0xd6>
            x++;
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	3301      	adds	r3, #1
 80066d2:	61fb      	str	r3, [r7, #28]
            err = err + (x * 2 + 1);
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	005b      	lsls	r3, r3, #1
 80066d8:	3301      	adds	r3, #1
 80066da:	697a      	ldr	r2, [r7, #20]
 80066dc:	4413      	add	r3, r2
 80066de:	617b      	str	r3, [r7, #20]
        }
    } while (x <= 0);
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	ddb1      	ble.n	800664a <ssd1306_FillCircle+0x40>

    return;
 80066e6:	e000      	b.n	80066ea <ssd1306_FillCircle+0xe0>
        return;
 80066e8:	bf00      	nop
}
 80066ea:	3724      	adds	r7, #36	@ 0x24
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd90      	pop	{r4, r7, pc}

080066f0 <ssd1306_DrawRectangle>:

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80066f0:	b590      	push	{r4, r7, lr}
 80066f2:	b085      	sub	sp, #20
 80066f4:	af02      	add	r7, sp, #8
 80066f6:	4604      	mov	r4, r0
 80066f8:	4608      	mov	r0, r1
 80066fa:	4611      	mov	r1, r2
 80066fc:	461a      	mov	r2, r3
 80066fe:	4623      	mov	r3, r4
 8006700:	71fb      	strb	r3, [r7, #7]
 8006702:	4603      	mov	r3, r0
 8006704:	71bb      	strb	r3, [r7, #6]
 8006706:	460b      	mov	r3, r1
 8006708:	717b      	strb	r3, [r7, #5]
 800670a:	4613      	mov	r3, r2
 800670c:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 800670e:	79bc      	ldrb	r4, [r7, #6]
 8006710:	797a      	ldrb	r2, [r7, #5]
 8006712:	79b9      	ldrb	r1, [r7, #6]
 8006714:	79f8      	ldrb	r0, [r7, #7]
 8006716:	7e3b      	ldrb	r3, [r7, #24]
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	4623      	mov	r3, r4
 800671c:	f7ff fbe2 	bl	8005ee4 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8006720:	793c      	ldrb	r4, [r7, #4]
 8006722:	797a      	ldrb	r2, [r7, #5]
 8006724:	79b9      	ldrb	r1, [r7, #6]
 8006726:	7978      	ldrb	r0, [r7, #5]
 8006728:	7e3b      	ldrb	r3, [r7, #24]
 800672a:	9300      	str	r3, [sp, #0]
 800672c:	4623      	mov	r3, r4
 800672e:	f7ff fbd9 	bl	8005ee4 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8006732:	793c      	ldrb	r4, [r7, #4]
 8006734:	79fa      	ldrb	r2, [r7, #7]
 8006736:	7939      	ldrb	r1, [r7, #4]
 8006738:	7978      	ldrb	r0, [r7, #5]
 800673a:	7e3b      	ldrb	r3, [r7, #24]
 800673c:	9300      	str	r3, [sp, #0]
 800673e:	4623      	mov	r3, r4
 8006740:	f7ff fbd0 	bl	8005ee4 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8006744:	79bc      	ldrb	r4, [r7, #6]
 8006746:	79fa      	ldrb	r2, [r7, #7]
 8006748:	7939      	ldrb	r1, [r7, #4]
 800674a:	79f8      	ldrb	r0, [r7, #7]
 800674c:	7e3b      	ldrb	r3, [r7, #24]
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	4623      	mov	r3, r4
 8006752:	f7ff fbc7 	bl	8005ee4 <ssd1306_Line>

    return;
 8006756:	bf00      	nop
}
 8006758:	370c      	adds	r7, #12
 800675a:	46bd      	mov	sp, r7
 800675c:	bd90      	pop	{r4, r7, pc}

0800675e <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800675e:	b590      	push	{r4, r7, lr}
 8006760:	b085      	sub	sp, #20
 8006762:	af00      	add	r7, sp, #0
 8006764:	4604      	mov	r4, r0
 8006766:	4608      	mov	r0, r1
 8006768:	4611      	mov	r1, r2
 800676a:	461a      	mov	r2, r3
 800676c:	4623      	mov	r3, r4
 800676e:	71fb      	strb	r3, [r7, #7]
 8006770:	4603      	mov	r3, r0
 8006772:	71bb      	strb	r3, [r7, #6]
 8006774:	460b      	mov	r3, r1
 8006776:	717b      	strb	r3, [r7, #5]
 8006778:	4613      	mov	r3, r2
 800677a:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 800677c:	79fa      	ldrb	r2, [r7, #7]
 800677e:	797b      	ldrb	r3, [r7, #5]
 8006780:	4293      	cmp	r3, r2
 8006782:	bf28      	it	cs
 8006784:	4613      	movcs	r3, r2
 8006786:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8006788:	797a      	ldrb	r2, [r7, #5]
 800678a:	79fb      	ldrb	r3, [r7, #7]
 800678c:	4293      	cmp	r3, r2
 800678e:	bf38      	it	cc
 8006790:	4613      	movcc	r3, r2
 8006792:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8006794:	79ba      	ldrb	r2, [r7, #6]
 8006796:	793b      	ldrb	r3, [r7, #4]
 8006798:	4293      	cmp	r3, r2
 800679a:	bf28      	it	cs
 800679c:	4613      	movcs	r3, r2
 800679e:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 80067a0:	793a      	ldrb	r2, [r7, #4]
 80067a2:	79bb      	ldrb	r3, [r7, #6]
 80067a4:	4293      	cmp	r3, r2
 80067a6:	bf38      	it	cc
 80067a8:	4613      	movcc	r3, r2
 80067aa:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 80067ac:	7afb      	ldrb	r3, [r7, #11]
 80067ae:	73fb      	strb	r3, [r7, #15]
 80067b0:	e017      	b.n	80067e2 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 80067b2:	7b7b      	ldrb	r3, [r7, #13]
 80067b4:	73bb      	strb	r3, [r7, #14]
 80067b6:	e009      	b.n	80067cc <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 80067b8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80067bc:	7bf9      	ldrb	r1, [r7, #15]
 80067be:	7bbb      	ldrb	r3, [r7, #14]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7ff fa6b 	bl	8005c9c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 80067c6:	7bbb      	ldrb	r3, [r7, #14]
 80067c8:	3301      	adds	r3, #1
 80067ca:	73bb      	strb	r3, [r7, #14]
 80067cc:	7bba      	ldrb	r2, [r7, #14]
 80067ce:	7b3b      	ldrb	r3, [r7, #12]
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d803      	bhi.n	80067dc <ssd1306_FillRectangle+0x7e>
 80067d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	daed      	bge.n	80067b8 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
 80067de:	3301      	adds	r3, #1
 80067e0:	73fb      	strb	r3, [r7, #15]
 80067e2:	7bfa      	ldrb	r2, [r7, #15]
 80067e4:	7abb      	ldrb	r3, [r7, #10]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d803      	bhi.n	80067f2 <ssd1306_FillRectangle+0x94>
 80067ea:	7bfb      	ldrb	r3, [r7, #15]
 80067ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80067ee:	d9e0      	bls.n	80067b2 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 80067f0:	bf00      	nop
 80067f2:	bf00      	nop
}
 80067f4:	3714      	adds	r7, #20
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd90      	pop	{r4, r7, pc}
	...

080067fc <ssd1306_InvertRectangle>:

SSD1306_Error_t ssd1306_InvertRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
 80067fc:	b490      	push	{r4, r7}
 80067fe:	b086      	sub	sp, #24
 8006800:	af00      	add	r7, sp, #0
 8006802:	4604      	mov	r4, r0
 8006804:	4608      	mov	r0, r1
 8006806:	4611      	mov	r1, r2
 8006808:	461a      	mov	r2, r3
 800680a:	4623      	mov	r3, r4
 800680c:	71fb      	strb	r3, [r7, #7]
 800680e:	4603      	mov	r3, r0
 8006810:	71bb      	strb	r3, [r7, #6]
 8006812:	460b      	mov	r3, r1
 8006814:	717b      	strb	r3, [r7, #5]
 8006816:	4613      	mov	r3, r2
 8006818:	713b      	strb	r3, [r7, #4]
  if ((x2 >= SSD1306_WIDTH) || (y2 >= SSD1306_HEIGHT)) {
 800681a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800681e:	2b00      	cmp	r3, #0
 8006820:	db02      	blt.n	8006828 <ssd1306_InvertRectangle+0x2c>
 8006822:	793b      	ldrb	r3, [r7, #4]
 8006824:	2b3f      	cmp	r3, #63	@ 0x3f
 8006826:	d901      	bls.n	800682c <ssd1306_InvertRectangle+0x30>
    return SSD1306_ERR;
 8006828:	2301      	movs	r3, #1
 800682a:	e09c      	b.n	8006966 <ssd1306_InvertRectangle+0x16a>
  }
  if ((x1 > x2) || (y1 > y2)) {
 800682c:	79fa      	ldrb	r2, [r7, #7]
 800682e:	797b      	ldrb	r3, [r7, #5]
 8006830:	429a      	cmp	r2, r3
 8006832:	d803      	bhi.n	800683c <ssd1306_InvertRectangle+0x40>
 8006834:	79ba      	ldrb	r2, [r7, #6]
 8006836:	793b      	ldrb	r3, [r7, #4]
 8006838:	429a      	cmp	r2, r3
 800683a:	d901      	bls.n	8006840 <ssd1306_InvertRectangle+0x44>
    return SSD1306_ERR;
 800683c:	2301      	movs	r3, #1
 800683e:	e092      	b.n	8006966 <ssd1306_InvertRectangle+0x16a>
  }
  uint32_t i;
  if ((y1 / 8) != (y2 / 8)) {
 8006840:	79bb      	ldrb	r3, [r7, #6]
 8006842:	08db      	lsrs	r3, r3, #3
 8006844:	b2da      	uxtb	r2, r3
 8006846:	793b      	ldrb	r3, [r7, #4]
 8006848:	08db      	lsrs	r3, r3, #3
 800684a:	b2db      	uxtb	r3, r3
 800684c:	429a      	cmp	r2, r3
 800684e:	d057      	beq.n	8006900 <ssd1306_InvertRectangle+0x104>
    /* if rectangle doesn't lie on one 8px row */
    for (uint32_t x = x1; x <= x2; x++) {
 8006850:	79fb      	ldrb	r3, [r7, #7]
 8006852:	613b      	str	r3, [r7, #16]
 8006854:	e04f      	b.n	80068f6 <ssd1306_InvertRectangle+0xfa>
      i = x + (y1 / 8) * SSD1306_WIDTH;
 8006856:	79bb      	ldrb	r3, [r7, #6]
 8006858:	08db      	lsrs	r3, r3, #3
 800685a:	b2db      	uxtb	r3, r3
 800685c:	01db      	lsls	r3, r3, #7
 800685e:	461a      	mov	r2, r3
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	4413      	add	r3, r2
 8006864:	617b      	str	r3, [r7, #20]
      SSD1306_Buffer[i] ^= 0xFF << (y1 % 8);
 8006866:	4a42      	ldr	r2, [pc, #264]	@ (8006970 <ssd1306_InvertRectangle+0x174>)
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	4413      	add	r3, r2
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	b25a      	sxtb	r2, r3
 8006870:	79bb      	ldrb	r3, [r7, #6]
 8006872:	f003 0307 	and.w	r3, r3, #7
 8006876:	21ff      	movs	r1, #255	@ 0xff
 8006878:	fa01 f303 	lsl.w	r3, r1, r3
 800687c:	b25b      	sxtb	r3, r3
 800687e:	4053      	eors	r3, r2
 8006880:	b25b      	sxtb	r3, r3
 8006882:	b2d9      	uxtb	r1, r3
 8006884:	4a3a      	ldr	r2, [pc, #232]	@ (8006970 <ssd1306_InvertRectangle+0x174>)
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	4413      	add	r3, r2
 800688a:	460a      	mov	r2, r1
 800688c:	701a      	strb	r2, [r3, #0]
      i += SSD1306_WIDTH;
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	3380      	adds	r3, #128	@ 0x80
 8006892:	617b      	str	r3, [r7, #20]
      for (; i < x + (y2 / 8) * SSD1306_WIDTH; i += SSD1306_WIDTH) {
 8006894:	e00d      	b.n	80068b2 <ssd1306_InvertRectangle+0xb6>
        SSD1306_Buffer[i] ^= 0xFF;
 8006896:	4a36      	ldr	r2, [pc, #216]	@ (8006970 <ssd1306_InvertRectangle+0x174>)
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	4413      	add	r3, r2
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	43db      	mvns	r3, r3
 80068a0:	b2d9      	uxtb	r1, r3
 80068a2:	4a33      	ldr	r2, [pc, #204]	@ (8006970 <ssd1306_InvertRectangle+0x174>)
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	4413      	add	r3, r2
 80068a8:	460a      	mov	r2, r1
 80068aa:	701a      	strb	r2, [r3, #0]
      for (; i < x + (y2 / 8) * SSD1306_WIDTH; i += SSD1306_WIDTH) {
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	3380      	adds	r3, #128	@ 0x80
 80068b0:	617b      	str	r3, [r7, #20]
 80068b2:	793b      	ldrb	r3, [r7, #4]
 80068b4:	08db      	lsrs	r3, r3, #3
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	01db      	lsls	r3, r3, #7
 80068ba:	461a      	mov	r2, r3
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	4413      	add	r3, r2
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d3e7      	bcc.n	8006896 <ssd1306_InvertRectangle+0x9a>
      }
      SSD1306_Buffer[i] ^= 0xFF >> (7 - (y2 % 8));
 80068c6:	4a2a      	ldr	r2, [pc, #168]	@ (8006970 <ssd1306_InvertRectangle+0x174>)
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	4413      	add	r3, r2
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	b25a      	sxtb	r2, r3
 80068d0:	793b      	ldrb	r3, [r7, #4]
 80068d2:	43db      	mvns	r3, r3
 80068d4:	f003 0307 	and.w	r3, r3, #7
 80068d8:	21ff      	movs	r1, #255	@ 0xff
 80068da:	fa41 f303 	asr.w	r3, r1, r3
 80068de:	b25b      	sxtb	r3, r3
 80068e0:	4053      	eors	r3, r2
 80068e2:	b25b      	sxtb	r3, r3
 80068e4:	b2d9      	uxtb	r1, r3
 80068e6:	4a22      	ldr	r2, [pc, #136]	@ (8006970 <ssd1306_InvertRectangle+0x174>)
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	4413      	add	r3, r2
 80068ec:	460a      	mov	r2, r1
 80068ee:	701a      	strb	r2, [r3, #0]
    for (uint32_t x = x1; x <= x2; x++) {
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	3301      	adds	r3, #1
 80068f4:	613b      	str	r3, [r7, #16]
 80068f6:	797b      	ldrb	r3, [r7, #5]
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d9ab      	bls.n	8006856 <ssd1306_InvertRectangle+0x5a>
 80068fe:	e031      	b.n	8006964 <ssd1306_InvertRectangle+0x168>
    }
  } else {
    /* if rectangle lies on one 8px row */
    const uint8_t mask = (0xFF << (y1 % 8)) & (0xFF >> (7 - (y2 % 8)));
 8006900:	79bb      	ldrb	r3, [r7, #6]
 8006902:	f003 0307 	and.w	r3, r3, #7
 8006906:	22ff      	movs	r2, #255	@ 0xff
 8006908:	fa02 f303 	lsl.w	r3, r2, r3
 800690c:	b25a      	sxtb	r2, r3
 800690e:	793b      	ldrb	r3, [r7, #4]
 8006910:	43db      	mvns	r3, r3
 8006912:	f003 0307 	and.w	r3, r3, #7
 8006916:	21ff      	movs	r1, #255	@ 0xff
 8006918:	fa41 f303 	asr.w	r3, r1, r3
 800691c:	b25b      	sxtb	r3, r3
 800691e:	4013      	ands	r3, r2
 8006920:	b25b      	sxtb	r3, r3
 8006922:	73fb      	strb	r3, [r7, #15]
    for (i = x1 + (y1 / 8) * SSD1306_WIDTH;
 8006924:	79fa      	ldrb	r2, [r7, #7]
 8006926:	79bb      	ldrb	r3, [r7, #6]
 8006928:	08db      	lsrs	r3, r3, #3
 800692a:	b2db      	uxtb	r3, r3
 800692c:	01db      	lsls	r3, r3, #7
 800692e:	4413      	add	r3, r2
 8006930:	617b      	str	r3, [r7, #20]
 8006932:	e00e      	b.n	8006952 <ssd1306_InvertRectangle+0x156>
         i <= (uint32_t)x2 + (y2 / 8) * SSD1306_WIDTH; i++) {
      SSD1306_Buffer[i] ^= mask;
 8006934:	4a0e      	ldr	r2, [pc, #56]	@ (8006970 <ssd1306_InvertRectangle+0x174>)
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	4413      	add	r3, r2
 800693a:	781a      	ldrb	r2, [r3, #0]
 800693c:	7bfb      	ldrb	r3, [r7, #15]
 800693e:	4053      	eors	r3, r2
 8006940:	b2d9      	uxtb	r1, r3
 8006942:	4a0b      	ldr	r2, [pc, #44]	@ (8006970 <ssd1306_InvertRectangle+0x174>)
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	4413      	add	r3, r2
 8006948:	460a      	mov	r2, r1
 800694a:	701a      	strb	r2, [r3, #0]
         i <= (uint32_t)x2 + (y2 / 8) * SSD1306_WIDTH; i++) {
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	3301      	adds	r3, #1
 8006950:	617b      	str	r3, [r7, #20]
 8006952:	797b      	ldrb	r3, [r7, #5]
 8006954:	793a      	ldrb	r2, [r7, #4]
 8006956:	08d2      	lsrs	r2, r2, #3
 8006958:	b2d2      	uxtb	r2, r2
 800695a:	01d2      	lsls	r2, r2, #7
 800695c:	4413      	add	r3, r2
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	429a      	cmp	r2, r3
 8006962:	d9e7      	bls.n	8006934 <ssd1306_InvertRectangle+0x138>
    }
  }
  return SSD1306_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3718      	adds	r7, #24
 800696a:	46bd      	mov	sp, r7
 800696c:	bc90      	pop	{r4, r7}
 800696e:	4770      	bx	lr
 8006970:	2000046c 	.word	0x2000046c

08006974 <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	603a      	str	r2, [r7, #0]
 800697c:	461a      	mov	r2, r3
 800697e:	4603      	mov	r3, r0
 8006980:	71fb      	strb	r3, [r7, #7]
 8006982:	460b      	mov	r3, r1
 8006984:	71bb      	strb	r3, [r7, #6]
 8006986:	4613      	mov	r3, r2
 8006988:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800698a:	797b      	ldrb	r3, [r7, #5]
 800698c:	3307      	adds	r3, #7
 800698e:	2b00      	cmp	r3, #0
 8006990:	da00      	bge.n	8006994 <ssd1306_DrawBitmap+0x20>
 8006992:	3307      	adds	r3, #7
 8006994:	10db      	asrs	r3, r3, #3
 8006996:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8006998:	2300      	movs	r3, #0
 800699a:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800699c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	db3e      	blt.n	8006a22 <ssd1306_DrawBitmap+0xae>
 80069a4:	79bb      	ldrb	r3, [r7, #6]
 80069a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80069a8:	d83b      	bhi.n	8006a22 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80069aa:	2300      	movs	r3, #0
 80069ac:	73bb      	strb	r3, [r7, #14]
 80069ae:	e033      	b.n	8006a18 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80069b0:	2300      	movs	r3, #0
 80069b2:	737b      	strb	r3, [r7, #13]
 80069b4:	e026      	b.n	8006a04 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80069b6:	7b7b      	ldrb	r3, [r7, #13]
 80069b8:	f003 0307 	and.w	r3, r3, #7
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80069c0:	7bfb      	ldrb	r3, [r7, #15]
 80069c2:	005b      	lsls	r3, r3, #1
 80069c4:	73fb      	strb	r3, [r7, #15]
 80069c6:	e00d      	b.n	80069e4 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80069c8:	7bbb      	ldrb	r3, [r7, #14]
 80069ca:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80069ce:	fb02 f303 	mul.w	r3, r2, r3
 80069d2:	7b7a      	ldrb	r2, [r7, #13]
 80069d4:	08d2      	lsrs	r2, r2, #3
 80069d6:	b2d2      	uxtb	r2, r2
 80069d8:	4413      	add	r3, r2
 80069da:	461a      	mov	r2, r3
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	4413      	add	r3, r2
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80069e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	da08      	bge.n	80069fe <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 80069ec:	79fa      	ldrb	r2, [r7, #7]
 80069ee:	7b7b      	ldrb	r3, [r7, #13]
 80069f0:	4413      	add	r3, r2
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	7f3a      	ldrb	r2, [r7, #28]
 80069f6:	79b9      	ldrb	r1, [r7, #6]
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7ff f94f 	bl	8005c9c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80069fe:	7b7b      	ldrb	r3, [r7, #13]
 8006a00:	3301      	adds	r3, #1
 8006a02:	737b      	strb	r3, [r7, #13]
 8006a04:	7b7a      	ldrb	r2, [r7, #13]
 8006a06:	797b      	ldrb	r3, [r7, #5]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d3d4      	bcc.n	80069b6 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8006a0c:	7bbb      	ldrb	r3, [r7, #14]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	73bb      	strb	r3, [r7, #14]
 8006a12:	79bb      	ldrb	r3, [r7, #6]
 8006a14:	3301      	adds	r3, #1
 8006a16:	71bb      	strb	r3, [r7, #6]
 8006a18:	7bba      	ldrb	r2, [r7, #14]
 8006a1a:	7e3b      	ldrb	r3, [r7, #24]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d3c7      	bcc.n	80069b0 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8006a20:	e000      	b.n	8006a24 <ssd1306_DrawBitmap+0xb0>
        return;
 8006a22:	bf00      	nop
}
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b084      	sub	sp, #16
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	4603      	mov	r3, r0
 8006a32:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8006a34:	2381      	movs	r3, #129	@ 0x81
 8006a36:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f7ff f852 	bl	8005ae4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8006a40:	79fb      	ldrb	r3, [r7, #7]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7ff f84e 	bl	8005ae4 <ssd1306_WriteCommand>
}
 8006a48:	bf00      	nop
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	4603      	mov	r3, r0
 8006a58:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8006a5a:	79fb      	ldrb	r3, [r7, #7]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d005      	beq.n	8006a6c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8006a60:	23af      	movs	r3, #175	@ 0xaf
 8006a62:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8006a64:	4b08      	ldr	r3, [pc, #32]	@ (8006a88 <ssd1306_SetDisplayOn+0x38>)
 8006a66:	2201      	movs	r2, #1
 8006a68:	715a      	strb	r2, [r3, #5]
 8006a6a:	e004      	b.n	8006a76 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8006a6c:	23ae      	movs	r3, #174	@ 0xae
 8006a6e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8006a70:	4b05      	ldr	r3, [pc, #20]	@ (8006a88 <ssd1306_SetDisplayOn+0x38>)
 8006a72:	2200      	movs	r2, #0
 8006a74:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8006a76:	7bfb      	ldrb	r3, [r7, #15]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff f833 	bl	8005ae4 <ssd1306_WriteCommand>
}
 8006a7e:	bf00      	nop
 8006a80:	3710      	adds	r7, #16
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	2000086c 	.word	0x2000086c

08006a8c <ssd1306_TestBorder>:
0x00, 0x03, 0xFF, 0x00, 0x00, 0xFF, 0xC0, 0x00, 0x00, 0x00, 0xFF, 0x00, 0x00, 0xFF, 0x00, 0x00,
0x00, 0x00, 0x3F, 0x00, 0x00, 0xFC, 0x00, 0x00, 0x00, 0x00, 0x0F, 0x00, 0x00, 0xF0, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};

void ssd1306_TestBorder() {
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8006a92:	2000      	movs	r0, #0
 8006a94:	f7ff f8c2 	bl	8005c1c <ssd1306_Fill>
   
    uint8_t x = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	71fb      	strb	r3, [r7, #7]
    uint8_t y = 0;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	71bb      	strb	r3, [r7, #6]
    do {
        ssd1306_DrawPixel(x, y, Black);
 8006aa0:	79b9      	ldrb	r1, [r7, #6]
 8006aa2:	79fb      	ldrb	r3, [r7, #7]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7ff f8f8 	bl	8005c9c <ssd1306_DrawPixel>

        if((y == 0) && (x < (SSD1306_WIDTH-1)))
 8006aac:	79bb      	ldrb	r3, [r7, #6]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d106      	bne.n	8006ac0 <ssd1306_TestBorder+0x34>
 8006ab2:	79fb      	ldrb	r3, [r7, #7]
 8006ab4:	2b7e      	cmp	r3, #126	@ 0x7e
 8006ab6:	d803      	bhi.n	8006ac0 <ssd1306_TestBorder+0x34>
            x++;
 8006ab8:	79fb      	ldrb	r3, [r7, #7]
 8006aba:	3301      	adds	r3, #1
 8006abc:	71fb      	strb	r3, [r7, #7]
 8006abe:	e016      	b.n	8006aee <ssd1306_TestBorder+0x62>
        else if((x == (SSD1306_WIDTH-1)) && (y < (SSD1306_HEIGHT-1)))
 8006ac0:	79fb      	ldrb	r3, [r7, #7]
 8006ac2:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ac4:	d106      	bne.n	8006ad4 <ssd1306_TestBorder+0x48>
 8006ac6:	79bb      	ldrb	r3, [r7, #6]
 8006ac8:	2b3e      	cmp	r3, #62	@ 0x3e
 8006aca:	d803      	bhi.n	8006ad4 <ssd1306_TestBorder+0x48>
            y++;
 8006acc:	79bb      	ldrb	r3, [r7, #6]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	71bb      	strb	r3, [r7, #6]
 8006ad2:	e00c      	b.n	8006aee <ssd1306_TestBorder+0x62>
        else if((y == (SSD1306_HEIGHT-1)) && (x > 0)) 
 8006ad4:	79bb      	ldrb	r3, [r7, #6]
 8006ad6:	2b3f      	cmp	r3, #63	@ 0x3f
 8006ad8:	d106      	bne.n	8006ae8 <ssd1306_TestBorder+0x5c>
 8006ada:	79fb      	ldrb	r3, [r7, #7]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d003      	beq.n	8006ae8 <ssd1306_TestBorder+0x5c>
            x--;
 8006ae0:	79fb      	ldrb	r3, [r7, #7]
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	71fb      	strb	r3, [r7, #7]
 8006ae6:	e002      	b.n	8006aee <ssd1306_TestBorder+0x62>
        else
            y--;
 8006ae8:	79bb      	ldrb	r3, [r7, #6]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	71bb      	strb	r3, [r7, #6]

        ssd1306_DrawPixel(x, y, White);
 8006aee:	79b9      	ldrb	r1, [r7, #6]
 8006af0:	79fb      	ldrb	r3, [r7, #7]
 8006af2:	2201      	movs	r2, #1
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7ff f8d1 	bl	8005c9c <ssd1306_DrawPixel>
        ssd1306_UpdateScreen();
 8006afa:	f7ff f8a7 	bl	8005c4c <ssd1306_UpdateScreen>
    
        HAL_Delay(5);
 8006afe:	2005      	movs	r0, #5
 8006b00:	f7fb fe2e 	bl	8002760 <HAL_Delay>
    } while(x > 0 || y > 0);
 8006b04:	79fb      	ldrb	r3, [r7, #7]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d1ca      	bne.n	8006aa0 <ssd1306_TestBorder+0x14>
 8006b0a:	79bb      	ldrb	r3, [r7, #6]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d1c7      	bne.n	8006aa0 <ssd1306_TestBorder+0x14>
   
    HAL_Delay(1000);
 8006b10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006b14:	f7fb fe24 	bl	8002760 <HAL_Delay>
}
 8006b18:	bf00      	nop
 8006b1a:	3708      	adds	r7, #8
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <ssd1306_TestFonts1>:

void ssd1306_TestFonts1() {
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af02      	add	r7, sp, #8
    uint8_t y = 0;
 8006b26:	2300      	movs	r3, #0
 8006b28:	71fb      	strb	r3, [r7, #7]
    ssd1306_Fill(Black);
 8006b2a:	2000      	movs	r0, #0
 8006b2c:	f7ff f876 	bl	8005c1c <ssd1306_Fill>

    #ifdef SSD1306_INCLUDE_FONT_16x26
    ssd1306_SetCursor(2, y);
 8006b30:	79fb      	ldrb	r3, [r7, #7]
 8006b32:	4619      	mov	r1, r3
 8006b34:	2002      	movs	r0, #2
 8006b36:	f7ff f9bd 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 16x26", Font_16x26, White);
 8006b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8006bb0 <ssd1306_TestFonts1+0x90>)
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	9200      	str	r2, [sp, #0]
 8006b40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b42:	481c      	ldr	r0, [pc, #112]	@ (8006bb4 <ssd1306_TestFonts1+0x94>)
 8006b44:	f7ff f990 	bl	8005e68 <ssd1306_WriteString>
    y += 26;
 8006b48:	79fb      	ldrb	r3, [r7, #7]
 8006b4a:	331a      	adds	r3, #26
 8006b4c:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_11x18
    ssd1306_SetCursor(2, y);
 8006b4e:	79fb      	ldrb	r3, [r7, #7]
 8006b50:	4619      	mov	r1, r3
 8006b52:	2002      	movs	r0, #2
 8006b54:	f7ff f9ae 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 11x18", Font_11x18, White);
 8006b58:	4b17      	ldr	r3, [pc, #92]	@ (8006bb8 <ssd1306_TestFonts1+0x98>)
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	9200      	str	r2, [sp, #0]
 8006b5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b60:	4816      	ldr	r0, [pc, #88]	@ (8006bbc <ssd1306_TestFonts1+0x9c>)
 8006b62:	f7ff f981 	bl	8005e68 <ssd1306_WriteString>
    y += 18;
 8006b66:	79fb      	ldrb	r3, [r7, #7]
 8006b68:	3312      	adds	r3, #18
 8006b6a:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_7x10
    ssd1306_SetCursor(2, y);
 8006b6c:	79fb      	ldrb	r3, [r7, #7]
 8006b6e:	4619      	mov	r1, r3
 8006b70:	2002      	movs	r0, #2
 8006b72:	f7ff f99f 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 7x10", Font_7x10, White);
 8006b76:	4b12      	ldr	r3, [pc, #72]	@ (8006bc0 <ssd1306_TestFonts1+0xa0>)
 8006b78:	2201      	movs	r2, #1
 8006b7a:	9200      	str	r2, [sp, #0]
 8006b7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b7e:	4811      	ldr	r0, [pc, #68]	@ (8006bc4 <ssd1306_TestFonts1+0xa4>)
 8006b80:	f7ff f972 	bl	8005e68 <ssd1306_WriteString>
    y += 10;
 8006b84:	79fb      	ldrb	r3, [r7, #7]
 8006b86:	330a      	adds	r3, #10
 8006b88:	71fb      	strb	r3, [r7, #7]
    #endif

    #ifdef SSD1306_INCLUDE_FONT_6x8
    ssd1306_SetCursor(2, y);
 8006b8a:	79fb      	ldrb	r3, [r7, #7]
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	2002      	movs	r0, #2
 8006b90:	f7ff f990 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("Font 6x8", Font_6x8, White);
 8006b94:	4b0c      	ldr	r3, [pc, #48]	@ (8006bc8 <ssd1306_TestFonts1+0xa8>)
 8006b96:	2201      	movs	r2, #1
 8006b98:	9200      	str	r2, [sp, #0]
 8006b9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006b9c:	480b      	ldr	r0, [pc, #44]	@ (8006bcc <ssd1306_TestFonts1+0xac>)
 8006b9e:	f7ff f963 	bl	8005e68 <ssd1306_WriteString>
    #endif

    ssd1306_UpdateScreen();
 8006ba2:	f7ff f853 	bl	8005c4c <ssd1306_UpdateScreen>
}
 8006ba6:	bf00      	nop
 8006ba8:	3708      	adds	r7, #8
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	080105a8 	.word	0x080105a8
 8006bb4:	0800c4a8 	.word	0x0800c4a8
 8006bb8:	0801059c 	.word	0x0801059c
 8006bbc:	0800c4b4 	.word	0x0800c4b4
 8006bc0:	08010590 	.word	0x08010590
 8006bc4:	0800c4c0 	.word	0x0800c4c0
 8006bc8:	08010584 	.word	0x08010584
 8006bcc:	0800c4cc 	.word	0x0800c4cc

08006bd0 <ssd1306_TestFonts2>:

/*
 * This test shows how an 128x64 px OLED can replace a 0802 LCD.
 */
void ssd1306_TestFonts2() {
 8006bd0:	b590      	push	{r4, r7, lr}
 8006bd2:	b085      	sub	sp, #20
 8006bd4:	af02      	add	r7, sp, #8
#ifdef SSD1306_INCLUDE_FONT_16x24
    uint8_t x1, y1, x2, y2;

    ssd1306_Fill(Black);
 8006bd6:	2000      	movs	r0, #0
 8006bd8:	f7ff f820 	bl	8005c1c <ssd1306_Fill>

    ssd1306_SetCursor(0, 4);
 8006bdc:	2104      	movs	r1, #4
 8006bde:	2000      	movs	r0, #0
 8006be0:	f7ff f968 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("18.092.5", Font_16x24, White);
 8006be4:	4b14      	ldr	r3, [pc, #80]	@ (8006c38 <ssd1306_TestFonts2+0x68>)
 8006be6:	2201      	movs	r2, #1
 8006be8:	9200      	str	r2, [sp, #0]
 8006bea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006bec:	4813      	ldr	r0, [pc, #76]	@ (8006c3c <ssd1306_TestFonts2+0x6c>)
 8006bee:	f7ff f93b 	bl	8005e68 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 4+24+8);
 8006bf2:	2124      	movs	r1, #36	@ 0x24
 8006bf4:	2000      	movs	r0, #0
 8006bf6:	f7ff f95d 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("RIT+1000", Font_16x24, White);
 8006bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8006c38 <ssd1306_TestFonts2+0x68>)
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	9200      	str	r2, [sp, #0]
 8006c00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c02:	480f      	ldr	r0, [pc, #60]	@ (8006c40 <ssd1306_TestFonts2+0x70>)
 8006c04:	f7ff f930 	bl	8005e68 <ssd1306_WriteString>

    // underline
    x1 = 6*16;
 8006c08:	2360      	movs	r3, #96	@ 0x60
 8006c0a:	71fb      	strb	r3, [r7, #7]
    y1 = 4+24+8+24;
 8006c0c:	233c      	movs	r3, #60	@ 0x3c
 8006c0e:	71bb      	strb	r3, [r7, #6]
    x2 = x1+16;
 8006c10:	79fb      	ldrb	r3, [r7, #7]
 8006c12:	3310      	adds	r3, #16
 8006c14:	717b      	strb	r3, [r7, #5]
    y2 = y1+2;
 8006c16:	79bb      	ldrb	r3, [r7, #6]
 8006c18:	3302      	adds	r3, #2
 8006c1a:	713b      	strb	r3, [r7, #4]
    ssd1306_FillRectangle(x1, y1, x2, y2, White);
 8006c1c:	793b      	ldrb	r3, [r7, #4]
 8006c1e:	797a      	ldrb	r2, [r7, #5]
 8006c20:	79b9      	ldrb	r1, [r7, #6]
 8006c22:	79f8      	ldrb	r0, [r7, #7]
 8006c24:	2401      	movs	r4, #1
 8006c26:	9400      	str	r4, [sp, #0]
 8006c28:	f7ff fd99 	bl	800675e <ssd1306_FillRectangle>

    ssd1306_UpdateScreen();
 8006c2c:	f7ff f80e 	bl	8005c4c <ssd1306_UpdateScreen>
#endif
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd90      	pop	{r4, r7, pc}
 8006c38:	080105b4 	.word	0x080105b4
 8006c3c:	0800c4d8 	.word	0x0800c4d8
 8006c40:	0800c4e4 	.word	0x0800c4e4

08006c44 <ssd1306_TestFonts3>:

/*
 * Test of proportional (non-monospaced) font.
 */
void ssd1306_TestFonts3() {
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b082      	sub	sp, #8
 8006c48:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 8006c4a:	2000      	movs	r0, #0
 8006c4c:	f7fe ffe6 	bl	8005c1c <ssd1306_Fill>
    ssd1306_SetCursor(4, 24);
    ssd1306_WriteString("text... Sweet!", Font_16x15, White);
    ssd1306_SetCursor(4, 44);
    ssd1306_WriteString("3.1415  04:20", Font_16x15, White);
#elif defined(SSD1306_INCLUDE_FONT_11x18)
    ssd1306_SetCursor(4, 4);
 8006c50:	2104      	movs	r1, #4
 8006c52:	2004      	movs	r0, #4
 8006c54:	f7ff f92e 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("Skip test", Font_11x18, White);
 8006c58:	4b10      	ldr	r3, [pc, #64]	@ (8006c9c <ssd1306_TestFonts3+0x58>)
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	9200      	str	r2, [sp, #0]
 8006c5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c60:	480f      	ldr	r0, [pc, #60]	@ (8006ca0 <ssd1306_TestFonts3+0x5c>)
 8006c62:	f7ff f901 	bl	8005e68 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 24);
 8006c66:	2118      	movs	r1, #24
 8006c68:	2004      	movs	r0, #4
 8006c6a:	f7ff f923 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("Font not", Font_11x18, White);
 8006c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c9c <ssd1306_TestFonts3+0x58>)
 8006c70:	2201      	movs	r2, #1
 8006c72:	9200      	str	r2, [sp, #0]
 8006c74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c76:	480b      	ldr	r0, [pc, #44]	@ (8006ca4 <ssd1306_TestFonts3+0x60>)
 8006c78:	f7ff f8f6 	bl	8005e68 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 44);
 8006c7c:	212c      	movs	r1, #44	@ 0x2c
 8006c7e:	2004      	movs	r0, #4
 8006c80:	f7ff f918 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("included!", Font_11x18, White);
 8006c84:	4b05      	ldr	r3, [pc, #20]	@ (8006c9c <ssd1306_TestFonts3+0x58>)
 8006c86:	2201      	movs	r2, #1
 8006c88:	9200      	str	r2, [sp, #0]
 8006c8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c8c:	4806      	ldr	r0, [pc, #24]	@ (8006ca8 <ssd1306_TestFonts3+0x64>)
 8006c8e:	f7ff f8eb 	bl	8005e68 <ssd1306_WriteString>
#endif
    ssd1306_UpdateScreen();
 8006c92:	f7fe ffdb 	bl	8005c4c <ssd1306_UpdateScreen>
}
 8006c96:	bf00      	nop
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}
 8006c9c:	0801059c 	.word	0x0801059c
 8006ca0:	0800c4f0 	.word	0x0800c4f0
 8006ca4:	0800c4fc 	.word	0x0800c4fc
 8006ca8:	0800c508 	.word	0x0800c508

08006cac <ssd1306_TestFPS>:

void ssd1306_TestFPS() {
 8006cac:	b5b0      	push	{r4, r5, r7, lr}
 8006cae:	b09a      	sub	sp, #104	@ 0x68
 8006cb0:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 8006cb2:	2001      	movs	r0, #1
 8006cb4:	f7fe ffb2 	bl	8005c1c <ssd1306_Fill>
   
    uint32_t start = HAL_GetTick();
 8006cb8:	f7fb fd46 	bl	8002748 <HAL_GetTick>
 8006cbc:	65b8      	str	r0, [r7, #88]	@ 0x58
    uint32_t end = start;
 8006cbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006cc0:	657b      	str	r3, [r7, #84]	@ 0x54
    int fps = 0;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    char message[] = "ABCDEFGHIJK";
 8006cc6:	4a45      	ldr	r2, [pc, #276]	@ (8006ddc <ssd1306_TestFPS+0x130>)
 8006cc8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006ccc:	ca07      	ldmia	r2, {r0, r1, r2}
 8006cce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   
    ssd1306_SetCursor(2,0);
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	2002      	movs	r0, #2
 8006cd6:	f7ff f8ed 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("Testing...", Font_11x18, Black);
 8006cda:	4b41      	ldr	r3, [pc, #260]	@ (8006de0 <ssd1306_TestFPS+0x134>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	9200      	str	r2, [sp, #0]
 8006ce0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ce2:	4840      	ldr	r0, [pc, #256]	@ (8006de4 <ssd1306_TestFPS+0x138>)
 8006ce4:	f7ff f8c0 	bl	8005e68 <ssd1306_WriteString>
    ssd1306_SetCursor(2, 18*2);
 8006ce8:	2124      	movs	r1, #36	@ 0x24
 8006cea:	2002      	movs	r0, #2
 8006cec:	f7ff f8e2 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString("0123456789A", Font_11x18, Black);
 8006cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8006de0 <ssd1306_TestFPS+0x134>)
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	9200      	str	r2, [sp, #0]
 8006cf6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006cf8:	483b      	ldr	r0, [pc, #236]	@ (8006de8 <ssd1306_TestFPS+0x13c>)
 8006cfa:	f7ff f8b5 	bl	8005e68 <ssd1306_WriteString>
   
    do {
        ssd1306_SetCursor(2, 18);
 8006cfe:	2112      	movs	r1, #18
 8006d00:	2002      	movs	r0, #2
 8006d02:	f7ff f8d7 	bl	8005eb4 <ssd1306_SetCursor>
        ssd1306_WriteString(message, Font_11x18, Black);
 8006d06:	4b36      	ldr	r3, [pc, #216]	@ (8006de0 <ssd1306_TestFPS+0x134>)
 8006d08:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	9200      	str	r2, [sp, #0]
 8006d10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006d12:	f7ff f8a9 	bl	8005e68 <ssd1306_WriteString>
        ssd1306_UpdateScreen();
 8006d16:	f7fe ff99 	bl	8005c4c <ssd1306_UpdateScreen>
       
        char ch = message[0];
 8006d1a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8006d1e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        memmove(message, message+1, sizeof(message)-2);
 8006d22:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006d26:	3301      	adds	r3, #1
 8006d28:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8006d2c:	220a      	movs	r2, #10
 8006d2e:	4619      	mov	r1, r3
 8006d30:	f002 f858 	bl	8008de4 <memmove>
        message[sizeof(message)-2] = ch;
 8006d34:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8006d38:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

        fps++;
 8006d3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d3e:	3301      	adds	r3, #1
 8006d40:	65fb      	str	r3, [r7, #92]	@ 0x5c
        end = HAL_GetTick();
 8006d42:	f7fb fd01 	bl	8002748 <HAL_GetTick>
 8006d46:	6578      	str	r0, [r7, #84]	@ 0x54
    } while((end - start) < 5000);
 8006d48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d4c:	1ad3      	subs	r3, r2, r3
 8006d4e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d9d3      	bls.n	8006cfe <ssd1306_TestFPS+0x52>
   
    HAL_Delay(5000);
 8006d56:	f241 3088 	movw	r0, #5000	@ 0x1388
 8006d5a:	f7fb fd01 	bl	8002760 <HAL_Delay>

    char buff[64];
    fps = (float)fps / ((end - start) / 1000.0);
 8006d5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d60:	ee07 3a90 	vmov	s15, r3
 8006d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d68:	ee17 0a90 	vmov	r0, s15
 8006d6c:	f7f9 fbec 	bl	8000548 <__aeabi_f2d>
 8006d70:	4604      	mov	r4, r0
 8006d72:	460d      	mov	r5, r1
 8006d74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d78:	1ad3      	subs	r3, r2, r3
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7f9 fbc2 	bl	8000504 <__aeabi_ui2d>
 8006d80:	f04f 0200 	mov.w	r2, #0
 8006d84:	4b19      	ldr	r3, [pc, #100]	@ (8006dec <ssd1306_TestFPS+0x140>)
 8006d86:	f7f9 fd61 	bl	800084c <__aeabi_ddiv>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	4620      	mov	r0, r4
 8006d90:	4629      	mov	r1, r5
 8006d92:	f7f9 fd5b 	bl	800084c <__aeabi_ddiv>
 8006d96:	4602      	mov	r2, r0
 8006d98:	460b      	mov	r3, r1
 8006d9a:	4610      	mov	r0, r2
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	f7f9 fedb 	bl	8000b58 <__aeabi_d2iz>
 8006da2:	4603      	mov	r3, r0
 8006da4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    snprintf(buff, sizeof(buff), "~%d FPS", fps);
 8006da6:	1d38      	adds	r0, r7, #4
 8006da8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006daa:	4a11      	ldr	r2, [pc, #68]	@ (8006df0 <ssd1306_TestFPS+0x144>)
 8006dac:	2140      	movs	r1, #64	@ 0x40
 8006dae:	f001 f86d 	bl	8007e8c <sniprintf>
   
    ssd1306_Fill(White);
 8006db2:	2001      	movs	r0, #1
 8006db4:	f7fe ff32 	bl	8005c1c <ssd1306_Fill>
    ssd1306_SetCursor(2, 2);
 8006db8:	2102      	movs	r1, #2
 8006dba:	2002      	movs	r0, #2
 8006dbc:	f7ff f87a 	bl	8005eb4 <ssd1306_SetCursor>
    ssd1306_WriteString(buff, Font_11x18, Black);
 8006dc0:	4b07      	ldr	r3, [pc, #28]	@ (8006de0 <ssd1306_TestFPS+0x134>)
 8006dc2:	1d38      	adds	r0, r7, #4
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	9200      	str	r2, [sp, #0]
 8006dc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006dca:	f7ff f84d 	bl	8005e68 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8006dce:	f7fe ff3d 	bl	8005c4c <ssd1306_UpdateScreen>
}
 8006dd2:	bf00      	nop
 8006dd4:	3760      	adds	r7, #96	@ 0x60
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bdb0      	pop	{r4, r5, r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	0800c534 	.word	0x0800c534
 8006de0:	0801059c 	.word	0x0801059c
 8006de4:	0800c514 	.word	0x0800c514
 8006de8:	0800c520 	.word	0x0800c520
 8006dec:	408f4000 	.word	0x408f4000
 8006df0:	0800c52c 	.word	0x0800c52c

08006df4 <ssd1306_TestLine>:

void ssd1306_TestLine() {
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af02      	add	r7, sp, #8

  ssd1306_Line(1,1,SSD1306_WIDTH - 1,SSD1306_HEIGHT - 1,White);
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	233f      	movs	r3, #63	@ 0x3f
 8006e00:	227f      	movs	r2, #127	@ 0x7f
 8006e02:	2101      	movs	r1, #1
 8006e04:	2001      	movs	r0, #1
 8006e06:	f7ff f86d 	bl	8005ee4 <ssd1306_Line>
  ssd1306_Line(SSD1306_WIDTH - 1,1,1,SSD1306_HEIGHT - 1,White);
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	233f      	movs	r3, #63	@ 0x3f
 8006e10:	2201      	movs	r2, #1
 8006e12:	2101      	movs	r1, #1
 8006e14:	207f      	movs	r0, #127	@ 0x7f
 8006e16:	f7ff f865 	bl	8005ee4 <ssd1306_Line>
  ssd1306_UpdateScreen();
 8006e1a:	f7fe ff17 	bl	8005c4c <ssd1306_UpdateScreen>
  return;
 8006e1e:	bf00      	nop
}
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <ssd1306_TestRectangle>:

void ssd1306_TestRectangle() {
 8006e24:	b590      	push	{r4, r7, lr}
 8006e26:	b085      	sub	sp, #20
 8006e28:	af02      	add	r7, sp, #8
  uint32_t delta;

  for(delta = 0; delta < 5; delta ++) {
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	607b      	str	r3, [r7, #4]
 8006e2e:	e028      	b.n	8006e82 <ssd1306_TestRectangle+0x5e>
    ssd1306_DrawRectangle(1 + (5*delta),1 + (5*delta) ,SSD1306_WIDTH-1 - (5*delta),SSD1306_HEIGHT-1 - (5*delta),White);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	461a      	mov	r2, r3
 8006e36:	0092      	lsls	r2, r2, #2
 8006e38:	4413      	add	r3, r2
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	b2d8      	uxtb	r0, r3
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	461a      	mov	r2, r3
 8006e46:	0092      	lsls	r2, r2, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	b2d9      	uxtb	r1, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	461a      	mov	r2, r3
 8006e56:	0092      	lsls	r2, r2, #2
 8006e58:	4413      	add	r3, r2
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8006e60:	b2da      	uxtb	r2, r3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	461c      	mov	r4, r3
 8006e68:	00a4      	lsls	r4, r4, #2
 8006e6a:	4423      	add	r3, r4
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	2401      	movs	r4, #1
 8006e76:	9400      	str	r4, [sp, #0]
 8006e78:	f7ff fc3a 	bl	80066f0 <ssd1306_DrawRectangle>
  for(delta = 0; delta < 5; delta ++) {
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	607b      	str	r3, [r7, #4]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2b04      	cmp	r3, #4
 8006e86:	d9d3      	bls.n	8006e30 <ssd1306_TestRectangle+0xc>
  }
  ssd1306_UpdateScreen();
 8006e88:	f7fe fee0 	bl	8005c4c <ssd1306_UpdateScreen>
  return;
 8006e8c:	bf00      	nop
}
 8006e8e:	370c      	adds	r7, #12
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd90      	pop	{r4, r7, pc}

08006e94 <ssd1306_TestRectangleFill>:

void ssd1306_TestRectangleFill() {
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b082      	sub	sp, #8
 8006e98:	af02      	add	r7, sp, #8
  ssd1306_FillRectangle(31, 1, 65, 35, White);
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	9300      	str	r3, [sp, #0]
 8006e9e:	2323      	movs	r3, #35	@ 0x23
 8006ea0:	2241      	movs	r2, #65	@ 0x41
 8006ea2:	2101      	movs	r1, #1
 8006ea4:	201f      	movs	r0, #31
 8006ea6:	f7ff fc5a 	bl	800675e <ssd1306_FillRectangle>
  ssd1306_FillRectangle(10, 45, 70, 60, White);
 8006eaa:	2301      	movs	r3, #1
 8006eac:	9300      	str	r3, [sp, #0]
 8006eae:	233c      	movs	r3, #60	@ 0x3c
 8006eb0:	2246      	movs	r2, #70	@ 0x46
 8006eb2:	212d      	movs	r1, #45	@ 0x2d
 8006eb4:	200a      	movs	r0, #10
 8006eb6:	f7ff fc52 	bl	800675e <ssd1306_FillRectangle>
  ssd1306_FillRectangle(75, 10, 100, 45, White);
 8006eba:	2301      	movs	r3, #1
 8006ebc:	9300      	str	r3, [sp, #0]
 8006ebe:	232d      	movs	r3, #45	@ 0x2d
 8006ec0:	2264      	movs	r2, #100	@ 0x64
 8006ec2:	210a      	movs	r1, #10
 8006ec4:	204b      	movs	r0, #75	@ 0x4b
 8006ec6:	f7ff fc4a 	bl	800675e <ssd1306_FillRectangle>
  ssd1306_FillRectangle(55, 30, 80, 55, Black);
 8006eca:	2300      	movs	r3, #0
 8006ecc:	9300      	str	r3, [sp, #0]
 8006ece:	2337      	movs	r3, #55	@ 0x37
 8006ed0:	2250      	movs	r2, #80	@ 0x50
 8006ed2:	211e      	movs	r1, #30
 8006ed4:	2037      	movs	r0, #55	@ 0x37
 8006ed6:	f7ff fc42 	bl	800675e <ssd1306_FillRectangle>
  ssd1306_UpdateScreen();
 8006eda:	f7fe feb7 	bl	8005c4c <ssd1306_UpdateScreen>
}
 8006ede:	bf00      	nop
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <ssd1306_TestRectangleInvert>:

void ssd1306_TestRectangleInvert() {
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af02      	add	r7, sp, #8
#ifdef SSD1306_INCLUDE_FONT_11x18
  ssd1306_SetCursor(2, 0);
 8006eea:	2100      	movs	r1, #0
 8006eec:	2002      	movs	r0, #2
 8006eee:	f7fe ffe1 	bl	8005eb4 <ssd1306_SetCursor>
  ssd1306_WriteString("Black", Font_11x18, White);
 8006ef2:	4b27      	ldr	r3, [pc, #156]	@ (8006f90 <ssd1306_TestRectangleInvert+0xac>)
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	9200      	str	r2, [sp, #0]
 8006ef8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006efa:	4826      	ldr	r0, [pc, #152]	@ (8006f94 <ssd1306_TestRectangleInvert+0xb0>)
 8006efc:	f7fe ffb4 	bl	8005e68 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 20);
 8006f00:	2114      	movs	r1, #20
 8006f02:	2002      	movs	r0, #2
 8006f04:	f7fe ffd6 	bl	8005eb4 <ssd1306_SetCursor>
  ssd1306_WriteString("on", Font_11x18, White);
 8006f08:	4b21      	ldr	r3, [pc, #132]	@ (8006f90 <ssd1306_TestRectangleInvert+0xac>)
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	9200      	str	r2, [sp, #0]
 8006f0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f10:	4821      	ldr	r0, [pc, #132]	@ (8006f98 <ssd1306_TestRectangleInvert+0xb4>)
 8006f12:	f7fe ffa9 	bl	8005e68 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 40);
 8006f16:	2128      	movs	r1, #40	@ 0x28
 8006f18:	2002      	movs	r0, #2
 8006f1a:	f7fe ffcb 	bl	8005eb4 <ssd1306_SetCursor>
  ssd1306_WriteString("White", Font_11x18, White);
 8006f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8006f90 <ssd1306_TestRectangleInvert+0xac>)
 8006f20:	2201      	movs	r2, #1
 8006f22:	9200      	str	r2, [sp, #0]
 8006f24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f26:	481d      	ldr	r0, [pc, #116]	@ (8006f9c <ssd1306_TestRectangleInvert+0xb8>)
 8006f28:	f7fe ff9e 	bl	8005e68 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 0);
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	2042      	movs	r0, #66	@ 0x42
 8006f30:	f7fe ffc0 	bl	8005eb4 <ssd1306_SetCursor>
  ssd1306_WriteString("White", Font_11x18, White);
 8006f34:	4b16      	ldr	r3, [pc, #88]	@ (8006f90 <ssd1306_TestRectangleInvert+0xac>)
 8006f36:	2201      	movs	r2, #1
 8006f38:	9200      	str	r2, [sp, #0]
 8006f3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f3c:	4817      	ldr	r0, [pc, #92]	@ (8006f9c <ssd1306_TestRectangleInvert+0xb8>)
 8006f3e:	f7fe ff93 	bl	8005e68 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 20);
 8006f42:	2114      	movs	r1, #20
 8006f44:	2042      	movs	r0, #66	@ 0x42
 8006f46:	f7fe ffb5 	bl	8005eb4 <ssd1306_SetCursor>
  ssd1306_WriteString("on", Font_11x18, White);
 8006f4a:	4b11      	ldr	r3, [pc, #68]	@ (8006f90 <ssd1306_TestRectangleInvert+0xac>)
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	9200      	str	r2, [sp, #0]
 8006f50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f52:	4811      	ldr	r0, [pc, #68]	@ (8006f98 <ssd1306_TestRectangleInvert+0xb4>)
 8006f54:	f7fe ff88 	bl	8005e68 <ssd1306_WriteString>
  ssd1306_SetCursor(66, 40);
 8006f58:	2128      	movs	r1, #40	@ 0x28
 8006f5a:	2042      	movs	r0, #66	@ 0x42
 8006f5c:	f7fe ffaa 	bl	8005eb4 <ssd1306_SetCursor>
  ssd1306_WriteString("Black", Font_11x18, White);
 8006f60:	4b0b      	ldr	r3, [pc, #44]	@ (8006f90 <ssd1306_TestRectangleInvert+0xac>)
 8006f62:	2201      	movs	r2, #1
 8006f64:	9200      	str	r2, [sp, #0]
 8006f66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f68:	480a      	ldr	r0, [pc, #40]	@ (8006f94 <ssd1306_TestRectangleInvert+0xb0>)
 8006f6a:	f7fe ff7d 	bl	8005e68 <ssd1306_WriteString>
#else
  ssd1306_FillCircle(32, 32, 20, White);
  ssd1306_FillCircle(96, 32, 20, White);
#endif
  ssd1306_InvertRectangle(0,0,63,63);
 8006f6e:	233f      	movs	r3, #63	@ 0x3f
 8006f70:	223f      	movs	r2, #63	@ 0x3f
 8006f72:	2100      	movs	r1, #0
 8006f74:	2000      	movs	r0, #0
 8006f76:	f7ff fc41 	bl	80067fc <ssd1306_InvertRectangle>
  /* Test rectangle lies on one 8px page */
  ssd1306_InvertRectangle(2,58,125,60);
 8006f7a:	233c      	movs	r3, #60	@ 0x3c
 8006f7c:	227d      	movs	r2, #125	@ 0x7d
 8006f7e:	213a      	movs	r1, #58	@ 0x3a
 8006f80:	2002      	movs	r0, #2
 8006f82:	f7ff fc3b 	bl	80067fc <ssd1306_InvertRectangle>
  ssd1306_UpdateScreen();
 8006f86:	f7fe fe61 	bl	8005c4c <ssd1306_UpdateScreen>
}
 8006f8a:	bf00      	nop
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	0801059c 	.word	0x0801059c
 8006f94:	0800c540 	.word	0x0800c540
 8006f98:	0800c548 	.word	0x0800c548
 8006f9c:	0800c54c 	.word	0x0800c54c

08006fa0 <ssd1306_TestCircle>:

void ssd1306_TestCircle() {
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af00      	add	r7, sp, #0
  uint32_t delta;

  for(delta = 0; delta < 5; delta ++) {
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	607b      	str	r3, [r7, #4]
 8006faa:	e010      	b.n	8006fce <ssd1306_TestCircle+0x2e>
    ssd1306_DrawCircle(20*delta+30, 15, 10, White);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	0092      	lsls	r2, r2, #2
 8006fb4:	4413      	add	r3, r2
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	331e      	adds	r3, #30
 8006fbc:	b2d8      	uxtb	r0, r3
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	220a      	movs	r2, #10
 8006fc2:	210f      	movs	r1, #15
 8006fc4:	f7ff fa9a 	bl	80064fc <ssd1306_DrawCircle>
  for(delta = 0; delta < 5; delta ++) {
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	607b      	str	r3, [r7, #4]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2b04      	cmp	r3, #4
 8006fd2:	d9eb      	bls.n	8006fac <ssd1306_TestCircle+0xc>
  }

  for(delta = 0; delta < 5; delta ++) {
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	607b      	str	r3, [r7, #4]
 8006fd8:	e011      	b.n	8006ffe <ssd1306_TestCircle+0x5e>
    ssd1306_FillCircle(23*delta+15, 40, 10, White);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	461a      	mov	r2, r3
 8006fe0:	0052      	lsls	r2, r2, #1
 8006fe2:	441a      	add	r2, r3
 8006fe4:	00d2      	lsls	r2, r2, #3
 8006fe6:	1ad3      	subs	r3, r2, r3
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	330f      	adds	r3, #15
 8006fec:	b2d8      	uxtb	r0, r3
 8006fee:	2301      	movs	r3, #1
 8006ff0:	220a      	movs	r2, #10
 8006ff2:	2128      	movs	r1, #40	@ 0x28
 8006ff4:	f7ff fb09 	bl	800660a <ssd1306_FillCircle>
  for(delta = 0; delta < 5; delta ++) {
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	607b      	str	r3, [r7, #4]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2b04      	cmp	r3, #4
 8007002:	d9ea      	bls.n	8006fda <ssd1306_TestCircle+0x3a>
  }

  ssd1306_UpdateScreen();
 8007004:	f7fe fe22 	bl	8005c4c <ssd1306_UpdateScreen>
  return;
 8007008:	bf00      	nop
}
 800700a:	3708      	adds	r7, #8
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <ssd1306_TestArc>:

void ssd1306_TestArc() {
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af02      	add	r7, sp, #8
  ssd1306_DrawArc(30, 30, 30, 20, 270, White);
 8007016:	2301      	movs	r3, #1
 8007018:	9301      	str	r3, [sp, #4]
 800701a:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 800701e:	9300      	str	r3, [sp, #0]
 8007020:	2314      	movs	r3, #20
 8007022:	221e      	movs	r2, #30
 8007024:	211e      	movs	r1, #30
 8007026:	201e      	movs	r0, #30
 8007028:	f7ff f840 	bl	80060ac <ssd1306_DrawArc>
  ssd1306_DrawArcWithRadiusLine(80, 55, 10, 30, 270, White);
 800702c:	2301      	movs	r3, #1
 800702e:	9301      	str	r3, [sp, #4]
 8007030:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8007034:	9300      	str	r3, [sp, #0]
 8007036:	231e      	movs	r3, #30
 8007038:	220a      	movs	r2, #10
 800703a:	2137      	movs	r1, #55	@ 0x37
 800703c:	2050      	movs	r0, #80	@ 0x50
 800703e:	f7ff f91d 	bl	800627c <ssd1306_DrawArcWithRadiusLine>
  ssd1306_UpdateScreen();
 8007042:	f7fe fe03 	bl	8005c4c <ssd1306_UpdateScreen>
  return;
 8007046:	bf00      	nop
}
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <ssd1306_TestPolyline>:

void ssd1306_TestPolyline() {
 800704c:	b590      	push	{r4, r7, lr}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
  SSD1306_VERTEX loc_vertex[] =
 8007052:	4b08      	ldr	r3, [pc, #32]	@ (8007074 <ssd1306_TestPolyline+0x28>)
 8007054:	463c      	mov	r4, r7
 8007056:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007058:	c407      	stmia	r4!, {r0, r1, r2}
 800705a:	8023      	strh	r3, [r4, #0]
      {45,16},
      {50,10},
      {53,16}
  };

  ssd1306_Polyline(loc_vertex,sizeof(loc_vertex)/sizeof(loc_vertex[0]),White);
 800705c:	463b      	mov	r3, r7
 800705e:	2201      	movs	r2, #1
 8007060:	2107      	movs	r1, #7
 8007062:	4618      	mov	r0, r3
 8007064:	f7fe ffaa 	bl	8005fbc <ssd1306_Polyline>
  ssd1306_UpdateScreen();
 8007068:	f7fe fdf0 	bl	8005c4c <ssd1306_UpdateScreen>
  return;
 800706c:	bf00      	nop
}
 800706e:	3714      	adds	r7, #20
 8007070:	46bd      	mov	sp, r7
 8007072:	bd90      	pop	{r4, r7, pc}
 8007074:	0800c554 	.word	0x0800c554

08007078 <ssd1306_TestDrawBitmap>:

void ssd1306_TestDrawBitmap()
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 800707e:	2001      	movs	r0, #1
 8007080:	f7fe fdcc 	bl	8005c1c <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,garfield_128x64,128,64,Black);
 8007084:	2300      	movs	r3, #0
 8007086:	9301      	str	r3, [sp, #4]
 8007088:	2340      	movs	r3, #64	@ 0x40
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	2380      	movs	r3, #128	@ 0x80
 800708e:	4a18      	ldr	r2, [pc, #96]	@ (80070f0 <ssd1306_TestDrawBitmap+0x78>)
 8007090:	2100      	movs	r1, #0
 8007092:	2000      	movs	r0, #0
 8007094:	f7ff fc6e 	bl	8006974 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8007098:	f7fe fdd8 	bl	8005c4c <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 800709c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80070a0:	f7fb fb5e 	bl	8002760 <HAL_Delay>
    ssd1306_Fill(Black);
 80070a4:	2000      	movs	r0, #0
 80070a6:	f7fe fdb9 	bl	8005c1c <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,github_logo_64x64,64,64,White);
 80070aa:	2301      	movs	r3, #1
 80070ac:	9301      	str	r3, [sp, #4]
 80070ae:	2340      	movs	r3, #64	@ 0x40
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	2340      	movs	r3, #64	@ 0x40
 80070b4:	4a0f      	ldr	r2, [pc, #60]	@ (80070f4 <ssd1306_TestDrawBitmap+0x7c>)
 80070b6:	2100      	movs	r1, #0
 80070b8:	2020      	movs	r0, #32
 80070ba:	f7ff fc5b 	bl	8006974 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 80070be:	f7fe fdc5 	bl	8005c4c <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 80070c2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80070c6:	f7fb fb4b 	bl	8002760 <HAL_Delay>
    ssd1306_Fill(White);
 80070ca:	2001      	movs	r0, #1
 80070cc:	f7fe fda6 	bl	8005c1c <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,github_logo_64x64,64,64,Black);
 80070d0:	2300      	movs	r3, #0
 80070d2:	9301      	str	r3, [sp, #4]
 80070d4:	2340      	movs	r3, #64	@ 0x40
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	2340      	movs	r3, #64	@ 0x40
 80070da:	4a06      	ldr	r2, [pc, #24]	@ (80070f4 <ssd1306_TestDrawBitmap+0x7c>)
 80070dc:	2100      	movs	r1, #0
 80070de:	2020      	movs	r0, #32
 80070e0:	f7ff fc48 	bl	8006974 <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 80070e4:	f7fe fdb2 	bl	8005c4c <ssd1306_UpdateScreen>
}
 80070e8:	bf00      	nop
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	080105c0 	.word	0x080105c0
 80070f4:	080109c0 	.word	0x080109c0

080070f8 <ssd1306_TestAll>:

void ssd1306_TestAll() {
 80070f8:	b580      	push	{r7, lr}
 80070fa:	af00      	add	r7, sp, #0
    ssd1306_Init();
 80070fc:	f7fe fd24 	bl	8005b48 <ssd1306_Init>

    ssd1306_TestFPS();
 8007100:	f7ff fdd4 	bl	8006cac <ssd1306_TestFPS>
    HAL_Delay(3000);
 8007104:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8007108:	f7fb fb2a 	bl	8002760 <HAL_Delay>
    ssd1306_TestBorder();
 800710c:	f7ff fcbe 	bl	8006a8c <ssd1306_TestBorder>
    ssd1306_TestFonts1();
 8007110:	f7ff fd06 	bl	8006b20 <ssd1306_TestFonts1>
    HAL_Delay(3000);
 8007114:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8007118:	f7fb fb22 	bl	8002760 <HAL_Delay>
    ssd1306_TestFonts2();
 800711c:	f7ff fd58 	bl	8006bd0 <ssd1306_TestFonts2>
    HAL_Delay(3000);
 8007120:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8007124:	f7fb fb1c 	bl	8002760 <HAL_Delay>
    ssd1306_TestFonts3();
 8007128:	f7ff fd8c 	bl	8006c44 <ssd1306_TestFonts3>
    HAL_Delay(3000);
 800712c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8007130:	f7fb fb16 	bl	8002760 <HAL_Delay>
    ssd1306_Fill(Black);
 8007134:	2000      	movs	r0, #0
 8007136:	f7fe fd71 	bl	8005c1c <ssd1306_Fill>
    ssd1306_TestRectangle();
 800713a:	f7ff fe73 	bl	8006e24 <ssd1306_TestRectangle>
    ssd1306_TestLine();
 800713e:	f7ff fe59 	bl	8006df4 <ssd1306_TestLine>
    HAL_Delay(3000);
 8007142:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8007146:	f7fb fb0b 	bl	8002760 <HAL_Delay>
    ssd1306_Fill(Black);
 800714a:	2000      	movs	r0, #0
 800714c:	f7fe fd66 	bl	8005c1c <ssd1306_Fill>
    ssd1306_TestRectangleFill();
 8007150:	f7ff fea0 	bl	8006e94 <ssd1306_TestRectangleFill>
    HAL_Delay(3000);
 8007154:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8007158:	f7fb fb02 	bl	8002760 <HAL_Delay>
    ssd1306_Fill(Black);
 800715c:	2000      	movs	r0, #0
 800715e:	f7fe fd5d 	bl	8005c1c <ssd1306_Fill>
    ssd1306_TestRectangleInvert();
 8007162:	f7ff febf 	bl	8006ee4 <ssd1306_TestRectangleInvert>
    HAL_Delay(3000);
 8007166:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800716a:	f7fb faf9 	bl	8002760 <HAL_Delay>
    ssd1306_Fill(Black);
 800716e:	2000      	movs	r0, #0
 8007170:	f7fe fd54 	bl	8005c1c <ssd1306_Fill>
    ssd1306_TestPolyline();
 8007174:	f7ff ff6a 	bl	800704c <ssd1306_TestPolyline>
    HAL_Delay(3000);
 8007178:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800717c:	f7fb faf0 	bl	8002760 <HAL_Delay>
    ssd1306_Fill(Black);
 8007180:	2000      	movs	r0, #0
 8007182:	f7fe fd4b 	bl	8005c1c <ssd1306_Fill>
    ssd1306_TestArc();
 8007186:	f7ff ff43 	bl	8007010 <ssd1306_TestArc>
    HAL_Delay(3000);
 800718a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800718e:	f7fb fae7 	bl	8002760 <HAL_Delay>
    ssd1306_Fill(Black);
 8007192:	2000      	movs	r0, #0
 8007194:	f7fe fd42 	bl	8005c1c <ssd1306_Fill>
    ssd1306_TestCircle();
 8007198:	f7ff ff02 	bl	8006fa0 <ssd1306_TestCircle>
    HAL_Delay(3000);
 800719c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80071a0:	f7fb fade 	bl	8002760 <HAL_Delay>
    ssd1306_TestDrawBitmap();
 80071a4:	f7ff ff68 	bl	8007078 <ssd1306_TestDrawBitmap>
    HAL_Delay(3000);
 80071a8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80071ac:	f7fb fad8 	bl	8002760 <HAL_Delay>
}
 80071b0:	bf00      	nop
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <__cvt>:
 80071b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071b8:	ec57 6b10 	vmov	r6, r7, d0
 80071bc:	2f00      	cmp	r7, #0
 80071be:	460c      	mov	r4, r1
 80071c0:	4619      	mov	r1, r3
 80071c2:	463b      	mov	r3, r7
 80071c4:	bfbb      	ittet	lt
 80071c6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80071ca:	461f      	movlt	r7, r3
 80071cc:	2300      	movge	r3, #0
 80071ce:	232d      	movlt	r3, #45	@ 0x2d
 80071d0:	700b      	strb	r3, [r1, #0]
 80071d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071d4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80071d8:	4691      	mov	r9, r2
 80071da:	f023 0820 	bic.w	r8, r3, #32
 80071de:	bfbc      	itt	lt
 80071e0:	4632      	movlt	r2, r6
 80071e2:	4616      	movlt	r6, r2
 80071e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80071e8:	d005      	beq.n	80071f6 <__cvt+0x42>
 80071ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80071ee:	d100      	bne.n	80071f2 <__cvt+0x3e>
 80071f0:	3401      	adds	r4, #1
 80071f2:	2102      	movs	r1, #2
 80071f4:	e000      	b.n	80071f8 <__cvt+0x44>
 80071f6:	2103      	movs	r1, #3
 80071f8:	ab03      	add	r3, sp, #12
 80071fa:	9301      	str	r3, [sp, #4]
 80071fc:	ab02      	add	r3, sp, #8
 80071fe:	9300      	str	r3, [sp, #0]
 8007200:	ec47 6b10 	vmov	d0, r6, r7
 8007204:	4653      	mov	r3, sl
 8007206:	4622      	mov	r2, r4
 8007208:	f001 fee6 	bl	8008fd8 <_dtoa_r>
 800720c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007210:	4605      	mov	r5, r0
 8007212:	d119      	bne.n	8007248 <__cvt+0x94>
 8007214:	f019 0f01 	tst.w	r9, #1
 8007218:	d00e      	beq.n	8007238 <__cvt+0x84>
 800721a:	eb00 0904 	add.w	r9, r0, r4
 800721e:	2200      	movs	r2, #0
 8007220:	2300      	movs	r3, #0
 8007222:	4630      	mov	r0, r6
 8007224:	4639      	mov	r1, r7
 8007226:	f7f9 fc4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800722a:	b108      	cbz	r0, 8007230 <__cvt+0x7c>
 800722c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007230:	2230      	movs	r2, #48	@ 0x30
 8007232:	9b03      	ldr	r3, [sp, #12]
 8007234:	454b      	cmp	r3, r9
 8007236:	d31e      	bcc.n	8007276 <__cvt+0xc2>
 8007238:	9b03      	ldr	r3, [sp, #12]
 800723a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800723c:	1b5b      	subs	r3, r3, r5
 800723e:	4628      	mov	r0, r5
 8007240:	6013      	str	r3, [r2, #0]
 8007242:	b004      	add	sp, #16
 8007244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007248:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800724c:	eb00 0904 	add.w	r9, r0, r4
 8007250:	d1e5      	bne.n	800721e <__cvt+0x6a>
 8007252:	7803      	ldrb	r3, [r0, #0]
 8007254:	2b30      	cmp	r3, #48	@ 0x30
 8007256:	d10a      	bne.n	800726e <__cvt+0xba>
 8007258:	2200      	movs	r2, #0
 800725a:	2300      	movs	r3, #0
 800725c:	4630      	mov	r0, r6
 800725e:	4639      	mov	r1, r7
 8007260:	f7f9 fc32 	bl	8000ac8 <__aeabi_dcmpeq>
 8007264:	b918      	cbnz	r0, 800726e <__cvt+0xba>
 8007266:	f1c4 0401 	rsb	r4, r4, #1
 800726a:	f8ca 4000 	str.w	r4, [sl]
 800726e:	f8da 3000 	ldr.w	r3, [sl]
 8007272:	4499      	add	r9, r3
 8007274:	e7d3      	b.n	800721e <__cvt+0x6a>
 8007276:	1c59      	adds	r1, r3, #1
 8007278:	9103      	str	r1, [sp, #12]
 800727a:	701a      	strb	r2, [r3, #0]
 800727c:	e7d9      	b.n	8007232 <__cvt+0x7e>

0800727e <__exponent>:
 800727e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007280:	2900      	cmp	r1, #0
 8007282:	bfba      	itte	lt
 8007284:	4249      	neglt	r1, r1
 8007286:	232d      	movlt	r3, #45	@ 0x2d
 8007288:	232b      	movge	r3, #43	@ 0x2b
 800728a:	2909      	cmp	r1, #9
 800728c:	7002      	strb	r2, [r0, #0]
 800728e:	7043      	strb	r3, [r0, #1]
 8007290:	dd29      	ble.n	80072e6 <__exponent+0x68>
 8007292:	f10d 0307 	add.w	r3, sp, #7
 8007296:	461d      	mov	r5, r3
 8007298:	270a      	movs	r7, #10
 800729a:	461a      	mov	r2, r3
 800729c:	fbb1 f6f7 	udiv	r6, r1, r7
 80072a0:	fb07 1416 	mls	r4, r7, r6, r1
 80072a4:	3430      	adds	r4, #48	@ 0x30
 80072a6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80072aa:	460c      	mov	r4, r1
 80072ac:	2c63      	cmp	r4, #99	@ 0x63
 80072ae:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80072b2:	4631      	mov	r1, r6
 80072b4:	dcf1      	bgt.n	800729a <__exponent+0x1c>
 80072b6:	3130      	adds	r1, #48	@ 0x30
 80072b8:	1e94      	subs	r4, r2, #2
 80072ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80072be:	1c41      	adds	r1, r0, #1
 80072c0:	4623      	mov	r3, r4
 80072c2:	42ab      	cmp	r3, r5
 80072c4:	d30a      	bcc.n	80072dc <__exponent+0x5e>
 80072c6:	f10d 0309 	add.w	r3, sp, #9
 80072ca:	1a9b      	subs	r3, r3, r2
 80072cc:	42ac      	cmp	r4, r5
 80072ce:	bf88      	it	hi
 80072d0:	2300      	movhi	r3, #0
 80072d2:	3302      	adds	r3, #2
 80072d4:	4403      	add	r3, r0
 80072d6:	1a18      	subs	r0, r3, r0
 80072d8:	b003      	add	sp, #12
 80072da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072dc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80072e0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80072e4:	e7ed      	b.n	80072c2 <__exponent+0x44>
 80072e6:	2330      	movs	r3, #48	@ 0x30
 80072e8:	3130      	adds	r1, #48	@ 0x30
 80072ea:	7083      	strb	r3, [r0, #2]
 80072ec:	70c1      	strb	r1, [r0, #3]
 80072ee:	1d03      	adds	r3, r0, #4
 80072f0:	e7f1      	b.n	80072d6 <__exponent+0x58>
	...

080072f4 <_printf_float>:
 80072f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f8:	b08d      	sub	sp, #52	@ 0x34
 80072fa:	460c      	mov	r4, r1
 80072fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007300:	4616      	mov	r6, r2
 8007302:	461f      	mov	r7, r3
 8007304:	4605      	mov	r5, r0
 8007306:	f001 fd8f 	bl	8008e28 <_localeconv_r>
 800730a:	6803      	ldr	r3, [r0, #0]
 800730c:	9304      	str	r3, [sp, #16]
 800730e:	4618      	mov	r0, r3
 8007310:	f7f8 ffae 	bl	8000270 <strlen>
 8007314:	2300      	movs	r3, #0
 8007316:	930a      	str	r3, [sp, #40]	@ 0x28
 8007318:	f8d8 3000 	ldr.w	r3, [r8]
 800731c:	9005      	str	r0, [sp, #20]
 800731e:	3307      	adds	r3, #7
 8007320:	f023 0307 	bic.w	r3, r3, #7
 8007324:	f103 0208 	add.w	r2, r3, #8
 8007328:	f894 a018 	ldrb.w	sl, [r4, #24]
 800732c:	f8d4 b000 	ldr.w	fp, [r4]
 8007330:	f8c8 2000 	str.w	r2, [r8]
 8007334:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007338:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800733c:	9307      	str	r3, [sp, #28]
 800733e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007342:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007346:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800734a:	4b9c      	ldr	r3, [pc, #624]	@ (80075bc <_printf_float+0x2c8>)
 800734c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007350:	f7f9 fbec 	bl	8000b2c <__aeabi_dcmpun>
 8007354:	bb70      	cbnz	r0, 80073b4 <_printf_float+0xc0>
 8007356:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800735a:	4b98      	ldr	r3, [pc, #608]	@ (80075bc <_printf_float+0x2c8>)
 800735c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007360:	f7f9 fbc6 	bl	8000af0 <__aeabi_dcmple>
 8007364:	bb30      	cbnz	r0, 80073b4 <_printf_float+0xc0>
 8007366:	2200      	movs	r2, #0
 8007368:	2300      	movs	r3, #0
 800736a:	4640      	mov	r0, r8
 800736c:	4649      	mov	r1, r9
 800736e:	f7f9 fbb5 	bl	8000adc <__aeabi_dcmplt>
 8007372:	b110      	cbz	r0, 800737a <_printf_float+0x86>
 8007374:	232d      	movs	r3, #45	@ 0x2d
 8007376:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800737a:	4a91      	ldr	r2, [pc, #580]	@ (80075c0 <_printf_float+0x2cc>)
 800737c:	4b91      	ldr	r3, [pc, #580]	@ (80075c4 <_printf_float+0x2d0>)
 800737e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007382:	bf94      	ite	ls
 8007384:	4690      	movls	r8, r2
 8007386:	4698      	movhi	r8, r3
 8007388:	2303      	movs	r3, #3
 800738a:	6123      	str	r3, [r4, #16]
 800738c:	f02b 0304 	bic.w	r3, fp, #4
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	f04f 0900 	mov.w	r9, #0
 8007396:	9700      	str	r7, [sp, #0]
 8007398:	4633      	mov	r3, r6
 800739a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800739c:	4621      	mov	r1, r4
 800739e:	4628      	mov	r0, r5
 80073a0:	f000 f9d2 	bl	8007748 <_printf_common>
 80073a4:	3001      	adds	r0, #1
 80073a6:	f040 808d 	bne.w	80074c4 <_printf_float+0x1d0>
 80073aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073ae:	b00d      	add	sp, #52	@ 0x34
 80073b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b4:	4642      	mov	r2, r8
 80073b6:	464b      	mov	r3, r9
 80073b8:	4640      	mov	r0, r8
 80073ba:	4649      	mov	r1, r9
 80073bc:	f7f9 fbb6 	bl	8000b2c <__aeabi_dcmpun>
 80073c0:	b140      	cbz	r0, 80073d4 <_printf_float+0xe0>
 80073c2:	464b      	mov	r3, r9
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	bfbc      	itt	lt
 80073c8:	232d      	movlt	r3, #45	@ 0x2d
 80073ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80073ce:	4a7e      	ldr	r2, [pc, #504]	@ (80075c8 <_printf_float+0x2d4>)
 80073d0:	4b7e      	ldr	r3, [pc, #504]	@ (80075cc <_printf_float+0x2d8>)
 80073d2:	e7d4      	b.n	800737e <_printf_float+0x8a>
 80073d4:	6863      	ldr	r3, [r4, #4]
 80073d6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80073da:	9206      	str	r2, [sp, #24]
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	d13b      	bne.n	8007458 <_printf_float+0x164>
 80073e0:	2306      	movs	r3, #6
 80073e2:	6063      	str	r3, [r4, #4]
 80073e4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80073e8:	2300      	movs	r3, #0
 80073ea:	6022      	str	r2, [r4, #0]
 80073ec:	9303      	str	r3, [sp, #12]
 80073ee:	ab0a      	add	r3, sp, #40	@ 0x28
 80073f0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80073f4:	ab09      	add	r3, sp, #36	@ 0x24
 80073f6:	9300      	str	r3, [sp, #0]
 80073f8:	6861      	ldr	r1, [r4, #4]
 80073fa:	ec49 8b10 	vmov	d0, r8, r9
 80073fe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007402:	4628      	mov	r0, r5
 8007404:	f7ff fed6 	bl	80071b4 <__cvt>
 8007408:	9b06      	ldr	r3, [sp, #24]
 800740a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800740c:	2b47      	cmp	r3, #71	@ 0x47
 800740e:	4680      	mov	r8, r0
 8007410:	d129      	bne.n	8007466 <_printf_float+0x172>
 8007412:	1cc8      	adds	r0, r1, #3
 8007414:	db02      	blt.n	800741c <_printf_float+0x128>
 8007416:	6863      	ldr	r3, [r4, #4]
 8007418:	4299      	cmp	r1, r3
 800741a:	dd41      	ble.n	80074a0 <_printf_float+0x1ac>
 800741c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007420:	fa5f fa8a 	uxtb.w	sl, sl
 8007424:	3901      	subs	r1, #1
 8007426:	4652      	mov	r2, sl
 8007428:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800742c:	9109      	str	r1, [sp, #36]	@ 0x24
 800742e:	f7ff ff26 	bl	800727e <__exponent>
 8007432:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007434:	1813      	adds	r3, r2, r0
 8007436:	2a01      	cmp	r2, #1
 8007438:	4681      	mov	r9, r0
 800743a:	6123      	str	r3, [r4, #16]
 800743c:	dc02      	bgt.n	8007444 <_printf_float+0x150>
 800743e:	6822      	ldr	r2, [r4, #0]
 8007440:	07d2      	lsls	r2, r2, #31
 8007442:	d501      	bpl.n	8007448 <_printf_float+0x154>
 8007444:	3301      	adds	r3, #1
 8007446:	6123      	str	r3, [r4, #16]
 8007448:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800744c:	2b00      	cmp	r3, #0
 800744e:	d0a2      	beq.n	8007396 <_printf_float+0xa2>
 8007450:	232d      	movs	r3, #45	@ 0x2d
 8007452:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007456:	e79e      	b.n	8007396 <_printf_float+0xa2>
 8007458:	9a06      	ldr	r2, [sp, #24]
 800745a:	2a47      	cmp	r2, #71	@ 0x47
 800745c:	d1c2      	bne.n	80073e4 <_printf_float+0xf0>
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1c0      	bne.n	80073e4 <_printf_float+0xf0>
 8007462:	2301      	movs	r3, #1
 8007464:	e7bd      	b.n	80073e2 <_printf_float+0xee>
 8007466:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800746a:	d9db      	bls.n	8007424 <_printf_float+0x130>
 800746c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007470:	d118      	bne.n	80074a4 <_printf_float+0x1b0>
 8007472:	2900      	cmp	r1, #0
 8007474:	6863      	ldr	r3, [r4, #4]
 8007476:	dd0b      	ble.n	8007490 <_printf_float+0x19c>
 8007478:	6121      	str	r1, [r4, #16]
 800747a:	b913      	cbnz	r3, 8007482 <_printf_float+0x18e>
 800747c:	6822      	ldr	r2, [r4, #0]
 800747e:	07d0      	lsls	r0, r2, #31
 8007480:	d502      	bpl.n	8007488 <_printf_float+0x194>
 8007482:	3301      	adds	r3, #1
 8007484:	440b      	add	r3, r1
 8007486:	6123      	str	r3, [r4, #16]
 8007488:	65a1      	str	r1, [r4, #88]	@ 0x58
 800748a:	f04f 0900 	mov.w	r9, #0
 800748e:	e7db      	b.n	8007448 <_printf_float+0x154>
 8007490:	b913      	cbnz	r3, 8007498 <_printf_float+0x1a4>
 8007492:	6822      	ldr	r2, [r4, #0]
 8007494:	07d2      	lsls	r2, r2, #31
 8007496:	d501      	bpl.n	800749c <_printf_float+0x1a8>
 8007498:	3302      	adds	r3, #2
 800749a:	e7f4      	b.n	8007486 <_printf_float+0x192>
 800749c:	2301      	movs	r3, #1
 800749e:	e7f2      	b.n	8007486 <_printf_float+0x192>
 80074a0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80074a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074a6:	4299      	cmp	r1, r3
 80074a8:	db05      	blt.n	80074b6 <_printf_float+0x1c2>
 80074aa:	6823      	ldr	r3, [r4, #0]
 80074ac:	6121      	str	r1, [r4, #16]
 80074ae:	07d8      	lsls	r0, r3, #31
 80074b0:	d5ea      	bpl.n	8007488 <_printf_float+0x194>
 80074b2:	1c4b      	adds	r3, r1, #1
 80074b4:	e7e7      	b.n	8007486 <_printf_float+0x192>
 80074b6:	2900      	cmp	r1, #0
 80074b8:	bfd4      	ite	le
 80074ba:	f1c1 0202 	rsble	r2, r1, #2
 80074be:	2201      	movgt	r2, #1
 80074c0:	4413      	add	r3, r2
 80074c2:	e7e0      	b.n	8007486 <_printf_float+0x192>
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	055a      	lsls	r2, r3, #21
 80074c8:	d407      	bmi.n	80074da <_printf_float+0x1e6>
 80074ca:	6923      	ldr	r3, [r4, #16]
 80074cc:	4642      	mov	r2, r8
 80074ce:	4631      	mov	r1, r6
 80074d0:	4628      	mov	r0, r5
 80074d2:	47b8      	blx	r7
 80074d4:	3001      	adds	r0, #1
 80074d6:	d12b      	bne.n	8007530 <_printf_float+0x23c>
 80074d8:	e767      	b.n	80073aa <_printf_float+0xb6>
 80074da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80074de:	f240 80dd 	bls.w	800769c <_printf_float+0x3a8>
 80074e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80074e6:	2200      	movs	r2, #0
 80074e8:	2300      	movs	r3, #0
 80074ea:	f7f9 faed 	bl	8000ac8 <__aeabi_dcmpeq>
 80074ee:	2800      	cmp	r0, #0
 80074f0:	d033      	beq.n	800755a <_printf_float+0x266>
 80074f2:	4a37      	ldr	r2, [pc, #220]	@ (80075d0 <_printf_float+0x2dc>)
 80074f4:	2301      	movs	r3, #1
 80074f6:	4631      	mov	r1, r6
 80074f8:	4628      	mov	r0, r5
 80074fa:	47b8      	blx	r7
 80074fc:	3001      	adds	r0, #1
 80074fe:	f43f af54 	beq.w	80073aa <_printf_float+0xb6>
 8007502:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007506:	4543      	cmp	r3, r8
 8007508:	db02      	blt.n	8007510 <_printf_float+0x21c>
 800750a:	6823      	ldr	r3, [r4, #0]
 800750c:	07d8      	lsls	r0, r3, #31
 800750e:	d50f      	bpl.n	8007530 <_printf_float+0x23c>
 8007510:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007514:	4631      	mov	r1, r6
 8007516:	4628      	mov	r0, r5
 8007518:	47b8      	blx	r7
 800751a:	3001      	adds	r0, #1
 800751c:	f43f af45 	beq.w	80073aa <_printf_float+0xb6>
 8007520:	f04f 0900 	mov.w	r9, #0
 8007524:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007528:	f104 0a1a 	add.w	sl, r4, #26
 800752c:	45c8      	cmp	r8, r9
 800752e:	dc09      	bgt.n	8007544 <_printf_float+0x250>
 8007530:	6823      	ldr	r3, [r4, #0]
 8007532:	079b      	lsls	r3, r3, #30
 8007534:	f100 8103 	bmi.w	800773e <_printf_float+0x44a>
 8007538:	68e0      	ldr	r0, [r4, #12]
 800753a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800753c:	4298      	cmp	r0, r3
 800753e:	bfb8      	it	lt
 8007540:	4618      	movlt	r0, r3
 8007542:	e734      	b.n	80073ae <_printf_float+0xba>
 8007544:	2301      	movs	r3, #1
 8007546:	4652      	mov	r2, sl
 8007548:	4631      	mov	r1, r6
 800754a:	4628      	mov	r0, r5
 800754c:	47b8      	blx	r7
 800754e:	3001      	adds	r0, #1
 8007550:	f43f af2b 	beq.w	80073aa <_printf_float+0xb6>
 8007554:	f109 0901 	add.w	r9, r9, #1
 8007558:	e7e8      	b.n	800752c <_printf_float+0x238>
 800755a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800755c:	2b00      	cmp	r3, #0
 800755e:	dc39      	bgt.n	80075d4 <_printf_float+0x2e0>
 8007560:	4a1b      	ldr	r2, [pc, #108]	@ (80075d0 <_printf_float+0x2dc>)
 8007562:	2301      	movs	r3, #1
 8007564:	4631      	mov	r1, r6
 8007566:	4628      	mov	r0, r5
 8007568:	47b8      	blx	r7
 800756a:	3001      	adds	r0, #1
 800756c:	f43f af1d 	beq.w	80073aa <_printf_float+0xb6>
 8007570:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007574:	ea59 0303 	orrs.w	r3, r9, r3
 8007578:	d102      	bne.n	8007580 <_printf_float+0x28c>
 800757a:	6823      	ldr	r3, [r4, #0]
 800757c:	07d9      	lsls	r1, r3, #31
 800757e:	d5d7      	bpl.n	8007530 <_printf_float+0x23c>
 8007580:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007584:	4631      	mov	r1, r6
 8007586:	4628      	mov	r0, r5
 8007588:	47b8      	blx	r7
 800758a:	3001      	adds	r0, #1
 800758c:	f43f af0d 	beq.w	80073aa <_printf_float+0xb6>
 8007590:	f04f 0a00 	mov.w	sl, #0
 8007594:	f104 0b1a 	add.w	fp, r4, #26
 8007598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800759a:	425b      	negs	r3, r3
 800759c:	4553      	cmp	r3, sl
 800759e:	dc01      	bgt.n	80075a4 <_printf_float+0x2b0>
 80075a0:	464b      	mov	r3, r9
 80075a2:	e793      	b.n	80074cc <_printf_float+0x1d8>
 80075a4:	2301      	movs	r3, #1
 80075a6:	465a      	mov	r2, fp
 80075a8:	4631      	mov	r1, r6
 80075aa:	4628      	mov	r0, r5
 80075ac:	47b8      	blx	r7
 80075ae:	3001      	adds	r0, #1
 80075b0:	f43f aefb 	beq.w	80073aa <_printf_float+0xb6>
 80075b4:	f10a 0a01 	add.w	sl, sl, #1
 80075b8:	e7ee      	b.n	8007598 <_printf_float+0x2a4>
 80075ba:	bf00      	nop
 80075bc:	7fefffff 	.word	0x7fefffff
 80075c0:	08010bc0 	.word	0x08010bc0
 80075c4:	08010bc4 	.word	0x08010bc4
 80075c8:	08010bc8 	.word	0x08010bc8
 80075cc:	08010bcc 	.word	0x08010bcc
 80075d0:	08010bd0 	.word	0x08010bd0
 80075d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80075d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80075da:	4553      	cmp	r3, sl
 80075dc:	bfa8      	it	ge
 80075de:	4653      	movge	r3, sl
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	4699      	mov	r9, r3
 80075e4:	dc36      	bgt.n	8007654 <_printf_float+0x360>
 80075e6:	f04f 0b00 	mov.w	fp, #0
 80075ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075ee:	f104 021a 	add.w	r2, r4, #26
 80075f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80075f4:	9306      	str	r3, [sp, #24]
 80075f6:	eba3 0309 	sub.w	r3, r3, r9
 80075fa:	455b      	cmp	r3, fp
 80075fc:	dc31      	bgt.n	8007662 <_printf_float+0x36e>
 80075fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007600:	459a      	cmp	sl, r3
 8007602:	dc3a      	bgt.n	800767a <_printf_float+0x386>
 8007604:	6823      	ldr	r3, [r4, #0]
 8007606:	07da      	lsls	r2, r3, #31
 8007608:	d437      	bmi.n	800767a <_printf_float+0x386>
 800760a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800760c:	ebaa 0903 	sub.w	r9, sl, r3
 8007610:	9b06      	ldr	r3, [sp, #24]
 8007612:	ebaa 0303 	sub.w	r3, sl, r3
 8007616:	4599      	cmp	r9, r3
 8007618:	bfa8      	it	ge
 800761a:	4699      	movge	r9, r3
 800761c:	f1b9 0f00 	cmp.w	r9, #0
 8007620:	dc33      	bgt.n	800768a <_printf_float+0x396>
 8007622:	f04f 0800 	mov.w	r8, #0
 8007626:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800762a:	f104 0b1a 	add.w	fp, r4, #26
 800762e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007630:	ebaa 0303 	sub.w	r3, sl, r3
 8007634:	eba3 0309 	sub.w	r3, r3, r9
 8007638:	4543      	cmp	r3, r8
 800763a:	f77f af79 	ble.w	8007530 <_printf_float+0x23c>
 800763e:	2301      	movs	r3, #1
 8007640:	465a      	mov	r2, fp
 8007642:	4631      	mov	r1, r6
 8007644:	4628      	mov	r0, r5
 8007646:	47b8      	blx	r7
 8007648:	3001      	adds	r0, #1
 800764a:	f43f aeae 	beq.w	80073aa <_printf_float+0xb6>
 800764e:	f108 0801 	add.w	r8, r8, #1
 8007652:	e7ec      	b.n	800762e <_printf_float+0x33a>
 8007654:	4642      	mov	r2, r8
 8007656:	4631      	mov	r1, r6
 8007658:	4628      	mov	r0, r5
 800765a:	47b8      	blx	r7
 800765c:	3001      	adds	r0, #1
 800765e:	d1c2      	bne.n	80075e6 <_printf_float+0x2f2>
 8007660:	e6a3      	b.n	80073aa <_printf_float+0xb6>
 8007662:	2301      	movs	r3, #1
 8007664:	4631      	mov	r1, r6
 8007666:	4628      	mov	r0, r5
 8007668:	9206      	str	r2, [sp, #24]
 800766a:	47b8      	blx	r7
 800766c:	3001      	adds	r0, #1
 800766e:	f43f ae9c 	beq.w	80073aa <_printf_float+0xb6>
 8007672:	9a06      	ldr	r2, [sp, #24]
 8007674:	f10b 0b01 	add.w	fp, fp, #1
 8007678:	e7bb      	b.n	80075f2 <_printf_float+0x2fe>
 800767a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800767e:	4631      	mov	r1, r6
 8007680:	4628      	mov	r0, r5
 8007682:	47b8      	blx	r7
 8007684:	3001      	adds	r0, #1
 8007686:	d1c0      	bne.n	800760a <_printf_float+0x316>
 8007688:	e68f      	b.n	80073aa <_printf_float+0xb6>
 800768a:	9a06      	ldr	r2, [sp, #24]
 800768c:	464b      	mov	r3, r9
 800768e:	4442      	add	r2, r8
 8007690:	4631      	mov	r1, r6
 8007692:	4628      	mov	r0, r5
 8007694:	47b8      	blx	r7
 8007696:	3001      	adds	r0, #1
 8007698:	d1c3      	bne.n	8007622 <_printf_float+0x32e>
 800769a:	e686      	b.n	80073aa <_printf_float+0xb6>
 800769c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80076a0:	f1ba 0f01 	cmp.w	sl, #1
 80076a4:	dc01      	bgt.n	80076aa <_printf_float+0x3b6>
 80076a6:	07db      	lsls	r3, r3, #31
 80076a8:	d536      	bpl.n	8007718 <_printf_float+0x424>
 80076aa:	2301      	movs	r3, #1
 80076ac:	4642      	mov	r2, r8
 80076ae:	4631      	mov	r1, r6
 80076b0:	4628      	mov	r0, r5
 80076b2:	47b8      	blx	r7
 80076b4:	3001      	adds	r0, #1
 80076b6:	f43f ae78 	beq.w	80073aa <_printf_float+0xb6>
 80076ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076be:	4631      	mov	r1, r6
 80076c0:	4628      	mov	r0, r5
 80076c2:	47b8      	blx	r7
 80076c4:	3001      	adds	r0, #1
 80076c6:	f43f ae70 	beq.w	80073aa <_printf_float+0xb6>
 80076ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80076ce:	2200      	movs	r2, #0
 80076d0:	2300      	movs	r3, #0
 80076d2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80076d6:	f7f9 f9f7 	bl	8000ac8 <__aeabi_dcmpeq>
 80076da:	b9c0      	cbnz	r0, 800770e <_printf_float+0x41a>
 80076dc:	4653      	mov	r3, sl
 80076de:	f108 0201 	add.w	r2, r8, #1
 80076e2:	4631      	mov	r1, r6
 80076e4:	4628      	mov	r0, r5
 80076e6:	47b8      	blx	r7
 80076e8:	3001      	adds	r0, #1
 80076ea:	d10c      	bne.n	8007706 <_printf_float+0x412>
 80076ec:	e65d      	b.n	80073aa <_printf_float+0xb6>
 80076ee:	2301      	movs	r3, #1
 80076f0:	465a      	mov	r2, fp
 80076f2:	4631      	mov	r1, r6
 80076f4:	4628      	mov	r0, r5
 80076f6:	47b8      	blx	r7
 80076f8:	3001      	adds	r0, #1
 80076fa:	f43f ae56 	beq.w	80073aa <_printf_float+0xb6>
 80076fe:	f108 0801 	add.w	r8, r8, #1
 8007702:	45d0      	cmp	r8, sl
 8007704:	dbf3      	blt.n	80076ee <_printf_float+0x3fa>
 8007706:	464b      	mov	r3, r9
 8007708:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800770c:	e6df      	b.n	80074ce <_printf_float+0x1da>
 800770e:	f04f 0800 	mov.w	r8, #0
 8007712:	f104 0b1a 	add.w	fp, r4, #26
 8007716:	e7f4      	b.n	8007702 <_printf_float+0x40e>
 8007718:	2301      	movs	r3, #1
 800771a:	4642      	mov	r2, r8
 800771c:	e7e1      	b.n	80076e2 <_printf_float+0x3ee>
 800771e:	2301      	movs	r3, #1
 8007720:	464a      	mov	r2, r9
 8007722:	4631      	mov	r1, r6
 8007724:	4628      	mov	r0, r5
 8007726:	47b8      	blx	r7
 8007728:	3001      	adds	r0, #1
 800772a:	f43f ae3e 	beq.w	80073aa <_printf_float+0xb6>
 800772e:	f108 0801 	add.w	r8, r8, #1
 8007732:	68e3      	ldr	r3, [r4, #12]
 8007734:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007736:	1a5b      	subs	r3, r3, r1
 8007738:	4543      	cmp	r3, r8
 800773a:	dcf0      	bgt.n	800771e <_printf_float+0x42a>
 800773c:	e6fc      	b.n	8007538 <_printf_float+0x244>
 800773e:	f04f 0800 	mov.w	r8, #0
 8007742:	f104 0919 	add.w	r9, r4, #25
 8007746:	e7f4      	b.n	8007732 <_printf_float+0x43e>

08007748 <_printf_common>:
 8007748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800774c:	4616      	mov	r6, r2
 800774e:	4698      	mov	r8, r3
 8007750:	688a      	ldr	r2, [r1, #8]
 8007752:	690b      	ldr	r3, [r1, #16]
 8007754:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007758:	4293      	cmp	r3, r2
 800775a:	bfb8      	it	lt
 800775c:	4613      	movlt	r3, r2
 800775e:	6033      	str	r3, [r6, #0]
 8007760:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007764:	4607      	mov	r7, r0
 8007766:	460c      	mov	r4, r1
 8007768:	b10a      	cbz	r2, 800776e <_printf_common+0x26>
 800776a:	3301      	adds	r3, #1
 800776c:	6033      	str	r3, [r6, #0]
 800776e:	6823      	ldr	r3, [r4, #0]
 8007770:	0699      	lsls	r1, r3, #26
 8007772:	bf42      	ittt	mi
 8007774:	6833      	ldrmi	r3, [r6, #0]
 8007776:	3302      	addmi	r3, #2
 8007778:	6033      	strmi	r3, [r6, #0]
 800777a:	6825      	ldr	r5, [r4, #0]
 800777c:	f015 0506 	ands.w	r5, r5, #6
 8007780:	d106      	bne.n	8007790 <_printf_common+0x48>
 8007782:	f104 0a19 	add.w	sl, r4, #25
 8007786:	68e3      	ldr	r3, [r4, #12]
 8007788:	6832      	ldr	r2, [r6, #0]
 800778a:	1a9b      	subs	r3, r3, r2
 800778c:	42ab      	cmp	r3, r5
 800778e:	dc26      	bgt.n	80077de <_printf_common+0x96>
 8007790:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007794:	6822      	ldr	r2, [r4, #0]
 8007796:	3b00      	subs	r3, #0
 8007798:	bf18      	it	ne
 800779a:	2301      	movne	r3, #1
 800779c:	0692      	lsls	r2, r2, #26
 800779e:	d42b      	bmi.n	80077f8 <_printf_common+0xb0>
 80077a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80077a4:	4641      	mov	r1, r8
 80077a6:	4638      	mov	r0, r7
 80077a8:	47c8      	blx	r9
 80077aa:	3001      	adds	r0, #1
 80077ac:	d01e      	beq.n	80077ec <_printf_common+0xa4>
 80077ae:	6823      	ldr	r3, [r4, #0]
 80077b0:	6922      	ldr	r2, [r4, #16]
 80077b2:	f003 0306 	and.w	r3, r3, #6
 80077b6:	2b04      	cmp	r3, #4
 80077b8:	bf02      	ittt	eq
 80077ba:	68e5      	ldreq	r5, [r4, #12]
 80077bc:	6833      	ldreq	r3, [r6, #0]
 80077be:	1aed      	subeq	r5, r5, r3
 80077c0:	68a3      	ldr	r3, [r4, #8]
 80077c2:	bf0c      	ite	eq
 80077c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077c8:	2500      	movne	r5, #0
 80077ca:	4293      	cmp	r3, r2
 80077cc:	bfc4      	itt	gt
 80077ce:	1a9b      	subgt	r3, r3, r2
 80077d0:	18ed      	addgt	r5, r5, r3
 80077d2:	2600      	movs	r6, #0
 80077d4:	341a      	adds	r4, #26
 80077d6:	42b5      	cmp	r5, r6
 80077d8:	d11a      	bne.n	8007810 <_printf_common+0xc8>
 80077da:	2000      	movs	r0, #0
 80077dc:	e008      	b.n	80077f0 <_printf_common+0xa8>
 80077de:	2301      	movs	r3, #1
 80077e0:	4652      	mov	r2, sl
 80077e2:	4641      	mov	r1, r8
 80077e4:	4638      	mov	r0, r7
 80077e6:	47c8      	blx	r9
 80077e8:	3001      	adds	r0, #1
 80077ea:	d103      	bne.n	80077f4 <_printf_common+0xac>
 80077ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077f4:	3501      	adds	r5, #1
 80077f6:	e7c6      	b.n	8007786 <_printf_common+0x3e>
 80077f8:	18e1      	adds	r1, r4, r3
 80077fa:	1c5a      	adds	r2, r3, #1
 80077fc:	2030      	movs	r0, #48	@ 0x30
 80077fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007802:	4422      	add	r2, r4
 8007804:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007808:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800780c:	3302      	adds	r3, #2
 800780e:	e7c7      	b.n	80077a0 <_printf_common+0x58>
 8007810:	2301      	movs	r3, #1
 8007812:	4622      	mov	r2, r4
 8007814:	4641      	mov	r1, r8
 8007816:	4638      	mov	r0, r7
 8007818:	47c8      	blx	r9
 800781a:	3001      	adds	r0, #1
 800781c:	d0e6      	beq.n	80077ec <_printf_common+0xa4>
 800781e:	3601      	adds	r6, #1
 8007820:	e7d9      	b.n	80077d6 <_printf_common+0x8e>
	...

08007824 <_printf_i>:
 8007824:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007828:	7e0f      	ldrb	r7, [r1, #24]
 800782a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800782c:	2f78      	cmp	r7, #120	@ 0x78
 800782e:	4691      	mov	r9, r2
 8007830:	4680      	mov	r8, r0
 8007832:	460c      	mov	r4, r1
 8007834:	469a      	mov	sl, r3
 8007836:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800783a:	d807      	bhi.n	800784c <_printf_i+0x28>
 800783c:	2f62      	cmp	r7, #98	@ 0x62
 800783e:	d80a      	bhi.n	8007856 <_printf_i+0x32>
 8007840:	2f00      	cmp	r7, #0
 8007842:	f000 80d2 	beq.w	80079ea <_printf_i+0x1c6>
 8007846:	2f58      	cmp	r7, #88	@ 0x58
 8007848:	f000 80b9 	beq.w	80079be <_printf_i+0x19a>
 800784c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007850:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007854:	e03a      	b.n	80078cc <_printf_i+0xa8>
 8007856:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800785a:	2b15      	cmp	r3, #21
 800785c:	d8f6      	bhi.n	800784c <_printf_i+0x28>
 800785e:	a101      	add	r1, pc, #4	@ (adr r1, 8007864 <_printf_i+0x40>)
 8007860:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007864:	080078bd 	.word	0x080078bd
 8007868:	080078d1 	.word	0x080078d1
 800786c:	0800784d 	.word	0x0800784d
 8007870:	0800784d 	.word	0x0800784d
 8007874:	0800784d 	.word	0x0800784d
 8007878:	0800784d 	.word	0x0800784d
 800787c:	080078d1 	.word	0x080078d1
 8007880:	0800784d 	.word	0x0800784d
 8007884:	0800784d 	.word	0x0800784d
 8007888:	0800784d 	.word	0x0800784d
 800788c:	0800784d 	.word	0x0800784d
 8007890:	080079d1 	.word	0x080079d1
 8007894:	080078fb 	.word	0x080078fb
 8007898:	0800798b 	.word	0x0800798b
 800789c:	0800784d 	.word	0x0800784d
 80078a0:	0800784d 	.word	0x0800784d
 80078a4:	080079f3 	.word	0x080079f3
 80078a8:	0800784d 	.word	0x0800784d
 80078ac:	080078fb 	.word	0x080078fb
 80078b0:	0800784d 	.word	0x0800784d
 80078b4:	0800784d 	.word	0x0800784d
 80078b8:	08007993 	.word	0x08007993
 80078bc:	6833      	ldr	r3, [r6, #0]
 80078be:	1d1a      	adds	r2, r3, #4
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	6032      	str	r2, [r6, #0]
 80078c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80078cc:	2301      	movs	r3, #1
 80078ce:	e09d      	b.n	8007a0c <_printf_i+0x1e8>
 80078d0:	6833      	ldr	r3, [r6, #0]
 80078d2:	6820      	ldr	r0, [r4, #0]
 80078d4:	1d19      	adds	r1, r3, #4
 80078d6:	6031      	str	r1, [r6, #0]
 80078d8:	0606      	lsls	r6, r0, #24
 80078da:	d501      	bpl.n	80078e0 <_printf_i+0xbc>
 80078dc:	681d      	ldr	r5, [r3, #0]
 80078de:	e003      	b.n	80078e8 <_printf_i+0xc4>
 80078e0:	0645      	lsls	r5, r0, #25
 80078e2:	d5fb      	bpl.n	80078dc <_printf_i+0xb8>
 80078e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078e8:	2d00      	cmp	r5, #0
 80078ea:	da03      	bge.n	80078f4 <_printf_i+0xd0>
 80078ec:	232d      	movs	r3, #45	@ 0x2d
 80078ee:	426d      	negs	r5, r5
 80078f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078f4:	4859      	ldr	r0, [pc, #356]	@ (8007a5c <_printf_i+0x238>)
 80078f6:	230a      	movs	r3, #10
 80078f8:	e011      	b.n	800791e <_printf_i+0xfa>
 80078fa:	6821      	ldr	r1, [r4, #0]
 80078fc:	6833      	ldr	r3, [r6, #0]
 80078fe:	0608      	lsls	r0, r1, #24
 8007900:	f853 5b04 	ldr.w	r5, [r3], #4
 8007904:	d402      	bmi.n	800790c <_printf_i+0xe8>
 8007906:	0649      	lsls	r1, r1, #25
 8007908:	bf48      	it	mi
 800790a:	b2ad      	uxthmi	r5, r5
 800790c:	2f6f      	cmp	r7, #111	@ 0x6f
 800790e:	4853      	ldr	r0, [pc, #332]	@ (8007a5c <_printf_i+0x238>)
 8007910:	6033      	str	r3, [r6, #0]
 8007912:	bf14      	ite	ne
 8007914:	230a      	movne	r3, #10
 8007916:	2308      	moveq	r3, #8
 8007918:	2100      	movs	r1, #0
 800791a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800791e:	6866      	ldr	r6, [r4, #4]
 8007920:	60a6      	str	r6, [r4, #8]
 8007922:	2e00      	cmp	r6, #0
 8007924:	bfa2      	ittt	ge
 8007926:	6821      	ldrge	r1, [r4, #0]
 8007928:	f021 0104 	bicge.w	r1, r1, #4
 800792c:	6021      	strge	r1, [r4, #0]
 800792e:	b90d      	cbnz	r5, 8007934 <_printf_i+0x110>
 8007930:	2e00      	cmp	r6, #0
 8007932:	d04b      	beq.n	80079cc <_printf_i+0x1a8>
 8007934:	4616      	mov	r6, r2
 8007936:	fbb5 f1f3 	udiv	r1, r5, r3
 800793a:	fb03 5711 	mls	r7, r3, r1, r5
 800793e:	5dc7      	ldrb	r7, [r0, r7]
 8007940:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007944:	462f      	mov	r7, r5
 8007946:	42bb      	cmp	r3, r7
 8007948:	460d      	mov	r5, r1
 800794a:	d9f4      	bls.n	8007936 <_printf_i+0x112>
 800794c:	2b08      	cmp	r3, #8
 800794e:	d10b      	bne.n	8007968 <_printf_i+0x144>
 8007950:	6823      	ldr	r3, [r4, #0]
 8007952:	07df      	lsls	r7, r3, #31
 8007954:	d508      	bpl.n	8007968 <_printf_i+0x144>
 8007956:	6923      	ldr	r3, [r4, #16]
 8007958:	6861      	ldr	r1, [r4, #4]
 800795a:	4299      	cmp	r1, r3
 800795c:	bfde      	ittt	le
 800795e:	2330      	movle	r3, #48	@ 0x30
 8007960:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007964:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007968:	1b92      	subs	r2, r2, r6
 800796a:	6122      	str	r2, [r4, #16]
 800796c:	f8cd a000 	str.w	sl, [sp]
 8007970:	464b      	mov	r3, r9
 8007972:	aa03      	add	r2, sp, #12
 8007974:	4621      	mov	r1, r4
 8007976:	4640      	mov	r0, r8
 8007978:	f7ff fee6 	bl	8007748 <_printf_common>
 800797c:	3001      	adds	r0, #1
 800797e:	d14a      	bne.n	8007a16 <_printf_i+0x1f2>
 8007980:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007984:	b004      	add	sp, #16
 8007986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800798a:	6823      	ldr	r3, [r4, #0]
 800798c:	f043 0320 	orr.w	r3, r3, #32
 8007990:	6023      	str	r3, [r4, #0]
 8007992:	4833      	ldr	r0, [pc, #204]	@ (8007a60 <_printf_i+0x23c>)
 8007994:	2778      	movs	r7, #120	@ 0x78
 8007996:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800799a:	6823      	ldr	r3, [r4, #0]
 800799c:	6831      	ldr	r1, [r6, #0]
 800799e:	061f      	lsls	r7, r3, #24
 80079a0:	f851 5b04 	ldr.w	r5, [r1], #4
 80079a4:	d402      	bmi.n	80079ac <_printf_i+0x188>
 80079a6:	065f      	lsls	r7, r3, #25
 80079a8:	bf48      	it	mi
 80079aa:	b2ad      	uxthmi	r5, r5
 80079ac:	6031      	str	r1, [r6, #0]
 80079ae:	07d9      	lsls	r1, r3, #31
 80079b0:	bf44      	itt	mi
 80079b2:	f043 0320 	orrmi.w	r3, r3, #32
 80079b6:	6023      	strmi	r3, [r4, #0]
 80079b8:	b11d      	cbz	r5, 80079c2 <_printf_i+0x19e>
 80079ba:	2310      	movs	r3, #16
 80079bc:	e7ac      	b.n	8007918 <_printf_i+0xf4>
 80079be:	4827      	ldr	r0, [pc, #156]	@ (8007a5c <_printf_i+0x238>)
 80079c0:	e7e9      	b.n	8007996 <_printf_i+0x172>
 80079c2:	6823      	ldr	r3, [r4, #0]
 80079c4:	f023 0320 	bic.w	r3, r3, #32
 80079c8:	6023      	str	r3, [r4, #0]
 80079ca:	e7f6      	b.n	80079ba <_printf_i+0x196>
 80079cc:	4616      	mov	r6, r2
 80079ce:	e7bd      	b.n	800794c <_printf_i+0x128>
 80079d0:	6833      	ldr	r3, [r6, #0]
 80079d2:	6825      	ldr	r5, [r4, #0]
 80079d4:	6961      	ldr	r1, [r4, #20]
 80079d6:	1d18      	adds	r0, r3, #4
 80079d8:	6030      	str	r0, [r6, #0]
 80079da:	062e      	lsls	r6, r5, #24
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	d501      	bpl.n	80079e4 <_printf_i+0x1c0>
 80079e0:	6019      	str	r1, [r3, #0]
 80079e2:	e002      	b.n	80079ea <_printf_i+0x1c6>
 80079e4:	0668      	lsls	r0, r5, #25
 80079e6:	d5fb      	bpl.n	80079e0 <_printf_i+0x1bc>
 80079e8:	8019      	strh	r1, [r3, #0]
 80079ea:	2300      	movs	r3, #0
 80079ec:	6123      	str	r3, [r4, #16]
 80079ee:	4616      	mov	r6, r2
 80079f0:	e7bc      	b.n	800796c <_printf_i+0x148>
 80079f2:	6833      	ldr	r3, [r6, #0]
 80079f4:	1d1a      	adds	r2, r3, #4
 80079f6:	6032      	str	r2, [r6, #0]
 80079f8:	681e      	ldr	r6, [r3, #0]
 80079fa:	6862      	ldr	r2, [r4, #4]
 80079fc:	2100      	movs	r1, #0
 80079fe:	4630      	mov	r0, r6
 8007a00:	f7f8 fbe6 	bl	80001d0 <memchr>
 8007a04:	b108      	cbz	r0, 8007a0a <_printf_i+0x1e6>
 8007a06:	1b80      	subs	r0, r0, r6
 8007a08:	6060      	str	r0, [r4, #4]
 8007a0a:	6863      	ldr	r3, [r4, #4]
 8007a0c:	6123      	str	r3, [r4, #16]
 8007a0e:	2300      	movs	r3, #0
 8007a10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a14:	e7aa      	b.n	800796c <_printf_i+0x148>
 8007a16:	6923      	ldr	r3, [r4, #16]
 8007a18:	4632      	mov	r2, r6
 8007a1a:	4649      	mov	r1, r9
 8007a1c:	4640      	mov	r0, r8
 8007a1e:	47d0      	blx	sl
 8007a20:	3001      	adds	r0, #1
 8007a22:	d0ad      	beq.n	8007980 <_printf_i+0x15c>
 8007a24:	6823      	ldr	r3, [r4, #0]
 8007a26:	079b      	lsls	r3, r3, #30
 8007a28:	d413      	bmi.n	8007a52 <_printf_i+0x22e>
 8007a2a:	68e0      	ldr	r0, [r4, #12]
 8007a2c:	9b03      	ldr	r3, [sp, #12]
 8007a2e:	4298      	cmp	r0, r3
 8007a30:	bfb8      	it	lt
 8007a32:	4618      	movlt	r0, r3
 8007a34:	e7a6      	b.n	8007984 <_printf_i+0x160>
 8007a36:	2301      	movs	r3, #1
 8007a38:	4632      	mov	r2, r6
 8007a3a:	4649      	mov	r1, r9
 8007a3c:	4640      	mov	r0, r8
 8007a3e:	47d0      	blx	sl
 8007a40:	3001      	adds	r0, #1
 8007a42:	d09d      	beq.n	8007980 <_printf_i+0x15c>
 8007a44:	3501      	adds	r5, #1
 8007a46:	68e3      	ldr	r3, [r4, #12]
 8007a48:	9903      	ldr	r1, [sp, #12]
 8007a4a:	1a5b      	subs	r3, r3, r1
 8007a4c:	42ab      	cmp	r3, r5
 8007a4e:	dcf2      	bgt.n	8007a36 <_printf_i+0x212>
 8007a50:	e7eb      	b.n	8007a2a <_printf_i+0x206>
 8007a52:	2500      	movs	r5, #0
 8007a54:	f104 0619 	add.w	r6, r4, #25
 8007a58:	e7f5      	b.n	8007a46 <_printf_i+0x222>
 8007a5a:	bf00      	nop
 8007a5c:	08010bd2 	.word	0x08010bd2
 8007a60:	08010be3 	.word	0x08010be3

08007a64 <_scanf_float>:
 8007a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a68:	b087      	sub	sp, #28
 8007a6a:	4617      	mov	r7, r2
 8007a6c:	9303      	str	r3, [sp, #12]
 8007a6e:	688b      	ldr	r3, [r1, #8]
 8007a70:	1e5a      	subs	r2, r3, #1
 8007a72:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007a76:	bf81      	itttt	hi
 8007a78:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007a7c:	eb03 0b05 	addhi.w	fp, r3, r5
 8007a80:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007a84:	608b      	strhi	r3, [r1, #8]
 8007a86:	680b      	ldr	r3, [r1, #0]
 8007a88:	460a      	mov	r2, r1
 8007a8a:	f04f 0500 	mov.w	r5, #0
 8007a8e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007a92:	f842 3b1c 	str.w	r3, [r2], #28
 8007a96:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007a9a:	4680      	mov	r8, r0
 8007a9c:	460c      	mov	r4, r1
 8007a9e:	bf98      	it	ls
 8007aa0:	f04f 0b00 	movls.w	fp, #0
 8007aa4:	9201      	str	r2, [sp, #4]
 8007aa6:	4616      	mov	r6, r2
 8007aa8:	46aa      	mov	sl, r5
 8007aaa:	46a9      	mov	r9, r5
 8007aac:	9502      	str	r5, [sp, #8]
 8007aae:	68a2      	ldr	r2, [r4, #8]
 8007ab0:	b152      	cbz	r2, 8007ac8 <_scanf_float+0x64>
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	2b4e      	cmp	r3, #78	@ 0x4e
 8007ab8:	d864      	bhi.n	8007b84 <_scanf_float+0x120>
 8007aba:	2b40      	cmp	r3, #64	@ 0x40
 8007abc:	d83c      	bhi.n	8007b38 <_scanf_float+0xd4>
 8007abe:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007ac2:	b2c8      	uxtb	r0, r1
 8007ac4:	280e      	cmp	r0, #14
 8007ac6:	d93a      	bls.n	8007b3e <_scanf_float+0xda>
 8007ac8:	f1b9 0f00 	cmp.w	r9, #0
 8007acc:	d003      	beq.n	8007ad6 <_scanf_float+0x72>
 8007ace:	6823      	ldr	r3, [r4, #0]
 8007ad0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ad4:	6023      	str	r3, [r4, #0]
 8007ad6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007ada:	f1ba 0f01 	cmp.w	sl, #1
 8007ade:	f200 8117 	bhi.w	8007d10 <_scanf_float+0x2ac>
 8007ae2:	9b01      	ldr	r3, [sp, #4]
 8007ae4:	429e      	cmp	r6, r3
 8007ae6:	f200 8108 	bhi.w	8007cfa <_scanf_float+0x296>
 8007aea:	2001      	movs	r0, #1
 8007aec:	b007      	add	sp, #28
 8007aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007af6:	2a0d      	cmp	r2, #13
 8007af8:	d8e6      	bhi.n	8007ac8 <_scanf_float+0x64>
 8007afa:	a101      	add	r1, pc, #4	@ (adr r1, 8007b00 <_scanf_float+0x9c>)
 8007afc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007b00:	08007c47 	.word	0x08007c47
 8007b04:	08007ac9 	.word	0x08007ac9
 8007b08:	08007ac9 	.word	0x08007ac9
 8007b0c:	08007ac9 	.word	0x08007ac9
 8007b10:	08007ca7 	.word	0x08007ca7
 8007b14:	08007c7f 	.word	0x08007c7f
 8007b18:	08007ac9 	.word	0x08007ac9
 8007b1c:	08007ac9 	.word	0x08007ac9
 8007b20:	08007c55 	.word	0x08007c55
 8007b24:	08007ac9 	.word	0x08007ac9
 8007b28:	08007ac9 	.word	0x08007ac9
 8007b2c:	08007ac9 	.word	0x08007ac9
 8007b30:	08007ac9 	.word	0x08007ac9
 8007b34:	08007c0d 	.word	0x08007c0d
 8007b38:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007b3c:	e7db      	b.n	8007af6 <_scanf_float+0x92>
 8007b3e:	290e      	cmp	r1, #14
 8007b40:	d8c2      	bhi.n	8007ac8 <_scanf_float+0x64>
 8007b42:	a001      	add	r0, pc, #4	@ (adr r0, 8007b48 <_scanf_float+0xe4>)
 8007b44:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007b48:	08007bfd 	.word	0x08007bfd
 8007b4c:	08007ac9 	.word	0x08007ac9
 8007b50:	08007bfd 	.word	0x08007bfd
 8007b54:	08007c93 	.word	0x08007c93
 8007b58:	08007ac9 	.word	0x08007ac9
 8007b5c:	08007ba5 	.word	0x08007ba5
 8007b60:	08007be3 	.word	0x08007be3
 8007b64:	08007be3 	.word	0x08007be3
 8007b68:	08007be3 	.word	0x08007be3
 8007b6c:	08007be3 	.word	0x08007be3
 8007b70:	08007be3 	.word	0x08007be3
 8007b74:	08007be3 	.word	0x08007be3
 8007b78:	08007be3 	.word	0x08007be3
 8007b7c:	08007be3 	.word	0x08007be3
 8007b80:	08007be3 	.word	0x08007be3
 8007b84:	2b6e      	cmp	r3, #110	@ 0x6e
 8007b86:	d809      	bhi.n	8007b9c <_scanf_float+0x138>
 8007b88:	2b60      	cmp	r3, #96	@ 0x60
 8007b8a:	d8b2      	bhi.n	8007af2 <_scanf_float+0x8e>
 8007b8c:	2b54      	cmp	r3, #84	@ 0x54
 8007b8e:	d07b      	beq.n	8007c88 <_scanf_float+0x224>
 8007b90:	2b59      	cmp	r3, #89	@ 0x59
 8007b92:	d199      	bne.n	8007ac8 <_scanf_float+0x64>
 8007b94:	2d07      	cmp	r5, #7
 8007b96:	d197      	bne.n	8007ac8 <_scanf_float+0x64>
 8007b98:	2508      	movs	r5, #8
 8007b9a:	e02c      	b.n	8007bf6 <_scanf_float+0x192>
 8007b9c:	2b74      	cmp	r3, #116	@ 0x74
 8007b9e:	d073      	beq.n	8007c88 <_scanf_float+0x224>
 8007ba0:	2b79      	cmp	r3, #121	@ 0x79
 8007ba2:	e7f6      	b.n	8007b92 <_scanf_float+0x12e>
 8007ba4:	6821      	ldr	r1, [r4, #0]
 8007ba6:	05c8      	lsls	r0, r1, #23
 8007ba8:	d51b      	bpl.n	8007be2 <_scanf_float+0x17e>
 8007baa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007bae:	6021      	str	r1, [r4, #0]
 8007bb0:	f109 0901 	add.w	r9, r9, #1
 8007bb4:	f1bb 0f00 	cmp.w	fp, #0
 8007bb8:	d003      	beq.n	8007bc2 <_scanf_float+0x15e>
 8007bba:	3201      	adds	r2, #1
 8007bbc:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8007bc0:	60a2      	str	r2, [r4, #8]
 8007bc2:	68a3      	ldr	r3, [r4, #8]
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	60a3      	str	r3, [r4, #8]
 8007bc8:	6923      	ldr	r3, [r4, #16]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	6123      	str	r3, [r4, #16]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	607b      	str	r3, [r7, #4]
 8007bd6:	f340 8087 	ble.w	8007ce8 <_scanf_float+0x284>
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	603b      	str	r3, [r7, #0]
 8007be0:	e765      	b.n	8007aae <_scanf_float+0x4a>
 8007be2:	eb1a 0105 	adds.w	r1, sl, r5
 8007be6:	f47f af6f 	bne.w	8007ac8 <_scanf_float+0x64>
 8007bea:	6822      	ldr	r2, [r4, #0]
 8007bec:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007bf0:	6022      	str	r2, [r4, #0]
 8007bf2:	460d      	mov	r5, r1
 8007bf4:	468a      	mov	sl, r1
 8007bf6:	f806 3b01 	strb.w	r3, [r6], #1
 8007bfa:	e7e2      	b.n	8007bc2 <_scanf_float+0x15e>
 8007bfc:	6822      	ldr	r2, [r4, #0]
 8007bfe:	0610      	lsls	r0, r2, #24
 8007c00:	f57f af62 	bpl.w	8007ac8 <_scanf_float+0x64>
 8007c04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c08:	6022      	str	r2, [r4, #0]
 8007c0a:	e7f4      	b.n	8007bf6 <_scanf_float+0x192>
 8007c0c:	f1ba 0f00 	cmp.w	sl, #0
 8007c10:	d10e      	bne.n	8007c30 <_scanf_float+0x1cc>
 8007c12:	f1b9 0f00 	cmp.w	r9, #0
 8007c16:	d10e      	bne.n	8007c36 <_scanf_float+0x1d2>
 8007c18:	6822      	ldr	r2, [r4, #0]
 8007c1a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007c1e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007c22:	d108      	bne.n	8007c36 <_scanf_float+0x1d2>
 8007c24:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007c28:	6022      	str	r2, [r4, #0]
 8007c2a:	f04f 0a01 	mov.w	sl, #1
 8007c2e:	e7e2      	b.n	8007bf6 <_scanf_float+0x192>
 8007c30:	f1ba 0f02 	cmp.w	sl, #2
 8007c34:	d055      	beq.n	8007ce2 <_scanf_float+0x27e>
 8007c36:	2d01      	cmp	r5, #1
 8007c38:	d002      	beq.n	8007c40 <_scanf_float+0x1dc>
 8007c3a:	2d04      	cmp	r5, #4
 8007c3c:	f47f af44 	bne.w	8007ac8 <_scanf_float+0x64>
 8007c40:	3501      	adds	r5, #1
 8007c42:	b2ed      	uxtb	r5, r5
 8007c44:	e7d7      	b.n	8007bf6 <_scanf_float+0x192>
 8007c46:	f1ba 0f01 	cmp.w	sl, #1
 8007c4a:	f47f af3d 	bne.w	8007ac8 <_scanf_float+0x64>
 8007c4e:	f04f 0a02 	mov.w	sl, #2
 8007c52:	e7d0      	b.n	8007bf6 <_scanf_float+0x192>
 8007c54:	b97d      	cbnz	r5, 8007c76 <_scanf_float+0x212>
 8007c56:	f1b9 0f00 	cmp.w	r9, #0
 8007c5a:	f47f af38 	bne.w	8007ace <_scanf_float+0x6a>
 8007c5e:	6822      	ldr	r2, [r4, #0]
 8007c60:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007c64:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007c68:	f040 8108 	bne.w	8007e7c <_scanf_float+0x418>
 8007c6c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007c70:	6022      	str	r2, [r4, #0]
 8007c72:	2501      	movs	r5, #1
 8007c74:	e7bf      	b.n	8007bf6 <_scanf_float+0x192>
 8007c76:	2d03      	cmp	r5, #3
 8007c78:	d0e2      	beq.n	8007c40 <_scanf_float+0x1dc>
 8007c7a:	2d05      	cmp	r5, #5
 8007c7c:	e7de      	b.n	8007c3c <_scanf_float+0x1d8>
 8007c7e:	2d02      	cmp	r5, #2
 8007c80:	f47f af22 	bne.w	8007ac8 <_scanf_float+0x64>
 8007c84:	2503      	movs	r5, #3
 8007c86:	e7b6      	b.n	8007bf6 <_scanf_float+0x192>
 8007c88:	2d06      	cmp	r5, #6
 8007c8a:	f47f af1d 	bne.w	8007ac8 <_scanf_float+0x64>
 8007c8e:	2507      	movs	r5, #7
 8007c90:	e7b1      	b.n	8007bf6 <_scanf_float+0x192>
 8007c92:	6822      	ldr	r2, [r4, #0]
 8007c94:	0591      	lsls	r1, r2, #22
 8007c96:	f57f af17 	bpl.w	8007ac8 <_scanf_float+0x64>
 8007c9a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007c9e:	6022      	str	r2, [r4, #0]
 8007ca0:	f8cd 9008 	str.w	r9, [sp, #8]
 8007ca4:	e7a7      	b.n	8007bf6 <_scanf_float+0x192>
 8007ca6:	6822      	ldr	r2, [r4, #0]
 8007ca8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007cac:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007cb0:	d006      	beq.n	8007cc0 <_scanf_float+0x25c>
 8007cb2:	0550      	lsls	r0, r2, #21
 8007cb4:	f57f af08 	bpl.w	8007ac8 <_scanf_float+0x64>
 8007cb8:	f1b9 0f00 	cmp.w	r9, #0
 8007cbc:	f000 80de 	beq.w	8007e7c <_scanf_float+0x418>
 8007cc0:	0591      	lsls	r1, r2, #22
 8007cc2:	bf58      	it	pl
 8007cc4:	9902      	ldrpl	r1, [sp, #8]
 8007cc6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007cca:	bf58      	it	pl
 8007ccc:	eba9 0101 	subpl.w	r1, r9, r1
 8007cd0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007cd4:	bf58      	it	pl
 8007cd6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007cda:	6022      	str	r2, [r4, #0]
 8007cdc:	f04f 0900 	mov.w	r9, #0
 8007ce0:	e789      	b.n	8007bf6 <_scanf_float+0x192>
 8007ce2:	f04f 0a03 	mov.w	sl, #3
 8007ce6:	e786      	b.n	8007bf6 <_scanf_float+0x192>
 8007ce8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007cec:	4639      	mov	r1, r7
 8007cee:	4640      	mov	r0, r8
 8007cf0:	4798      	blx	r3
 8007cf2:	2800      	cmp	r0, #0
 8007cf4:	f43f aedb 	beq.w	8007aae <_scanf_float+0x4a>
 8007cf8:	e6e6      	b.n	8007ac8 <_scanf_float+0x64>
 8007cfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007cfe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007d02:	463a      	mov	r2, r7
 8007d04:	4640      	mov	r0, r8
 8007d06:	4798      	blx	r3
 8007d08:	6923      	ldr	r3, [r4, #16]
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	6123      	str	r3, [r4, #16]
 8007d0e:	e6e8      	b.n	8007ae2 <_scanf_float+0x7e>
 8007d10:	1e6b      	subs	r3, r5, #1
 8007d12:	2b06      	cmp	r3, #6
 8007d14:	d824      	bhi.n	8007d60 <_scanf_float+0x2fc>
 8007d16:	2d02      	cmp	r5, #2
 8007d18:	d836      	bhi.n	8007d88 <_scanf_float+0x324>
 8007d1a:	9b01      	ldr	r3, [sp, #4]
 8007d1c:	429e      	cmp	r6, r3
 8007d1e:	f67f aee4 	bls.w	8007aea <_scanf_float+0x86>
 8007d22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007d2a:	463a      	mov	r2, r7
 8007d2c:	4640      	mov	r0, r8
 8007d2e:	4798      	blx	r3
 8007d30:	6923      	ldr	r3, [r4, #16]
 8007d32:	3b01      	subs	r3, #1
 8007d34:	6123      	str	r3, [r4, #16]
 8007d36:	e7f0      	b.n	8007d1a <_scanf_float+0x2b6>
 8007d38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d3c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007d40:	463a      	mov	r2, r7
 8007d42:	4640      	mov	r0, r8
 8007d44:	4798      	blx	r3
 8007d46:	6923      	ldr	r3, [r4, #16]
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	6123      	str	r3, [r4, #16]
 8007d4c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007d50:	fa5f fa8a 	uxtb.w	sl, sl
 8007d54:	f1ba 0f02 	cmp.w	sl, #2
 8007d58:	d1ee      	bne.n	8007d38 <_scanf_float+0x2d4>
 8007d5a:	3d03      	subs	r5, #3
 8007d5c:	b2ed      	uxtb	r5, r5
 8007d5e:	1b76      	subs	r6, r6, r5
 8007d60:	6823      	ldr	r3, [r4, #0]
 8007d62:	05da      	lsls	r2, r3, #23
 8007d64:	d530      	bpl.n	8007dc8 <_scanf_float+0x364>
 8007d66:	055b      	lsls	r3, r3, #21
 8007d68:	d511      	bpl.n	8007d8e <_scanf_float+0x32a>
 8007d6a:	9b01      	ldr	r3, [sp, #4]
 8007d6c:	429e      	cmp	r6, r3
 8007d6e:	f67f aebc 	bls.w	8007aea <_scanf_float+0x86>
 8007d72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007d7a:	463a      	mov	r2, r7
 8007d7c:	4640      	mov	r0, r8
 8007d7e:	4798      	blx	r3
 8007d80:	6923      	ldr	r3, [r4, #16]
 8007d82:	3b01      	subs	r3, #1
 8007d84:	6123      	str	r3, [r4, #16]
 8007d86:	e7f0      	b.n	8007d6a <_scanf_float+0x306>
 8007d88:	46aa      	mov	sl, r5
 8007d8a:	46b3      	mov	fp, r6
 8007d8c:	e7de      	b.n	8007d4c <_scanf_float+0x2e8>
 8007d8e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007d92:	6923      	ldr	r3, [r4, #16]
 8007d94:	2965      	cmp	r1, #101	@ 0x65
 8007d96:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007d9a:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8007d9e:	6123      	str	r3, [r4, #16]
 8007da0:	d00c      	beq.n	8007dbc <_scanf_float+0x358>
 8007da2:	2945      	cmp	r1, #69	@ 0x45
 8007da4:	d00a      	beq.n	8007dbc <_scanf_float+0x358>
 8007da6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007daa:	463a      	mov	r2, r7
 8007dac:	4640      	mov	r0, r8
 8007dae:	4798      	blx	r3
 8007db0:	6923      	ldr	r3, [r4, #16]
 8007db2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007db6:	3b01      	subs	r3, #1
 8007db8:	1eb5      	subs	r5, r6, #2
 8007dba:	6123      	str	r3, [r4, #16]
 8007dbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007dc0:	463a      	mov	r2, r7
 8007dc2:	4640      	mov	r0, r8
 8007dc4:	4798      	blx	r3
 8007dc6:	462e      	mov	r6, r5
 8007dc8:	6822      	ldr	r2, [r4, #0]
 8007dca:	f012 0210 	ands.w	r2, r2, #16
 8007dce:	d001      	beq.n	8007dd4 <_scanf_float+0x370>
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	e68b      	b.n	8007aec <_scanf_float+0x88>
 8007dd4:	7032      	strb	r2, [r6, #0]
 8007dd6:	6823      	ldr	r3, [r4, #0]
 8007dd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007ddc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007de0:	d11c      	bne.n	8007e1c <_scanf_float+0x3b8>
 8007de2:	9b02      	ldr	r3, [sp, #8]
 8007de4:	454b      	cmp	r3, r9
 8007de6:	eba3 0209 	sub.w	r2, r3, r9
 8007dea:	d123      	bne.n	8007e34 <_scanf_float+0x3d0>
 8007dec:	9901      	ldr	r1, [sp, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	4640      	mov	r0, r8
 8007df2:	f000 ff45 	bl	8008c80 <_strtod_r>
 8007df6:	9b03      	ldr	r3, [sp, #12]
 8007df8:	6821      	ldr	r1, [r4, #0]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f011 0f02 	tst.w	r1, #2
 8007e00:	ec57 6b10 	vmov	r6, r7, d0
 8007e04:	f103 0204 	add.w	r2, r3, #4
 8007e08:	d01f      	beq.n	8007e4a <_scanf_float+0x3e6>
 8007e0a:	9903      	ldr	r1, [sp, #12]
 8007e0c:	600a      	str	r2, [r1, #0]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	e9c3 6700 	strd	r6, r7, [r3]
 8007e14:	68e3      	ldr	r3, [r4, #12]
 8007e16:	3301      	adds	r3, #1
 8007e18:	60e3      	str	r3, [r4, #12]
 8007e1a:	e7d9      	b.n	8007dd0 <_scanf_float+0x36c>
 8007e1c:	9b04      	ldr	r3, [sp, #16]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d0e4      	beq.n	8007dec <_scanf_float+0x388>
 8007e22:	9905      	ldr	r1, [sp, #20]
 8007e24:	230a      	movs	r3, #10
 8007e26:	3101      	adds	r1, #1
 8007e28:	4640      	mov	r0, r8
 8007e2a:	f000 ffa9 	bl	8008d80 <_strtol_r>
 8007e2e:	9b04      	ldr	r3, [sp, #16]
 8007e30:	9e05      	ldr	r6, [sp, #20]
 8007e32:	1ac2      	subs	r2, r0, r3
 8007e34:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007e38:	429e      	cmp	r6, r3
 8007e3a:	bf28      	it	cs
 8007e3c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007e40:	4910      	ldr	r1, [pc, #64]	@ (8007e84 <_scanf_float+0x420>)
 8007e42:	4630      	mov	r0, r6
 8007e44:	f000 f856 	bl	8007ef4 <siprintf>
 8007e48:	e7d0      	b.n	8007dec <_scanf_float+0x388>
 8007e4a:	f011 0f04 	tst.w	r1, #4
 8007e4e:	9903      	ldr	r1, [sp, #12]
 8007e50:	600a      	str	r2, [r1, #0]
 8007e52:	d1dc      	bne.n	8007e0e <_scanf_float+0x3aa>
 8007e54:	681d      	ldr	r5, [r3, #0]
 8007e56:	4632      	mov	r2, r6
 8007e58:	463b      	mov	r3, r7
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	4639      	mov	r1, r7
 8007e5e:	f7f8 fe65 	bl	8000b2c <__aeabi_dcmpun>
 8007e62:	b128      	cbz	r0, 8007e70 <_scanf_float+0x40c>
 8007e64:	4808      	ldr	r0, [pc, #32]	@ (8007e88 <_scanf_float+0x424>)
 8007e66:	f001 f827 	bl	8008eb8 <nanf>
 8007e6a:	ed85 0a00 	vstr	s0, [r5]
 8007e6e:	e7d1      	b.n	8007e14 <_scanf_float+0x3b0>
 8007e70:	4630      	mov	r0, r6
 8007e72:	4639      	mov	r1, r7
 8007e74:	f7f8 feb8 	bl	8000be8 <__aeabi_d2f>
 8007e78:	6028      	str	r0, [r5, #0]
 8007e7a:	e7cb      	b.n	8007e14 <_scanf_float+0x3b0>
 8007e7c:	f04f 0900 	mov.w	r9, #0
 8007e80:	e629      	b.n	8007ad6 <_scanf_float+0x72>
 8007e82:	bf00      	nop
 8007e84:	08010bf4 	.word	0x08010bf4
 8007e88:	08010feb 	.word	0x08010feb

08007e8c <sniprintf>:
 8007e8c:	b40c      	push	{r2, r3}
 8007e8e:	b530      	push	{r4, r5, lr}
 8007e90:	4b17      	ldr	r3, [pc, #92]	@ (8007ef0 <sniprintf+0x64>)
 8007e92:	1e0c      	subs	r4, r1, #0
 8007e94:	681d      	ldr	r5, [r3, #0]
 8007e96:	b09d      	sub	sp, #116	@ 0x74
 8007e98:	da08      	bge.n	8007eac <sniprintf+0x20>
 8007e9a:	238b      	movs	r3, #139	@ 0x8b
 8007e9c:	602b      	str	r3, [r5, #0]
 8007e9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ea2:	b01d      	add	sp, #116	@ 0x74
 8007ea4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ea8:	b002      	add	sp, #8
 8007eaa:	4770      	bx	lr
 8007eac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007eb0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007eb4:	bf14      	ite	ne
 8007eb6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007eba:	4623      	moveq	r3, r4
 8007ebc:	9304      	str	r3, [sp, #16]
 8007ebe:	9307      	str	r3, [sp, #28]
 8007ec0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007ec4:	9002      	str	r0, [sp, #8]
 8007ec6:	9006      	str	r0, [sp, #24]
 8007ec8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007ecc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007ece:	ab21      	add	r3, sp, #132	@ 0x84
 8007ed0:	a902      	add	r1, sp, #8
 8007ed2:	4628      	mov	r0, r5
 8007ed4:	9301      	str	r3, [sp, #4]
 8007ed6:	f002 f9d7 	bl	800a288 <_svfiprintf_r>
 8007eda:	1c43      	adds	r3, r0, #1
 8007edc:	bfbc      	itt	lt
 8007ede:	238b      	movlt	r3, #139	@ 0x8b
 8007ee0:	602b      	strlt	r3, [r5, #0]
 8007ee2:	2c00      	cmp	r4, #0
 8007ee4:	d0dd      	beq.n	8007ea2 <sniprintf+0x16>
 8007ee6:	9b02      	ldr	r3, [sp, #8]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	701a      	strb	r2, [r3, #0]
 8007eec:	e7d9      	b.n	8007ea2 <sniprintf+0x16>
 8007eee:	bf00      	nop
 8007ef0:	20000184 	.word	0x20000184

08007ef4 <siprintf>:
 8007ef4:	b40e      	push	{r1, r2, r3}
 8007ef6:	b500      	push	{lr}
 8007ef8:	b09c      	sub	sp, #112	@ 0x70
 8007efa:	ab1d      	add	r3, sp, #116	@ 0x74
 8007efc:	9002      	str	r0, [sp, #8]
 8007efe:	9006      	str	r0, [sp, #24]
 8007f00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007f04:	4809      	ldr	r0, [pc, #36]	@ (8007f2c <siprintf+0x38>)
 8007f06:	9107      	str	r1, [sp, #28]
 8007f08:	9104      	str	r1, [sp, #16]
 8007f0a:	4909      	ldr	r1, [pc, #36]	@ (8007f30 <siprintf+0x3c>)
 8007f0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f10:	9105      	str	r1, [sp, #20]
 8007f12:	6800      	ldr	r0, [r0, #0]
 8007f14:	9301      	str	r3, [sp, #4]
 8007f16:	a902      	add	r1, sp, #8
 8007f18:	f002 f9b6 	bl	800a288 <_svfiprintf_r>
 8007f1c:	9b02      	ldr	r3, [sp, #8]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	701a      	strb	r2, [r3, #0]
 8007f22:	b01c      	add	sp, #112	@ 0x70
 8007f24:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f28:	b003      	add	sp, #12
 8007f2a:	4770      	bx	lr
 8007f2c:	20000184 	.word	0x20000184
 8007f30:	ffff0208 	.word	0xffff0208

08007f34 <std>:
 8007f34:	2300      	movs	r3, #0
 8007f36:	b510      	push	{r4, lr}
 8007f38:	4604      	mov	r4, r0
 8007f3a:	e9c0 3300 	strd	r3, r3, [r0]
 8007f3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f42:	6083      	str	r3, [r0, #8]
 8007f44:	8181      	strh	r1, [r0, #12]
 8007f46:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f48:	81c2      	strh	r2, [r0, #14]
 8007f4a:	6183      	str	r3, [r0, #24]
 8007f4c:	4619      	mov	r1, r3
 8007f4e:	2208      	movs	r2, #8
 8007f50:	305c      	adds	r0, #92	@ 0x5c
 8007f52:	f000 ff61 	bl	8008e18 <memset>
 8007f56:	4b0d      	ldr	r3, [pc, #52]	@ (8007f8c <std+0x58>)
 8007f58:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f90 <std+0x5c>)
 8007f5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f94 <std+0x60>)
 8007f60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f62:	4b0d      	ldr	r3, [pc, #52]	@ (8007f98 <std+0x64>)
 8007f64:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f66:	4b0d      	ldr	r3, [pc, #52]	@ (8007f9c <std+0x68>)
 8007f68:	6224      	str	r4, [r4, #32]
 8007f6a:	429c      	cmp	r4, r3
 8007f6c:	d006      	beq.n	8007f7c <std+0x48>
 8007f6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f72:	4294      	cmp	r4, r2
 8007f74:	d002      	beq.n	8007f7c <std+0x48>
 8007f76:	33d0      	adds	r3, #208	@ 0xd0
 8007f78:	429c      	cmp	r4, r3
 8007f7a:	d105      	bne.n	8007f88 <std+0x54>
 8007f7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f84:	f000 bf7e 	b.w	8008e84 <__retarget_lock_init_recursive>
 8007f88:	bd10      	pop	{r4, pc}
 8007f8a:	bf00      	nop
 8007f8c:	0800b0cd 	.word	0x0800b0cd
 8007f90:	0800b0ef 	.word	0x0800b0ef
 8007f94:	0800b127 	.word	0x0800b127
 8007f98:	0800b14b 	.word	0x0800b14b
 8007f9c:	20000874 	.word	0x20000874

08007fa0 <stdio_exit_handler>:
 8007fa0:	4a02      	ldr	r2, [pc, #8]	@ (8007fac <stdio_exit_handler+0xc>)
 8007fa2:	4903      	ldr	r1, [pc, #12]	@ (8007fb0 <stdio_exit_handler+0x10>)
 8007fa4:	4803      	ldr	r0, [pc, #12]	@ (8007fb4 <stdio_exit_handler+0x14>)
 8007fa6:	f000 beed 	b.w	8008d84 <_fwalk_sglue>
 8007faa:	bf00      	nop
 8007fac:	2000000c 	.word	0x2000000c
 8007fb0:	0800a701 	.word	0x0800a701
 8007fb4:	20000188 	.word	0x20000188

08007fb8 <cleanup_stdio>:
 8007fb8:	6841      	ldr	r1, [r0, #4]
 8007fba:	4b0c      	ldr	r3, [pc, #48]	@ (8007fec <cleanup_stdio+0x34>)
 8007fbc:	4299      	cmp	r1, r3
 8007fbe:	b510      	push	{r4, lr}
 8007fc0:	4604      	mov	r4, r0
 8007fc2:	d001      	beq.n	8007fc8 <cleanup_stdio+0x10>
 8007fc4:	f002 fb9c 	bl	800a700 <_fflush_r>
 8007fc8:	68a1      	ldr	r1, [r4, #8]
 8007fca:	4b09      	ldr	r3, [pc, #36]	@ (8007ff0 <cleanup_stdio+0x38>)
 8007fcc:	4299      	cmp	r1, r3
 8007fce:	d002      	beq.n	8007fd6 <cleanup_stdio+0x1e>
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	f002 fb95 	bl	800a700 <_fflush_r>
 8007fd6:	68e1      	ldr	r1, [r4, #12]
 8007fd8:	4b06      	ldr	r3, [pc, #24]	@ (8007ff4 <cleanup_stdio+0x3c>)
 8007fda:	4299      	cmp	r1, r3
 8007fdc:	d004      	beq.n	8007fe8 <cleanup_stdio+0x30>
 8007fde:	4620      	mov	r0, r4
 8007fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fe4:	f002 bb8c 	b.w	800a700 <_fflush_r>
 8007fe8:	bd10      	pop	{r4, pc}
 8007fea:	bf00      	nop
 8007fec:	20000874 	.word	0x20000874
 8007ff0:	200008dc 	.word	0x200008dc
 8007ff4:	20000944 	.word	0x20000944

08007ff8 <global_stdio_init.part.0>:
 8007ff8:	b510      	push	{r4, lr}
 8007ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8008028 <global_stdio_init.part.0+0x30>)
 8007ffc:	4c0b      	ldr	r4, [pc, #44]	@ (800802c <global_stdio_init.part.0+0x34>)
 8007ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8008030 <global_stdio_init.part.0+0x38>)
 8008000:	601a      	str	r2, [r3, #0]
 8008002:	4620      	mov	r0, r4
 8008004:	2200      	movs	r2, #0
 8008006:	2104      	movs	r1, #4
 8008008:	f7ff ff94 	bl	8007f34 <std>
 800800c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008010:	2201      	movs	r2, #1
 8008012:	2109      	movs	r1, #9
 8008014:	f7ff ff8e 	bl	8007f34 <std>
 8008018:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800801c:	2202      	movs	r2, #2
 800801e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008022:	2112      	movs	r1, #18
 8008024:	f7ff bf86 	b.w	8007f34 <std>
 8008028:	200009ac 	.word	0x200009ac
 800802c:	20000874 	.word	0x20000874
 8008030:	08007fa1 	.word	0x08007fa1

08008034 <__sfp_lock_acquire>:
 8008034:	4801      	ldr	r0, [pc, #4]	@ (800803c <__sfp_lock_acquire+0x8>)
 8008036:	f000 bf26 	b.w	8008e86 <__retarget_lock_acquire_recursive>
 800803a:	bf00      	nop
 800803c:	200009b1 	.word	0x200009b1

08008040 <__sfp_lock_release>:
 8008040:	4801      	ldr	r0, [pc, #4]	@ (8008048 <__sfp_lock_release+0x8>)
 8008042:	f000 bf21 	b.w	8008e88 <__retarget_lock_release_recursive>
 8008046:	bf00      	nop
 8008048:	200009b1 	.word	0x200009b1

0800804c <__sinit>:
 800804c:	b510      	push	{r4, lr}
 800804e:	4604      	mov	r4, r0
 8008050:	f7ff fff0 	bl	8008034 <__sfp_lock_acquire>
 8008054:	6a23      	ldr	r3, [r4, #32]
 8008056:	b11b      	cbz	r3, 8008060 <__sinit+0x14>
 8008058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800805c:	f7ff bff0 	b.w	8008040 <__sfp_lock_release>
 8008060:	4b04      	ldr	r3, [pc, #16]	@ (8008074 <__sinit+0x28>)
 8008062:	6223      	str	r3, [r4, #32]
 8008064:	4b04      	ldr	r3, [pc, #16]	@ (8008078 <__sinit+0x2c>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1f5      	bne.n	8008058 <__sinit+0xc>
 800806c:	f7ff ffc4 	bl	8007ff8 <global_stdio_init.part.0>
 8008070:	e7f2      	b.n	8008058 <__sinit+0xc>
 8008072:	bf00      	nop
 8008074:	08007fb9 	.word	0x08007fb9
 8008078:	200009ac 	.word	0x200009ac

0800807c <sulp>:
 800807c:	b570      	push	{r4, r5, r6, lr}
 800807e:	4604      	mov	r4, r0
 8008080:	460d      	mov	r5, r1
 8008082:	ec45 4b10 	vmov	d0, r4, r5
 8008086:	4616      	mov	r6, r2
 8008088:	f002 fee2 	bl	800ae50 <__ulp>
 800808c:	ec51 0b10 	vmov	r0, r1, d0
 8008090:	b17e      	cbz	r6, 80080b2 <sulp+0x36>
 8008092:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008096:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800809a:	2b00      	cmp	r3, #0
 800809c:	dd09      	ble.n	80080b2 <sulp+0x36>
 800809e:	051b      	lsls	r3, r3, #20
 80080a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80080a4:	2400      	movs	r4, #0
 80080a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80080aa:	4622      	mov	r2, r4
 80080ac:	462b      	mov	r3, r5
 80080ae:	f7f8 faa3 	bl	80005f8 <__aeabi_dmul>
 80080b2:	ec41 0b10 	vmov	d0, r0, r1
 80080b6:	bd70      	pop	{r4, r5, r6, pc}

080080b8 <_strtod_l>:
 80080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	b09f      	sub	sp, #124	@ 0x7c
 80080be:	460c      	mov	r4, r1
 80080c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80080c2:	2200      	movs	r2, #0
 80080c4:	921a      	str	r2, [sp, #104]	@ 0x68
 80080c6:	9005      	str	r0, [sp, #20]
 80080c8:	f04f 0a00 	mov.w	sl, #0
 80080cc:	f04f 0b00 	mov.w	fp, #0
 80080d0:	460a      	mov	r2, r1
 80080d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80080d4:	7811      	ldrb	r1, [r2, #0]
 80080d6:	292b      	cmp	r1, #43	@ 0x2b
 80080d8:	d04a      	beq.n	8008170 <_strtod_l+0xb8>
 80080da:	d838      	bhi.n	800814e <_strtod_l+0x96>
 80080dc:	290d      	cmp	r1, #13
 80080de:	d832      	bhi.n	8008146 <_strtod_l+0x8e>
 80080e0:	2908      	cmp	r1, #8
 80080e2:	d832      	bhi.n	800814a <_strtod_l+0x92>
 80080e4:	2900      	cmp	r1, #0
 80080e6:	d03b      	beq.n	8008160 <_strtod_l+0xa8>
 80080e8:	2200      	movs	r2, #0
 80080ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 80080ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80080ee:	782a      	ldrb	r2, [r5, #0]
 80080f0:	2a30      	cmp	r2, #48	@ 0x30
 80080f2:	f040 80b3 	bne.w	800825c <_strtod_l+0x1a4>
 80080f6:	786a      	ldrb	r2, [r5, #1]
 80080f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80080fc:	2a58      	cmp	r2, #88	@ 0x58
 80080fe:	d16e      	bne.n	80081de <_strtod_l+0x126>
 8008100:	9302      	str	r3, [sp, #8]
 8008102:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008104:	9301      	str	r3, [sp, #4]
 8008106:	ab1a      	add	r3, sp, #104	@ 0x68
 8008108:	9300      	str	r3, [sp, #0]
 800810a:	4a8e      	ldr	r2, [pc, #568]	@ (8008344 <_strtod_l+0x28c>)
 800810c:	9805      	ldr	r0, [sp, #20]
 800810e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008110:	a919      	add	r1, sp, #100	@ 0x64
 8008112:	f001 fd8d 	bl	8009c30 <__gethex>
 8008116:	f010 060f 	ands.w	r6, r0, #15
 800811a:	4604      	mov	r4, r0
 800811c:	d005      	beq.n	800812a <_strtod_l+0x72>
 800811e:	2e06      	cmp	r6, #6
 8008120:	d128      	bne.n	8008174 <_strtod_l+0xbc>
 8008122:	3501      	adds	r5, #1
 8008124:	2300      	movs	r3, #0
 8008126:	9519      	str	r5, [sp, #100]	@ 0x64
 8008128:	930b      	str	r3, [sp, #44]	@ 0x2c
 800812a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800812c:	2b00      	cmp	r3, #0
 800812e:	f040 858e 	bne.w	8008c4e <_strtod_l+0xb96>
 8008132:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008134:	b1cb      	cbz	r3, 800816a <_strtod_l+0xb2>
 8008136:	4652      	mov	r2, sl
 8008138:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800813c:	ec43 2b10 	vmov	d0, r2, r3
 8008140:	b01f      	add	sp, #124	@ 0x7c
 8008142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008146:	2920      	cmp	r1, #32
 8008148:	d1ce      	bne.n	80080e8 <_strtod_l+0x30>
 800814a:	3201      	adds	r2, #1
 800814c:	e7c1      	b.n	80080d2 <_strtod_l+0x1a>
 800814e:	292d      	cmp	r1, #45	@ 0x2d
 8008150:	d1ca      	bne.n	80080e8 <_strtod_l+0x30>
 8008152:	2101      	movs	r1, #1
 8008154:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008156:	1c51      	adds	r1, r2, #1
 8008158:	9119      	str	r1, [sp, #100]	@ 0x64
 800815a:	7852      	ldrb	r2, [r2, #1]
 800815c:	2a00      	cmp	r2, #0
 800815e:	d1c5      	bne.n	80080ec <_strtod_l+0x34>
 8008160:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008162:	9419      	str	r4, [sp, #100]	@ 0x64
 8008164:	2b00      	cmp	r3, #0
 8008166:	f040 8570 	bne.w	8008c4a <_strtod_l+0xb92>
 800816a:	4652      	mov	r2, sl
 800816c:	465b      	mov	r3, fp
 800816e:	e7e5      	b.n	800813c <_strtod_l+0x84>
 8008170:	2100      	movs	r1, #0
 8008172:	e7ef      	b.n	8008154 <_strtod_l+0x9c>
 8008174:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008176:	b13a      	cbz	r2, 8008188 <_strtod_l+0xd0>
 8008178:	2135      	movs	r1, #53	@ 0x35
 800817a:	a81c      	add	r0, sp, #112	@ 0x70
 800817c:	f002 ff62 	bl	800b044 <__copybits>
 8008180:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008182:	9805      	ldr	r0, [sp, #20]
 8008184:	f002 fb30 	bl	800a7e8 <_Bfree>
 8008188:	3e01      	subs	r6, #1
 800818a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800818c:	2e04      	cmp	r6, #4
 800818e:	d806      	bhi.n	800819e <_strtod_l+0xe6>
 8008190:	e8df f006 	tbb	[pc, r6]
 8008194:	201d0314 	.word	0x201d0314
 8008198:	14          	.byte	0x14
 8008199:	00          	.byte	0x00
 800819a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800819e:	05e1      	lsls	r1, r4, #23
 80081a0:	bf48      	it	mi
 80081a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80081a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80081aa:	0d1b      	lsrs	r3, r3, #20
 80081ac:	051b      	lsls	r3, r3, #20
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1bb      	bne.n	800812a <_strtod_l+0x72>
 80081b2:	f000 fe3d 	bl	8008e30 <__errno>
 80081b6:	2322      	movs	r3, #34	@ 0x22
 80081b8:	6003      	str	r3, [r0, #0]
 80081ba:	e7b6      	b.n	800812a <_strtod_l+0x72>
 80081bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80081c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80081c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80081c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80081cc:	e7e7      	b.n	800819e <_strtod_l+0xe6>
 80081ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800834c <_strtod_l+0x294>
 80081d2:	e7e4      	b.n	800819e <_strtod_l+0xe6>
 80081d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80081d8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80081dc:	e7df      	b.n	800819e <_strtod_l+0xe6>
 80081de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80081e0:	1c5a      	adds	r2, r3, #1
 80081e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80081e4:	785b      	ldrb	r3, [r3, #1]
 80081e6:	2b30      	cmp	r3, #48	@ 0x30
 80081e8:	d0f9      	beq.n	80081de <_strtod_l+0x126>
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d09d      	beq.n	800812a <_strtod_l+0x72>
 80081ee:	2301      	movs	r3, #1
 80081f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80081f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80081f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80081f6:	2300      	movs	r3, #0
 80081f8:	9308      	str	r3, [sp, #32]
 80081fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80081fc:	461f      	mov	r7, r3
 80081fe:	220a      	movs	r2, #10
 8008200:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008202:	7805      	ldrb	r5, [r0, #0]
 8008204:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008208:	b2d9      	uxtb	r1, r3
 800820a:	2909      	cmp	r1, #9
 800820c:	d928      	bls.n	8008260 <_strtod_l+0x1a8>
 800820e:	494e      	ldr	r1, [pc, #312]	@ (8008348 <_strtod_l+0x290>)
 8008210:	2201      	movs	r2, #1
 8008212:	f000 fdd5 	bl	8008dc0 <strncmp>
 8008216:	2800      	cmp	r0, #0
 8008218:	d032      	beq.n	8008280 <_strtod_l+0x1c8>
 800821a:	2000      	movs	r0, #0
 800821c:	462a      	mov	r2, r5
 800821e:	4681      	mov	r9, r0
 8008220:	463d      	mov	r5, r7
 8008222:	4603      	mov	r3, r0
 8008224:	2a65      	cmp	r2, #101	@ 0x65
 8008226:	d001      	beq.n	800822c <_strtod_l+0x174>
 8008228:	2a45      	cmp	r2, #69	@ 0x45
 800822a:	d114      	bne.n	8008256 <_strtod_l+0x19e>
 800822c:	b91d      	cbnz	r5, 8008236 <_strtod_l+0x17e>
 800822e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008230:	4302      	orrs	r2, r0
 8008232:	d095      	beq.n	8008160 <_strtod_l+0xa8>
 8008234:	2500      	movs	r5, #0
 8008236:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008238:	1c62      	adds	r2, r4, #1
 800823a:	9219      	str	r2, [sp, #100]	@ 0x64
 800823c:	7862      	ldrb	r2, [r4, #1]
 800823e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008240:	d077      	beq.n	8008332 <_strtod_l+0x27a>
 8008242:	2a2d      	cmp	r2, #45	@ 0x2d
 8008244:	d07b      	beq.n	800833e <_strtod_l+0x286>
 8008246:	f04f 0c00 	mov.w	ip, #0
 800824a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800824e:	2909      	cmp	r1, #9
 8008250:	f240 8082 	bls.w	8008358 <_strtod_l+0x2a0>
 8008254:	9419      	str	r4, [sp, #100]	@ 0x64
 8008256:	f04f 0800 	mov.w	r8, #0
 800825a:	e0a2      	b.n	80083a2 <_strtod_l+0x2ea>
 800825c:	2300      	movs	r3, #0
 800825e:	e7c7      	b.n	80081f0 <_strtod_l+0x138>
 8008260:	2f08      	cmp	r7, #8
 8008262:	bfd5      	itete	le
 8008264:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008266:	9908      	ldrgt	r1, [sp, #32]
 8008268:	fb02 3301 	mlale	r3, r2, r1, r3
 800826c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008270:	f100 0001 	add.w	r0, r0, #1
 8008274:	bfd4      	ite	le
 8008276:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008278:	9308      	strgt	r3, [sp, #32]
 800827a:	3701      	adds	r7, #1
 800827c:	9019      	str	r0, [sp, #100]	@ 0x64
 800827e:	e7bf      	b.n	8008200 <_strtod_l+0x148>
 8008280:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008282:	1c5a      	adds	r2, r3, #1
 8008284:	9219      	str	r2, [sp, #100]	@ 0x64
 8008286:	785a      	ldrb	r2, [r3, #1]
 8008288:	b37f      	cbz	r7, 80082ea <_strtod_l+0x232>
 800828a:	4681      	mov	r9, r0
 800828c:	463d      	mov	r5, r7
 800828e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008292:	2b09      	cmp	r3, #9
 8008294:	d912      	bls.n	80082bc <_strtod_l+0x204>
 8008296:	2301      	movs	r3, #1
 8008298:	e7c4      	b.n	8008224 <_strtod_l+0x16c>
 800829a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800829c:	1c5a      	adds	r2, r3, #1
 800829e:	9219      	str	r2, [sp, #100]	@ 0x64
 80082a0:	785a      	ldrb	r2, [r3, #1]
 80082a2:	3001      	adds	r0, #1
 80082a4:	2a30      	cmp	r2, #48	@ 0x30
 80082a6:	d0f8      	beq.n	800829a <_strtod_l+0x1e2>
 80082a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80082ac:	2b08      	cmp	r3, #8
 80082ae:	f200 84d3 	bhi.w	8008c58 <_strtod_l+0xba0>
 80082b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082b4:	930c      	str	r3, [sp, #48]	@ 0x30
 80082b6:	4681      	mov	r9, r0
 80082b8:	2000      	movs	r0, #0
 80082ba:	4605      	mov	r5, r0
 80082bc:	3a30      	subs	r2, #48	@ 0x30
 80082be:	f100 0301 	add.w	r3, r0, #1
 80082c2:	d02a      	beq.n	800831a <_strtod_l+0x262>
 80082c4:	4499      	add	r9, r3
 80082c6:	eb00 0c05 	add.w	ip, r0, r5
 80082ca:	462b      	mov	r3, r5
 80082cc:	210a      	movs	r1, #10
 80082ce:	4563      	cmp	r3, ip
 80082d0:	d10d      	bne.n	80082ee <_strtod_l+0x236>
 80082d2:	1c69      	adds	r1, r5, #1
 80082d4:	4401      	add	r1, r0
 80082d6:	4428      	add	r0, r5
 80082d8:	2808      	cmp	r0, #8
 80082da:	dc16      	bgt.n	800830a <_strtod_l+0x252>
 80082dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80082de:	230a      	movs	r3, #10
 80082e0:	fb03 2300 	mla	r3, r3, r0, r2
 80082e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80082e6:	2300      	movs	r3, #0
 80082e8:	e018      	b.n	800831c <_strtod_l+0x264>
 80082ea:	4638      	mov	r0, r7
 80082ec:	e7da      	b.n	80082a4 <_strtod_l+0x1ec>
 80082ee:	2b08      	cmp	r3, #8
 80082f0:	f103 0301 	add.w	r3, r3, #1
 80082f4:	dc03      	bgt.n	80082fe <_strtod_l+0x246>
 80082f6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80082f8:	434e      	muls	r6, r1
 80082fa:	960a      	str	r6, [sp, #40]	@ 0x28
 80082fc:	e7e7      	b.n	80082ce <_strtod_l+0x216>
 80082fe:	2b10      	cmp	r3, #16
 8008300:	bfde      	ittt	le
 8008302:	9e08      	ldrle	r6, [sp, #32]
 8008304:	434e      	mulle	r6, r1
 8008306:	9608      	strle	r6, [sp, #32]
 8008308:	e7e1      	b.n	80082ce <_strtod_l+0x216>
 800830a:	280f      	cmp	r0, #15
 800830c:	dceb      	bgt.n	80082e6 <_strtod_l+0x22e>
 800830e:	9808      	ldr	r0, [sp, #32]
 8008310:	230a      	movs	r3, #10
 8008312:	fb03 2300 	mla	r3, r3, r0, r2
 8008316:	9308      	str	r3, [sp, #32]
 8008318:	e7e5      	b.n	80082e6 <_strtod_l+0x22e>
 800831a:	4629      	mov	r1, r5
 800831c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800831e:	1c50      	adds	r0, r2, #1
 8008320:	9019      	str	r0, [sp, #100]	@ 0x64
 8008322:	7852      	ldrb	r2, [r2, #1]
 8008324:	4618      	mov	r0, r3
 8008326:	460d      	mov	r5, r1
 8008328:	e7b1      	b.n	800828e <_strtod_l+0x1d6>
 800832a:	f04f 0900 	mov.w	r9, #0
 800832e:	2301      	movs	r3, #1
 8008330:	e77d      	b.n	800822e <_strtod_l+0x176>
 8008332:	f04f 0c00 	mov.w	ip, #0
 8008336:	1ca2      	adds	r2, r4, #2
 8008338:	9219      	str	r2, [sp, #100]	@ 0x64
 800833a:	78a2      	ldrb	r2, [r4, #2]
 800833c:	e785      	b.n	800824a <_strtod_l+0x192>
 800833e:	f04f 0c01 	mov.w	ip, #1
 8008342:	e7f8      	b.n	8008336 <_strtod_l+0x27e>
 8008344:	08010c10 	.word	0x08010c10
 8008348:	08010bf9 	.word	0x08010bf9
 800834c:	7ff00000 	.word	0x7ff00000
 8008350:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008352:	1c51      	adds	r1, r2, #1
 8008354:	9119      	str	r1, [sp, #100]	@ 0x64
 8008356:	7852      	ldrb	r2, [r2, #1]
 8008358:	2a30      	cmp	r2, #48	@ 0x30
 800835a:	d0f9      	beq.n	8008350 <_strtod_l+0x298>
 800835c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008360:	2908      	cmp	r1, #8
 8008362:	f63f af78 	bhi.w	8008256 <_strtod_l+0x19e>
 8008366:	3a30      	subs	r2, #48	@ 0x30
 8008368:	920e      	str	r2, [sp, #56]	@ 0x38
 800836a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800836c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800836e:	f04f 080a 	mov.w	r8, #10
 8008372:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008374:	1c56      	adds	r6, r2, #1
 8008376:	9619      	str	r6, [sp, #100]	@ 0x64
 8008378:	7852      	ldrb	r2, [r2, #1]
 800837a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800837e:	f1be 0f09 	cmp.w	lr, #9
 8008382:	d939      	bls.n	80083f8 <_strtod_l+0x340>
 8008384:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008386:	1a76      	subs	r6, r6, r1
 8008388:	2e08      	cmp	r6, #8
 800838a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800838e:	dc03      	bgt.n	8008398 <_strtod_l+0x2e0>
 8008390:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008392:	4588      	cmp	r8, r1
 8008394:	bfa8      	it	ge
 8008396:	4688      	movge	r8, r1
 8008398:	f1bc 0f00 	cmp.w	ip, #0
 800839c:	d001      	beq.n	80083a2 <_strtod_l+0x2ea>
 800839e:	f1c8 0800 	rsb	r8, r8, #0
 80083a2:	2d00      	cmp	r5, #0
 80083a4:	d14e      	bne.n	8008444 <_strtod_l+0x38c>
 80083a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80083a8:	4308      	orrs	r0, r1
 80083aa:	f47f aebe 	bne.w	800812a <_strtod_l+0x72>
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	f47f aed6 	bne.w	8008160 <_strtod_l+0xa8>
 80083b4:	2a69      	cmp	r2, #105	@ 0x69
 80083b6:	d028      	beq.n	800840a <_strtod_l+0x352>
 80083b8:	dc25      	bgt.n	8008406 <_strtod_l+0x34e>
 80083ba:	2a49      	cmp	r2, #73	@ 0x49
 80083bc:	d025      	beq.n	800840a <_strtod_l+0x352>
 80083be:	2a4e      	cmp	r2, #78	@ 0x4e
 80083c0:	f47f aece 	bne.w	8008160 <_strtod_l+0xa8>
 80083c4:	499b      	ldr	r1, [pc, #620]	@ (8008634 <_strtod_l+0x57c>)
 80083c6:	a819      	add	r0, sp, #100	@ 0x64
 80083c8:	f001 fe54 	bl	800a074 <__match>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	f43f aec7 	beq.w	8008160 <_strtod_l+0xa8>
 80083d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	2b28      	cmp	r3, #40	@ 0x28
 80083d8:	d12e      	bne.n	8008438 <_strtod_l+0x380>
 80083da:	4997      	ldr	r1, [pc, #604]	@ (8008638 <_strtod_l+0x580>)
 80083dc:	aa1c      	add	r2, sp, #112	@ 0x70
 80083de:	a819      	add	r0, sp, #100	@ 0x64
 80083e0:	f001 fe5c 	bl	800a09c <__hexnan>
 80083e4:	2805      	cmp	r0, #5
 80083e6:	d127      	bne.n	8008438 <_strtod_l+0x380>
 80083e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80083ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80083ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80083f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80083f6:	e698      	b.n	800812a <_strtod_l+0x72>
 80083f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80083fa:	fb08 2101 	mla	r1, r8, r1, r2
 80083fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008402:	920e      	str	r2, [sp, #56]	@ 0x38
 8008404:	e7b5      	b.n	8008372 <_strtod_l+0x2ba>
 8008406:	2a6e      	cmp	r2, #110	@ 0x6e
 8008408:	e7da      	b.n	80083c0 <_strtod_l+0x308>
 800840a:	498c      	ldr	r1, [pc, #560]	@ (800863c <_strtod_l+0x584>)
 800840c:	a819      	add	r0, sp, #100	@ 0x64
 800840e:	f001 fe31 	bl	800a074 <__match>
 8008412:	2800      	cmp	r0, #0
 8008414:	f43f aea4 	beq.w	8008160 <_strtod_l+0xa8>
 8008418:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800841a:	4989      	ldr	r1, [pc, #548]	@ (8008640 <_strtod_l+0x588>)
 800841c:	3b01      	subs	r3, #1
 800841e:	a819      	add	r0, sp, #100	@ 0x64
 8008420:	9319      	str	r3, [sp, #100]	@ 0x64
 8008422:	f001 fe27 	bl	800a074 <__match>
 8008426:	b910      	cbnz	r0, 800842e <_strtod_l+0x376>
 8008428:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800842a:	3301      	adds	r3, #1
 800842c:	9319      	str	r3, [sp, #100]	@ 0x64
 800842e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008650 <_strtod_l+0x598>
 8008432:	f04f 0a00 	mov.w	sl, #0
 8008436:	e678      	b.n	800812a <_strtod_l+0x72>
 8008438:	4882      	ldr	r0, [pc, #520]	@ (8008644 <_strtod_l+0x58c>)
 800843a:	f000 fd35 	bl	8008ea8 <nan>
 800843e:	ec5b ab10 	vmov	sl, fp, d0
 8008442:	e672      	b.n	800812a <_strtod_l+0x72>
 8008444:	eba8 0309 	sub.w	r3, r8, r9
 8008448:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800844a:	9309      	str	r3, [sp, #36]	@ 0x24
 800844c:	2f00      	cmp	r7, #0
 800844e:	bf08      	it	eq
 8008450:	462f      	moveq	r7, r5
 8008452:	2d10      	cmp	r5, #16
 8008454:	462c      	mov	r4, r5
 8008456:	bfa8      	it	ge
 8008458:	2410      	movge	r4, #16
 800845a:	f7f8 f853 	bl	8000504 <__aeabi_ui2d>
 800845e:	2d09      	cmp	r5, #9
 8008460:	4682      	mov	sl, r0
 8008462:	468b      	mov	fp, r1
 8008464:	dc13      	bgt.n	800848e <_strtod_l+0x3d6>
 8008466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008468:	2b00      	cmp	r3, #0
 800846a:	f43f ae5e 	beq.w	800812a <_strtod_l+0x72>
 800846e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008470:	dd78      	ble.n	8008564 <_strtod_l+0x4ac>
 8008472:	2b16      	cmp	r3, #22
 8008474:	dc5f      	bgt.n	8008536 <_strtod_l+0x47e>
 8008476:	4974      	ldr	r1, [pc, #464]	@ (8008648 <_strtod_l+0x590>)
 8008478:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800847c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008480:	4652      	mov	r2, sl
 8008482:	465b      	mov	r3, fp
 8008484:	f7f8 f8b8 	bl	80005f8 <__aeabi_dmul>
 8008488:	4682      	mov	sl, r0
 800848a:	468b      	mov	fp, r1
 800848c:	e64d      	b.n	800812a <_strtod_l+0x72>
 800848e:	4b6e      	ldr	r3, [pc, #440]	@ (8008648 <_strtod_l+0x590>)
 8008490:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008494:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008498:	f7f8 f8ae 	bl	80005f8 <__aeabi_dmul>
 800849c:	4682      	mov	sl, r0
 800849e:	9808      	ldr	r0, [sp, #32]
 80084a0:	468b      	mov	fp, r1
 80084a2:	f7f8 f82f 	bl	8000504 <__aeabi_ui2d>
 80084a6:	4602      	mov	r2, r0
 80084a8:	460b      	mov	r3, r1
 80084aa:	4650      	mov	r0, sl
 80084ac:	4659      	mov	r1, fp
 80084ae:	f7f7 feed 	bl	800028c <__adddf3>
 80084b2:	2d0f      	cmp	r5, #15
 80084b4:	4682      	mov	sl, r0
 80084b6:	468b      	mov	fp, r1
 80084b8:	ddd5      	ble.n	8008466 <_strtod_l+0x3ae>
 80084ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084bc:	1b2c      	subs	r4, r5, r4
 80084be:	441c      	add	r4, r3
 80084c0:	2c00      	cmp	r4, #0
 80084c2:	f340 8096 	ble.w	80085f2 <_strtod_l+0x53a>
 80084c6:	f014 030f 	ands.w	r3, r4, #15
 80084ca:	d00a      	beq.n	80084e2 <_strtod_l+0x42a>
 80084cc:	495e      	ldr	r1, [pc, #376]	@ (8008648 <_strtod_l+0x590>)
 80084ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80084d2:	4652      	mov	r2, sl
 80084d4:	465b      	mov	r3, fp
 80084d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084da:	f7f8 f88d 	bl	80005f8 <__aeabi_dmul>
 80084de:	4682      	mov	sl, r0
 80084e0:	468b      	mov	fp, r1
 80084e2:	f034 040f 	bics.w	r4, r4, #15
 80084e6:	d073      	beq.n	80085d0 <_strtod_l+0x518>
 80084e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80084ec:	dd48      	ble.n	8008580 <_strtod_l+0x4c8>
 80084ee:	2400      	movs	r4, #0
 80084f0:	46a0      	mov	r8, r4
 80084f2:	940a      	str	r4, [sp, #40]	@ 0x28
 80084f4:	46a1      	mov	r9, r4
 80084f6:	9a05      	ldr	r2, [sp, #20]
 80084f8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008650 <_strtod_l+0x598>
 80084fc:	2322      	movs	r3, #34	@ 0x22
 80084fe:	6013      	str	r3, [r2, #0]
 8008500:	f04f 0a00 	mov.w	sl, #0
 8008504:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008506:	2b00      	cmp	r3, #0
 8008508:	f43f ae0f 	beq.w	800812a <_strtod_l+0x72>
 800850c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800850e:	9805      	ldr	r0, [sp, #20]
 8008510:	f002 f96a 	bl	800a7e8 <_Bfree>
 8008514:	9805      	ldr	r0, [sp, #20]
 8008516:	4649      	mov	r1, r9
 8008518:	f002 f966 	bl	800a7e8 <_Bfree>
 800851c:	9805      	ldr	r0, [sp, #20]
 800851e:	4641      	mov	r1, r8
 8008520:	f002 f962 	bl	800a7e8 <_Bfree>
 8008524:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008526:	9805      	ldr	r0, [sp, #20]
 8008528:	f002 f95e 	bl	800a7e8 <_Bfree>
 800852c:	9805      	ldr	r0, [sp, #20]
 800852e:	4621      	mov	r1, r4
 8008530:	f002 f95a 	bl	800a7e8 <_Bfree>
 8008534:	e5f9      	b.n	800812a <_strtod_l+0x72>
 8008536:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008538:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800853c:	4293      	cmp	r3, r2
 800853e:	dbbc      	blt.n	80084ba <_strtod_l+0x402>
 8008540:	4c41      	ldr	r4, [pc, #260]	@ (8008648 <_strtod_l+0x590>)
 8008542:	f1c5 050f 	rsb	r5, r5, #15
 8008546:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800854a:	4652      	mov	r2, sl
 800854c:	465b      	mov	r3, fp
 800854e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008552:	f7f8 f851 	bl	80005f8 <__aeabi_dmul>
 8008556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008558:	1b5d      	subs	r5, r3, r5
 800855a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800855e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008562:	e78f      	b.n	8008484 <_strtod_l+0x3cc>
 8008564:	3316      	adds	r3, #22
 8008566:	dba8      	blt.n	80084ba <_strtod_l+0x402>
 8008568:	4b37      	ldr	r3, [pc, #220]	@ (8008648 <_strtod_l+0x590>)
 800856a:	eba9 0808 	sub.w	r8, r9, r8
 800856e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008572:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008576:	4650      	mov	r0, sl
 8008578:	4659      	mov	r1, fp
 800857a:	f7f8 f967 	bl	800084c <__aeabi_ddiv>
 800857e:	e783      	b.n	8008488 <_strtod_l+0x3d0>
 8008580:	4b32      	ldr	r3, [pc, #200]	@ (800864c <_strtod_l+0x594>)
 8008582:	9308      	str	r3, [sp, #32]
 8008584:	2300      	movs	r3, #0
 8008586:	1124      	asrs	r4, r4, #4
 8008588:	4650      	mov	r0, sl
 800858a:	4659      	mov	r1, fp
 800858c:	461e      	mov	r6, r3
 800858e:	2c01      	cmp	r4, #1
 8008590:	dc21      	bgt.n	80085d6 <_strtod_l+0x51e>
 8008592:	b10b      	cbz	r3, 8008598 <_strtod_l+0x4e0>
 8008594:	4682      	mov	sl, r0
 8008596:	468b      	mov	fp, r1
 8008598:	492c      	ldr	r1, [pc, #176]	@ (800864c <_strtod_l+0x594>)
 800859a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800859e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80085a2:	4652      	mov	r2, sl
 80085a4:	465b      	mov	r3, fp
 80085a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085aa:	f7f8 f825 	bl	80005f8 <__aeabi_dmul>
 80085ae:	4b28      	ldr	r3, [pc, #160]	@ (8008650 <_strtod_l+0x598>)
 80085b0:	460a      	mov	r2, r1
 80085b2:	400b      	ands	r3, r1
 80085b4:	4927      	ldr	r1, [pc, #156]	@ (8008654 <_strtod_l+0x59c>)
 80085b6:	428b      	cmp	r3, r1
 80085b8:	4682      	mov	sl, r0
 80085ba:	d898      	bhi.n	80084ee <_strtod_l+0x436>
 80085bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80085c0:	428b      	cmp	r3, r1
 80085c2:	bf86      	itte	hi
 80085c4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008658 <_strtod_l+0x5a0>
 80085c8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80085cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80085d0:	2300      	movs	r3, #0
 80085d2:	9308      	str	r3, [sp, #32]
 80085d4:	e07a      	b.n	80086cc <_strtod_l+0x614>
 80085d6:	07e2      	lsls	r2, r4, #31
 80085d8:	d505      	bpl.n	80085e6 <_strtod_l+0x52e>
 80085da:	9b08      	ldr	r3, [sp, #32]
 80085dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e0:	f7f8 f80a 	bl	80005f8 <__aeabi_dmul>
 80085e4:	2301      	movs	r3, #1
 80085e6:	9a08      	ldr	r2, [sp, #32]
 80085e8:	3208      	adds	r2, #8
 80085ea:	3601      	adds	r6, #1
 80085ec:	1064      	asrs	r4, r4, #1
 80085ee:	9208      	str	r2, [sp, #32]
 80085f0:	e7cd      	b.n	800858e <_strtod_l+0x4d6>
 80085f2:	d0ed      	beq.n	80085d0 <_strtod_l+0x518>
 80085f4:	4264      	negs	r4, r4
 80085f6:	f014 020f 	ands.w	r2, r4, #15
 80085fa:	d00a      	beq.n	8008612 <_strtod_l+0x55a>
 80085fc:	4b12      	ldr	r3, [pc, #72]	@ (8008648 <_strtod_l+0x590>)
 80085fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008602:	4650      	mov	r0, sl
 8008604:	4659      	mov	r1, fp
 8008606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860a:	f7f8 f91f 	bl	800084c <__aeabi_ddiv>
 800860e:	4682      	mov	sl, r0
 8008610:	468b      	mov	fp, r1
 8008612:	1124      	asrs	r4, r4, #4
 8008614:	d0dc      	beq.n	80085d0 <_strtod_l+0x518>
 8008616:	2c1f      	cmp	r4, #31
 8008618:	dd20      	ble.n	800865c <_strtod_l+0x5a4>
 800861a:	2400      	movs	r4, #0
 800861c:	46a0      	mov	r8, r4
 800861e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008620:	46a1      	mov	r9, r4
 8008622:	9a05      	ldr	r2, [sp, #20]
 8008624:	2322      	movs	r3, #34	@ 0x22
 8008626:	f04f 0a00 	mov.w	sl, #0
 800862a:	f04f 0b00 	mov.w	fp, #0
 800862e:	6013      	str	r3, [r2, #0]
 8008630:	e768      	b.n	8008504 <_strtod_l+0x44c>
 8008632:	bf00      	nop
 8008634:	08010bcd 	.word	0x08010bcd
 8008638:	08010bfc 	.word	0x08010bfc
 800863c:	08010bc5 	.word	0x08010bc5
 8008640:	08010d5c 	.word	0x08010d5c
 8008644:	08010feb 	.word	0x08010feb
 8008648:	08010ee8 	.word	0x08010ee8
 800864c:	08010ec0 	.word	0x08010ec0
 8008650:	7ff00000 	.word	0x7ff00000
 8008654:	7ca00000 	.word	0x7ca00000
 8008658:	7fefffff 	.word	0x7fefffff
 800865c:	f014 0310 	ands.w	r3, r4, #16
 8008660:	bf18      	it	ne
 8008662:	236a      	movne	r3, #106	@ 0x6a
 8008664:	4ea9      	ldr	r6, [pc, #676]	@ (800890c <_strtod_l+0x854>)
 8008666:	9308      	str	r3, [sp, #32]
 8008668:	4650      	mov	r0, sl
 800866a:	4659      	mov	r1, fp
 800866c:	2300      	movs	r3, #0
 800866e:	07e2      	lsls	r2, r4, #31
 8008670:	d504      	bpl.n	800867c <_strtod_l+0x5c4>
 8008672:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008676:	f7f7 ffbf 	bl	80005f8 <__aeabi_dmul>
 800867a:	2301      	movs	r3, #1
 800867c:	1064      	asrs	r4, r4, #1
 800867e:	f106 0608 	add.w	r6, r6, #8
 8008682:	d1f4      	bne.n	800866e <_strtod_l+0x5b6>
 8008684:	b10b      	cbz	r3, 800868a <_strtod_l+0x5d2>
 8008686:	4682      	mov	sl, r0
 8008688:	468b      	mov	fp, r1
 800868a:	9b08      	ldr	r3, [sp, #32]
 800868c:	b1b3      	cbz	r3, 80086bc <_strtod_l+0x604>
 800868e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008692:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008696:	2b00      	cmp	r3, #0
 8008698:	4659      	mov	r1, fp
 800869a:	dd0f      	ble.n	80086bc <_strtod_l+0x604>
 800869c:	2b1f      	cmp	r3, #31
 800869e:	dd55      	ble.n	800874c <_strtod_l+0x694>
 80086a0:	2b34      	cmp	r3, #52	@ 0x34
 80086a2:	bfde      	ittt	le
 80086a4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 80086a8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80086ac:	4093      	lslle	r3, r2
 80086ae:	f04f 0a00 	mov.w	sl, #0
 80086b2:	bfcc      	ite	gt
 80086b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80086b8:	ea03 0b01 	andle.w	fp, r3, r1
 80086bc:	2200      	movs	r2, #0
 80086be:	2300      	movs	r3, #0
 80086c0:	4650      	mov	r0, sl
 80086c2:	4659      	mov	r1, fp
 80086c4:	f7f8 fa00 	bl	8000ac8 <__aeabi_dcmpeq>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	d1a6      	bne.n	800861a <_strtod_l+0x562>
 80086cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80086d2:	9805      	ldr	r0, [sp, #20]
 80086d4:	462b      	mov	r3, r5
 80086d6:	463a      	mov	r2, r7
 80086d8:	f002 f8ee 	bl	800a8b8 <__s2b>
 80086dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80086de:	2800      	cmp	r0, #0
 80086e0:	f43f af05 	beq.w	80084ee <_strtod_l+0x436>
 80086e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086e6:	2a00      	cmp	r2, #0
 80086e8:	eba9 0308 	sub.w	r3, r9, r8
 80086ec:	bfa8      	it	ge
 80086ee:	2300      	movge	r3, #0
 80086f0:	9312      	str	r3, [sp, #72]	@ 0x48
 80086f2:	2400      	movs	r4, #0
 80086f4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80086f8:	9316      	str	r3, [sp, #88]	@ 0x58
 80086fa:	46a0      	mov	r8, r4
 80086fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086fe:	9805      	ldr	r0, [sp, #20]
 8008700:	6859      	ldr	r1, [r3, #4]
 8008702:	f002 f831 	bl	800a768 <_Balloc>
 8008706:	4681      	mov	r9, r0
 8008708:	2800      	cmp	r0, #0
 800870a:	f43f aef4 	beq.w	80084f6 <_strtod_l+0x43e>
 800870e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008710:	691a      	ldr	r2, [r3, #16]
 8008712:	3202      	adds	r2, #2
 8008714:	f103 010c 	add.w	r1, r3, #12
 8008718:	0092      	lsls	r2, r2, #2
 800871a:	300c      	adds	r0, #12
 800871c:	f000 fbb5 	bl	8008e8a <memcpy>
 8008720:	ec4b ab10 	vmov	d0, sl, fp
 8008724:	9805      	ldr	r0, [sp, #20]
 8008726:	aa1c      	add	r2, sp, #112	@ 0x70
 8008728:	a91b      	add	r1, sp, #108	@ 0x6c
 800872a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800872e:	f002 fbff 	bl	800af30 <__d2b>
 8008732:	901a      	str	r0, [sp, #104]	@ 0x68
 8008734:	2800      	cmp	r0, #0
 8008736:	f43f aede 	beq.w	80084f6 <_strtod_l+0x43e>
 800873a:	9805      	ldr	r0, [sp, #20]
 800873c:	2101      	movs	r1, #1
 800873e:	f002 f951 	bl	800a9e4 <__i2b>
 8008742:	4680      	mov	r8, r0
 8008744:	b948      	cbnz	r0, 800875a <_strtod_l+0x6a2>
 8008746:	f04f 0800 	mov.w	r8, #0
 800874a:	e6d4      	b.n	80084f6 <_strtod_l+0x43e>
 800874c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008750:	fa02 f303 	lsl.w	r3, r2, r3
 8008754:	ea03 0a0a 	and.w	sl, r3, sl
 8008758:	e7b0      	b.n	80086bc <_strtod_l+0x604>
 800875a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800875c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800875e:	2d00      	cmp	r5, #0
 8008760:	bfab      	itete	ge
 8008762:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008764:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008766:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008768:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800876a:	bfac      	ite	ge
 800876c:	18ef      	addge	r7, r5, r3
 800876e:	1b5e      	sublt	r6, r3, r5
 8008770:	9b08      	ldr	r3, [sp, #32]
 8008772:	1aed      	subs	r5, r5, r3
 8008774:	4415      	add	r5, r2
 8008776:	4b66      	ldr	r3, [pc, #408]	@ (8008910 <_strtod_l+0x858>)
 8008778:	3d01      	subs	r5, #1
 800877a:	429d      	cmp	r5, r3
 800877c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008780:	da50      	bge.n	8008824 <_strtod_l+0x76c>
 8008782:	1b5b      	subs	r3, r3, r5
 8008784:	2b1f      	cmp	r3, #31
 8008786:	eba2 0203 	sub.w	r2, r2, r3
 800878a:	f04f 0101 	mov.w	r1, #1
 800878e:	dc3d      	bgt.n	800880c <_strtod_l+0x754>
 8008790:	fa01 f303 	lsl.w	r3, r1, r3
 8008794:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008796:	2300      	movs	r3, #0
 8008798:	9310      	str	r3, [sp, #64]	@ 0x40
 800879a:	18bd      	adds	r5, r7, r2
 800879c:	9b08      	ldr	r3, [sp, #32]
 800879e:	42af      	cmp	r7, r5
 80087a0:	4416      	add	r6, r2
 80087a2:	441e      	add	r6, r3
 80087a4:	463b      	mov	r3, r7
 80087a6:	bfa8      	it	ge
 80087a8:	462b      	movge	r3, r5
 80087aa:	42b3      	cmp	r3, r6
 80087ac:	bfa8      	it	ge
 80087ae:	4633      	movge	r3, r6
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	bfc2      	ittt	gt
 80087b4:	1aed      	subgt	r5, r5, r3
 80087b6:	1af6      	subgt	r6, r6, r3
 80087b8:	1aff      	subgt	r7, r7, r3
 80087ba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80087bc:	2b00      	cmp	r3, #0
 80087be:	dd16      	ble.n	80087ee <_strtod_l+0x736>
 80087c0:	4641      	mov	r1, r8
 80087c2:	9805      	ldr	r0, [sp, #20]
 80087c4:	461a      	mov	r2, r3
 80087c6:	f002 f9cd 	bl	800ab64 <__pow5mult>
 80087ca:	4680      	mov	r8, r0
 80087cc:	2800      	cmp	r0, #0
 80087ce:	d0ba      	beq.n	8008746 <_strtod_l+0x68e>
 80087d0:	4601      	mov	r1, r0
 80087d2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80087d4:	9805      	ldr	r0, [sp, #20]
 80087d6:	f002 f91b 	bl	800aa10 <__multiply>
 80087da:	900e      	str	r0, [sp, #56]	@ 0x38
 80087dc:	2800      	cmp	r0, #0
 80087de:	f43f ae8a 	beq.w	80084f6 <_strtod_l+0x43e>
 80087e2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80087e4:	9805      	ldr	r0, [sp, #20]
 80087e6:	f001 ffff 	bl	800a7e8 <_Bfree>
 80087ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80087ee:	2d00      	cmp	r5, #0
 80087f0:	dc1d      	bgt.n	800882e <_strtod_l+0x776>
 80087f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	dd23      	ble.n	8008840 <_strtod_l+0x788>
 80087f8:	4649      	mov	r1, r9
 80087fa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80087fc:	9805      	ldr	r0, [sp, #20]
 80087fe:	f002 f9b1 	bl	800ab64 <__pow5mult>
 8008802:	4681      	mov	r9, r0
 8008804:	b9e0      	cbnz	r0, 8008840 <_strtod_l+0x788>
 8008806:	f04f 0900 	mov.w	r9, #0
 800880a:	e674      	b.n	80084f6 <_strtod_l+0x43e>
 800880c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008810:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008814:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008818:	35e2      	adds	r5, #226	@ 0xe2
 800881a:	fa01 f305 	lsl.w	r3, r1, r5
 800881e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008820:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008822:	e7ba      	b.n	800879a <_strtod_l+0x6e2>
 8008824:	2300      	movs	r3, #0
 8008826:	9310      	str	r3, [sp, #64]	@ 0x40
 8008828:	2301      	movs	r3, #1
 800882a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800882c:	e7b5      	b.n	800879a <_strtod_l+0x6e2>
 800882e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008830:	9805      	ldr	r0, [sp, #20]
 8008832:	462a      	mov	r2, r5
 8008834:	f002 f9f0 	bl	800ac18 <__lshift>
 8008838:	901a      	str	r0, [sp, #104]	@ 0x68
 800883a:	2800      	cmp	r0, #0
 800883c:	d1d9      	bne.n	80087f2 <_strtod_l+0x73a>
 800883e:	e65a      	b.n	80084f6 <_strtod_l+0x43e>
 8008840:	2e00      	cmp	r6, #0
 8008842:	dd07      	ble.n	8008854 <_strtod_l+0x79c>
 8008844:	4649      	mov	r1, r9
 8008846:	9805      	ldr	r0, [sp, #20]
 8008848:	4632      	mov	r2, r6
 800884a:	f002 f9e5 	bl	800ac18 <__lshift>
 800884e:	4681      	mov	r9, r0
 8008850:	2800      	cmp	r0, #0
 8008852:	d0d8      	beq.n	8008806 <_strtod_l+0x74e>
 8008854:	2f00      	cmp	r7, #0
 8008856:	dd08      	ble.n	800886a <_strtod_l+0x7b2>
 8008858:	4641      	mov	r1, r8
 800885a:	9805      	ldr	r0, [sp, #20]
 800885c:	463a      	mov	r2, r7
 800885e:	f002 f9db 	bl	800ac18 <__lshift>
 8008862:	4680      	mov	r8, r0
 8008864:	2800      	cmp	r0, #0
 8008866:	f43f ae46 	beq.w	80084f6 <_strtod_l+0x43e>
 800886a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800886c:	9805      	ldr	r0, [sp, #20]
 800886e:	464a      	mov	r2, r9
 8008870:	f002 fa5a 	bl	800ad28 <__mdiff>
 8008874:	4604      	mov	r4, r0
 8008876:	2800      	cmp	r0, #0
 8008878:	f43f ae3d 	beq.w	80084f6 <_strtod_l+0x43e>
 800887c:	68c3      	ldr	r3, [r0, #12]
 800887e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008880:	2300      	movs	r3, #0
 8008882:	60c3      	str	r3, [r0, #12]
 8008884:	4641      	mov	r1, r8
 8008886:	f002 fa33 	bl	800acf0 <__mcmp>
 800888a:	2800      	cmp	r0, #0
 800888c:	da46      	bge.n	800891c <_strtod_l+0x864>
 800888e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008890:	ea53 030a 	orrs.w	r3, r3, sl
 8008894:	d16c      	bne.n	8008970 <_strtod_l+0x8b8>
 8008896:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800889a:	2b00      	cmp	r3, #0
 800889c:	d168      	bne.n	8008970 <_strtod_l+0x8b8>
 800889e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088a2:	0d1b      	lsrs	r3, r3, #20
 80088a4:	051b      	lsls	r3, r3, #20
 80088a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80088aa:	d961      	bls.n	8008970 <_strtod_l+0x8b8>
 80088ac:	6963      	ldr	r3, [r4, #20]
 80088ae:	b913      	cbnz	r3, 80088b6 <_strtod_l+0x7fe>
 80088b0:	6923      	ldr	r3, [r4, #16]
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	dd5c      	ble.n	8008970 <_strtod_l+0x8b8>
 80088b6:	4621      	mov	r1, r4
 80088b8:	2201      	movs	r2, #1
 80088ba:	9805      	ldr	r0, [sp, #20]
 80088bc:	f002 f9ac 	bl	800ac18 <__lshift>
 80088c0:	4641      	mov	r1, r8
 80088c2:	4604      	mov	r4, r0
 80088c4:	f002 fa14 	bl	800acf0 <__mcmp>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	dd51      	ble.n	8008970 <_strtod_l+0x8b8>
 80088cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088d0:	9a08      	ldr	r2, [sp, #32]
 80088d2:	0d1b      	lsrs	r3, r3, #20
 80088d4:	051b      	lsls	r3, r3, #20
 80088d6:	2a00      	cmp	r2, #0
 80088d8:	d06b      	beq.n	80089b2 <_strtod_l+0x8fa>
 80088da:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80088de:	d868      	bhi.n	80089b2 <_strtod_l+0x8fa>
 80088e0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80088e4:	f67f ae9d 	bls.w	8008622 <_strtod_l+0x56a>
 80088e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008914 <_strtod_l+0x85c>)
 80088ea:	4650      	mov	r0, sl
 80088ec:	4659      	mov	r1, fp
 80088ee:	2200      	movs	r2, #0
 80088f0:	f7f7 fe82 	bl	80005f8 <__aeabi_dmul>
 80088f4:	4b08      	ldr	r3, [pc, #32]	@ (8008918 <_strtod_l+0x860>)
 80088f6:	400b      	ands	r3, r1
 80088f8:	4682      	mov	sl, r0
 80088fa:	468b      	mov	fp, r1
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f47f ae05 	bne.w	800850c <_strtod_l+0x454>
 8008902:	9a05      	ldr	r2, [sp, #20]
 8008904:	2322      	movs	r3, #34	@ 0x22
 8008906:	6013      	str	r3, [r2, #0]
 8008908:	e600      	b.n	800850c <_strtod_l+0x454>
 800890a:	bf00      	nop
 800890c:	08010c28 	.word	0x08010c28
 8008910:	fffffc02 	.word	0xfffffc02
 8008914:	39500000 	.word	0x39500000
 8008918:	7ff00000 	.word	0x7ff00000
 800891c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008920:	d165      	bne.n	80089ee <_strtod_l+0x936>
 8008922:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008924:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008928:	b35a      	cbz	r2, 8008982 <_strtod_l+0x8ca>
 800892a:	4a9f      	ldr	r2, [pc, #636]	@ (8008ba8 <_strtod_l+0xaf0>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d12b      	bne.n	8008988 <_strtod_l+0x8d0>
 8008930:	9b08      	ldr	r3, [sp, #32]
 8008932:	4651      	mov	r1, sl
 8008934:	b303      	cbz	r3, 8008978 <_strtod_l+0x8c0>
 8008936:	4b9d      	ldr	r3, [pc, #628]	@ (8008bac <_strtod_l+0xaf4>)
 8008938:	465a      	mov	r2, fp
 800893a:	4013      	ands	r3, r2
 800893c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008940:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008944:	d81b      	bhi.n	800897e <_strtod_l+0x8c6>
 8008946:	0d1b      	lsrs	r3, r3, #20
 8008948:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800894c:	fa02 f303 	lsl.w	r3, r2, r3
 8008950:	4299      	cmp	r1, r3
 8008952:	d119      	bne.n	8008988 <_strtod_l+0x8d0>
 8008954:	4b96      	ldr	r3, [pc, #600]	@ (8008bb0 <_strtod_l+0xaf8>)
 8008956:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008958:	429a      	cmp	r2, r3
 800895a:	d102      	bne.n	8008962 <_strtod_l+0x8aa>
 800895c:	3101      	adds	r1, #1
 800895e:	f43f adca 	beq.w	80084f6 <_strtod_l+0x43e>
 8008962:	4b92      	ldr	r3, [pc, #584]	@ (8008bac <_strtod_l+0xaf4>)
 8008964:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008966:	401a      	ands	r2, r3
 8008968:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800896c:	f04f 0a00 	mov.w	sl, #0
 8008970:	9b08      	ldr	r3, [sp, #32]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d1b8      	bne.n	80088e8 <_strtod_l+0x830>
 8008976:	e5c9      	b.n	800850c <_strtod_l+0x454>
 8008978:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800897c:	e7e8      	b.n	8008950 <_strtod_l+0x898>
 800897e:	4613      	mov	r3, r2
 8008980:	e7e6      	b.n	8008950 <_strtod_l+0x898>
 8008982:	ea53 030a 	orrs.w	r3, r3, sl
 8008986:	d0a1      	beq.n	80088cc <_strtod_l+0x814>
 8008988:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800898a:	b1db      	cbz	r3, 80089c4 <_strtod_l+0x90c>
 800898c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800898e:	4213      	tst	r3, r2
 8008990:	d0ee      	beq.n	8008970 <_strtod_l+0x8b8>
 8008992:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008994:	9a08      	ldr	r2, [sp, #32]
 8008996:	4650      	mov	r0, sl
 8008998:	4659      	mov	r1, fp
 800899a:	b1bb      	cbz	r3, 80089cc <_strtod_l+0x914>
 800899c:	f7ff fb6e 	bl	800807c <sulp>
 80089a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089a4:	ec53 2b10 	vmov	r2, r3, d0
 80089a8:	f7f7 fc70 	bl	800028c <__adddf3>
 80089ac:	4682      	mov	sl, r0
 80089ae:	468b      	mov	fp, r1
 80089b0:	e7de      	b.n	8008970 <_strtod_l+0x8b8>
 80089b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80089b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80089ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80089be:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80089c2:	e7d5      	b.n	8008970 <_strtod_l+0x8b8>
 80089c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80089c6:	ea13 0f0a 	tst.w	r3, sl
 80089ca:	e7e1      	b.n	8008990 <_strtod_l+0x8d8>
 80089cc:	f7ff fb56 	bl	800807c <sulp>
 80089d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089d4:	ec53 2b10 	vmov	r2, r3, d0
 80089d8:	f7f7 fc56 	bl	8000288 <__aeabi_dsub>
 80089dc:	2200      	movs	r2, #0
 80089de:	2300      	movs	r3, #0
 80089e0:	4682      	mov	sl, r0
 80089e2:	468b      	mov	fp, r1
 80089e4:	f7f8 f870 	bl	8000ac8 <__aeabi_dcmpeq>
 80089e8:	2800      	cmp	r0, #0
 80089ea:	d0c1      	beq.n	8008970 <_strtod_l+0x8b8>
 80089ec:	e619      	b.n	8008622 <_strtod_l+0x56a>
 80089ee:	4641      	mov	r1, r8
 80089f0:	4620      	mov	r0, r4
 80089f2:	f002 faf5 	bl	800afe0 <__ratio>
 80089f6:	ec57 6b10 	vmov	r6, r7, d0
 80089fa:	2200      	movs	r2, #0
 80089fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008a00:	4630      	mov	r0, r6
 8008a02:	4639      	mov	r1, r7
 8008a04:	f7f8 f874 	bl	8000af0 <__aeabi_dcmple>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	d06f      	beq.n	8008aec <_strtod_l+0xa34>
 8008a0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d17a      	bne.n	8008b08 <_strtod_l+0xa50>
 8008a12:	f1ba 0f00 	cmp.w	sl, #0
 8008a16:	d158      	bne.n	8008aca <_strtod_l+0xa12>
 8008a18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d15a      	bne.n	8008ad8 <_strtod_l+0xa20>
 8008a22:	4b64      	ldr	r3, [pc, #400]	@ (8008bb4 <_strtod_l+0xafc>)
 8008a24:	2200      	movs	r2, #0
 8008a26:	4630      	mov	r0, r6
 8008a28:	4639      	mov	r1, r7
 8008a2a:	f7f8 f857 	bl	8000adc <__aeabi_dcmplt>
 8008a2e:	2800      	cmp	r0, #0
 8008a30:	d159      	bne.n	8008ae6 <_strtod_l+0xa2e>
 8008a32:	4630      	mov	r0, r6
 8008a34:	4639      	mov	r1, r7
 8008a36:	4b60      	ldr	r3, [pc, #384]	@ (8008bb8 <_strtod_l+0xb00>)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f7f7 fddd 	bl	80005f8 <__aeabi_dmul>
 8008a3e:	4606      	mov	r6, r0
 8008a40:	460f      	mov	r7, r1
 8008a42:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008a46:	9606      	str	r6, [sp, #24]
 8008a48:	9307      	str	r3, [sp, #28]
 8008a4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a4e:	4d57      	ldr	r5, [pc, #348]	@ (8008bac <_strtod_l+0xaf4>)
 8008a50:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008a54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a56:	401d      	ands	r5, r3
 8008a58:	4b58      	ldr	r3, [pc, #352]	@ (8008bbc <_strtod_l+0xb04>)
 8008a5a:	429d      	cmp	r5, r3
 8008a5c:	f040 80b2 	bne.w	8008bc4 <_strtod_l+0xb0c>
 8008a60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a62:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008a66:	ec4b ab10 	vmov	d0, sl, fp
 8008a6a:	f002 f9f1 	bl	800ae50 <__ulp>
 8008a6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a72:	ec51 0b10 	vmov	r0, r1, d0
 8008a76:	f7f7 fdbf 	bl	80005f8 <__aeabi_dmul>
 8008a7a:	4652      	mov	r2, sl
 8008a7c:	465b      	mov	r3, fp
 8008a7e:	f7f7 fc05 	bl	800028c <__adddf3>
 8008a82:	460b      	mov	r3, r1
 8008a84:	4949      	ldr	r1, [pc, #292]	@ (8008bac <_strtod_l+0xaf4>)
 8008a86:	4a4e      	ldr	r2, [pc, #312]	@ (8008bc0 <_strtod_l+0xb08>)
 8008a88:	4019      	ands	r1, r3
 8008a8a:	4291      	cmp	r1, r2
 8008a8c:	4682      	mov	sl, r0
 8008a8e:	d942      	bls.n	8008b16 <_strtod_l+0xa5e>
 8008a90:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a92:	4b47      	ldr	r3, [pc, #284]	@ (8008bb0 <_strtod_l+0xaf8>)
 8008a94:	429a      	cmp	r2, r3
 8008a96:	d103      	bne.n	8008aa0 <_strtod_l+0x9e8>
 8008a98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	f43f ad2b 	beq.w	80084f6 <_strtod_l+0x43e>
 8008aa0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008bb0 <_strtod_l+0xaf8>
 8008aa4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008aa8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008aaa:	9805      	ldr	r0, [sp, #20]
 8008aac:	f001 fe9c 	bl	800a7e8 <_Bfree>
 8008ab0:	9805      	ldr	r0, [sp, #20]
 8008ab2:	4649      	mov	r1, r9
 8008ab4:	f001 fe98 	bl	800a7e8 <_Bfree>
 8008ab8:	9805      	ldr	r0, [sp, #20]
 8008aba:	4641      	mov	r1, r8
 8008abc:	f001 fe94 	bl	800a7e8 <_Bfree>
 8008ac0:	9805      	ldr	r0, [sp, #20]
 8008ac2:	4621      	mov	r1, r4
 8008ac4:	f001 fe90 	bl	800a7e8 <_Bfree>
 8008ac8:	e618      	b.n	80086fc <_strtod_l+0x644>
 8008aca:	f1ba 0f01 	cmp.w	sl, #1
 8008ace:	d103      	bne.n	8008ad8 <_strtod_l+0xa20>
 8008ad0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f43f ada5 	beq.w	8008622 <_strtod_l+0x56a>
 8008ad8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008b88 <_strtod_l+0xad0>
 8008adc:	4f35      	ldr	r7, [pc, #212]	@ (8008bb4 <_strtod_l+0xafc>)
 8008ade:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008ae2:	2600      	movs	r6, #0
 8008ae4:	e7b1      	b.n	8008a4a <_strtod_l+0x992>
 8008ae6:	4f34      	ldr	r7, [pc, #208]	@ (8008bb8 <_strtod_l+0xb00>)
 8008ae8:	2600      	movs	r6, #0
 8008aea:	e7aa      	b.n	8008a42 <_strtod_l+0x98a>
 8008aec:	4b32      	ldr	r3, [pc, #200]	@ (8008bb8 <_strtod_l+0xb00>)
 8008aee:	4630      	mov	r0, r6
 8008af0:	4639      	mov	r1, r7
 8008af2:	2200      	movs	r2, #0
 8008af4:	f7f7 fd80 	bl	80005f8 <__aeabi_dmul>
 8008af8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008afa:	4606      	mov	r6, r0
 8008afc:	460f      	mov	r7, r1
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d09f      	beq.n	8008a42 <_strtod_l+0x98a>
 8008b02:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008b06:	e7a0      	b.n	8008a4a <_strtod_l+0x992>
 8008b08:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008b90 <_strtod_l+0xad8>
 8008b0c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008b10:	ec57 6b17 	vmov	r6, r7, d7
 8008b14:	e799      	b.n	8008a4a <_strtod_l+0x992>
 8008b16:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008b1a:	9b08      	ldr	r3, [sp, #32]
 8008b1c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d1c1      	bne.n	8008aa8 <_strtod_l+0x9f0>
 8008b24:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b28:	0d1b      	lsrs	r3, r3, #20
 8008b2a:	051b      	lsls	r3, r3, #20
 8008b2c:	429d      	cmp	r5, r3
 8008b2e:	d1bb      	bne.n	8008aa8 <_strtod_l+0x9f0>
 8008b30:	4630      	mov	r0, r6
 8008b32:	4639      	mov	r1, r7
 8008b34:	f7f8 f910 	bl	8000d58 <__aeabi_d2lz>
 8008b38:	f7f7 fd30 	bl	800059c <__aeabi_l2d>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	460b      	mov	r3, r1
 8008b40:	4630      	mov	r0, r6
 8008b42:	4639      	mov	r1, r7
 8008b44:	f7f7 fba0 	bl	8000288 <__aeabi_dsub>
 8008b48:	460b      	mov	r3, r1
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008b50:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008b54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b56:	ea46 060a 	orr.w	r6, r6, sl
 8008b5a:	431e      	orrs	r6, r3
 8008b5c:	d06f      	beq.n	8008c3e <_strtod_l+0xb86>
 8008b5e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008b98 <_strtod_l+0xae0>)
 8008b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b64:	f7f7 ffba 	bl	8000adc <__aeabi_dcmplt>
 8008b68:	2800      	cmp	r0, #0
 8008b6a:	f47f accf 	bne.w	800850c <_strtod_l+0x454>
 8008b6e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008ba0 <_strtod_l+0xae8>)
 8008b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b78:	f7f7 ffce 	bl	8000b18 <__aeabi_dcmpgt>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d093      	beq.n	8008aa8 <_strtod_l+0x9f0>
 8008b80:	e4c4      	b.n	800850c <_strtod_l+0x454>
 8008b82:	bf00      	nop
 8008b84:	f3af 8000 	nop.w
 8008b88:	00000000 	.word	0x00000000
 8008b8c:	bff00000 	.word	0xbff00000
 8008b90:	00000000 	.word	0x00000000
 8008b94:	3ff00000 	.word	0x3ff00000
 8008b98:	94a03595 	.word	0x94a03595
 8008b9c:	3fdfffff 	.word	0x3fdfffff
 8008ba0:	35afe535 	.word	0x35afe535
 8008ba4:	3fe00000 	.word	0x3fe00000
 8008ba8:	000fffff 	.word	0x000fffff
 8008bac:	7ff00000 	.word	0x7ff00000
 8008bb0:	7fefffff 	.word	0x7fefffff
 8008bb4:	3ff00000 	.word	0x3ff00000
 8008bb8:	3fe00000 	.word	0x3fe00000
 8008bbc:	7fe00000 	.word	0x7fe00000
 8008bc0:	7c9fffff 	.word	0x7c9fffff
 8008bc4:	9b08      	ldr	r3, [sp, #32]
 8008bc6:	b323      	cbz	r3, 8008c12 <_strtod_l+0xb5a>
 8008bc8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008bcc:	d821      	bhi.n	8008c12 <_strtod_l+0xb5a>
 8008bce:	a328      	add	r3, pc, #160	@ (adr r3, 8008c70 <_strtod_l+0xbb8>)
 8008bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	4639      	mov	r1, r7
 8008bd8:	f7f7 ff8a 	bl	8000af0 <__aeabi_dcmple>
 8008bdc:	b1a0      	cbz	r0, 8008c08 <_strtod_l+0xb50>
 8008bde:	4639      	mov	r1, r7
 8008be0:	4630      	mov	r0, r6
 8008be2:	f7f7 ffe1 	bl	8000ba8 <__aeabi_d2uiz>
 8008be6:	2801      	cmp	r0, #1
 8008be8:	bf38      	it	cc
 8008bea:	2001      	movcc	r0, #1
 8008bec:	f7f7 fc8a 	bl	8000504 <__aeabi_ui2d>
 8008bf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bf2:	4606      	mov	r6, r0
 8008bf4:	460f      	mov	r7, r1
 8008bf6:	b9fb      	cbnz	r3, 8008c38 <_strtod_l+0xb80>
 8008bf8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008bfc:	9014      	str	r0, [sp, #80]	@ 0x50
 8008bfe:	9315      	str	r3, [sp, #84]	@ 0x54
 8008c00:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008c04:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008c08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c0a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008c0e:	1b5b      	subs	r3, r3, r5
 8008c10:	9311      	str	r3, [sp, #68]	@ 0x44
 8008c12:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008c16:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008c1a:	f002 f919 	bl	800ae50 <__ulp>
 8008c1e:	4650      	mov	r0, sl
 8008c20:	ec53 2b10 	vmov	r2, r3, d0
 8008c24:	4659      	mov	r1, fp
 8008c26:	f7f7 fce7 	bl	80005f8 <__aeabi_dmul>
 8008c2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008c2e:	f7f7 fb2d 	bl	800028c <__adddf3>
 8008c32:	4682      	mov	sl, r0
 8008c34:	468b      	mov	fp, r1
 8008c36:	e770      	b.n	8008b1a <_strtod_l+0xa62>
 8008c38:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008c3c:	e7e0      	b.n	8008c00 <_strtod_l+0xb48>
 8008c3e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008c78 <_strtod_l+0xbc0>)
 8008c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c44:	f7f7 ff4a 	bl	8000adc <__aeabi_dcmplt>
 8008c48:	e798      	b.n	8008b7c <_strtod_l+0xac4>
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c4e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008c50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c52:	6013      	str	r3, [r2, #0]
 8008c54:	f7ff ba6d 	b.w	8008132 <_strtod_l+0x7a>
 8008c58:	2a65      	cmp	r2, #101	@ 0x65
 8008c5a:	f43f ab66 	beq.w	800832a <_strtod_l+0x272>
 8008c5e:	2a45      	cmp	r2, #69	@ 0x45
 8008c60:	f43f ab63 	beq.w	800832a <_strtod_l+0x272>
 8008c64:	2301      	movs	r3, #1
 8008c66:	f7ff bb9e 	b.w	80083a6 <_strtod_l+0x2ee>
 8008c6a:	bf00      	nop
 8008c6c:	f3af 8000 	nop.w
 8008c70:	ffc00000 	.word	0xffc00000
 8008c74:	41dfffff 	.word	0x41dfffff
 8008c78:	94a03595 	.word	0x94a03595
 8008c7c:	3fcfffff 	.word	0x3fcfffff

08008c80 <_strtod_r>:
 8008c80:	4b01      	ldr	r3, [pc, #4]	@ (8008c88 <_strtod_r+0x8>)
 8008c82:	f7ff ba19 	b.w	80080b8 <_strtod_l>
 8008c86:	bf00      	nop
 8008c88:	20000018 	.word	0x20000018

08008c8c <_strtol_l.constprop.0>:
 8008c8c:	2b24      	cmp	r3, #36	@ 0x24
 8008c8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c92:	4686      	mov	lr, r0
 8008c94:	4690      	mov	r8, r2
 8008c96:	d801      	bhi.n	8008c9c <_strtol_l.constprop.0+0x10>
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d106      	bne.n	8008caa <_strtol_l.constprop.0+0x1e>
 8008c9c:	f000 f8c8 	bl	8008e30 <__errno>
 8008ca0:	2316      	movs	r3, #22
 8008ca2:	6003      	str	r3, [r0, #0]
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008caa:	4834      	ldr	r0, [pc, #208]	@ (8008d7c <_strtol_l.constprop.0+0xf0>)
 8008cac:	460d      	mov	r5, r1
 8008cae:	462a      	mov	r2, r5
 8008cb0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008cb4:	5d06      	ldrb	r6, [r0, r4]
 8008cb6:	f016 0608 	ands.w	r6, r6, #8
 8008cba:	d1f8      	bne.n	8008cae <_strtol_l.constprop.0+0x22>
 8008cbc:	2c2d      	cmp	r4, #45	@ 0x2d
 8008cbe:	d12d      	bne.n	8008d1c <_strtol_l.constprop.0+0x90>
 8008cc0:	782c      	ldrb	r4, [r5, #0]
 8008cc2:	2601      	movs	r6, #1
 8008cc4:	1c95      	adds	r5, r2, #2
 8008cc6:	f033 0210 	bics.w	r2, r3, #16
 8008cca:	d109      	bne.n	8008ce0 <_strtol_l.constprop.0+0x54>
 8008ccc:	2c30      	cmp	r4, #48	@ 0x30
 8008cce:	d12a      	bne.n	8008d26 <_strtol_l.constprop.0+0x9a>
 8008cd0:	782a      	ldrb	r2, [r5, #0]
 8008cd2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008cd6:	2a58      	cmp	r2, #88	@ 0x58
 8008cd8:	d125      	bne.n	8008d26 <_strtol_l.constprop.0+0x9a>
 8008cda:	786c      	ldrb	r4, [r5, #1]
 8008cdc:	2310      	movs	r3, #16
 8008cde:	3502      	adds	r5, #2
 8008ce0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008ce4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8008ce8:	2200      	movs	r2, #0
 8008cea:	fbbc f9f3 	udiv	r9, ip, r3
 8008cee:	4610      	mov	r0, r2
 8008cf0:	fb03 ca19 	mls	sl, r3, r9, ip
 8008cf4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008cf8:	2f09      	cmp	r7, #9
 8008cfa:	d81b      	bhi.n	8008d34 <_strtol_l.constprop.0+0xa8>
 8008cfc:	463c      	mov	r4, r7
 8008cfe:	42a3      	cmp	r3, r4
 8008d00:	dd27      	ble.n	8008d52 <_strtol_l.constprop.0+0xc6>
 8008d02:	1c57      	adds	r7, r2, #1
 8008d04:	d007      	beq.n	8008d16 <_strtol_l.constprop.0+0x8a>
 8008d06:	4581      	cmp	r9, r0
 8008d08:	d320      	bcc.n	8008d4c <_strtol_l.constprop.0+0xc0>
 8008d0a:	d101      	bne.n	8008d10 <_strtol_l.constprop.0+0x84>
 8008d0c:	45a2      	cmp	sl, r4
 8008d0e:	db1d      	blt.n	8008d4c <_strtol_l.constprop.0+0xc0>
 8008d10:	fb00 4003 	mla	r0, r0, r3, r4
 8008d14:	2201      	movs	r2, #1
 8008d16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d1a:	e7eb      	b.n	8008cf4 <_strtol_l.constprop.0+0x68>
 8008d1c:	2c2b      	cmp	r4, #43	@ 0x2b
 8008d1e:	bf04      	itt	eq
 8008d20:	782c      	ldrbeq	r4, [r5, #0]
 8008d22:	1c95      	addeq	r5, r2, #2
 8008d24:	e7cf      	b.n	8008cc6 <_strtol_l.constprop.0+0x3a>
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1da      	bne.n	8008ce0 <_strtol_l.constprop.0+0x54>
 8008d2a:	2c30      	cmp	r4, #48	@ 0x30
 8008d2c:	bf0c      	ite	eq
 8008d2e:	2308      	moveq	r3, #8
 8008d30:	230a      	movne	r3, #10
 8008d32:	e7d5      	b.n	8008ce0 <_strtol_l.constprop.0+0x54>
 8008d34:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008d38:	2f19      	cmp	r7, #25
 8008d3a:	d801      	bhi.n	8008d40 <_strtol_l.constprop.0+0xb4>
 8008d3c:	3c37      	subs	r4, #55	@ 0x37
 8008d3e:	e7de      	b.n	8008cfe <_strtol_l.constprop.0+0x72>
 8008d40:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008d44:	2f19      	cmp	r7, #25
 8008d46:	d804      	bhi.n	8008d52 <_strtol_l.constprop.0+0xc6>
 8008d48:	3c57      	subs	r4, #87	@ 0x57
 8008d4a:	e7d8      	b.n	8008cfe <_strtol_l.constprop.0+0x72>
 8008d4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008d50:	e7e1      	b.n	8008d16 <_strtol_l.constprop.0+0x8a>
 8008d52:	1c53      	adds	r3, r2, #1
 8008d54:	d108      	bne.n	8008d68 <_strtol_l.constprop.0+0xdc>
 8008d56:	2322      	movs	r3, #34	@ 0x22
 8008d58:	f8ce 3000 	str.w	r3, [lr]
 8008d5c:	4660      	mov	r0, ip
 8008d5e:	f1b8 0f00 	cmp.w	r8, #0
 8008d62:	d0a0      	beq.n	8008ca6 <_strtol_l.constprop.0+0x1a>
 8008d64:	1e69      	subs	r1, r5, #1
 8008d66:	e006      	b.n	8008d76 <_strtol_l.constprop.0+0xea>
 8008d68:	b106      	cbz	r6, 8008d6c <_strtol_l.constprop.0+0xe0>
 8008d6a:	4240      	negs	r0, r0
 8008d6c:	f1b8 0f00 	cmp.w	r8, #0
 8008d70:	d099      	beq.n	8008ca6 <_strtol_l.constprop.0+0x1a>
 8008d72:	2a00      	cmp	r2, #0
 8008d74:	d1f6      	bne.n	8008d64 <_strtol_l.constprop.0+0xd8>
 8008d76:	f8c8 1000 	str.w	r1, [r8]
 8008d7a:	e794      	b.n	8008ca6 <_strtol_l.constprop.0+0x1a>
 8008d7c:	08010c59 	.word	0x08010c59

08008d80 <_strtol_r>:
 8008d80:	f7ff bf84 	b.w	8008c8c <_strtol_l.constprop.0>

08008d84 <_fwalk_sglue>:
 8008d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d88:	4607      	mov	r7, r0
 8008d8a:	4688      	mov	r8, r1
 8008d8c:	4614      	mov	r4, r2
 8008d8e:	2600      	movs	r6, #0
 8008d90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d94:	f1b9 0901 	subs.w	r9, r9, #1
 8008d98:	d505      	bpl.n	8008da6 <_fwalk_sglue+0x22>
 8008d9a:	6824      	ldr	r4, [r4, #0]
 8008d9c:	2c00      	cmp	r4, #0
 8008d9e:	d1f7      	bne.n	8008d90 <_fwalk_sglue+0xc>
 8008da0:	4630      	mov	r0, r6
 8008da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008da6:	89ab      	ldrh	r3, [r5, #12]
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d907      	bls.n	8008dbc <_fwalk_sglue+0x38>
 8008dac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008db0:	3301      	adds	r3, #1
 8008db2:	d003      	beq.n	8008dbc <_fwalk_sglue+0x38>
 8008db4:	4629      	mov	r1, r5
 8008db6:	4638      	mov	r0, r7
 8008db8:	47c0      	blx	r8
 8008dba:	4306      	orrs	r6, r0
 8008dbc:	3568      	adds	r5, #104	@ 0x68
 8008dbe:	e7e9      	b.n	8008d94 <_fwalk_sglue+0x10>

08008dc0 <strncmp>:
 8008dc0:	b510      	push	{r4, lr}
 8008dc2:	b16a      	cbz	r2, 8008de0 <strncmp+0x20>
 8008dc4:	3901      	subs	r1, #1
 8008dc6:	1884      	adds	r4, r0, r2
 8008dc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dcc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d103      	bne.n	8008ddc <strncmp+0x1c>
 8008dd4:	42a0      	cmp	r0, r4
 8008dd6:	d001      	beq.n	8008ddc <strncmp+0x1c>
 8008dd8:	2a00      	cmp	r2, #0
 8008dda:	d1f5      	bne.n	8008dc8 <strncmp+0x8>
 8008ddc:	1ad0      	subs	r0, r2, r3
 8008dde:	bd10      	pop	{r4, pc}
 8008de0:	4610      	mov	r0, r2
 8008de2:	e7fc      	b.n	8008dde <strncmp+0x1e>

08008de4 <memmove>:
 8008de4:	4288      	cmp	r0, r1
 8008de6:	b510      	push	{r4, lr}
 8008de8:	eb01 0402 	add.w	r4, r1, r2
 8008dec:	d902      	bls.n	8008df4 <memmove+0x10>
 8008dee:	4284      	cmp	r4, r0
 8008df0:	4623      	mov	r3, r4
 8008df2:	d807      	bhi.n	8008e04 <memmove+0x20>
 8008df4:	1e43      	subs	r3, r0, #1
 8008df6:	42a1      	cmp	r1, r4
 8008df8:	d008      	beq.n	8008e0c <memmove+0x28>
 8008dfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e02:	e7f8      	b.n	8008df6 <memmove+0x12>
 8008e04:	4402      	add	r2, r0
 8008e06:	4601      	mov	r1, r0
 8008e08:	428a      	cmp	r2, r1
 8008e0a:	d100      	bne.n	8008e0e <memmove+0x2a>
 8008e0c:	bd10      	pop	{r4, pc}
 8008e0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e16:	e7f7      	b.n	8008e08 <memmove+0x24>

08008e18 <memset>:
 8008e18:	4402      	add	r2, r0
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d100      	bne.n	8008e22 <memset+0xa>
 8008e20:	4770      	bx	lr
 8008e22:	f803 1b01 	strb.w	r1, [r3], #1
 8008e26:	e7f9      	b.n	8008e1c <memset+0x4>

08008e28 <_localeconv_r>:
 8008e28:	4800      	ldr	r0, [pc, #0]	@ (8008e2c <_localeconv_r+0x4>)
 8008e2a:	4770      	bx	lr
 8008e2c:	20000108 	.word	0x20000108

08008e30 <__errno>:
 8008e30:	4b01      	ldr	r3, [pc, #4]	@ (8008e38 <__errno+0x8>)
 8008e32:	6818      	ldr	r0, [r3, #0]
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	20000184 	.word	0x20000184

08008e3c <__libc_init_array>:
 8008e3c:	b570      	push	{r4, r5, r6, lr}
 8008e3e:	4d0d      	ldr	r5, [pc, #52]	@ (8008e74 <__libc_init_array+0x38>)
 8008e40:	4c0d      	ldr	r4, [pc, #52]	@ (8008e78 <__libc_init_array+0x3c>)
 8008e42:	1b64      	subs	r4, r4, r5
 8008e44:	10a4      	asrs	r4, r4, #2
 8008e46:	2600      	movs	r6, #0
 8008e48:	42a6      	cmp	r6, r4
 8008e4a:	d109      	bne.n	8008e60 <__libc_init_array+0x24>
 8008e4c:	4d0b      	ldr	r5, [pc, #44]	@ (8008e7c <__libc_init_array+0x40>)
 8008e4e:	4c0c      	ldr	r4, [pc, #48]	@ (8008e80 <__libc_init_array+0x44>)
 8008e50:	f003 fac8 	bl	800c3e4 <_init>
 8008e54:	1b64      	subs	r4, r4, r5
 8008e56:	10a4      	asrs	r4, r4, #2
 8008e58:	2600      	movs	r6, #0
 8008e5a:	42a6      	cmp	r6, r4
 8008e5c:	d105      	bne.n	8008e6a <__libc_init_array+0x2e>
 8008e5e:	bd70      	pop	{r4, r5, r6, pc}
 8008e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e64:	4798      	blx	r3
 8008e66:	3601      	adds	r6, #1
 8008e68:	e7ee      	b.n	8008e48 <__libc_init_array+0xc>
 8008e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e6e:	4798      	blx	r3
 8008e70:	3601      	adds	r6, #1
 8008e72:	e7f2      	b.n	8008e5a <__libc_init_array+0x1e>
 8008e74:	080113c4 	.word	0x080113c4
 8008e78:	080113c4 	.word	0x080113c4
 8008e7c:	080113c4 	.word	0x080113c4
 8008e80:	080113c8 	.word	0x080113c8

08008e84 <__retarget_lock_init_recursive>:
 8008e84:	4770      	bx	lr

08008e86 <__retarget_lock_acquire_recursive>:
 8008e86:	4770      	bx	lr

08008e88 <__retarget_lock_release_recursive>:
 8008e88:	4770      	bx	lr

08008e8a <memcpy>:
 8008e8a:	440a      	add	r2, r1
 8008e8c:	4291      	cmp	r1, r2
 8008e8e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008e92:	d100      	bne.n	8008e96 <memcpy+0xc>
 8008e94:	4770      	bx	lr
 8008e96:	b510      	push	{r4, lr}
 8008e98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ea0:	4291      	cmp	r1, r2
 8008ea2:	d1f9      	bne.n	8008e98 <memcpy+0xe>
 8008ea4:	bd10      	pop	{r4, pc}
	...

08008ea8 <nan>:
 8008ea8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008eb0 <nan+0x8>
 8008eac:	4770      	bx	lr
 8008eae:	bf00      	nop
 8008eb0:	00000000 	.word	0x00000000
 8008eb4:	7ff80000 	.word	0x7ff80000

08008eb8 <nanf>:
 8008eb8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008ec0 <nanf+0x8>
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	7fc00000 	.word	0x7fc00000

08008ec4 <quorem>:
 8008ec4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec8:	6903      	ldr	r3, [r0, #16]
 8008eca:	690c      	ldr	r4, [r1, #16]
 8008ecc:	42a3      	cmp	r3, r4
 8008ece:	4607      	mov	r7, r0
 8008ed0:	db7e      	blt.n	8008fd0 <quorem+0x10c>
 8008ed2:	3c01      	subs	r4, #1
 8008ed4:	f101 0814 	add.w	r8, r1, #20
 8008ed8:	00a3      	lsls	r3, r4, #2
 8008eda:	f100 0514 	add.w	r5, r0, #20
 8008ede:	9300      	str	r3, [sp, #0]
 8008ee0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ee4:	9301      	str	r3, [sp, #4]
 8008ee6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008eea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ef6:	fbb2 f6f3 	udiv	r6, r2, r3
 8008efa:	d32e      	bcc.n	8008f5a <quorem+0x96>
 8008efc:	f04f 0a00 	mov.w	sl, #0
 8008f00:	46c4      	mov	ip, r8
 8008f02:	46ae      	mov	lr, r5
 8008f04:	46d3      	mov	fp, sl
 8008f06:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f0a:	b298      	uxth	r0, r3
 8008f0c:	fb06 a000 	mla	r0, r6, r0, sl
 8008f10:	0c02      	lsrs	r2, r0, #16
 8008f12:	0c1b      	lsrs	r3, r3, #16
 8008f14:	fb06 2303 	mla	r3, r6, r3, r2
 8008f18:	f8de 2000 	ldr.w	r2, [lr]
 8008f1c:	b280      	uxth	r0, r0
 8008f1e:	b292      	uxth	r2, r2
 8008f20:	1a12      	subs	r2, r2, r0
 8008f22:	445a      	add	r2, fp
 8008f24:	f8de 0000 	ldr.w	r0, [lr]
 8008f28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008f32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008f36:	b292      	uxth	r2, r2
 8008f38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008f3c:	45e1      	cmp	r9, ip
 8008f3e:	f84e 2b04 	str.w	r2, [lr], #4
 8008f42:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008f46:	d2de      	bcs.n	8008f06 <quorem+0x42>
 8008f48:	9b00      	ldr	r3, [sp, #0]
 8008f4a:	58eb      	ldr	r3, [r5, r3]
 8008f4c:	b92b      	cbnz	r3, 8008f5a <quorem+0x96>
 8008f4e:	9b01      	ldr	r3, [sp, #4]
 8008f50:	3b04      	subs	r3, #4
 8008f52:	429d      	cmp	r5, r3
 8008f54:	461a      	mov	r2, r3
 8008f56:	d32f      	bcc.n	8008fb8 <quorem+0xf4>
 8008f58:	613c      	str	r4, [r7, #16]
 8008f5a:	4638      	mov	r0, r7
 8008f5c:	f001 fec8 	bl	800acf0 <__mcmp>
 8008f60:	2800      	cmp	r0, #0
 8008f62:	db25      	blt.n	8008fb0 <quorem+0xec>
 8008f64:	4629      	mov	r1, r5
 8008f66:	2000      	movs	r0, #0
 8008f68:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f6c:	f8d1 c000 	ldr.w	ip, [r1]
 8008f70:	fa1f fe82 	uxth.w	lr, r2
 8008f74:	fa1f f38c 	uxth.w	r3, ip
 8008f78:	eba3 030e 	sub.w	r3, r3, lr
 8008f7c:	4403      	add	r3, r0
 8008f7e:	0c12      	lsrs	r2, r2, #16
 8008f80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008f84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f8e:	45c1      	cmp	r9, r8
 8008f90:	f841 3b04 	str.w	r3, [r1], #4
 8008f94:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008f98:	d2e6      	bcs.n	8008f68 <quorem+0xa4>
 8008f9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008fa2:	b922      	cbnz	r2, 8008fae <quorem+0xea>
 8008fa4:	3b04      	subs	r3, #4
 8008fa6:	429d      	cmp	r5, r3
 8008fa8:	461a      	mov	r2, r3
 8008faa:	d30b      	bcc.n	8008fc4 <quorem+0x100>
 8008fac:	613c      	str	r4, [r7, #16]
 8008fae:	3601      	adds	r6, #1
 8008fb0:	4630      	mov	r0, r6
 8008fb2:	b003      	add	sp, #12
 8008fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb8:	6812      	ldr	r2, [r2, #0]
 8008fba:	3b04      	subs	r3, #4
 8008fbc:	2a00      	cmp	r2, #0
 8008fbe:	d1cb      	bne.n	8008f58 <quorem+0x94>
 8008fc0:	3c01      	subs	r4, #1
 8008fc2:	e7c6      	b.n	8008f52 <quorem+0x8e>
 8008fc4:	6812      	ldr	r2, [r2, #0]
 8008fc6:	3b04      	subs	r3, #4
 8008fc8:	2a00      	cmp	r2, #0
 8008fca:	d1ef      	bne.n	8008fac <quorem+0xe8>
 8008fcc:	3c01      	subs	r4, #1
 8008fce:	e7ea      	b.n	8008fa6 <quorem+0xe2>
 8008fd0:	2000      	movs	r0, #0
 8008fd2:	e7ee      	b.n	8008fb2 <quorem+0xee>
 8008fd4:	0000      	movs	r0, r0
	...

08008fd8 <_dtoa_r>:
 8008fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fdc:	69c7      	ldr	r7, [r0, #28]
 8008fde:	b099      	sub	sp, #100	@ 0x64
 8008fe0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008fe4:	ec55 4b10 	vmov	r4, r5, d0
 8008fe8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008fea:	9109      	str	r1, [sp, #36]	@ 0x24
 8008fec:	4683      	mov	fp, r0
 8008fee:	920e      	str	r2, [sp, #56]	@ 0x38
 8008ff0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008ff2:	b97f      	cbnz	r7, 8009014 <_dtoa_r+0x3c>
 8008ff4:	2010      	movs	r0, #16
 8008ff6:	f001 fa43 	bl	800a480 <malloc>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	f8cb 001c 	str.w	r0, [fp, #28]
 8009000:	b920      	cbnz	r0, 800900c <_dtoa_r+0x34>
 8009002:	4ba7      	ldr	r3, [pc, #668]	@ (80092a0 <_dtoa_r+0x2c8>)
 8009004:	21ef      	movs	r1, #239	@ 0xef
 8009006:	48a7      	ldr	r0, [pc, #668]	@ (80092a4 <_dtoa_r+0x2cc>)
 8009008:	f002 f934 	bl	800b274 <__assert_func>
 800900c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009010:	6007      	str	r7, [r0, #0]
 8009012:	60c7      	str	r7, [r0, #12]
 8009014:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009018:	6819      	ldr	r1, [r3, #0]
 800901a:	b159      	cbz	r1, 8009034 <_dtoa_r+0x5c>
 800901c:	685a      	ldr	r2, [r3, #4]
 800901e:	604a      	str	r2, [r1, #4]
 8009020:	2301      	movs	r3, #1
 8009022:	4093      	lsls	r3, r2
 8009024:	608b      	str	r3, [r1, #8]
 8009026:	4658      	mov	r0, fp
 8009028:	f001 fbde 	bl	800a7e8 <_Bfree>
 800902c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009030:	2200      	movs	r2, #0
 8009032:	601a      	str	r2, [r3, #0]
 8009034:	1e2b      	subs	r3, r5, #0
 8009036:	bfb9      	ittee	lt
 8009038:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800903c:	9303      	strlt	r3, [sp, #12]
 800903e:	2300      	movge	r3, #0
 8009040:	6033      	strge	r3, [r6, #0]
 8009042:	9f03      	ldr	r7, [sp, #12]
 8009044:	4b98      	ldr	r3, [pc, #608]	@ (80092a8 <_dtoa_r+0x2d0>)
 8009046:	bfbc      	itt	lt
 8009048:	2201      	movlt	r2, #1
 800904a:	6032      	strlt	r2, [r6, #0]
 800904c:	43bb      	bics	r3, r7
 800904e:	d112      	bne.n	8009076 <_dtoa_r+0x9e>
 8009050:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009052:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009056:	6013      	str	r3, [r2, #0]
 8009058:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800905c:	4323      	orrs	r3, r4
 800905e:	f000 854d 	beq.w	8009afc <_dtoa_r+0xb24>
 8009062:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009064:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80092bc <_dtoa_r+0x2e4>
 8009068:	2b00      	cmp	r3, #0
 800906a:	f000 854f 	beq.w	8009b0c <_dtoa_r+0xb34>
 800906e:	f10a 0303 	add.w	r3, sl, #3
 8009072:	f000 bd49 	b.w	8009b08 <_dtoa_r+0xb30>
 8009076:	ed9d 7b02 	vldr	d7, [sp, #8]
 800907a:	2200      	movs	r2, #0
 800907c:	ec51 0b17 	vmov	r0, r1, d7
 8009080:	2300      	movs	r3, #0
 8009082:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009086:	f7f7 fd1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800908a:	4680      	mov	r8, r0
 800908c:	b158      	cbz	r0, 80090a6 <_dtoa_r+0xce>
 800908e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009090:	2301      	movs	r3, #1
 8009092:	6013      	str	r3, [r2, #0]
 8009094:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009096:	b113      	cbz	r3, 800909e <_dtoa_r+0xc6>
 8009098:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800909a:	4b84      	ldr	r3, [pc, #528]	@ (80092ac <_dtoa_r+0x2d4>)
 800909c:	6013      	str	r3, [r2, #0]
 800909e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80092c0 <_dtoa_r+0x2e8>
 80090a2:	f000 bd33 	b.w	8009b0c <_dtoa_r+0xb34>
 80090a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80090aa:	aa16      	add	r2, sp, #88	@ 0x58
 80090ac:	a917      	add	r1, sp, #92	@ 0x5c
 80090ae:	4658      	mov	r0, fp
 80090b0:	f001 ff3e 	bl	800af30 <__d2b>
 80090b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80090b8:	4681      	mov	r9, r0
 80090ba:	2e00      	cmp	r6, #0
 80090bc:	d077      	beq.n	80091ae <_dtoa_r+0x1d6>
 80090be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80090c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80090d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80090d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80090d8:	4619      	mov	r1, r3
 80090da:	2200      	movs	r2, #0
 80090dc:	4b74      	ldr	r3, [pc, #464]	@ (80092b0 <_dtoa_r+0x2d8>)
 80090de:	f7f7 f8d3 	bl	8000288 <__aeabi_dsub>
 80090e2:	a369      	add	r3, pc, #420	@ (adr r3, 8009288 <_dtoa_r+0x2b0>)
 80090e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e8:	f7f7 fa86 	bl	80005f8 <__aeabi_dmul>
 80090ec:	a368      	add	r3, pc, #416	@ (adr r3, 8009290 <_dtoa_r+0x2b8>)
 80090ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f2:	f7f7 f8cb 	bl	800028c <__adddf3>
 80090f6:	4604      	mov	r4, r0
 80090f8:	4630      	mov	r0, r6
 80090fa:	460d      	mov	r5, r1
 80090fc:	f7f7 fa12 	bl	8000524 <__aeabi_i2d>
 8009100:	a365      	add	r3, pc, #404	@ (adr r3, 8009298 <_dtoa_r+0x2c0>)
 8009102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009106:	f7f7 fa77 	bl	80005f8 <__aeabi_dmul>
 800910a:	4602      	mov	r2, r0
 800910c:	460b      	mov	r3, r1
 800910e:	4620      	mov	r0, r4
 8009110:	4629      	mov	r1, r5
 8009112:	f7f7 f8bb 	bl	800028c <__adddf3>
 8009116:	4604      	mov	r4, r0
 8009118:	460d      	mov	r5, r1
 800911a:	f7f7 fd1d 	bl	8000b58 <__aeabi_d2iz>
 800911e:	2200      	movs	r2, #0
 8009120:	4607      	mov	r7, r0
 8009122:	2300      	movs	r3, #0
 8009124:	4620      	mov	r0, r4
 8009126:	4629      	mov	r1, r5
 8009128:	f7f7 fcd8 	bl	8000adc <__aeabi_dcmplt>
 800912c:	b140      	cbz	r0, 8009140 <_dtoa_r+0x168>
 800912e:	4638      	mov	r0, r7
 8009130:	f7f7 f9f8 	bl	8000524 <__aeabi_i2d>
 8009134:	4622      	mov	r2, r4
 8009136:	462b      	mov	r3, r5
 8009138:	f7f7 fcc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800913c:	b900      	cbnz	r0, 8009140 <_dtoa_r+0x168>
 800913e:	3f01      	subs	r7, #1
 8009140:	2f16      	cmp	r7, #22
 8009142:	d851      	bhi.n	80091e8 <_dtoa_r+0x210>
 8009144:	4b5b      	ldr	r3, [pc, #364]	@ (80092b4 <_dtoa_r+0x2dc>)
 8009146:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800914a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009152:	f7f7 fcc3 	bl	8000adc <__aeabi_dcmplt>
 8009156:	2800      	cmp	r0, #0
 8009158:	d048      	beq.n	80091ec <_dtoa_r+0x214>
 800915a:	3f01      	subs	r7, #1
 800915c:	2300      	movs	r3, #0
 800915e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009160:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009162:	1b9b      	subs	r3, r3, r6
 8009164:	1e5a      	subs	r2, r3, #1
 8009166:	bf44      	itt	mi
 8009168:	f1c3 0801 	rsbmi	r8, r3, #1
 800916c:	2300      	movmi	r3, #0
 800916e:	9208      	str	r2, [sp, #32]
 8009170:	bf54      	ite	pl
 8009172:	f04f 0800 	movpl.w	r8, #0
 8009176:	9308      	strmi	r3, [sp, #32]
 8009178:	2f00      	cmp	r7, #0
 800917a:	db39      	blt.n	80091f0 <_dtoa_r+0x218>
 800917c:	9b08      	ldr	r3, [sp, #32]
 800917e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009180:	443b      	add	r3, r7
 8009182:	9308      	str	r3, [sp, #32]
 8009184:	2300      	movs	r3, #0
 8009186:	930a      	str	r3, [sp, #40]	@ 0x28
 8009188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800918a:	2b09      	cmp	r3, #9
 800918c:	d864      	bhi.n	8009258 <_dtoa_r+0x280>
 800918e:	2b05      	cmp	r3, #5
 8009190:	bfc4      	itt	gt
 8009192:	3b04      	subgt	r3, #4
 8009194:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009198:	f1a3 0302 	sub.w	r3, r3, #2
 800919c:	bfcc      	ite	gt
 800919e:	2400      	movgt	r4, #0
 80091a0:	2401      	movle	r4, #1
 80091a2:	2b03      	cmp	r3, #3
 80091a4:	d863      	bhi.n	800926e <_dtoa_r+0x296>
 80091a6:	e8df f003 	tbb	[pc, r3]
 80091aa:	372a      	.short	0x372a
 80091ac:	5535      	.short	0x5535
 80091ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80091b2:	441e      	add	r6, r3
 80091b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80091b8:	2b20      	cmp	r3, #32
 80091ba:	bfc1      	itttt	gt
 80091bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80091c0:	409f      	lslgt	r7, r3
 80091c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80091c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80091ca:	bfd6      	itet	le
 80091cc:	f1c3 0320 	rsble	r3, r3, #32
 80091d0:	ea47 0003 	orrgt.w	r0, r7, r3
 80091d4:	fa04 f003 	lslle.w	r0, r4, r3
 80091d8:	f7f7 f994 	bl	8000504 <__aeabi_ui2d>
 80091dc:	2201      	movs	r2, #1
 80091de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80091e2:	3e01      	subs	r6, #1
 80091e4:	9214      	str	r2, [sp, #80]	@ 0x50
 80091e6:	e777      	b.n	80090d8 <_dtoa_r+0x100>
 80091e8:	2301      	movs	r3, #1
 80091ea:	e7b8      	b.n	800915e <_dtoa_r+0x186>
 80091ec:	9012      	str	r0, [sp, #72]	@ 0x48
 80091ee:	e7b7      	b.n	8009160 <_dtoa_r+0x188>
 80091f0:	427b      	negs	r3, r7
 80091f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80091f4:	2300      	movs	r3, #0
 80091f6:	eba8 0807 	sub.w	r8, r8, r7
 80091fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80091fc:	e7c4      	b.n	8009188 <_dtoa_r+0x1b0>
 80091fe:	2300      	movs	r3, #0
 8009200:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009202:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009204:	2b00      	cmp	r3, #0
 8009206:	dc35      	bgt.n	8009274 <_dtoa_r+0x29c>
 8009208:	2301      	movs	r3, #1
 800920a:	9300      	str	r3, [sp, #0]
 800920c:	9307      	str	r3, [sp, #28]
 800920e:	461a      	mov	r2, r3
 8009210:	920e      	str	r2, [sp, #56]	@ 0x38
 8009212:	e00b      	b.n	800922c <_dtoa_r+0x254>
 8009214:	2301      	movs	r3, #1
 8009216:	e7f3      	b.n	8009200 <_dtoa_r+0x228>
 8009218:	2300      	movs	r3, #0
 800921a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800921c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800921e:	18fb      	adds	r3, r7, r3
 8009220:	9300      	str	r3, [sp, #0]
 8009222:	3301      	adds	r3, #1
 8009224:	2b01      	cmp	r3, #1
 8009226:	9307      	str	r3, [sp, #28]
 8009228:	bfb8      	it	lt
 800922a:	2301      	movlt	r3, #1
 800922c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009230:	2100      	movs	r1, #0
 8009232:	2204      	movs	r2, #4
 8009234:	f102 0514 	add.w	r5, r2, #20
 8009238:	429d      	cmp	r5, r3
 800923a:	d91f      	bls.n	800927c <_dtoa_r+0x2a4>
 800923c:	6041      	str	r1, [r0, #4]
 800923e:	4658      	mov	r0, fp
 8009240:	f001 fa92 	bl	800a768 <_Balloc>
 8009244:	4682      	mov	sl, r0
 8009246:	2800      	cmp	r0, #0
 8009248:	d13c      	bne.n	80092c4 <_dtoa_r+0x2ec>
 800924a:	4b1b      	ldr	r3, [pc, #108]	@ (80092b8 <_dtoa_r+0x2e0>)
 800924c:	4602      	mov	r2, r0
 800924e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009252:	e6d8      	b.n	8009006 <_dtoa_r+0x2e>
 8009254:	2301      	movs	r3, #1
 8009256:	e7e0      	b.n	800921a <_dtoa_r+0x242>
 8009258:	2401      	movs	r4, #1
 800925a:	2300      	movs	r3, #0
 800925c:	9309      	str	r3, [sp, #36]	@ 0x24
 800925e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009260:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009264:	9300      	str	r3, [sp, #0]
 8009266:	9307      	str	r3, [sp, #28]
 8009268:	2200      	movs	r2, #0
 800926a:	2312      	movs	r3, #18
 800926c:	e7d0      	b.n	8009210 <_dtoa_r+0x238>
 800926e:	2301      	movs	r3, #1
 8009270:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009272:	e7f5      	b.n	8009260 <_dtoa_r+0x288>
 8009274:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009276:	9300      	str	r3, [sp, #0]
 8009278:	9307      	str	r3, [sp, #28]
 800927a:	e7d7      	b.n	800922c <_dtoa_r+0x254>
 800927c:	3101      	adds	r1, #1
 800927e:	0052      	lsls	r2, r2, #1
 8009280:	e7d8      	b.n	8009234 <_dtoa_r+0x25c>
 8009282:	bf00      	nop
 8009284:	f3af 8000 	nop.w
 8009288:	636f4361 	.word	0x636f4361
 800928c:	3fd287a7 	.word	0x3fd287a7
 8009290:	8b60c8b3 	.word	0x8b60c8b3
 8009294:	3fc68a28 	.word	0x3fc68a28
 8009298:	509f79fb 	.word	0x509f79fb
 800929c:	3fd34413 	.word	0x3fd34413
 80092a0:	08010d66 	.word	0x08010d66
 80092a4:	08010d7d 	.word	0x08010d7d
 80092a8:	7ff00000 	.word	0x7ff00000
 80092ac:	08010bd1 	.word	0x08010bd1
 80092b0:	3ff80000 	.word	0x3ff80000
 80092b4:	08010ee8 	.word	0x08010ee8
 80092b8:	08010dd5 	.word	0x08010dd5
 80092bc:	08010d62 	.word	0x08010d62
 80092c0:	08010bd0 	.word	0x08010bd0
 80092c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80092c8:	6018      	str	r0, [r3, #0]
 80092ca:	9b07      	ldr	r3, [sp, #28]
 80092cc:	2b0e      	cmp	r3, #14
 80092ce:	f200 80a4 	bhi.w	800941a <_dtoa_r+0x442>
 80092d2:	2c00      	cmp	r4, #0
 80092d4:	f000 80a1 	beq.w	800941a <_dtoa_r+0x442>
 80092d8:	2f00      	cmp	r7, #0
 80092da:	dd33      	ble.n	8009344 <_dtoa_r+0x36c>
 80092dc:	4bad      	ldr	r3, [pc, #692]	@ (8009594 <_dtoa_r+0x5bc>)
 80092de:	f007 020f 	and.w	r2, r7, #15
 80092e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092e6:	ed93 7b00 	vldr	d7, [r3]
 80092ea:	05f8      	lsls	r0, r7, #23
 80092ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80092f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80092f4:	d516      	bpl.n	8009324 <_dtoa_r+0x34c>
 80092f6:	4ba8      	ldr	r3, [pc, #672]	@ (8009598 <_dtoa_r+0x5c0>)
 80092f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009300:	f7f7 faa4 	bl	800084c <__aeabi_ddiv>
 8009304:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009308:	f004 040f 	and.w	r4, r4, #15
 800930c:	2603      	movs	r6, #3
 800930e:	4da2      	ldr	r5, [pc, #648]	@ (8009598 <_dtoa_r+0x5c0>)
 8009310:	b954      	cbnz	r4, 8009328 <_dtoa_r+0x350>
 8009312:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800931a:	f7f7 fa97 	bl	800084c <__aeabi_ddiv>
 800931e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009322:	e028      	b.n	8009376 <_dtoa_r+0x39e>
 8009324:	2602      	movs	r6, #2
 8009326:	e7f2      	b.n	800930e <_dtoa_r+0x336>
 8009328:	07e1      	lsls	r1, r4, #31
 800932a:	d508      	bpl.n	800933e <_dtoa_r+0x366>
 800932c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009330:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009334:	f7f7 f960 	bl	80005f8 <__aeabi_dmul>
 8009338:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800933c:	3601      	adds	r6, #1
 800933e:	1064      	asrs	r4, r4, #1
 8009340:	3508      	adds	r5, #8
 8009342:	e7e5      	b.n	8009310 <_dtoa_r+0x338>
 8009344:	f000 80d2 	beq.w	80094ec <_dtoa_r+0x514>
 8009348:	427c      	negs	r4, r7
 800934a:	4b92      	ldr	r3, [pc, #584]	@ (8009594 <_dtoa_r+0x5bc>)
 800934c:	4d92      	ldr	r5, [pc, #584]	@ (8009598 <_dtoa_r+0x5c0>)
 800934e:	f004 020f 	and.w	r2, r4, #15
 8009352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800935a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800935e:	f7f7 f94b 	bl	80005f8 <__aeabi_dmul>
 8009362:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009366:	1124      	asrs	r4, r4, #4
 8009368:	2300      	movs	r3, #0
 800936a:	2602      	movs	r6, #2
 800936c:	2c00      	cmp	r4, #0
 800936e:	f040 80b2 	bne.w	80094d6 <_dtoa_r+0x4fe>
 8009372:	2b00      	cmp	r3, #0
 8009374:	d1d3      	bne.n	800931e <_dtoa_r+0x346>
 8009376:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009378:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800937c:	2b00      	cmp	r3, #0
 800937e:	f000 80b7 	beq.w	80094f0 <_dtoa_r+0x518>
 8009382:	4b86      	ldr	r3, [pc, #536]	@ (800959c <_dtoa_r+0x5c4>)
 8009384:	2200      	movs	r2, #0
 8009386:	4620      	mov	r0, r4
 8009388:	4629      	mov	r1, r5
 800938a:	f7f7 fba7 	bl	8000adc <__aeabi_dcmplt>
 800938e:	2800      	cmp	r0, #0
 8009390:	f000 80ae 	beq.w	80094f0 <_dtoa_r+0x518>
 8009394:	9b07      	ldr	r3, [sp, #28]
 8009396:	2b00      	cmp	r3, #0
 8009398:	f000 80aa 	beq.w	80094f0 <_dtoa_r+0x518>
 800939c:	9b00      	ldr	r3, [sp, #0]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	dd37      	ble.n	8009412 <_dtoa_r+0x43a>
 80093a2:	1e7b      	subs	r3, r7, #1
 80093a4:	9304      	str	r3, [sp, #16]
 80093a6:	4620      	mov	r0, r4
 80093a8:	4b7d      	ldr	r3, [pc, #500]	@ (80095a0 <_dtoa_r+0x5c8>)
 80093aa:	2200      	movs	r2, #0
 80093ac:	4629      	mov	r1, r5
 80093ae:	f7f7 f923 	bl	80005f8 <__aeabi_dmul>
 80093b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093b6:	9c00      	ldr	r4, [sp, #0]
 80093b8:	3601      	adds	r6, #1
 80093ba:	4630      	mov	r0, r6
 80093bc:	f7f7 f8b2 	bl	8000524 <__aeabi_i2d>
 80093c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80093c4:	f7f7 f918 	bl	80005f8 <__aeabi_dmul>
 80093c8:	4b76      	ldr	r3, [pc, #472]	@ (80095a4 <_dtoa_r+0x5cc>)
 80093ca:	2200      	movs	r2, #0
 80093cc:	f7f6 ff5e 	bl	800028c <__adddf3>
 80093d0:	4605      	mov	r5, r0
 80093d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80093d6:	2c00      	cmp	r4, #0
 80093d8:	f040 808d 	bne.w	80094f6 <_dtoa_r+0x51e>
 80093dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093e0:	4b71      	ldr	r3, [pc, #452]	@ (80095a8 <_dtoa_r+0x5d0>)
 80093e2:	2200      	movs	r2, #0
 80093e4:	f7f6 ff50 	bl	8000288 <__aeabi_dsub>
 80093e8:	4602      	mov	r2, r0
 80093ea:	460b      	mov	r3, r1
 80093ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80093f0:	462a      	mov	r2, r5
 80093f2:	4633      	mov	r3, r6
 80093f4:	f7f7 fb90 	bl	8000b18 <__aeabi_dcmpgt>
 80093f8:	2800      	cmp	r0, #0
 80093fa:	f040 828b 	bne.w	8009914 <_dtoa_r+0x93c>
 80093fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009402:	462a      	mov	r2, r5
 8009404:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009408:	f7f7 fb68 	bl	8000adc <__aeabi_dcmplt>
 800940c:	2800      	cmp	r0, #0
 800940e:	f040 8128 	bne.w	8009662 <_dtoa_r+0x68a>
 8009412:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009416:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800941a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800941c:	2b00      	cmp	r3, #0
 800941e:	f2c0 815a 	blt.w	80096d6 <_dtoa_r+0x6fe>
 8009422:	2f0e      	cmp	r7, #14
 8009424:	f300 8157 	bgt.w	80096d6 <_dtoa_r+0x6fe>
 8009428:	4b5a      	ldr	r3, [pc, #360]	@ (8009594 <_dtoa_r+0x5bc>)
 800942a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800942e:	ed93 7b00 	vldr	d7, [r3]
 8009432:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009434:	2b00      	cmp	r3, #0
 8009436:	ed8d 7b00 	vstr	d7, [sp]
 800943a:	da03      	bge.n	8009444 <_dtoa_r+0x46c>
 800943c:	9b07      	ldr	r3, [sp, #28]
 800943e:	2b00      	cmp	r3, #0
 8009440:	f340 8101 	ble.w	8009646 <_dtoa_r+0x66e>
 8009444:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009448:	4656      	mov	r6, sl
 800944a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800944e:	4620      	mov	r0, r4
 8009450:	4629      	mov	r1, r5
 8009452:	f7f7 f9fb 	bl	800084c <__aeabi_ddiv>
 8009456:	f7f7 fb7f 	bl	8000b58 <__aeabi_d2iz>
 800945a:	4680      	mov	r8, r0
 800945c:	f7f7 f862 	bl	8000524 <__aeabi_i2d>
 8009460:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009464:	f7f7 f8c8 	bl	80005f8 <__aeabi_dmul>
 8009468:	4602      	mov	r2, r0
 800946a:	460b      	mov	r3, r1
 800946c:	4620      	mov	r0, r4
 800946e:	4629      	mov	r1, r5
 8009470:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009474:	f7f6 ff08 	bl	8000288 <__aeabi_dsub>
 8009478:	f806 4b01 	strb.w	r4, [r6], #1
 800947c:	9d07      	ldr	r5, [sp, #28]
 800947e:	eba6 040a 	sub.w	r4, r6, sl
 8009482:	42a5      	cmp	r5, r4
 8009484:	4602      	mov	r2, r0
 8009486:	460b      	mov	r3, r1
 8009488:	f040 8117 	bne.w	80096ba <_dtoa_r+0x6e2>
 800948c:	f7f6 fefe 	bl	800028c <__adddf3>
 8009490:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009494:	4604      	mov	r4, r0
 8009496:	460d      	mov	r5, r1
 8009498:	f7f7 fb3e 	bl	8000b18 <__aeabi_dcmpgt>
 800949c:	2800      	cmp	r0, #0
 800949e:	f040 80f9 	bne.w	8009694 <_dtoa_r+0x6bc>
 80094a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094a6:	4620      	mov	r0, r4
 80094a8:	4629      	mov	r1, r5
 80094aa:	f7f7 fb0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80094ae:	b118      	cbz	r0, 80094b8 <_dtoa_r+0x4e0>
 80094b0:	f018 0f01 	tst.w	r8, #1
 80094b4:	f040 80ee 	bne.w	8009694 <_dtoa_r+0x6bc>
 80094b8:	4649      	mov	r1, r9
 80094ba:	4658      	mov	r0, fp
 80094bc:	f001 f994 	bl	800a7e8 <_Bfree>
 80094c0:	2300      	movs	r3, #0
 80094c2:	7033      	strb	r3, [r6, #0]
 80094c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80094c6:	3701      	adds	r7, #1
 80094c8:	601f      	str	r7, [r3, #0]
 80094ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f000 831d 	beq.w	8009b0c <_dtoa_r+0xb34>
 80094d2:	601e      	str	r6, [r3, #0]
 80094d4:	e31a      	b.n	8009b0c <_dtoa_r+0xb34>
 80094d6:	07e2      	lsls	r2, r4, #31
 80094d8:	d505      	bpl.n	80094e6 <_dtoa_r+0x50e>
 80094da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094de:	f7f7 f88b 	bl	80005f8 <__aeabi_dmul>
 80094e2:	3601      	adds	r6, #1
 80094e4:	2301      	movs	r3, #1
 80094e6:	1064      	asrs	r4, r4, #1
 80094e8:	3508      	adds	r5, #8
 80094ea:	e73f      	b.n	800936c <_dtoa_r+0x394>
 80094ec:	2602      	movs	r6, #2
 80094ee:	e742      	b.n	8009376 <_dtoa_r+0x39e>
 80094f0:	9c07      	ldr	r4, [sp, #28]
 80094f2:	9704      	str	r7, [sp, #16]
 80094f4:	e761      	b.n	80093ba <_dtoa_r+0x3e2>
 80094f6:	4b27      	ldr	r3, [pc, #156]	@ (8009594 <_dtoa_r+0x5bc>)
 80094f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80094fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009502:	4454      	add	r4, sl
 8009504:	2900      	cmp	r1, #0
 8009506:	d053      	beq.n	80095b0 <_dtoa_r+0x5d8>
 8009508:	4928      	ldr	r1, [pc, #160]	@ (80095ac <_dtoa_r+0x5d4>)
 800950a:	2000      	movs	r0, #0
 800950c:	f7f7 f99e 	bl	800084c <__aeabi_ddiv>
 8009510:	4633      	mov	r3, r6
 8009512:	462a      	mov	r2, r5
 8009514:	f7f6 feb8 	bl	8000288 <__aeabi_dsub>
 8009518:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800951c:	4656      	mov	r6, sl
 800951e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009522:	f7f7 fb19 	bl	8000b58 <__aeabi_d2iz>
 8009526:	4605      	mov	r5, r0
 8009528:	f7f6 fffc 	bl	8000524 <__aeabi_i2d>
 800952c:	4602      	mov	r2, r0
 800952e:	460b      	mov	r3, r1
 8009530:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009534:	f7f6 fea8 	bl	8000288 <__aeabi_dsub>
 8009538:	3530      	adds	r5, #48	@ 0x30
 800953a:	4602      	mov	r2, r0
 800953c:	460b      	mov	r3, r1
 800953e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009542:	f806 5b01 	strb.w	r5, [r6], #1
 8009546:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800954a:	f7f7 fac7 	bl	8000adc <__aeabi_dcmplt>
 800954e:	2800      	cmp	r0, #0
 8009550:	d171      	bne.n	8009636 <_dtoa_r+0x65e>
 8009552:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009556:	4911      	ldr	r1, [pc, #68]	@ (800959c <_dtoa_r+0x5c4>)
 8009558:	2000      	movs	r0, #0
 800955a:	f7f6 fe95 	bl	8000288 <__aeabi_dsub>
 800955e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009562:	f7f7 fabb 	bl	8000adc <__aeabi_dcmplt>
 8009566:	2800      	cmp	r0, #0
 8009568:	f040 8095 	bne.w	8009696 <_dtoa_r+0x6be>
 800956c:	42a6      	cmp	r6, r4
 800956e:	f43f af50 	beq.w	8009412 <_dtoa_r+0x43a>
 8009572:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009576:	4b0a      	ldr	r3, [pc, #40]	@ (80095a0 <_dtoa_r+0x5c8>)
 8009578:	2200      	movs	r2, #0
 800957a:	f7f7 f83d 	bl	80005f8 <__aeabi_dmul>
 800957e:	4b08      	ldr	r3, [pc, #32]	@ (80095a0 <_dtoa_r+0x5c8>)
 8009580:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009584:	2200      	movs	r2, #0
 8009586:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800958a:	f7f7 f835 	bl	80005f8 <__aeabi_dmul>
 800958e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009592:	e7c4      	b.n	800951e <_dtoa_r+0x546>
 8009594:	08010ee8 	.word	0x08010ee8
 8009598:	08010ec0 	.word	0x08010ec0
 800959c:	3ff00000 	.word	0x3ff00000
 80095a0:	40240000 	.word	0x40240000
 80095a4:	401c0000 	.word	0x401c0000
 80095a8:	40140000 	.word	0x40140000
 80095ac:	3fe00000 	.word	0x3fe00000
 80095b0:	4631      	mov	r1, r6
 80095b2:	4628      	mov	r0, r5
 80095b4:	f7f7 f820 	bl	80005f8 <__aeabi_dmul>
 80095b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80095bc:	9415      	str	r4, [sp, #84]	@ 0x54
 80095be:	4656      	mov	r6, sl
 80095c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095c4:	f7f7 fac8 	bl	8000b58 <__aeabi_d2iz>
 80095c8:	4605      	mov	r5, r0
 80095ca:	f7f6 ffab 	bl	8000524 <__aeabi_i2d>
 80095ce:	4602      	mov	r2, r0
 80095d0:	460b      	mov	r3, r1
 80095d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095d6:	f7f6 fe57 	bl	8000288 <__aeabi_dsub>
 80095da:	3530      	adds	r5, #48	@ 0x30
 80095dc:	f806 5b01 	strb.w	r5, [r6], #1
 80095e0:	4602      	mov	r2, r0
 80095e2:	460b      	mov	r3, r1
 80095e4:	42a6      	cmp	r6, r4
 80095e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80095ea:	f04f 0200 	mov.w	r2, #0
 80095ee:	d124      	bne.n	800963a <_dtoa_r+0x662>
 80095f0:	4bac      	ldr	r3, [pc, #688]	@ (80098a4 <_dtoa_r+0x8cc>)
 80095f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80095f6:	f7f6 fe49 	bl	800028c <__adddf3>
 80095fa:	4602      	mov	r2, r0
 80095fc:	460b      	mov	r3, r1
 80095fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009602:	f7f7 fa89 	bl	8000b18 <__aeabi_dcmpgt>
 8009606:	2800      	cmp	r0, #0
 8009608:	d145      	bne.n	8009696 <_dtoa_r+0x6be>
 800960a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800960e:	49a5      	ldr	r1, [pc, #660]	@ (80098a4 <_dtoa_r+0x8cc>)
 8009610:	2000      	movs	r0, #0
 8009612:	f7f6 fe39 	bl	8000288 <__aeabi_dsub>
 8009616:	4602      	mov	r2, r0
 8009618:	460b      	mov	r3, r1
 800961a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800961e:	f7f7 fa5d 	bl	8000adc <__aeabi_dcmplt>
 8009622:	2800      	cmp	r0, #0
 8009624:	f43f aef5 	beq.w	8009412 <_dtoa_r+0x43a>
 8009628:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800962a:	1e73      	subs	r3, r6, #1
 800962c:	9315      	str	r3, [sp, #84]	@ 0x54
 800962e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009632:	2b30      	cmp	r3, #48	@ 0x30
 8009634:	d0f8      	beq.n	8009628 <_dtoa_r+0x650>
 8009636:	9f04      	ldr	r7, [sp, #16]
 8009638:	e73e      	b.n	80094b8 <_dtoa_r+0x4e0>
 800963a:	4b9b      	ldr	r3, [pc, #620]	@ (80098a8 <_dtoa_r+0x8d0>)
 800963c:	f7f6 ffdc 	bl	80005f8 <__aeabi_dmul>
 8009640:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009644:	e7bc      	b.n	80095c0 <_dtoa_r+0x5e8>
 8009646:	d10c      	bne.n	8009662 <_dtoa_r+0x68a>
 8009648:	4b98      	ldr	r3, [pc, #608]	@ (80098ac <_dtoa_r+0x8d4>)
 800964a:	2200      	movs	r2, #0
 800964c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009650:	f7f6 ffd2 	bl	80005f8 <__aeabi_dmul>
 8009654:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009658:	f7f7 fa54 	bl	8000b04 <__aeabi_dcmpge>
 800965c:	2800      	cmp	r0, #0
 800965e:	f000 8157 	beq.w	8009910 <_dtoa_r+0x938>
 8009662:	2400      	movs	r4, #0
 8009664:	4625      	mov	r5, r4
 8009666:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009668:	43db      	mvns	r3, r3
 800966a:	9304      	str	r3, [sp, #16]
 800966c:	4656      	mov	r6, sl
 800966e:	2700      	movs	r7, #0
 8009670:	4621      	mov	r1, r4
 8009672:	4658      	mov	r0, fp
 8009674:	f001 f8b8 	bl	800a7e8 <_Bfree>
 8009678:	2d00      	cmp	r5, #0
 800967a:	d0dc      	beq.n	8009636 <_dtoa_r+0x65e>
 800967c:	b12f      	cbz	r7, 800968a <_dtoa_r+0x6b2>
 800967e:	42af      	cmp	r7, r5
 8009680:	d003      	beq.n	800968a <_dtoa_r+0x6b2>
 8009682:	4639      	mov	r1, r7
 8009684:	4658      	mov	r0, fp
 8009686:	f001 f8af 	bl	800a7e8 <_Bfree>
 800968a:	4629      	mov	r1, r5
 800968c:	4658      	mov	r0, fp
 800968e:	f001 f8ab 	bl	800a7e8 <_Bfree>
 8009692:	e7d0      	b.n	8009636 <_dtoa_r+0x65e>
 8009694:	9704      	str	r7, [sp, #16]
 8009696:	4633      	mov	r3, r6
 8009698:	461e      	mov	r6, r3
 800969a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800969e:	2a39      	cmp	r2, #57	@ 0x39
 80096a0:	d107      	bne.n	80096b2 <_dtoa_r+0x6da>
 80096a2:	459a      	cmp	sl, r3
 80096a4:	d1f8      	bne.n	8009698 <_dtoa_r+0x6c0>
 80096a6:	9a04      	ldr	r2, [sp, #16]
 80096a8:	3201      	adds	r2, #1
 80096aa:	9204      	str	r2, [sp, #16]
 80096ac:	2230      	movs	r2, #48	@ 0x30
 80096ae:	f88a 2000 	strb.w	r2, [sl]
 80096b2:	781a      	ldrb	r2, [r3, #0]
 80096b4:	3201      	adds	r2, #1
 80096b6:	701a      	strb	r2, [r3, #0]
 80096b8:	e7bd      	b.n	8009636 <_dtoa_r+0x65e>
 80096ba:	4b7b      	ldr	r3, [pc, #492]	@ (80098a8 <_dtoa_r+0x8d0>)
 80096bc:	2200      	movs	r2, #0
 80096be:	f7f6 ff9b 	bl	80005f8 <__aeabi_dmul>
 80096c2:	2200      	movs	r2, #0
 80096c4:	2300      	movs	r3, #0
 80096c6:	4604      	mov	r4, r0
 80096c8:	460d      	mov	r5, r1
 80096ca:	f7f7 f9fd 	bl	8000ac8 <__aeabi_dcmpeq>
 80096ce:	2800      	cmp	r0, #0
 80096d0:	f43f aebb 	beq.w	800944a <_dtoa_r+0x472>
 80096d4:	e6f0      	b.n	80094b8 <_dtoa_r+0x4e0>
 80096d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80096d8:	2a00      	cmp	r2, #0
 80096da:	f000 80db 	beq.w	8009894 <_dtoa_r+0x8bc>
 80096de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096e0:	2a01      	cmp	r2, #1
 80096e2:	f300 80bf 	bgt.w	8009864 <_dtoa_r+0x88c>
 80096e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80096e8:	2a00      	cmp	r2, #0
 80096ea:	f000 80b7 	beq.w	800985c <_dtoa_r+0x884>
 80096ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80096f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80096f4:	4646      	mov	r6, r8
 80096f6:	9a08      	ldr	r2, [sp, #32]
 80096f8:	2101      	movs	r1, #1
 80096fa:	441a      	add	r2, r3
 80096fc:	4658      	mov	r0, fp
 80096fe:	4498      	add	r8, r3
 8009700:	9208      	str	r2, [sp, #32]
 8009702:	f001 f96f 	bl	800a9e4 <__i2b>
 8009706:	4605      	mov	r5, r0
 8009708:	b15e      	cbz	r6, 8009722 <_dtoa_r+0x74a>
 800970a:	9b08      	ldr	r3, [sp, #32]
 800970c:	2b00      	cmp	r3, #0
 800970e:	dd08      	ble.n	8009722 <_dtoa_r+0x74a>
 8009710:	42b3      	cmp	r3, r6
 8009712:	9a08      	ldr	r2, [sp, #32]
 8009714:	bfa8      	it	ge
 8009716:	4633      	movge	r3, r6
 8009718:	eba8 0803 	sub.w	r8, r8, r3
 800971c:	1af6      	subs	r6, r6, r3
 800971e:	1ad3      	subs	r3, r2, r3
 8009720:	9308      	str	r3, [sp, #32]
 8009722:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009724:	b1f3      	cbz	r3, 8009764 <_dtoa_r+0x78c>
 8009726:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009728:	2b00      	cmp	r3, #0
 800972a:	f000 80b7 	beq.w	800989c <_dtoa_r+0x8c4>
 800972e:	b18c      	cbz	r4, 8009754 <_dtoa_r+0x77c>
 8009730:	4629      	mov	r1, r5
 8009732:	4622      	mov	r2, r4
 8009734:	4658      	mov	r0, fp
 8009736:	f001 fa15 	bl	800ab64 <__pow5mult>
 800973a:	464a      	mov	r2, r9
 800973c:	4601      	mov	r1, r0
 800973e:	4605      	mov	r5, r0
 8009740:	4658      	mov	r0, fp
 8009742:	f001 f965 	bl	800aa10 <__multiply>
 8009746:	4649      	mov	r1, r9
 8009748:	9004      	str	r0, [sp, #16]
 800974a:	4658      	mov	r0, fp
 800974c:	f001 f84c 	bl	800a7e8 <_Bfree>
 8009750:	9b04      	ldr	r3, [sp, #16]
 8009752:	4699      	mov	r9, r3
 8009754:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009756:	1b1a      	subs	r2, r3, r4
 8009758:	d004      	beq.n	8009764 <_dtoa_r+0x78c>
 800975a:	4649      	mov	r1, r9
 800975c:	4658      	mov	r0, fp
 800975e:	f001 fa01 	bl	800ab64 <__pow5mult>
 8009762:	4681      	mov	r9, r0
 8009764:	2101      	movs	r1, #1
 8009766:	4658      	mov	r0, fp
 8009768:	f001 f93c 	bl	800a9e4 <__i2b>
 800976c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800976e:	4604      	mov	r4, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	f000 81cf 	beq.w	8009b14 <_dtoa_r+0xb3c>
 8009776:	461a      	mov	r2, r3
 8009778:	4601      	mov	r1, r0
 800977a:	4658      	mov	r0, fp
 800977c:	f001 f9f2 	bl	800ab64 <__pow5mult>
 8009780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009782:	2b01      	cmp	r3, #1
 8009784:	4604      	mov	r4, r0
 8009786:	f300 8095 	bgt.w	80098b4 <_dtoa_r+0x8dc>
 800978a:	9b02      	ldr	r3, [sp, #8]
 800978c:	2b00      	cmp	r3, #0
 800978e:	f040 8087 	bne.w	80098a0 <_dtoa_r+0x8c8>
 8009792:	9b03      	ldr	r3, [sp, #12]
 8009794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009798:	2b00      	cmp	r3, #0
 800979a:	f040 8089 	bne.w	80098b0 <_dtoa_r+0x8d8>
 800979e:	9b03      	ldr	r3, [sp, #12]
 80097a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80097a4:	0d1b      	lsrs	r3, r3, #20
 80097a6:	051b      	lsls	r3, r3, #20
 80097a8:	b12b      	cbz	r3, 80097b6 <_dtoa_r+0x7de>
 80097aa:	9b08      	ldr	r3, [sp, #32]
 80097ac:	3301      	adds	r3, #1
 80097ae:	9308      	str	r3, [sp, #32]
 80097b0:	f108 0801 	add.w	r8, r8, #1
 80097b4:	2301      	movs	r3, #1
 80097b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80097b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	f000 81b0 	beq.w	8009b20 <_dtoa_r+0xb48>
 80097c0:	6923      	ldr	r3, [r4, #16]
 80097c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80097c6:	6918      	ldr	r0, [r3, #16]
 80097c8:	f001 f8c0 	bl	800a94c <__hi0bits>
 80097cc:	f1c0 0020 	rsb	r0, r0, #32
 80097d0:	9b08      	ldr	r3, [sp, #32]
 80097d2:	4418      	add	r0, r3
 80097d4:	f010 001f 	ands.w	r0, r0, #31
 80097d8:	d077      	beq.n	80098ca <_dtoa_r+0x8f2>
 80097da:	f1c0 0320 	rsb	r3, r0, #32
 80097de:	2b04      	cmp	r3, #4
 80097e0:	dd6b      	ble.n	80098ba <_dtoa_r+0x8e2>
 80097e2:	9b08      	ldr	r3, [sp, #32]
 80097e4:	f1c0 001c 	rsb	r0, r0, #28
 80097e8:	4403      	add	r3, r0
 80097ea:	4480      	add	r8, r0
 80097ec:	4406      	add	r6, r0
 80097ee:	9308      	str	r3, [sp, #32]
 80097f0:	f1b8 0f00 	cmp.w	r8, #0
 80097f4:	dd05      	ble.n	8009802 <_dtoa_r+0x82a>
 80097f6:	4649      	mov	r1, r9
 80097f8:	4642      	mov	r2, r8
 80097fa:	4658      	mov	r0, fp
 80097fc:	f001 fa0c 	bl	800ac18 <__lshift>
 8009800:	4681      	mov	r9, r0
 8009802:	9b08      	ldr	r3, [sp, #32]
 8009804:	2b00      	cmp	r3, #0
 8009806:	dd05      	ble.n	8009814 <_dtoa_r+0x83c>
 8009808:	4621      	mov	r1, r4
 800980a:	461a      	mov	r2, r3
 800980c:	4658      	mov	r0, fp
 800980e:	f001 fa03 	bl	800ac18 <__lshift>
 8009812:	4604      	mov	r4, r0
 8009814:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009816:	2b00      	cmp	r3, #0
 8009818:	d059      	beq.n	80098ce <_dtoa_r+0x8f6>
 800981a:	4621      	mov	r1, r4
 800981c:	4648      	mov	r0, r9
 800981e:	f001 fa67 	bl	800acf0 <__mcmp>
 8009822:	2800      	cmp	r0, #0
 8009824:	da53      	bge.n	80098ce <_dtoa_r+0x8f6>
 8009826:	1e7b      	subs	r3, r7, #1
 8009828:	9304      	str	r3, [sp, #16]
 800982a:	4649      	mov	r1, r9
 800982c:	2300      	movs	r3, #0
 800982e:	220a      	movs	r2, #10
 8009830:	4658      	mov	r0, fp
 8009832:	f000 fffb 	bl	800a82c <__multadd>
 8009836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009838:	4681      	mov	r9, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	f000 8172 	beq.w	8009b24 <_dtoa_r+0xb4c>
 8009840:	2300      	movs	r3, #0
 8009842:	4629      	mov	r1, r5
 8009844:	220a      	movs	r2, #10
 8009846:	4658      	mov	r0, fp
 8009848:	f000 fff0 	bl	800a82c <__multadd>
 800984c:	9b00      	ldr	r3, [sp, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	4605      	mov	r5, r0
 8009852:	dc67      	bgt.n	8009924 <_dtoa_r+0x94c>
 8009854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009856:	2b02      	cmp	r3, #2
 8009858:	dc41      	bgt.n	80098de <_dtoa_r+0x906>
 800985a:	e063      	b.n	8009924 <_dtoa_r+0x94c>
 800985c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800985e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009862:	e746      	b.n	80096f2 <_dtoa_r+0x71a>
 8009864:	9b07      	ldr	r3, [sp, #28]
 8009866:	1e5c      	subs	r4, r3, #1
 8009868:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800986a:	42a3      	cmp	r3, r4
 800986c:	bfbf      	itttt	lt
 800986e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009870:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009872:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009874:	1ae3      	sublt	r3, r4, r3
 8009876:	bfb4      	ite	lt
 8009878:	18d2      	addlt	r2, r2, r3
 800987a:	1b1c      	subge	r4, r3, r4
 800987c:	9b07      	ldr	r3, [sp, #28]
 800987e:	bfbc      	itt	lt
 8009880:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009882:	2400      	movlt	r4, #0
 8009884:	2b00      	cmp	r3, #0
 8009886:	bfb5      	itete	lt
 8009888:	eba8 0603 	sublt.w	r6, r8, r3
 800988c:	9b07      	ldrge	r3, [sp, #28]
 800988e:	2300      	movlt	r3, #0
 8009890:	4646      	movge	r6, r8
 8009892:	e730      	b.n	80096f6 <_dtoa_r+0x71e>
 8009894:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009896:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009898:	4646      	mov	r6, r8
 800989a:	e735      	b.n	8009708 <_dtoa_r+0x730>
 800989c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800989e:	e75c      	b.n	800975a <_dtoa_r+0x782>
 80098a0:	2300      	movs	r3, #0
 80098a2:	e788      	b.n	80097b6 <_dtoa_r+0x7de>
 80098a4:	3fe00000 	.word	0x3fe00000
 80098a8:	40240000 	.word	0x40240000
 80098ac:	40140000 	.word	0x40140000
 80098b0:	9b02      	ldr	r3, [sp, #8]
 80098b2:	e780      	b.n	80097b6 <_dtoa_r+0x7de>
 80098b4:	2300      	movs	r3, #0
 80098b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80098b8:	e782      	b.n	80097c0 <_dtoa_r+0x7e8>
 80098ba:	d099      	beq.n	80097f0 <_dtoa_r+0x818>
 80098bc:	9a08      	ldr	r2, [sp, #32]
 80098be:	331c      	adds	r3, #28
 80098c0:	441a      	add	r2, r3
 80098c2:	4498      	add	r8, r3
 80098c4:	441e      	add	r6, r3
 80098c6:	9208      	str	r2, [sp, #32]
 80098c8:	e792      	b.n	80097f0 <_dtoa_r+0x818>
 80098ca:	4603      	mov	r3, r0
 80098cc:	e7f6      	b.n	80098bc <_dtoa_r+0x8e4>
 80098ce:	9b07      	ldr	r3, [sp, #28]
 80098d0:	9704      	str	r7, [sp, #16]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	dc20      	bgt.n	8009918 <_dtoa_r+0x940>
 80098d6:	9300      	str	r3, [sp, #0]
 80098d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098da:	2b02      	cmp	r3, #2
 80098dc:	dd1e      	ble.n	800991c <_dtoa_r+0x944>
 80098de:	9b00      	ldr	r3, [sp, #0]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f47f aec0 	bne.w	8009666 <_dtoa_r+0x68e>
 80098e6:	4621      	mov	r1, r4
 80098e8:	2205      	movs	r2, #5
 80098ea:	4658      	mov	r0, fp
 80098ec:	f000 ff9e 	bl	800a82c <__multadd>
 80098f0:	4601      	mov	r1, r0
 80098f2:	4604      	mov	r4, r0
 80098f4:	4648      	mov	r0, r9
 80098f6:	f001 f9fb 	bl	800acf0 <__mcmp>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	f77f aeb3 	ble.w	8009666 <_dtoa_r+0x68e>
 8009900:	4656      	mov	r6, sl
 8009902:	2331      	movs	r3, #49	@ 0x31
 8009904:	f806 3b01 	strb.w	r3, [r6], #1
 8009908:	9b04      	ldr	r3, [sp, #16]
 800990a:	3301      	adds	r3, #1
 800990c:	9304      	str	r3, [sp, #16]
 800990e:	e6ae      	b.n	800966e <_dtoa_r+0x696>
 8009910:	9c07      	ldr	r4, [sp, #28]
 8009912:	9704      	str	r7, [sp, #16]
 8009914:	4625      	mov	r5, r4
 8009916:	e7f3      	b.n	8009900 <_dtoa_r+0x928>
 8009918:	9b07      	ldr	r3, [sp, #28]
 800991a:	9300      	str	r3, [sp, #0]
 800991c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800991e:	2b00      	cmp	r3, #0
 8009920:	f000 8104 	beq.w	8009b2c <_dtoa_r+0xb54>
 8009924:	2e00      	cmp	r6, #0
 8009926:	dd05      	ble.n	8009934 <_dtoa_r+0x95c>
 8009928:	4629      	mov	r1, r5
 800992a:	4632      	mov	r2, r6
 800992c:	4658      	mov	r0, fp
 800992e:	f001 f973 	bl	800ac18 <__lshift>
 8009932:	4605      	mov	r5, r0
 8009934:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009936:	2b00      	cmp	r3, #0
 8009938:	d05a      	beq.n	80099f0 <_dtoa_r+0xa18>
 800993a:	6869      	ldr	r1, [r5, #4]
 800993c:	4658      	mov	r0, fp
 800993e:	f000 ff13 	bl	800a768 <_Balloc>
 8009942:	4606      	mov	r6, r0
 8009944:	b928      	cbnz	r0, 8009952 <_dtoa_r+0x97a>
 8009946:	4b84      	ldr	r3, [pc, #528]	@ (8009b58 <_dtoa_r+0xb80>)
 8009948:	4602      	mov	r2, r0
 800994a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800994e:	f7ff bb5a 	b.w	8009006 <_dtoa_r+0x2e>
 8009952:	692a      	ldr	r2, [r5, #16]
 8009954:	3202      	adds	r2, #2
 8009956:	0092      	lsls	r2, r2, #2
 8009958:	f105 010c 	add.w	r1, r5, #12
 800995c:	300c      	adds	r0, #12
 800995e:	f7ff fa94 	bl	8008e8a <memcpy>
 8009962:	2201      	movs	r2, #1
 8009964:	4631      	mov	r1, r6
 8009966:	4658      	mov	r0, fp
 8009968:	f001 f956 	bl	800ac18 <__lshift>
 800996c:	f10a 0301 	add.w	r3, sl, #1
 8009970:	9307      	str	r3, [sp, #28]
 8009972:	9b00      	ldr	r3, [sp, #0]
 8009974:	4453      	add	r3, sl
 8009976:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009978:	9b02      	ldr	r3, [sp, #8]
 800997a:	f003 0301 	and.w	r3, r3, #1
 800997e:	462f      	mov	r7, r5
 8009980:	930a      	str	r3, [sp, #40]	@ 0x28
 8009982:	4605      	mov	r5, r0
 8009984:	9b07      	ldr	r3, [sp, #28]
 8009986:	4621      	mov	r1, r4
 8009988:	3b01      	subs	r3, #1
 800998a:	4648      	mov	r0, r9
 800998c:	9300      	str	r3, [sp, #0]
 800998e:	f7ff fa99 	bl	8008ec4 <quorem>
 8009992:	4639      	mov	r1, r7
 8009994:	9002      	str	r0, [sp, #8]
 8009996:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800999a:	4648      	mov	r0, r9
 800999c:	f001 f9a8 	bl	800acf0 <__mcmp>
 80099a0:	462a      	mov	r2, r5
 80099a2:	9008      	str	r0, [sp, #32]
 80099a4:	4621      	mov	r1, r4
 80099a6:	4658      	mov	r0, fp
 80099a8:	f001 f9be 	bl	800ad28 <__mdiff>
 80099ac:	68c2      	ldr	r2, [r0, #12]
 80099ae:	4606      	mov	r6, r0
 80099b0:	bb02      	cbnz	r2, 80099f4 <_dtoa_r+0xa1c>
 80099b2:	4601      	mov	r1, r0
 80099b4:	4648      	mov	r0, r9
 80099b6:	f001 f99b 	bl	800acf0 <__mcmp>
 80099ba:	4602      	mov	r2, r0
 80099bc:	4631      	mov	r1, r6
 80099be:	4658      	mov	r0, fp
 80099c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80099c2:	f000 ff11 	bl	800a7e8 <_Bfree>
 80099c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80099ca:	9e07      	ldr	r6, [sp, #28]
 80099cc:	ea43 0102 	orr.w	r1, r3, r2
 80099d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099d2:	4319      	orrs	r1, r3
 80099d4:	d110      	bne.n	80099f8 <_dtoa_r+0xa20>
 80099d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80099da:	d029      	beq.n	8009a30 <_dtoa_r+0xa58>
 80099dc:	9b08      	ldr	r3, [sp, #32]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	dd02      	ble.n	80099e8 <_dtoa_r+0xa10>
 80099e2:	9b02      	ldr	r3, [sp, #8]
 80099e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80099e8:	9b00      	ldr	r3, [sp, #0]
 80099ea:	f883 8000 	strb.w	r8, [r3]
 80099ee:	e63f      	b.n	8009670 <_dtoa_r+0x698>
 80099f0:	4628      	mov	r0, r5
 80099f2:	e7bb      	b.n	800996c <_dtoa_r+0x994>
 80099f4:	2201      	movs	r2, #1
 80099f6:	e7e1      	b.n	80099bc <_dtoa_r+0x9e4>
 80099f8:	9b08      	ldr	r3, [sp, #32]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	db04      	blt.n	8009a08 <_dtoa_r+0xa30>
 80099fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a00:	430b      	orrs	r3, r1
 8009a02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009a04:	430b      	orrs	r3, r1
 8009a06:	d120      	bne.n	8009a4a <_dtoa_r+0xa72>
 8009a08:	2a00      	cmp	r2, #0
 8009a0a:	dded      	ble.n	80099e8 <_dtoa_r+0xa10>
 8009a0c:	4649      	mov	r1, r9
 8009a0e:	2201      	movs	r2, #1
 8009a10:	4658      	mov	r0, fp
 8009a12:	f001 f901 	bl	800ac18 <__lshift>
 8009a16:	4621      	mov	r1, r4
 8009a18:	4681      	mov	r9, r0
 8009a1a:	f001 f969 	bl	800acf0 <__mcmp>
 8009a1e:	2800      	cmp	r0, #0
 8009a20:	dc03      	bgt.n	8009a2a <_dtoa_r+0xa52>
 8009a22:	d1e1      	bne.n	80099e8 <_dtoa_r+0xa10>
 8009a24:	f018 0f01 	tst.w	r8, #1
 8009a28:	d0de      	beq.n	80099e8 <_dtoa_r+0xa10>
 8009a2a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009a2e:	d1d8      	bne.n	80099e2 <_dtoa_r+0xa0a>
 8009a30:	9a00      	ldr	r2, [sp, #0]
 8009a32:	2339      	movs	r3, #57	@ 0x39
 8009a34:	7013      	strb	r3, [r2, #0]
 8009a36:	4633      	mov	r3, r6
 8009a38:	461e      	mov	r6, r3
 8009a3a:	3b01      	subs	r3, #1
 8009a3c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009a40:	2a39      	cmp	r2, #57	@ 0x39
 8009a42:	d052      	beq.n	8009aea <_dtoa_r+0xb12>
 8009a44:	3201      	adds	r2, #1
 8009a46:	701a      	strb	r2, [r3, #0]
 8009a48:	e612      	b.n	8009670 <_dtoa_r+0x698>
 8009a4a:	2a00      	cmp	r2, #0
 8009a4c:	dd07      	ble.n	8009a5e <_dtoa_r+0xa86>
 8009a4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009a52:	d0ed      	beq.n	8009a30 <_dtoa_r+0xa58>
 8009a54:	9a00      	ldr	r2, [sp, #0]
 8009a56:	f108 0301 	add.w	r3, r8, #1
 8009a5a:	7013      	strb	r3, [r2, #0]
 8009a5c:	e608      	b.n	8009670 <_dtoa_r+0x698>
 8009a5e:	9b07      	ldr	r3, [sp, #28]
 8009a60:	9a07      	ldr	r2, [sp, #28]
 8009a62:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009a66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d028      	beq.n	8009abe <_dtoa_r+0xae6>
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	2300      	movs	r3, #0
 8009a70:	220a      	movs	r2, #10
 8009a72:	4658      	mov	r0, fp
 8009a74:	f000 feda 	bl	800a82c <__multadd>
 8009a78:	42af      	cmp	r7, r5
 8009a7a:	4681      	mov	r9, r0
 8009a7c:	f04f 0300 	mov.w	r3, #0
 8009a80:	f04f 020a 	mov.w	r2, #10
 8009a84:	4639      	mov	r1, r7
 8009a86:	4658      	mov	r0, fp
 8009a88:	d107      	bne.n	8009a9a <_dtoa_r+0xac2>
 8009a8a:	f000 fecf 	bl	800a82c <__multadd>
 8009a8e:	4607      	mov	r7, r0
 8009a90:	4605      	mov	r5, r0
 8009a92:	9b07      	ldr	r3, [sp, #28]
 8009a94:	3301      	adds	r3, #1
 8009a96:	9307      	str	r3, [sp, #28]
 8009a98:	e774      	b.n	8009984 <_dtoa_r+0x9ac>
 8009a9a:	f000 fec7 	bl	800a82c <__multadd>
 8009a9e:	4629      	mov	r1, r5
 8009aa0:	4607      	mov	r7, r0
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	220a      	movs	r2, #10
 8009aa6:	4658      	mov	r0, fp
 8009aa8:	f000 fec0 	bl	800a82c <__multadd>
 8009aac:	4605      	mov	r5, r0
 8009aae:	e7f0      	b.n	8009a92 <_dtoa_r+0xaba>
 8009ab0:	9b00      	ldr	r3, [sp, #0]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	bfcc      	ite	gt
 8009ab6:	461e      	movgt	r6, r3
 8009ab8:	2601      	movle	r6, #1
 8009aba:	4456      	add	r6, sl
 8009abc:	2700      	movs	r7, #0
 8009abe:	4649      	mov	r1, r9
 8009ac0:	2201      	movs	r2, #1
 8009ac2:	4658      	mov	r0, fp
 8009ac4:	f001 f8a8 	bl	800ac18 <__lshift>
 8009ac8:	4621      	mov	r1, r4
 8009aca:	4681      	mov	r9, r0
 8009acc:	f001 f910 	bl	800acf0 <__mcmp>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	dcb0      	bgt.n	8009a36 <_dtoa_r+0xa5e>
 8009ad4:	d102      	bne.n	8009adc <_dtoa_r+0xb04>
 8009ad6:	f018 0f01 	tst.w	r8, #1
 8009ada:	d1ac      	bne.n	8009a36 <_dtoa_r+0xa5e>
 8009adc:	4633      	mov	r3, r6
 8009ade:	461e      	mov	r6, r3
 8009ae0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ae4:	2a30      	cmp	r2, #48	@ 0x30
 8009ae6:	d0fa      	beq.n	8009ade <_dtoa_r+0xb06>
 8009ae8:	e5c2      	b.n	8009670 <_dtoa_r+0x698>
 8009aea:	459a      	cmp	sl, r3
 8009aec:	d1a4      	bne.n	8009a38 <_dtoa_r+0xa60>
 8009aee:	9b04      	ldr	r3, [sp, #16]
 8009af0:	3301      	adds	r3, #1
 8009af2:	9304      	str	r3, [sp, #16]
 8009af4:	2331      	movs	r3, #49	@ 0x31
 8009af6:	f88a 3000 	strb.w	r3, [sl]
 8009afa:	e5b9      	b.n	8009670 <_dtoa_r+0x698>
 8009afc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009afe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009b5c <_dtoa_r+0xb84>
 8009b02:	b11b      	cbz	r3, 8009b0c <_dtoa_r+0xb34>
 8009b04:	f10a 0308 	add.w	r3, sl, #8
 8009b08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009b0a:	6013      	str	r3, [r2, #0]
 8009b0c:	4650      	mov	r0, sl
 8009b0e:	b019      	add	sp, #100	@ 0x64
 8009b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	f77f ae37 	ble.w	800978a <_dtoa_r+0x7b2>
 8009b1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b20:	2001      	movs	r0, #1
 8009b22:	e655      	b.n	80097d0 <_dtoa_r+0x7f8>
 8009b24:	9b00      	ldr	r3, [sp, #0]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	f77f aed6 	ble.w	80098d8 <_dtoa_r+0x900>
 8009b2c:	4656      	mov	r6, sl
 8009b2e:	4621      	mov	r1, r4
 8009b30:	4648      	mov	r0, r9
 8009b32:	f7ff f9c7 	bl	8008ec4 <quorem>
 8009b36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009b3a:	f806 8b01 	strb.w	r8, [r6], #1
 8009b3e:	9b00      	ldr	r3, [sp, #0]
 8009b40:	eba6 020a 	sub.w	r2, r6, sl
 8009b44:	4293      	cmp	r3, r2
 8009b46:	ddb3      	ble.n	8009ab0 <_dtoa_r+0xad8>
 8009b48:	4649      	mov	r1, r9
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	220a      	movs	r2, #10
 8009b4e:	4658      	mov	r0, fp
 8009b50:	f000 fe6c 	bl	800a82c <__multadd>
 8009b54:	4681      	mov	r9, r0
 8009b56:	e7ea      	b.n	8009b2e <_dtoa_r+0xb56>
 8009b58:	08010dd5 	.word	0x08010dd5
 8009b5c:	08010d59 	.word	0x08010d59

08009b60 <rshift>:
 8009b60:	6903      	ldr	r3, [r0, #16]
 8009b62:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b6a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b6e:	f100 0414 	add.w	r4, r0, #20
 8009b72:	dd45      	ble.n	8009c00 <rshift+0xa0>
 8009b74:	f011 011f 	ands.w	r1, r1, #31
 8009b78:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b7c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b80:	d10c      	bne.n	8009b9c <rshift+0x3c>
 8009b82:	f100 0710 	add.w	r7, r0, #16
 8009b86:	4629      	mov	r1, r5
 8009b88:	42b1      	cmp	r1, r6
 8009b8a:	d334      	bcc.n	8009bf6 <rshift+0x96>
 8009b8c:	1a9b      	subs	r3, r3, r2
 8009b8e:	009b      	lsls	r3, r3, #2
 8009b90:	1eea      	subs	r2, r5, #3
 8009b92:	4296      	cmp	r6, r2
 8009b94:	bf38      	it	cc
 8009b96:	2300      	movcc	r3, #0
 8009b98:	4423      	add	r3, r4
 8009b9a:	e015      	b.n	8009bc8 <rshift+0x68>
 8009b9c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009ba0:	f1c1 0820 	rsb	r8, r1, #32
 8009ba4:	40cf      	lsrs	r7, r1
 8009ba6:	f105 0e04 	add.w	lr, r5, #4
 8009baa:	46a1      	mov	r9, r4
 8009bac:	4576      	cmp	r6, lr
 8009bae:	46f4      	mov	ip, lr
 8009bb0:	d815      	bhi.n	8009bde <rshift+0x7e>
 8009bb2:	1a9a      	subs	r2, r3, r2
 8009bb4:	0092      	lsls	r2, r2, #2
 8009bb6:	3a04      	subs	r2, #4
 8009bb8:	3501      	adds	r5, #1
 8009bba:	42ae      	cmp	r6, r5
 8009bbc:	bf38      	it	cc
 8009bbe:	2200      	movcc	r2, #0
 8009bc0:	18a3      	adds	r3, r4, r2
 8009bc2:	50a7      	str	r7, [r4, r2]
 8009bc4:	b107      	cbz	r7, 8009bc8 <rshift+0x68>
 8009bc6:	3304      	adds	r3, #4
 8009bc8:	1b1a      	subs	r2, r3, r4
 8009bca:	42a3      	cmp	r3, r4
 8009bcc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009bd0:	bf08      	it	eq
 8009bd2:	2300      	moveq	r3, #0
 8009bd4:	6102      	str	r2, [r0, #16]
 8009bd6:	bf08      	it	eq
 8009bd8:	6143      	streq	r3, [r0, #20]
 8009bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bde:	f8dc c000 	ldr.w	ip, [ip]
 8009be2:	fa0c fc08 	lsl.w	ip, ip, r8
 8009be6:	ea4c 0707 	orr.w	r7, ip, r7
 8009bea:	f849 7b04 	str.w	r7, [r9], #4
 8009bee:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009bf2:	40cf      	lsrs	r7, r1
 8009bf4:	e7da      	b.n	8009bac <rshift+0x4c>
 8009bf6:	f851 cb04 	ldr.w	ip, [r1], #4
 8009bfa:	f847 cf04 	str.w	ip, [r7, #4]!
 8009bfe:	e7c3      	b.n	8009b88 <rshift+0x28>
 8009c00:	4623      	mov	r3, r4
 8009c02:	e7e1      	b.n	8009bc8 <rshift+0x68>

08009c04 <__hexdig_fun>:
 8009c04:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009c08:	2b09      	cmp	r3, #9
 8009c0a:	d802      	bhi.n	8009c12 <__hexdig_fun+0xe>
 8009c0c:	3820      	subs	r0, #32
 8009c0e:	b2c0      	uxtb	r0, r0
 8009c10:	4770      	bx	lr
 8009c12:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009c16:	2b05      	cmp	r3, #5
 8009c18:	d801      	bhi.n	8009c1e <__hexdig_fun+0x1a>
 8009c1a:	3847      	subs	r0, #71	@ 0x47
 8009c1c:	e7f7      	b.n	8009c0e <__hexdig_fun+0xa>
 8009c1e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009c22:	2b05      	cmp	r3, #5
 8009c24:	d801      	bhi.n	8009c2a <__hexdig_fun+0x26>
 8009c26:	3827      	subs	r0, #39	@ 0x27
 8009c28:	e7f1      	b.n	8009c0e <__hexdig_fun+0xa>
 8009c2a:	2000      	movs	r0, #0
 8009c2c:	4770      	bx	lr
	...

08009c30 <__gethex>:
 8009c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c34:	b085      	sub	sp, #20
 8009c36:	468a      	mov	sl, r1
 8009c38:	9302      	str	r3, [sp, #8]
 8009c3a:	680b      	ldr	r3, [r1, #0]
 8009c3c:	9001      	str	r0, [sp, #4]
 8009c3e:	4690      	mov	r8, r2
 8009c40:	1c9c      	adds	r4, r3, #2
 8009c42:	46a1      	mov	r9, r4
 8009c44:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009c48:	2830      	cmp	r0, #48	@ 0x30
 8009c4a:	d0fa      	beq.n	8009c42 <__gethex+0x12>
 8009c4c:	eba9 0303 	sub.w	r3, r9, r3
 8009c50:	f1a3 0b02 	sub.w	fp, r3, #2
 8009c54:	f7ff ffd6 	bl	8009c04 <__hexdig_fun>
 8009c58:	4605      	mov	r5, r0
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	d168      	bne.n	8009d30 <__gethex+0x100>
 8009c5e:	49a0      	ldr	r1, [pc, #640]	@ (8009ee0 <__gethex+0x2b0>)
 8009c60:	2201      	movs	r2, #1
 8009c62:	4648      	mov	r0, r9
 8009c64:	f7ff f8ac 	bl	8008dc0 <strncmp>
 8009c68:	4607      	mov	r7, r0
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d167      	bne.n	8009d3e <__gethex+0x10e>
 8009c6e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009c72:	4626      	mov	r6, r4
 8009c74:	f7ff ffc6 	bl	8009c04 <__hexdig_fun>
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	d062      	beq.n	8009d42 <__gethex+0x112>
 8009c7c:	4623      	mov	r3, r4
 8009c7e:	7818      	ldrb	r0, [r3, #0]
 8009c80:	2830      	cmp	r0, #48	@ 0x30
 8009c82:	4699      	mov	r9, r3
 8009c84:	f103 0301 	add.w	r3, r3, #1
 8009c88:	d0f9      	beq.n	8009c7e <__gethex+0x4e>
 8009c8a:	f7ff ffbb 	bl	8009c04 <__hexdig_fun>
 8009c8e:	fab0 f580 	clz	r5, r0
 8009c92:	096d      	lsrs	r5, r5, #5
 8009c94:	f04f 0b01 	mov.w	fp, #1
 8009c98:	464a      	mov	r2, r9
 8009c9a:	4616      	mov	r6, r2
 8009c9c:	3201      	adds	r2, #1
 8009c9e:	7830      	ldrb	r0, [r6, #0]
 8009ca0:	f7ff ffb0 	bl	8009c04 <__hexdig_fun>
 8009ca4:	2800      	cmp	r0, #0
 8009ca6:	d1f8      	bne.n	8009c9a <__gethex+0x6a>
 8009ca8:	498d      	ldr	r1, [pc, #564]	@ (8009ee0 <__gethex+0x2b0>)
 8009caa:	2201      	movs	r2, #1
 8009cac:	4630      	mov	r0, r6
 8009cae:	f7ff f887 	bl	8008dc0 <strncmp>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d13f      	bne.n	8009d36 <__gethex+0x106>
 8009cb6:	b944      	cbnz	r4, 8009cca <__gethex+0x9a>
 8009cb8:	1c74      	adds	r4, r6, #1
 8009cba:	4622      	mov	r2, r4
 8009cbc:	4616      	mov	r6, r2
 8009cbe:	3201      	adds	r2, #1
 8009cc0:	7830      	ldrb	r0, [r6, #0]
 8009cc2:	f7ff ff9f 	bl	8009c04 <__hexdig_fun>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	d1f8      	bne.n	8009cbc <__gethex+0x8c>
 8009cca:	1ba4      	subs	r4, r4, r6
 8009ccc:	00a7      	lsls	r7, r4, #2
 8009cce:	7833      	ldrb	r3, [r6, #0]
 8009cd0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009cd4:	2b50      	cmp	r3, #80	@ 0x50
 8009cd6:	d13e      	bne.n	8009d56 <__gethex+0x126>
 8009cd8:	7873      	ldrb	r3, [r6, #1]
 8009cda:	2b2b      	cmp	r3, #43	@ 0x2b
 8009cdc:	d033      	beq.n	8009d46 <__gethex+0x116>
 8009cde:	2b2d      	cmp	r3, #45	@ 0x2d
 8009ce0:	d034      	beq.n	8009d4c <__gethex+0x11c>
 8009ce2:	1c71      	adds	r1, r6, #1
 8009ce4:	2400      	movs	r4, #0
 8009ce6:	7808      	ldrb	r0, [r1, #0]
 8009ce8:	f7ff ff8c 	bl	8009c04 <__hexdig_fun>
 8009cec:	1e43      	subs	r3, r0, #1
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	2b18      	cmp	r3, #24
 8009cf2:	d830      	bhi.n	8009d56 <__gethex+0x126>
 8009cf4:	f1a0 0210 	sub.w	r2, r0, #16
 8009cf8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009cfc:	f7ff ff82 	bl	8009c04 <__hexdig_fun>
 8009d00:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8009d04:	fa5f fc8c 	uxtb.w	ip, ip
 8009d08:	f1bc 0f18 	cmp.w	ip, #24
 8009d0c:	f04f 030a 	mov.w	r3, #10
 8009d10:	d91e      	bls.n	8009d50 <__gethex+0x120>
 8009d12:	b104      	cbz	r4, 8009d16 <__gethex+0xe6>
 8009d14:	4252      	negs	r2, r2
 8009d16:	4417      	add	r7, r2
 8009d18:	f8ca 1000 	str.w	r1, [sl]
 8009d1c:	b1ed      	cbz	r5, 8009d5a <__gethex+0x12a>
 8009d1e:	f1bb 0f00 	cmp.w	fp, #0
 8009d22:	bf0c      	ite	eq
 8009d24:	2506      	moveq	r5, #6
 8009d26:	2500      	movne	r5, #0
 8009d28:	4628      	mov	r0, r5
 8009d2a:	b005      	add	sp, #20
 8009d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d30:	2500      	movs	r5, #0
 8009d32:	462c      	mov	r4, r5
 8009d34:	e7b0      	b.n	8009c98 <__gethex+0x68>
 8009d36:	2c00      	cmp	r4, #0
 8009d38:	d1c7      	bne.n	8009cca <__gethex+0x9a>
 8009d3a:	4627      	mov	r7, r4
 8009d3c:	e7c7      	b.n	8009cce <__gethex+0x9e>
 8009d3e:	464e      	mov	r6, r9
 8009d40:	462f      	mov	r7, r5
 8009d42:	2501      	movs	r5, #1
 8009d44:	e7c3      	b.n	8009cce <__gethex+0x9e>
 8009d46:	2400      	movs	r4, #0
 8009d48:	1cb1      	adds	r1, r6, #2
 8009d4a:	e7cc      	b.n	8009ce6 <__gethex+0xb6>
 8009d4c:	2401      	movs	r4, #1
 8009d4e:	e7fb      	b.n	8009d48 <__gethex+0x118>
 8009d50:	fb03 0002 	mla	r0, r3, r2, r0
 8009d54:	e7ce      	b.n	8009cf4 <__gethex+0xc4>
 8009d56:	4631      	mov	r1, r6
 8009d58:	e7de      	b.n	8009d18 <__gethex+0xe8>
 8009d5a:	eba6 0309 	sub.w	r3, r6, r9
 8009d5e:	3b01      	subs	r3, #1
 8009d60:	4629      	mov	r1, r5
 8009d62:	2b07      	cmp	r3, #7
 8009d64:	dc0a      	bgt.n	8009d7c <__gethex+0x14c>
 8009d66:	9801      	ldr	r0, [sp, #4]
 8009d68:	f000 fcfe 	bl	800a768 <_Balloc>
 8009d6c:	4604      	mov	r4, r0
 8009d6e:	b940      	cbnz	r0, 8009d82 <__gethex+0x152>
 8009d70:	4b5c      	ldr	r3, [pc, #368]	@ (8009ee4 <__gethex+0x2b4>)
 8009d72:	4602      	mov	r2, r0
 8009d74:	21e4      	movs	r1, #228	@ 0xe4
 8009d76:	485c      	ldr	r0, [pc, #368]	@ (8009ee8 <__gethex+0x2b8>)
 8009d78:	f001 fa7c 	bl	800b274 <__assert_func>
 8009d7c:	3101      	adds	r1, #1
 8009d7e:	105b      	asrs	r3, r3, #1
 8009d80:	e7ef      	b.n	8009d62 <__gethex+0x132>
 8009d82:	f100 0a14 	add.w	sl, r0, #20
 8009d86:	2300      	movs	r3, #0
 8009d88:	4655      	mov	r5, sl
 8009d8a:	469b      	mov	fp, r3
 8009d8c:	45b1      	cmp	r9, r6
 8009d8e:	d337      	bcc.n	8009e00 <__gethex+0x1d0>
 8009d90:	f845 bb04 	str.w	fp, [r5], #4
 8009d94:	eba5 050a 	sub.w	r5, r5, sl
 8009d98:	10ad      	asrs	r5, r5, #2
 8009d9a:	6125      	str	r5, [r4, #16]
 8009d9c:	4658      	mov	r0, fp
 8009d9e:	f000 fdd5 	bl	800a94c <__hi0bits>
 8009da2:	016d      	lsls	r5, r5, #5
 8009da4:	f8d8 6000 	ldr.w	r6, [r8]
 8009da8:	1a2d      	subs	r5, r5, r0
 8009daa:	42b5      	cmp	r5, r6
 8009dac:	dd54      	ble.n	8009e58 <__gethex+0x228>
 8009dae:	1bad      	subs	r5, r5, r6
 8009db0:	4629      	mov	r1, r5
 8009db2:	4620      	mov	r0, r4
 8009db4:	f001 f969 	bl	800b08a <__any_on>
 8009db8:	4681      	mov	r9, r0
 8009dba:	b178      	cbz	r0, 8009ddc <__gethex+0x1ac>
 8009dbc:	1e6b      	subs	r3, r5, #1
 8009dbe:	1159      	asrs	r1, r3, #5
 8009dc0:	f003 021f 	and.w	r2, r3, #31
 8009dc4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009dc8:	f04f 0901 	mov.w	r9, #1
 8009dcc:	fa09 f202 	lsl.w	r2, r9, r2
 8009dd0:	420a      	tst	r2, r1
 8009dd2:	d003      	beq.n	8009ddc <__gethex+0x1ac>
 8009dd4:	454b      	cmp	r3, r9
 8009dd6:	dc36      	bgt.n	8009e46 <__gethex+0x216>
 8009dd8:	f04f 0902 	mov.w	r9, #2
 8009ddc:	4629      	mov	r1, r5
 8009dde:	4620      	mov	r0, r4
 8009de0:	f7ff febe 	bl	8009b60 <rshift>
 8009de4:	442f      	add	r7, r5
 8009de6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009dea:	42bb      	cmp	r3, r7
 8009dec:	da42      	bge.n	8009e74 <__gethex+0x244>
 8009dee:	9801      	ldr	r0, [sp, #4]
 8009df0:	4621      	mov	r1, r4
 8009df2:	f000 fcf9 	bl	800a7e8 <_Bfree>
 8009df6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009df8:	2300      	movs	r3, #0
 8009dfa:	6013      	str	r3, [r2, #0]
 8009dfc:	25a3      	movs	r5, #163	@ 0xa3
 8009dfe:	e793      	b.n	8009d28 <__gethex+0xf8>
 8009e00:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009e04:	2a2e      	cmp	r2, #46	@ 0x2e
 8009e06:	d012      	beq.n	8009e2e <__gethex+0x1fe>
 8009e08:	2b20      	cmp	r3, #32
 8009e0a:	d104      	bne.n	8009e16 <__gethex+0x1e6>
 8009e0c:	f845 bb04 	str.w	fp, [r5], #4
 8009e10:	f04f 0b00 	mov.w	fp, #0
 8009e14:	465b      	mov	r3, fp
 8009e16:	7830      	ldrb	r0, [r6, #0]
 8009e18:	9303      	str	r3, [sp, #12]
 8009e1a:	f7ff fef3 	bl	8009c04 <__hexdig_fun>
 8009e1e:	9b03      	ldr	r3, [sp, #12]
 8009e20:	f000 000f 	and.w	r0, r0, #15
 8009e24:	4098      	lsls	r0, r3
 8009e26:	ea4b 0b00 	orr.w	fp, fp, r0
 8009e2a:	3304      	adds	r3, #4
 8009e2c:	e7ae      	b.n	8009d8c <__gethex+0x15c>
 8009e2e:	45b1      	cmp	r9, r6
 8009e30:	d8ea      	bhi.n	8009e08 <__gethex+0x1d8>
 8009e32:	492b      	ldr	r1, [pc, #172]	@ (8009ee0 <__gethex+0x2b0>)
 8009e34:	9303      	str	r3, [sp, #12]
 8009e36:	2201      	movs	r2, #1
 8009e38:	4630      	mov	r0, r6
 8009e3a:	f7fe ffc1 	bl	8008dc0 <strncmp>
 8009e3e:	9b03      	ldr	r3, [sp, #12]
 8009e40:	2800      	cmp	r0, #0
 8009e42:	d1e1      	bne.n	8009e08 <__gethex+0x1d8>
 8009e44:	e7a2      	b.n	8009d8c <__gethex+0x15c>
 8009e46:	1ea9      	subs	r1, r5, #2
 8009e48:	4620      	mov	r0, r4
 8009e4a:	f001 f91e 	bl	800b08a <__any_on>
 8009e4e:	2800      	cmp	r0, #0
 8009e50:	d0c2      	beq.n	8009dd8 <__gethex+0x1a8>
 8009e52:	f04f 0903 	mov.w	r9, #3
 8009e56:	e7c1      	b.n	8009ddc <__gethex+0x1ac>
 8009e58:	da09      	bge.n	8009e6e <__gethex+0x23e>
 8009e5a:	1b75      	subs	r5, r6, r5
 8009e5c:	4621      	mov	r1, r4
 8009e5e:	9801      	ldr	r0, [sp, #4]
 8009e60:	462a      	mov	r2, r5
 8009e62:	f000 fed9 	bl	800ac18 <__lshift>
 8009e66:	1b7f      	subs	r7, r7, r5
 8009e68:	4604      	mov	r4, r0
 8009e6a:	f100 0a14 	add.w	sl, r0, #20
 8009e6e:	f04f 0900 	mov.w	r9, #0
 8009e72:	e7b8      	b.n	8009de6 <__gethex+0x1b6>
 8009e74:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009e78:	42bd      	cmp	r5, r7
 8009e7a:	dd6f      	ble.n	8009f5c <__gethex+0x32c>
 8009e7c:	1bed      	subs	r5, r5, r7
 8009e7e:	42ae      	cmp	r6, r5
 8009e80:	dc34      	bgt.n	8009eec <__gethex+0x2bc>
 8009e82:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e86:	2b02      	cmp	r3, #2
 8009e88:	d022      	beq.n	8009ed0 <__gethex+0x2a0>
 8009e8a:	2b03      	cmp	r3, #3
 8009e8c:	d024      	beq.n	8009ed8 <__gethex+0x2a8>
 8009e8e:	2b01      	cmp	r3, #1
 8009e90:	d115      	bne.n	8009ebe <__gethex+0x28e>
 8009e92:	42ae      	cmp	r6, r5
 8009e94:	d113      	bne.n	8009ebe <__gethex+0x28e>
 8009e96:	2e01      	cmp	r6, #1
 8009e98:	d10b      	bne.n	8009eb2 <__gethex+0x282>
 8009e9a:	9a02      	ldr	r2, [sp, #8]
 8009e9c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009ea0:	6013      	str	r3, [r2, #0]
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	6123      	str	r3, [r4, #16]
 8009ea6:	f8ca 3000 	str.w	r3, [sl]
 8009eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009eac:	2562      	movs	r5, #98	@ 0x62
 8009eae:	601c      	str	r4, [r3, #0]
 8009eb0:	e73a      	b.n	8009d28 <__gethex+0xf8>
 8009eb2:	1e71      	subs	r1, r6, #1
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	f001 f8e8 	bl	800b08a <__any_on>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	d1ed      	bne.n	8009e9a <__gethex+0x26a>
 8009ebe:	9801      	ldr	r0, [sp, #4]
 8009ec0:	4621      	mov	r1, r4
 8009ec2:	f000 fc91 	bl	800a7e8 <_Bfree>
 8009ec6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ec8:	2300      	movs	r3, #0
 8009eca:	6013      	str	r3, [r2, #0]
 8009ecc:	2550      	movs	r5, #80	@ 0x50
 8009ece:	e72b      	b.n	8009d28 <__gethex+0xf8>
 8009ed0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d1f3      	bne.n	8009ebe <__gethex+0x28e>
 8009ed6:	e7e0      	b.n	8009e9a <__gethex+0x26a>
 8009ed8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d1dd      	bne.n	8009e9a <__gethex+0x26a>
 8009ede:	e7ee      	b.n	8009ebe <__gethex+0x28e>
 8009ee0:	08010bf9 	.word	0x08010bf9
 8009ee4:	08010dd5 	.word	0x08010dd5
 8009ee8:	08010de6 	.word	0x08010de6
 8009eec:	1e6f      	subs	r7, r5, #1
 8009eee:	f1b9 0f00 	cmp.w	r9, #0
 8009ef2:	d130      	bne.n	8009f56 <__gethex+0x326>
 8009ef4:	b127      	cbz	r7, 8009f00 <__gethex+0x2d0>
 8009ef6:	4639      	mov	r1, r7
 8009ef8:	4620      	mov	r0, r4
 8009efa:	f001 f8c6 	bl	800b08a <__any_on>
 8009efe:	4681      	mov	r9, r0
 8009f00:	117a      	asrs	r2, r7, #5
 8009f02:	2301      	movs	r3, #1
 8009f04:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009f08:	f007 071f 	and.w	r7, r7, #31
 8009f0c:	40bb      	lsls	r3, r7
 8009f0e:	4213      	tst	r3, r2
 8009f10:	4629      	mov	r1, r5
 8009f12:	4620      	mov	r0, r4
 8009f14:	bf18      	it	ne
 8009f16:	f049 0902 	orrne.w	r9, r9, #2
 8009f1a:	f7ff fe21 	bl	8009b60 <rshift>
 8009f1e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009f22:	1b76      	subs	r6, r6, r5
 8009f24:	2502      	movs	r5, #2
 8009f26:	f1b9 0f00 	cmp.w	r9, #0
 8009f2a:	d047      	beq.n	8009fbc <__gethex+0x38c>
 8009f2c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f30:	2b02      	cmp	r3, #2
 8009f32:	d015      	beq.n	8009f60 <__gethex+0x330>
 8009f34:	2b03      	cmp	r3, #3
 8009f36:	d017      	beq.n	8009f68 <__gethex+0x338>
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d109      	bne.n	8009f50 <__gethex+0x320>
 8009f3c:	f019 0f02 	tst.w	r9, #2
 8009f40:	d006      	beq.n	8009f50 <__gethex+0x320>
 8009f42:	f8da 3000 	ldr.w	r3, [sl]
 8009f46:	ea49 0903 	orr.w	r9, r9, r3
 8009f4a:	f019 0f01 	tst.w	r9, #1
 8009f4e:	d10e      	bne.n	8009f6e <__gethex+0x33e>
 8009f50:	f045 0510 	orr.w	r5, r5, #16
 8009f54:	e032      	b.n	8009fbc <__gethex+0x38c>
 8009f56:	f04f 0901 	mov.w	r9, #1
 8009f5a:	e7d1      	b.n	8009f00 <__gethex+0x2d0>
 8009f5c:	2501      	movs	r5, #1
 8009f5e:	e7e2      	b.n	8009f26 <__gethex+0x2f6>
 8009f60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f62:	f1c3 0301 	rsb	r3, r3, #1
 8009f66:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d0f0      	beq.n	8009f50 <__gethex+0x320>
 8009f6e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f72:	f104 0314 	add.w	r3, r4, #20
 8009f76:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009f7a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009f7e:	f04f 0c00 	mov.w	ip, #0
 8009f82:	4618      	mov	r0, r3
 8009f84:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f88:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8009f8c:	d01b      	beq.n	8009fc6 <__gethex+0x396>
 8009f8e:	3201      	adds	r2, #1
 8009f90:	6002      	str	r2, [r0, #0]
 8009f92:	2d02      	cmp	r5, #2
 8009f94:	f104 0314 	add.w	r3, r4, #20
 8009f98:	d13c      	bne.n	800a014 <__gethex+0x3e4>
 8009f9a:	f8d8 2000 	ldr.w	r2, [r8]
 8009f9e:	3a01      	subs	r2, #1
 8009fa0:	42b2      	cmp	r2, r6
 8009fa2:	d109      	bne.n	8009fb8 <__gethex+0x388>
 8009fa4:	1171      	asrs	r1, r6, #5
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009fac:	f006 061f 	and.w	r6, r6, #31
 8009fb0:	fa02 f606 	lsl.w	r6, r2, r6
 8009fb4:	421e      	tst	r6, r3
 8009fb6:	d13a      	bne.n	800a02e <__gethex+0x3fe>
 8009fb8:	f045 0520 	orr.w	r5, r5, #32
 8009fbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fbe:	601c      	str	r4, [r3, #0]
 8009fc0:	9b02      	ldr	r3, [sp, #8]
 8009fc2:	601f      	str	r7, [r3, #0]
 8009fc4:	e6b0      	b.n	8009d28 <__gethex+0xf8>
 8009fc6:	4299      	cmp	r1, r3
 8009fc8:	f843 cc04 	str.w	ip, [r3, #-4]
 8009fcc:	d8d9      	bhi.n	8009f82 <__gethex+0x352>
 8009fce:	68a3      	ldr	r3, [r4, #8]
 8009fd0:	459b      	cmp	fp, r3
 8009fd2:	db17      	blt.n	800a004 <__gethex+0x3d4>
 8009fd4:	6861      	ldr	r1, [r4, #4]
 8009fd6:	9801      	ldr	r0, [sp, #4]
 8009fd8:	3101      	adds	r1, #1
 8009fda:	f000 fbc5 	bl	800a768 <_Balloc>
 8009fde:	4681      	mov	r9, r0
 8009fe0:	b918      	cbnz	r0, 8009fea <__gethex+0x3ba>
 8009fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800a04c <__gethex+0x41c>)
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	2184      	movs	r1, #132	@ 0x84
 8009fe8:	e6c5      	b.n	8009d76 <__gethex+0x146>
 8009fea:	6922      	ldr	r2, [r4, #16]
 8009fec:	3202      	adds	r2, #2
 8009fee:	f104 010c 	add.w	r1, r4, #12
 8009ff2:	0092      	lsls	r2, r2, #2
 8009ff4:	300c      	adds	r0, #12
 8009ff6:	f7fe ff48 	bl	8008e8a <memcpy>
 8009ffa:	4621      	mov	r1, r4
 8009ffc:	9801      	ldr	r0, [sp, #4]
 8009ffe:	f000 fbf3 	bl	800a7e8 <_Bfree>
 800a002:	464c      	mov	r4, r9
 800a004:	6923      	ldr	r3, [r4, #16]
 800a006:	1c5a      	adds	r2, r3, #1
 800a008:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a00c:	6122      	str	r2, [r4, #16]
 800a00e:	2201      	movs	r2, #1
 800a010:	615a      	str	r2, [r3, #20]
 800a012:	e7be      	b.n	8009f92 <__gethex+0x362>
 800a014:	6922      	ldr	r2, [r4, #16]
 800a016:	455a      	cmp	r2, fp
 800a018:	dd0b      	ble.n	800a032 <__gethex+0x402>
 800a01a:	2101      	movs	r1, #1
 800a01c:	4620      	mov	r0, r4
 800a01e:	f7ff fd9f 	bl	8009b60 <rshift>
 800a022:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a026:	3701      	adds	r7, #1
 800a028:	42bb      	cmp	r3, r7
 800a02a:	f6ff aee0 	blt.w	8009dee <__gethex+0x1be>
 800a02e:	2501      	movs	r5, #1
 800a030:	e7c2      	b.n	8009fb8 <__gethex+0x388>
 800a032:	f016 061f 	ands.w	r6, r6, #31
 800a036:	d0fa      	beq.n	800a02e <__gethex+0x3fe>
 800a038:	4453      	add	r3, sl
 800a03a:	f1c6 0620 	rsb	r6, r6, #32
 800a03e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a042:	f000 fc83 	bl	800a94c <__hi0bits>
 800a046:	42b0      	cmp	r0, r6
 800a048:	dbe7      	blt.n	800a01a <__gethex+0x3ea>
 800a04a:	e7f0      	b.n	800a02e <__gethex+0x3fe>
 800a04c:	08010dd5 	.word	0x08010dd5

0800a050 <L_shift>:
 800a050:	f1c2 0208 	rsb	r2, r2, #8
 800a054:	0092      	lsls	r2, r2, #2
 800a056:	b570      	push	{r4, r5, r6, lr}
 800a058:	f1c2 0620 	rsb	r6, r2, #32
 800a05c:	6843      	ldr	r3, [r0, #4]
 800a05e:	6804      	ldr	r4, [r0, #0]
 800a060:	fa03 f506 	lsl.w	r5, r3, r6
 800a064:	432c      	orrs	r4, r5
 800a066:	40d3      	lsrs	r3, r2
 800a068:	6004      	str	r4, [r0, #0]
 800a06a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a06e:	4288      	cmp	r0, r1
 800a070:	d3f4      	bcc.n	800a05c <L_shift+0xc>
 800a072:	bd70      	pop	{r4, r5, r6, pc}

0800a074 <__match>:
 800a074:	b530      	push	{r4, r5, lr}
 800a076:	6803      	ldr	r3, [r0, #0]
 800a078:	3301      	adds	r3, #1
 800a07a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a07e:	b914      	cbnz	r4, 800a086 <__match+0x12>
 800a080:	6003      	str	r3, [r0, #0]
 800a082:	2001      	movs	r0, #1
 800a084:	bd30      	pop	{r4, r5, pc}
 800a086:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a08a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a08e:	2d19      	cmp	r5, #25
 800a090:	bf98      	it	ls
 800a092:	3220      	addls	r2, #32
 800a094:	42a2      	cmp	r2, r4
 800a096:	d0f0      	beq.n	800a07a <__match+0x6>
 800a098:	2000      	movs	r0, #0
 800a09a:	e7f3      	b.n	800a084 <__match+0x10>

0800a09c <__hexnan>:
 800a09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a0:	680b      	ldr	r3, [r1, #0]
 800a0a2:	6801      	ldr	r1, [r0, #0]
 800a0a4:	115e      	asrs	r6, r3, #5
 800a0a6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a0aa:	f013 031f 	ands.w	r3, r3, #31
 800a0ae:	b087      	sub	sp, #28
 800a0b0:	bf18      	it	ne
 800a0b2:	3604      	addne	r6, #4
 800a0b4:	2500      	movs	r5, #0
 800a0b6:	1f37      	subs	r7, r6, #4
 800a0b8:	4682      	mov	sl, r0
 800a0ba:	4690      	mov	r8, r2
 800a0bc:	9301      	str	r3, [sp, #4]
 800a0be:	f846 5c04 	str.w	r5, [r6, #-4]
 800a0c2:	46b9      	mov	r9, r7
 800a0c4:	463c      	mov	r4, r7
 800a0c6:	9502      	str	r5, [sp, #8]
 800a0c8:	46ab      	mov	fp, r5
 800a0ca:	784a      	ldrb	r2, [r1, #1]
 800a0cc:	1c4b      	adds	r3, r1, #1
 800a0ce:	9303      	str	r3, [sp, #12]
 800a0d0:	b342      	cbz	r2, 800a124 <__hexnan+0x88>
 800a0d2:	4610      	mov	r0, r2
 800a0d4:	9105      	str	r1, [sp, #20]
 800a0d6:	9204      	str	r2, [sp, #16]
 800a0d8:	f7ff fd94 	bl	8009c04 <__hexdig_fun>
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	d151      	bne.n	800a184 <__hexnan+0xe8>
 800a0e0:	9a04      	ldr	r2, [sp, #16]
 800a0e2:	9905      	ldr	r1, [sp, #20]
 800a0e4:	2a20      	cmp	r2, #32
 800a0e6:	d818      	bhi.n	800a11a <__hexnan+0x7e>
 800a0e8:	9b02      	ldr	r3, [sp, #8]
 800a0ea:	459b      	cmp	fp, r3
 800a0ec:	dd13      	ble.n	800a116 <__hexnan+0x7a>
 800a0ee:	454c      	cmp	r4, r9
 800a0f0:	d206      	bcs.n	800a100 <__hexnan+0x64>
 800a0f2:	2d07      	cmp	r5, #7
 800a0f4:	dc04      	bgt.n	800a100 <__hexnan+0x64>
 800a0f6:	462a      	mov	r2, r5
 800a0f8:	4649      	mov	r1, r9
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	f7ff ffa8 	bl	800a050 <L_shift>
 800a100:	4544      	cmp	r4, r8
 800a102:	d952      	bls.n	800a1aa <__hexnan+0x10e>
 800a104:	2300      	movs	r3, #0
 800a106:	f1a4 0904 	sub.w	r9, r4, #4
 800a10a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a10e:	f8cd b008 	str.w	fp, [sp, #8]
 800a112:	464c      	mov	r4, r9
 800a114:	461d      	mov	r5, r3
 800a116:	9903      	ldr	r1, [sp, #12]
 800a118:	e7d7      	b.n	800a0ca <__hexnan+0x2e>
 800a11a:	2a29      	cmp	r2, #41	@ 0x29
 800a11c:	d157      	bne.n	800a1ce <__hexnan+0x132>
 800a11e:	3102      	adds	r1, #2
 800a120:	f8ca 1000 	str.w	r1, [sl]
 800a124:	f1bb 0f00 	cmp.w	fp, #0
 800a128:	d051      	beq.n	800a1ce <__hexnan+0x132>
 800a12a:	454c      	cmp	r4, r9
 800a12c:	d206      	bcs.n	800a13c <__hexnan+0xa0>
 800a12e:	2d07      	cmp	r5, #7
 800a130:	dc04      	bgt.n	800a13c <__hexnan+0xa0>
 800a132:	462a      	mov	r2, r5
 800a134:	4649      	mov	r1, r9
 800a136:	4620      	mov	r0, r4
 800a138:	f7ff ff8a 	bl	800a050 <L_shift>
 800a13c:	4544      	cmp	r4, r8
 800a13e:	d936      	bls.n	800a1ae <__hexnan+0x112>
 800a140:	f1a8 0204 	sub.w	r2, r8, #4
 800a144:	4623      	mov	r3, r4
 800a146:	f853 1b04 	ldr.w	r1, [r3], #4
 800a14a:	f842 1f04 	str.w	r1, [r2, #4]!
 800a14e:	429f      	cmp	r7, r3
 800a150:	d2f9      	bcs.n	800a146 <__hexnan+0xaa>
 800a152:	1b3b      	subs	r3, r7, r4
 800a154:	f023 0303 	bic.w	r3, r3, #3
 800a158:	3304      	adds	r3, #4
 800a15a:	3401      	adds	r4, #1
 800a15c:	3e03      	subs	r6, #3
 800a15e:	42b4      	cmp	r4, r6
 800a160:	bf88      	it	hi
 800a162:	2304      	movhi	r3, #4
 800a164:	4443      	add	r3, r8
 800a166:	2200      	movs	r2, #0
 800a168:	f843 2b04 	str.w	r2, [r3], #4
 800a16c:	429f      	cmp	r7, r3
 800a16e:	d2fb      	bcs.n	800a168 <__hexnan+0xcc>
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	b91b      	cbnz	r3, 800a17c <__hexnan+0xe0>
 800a174:	4547      	cmp	r7, r8
 800a176:	d128      	bne.n	800a1ca <__hexnan+0x12e>
 800a178:	2301      	movs	r3, #1
 800a17a:	603b      	str	r3, [r7, #0]
 800a17c:	2005      	movs	r0, #5
 800a17e:	b007      	add	sp, #28
 800a180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a184:	3501      	adds	r5, #1
 800a186:	2d08      	cmp	r5, #8
 800a188:	f10b 0b01 	add.w	fp, fp, #1
 800a18c:	dd06      	ble.n	800a19c <__hexnan+0x100>
 800a18e:	4544      	cmp	r4, r8
 800a190:	d9c1      	bls.n	800a116 <__hexnan+0x7a>
 800a192:	2300      	movs	r3, #0
 800a194:	f844 3c04 	str.w	r3, [r4, #-4]
 800a198:	2501      	movs	r5, #1
 800a19a:	3c04      	subs	r4, #4
 800a19c:	6822      	ldr	r2, [r4, #0]
 800a19e:	f000 000f 	and.w	r0, r0, #15
 800a1a2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a1a6:	6020      	str	r0, [r4, #0]
 800a1a8:	e7b5      	b.n	800a116 <__hexnan+0x7a>
 800a1aa:	2508      	movs	r5, #8
 800a1ac:	e7b3      	b.n	800a116 <__hexnan+0x7a>
 800a1ae:	9b01      	ldr	r3, [sp, #4]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d0dd      	beq.n	800a170 <__hexnan+0xd4>
 800a1b4:	f1c3 0320 	rsb	r3, r3, #32
 800a1b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a1bc:	40da      	lsrs	r2, r3
 800a1be:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a1c2:	4013      	ands	r3, r2
 800a1c4:	f846 3c04 	str.w	r3, [r6, #-4]
 800a1c8:	e7d2      	b.n	800a170 <__hexnan+0xd4>
 800a1ca:	3f04      	subs	r7, #4
 800a1cc:	e7d0      	b.n	800a170 <__hexnan+0xd4>
 800a1ce:	2004      	movs	r0, #4
 800a1d0:	e7d5      	b.n	800a17e <__hexnan+0xe2>

0800a1d2 <__ssputs_r>:
 800a1d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1d6:	688e      	ldr	r6, [r1, #8]
 800a1d8:	461f      	mov	r7, r3
 800a1da:	42be      	cmp	r6, r7
 800a1dc:	680b      	ldr	r3, [r1, #0]
 800a1de:	4682      	mov	sl, r0
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	4690      	mov	r8, r2
 800a1e4:	d82d      	bhi.n	800a242 <__ssputs_r+0x70>
 800a1e6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1ea:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a1ee:	d026      	beq.n	800a23e <__ssputs_r+0x6c>
 800a1f0:	6965      	ldr	r5, [r4, #20]
 800a1f2:	6909      	ldr	r1, [r1, #16]
 800a1f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1f8:	eba3 0901 	sub.w	r9, r3, r1
 800a1fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a200:	1c7b      	adds	r3, r7, #1
 800a202:	444b      	add	r3, r9
 800a204:	106d      	asrs	r5, r5, #1
 800a206:	429d      	cmp	r5, r3
 800a208:	bf38      	it	cc
 800a20a:	461d      	movcc	r5, r3
 800a20c:	0553      	lsls	r3, r2, #21
 800a20e:	d527      	bpl.n	800a260 <__ssputs_r+0x8e>
 800a210:	4629      	mov	r1, r5
 800a212:	f000 f95f 	bl	800a4d4 <_malloc_r>
 800a216:	4606      	mov	r6, r0
 800a218:	b360      	cbz	r0, 800a274 <__ssputs_r+0xa2>
 800a21a:	6921      	ldr	r1, [r4, #16]
 800a21c:	464a      	mov	r2, r9
 800a21e:	f7fe fe34 	bl	8008e8a <memcpy>
 800a222:	89a3      	ldrh	r3, [r4, #12]
 800a224:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a228:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a22c:	81a3      	strh	r3, [r4, #12]
 800a22e:	6126      	str	r6, [r4, #16]
 800a230:	6165      	str	r5, [r4, #20]
 800a232:	444e      	add	r6, r9
 800a234:	eba5 0509 	sub.w	r5, r5, r9
 800a238:	6026      	str	r6, [r4, #0]
 800a23a:	60a5      	str	r5, [r4, #8]
 800a23c:	463e      	mov	r6, r7
 800a23e:	42be      	cmp	r6, r7
 800a240:	d900      	bls.n	800a244 <__ssputs_r+0x72>
 800a242:	463e      	mov	r6, r7
 800a244:	6820      	ldr	r0, [r4, #0]
 800a246:	4632      	mov	r2, r6
 800a248:	4641      	mov	r1, r8
 800a24a:	f7fe fdcb 	bl	8008de4 <memmove>
 800a24e:	68a3      	ldr	r3, [r4, #8]
 800a250:	1b9b      	subs	r3, r3, r6
 800a252:	60a3      	str	r3, [r4, #8]
 800a254:	6823      	ldr	r3, [r4, #0]
 800a256:	4433      	add	r3, r6
 800a258:	6023      	str	r3, [r4, #0]
 800a25a:	2000      	movs	r0, #0
 800a25c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a260:	462a      	mov	r2, r5
 800a262:	f000 ff76 	bl	800b152 <_realloc_r>
 800a266:	4606      	mov	r6, r0
 800a268:	2800      	cmp	r0, #0
 800a26a:	d1e0      	bne.n	800a22e <__ssputs_r+0x5c>
 800a26c:	6921      	ldr	r1, [r4, #16]
 800a26e:	4650      	mov	r0, sl
 800a270:	f001 f832 	bl	800b2d8 <_free_r>
 800a274:	230c      	movs	r3, #12
 800a276:	f8ca 3000 	str.w	r3, [sl]
 800a27a:	89a3      	ldrh	r3, [r4, #12]
 800a27c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a280:	81a3      	strh	r3, [r4, #12]
 800a282:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a286:	e7e9      	b.n	800a25c <__ssputs_r+0x8a>

0800a288 <_svfiprintf_r>:
 800a288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28c:	4698      	mov	r8, r3
 800a28e:	898b      	ldrh	r3, [r1, #12]
 800a290:	061b      	lsls	r3, r3, #24
 800a292:	b09d      	sub	sp, #116	@ 0x74
 800a294:	4607      	mov	r7, r0
 800a296:	460d      	mov	r5, r1
 800a298:	4614      	mov	r4, r2
 800a29a:	d510      	bpl.n	800a2be <_svfiprintf_r+0x36>
 800a29c:	690b      	ldr	r3, [r1, #16]
 800a29e:	b973      	cbnz	r3, 800a2be <_svfiprintf_r+0x36>
 800a2a0:	2140      	movs	r1, #64	@ 0x40
 800a2a2:	f000 f917 	bl	800a4d4 <_malloc_r>
 800a2a6:	6028      	str	r0, [r5, #0]
 800a2a8:	6128      	str	r0, [r5, #16]
 800a2aa:	b930      	cbnz	r0, 800a2ba <_svfiprintf_r+0x32>
 800a2ac:	230c      	movs	r3, #12
 800a2ae:	603b      	str	r3, [r7, #0]
 800a2b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a2b4:	b01d      	add	sp, #116	@ 0x74
 800a2b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ba:	2340      	movs	r3, #64	@ 0x40
 800a2bc:	616b      	str	r3, [r5, #20]
 800a2be:	2300      	movs	r3, #0
 800a2c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2c2:	2320      	movs	r3, #32
 800a2c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2cc:	2330      	movs	r3, #48	@ 0x30
 800a2ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a46c <_svfiprintf_r+0x1e4>
 800a2d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2d6:	f04f 0901 	mov.w	r9, #1
 800a2da:	4623      	mov	r3, r4
 800a2dc:	469a      	mov	sl, r3
 800a2de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2e2:	b10a      	cbz	r2, 800a2e8 <_svfiprintf_r+0x60>
 800a2e4:	2a25      	cmp	r2, #37	@ 0x25
 800a2e6:	d1f9      	bne.n	800a2dc <_svfiprintf_r+0x54>
 800a2e8:	ebba 0b04 	subs.w	fp, sl, r4
 800a2ec:	d00b      	beq.n	800a306 <_svfiprintf_r+0x7e>
 800a2ee:	465b      	mov	r3, fp
 800a2f0:	4622      	mov	r2, r4
 800a2f2:	4629      	mov	r1, r5
 800a2f4:	4638      	mov	r0, r7
 800a2f6:	f7ff ff6c 	bl	800a1d2 <__ssputs_r>
 800a2fa:	3001      	adds	r0, #1
 800a2fc:	f000 80a7 	beq.w	800a44e <_svfiprintf_r+0x1c6>
 800a300:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a302:	445a      	add	r2, fp
 800a304:	9209      	str	r2, [sp, #36]	@ 0x24
 800a306:	f89a 3000 	ldrb.w	r3, [sl]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	f000 809f 	beq.w	800a44e <_svfiprintf_r+0x1c6>
 800a310:	2300      	movs	r3, #0
 800a312:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a316:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a31a:	f10a 0a01 	add.w	sl, sl, #1
 800a31e:	9304      	str	r3, [sp, #16]
 800a320:	9307      	str	r3, [sp, #28]
 800a322:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a326:	931a      	str	r3, [sp, #104]	@ 0x68
 800a328:	4654      	mov	r4, sl
 800a32a:	2205      	movs	r2, #5
 800a32c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a330:	484e      	ldr	r0, [pc, #312]	@ (800a46c <_svfiprintf_r+0x1e4>)
 800a332:	f7f5 ff4d 	bl	80001d0 <memchr>
 800a336:	9a04      	ldr	r2, [sp, #16]
 800a338:	b9d8      	cbnz	r0, 800a372 <_svfiprintf_r+0xea>
 800a33a:	06d0      	lsls	r0, r2, #27
 800a33c:	bf44      	itt	mi
 800a33e:	2320      	movmi	r3, #32
 800a340:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a344:	0711      	lsls	r1, r2, #28
 800a346:	bf44      	itt	mi
 800a348:	232b      	movmi	r3, #43	@ 0x2b
 800a34a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a34e:	f89a 3000 	ldrb.w	r3, [sl]
 800a352:	2b2a      	cmp	r3, #42	@ 0x2a
 800a354:	d015      	beq.n	800a382 <_svfiprintf_r+0xfa>
 800a356:	9a07      	ldr	r2, [sp, #28]
 800a358:	4654      	mov	r4, sl
 800a35a:	2000      	movs	r0, #0
 800a35c:	f04f 0c0a 	mov.w	ip, #10
 800a360:	4621      	mov	r1, r4
 800a362:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a366:	3b30      	subs	r3, #48	@ 0x30
 800a368:	2b09      	cmp	r3, #9
 800a36a:	d94b      	bls.n	800a404 <_svfiprintf_r+0x17c>
 800a36c:	b1b0      	cbz	r0, 800a39c <_svfiprintf_r+0x114>
 800a36e:	9207      	str	r2, [sp, #28]
 800a370:	e014      	b.n	800a39c <_svfiprintf_r+0x114>
 800a372:	eba0 0308 	sub.w	r3, r0, r8
 800a376:	fa09 f303 	lsl.w	r3, r9, r3
 800a37a:	4313      	orrs	r3, r2
 800a37c:	9304      	str	r3, [sp, #16]
 800a37e:	46a2      	mov	sl, r4
 800a380:	e7d2      	b.n	800a328 <_svfiprintf_r+0xa0>
 800a382:	9b03      	ldr	r3, [sp, #12]
 800a384:	1d19      	adds	r1, r3, #4
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	9103      	str	r1, [sp, #12]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	bfbb      	ittet	lt
 800a38e:	425b      	neglt	r3, r3
 800a390:	f042 0202 	orrlt.w	r2, r2, #2
 800a394:	9307      	strge	r3, [sp, #28]
 800a396:	9307      	strlt	r3, [sp, #28]
 800a398:	bfb8      	it	lt
 800a39a:	9204      	strlt	r2, [sp, #16]
 800a39c:	7823      	ldrb	r3, [r4, #0]
 800a39e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3a0:	d10a      	bne.n	800a3b8 <_svfiprintf_r+0x130>
 800a3a2:	7863      	ldrb	r3, [r4, #1]
 800a3a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3a6:	d132      	bne.n	800a40e <_svfiprintf_r+0x186>
 800a3a8:	9b03      	ldr	r3, [sp, #12]
 800a3aa:	1d1a      	adds	r2, r3, #4
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	9203      	str	r2, [sp, #12]
 800a3b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3b4:	3402      	adds	r4, #2
 800a3b6:	9305      	str	r3, [sp, #20]
 800a3b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a47c <_svfiprintf_r+0x1f4>
 800a3bc:	7821      	ldrb	r1, [r4, #0]
 800a3be:	2203      	movs	r2, #3
 800a3c0:	4650      	mov	r0, sl
 800a3c2:	f7f5 ff05 	bl	80001d0 <memchr>
 800a3c6:	b138      	cbz	r0, 800a3d8 <_svfiprintf_r+0x150>
 800a3c8:	9b04      	ldr	r3, [sp, #16]
 800a3ca:	eba0 000a 	sub.w	r0, r0, sl
 800a3ce:	2240      	movs	r2, #64	@ 0x40
 800a3d0:	4082      	lsls	r2, r0
 800a3d2:	4313      	orrs	r3, r2
 800a3d4:	3401      	adds	r4, #1
 800a3d6:	9304      	str	r3, [sp, #16]
 800a3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3dc:	4824      	ldr	r0, [pc, #144]	@ (800a470 <_svfiprintf_r+0x1e8>)
 800a3de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3e2:	2206      	movs	r2, #6
 800a3e4:	f7f5 fef4 	bl	80001d0 <memchr>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	d036      	beq.n	800a45a <_svfiprintf_r+0x1d2>
 800a3ec:	4b21      	ldr	r3, [pc, #132]	@ (800a474 <_svfiprintf_r+0x1ec>)
 800a3ee:	bb1b      	cbnz	r3, 800a438 <_svfiprintf_r+0x1b0>
 800a3f0:	9b03      	ldr	r3, [sp, #12]
 800a3f2:	3307      	adds	r3, #7
 800a3f4:	f023 0307 	bic.w	r3, r3, #7
 800a3f8:	3308      	adds	r3, #8
 800a3fa:	9303      	str	r3, [sp, #12]
 800a3fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3fe:	4433      	add	r3, r6
 800a400:	9309      	str	r3, [sp, #36]	@ 0x24
 800a402:	e76a      	b.n	800a2da <_svfiprintf_r+0x52>
 800a404:	fb0c 3202 	mla	r2, ip, r2, r3
 800a408:	460c      	mov	r4, r1
 800a40a:	2001      	movs	r0, #1
 800a40c:	e7a8      	b.n	800a360 <_svfiprintf_r+0xd8>
 800a40e:	2300      	movs	r3, #0
 800a410:	3401      	adds	r4, #1
 800a412:	9305      	str	r3, [sp, #20]
 800a414:	4619      	mov	r1, r3
 800a416:	f04f 0c0a 	mov.w	ip, #10
 800a41a:	4620      	mov	r0, r4
 800a41c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a420:	3a30      	subs	r2, #48	@ 0x30
 800a422:	2a09      	cmp	r2, #9
 800a424:	d903      	bls.n	800a42e <_svfiprintf_r+0x1a6>
 800a426:	2b00      	cmp	r3, #0
 800a428:	d0c6      	beq.n	800a3b8 <_svfiprintf_r+0x130>
 800a42a:	9105      	str	r1, [sp, #20]
 800a42c:	e7c4      	b.n	800a3b8 <_svfiprintf_r+0x130>
 800a42e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a432:	4604      	mov	r4, r0
 800a434:	2301      	movs	r3, #1
 800a436:	e7f0      	b.n	800a41a <_svfiprintf_r+0x192>
 800a438:	ab03      	add	r3, sp, #12
 800a43a:	9300      	str	r3, [sp, #0]
 800a43c:	462a      	mov	r2, r5
 800a43e:	4b0e      	ldr	r3, [pc, #56]	@ (800a478 <_svfiprintf_r+0x1f0>)
 800a440:	a904      	add	r1, sp, #16
 800a442:	4638      	mov	r0, r7
 800a444:	f7fc ff56 	bl	80072f4 <_printf_float>
 800a448:	1c42      	adds	r2, r0, #1
 800a44a:	4606      	mov	r6, r0
 800a44c:	d1d6      	bne.n	800a3fc <_svfiprintf_r+0x174>
 800a44e:	89ab      	ldrh	r3, [r5, #12]
 800a450:	065b      	lsls	r3, r3, #25
 800a452:	f53f af2d 	bmi.w	800a2b0 <_svfiprintf_r+0x28>
 800a456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a458:	e72c      	b.n	800a2b4 <_svfiprintf_r+0x2c>
 800a45a:	ab03      	add	r3, sp, #12
 800a45c:	9300      	str	r3, [sp, #0]
 800a45e:	462a      	mov	r2, r5
 800a460:	4b05      	ldr	r3, [pc, #20]	@ (800a478 <_svfiprintf_r+0x1f0>)
 800a462:	a904      	add	r1, sp, #16
 800a464:	4638      	mov	r0, r7
 800a466:	f7fd f9dd 	bl	8007824 <_printf_i>
 800a46a:	e7ed      	b.n	800a448 <_svfiprintf_r+0x1c0>
 800a46c:	08010e46 	.word	0x08010e46
 800a470:	08010e50 	.word	0x08010e50
 800a474:	080072f5 	.word	0x080072f5
 800a478:	0800a1d3 	.word	0x0800a1d3
 800a47c:	08010e4c 	.word	0x08010e4c

0800a480 <malloc>:
 800a480:	4b02      	ldr	r3, [pc, #8]	@ (800a48c <malloc+0xc>)
 800a482:	4601      	mov	r1, r0
 800a484:	6818      	ldr	r0, [r3, #0]
 800a486:	f000 b825 	b.w	800a4d4 <_malloc_r>
 800a48a:	bf00      	nop
 800a48c:	20000184 	.word	0x20000184

0800a490 <sbrk_aligned>:
 800a490:	b570      	push	{r4, r5, r6, lr}
 800a492:	4e0f      	ldr	r6, [pc, #60]	@ (800a4d0 <sbrk_aligned+0x40>)
 800a494:	460c      	mov	r4, r1
 800a496:	6831      	ldr	r1, [r6, #0]
 800a498:	4605      	mov	r5, r0
 800a49a:	b911      	cbnz	r1, 800a4a2 <sbrk_aligned+0x12>
 800a49c:	f000 fec8 	bl	800b230 <_sbrk_r>
 800a4a0:	6030      	str	r0, [r6, #0]
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	f000 fec3 	bl	800b230 <_sbrk_r>
 800a4aa:	1c43      	adds	r3, r0, #1
 800a4ac:	d103      	bne.n	800a4b6 <sbrk_aligned+0x26>
 800a4ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a4b2:	4620      	mov	r0, r4
 800a4b4:	bd70      	pop	{r4, r5, r6, pc}
 800a4b6:	1cc4      	adds	r4, r0, #3
 800a4b8:	f024 0403 	bic.w	r4, r4, #3
 800a4bc:	42a0      	cmp	r0, r4
 800a4be:	d0f8      	beq.n	800a4b2 <sbrk_aligned+0x22>
 800a4c0:	1a21      	subs	r1, r4, r0
 800a4c2:	4628      	mov	r0, r5
 800a4c4:	f000 feb4 	bl	800b230 <_sbrk_r>
 800a4c8:	3001      	adds	r0, #1
 800a4ca:	d1f2      	bne.n	800a4b2 <sbrk_aligned+0x22>
 800a4cc:	e7ef      	b.n	800a4ae <sbrk_aligned+0x1e>
 800a4ce:	bf00      	nop
 800a4d0:	200009b4 	.word	0x200009b4

0800a4d4 <_malloc_r>:
 800a4d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4d8:	1ccd      	adds	r5, r1, #3
 800a4da:	f025 0503 	bic.w	r5, r5, #3
 800a4de:	3508      	adds	r5, #8
 800a4e0:	2d0c      	cmp	r5, #12
 800a4e2:	bf38      	it	cc
 800a4e4:	250c      	movcc	r5, #12
 800a4e6:	2d00      	cmp	r5, #0
 800a4e8:	4606      	mov	r6, r0
 800a4ea:	db01      	blt.n	800a4f0 <_malloc_r+0x1c>
 800a4ec:	42a9      	cmp	r1, r5
 800a4ee:	d904      	bls.n	800a4fa <_malloc_r+0x26>
 800a4f0:	230c      	movs	r3, #12
 800a4f2:	6033      	str	r3, [r6, #0]
 800a4f4:	2000      	movs	r0, #0
 800a4f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a5d0 <_malloc_r+0xfc>
 800a4fe:	f000 f927 	bl	800a750 <__malloc_lock>
 800a502:	f8d8 3000 	ldr.w	r3, [r8]
 800a506:	461c      	mov	r4, r3
 800a508:	bb44      	cbnz	r4, 800a55c <_malloc_r+0x88>
 800a50a:	4629      	mov	r1, r5
 800a50c:	4630      	mov	r0, r6
 800a50e:	f7ff ffbf 	bl	800a490 <sbrk_aligned>
 800a512:	1c43      	adds	r3, r0, #1
 800a514:	4604      	mov	r4, r0
 800a516:	d158      	bne.n	800a5ca <_malloc_r+0xf6>
 800a518:	f8d8 4000 	ldr.w	r4, [r8]
 800a51c:	4627      	mov	r7, r4
 800a51e:	2f00      	cmp	r7, #0
 800a520:	d143      	bne.n	800a5aa <_malloc_r+0xd6>
 800a522:	2c00      	cmp	r4, #0
 800a524:	d04b      	beq.n	800a5be <_malloc_r+0xea>
 800a526:	6823      	ldr	r3, [r4, #0]
 800a528:	4639      	mov	r1, r7
 800a52a:	4630      	mov	r0, r6
 800a52c:	eb04 0903 	add.w	r9, r4, r3
 800a530:	f000 fe7e 	bl	800b230 <_sbrk_r>
 800a534:	4581      	cmp	r9, r0
 800a536:	d142      	bne.n	800a5be <_malloc_r+0xea>
 800a538:	6821      	ldr	r1, [r4, #0]
 800a53a:	1a6d      	subs	r5, r5, r1
 800a53c:	4629      	mov	r1, r5
 800a53e:	4630      	mov	r0, r6
 800a540:	f7ff ffa6 	bl	800a490 <sbrk_aligned>
 800a544:	3001      	adds	r0, #1
 800a546:	d03a      	beq.n	800a5be <_malloc_r+0xea>
 800a548:	6823      	ldr	r3, [r4, #0]
 800a54a:	442b      	add	r3, r5
 800a54c:	6023      	str	r3, [r4, #0]
 800a54e:	f8d8 3000 	ldr.w	r3, [r8]
 800a552:	685a      	ldr	r2, [r3, #4]
 800a554:	bb62      	cbnz	r2, 800a5b0 <_malloc_r+0xdc>
 800a556:	f8c8 7000 	str.w	r7, [r8]
 800a55a:	e00f      	b.n	800a57c <_malloc_r+0xa8>
 800a55c:	6822      	ldr	r2, [r4, #0]
 800a55e:	1b52      	subs	r2, r2, r5
 800a560:	d420      	bmi.n	800a5a4 <_malloc_r+0xd0>
 800a562:	2a0b      	cmp	r2, #11
 800a564:	d917      	bls.n	800a596 <_malloc_r+0xc2>
 800a566:	1961      	adds	r1, r4, r5
 800a568:	42a3      	cmp	r3, r4
 800a56a:	6025      	str	r5, [r4, #0]
 800a56c:	bf18      	it	ne
 800a56e:	6059      	strne	r1, [r3, #4]
 800a570:	6863      	ldr	r3, [r4, #4]
 800a572:	bf08      	it	eq
 800a574:	f8c8 1000 	streq.w	r1, [r8]
 800a578:	5162      	str	r2, [r4, r5]
 800a57a:	604b      	str	r3, [r1, #4]
 800a57c:	4630      	mov	r0, r6
 800a57e:	f000 f8ed 	bl	800a75c <__malloc_unlock>
 800a582:	f104 000b 	add.w	r0, r4, #11
 800a586:	1d23      	adds	r3, r4, #4
 800a588:	f020 0007 	bic.w	r0, r0, #7
 800a58c:	1ac2      	subs	r2, r0, r3
 800a58e:	bf1c      	itt	ne
 800a590:	1a1b      	subne	r3, r3, r0
 800a592:	50a3      	strne	r3, [r4, r2]
 800a594:	e7af      	b.n	800a4f6 <_malloc_r+0x22>
 800a596:	6862      	ldr	r2, [r4, #4]
 800a598:	42a3      	cmp	r3, r4
 800a59a:	bf0c      	ite	eq
 800a59c:	f8c8 2000 	streq.w	r2, [r8]
 800a5a0:	605a      	strne	r2, [r3, #4]
 800a5a2:	e7eb      	b.n	800a57c <_malloc_r+0xa8>
 800a5a4:	4623      	mov	r3, r4
 800a5a6:	6864      	ldr	r4, [r4, #4]
 800a5a8:	e7ae      	b.n	800a508 <_malloc_r+0x34>
 800a5aa:	463c      	mov	r4, r7
 800a5ac:	687f      	ldr	r7, [r7, #4]
 800a5ae:	e7b6      	b.n	800a51e <_malloc_r+0x4a>
 800a5b0:	461a      	mov	r2, r3
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	42a3      	cmp	r3, r4
 800a5b6:	d1fb      	bne.n	800a5b0 <_malloc_r+0xdc>
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	6053      	str	r3, [r2, #4]
 800a5bc:	e7de      	b.n	800a57c <_malloc_r+0xa8>
 800a5be:	230c      	movs	r3, #12
 800a5c0:	6033      	str	r3, [r6, #0]
 800a5c2:	4630      	mov	r0, r6
 800a5c4:	f000 f8ca 	bl	800a75c <__malloc_unlock>
 800a5c8:	e794      	b.n	800a4f4 <_malloc_r+0x20>
 800a5ca:	6005      	str	r5, [r0, #0]
 800a5cc:	e7d6      	b.n	800a57c <_malloc_r+0xa8>
 800a5ce:	bf00      	nop
 800a5d0:	200009b8 	.word	0x200009b8

0800a5d4 <__ascii_mbtowc>:
 800a5d4:	b082      	sub	sp, #8
 800a5d6:	b901      	cbnz	r1, 800a5da <__ascii_mbtowc+0x6>
 800a5d8:	a901      	add	r1, sp, #4
 800a5da:	b142      	cbz	r2, 800a5ee <__ascii_mbtowc+0x1a>
 800a5dc:	b14b      	cbz	r3, 800a5f2 <__ascii_mbtowc+0x1e>
 800a5de:	7813      	ldrb	r3, [r2, #0]
 800a5e0:	600b      	str	r3, [r1, #0]
 800a5e2:	7812      	ldrb	r2, [r2, #0]
 800a5e4:	1e10      	subs	r0, r2, #0
 800a5e6:	bf18      	it	ne
 800a5e8:	2001      	movne	r0, #1
 800a5ea:	b002      	add	sp, #8
 800a5ec:	4770      	bx	lr
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	e7fb      	b.n	800a5ea <__ascii_mbtowc+0x16>
 800a5f2:	f06f 0001 	mvn.w	r0, #1
 800a5f6:	e7f8      	b.n	800a5ea <__ascii_mbtowc+0x16>

0800a5f8 <__sflush_r>:
 800a5f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a600:	0716      	lsls	r6, r2, #28
 800a602:	4605      	mov	r5, r0
 800a604:	460c      	mov	r4, r1
 800a606:	d454      	bmi.n	800a6b2 <__sflush_r+0xba>
 800a608:	684b      	ldr	r3, [r1, #4]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	dc02      	bgt.n	800a614 <__sflush_r+0x1c>
 800a60e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a610:	2b00      	cmp	r3, #0
 800a612:	dd48      	ble.n	800a6a6 <__sflush_r+0xae>
 800a614:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a616:	2e00      	cmp	r6, #0
 800a618:	d045      	beq.n	800a6a6 <__sflush_r+0xae>
 800a61a:	2300      	movs	r3, #0
 800a61c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a620:	682f      	ldr	r7, [r5, #0]
 800a622:	6a21      	ldr	r1, [r4, #32]
 800a624:	602b      	str	r3, [r5, #0]
 800a626:	d030      	beq.n	800a68a <__sflush_r+0x92>
 800a628:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a62a:	89a3      	ldrh	r3, [r4, #12]
 800a62c:	0759      	lsls	r1, r3, #29
 800a62e:	d505      	bpl.n	800a63c <__sflush_r+0x44>
 800a630:	6863      	ldr	r3, [r4, #4]
 800a632:	1ad2      	subs	r2, r2, r3
 800a634:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a636:	b10b      	cbz	r3, 800a63c <__sflush_r+0x44>
 800a638:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a63a:	1ad2      	subs	r2, r2, r3
 800a63c:	2300      	movs	r3, #0
 800a63e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a640:	6a21      	ldr	r1, [r4, #32]
 800a642:	4628      	mov	r0, r5
 800a644:	47b0      	blx	r6
 800a646:	1c43      	adds	r3, r0, #1
 800a648:	89a3      	ldrh	r3, [r4, #12]
 800a64a:	d106      	bne.n	800a65a <__sflush_r+0x62>
 800a64c:	6829      	ldr	r1, [r5, #0]
 800a64e:	291d      	cmp	r1, #29
 800a650:	d82b      	bhi.n	800a6aa <__sflush_r+0xb2>
 800a652:	4a2a      	ldr	r2, [pc, #168]	@ (800a6fc <__sflush_r+0x104>)
 800a654:	410a      	asrs	r2, r1
 800a656:	07d6      	lsls	r6, r2, #31
 800a658:	d427      	bmi.n	800a6aa <__sflush_r+0xb2>
 800a65a:	2200      	movs	r2, #0
 800a65c:	6062      	str	r2, [r4, #4]
 800a65e:	04d9      	lsls	r1, r3, #19
 800a660:	6922      	ldr	r2, [r4, #16]
 800a662:	6022      	str	r2, [r4, #0]
 800a664:	d504      	bpl.n	800a670 <__sflush_r+0x78>
 800a666:	1c42      	adds	r2, r0, #1
 800a668:	d101      	bne.n	800a66e <__sflush_r+0x76>
 800a66a:	682b      	ldr	r3, [r5, #0]
 800a66c:	b903      	cbnz	r3, 800a670 <__sflush_r+0x78>
 800a66e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a670:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a672:	602f      	str	r7, [r5, #0]
 800a674:	b1b9      	cbz	r1, 800a6a6 <__sflush_r+0xae>
 800a676:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a67a:	4299      	cmp	r1, r3
 800a67c:	d002      	beq.n	800a684 <__sflush_r+0x8c>
 800a67e:	4628      	mov	r0, r5
 800a680:	f000 fe2a 	bl	800b2d8 <_free_r>
 800a684:	2300      	movs	r3, #0
 800a686:	6363      	str	r3, [r4, #52]	@ 0x34
 800a688:	e00d      	b.n	800a6a6 <__sflush_r+0xae>
 800a68a:	2301      	movs	r3, #1
 800a68c:	4628      	mov	r0, r5
 800a68e:	47b0      	blx	r6
 800a690:	4602      	mov	r2, r0
 800a692:	1c50      	adds	r0, r2, #1
 800a694:	d1c9      	bne.n	800a62a <__sflush_r+0x32>
 800a696:	682b      	ldr	r3, [r5, #0]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d0c6      	beq.n	800a62a <__sflush_r+0x32>
 800a69c:	2b1d      	cmp	r3, #29
 800a69e:	d001      	beq.n	800a6a4 <__sflush_r+0xac>
 800a6a0:	2b16      	cmp	r3, #22
 800a6a2:	d11e      	bne.n	800a6e2 <__sflush_r+0xea>
 800a6a4:	602f      	str	r7, [r5, #0]
 800a6a6:	2000      	movs	r0, #0
 800a6a8:	e022      	b.n	800a6f0 <__sflush_r+0xf8>
 800a6aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6ae:	b21b      	sxth	r3, r3
 800a6b0:	e01b      	b.n	800a6ea <__sflush_r+0xf2>
 800a6b2:	690f      	ldr	r7, [r1, #16]
 800a6b4:	2f00      	cmp	r7, #0
 800a6b6:	d0f6      	beq.n	800a6a6 <__sflush_r+0xae>
 800a6b8:	0793      	lsls	r3, r2, #30
 800a6ba:	680e      	ldr	r6, [r1, #0]
 800a6bc:	bf08      	it	eq
 800a6be:	694b      	ldreq	r3, [r1, #20]
 800a6c0:	600f      	str	r7, [r1, #0]
 800a6c2:	bf18      	it	ne
 800a6c4:	2300      	movne	r3, #0
 800a6c6:	eba6 0807 	sub.w	r8, r6, r7
 800a6ca:	608b      	str	r3, [r1, #8]
 800a6cc:	f1b8 0f00 	cmp.w	r8, #0
 800a6d0:	dde9      	ble.n	800a6a6 <__sflush_r+0xae>
 800a6d2:	6a21      	ldr	r1, [r4, #32]
 800a6d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a6d6:	4643      	mov	r3, r8
 800a6d8:	463a      	mov	r2, r7
 800a6da:	4628      	mov	r0, r5
 800a6dc:	47b0      	blx	r6
 800a6de:	2800      	cmp	r0, #0
 800a6e0:	dc08      	bgt.n	800a6f4 <__sflush_r+0xfc>
 800a6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6ea:	81a3      	strh	r3, [r4, #12]
 800a6ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a6f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6f4:	4407      	add	r7, r0
 800a6f6:	eba8 0800 	sub.w	r8, r8, r0
 800a6fa:	e7e7      	b.n	800a6cc <__sflush_r+0xd4>
 800a6fc:	dfbffffe 	.word	0xdfbffffe

0800a700 <_fflush_r>:
 800a700:	b538      	push	{r3, r4, r5, lr}
 800a702:	690b      	ldr	r3, [r1, #16]
 800a704:	4605      	mov	r5, r0
 800a706:	460c      	mov	r4, r1
 800a708:	b913      	cbnz	r3, 800a710 <_fflush_r+0x10>
 800a70a:	2500      	movs	r5, #0
 800a70c:	4628      	mov	r0, r5
 800a70e:	bd38      	pop	{r3, r4, r5, pc}
 800a710:	b118      	cbz	r0, 800a71a <_fflush_r+0x1a>
 800a712:	6a03      	ldr	r3, [r0, #32]
 800a714:	b90b      	cbnz	r3, 800a71a <_fflush_r+0x1a>
 800a716:	f7fd fc99 	bl	800804c <__sinit>
 800a71a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d0f3      	beq.n	800a70a <_fflush_r+0xa>
 800a722:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a724:	07d0      	lsls	r0, r2, #31
 800a726:	d404      	bmi.n	800a732 <_fflush_r+0x32>
 800a728:	0599      	lsls	r1, r3, #22
 800a72a:	d402      	bmi.n	800a732 <_fflush_r+0x32>
 800a72c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a72e:	f7fe fbaa 	bl	8008e86 <__retarget_lock_acquire_recursive>
 800a732:	4628      	mov	r0, r5
 800a734:	4621      	mov	r1, r4
 800a736:	f7ff ff5f 	bl	800a5f8 <__sflush_r>
 800a73a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a73c:	07da      	lsls	r2, r3, #31
 800a73e:	4605      	mov	r5, r0
 800a740:	d4e4      	bmi.n	800a70c <_fflush_r+0xc>
 800a742:	89a3      	ldrh	r3, [r4, #12]
 800a744:	059b      	lsls	r3, r3, #22
 800a746:	d4e1      	bmi.n	800a70c <_fflush_r+0xc>
 800a748:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a74a:	f7fe fb9d 	bl	8008e88 <__retarget_lock_release_recursive>
 800a74e:	e7dd      	b.n	800a70c <_fflush_r+0xc>

0800a750 <__malloc_lock>:
 800a750:	4801      	ldr	r0, [pc, #4]	@ (800a758 <__malloc_lock+0x8>)
 800a752:	f7fe bb98 	b.w	8008e86 <__retarget_lock_acquire_recursive>
 800a756:	bf00      	nop
 800a758:	200009b0 	.word	0x200009b0

0800a75c <__malloc_unlock>:
 800a75c:	4801      	ldr	r0, [pc, #4]	@ (800a764 <__malloc_unlock+0x8>)
 800a75e:	f7fe bb93 	b.w	8008e88 <__retarget_lock_release_recursive>
 800a762:	bf00      	nop
 800a764:	200009b0 	.word	0x200009b0

0800a768 <_Balloc>:
 800a768:	b570      	push	{r4, r5, r6, lr}
 800a76a:	69c6      	ldr	r6, [r0, #28]
 800a76c:	4604      	mov	r4, r0
 800a76e:	460d      	mov	r5, r1
 800a770:	b976      	cbnz	r6, 800a790 <_Balloc+0x28>
 800a772:	2010      	movs	r0, #16
 800a774:	f7ff fe84 	bl	800a480 <malloc>
 800a778:	4602      	mov	r2, r0
 800a77a:	61e0      	str	r0, [r4, #28]
 800a77c:	b920      	cbnz	r0, 800a788 <_Balloc+0x20>
 800a77e:	4b18      	ldr	r3, [pc, #96]	@ (800a7e0 <_Balloc+0x78>)
 800a780:	4818      	ldr	r0, [pc, #96]	@ (800a7e4 <_Balloc+0x7c>)
 800a782:	216b      	movs	r1, #107	@ 0x6b
 800a784:	f000 fd76 	bl	800b274 <__assert_func>
 800a788:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a78c:	6006      	str	r6, [r0, #0]
 800a78e:	60c6      	str	r6, [r0, #12]
 800a790:	69e6      	ldr	r6, [r4, #28]
 800a792:	68f3      	ldr	r3, [r6, #12]
 800a794:	b183      	cbz	r3, 800a7b8 <_Balloc+0x50>
 800a796:	69e3      	ldr	r3, [r4, #28]
 800a798:	68db      	ldr	r3, [r3, #12]
 800a79a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a79e:	b9b8      	cbnz	r0, 800a7d0 <_Balloc+0x68>
 800a7a0:	2101      	movs	r1, #1
 800a7a2:	fa01 f605 	lsl.w	r6, r1, r5
 800a7a6:	1d72      	adds	r2, r6, #5
 800a7a8:	0092      	lsls	r2, r2, #2
 800a7aa:	4620      	mov	r0, r4
 800a7ac:	f000 fd80 	bl	800b2b0 <_calloc_r>
 800a7b0:	b160      	cbz	r0, 800a7cc <_Balloc+0x64>
 800a7b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a7b6:	e00e      	b.n	800a7d6 <_Balloc+0x6e>
 800a7b8:	2221      	movs	r2, #33	@ 0x21
 800a7ba:	2104      	movs	r1, #4
 800a7bc:	4620      	mov	r0, r4
 800a7be:	f000 fd77 	bl	800b2b0 <_calloc_r>
 800a7c2:	69e3      	ldr	r3, [r4, #28]
 800a7c4:	60f0      	str	r0, [r6, #12]
 800a7c6:	68db      	ldr	r3, [r3, #12]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d1e4      	bne.n	800a796 <_Balloc+0x2e>
 800a7cc:	2000      	movs	r0, #0
 800a7ce:	bd70      	pop	{r4, r5, r6, pc}
 800a7d0:	6802      	ldr	r2, [r0, #0]
 800a7d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a7dc:	e7f7      	b.n	800a7ce <_Balloc+0x66>
 800a7de:	bf00      	nop
 800a7e0:	08010d66 	.word	0x08010d66
 800a7e4:	08010e57 	.word	0x08010e57

0800a7e8 <_Bfree>:
 800a7e8:	b570      	push	{r4, r5, r6, lr}
 800a7ea:	69c6      	ldr	r6, [r0, #28]
 800a7ec:	4605      	mov	r5, r0
 800a7ee:	460c      	mov	r4, r1
 800a7f0:	b976      	cbnz	r6, 800a810 <_Bfree+0x28>
 800a7f2:	2010      	movs	r0, #16
 800a7f4:	f7ff fe44 	bl	800a480 <malloc>
 800a7f8:	4602      	mov	r2, r0
 800a7fa:	61e8      	str	r0, [r5, #28]
 800a7fc:	b920      	cbnz	r0, 800a808 <_Bfree+0x20>
 800a7fe:	4b09      	ldr	r3, [pc, #36]	@ (800a824 <_Bfree+0x3c>)
 800a800:	4809      	ldr	r0, [pc, #36]	@ (800a828 <_Bfree+0x40>)
 800a802:	218f      	movs	r1, #143	@ 0x8f
 800a804:	f000 fd36 	bl	800b274 <__assert_func>
 800a808:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a80c:	6006      	str	r6, [r0, #0]
 800a80e:	60c6      	str	r6, [r0, #12]
 800a810:	b13c      	cbz	r4, 800a822 <_Bfree+0x3a>
 800a812:	69eb      	ldr	r3, [r5, #28]
 800a814:	6862      	ldr	r2, [r4, #4]
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a81c:	6021      	str	r1, [r4, #0]
 800a81e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a822:	bd70      	pop	{r4, r5, r6, pc}
 800a824:	08010d66 	.word	0x08010d66
 800a828:	08010e57 	.word	0x08010e57

0800a82c <__multadd>:
 800a82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a830:	690d      	ldr	r5, [r1, #16]
 800a832:	4607      	mov	r7, r0
 800a834:	460c      	mov	r4, r1
 800a836:	461e      	mov	r6, r3
 800a838:	f101 0c14 	add.w	ip, r1, #20
 800a83c:	2000      	movs	r0, #0
 800a83e:	f8dc 3000 	ldr.w	r3, [ip]
 800a842:	b299      	uxth	r1, r3
 800a844:	fb02 6101 	mla	r1, r2, r1, r6
 800a848:	0c1e      	lsrs	r6, r3, #16
 800a84a:	0c0b      	lsrs	r3, r1, #16
 800a84c:	fb02 3306 	mla	r3, r2, r6, r3
 800a850:	b289      	uxth	r1, r1
 800a852:	3001      	adds	r0, #1
 800a854:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a858:	4285      	cmp	r5, r0
 800a85a:	f84c 1b04 	str.w	r1, [ip], #4
 800a85e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a862:	dcec      	bgt.n	800a83e <__multadd+0x12>
 800a864:	b30e      	cbz	r6, 800a8aa <__multadd+0x7e>
 800a866:	68a3      	ldr	r3, [r4, #8]
 800a868:	42ab      	cmp	r3, r5
 800a86a:	dc19      	bgt.n	800a8a0 <__multadd+0x74>
 800a86c:	6861      	ldr	r1, [r4, #4]
 800a86e:	4638      	mov	r0, r7
 800a870:	3101      	adds	r1, #1
 800a872:	f7ff ff79 	bl	800a768 <_Balloc>
 800a876:	4680      	mov	r8, r0
 800a878:	b928      	cbnz	r0, 800a886 <__multadd+0x5a>
 800a87a:	4602      	mov	r2, r0
 800a87c:	4b0c      	ldr	r3, [pc, #48]	@ (800a8b0 <__multadd+0x84>)
 800a87e:	480d      	ldr	r0, [pc, #52]	@ (800a8b4 <__multadd+0x88>)
 800a880:	21ba      	movs	r1, #186	@ 0xba
 800a882:	f000 fcf7 	bl	800b274 <__assert_func>
 800a886:	6922      	ldr	r2, [r4, #16]
 800a888:	3202      	adds	r2, #2
 800a88a:	f104 010c 	add.w	r1, r4, #12
 800a88e:	0092      	lsls	r2, r2, #2
 800a890:	300c      	adds	r0, #12
 800a892:	f7fe fafa 	bl	8008e8a <memcpy>
 800a896:	4621      	mov	r1, r4
 800a898:	4638      	mov	r0, r7
 800a89a:	f7ff ffa5 	bl	800a7e8 <_Bfree>
 800a89e:	4644      	mov	r4, r8
 800a8a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a8a4:	3501      	adds	r5, #1
 800a8a6:	615e      	str	r6, [r3, #20]
 800a8a8:	6125      	str	r5, [r4, #16]
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8b0:	08010dd5 	.word	0x08010dd5
 800a8b4:	08010e57 	.word	0x08010e57

0800a8b8 <__s2b>:
 800a8b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8bc:	460c      	mov	r4, r1
 800a8be:	4615      	mov	r5, r2
 800a8c0:	461f      	mov	r7, r3
 800a8c2:	2209      	movs	r2, #9
 800a8c4:	3308      	adds	r3, #8
 800a8c6:	4606      	mov	r6, r0
 800a8c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8cc:	2100      	movs	r1, #0
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	db09      	blt.n	800a8e8 <__s2b+0x30>
 800a8d4:	4630      	mov	r0, r6
 800a8d6:	f7ff ff47 	bl	800a768 <_Balloc>
 800a8da:	b940      	cbnz	r0, 800a8ee <__s2b+0x36>
 800a8dc:	4602      	mov	r2, r0
 800a8de:	4b19      	ldr	r3, [pc, #100]	@ (800a944 <__s2b+0x8c>)
 800a8e0:	4819      	ldr	r0, [pc, #100]	@ (800a948 <__s2b+0x90>)
 800a8e2:	21d3      	movs	r1, #211	@ 0xd3
 800a8e4:	f000 fcc6 	bl	800b274 <__assert_func>
 800a8e8:	0052      	lsls	r2, r2, #1
 800a8ea:	3101      	adds	r1, #1
 800a8ec:	e7f0      	b.n	800a8d0 <__s2b+0x18>
 800a8ee:	9b08      	ldr	r3, [sp, #32]
 800a8f0:	6143      	str	r3, [r0, #20]
 800a8f2:	2d09      	cmp	r5, #9
 800a8f4:	f04f 0301 	mov.w	r3, #1
 800a8f8:	6103      	str	r3, [r0, #16]
 800a8fa:	dd16      	ble.n	800a92a <__s2b+0x72>
 800a8fc:	f104 0909 	add.w	r9, r4, #9
 800a900:	46c8      	mov	r8, r9
 800a902:	442c      	add	r4, r5
 800a904:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a908:	4601      	mov	r1, r0
 800a90a:	3b30      	subs	r3, #48	@ 0x30
 800a90c:	220a      	movs	r2, #10
 800a90e:	4630      	mov	r0, r6
 800a910:	f7ff ff8c 	bl	800a82c <__multadd>
 800a914:	45a0      	cmp	r8, r4
 800a916:	d1f5      	bne.n	800a904 <__s2b+0x4c>
 800a918:	f1a5 0408 	sub.w	r4, r5, #8
 800a91c:	444c      	add	r4, r9
 800a91e:	1b2d      	subs	r5, r5, r4
 800a920:	1963      	adds	r3, r4, r5
 800a922:	42bb      	cmp	r3, r7
 800a924:	db04      	blt.n	800a930 <__s2b+0x78>
 800a926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a92a:	340a      	adds	r4, #10
 800a92c:	2509      	movs	r5, #9
 800a92e:	e7f6      	b.n	800a91e <__s2b+0x66>
 800a930:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a934:	4601      	mov	r1, r0
 800a936:	3b30      	subs	r3, #48	@ 0x30
 800a938:	220a      	movs	r2, #10
 800a93a:	4630      	mov	r0, r6
 800a93c:	f7ff ff76 	bl	800a82c <__multadd>
 800a940:	e7ee      	b.n	800a920 <__s2b+0x68>
 800a942:	bf00      	nop
 800a944:	08010dd5 	.word	0x08010dd5
 800a948:	08010e57 	.word	0x08010e57

0800a94c <__hi0bits>:
 800a94c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a950:	4603      	mov	r3, r0
 800a952:	bf36      	itet	cc
 800a954:	0403      	lslcc	r3, r0, #16
 800a956:	2000      	movcs	r0, #0
 800a958:	2010      	movcc	r0, #16
 800a95a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a95e:	bf3c      	itt	cc
 800a960:	021b      	lslcc	r3, r3, #8
 800a962:	3008      	addcc	r0, #8
 800a964:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a968:	bf3c      	itt	cc
 800a96a:	011b      	lslcc	r3, r3, #4
 800a96c:	3004      	addcc	r0, #4
 800a96e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a972:	bf3c      	itt	cc
 800a974:	009b      	lslcc	r3, r3, #2
 800a976:	3002      	addcc	r0, #2
 800a978:	2b00      	cmp	r3, #0
 800a97a:	db05      	blt.n	800a988 <__hi0bits+0x3c>
 800a97c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a980:	f100 0001 	add.w	r0, r0, #1
 800a984:	bf08      	it	eq
 800a986:	2020      	moveq	r0, #32
 800a988:	4770      	bx	lr

0800a98a <__lo0bits>:
 800a98a:	6803      	ldr	r3, [r0, #0]
 800a98c:	4602      	mov	r2, r0
 800a98e:	f013 0007 	ands.w	r0, r3, #7
 800a992:	d00b      	beq.n	800a9ac <__lo0bits+0x22>
 800a994:	07d9      	lsls	r1, r3, #31
 800a996:	d421      	bmi.n	800a9dc <__lo0bits+0x52>
 800a998:	0798      	lsls	r0, r3, #30
 800a99a:	bf49      	itett	mi
 800a99c:	085b      	lsrmi	r3, r3, #1
 800a99e:	089b      	lsrpl	r3, r3, #2
 800a9a0:	2001      	movmi	r0, #1
 800a9a2:	6013      	strmi	r3, [r2, #0]
 800a9a4:	bf5c      	itt	pl
 800a9a6:	6013      	strpl	r3, [r2, #0]
 800a9a8:	2002      	movpl	r0, #2
 800a9aa:	4770      	bx	lr
 800a9ac:	b299      	uxth	r1, r3
 800a9ae:	b909      	cbnz	r1, 800a9b4 <__lo0bits+0x2a>
 800a9b0:	0c1b      	lsrs	r3, r3, #16
 800a9b2:	2010      	movs	r0, #16
 800a9b4:	b2d9      	uxtb	r1, r3
 800a9b6:	b909      	cbnz	r1, 800a9bc <__lo0bits+0x32>
 800a9b8:	3008      	adds	r0, #8
 800a9ba:	0a1b      	lsrs	r3, r3, #8
 800a9bc:	0719      	lsls	r1, r3, #28
 800a9be:	bf04      	itt	eq
 800a9c0:	091b      	lsreq	r3, r3, #4
 800a9c2:	3004      	addeq	r0, #4
 800a9c4:	0799      	lsls	r1, r3, #30
 800a9c6:	bf04      	itt	eq
 800a9c8:	089b      	lsreq	r3, r3, #2
 800a9ca:	3002      	addeq	r0, #2
 800a9cc:	07d9      	lsls	r1, r3, #31
 800a9ce:	d403      	bmi.n	800a9d8 <__lo0bits+0x4e>
 800a9d0:	085b      	lsrs	r3, r3, #1
 800a9d2:	f100 0001 	add.w	r0, r0, #1
 800a9d6:	d003      	beq.n	800a9e0 <__lo0bits+0x56>
 800a9d8:	6013      	str	r3, [r2, #0]
 800a9da:	4770      	bx	lr
 800a9dc:	2000      	movs	r0, #0
 800a9de:	4770      	bx	lr
 800a9e0:	2020      	movs	r0, #32
 800a9e2:	4770      	bx	lr

0800a9e4 <__i2b>:
 800a9e4:	b510      	push	{r4, lr}
 800a9e6:	460c      	mov	r4, r1
 800a9e8:	2101      	movs	r1, #1
 800a9ea:	f7ff febd 	bl	800a768 <_Balloc>
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	b928      	cbnz	r0, 800a9fe <__i2b+0x1a>
 800a9f2:	4b05      	ldr	r3, [pc, #20]	@ (800aa08 <__i2b+0x24>)
 800a9f4:	4805      	ldr	r0, [pc, #20]	@ (800aa0c <__i2b+0x28>)
 800a9f6:	f240 1145 	movw	r1, #325	@ 0x145
 800a9fa:	f000 fc3b 	bl	800b274 <__assert_func>
 800a9fe:	2301      	movs	r3, #1
 800aa00:	6144      	str	r4, [r0, #20]
 800aa02:	6103      	str	r3, [r0, #16]
 800aa04:	bd10      	pop	{r4, pc}
 800aa06:	bf00      	nop
 800aa08:	08010dd5 	.word	0x08010dd5
 800aa0c:	08010e57 	.word	0x08010e57

0800aa10 <__multiply>:
 800aa10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa14:	4614      	mov	r4, r2
 800aa16:	690a      	ldr	r2, [r1, #16]
 800aa18:	6923      	ldr	r3, [r4, #16]
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	bfa8      	it	ge
 800aa1e:	4623      	movge	r3, r4
 800aa20:	460f      	mov	r7, r1
 800aa22:	bfa4      	itt	ge
 800aa24:	460c      	movge	r4, r1
 800aa26:	461f      	movge	r7, r3
 800aa28:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800aa2c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800aa30:	68a3      	ldr	r3, [r4, #8]
 800aa32:	6861      	ldr	r1, [r4, #4]
 800aa34:	eb0a 0609 	add.w	r6, sl, r9
 800aa38:	42b3      	cmp	r3, r6
 800aa3a:	b085      	sub	sp, #20
 800aa3c:	bfb8      	it	lt
 800aa3e:	3101      	addlt	r1, #1
 800aa40:	f7ff fe92 	bl	800a768 <_Balloc>
 800aa44:	b930      	cbnz	r0, 800aa54 <__multiply+0x44>
 800aa46:	4602      	mov	r2, r0
 800aa48:	4b44      	ldr	r3, [pc, #272]	@ (800ab5c <__multiply+0x14c>)
 800aa4a:	4845      	ldr	r0, [pc, #276]	@ (800ab60 <__multiply+0x150>)
 800aa4c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aa50:	f000 fc10 	bl	800b274 <__assert_func>
 800aa54:	f100 0514 	add.w	r5, r0, #20
 800aa58:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aa5c:	462b      	mov	r3, r5
 800aa5e:	2200      	movs	r2, #0
 800aa60:	4543      	cmp	r3, r8
 800aa62:	d321      	bcc.n	800aaa8 <__multiply+0x98>
 800aa64:	f107 0114 	add.w	r1, r7, #20
 800aa68:	f104 0214 	add.w	r2, r4, #20
 800aa6c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800aa70:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800aa74:	9302      	str	r3, [sp, #8]
 800aa76:	1b13      	subs	r3, r2, r4
 800aa78:	3b15      	subs	r3, #21
 800aa7a:	f023 0303 	bic.w	r3, r3, #3
 800aa7e:	3304      	adds	r3, #4
 800aa80:	f104 0715 	add.w	r7, r4, #21
 800aa84:	42ba      	cmp	r2, r7
 800aa86:	bf38      	it	cc
 800aa88:	2304      	movcc	r3, #4
 800aa8a:	9301      	str	r3, [sp, #4]
 800aa8c:	9b02      	ldr	r3, [sp, #8]
 800aa8e:	9103      	str	r1, [sp, #12]
 800aa90:	428b      	cmp	r3, r1
 800aa92:	d80c      	bhi.n	800aaae <__multiply+0x9e>
 800aa94:	2e00      	cmp	r6, #0
 800aa96:	dd03      	ble.n	800aaa0 <__multiply+0x90>
 800aa98:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d05b      	beq.n	800ab58 <__multiply+0x148>
 800aaa0:	6106      	str	r6, [r0, #16]
 800aaa2:	b005      	add	sp, #20
 800aaa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaa8:	f843 2b04 	str.w	r2, [r3], #4
 800aaac:	e7d8      	b.n	800aa60 <__multiply+0x50>
 800aaae:	f8b1 a000 	ldrh.w	sl, [r1]
 800aab2:	f1ba 0f00 	cmp.w	sl, #0
 800aab6:	d024      	beq.n	800ab02 <__multiply+0xf2>
 800aab8:	f104 0e14 	add.w	lr, r4, #20
 800aabc:	46a9      	mov	r9, r5
 800aabe:	f04f 0c00 	mov.w	ip, #0
 800aac2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aac6:	f8d9 3000 	ldr.w	r3, [r9]
 800aaca:	fa1f fb87 	uxth.w	fp, r7
 800aace:	b29b      	uxth	r3, r3
 800aad0:	fb0a 330b 	mla	r3, sl, fp, r3
 800aad4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800aad8:	f8d9 7000 	ldr.w	r7, [r9]
 800aadc:	4463      	add	r3, ip
 800aade:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aae2:	fb0a c70b 	mla	r7, sl, fp, ip
 800aae6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aaf0:	4572      	cmp	r2, lr
 800aaf2:	f849 3b04 	str.w	r3, [r9], #4
 800aaf6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aafa:	d8e2      	bhi.n	800aac2 <__multiply+0xb2>
 800aafc:	9b01      	ldr	r3, [sp, #4]
 800aafe:	f845 c003 	str.w	ip, [r5, r3]
 800ab02:	9b03      	ldr	r3, [sp, #12]
 800ab04:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ab08:	3104      	adds	r1, #4
 800ab0a:	f1b9 0f00 	cmp.w	r9, #0
 800ab0e:	d021      	beq.n	800ab54 <__multiply+0x144>
 800ab10:	682b      	ldr	r3, [r5, #0]
 800ab12:	f104 0c14 	add.w	ip, r4, #20
 800ab16:	46ae      	mov	lr, r5
 800ab18:	f04f 0a00 	mov.w	sl, #0
 800ab1c:	f8bc b000 	ldrh.w	fp, [ip]
 800ab20:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ab24:	fb09 770b 	mla	r7, r9, fp, r7
 800ab28:	4457      	add	r7, sl
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ab30:	f84e 3b04 	str.w	r3, [lr], #4
 800ab34:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ab38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab3c:	f8be 3000 	ldrh.w	r3, [lr]
 800ab40:	fb09 330a 	mla	r3, r9, sl, r3
 800ab44:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ab48:	4562      	cmp	r2, ip
 800ab4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab4e:	d8e5      	bhi.n	800ab1c <__multiply+0x10c>
 800ab50:	9f01      	ldr	r7, [sp, #4]
 800ab52:	51eb      	str	r3, [r5, r7]
 800ab54:	3504      	adds	r5, #4
 800ab56:	e799      	b.n	800aa8c <__multiply+0x7c>
 800ab58:	3e01      	subs	r6, #1
 800ab5a:	e79b      	b.n	800aa94 <__multiply+0x84>
 800ab5c:	08010dd5 	.word	0x08010dd5
 800ab60:	08010e57 	.word	0x08010e57

0800ab64 <__pow5mult>:
 800ab64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab68:	4615      	mov	r5, r2
 800ab6a:	f012 0203 	ands.w	r2, r2, #3
 800ab6e:	4607      	mov	r7, r0
 800ab70:	460e      	mov	r6, r1
 800ab72:	d007      	beq.n	800ab84 <__pow5mult+0x20>
 800ab74:	4c25      	ldr	r4, [pc, #148]	@ (800ac0c <__pow5mult+0xa8>)
 800ab76:	3a01      	subs	r2, #1
 800ab78:	2300      	movs	r3, #0
 800ab7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab7e:	f7ff fe55 	bl	800a82c <__multadd>
 800ab82:	4606      	mov	r6, r0
 800ab84:	10ad      	asrs	r5, r5, #2
 800ab86:	d03d      	beq.n	800ac04 <__pow5mult+0xa0>
 800ab88:	69fc      	ldr	r4, [r7, #28]
 800ab8a:	b97c      	cbnz	r4, 800abac <__pow5mult+0x48>
 800ab8c:	2010      	movs	r0, #16
 800ab8e:	f7ff fc77 	bl	800a480 <malloc>
 800ab92:	4602      	mov	r2, r0
 800ab94:	61f8      	str	r0, [r7, #28]
 800ab96:	b928      	cbnz	r0, 800aba4 <__pow5mult+0x40>
 800ab98:	4b1d      	ldr	r3, [pc, #116]	@ (800ac10 <__pow5mult+0xac>)
 800ab9a:	481e      	ldr	r0, [pc, #120]	@ (800ac14 <__pow5mult+0xb0>)
 800ab9c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aba0:	f000 fb68 	bl	800b274 <__assert_func>
 800aba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aba8:	6004      	str	r4, [r0, #0]
 800abaa:	60c4      	str	r4, [r0, #12]
 800abac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800abb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abb4:	b94c      	cbnz	r4, 800abca <__pow5mult+0x66>
 800abb6:	f240 2171 	movw	r1, #625	@ 0x271
 800abba:	4638      	mov	r0, r7
 800abbc:	f7ff ff12 	bl	800a9e4 <__i2b>
 800abc0:	2300      	movs	r3, #0
 800abc2:	f8c8 0008 	str.w	r0, [r8, #8]
 800abc6:	4604      	mov	r4, r0
 800abc8:	6003      	str	r3, [r0, #0]
 800abca:	f04f 0900 	mov.w	r9, #0
 800abce:	07eb      	lsls	r3, r5, #31
 800abd0:	d50a      	bpl.n	800abe8 <__pow5mult+0x84>
 800abd2:	4631      	mov	r1, r6
 800abd4:	4622      	mov	r2, r4
 800abd6:	4638      	mov	r0, r7
 800abd8:	f7ff ff1a 	bl	800aa10 <__multiply>
 800abdc:	4631      	mov	r1, r6
 800abde:	4680      	mov	r8, r0
 800abe0:	4638      	mov	r0, r7
 800abe2:	f7ff fe01 	bl	800a7e8 <_Bfree>
 800abe6:	4646      	mov	r6, r8
 800abe8:	106d      	asrs	r5, r5, #1
 800abea:	d00b      	beq.n	800ac04 <__pow5mult+0xa0>
 800abec:	6820      	ldr	r0, [r4, #0]
 800abee:	b938      	cbnz	r0, 800ac00 <__pow5mult+0x9c>
 800abf0:	4622      	mov	r2, r4
 800abf2:	4621      	mov	r1, r4
 800abf4:	4638      	mov	r0, r7
 800abf6:	f7ff ff0b 	bl	800aa10 <__multiply>
 800abfa:	6020      	str	r0, [r4, #0]
 800abfc:	f8c0 9000 	str.w	r9, [r0]
 800ac00:	4604      	mov	r4, r0
 800ac02:	e7e4      	b.n	800abce <__pow5mult+0x6a>
 800ac04:	4630      	mov	r0, r6
 800ac06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac0a:	bf00      	nop
 800ac0c:	08010eb0 	.word	0x08010eb0
 800ac10:	08010d66 	.word	0x08010d66
 800ac14:	08010e57 	.word	0x08010e57

0800ac18 <__lshift>:
 800ac18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac1c:	460c      	mov	r4, r1
 800ac1e:	6849      	ldr	r1, [r1, #4]
 800ac20:	6923      	ldr	r3, [r4, #16]
 800ac22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac26:	68a3      	ldr	r3, [r4, #8]
 800ac28:	4607      	mov	r7, r0
 800ac2a:	4691      	mov	r9, r2
 800ac2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac30:	f108 0601 	add.w	r6, r8, #1
 800ac34:	42b3      	cmp	r3, r6
 800ac36:	db0b      	blt.n	800ac50 <__lshift+0x38>
 800ac38:	4638      	mov	r0, r7
 800ac3a:	f7ff fd95 	bl	800a768 <_Balloc>
 800ac3e:	4605      	mov	r5, r0
 800ac40:	b948      	cbnz	r0, 800ac56 <__lshift+0x3e>
 800ac42:	4602      	mov	r2, r0
 800ac44:	4b28      	ldr	r3, [pc, #160]	@ (800ace8 <__lshift+0xd0>)
 800ac46:	4829      	ldr	r0, [pc, #164]	@ (800acec <__lshift+0xd4>)
 800ac48:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ac4c:	f000 fb12 	bl	800b274 <__assert_func>
 800ac50:	3101      	adds	r1, #1
 800ac52:	005b      	lsls	r3, r3, #1
 800ac54:	e7ee      	b.n	800ac34 <__lshift+0x1c>
 800ac56:	2300      	movs	r3, #0
 800ac58:	f100 0114 	add.w	r1, r0, #20
 800ac5c:	f100 0210 	add.w	r2, r0, #16
 800ac60:	4618      	mov	r0, r3
 800ac62:	4553      	cmp	r3, sl
 800ac64:	db33      	blt.n	800acce <__lshift+0xb6>
 800ac66:	6920      	ldr	r0, [r4, #16]
 800ac68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac6c:	f104 0314 	add.w	r3, r4, #20
 800ac70:	f019 091f 	ands.w	r9, r9, #31
 800ac74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ac7c:	d02b      	beq.n	800acd6 <__lshift+0xbe>
 800ac7e:	f1c9 0e20 	rsb	lr, r9, #32
 800ac82:	468a      	mov	sl, r1
 800ac84:	2200      	movs	r2, #0
 800ac86:	6818      	ldr	r0, [r3, #0]
 800ac88:	fa00 f009 	lsl.w	r0, r0, r9
 800ac8c:	4310      	orrs	r0, r2
 800ac8e:	f84a 0b04 	str.w	r0, [sl], #4
 800ac92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac96:	459c      	cmp	ip, r3
 800ac98:	fa22 f20e 	lsr.w	r2, r2, lr
 800ac9c:	d8f3      	bhi.n	800ac86 <__lshift+0x6e>
 800ac9e:	ebac 0304 	sub.w	r3, ip, r4
 800aca2:	3b15      	subs	r3, #21
 800aca4:	f023 0303 	bic.w	r3, r3, #3
 800aca8:	3304      	adds	r3, #4
 800acaa:	f104 0015 	add.w	r0, r4, #21
 800acae:	4584      	cmp	ip, r0
 800acb0:	bf38      	it	cc
 800acb2:	2304      	movcc	r3, #4
 800acb4:	50ca      	str	r2, [r1, r3]
 800acb6:	b10a      	cbz	r2, 800acbc <__lshift+0xa4>
 800acb8:	f108 0602 	add.w	r6, r8, #2
 800acbc:	3e01      	subs	r6, #1
 800acbe:	4638      	mov	r0, r7
 800acc0:	612e      	str	r6, [r5, #16]
 800acc2:	4621      	mov	r1, r4
 800acc4:	f7ff fd90 	bl	800a7e8 <_Bfree>
 800acc8:	4628      	mov	r0, r5
 800acca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acce:	f842 0f04 	str.w	r0, [r2, #4]!
 800acd2:	3301      	adds	r3, #1
 800acd4:	e7c5      	b.n	800ac62 <__lshift+0x4a>
 800acd6:	3904      	subs	r1, #4
 800acd8:	f853 2b04 	ldr.w	r2, [r3], #4
 800acdc:	f841 2f04 	str.w	r2, [r1, #4]!
 800ace0:	459c      	cmp	ip, r3
 800ace2:	d8f9      	bhi.n	800acd8 <__lshift+0xc0>
 800ace4:	e7ea      	b.n	800acbc <__lshift+0xa4>
 800ace6:	bf00      	nop
 800ace8:	08010dd5 	.word	0x08010dd5
 800acec:	08010e57 	.word	0x08010e57

0800acf0 <__mcmp>:
 800acf0:	690a      	ldr	r2, [r1, #16]
 800acf2:	4603      	mov	r3, r0
 800acf4:	6900      	ldr	r0, [r0, #16]
 800acf6:	1a80      	subs	r0, r0, r2
 800acf8:	b530      	push	{r4, r5, lr}
 800acfa:	d10e      	bne.n	800ad1a <__mcmp+0x2a>
 800acfc:	3314      	adds	r3, #20
 800acfe:	3114      	adds	r1, #20
 800ad00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ad04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ad08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ad0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ad10:	4295      	cmp	r5, r2
 800ad12:	d003      	beq.n	800ad1c <__mcmp+0x2c>
 800ad14:	d205      	bcs.n	800ad22 <__mcmp+0x32>
 800ad16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad1a:	bd30      	pop	{r4, r5, pc}
 800ad1c:	42a3      	cmp	r3, r4
 800ad1e:	d3f3      	bcc.n	800ad08 <__mcmp+0x18>
 800ad20:	e7fb      	b.n	800ad1a <__mcmp+0x2a>
 800ad22:	2001      	movs	r0, #1
 800ad24:	e7f9      	b.n	800ad1a <__mcmp+0x2a>
	...

0800ad28 <__mdiff>:
 800ad28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2c:	4689      	mov	r9, r1
 800ad2e:	4606      	mov	r6, r0
 800ad30:	4611      	mov	r1, r2
 800ad32:	4648      	mov	r0, r9
 800ad34:	4614      	mov	r4, r2
 800ad36:	f7ff ffdb 	bl	800acf0 <__mcmp>
 800ad3a:	1e05      	subs	r5, r0, #0
 800ad3c:	d112      	bne.n	800ad64 <__mdiff+0x3c>
 800ad3e:	4629      	mov	r1, r5
 800ad40:	4630      	mov	r0, r6
 800ad42:	f7ff fd11 	bl	800a768 <_Balloc>
 800ad46:	4602      	mov	r2, r0
 800ad48:	b928      	cbnz	r0, 800ad56 <__mdiff+0x2e>
 800ad4a:	4b3f      	ldr	r3, [pc, #252]	@ (800ae48 <__mdiff+0x120>)
 800ad4c:	f240 2137 	movw	r1, #567	@ 0x237
 800ad50:	483e      	ldr	r0, [pc, #248]	@ (800ae4c <__mdiff+0x124>)
 800ad52:	f000 fa8f 	bl	800b274 <__assert_func>
 800ad56:	2301      	movs	r3, #1
 800ad58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad5c:	4610      	mov	r0, r2
 800ad5e:	b003      	add	sp, #12
 800ad60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad64:	bfbc      	itt	lt
 800ad66:	464b      	movlt	r3, r9
 800ad68:	46a1      	movlt	r9, r4
 800ad6a:	4630      	mov	r0, r6
 800ad6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ad70:	bfba      	itte	lt
 800ad72:	461c      	movlt	r4, r3
 800ad74:	2501      	movlt	r5, #1
 800ad76:	2500      	movge	r5, #0
 800ad78:	f7ff fcf6 	bl	800a768 <_Balloc>
 800ad7c:	4602      	mov	r2, r0
 800ad7e:	b918      	cbnz	r0, 800ad88 <__mdiff+0x60>
 800ad80:	4b31      	ldr	r3, [pc, #196]	@ (800ae48 <__mdiff+0x120>)
 800ad82:	f240 2145 	movw	r1, #581	@ 0x245
 800ad86:	e7e3      	b.n	800ad50 <__mdiff+0x28>
 800ad88:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ad8c:	6926      	ldr	r6, [r4, #16]
 800ad8e:	60c5      	str	r5, [r0, #12]
 800ad90:	f109 0310 	add.w	r3, r9, #16
 800ad94:	f109 0514 	add.w	r5, r9, #20
 800ad98:	f104 0e14 	add.w	lr, r4, #20
 800ad9c:	f100 0b14 	add.w	fp, r0, #20
 800ada0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ada4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ada8:	9301      	str	r3, [sp, #4]
 800adaa:	46d9      	mov	r9, fp
 800adac:	f04f 0c00 	mov.w	ip, #0
 800adb0:	9b01      	ldr	r3, [sp, #4]
 800adb2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800adb6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800adba:	9301      	str	r3, [sp, #4]
 800adbc:	fa1f f38a 	uxth.w	r3, sl
 800adc0:	4619      	mov	r1, r3
 800adc2:	b283      	uxth	r3, r0
 800adc4:	1acb      	subs	r3, r1, r3
 800adc6:	0c00      	lsrs	r0, r0, #16
 800adc8:	4463      	add	r3, ip
 800adca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800adce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800add2:	b29b      	uxth	r3, r3
 800add4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800add8:	4576      	cmp	r6, lr
 800adda:	f849 3b04 	str.w	r3, [r9], #4
 800adde:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ade2:	d8e5      	bhi.n	800adb0 <__mdiff+0x88>
 800ade4:	1b33      	subs	r3, r6, r4
 800ade6:	3b15      	subs	r3, #21
 800ade8:	f023 0303 	bic.w	r3, r3, #3
 800adec:	3415      	adds	r4, #21
 800adee:	3304      	adds	r3, #4
 800adf0:	42a6      	cmp	r6, r4
 800adf2:	bf38      	it	cc
 800adf4:	2304      	movcc	r3, #4
 800adf6:	441d      	add	r5, r3
 800adf8:	445b      	add	r3, fp
 800adfa:	461e      	mov	r6, r3
 800adfc:	462c      	mov	r4, r5
 800adfe:	4544      	cmp	r4, r8
 800ae00:	d30e      	bcc.n	800ae20 <__mdiff+0xf8>
 800ae02:	f108 0103 	add.w	r1, r8, #3
 800ae06:	1b49      	subs	r1, r1, r5
 800ae08:	f021 0103 	bic.w	r1, r1, #3
 800ae0c:	3d03      	subs	r5, #3
 800ae0e:	45a8      	cmp	r8, r5
 800ae10:	bf38      	it	cc
 800ae12:	2100      	movcc	r1, #0
 800ae14:	440b      	add	r3, r1
 800ae16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae1a:	b191      	cbz	r1, 800ae42 <__mdiff+0x11a>
 800ae1c:	6117      	str	r7, [r2, #16]
 800ae1e:	e79d      	b.n	800ad5c <__mdiff+0x34>
 800ae20:	f854 1b04 	ldr.w	r1, [r4], #4
 800ae24:	46e6      	mov	lr, ip
 800ae26:	0c08      	lsrs	r0, r1, #16
 800ae28:	fa1c fc81 	uxtah	ip, ip, r1
 800ae2c:	4471      	add	r1, lr
 800ae2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ae32:	b289      	uxth	r1, r1
 800ae34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ae38:	f846 1b04 	str.w	r1, [r6], #4
 800ae3c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae40:	e7dd      	b.n	800adfe <__mdiff+0xd6>
 800ae42:	3f01      	subs	r7, #1
 800ae44:	e7e7      	b.n	800ae16 <__mdiff+0xee>
 800ae46:	bf00      	nop
 800ae48:	08010dd5 	.word	0x08010dd5
 800ae4c:	08010e57 	.word	0x08010e57

0800ae50 <__ulp>:
 800ae50:	b082      	sub	sp, #8
 800ae52:	ed8d 0b00 	vstr	d0, [sp]
 800ae56:	9a01      	ldr	r2, [sp, #4]
 800ae58:	4b0f      	ldr	r3, [pc, #60]	@ (800ae98 <__ulp+0x48>)
 800ae5a:	4013      	ands	r3, r2
 800ae5c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	dc08      	bgt.n	800ae76 <__ulp+0x26>
 800ae64:	425b      	negs	r3, r3
 800ae66:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ae6a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ae6e:	da04      	bge.n	800ae7a <__ulp+0x2a>
 800ae70:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ae74:	4113      	asrs	r3, r2
 800ae76:	2200      	movs	r2, #0
 800ae78:	e008      	b.n	800ae8c <__ulp+0x3c>
 800ae7a:	f1a2 0314 	sub.w	r3, r2, #20
 800ae7e:	2b1e      	cmp	r3, #30
 800ae80:	bfda      	itte	le
 800ae82:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ae86:	40da      	lsrle	r2, r3
 800ae88:	2201      	movgt	r2, #1
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	4619      	mov	r1, r3
 800ae8e:	4610      	mov	r0, r2
 800ae90:	ec41 0b10 	vmov	d0, r0, r1
 800ae94:	b002      	add	sp, #8
 800ae96:	4770      	bx	lr
 800ae98:	7ff00000 	.word	0x7ff00000

0800ae9c <__b2d>:
 800ae9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aea0:	6906      	ldr	r6, [r0, #16]
 800aea2:	f100 0814 	add.w	r8, r0, #20
 800aea6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aeaa:	1f37      	subs	r7, r6, #4
 800aeac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aeb0:	4610      	mov	r0, r2
 800aeb2:	f7ff fd4b 	bl	800a94c <__hi0bits>
 800aeb6:	f1c0 0320 	rsb	r3, r0, #32
 800aeba:	280a      	cmp	r0, #10
 800aebc:	600b      	str	r3, [r1, #0]
 800aebe:	491b      	ldr	r1, [pc, #108]	@ (800af2c <__b2d+0x90>)
 800aec0:	dc15      	bgt.n	800aeee <__b2d+0x52>
 800aec2:	f1c0 0c0b 	rsb	ip, r0, #11
 800aec6:	fa22 f30c 	lsr.w	r3, r2, ip
 800aeca:	45b8      	cmp	r8, r7
 800aecc:	ea43 0501 	orr.w	r5, r3, r1
 800aed0:	bf34      	ite	cc
 800aed2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aed6:	2300      	movcs	r3, #0
 800aed8:	3015      	adds	r0, #21
 800aeda:	fa02 f000 	lsl.w	r0, r2, r0
 800aede:	fa23 f30c 	lsr.w	r3, r3, ip
 800aee2:	4303      	orrs	r3, r0
 800aee4:	461c      	mov	r4, r3
 800aee6:	ec45 4b10 	vmov	d0, r4, r5
 800aeea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aeee:	45b8      	cmp	r8, r7
 800aef0:	bf3a      	itte	cc
 800aef2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aef6:	f1a6 0708 	subcc.w	r7, r6, #8
 800aefa:	2300      	movcs	r3, #0
 800aefc:	380b      	subs	r0, #11
 800aefe:	d012      	beq.n	800af26 <__b2d+0x8a>
 800af00:	f1c0 0120 	rsb	r1, r0, #32
 800af04:	fa23 f401 	lsr.w	r4, r3, r1
 800af08:	4082      	lsls	r2, r0
 800af0a:	4322      	orrs	r2, r4
 800af0c:	4547      	cmp	r7, r8
 800af0e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800af12:	bf8c      	ite	hi
 800af14:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800af18:	2200      	movls	r2, #0
 800af1a:	4083      	lsls	r3, r0
 800af1c:	40ca      	lsrs	r2, r1
 800af1e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800af22:	4313      	orrs	r3, r2
 800af24:	e7de      	b.n	800aee4 <__b2d+0x48>
 800af26:	ea42 0501 	orr.w	r5, r2, r1
 800af2a:	e7db      	b.n	800aee4 <__b2d+0x48>
 800af2c:	3ff00000 	.word	0x3ff00000

0800af30 <__d2b>:
 800af30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af34:	460f      	mov	r7, r1
 800af36:	2101      	movs	r1, #1
 800af38:	ec59 8b10 	vmov	r8, r9, d0
 800af3c:	4616      	mov	r6, r2
 800af3e:	f7ff fc13 	bl	800a768 <_Balloc>
 800af42:	4604      	mov	r4, r0
 800af44:	b930      	cbnz	r0, 800af54 <__d2b+0x24>
 800af46:	4602      	mov	r2, r0
 800af48:	4b23      	ldr	r3, [pc, #140]	@ (800afd8 <__d2b+0xa8>)
 800af4a:	4824      	ldr	r0, [pc, #144]	@ (800afdc <__d2b+0xac>)
 800af4c:	f240 310f 	movw	r1, #783	@ 0x30f
 800af50:	f000 f990 	bl	800b274 <__assert_func>
 800af54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800af58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af5c:	b10d      	cbz	r5, 800af62 <__d2b+0x32>
 800af5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800af62:	9301      	str	r3, [sp, #4]
 800af64:	f1b8 0300 	subs.w	r3, r8, #0
 800af68:	d023      	beq.n	800afb2 <__d2b+0x82>
 800af6a:	4668      	mov	r0, sp
 800af6c:	9300      	str	r3, [sp, #0]
 800af6e:	f7ff fd0c 	bl	800a98a <__lo0bits>
 800af72:	e9dd 1200 	ldrd	r1, r2, [sp]
 800af76:	b1d0      	cbz	r0, 800afae <__d2b+0x7e>
 800af78:	f1c0 0320 	rsb	r3, r0, #32
 800af7c:	fa02 f303 	lsl.w	r3, r2, r3
 800af80:	430b      	orrs	r3, r1
 800af82:	40c2      	lsrs	r2, r0
 800af84:	6163      	str	r3, [r4, #20]
 800af86:	9201      	str	r2, [sp, #4]
 800af88:	9b01      	ldr	r3, [sp, #4]
 800af8a:	61a3      	str	r3, [r4, #24]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	bf0c      	ite	eq
 800af90:	2201      	moveq	r2, #1
 800af92:	2202      	movne	r2, #2
 800af94:	6122      	str	r2, [r4, #16]
 800af96:	b1a5      	cbz	r5, 800afc2 <__d2b+0x92>
 800af98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800af9c:	4405      	add	r5, r0
 800af9e:	603d      	str	r5, [r7, #0]
 800afa0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800afa4:	6030      	str	r0, [r6, #0]
 800afa6:	4620      	mov	r0, r4
 800afa8:	b003      	add	sp, #12
 800afaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afae:	6161      	str	r1, [r4, #20]
 800afb0:	e7ea      	b.n	800af88 <__d2b+0x58>
 800afb2:	a801      	add	r0, sp, #4
 800afb4:	f7ff fce9 	bl	800a98a <__lo0bits>
 800afb8:	9b01      	ldr	r3, [sp, #4]
 800afba:	6163      	str	r3, [r4, #20]
 800afbc:	3020      	adds	r0, #32
 800afbe:	2201      	movs	r2, #1
 800afc0:	e7e8      	b.n	800af94 <__d2b+0x64>
 800afc2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800afc6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800afca:	6038      	str	r0, [r7, #0]
 800afcc:	6918      	ldr	r0, [r3, #16]
 800afce:	f7ff fcbd 	bl	800a94c <__hi0bits>
 800afd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800afd6:	e7e5      	b.n	800afa4 <__d2b+0x74>
 800afd8:	08010dd5 	.word	0x08010dd5
 800afdc:	08010e57 	.word	0x08010e57

0800afe0 <__ratio>:
 800afe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afe4:	b085      	sub	sp, #20
 800afe6:	e9cd 1000 	strd	r1, r0, [sp]
 800afea:	a902      	add	r1, sp, #8
 800afec:	f7ff ff56 	bl	800ae9c <__b2d>
 800aff0:	9800      	ldr	r0, [sp, #0]
 800aff2:	a903      	add	r1, sp, #12
 800aff4:	ec55 4b10 	vmov	r4, r5, d0
 800aff8:	f7ff ff50 	bl	800ae9c <__b2d>
 800affc:	9b01      	ldr	r3, [sp, #4]
 800affe:	6919      	ldr	r1, [r3, #16]
 800b000:	9b00      	ldr	r3, [sp, #0]
 800b002:	691b      	ldr	r3, [r3, #16]
 800b004:	1ac9      	subs	r1, r1, r3
 800b006:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b00a:	1a9b      	subs	r3, r3, r2
 800b00c:	ec5b ab10 	vmov	sl, fp, d0
 800b010:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b014:	2b00      	cmp	r3, #0
 800b016:	bfce      	itee	gt
 800b018:	462a      	movgt	r2, r5
 800b01a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b01e:	465a      	movle	r2, fp
 800b020:	462f      	mov	r7, r5
 800b022:	46d9      	mov	r9, fp
 800b024:	bfcc      	ite	gt
 800b026:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b02a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b02e:	464b      	mov	r3, r9
 800b030:	4652      	mov	r2, sl
 800b032:	4620      	mov	r0, r4
 800b034:	4639      	mov	r1, r7
 800b036:	f7f5 fc09 	bl	800084c <__aeabi_ddiv>
 800b03a:	ec41 0b10 	vmov	d0, r0, r1
 800b03e:	b005      	add	sp, #20
 800b040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b044 <__copybits>:
 800b044:	3901      	subs	r1, #1
 800b046:	b570      	push	{r4, r5, r6, lr}
 800b048:	1149      	asrs	r1, r1, #5
 800b04a:	6914      	ldr	r4, [r2, #16]
 800b04c:	3101      	adds	r1, #1
 800b04e:	f102 0314 	add.w	r3, r2, #20
 800b052:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b056:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b05a:	1f05      	subs	r5, r0, #4
 800b05c:	42a3      	cmp	r3, r4
 800b05e:	d30c      	bcc.n	800b07a <__copybits+0x36>
 800b060:	1aa3      	subs	r3, r4, r2
 800b062:	3b11      	subs	r3, #17
 800b064:	f023 0303 	bic.w	r3, r3, #3
 800b068:	3211      	adds	r2, #17
 800b06a:	42a2      	cmp	r2, r4
 800b06c:	bf88      	it	hi
 800b06e:	2300      	movhi	r3, #0
 800b070:	4418      	add	r0, r3
 800b072:	2300      	movs	r3, #0
 800b074:	4288      	cmp	r0, r1
 800b076:	d305      	bcc.n	800b084 <__copybits+0x40>
 800b078:	bd70      	pop	{r4, r5, r6, pc}
 800b07a:	f853 6b04 	ldr.w	r6, [r3], #4
 800b07e:	f845 6f04 	str.w	r6, [r5, #4]!
 800b082:	e7eb      	b.n	800b05c <__copybits+0x18>
 800b084:	f840 3b04 	str.w	r3, [r0], #4
 800b088:	e7f4      	b.n	800b074 <__copybits+0x30>

0800b08a <__any_on>:
 800b08a:	f100 0214 	add.w	r2, r0, #20
 800b08e:	6900      	ldr	r0, [r0, #16]
 800b090:	114b      	asrs	r3, r1, #5
 800b092:	4298      	cmp	r0, r3
 800b094:	b510      	push	{r4, lr}
 800b096:	db11      	blt.n	800b0bc <__any_on+0x32>
 800b098:	dd0a      	ble.n	800b0b0 <__any_on+0x26>
 800b09a:	f011 011f 	ands.w	r1, r1, #31
 800b09e:	d007      	beq.n	800b0b0 <__any_on+0x26>
 800b0a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b0a4:	fa24 f001 	lsr.w	r0, r4, r1
 800b0a8:	fa00 f101 	lsl.w	r1, r0, r1
 800b0ac:	428c      	cmp	r4, r1
 800b0ae:	d10b      	bne.n	800b0c8 <__any_on+0x3e>
 800b0b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	d803      	bhi.n	800b0c0 <__any_on+0x36>
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	bd10      	pop	{r4, pc}
 800b0bc:	4603      	mov	r3, r0
 800b0be:	e7f7      	b.n	800b0b0 <__any_on+0x26>
 800b0c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0c4:	2900      	cmp	r1, #0
 800b0c6:	d0f5      	beq.n	800b0b4 <__any_on+0x2a>
 800b0c8:	2001      	movs	r0, #1
 800b0ca:	e7f6      	b.n	800b0ba <__any_on+0x30>

0800b0cc <__sread>:
 800b0cc:	b510      	push	{r4, lr}
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d4:	f000 f89a 	bl	800b20c <_read_r>
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	bfab      	itete	ge
 800b0dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0de:	89a3      	ldrhlt	r3, [r4, #12]
 800b0e0:	181b      	addge	r3, r3, r0
 800b0e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0e6:	bfac      	ite	ge
 800b0e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b0ea:	81a3      	strhlt	r3, [r4, #12]
 800b0ec:	bd10      	pop	{r4, pc}

0800b0ee <__swrite>:
 800b0ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f2:	461f      	mov	r7, r3
 800b0f4:	898b      	ldrh	r3, [r1, #12]
 800b0f6:	05db      	lsls	r3, r3, #23
 800b0f8:	4605      	mov	r5, r0
 800b0fa:	460c      	mov	r4, r1
 800b0fc:	4616      	mov	r6, r2
 800b0fe:	d505      	bpl.n	800b10c <__swrite+0x1e>
 800b100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b104:	2302      	movs	r3, #2
 800b106:	2200      	movs	r2, #0
 800b108:	f000 f86e 	bl	800b1e8 <_lseek_r>
 800b10c:	89a3      	ldrh	r3, [r4, #12]
 800b10e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b112:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b116:	81a3      	strh	r3, [r4, #12]
 800b118:	4632      	mov	r2, r6
 800b11a:	463b      	mov	r3, r7
 800b11c:	4628      	mov	r0, r5
 800b11e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b122:	f000 b895 	b.w	800b250 <_write_r>

0800b126 <__sseek>:
 800b126:	b510      	push	{r4, lr}
 800b128:	460c      	mov	r4, r1
 800b12a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b12e:	f000 f85b 	bl	800b1e8 <_lseek_r>
 800b132:	1c43      	adds	r3, r0, #1
 800b134:	89a3      	ldrh	r3, [r4, #12]
 800b136:	bf15      	itete	ne
 800b138:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b13a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b13e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b142:	81a3      	strheq	r3, [r4, #12]
 800b144:	bf18      	it	ne
 800b146:	81a3      	strhne	r3, [r4, #12]
 800b148:	bd10      	pop	{r4, pc}

0800b14a <__sclose>:
 800b14a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b14e:	f000 b83b 	b.w	800b1c8 <_close_r>

0800b152 <_realloc_r>:
 800b152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b156:	4680      	mov	r8, r0
 800b158:	4615      	mov	r5, r2
 800b15a:	460c      	mov	r4, r1
 800b15c:	b921      	cbnz	r1, 800b168 <_realloc_r+0x16>
 800b15e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b162:	4611      	mov	r1, r2
 800b164:	f7ff b9b6 	b.w	800a4d4 <_malloc_r>
 800b168:	b92a      	cbnz	r2, 800b176 <_realloc_r+0x24>
 800b16a:	f000 f8b5 	bl	800b2d8 <_free_r>
 800b16e:	2400      	movs	r4, #0
 800b170:	4620      	mov	r0, r4
 800b172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b176:	f000 f8f9 	bl	800b36c <_malloc_usable_size_r>
 800b17a:	4285      	cmp	r5, r0
 800b17c:	4606      	mov	r6, r0
 800b17e:	d802      	bhi.n	800b186 <_realloc_r+0x34>
 800b180:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b184:	d8f4      	bhi.n	800b170 <_realloc_r+0x1e>
 800b186:	4629      	mov	r1, r5
 800b188:	4640      	mov	r0, r8
 800b18a:	f7ff f9a3 	bl	800a4d4 <_malloc_r>
 800b18e:	4607      	mov	r7, r0
 800b190:	2800      	cmp	r0, #0
 800b192:	d0ec      	beq.n	800b16e <_realloc_r+0x1c>
 800b194:	42b5      	cmp	r5, r6
 800b196:	462a      	mov	r2, r5
 800b198:	4621      	mov	r1, r4
 800b19a:	bf28      	it	cs
 800b19c:	4632      	movcs	r2, r6
 800b19e:	f7fd fe74 	bl	8008e8a <memcpy>
 800b1a2:	4621      	mov	r1, r4
 800b1a4:	4640      	mov	r0, r8
 800b1a6:	f000 f897 	bl	800b2d8 <_free_r>
 800b1aa:	463c      	mov	r4, r7
 800b1ac:	e7e0      	b.n	800b170 <_realloc_r+0x1e>

0800b1ae <__ascii_wctomb>:
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	4608      	mov	r0, r1
 800b1b2:	b141      	cbz	r1, 800b1c6 <__ascii_wctomb+0x18>
 800b1b4:	2aff      	cmp	r2, #255	@ 0xff
 800b1b6:	d904      	bls.n	800b1c2 <__ascii_wctomb+0x14>
 800b1b8:	228a      	movs	r2, #138	@ 0x8a
 800b1ba:	601a      	str	r2, [r3, #0]
 800b1bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b1c0:	4770      	bx	lr
 800b1c2:	700a      	strb	r2, [r1, #0]
 800b1c4:	2001      	movs	r0, #1
 800b1c6:	4770      	bx	lr

0800b1c8 <_close_r>:
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	4d06      	ldr	r5, [pc, #24]	@ (800b1e4 <_close_r+0x1c>)
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	4608      	mov	r0, r1
 800b1d2:	602b      	str	r3, [r5, #0]
 800b1d4:	f7f7 f9a1 	bl	800251a <_close>
 800b1d8:	1c43      	adds	r3, r0, #1
 800b1da:	d102      	bne.n	800b1e2 <_close_r+0x1a>
 800b1dc:	682b      	ldr	r3, [r5, #0]
 800b1de:	b103      	cbz	r3, 800b1e2 <_close_r+0x1a>
 800b1e0:	6023      	str	r3, [r4, #0]
 800b1e2:	bd38      	pop	{r3, r4, r5, pc}
 800b1e4:	200009bc 	.word	0x200009bc

0800b1e8 <_lseek_r>:
 800b1e8:	b538      	push	{r3, r4, r5, lr}
 800b1ea:	4d07      	ldr	r5, [pc, #28]	@ (800b208 <_lseek_r+0x20>)
 800b1ec:	4604      	mov	r4, r0
 800b1ee:	4608      	mov	r0, r1
 800b1f0:	4611      	mov	r1, r2
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	602a      	str	r2, [r5, #0]
 800b1f6:	461a      	mov	r2, r3
 800b1f8:	f7f7 f9b6 	bl	8002568 <_lseek>
 800b1fc:	1c43      	adds	r3, r0, #1
 800b1fe:	d102      	bne.n	800b206 <_lseek_r+0x1e>
 800b200:	682b      	ldr	r3, [r5, #0]
 800b202:	b103      	cbz	r3, 800b206 <_lseek_r+0x1e>
 800b204:	6023      	str	r3, [r4, #0]
 800b206:	bd38      	pop	{r3, r4, r5, pc}
 800b208:	200009bc 	.word	0x200009bc

0800b20c <_read_r>:
 800b20c:	b538      	push	{r3, r4, r5, lr}
 800b20e:	4d07      	ldr	r5, [pc, #28]	@ (800b22c <_read_r+0x20>)
 800b210:	4604      	mov	r4, r0
 800b212:	4608      	mov	r0, r1
 800b214:	4611      	mov	r1, r2
 800b216:	2200      	movs	r2, #0
 800b218:	602a      	str	r2, [r5, #0]
 800b21a:	461a      	mov	r2, r3
 800b21c:	f7f7 f944 	bl	80024a8 <_read>
 800b220:	1c43      	adds	r3, r0, #1
 800b222:	d102      	bne.n	800b22a <_read_r+0x1e>
 800b224:	682b      	ldr	r3, [r5, #0]
 800b226:	b103      	cbz	r3, 800b22a <_read_r+0x1e>
 800b228:	6023      	str	r3, [r4, #0]
 800b22a:	bd38      	pop	{r3, r4, r5, pc}
 800b22c:	200009bc 	.word	0x200009bc

0800b230 <_sbrk_r>:
 800b230:	b538      	push	{r3, r4, r5, lr}
 800b232:	4d06      	ldr	r5, [pc, #24]	@ (800b24c <_sbrk_r+0x1c>)
 800b234:	2300      	movs	r3, #0
 800b236:	4604      	mov	r4, r0
 800b238:	4608      	mov	r0, r1
 800b23a:	602b      	str	r3, [r5, #0]
 800b23c:	f7f7 f9a2 	bl	8002584 <_sbrk>
 800b240:	1c43      	adds	r3, r0, #1
 800b242:	d102      	bne.n	800b24a <_sbrk_r+0x1a>
 800b244:	682b      	ldr	r3, [r5, #0]
 800b246:	b103      	cbz	r3, 800b24a <_sbrk_r+0x1a>
 800b248:	6023      	str	r3, [r4, #0]
 800b24a:	bd38      	pop	{r3, r4, r5, pc}
 800b24c:	200009bc 	.word	0x200009bc

0800b250 <_write_r>:
 800b250:	b538      	push	{r3, r4, r5, lr}
 800b252:	4d07      	ldr	r5, [pc, #28]	@ (800b270 <_write_r+0x20>)
 800b254:	4604      	mov	r4, r0
 800b256:	4608      	mov	r0, r1
 800b258:	4611      	mov	r1, r2
 800b25a:	2200      	movs	r2, #0
 800b25c:	602a      	str	r2, [r5, #0]
 800b25e:	461a      	mov	r2, r3
 800b260:	f7f7 f93f 	bl	80024e2 <_write>
 800b264:	1c43      	adds	r3, r0, #1
 800b266:	d102      	bne.n	800b26e <_write_r+0x1e>
 800b268:	682b      	ldr	r3, [r5, #0]
 800b26a:	b103      	cbz	r3, 800b26e <_write_r+0x1e>
 800b26c:	6023      	str	r3, [r4, #0]
 800b26e:	bd38      	pop	{r3, r4, r5, pc}
 800b270:	200009bc 	.word	0x200009bc

0800b274 <__assert_func>:
 800b274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b276:	4614      	mov	r4, r2
 800b278:	461a      	mov	r2, r3
 800b27a:	4b09      	ldr	r3, [pc, #36]	@ (800b2a0 <__assert_func+0x2c>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	4605      	mov	r5, r0
 800b280:	68d8      	ldr	r0, [r3, #12]
 800b282:	b954      	cbnz	r4, 800b29a <__assert_func+0x26>
 800b284:	4b07      	ldr	r3, [pc, #28]	@ (800b2a4 <__assert_func+0x30>)
 800b286:	461c      	mov	r4, r3
 800b288:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b28c:	9100      	str	r1, [sp, #0]
 800b28e:	462b      	mov	r3, r5
 800b290:	4905      	ldr	r1, [pc, #20]	@ (800b2a8 <__assert_func+0x34>)
 800b292:	f000 f873 	bl	800b37c <fiprintf>
 800b296:	f000 f883 	bl	800b3a0 <abort>
 800b29a:	4b04      	ldr	r3, [pc, #16]	@ (800b2ac <__assert_func+0x38>)
 800b29c:	e7f4      	b.n	800b288 <__assert_func+0x14>
 800b29e:	bf00      	nop
 800b2a0:	20000184 	.word	0x20000184
 800b2a4:	08010feb 	.word	0x08010feb
 800b2a8:	08010fbd 	.word	0x08010fbd
 800b2ac:	08010fb0 	.word	0x08010fb0

0800b2b0 <_calloc_r>:
 800b2b0:	b570      	push	{r4, r5, r6, lr}
 800b2b2:	fba1 5402 	umull	r5, r4, r1, r2
 800b2b6:	b93c      	cbnz	r4, 800b2c8 <_calloc_r+0x18>
 800b2b8:	4629      	mov	r1, r5
 800b2ba:	f7ff f90b 	bl	800a4d4 <_malloc_r>
 800b2be:	4606      	mov	r6, r0
 800b2c0:	b928      	cbnz	r0, 800b2ce <_calloc_r+0x1e>
 800b2c2:	2600      	movs	r6, #0
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	bd70      	pop	{r4, r5, r6, pc}
 800b2c8:	220c      	movs	r2, #12
 800b2ca:	6002      	str	r2, [r0, #0]
 800b2cc:	e7f9      	b.n	800b2c2 <_calloc_r+0x12>
 800b2ce:	462a      	mov	r2, r5
 800b2d0:	4621      	mov	r1, r4
 800b2d2:	f7fd fda1 	bl	8008e18 <memset>
 800b2d6:	e7f5      	b.n	800b2c4 <_calloc_r+0x14>

0800b2d8 <_free_r>:
 800b2d8:	b538      	push	{r3, r4, r5, lr}
 800b2da:	4605      	mov	r5, r0
 800b2dc:	2900      	cmp	r1, #0
 800b2de:	d041      	beq.n	800b364 <_free_r+0x8c>
 800b2e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2e4:	1f0c      	subs	r4, r1, #4
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	bfb8      	it	lt
 800b2ea:	18e4      	addlt	r4, r4, r3
 800b2ec:	f7ff fa30 	bl	800a750 <__malloc_lock>
 800b2f0:	4a1d      	ldr	r2, [pc, #116]	@ (800b368 <_free_r+0x90>)
 800b2f2:	6813      	ldr	r3, [r2, #0]
 800b2f4:	b933      	cbnz	r3, 800b304 <_free_r+0x2c>
 800b2f6:	6063      	str	r3, [r4, #4]
 800b2f8:	6014      	str	r4, [r2, #0]
 800b2fa:	4628      	mov	r0, r5
 800b2fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b300:	f7ff ba2c 	b.w	800a75c <__malloc_unlock>
 800b304:	42a3      	cmp	r3, r4
 800b306:	d908      	bls.n	800b31a <_free_r+0x42>
 800b308:	6820      	ldr	r0, [r4, #0]
 800b30a:	1821      	adds	r1, r4, r0
 800b30c:	428b      	cmp	r3, r1
 800b30e:	bf01      	itttt	eq
 800b310:	6819      	ldreq	r1, [r3, #0]
 800b312:	685b      	ldreq	r3, [r3, #4]
 800b314:	1809      	addeq	r1, r1, r0
 800b316:	6021      	streq	r1, [r4, #0]
 800b318:	e7ed      	b.n	800b2f6 <_free_r+0x1e>
 800b31a:	461a      	mov	r2, r3
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	b10b      	cbz	r3, 800b324 <_free_r+0x4c>
 800b320:	42a3      	cmp	r3, r4
 800b322:	d9fa      	bls.n	800b31a <_free_r+0x42>
 800b324:	6811      	ldr	r1, [r2, #0]
 800b326:	1850      	adds	r0, r2, r1
 800b328:	42a0      	cmp	r0, r4
 800b32a:	d10b      	bne.n	800b344 <_free_r+0x6c>
 800b32c:	6820      	ldr	r0, [r4, #0]
 800b32e:	4401      	add	r1, r0
 800b330:	1850      	adds	r0, r2, r1
 800b332:	4283      	cmp	r3, r0
 800b334:	6011      	str	r1, [r2, #0]
 800b336:	d1e0      	bne.n	800b2fa <_free_r+0x22>
 800b338:	6818      	ldr	r0, [r3, #0]
 800b33a:	685b      	ldr	r3, [r3, #4]
 800b33c:	6053      	str	r3, [r2, #4]
 800b33e:	4408      	add	r0, r1
 800b340:	6010      	str	r0, [r2, #0]
 800b342:	e7da      	b.n	800b2fa <_free_r+0x22>
 800b344:	d902      	bls.n	800b34c <_free_r+0x74>
 800b346:	230c      	movs	r3, #12
 800b348:	602b      	str	r3, [r5, #0]
 800b34a:	e7d6      	b.n	800b2fa <_free_r+0x22>
 800b34c:	6820      	ldr	r0, [r4, #0]
 800b34e:	1821      	adds	r1, r4, r0
 800b350:	428b      	cmp	r3, r1
 800b352:	bf04      	itt	eq
 800b354:	6819      	ldreq	r1, [r3, #0]
 800b356:	685b      	ldreq	r3, [r3, #4]
 800b358:	6063      	str	r3, [r4, #4]
 800b35a:	bf04      	itt	eq
 800b35c:	1809      	addeq	r1, r1, r0
 800b35e:	6021      	streq	r1, [r4, #0]
 800b360:	6054      	str	r4, [r2, #4]
 800b362:	e7ca      	b.n	800b2fa <_free_r+0x22>
 800b364:	bd38      	pop	{r3, r4, r5, pc}
 800b366:	bf00      	nop
 800b368:	200009b8 	.word	0x200009b8

0800b36c <_malloc_usable_size_r>:
 800b36c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b370:	1f18      	subs	r0, r3, #4
 800b372:	2b00      	cmp	r3, #0
 800b374:	bfbc      	itt	lt
 800b376:	580b      	ldrlt	r3, [r1, r0]
 800b378:	18c0      	addlt	r0, r0, r3
 800b37a:	4770      	bx	lr

0800b37c <fiprintf>:
 800b37c:	b40e      	push	{r1, r2, r3}
 800b37e:	b503      	push	{r0, r1, lr}
 800b380:	4601      	mov	r1, r0
 800b382:	ab03      	add	r3, sp, #12
 800b384:	4805      	ldr	r0, [pc, #20]	@ (800b39c <fiprintf+0x20>)
 800b386:	f853 2b04 	ldr.w	r2, [r3], #4
 800b38a:	6800      	ldr	r0, [r0, #0]
 800b38c:	9301      	str	r3, [sp, #4]
 800b38e:	f000 f837 	bl	800b400 <_vfiprintf_r>
 800b392:	b002      	add	sp, #8
 800b394:	f85d eb04 	ldr.w	lr, [sp], #4
 800b398:	b003      	add	sp, #12
 800b39a:	4770      	bx	lr
 800b39c:	20000184 	.word	0x20000184

0800b3a0 <abort>:
 800b3a0:	b508      	push	{r3, lr}
 800b3a2:	2006      	movs	r0, #6
 800b3a4:	f000 fa84 	bl	800b8b0 <raise>
 800b3a8:	2001      	movs	r0, #1
 800b3aa:	f7f7 f872 	bl	8002492 <_exit>

0800b3ae <__sfputc_r>:
 800b3ae:	6893      	ldr	r3, [r2, #8]
 800b3b0:	3b01      	subs	r3, #1
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	b410      	push	{r4}
 800b3b6:	6093      	str	r3, [r2, #8]
 800b3b8:	da08      	bge.n	800b3cc <__sfputc_r+0x1e>
 800b3ba:	6994      	ldr	r4, [r2, #24]
 800b3bc:	42a3      	cmp	r3, r4
 800b3be:	db01      	blt.n	800b3c4 <__sfputc_r+0x16>
 800b3c0:	290a      	cmp	r1, #10
 800b3c2:	d103      	bne.n	800b3cc <__sfputc_r+0x1e>
 800b3c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3c8:	f000 b932 	b.w	800b630 <__swbuf_r>
 800b3cc:	6813      	ldr	r3, [r2, #0]
 800b3ce:	1c58      	adds	r0, r3, #1
 800b3d0:	6010      	str	r0, [r2, #0]
 800b3d2:	7019      	strb	r1, [r3, #0]
 800b3d4:	4608      	mov	r0, r1
 800b3d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3da:	4770      	bx	lr

0800b3dc <__sfputs_r>:
 800b3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3de:	4606      	mov	r6, r0
 800b3e0:	460f      	mov	r7, r1
 800b3e2:	4614      	mov	r4, r2
 800b3e4:	18d5      	adds	r5, r2, r3
 800b3e6:	42ac      	cmp	r4, r5
 800b3e8:	d101      	bne.n	800b3ee <__sfputs_r+0x12>
 800b3ea:	2000      	movs	r0, #0
 800b3ec:	e007      	b.n	800b3fe <__sfputs_r+0x22>
 800b3ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3f2:	463a      	mov	r2, r7
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	f7ff ffda 	bl	800b3ae <__sfputc_r>
 800b3fa:	1c43      	adds	r3, r0, #1
 800b3fc:	d1f3      	bne.n	800b3e6 <__sfputs_r+0xa>
 800b3fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b400 <_vfiprintf_r>:
 800b400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b404:	460d      	mov	r5, r1
 800b406:	b09d      	sub	sp, #116	@ 0x74
 800b408:	4614      	mov	r4, r2
 800b40a:	4698      	mov	r8, r3
 800b40c:	4606      	mov	r6, r0
 800b40e:	b118      	cbz	r0, 800b418 <_vfiprintf_r+0x18>
 800b410:	6a03      	ldr	r3, [r0, #32]
 800b412:	b90b      	cbnz	r3, 800b418 <_vfiprintf_r+0x18>
 800b414:	f7fc fe1a 	bl	800804c <__sinit>
 800b418:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b41a:	07d9      	lsls	r1, r3, #31
 800b41c:	d405      	bmi.n	800b42a <_vfiprintf_r+0x2a>
 800b41e:	89ab      	ldrh	r3, [r5, #12]
 800b420:	059a      	lsls	r2, r3, #22
 800b422:	d402      	bmi.n	800b42a <_vfiprintf_r+0x2a>
 800b424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b426:	f7fd fd2e 	bl	8008e86 <__retarget_lock_acquire_recursive>
 800b42a:	89ab      	ldrh	r3, [r5, #12]
 800b42c:	071b      	lsls	r3, r3, #28
 800b42e:	d501      	bpl.n	800b434 <_vfiprintf_r+0x34>
 800b430:	692b      	ldr	r3, [r5, #16]
 800b432:	b99b      	cbnz	r3, 800b45c <_vfiprintf_r+0x5c>
 800b434:	4629      	mov	r1, r5
 800b436:	4630      	mov	r0, r6
 800b438:	f000 f938 	bl	800b6ac <__swsetup_r>
 800b43c:	b170      	cbz	r0, 800b45c <_vfiprintf_r+0x5c>
 800b43e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b440:	07dc      	lsls	r4, r3, #31
 800b442:	d504      	bpl.n	800b44e <_vfiprintf_r+0x4e>
 800b444:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b448:	b01d      	add	sp, #116	@ 0x74
 800b44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b44e:	89ab      	ldrh	r3, [r5, #12]
 800b450:	0598      	lsls	r0, r3, #22
 800b452:	d4f7      	bmi.n	800b444 <_vfiprintf_r+0x44>
 800b454:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b456:	f7fd fd17 	bl	8008e88 <__retarget_lock_release_recursive>
 800b45a:	e7f3      	b.n	800b444 <_vfiprintf_r+0x44>
 800b45c:	2300      	movs	r3, #0
 800b45e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b460:	2320      	movs	r3, #32
 800b462:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b466:	f8cd 800c 	str.w	r8, [sp, #12]
 800b46a:	2330      	movs	r3, #48	@ 0x30
 800b46c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b61c <_vfiprintf_r+0x21c>
 800b470:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b474:	f04f 0901 	mov.w	r9, #1
 800b478:	4623      	mov	r3, r4
 800b47a:	469a      	mov	sl, r3
 800b47c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b480:	b10a      	cbz	r2, 800b486 <_vfiprintf_r+0x86>
 800b482:	2a25      	cmp	r2, #37	@ 0x25
 800b484:	d1f9      	bne.n	800b47a <_vfiprintf_r+0x7a>
 800b486:	ebba 0b04 	subs.w	fp, sl, r4
 800b48a:	d00b      	beq.n	800b4a4 <_vfiprintf_r+0xa4>
 800b48c:	465b      	mov	r3, fp
 800b48e:	4622      	mov	r2, r4
 800b490:	4629      	mov	r1, r5
 800b492:	4630      	mov	r0, r6
 800b494:	f7ff ffa2 	bl	800b3dc <__sfputs_r>
 800b498:	3001      	adds	r0, #1
 800b49a:	f000 80a7 	beq.w	800b5ec <_vfiprintf_r+0x1ec>
 800b49e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4a0:	445a      	add	r2, fp
 800b4a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800b4a4:	f89a 3000 	ldrb.w	r3, [sl]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	f000 809f 	beq.w	800b5ec <_vfiprintf_r+0x1ec>
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b4b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4b8:	f10a 0a01 	add.w	sl, sl, #1
 800b4bc:	9304      	str	r3, [sp, #16]
 800b4be:	9307      	str	r3, [sp, #28]
 800b4c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b4c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800b4c6:	4654      	mov	r4, sl
 800b4c8:	2205      	movs	r2, #5
 800b4ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4ce:	4853      	ldr	r0, [pc, #332]	@ (800b61c <_vfiprintf_r+0x21c>)
 800b4d0:	f7f4 fe7e 	bl	80001d0 <memchr>
 800b4d4:	9a04      	ldr	r2, [sp, #16]
 800b4d6:	b9d8      	cbnz	r0, 800b510 <_vfiprintf_r+0x110>
 800b4d8:	06d1      	lsls	r1, r2, #27
 800b4da:	bf44      	itt	mi
 800b4dc:	2320      	movmi	r3, #32
 800b4de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4e2:	0713      	lsls	r3, r2, #28
 800b4e4:	bf44      	itt	mi
 800b4e6:	232b      	movmi	r3, #43	@ 0x2b
 800b4e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4ec:	f89a 3000 	ldrb.w	r3, [sl]
 800b4f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4f2:	d015      	beq.n	800b520 <_vfiprintf_r+0x120>
 800b4f4:	9a07      	ldr	r2, [sp, #28]
 800b4f6:	4654      	mov	r4, sl
 800b4f8:	2000      	movs	r0, #0
 800b4fa:	f04f 0c0a 	mov.w	ip, #10
 800b4fe:	4621      	mov	r1, r4
 800b500:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b504:	3b30      	subs	r3, #48	@ 0x30
 800b506:	2b09      	cmp	r3, #9
 800b508:	d94b      	bls.n	800b5a2 <_vfiprintf_r+0x1a2>
 800b50a:	b1b0      	cbz	r0, 800b53a <_vfiprintf_r+0x13a>
 800b50c:	9207      	str	r2, [sp, #28]
 800b50e:	e014      	b.n	800b53a <_vfiprintf_r+0x13a>
 800b510:	eba0 0308 	sub.w	r3, r0, r8
 800b514:	fa09 f303 	lsl.w	r3, r9, r3
 800b518:	4313      	orrs	r3, r2
 800b51a:	9304      	str	r3, [sp, #16]
 800b51c:	46a2      	mov	sl, r4
 800b51e:	e7d2      	b.n	800b4c6 <_vfiprintf_r+0xc6>
 800b520:	9b03      	ldr	r3, [sp, #12]
 800b522:	1d19      	adds	r1, r3, #4
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	9103      	str	r1, [sp, #12]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	bfbb      	ittet	lt
 800b52c:	425b      	neglt	r3, r3
 800b52e:	f042 0202 	orrlt.w	r2, r2, #2
 800b532:	9307      	strge	r3, [sp, #28]
 800b534:	9307      	strlt	r3, [sp, #28]
 800b536:	bfb8      	it	lt
 800b538:	9204      	strlt	r2, [sp, #16]
 800b53a:	7823      	ldrb	r3, [r4, #0]
 800b53c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b53e:	d10a      	bne.n	800b556 <_vfiprintf_r+0x156>
 800b540:	7863      	ldrb	r3, [r4, #1]
 800b542:	2b2a      	cmp	r3, #42	@ 0x2a
 800b544:	d132      	bne.n	800b5ac <_vfiprintf_r+0x1ac>
 800b546:	9b03      	ldr	r3, [sp, #12]
 800b548:	1d1a      	adds	r2, r3, #4
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	9203      	str	r2, [sp, #12]
 800b54e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b552:	3402      	adds	r4, #2
 800b554:	9305      	str	r3, [sp, #20]
 800b556:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b62c <_vfiprintf_r+0x22c>
 800b55a:	7821      	ldrb	r1, [r4, #0]
 800b55c:	2203      	movs	r2, #3
 800b55e:	4650      	mov	r0, sl
 800b560:	f7f4 fe36 	bl	80001d0 <memchr>
 800b564:	b138      	cbz	r0, 800b576 <_vfiprintf_r+0x176>
 800b566:	9b04      	ldr	r3, [sp, #16]
 800b568:	eba0 000a 	sub.w	r0, r0, sl
 800b56c:	2240      	movs	r2, #64	@ 0x40
 800b56e:	4082      	lsls	r2, r0
 800b570:	4313      	orrs	r3, r2
 800b572:	3401      	adds	r4, #1
 800b574:	9304      	str	r3, [sp, #16]
 800b576:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b57a:	4829      	ldr	r0, [pc, #164]	@ (800b620 <_vfiprintf_r+0x220>)
 800b57c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b580:	2206      	movs	r2, #6
 800b582:	f7f4 fe25 	bl	80001d0 <memchr>
 800b586:	2800      	cmp	r0, #0
 800b588:	d03f      	beq.n	800b60a <_vfiprintf_r+0x20a>
 800b58a:	4b26      	ldr	r3, [pc, #152]	@ (800b624 <_vfiprintf_r+0x224>)
 800b58c:	bb1b      	cbnz	r3, 800b5d6 <_vfiprintf_r+0x1d6>
 800b58e:	9b03      	ldr	r3, [sp, #12]
 800b590:	3307      	adds	r3, #7
 800b592:	f023 0307 	bic.w	r3, r3, #7
 800b596:	3308      	adds	r3, #8
 800b598:	9303      	str	r3, [sp, #12]
 800b59a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b59c:	443b      	add	r3, r7
 800b59e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5a0:	e76a      	b.n	800b478 <_vfiprintf_r+0x78>
 800b5a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5a6:	460c      	mov	r4, r1
 800b5a8:	2001      	movs	r0, #1
 800b5aa:	e7a8      	b.n	800b4fe <_vfiprintf_r+0xfe>
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	3401      	adds	r4, #1
 800b5b0:	9305      	str	r3, [sp, #20]
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	f04f 0c0a 	mov.w	ip, #10
 800b5b8:	4620      	mov	r0, r4
 800b5ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5be:	3a30      	subs	r2, #48	@ 0x30
 800b5c0:	2a09      	cmp	r2, #9
 800b5c2:	d903      	bls.n	800b5cc <_vfiprintf_r+0x1cc>
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d0c6      	beq.n	800b556 <_vfiprintf_r+0x156>
 800b5c8:	9105      	str	r1, [sp, #20]
 800b5ca:	e7c4      	b.n	800b556 <_vfiprintf_r+0x156>
 800b5cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5d0:	4604      	mov	r4, r0
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	e7f0      	b.n	800b5b8 <_vfiprintf_r+0x1b8>
 800b5d6:	ab03      	add	r3, sp, #12
 800b5d8:	9300      	str	r3, [sp, #0]
 800b5da:	462a      	mov	r2, r5
 800b5dc:	4b12      	ldr	r3, [pc, #72]	@ (800b628 <_vfiprintf_r+0x228>)
 800b5de:	a904      	add	r1, sp, #16
 800b5e0:	4630      	mov	r0, r6
 800b5e2:	f7fb fe87 	bl	80072f4 <_printf_float>
 800b5e6:	4607      	mov	r7, r0
 800b5e8:	1c78      	adds	r0, r7, #1
 800b5ea:	d1d6      	bne.n	800b59a <_vfiprintf_r+0x19a>
 800b5ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b5ee:	07d9      	lsls	r1, r3, #31
 800b5f0:	d405      	bmi.n	800b5fe <_vfiprintf_r+0x1fe>
 800b5f2:	89ab      	ldrh	r3, [r5, #12]
 800b5f4:	059a      	lsls	r2, r3, #22
 800b5f6:	d402      	bmi.n	800b5fe <_vfiprintf_r+0x1fe>
 800b5f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b5fa:	f7fd fc45 	bl	8008e88 <__retarget_lock_release_recursive>
 800b5fe:	89ab      	ldrh	r3, [r5, #12]
 800b600:	065b      	lsls	r3, r3, #25
 800b602:	f53f af1f 	bmi.w	800b444 <_vfiprintf_r+0x44>
 800b606:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b608:	e71e      	b.n	800b448 <_vfiprintf_r+0x48>
 800b60a:	ab03      	add	r3, sp, #12
 800b60c:	9300      	str	r3, [sp, #0]
 800b60e:	462a      	mov	r2, r5
 800b610:	4b05      	ldr	r3, [pc, #20]	@ (800b628 <_vfiprintf_r+0x228>)
 800b612:	a904      	add	r1, sp, #16
 800b614:	4630      	mov	r0, r6
 800b616:	f7fc f905 	bl	8007824 <_printf_i>
 800b61a:	e7e4      	b.n	800b5e6 <_vfiprintf_r+0x1e6>
 800b61c:	08010e46 	.word	0x08010e46
 800b620:	08010e50 	.word	0x08010e50
 800b624:	080072f5 	.word	0x080072f5
 800b628:	0800b3dd 	.word	0x0800b3dd
 800b62c:	08010e4c 	.word	0x08010e4c

0800b630 <__swbuf_r>:
 800b630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b632:	460e      	mov	r6, r1
 800b634:	4614      	mov	r4, r2
 800b636:	4605      	mov	r5, r0
 800b638:	b118      	cbz	r0, 800b642 <__swbuf_r+0x12>
 800b63a:	6a03      	ldr	r3, [r0, #32]
 800b63c:	b90b      	cbnz	r3, 800b642 <__swbuf_r+0x12>
 800b63e:	f7fc fd05 	bl	800804c <__sinit>
 800b642:	69a3      	ldr	r3, [r4, #24]
 800b644:	60a3      	str	r3, [r4, #8]
 800b646:	89a3      	ldrh	r3, [r4, #12]
 800b648:	071a      	lsls	r2, r3, #28
 800b64a:	d501      	bpl.n	800b650 <__swbuf_r+0x20>
 800b64c:	6923      	ldr	r3, [r4, #16]
 800b64e:	b943      	cbnz	r3, 800b662 <__swbuf_r+0x32>
 800b650:	4621      	mov	r1, r4
 800b652:	4628      	mov	r0, r5
 800b654:	f000 f82a 	bl	800b6ac <__swsetup_r>
 800b658:	b118      	cbz	r0, 800b662 <__swbuf_r+0x32>
 800b65a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b65e:	4638      	mov	r0, r7
 800b660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b662:	6823      	ldr	r3, [r4, #0]
 800b664:	6922      	ldr	r2, [r4, #16]
 800b666:	1a98      	subs	r0, r3, r2
 800b668:	6963      	ldr	r3, [r4, #20]
 800b66a:	b2f6      	uxtb	r6, r6
 800b66c:	4283      	cmp	r3, r0
 800b66e:	4637      	mov	r7, r6
 800b670:	dc05      	bgt.n	800b67e <__swbuf_r+0x4e>
 800b672:	4621      	mov	r1, r4
 800b674:	4628      	mov	r0, r5
 800b676:	f7ff f843 	bl	800a700 <_fflush_r>
 800b67a:	2800      	cmp	r0, #0
 800b67c:	d1ed      	bne.n	800b65a <__swbuf_r+0x2a>
 800b67e:	68a3      	ldr	r3, [r4, #8]
 800b680:	3b01      	subs	r3, #1
 800b682:	60a3      	str	r3, [r4, #8]
 800b684:	6823      	ldr	r3, [r4, #0]
 800b686:	1c5a      	adds	r2, r3, #1
 800b688:	6022      	str	r2, [r4, #0]
 800b68a:	701e      	strb	r6, [r3, #0]
 800b68c:	6962      	ldr	r2, [r4, #20]
 800b68e:	1c43      	adds	r3, r0, #1
 800b690:	429a      	cmp	r2, r3
 800b692:	d004      	beq.n	800b69e <__swbuf_r+0x6e>
 800b694:	89a3      	ldrh	r3, [r4, #12]
 800b696:	07db      	lsls	r3, r3, #31
 800b698:	d5e1      	bpl.n	800b65e <__swbuf_r+0x2e>
 800b69a:	2e0a      	cmp	r6, #10
 800b69c:	d1df      	bne.n	800b65e <__swbuf_r+0x2e>
 800b69e:	4621      	mov	r1, r4
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	f7ff f82d 	bl	800a700 <_fflush_r>
 800b6a6:	2800      	cmp	r0, #0
 800b6a8:	d0d9      	beq.n	800b65e <__swbuf_r+0x2e>
 800b6aa:	e7d6      	b.n	800b65a <__swbuf_r+0x2a>

0800b6ac <__swsetup_r>:
 800b6ac:	b538      	push	{r3, r4, r5, lr}
 800b6ae:	4b29      	ldr	r3, [pc, #164]	@ (800b754 <__swsetup_r+0xa8>)
 800b6b0:	4605      	mov	r5, r0
 800b6b2:	6818      	ldr	r0, [r3, #0]
 800b6b4:	460c      	mov	r4, r1
 800b6b6:	b118      	cbz	r0, 800b6c0 <__swsetup_r+0x14>
 800b6b8:	6a03      	ldr	r3, [r0, #32]
 800b6ba:	b90b      	cbnz	r3, 800b6c0 <__swsetup_r+0x14>
 800b6bc:	f7fc fcc6 	bl	800804c <__sinit>
 800b6c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6c4:	0719      	lsls	r1, r3, #28
 800b6c6:	d422      	bmi.n	800b70e <__swsetup_r+0x62>
 800b6c8:	06da      	lsls	r2, r3, #27
 800b6ca:	d407      	bmi.n	800b6dc <__swsetup_r+0x30>
 800b6cc:	2209      	movs	r2, #9
 800b6ce:	602a      	str	r2, [r5, #0]
 800b6d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6d4:	81a3      	strh	r3, [r4, #12]
 800b6d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b6da:	e033      	b.n	800b744 <__swsetup_r+0x98>
 800b6dc:	0758      	lsls	r0, r3, #29
 800b6de:	d512      	bpl.n	800b706 <__swsetup_r+0x5a>
 800b6e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b6e2:	b141      	cbz	r1, 800b6f6 <__swsetup_r+0x4a>
 800b6e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b6e8:	4299      	cmp	r1, r3
 800b6ea:	d002      	beq.n	800b6f2 <__swsetup_r+0x46>
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	f7ff fdf3 	bl	800b2d8 <_free_r>
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	6363      	str	r3, [r4, #52]	@ 0x34
 800b6f6:	89a3      	ldrh	r3, [r4, #12]
 800b6f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b6fc:	81a3      	strh	r3, [r4, #12]
 800b6fe:	2300      	movs	r3, #0
 800b700:	6063      	str	r3, [r4, #4]
 800b702:	6923      	ldr	r3, [r4, #16]
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	89a3      	ldrh	r3, [r4, #12]
 800b708:	f043 0308 	orr.w	r3, r3, #8
 800b70c:	81a3      	strh	r3, [r4, #12]
 800b70e:	6923      	ldr	r3, [r4, #16]
 800b710:	b94b      	cbnz	r3, 800b726 <__swsetup_r+0x7a>
 800b712:	89a3      	ldrh	r3, [r4, #12]
 800b714:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b71c:	d003      	beq.n	800b726 <__swsetup_r+0x7a>
 800b71e:	4621      	mov	r1, r4
 800b720:	4628      	mov	r0, r5
 800b722:	f000 f83f 	bl	800b7a4 <__smakebuf_r>
 800b726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b72a:	f013 0201 	ands.w	r2, r3, #1
 800b72e:	d00a      	beq.n	800b746 <__swsetup_r+0x9a>
 800b730:	2200      	movs	r2, #0
 800b732:	60a2      	str	r2, [r4, #8]
 800b734:	6962      	ldr	r2, [r4, #20]
 800b736:	4252      	negs	r2, r2
 800b738:	61a2      	str	r2, [r4, #24]
 800b73a:	6922      	ldr	r2, [r4, #16]
 800b73c:	b942      	cbnz	r2, 800b750 <__swsetup_r+0xa4>
 800b73e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b742:	d1c5      	bne.n	800b6d0 <__swsetup_r+0x24>
 800b744:	bd38      	pop	{r3, r4, r5, pc}
 800b746:	0799      	lsls	r1, r3, #30
 800b748:	bf58      	it	pl
 800b74a:	6962      	ldrpl	r2, [r4, #20]
 800b74c:	60a2      	str	r2, [r4, #8]
 800b74e:	e7f4      	b.n	800b73a <__swsetup_r+0x8e>
 800b750:	2000      	movs	r0, #0
 800b752:	e7f7      	b.n	800b744 <__swsetup_r+0x98>
 800b754:	20000184 	.word	0x20000184

0800b758 <__swhatbuf_r>:
 800b758:	b570      	push	{r4, r5, r6, lr}
 800b75a:	460c      	mov	r4, r1
 800b75c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b760:	2900      	cmp	r1, #0
 800b762:	b096      	sub	sp, #88	@ 0x58
 800b764:	4615      	mov	r5, r2
 800b766:	461e      	mov	r6, r3
 800b768:	da0d      	bge.n	800b786 <__swhatbuf_r+0x2e>
 800b76a:	89a3      	ldrh	r3, [r4, #12]
 800b76c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b770:	f04f 0100 	mov.w	r1, #0
 800b774:	bf14      	ite	ne
 800b776:	2340      	movne	r3, #64	@ 0x40
 800b778:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b77c:	2000      	movs	r0, #0
 800b77e:	6031      	str	r1, [r6, #0]
 800b780:	602b      	str	r3, [r5, #0]
 800b782:	b016      	add	sp, #88	@ 0x58
 800b784:	bd70      	pop	{r4, r5, r6, pc}
 800b786:	466a      	mov	r2, sp
 800b788:	f000 f848 	bl	800b81c <_fstat_r>
 800b78c:	2800      	cmp	r0, #0
 800b78e:	dbec      	blt.n	800b76a <__swhatbuf_r+0x12>
 800b790:	9901      	ldr	r1, [sp, #4]
 800b792:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b796:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b79a:	4259      	negs	r1, r3
 800b79c:	4159      	adcs	r1, r3
 800b79e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b7a2:	e7eb      	b.n	800b77c <__swhatbuf_r+0x24>

0800b7a4 <__smakebuf_r>:
 800b7a4:	898b      	ldrh	r3, [r1, #12]
 800b7a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7a8:	079d      	lsls	r5, r3, #30
 800b7aa:	4606      	mov	r6, r0
 800b7ac:	460c      	mov	r4, r1
 800b7ae:	d507      	bpl.n	800b7c0 <__smakebuf_r+0x1c>
 800b7b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	6123      	str	r3, [r4, #16]
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	6163      	str	r3, [r4, #20]
 800b7bc:	b003      	add	sp, #12
 800b7be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7c0:	ab01      	add	r3, sp, #4
 800b7c2:	466a      	mov	r2, sp
 800b7c4:	f7ff ffc8 	bl	800b758 <__swhatbuf_r>
 800b7c8:	9f00      	ldr	r7, [sp, #0]
 800b7ca:	4605      	mov	r5, r0
 800b7cc:	4639      	mov	r1, r7
 800b7ce:	4630      	mov	r0, r6
 800b7d0:	f7fe fe80 	bl	800a4d4 <_malloc_r>
 800b7d4:	b948      	cbnz	r0, 800b7ea <__smakebuf_r+0x46>
 800b7d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7da:	059a      	lsls	r2, r3, #22
 800b7dc:	d4ee      	bmi.n	800b7bc <__smakebuf_r+0x18>
 800b7de:	f023 0303 	bic.w	r3, r3, #3
 800b7e2:	f043 0302 	orr.w	r3, r3, #2
 800b7e6:	81a3      	strh	r3, [r4, #12]
 800b7e8:	e7e2      	b.n	800b7b0 <__smakebuf_r+0xc>
 800b7ea:	89a3      	ldrh	r3, [r4, #12]
 800b7ec:	6020      	str	r0, [r4, #0]
 800b7ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7f2:	81a3      	strh	r3, [r4, #12]
 800b7f4:	9b01      	ldr	r3, [sp, #4]
 800b7f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b7fa:	b15b      	cbz	r3, 800b814 <__smakebuf_r+0x70>
 800b7fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b800:	4630      	mov	r0, r6
 800b802:	f000 f81d 	bl	800b840 <_isatty_r>
 800b806:	b128      	cbz	r0, 800b814 <__smakebuf_r+0x70>
 800b808:	89a3      	ldrh	r3, [r4, #12]
 800b80a:	f023 0303 	bic.w	r3, r3, #3
 800b80e:	f043 0301 	orr.w	r3, r3, #1
 800b812:	81a3      	strh	r3, [r4, #12]
 800b814:	89a3      	ldrh	r3, [r4, #12]
 800b816:	431d      	orrs	r5, r3
 800b818:	81a5      	strh	r5, [r4, #12]
 800b81a:	e7cf      	b.n	800b7bc <__smakebuf_r+0x18>

0800b81c <_fstat_r>:
 800b81c:	b538      	push	{r3, r4, r5, lr}
 800b81e:	4d07      	ldr	r5, [pc, #28]	@ (800b83c <_fstat_r+0x20>)
 800b820:	2300      	movs	r3, #0
 800b822:	4604      	mov	r4, r0
 800b824:	4608      	mov	r0, r1
 800b826:	4611      	mov	r1, r2
 800b828:	602b      	str	r3, [r5, #0]
 800b82a:	f7f6 fe82 	bl	8002532 <_fstat>
 800b82e:	1c43      	adds	r3, r0, #1
 800b830:	d102      	bne.n	800b838 <_fstat_r+0x1c>
 800b832:	682b      	ldr	r3, [r5, #0]
 800b834:	b103      	cbz	r3, 800b838 <_fstat_r+0x1c>
 800b836:	6023      	str	r3, [r4, #0]
 800b838:	bd38      	pop	{r3, r4, r5, pc}
 800b83a:	bf00      	nop
 800b83c:	200009bc 	.word	0x200009bc

0800b840 <_isatty_r>:
 800b840:	b538      	push	{r3, r4, r5, lr}
 800b842:	4d06      	ldr	r5, [pc, #24]	@ (800b85c <_isatty_r+0x1c>)
 800b844:	2300      	movs	r3, #0
 800b846:	4604      	mov	r4, r0
 800b848:	4608      	mov	r0, r1
 800b84a:	602b      	str	r3, [r5, #0]
 800b84c:	f7f6 fe81 	bl	8002552 <_isatty>
 800b850:	1c43      	adds	r3, r0, #1
 800b852:	d102      	bne.n	800b85a <_isatty_r+0x1a>
 800b854:	682b      	ldr	r3, [r5, #0]
 800b856:	b103      	cbz	r3, 800b85a <_isatty_r+0x1a>
 800b858:	6023      	str	r3, [r4, #0]
 800b85a:	bd38      	pop	{r3, r4, r5, pc}
 800b85c:	200009bc 	.word	0x200009bc

0800b860 <_raise_r>:
 800b860:	291f      	cmp	r1, #31
 800b862:	b538      	push	{r3, r4, r5, lr}
 800b864:	4605      	mov	r5, r0
 800b866:	460c      	mov	r4, r1
 800b868:	d904      	bls.n	800b874 <_raise_r+0x14>
 800b86a:	2316      	movs	r3, #22
 800b86c:	6003      	str	r3, [r0, #0]
 800b86e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b872:	bd38      	pop	{r3, r4, r5, pc}
 800b874:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b876:	b112      	cbz	r2, 800b87e <_raise_r+0x1e>
 800b878:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b87c:	b94b      	cbnz	r3, 800b892 <_raise_r+0x32>
 800b87e:	4628      	mov	r0, r5
 800b880:	f000 f830 	bl	800b8e4 <_getpid_r>
 800b884:	4622      	mov	r2, r4
 800b886:	4601      	mov	r1, r0
 800b888:	4628      	mov	r0, r5
 800b88a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b88e:	f000 b817 	b.w	800b8c0 <_kill_r>
 800b892:	2b01      	cmp	r3, #1
 800b894:	d00a      	beq.n	800b8ac <_raise_r+0x4c>
 800b896:	1c59      	adds	r1, r3, #1
 800b898:	d103      	bne.n	800b8a2 <_raise_r+0x42>
 800b89a:	2316      	movs	r3, #22
 800b89c:	6003      	str	r3, [r0, #0]
 800b89e:	2001      	movs	r0, #1
 800b8a0:	e7e7      	b.n	800b872 <_raise_r+0x12>
 800b8a2:	2100      	movs	r1, #0
 800b8a4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b8a8:	4620      	mov	r0, r4
 800b8aa:	4798      	blx	r3
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	e7e0      	b.n	800b872 <_raise_r+0x12>

0800b8b0 <raise>:
 800b8b0:	4b02      	ldr	r3, [pc, #8]	@ (800b8bc <raise+0xc>)
 800b8b2:	4601      	mov	r1, r0
 800b8b4:	6818      	ldr	r0, [r3, #0]
 800b8b6:	f7ff bfd3 	b.w	800b860 <_raise_r>
 800b8ba:	bf00      	nop
 800b8bc:	20000184 	.word	0x20000184

0800b8c0 <_kill_r>:
 800b8c0:	b538      	push	{r3, r4, r5, lr}
 800b8c2:	4d07      	ldr	r5, [pc, #28]	@ (800b8e0 <_kill_r+0x20>)
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	4604      	mov	r4, r0
 800b8c8:	4608      	mov	r0, r1
 800b8ca:	4611      	mov	r1, r2
 800b8cc:	602b      	str	r3, [r5, #0]
 800b8ce:	f7f6 fdd0 	bl	8002472 <_kill>
 800b8d2:	1c43      	adds	r3, r0, #1
 800b8d4:	d102      	bne.n	800b8dc <_kill_r+0x1c>
 800b8d6:	682b      	ldr	r3, [r5, #0]
 800b8d8:	b103      	cbz	r3, 800b8dc <_kill_r+0x1c>
 800b8da:	6023      	str	r3, [r4, #0]
 800b8dc:	bd38      	pop	{r3, r4, r5, pc}
 800b8de:	bf00      	nop
 800b8e0:	200009bc 	.word	0x200009bc

0800b8e4 <_getpid_r>:
 800b8e4:	f7f6 bdbd 	b.w	8002462 <_getpid>

0800b8e8 <cosf>:
 800b8e8:	ee10 3a10 	vmov	r3, s0
 800b8ec:	b507      	push	{r0, r1, r2, lr}
 800b8ee:	4a1e      	ldr	r2, [pc, #120]	@ (800b968 <cosf+0x80>)
 800b8f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	d806      	bhi.n	800b906 <cosf+0x1e>
 800b8f8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800b96c <cosf+0x84>
 800b8fc:	b003      	add	sp, #12
 800b8fe:	f85d eb04 	ldr.w	lr, [sp], #4
 800b902:	f000 b87b 	b.w	800b9fc <__kernel_cosf>
 800b906:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b90a:	d304      	bcc.n	800b916 <cosf+0x2e>
 800b90c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b910:	b003      	add	sp, #12
 800b912:	f85d fb04 	ldr.w	pc, [sp], #4
 800b916:	4668      	mov	r0, sp
 800b918:	f000 f910 	bl	800bb3c <__ieee754_rem_pio2f>
 800b91c:	f000 0003 	and.w	r0, r0, #3
 800b920:	2801      	cmp	r0, #1
 800b922:	d009      	beq.n	800b938 <cosf+0x50>
 800b924:	2802      	cmp	r0, #2
 800b926:	d010      	beq.n	800b94a <cosf+0x62>
 800b928:	b9b0      	cbnz	r0, 800b958 <cosf+0x70>
 800b92a:	eddd 0a01 	vldr	s1, [sp, #4]
 800b92e:	ed9d 0a00 	vldr	s0, [sp]
 800b932:	f000 f863 	bl	800b9fc <__kernel_cosf>
 800b936:	e7eb      	b.n	800b910 <cosf+0x28>
 800b938:	eddd 0a01 	vldr	s1, [sp, #4]
 800b93c:	ed9d 0a00 	vldr	s0, [sp]
 800b940:	f000 f8b4 	bl	800baac <__kernel_sinf>
 800b944:	eeb1 0a40 	vneg.f32	s0, s0
 800b948:	e7e2      	b.n	800b910 <cosf+0x28>
 800b94a:	eddd 0a01 	vldr	s1, [sp, #4]
 800b94e:	ed9d 0a00 	vldr	s0, [sp]
 800b952:	f000 f853 	bl	800b9fc <__kernel_cosf>
 800b956:	e7f5      	b.n	800b944 <cosf+0x5c>
 800b958:	eddd 0a01 	vldr	s1, [sp, #4]
 800b95c:	ed9d 0a00 	vldr	s0, [sp]
 800b960:	2001      	movs	r0, #1
 800b962:	f000 f8a3 	bl	800baac <__kernel_sinf>
 800b966:	e7d3      	b.n	800b910 <cosf+0x28>
 800b968:	3f490fd8 	.word	0x3f490fd8
 800b96c:	00000000 	.word	0x00000000

0800b970 <sinf>:
 800b970:	ee10 3a10 	vmov	r3, s0
 800b974:	b507      	push	{r0, r1, r2, lr}
 800b976:	4a1f      	ldr	r2, [pc, #124]	@ (800b9f4 <sinf+0x84>)
 800b978:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b97c:	4293      	cmp	r3, r2
 800b97e:	d807      	bhi.n	800b990 <sinf+0x20>
 800b980:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800b9f8 <sinf+0x88>
 800b984:	2000      	movs	r0, #0
 800b986:	b003      	add	sp, #12
 800b988:	f85d eb04 	ldr.w	lr, [sp], #4
 800b98c:	f000 b88e 	b.w	800baac <__kernel_sinf>
 800b990:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b994:	d304      	bcc.n	800b9a0 <sinf+0x30>
 800b996:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b99a:	b003      	add	sp, #12
 800b99c:	f85d fb04 	ldr.w	pc, [sp], #4
 800b9a0:	4668      	mov	r0, sp
 800b9a2:	f000 f8cb 	bl	800bb3c <__ieee754_rem_pio2f>
 800b9a6:	f000 0003 	and.w	r0, r0, #3
 800b9aa:	2801      	cmp	r0, #1
 800b9ac:	d00a      	beq.n	800b9c4 <sinf+0x54>
 800b9ae:	2802      	cmp	r0, #2
 800b9b0:	d00f      	beq.n	800b9d2 <sinf+0x62>
 800b9b2:	b9c0      	cbnz	r0, 800b9e6 <sinf+0x76>
 800b9b4:	eddd 0a01 	vldr	s1, [sp, #4]
 800b9b8:	ed9d 0a00 	vldr	s0, [sp]
 800b9bc:	2001      	movs	r0, #1
 800b9be:	f000 f875 	bl	800baac <__kernel_sinf>
 800b9c2:	e7ea      	b.n	800b99a <sinf+0x2a>
 800b9c4:	eddd 0a01 	vldr	s1, [sp, #4]
 800b9c8:	ed9d 0a00 	vldr	s0, [sp]
 800b9cc:	f000 f816 	bl	800b9fc <__kernel_cosf>
 800b9d0:	e7e3      	b.n	800b99a <sinf+0x2a>
 800b9d2:	eddd 0a01 	vldr	s1, [sp, #4]
 800b9d6:	ed9d 0a00 	vldr	s0, [sp]
 800b9da:	2001      	movs	r0, #1
 800b9dc:	f000 f866 	bl	800baac <__kernel_sinf>
 800b9e0:	eeb1 0a40 	vneg.f32	s0, s0
 800b9e4:	e7d9      	b.n	800b99a <sinf+0x2a>
 800b9e6:	eddd 0a01 	vldr	s1, [sp, #4]
 800b9ea:	ed9d 0a00 	vldr	s0, [sp]
 800b9ee:	f000 f805 	bl	800b9fc <__kernel_cosf>
 800b9f2:	e7f5      	b.n	800b9e0 <sinf+0x70>
 800b9f4:	3f490fd8 	.word	0x3f490fd8
 800b9f8:	00000000 	.word	0x00000000

0800b9fc <__kernel_cosf>:
 800b9fc:	ee10 3a10 	vmov	r3, s0
 800ba00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba04:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ba08:	eef0 6a40 	vmov.f32	s13, s0
 800ba0c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ba10:	d204      	bcs.n	800ba1c <__kernel_cosf+0x20>
 800ba12:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800ba16:	ee17 2a90 	vmov	r2, s15
 800ba1a:	b342      	cbz	r2, 800ba6e <__kernel_cosf+0x72>
 800ba1c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800ba20:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800ba8c <__kernel_cosf+0x90>
 800ba24:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800ba90 <__kernel_cosf+0x94>
 800ba28:	4a1a      	ldr	r2, [pc, #104]	@ (800ba94 <__kernel_cosf+0x98>)
 800ba2a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ba2e:	4293      	cmp	r3, r2
 800ba30:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ba98 <__kernel_cosf+0x9c>
 800ba34:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ba38:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800ba9c <__kernel_cosf+0xa0>
 800ba3c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ba40:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800baa0 <__kernel_cosf+0xa4>
 800ba44:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ba48:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800baa4 <__kernel_cosf+0xa8>
 800ba4c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ba50:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ba54:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ba58:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ba5c:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ba60:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba64:	d804      	bhi.n	800ba70 <__kernel_cosf+0x74>
 800ba66:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ba6a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ba6e:	4770      	bx	lr
 800ba70:	4a0d      	ldr	r2, [pc, #52]	@ (800baa8 <__kernel_cosf+0xac>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	bf9a      	itte	ls
 800ba76:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800ba7a:	ee07 3a10 	vmovls	s14, r3
 800ba7e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800ba82:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ba86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba8a:	e7ec      	b.n	800ba66 <__kernel_cosf+0x6a>
 800ba8c:	ad47d74e 	.word	0xad47d74e
 800ba90:	310f74f6 	.word	0x310f74f6
 800ba94:	3e999999 	.word	0x3e999999
 800ba98:	b493f27c 	.word	0xb493f27c
 800ba9c:	37d00d01 	.word	0x37d00d01
 800baa0:	bab60b61 	.word	0xbab60b61
 800baa4:	3d2aaaab 	.word	0x3d2aaaab
 800baa8:	3f480000 	.word	0x3f480000

0800baac <__kernel_sinf>:
 800baac:	ee10 3a10 	vmov	r3, s0
 800bab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bab4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800bab8:	d204      	bcs.n	800bac4 <__kernel_sinf+0x18>
 800baba:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800babe:	ee17 3a90 	vmov	r3, s15
 800bac2:	b35b      	cbz	r3, 800bb1c <__kernel_sinf+0x70>
 800bac4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800bac8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bb20 <__kernel_sinf+0x74>
 800bacc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800bb24 <__kernel_sinf+0x78>
 800bad0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bad4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800bb28 <__kernel_sinf+0x7c>
 800bad8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800badc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800bb2c <__kernel_sinf+0x80>
 800bae0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bae4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800bb30 <__kernel_sinf+0x84>
 800bae8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800baec:	eee6 7a07 	vfma.f32	s15, s12, s14
 800baf0:	b930      	cbnz	r0, 800bb00 <__kernel_sinf+0x54>
 800baf2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800bb34 <__kernel_sinf+0x88>
 800baf6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bafa:	eea6 0a26 	vfma.f32	s0, s12, s13
 800bafe:	4770      	bx	lr
 800bb00:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bb04:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800bb08:	eee0 7a86 	vfma.f32	s15, s1, s12
 800bb0c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800bb10:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800bb38 <__kernel_sinf+0x8c>
 800bb14:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800bb18:	ee30 0a60 	vsub.f32	s0, s0, s1
 800bb1c:	4770      	bx	lr
 800bb1e:	bf00      	nop
 800bb20:	2f2ec9d3 	.word	0x2f2ec9d3
 800bb24:	b2d72f34 	.word	0xb2d72f34
 800bb28:	3638ef1b 	.word	0x3638ef1b
 800bb2c:	b9500d01 	.word	0xb9500d01
 800bb30:	3c088889 	.word	0x3c088889
 800bb34:	be2aaaab 	.word	0xbe2aaaab
 800bb38:	3e2aaaab 	.word	0x3e2aaaab

0800bb3c <__ieee754_rem_pio2f>:
 800bb3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb3e:	ee10 6a10 	vmov	r6, s0
 800bb42:	4b88      	ldr	r3, [pc, #544]	@ (800bd64 <__ieee754_rem_pio2f+0x228>)
 800bb44:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800bb48:	429d      	cmp	r5, r3
 800bb4a:	b087      	sub	sp, #28
 800bb4c:	4604      	mov	r4, r0
 800bb4e:	d805      	bhi.n	800bb5c <__ieee754_rem_pio2f+0x20>
 800bb50:	2300      	movs	r3, #0
 800bb52:	ed80 0a00 	vstr	s0, [r0]
 800bb56:	6043      	str	r3, [r0, #4]
 800bb58:	2000      	movs	r0, #0
 800bb5a:	e022      	b.n	800bba2 <__ieee754_rem_pio2f+0x66>
 800bb5c:	4b82      	ldr	r3, [pc, #520]	@ (800bd68 <__ieee754_rem_pio2f+0x22c>)
 800bb5e:	429d      	cmp	r5, r3
 800bb60:	d83a      	bhi.n	800bbd8 <__ieee754_rem_pio2f+0x9c>
 800bb62:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bb66:	2e00      	cmp	r6, #0
 800bb68:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800bd6c <__ieee754_rem_pio2f+0x230>
 800bb6c:	4a80      	ldr	r2, [pc, #512]	@ (800bd70 <__ieee754_rem_pio2f+0x234>)
 800bb6e:	f023 030f 	bic.w	r3, r3, #15
 800bb72:	dd18      	ble.n	800bba6 <__ieee754_rem_pio2f+0x6a>
 800bb74:	4293      	cmp	r3, r2
 800bb76:	ee70 7a47 	vsub.f32	s15, s0, s14
 800bb7a:	bf09      	itett	eq
 800bb7c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800bd74 <__ieee754_rem_pio2f+0x238>
 800bb80:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800bd78 <__ieee754_rem_pio2f+0x23c>
 800bb84:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800bd7c <__ieee754_rem_pio2f+0x240>
 800bb88:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800bb8c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800bb90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb94:	ed80 7a00 	vstr	s14, [r0]
 800bb98:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bb9c:	edc0 7a01 	vstr	s15, [r0, #4]
 800bba0:	2001      	movs	r0, #1
 800bba2:	b007      	add	sp, #28
 800bba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bba6:	4293      	cmp	r3, r2
 800bba8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800bbac:	bf09      	itett	eq
 800bbae:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800bd74 <__ieee754_rem_pio2f+0x238>
 800bbb2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800bd78 <__ieee754_rem_pio2f+0x23c>
 800bbb6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800bd7c <__ieee754_rem_pio2f+0x240>
 800bbba:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800bbbe:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bbc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbc6:	ed80 7a00 	vstr	s14, [r0]
 800bbca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbce:	edc0 7a01 	vstr	s15, [r0, #4]
 800bbd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bbd6:	e7e4      	b.n	800bba2 <__ieee754_rem_pio2f+0x66>
 800bbd8:	4b69      	ldr	r3, [pc, #420]	@ (800bd80 <__ieee754_rem_pio2f+0x244>)
 800bbda:	429d      	cmp	r5, r3
 800bbdc:	d873      	bhi.n	800bcc6 <__ieee754_rem_pio2f+0x18a>
 800bbde:	f000 f8dd 	bl	800bd9c <fabsf>
 800bbe2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800bd84 <__ieee754_rem_pio2f+0x248>
 800bbe6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bbea:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bbee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bbf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bbf6:	ee17 0a90 	vmov	r0, s15
 800bbfa:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800bd6c <__ieee754_rem_pio2f+0x230>
 800bbfe:	eea7 0a67 	vfms.f32	s0, s14, s15
 800bc02:	281f      	cmp	r0, #31
 800bc04:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800bd78 <__ieee754_rem_pio2f+0x23c>
 800bc08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc0c:	eeb1 6a47 	vneg.f32	s12, s14
 800bc10:	ee70 6a67 	vsub.f32	s13, s0, s15
 800bc14:	ee16 1a90 	vmov	r1, s13
 800bc18:	dc09      	bgt.n	800bc2e <__ieee754_rem_pio2f+0xf2>
 800bc1a:	4a5b      	ldr	r2, [pc, #364]	@ (800bd88 <__ieee754_rem_pio2f+0x24c>)
 800bc1c:	1e47      	subs	r7, r0, #1
 800bc1e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bc22:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800bc26:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800bc2a:	4293      	cmp	r3, r2
 800bc2c:	d107      	bne.n	800bc3e <__ieee754_rem_pio2f+0x102>
 800bc2e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800bc32:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800bc36:	2a08      	cmp	r2, #8
 800bc38:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800bc3c:	dc14      	bgt.n	800bc68 <__ieee754_rem_pio2f+0x12c>
 800bc3e:	6021      	str	r1, [r4, #0]
 800bc40:	ed94 7a00 	vldr	s14, [r4]
 800bc44:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bc48:	2e00      	cmp	r6, #0
 800bc4a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bc4e:	ed84 0a01 	vstr	s0, [r4, #4]
 800bc52:	daa6      	bge.n	800bba2 <__ieee754_rem_pio2f+0x66>
 800bc54:	eeb1 7a47 	vneg.f32	s14, s14
 800bc58:	eeb1 0a40 	vneg.f32	s0, s0
 800bc5c:	ed84 7a00 	vstr	s14, [r4]
 800bc60:	ed84 0a01 	vstr	s0, [r4, #4]
 800bc64:	4240      	negs	r0, r0
 800bc66:	e79c      	b.n	800bba2 <__ieee754_rem_pio2f+0x66>
 800bc68:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800bd74 <__ieee754_rem_pio2f+0x238>
 800bc6c:	eef0 6a40 	vmov.f32	s13, s0
 800bc70:	eee6 6a25 	vfma.f32	s13, s12, s11
 800bc74:	ee70 7a66 	vsub.f32	s15, s0, s13
 800bc78:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bc7c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800bd7c <__ieee754_rem_pio2f+0x240>
 800bc80:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800bc84:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800bc88:	ee15 2a90 	vmov	r2, s11
 800bc8c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800bc90:	1a5b      	subs	r3, r3, r1
 800bc92:	2b19      	cmp	r3, #25
 800bc94:	dc04      	bgt.n	800bca0 <__ieee754_rem_pio2f+0x164>
 800bc96:	edc4 5a00 	vstr	s11, [r4]
 800bc9a:	eeb0 0a66 	vmov.f32	s0, s13
 800bc9e:	e7cf      	b.n	800bc40 <__ieee754_rem_pio2f+0x104>
 800bca0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800bd8c <__ieee754_rem_pio2f+0x250>
 800bca4:	eeb0 0a66 	vmov.f32	s0, s13
 800bca8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800bcac:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800bcb0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800bd90 <__ieee754_rem_pio2f+0x254>
 800bcb4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bcb8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800bcbc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800bcc0:	ed84 7a00 	vstr	s14, [r4]
 800bcc4:	e7bc      	b.n	800bc40 <__ieee754_rem_pio2f+0x104>
 800bcc6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800bcca:	d306      	bcc.n	800bcda <__ieee754_rem_pio2f+0x19e>
 800bccc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800bcd0:	edc0 7a01 	vstr	s15, [r0, #4]
 800bcd4:	edc0 7a00 	vstr	s15, [r0]
 800bcd8:	e73e      	b.n	800bb58 <__ieee754_rem_pio2f+0x1c>
 800bcda:	15ea      	asrs	r2, r5, #23
 800bcdc:	3a86      	subs	r2, #134	@ 0x86
 800bcde:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800bce2:	ee07 3a90 	vmov	s15, r3
 800bce6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bcea:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800bd94 <__ieee754_rem_pio2f+0x258>
 800bcee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bcf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bcf6:	ed8d 7a03 	vstr	s14, [sp, #12]
 800bcfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bcfe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bd02:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bd06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bd0a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800bd0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bd12:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bd16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd1a:	edcd 7a05 	vstr	s15, [sp, #20]
 800bd1e:	d11e      	bne.n	800bd5e <__ieee754_rem_pio2f+0x222>
 800bd20:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800bd24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd28:	bf0c      	ite	eq
 800bd2a:	2301      	moveq	r3, #1
 800bd2c:	2302      	movne	r3, #2
 800bd2e:	491a      	ldr	r1, [pc, #104]	@ (800bd98 <__ieee754_rem_pio2f+0x25c>)
 800bd30:	9101      	str	r1, [sp, #4]
 800bd32:	2102      	movs	r1, #2
 800bd34:	9100      	str	r1, [sp, #0]
 800bd36:	a803      	add	r0, sp, #12
 800bd38:	4621      	mov	r1, r4
 800bd3a:	f000 f837 	bl	800bdac <__kernel_rem_pio2f>
 800bd3e:	2e00      	cmp	r6, #0
 800bd40:	f6bf af2f 	bge.w	800bba2 <__ieee754_rem_pio2f+0x66>
 800bd44:	edd4 7a00 	vldr	s15, [r4]
 800bd48:	eef1 7a67 	vneg.f32	s15, s15
 800bd4c:	edc4 7a00 	vstr	s15, [r4]
 800bd50:	edd4 7a01 	vldr	s15, [r4, #4]
 800bd54:	eef1 7a67 	vneg.f32	s15, s15
 800bd58:	edc4 7a01 	vstr	s15, [r4, #4]
 800bd5c:	e782      	b.n	800bc64 <__ieee754_rem_pio2f+0x128>
 800bd5e:	2303      	movs	r3, #3
 800bd60:	e7e5      	b.n	800bd2e <__ieee754_rem_pio2f+0x1f2>
 800bd62:	bf00      	nop
 800bd64:	3f490fd8 	.word	0x3f490fd8
 800bd68:	4016cbe3 	.word	0x4016cbe3
 800bd6c:	3fc90f80 	.word	0x3fc90f80
 800bd70:	3fc90fd0 	.word	0x3fc90fd0
 800bd74:	37354400 	.word	0x37354400
 800bd78:	37354443 	.word	0x37354443
 800bd7c:	2e85a308 	.word	0x2e85a308
 800bd80:	43490f80 	.word	0x43490f80
 800bd84:	3f22f984 	.word	0x3f22f984
 800bd88:	08010fec 	.word	0x08010fec
 800bd8c:	2e85a300 	.word	0x2e85a300
 800bd90:	248d3132 	.word	0x248d3132
 800bd94:	43800000 	.word	0x43800000
 800bd98:	0801106c 	.word	0x0801106c

0800bd9c <fabsf>:
 800bd9c:	ee10 3a10 	vmov	r3, s0
 800bda0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bda4:	ee00 3a10 	vmov	s0, r3
 800bda8:	4770      	bx	lr
	...

0800bdac <__kernel_rem_pio2f>:
 800bdac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdb0:	ed2d 8b04 	vpush	{d8-d9}
 800bdb4:	b0d9      	sub	sp, #356	@ 0x164
 800bdb6:	4690      	mov	r8, r2
 800bdb8:	9001      	str	r0, [sp, #4]
 800bdba:	4ab9      	ldr	r2, [pc, #740]	@ (800c0a0 <__kernel_rem_pio2f+0x2f4>)
 800bdbc:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800bdbe:	f118 0f04 	cmn.w	r8, #4
 800bdc2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800bdc6:	460f      	mov	r7, r1
 800bdc8:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800bdcc:	db27      	blt.n	800be1e <__kernel_rem_pio2f+0x72>
 800bdce:	f1b8 0203 	subs.w	r2, r8, #3
 800bdd2:	bf48      	it	mi
 800bdd4:	f108 0204 	addmi.w	r2, r8, #4
 800bdd8:	10d2      	asrs	r2, r2, #3
 800bdda:	1c55      	adds	r5, r2, #1
 800bddc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800bdde:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800c0b0 <__kernel_rem_pio2f+0x304>
 800bde2:	00e8      	lsls	r0, r5, #3
 800bde4:	eba2 060b 	sub.w	r6, r2, fp
 800bde8:	9002      	str	r0, [sp, #8]
 800bdea:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800bdee:	eb0a 0c0b 	add.w	ip, sl, fp
 800bdf2:	ac1c      	add	r4, sp, #112	@ 0x70
 800bdf4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800bdf8:	2000      	movs	r0, #0
 800bdfa:	4560      	cmp	r0, ip
 800bdfc:	dd11      	ble.n	800be22 <__kernel_rem_pio2f+0x76>
 800bdfe:	a91c      	add	r1, sp, #112	@ 0x70
 800be00:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800be04:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800be08:	f04f 0c00 	mov.w	ip, #0
 800be0c:	45d4      	cmp	ip, sl
 800be0e:	dc27      	bgt.n	800be60 <__kernel_rem_pio2f+0xb4>
 800be10:	f8dd e004 	ldr.w	lr, [sp, #4]
 800be14:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800c0b0 <__kernel_rem_pio2f+0x304>
 800be18:	4606      	mov	r6, r0
 800be1a:	2400      	movs	r4, #0
 800be1c:	e016      	b.n	800be4c <__kernel_rem_pio2f+0xa0>
 800be1e:	2200      	movs	r2, #0
 800be20:	e7db      	b.n	800bdda <__kernel_rem_pio2f+0x2e>
 800be22:	42c6      	cmn	r6, r0
 800be24:	bf5d      	ittte	pl
 800be26:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800be2a:	ee07 1a90 	vmovpl	s15, r1
 800be2e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800be32:	eef0 7a47 	vmovmi.f32	s15, s14
 800be36:	ece4 7a01 	vstmia	r4!, {s15}
 800be3a:	3001      	adds	r0, #1
 800be3c:	e7dd      	b.n	800bdfa <__kernel_rem_pio2f+0x4e>
 800be3e:	ecfe 6a01 	vldmia	lr!, {s13}
 800be42:	ed96 7a00 	vldr	s14, [r6]
 800be46:	eee6 7a87 	vfma.f32	s15, s13, s14
 800be4a:	3401      	adds	r4, #1
 800be4c:	455c      	cmp	r4, fp
 800be4e:	f1a6 0604 	sub.w	r6, r6, #4
 800be52:	ddf4      	ble.n	800be3e <__kernel_rem_pio2f+0x92>
 800be54:	ece9 7a01 	vstmia	r9!, {s15}
 800be58:	f10c 0c01 	add.w	ip, ip, #1
 800be5c:	3004      	adds	r0, #4
 800be5e:	e7d5      	b.n	800be0c <__kernel_rem_pio2f+0x60>
 800be60:	a908      	add	r1, sp, #32
 800be62:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be66:	9104      	str	r1, [sp, #16]
 800be68:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800be6a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800c0ac <__kernel_rem_pio2f+0x300>
 800be6e:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800c0a8 <__kernel_rem_pio2f+0x2fc>
 800be72:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800be76:	9203      	str	r2, [sp, #12]
 800be78:	4654      	mov	r4, sl
 800be7a:	00a2      	lsls	r2, r4, #2
 800be7c:	9205      	str	r2, [sp, #20]
 800be7e:	aa58      	add	r2, sp, #352	@ 0x160
 800be80:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800be84:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800be88:	a944      	add	r1, sp, #272	@ 0x110
 800be8a:	aa08      	add	r2, sp, #32
 800be8c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800be90:	4694      	mov	ip, r2
 800be92:	4626      	mov	r6, r4
 800be94:	2e00      	cmp	r6, #0
 800be96:	f1a0 0004 	sub.w	r0, r0, #4
 800be9a:	dc4c      	bgt.n	800bf36 <__kernel_rem_pio2f+0x18a>
 800be9c:	4628      	mov	r0, r5
 800be9e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bea2:	f000 fa39 	bl	800c318 <scalbnf>
 800bea6:	eeb0 8a40 	vmov.f32	s16, s0
 800beaa:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800beae:	ee28 0a00 	vmul.f32	s0, s16, s0
 800beb2:	f000 f9ed 	bl	800c290 <floorf>
 800beb6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800beba:	eea0 8a67 	vfms.f32	s16, s0, s15
 800bebe:	2d00      	cmp	r5, #0
 800bec0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bec4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800bec8:	ee17 9a90 	vmov	r9, s15
 800becc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bed0:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bed4:	dd41      	ble.n	800bf5a <__kernel_rem_pio2f+0x1ae>
 800bed6:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800beda:	a908      	add	r1, sp, #32
 800bedc:	f1c5 0e08 	rsb	lr, r5, #8
 800bee0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800bee4:	fa46 f00e 	asr.w	r0, r6, lr
 800bee8:	4481      	add	r9, r0
 800beea:	fa00 f00e 	lsl.w	r0, r0, lr
 800beee:	1a36      	subs	r6, r6, r0
 800bef0:	f1c5 0007 	rsb	r0, r5, #7
 800bef4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800bef8:	4106      	asrs	r6, r0
 800befa:	2e00      	cmp	r6, #0
 800befc:	dd3c      	ble.n	800bf78 <__kernel_rem_pio2f+0x1cc>
 800befe:	f04f 0e00 	mov.w	lr, #0
 800bf02:	f109 0901 	add.w	r9, r9, #1
 800bf06:	4670      	mov	r0, lr
 800bf08:	4574      	cmp	r4, lr
 800bf0a:	dc68      	bgt.n	800bfde <__kernel_rem_pio2f+0x232>
 800bf0c:	2d00      	cmp	r5, #0
 800bf0e:	dd03      	ble.n	800bf18 <__kernel_rem_pio2f+0x16c>
 800bf10:	2d01      	cmp	r5, #1
 800bf12:	d074      	beq.n	800bffe <__kernel_rem_pio2f+0x252>
 800bf14:	2d02      	cmp	r5, #2
 800bf16:	d07d      	beq.n	800c014 <__kernel_rem_pio2f+0x268>
 800bf18:	2e02      	cmp	r6, #2
 800bf1a:	d12d      	bne.n	800bf78 <__kernel_rem_pio2f+0x1cc>
 800bf1c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bf20:	ee30 8a48 	vsub.f32	s16, s0, s16
 800bf24:	b340      	cbz	r0, 800bf78 <__kernel_rem_pio2f+0x1cc>
 800bf26:	4628      	mov	r0, r5
 800bf28:	9306      	str	r3, [sp, #24]
 800bf2a:	f000 f9f5 	bl	800c318 <scalbnf>
 800bf2e:	9b06      	ldr	r3, [sp, #24]
 800bf30:	ee38 8a40 	vsub.f32	s16, s16, s0
 800bf34:	e020      	b.n	800bf78 <__kernel_rem_pio2f+0x1cc>
 800bf36:	ee60 7a28 	vmul.f32	s15, s0, s17
 800bf3a:	3e01      	subs	r6, #1
 800bf3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf44:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800bf48:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bf4c:	ecac 0a01 	vstmia	ip!, {s0}
 800bf50:	ed90 0a00 	vldr	s0, [r0]
 800bf54:	ee37 0a80 	vadd.f32	s0, s15, s0
 800bf58:	e79c      	b.n	800be94 <__kernel_rem_pio2f+0xe8>
 800bf5a:	d105      	bne.n	800bf68 <__kernel_rem_pio2f+0x1bc>
 800bf5c:	1e60      	subs	r0, r4, #1
 800bf5e:	a908      	add	r1, sp, #32
 800bf60:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800bf64:	11f6      	asrs	r6, r6, #7
 800bf66:	e7c8      	b.n	800befa <__kernel_rem_pio2f+0x14e>
 800bf68:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bf6c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800bf70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf74:	da31      	bge.n	800bfda <__kernel_rem_pio2f+0x22e>
 800bf76:	2600      	movs	r6, #0
 800bf78:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800bf7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf80:	f040 8098 	bne.w	800c0b4 <__kernel_rem_pio2f+0x308>
 800bf84:	1e60      	subs	r0, r4, #1
 800bf86:	2200      	movs	r2, #0
 800bf88:	4550      	cmp	r0, sl
 800bf8a:	da4b      	bge.n	800c024 <__kernel_rem_pio2f+0x278>
 800bf8c:	2a00      	cmp	r2, #0
 800bf8e:	d065      	beq.n	800c05c <__kernel_rem_pio2f+0x2b0>
 800bf90:	3c01      	subs	r4, #1
 800bf92:	ab08      	add	r3, sp, #32
 800bf94:	3d08      	subs	r5, #8
 800bf96:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d0f8      	beq.n	800bf90 <__kernel_rem_pio2f+0x1e4>
 800bf9e:	4628      	mov	r0, r5
 800bfa0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bfa4:	f000 f9b8 	bl	800c318 <scalbnf>
 800bfa8:	1c63      	adds	r3, r4, #1
 800bfaa:	aa44      	add	r2, sp, #272	@ 0x110
 800bfac:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800c0ac <__kernel_rem_pio2f+0x300>
 800bfb0:	0099      	lsls	r1, r3, #2
 800bfb2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800bfb6:	4623      	mov	r3, r4
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	f280 80a9 	bge.w	800c110 <__kernel_rem_pio2f+0x364>
 800bfbe:	4623      	mov	r3, r4
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	f2c0 80c7 	blt.w	800c154 <__kernel_rem_pio2f+0x3a8>
 800bfc6:	aa44      	add	r2, sp, #272	@ 0x110
 800bfc8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800bfcc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800c0a4 <__kernel_rem_pio2f+0x2f8>
 800bfd0:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800c0b0 <__kernel_rem_pio2f+0x304>
 800bfd4:	2000      	movs	r0, #0
 800bfd6:	1ae2      	subs	r2, r4, r3
 800bfd8:	e0b1      	b.n	800c13e <__kernel_rem_pio2f+0x392>
 800bfda:	2602      	movs	r6, #2
 800bfdc:	e78f      	b.n	800befe <__kernel_rem_pio2f+0x152>
 800bfde:	f852 1b04 	ldr.w	r1, [r2], #4
 800bfe2:	b948      	cbnz	r0, 800bff8 <__kernel_rem_pio2f+0x24c>
 800bfe4:	b121      	cbz	r1, 800bff0 <__kernel_rem_pio2f+0x244>
 800bfe6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800bfea:	f842 1c04 	str.w	r1, [r2, #-4]
 800bfee:	2101      	movs	r1, #1
 800bff0:	f10e 0e01 	add.w	lr, lr, #1
 800bff4:	4608      	mov	r0, r1
 800bff6:	e787      	b.n	800bf08 <__kernel_rem_pio2f+0x15c>
 800bff8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800bffc:	e7f5      	b.n	800bfea <__kernel_rem_pio2f+0x23e>
 800bffe:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800c002:	aa08      	add	r2, sp, #32
 800c004:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c008:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c00c:	a908      	add	r1, sp, #32
 800c00e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800c012:	e781      	b.n	800bf18 <__kernel_rem_pio2f+0x16c>
 800c014:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800c018:	aa08      	add	r2, sp, #32
 800c01a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c01e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c022:	e7f3      	b.n	800c00c <__kernel_rem_pio2f+0x260>
 800c024:	a908      	add	r1, sp, #32
 800c026:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800c02a:	3801      	subs	r0, #1
 800c02c:	430a      	orrs	r2, r1
 800c02e:	e7ab      	b.n	800bf88 <__kernel_rem_pio2f+0x1dc>
 800c030:	3201      	adds	r2, #1
 800c032:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800c036:	2e00      	cmp	r6, #0
 800c038:	d0fa      	beq.n	800c030 <__kernel_rem_pio2f+0x284>
 800c03a:	9905      	ldr	r1, [sp, #20]
 800c03c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800c040:	eb0d 0001 	add.w	r0, sp, r1
 800c044:	18e6      	adds	r6, r4, r3
 800c046:	a91c      	add	r1, sp, #112	@ 0x70
 800c048:	f104 0c01 	add.w	ip, r4, #1
 800c04c:	384c      	subs	r0, #76	@ 0x4c
 800c04e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800c052:	4422      	add	r2, r4
 800c054:	4562      	cmp	r2, ip
 800c056:	da04      	bge.n	800c062 <__kernel_rem_pio2f+0x2b6>
 800c058:	4614      	mov	r4, r2
 800c05a:	e70e      	b.n	800be7a <__kernel_rem_pio2f+0xce>
 800c05c:	9804      	ldr	r0, [sp, #16]
 800c05e:	2201      	movs	r2, #1
 800c060:	e7e7      	b.n	800c032 <__kernel_rem_pio2f+0x286>
 800c062:	9903      	ldr	r1, [sp, #12]
 800c064:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c068:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800c06c:	9105      	str	r1, [sp, #20]
 800c06e:	ee07 1a90 	vmov	s15, r1
 800c072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c076:	2400      	movs	r4, #0
 800c078:	ece6 7a01 	vstmia	r6!, {s15}
 800c07c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800c0b0 <__kernel_rem_pio2f+0x304>
 800c080:	46b1      	mov	r9, r6
 800c082:	455c      	cmp	r4, fp
 800c084:	dd04      	ble.n	800c090 <__kernel_rem_pio2f+0x2e4>
 800c086:	ece0 7a01 	vstmia	r0!, {s15}
 800c08a:	f10c 0c01 	add.w	ip, ip, #1
 800c08e:	e7e1      	b.n	800c054 <__kernel_rem_pio2f+0x2a8>
 800c090:	ecfe 6a01 	vldmia	lr!, {s13}
 800c094:	ed39 7a01 	vldmdb	r9!, {s14}
 800c098:	3401      	adds	r4, #1
 800c09a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c09e:	e7f0      	b.n	800c082 <__kernel_rem_pio2f+0x2d6>
 800c0a0:	080113b0 	.word	0x080113b0
 800c0a4:	08011384 	.word	0x08011384
 800c0a8:	43800000 	.word	0x43800000
 800c0ac:	3b800000 	.word	0x3b800000
 800c0b0:	00000000 	.word	0x00000000
 800c0b4:	9b02      	ldr	r3, [sp, #8]
 800c0b6:	eeb0 0a48 	vmov.f32	s0, s16
 800c0ba:	eba3 0008 	sub.w	r0, r3, r8
 800c0be:	f000 f92b 	bl	800c318 <scalbnf>
 800c0c2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800c0a8 <__kernel_rem_pio2f+0x2fc>
 800c0c6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800c0ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0ce:	db19      	blt.n	800c104 <__kernel_rem_pio2f+0x358>
 800c0d0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800c0ac <__kernel_rem_pio2f+0x300>
 800c0d4:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c0d8:	aa08      	add	r2, sp, #32
 800c0da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c0de:	3508      	adds	r5, #8
 800c0e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0e4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c0e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c0ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c0f0:	ee10 3a10 	vmov	r3, s0
 800c0f4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c0f8:	ee17 3a90 	vmov	r3, s15
 800c0fc:	3401      	adds	r4, #1
 800c0fe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c102:	e74c      	b.n	800bf9e <__kernel_rem_pio2f+0x1f2>
 800c104:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c108:	aa08      	add	r2, sp, #32
 800c10a:	ee10 3a10 	vmov	r3, s0
 800c10e:	e7f6      	b.n	800c0fe <__kernel_rem_pio2f+0x352>
 800c110:	a808      	add	r0, sp, #32
 800c112:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800c116:	9001      	str	r0, [sp, #4]
 800c118:	ee07 0a90 	vmov	s15, r0
 800c11c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c120:	3b01      	subs	r3, #1
 800c122:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c126:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c12a:	ed62 7a01 	vstmdb	r2!, {s15}
 800c12e:	e743      	b.n	800bfb8 <__kernel_rem_pio2f+0x20c>
 800c130:	ecfc 6a01 	vldmia	ip!, {s13}
 800c134:	ecb5 7a01 	vldmia	r5!, {s14}
 800c138:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c13c:	3001      	adds	r0, #1
 800c13e:	4550      	cmp	r0, sl
 800c140:	dc01      	bgt.n	800c146 <__kernel_rem_pio2f+0x39a>
 800c142:	4282      	cmp	r2, r0
 800c144:	daf4      	bge.n	800c130 <__kernel_rem_pio2f+0x384>
 800c146:	a858      	add	r0, sp, #352	@ 0x160
 800c148:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c14c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800c150:	3b01      	subs	r3, #1
 800c152:	e735      	b.n	800bfc0 <__kernel_rem_pio2f+0x214>
 800c154:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c156:	2b02      	cmp	r3, #2
 800c158:	dc09      	bgt.n	800c16e <__kernel_rem_pio2f+0x3c2>
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	dc2b      	bgt.n	800c1b6 <__kernel_rem_pio2f+0x40a>
 800c15e:	d044      	beq.n	800c1ea <__kernel_rem_pio2f+0x43e>
 800c160:	f009 0007 	and.w	r0, r9, #7
 800c164:	b059      	add	sp, #356	@ 0x164
 800c166:	ecbd 8b04 	vpop	{d8-d9}
 800c16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c16e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c170:	2b03      	cmp	r3, #3
 800c172:	d1f5      	bne.n	800c160 <__kernel_rem_pio2f+0x3b4>
 800c174:	aa30      	add	r2, sp, #192	@ 0xc0
 800c176:	1f0b      	subs	r3, r1, #4
 800c178:	4413      	add	r3, r2
 800c17a:	461a      	mov	r2, r3
 800c17c:	4620      	mov	r0, r4
 800c17e:	2800      	cmp	r0, #0
 800c180:	f1a2 0204 	sub.w	r2, r2, #4
 800c184:	dc52      	bgt.n	800c22c <__kernel_rem_pio2f+0x480>
 800c186:	4622      	mov	r2, r4
 800c188:	2a01      	cmp	r2, #1
 800c18a:	f1a3 0304 	sub.w	r3, r3, #4
 800c18e:	dc5d      	bgt.n	800c24c <__kernel_rem_pio2f+0x4a0>
 800c190:	ab30      	add	r3, sp, #192	@ 0xc0
 800c192:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800c0b0 <__kernel_rem_pio2f+0x304>
 800c196:	440b      	add	r3, r1
 800c198:	2c01      	cmp	r4, #1
 800c19a:	dc67      	bgt.n	800c26c <__kernel_rem_pio2f+0x4c0>
 800c19c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800c1a0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800c1a4:	2e00      	cmp	r6, #0
 800c1a6:	d167      	bne.n	800c278 <__kernel_rem_pio2f+0x4cc>
 800c1a8:	edc7 6a00 	vstr	s13, [r7]
 800c1ac:	ed87 7a01 	vstr	s14, [r7, #4]
 800c1b0:	edc7 7a02 	vstr	s15, [r7, #8]
 800c1b4:	e7d4      	b.n	800c160 <__kernel_rem_pio2f+0x3b4>
 800c1b6:	ab30      	add	r3, sp, #192	@ 0xc0
 800c1b8:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800c0b0 <__kernel_rem_pio2f+0x304>
 800c1bc:	440b      	add	r3, r1
 800c1be:	4622      	mov	r2, r4
 800c1c0:	2a00      	cmp	r2, #0
 800c1c2:	da24      	bge.n	800c20e <__kernel_rem_pio2f+0x462>
 800c1c4:	b34e      	cbz	r6, 800c21a <__kernel_rem_pio2f+0x46e>
 800c1c6:	eef1 7a47 	vneg.f32	s15, s14
 800c1ca:	edc7 7a00 	vstr	s15, [r7]
 800c1ce:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800c1d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c1d6:	aa31      	add	r2, sp, #196	@ 0xc4
 800c1d8:	2301      	movs	r3, #1
 800c1da:	429c      	cmp	r4, r3
 800c1dc:	da20      	bge.n	800c220 <__kernel_rem_pio2f+0x474>
 800c1de:	b10e      	cbz	r6, 800c1e4 <__kernel_rem_pio2f+0x438>
 800c1e0:	eef1 7a67 	vneg.f32	s15, s15
 800c1e4:	edc7 7a01 	vstr	s15, [r7, #4]
 800c1e8:	e7ba      	b.n	800c160 <__kernel_rem_pio2f+0x3b4>
 800c1ea:	ab30      	add	r3, sp, #192	@ 0xc0
 800c1ec:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800c0b0 <__kernel_rem_pio2f+0x304>
 800c1f0:	440b      	add	r3, r1
 800c1f2:	2c00      	cmp	r4, #0
 800c1f4:	da05      	bge.n	800c202 <__kernel_rem_pio2f+0x456>
 800c1f6:	b10e      	cbz	r6, 800c1fc <__kernel_rem_pio2f+0x450>
 800c1f8:	eef1 7a67 	vneg.f32	s15, s15
 800c1fc:	edc7 7a00 	vstr	s15, [r7]
 800c200:	e7ae      	b.n	800c160 <__kernel_rem_pio2f+0x3b4>
 800c202:	ed33 7a01 	vldmdb	r3!, {s14}
 800c206:	3c01      	subs	r4, #1
 800c208:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c20c:	e7f1      	b.n	800c1f2 <__kernel_rem_pio2f+0x446>
 800c20e:	ed73 7a01 	vldmdb	r3!, {s15}
 800c212:	3a01      	subs	r2, #1
 800c214:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c218:	e7d2      	b.n	800c1c0 <__kernel_rem_pio2f+0x414>
 800c21a:	eef0 7a47 	vmov.f32	s15, s14
 800c21e:	e7d4      	b.n	800c1ca <__kernel_rem_pio2f+0x41e>
 800c220:	ecb2 7a01 	vldmia	r2!, {s14}
 800c224:	3301      	adds	r3, #1
 800c226:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c22a:	e7d6      	b.n	800c1da <__kernel_rem_pio2f+0x42e>
 800c22c:	edd2 7a00 	vldr	s15, [r2]
 800c230:	edd2 6a01 	vldr	s13, [r2, #4]
 800c234:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c238:	3801      	subs	r0, #1
 800c23a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c23e:	ed82 7a00 	vstr	s14, [r2]
 800c242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c246:	edc2 7a01 	vstr	s15, [r2, #4]
 800c24a:	e798      	b.n	800c17e <__kernel_rem_pio2f+0x3d2>
 800c24c:	edd3 7a00 	vldr	s15, [r3]
 800c250:	edd3 6a01 	vldr	s13, [r3, #4]
 800c254:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c258:	3a01      	subs	r2, #1
 800c25a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c25e:	ed83 7a00 	vstr	s14, [r3]
 800c262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c266:	edc3 7a01 	vstr	s15, [r3, #4]
 800c26a:	e78d      	b.n	800c188 <__kernel_rem_pio2f+0x3dc>
 800c26c:	ed33 7a01 	vldmdb	r3!, {s14}
 800c270:	3c01      	subs	r4, #1
 800c272:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c276:	e78f      	b.n	800c198 <__kernel_rem_pio2f+0x3ec>
 800c278:	eef1 6a66 	vneg.f32	s13, s13
 800c27c:	eeb1 7a47 	vneg.f32	s14, s14
 800c280:	edc7 6a00 	vstr	s13, [r7]
 800c284:	ed87 7a01 	vstr	s14, [r7, #4]
 800c288:	eef1 7a67 	vneg.f32	s15, s15
 800c28c:	e790      	b.n	800c1b0 <__kernel_rem_pio2f+0x404>
 800c28e:	bf00      	nop

0800c290 <floorf>:
 800c290:	ee10 3a10 	vmov	r3, s0
 800c294:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c298:	3a7f      	subs	r2, #127	@ 0x7f
 800c29a:	2a16      	cmp	r2, #22
 800c29c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c2a0:	dc2b      	bgt.n	800c2fa <floorf+0x6a>
 800c2a2:	2a00      	cmp	r2, #0
 800c2a4:	da12      	bge.n	800c2cc <floorf+0x3c>
 800c2a6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c30c <floorf+0x7c>
 800c2aa:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c2ae:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c2b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2b6:	dd06      	ble.n	800c2c6 <floorf+0x36>
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	da24      	bge.n	800c306 <floorf+0x76>
 800c2bc:	2900      	cmp	r1, #0
 800c2be:	4b14      	ldr	r3, [pc, #80]	@ (800c310 <floorf+0x80>)
 800c2c0:	bf08      	it	eq
 800c2c2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800c2c6:	ee00 3a10 	vmov	s0, r3
 800c2ca:	4770      	bx	lr
 800c2cc:	4911      	ldr	r1, [pc, #68]	@ (800c314 <floorf+0x84>)
 800c2ce:	4111      	asrs	r1, r2
 800c2d0:	420b      	tst	r3, r1
 800c2d2:	d0fa      	beq.n	800c2ca <floorf+0x3a>
 800c2d4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800c30c <floorf+0x7c>
 800c2d8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c2dc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c2e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2e4:	ddef      	ble.n	800c2c6 <floorf+0x36>
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	bfbe      	ittt	lt
 800c2ea:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800c2ee:	fa40 f202 	asrlt.w	r2, r0, r2
 800c2f2:	189b      	addlt	r3, r3, r2
 800c2f4:	ea23 0301 	bic.w	r3, r3, r1
 800c2f8:	e7e5      	b.n	800c2c6 <floorf+0x36>
 800c2fa:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c2fe:	d3e4      	bcc.n	800c2ca <floorf+0x3a>
 800c300:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c304:	4770      	bx	lr
 800c306:	2300      	movs	r3, #0
 800c308:	e7dd      	b.n	800c2c6 <floorf+0x36>
 800c30a:	bf00      	nop
 800c30c:	7149f2ca 	.word	0x7149f2ca
 800c310:	bf800000 	.word	0xbf800000
 800c314:	007fffff 	.word	0x007fffff

0800c318 <scalbnf>:
 800c318:	ee10 3a10 	vmov	r3, s0
 800c31c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800c320:	d02b      	beq.n	800c37a <scalbnf+0x62>
 800c322:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c326:	d302      	bcc.n	800c32e <scalbnf+0x16>
 800c328:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c32c:	4770      	bx	lr
 800c32e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c332:	d123      	bne.n	800c37c <scalbnf+0x64>
 800c334:	4b24      	ldr	r3, [pc, #144]	@ (800c3c8 <scalbnf+0xb0>)
 800c336:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800c3cc <scalbnf+0xb4>
 800c33a:	4298      	cmp	r0, r3
 800c33c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c340:	db17      	blt.n	800c372 <scalbnf+0x5a>
 800c342:	ee10 3a10 	vmov	r3, s0
 800c346:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c34a:	3a19      	subs	r2, #25
 800c34c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c350:	4288      	cmp	r0, r1
 800c352:	dd15      	ble.n	800c380 <scalbnf+0x68>
 800c354:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800c3d0 <scalbnf+0xb8>
 800c358:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c3d4 <scalbnf+0xbc>
 800c35c:	ee10 3a10 	vmov	r3, s0
 800c360:	eeb0 7a67 	vmov.f32	s14, s15
 800c364:	2b00      	cmp	r3, #0
 800c366:	bfb8      	it	lt
 800c368:	eef0 7a66 	vmovlt.f32	s15, s13
 800c36c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c370:	4770      	bx	lr
 800c372:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c3d8 <scalbnf+0xc0>
 800c376:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c37a:	4770      	bx	lr
 800c37c:	0dd2      	lsrs	r2, r2, #23
 800c37e:	e7e5      	b.n	800c34c <scalbnf+0x34>
 800c380:	4410      	add	r0, r2
 800c382:	28fe      	cmp	r0, #254	@ 0xfe
 800c384:	dce6      	bgt.n	800c354 <scalbnf+0x3c>
 800c386:	2800      	cmp	r0, #0
 800c388:	dd06      	ble.n	800c398 <scalbnf+0x80>
 800c38a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c38e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c392:	ee00 3a10 	vmov	s0, r3
 800c396:	4770      	bx	lr
 800c398:	f110 0f16 	cmn.w	r0, #22
 800c39c:	da09      	bge.n	800c3b2 <scalbnf+0x9a>
 800c39e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800c3d8 <scalbnf+0xc0>
 800c3a2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c3dc <scalbnf+0xc4>
 800c3a6:	ee10 3a10 	vmov	r3, s0
 800c3aa:	eeb0 7a67 	vmov.f32	s14, s15
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	e7d9      	b.n	800c366 <scalbnf+0x4e>
 800c3b2:	3019      	adds	r0, #25
 800c3b4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c3b8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c3bc:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c3e0 <scalbnf+0xc8>
 800c3c0:	ee07 3a90 	vmov	s15, r3
 800c3c4:	e7d7      	b.n	800c376 <scalbnf+0x5e>
 800c3c6:	bf00      	nop
 800c3c8:	ffff3cb0 	.word	0xffff3cb0
 800c3cc:	4c000000 	.word	0x4c000000
 800c3d0:	7149f2ca 	.word	0x7149f2ca
 800c3d4:	f149f2ca 	.word	0xf149f2ca
 800c3d8:	0da24260 	.word	0x0da24260
 800c3dc:	8da24260 	.word	0x8da24260
 800c3e0:	33000000 	.word	0x33000000

0800c3e4 <_init>:
 800c3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3e6:	bf00      	nop
 800c3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3ea:	bc08      	pop	{r3}
 800c3ec:	469e      	mov	lr, r3
 800c3ee:	4770      	bx	lr

0800c3f0 <_fini>:
 800c3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3f2:	bf00      	nop
 800c3f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3f6:	bc08      	pop	{r3}
 800c3f8:	469e      	mov	lr, r3
 800c3fa:	4770      	bx	lr
