

================================================================
== Vitis HLS Report for 'convolution1_fix_Pipeline_Initialization_Conv1_Loop'
================================================================
* Date:           Sun Aug 21 14:56:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  6.952 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  93.330 ns|  93.330 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Initialization_Conv1_Loop  |        7|        7|         3|          1|          1|     6|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp1_V_11_2 = alloca i32 1"   --->   Operation 7 'alloca' 'tmp1_V_11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp1_V_11_9 = alloca i32 1"   --->   Operation 8 'alloca' 'tmp1_V_11_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp1_V_0_0 = alloca i32 1"   --->   Operation 9 'alloca' 'tmp1_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp1_V_1_0 = alloca i32 1"   --->   Operation 10 'alloca' 'tmp1_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp1_V_2_0 = alloca i32 1"   --->   Operation 11 'alloca' 'tmp1_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp1_V_4_0 = alloca i32 1"   --->   Operation 12 'alloca' 'tmp1_V_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp1_V_5_0 = alloca i32 1"   --->   Operation 13 'alloca' 'tmp1_V_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp1_V_11_6 = alloca i32 1"   --->   Operation 14 'alloca' 'tmp1_V_11_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1_V_11_4 = alloca i32 1"   --->   Operation 15 'alloca' 'tmp1_V_11_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp1_V_11_11 = alloca i32 1"   --->   Operation 16 'alloca' 'tmp1_V_11_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp1_V_11_13 = alloca i32 1"   --->   Operation 17 'alloca' 'tmp1_V_11_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_0, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65535, i16 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_2 = load i3 %r"   --->   Operation 23 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i3 %r_2"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln19 = icmp_eq  i3 %r_2, i3 6" [model_functions.cpp:19]   --->   Operation 26 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 27 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.65ns)   --->   "%add_ln19 = add i3 %r_2, i3 1" [model_functions.cpp:19]   --->   Operation 28 'add' 'add_ln19' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split4, void %.exitStub" [model_functions.cpp:19]   --->   Operation 29 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [model_functions.cpp:9]   --->   Operation 30 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln20 = icmp_ult  i3 %r_2, i3 3" [model_functions.cpp:20]   --->   Operation 31 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %empty, i2 1" [model_functions.cpp:20]   --->   Operation 32 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%j = select i1 %icmp_ln20, i2 %empty, i2 %add_ln20" [model_functions.cpp:20]   --->   Operation 33 'select' 'j' <Predicate = (!icmp_ln19)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 0" [model_functions.cpp:21]   --->   Operation 34 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %_ZN8ap_fixedILi12ELi12EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit81_ifconv, void" [model_functions.cpp:21]   --->   Operation 35 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [model_functions.cpp:21]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %i_load" [model_functions.cpp:21]   --->   Operation 37 'sext' 'sext_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%trunc_ln21 = trunc i16 %i_load" [model_functions.cpp:21]   --->   Operation 38 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.07ns)   --->   "%add_ln21 = add i17 %sext_ln21, i17 1" [model_functions.cpp:21]   --->   Operation 39 'add' 'add_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln21, i32 16" [model_functions.cpp:21]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i17 %add_ln21" [model_functions.cpp:21]   --->   Operation 41 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%xor_ln21 = xor i7 %trunc_ln21, i7 127" [model_functions.cpp:21]   --->   Operation 42 'xor' 'xor_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node sub_ln21)   --->   "%p_and_t_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 0, i7 %xor_ln21" [model_functions.cpp:21]   --->   Operation 43 'bitconcatenate' 'p_and_t_cast' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln21 = sub i16 0, i16 %p_and_t_cast" [model_functions.cpp:21]   --->   Operation 44 'sub' 'sub_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 0, i7 %trunc_ln21_1" [model_functions.cpp:21]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.80ns)   --->   "%select_ln21 = select i1 %tmp, i16 %sub_ln21, i16 %tmp_s" [model_functions.cpp:21]   --->   Operation 46 'select' 'select_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln21 = store i16 %select_ln21, i16 %i" [model_functions.cpp:21]   --->   Operation 47 'store' 'store_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln21 = br void %_ZN8ap_fixedILi12ELi12EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit81_ifconv" [model_functions.cpp:21]   --->   Operation 48 'br' 'br_ln21' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln19 = store i3 %add_ln19, i3 %r" [model_functions.cpp:19]   --->   Operation 49 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.95>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_4 = load i16 %i" [model_functions.cpp:24]   --->   Operation 50 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %i_4" [model_functions.cpp:24]   --->   Operation 51 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i16 %i_4" [model_functions.cpp:24]   --->   Operation 52 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_29_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln24_1, i2 0" [model_functions.cpp:24]   --->   Operation 53 'bitconcatenate' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln24 = sub i9 %tmp_29_cast, i9 %trunc_ln24" [model_functions.cpp:24]   --->   Operation 54 'sub' 'sub_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %j" [model_functions.cpp:24]   --->   Operation 55 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln24 = add i9 %sub_ln24, i9 %zext_ln24" [model_functions.cpp:24]   --->   Operation 56 'add' 'add_ln24' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i9 %add_ln24" [model_functions.cpp:24]   --->   Operation 57 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln24_1" [model_functions.cpp:24]   --->   Operation 58 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:24]   --->   Operation 59 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp1_V_11_2_load = load i12 %tmp1_V_11_2"   --->   Operation 114 'load' 'tmp1_V_11_2_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_load = load i12 %tmp1_V_11_9"   --->   Operation 115 'load' 'tmp1_V_11_9_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_load = load i12 %tmp1_V_0_0"   --->   Operation 116 'load' 'tmp1_V_0_0_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_load = load i12 %tmp1_V_1_0"   --->   Operation 117 'load' 'tmp1_V_1_0_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_load = load i12 %tmp1_V_2_0"   --->   Operation 118 'load' 'tmp1_V_2_0_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_load = load i12 %tmp1_V_4_0"   --->   Operation 119 'load' 'tmp1_V_4_0_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_load = load i12 %tmp1_V_5_0"   --->   Operation 120 'load' 'tmp1_V_5_0_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_load = load i12 %tmp1_V_11_6"   --->   Operation 121 'load' 'tmp1_V_11_6_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_load = load i12 %tmp1_V_11_4"   --->   Operation 122 'load' 'tmp1_V_11_4_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_load = load i12 %tmp1_V_11_11"   --->   Operation 123 'load' 'tmp1_V_11_11_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp1_V_11_13_load = load i12 %tmp1_V_11_13"   --->   Operation 124 'load' 'tmp1_V_11_13_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_0_out, i12 %tmp1_V_11_13_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_10_0_out, i12 %tmp1_V_11_11_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_4_out, i12 %tmp1_V_11_4_load"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_6_out, i12 %tmp1_V_11_6_load"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_5_0_out, i12 %tmp1_V_5_0_load"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_4_0_out, i12 %tmp1_V_4_0_load"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_2_0_out, i12 %tmp1_V_2_0_load"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_1_0_out, i12 %tmp1_V_1_0_load"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_0_0_out, i12 %tmp1_V_0_0_load"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_9_out, i12 %tmp1_V_11_9_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %tmp1_V_11_11_out, i12 %tmp1_V_11_2_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp1_V_11_2_load_1 = load i12 %tmp1_V_11_2" [model_functions.cpp:24]   --->   Operation 60 'load' 'tmp1_V_11_2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_load_1 = load i12 %tmp1_V_11_9" [model_functions.cpp:24]   --->   Operation 61 'load' 'tmp1_V_11_9_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_load_1 = load i12 %tmp1_V_0_0" [model_functions.cpp:23]   --->   Operation 62 'load' 'tmp1_V_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_load_1 = load i12 %tmp1_V_1_0" [model_functions.cpp:23]   --->   Operation 63 'load' 'tmp1_V_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_load_1 = load i12 %tmp1_V_2_0" [model_functions.cpp:23]   --->   Operation 64 'load' 'tmp1_V_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_load_1 = load i12 %tmp1_V_4_0" [model_functions.cpp:23]   --->   Operation 65 'load' 'tmp1_V_4_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_load_1 = load i12 %tmp1_V_5_0" [model_functions.cpp:23]   --->   Operation 66 'load' 'tmp1_V_5_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_load_1 = load i12 %tmp1_V_11_6" [model_functions.cpp:24]   --->   Operation 67 'load' 'tmp1_V_11_6_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_load_1 = load i12 %tmp1_V_11_4" [model_functions.cpp:24]   --->   Operation 68 'load' 'tmp1_V_11_4_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_load_1 = load i12 %tmp1_V_11_11" [model_functions.cpp:24]   --->   Operation 69 'load' 'tmp1_V_11_11_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp1_V_11_13_load_1 = load i12 %tmp1_V_11_13" [model_functions.cpp:24]   --->   Operation 70 'load' 'tmp1_V_11_13_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.13ns)   --->   "%icmp_ln23 = icmp_eq  i3 %r_2, i3 4" [model_functions.cpp:23]   --->   Operation 71 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln23_1 = icmp_eq  i3 %r_2, i3 3" [model_functions.cpp:23]   --->   Operation 72 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln23_2 = icmp_eq  i3 %r_2, i3 2" [model_functions.cpp:23]   --->   Operation 73 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.13ns)   --->   "%icmp_ln23_3 = icmp_eq  i3 %r_2, i3 1" [model_functions.cpp:23]   --->   Operation 74 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.13ns)   --->   "%icmp_ln23_4 = icmp_eq  i3 %r_2, i3 0" [model_functions.cpp:23]   --->   Operation 75 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%or_ln23 = or i1 %icmp_ln23_4, i1 %icmp_ln23_3" [model_functions.cpp:23]   --->   Operation 76 'or' 'or_ln23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_2)   --->   "%or_ln23_1 = or i1 %icmp_ln23_2, i1 %icmp_ln23_1" [model_functions.cpp:23]   --->   Operation 77 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%select_ln23 = select i1 %icmp_ln23, i12 %tmp1_V_5_0_load_1, i12 4089" [model_functions.cpp:23]   --->   Operation 78 'select' 'select_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln23_2 = or i1 %or_ln23, i1 %or_ln23_1" [model_functions.cpp:23]   --->   Operation 79 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln23_1 = select i1 %or_ln23_2, i12 %tmp1_V_5_0_load_1, i12 %select_ln23" [model_functions.cpp:23]   --->   Operation 80 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_3)   --->   "%select_ln23_2 = select i1 %icmp_ln23, i12 4089, i12 %tmp1_V_4_0_load_1" [model_functions.cpp:23]   --->   Operation 81 'select' 'select_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln23_3 = select i1 %or_ln23_2, i12 %tmp1_V_4_0_load_1, i12 %select_ln23_2" [model_functions.cpp:23]   --->   Operation 82 'select' 'select_ln23_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_5)   --->   "%select_ln23_4 = select i1 %icmp_ln23_2, i12 4089, i12 %tmp1_V_2_0_load_1" [model_functions.cpp:23]   --->   Operation 83 'select' 'select_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln23_5 = select i1 %or_ln23, i12 %tmp1_V_2_0_load_1, i12 %select_ln23_4" [model_functions.cpp:23]   --->   Operation 84 'select' 'select_ln23_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_7)   --->   "%select_ln23_6 = select i1 %icmp_ln23_3, i12 4089, i12 %tmp1_V_1_0_load_1" [model_functions.cpp:23]   --->   Operation 85 'select' 'select_ln23_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln23_7 = select i1 %icmp_ln23_4, i12 %tmp1_V_1_0_load_1, i12 %select_ln23_6" [model_functions.cpp:23]   --->   Operation 86 'select' 'select_ln23_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln23_8 = select i1 %icmp_ln23_4, i12 4089, i12 %tmp1_V_0_0_load_1" [model_functions.cpp:23]   --->   Operation 87 'select' 'select_ln23_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:24]   --->   Operation 88 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp1_V_11_21 = trunc i16 %input_load" [model_functions.cpp:24]   --->   Operation 89 'trunc' 'tmp1_V_11_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11)   --->   "%select_ln24 = select i1 %icmp_ln23, i12 %tmp1_V_11_13_load_1, i12 %tmp1_V_11_21" [model_functions.cpp:24]   --->   Operation 90 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11 = select i1 %or_ln23_2, i12 %tmp1_V_11_13_load_1, i12 %select_ln24" [model_functions.cpp:24]   --->   Operation 91 'select' 'tmp1_V_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_15)   --->   "%select_ln24_2 = select i1 %icmp_ln23, i12 %tmp1_V_11_21, i12 %tmp1_V_11_11_load_1" [model_functions.cpp:24]   --->   Operation 92 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_15 = select i1 %or_ln23_2, i12 %tmp1_V_11_11_load_1, i12 %select_ln24_2" [model_functions.cpp:24]   --->   Operation 93 'select' 'tmp1_V_11_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_16)   --->   "%select_ln24_4 = select i1 %icmp_ln23_2, i12 %tmp1_V_11_21, i12 %tmp1_V_11_4_load_1" [model_functions.cpp:24]   --->   Operation 94 'select' 'select_ln24_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_16 = select i1 %or_ln23, i12 %tmp1_V_11_4_load_1, i12 %select_ln24_4" [model_functions.cpp:24]   --->   Operation 95 'select' 'tmp1_V_11_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_18)   --->   "%tmp1_V_11_17 = select i1 %icmp_ln23_3, i12 %tmp1_V_11_21, i12 %tmp1_V_11_6_load_1" [model_functions.cpp:24]   --->   Operation 96 'select' 'tmp1_V_11_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_18 = select i1 %icmp_ln23_4, i12 %tmp1_V_11_6_load_1, i12 %tmp1_V_11_17" [model_functions.cpp:24]   --->   Operation 97 'select' 'tmp1_V_11_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_9)   --->   "%select_ln24_8 = select i1 %icmp_ln23_2, i12 %tmp1_V_11_9_load_1, i12 %tmp1_V_11_21" [model_functions.cpp:24]   --->   Operation 98 'select' 'select_ln24_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_9 = select i1 %or_ln23, i12 %tmp1_V_11_9_load_1, i12 %select_ln24_8" [model_functions.cpp:24]   --->   Operation 99 'select' 'select_ln24_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_19 = select i1 %or_ln23_2, i12 %select_ln24_9, i12 %tmp1_V_11_9_load_1" [model_functions.cpp:24]   --->   Operation 100 'select' 'tmp1_V_11_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.69ns)   --->   "%tmp1_V_11_20 = select i1 %icmp_ln23_4, i12 %tmp1_V_11_21, i12 %tmp1_V_11_2_load_1" [model_functions.cpp:24]   --->   Operation 101 'select' 'tmp1_V_11_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %tmp1_V_11, i12 %tmp1_V_11_13" [model_functions.cpp:24]   --->   Operation 102 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %tmp1_V_11_15, i12 %tmp1_V_11_11" [model_functions.cpp:24]   --->   Operation 103 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %tmp1_V_11_16, i12 %tmp1_V_11_4" [model_functions.cpp:24]   --->   Operation 104 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %tmp1_V_11_18, i12 %tmp1_V_11_6" [model_functions.cpp:24]   --->   Operation 105 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln23 = store i12 %select_ln23_1, i12 %tmp1_V_5_0" [model_functions.cpp:23]   --->   Operation 106 'store' 'store_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln23 = store i12 %select_ln23_3, i12 %tmp1_V_4_0" [model_functions.cpp:23]   --->   Operation 107 'store' 'store_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln23 = store i12 %select_ln23_5, i12 %tmp1_V_2_0" [model_functions.cpp:23]   --->   Operation 108 'store' 'store_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln23 = store i12 %select_ln23_7, i12 %tmp1_V_1_0" [model_functions.cpp:23]   --->   Operation 109 'store' 'store_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln23 = store i12 %select_ln23_8, i12 %tmp1_V_0_0" [model_functions.cpp:23]   --->   Operation 110 'store' 'store_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %tmp1_V_11_19, i12 %tmp1_V_11_9" [model_functions.cpp:24]   --->   Operation 111 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %tmp1_V_11_20, i12 %tmp1_V_11_2" [model_functions.cpp:24]   --->   Operation 112 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.8ns.

 <State 1>: 6.08ns
The critical path consists of the following:
	'alloca' operation ('i') [25]  (0 ns)
	'load' operation ('i_load', model_functions.cpp:21) on local variable 'i' [46]  (0 ns)
	'add' operation ('add_ln21', model_functions.cpp:21) [49]  (2.08 ns)
	'select' operation ('select_ln21', model_functions.cpp:21) [56]  (0.805 ns)
	'store' operation ('store_ln21', model_functions.cpp:21) of variable 'select_ln21', model_functions.cpp:21 on local variable 'i' [57]  (1.59 ns)
	blocking operation 1.61 ns on control path)

 <State 2>: 6.95ns
The critical path consists of the following:
	'load' operation ('i', model_functions.cpp:24) on local variable 'i' [71]  (0 ns)
	'sub' operation ('sub_ln24', model_functions.cpp:24) [92]  (0 ns)
	'add' operation ('add_ln24', model_functions.cpp:24) [94]  (3.7 ns)
	'getelementptr' operation ('input_addr', model_functions.cpp:24) [96]  (0 ns)
	'load' operation ('input_load', model_functions.cpp:24) on array 'input_r' [97]  (3.25 ns)

 <State 3>: 4.65ns
The critical path consists of the following:
	'load' operation ('input_load', model_functions.cpp:24) on array 'input_r' [97]  (3.25 ns)
	'select' operation ('select_ln24_8', model_functions.cpp:24) [107]  (0 ns)
	'select' operation ('select_ln24_9', model_functions.cpp:24) [108]  (0.697 ns)
	'select' operation ('tmp1.V[11]', model_functions.cpp:24) [109]  (0.697 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
