<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='478' type='unsigned int llvm::AMDGPU::getMCReg(unsigned int Reg, const llvm::MCSubtargetInfo &amp; STI)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='476'>/// If \p Reg is a pseudo reg, return the correct hardware register given
/// \p STI otherwise return \p Reg.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='131' u='c' c='_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1664' u='c' c='_ZNK12_GLOBAL__N_113AMDGPUOperand14addRegOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='551' u='c' c='_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='848' ll='852' type='unsigned int llvm::AMDGPU::getMCReg(unsigned int Reg, const llvm::MCSubtargetInfo &amp; STI)'/>
