
---------- Begin Simulation Statistics ----------
final_tick                               2542161373500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203002                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   203001                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.67                       # Real time elapsed on the host
host_tick_rate                              587875184                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196073                       # Number of instructions simulated
sim_ops                                       4196073                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012152                       # Number of seconds simulated
sim_ticks                                 12151528500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.376385                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  368603                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               703758                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2624                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            113015                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            963071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28617                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          182535                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           153918                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1167383                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71116                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28824                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196073                       # Number of instructions committed
system.cpu.committedOps                       4196073                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.788689                       # CPI: cycles per instruction
system.cpu.discardedOps                        316065                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618075                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1478370                       # DTB hits
system.cpu.dtb.data_misses                       8437                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416445                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874464                       # DTB read hits
system.cpu.dtb.read_misses                       7531                       # DTB read misses
system.cpu.dtb.write_accesses                  201630                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603906                       # DTB write hits
system.cpu.dtb.write_misses                       906                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18274                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3687119                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1159005                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           686030                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17078062                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172751                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  983601                       # ITB accesses
system.cpu.itb.fetch_acv                          381                       # ITB acv
system.cpu.itb.fetch_hits                      978351                       # ITB hits
system.cpu.itb.fetch_misses                      5250                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11193284500     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9598500      0.08%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19327500      0.16%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933648500      7.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12155859000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8196051000     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3959808000     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24289762                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541525     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839314     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592548     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196073                       # Class of committed instruction
system.cpu.quiesceCycles                        13295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7211700                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22769453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22769453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22769453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22769453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116766.425641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116766.425641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116766.425641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116766.425641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13007486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13007486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13007486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13007486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66705.056410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66705.056410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66705.056410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66705.056410                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22419956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22419956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116770.604167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116770.604167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12807989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12807989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66708.276042                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66708.276042                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282015                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539667702000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282015                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205126                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205126                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130903                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34921                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88871                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29003                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29003                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89461                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41336                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11409152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11409152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6725056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6725497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18145913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160215                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002709                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051976                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159781     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     434      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160215                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836980536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378462000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474409000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5721408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4501376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5721408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5721408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34921                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470838545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370437020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841275565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470838545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470838545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183922870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183922870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183922870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470838545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370437020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025198435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196083250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7476                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414424                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123576                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10432                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1979                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5808                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041925500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841281750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13676.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32426.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105546                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82183                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159731                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.489607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.208167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.773926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35259     42.41%     42.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24701     29.71%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10167     12.23%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4628      5.57%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2507      3.02%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1466      1.76%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          997      1.20%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          627      0.75%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2784      3.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83136                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.970305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.386399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.599769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1345     17.99%     17.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5655     75.64%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           289      3.87%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.20%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            17      0.23%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           14      0.19%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7476                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.776888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6617     88.51%     88.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.26%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              507      6.78%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      2.46%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.91%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7781056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10222784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7908864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12151523500                       # Total gap between requests
system.mem_ctrls.avgGap                      42891.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5085760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7781056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418528418.050453484058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367803605.941425383091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640335575.890720248222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579693000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261588750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298053859750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28856.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32154.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411907.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319800600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169947690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568643880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315016560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5293079850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208856640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834183620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.707669                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    490952250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11254976250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273883260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145553430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497350980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319625820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5265147000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232379040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7692777930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.070805                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    550958500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11194970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12144328500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1700374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1700374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1700374                       # number of overall hits
system.cpu.icache.overall_hits::total         1700374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89462                       # number of overall misses
system.cpu.icache.overall_misses::total         89462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5506376000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5506376000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5506376000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5506376000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1789836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1789836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1789836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1789836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049983                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61549.887103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61549.887103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61549.887103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61549.887103                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88871                       # number of writebacks
system.cpu.icache.writebacks::total             88871                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5416915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5416915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5416915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5416915000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049983                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049983                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049983                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049983                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60549.898281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60549.898281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60549.898281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60549.898281                       # average overall mshr miss latency
system.cpu.icache.replacements                  88871                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1700374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1700374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5506376000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5506376000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1789836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1789836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61549.887103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61549.887103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5416915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5416915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60549.898281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60549.898281                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.847157                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88949                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.734241                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.847157                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3669133                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3669133                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335167                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335167                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335167                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106088                       # number of overall misses
system.cpu.dcache.overall_misses::total        106088                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6802653500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6802653500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6802653500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6802653500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441255                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441255                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073608                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073608                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073608                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073608                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64122.742440                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64122.742440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64122.742440                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64122.742440                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34745                       # number of writebacks
system.cpu.dcache.writebacks::total             34745                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36624                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36624                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424656500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424656500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424656500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424656500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048197                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048197                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63697.116492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63697.116492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63697.116492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63697.116492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69310                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3320265000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3320265000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66924.635169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66924.635169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699987500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699987500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66752.064379                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66752.064379                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482388500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482388500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61661.387138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61661.387138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59438.551144                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59438.551144                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63497500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63497500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71586.809470                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71586.809470                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62610500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62610500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70586.809470                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70586.809470                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542161373500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.366262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.153138                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.366262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997456                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741908101500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 269320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   269320                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   331.98                       # Real time elapsed on the host
host_tick_rate                              594750528                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89407815                       # Number of instructions simulated
sim_ops                                      89407815                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197443                       # Number of seconds simulated
sim_ticks                                197443328000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.608648                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6219411                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9065054                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               6102                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            389599                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9200564                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             350409                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1931838                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1581429                       # Number of indirect misses.
system.cpu.branchPred.lookups                10395568                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  471002                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        88687                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84472606                       # Number of instructions committed
system.cpu.committedOps                      84472606                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.668298                       # CPI: cycles per instruction
system.cpu.discardedOps                       1140307                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17051054                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32137271                       # DTB hits
system.cpu.dtb.data_misses                      35962                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3634189                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8715121                       # DTB read hits
system.cpu.dtb.read_misses                       9691                       # DTB read misses
system.cpu.dtb.write_accesses                13416865                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23422150                       # DTB write hits
system.cpu.dtb.write_misses                     26271                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4369                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49129547                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9515446                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24020022                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288703334                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214211                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12074811                       # ITB accesses
system.cpu.itb.fetch_acv                          715                       # ITB acv
system.cpu.itb.fetch_hits                    12073417                       # ITB hits
system.cpu.itb.fetch_misses                      1394                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54496     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8044     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63842                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88797                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29536     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33003     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62868                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28243     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28244     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56816                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180673750000     91.51%     91.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               236264500      0.12%     91.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               232399500      0.12%     91.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16303414000      8.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197445828000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956223                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855801                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903735                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6508                      
system.cpu.kern.mode_good::user                  6508                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8173                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6508                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796280                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886588                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118697613500     60.12%     60.12% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78748150000     39.88%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        394343257                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026417      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677849     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61200      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709332     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428917     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564239      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84472606                       # Class of committed instruction
system.cpu.quiesceCycles                       543399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105639923                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          809                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2891078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5781497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20975064208                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20975064208                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20975064208                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20975064208                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117983.261379                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117983.261379                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117983.261379                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117983.261379                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           797                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    41.947368                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12076113951                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12076113951                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12076113951                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12076113951                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67927.291883                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67927.291883                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67927.291883                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67927.291883                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44115379                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44115379                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118589.728495                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118589.728495                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25515379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25515379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68589.728495                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68589.728495                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20930948829                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20930948829                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117981.989702                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117981.989702                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12050598572                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12050598572                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67925.902845                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67925.902845                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1031928                       # Transaction distribution
system.membus.trans_dist::WriteReq               2380                       # Transaction distribution
system.membus.trans_dist::WriteResp              2380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893902                       # Transaction distribution
system.membus.trans_dist::WritebackClean       425539                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570970                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682594                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682594                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         425540                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604874                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1276619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1276619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6861289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6869093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8501281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54469056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54469056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8707                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256228480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256237187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               322060931                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              379                       # Total snoops (count)
system.membus.snoopTraffic                      24256                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2894343                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000278                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016675                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2893538     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     805      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2894343                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15570215360                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1985130                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12087416750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2243287748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27234560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146372864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173608000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27234560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27234560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121209728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121209728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          425540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2287076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2712625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893902                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893902                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137936087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         741341151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             879280155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137936087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137936087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      613896297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            613896297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      613896297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137936087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        741341151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1493176452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2316272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    339713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168342500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7281029                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2179511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2712625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2319262                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2712625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2319262                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92768                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2990                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           183853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           191300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25803215250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13099285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74925534000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9849.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28599.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       641                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2281728                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2007039                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2712625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2319262                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2567742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 133027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 144007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2183                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       647369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    487.995885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   293.128856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.047592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160786     24.84%     24.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118617     18.32%     43.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59887      9.25%     52.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38950      6.02%     58.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21692      3.35%     61.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18115      2.80%     64.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15425      2.38%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12701      1.96%     68.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201196     31.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       647369                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.280183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.087549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129720     90.51%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11085      7.73%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1321      0.92%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          613      0.43%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          497      0.35%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           46      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.161921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.148807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136153     95.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6147      4.29%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           905      0.63%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            62      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            18      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167670848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5937152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148241792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173608000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148432768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    879.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197443328000                       # Total gap between requests
system.mem_ctrls.avgGap                      39238.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21741632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145928640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148241792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110115810.041451483965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 739091269.774383068085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2917.292804140740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 750806793.532167315483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       425540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2287076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2319262                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11653609000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63270738500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1186500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4902645737250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27385.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27664.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    131833.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2113881.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2342455500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1245025650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9330330660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5958436860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15586041120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77795666820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10307393760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122565350370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.762178                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25621413500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6593080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165232209250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2279966220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1211808015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9375776760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6132784860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15586041120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78424914900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9777470400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122788762275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.893702                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24165327250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6593080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166688216750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179788                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179788                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8707                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365795                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1170000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5416000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926479208                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5499000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              527500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797765.363128                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285617.971185                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       150000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199461128000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25019671                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25019671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25019671                       # number of overall hits
system.cpu.icache.overall_hits::total        25019671                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       425540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         425540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       425540                       # number of overall misses
system.cpu.icache.overall_misses::total        425540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25208759000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25208759000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25208759000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25208759000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25445211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25445211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25445211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25445211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016724                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59239.458100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59239.458100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59239.458100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59239.458100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       425539                       # number of writebacks
system.cpu.icache.writebacks::total            425539                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       425540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       425540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       425540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       425540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24783219000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24783219000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24783219000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24783219000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58239.458100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58239.458100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58239.458100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58239.458100                       # average overall mshr miss latency
system.cpu.icache.replacements                 425539                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25019671                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25019671                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       425540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        425540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25208759000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25208759000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25445211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25445211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59239.458100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59239.458100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       425540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       425540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24783219000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24783219000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58239.458100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58239.458100                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25278034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            425539                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.402391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51315962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51315962                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27655536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27655536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27655536                       # number of overall hits
system.cpu.dcache.overall_hits::total        27655536                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4147718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4147718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4147718                       # number of overall misses
system.cpu.dcache.overall_misses::total       4147718                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254897264500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254897264500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254897264500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254897264500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31803254                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31803254                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31803254                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31803254                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130418                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130418                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130418                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61454.820337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61454.820337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61454.820337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61454.820337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716494                       # number of writebacks
system.cpu.dcache.writebacks::total           1716494                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865777                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865777                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2281941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2281941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2281941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2281941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3898                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3898                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134912890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134912890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134912890500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134912890500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255260500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255260500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071752                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071752                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071752                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59121.988912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59121.988912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59121.988912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59121.988912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65484.992304                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65484.992304                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2287092                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7720479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7720479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48810781500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48810781500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8521624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8521624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60926.276142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60926.276142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35796011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35796011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255260500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255260500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070331                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070331                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59726.514686                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59726.514686                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168155.797101                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168155.797101                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19935057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19935057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206086483000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206086483000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61581.349936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61581.349936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2380                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2380                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99116879000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99116879000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58906.661619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58906.661619                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103318                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103318                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5196                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5196                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    397394000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    397394000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047883                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047883                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76480.754426                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76480.754426                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5184                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5184                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    391516500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    391516500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047773                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047773                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75524.016204                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75524.016204                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199746728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29760381                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287092                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.012324                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          703                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66327458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66327458                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3086214194500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 460781                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   460781                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1441.35                       # Real time elapsed on the host
host_tick_rate                              238877785                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   664146143                       # Number of instructions simulated
sim_ops                                     664146143                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.344306                       # Number of seconds simulated
sim_ticks                                344306093000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.437095                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25990172                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             30068308                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              19460                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          10804190                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          33189586                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             108703                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          851420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           742717                       # Number of indirect misses.
system.cpu.branchPred.lookups                41306554                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5732365                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        75683                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   574738328                       # Number of instructions committed
system.cpu.committedOps                     574738328                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.198132                       # CPI: cycles per instruction
system.cpu.discardedOps                      11676133                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                103378597                       # DTB accesses
system.cpu.dtb.data_acv                             5                       # DTB access violations
system.cpu.dtb.data_hits                    105916532                       # DTB hits
system.cpu.dtb.data_misses                      26076                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 81499044                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     82365555                       # DTB read hits
system.cpu.dtb.read_misses                      22001                       # DTB read misses
system.cpu.dtb.write_accesses                21879553                       # DTB write accesses
system.cpu.dtb.write_acv                            5                       # DTB write access violations
system.cpu.dtb.write_hits                    23550977                       # DTB write hits
system.cpu.dtb.write_misses                      4075                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              169276                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          489889386                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          89992469                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         27405872                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       164707911                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.834633                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               119434356                       # ITB accesses
system.cpu.itb.fetch_acv                         3524                       # ITB acv
system.cpu.itb.fetch_hits                   119433137                       # ITB hits
system.cpu.itb.fetch_misses                      1219                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   513      1.25%      1.25% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.25% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16164     39.35%     40.60% # number of callpals executed
system.cpu.kern.callpal::rdps                     735      1.79%     42.39% # number of callpals executed
system.cpu.kern.callpal::rti                     2284      5.56%     47.95% # number of callpals executed
system.cpu.kern.callpal::callsys                  807      1.96%     49.92% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     49.92% # number of callpals executed
system.cpu.kern.callpal::rdunique               20569     50.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  41074                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      57496                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7286     38.75%     38.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     353      1.88%     40.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11162     59.37%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18801                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7286     48.82%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      353      2.37%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7286     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 14925                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             334872305000     97.27%     97.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               555862000      0.16%     97.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8851366000      2.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         344279533000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.652750                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.793841                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2264                      
system.cpu.kern.mode_good::user                  2264                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2797                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2264                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.809439                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.894685                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        26030191000      7.56%      7.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         318249354500     92.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      513                       # number of times the context was actually changed
system.cpu.numCycles                        688612186                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            20563952      3.58%      3.58% # Class of committed instruction
system.cpu.op_class_0::IntAlu               450321485     78.35%     81.93% # Class of committed instruction
system.cpu.op_class_0::IntMult                  78947      0.01%     81.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 72821      0.01%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 18405      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  6135      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::MemRead               80121475     13.94%     95.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23203649      4.04%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             34443      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            33982      0.01%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               283034      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                574738328                       # Class of committed instruction
system.cpu.tickCycles                       523904275                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1464699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2929398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1092572                       # Transaction distribution
system.membus.trans_dist::WriteReq                353                       # Transaction distribution
system.membus.trans_dist::WriteResp               353                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       646810                       # Transaction distribution
system.membus.trans_dist::WritebackClean       467439                       # Transaction distribution
system.membus.trans_dist::CleanEvict           350450                       # Transaction distribution
system.membus.trans_dist::ReadExReq            372127                       # Transaction distribution
system.membus.trans_dist::ReadExResp           372127                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         467439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        625133                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1402317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1402317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2991780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2992486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4394803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     59832192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     59832192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    105220480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    105223304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165055496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1465052                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000057                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007527                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1464969     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      83      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1465052                       # Request fanout histogram
system.membus.reqLayer0.occupancy              882500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7704899000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5307246250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2474556250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       29916096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       63824640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           93740736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     29916096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29916096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41395840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41395840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          467439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          997260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1464699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       646810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             646810                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          86888082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         185371799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             272259881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     86888082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86888082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120229763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120229763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120229763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         86888082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        185371799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            392489644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1102441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    409912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    970053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000509128500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        66090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        66090                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3886531                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1037251                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1464699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1114218                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1464699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1114218                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  84734                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11777                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             68875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            111051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            102628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            101085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             71378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             79377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             85031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            75434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            88496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            75703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           101206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            106643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             85904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             55697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             85815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             48007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             63292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            50620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            84219                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17246856000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6899825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43121199750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12498.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31248.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1033093                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  837763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1464699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1114218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1295993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  60665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  66753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  66575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  66500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  66358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  66118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  66095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  66092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       611559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.786886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.045052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.675101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       218387     35.71%     35.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170840     27.94%     63.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78236     12.79%     76.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40498      6.62%     83.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32742      5.35%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16109      2.63%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15271      2.50%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7726      1.26%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31750      5.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       611559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.880148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.292738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.893595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           8915     13.49%     13.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         51990     78.67%     92.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3026      4.58%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1052      1.59%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           556      0.84%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           240      0.36%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          124      0.19%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           93      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           47      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           22      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66090                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.680965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.651479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44424     67.22%     67.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              845      1.28%     68.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18945     28.67%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1329      2.01%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              465      0.70%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               73      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66090                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               88317760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5422976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70556480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                93740736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71309952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       256.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    272.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  344305979000                       # Total gap between requests
system.mem_ctrls.avgGap                     133507.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26234368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     62083392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70556480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 76194899.054545640945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 180314531.930168330669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204923704.327242344618                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       467439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       997260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1114218                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13233004750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  29888195000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8227266131500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28309.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29970.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7383892.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2313645600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1229735595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4953760560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2740667040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27179380800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     114723693660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35604113280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       188744996535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.189534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91513556750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11497200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 241295336250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2052849960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1091130810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4899189540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3014095860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27179380800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     114104433120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36125595840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       188466675930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.381181                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92879339750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11497200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 239929553250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 353                       # Transaction distribution
system.iobus.trans_dist::WriteResp                353                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               882500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    344306093000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    120690362                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        120690362                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    120690362                       # number of overall hits
system.cpu.icache.overall_hits::total       120690362                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       467438                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         467438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       467438                       # number of overall misses
system.cpu.icache.overall_misses::total        467438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  28470682000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28470682000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  28470682000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28470682000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    121157800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    121157800                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    121157800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    121157800                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003858                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003858                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003858                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003858                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60907.932175                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60907.932175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60907.932175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60907.932175                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       467439                       # number of writebacks
system.cpu.icache.writebacks::total            467439                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       467438                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       467438                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       467438                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       467438                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28003243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28003243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28003243000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28003243000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003858                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003858                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003858                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003858                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59907.930036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59907.930036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59907.930036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59907.930036                       # average overall mshr miss latency
system.cpu.icache.replacements                 467439                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    120690362                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       120690362                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       467438                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        467438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  28470682000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28470682000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    121157800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    121157800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60907.932175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60907.932175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       467438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       467438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28003243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28003243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59907.930036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59907.930036                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           121381194                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            467951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            259.388684                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         242783039                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        242783039                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    103223149                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        103223149                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    103223149                       # number of overall hits
system.cpu.dcache.overall_hits::total       103223149                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1431596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1431596                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1431596                       # number of overall misses
system.cpu.dcache.overall_misses::total       1431596                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  88993549500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  88993549500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  88993549500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  88993549500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    104654745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    104654745                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    104654745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    104654745                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62163.871302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62163.871302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62163.871302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62163.871302                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       646810                       # number of writebacks
system.cpu.dcache.writebacks::total            646810                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       438511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       438511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       438511                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       438511                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       993085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       993085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       993085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       993085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          353                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          353                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  60895758500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60895758500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  60895758500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60895758500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009489                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009489                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009489                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009489                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61319.784812                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61319.784812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61319.784812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61319.784812                       # average overall mshr miss latency
system.cpu.dcache.replacements                 997260                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     80791324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        80791324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       701593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        701593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  44814632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44814632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     81492917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     81492917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63875.541090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63875.541090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        80631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       620962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       620962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  39167621000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39167621000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63075.713168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63075.713168                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     22431825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22431825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       730003                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       730003                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  44178917000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44178917000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23161828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23161828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60518.815676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60518.815676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       357880                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       357880                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       372123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       372123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          353                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          353                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21728137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21728137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58389.665514                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58389.665514                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        63700                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        63700                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4175                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4175                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    303577500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    303577500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        67875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        67875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061510                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061510                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72713.173653                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72713.173653                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4175                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4175                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    299402500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    299402500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.061510                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.061510                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71713.173653                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71713.173653                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        67718                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        67718                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        67718                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        67718                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 344306093000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           104777482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            998284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.957589                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          764                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         210577936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        210577936                       # Number of data accesses

---------- End Simulation Statistics   ----------
