FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
#include <asm/trap_pf.h>
#include <asm/segment.h>
#include <asm/trapnr.h>
/* bench 23414.1.0 ee5725ff4096 */
/* bench 23414.1.1 78211129edec */
/* bench 23414.1.2 85239817a539 */
/* bench 23414.1.3 c0e03e2ce0ae */
/* bench 23414.1.4 4bb4e503cc8d */
/* bench 23414.1.5 1a07f4f96085 */
/* bench 23414.1.6 05ab985215bd */
/* bench 23414.1.7 cec9529966c4 */
/* bench 23414.1.8 48a220d4fe36 */
/* bench 23414.1.9 2a356794acf7 */
/* bench 23414.1.10 7a9d7dc5e572 */
/* bench 23414.1.11 714dcc34376b */
/* bench 23414.1.12 8fa6e6c656d2 */
/* bench 23414.1.13 a84f0c1f2a4b */
/* bench 23414.1.14 66c416efe427 */
#include "misc.h"

static void set_idt_entry(int vector, void (*handler)(void))
{
	unsigned long address = (unsigned long)handler;
	gate_desc entry;

	memset(&entry, 0, sizeof(entry));

	entry.offset_low    = (u16)(address & 0xffff);
	entry.segment       = __KERNEL_CS;
	entry.bits.type     = GATE_TRAP;
	entry.bits.p        = 1;
	entry.offset_middle = (u16)((address >> 16) & 0xffff);
	entry.offset_high   = (u32)(address >> 32);

	memcpy(&boot_idt[vector], &entry, sizeof(entry));
}
/* bench 13856.0.0 269d05f5611c */
/* bench 13856.0.1 cf97db8f1a95 */
/* bench 13856.0.2 3ae4cdf1e857 */
/* bench 13856.0.3 d68fc5693613 */
/* bench 13856.0.4 60193a8b7ed0 */
/* bench 13856.0.5 e2b984d09b37 */
/* bench 13856.0.6 27c28962fae0 */
/* bench 13856.0.7 28d0d137c5fa */
/* Have this here so we don't need to include <asm/desc.h> */
static void load_boot_idt(const struct desc_ptr *dtr)
{
	asm volatile("lidt %0"::"m" (*dtr));
}

/* Setup IDT before kernel jumping to  .Lrelocated */
void load_stage1_idt(void)
{
	boot_idt_desc.address = (unsigned long)boot_idt;

/* bench 7753.2.0 cf78b1fa01bd */
/* bench 7753.2.1 f307a8282711 */
/* bench 7753.2.2 b7947279cbdf */
/* bench 7753.2.3 5869212fa0db */
/* bench 7753.2.4 ec235eb73583 */
/* bench 7753.2.5 de24173e97f8 */
/* bench 7753.2.6 b677ef5a7eba */
/* bench 7753.2.7 9fd1df3b9ab2 */

	load_boot_idt(&boot_idt_desc);
}

/* Setup IDT after kernel jumping to  .Lrelocated */
void load_stage2_idt(void)
{
	boot_idt_desc.address = (unsigned long)boot_idt;

	set_idt_entry(X86_TRAP_PF, boot_page_fault);

#ifdef CONFIG_AMD_MEM_ENCRYPT
	set_idt_entry(X86_TRAP_VC, boot_stage2_vc);
#endif

	load_boot_idt(&boot_idt_desc);
}

void cleanup_exception_handling(void)
{
	/*
	 * Flush GHCB from cache and map it encrypted again when running as
	 * SEV-ES guest.
	 */
	sev_es_shutdown_ghcb();

	/* Set a null-idt, disabling #PF and #VC handling */
	boot_idt_desc.size    = 0;
	boot_idt_desc.address = 0;
	load_boot_idt(&boot_idt_desc);
}
