Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jul 22 17:33:37 2018
| Host         : DESKTOP-8DK5V4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 673 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3779 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.169    -1952.998                   1480                40328        0.052        0.000                      0                40212        3.000        0.000                       0                  9765  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
clk_fpga_25                      {0.000 20.000}     40.000          25.000          
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clk_out2_system_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            -3.348    -1833.787                   1468                39537        0.052        0.000                      0                39537        3.750        0.000                       0                  9447  
clk_fpga_25                           14.322        0.000                      0                  306        0.116        0.000                      0                  306       19.020        0.000                       0                   192  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     2  
  clk_out2_system_clk_wiz_0_0         11.497        0.000                      0                  272        0.162        0.000                      0                  272        9.500        0.000                       0                   120  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_fpga_0         28.629        0.000                      0                   46                                                                        
clk_fpga_25   clk_fpga_0          7.621        0.000                      0                   11        0.205        0.000                      0                    1  
clk_fpga_0    clk_fpga_25       -10.169     -119.211                     12                   34        1.277        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.640        0.000                      0                   96        0.461        0.000                      0                   96  
**default**        clk_fpga_0                                  8.588        0.000                      0                   50                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1468  Failing Endpoints,  Worst Slack       -3.348ns,  Total Violation    -1833.787ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.645ns  (logic 4.082ns (32.281%)  route 8.563ns (67.719%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           0.163    14.139    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.263 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2/O
                         net (fo=96, routed)          1.562    15.825    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0
    SLICE_X55Y82         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.528    12.707    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X55Y82         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[29]/C
                         clock pessimism              0.129    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X55Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.477    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[29]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -15.825    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.645ns  (logic 4.082ns (32.281%)  route 8.563ns (67.719%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           0.163    14.139    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.263 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2/O
                         net (fo=96, routed)          1.562    15.825    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0
    SLICE_X55Y82         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.528    12.707    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X55Y82         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[30]/C
                         clock pessimism              0.129    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X55Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.477    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[30]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -15.825    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.645ns  (logic 4.082ns (32.281%)  route 8.563ns (67.719%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           0.163    14.139    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.263 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2/O
                         net (fo=96, routed)          1.562    15.825    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0
    SLICE_X55Y82         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.528    12.707    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X55Y82         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[31]/C
                         clock pessimism              0.129    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X55Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.477    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[31]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -15.825    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.332ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.660ns  (logic 4.082ns (32.244%)  route 8.578ns (67.756%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           1.114    15.089    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    15.213 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_1/O
                         net (fo=19, routed)          0.626    15.839    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.523    12.702    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X62Y74         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr_reg[12]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X62Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.508    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 -3.332    

Slack (VIOLATED) :        -3.332ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.660ns  (logic 4.082ns (32.244%)  route 8.578ns (67.756%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           1.114    15.089    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    15.213 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_1/O
                         net (fo=19, routed)          0.626    15.839    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.523    12.702    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X62Y74         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr_reg[18]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X62Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.508    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 -3.332    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.623ns  (logic 4.082ns (32.338%)  route 8.541ns (67.662%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           0.163    14.139    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.263 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2/O
                         net (fo=96, routed)          1.540    15.803    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0
    SLICE_X55Y81         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.526    12.705    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X55Y81         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[25]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X55Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.475    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[25]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -15.803    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.623ns  (logic 4.082ns (32.338%)  route 8.541ns (67.662%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           0.163    14.139    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.263 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2/O
                         net (fo=96, routed)          1.540    15.803    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0
    SLICE_X55Y81         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.526    12.705    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X55Y81         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[26]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X55Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.475    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[26]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -15.803    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.623ns  (logic 4.082ns (32.338%)  route 8.541ns (67.662%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           0.163    14.139    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.263 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2/O
                         net (fo=96, routed)          1.540    15.803    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0
    SLICE_X55Y81         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.526    12.705    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X55Y81         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[27]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X55Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.475    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[27]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -15.803    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.623ns  (logic 4.082ns (32.338%)  route 8.541ns (67.662%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           0.163    14.139    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.263 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2/O
                         net (fo=96, routed)          1.540    15.803    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0
    SLICE_X55Y81         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.526    12.705    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X55Y81         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[28]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X55Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.475    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points_reg[28]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -15.803    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.324ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/sumy_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.619ns  (logic 4.082ns (32.348%)  route 8.537ns (67.652%))
  Logic Levels:           9  (LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.885     3.179    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.633 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           3.598     9.232    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_114_out[4]
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     9.356    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_26_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.570 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.570    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_12_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.658 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.153    10.810    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.319    11.129 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.129    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X57Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.341 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.681    12.022    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_data[10]
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.299    12.321 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12/O
                         net (fo=2, routed)           0.739    13.061    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_12_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.185 f  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7/O
                         net (fo=1, routed)           0.667    13.852    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_7_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3/O
                         net (fo=6, routed)           0.163    14.139    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_3_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.263 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2/O
                         net (fo=96, routed)          1.536    15.799    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0
    SLICE_X56Y80         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/sumy_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.526    12.705    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/clk100
    SLICE_X56Y80         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/sumy_reg[16]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X56Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.475    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/sumy_reg[16]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 -3.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.576     0.912    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y96         FDRE                                         r  system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.110     1.163    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y95         SRLC32E                                      r  system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.844     1.210    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.552     0.888    system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y86         FDRE                                         r  system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.112     1.141    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X38Y87         SRLC32E                                      r  system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.820     1.186    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y87         SRLC32E                                      r  system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X38Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.087    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.110     1.143    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y88         SRLC32E                                      r  system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.823     1.189    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.556%)  route 0.251ns (60.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.636     0.972    system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X32Y134        FDRE                                         r  system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[6]/Q
                         net (fo=1, routed)           0.251     1.387    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[6]
    RAMB18_X2Y54         RAMB18E1                                     r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.951     1.317    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X2Y54         RAMB18E1                                     r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.285     1.032    
    RAMB18_X2Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     1.328    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.722%)  route 0.221ns (54.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.543     0.879    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y76         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/slv_reg3_reg[6]/Q
                         net (fo=1, routed)           0.221     1.240    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/slv_reg3[6]
    SLICE_X52Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.285 r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.285    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X52Y76         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.805     1.171    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y76         FDRE                                         r  system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.091     1.227    system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.307%)  route 0.233ns (58.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.551     0.887    system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y58         FDRE                                         r  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/Q
                         net (fo=1, routed)           0.233     1.284    system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]
    SLICE_X48Y56         FDRE                                         r  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.824     1.190    system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y56         FDRE                                         r  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[31]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.070     1.225    system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.227ns (54.609%)  route 0.189ns (45.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.542     0.878    system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X53Y71         FDRE                                         r  system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.128     1.006 r  system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]/Q
                         net (fo=4, routed)           0.189     1.194    system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_71_out[16]
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.099     1.293 r  system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_int_inferred_i_4/O
                         net (fo=1, routed)           0.000     1.293    system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0[28]
    SLICE_X49Y71         FDRE                                         r  system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.812     1.178    system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X49Y71         FDRE                                         r  system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.091     1.234    system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.557     0.893    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y50         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.247     1.281    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.825     1.191    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X46Y51         RAMD32                                       r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.557     0.893    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y50         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.247     1.281    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.825     1.191    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X46Y51         RAMD32                                       r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.557     0.893    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y50         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.247     1.281    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.825     1.191    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X46Y51         RAMD32                                       r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y23  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y24  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y17  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y0   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y1   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y35  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y35  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y35  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y35  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y30  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_36_38/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y30  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_36_38/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y30  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_36_38/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y30  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_36_38/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y28  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_39_41/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y28  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_39_41/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y41  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y41  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y41  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y41  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y19  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y19  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y19  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y19  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X22Y48  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X22Y48  system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_25
  To Clock:  clk_fpga_25

Setup :            0  Failing Endpoints,  Worst Slack       14.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.322ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.514ns  (logic 10.389ns (40.718%)  route 15.125ns (59.282%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645     1.645    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y33         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  system_i/stream_to_vga_0/inst/hc_reg[1]/Q
                         net (fo=39, routed)          7.854     9.918    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[1]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.299    10.217 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12/O
                         net (fo=1, routed)           0.000    10.217    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12_n_0
    SLICE_X102Y11        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.750 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.750    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3_n_0
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.867 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2_n_0
    SLICE_X102Y13        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.106 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1/O[2]
                         net (fo=58, routed)          0.777    11.883    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1_n_5
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.096 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    16.098    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27_n_106
    DSP48_X4Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.616 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28/P[1]
                         net (fo=2, routed)           0.982    18.597    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28_n_104
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124    18.721 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268/O
                         net (fo=1, routed)           0.000    18.721    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.119 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    19.119    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.453 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81/O[1]
                         net (fo=2, routed)           0.761    20.214    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81_n_6
    SLICE_X96Y15         LUT2 (Prop_lut2_I0_O)        0.303    20.517 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84/O
                         net (fo=1, routed)           0.000    20.517    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.050 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.050    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35_n_0
    SLICE_X96Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.167    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.482 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_78/O[3]
                         net (fo=1, routed)           0.724    22.206    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out212_out[31]
    SLICE_X95Y20         LUT4 (Prop_lut4_I1_O)        0.307    22.513 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33/O
                         net (fo=1, routed)           0.354    22.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33_n_0
    SLICE_X94Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.991 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13/O
                         net (fo=4, routed)           1.857    24.848    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13_n_0
    SLICE_X67Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.972 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_67/O
                         net (fo=1, routed)           0.791    25.763    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_67_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.887 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_30/O
                         net (fo=2, routed)           0.597    26.485    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_30_n_0
    SLICE_X67Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.609 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_10/O
                         net (fo=1, routed)           0.427    27.035    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_10_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.159 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_2/O
                         net (fo=1, routed)           0.000    27.159    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_2_n_0
    SLICE_X64Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X64Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.091    41.451    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.031    41.482    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.482    
                         arrival time                         -27.159    
  -------------------------------------------------------------------
                         slack                                 14.322    

Slack (MET) :             14.419ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.467ns  (logic 10.130ns (39.777%)  route 15.337ns (60.223%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.646     1.646    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y34         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_i/stream_to_vga_0/inst/hc_reg[6]/Q
                         net (fo=45, routed)          8.279    10.381    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[6]
    SLICE_X94Y117        LUT2 (Prop_lut2_I0_O)        0.124    10.505 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_7/O
                         net (fo=1, routed)           0.000    10.505    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_7_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.885 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.885    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_2_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.124 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_1/O[2]
                         net (fo=58, routed)          0.824    11.948    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_1_n_5
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.161 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__69/PCOUT[47]
                         net (fo=1, routed)           0.002    16.163    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__69_n_106
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.681 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__70/P[0]
                         net (fo=2, routed)           0.958    18.639    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__70_n_105
    SLICE_X93Y116        LUT2 (Prop_lut2_I0_O)        0.124    18.763 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_77/O
                         net (fo=1, routed)           0.000    18.763    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_77_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.313 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.313    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_51_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.427    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_27_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.761 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_46/O[1]
                         net (fo=2, routed)           0.592    20.353    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_46_n_6
    SLICE_X92Y116        LUT2 (Prop_lut2_I0_O)        0.303    20.656 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_49/O
                         net (fo=1, routed)           0.000    20.656    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_49_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.189 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.189    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_25_n_0
    SLICE_X92Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.504 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_24/O[3]
                         net (fo=1, routed)           2.556    24.060    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out233_out[31]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.307    24.367 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_13/O
                         net (fo=1, routed)           0.151    24.519    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_13_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.124    24.643 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_8/O
                         net (fo=4, routed)           0.178    24.821    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_8_n_0
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.124    24.945 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_28/O
                         net (fo=12, routed)          1.017    25.961    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[11]
    SLICE_X64Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.085 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_11/O
                         net (fo=1, routed)           0.484    26.570    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_11_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.694 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_3/O
                         net (fo=1, routed)           0.295    26.989    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_3_n_0
    SLICE_X66Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.113 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    27.113    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_1_n_0
    SLICE_X66Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.091    41.451    
    SLICE_X66Y60         FDRE (Setup_fdre_C_D)        0.081    41.532    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                         -27.113    
  -------------------------------------------------------------------
                         slack                                 14.419    

Slack (MET) :             14.428ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.406ns  (logic 10.389ns (40.892%)  route 15.017ns (59.108%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645     1.645    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y33         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  system_i/stream_to_vga_0/inst/hc_reg[1]/Q
                         net (fo=39, routed)          7.854     9.918    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[1]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.299    10.217 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12/O
                         net (fo=1, routed)           0.000    10.217    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12_n_0
    SLICE_X102Y11        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.750 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.750    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3_n_0
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.867 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2_n_0
    SLICE_X102Y13        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.106 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1/O[2]
                         net (fo=58, routed)          0.777    11.883    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1_n_5
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.096 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    16.098    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27_n_106
    DSP48_X4Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.616 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28/P[1]
                         net (fo=2, routed)           0.982    18.597    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28_n_104
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124    18.721 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268/O
                         net (fo=1, routed)           0.000    18.721    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.119 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    19.119    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.453 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81/O[1]
                         net (fo=2, routed)           0.761    20.214    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81_n_6
    SLICE_X96Y15         LUT2 (Prop_lut2_I0_O)        0.303    20.517 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84/O
                         net (fo=1, routed)           0.000    20.517    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.050 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.050    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35_n_0
    SLICE_X96Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.167    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.482 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_78/O[3]
                         net (fo=1, routed)           0.724    22.206    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out212_out[31]
    SLICE_X95Y20         LUT4 (Prop_lut4_I1_O)        0.307    22.513 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33/O
                         net (fo=1, routed)           0.354    22.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33_n_0
    SLICE_X94Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.991 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13/O
                         net (fo=4, routed)           0.310    23.301    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13_n_0
    SLICE_X95Y20         LUT3 (Prop_lut3_I0_O)        0.124    23.425 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_14/O
                         net (fo=13, routed)          2.303    25.729    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X67Y61         LUT6 (Prop_lut6_I0_O)        0.124    25.853 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_8/O
                         net (fo=1, routed)           0.655    26.508    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_8_n_0
    SLICE_X66Y61         LUT6 (Prop_lut6_I2_O)        0.124    26.632 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_3/O
                         net (fo=1, routed)           0.295    26.927    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_3_n_0
    SLICE_X67Y59         LUT6 (Prop_lut6_I1_O)        0.124    27.051 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_1/O
                         net (fo=1, routed)           0.000    27.051    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_1_n_0
    SLICE_X67Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X67Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.091    41.451    
    SLICE_X67Y59         FDRE (Setup_fdre_C_D)        0.029    41.480    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.480    
                         arrival time                         -27.051    
  -------------------------------------------------------------------
                         slack                                 14.428    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.270ns  (logic 10.006ns (39.596%)  route 15.264ns (60.404%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.646     1.646    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y34         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_i/stream_to_vga_0/inst/hc_reg[6]/Q
                         net (fo=45, routed)          8.279    10.381    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[6]
    SLICE_X94Y117        LUT2 (Prop_lut2_I0_O)        0.124    10.505 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_7/O
                         net (fo=1, routed)           0.000    10.505    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_7_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.885 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.885    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_2_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.124 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_1/O[2]
                         net (fo=58, routed)          0.824    11.948    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_1_n_5
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.161 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__69/PCOUT[47]
                         net (fo=1, routed)           0.002    16.163    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__69_n_106
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.681 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__70/P[0]
                         net (fo=2, routed)           0.958    18.639    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__70_n_105
    SLICE_X93Y116        LUT2 (Prop_lut2_I0_O)        0.124    18.763 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_77/O
                         net (fo=1, routed)           0.000    18.763    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_77_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.313 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.313    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_51_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.427    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_27_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.761 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_46/O[1]
                         net (fo=2, routed)           0.592    20.353    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_46_n_6
    SLICE_X92Y116        LUT2 (Prop_lut2_I0_O)        0.303    20.656 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_49/O
                         net (fo=1, routed)           0.000    20.656    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_49_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.189 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.189    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_25_n_0
    SLICE_X92Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.504 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_24/O[3]
                         net (fo=1, routed)           2.556    24.060    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out233_out[31]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.307    24.367 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_13/O
                         net (fo=1, routed)           0.151    24.519    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_13_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.124    24.643 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_8/O
                         net (fo=4, routed)           0.178    24.821    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_8_n_0
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.124    24.945 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_28/O
                         net (fo=12, routed)          1.151    26.095    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[11]
    SLICE_X65Y60         LUT5 (Prop_lut5_I1_O)        0.124    26.219 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_4/O
                         net (fo=1, routed)           0.573    26.792    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_4_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I2_O)        0.124    26.916 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_1/O
                         net (fo=1, routed)           0.000    26.916    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X65Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.091    41.451    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.031    41.482    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.482    
                         arrival time                         -26.916    
  -------------------------------------------------------------------
                         slack                                 14.565    

Slack (MET) :             14.568ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.269ns  (logic 10.389ns (41.114%)  route 14.880ns (58.886%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645     1.645    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y33         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  system_i/stream_to_vga_0/inst/hc_reg[1]/Q
                         net (fo=39, routed)          7.854     9.918    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[1]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.299    10.217 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12/O
                         net (fo=1, routed)           0.000    10.217    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12_n_0
    SLICE_X102Y11        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.750 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.750    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3_n_0
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.867 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2_n_0
    SLICE_X102Y13        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.106 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1/O[2]
                         net (fo=58, routed)          0.777    11.883    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1_n_5
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.096 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    16.098    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27_n_106
    DSP48_X4Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.616 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28/P[1]
                         net (fo=2, routed)           0.982    18.597    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28_n_104
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124    18.721 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268/O
                         net (fo=1, routed)           0.000    18.721    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.119 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    19.119    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.453 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81/O[1]
                         net (fo=2, routed)           0.761    20.214    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81_n_6
    SLICE_X96Y15         LUT2 (Prop_lut2_I0_O)        0.303    20.517 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84/O
                         net (fo=1, routed)           0.000    20.517    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.050 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.050    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35_n_0
    SLICE_X96Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.167    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.482 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_78/O[3]
                         net (fo=1, routed)           0.724    22.206    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out212_out[31]
    SLICE_X95Y20         LUT4 (Prop_lut4_I1_O)        0.307    22.513 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33/O
                         net (fo=1, routed)           0.354    22.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33_n_0
    SLICE_X94Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.991 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13/O
                         net (fo=4, routed)           0.310    23.301    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13_n_0
    SLICE_X95Y20         LUT3 (Prop_lut3_I0_O)        0.124    23.425 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_14/O
                         net (fo=13, routed)          2.013    25.439    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124    25.563 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[2]_i_6/O
                         net (fo=2, routed)           0.812    26.375    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[2]_i_6_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.499 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[2]_i_3/O
                         net (fo=1, routed)           0.291    26.790    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[2]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.914 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[2]_i_1/O
                         net (fo=1, routed)           0.000    26.914    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[2]_i_1_n_0
    SLICE_X65Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X65Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[2]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.091    41.451    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.031    41.482    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.482    
                         arrival time                         -26.914    
  -------------------------------------------------------------------
                         slack                                 14.568    

Slack (MET) :             14.587ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.246ns  (logic 10.389ns (41.152%)  route 14.857ns (58.848%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645     1.645    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y33         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  system_i/stream_to_vga_0/inst/hc_reg[1]/Q
                         net (fo=39, routed)          7.854     9.918    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[1]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.299    10.217 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12/O
                         net (fo=1, routed)           0.000    10.217    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12_n_0
    SLICE_X102Y11        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.750 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.750    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3_n_0
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.867 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2_n_0
    SLICE_X102Y13        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.106 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1/O[2]
                         net (fo=58, routed)          0.777    11.883    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1_n_5
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.096 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    16.098    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27_n_106
    DSP48_X4Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.616 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28/P[1]
                         net (fo=2, routed)           0.982    18.597    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28_n_104
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124    18.721 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268/O
                         net (fo=1, routed)           0.000    18.721    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.119 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    19.119    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.453 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81/O[1]
                         net (fo=2, routed)           0.761    20.214    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81_n_6
    SLICE_X96Y15         LUT2 (Prop_lut2_I0_O)        0.303    20.517 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84/O
                         net (fo=1, routed)           0.000    20.517    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.050 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.050    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35_n_0
    SLICE_X96Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.167    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.482 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_78/O[3]
                         net (fo=1, routed)           0.724    22.206    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out212_out[31]
    SLICE_X95Y20         LUT4 (Prop_lut4_I1_O)        0.307    22.513 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33/O
                         net (fo=1, routed)           0.354    22.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33_n_0
    SLICE_X94Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.991 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13/O
                         net (fo=4, routed)           1.857    24.848    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13_n_0
    SLICE_X67Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.972 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_67/O
                         net (fo=1, routed)           0.791    25.763    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_67_n_0
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.887 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_30/O
                         net (fo=2, routed)           0.311    26.199    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_30_n_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.323 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_2/O
                         net (fo=1, routed)           0.444    26.767    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_2_n_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.891 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_1/O
                         net (fo=1, routed)           0.000    26.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.540    41.540    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X64Y62         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.091    41.449    
    SLICE_X64Y62         FDRE (Setup_fdre_C_D)        0.029    41.478    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.478    
                         arrival time                         -26.891    
  -------------------------------------------------------------------
                         slack                                 14.587    

Slack (MET) :             14.656ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.228ns  (logic 10.389ns (41.180%)  route 14.839ns (58.820%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645     1.645    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y33         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  system_i/stream_to_vga_0/inst/hc_reg[1]/Q
                         net (fo=39, routed)          7.854     9.918    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[1]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.299    10.217 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12/O
                         net (fo=1, routed)           0.000    10.217    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12_n_0
    SLICE_X102Y11        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.750 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.750    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3_n_0
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.867 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2_n_0
    SLICE_X102Y13        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.106 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1/O[2]
                         net (fo=58, routed)          0.777    11.883    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1_n_5
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.096 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    16.098    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27_n_106
    DSP48_X4Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.616 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28/P[1]
                         net (fo=2, routed)           0.982    18.597    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28_n_104
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124    18.721 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268/O
                         net (fo=1, routed)           0.000    18.721    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.119 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    19.119    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.453 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81/O[1]
                         net (fo=2, routed)           0.761    20.214    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81_n_6
    SLICE_X96Y15         LUT2 (Prop_lut2_I0_O)        0.303    20.517 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84/O
                         net (fo=1, routed)           0.000    20.517    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.050 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.050    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35_n_0
    SLICE_X96Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.167    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.482 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_78/O[3]
                         net (fo=1, routed)           0.724    22.206    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out212_out[31]
    SLICE_X95Y20         LUT4 (Prop_lut4_I1_O)        0.307    22.513 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33/O
                         net (fo=1, routed)           0.354    22.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33_n_0
    SLICE_X94Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.991 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13/O
                         net (fo=4, routed)           0.310    23.301    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13_n_0
    SLICE_X95Y20         LUT3 (Prop_lut3_I0_O)        0.124    23.425 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_14/O
                         net (fo=13, routed)          2.334    25.759    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X64Y61         LUT6 (Prop_lut6_I2_O)        0.124    25.883 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_7/O
                         net (fo=1, routed)           0.460    26.343    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_7_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_3/O
                         net (fo=1, routed)           0.282    26.749    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_3_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.873 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_1/O
                         net (fo=1, routed)           0.000    26.873    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_1_n_0
    SLICE_X66Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.091    41.451    
    SLICE_X66Y59         FDRE (Setup_fdre_C_D)        0.079    41.530    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.530    
                         arrival time                         -26.873    
  -------------------------------------------------------------------
                         slack                                 14.656    

Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.121ns  (logic 10.130ns (40.324%)  route 14.991ns (59.676%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.646     1.646    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y34         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_i/stream_to_vga_0/inst/hc_reg[6]/Q
                         net (fo=45, routed)          8.279    10.381    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[6]
    SLICE_X94Y117        LUT2 (Prop_lut2_I0_O)        0.124    10.505 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_7/O
                         net (fo=1, routed)           0.000    10.505    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_7_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.885 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.885    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_2_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.124 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_1/O[2]
                         net (fo=58, routed)          0.824    11.948    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_1_n_5
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.161 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__69/PCOUT[47]
                         net (fo=1, routed)           0.002    16.163    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__69_n_106
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.681 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__70/P[0]
                         net (fo=2, routed)           0.958    18.639    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__70_n_105
    SLICE_X93Y116        LUT2 (Prop_lut2_I0_O)        0.124    18.763 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_77/O
                         net (fo=1, routed)           0.000    18.763    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_77_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.313 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.313    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_51_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.427    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_27_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.761 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_46/O[1]
                         net (fo=2, routed)           0.592    20.353    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_46_n_6
    SLICE_X92Y116        LUT2 (Prop_lut2_I0_O)        0.303    20.656 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_49/O
                         net (fo=1, routed)           0.000    20.656    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_49_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.189 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.189    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_25_n_0
    SLICE_X92Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.504 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_24/O[3]
                         net (fo=1, routed)           2.556    24.060    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out233_out[31]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.307    24.367 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_13/O
                         net (fo=1, routed)           0.151    24.519    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_13_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.124    24.643 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_8/O
                         net (fo=4, routed)           0.178    24.821    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_8_n_0
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.124    24.945 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_28/O
                         net (fo=12, routed)          0.729    25.673    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[11]
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.124    25.797 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[2]_i_5/O
                         net (fo=2, routed)           0.428    26.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[2]_i_5_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.349 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[0]_i_2/O
                         net (fo=1, routed)           0.294    26.643    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[0]_i_2_n_0
    SLICE_X66Y60         LUT6 (Prop_lut6_I1_O)        0.124    26.767 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[0]_i_1/O
                         net (fo=1, routed)           0.000    26.767    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[0]_i_1_n_0
    SLICE_X66Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[0]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.091    41.451    
    SLICE_X66Y60         FDRE (Setup_fdre_C_D)        0.079    41.530    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.530    
                         arrival time                         -26.767    
  -------------------------------------------------------------------
                         slack                                 14.762    

Slack (MET) :             14.774ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        25.064ns  (logic 10.006ns (39.922%)  route 15.058ns (60.078%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 41.543 - 40.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.646     1.646    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y34         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  system_i/stream_to_vga_0/inst/hc_reg[6]/Q
                         net (fo=45, routed)          8.279    10.381    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[6]
    SLICE_X94Y117        LUT2 (Prop_lut2_I0_O)        0.124    10.505 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_7/O
                         net (fo=1, routed)           0.000    10.505    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_7_n_0
    SLICE_X94Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.885 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.885    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_2_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.124 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_1/O[2]
                         net (fo=58, routed)          0.824    11.948    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__68_i_1_n_5
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.161 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__69/PCOUT[47]
                         net (fo=1, routed)           0.002    16.163    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__69_n_106
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.681 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__70/P[0]
                         net (fo=2, routed)           0.958    18.639    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__70_n_105
    SLICE_X93Y116        LUT2 (Prop_lut2_I0_O)        0.124    18.763 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_77/O
                         net (fo=1, routed)           0.000    18.763    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_77_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.313 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.313    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_51_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.427 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.427    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_27_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.761 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_46/O[1]
                         net (fo=2, routed)           0.592    20.353    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_46_n_6
    SLICE_X92Y116        LUT2 (Prop_lut2_I0_O)        0.303    20.656 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_49/O
                         net (fo=1, routed)           0.000    20.656    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_49_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.189 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.189    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_25_n_0
    SLICE_X92Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.504 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]_i_24/O[3]
                         net (fo=1, routed)           2.556    24.060    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out233_out[31]
    SLICE_X65Y63         LUT4 (Prop_lut4_I1_O)        0.307    24.367 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_13/O
                         net (fo=1, routed)           0.151    24.519    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_13_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I4_O)        0.124    24.643 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_8/O
                         net (fo=4, routed)           0.901    25.544    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.668 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_3/O
                         net (fo=4, routed)           0.640    26.308    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_3_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I0_O)        0.124    26.432 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_3/O
                         net (fo=1, routed)           0.154    26.586    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_3_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I1_O)        0.124    26.710 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_1/O
                         net (fo=1, routed)           0.000    26.710    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_1_n_0
    SLICE_X67Y57         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.543    41.543    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X67Y57         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/C
                         clock pessimism              0.000    41.543    
                         clock uncertainty           -0.091    41.452    
    SLICE_X67Y57         FDRE (Setup_fdre_C_D)        0.032    41.484    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.484    
                         arrival time                         -26.710    
  -------------------------------------------------------------------
                         slack                                 14.774    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/hc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        24.986ns  (logic 10.389ns (41.579%)  route 14.597ns (58.421%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 41.543 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645     1.645    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y33         FDRE                                         r  system_i/stream_to_vga_0/inst/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  system_i/stream_to_vga_0/inst/hc_reg[1]/Q
                         net (fo=39, routed)          7.854     9.918    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hcounter[1]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.299    10.217 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12/O
                         net (fo=1, routed)           0.000    10.217    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_12_n_0
    SLICE_X102Y11        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.750 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.750    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_3_n_0
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.867 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_2_n_0
    SLICE_X102Y13        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.106 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1/O[2]
                         net (fo=58, routed)          0.777    11.883    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__26_i_1_n_5
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.096 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27/PCOUT[47]
                         net (fo=1, routed)           0.002    16.098    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__27_n_106
    DSP48_X4Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.616 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28/P[1]
                         net (fo=2, routed)           0.982    18.597    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__28_n_104
    SLICE_X97Y11         LUT2 (Prop_lut2_I0_O)        0.124    18.721 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268/O
                         net (fo=1, routed)           0.000    18.721    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_268_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.119 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169/CO[3]
                         net (fo=1, routed)           0.000    19.119    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_169_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.453 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81/O[1]
                         net (fo=2, routed)           0.761    20.214    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_81_n_6
    SLICE_X96Y15         LUT2 (Prop_lut2_I0_O)        0.303    20.517 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84/O
                         net (fo=1, routed)           0.000    20.517    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_84_n_0
    SLICE_X96Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.050 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.050    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_35_n_0
    SLICE_X96Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.167    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_79_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.482 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]_i_78/O[3]
                         net (fo=1, routed)           0.724    22.206    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out212_out[31]
    SLICE_X95Y20         LUT4 (Prop_lut4_I1_O)        0.307    22.513 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33/O
                         net (fo=1, routed)           0.354    22.867    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_33_n_0
    SLICE_X94Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.991 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13/O
                         net (fo=4, routed)           0.310    23.301    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_13_n_0
    SLICE_X95Y20         LUT3 (Prop_lut3_I0_O)        0.124    23.425 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_14/O
                         net (fo=13, routed)          2.075    25.500    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.624 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_7/O
                         net (fo=1, routed)           0.594    26.218    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_7_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.342 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_2/O
                         net (fo=1, routed)           0.165    26.507    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_2_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I1_O)        0.124    26.631 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_1/O
                         net (fo=1, routed)           0.000    26.631    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_1_n_0
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.543    41.543    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/C
                         clock pessimism              0.000    41.543    
                         clock uncertainty           -0.091    41.452    
    SLICE_X66Y58         FDRE (Setup_fdre_C_D)        0.077    41.529    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.529    
                         arrival time                         -26.631    
  -------------------------------------------------------------------
                         slack                                 14.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.651     0.651    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[3][2]/Q
                         net (fo=3, routed)           0.064     0.856    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[3][2]
    SLICE_X30Y120        LUT3 (Prop_lut3_I0_O)        0.045     0.901 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     0.901    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[2]
    SLICE_X30Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921     0.921    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism             -0.257     0.664    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.121     0.785    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.651     0.651    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.848    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X29Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921     0.921    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.270     0.651    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.076     0.727    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.651     0.651    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.848    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X31Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921     0.921    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.270     0.651    
    SLICE_X31Y120        FDRE (Hold_fdre_C_D)         0.076     0.727    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.634     0.634    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y119        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.831    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X33Y119        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.903     0.903    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y119        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.634    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.075     0.709    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.651     0.651    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.848    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X31Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921     0.921    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.651    
    SLICE_X31Y120        FDRE (Hold_fdre_C_D)         0.075     0.726    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.651     0.651    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.848    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X29Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921     0.921    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y120        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.270     0.651    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.075     0.726    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.652     0.652    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y119        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDRE (Prop_fdre_C_Q)         0.141     0.793 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.849    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X29Y119        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.922     0.922    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y119        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.652    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.075     0.727    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.653     0.653    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y118        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDRE (Prop_fdre_C_Q)         0.141     0.794 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.850    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X29Y118        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.923     0.923    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y118        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.653    
    SLICE_X29Y118        FDRE (Hold_fdre_C_D)         0.075     0.728    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.637     0.637    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X41Y112        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.834    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X41Y112        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.908     0.908    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X41Y112        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.271     0.637    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.075     0.712    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.637     0.637    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X39Y112        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.834    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X39Y112        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.908     0.908    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X39Y112        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.271     0.637    
    SLICE_X39Y112        FDRE (Hold_fdre_C_D)         0.075     0.712    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y54   system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y59   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y60   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y59   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y60   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y84   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vsync_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y80   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/hsync_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y58   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y58   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y57   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y119  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y119  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y94   system_i/rst_vga_clk25/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y94   system_i/rst_vga_clk25/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y59   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y59   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y84   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vsync_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y58   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y58   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y58   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y119  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X32Y119  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y94   system_i/rst_vga_clk25/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y94   system_i/rst_vga_clk25/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y59   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y59   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y60   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y60   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y59   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y59   system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.054ns (38.781%)  route 4.821ns (61.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 21.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.802     9.668    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.655    21.658    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.115    21.773    
                         clock uncertainty           -0.084    21.689    
    SLICE_X4Y4           FDSE (Setup_fdse_C_S)       -0.524    21.165    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.054ns (38.781%)  route 4.821ns (61.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 21.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.802     9.668    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.655    21.658    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[11]/C
                         clock pessimism              0.115    21.773    
                         clock uncertainty           -0.084    21.689    
    SLICE_X4Y4           FDSE (Setup_fdse_C_S)       -0.524    21.165    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.054ns (38.781%)  route 4.821ns (61.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 21.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.802     9.668    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.655    21.658    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]/C
                         clock pessimism              0.115    21.773    
                         clock uncertainty           -0.084    21.689    
    SLICE_X4Y4           FDSE (Setup_fdse_C_S)       -0.524    21.165    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.054ns (38.781%)  route 4.821ns (61.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 21.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.802     9.668    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.655    21.658    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[21]/C
                         clock pessimism              0.115    21.773    
                         clock uncertainty           -0.084    21.689    
    SLICE_X4Y4           FDSE (Setup_fdse_C_S)       -0.524    21.165    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.054ns (38.781%)  route 4.821ns (61.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 21.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.802     9.668    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.655    21.658    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[28]/C
                         clock pessimism              0.115    21.773    
                         clock uncertainty           -0.084    21.689    
    SLICE_X4Y4           FDSE (Setup_fdse_C_S)       -0.524    21.165    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.054ns (38.781%)  route 4.821ns (61.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 21.658 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.802     9.668    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.655    21.658    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[29]/C
                         clock pessimism              0.115    21.773    
                         clock uncertainty           -0.084    21.689    
    SLICE_X4Y4           FDSE (Setup_fdse_C_S)       -0.524    21.165    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         21.165    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 3.054ns (38.701%)  route 4.837ns (61.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.818     9.685    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.656    21.659    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[12]/C
                         clock pessimism              0.115    21.774    
                         clock uncertainty           -0.084    21.690    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.429    21.261    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         21.261    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 11.577    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 3.054ns (38.701%)  route 4.837ns (61.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.818     9.685    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.656    21.659    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[13]/C
                         clock pessimism              0.115    21.774    
                         clock uncertainty           -0.084    21.690    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.429    21.261    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         21.261    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 11.577    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 3.054ns (38.701%)  route 4.837ns (61.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.818     9.685    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.656    21.659    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[14]/C
                         clock pessimism              0.115    21.774    
                         clock uncertainty           -0.084    21.690    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.429    21.261    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         21.261    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 11.577    

Slack (MET) :             11.577ns  (required time - arrival time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_clk_wiz_0_0 rise@20.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 3.054ns (38.701%)  route 4.837ns (61.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.790     1.793    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.247 f  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.463     5.711    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.835 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=3, routed)           0.716     6.550    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.150     6.700 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.840     8.540    system_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.326     8.866 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.818     9.685    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.612    21.612    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         1.656    21.659    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[15]/C
                         clock pessimism              0.115    21.774    
                         clock uncertainty           -0.084    21.690    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.429    21.261    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         21.261    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 11.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.624     0.626    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    SLICE_X7Y1           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.767 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[1]/Q
                         net (fo=6, routed)           0.109     0.876    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg__0[1]
    SLICE_X6Y1           LUT4 (Prop_lut4_I2_O)        0.045     0.921 r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_rep[3]_i_1/O
                         net (fo=2, routed)           0.000     0.921    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_rep[3]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.893     0.895    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    SLICE_X6Y1           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism             -0.256     0.639    
    SLICE_X6Y1           FDRE (Hold_fdre_C_D)         0.120     0.759    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.622     0.624    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X5Y8           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDSE (Prop_fdse_C_Q)         0.141     0.765 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[1]/Q
                         net (fo=3, routed)           0.114     0.879    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg_n_0_[1]
    SLICE_X4Y8           LUT2 (Prop_lut2_I0_O)        0.045     0.924 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.924    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[2]_i_1_n_0
    SLICE_X4Y8           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.891     0.893    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y8           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[2]/C
                         clock pessimism             -0.256     0.637    
    SLICE_X4Y8           FDSE (Hold_fdse_C_D)         0.121     0.758    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/debounce_0/inst/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_ov7670_registers/system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_157_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.516%)  route 0.127ns (47.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.594     0.596    system_i/debounce_0/inst/clk
    SLICE_X11Y4          FDRE                                         r  system_i/debounce_0/inst/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  system_i/debounce_0/inst/o_reg/Q
                         net (fo=17, routed)          0.127     0.864    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/resend
    SLICE_X8Y4           FDCE                                         r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_157_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.863     0.865    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    SLICE_X8Y4           FDCE                                         r  system_i/ov7670_controller_0/inst/Inst_ov7670_registers/system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_157_cooolDelFlop/C
                         clock pessimism             -0.233     0.632    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.059     0.691    system_i/ov7670_controller_0/inst/Inst_ov7670_registers/system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_157_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.094%)  route 0.134ns (41.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.593     0.595    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y9           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.134     0.870    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.915 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.915    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.862     0.864    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X8Y9           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.121     0.729    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.622     0.624    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y7           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.765 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.168     0.933    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X5Y7           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.891     0.893    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X5Y7           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism             -0.233     0.660    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.070     0.730    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.593     0.595    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X8Y9           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.148     0.743 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[9]/Q
                         net (fo=1, routed)           0.090     0.833    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[9]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.098     0.931 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[10]_i_1/O
                         net (fo=1, routed)           0.000     0.931    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[10]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.862     0.864    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X8Y9           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.120     0.715    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.623     0.625    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y5           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDSE (Prop_fdse_C_Q)         0.148     0.773 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[25]/Q
                         net (fo=1, routed)           0.093     0.865    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg_n_0_[25]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.099     0.964 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[26]_i_1/O
                         net (fo=1, routed)           0.000     0.964    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[26]_i_1_n_0
    SLICE_X4Y5           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.892     0.894    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y5           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism             -0.269     0.625    
    SLICE_X4Y5           FDSE (Hold_fdse_C_D)         0.121     0.746    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.623     0.625    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y6           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDSE (Prop_fdse_C_Q)         0.148     0.773 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[7]/Q
                         net (fo=1, routed)           0.093     0.865    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg_n_0_[7]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.099     0.964 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.964    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[8]_i_1_n_0
    SLICE_X4Y6           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.892     0.894    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y6           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[8]/C
                         clock pessimism             -0.269     0.625    
    SLICE_X4Y6           FDSE (Hold_fdse_C_D)         0.121     0.746    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.623     0.625    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDSE (Prop_fdse_C_Q)         0.128     0.753 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[15]/Q
                         net (fo=1, routed)           0.086     0.838    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg_n_0_[15]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.098     0.936 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[16]_i_1/O
                         net (fo=1, routed)           0.000     0.936    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[16]_i_1_n_0
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.893     0.895    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y4           FDSE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism             -0.270     0.625    
    SLICE_X3Y4           FDSE (Hold_fdse_C_D)         0.092     0.717    system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.474%)  route 0.169ns (54.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.622     0.624    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y7           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.765 r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.169     0.934    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X4Y7           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=118, routed)         0.891     0.893    system_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X4Y7           FDRE                                         r  system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.233     0.660    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.052     0.712    system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4      system_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y2       system_i/debounce_0/inst/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y4       system_i/debounce_0/inst/c_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y4       system_i/debounce_0/inst/c_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y5       system_i/debounce_0/inst/c_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y5       system_i/debounce_0/inst/c_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y5       system_i/debounce_0/inst/c_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y5       system_i/debounce_0/inst/c_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y4       system_i/debounce_0/inst/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y4       system_i/debounce_0/inst/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y5       system_i/debounce_0/inst/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y5       system_i/debounce_0/inst/c_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y5       system_i/debounce_0/inst/c_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y5       system_i/debounce_0/inst/c_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y6       system_i/debounce_0/inst/c_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y6       system_i/debounce_0/inst/c_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y6       system_i/debounce_0/inst/c_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y6       system_i/debounce_0/inst/c_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y7       system_i/debounce_0/inst/c_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y7       system_i/debounce_0/inst/c_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y7       system_i/debounce_0/inst/c_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y7       system_i/debounce_0/inst/c_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y9       system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y4       system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y4       system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y8       system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y4       system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y4       system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.629ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.629ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.168ns  (logic 0.419ns (35.866%)  route 0.749ns (64.134%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.749     1.168    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X42Y84         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)       -0.203    29.797    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.797    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 28.629    

Slack (MET) :             28.667ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.077ns  (logic 0.419ns (38.919%)  route 0.658ns (61.081%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.658     1.077    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X44Y92         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)       -0.256    29.744    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.744    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 28.667    

Slack (MET) :             28.704ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.403%)  route 0.644ns (60.597%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.644     1.063    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X45Y83         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y83         FDRE (Setup_fdre_C_D)       -0.233    29.767    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 28.704    

Slack (MET) :             28.731ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.028%)  route 0.628ns (59.972%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.628     1.047    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[4]
    SLICE_X45Y76         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)       -0.222    29.778    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         29.778    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 28.731    

Slack (MET) :             28.766ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.391%)  route 0.649ns (55.609%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.649     1.167    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[10]
    SLICE_X45Y78         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)       -0.067    29.933    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 28.766    

Slack (MET) :             28.769ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.164ns  (logic 0.518ns (44.503%)  route 0.646ns (55.497%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.646     1.164    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X45Y77         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)       -0.067    29.933    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                 28.769    

Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.107ns  (logic 0.456ns (41.205%)  route 0.651ns (58.795%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.651     1.107    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[12]
    SLICE_X44Y79         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)       -0.103    29.897    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             28.793ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.301%)  route 0.648ns (58.699%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.648     1.104    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X44Y82         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)       -0.103    29.897    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 28.793    

Slack (MET) :             28.795ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.378%)  route 0.646ns (58.622%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.646     1.102    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X45Y83         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y83         FDRE (Setup_fdre_C_D)       -0.103    29.897    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 28.795    

Slack (MET) :             28.801ns  (required time - arrival time)
  Source:                 system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.675%)  route 0.638ns (58.325%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE                         0.000     0.000 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.638     1.094    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[1]
    SLICE_X45Y76         FDRE                                         r  system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)       -0.105    29.895    system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 28.801    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_25
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 system_i/stream_to_vga_0/inst/fsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vdma_mm2s/U0/mm2s_fsync_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.456ns (14.674%)  route 2.651ns (85.326%))
  Logic Levels:           0  
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.634     1.634    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y83         FDRE                                         r  system_i/stream_to_vga_0/inst/fsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  system_i/stream_to_vga_0/inst/fsync_reg/Q
                         net (fo=1, routed)           2.651     4.741    system_i/vdma_mm2s/U0/mm2s_fsync
    SLICE_X34Y84         FDRE                                         r  system_i/vdma_mm2s/U0/mm2s_fsync_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.474    12.653    system_i/vdma_mm2s/U0/m_axis_mm2s_aclk
    SLICE_X34Y84         FDRE                                         r  system_i/vdma_mm2s/U0/mm2s_fsync_d1_reg/C
                         clock pessimism              0.000    12.653    
                         clock uncertainty           -0.274    12.379    
    SLICE_X34Y84         FDRE (Setup_fdre_C_D)       -0.016    12.363    system_i/vdma_mm2s/U0/mm2s_fsync_d1_reg
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             38.618ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.287ns  (logic 0.518ns (40.258%)  route 0.769ns (59.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.769     1.287    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X33Y117        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y117        FDRE (Setup_fdre_C_D)       -0.095    39.905    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                 38.618    

Slack (MET) :             38.635ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.270ns  (logic 0.518ns (40.772%)  route 0.752ns (59.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.752     1.270    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X33Y118        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y118        FDRE (Setup_fdre_C_D)       -0.095    39.905    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 38.635    

Slack (MET) :             38.661ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.512%)  route 0.596ns (55.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.596     1.074    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X33Y117        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y117        FDRE (Setup_fdre_C_D)       -0.265    39.735    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 38.661    

Slack (MET) :             38.672ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.929%)  route 0.586ns (55.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.586     1.064    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X35Y116        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X35Y116        FDRE (Setup_fdre_C_D)       -0.264    39.736    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 38.672    

Slack (MET) :             38.788ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.370%)  route 0.599ns (53.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.599     1.117    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X35Y116        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X35Y116        FDRE (Setup_fdre_C_D)       -0.095    39.905    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 38.788    

Slack (MET) :             38.830ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.952ns  (logic 0.478ns (50.214%)  route 0.474ns (49.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.474     0.952    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X34Y118        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y118        FDRE (Setup_fdre_C_D)       -0.218    39.782    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 38.830    

Slack (MET) :             38.844ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.142%)  route 0.457ns (48.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.457     0.935    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X34Y117        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y117        FDRE (Setup_fdre_C_D)       -0.221    39.779    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.779    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.844    

Slack (MET) :             38.851ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.449     0.927    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X32Y117        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y117        FDRE (Setup_fdre_C_D)       -0.222    39.778    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 38.851    

Slack (MET) :             38.891ns  (required time - arrival time)
  Source:                 system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.792%)  route 0.544ns (51.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118                                     0.000     0.000 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y118        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.062    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X32Y117        FDRE                                         r  system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y117        FDRE (Setup_fdre_C_D)       -0.047    39.953    system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 38.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/stream_to_vga_0/inst/fsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vdma_mm2s/U0/mm2s_fsync_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_25 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.141ns (11.995%)  route 1.034ns (88.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.549     0.549    system_i/stream_to_vga_0/inst/clk25
    SLICE_X51Y83         FDRE                                         r  system_i/stream_to_vga_0/inst/fsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  system_i/stream_to_vga_0/inst/fsync_reg/Q
                         net (fo=1, routed)           1.034     1.724    system_i/vdma_mm2s/U0/mm2s_fsync
    SLICE_X34Y84         FDRE                                         r  system_i/vdma_mm2s/U0/mm2s_fsync_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.819     1.185    system_i/vdma_mm2s/U0/m_axis_mm2s_aclk
    SLICE_X34Y84         FDRE                                         r  system_i/vdma_mm2s/U0/mm2s_fsync_d1_reg/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.274     1.459    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.060     1.519    system_i/vdma_mm2s/U0/mm2s_fsync_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_25

Setup :           12  Failing Endpoints,  Worst Slack      -10.169ns,  Total Violation     -119.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.169ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.541ns  (logic 10.295ns (55.525%)  route 8.246ns (44.475%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 32.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.632    32.926    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y75         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478    33.404 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.710    34.114    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[21]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.301    34.415 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8/O
                         net (fo=1, routed)           0.000    34.415    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.965 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.965    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.204 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1/O[2]
                         net (fo=58, routed)          0.988    36.192    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1_n_5
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    40.406 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54/PCOUT[47]
                         net (fo=1, routed)           0.002    40.408    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.926 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55/P[0]
                         net (fo=2, routed)           1.106    43.032    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55_n_105
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.124    43.156 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541/O
                         net (fo=1, routed)           0.000    43.156    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.706 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.000    43.706    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000    43.820    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.154 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432/O[1]
                         net (fo=1, routed)           0.737    44.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432_n_6
    SLICE_X36Y80         LUT2 (Prop_lut2_I1_O)        0.303    45.194 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267/O
                         net (fo=1, routed)           0.000    45.194    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.837 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_153/O[3]
                         net (fo=1, routed)           0.986    46.822    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out227_out[27]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.307    47.129 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102/O
                         net (fo=1, routed)           0.601    47.731    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124    47.855 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63/O
                         net (fo=2, routed)           1.338    49.193    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    49.317 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_26/O
                         net (fo=15, routed)          1.113    50.430    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[9]
    SLICE_X62Y59         LUT5 (Prop_lut5_I0_O)        0.124    50.554 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_11/O
                         net (fo=1, routed)           0.350    50.904    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_11_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.124    51.028 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_3/O
                         net (fo=1, routed)           0.315    51.343    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_3_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I1_O)        0.124    51.467 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_1/O
                         net (fo=1, routed)           0.000    51.467    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[1]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X65Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.274    41.268    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.031    41.299    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.299    
                         arrival time                         -51.467    
  -------------------------------------------------------------------
                         slack                                -10.169    

Slack (VIOLATED) :        -10.166ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.586ns  (logic 10.295ns (55.390%)  route 8.291ns (44.610%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 32.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.632    32.926    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y75         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478    33.404 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.710    34.114    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[21]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.301    34.415 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8/O
                         net (fo=1, routed)           0.000    34.415    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.965 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.965    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.204 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1/O[2]
                         net (fo=58, routed)          0.988    36.192    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1_n_5
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    40.406 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54/PCOUT[47]
                         net (fo=1, routed)           0.002    40.408    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.926 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55/P[0]
                         net (fo=2, routed)           1.106    43.032    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55_n_105
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.124    43.156 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541/O
                         net (fo=1, routed)           0.000    43.156    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.706 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.000    43.706    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000    43.820    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.154 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432/O[1]
                         net (fo=1, routed)           0.737    44.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432_n_6
    SLICE_X36Y80         LUT2 (Prop_lut2_I1_O)        0.303    45.194 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267/O
                         net (fo=1, routed)           0.000    45.194    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.837 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_153/O[3]
                         net (fo=1, routed)           0.986    46.822    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out227_out[27]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.307    47.129 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102/O
                         net (fo=1, routed)           0.601    47.731    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124    47.855 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63/O
                         net (fo=2, routed)           1.338    49.193    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    49.317 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_26/O
                         net (fo=15, routed)          1.081    50.398    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[9]
    SLICE_X64Y61         LUT6 (Prop_lut6_I1_O)        0.124    50.522 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_7/O
                         net (fo=1, routed)           0.460    50.982    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_7_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.124    51.106 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_3/O
                         net (fo=1, routed)           0.282    51.388    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_3_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124    51.512 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_1/O
                         net (fo=1, routed)           0.000    51.512    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[0]_i_1_n_0
    SLICE_X66Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.274    41.268    
    SLICE_X66Y59         FDRE (Setup_fdre_C_D)        0.079    41.347    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.347    
                         arrival time                         -51.512    
  -------------------------------------------------------------------
                         slack                                -10.166    

Slack (VIOLATED) :        -10.161ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.530ns  (logic 10.295ns (55.558%)  route 8.235ns (44.442%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 32.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.632    32.926    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y75         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478    33.404 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.710    34.114    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[21]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.301    34.415 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8/O
                         net (fo=1, routed)           0.000    34.415    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.965 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.965    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.204 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1/O[2]
                         net (fo=58, routed)          0.988    36.192    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1_n_5
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    40.406 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54/PCOUT[47]
                         net (fo=1, routed)           0.002    40.408    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.926 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55/P[0]
                         net (fo=2, routed)           1.106    43.032    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55_n_105
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.124    43.156 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541/O
                         net (fo=1, routed)           0.000    43.156    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.706 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.000    43.706    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000    43.820    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.154 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432/O[1]
                         net (fo=1, routed)           0.737    44.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432_n_6
    SLICE_X36Y80         LUT2 (Prop_lut2_I1_O)        0.303    45.194 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267/O
                         net (fo=1, routed)           0.000    45.194    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.837 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_153/O[3]
                         net (fo=1, routed)           0.986    46.822    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out227_out[27]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.307    47.129 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102/O
                         net (fo=1, routed)           0.601    47.731    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124    47.855 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63/O
                         net (fo=2, routed)           1.338    49.193    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    49.317 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_26/O
                         net (fo=15, routed)          0.789    50.106    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[9]
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124    50.230 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_6/O
                         net (fo=1, routed)           0.568    50.798    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_6_n_0
    SLICE_X66Y61         LUT6 (Prop_lut6_I5_O)        0.124    50.922 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_3/O
                         net (fo=1, routed)           0.410    51.332    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_3_n_0
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124    51.456 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_1/O
                         net (fo=1, routed)           0.000    51.456    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out[3]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.540    41.540    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X64Y62         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.274    41.266    
    SLICE_X64Y62         FDRE (Setup_fdre_C_D)        0.029    41.295    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                         -51.456    
  -------------------------------------------------------------------
                         slack                                -10.161    

Slack (VIOLATED) :        -10.062ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.437ns  (logic 10.295ns (55.840%)  route 8.142ns (44.160%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 41.543 - 40.000 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 32.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.632    32.926    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y75         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478    33.404 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.710    34.114    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[21]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.301    34.415 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8/O
                         net (fo=1, routed)           0.000    34.415    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.965 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.965    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.204 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1/O[2]
                         net (fo=58, routed)          0.988    36.192    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1_n_5
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    40.406 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54/PCOUT[47]
                         net (fo=1, routed)           0.002    40.408    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.926 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55/P[0]
                         net (fo=2, routed)           1.106    43.032    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55_n_105
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.124    43.156 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541/O
                         net (fo=1, routed)           0.000    43.156    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.706 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.000    43.706    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000    43.820    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.154 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432/O[1]
                         net (fo=1, routed)           0.737    44.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432_n_6
    SLICE_X36Y80         LUT2 (Prop_lut2_I1_O)        0.303    45.194 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267/O
                         net (fo=1, routed)           0.000    45.194    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.837 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_153/O[3]
                         net (fo=1, routed)           0.986    46.822    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out227_out[27]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.307    47.129 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102/O
                         net (fo=1, routed)           0.601    47.731    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124    47.855 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63/O
                         net (fo=2, routed)           1.338    49.193    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    49.317 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_26/O
                         net (fo=15, routed)          0.862    50.179    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[9]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.124    50.303 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_5/O
                         net (fo=1, routed)           0.410    50.712    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_5_n_0
    SLICE_X67Y57         LUT5 (Prop_lut5_I4_O)        0.124    50.836 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_2/O
                         net (fo=1, routed)           0.402    51.239    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_2_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I0_O)        0.124    51.363 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_1/O
                         net (fo=1, routed)           0.000    51.363    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_1_n_0
    SLICE_X67Y57         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.543    41.543    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X67Y57         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/C
                         clock pessimism              0.000    41.543    
                         clock uncertainty           -0.274    41.269    
    SLICE_X67Y57         FDRE (Setup_fdre_C_D)        0.032    41.301    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                         -51.363    
  -------------------------------------------------------------------
                         slack                                -10.062    

Slack (VIOLATED) :        -9.943ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.365ns  (logic 10.295ns (56.058%)  route 8.070ns (43.942%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 41.543 - 40.000 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 32.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.632    32.926    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y75         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478    33.404 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.710    34.114    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[21]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.301    34.415 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8/O
                         net (fo=1, routed)           0.000    34.415    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.965 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.965    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.204 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1/O[2]
                         net (fo=58, routed)          0.988    36.192    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1_n_5
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    40.406 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54/PCOUT[47]
                         net (fo=1, routed)           0.002    40.408    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.926 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55/P[0]
                         net (fo=2, routed)           1.106    43.032    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55_n_105
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.124    43.156 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541/O
                         net (fo=1, routed)           0.000    43.156    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.706 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.000    43.706    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000    43.820    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.154 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432/O[1]
                         net (fo=1, routed)           0.737    44.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432_n_6
    SLICE_X36Y80         LUT2 (Prop_lut2_I1_O)        0.303    45.194 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267/O
                         net (fo=1, routed)           0.000    45.194    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.837 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_153/O[3]
                         net (fo=1, routed)           0.986    46.822    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out227_out[27]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.307    47.129 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102/O
                         net (fo=1, routed)           0.601    47.731    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124    47.855 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63/O
                         net (fo=2, routed)           1.338    49.193    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    49.317 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_26/O
                         net (fo=15, routed)          0.862    50.179    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[9]
    SLICE_X65Y58         LUT5 (Prop_lut5_I0_O)        0.124    50.303 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_6/O
                         net (fo=3, routed)           0.436    50.739    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_6_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    50.863 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[1]_i_2/O
                         net (fo=1, routed)           0.304    51.167    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[1]_i_2_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I1_O)        0.124    51.291 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[1]_i_1/O
                         net (fo=1, routed)           0.000    51.291    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[1]_i_1_n_0
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.543    41.543    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]/C
                         clock pessimism              0.000    41.543    
                         clock uncertainty           -0.274    41.269    
    SLICE_X66Y58         FDRE (Setup_fdre_C_D)        0.079    41.348    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.348    
                         arrival time                         -51.291    
  -------------------------------------------------------------------
                         slack                                 -9.943    

Slack (VIOLATED) :        -9.914ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.268ns  (logic 10.565ns (57.834%)  route 7.703ns (42.166%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651    32.945    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.518    33.463 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=2, routed)           0.579    34.042    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg1[1]
    SLICE_X36Y57         LUT2 (Prop_lut2_I1_O)        0.124    34.166 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__86_i_12/O
                         net (fo=1, routed)           0.000    34.166    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__86_i_12_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.699 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__86_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.699    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__86_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.816 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__86_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.816    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__86_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.139 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__86_i_1/O[1]
                         net (fo=4, routed)           0.793    35.933    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__86_i_1_n_6
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    40.151 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__87/PCOUT[47]
                         net (fo=1, routed)           0.002    40.153    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__87_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.671 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__88/P[0]
                         net (fo=2, routed)           1.010    42.680    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__88_n_105
    SLICE_X37Y60         LUT2 (Prop_lut2_I0_O)        0.124    42.804 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_298/O
                         net (fo=1, routed)           0.000    42.804    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_298_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.354 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_180/CO[3]
                         net (fo=1, routed)           0.000    43.354    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_180_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.468 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_84/CO[3]
                         net (fo=1, routed)           0.000    43.468    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_84_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.802 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.144    44.947    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_175_n_6
    SLICE_X37Y73         LUT2 (Prop_lut2_I0_O)        0.303    45.250 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_178/O
                         net (fo=1, routed)           0.000    45.250    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_178_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.800 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_82/CO[3]
                         net (fo=1, routed)           0.000    45.800    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_82_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.113 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]_i_81/O[3]
                         net (fo=1, routed)           1.329    47.441    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out242_out[31]
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.306    47.747 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_33/O
                         net (fo=1, routed)           0.451    48.198    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_33_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124    48.322 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_8/O
                         net (fo=2, routed)           0.721    49.043    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_8_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.124    49.167 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_29/O
                         net (fo=10, routed)          0.938    50.105    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[14]
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    50.229 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_31/O
                         net (fo=1, routed)           0.578    50.807    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_31_n_0
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.124    50.931 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_11/O
                         net (fo=1, routed)           0.158    51.089    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_11_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.124    51.213 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_2/O
                         net (fo=1, routed)           0.000    51.213    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_2_n_0
    SLICE_X64Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X64Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.274    41.268    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.031    41.299    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.299    
                         arrival time                         -51.213    
  -------------------------------------------------------------------
                         slack                                 -9.914    

Slack (VIOLATED) :        -9.853ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.276ns  (logic 10.295ns (56.331%)  route 7.981ns (43.669%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 32.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.632    32.926    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y75         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478    33.404 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.710    34.114    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[21]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.301    34.415 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8/O
                         net (fo=1, routed)           0.000    34.415    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.965 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.965    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.204 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1/O[2]
                         net (fo=58, routed)          0.988    36.192    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1_n_5
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    40.406 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54/PCOUT[47]
                         net (fo=1, routed)           0.002    40.408    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.926 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55/P[0]
                         net (fo=2, routed)           1.106    43.032    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55_n_105
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.124    43.156 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541/O
                         net (fo=1, routed)           0.000    43.156    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.706 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.000    43.706    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000    43.820    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.154 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432/O[1]
                         net (fo=1, routed)           0.737    44.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432_n_6
    SLICE_X36Y80         LUT2 (Prop_lut2_I1_O)        0.303    45.194 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267/O
                         net (fo=1, routed)           0.000    45.194    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.837 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_153/O[3]
                         net (fo=1, routed)           0.986    46.822    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out227_out[27]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.307    47.129 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102/O
                         net (fo=1, routed)           0.601    47.731    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124    47.855 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63/O
                         net (fo=2, routed)           1.338    49.193    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    49.317 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_26/O
                         net (fo=15, routed)          0.733    50.050    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[9]
    SLICE_X64Y61         LUT6 (Prop_lut6_I3_O)        0.124    50.174 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_11/O
                         net (fo=1, routed)           0.484    50.659    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_11_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.124    50.783 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_3/O
                         net (fo=1, routed)           0.295    51.078    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_3_n_0
    SLICE_X66Y60         LUT6 (Prop_lut6_I1_O)        0.124    51.202 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    51.202    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_1_n_0
    SLICE_X66Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.274    41.268    
    SLICE_X66Y60         FDRE (Setup_fdre_C_D)        0.081    41.349    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.349    
                         arrival time                         -51.202    
  -------------------------------------------------------------------
                         slack                                 -9.853    

Slack (VIOLATED) :        -9.850ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.224ns  (logic 10.295ns (56.491%)  route 7.929ns (43.509%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 41.543 - 40.000 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 32.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.632    32.926    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y75         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478    33.404 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.710    34.114    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[21]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.301    34.415 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8/O
                         net (fo=1, routed)           0.000    34.415    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.965 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.965    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.204 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1/O[2]
                         net (fo=58, routed)          0.988    36.192    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1_n_5
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    40.406 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54/PCOUT[47]
                         net (fo=1, routed)           0.002    40.408    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.926 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55/P[0]
                         net (fo=2, routed)           1.106    43.032    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55_n_105
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.124    43.156 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541/O
                         net (fo=1, routed)           0.000    43.156    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.706 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.000    43.706    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000    43.820    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.154 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432/O[1]
                         net (fo=1, routed)           0.737    44.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432_n_6
    SLICE_X36Y80         LUT2 (Prop_lut2_I1_O)        0.303    45.194 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267/O
                         net (fo=1, routed)           0.000    45.194    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.837 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_153/O[3]
                         net (fo=1, routed)           0.986    46.822    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out227_out[27]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.307    47.129 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102/O
                         net (fo=1, routed)           0.601    47.731    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124    47.855 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63/O
                         net (fo=2, routed)           1.338    49.193    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    49.317 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_26/O
                         net (fo=15, routed)          0.862    50.179    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[9]
    SLICE_X65Y58         LUT5 (Prop_lut5_I0_O)        0.124    50.303 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_6/O
                         net (fo=3, routed)           0.441    50.743    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[2]_i_6_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    50.867 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[0]_i_2/O
                         net (fo=1, routed)           0.159    51.026    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[0]_i_2_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124    51.150 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[0]_i_1/O
                         net (fo=1, routed)           0.000    51.150    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[0]_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.543    41.543    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X64Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/C
                         clock pessimism              0.000    41.543    
                         clock uncertainty           -0.274    41.269    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)        0.031    41.300    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.300    
                         arrival time                         -51.150    
  -------------------------------------------------------------------
                         slack                                 -9.850    

Slack (VIOLATED) :        -9.821ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.240ns  (logic 10.295ns (56.441%)  route 7.945ns (43.559%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 41.543 - 40.000 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 32.926 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.632    32.926    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y75         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478    33.404 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.710    34.114    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[21]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.301    34.415 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8/O
                         net (fo=1, routed)           0.000    34.415    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_8_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.965 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.965    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_2_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.204 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1/O[2]
                         net (fo=58, routed)          0.988    36.192    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__53_i_1_n_5
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    40.406 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54/PCOUT[47]
                         net (fo=1, routed)           0.002    40.408    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__54_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.926 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55/P[0]
                         net (fo=2, routed)           1.106    43.032    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__55_n_105
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.124    43.156 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541/O
                         net (fo=1, routed)           0.000    43.156    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_541_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.706 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.000    43.706    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_436_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000    43.820    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_278_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.154 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432/O[1]
                         net (fo=1, routed)           0.737    44.891    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_432_n_6
    SLICE_X36Y80         LUT2 (Prop_lut2_I1_O)        0.303    45.194 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267/O
                         net (fo=1, routed)           0.000    45.194    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_267_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.837 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_153/O[3]
                         net (fo=1, routed)           0.986    46.822    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out227_out[27]
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.307    47.129 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102/O
                         net (fo=1, routed)           0.601    47.731    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_102_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124    47.855 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63/O
                         net (fo=2, routed)           1.338    49.193    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_63_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    49.317 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_26/O
                         net (fo=15, routed)          0.508    49.825    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[9]
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.124    49.949 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_4/O
                         net (fo=1, routed)           0.804    50.753    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_4_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I0_O)        0.124    50.877 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_2/O
                         net (fo=1, routed)           0.165    51.042    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_2_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I1_O)        0.124    51.166 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_1/O
                         net (fo=1, routed)           0.000    51.166    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out[3]_i_1_n_0
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.543    41.543    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/C
                         clock pessimism              0.000    41.543    
                         clock uncertainty           -0.274    41.269    
    SLICE_X66Y58         FDRE (Setup_fdre_C_D)        0.077    41.346    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.346    
                         arrival time                         -51.166    
  -------------------------------------------------------------------
                         slack                                 -9.821    

Slack (VIOLATED) :        -9.803ns  (required time - arrival time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_25 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        18.023ns  (logic 10.075ns (55.902%)  route 7.948ns (44.098%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    3.077ns = ( 33.077 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.783    33.077    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y90        FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.518    33.595 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg13_reg[2]/Q
                         net (fo=2, routed)           0.626    34.221    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg13[2]
    SLICE_X102Y90        LUT2 (Prop_lut2_I1_O)        0.124    34.345 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__14_i_11/O
                         net (fo=1, routed)           0.000    34.345    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__14_i_11_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.725 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__14_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.725    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__14_i_3_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.842 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__14_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.842    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__14_i_2_n_0
    SLICE_X102Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.081 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__14_i_1/O[2]
                         net (fo=58, routed)          0.817    35.898    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__14_i_1_n_5
    DSP48_X4Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    40.111 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__15/PCOUT[47]
                         net (fo=1, routed)           0.002    40.113    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__15_n_106
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    41.631 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__16/P[0]
                         net (fo=2, routed)           0.964    42.595    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out3__16_n_105
    SLICE_X101Y91        LUT2 (Prop_lut2_I0_O)        0.124    42.719 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_453/O
                         net (fo=1, routed)           0.000    42.719    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_453_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.269 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000    43.269    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_297_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.491 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_173/O[0]
                         net (fo=2, routed)           0.688    44.179    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_173_n_7
    SLICE_X95Y92         LUT2 (Prop_lut2_I0_O)        0.299    44.478 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_177/O
                         net (fo=1, routed)           0.000    44.478    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_177_n_0
    SLICE_X95Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.010 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    45.010    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_111_n_0
    SLICE_X95Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.323 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_171/O[3]
                         net (fo=1, routed)           1.056    46.380    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out26_out[27]
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.306    46.686 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_110/O
                         net (fo=1, routed)           0.744    47.429    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_110_n_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I5_O)        0.124    47.553 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_68/O
                         net (fo=3, routed)           1.397    48.950    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_68_n_0
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.124    49.074 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[1]_i_15/O
                         net (fo=10, routed)          0.703    49.777    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X67Y61         LUT6 (Prop_lut6_I2_O)        0.124    49.901 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_8/O
                         net (fo=1, routed)           0.655    50.557    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_8_n_0
    SLICE_X66Y61         LUT6 (Prop_lut6_I2_O)        0.124    50.681 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_3/O
                         net (fo=1, routed)           0.295    50.976    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_3_n_0
    SLICE_X67Y59         LUT6 (Prop_lut6_I1_O)        0.124    51.100 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_1/O
                         net (fo=1, routed)           0.000    51.100    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[2]_i_1_n_0
    SLICE_X67Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         1.542    41.542    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X67Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/C
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.274    41.268    
    SLICE_X67Y59         FDRE (Setup_fdre_C_D)        0.029    41.297    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.297    
                         arrival time                         -51.100    
  -------------------------------------------------------------------
                         slack                                 -9.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.438ns (29.737%)  route 1.035ns (70.263%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.511     2.382    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.848     0.848    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X65Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.274     1.122    
    SLICE_X65Y60         FDRE (Hold_fdre_C_R)        -0.018     1.104    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.438ns (29.649%)  route 1.039ns (70.351%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.515     2.386    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.848     0.848    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X64Y60         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.274     1.122    
    SLICE_X64Y60         FDRE (Hold_fdre_C_R)        -0.018     1.104    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.438ns (29.004%)  route 1.072ns (70.996%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.548     2.419    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X66Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.849     0.849    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.274     1.123    
    SLICE_X66Y59         FDRE (Hold_fdre_C_R)         0.009     1.132    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.438ns (29.355%)  route 1.054ns (70.645%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.530     2.401    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X65Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.849     0.849    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X65Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[2]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.274     1.123    
    SLICE_X65Y59         FDRE (Hold_fdre_C_R)        -0.018     1.105    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.438ns (29.004%)  route 1.072ns (70.996%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.548     2.419    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X67Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.849     0.849    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X67Y59         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.274     1.123    
    SLICE_X67Y59         FDRE (Hold_fdre_C_R)        -0.018     1.105    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.438ns (27.900%)  route 1.132ns (72.100%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.608     2.478    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.849     0.849    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.274     1.123    
    SLICE_X66Y58         FDRE (Hold_fdre_C_R)         0.009     1.132    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.438ns (27.900%)  route 1.132ns (72.100%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.608     2.478    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.849     0.849    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X66Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.274     1.123    
    SLICE_X66Y58         FDRE (Hold_fdre_C_R)         0.009     1.132    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.438ns (28.151%)  route 1.118ns (71.849%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.594     2.464    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846     0.846    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X64Y62         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.274     1.120    
    SLICE_X64Y62         FDRE (Hold_fdre_C_R)        -0.018     1.102    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.438ns (27.520%)  route 1.154ns (72.480%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.629     2.500    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.849     0.849    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X64Y58         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.274     1.123    
    SLICE_X64Y58         FDRE (Hold_fdre_C_R)        -0.018     1.105    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_25 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.438ns (26.991%)  route 1.185ns (73.009%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.573     0.909    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y82         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16_reg[23]/Q
                         net (fo=4, routed)           0.175     1.225    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg16[23]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.048     1.273 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59/O
                         net (fo=1, routed)           0.000     1.273    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_59_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.370 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19/O[1]
                         net (fo=2, routed)           0.157     1.526    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out_reg[3]_i_19_n_6
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.107     1.633 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8/O
                         net (fo=1, routed)           0.193     1.826    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_8_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1/O
                         net (fo=12, routed)          0.660     2.531    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0
    SLICE_X67Y57         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=192, routed)         0.849     0.849    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/clk25
    SLICE_X67Y57         FDRE                                         r  system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.274     1.123    
    SLICE_X67Y57         FDRE (Hold_fdre_C_R)        -0.018     1.105    system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  1.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.718ns (26.175%)  route 2.025ns (73.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.866     5.688    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y52         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.479    12.658    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y52         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.718ns (26.175%)  route 2.025ns (73.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.866     5.688    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X45Y52         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.479    12.658    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X45Y52         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.718ns (26.175%)  route 2.025ns (73.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.866     5.688    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y52         FDPE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.479    12.658    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y52         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    12.374    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.718ns (26.175%)  route 2.025ns (73.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.866     5.688    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y52         FDPE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.479    12.658    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y52         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y52         FDPE (Recov_fdpe_C_PRE)     -0.359    12.374    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.718ns (27.784%)  route 1.866ns (72.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.707     5.529    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X44Y49         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.495    12.675    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X44Y49         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X44Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.230    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.718ns (27.831%)  route 1.862ns (72.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.702     5.525    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y49         FDPE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.495    12.675    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y49         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X45Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    12.276    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.718ns (27.566%)  route 1.887ns (72.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.727     5.550    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y51         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.479    12.658    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y51         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.718ns (27.566%)  route 1.887ns (72.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.727     5.550    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y51         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.479    12.658    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y51         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.718ns (27.566%)  route 1.887ns (72.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.727     5.550    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y51         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.479    12.658    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y51         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.718ns (27.566%)  route 1.887ns (72.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.651     2.945    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y51         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.419     3.364 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.160     4.524    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.299     4.823 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.727     5.550    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y51         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        1.479    12.658    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y51         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  6.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.911%)  route 0.457ns (71.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y50         FDRE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     1.257    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.302 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.233     1.535    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X49Y49         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.830     1.196    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X49Y49         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.717%)  route 0.462ns (71.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y50         FDRE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     1.257    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.302 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.237     1.539    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X48Y49         FDCE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.830     1.196    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X48Y49         FDCE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.717%)  route 0.462ns (71.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y50         FDRE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     1.257    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.302 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.237     1.539    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X48Y49         FDPE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.830     1.196    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X48Y49         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.071    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.717%)  route 0.462ns (71.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y50         FDRE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     1.257    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.302 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.237     1.539    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X48Y49         FDPE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.830     1.196    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X48Y49         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.071    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.717%)  route 0.462ns (71.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y50         FDRE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     1.257    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.302 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.237     1.539    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X48Y49         FDPE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.830     1.196    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X48Y49         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.071    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.246ns (52.907%)  route 0.219ns (47.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y60         FDRE                                         r  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.148     1.040 f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.071     1.111    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.098     1.209 f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.148     1.357    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y59         FDCE                                         f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.824     1.190    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y59         FDCE                                         r  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.246ns (52.907%)  route 0.219ns (47.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y60         FDRE                                         r  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.148     1.040 f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.071     1.111    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.098     1.209 f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.148     1.357    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y59         FDCE                                         f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.824     1.190    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y59         FDCE                                         r  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.246ns (52.907%)  route 0.219ns (47.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y60         FDRE                                         r  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.148     1.040 f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.071     1.111    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.098     1.209 f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.148     1.357    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y59         FDPE                                         f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.824     1.190    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y59         FDPE                                         r  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y59         FDPE (Remov_fdpe_C_PRE)     -0.071     0.838    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.246ns (52.907%)  route 0.219ns (47.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y60         FDRE                                         r  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.148     1.040 f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.071     1.111    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.098     1.209 f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.148     1.357    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y59         FDPE                                         f  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.824     1.190    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y59         FDPE                                         r  system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y59         FDPE (Remov_fdpe_C_PRE)     -0.071     0.838    system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.956%)  route 0.531ns (74.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.556     0.892    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y50         FDRE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     1.257    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.302 f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.306     1.608    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y49         FDPE                                         f  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9450, routed)        0.830     1.196    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y49         FDPE                                         r  system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.071    system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.588ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.144ns  (logic 0.419ns (36.612%)  route 0.725ns (63.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.725     1.144    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X87Y64         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y64         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.434%)  route 0.446ns (51.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.446     0.865    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X88Y62         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y62         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.233%)  route 0.599ns (56.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.599     1.055    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X86Y64         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y64         FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.772%)  route 0.586ns (56.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.586     1.042    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X86Y63         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y63         FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.603%)  route 0.445ns (49.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.901    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X87Y61         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y61         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  9.004    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.724ns  (logic 0.419ns (57.869%)  route 0.305ns (42.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.305     0.724    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X87Y66         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)       -0.270     9.730    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  9.006    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.724ns  (logic 0.419ns (57.844%)  route 0.305ns (42.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.305     0.724    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X88Y62         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y62         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  9.008    

Slack (MET) :             9.151ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.754ns  (logic 0.456ns (60.456%)  route 0.298ns (39.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.298     0.754    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X89Y62         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y62         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  9.151    

Slack (MET) :             9.158ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.747ns  (logic 0.456ns (61.044%)  route 0.291ns (38.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.291     0.747    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X87Y63         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y63         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  9.158    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.766ns  (logic 0.456ns (59.538%)  route 0.310ns (40.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.310     0.766    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X86Y64         FDRE                                         r  system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y64         FDRE (Setup_fdre_C_D)       -0.045     9.955    system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  9.189    





