
---------- Begin Simulation Statistics ----------
final_tick                                87053860511                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 348080                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670896                       # Number of bytes of host memory used
host_op_rate                                   380880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   287.29                       # Real time elapsed on the host
host_tick_rate                              303016697                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087054                       # Number of seconds simulated
sim_ticks                                 87053860511                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.305155                       # CPI: cycles per instruction
system.cpu.discardedOps                        452687                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        15183982                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.766192                       # IPC: instructions per cycle
system.cpu.numCycles                        130515533                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       115331551                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1808                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       135045                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       967455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           96                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1935272                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             97                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20380208                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16323175                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80935                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8724829                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8723454                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984240                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049699                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299768                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133856                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1053                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34626813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34626813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34630065                       # number of overall hits
system.cpu.dcache.overall_hits::total        34630065                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46903                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46903                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46994                       # number of overall misses
system.cpu.dcache.overall_misses::total         46994                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2058207923                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2058207923                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2058207923                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2058207923                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34673716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34673716                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34677059                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34677059                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001355                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001355                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43882.223376                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43882.223376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43797.249074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43797.249074                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30635                       # number of writebacks
system.cpu.dcache.writebacks::total             30635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        38613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        38658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        38658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1554490190                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1554490190                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1555460008                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1555460008                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001114                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001114                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40258.208116                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40258.208116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40236.432511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40236.432511                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38402                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20447031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20447031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    542813938                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    542813938                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20476287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20476287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18553.935535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18553.935535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26989                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26989                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    453423265                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    453423265                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16800.298825                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16800.298825                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14179782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14179782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        17647                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17647                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1515393985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1515393985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14197429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14197429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85872.612059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85872.612059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        11624                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11624                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1101066925                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1101066925                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94723.582674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94723.582674                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3252                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3252                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           91                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           91                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.027221                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.027221                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       969818                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       969818                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21551.511111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 21551.511111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.461306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34846735                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             38658                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            901.410704                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227447                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.461306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69748800                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69748800                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49190226                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17093584                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9756527                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     25242135                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25242135                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25242135                       # number of overall hits
system.cpu.icache.overall_hits::total        25242135                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       929166                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         929166                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       929166                       # number of overall misses
system.cpu.icache.overall_misses::total        929166                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17879771418                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17879771418                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17879771418                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17879771418                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26171301                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26171301                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26171301                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26171301                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035503                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19242.817126                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19242.817126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19242.817126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19242.817126                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       929046                       # number of writebacks
system.cpu.icache.writebacks::total            929046                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       929166                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       929166                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       929166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       929166                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  16640263974                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16640263974                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  16640263974                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16640263974                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035503                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17908.817126                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17908.817126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17908.817126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17908.817126                       # average overall mshr miss latency
system.cpu.icache.replacements                 929046                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25242135                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25242135                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       929166                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        929166                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17879771418                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17879771418                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26171301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26171301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19242.817126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19242.817126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       929166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       929166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  16640263974                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16640263974                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17908.817126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17908.817126                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           119.981156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26171301                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            929166                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.166443                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            109388                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   119.981156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.937353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.937353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53271768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53271768                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  87053860511                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               928938                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28785                       # number of demand (read+write) hits
system.l2.demand_hits::total                   957723                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              928938                       # number of overall hits
system.l2.overall_hits::.cpu.data               28785                       # number of overall hits
system.l2.overall_hits::total                  957723                       # number of overall hits
system.l2.demand_misses::.cpu.inst                228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9873                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10101                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               228                       # number of overall misses
system.l2.overall_misses::.cpu.data              9873                       # number of overall misses
system.l2.overall_misses::total                 10101                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23304980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1068707420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1092012400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23304980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1068707420                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1092012400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           929166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            38658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               967824                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          929166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           38658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              967824                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.255393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010437                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.255393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010437                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102214.824561                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108245.459334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108109.335709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102214.824561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108245.459334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108109.335709                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1688                       # number of writebacks
system.l2.writebacks::total                      1688                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20180196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    932986911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    953167107                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20180196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    932986911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    953167107                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.255290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.255290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010433                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88509.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94537.127470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94401.020798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88509.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94537.127470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94401.020798                       # average overall mshr miss latency
system.l2.replacements                           1905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       797331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           797331                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       797331                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       797331                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1916                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9708                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1050115462                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1050115462                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         11624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.835169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.835169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108170.113515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108170.113515                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    916970808                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    916970808                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.835169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.835169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94455.171817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94455.171817                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         928938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             928938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23304980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23304980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       929166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         929166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102214.824561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102214.824561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20180196                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20180196                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88509.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88509.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         26869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18591958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18591958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        27034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112678.533333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112678.533333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16016103                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16016103                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99478.900621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99478.900621                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6699.962737                       # Cycle average of tags in use
system.l2.tags.total_refs                     1800223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    178.292859                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     95000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       157.231877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6542.730860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.798673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.817867                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14411913                       # Number of tag accesses
system.l2.tags.data_accesses                 14411913                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013554870774                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          336                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          336                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6400                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1688                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40388                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6752                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40388                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6752                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.122024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.469416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1716.289990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          335     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           336                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.002976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.002904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.054554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              335     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           336                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2584832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               432128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     29.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   87052916706                       # Total gap between requests
system.mem_ctrls.avgGap                    7386755.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2525760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       430144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 670481.465811900445                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 29013762.114327467978                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 4941124.925133533776                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          912                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39476                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6752                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32939264                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1659431984                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 859962320541                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36117.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42036.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 127364087.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2526464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2584832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       432128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       432128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         9869                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1688                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1688                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       670481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     29021849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         29692331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       670481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       670481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      4963915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         4963915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      4963915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       670481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     29021849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        34656246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40377                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6721                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          452                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               935302498                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             201885000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1692371248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23164.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           41914.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               32496                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5921                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         8680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   347.236866                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   313.048779                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   190.260333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           58      0.67%      0.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           51      0.59%      1.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6507     74.97%     76.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           24      0.28%     76.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1241     14.30%     90.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           24      0.28%     91.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          487      5.61%     96.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      0.36%     97.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          257      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         8680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2584128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             430144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               29.684244                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                4.941125                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        31366020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        16667640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143406900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17732340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6871675200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7837978800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26828279520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41747106420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   479.554912                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  69661499561                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2906800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14485560950                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        30616320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        16272960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      144884880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17351280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6871675200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7793588910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26865660480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41740050030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.473854                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  69759566675                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2906800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14387493836                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                389                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1688                       # Transaction distribution
system.membus.trans_dist::CleanEvict              120                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9708                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           389                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        22002                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  22002                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3016960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3016960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10097                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            44528192                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          176147188                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            956200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        32323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       929046                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11624                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        929166                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27034                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2787378                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       115718                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2903096                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    475702272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17739008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              493441280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1905                       # Total snoops (count)
system.tol2bus.snoopTraffic                    432128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           969729                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.139369                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.346334                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 834580     86.06%     86.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 135148     13.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             969729                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  87053860511                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6411684240                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5577783498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         232139898                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
