// Seed: 3330660175
module module_0 (
    output tri0 id_0,
    input  wire id_1
);
  wire id_3, id_4;
  logic [-1 'b0 : 1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd8
) (
    input wand id_0,
    input tri0 id_1,
    input supply0 id_2
    , id_8,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 _id_5,
    output tri1 id_6
);
  wire [{  1  ,  id_5  } : 1] id_9;
  module_0 modCall_1 (
      id_6,
      id_0
  );
endmodule
module module_2;
  wire  id_1;
  logic id_2;
  ;
  assign id_1 = id_2;
endmodule
module module_3 #(
    parameter id_3 = 32'd40
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  assign id_1 = id_3;
  wire [id_3 : -1 'b0] id_5;
  module_2 modCall_1 ();
  wire [1 : -1] id_6;
  wire [-1 : 1] id_7;
endmodule
