<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f')">rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"><a href="mod356.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod356.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod356.html#Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_112062"  onclick="showContent('inst_tag_112062')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"><a href="mod356.html#inst_tag_112062_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod356.html#inst_tag_112062_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod356.html#inst_tag_112062_Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_112063"  onclick="showContent('inst_tag_112063')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"><a href="mod356.html#inst_tag_112063_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod356.html#inst_tag_112063_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod356.html#inst_tag_112063_Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_112062'>
<hr>
<a name="inst_tag_112062"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_112062" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"><a href="mod356.html#inst_tag_112062_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod356.html#inst_tag_112062_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod356.html#inst_tag_112062_Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 19.10</td>
<td class="s5 cl rt"> 56.55</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod903.html#inst_tag_271903" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112063'>
<hr>
<a name="inst_tag_112063"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_112063" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"><a href="mod356.html#inst_tag_112063_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod356.html#inst_tag_112063_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod356.html#inst_tag_112063_Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.57</td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod576.html#inst_tag_167488" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod356.html" >rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>20</td><td>15</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53092</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53102</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53114</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53119</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53124</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>53131</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53091                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53092      1/1          		if ( ! Sys_Clk_RstN )
53093      1/1          			Cnt &lt;= #1.0 ( 1'b0 );
53094      1/1          		else if ( CntInc )
53095      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );</font>
                        MISSING_ELSE
53096                   	assign Sys_Pwr_Idle = 1'b1;
53097                   	assign Sys_Pwr_WakeUp = 1'b0;
53098                   	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
53099                   	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
53100                   	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
53101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53102      1/1          		if ( ! Sys_Clk_RstN )
53103      1/1          			u_7c15 &lt;= #1.0 ( 64'b0 );
53104      1/1          		else if ( RegCe )
53105      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
53106                   	assign Tx_Rsp_Last = Rx_Rsp_Last;
53107                   	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
53108                   	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
53109                   	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
53110                   	assign Tx_Rsp_Status = Rx_Rsp_Status;
53111                   	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
53112                   	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
53113                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53114      1/1          			if ( ! Sys_Clk_RstN )
53115      1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
53116      1/1          			else if ( CntInc )
53117      <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
53118                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53119      1/1          			if ( ! Sys_Clk_RstN )
53120      1/1          				CurRatio &lt;= #1.0 ( 1'b0 );
53121      1/1          			else if ( CntInc &amp; ~ StrmBusy )
53122      <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
53123                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53124      1/1          			if ( ! Sys_Clk_RstN )
53125      1/1          				CurAddr &lt;= #1.0 ( 1'b0 );
53126      1/1          			else if ( CntInc &amp; ~ StrmBusy )
53127      <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
53128                   	// synopsys translate_off
53129                   	// synthesis translate_off
53130                   	always @( posedge Sys_Clk )
53131      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
53132      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
53133      <font color = "grey">unreachable  </font>				dontStop = 0;
53134      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
53135      <font color = "grey">unreachable  </font>				if (!dontStop) begin
53136      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
53137      <font color = "grey">unreachable  </font>					$stop;
53138                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
53139                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod356.html" >rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53088
 EXPRESSION (StrmRatio ? 1'b1 : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53100
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod356.html" >rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">482</td>
<td class="rt">7</td>
<td class="rt">1.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">241</td>
<td class="rt">4</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">330</td>
<td class="rt">7</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">165</td>
<td class="rt">4</td>
<td class="rt">2.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">1.82  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">152</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112062'>
<a name="inst_tag_112062_Line"></a>
<b>Line Coverage for Instance : <a href="mod356.html#inst_tag_112062" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>20</td><td>15</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53092</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53102</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53114</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53119</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53124</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>53131</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53091                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53092      1/1          		if ( ! Sys_Clk_RstN )
53093      1/1          			Cnt &lt;= #1.0 ( 1'b0 );
53094      1/1          		else if ( CntInc )
53095      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );</font>
                        MISSING_ELSE
53096                   	assign Sys_Pwr_Idle = 1'b1;
53097                   	assign Sys_Pwr_WakeUp = 1'b0;
53098                   	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
53099                   	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
53100                   	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
53101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53102      1/1          		if ( ! Sys_Clk_RstN )
53103      1/1          			u_7c15 &lt;= #1.0 ( 64'b0 );
53104      1/1          		else if ( RegCe )
53105      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
53106                   	assign Tx_Rsp_Last = Rx_Rsp_Last;
53107                   	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
53108                   	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
53109                   	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
53110                   	assign Tx_Rsp_Status = Rx_Rsp_Status;
53111                   	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
53112                   	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
53113                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53114      1/1          			if ( ! Sys_Clk_RstN )
53115      1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
53116      1/1          			else if ( CntInc )
53117      <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
53118                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53119      1/1          			if ( ! Sys_Clk_RstN )
53120      1/1          				CurRatio &lt;= #1.0 ( 1'b0 );
53121      1/1          			else if ( CntInc &amp; ~ StrmBusy )
53122      <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
53123                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53124      1/1          			if ( ! Sys_Clk_RstN )
53125      1/1          				CurAddr &lt;= #1.0 ( 1'b0 );
53126      1/1          			else if ( CntInc &amp; ~ StrmBusy )
53127      <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
53128                   	// synopsys translate_off
53129                   	// synthesis translate_off
53130                   	always @( posedge Sys_Clk )
53131      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
53132      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
53133      <font color = "grey">unreachable  </font>				dontStop = 0;
53134      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
53135      <font color = "grey">unreachable  </font>				if (!dontStop) begin
53136      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
53137      <font color = "grey">unreachable  </font>					$stop;
53138                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
53139                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112062_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod356.html#inst_tag_112062" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53088
 EXPRESSION (StrmRatio ? 1'b1 : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53100
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112062_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod356.html#inst_tag_112062" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">482</td>
<td class="rt">7</td>
<td class="rt">1.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">241</td>
<td class="rt">4</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">330</td>
<td class="rt">7</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">165</td>
<td class="rt">4</td>
<td class="rt">2.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">1.82  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">152</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112063'>
<a name="inst_tag_112063_Line"></a>
<b>Line Coverage for Instance : <a href="mod356.html#inst_tag_112063" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>20</td><td>15</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53092</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53102</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53114</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53119</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53124</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>53131</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53091                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53092      1/1          		if ( ! Sys_Clk_RstN )
53093      1/1          			Cnt &lt;= #1.0 ( 1'b0 );
53094      1/1          		else if ( CntInc )
53095      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );</font>
                        MISSING_ELSE
53096                   	assign Sys_Pwr_Idle = 1'b1;
53097                   	assign Sys_Pwr_WakeUp = 1'b0;
53098                   	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
53099                   	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
53100                   	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
53101                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53102      1/1          		if ( ! Sys_Clk_RstN )
53103      1/1          			u_7c15 &lt;= #1.0 ( 64'b0 );
53104      1/1          		else if ( RegCe )
53105      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
53106                   	assign Tx_Rsp_Last = Rx_Rsp_Last;
53107                   	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
53108                   	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
53109                   	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
53110                   	assign Tx_Rsp_Status = Rx_Rsp_Status;
53111                   	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
53112                   	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
53113                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53114      1/1          			if ( ! Sys_Clk_RstN )
53115      1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
53116      1/1          			else if ( CntInc )
53117      <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
53118                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53119      1/1          			if ( ! Sys_Clk_RstN )
53120      1/1          				CurRatio &lt;= #1.0 ( 1'b0 );
53121      1/1          			else if ( CntInc &amp; ~ StrmBusy )
53122      <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
53123                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
53124      1/1          			if ( ! Sys_Clk_RstN )
53125      1/1          				CurAddr &lt;= #1.0 ( 1'b0 );
53126      1/1          			else if ( CntInc &amp; ~ StrmBusy )
53127      <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
53128                   	// synopsys translate_off
53129                   	// synthesis translate_off
53130                   	always @( posedge Sys_Clk )
53131      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
53132      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
53133      <font color = "grey">unreachable  </font>				dontStop = 0;
53134      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
53135      <font color = "grey">unreachable  </font>				if (!dontStop) begin
53136      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
53137      <font color = "grey">unreachable  </font>					$stop;
53138                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
53139                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112063_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod356.html#inst_tag_112063" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53088
 EXPRESSION (StrmRatio ? 1'b1 : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53100
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112063_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod356.html#inst_tag_112063" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">482</td>
<td class="rt">7</td>
<td class="rt">1.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">241</td>
<td class="rt">4</td>
<td class="rt">1.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">330</td>
<td class="rt">7</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">165</td>
<td class="rt">4</td>
<td class="rt">2.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">1.82  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">152</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7c15[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurAddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllStrmRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_112062">
    <li>
      <a href="#inst_tag_112062_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112062_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112062_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_112063">
    <li>
      <a href="#inst_tag_112063_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112063_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112063_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Se_Rspu_64f8f42f">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
