Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: cgra2x2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cgra2x2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cgra2x2"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg400

---- Source Options
Top Module Name                    : cgra2x2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\ipcore_dir\TDP_Data_Mem.v" into library work
Parsing module <TDP_Data_Mem>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\ipcore_dir\SP_Inst_Mem.v" into library work
Parsing module <SP_Inst_Mem>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\ipcore_dir\MulAdd.v" into library work
Parsing module <MulAdd>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\src\Inst_Mem.v" into library work
Parsing module <Inst_Mem>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\src\Data_Mem.v" into library work
Parsing module <Data_Mem>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\src\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\src\PEIO.v" into library work
Parsing module <PEIO>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\src\PE.v" into library work
Parsing module <PE>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\src\Torus2x2.v" into library work
Parsing module <Torus2x2>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\src\BramIF.v" into library work
Parsing module <BramIF>.
Analyzing Verilog file "D:\minibench\scgra-mm-fir\cgra2x2\src\cgra2x2.v" into library work
Parsing module <cgra2x2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cgra2x2>.

Elaborating module <Torus2x2(DWIDTH=32,SYS_DWIDTH=32)>.

Elaborating module <PEIO>.

Elaborating module <ALU(DWIDTH=32)>.

Elaborating module <MulAdd>.

Elaborating module <Data_Mem>.

Elaborating module <TDP_Data_Mem>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra-mm-fir\cgra2x2\ipcore_dir\TDP_Data_Mem.v" Line 39: Empty module <TDP_Data_Mem> remains a black box.

Elaborating module <Inst_Mem>.

Elaborating module <SP_Inst_Mem>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra-mm-fir\cgra2x2\ipcore_dir\SP_Inst_Mem.v" Line 39: Empty module <SP_Inst_Mem> remains a black box.

Elaborating module <PE>.

Elaborating module <BramIF(SYS_DWIDTH=32,BYTE_LEN=4)>.
WARNING:HDLCompiler:413 - "D:\minibench\scgra-mm-fir\cgra2x2\src\BramIF.v" Line 214: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cgra2x2>.
    Related source file is "D:\minibench\scgra-mm-fir\cgra2x2\src\cgra2x2.v".
        SYS_DWIDTH = 32
        BYTE_LEN = 4
        DWIDTH = 32
    Summary:
	no macro.
Unit <cgra2x2> synthesized.

Synthesizing Unit <Torus2x2>.
    Related source file is "D:\minibench\scgra-mm-fir\cgra2x2\src\Torus2x2.v".
        DWIDTH = 32
        SYS_DWIDTH = 32
    Summary:
	no macro.
Unit <Torus2x2> synthesized.

Synthesizing Unit <PEIO>.
    Related source file is "D:\minibench\scgra-mm-fir\cgra2x2\src\PEIO.v".
        DWIDTH = 32
        AWIDTH = 8
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 32-bit register for signal <PE_In1_Reg0>.
    Found 32-bit register for signal <PE_In2_Reg0>.
    Found 32-bit register for signal <PE_In3_Reg0>.
    Found 32-bit register for signal <Data_In_Reg>.
    Found 32-bit register for signal <Load_Data_Reg>.
    Found 32-bit register for signal <Data_In_Reg1>.
    Found 32-bit register for signal <Bypass_Data_Reg>.
    Found 32-bit register for signal <ALU_Out_Reg>.
    Found 32-bit register for signal <Data_Mem_Out0_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out1_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out2_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out3_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out4_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out5_Reg0>.
    Found 32-bit register for signal <PE_Out0>.
    Found 32-bit register for signal <PE_Out1>.
    Found 32-bit register for signal <PE_Out2>.
    Found 32-bit register for signal <PE_Out3>.
    Found 32-bit register for signal <PE_Store>.
    Found 32-bit register for signal <PE_In0_Reg0>.
    Found 72-bit register for signal <Inst_Mem_Out_Reg0>.
    Found 69-bit register for signal <Inst_Mem_Out_Reg1<68:0>>.
    Found 32-bit 4-to-1 multiplexer for signal <Data_In_Wire> created at line 68.
    Found 32-bit 4-to-1 multiplexer for signal <Bypass_Data_Wire> created at line 74.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out0_Wire> created at line 118.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out1_Wire> created at line 119.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out2_Wire> created at line 120.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out3_Wire> created at line 121.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Store_Wire> created at line 122.
    Summary:
	inferred 781 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PEIO> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\minibench\scgra-mm-fir\cgra2x2\src\ALU.v".
        DWIDTH = 32
INFO:Xst:3210 - "D:\minibench\scgra-mm-fir\cgra2x2\src\ALU.v" line 85: Output port <pcout> of the instance <MulAdd> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <ALU_In1_Reg0>.
    Found 32-bit register for signal <ALU_In2_Reg0>.
    Found 32-bit register for signal <ALU_In2_Reg1>.
    Found 32-bit register for signal <ADD_Result>.
    Found 32-bit register for signal <ADDADD_Result>.
    Found 32-bit register for signal <ALU_Out>.
    Found 32-bit register for signal <ALU_In0_Reg0>.
    Found 4-bit register for signal <Opcode_Reg0>.
    Found 32-bit adder for signal <ALU_In0_Reg0[31]_ALU_In1_Reg0[31]_add_2_OUT> created at line 112.
    Found 32-bit adder for signal <ADD_Result[31]_ALU_In2_Reg1[31]_add_3_OUT> created at line 113.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 228 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Data_Mem>.
    Related source file is "D:\minibench\scgra-mm-fir\cgra2x2\src\Data_Mem.v".
        DWIDTH = 32
        AWIDTH = 8
    Summary:
	no macro.
Unit <Data_Mem> synthesized.

Synthesizing Unit <Inst_Mem>.
    Related source file is "D:\minibench\scgra-mm-fir\cgra2x2\src\Inst_Mem.v".
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 10-bit register for signal <Inst_Mem_Addr>.
    Found 10-bit adder for signal <Inst_Mem_Addr[9]_GND_8_o_add_1_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Inst_Mem> synthesized.

Synthesizing Unit <PE>.
    Related source file is "D:\minibench\scgra-mm-fir\cgra2x2\src\PE.v".
        DWIDTH = 32
        AWIDTH = 8
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 32-bit register for signal <PE_In1_Reg0>.
    Found 32-bit register for signal <PE_In2_Reg0>.
    Found 32-bit register for signal <PE_In3_Reg0>.
    Found 32-bit register for signal <Data_In_Reg>.
    Found 32-bit register for signal <Bypass_Data_Reg>.
    Found 32-bit register for signal <ALU_Out_Reg>.
    Found 32-bit register for signal <Data_Mem_Out0_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out1_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out2_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out3_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out4_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out5_Reg0>.
    Found 32-bit register for signal <PE_Out0>.
    Found 32-bit register for signal <PE_Out1>.
    Found 32-bit register for signal <PE_Out2>.
    Found 32-bit register for signal <PE_Out3>.
    Found 32-bit register for signal <PE_In0_Reg0>.
    Found 72-bit register for signal <Inst_Mem_Out_Reg0>.
    Found 66-bit register for signal <Inst_Mem_Out_Reg1>.
    Found 32-bit 4-to-1 multiplexer for signal <Data_In_Wire> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <Bypass_Data_Wire> created at line 67.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out0_Wire> created at line 111.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out1_Wire> created at line 112.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out2_Wire> created at line 113.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out3_Wire> created at line 114.
    Summary:
	inferred 682 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <PE> synthesized.

Synthesizing Unit <BramIF>.
    Related source file is "D:\minibench\scgra-mm-fir\cgra2x2\src\BramIF.v".
        SYS_DWIDTH = 32
        BYTE_LEN = 4
        CTRL_WORDS_NUM = 1024
        DBUF_ADDR_WIDTH = 16
WARNING:Xst:647 - Input <Port2_Data_From_Bram<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Port3_Data_From_Bram<26:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Computation_Start_Reg1>.
    Found 1-bit register for signal <Computation_Start_Reg2>.
    Found 1-bit register for signal <Computation_Start_Reg3>.
    Found 1-bit register for signal <Computation_Done_Reg1>.
    Found 1-bit register for signal <Computation_Done_Reg2>.
    Found 1-bit register for signal <Computation_Done_Reg3>.
    Found 1-bit register for signal <PE_Array_Busy>.
    Found 1-bit register for signal <Computation_Done_Reg0>.
    Found 1-bit register for signal <Computation_Start_Reg0>.
    Found 3-bit register for signal <PE_Array_Status>.
    Found 16-bit register for signal <CGRA_Cnt>.
    Found 16-bit register for signal <CGRA_Cnt_Reg0>.
    Found 16-bit register for signal <CGRA_Cnt_Reg1>.
    Found 16-bit register for signal <CGRA_Cnt_Reg2>.
    Found 16-bit register for signal <CGRA_Cnt_Reg3>.
    Found 16-bit adder for signal <CGRA_Cnt[15]_GND_11_o_add_13_OUT> created at line 214.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BramIF> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 8
# Registers                                            : 133
 1-bit register                                        : 9
 10-bit register                                       : 4
 16-bit register                                       : 5
 3-bit register                                        : 1
 32-bit register                                       : 102
 4-bit register                                        : 4
 66-bit register                                       : 2
 69-bit register                                       : 2
 72-bit register                                       : 4
# Multiplexers                                         : 37
 10-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 4-to-1 multiplexer                             : 26

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/MulAdd.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/TDP_Data_Mem.ngc>.
Reading core <ipcore_dir/SP_Inst_Mem.ngc>.
Loading core <MulAdd> for timing and area information for instance <MulAdd>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem0>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem1>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem2>.
Loading core <SP_Inst_Mem> for timing and area information for instance <Inst_Rom>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE11>.

Synthesizing (advanced) Unit <Inst_Mem>.
The following registers are absorbed into counter <Inst_Mem_Addr>: 1 register on signal <Inst_Mem_Addr>.
Unit <Inst_Mem> synthesized (advanced).
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 1
 32-bit adder                                          : 8
# Counters                                             : 4
 10-bit up counter                                     : 4
# Registers                                            : 3912
 Flip-Flops                                            : 3912
# Multiplexers                                         : 281
 1-bit 4-to-1 multiplexer                              : 256
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 4-to-1 multiplexer                             : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <CGRA_Cnt_0> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_1> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_Reg0_0> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_Reg0_1> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_Reg1_0> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_Reg1_1> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_Reg2_0> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_Reg2_1> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_Reg3_0> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CGRA_Cnt_Reg3_1> (without init value) has a constant value of 0 in block <BramIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cgra2x2> ...

Optimizing unit <BramIF> ...

Optimizing unit <PEIO> ...

Optimizing unit <PE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cgra2x2, actual ratio is 10.

Final Macro Processing ...

Processing Unit <cgra2x2> :
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_15>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_14>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_13>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_12>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_11>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_10>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_9>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_8>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_7>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_6>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_5>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_4>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_3>.
	Found 4-bit shift register for signal <BramIF/CGRA_Cnt_Reg3_2>.
Unit <cgra2x2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3886
 Flip-Flops                                            : 3886
# Shift Registers                                      : 14
 4-bit shift register                                  : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cgra2x2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2019
#      GND                         : 25
#      INV                         : 2
#      LUT1                        : 13
#      LUT2                        : 310
#      LUT3                        : 64
#      LUT4                        : 2
#      LUT5                        : 14
#      LUT6                        : 961
#      MUXCY                       : 297
#      VCC                         : 21
#      XORCY                       : 310
# FlipFlops/Latches                : 4729
#      FDC                         : 3872
#      FDCE                        : 31
#      FDE                         : 14
#      FDRE                        : 812
# RAMS                             : 20
#      RAMB36E1                    : 20
# Shift Registers                  : 14
#      SRLC16E                     : 14
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 397
#      IBUF                        : 112
#      OBUF                        : 285
# DSPs                             : 16
#      DSP48E1                     : 16

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4729  out of  106400     4%  
 Number of Slice LUTs:                 1380  out of  53200     2%  
    Number used as Logic:              1366  out of  53200     2%  
    Number used as Memory:               14  out of  17400     0%  
       Number used as SRL:               14

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4744
   Number with an unused Flip Flop:      15  out of   4744     0%  
   Number with an unused LUT:          3364  out of   4744    70%  
   Number of fully used LUT-FF pairs:  1365  out of   4744    28%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         417
 Number of bonded IOBs:                 398  out of    125   318% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of    140    14%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                     16  out of    220     7%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LowClk                             | BUFGP                  | 3     |
Clk                                | IBUF+BUFG              | 4776  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                               | Buffer(FF name)                                                                                                                                                         | Load  |
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Torus2x2/PE00/Inst_Mem/Inst_Rom/N1(Torus2x2/PE00/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE00/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE01/Inst_Mem/Inst_Rom/N1(Torus2x2/PE01/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE01/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE10/Inst_Mem/Inst_Rom/N1(Torus2x2/PE10/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE11/Inst_Mem/Inst_Rom/N1(Torus2x2/PE11/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE11/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE00/Data_Mem/Mem0/N1(Torus2x2/PE00/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE00/Data_Mem/Mem1/N1(Torus2x2/PE00/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE00/Data_Mem/Mem2/N1(Torus2x2/PE00/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem0/N1(Torus2x2/PE01/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem1/N1(Torus2x2/PE01/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem2/N1(Torus2x2/PE01/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem0/N1(Torus2x2/PE10/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem1/N1(Torus2x2/PE10/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem2/N1(Torus2x2/PE10/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem0/N1(Torus2x2/PE11/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem1/N1(Torus2x2/PE11/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem2/N1(Torus2x2/PE11/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.022ns (Maximum Frequency: 494.560MHz)
   Minimum input arrival time before clock: 0.410ns
   Maximum output required time after clock: 0.687ns
   Maximum combinational path delay: 0.885ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'LowClk'
  Clock period: 0.692ns (frequency: 1445.087MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.692ns (Levels of Logic = 0)
  Source:            BramIF/Computation_Done_Reg2 (FF)
  Destination:       BramIF/Computation_Done_Reg3 (FF)
  Source Clock:      LowClk rising
  Destination Clock: LowClk rising

  Data Path: BramIF/Computation_Done_Reg2 to BramIF/Computation_Done_Reg3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  BramIF/Computation_Done_Reg2 (BramIF/Computation_Done_Reg2)
     FDC:D                     0.011          BramIF/Computation_Done_Reg3
    ----------------------------------------
    Total                      0.692ns (0.293ns logic, 0.399ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.022ns (frequency: 494.560MHz)
  Total number of paths / destination ports: 23612 / 5873
-------------------------------------------------------------------------
Delay:               2.022ns (Levels of Logic = 16)
  Source:            BramIF/CGRA_Cnt_2 (FF)
  Destination:       BramIF/CGRA_Cnt_15 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: BramIF/CGRA_Cnt_2 to BramIF/CGRA_Cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.282   0.405  BramIF/CGRA_Cnt_2 (BramIF/CGRA_Cnt_2)
     INV:I->O              1   0.067   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_lut<2>_INV_0 (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_lut<2>)
     MUXCY:S->O            1   0.291   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<2> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<3> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<4> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<5> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<6> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<7> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<8> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<9> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<10> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<11> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<12> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<13> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<13>)
     MUXCY:CI->O           0   0.015   0.000  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<14> (BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_cy<14>)
     XORCY:CI->O           1   0.320   0.413  BramIF/Madd_CGRA_Cnt[15]_GND_11_o_add_13_OUT_xor<15> (BramIF/CGRA_Cnt[15]_GND_11_o_add_13_OUT<15>)
     LUT5:I4->O            1   0.053   0.000  BramIF/Mmux_GND_11_o_CGRA_Cnt[15]_mux_17_OUT71 (BramIF/GND_11_o_CGRA_Cnt[15]_mux_17_OUT<15>)
     FDCE:D                    0.011          BramIF/CGRA_Cnt_15
    ----------------------------------------
    Total                      2.022ns (1.204ns logic, 0.818ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 1)
  Source:            Port2_Data_From_Bram<26> (PAD)
  Destination:       BramIF/PE_Array_Status_2 (FF)
  Destination Clock: Clk rising

  Data Path: Port2_Data_From_Bram<26> to BramIF/PE_Array_Status_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  Port2_Data_From_Bram_26_IBUF (Port2_Data_From_Bram_26_IBUF)
     FDC:D                     0.011          BramIF/PE_Array_Status_2
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 92 / 92
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            BramIF/CGRA_Cnt_Reg3_15 (FF)
  Destination:       Port2_Addr<15> (PAD)
  Source Clock:      Clk rising

  Data Path: BramIF/CGRA_Cnt_Reg3_15 to Port2_Addr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.282   0.405  BramIF/CGRA_Cnt_Reg3_15 (BramIF/CGRA_Cnt_Reg3_15)
     OBUF:I->O                 0.000          Port2_Addr_15_OBUF (Port2_Addr<15>)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LowClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            BramIF/Computation_Done_Reg3 (FF)
  Destination:       Computation_Done (PAD)
  Source Clock:      LowClk rising

  Data Path: BramIF/Computation_Done_Reg3 to Computation_Done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  BramIF/Computation_Done_Reg3 (BramIF/Computation_Done_Reg3)
     OBUF:I->O                 0.000          Computation_Done_OBUF (Computation_Done)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Delay:               0.885ns (Levels of Logic = 3)
  Source:            Resetn (PAD)
  Destination:       Port0_Rst (PAD)

  Data Path: Resetn to Port0_Rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  Resetn_IBUF (Resetn_IBUF)
     INV:I->O              4   0.067   0.419  BramIF/Port0_Rst1_INV_0 (Port0_Rst_OBUF)
     OBUF:I->O                 0.000          Port0_Rst_OBUF (Port0_Rst)
    ----------------------------------------
    Total                      0.885ns (0.067ns logic, 0.818ns route)
                                       (7.6% logic, 92.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.022|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LowClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    0.698|         |         |         |
LowClk         |    0.692|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.22 secs
 
--> 

Total memory usage is 459076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    1 (   0 filtered)

