02:32:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\temp_xsdb_launch_script.tcl
02:32:10 INFO  : XSCT server has started successfully.
02:32:11 INFO  : Registering command handlers for Vitis TCF services
02:32:14 INFO  : Successfully done setting XSCT server connection channel  
02:32:14 INFO  : plnx-install-location is set to ''
02:32:14 INFO  : Successfully done query RDI_DATADIR 
02:32:14 INFO  : Successfully done setting workspace for the tool. 
02:36:11 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
02:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:36:43 INFO  : 'jtag frequency' command is executed.
02:36:43 INFO  : Context for 'APU' is selected.
02:36:43 INFO  : System reset is completed.
02:36:46 INFO  : 'after 3000' command is executed.
02:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:36:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
02:36:49 INFO  : Context for 'APU' is selected.
02:36:49 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:49 INFO  : Context for 'APU' is selected.
02:36:49 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
02:36:49 INFO  : 'ps7_init' command is executed.
02:36:49 INFO  : 'ps7_post_config' command is executed.
02:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:49 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:49 INFO  : Memory regions updated for context APU
02:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:50 INFO  : 'con' command is executed.
02:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:36:50 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
02:39:32 INFO  : Disconnected from the channel tcfchan#2.
17:06:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\temp_xsdb_launch_script.tcl
17:06:40 INFO  : XSCT server has started successfully.
17:06:40 INFO  : plnx-install-location is set to ''
17:06:40 INFO  : Successfully done setting XSCT server connection channel  
17:06:40 INFO  : Successfully done setting workspace for the tool. 
17:06:40 INFO  : Registering command handlers for Vitis TCF services
17:06:44 INFO  : Successfully done query RDI_DATADIR 
17:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:11:23 INFO  : 'jtag frequency' command is executed.
17:11:24 INFO  : Context for 'APU' is selected.
17:11:24 INFO  : System reset is completed.
17:11:27 INFO  : 'after 3000' command is executed.
17:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:11:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
17:11:31 INFO  : Context for 'APU' is selected.
17:11:31 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:32 INFO  : Context for 'APU' is selected.
17:11:32 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
17:11:32 INFO  : 'ps7_init' command is executed.
17:11:32 INFO  : 'ps7_post_config' command is executed.
17:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:32 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:32 INFO  : Memory regions updated for context APU
17:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:32 INFO  : 'con' command is executed.
17:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:32 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
17:41:35 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
17:43:58 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
17:44:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:44:31 INFO  : Disconnected from the channel tcfchan#1.
17:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:44:31 INFO  : 'jtag frequency' command is executed.
17:44:31 INFO  : Context for 'APU' is selected.
17:44:31 INFO  : System reset is completed.
17:44:34 INFO  : 'after 3000' command is executed.
17:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:44:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
17:44:37 INFO  : Context for 'APU' is selected.
17:44:42 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:42 INFO  : Context for 'APU' is selected.
17:44:42 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
17:44:42 INFO  : 'ps7_init' command is executed.
17:44:42 INFO  : 'ps7_post_config' command is executed.
17:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:42 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:43 INFO  : Memory regions updated for context APU
17:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:43 INFO  : 'con' command is executed.
17:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:43 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
17:44:50 INFO  : Disconnected from the channel tcfchan#3.
17:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:44:50 INFO  : 'jtag frequency' command is executed.
17:44:50 INFO  : Context for 'APU' is selected.
17:44:50 INFO  : System reset is completed.
17:44:53 INFO  : 'after 3000' command is executed.
17:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:44:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
17:44:56 INFO  : Context for 'APU' is selected.
17:45:02 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:02 INFO  : Context for 'APU' is selected.
17:45:02 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
17:45:02 INFO  : 'ps7_init' command is executed.
17:45:02 INFO  : 'ps7_post_config' command is executed.
17:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:02 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:02 INFO  : Memory regions updated for context APU
17:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:02 INFO  : 'con' command is executed.
17:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:02 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
17:45:53 INFO  : Disconnected from the channel tcfchan#4.
23:22:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\temp_xsdb_launch_script.tcl
23:22:23 INFO  : XSCT server has started successfully.
23:22:23 INFO  : plnx-install-location is set to ''
23:22:23 INFO  : Successfully done setting XSCT server connection channel  
23:22:23 INFO  : Successfully done setting workspace for the tool. 
23:22:25 INFO  : Registering command handlers for Vitis TCF services
23:22:29 INFO  : Successfully done query RDI_DATADIR 
16:23:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\temp_xsdb_launch_script.tcl
16:23:51 INFO  : XSCT server has started successfully.
16:23:51 INFO  : plnx-install-location is set to ''
16:23:51 INFO  : Successfully done setting XSCT server connection channel  
16:23:51 INFO  : Successfully done setting workspace for the tool. 
16:23:54 INFO  : Registering command handlers for Vitis TCF services
16:23:55 INFO  : Successfully done query RDI_DATADIR 
22:54:45 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
00:22:32 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
00:28:39 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
02:47:54 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
02:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:48:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:48:22 INFO  : 'jtag frequency' command is executed.
02:48:23 INFO  : Context for 'APU' is selected.
02:48:23 INFO  : System reset is completed.
02:48:26 INFO  : 'after 3000' command is executed.
02:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:48:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
02:48:28 INFO  : Context for 'APU' is selected.
02:48:28 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:48:28 INFO  : Context for 'APU' is selected.
02:48:28 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
02:48:29 INFO  : 'ps7_init' command is executed.
02:48:29 INFO  : 'ps7_post_config' command is executed.
02:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:29 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:29 INFO  : Memory regions updated for context APU
02:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:29 INFO  : 'con' command is executed.
02:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:48:29 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
02:53:37 INFO  : Disconnected from the channel tcfchan#5.
02:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:53:38 INFO  : 'jtag frequency' command is executed.
02:53:38 INFO  : Context for 'APU' is selected.
02:53:38 INFO  : System reset is completed.
02:53:41 INFO  : 'after 3000' command is executed.
02:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:53:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
02:53:43 INFO  : Context for 'APU' is selected.
02:53:43 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:53:43 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:44 INFO  : Context for 'APU' is selected.
02:53:44 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
02:53:44 INFO  : 'ps7_init' command is executed.
02:53:44 INFO  : 'ps7_post_config' command is executed.
02:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:44 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:44 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:44 INFO  : Memory regions updated for context APU
02:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:44 INFO  : 'con' command is executed.
02:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:53:44 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
02:55:09 INFO  : Disconnected from the channel tcfchan#6.
02:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:55:10 INFO  : 'jtag frequency' command is executed.
02:55:10 INFO  : Context for 'APU' is selected.
02:55:10 INFO  : System reset is completed.
02:55:13 INFO  : 'after 3000' command is executed.
02:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:55:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
02:55:15 INFO  : Context for 'APU' is selected.
02:55:15 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:15 INFO  : Context for 'APU' is selected.
02:55:15 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
02:55:16 INFO  : 'ps7_init' command is executed.
02:55:16 INFO  : 'ps7_post_config' command is executed.
02:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:16 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:16 INFO  : Memory regions updated for context APU
02:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:16 INFO  : 'con' command is executed.
02:55:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:55:16 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
02:55:21 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
02:55:32 INFO  : Disconnected from the channel tcfchan#7.
02:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:55:32 INFO  : 'jtag frequency' command is executed.
02:55:32 INFO  : Context for 'APU' is selected.
02:55:32 INFO  : System reset is completed.
02:55:35 INFO  : 'after 3000' command is executed.
02:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:55:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
02:55:38 INFO  : Context for 'APU' is selected.
02:55:38 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:55:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:38 INFO  : Context for 'APU' is selected.
02:55:38 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
02:55:38 INFO  : 'ps7_init' command is executed.
02:55:38 INFO  : 'ps7_post_config' command is executed.
02:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:39 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:39 INFO  : Memory regions updated for context APU
02:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:39 INFO  : 'con' command is executed.
02:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:55:39 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
02:58:03 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:01:03 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:02:29 INFO  : Disconnected from the channel tcfchan#9.
03:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:02:30 INFO  : 'jtag frequency' command is executed.
03:02:30 INFO  : Context for 'APU' is selected.
03:02:30 INFO  : System reset is completed.
03:02:33 INFO  : 'after 3000' command is executed.
03:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:02:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:02:35 INFO  : Context for 'APU' is selected.
03:02:35 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
03:02:35 INFO  : Context for 'APU' is selected.
03:02:35 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:02:36 INFO  : 'ps7_init' command is executed.
03:02:36 INFO  : 'ps7_post_config' command is executed.
03:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:36 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
03:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:36 INFO  : Memory regions updated for context APU
03:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:36 INFO  : 'con' command is executed.
03:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:02:36 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:03:14 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:03:28 INFO  : Disconnected from the channel tcfchan#12.
03:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:03:29 INFO  : 'jtag frequency' command is executed.
03:03:29 INFO  : Context for 'APU' is selected.
03:03:29 INFO  : System reset is completed.
03:03:32 INFO  : 'after 3000' command is executed.
03:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:03:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:03:35 INFO  : Context for 'APU' is selected.
03:03:35 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:03:35 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:35 INFO  : Context for 'APU' is selected.
03:03:35 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:03:35 INFO  : 'ps7_init' command is executed.
03:03:35 INFO  : 'ps7_post_config' command is executed.
03:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:36 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:36 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:36 INFO  : Memory regions updated for context APU
03:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:36 INFO  : 'con' command is executed.
03:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:03:36 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:04:13 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:04:25 INFO  : Disconnected from the channel tcfchan#14.
03:04:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:04:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:04:26 INFO  : 'jtag frequency' command is executed.
03:04:26 INFO  : Context for 'APU' is selected.
03:04:26 INFO  : System reset is completed.
03:04:29 INFO  : 'after 3000' command is executed.
03:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:04:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:04:31 INFO  : Context for 'APU' is selected.
03:04:31 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:04:31 INFO  : 'configparams force-mem-access 1' command is executed.
03:04:31 INFO  : Context for 'APU' is selected.
03:04:31 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:04:32 INFO  : 'ps7_init' command is executed.
03:04:32 INFO  : 'ps7_post_config' command is executed.
03:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:32 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:04:32 INFO  : 'configparams force-mem-access 0' command is executed.
03:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:04:32 INFO  : Memory regions updated for context APU
03:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:04:32 INFO  : 'con' command is executed.
03:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:04:32 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:06:21 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:06:31 INFO  : Disconnected from the channel tcfchan#16.
03:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:06:32 INFO  : 'jtag frequency' command is executed.
03:06:32 INFO  : Context for 'APU' is selected.
03:06:32 INFO  : System reset is completed.
03:06:35 INFO  : 'after 3000' command is executed.
03:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:06:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:06:37 INFO  : Context for 'APU' is selected.
03:06:37 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:06:37 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:37 INFO  : Context for 'APU' is selected.
03:06:37 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:06:38 INFO  : 'ps7_init' command is executed.
03:06:38 INFO  : 'ps7_post_config' command is executed.
03:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:38 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:38 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:38 INFO  : Memory regions updated for context APU
03:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:38 INFO  : 'con' command is executed.
03:06:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:06:38 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:08:39 INFO  : Disconnected from the channel tcfchan#18.
03:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:08:39 INFO  : 'jtag frequency' command is executed.
03:08:39 INFO  : Context for 'APU' is selected.
03:08:39 INFO  : System reset is completed.
03:08:42 INFO  : 'after 3000' command is executed.
03:08:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:08:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:08:45 INFO  : Context for 'APU' is selected.
03:08:45 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:08:45 INFO  : 'configparams force-mem-access 1' command is executed.
03:08:45 INFO  : Context for 'APU' is selected.
03:08:45 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:08:45 INFO  : 'ps7_init' command is executed.
03:08:45 INFO  : 'ps7_post_config' command is executed.
03:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:46 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:08:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:08:46 INFO  : Memory regions updated for context APU
03:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:46 INFO  : 'con' command is executed.
03:08:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:08:46 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:08:54 INFO  : Disconnected from the channel tcfchan#19.
03:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:08:54 INFO  : 'jtag frequency' command is executed.
03:08:54 INFO  : Context for 'APU' is selected.
03:08:54 INFO  : System reset is completed.
03:08:57 INFO  : 'after 3000' command is executed.
03:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:09:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:09:00 INFO  : Context for 'APU' is selected.
03:09:00 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:00 INFO  : Context for 'APU' is selected.
03:09:00 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:09:00 INFO  : 'ps7_init' command is executed.
03:09:01 INFO  : 'ps7_post_config' command is executed.
03:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:01 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:01 INFO  : Memory regions updated for context APU
03:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:01 INFO  : 'con' command is executed.
03:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:09:01 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:09:39 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:09:49 INFO  : Disconnected from the channel tcfchan#20.
03:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:09:50 INFO  : 'jtag frequency' command is executed.
03:09:50 INFO  : Context for 'APU' is selected.
03:09:50 INFO  : System reset is completed.
03:09:53 INFO  : 'after 3000' command is executed.
03:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:09:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:09:55 INFO  : Context for 'APU' is selected.
03:09:55 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:55 INFO  : Context for 'APU' is selected.
03:09:55 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:09:56 INFO  : 'ps7_init' command is executed.
03:09:56 INFO  : 'ps7_post_config' command is executed.
03:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:56 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:56 INFO  : Memory regions updated for context APU
03:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:56 INFO  : 'con' command is executed.
03:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:09:56 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:11:58 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:12:11 INFO  : Disconnected from the channel tcfchan#22.
03:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:12:12 INFO  : 'jtag frequency' command is executed.
03:12:12 INFO  : Context for 'APU' is selected.
03:12:12 INFO  : System reset is completed.
03:12:15 INFO  : 'after 3000' command is executed.
03:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:12:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:12:17 INFO  : Context for 'APU' is selected.
03:12:17 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:17 INFO  : Context for 'APU' is selected.
03:12:17 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:12:18 INFO  : 'ps7_init' command is executed.
03:12:18 INFO  : 'ps7_post_config' command is executed.
03:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:18 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:18 INFO  : Memory regions updated for context APU
03:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:18 INFO  : 'con' command is executed.
03:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:12:18 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:12:25 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:12:35 INFO  : Disconnected from the channel tcfchan#24.
03:12:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:12:36 INFO  : 'jtag frequency' command is executed.
03:12:36 INFO  : Context for 'APU' is selected.
03:12:36 INFO  : System reset is completed.
03:12:39 INFO  : 'after 3000' command is executed.
03:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:12:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:12:41 INFO  : Context for 'APU' is selected.
03:12:41 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:12:41 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:41 INFO  : Context for 'APU' is selected.
03:12:41 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:12:42 INFO  : 'ps7_init' command is executed.
03:12:42 INFO  : 'ps7_post_config' command is executed.
03:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:42 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:42 INFO  : Memory regions updated for context APU
03:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:42 INFO  : 'con' command is executed.
03:12:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:12:42 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:18:42 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:18:52 INFO  : Disconnected from the channel tcfchan#26.
03:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:18:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:18:52 INFO  : 'jtag frequency' command is executed.
03:18:52 INFO  : Context for 'APU' is selected.
03:18:52 INFO  : System reset is completed.
03:18:55 INFO  : 'after 3000' command is executed.
03:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:18:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:18:58 INFO  : Context for 'APU' is selected.
03:18:58 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:18:58 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:58 INFO  : Context for 'APU' is selected.
03:18:58 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:18:58 INFO  : 'ps7_init' command is executed.
03:18:58 INFO  : 'ps7_post_config' command is executed.
03:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:58 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:18:59 INFO  : 'configparams force-mem-access 0' command is executed.
03:18:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:18:59 INFO  : Memory regions updated for context APU
03:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:59 INFO  : 'con' command is executed.
03:18:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:18:59 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:19:21 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:19:32 INFO  : Disconnected from the channel tcfchan#28.
03:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:19:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:19:32 INFO  : 'jtag frequency' command is executed.
03:19:32 INFO  : Context for 'APU' is selected.
03:19:32 INFO  : System reset is completed.
03:19:35 INFO  : 'after 3000' command is executed.
03:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:19:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:19:38 INFO  : Context for 'APU' is selected.
03:19:38 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:19:38 INFO  : 'configparams force-mem-access 1' command is executed.
03:19:38 INFO  : Context for 'APU' is selected.
03:19:38 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:19:38 INFO  : 'ps7_init' command is executed.
03:19:38 INFO  : 'ps7_post_config' command is executed.
03:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:39 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:19:39 INFO  : 'configparams force-mem-access 0' command is executed.
03:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:19:39 INFO  : Memory regions updated for context APU
03:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:39 INFO  : 'con' command is executed.
03:19:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:19:39 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:25:29 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:25:44 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:26:00 INFO  : Disconnected from the channel tcfchan#30.
03:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:26:01 INFO  : 'jtag frequency' command is executed.
03:26:01 INFO  : Context for 'APU' is selected.
03:26:01 INFO  : System reset is completed.
03:26:04 INFO  : 'after 3000' command is executed.
03:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:26:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:26:06 INFO  : Context for 'APU' is selected.
03:26:07 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:26:07 INFO  : 'configparams force-mem-access 1' command is executed.
03:26:07 INFO  : Context for 'APU' is selected.
03:26:07 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:26:07 INFO  : 'ps7_init' command is executed.
03:26:07 INFO  : 'ps7_post_config' command is executed.
03:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:07 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:07 INFO  : Memory regions updated for context APU
03:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:07 INFO  : 'con' command is executed.
03:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:26:07 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:26:23 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:26:33 INFO  : Disconnected from the channel tcfchan#33.
03:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:26:33 INFO  : 'jtag frequency' command is executed.
03:26:33 INFO  : Context for 'APU' is selected.
03:26:33 INFO  : System reset is completed.
03:26:36 INFO  : 'after 3000' command is executed.
03:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:26:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:26:39 INFO  : Context for 'APU' is selected.
03:26:39 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
03:26:39 INFO  : Context for 'APU' is selected.
03:26:39 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:26:39 INFO  : 'ps7_init' command is executed.
03:26:39 INFO  : 'ps7_post_config' command is executed.
03:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:40 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:40 INFO  : Memory regions updated for context APU
03:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:40 INFO  : 'con' command is executed.
03:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:26:40 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:32:14 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:32:24 INFO  : Disconnected from the channel tcfchan#35.
03:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:32:24 INFO  : 'jtag frequency' command is executed.
03:32:25 INFO  : Context for 'APU' is selected.
03:32:25 INFO  : System reset is completed.
03:32:28 INFO  : 'after 3000' command is executed.
03:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:32:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:32:30 INFO  : Context for 'APU' is selected.
03:32:30 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:30 INFO  : Context for 'APU' is selected.
03:32:30 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:32:31 INFO  : 'ps7_init' command is executed.
03:32:31 INFO  : 'ps7_post_config' command is executed.
03:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:31 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:31 INFO  : Memory regions updated for context APU
03:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:31 INFO  : 'con' command is executed.
03:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:32:31 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:35:58 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:36:08 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:36:19 INFO  : Disconnected from the channel tcfchan#37.
03:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:36:19 INFO  : 'jtag frequency' command is executed.
03:36:19 INFO  : Context for 'APU' is selected.
03:36:19 INFO  : System reset is completed.
03:36:22 INFO  : 'after 3000' command is executed.
03:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:36:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:36:25 INFO  : Context for 'APU' is selected.
03:36:25 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:25 INFO  : Context for 'APU' is selected.
03:36:25 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:36:25 INFO  : 'ps7_init' command is executed.
03:36:25 INFO  : 'ps7_post_config' command is executed.
03:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:25 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:26 INFO  : Memory regions updated for context APU
03:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:26 INFO  : 'con' command is executed.
03:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:36:26 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:38:01 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:38:18 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:39:15 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:39:55 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:40:05 INFO  : Disconnected from the channel tcfchan#40.
03:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:40:05 INFO  : 'jtag frequency' command is executed.
03:40:05 INFO  : Context for 'APU' is selected.
03:40:05 INFO  : System reset is completed.
03:40:08 INFO  : 'after 3000' command is executed.
03:40:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:40:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:40:11 INFO  : Context for 'APU' is selected.
03:40:11 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:40:11 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:11 INFO  : Context for 'APU' is selected.
03:40:11 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:40:11 INFO  : 'ps7_init' command is executed.
03:40:11 INFO  : 'ps7_post_config' command is executed.
03:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:12 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:12 INFO  : Memory regions updated for context APU
03:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:40:12 INFO  : 'con' command is executed.
03:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:12 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:40:12 INFO  : 'jtag frequency' command is executed.
03:40:12 INFO  : Context for 'APU' is selected.
03:40:12 INFO  : System reset is completed.
03:40:15 INFO  : 'after 3000' command is executed.
03:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:40:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:40:18 INFO  : Context for 'APU' is selected.
03:40:18 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:18 INFO  : Context for 'APU' is selected.
03:40:18 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:40:18 INFO  : 'ps7_init' command is executed.
03:40:18 INFO  : 'ps7_post_config' command is executed.
03:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:19 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:19 INFO  : Memory regions updated for context APU
03:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:19 INFO  : 'con' command is executed.
03:40:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:19 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:40:32 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:40:42 INFO  : Disconnected from the channel tcfchan#45.
03:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:40:42 INFO  : 'jtag frequency' command is executed.
03:40:42 INFO  : Context for 'APU' is selected.
03:40:43 INFO  : System reset is completed.
03:40:46 INFO  : 'after 3000' command is executed.
03:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:40:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:40:48 INFO  : Context for 'APU' is selected.
03:40:48 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:40:48 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:48 INFO  : Context for 'APU' is selected.
03:40:48 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:40:49 INFO  : 'ps7_init' command is executed.
03:40:49 INFO  : 'ps7_post_config' command is executed.
03:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:49 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:49 INFO  : Memory regions updated for context APU
03:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:49 INFO  : 'con' command is executed.
03:40:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:49 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
03:53:49 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
03:54:00 INFO  : Disconnected from the channel tcfchan#47.
03:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:54:00 INFO  : 'jtag frequency' command is executed.
03:54:00 INFO  : Context for 'APU' is selected.
03:54:01 INFO  : System reset is completed.
03:54:04 INFO  : 'after 3000' command is executed.
03:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:54:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
03:54:06 INFO  : Context for 'APU' is selected.
03:54:06 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:54:06 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:06 INFO  : Context for 'APU' is selected.
03:54:06 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
03:54:07 INFO  : 'ps7_init' command is executed.
03:54:07 INFO  : 'ps7_post_config' command is executed.
03:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:07 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:07 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:07 INFO  : Memory regions updated for context APU
03:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:07 INFO  : 'con' command is executed.
03:54:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:54:07 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
04:02:44 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
04:02:56 INFO  : Disconnected from the channel tcfchan#49.
04:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:02:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
04:02:56 INFO  : 'jtag frequency' command is executed.
04:02:56 INFO  : Context for 'APU' is selected.
04:02:56 INFO  : System reset is completed.
04:02:59 INFO  : 'after 3000' command is executed.
04:03:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
04:03:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
04:03:02 INFO  : Context for 'APU' is selected.
04:03:02 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
04:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
04:03:02 INFO  : Context for 'APU' is selected.
04:03:02 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
04:03:02 INFO  : 'ps7_init' command is executed.
04:03:02 INFO  : 'ps7_post_config' command is executed.
04:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:03 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
04:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

04:03:03 INFO  : Memory regions updated for context APU
04:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:03 INFO  : 'con' command is executed.
04:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:03:03 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
04:04:36 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
04:04:47 INFO  : Disconnected from the channel tcfchan#51.
04:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:04:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
04:04:48 INFO  : 'jtag frequency' command is executed.
04:04:48 INFO  : Context for 'APU' is selected.
04:04:48 INFO  : System reset is completed.
04:04:51 INFO  : 'after 3000' command is executed.
04:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
04:04:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
04:04:53 INFO  : Context for 'APU' is selected.
04:04:53 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
04:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
04:04:53 INFO  : Context for 'APU' is selected.
04:04:54 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
04:04:54 INFO  : 'ps7_init' command is executed.
04:04:54 INFO  : 'ps7_post_config' command is executed.
04:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:04:54 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
04:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

04:04:54 INFO  : Memory regions updated for context APU
04:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:04:54 INFO  : 'con' command is executed.
04:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:04:54 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
04:09:08 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
04:09:20 INFO  : Disconnected from the channel tcfchan#53.
04:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:09:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
04:09:20 INFO  : 'jtag frequency' command is executed.
04:09:20 INFO  : Context for 'APU' is selected.
04:09:21 INFO  : System reset is completed.
04:09:24 INFO  : 'after 3000' command is executed.
04:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
04:09:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
04:09:26 INFO  : Context for 'APU' is selected.
04:09:26 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
04:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
04:09:26 INFO  : Context for 'APU' is selected.
04:09:26 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
04:09:27 INFO  : 'ps7_init' command is executed.
04:09:27 INFO  : 'ps7_post_config' command is executed.
04:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:27 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
04:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

04:09:27 INFO  : Memory regions updated for context APU
04:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:27 INFO  : 'con' command is executed.
04:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:09:27 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
04:18:45 INFO  : Disconnected from the channel tcfchan#55.
15:51:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\temp_xsdb_launch_script.tcl
15:51:26 INFO  : XSCT server has started successfully.
15:51:26 INFO  : Successfully done setting XSCT server connection channel  
15:51:26 INFO  : plnx-install-location is set to ''
15:51:26 INFO  : Successfully done setting workspace for the tool. 
15:51:27 INFO  : Registering command handlers for Vitis TCF services
15:51:33 INFO  : Successfully done query RDI_DATADIR 
18:22:37 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:22:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:22:56 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:22:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:12 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:23:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:20 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:23:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:36 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:23:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:45 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:23:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:59 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:24:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:24:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:24:15 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:24:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:24:24 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:24:25 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:24:26 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:27:44 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:27:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:27:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:28:00 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:28:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:28:09 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:28:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:28:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:28:23 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:28:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:28:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:28:39 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:28:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:28:48 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:28:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:28:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:29:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\temp_xsdb_launch_script.tcl
18:29:32 INFO  : XSCT server has started successfully.
18:29:32 INFO  : Successfully done setting XSCT server connection channel  
18:29:32 INFO  : plnx-install-location is set to ''
18:29:32 INFO  : Successfully done setting workspace for the tool. 
18:29:34 INFO  : Registering command handlers for Vitis TCF services
18:29:35 INFO  : Successfully done query RDI_DATADIR 
18:30:04 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:30:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:30:19 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:30:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:30:27 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:30:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:30:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:30:43 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:30:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:30:52 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:30:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:31:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:31:07 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:31:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:31:16 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:31:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:31:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\temp_xsdb_launch_script.tcl
18:31:57 INFO  : XSCT server has started successfully.
18:31:57 INFO  : plnx-install-location is set to ''
18:31:57 INFO  : Successfully done setting XSCT server connection channel  
18:31:57 INFO  : Successfully done setting workspace for the tool. 
18:31:59 INFO  : Registering command handlers for Vitis TCF services
18:31:59 INFO  : Successfully done query RDI_DATADIR 
18:35:35 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:35:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:36:09 INFO  : 'jtag frequency' command is executed.
18:36:10 INFO  : Context for 'APU' is selected.
18:36:10 INFO  : System reset is completed.
18:36:13 INFO  : 'after 3000' command is executed.
18:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:36:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
18:36:16 INFO  : Context for 'APU' is selected.
18:36:16 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:16 INFO  : Context for 'APU' is selected.
18:36:16 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
18:36:17 INFO  : 'ps7_init' command is executed.
18:36:17 INFO  : 'ps7_post_config' command is executed.
18:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:17 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:17 INFO  : Memory regions updated for context APU
18:36:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:17 INFO  : 'con' command is executed.
18:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:17 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
18:42:44 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
18:42:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

19:10:42 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
19:11:31 INFO  : Checking for BSP changes to sync application flags for project 'ov5640_mipi'...
19:11:37 INFO  : Updating application flags with new BSP settings...
19:11:38 INFO  : Successfully updated application flags for project ov5640_mipi.
19:11:40 INFO  : The hardware specfication used by project 'ov5640_mipi' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:11:40 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\ov5640_mipi\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:11:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\ov5640_mipi\_ide\bitstream' in project 'ov5640_mipi'.
19:11:40 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\ov5640_mipi\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:11:49 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\ov5640_mipi\_ide\psinit' in project 'ov5640_mipi'.
19:12:12 INFO  : Disconnected from the channel tcfchan#2.
19:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:12:13 INFO  : 'jtag frequency' command is executed.
19:12:13 INFO  : Context for 'APU' is selected.
19:12:13 INFO  : System reset is completed.
19:12:16 INFO  : 'after 3000' command is executed.
19:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:12:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit"
19:12:19 INFO  : Context for 'APU' is selected.
19:12:19 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:12:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:19 INFO  : Context for 'APU' is selected.
19:12:19 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl' is done.
19:12:19 INFO  : 'ps7_init' command is executed.
19:12:19 INFO  : 'ps7_post_config' command is executed.
19:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:20 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/vitis/ov5640_mipi/Debug/ov5640_mipi.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:20 INFO  : Memory regions updated for context APU
19:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:20 INFO  : 'con' command is executed.
19:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:20 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_mipi\zybo_ov5640\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_ov5640_mipi_system_standalone.tcl'
