/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_uartlite_v2_0_21
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_uartlite_v2_0_21 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_uartlite_v2_0_21
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_uartlite_v2_0_21 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_uartlite_v2_0_21/.cxl.vhdl.axi_uartlite_v2_0_21.axi_uartlite_v2_0_21.lin64.cmf
