
stm32_i2c_irq_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006204  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  080062c4  080062c4  000072c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006388  08006388  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006388  08006388  00007388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006390  08006390  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006390  08006390  00007390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006394  08006394  00007394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006398  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  2000005c  080063f4  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  080063f4  000082ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d253  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f99  00000000  00000000  000152d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  00017270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b3  00000000  00000000  00017d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000142d0  00000000  00000000  0001864b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f2b0  00000000  00000000  0002c91b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079f6f  00000000  00000000  0003bbcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5b3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c80  00000000  00000000  000b5b80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000b8800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080062ac 	.word	0x080062ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	080062ac 	.word	0x080062ac

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	@ (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	@ (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f806 	bl	8000458 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__udivmoddi4>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	4657      	mov	r7, sl
 800045c:	464e      	mov	r6, r9
 800045e:	4645      	mov	r5, r8
 8000460:	46de      	mov	lr, fp
 8000462:	b5e0      	push	{r5, r6, r7, lr}
 8000464:	0004      	movs	r4, r0
 8000466:	000d      	movs	r5, r1
 8000468:	4692      	mov	sl, r2
 800046a:	4699      	mov	r9, r3
 800046c:	b083      	sub	sp, #12
 800046e:	428b      	cmp	r3, r1
 8000470:	d830      	bhi.n	80004d4 <__udivmoddi4+0x7c>
 8000472:	d02d      	beq.n	80004d0 <__udivmoddi4+0x78>
 8000474:	4649      	mov	r1, r9
 8000476:	4650      	mov	r0, sl
 8000478:	f000 f8ba 	bl	80005f0 <__clzdi2>
 800047c:	0029      	movs	r1, r5
 800047e:	0006      	movs	r6, r0
 8000480:	0020      	movs	r0, r4
 8000482:	f000 f8b5 	bl	80005f0 <__clzdi2>
 8000486:	1a33      	subs	r3, r6, r0
 8000488:	4698      	mov	r8, r3
 800048a:	3b20      	subs	r3, #32
 800048c:	d434      	bmi.n	80004f8 <__udivmoddi4+0xa0>
 800048e:	469b      	mov	fp, r3
 8000490:	4653      	mov	r3, sl
 8000492:	465a      	mov	r2, fp
 8000494:	4093      	lsls	r3, r2
 8000496:	4642      	mov	r2, r8
 8000498:	001f      	movs	r7, r3
 800049a:	4653      	mov	r3, sl
 800049c:	4093      	lsls	r3, r2
 800049e:	001e      	movs	r6, r3
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d83b      	bhi.n	800051c <__udivmoddi4+0xc4>
 80004a4:	42af      	cmp	r7, r5
 80004a6:	d100      	bne.n	80004aa <__udivmoddi4+0x52>
 80004a8:	e079      	b.n	800059e <__udivmoddi4+0x146>
 80004aa:	465b      	mov	r3, fp
 80004ac:	1ba4      	subs	r4, r4, r6
 80004ae:	41bd      	sbcs	r5, r7
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	da00      	bge.n	80004b6 <__udivmoddi4+0x5e>
 80004b4:	e076      	b.n	80005a4 <__udivmoddi4+0x14c>
 80004b6:	2200      	movs	r2, #0
 80004b8:	2300      	movs	r3, #0
 80004ba:	9200      	str	r2, [sp, #0]
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2301      	movs	r3, #1
 80004c0:	465a      	mov	r2, fp
 80004c2:	4093      	lsls	r3, r2
 80004c4:	9301      	str	r3, [sp, #4]
 80004c6:	2301      	movs	r3, #1
 80004c8:	4642      	mov	r2, r8
 80004ca:	4093      	lsls	r3, r2
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	e029      	b.n	8000524 <__udivmoddi4+0xcc>
 80004d0:	4282      	cmp	r2, r0
 80004d2:	d9cf      	bls.n	8000474 <__udivmoddi4+0x1c>
 80004d4:	2200      	movs	r2, #0
 80004d6:	2300      	movs	r3, #0
 80004d8:	9200      	str	r2, [sp, #0]
 80004da:	9301      	str	r3, [sp, #4]
 80004dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <__udivmoddi4+0x8e>
 80004e2:	601c      	str	r4, [r3, #0]
 80004e4:	605d      	str	r5, [r3, #4]
 80004e6:	9800      	ldr	r0, [sp, #0]
 80004e8:	9901      	ldr	r1, [sp, #4]
 80004ea:	b003      	add	sp, #12
 80004ec:	bcf0      	pop	{r4, r5, r6, r7}
 80004ee:	46bb      	mov	fp, r7
 80004f0:	46b2      	mov	sl, r6
 80004f2:	46a9      	mov	r9, r5
 80004f4:	46a0      	mov	r8, r4
 80004f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f8:	4642      	mov	r2, r8
 80004fa:	469b      	mov	fp, r3
 80004fc:	2320      	movs	r3, #32
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	4652      	mov	r2, sl
 8000502:	40da      	lsrs	r2, r3
 8000504:	4641      	mov	r1, r8
 8000506:	0013      	movs	r3, r2
 8000508:	464a      	mov	r2, r9
 800050a:	408a      	lsls	r2, r1
 800050c:	0017      	movs	r7, r2
 800050e:	4642      	mov	r2, r8
 8000510:	431f      	orrs	r7, r3
 8000512:	4653      	mov	r3, sl
 8000514:	4093      	lsls	r3, r2
 8000516:	001e      	movs	r6, r3
 8000518:	42af      	cmp	r7, r5
 800051a:	d9c3      	bls.n	80004a4 <__udivmoddi4+0x4c>
 800051c:	2200      	movs	r2, #0
 800051e:	2300      	movs	r3, #0
 8000520:	9200      	str	r2, [sp, #0]
 8000522:	9301      	str	r3, [sp, #4]
 8000524:	4643      	mov	r3, r8
 8000526:	2b00      	cmp	r3, #0
 8000528:	d0d8      	beq.n	80004dc <__udivmoddi4+0x84>
 800052a:	07fb      	lsls	r3, r7, #31
 800052c:	0872      	lsrs	r2, r6, #1
 800052e:	431a      	orrs	r2, r3
 8000530:	4646      	mov	r6, r8
 8000532:	087b      	lsrs	r3, r7, #1
 8000534:	e00e      	b.n	8000554 <__udivmoddi4+0xfc>
 8000536:	42ab      	cmp	r3, r5
 8000538:	d101      	bne.n	800053e <__udivmoddi4+0xe6>
 800053a:	42a2      	cmp	r2, r4
 800053c:	d80c      	bhi.n	8000558 <__udivmoddi4+0x100>
 800053e:	1aa4      	subs	r4, r4, r2
 8000540:	419d      	sbcs	r5, r3
 8000542:	2001      	movs	r0, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2100      	movs	r1, #0
 800054a:	3e01      	subs	r6, #1
 800054c:	1824      	adds	r4, r4, r0
 800054e:	414d      	adcs	r5, r1
 8000550:	2e00      	cmp	r6, #0
 8000552:	d006      	beq.n	8000562 <__udivmoddi4+0x10a>
 8000554:	42ab      	cmp	r3, r5
 8000556:	d9ee      	bls.n	8000536 <__udivmoddi4+0xde>
 8000558:	3e01      	subs	r6, #1
 800055a:	1924      	adds	r4, r4, r4
 800055c:	416d      	adcs	r5, r5
 800055e:	2e00      	cmp	r6, #0
 8000560:	d1f8      	bne.n	8000554 <__udivmoddi4+0xfc>
 8000562:	9800      	ldr	r0, [sp, #0]
 8000564:	9901      	ldr	r1, [sp, #4]
 8000566:	465b      	mov	r3, fp
 8000568:	1900      	adds	r0, r0, r4
 800056a:	4169      	adcs	r1, r5
 800056c:	2b00      	cmp	r3, #0
 800056e:	db24      	blt.n	80005ba <__udivmoddi4+0x162>
 8000570:	002b      	movs	r3, r5
 8000572:	465a      	mov	r2, fp
 8000574:	4644      	mov	r4, r8
 8000576:	40d3      	lsrs	r3, r2
 8000578:	002a      	movs	r2, r5
 800057a:	40e2      	lsrs	r2, r4
 800057c:	001c      	movs	r4, r3
 800057e:	465b      	mov	r3, fp
 8000580:	0015      	movs	r5, r2
 8000582:	2b00      	cmp	r3, #0
 8000584:	db2a      	blt.n	80005dc <__udivmoddi4+0x184>
 8000586:	0026      	movs	r6, r4
 8000588:	409e      	lsls	r6, r3
 800058a:	0033      	movs	r3, r6
 800058c:	0026      	movs	r6, r4
 800058e:	4647      	mov	r7, r8
 8000590:	40be      	lsls	r6, r7
 8000592:	0032      	movs	r2, r6
 8000594:	1a80      	subs	r0, r0, r2
 8000596:	4199      	sbcs	r1, r3
 8000598:	9000      	str	r0, [sp, #0]
 800059a:	9101      	str	r1, [sp, #4]
 800059c:	e79e      	b.n	80004dc <__udivmoddi4+0x84>
 800059e:	42a3      	cmp	r3, r4
 80005a0:	d8bc      	bhi.n	800051c <__udivmoddi4+0xc4>
 80005a2:	e782      	b.n	80004aa <__udivmoddi4+0x52>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	2100      	movs	r1, #0
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	2200      	movs	r2, #0
 80005ae:	9100      	str	r1, [sp, #0]
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	2201      	movs	r2, #1
 80005b4:	40da      	lsrs	r2, r3
 80005b6:	9201      	str	r2, [sp, #4]
 80005b8:	e785      	b.n	80004c6 <__udivmoddi4+0x6e>
 80005ba:	4642      	mov	r2, r8
 80005bc:	2320      	movs	r3, #32
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	002a      	movs	r2, r5
 80005c2:	4646      	mov	r6, r8
 80005c4:	409a      	lsls	r2, r3
 80005c6:	0023      	movs	r3, r4
 80005c8:	40f3      	lsrs	r3, r6
 80005ca:	4644      	mov	r4, r8
 80005cc:	4313      	orrs	r3, r2
 80005ce:	002a      	movs	r2, r5
 80005d0:	40e2      	lsrs	r2, r4
 80005d2:	001c      	movs	r4, r3
 80005d4:	465b      	mov	r3, fp
 80005d6:	0015      	movs	r5, r2
 80005d8:	2b00      	cmp	r3, #0
 80005da:	dad4      	bge.n	8000586 <__udivmoddi4+0x12e>
 80005dc:	4642      	mov	r2, r8
 80005de:	002f      	movs	r7, r5
 80005e0:	2320      	movs	r3, #32
 80005e2:	0026      	movs	r6, r4
 80005e4:	4097      	lsls	r7, r2
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	40de      	lsrs	r6, r3
 80005ea:	003b      	movs	r3, r7
 80005ec:	4333      	orrs	r3, r6
 80005ee:	e7cd      	b.n	800058c <__udivmoddi4+0x134>

080005f0 <__clzdi2>:
 80005f0:	b510      	push	{r4, lr}
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d103      	bne.n	80005fe <__clzdi2+0xe>
 80005f6:	f000 f807 	bl	8000608 <__clzsi2>
 80005fa:	3020      	adds	r0, #32
 80005fc:	e002      	b.n	8000604 <__clzdi2+0x14>
 80005fe:	0008      	movs	r0, r1
 8000600:	f000 f802 	bl	8000608 <__clzsi2>
 8000604:	bd10      	pop	{r4, pc}
 8000606:	46c0      	nop			@ (mov r8, r8)

08000608 <__clzsi2>:
 8000608:	211c      	movs	r1, #28
 800060a:	2301      	movs	r3, #1
 800060c:	041b      	lsls	r3, r3, #16
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0xe>
 8000612:	0c00      	lsrs	r0, r0, #16
 8000614:	3910      	subs	r1, #16
 8000616:	0a1b      	lsrs	r3, r3, #8
 8000618:	4298      	cmp	r0, r3
 800061a:	d301      	bcc.n	8000620 <__clzsi2+0x18>
 800061c:	0a00      	lsrs	r0, r0, #8
 800061e:	3908      	subs	r1, #8
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	4298      	cmp	r0, r3
 8000624:	d301      	bcc.n	800062a <__clzsi2+0x22>
 8000626:	0900      	lsrs	r0, r0, #4
 8000628:	3904      	subs	r1, #4
 800062a:	a202      	add	r2, pc, #8	@ (adr r2, 8000634 <__clzsi2+0x2c>)
 800062c:	5c10      	ldrb	r0, [r2, r0]
 800062e:	1840      	adds	r0, r0, r1
 8000630:	4770      	bx	lr
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	02020304 	.word	0x02020304
 8000638:	01010101 	.word	0x01010101
	...

08000644 <HTS221_I2C_IT_Write_Reg>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
HAL_StatusTypeDef HTS221_I2C_IT_Write_Reg(uint8_t reg_addr, uint8_t data) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	0002      	movs	r2, r0
 800064c:	1dfb      	adds	r3, r7, #7
 800064e:	701a      	strb	r2, [r3, #0]
 8000650:	1dbb      	adds	r3, r7, #6
 8000652:	1c0a      	adds	r2, r1, #0
 8000654:	701a      	strb	r2, [r3, #0]
	mode_rw = REG_WRITE;
 8000656:	4b0c      	ldr	r3, [pc, #48]	@ (8000688 <HTS221_I2C_IT_Write_Reg+0x44>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
	i2c_state = I2C_MODULE_BUSY;
 800065c:	4b0b      	ldr	r3, [pc, #44]	@ (800068c <HTS221_I2C_IT_Write_Reg+0x48>)
 800065e:	2200      	movs	r2, #0
 8000660:	701a      	strb	r2, [r3, #0]
	buf[0] = reg_addr;
 8000662:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <HTS221_I2C_IT_Write_Reg+0x4c>)
 8000664:	1dfa      	adds	r2, r7, #7
 8000666:	7812      	ldrb	r2, [r2, #0]
 8000668:	701a      	strb	r2, [r3, #0]
	buf[1] = data;
 800066a:	4b09      	ldr	r3, [pc, #36]	@ (8000690 <HTS221_I2C_IT_Write_Reg+0x4c>)
 800066c:	1dba      	adds	r2, r7, #6
 800066e:	7812      	ldrb	r2, [r2, #0]
 8000670:	705a      	strb	r2, [r3, #1]

	return HAL_I2C_Master_Transmit_IT(&hi2c1, HTS221_ADDR, buf, 2);
 8000672:	4a07      	ldr	r2, [pc, #28]	@ (8000690 <HTS221_I2C_IT_Write_Reg+0x4c>)
 8000674:	4807      	ldr	r0, [pc, #28]	@ (8000694 <HTS221_I2C_IT_Write_Reg+0x50>)
 8000676:	2302      	movs	r3, #2
 8000678:	21be      	movs	r1, #190	@ 0xbe
 800067a:	f001 f99b 	bl	80019b4 <HAL_I2C_Master_Transmit_IT>
 800067e:	0003      	movs	r3, r0
}
 8000680:	0018      	movs	r0, r3
 8000682:	46bd      	mov	sp, r7
 8000684:	b002      	add	sp, #8
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000186 	.word	0x20000186
 800068c:	20000187 	.word	0x20000187
 8000690:	20000154 	.word	0x20000154
 8000694:	20000078 	.word	0x20000078

08000698 <HTS221_I2C_IT_Read_Reg>:

HAL_StatusTypeDef HTS221_I2C_IT_Read_Reg(uint8_t reg_addr, uint16_t data_size) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	0002      	movs	r2, r0
 80006a0:	1dfb      	adds	r3, r7, #7
 80006a2:	701a      	strb	r2, [r3, #0]
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	1c0a      	adds	r2, r1, #0
 80006a8:	801a      	strh	r2, [r3, #0]
	mode_rw = REG_READ;
 80006aa:	4b0d      	ldr	r3, [pc, #52]	@ (80006e0 <HTS221_I2C_IT_Read_Reg+0x48>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
	i2c_state = I2C_MODULE_BUSY;
 80006b0:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <HTS221_I2C_IT_Read_Reg+0x4c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
	size = data_size;
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	881b      	ldrh	r3, [r3, #0]
 80006ba:	b2da      	uxtb	r2, r3
 80006bc:	4b0a      	ldr	r3, [pc, #40]	@ (80006e8 <HTS221_I2C_IT_Read_Reg+0x50>)
 80006be:	701a      	strb	r2, [r3, #0]
	buf[0] = reg_addr;
 80006c0:	4b0a      	ldr	r3, [pc, #40]	@ (80006ec <HTS221_I2C_IT_Read_Reg+0x54>)
 80006c2:	1dfa      	adds	r2, r7, #7
 80006c4:	7812      	ldrb	r2, [r2, #0]
 80006c6:	701a      	strb	r2, [r3, #0]

	return HAL_I2C_Master_Transmit_IT(&hi2c1, HTS221_ADDR, buf, 1);
 80006c8:	4a08      	ldr	r2, [pc, #32]	@ (80006ec <HTS221_I2C_IT_Read_Reg+0x54>)
 80006ca:	4809      	ldr	r0, [pc, #36]	@ (80006f0 <HTS221_I2C_IT_Read_Reg+0x58>)
 80006cc:	2301      	movs	r3, #1
 80006ce:	21be      	movs	r1, #190	@ 0xbe
 80006d0:	f001 f970 	bl	80019b4 <HAL_I2C_Master_Transmit_IT>
 80006d4:	0003      	movs	r3, r0
}
 80006d6:	0018      	movs	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	b002      	add	sp, #8
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	20000186 	.word	0x20000186
 80006e4:	20000187 	.word	0x20000187
 80006e8:	20000189 	.word	0x20000189
 80006ec:	20000154 	.word	0x20000154
 80006f0:	20000078 	.word	0x20000078

080006f4 <UART_IT_Write>:

HAL_StatusTypeDef UART_IT_Write(uint8_t *buf) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	uart_state = UART_MODULE_BUSY;
 80006fc:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <UART_IT_Write+0x30>)
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]

	return HAL_UART_Transmit_IT(&huart1, buf, strlen((const char *)buf));
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	0018      	movs	r0, r3
 8000706:	f7ff fcff 	bl	8000108 <strlen>
 800070a:	0003      	movs	r3, r0
 800070c:	b29a      	uxth	r2, r3
 800070e:	6879      	ldr	r1, [r7, #4]
 8000710:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <UART_IT_Write+0x34>)
 8000712:	0018      	movs	r0, r3
 8000714:	f003 fff8 	bl	8004708 <HAL_UART_Transmit_IT>
 8000718:	0003      	movs	r3, r0
}
 800071a:	0018      	movs	r0, r3
 800071c:	46bd      	mov	sp, r7
 800071e:	b002      	add	sp, #8
 8000720:	bd80      	pop	{r7, pc}
 8000722:	46c0      	nop			@ (mov r8, r8)
 8000724:	20000188 	.word	0x20000188
 8000728:	200000cc 	.word	0x200000cc

0800072c <HTS221_Read_Temp_Coef>:

HAL_StatusTypeDef HTS221_Read_Temp_Coef(void) {
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef res;
	uint8_t T1T0_msb;
	int16_t T0_degC_x8, T1_degC_x8;

	res = HTS221_I2C_IT_Read_Reg(HTS221_ADDR_T0T1_MSB, 1);
 8000732:	1dfc      	adds	r4, r7, #7
 8000734:	2101      	movs	r1, #1
 8000736:	2035      	movs	r0, #53	@ 0x35
 8000738:	f7ff ffae 	bl	8000698 <HTS221_I2C_IT_Read_Reg>
 800073c:	0003      	movs	r3, r0
 800073e:	7023      	strb	r3, [r4, #0]
	if(res != HAL_OK) return res;
 8000740:	1dfb      	adds	r3, r7, #7
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d002      	beq.n	800074e <HTS221_Read_Temp_Coef+0x22>
 8000748:	1dfb      	adds	r3, r7, #7
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	e074      	b.n	8000838 <HTS221_Read_Temp_Coef+0x10c>

	while(i2c_state != I2C_MODULE_READY);
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	4b3b      	ldr	r3, [pc, #236]	@ (8000840 <HTS221_Read_Temp_Coef+0x114>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d1fb      	bne.n	8000750 <HTS221_Read_Temp_Coef+0x24>
	T1T0_msb = buf[0];
 8000758:	1dbb      	adds	r3, r7, #6
 800075a:	4a3a      	ldr	r2, [pc, #232]	@ (8000844 <HTS221_Read_Temp_Coef+0x118>)
 800075c:	7812      	ldrb	r2, [r2, #0]
 800075e:	701a      	strb	r2, [r3, #0]

	res = HTS221_I2C_IT_Read_Reg(HTS221_ADDR_T0T1_degC_x8_LSB, 2);
 8000760:	1dfc      	adds	r4, r7, #7
 8000762:	2102      	movs	r1, #2
 8000764:	20b2      	movs	r0, #178	@ 0xb2
 8000766:	f7ff ff97 	bl	8000698 <HTS221_I2C_IT_Read_Reg>
 800076a:	0003      	movs	r3, r0
 800076c:	7023      	strb	r3, [r4, #0]
	if(res != HAL_OK) return res;
 800076e:	1dfb      	adds	r3, r7, #7
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d002      	beq.n	800077c <HTS221_Read_Temp_Coef+0x50>
 8000776:	1dfb      	adds	r3, r7, #7
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	e05d      	b.n	8000838 <HTS221_Read_Temp_Coef+0x10c>

	while(i2c_state != I2C_MODULE_READY);
 800077c:	46c0      	nop			@ (mov r8, r8)
 800077e:	4b30      	ldr	r3, [pc, #192]	@ (8000840 <HTS221_Read_Temp_Coef+0x114>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b01      	cmp	r3, #1
 8000784:	d1fb      	bne.n	800077e <HTS221_Read_Temp_Coef+0x52>
	T0_degC_x8 = (((uint16_t)T1T0_msb & 0x03) << 8) | ((uint16_t)buf[0]);
 8000786:	1dbb      	adds	r3, r7, #6
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	b21b      	sxth	r3, r3
 800078c:	021b      	lsls	r3, r3, #8
 800078e:	b21a      	sxth	r2, r3
 8000790:	23c0      	movs	r3, #192	@ 0xc0
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	4013      	ands	r3, r2
 8000796:	b219      	sxth	r1, r3
 8000798:	4b2a      	ldr	r3, [pc, #168]	@ (8000844 <HTS221_Read_Temp_Coef+0x118>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b21a      	sxth	r2, r3
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	430a      	orrs	r2, r1
 80007a2:	801a      	strh	r2, [r3, #0]
	T1_degC_x8 = (((uint16_t)T1T0_msb & 0x0C) << 6) | ((uint16_t)buf[1]);
 80007a4:	1dbb      	adds	r3, r7, #6
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	019b      	lsls	r3, r3, #6
 80007ac:	b21a      	sxth	r2, r3
 80007ae:	23c0      	movs	r3, #192	@ 0xc0
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	4013      	ands	r3, r2
 80007b4:	b219      	sxth	r1, r3
 80007b6:	4b23      	ldr	r3, [pc, #140]	@ (8000844 <HTS221_Read_Temp_Coef+0x118>)
 80007b8:	785b      	ldrb	r3, [r3, #1]
 80007ba:	b21a      	sxth	r2, r3
 80007bc:	1cbb      	adds	r3, r7, #2
 80007be:	430a      	orrs	r2, r1
 80007c0:	801a      	strh	r2, [r3, #0]

	T0_degC = T0_degC_x8 >> 3;
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	2200      	movs	r2, #0
 80007c6:	5e9b      	ldrsh	r3, [r3, r2]
 80007c8:	10db      	asrs	r3, r3, #3
 80007ca:	b21a      	sxth	r2, r3
 80007cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000848 <HTS221_Read_Temp_Coef+0x11c>)
 80007ce:	801a      	strh	r2, [r3, #0]
	T1_degC = T1_degC_x8 >> 3;
 80007d0:	1cbb      	adds	r3, r7, #2
 80007d2:	2200      	movs	r2, #0
 80007d4:	5e9b      	ldrsh	r3, [r3, r2]
 80007d6:	10db      	asrs	r3, r3, #3
 80007d8:	b21a      	sxth	r2, r3
 80007da:	4b1c      	ldr	r3, [pc, #112]	@ (800084c <HTS221_Read_Temp_Coef+0x120>)
 80007dc:	801a      	strh	r2, [r3, #0]

	res = HTS221_I2C_IT_Read_Reg(HTS221_ADDR_T0T1_OUT, 4);
 80007de:	1dfc      	adds	r4, r7, #7
 80007e0:	2104      	movs	r1, #4
 80007e2:	20bc      	movs	r0, #188	@ 0xbc
 80007e4:	f7ff ff58 	bl	8000698 <HTS221_I2C_IT_Read_Reg>
 80007e8:	0003      	movs	r3, r0
 80007ea:	7023      	strb	r3, [r4, #0]
	if(res != HAL_OK) return res;
 80007ec:	1dfb      	adds	r3, r7, #7
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d002      	beq.n	80007fa <HTS221_Read_Temp_Coef+0xce>
 80007f4:	1dfb      	adds	r3, r7, #7
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	e01e      	b.n	8000838 <HTS221_Read_Temp_Coef+0x10c>

	while(i2c_state != I2C_MODULE_READY);
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	4b10      	ldr	r3, [pc, #64]	@ (8000840 <HTS221_Read_Temp_Coef+0x114>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	2b01      	cmp	r3, #1
 8000802:	d1fb      	bne.n	80007fc <HTS221_Read_Temp_Coef+0xd0>
	T0_OUT = (((uint16_t)buf[1]) << 8) | (uint16_t)buf[0];
 8000804:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <HTS221_Read_Temp_Coef+0x118>)
 8000806:	785b      	ldrb	r3, [r3, #1]
 8000808:	b21b      	sxth	r3, r3
 800080a:	021b      	lsls	r3, r3, #8
 800080c:	b21a      	sxth	r2, r3
 800080e:	4b0d      	ldr	r3, [pc, #52]	@ (8000844 <HTS221_Read_Temp_Coef+0x118>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	b21b      	sxth	r3, r3
 8000814:	4313      	orrs	r3, r2
 8000816:	b21a      	sxth	r2, r3
 8000818:	4b0d      	ldr	r3, [pc, #52]	@ (8000850 <HTS221_Read_Temp_Coef+0x124>)
 800081a:	801a      	strh	r2, [r3, #0]
	T1_OUT = (((uint16_t)buf[3]) << 8) | (uint16_t)buf[2];
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <HTS221_Read_Temp_Coef+0x118>)
 800081e:	78db      	ldrb	r3, [r3, #3]
 8000820:	b21b      	sxth	r3, r3
 8000822:	021b      	lsls	r3, r3, #8
 8000824:	b21a      	sxth	r2, r3
 8000826:	4b07      	ldr	r3, [pc, #28]	@ (8000844 <HTS221_Read_Temp_Coef+0x118>)
 8000828:	789b      	ldrb	r3, [r3, #2]
 800082a:	b21b      	sxth	r3, r3
 800082c:	4313      	orrs	r3, r2
 800082e:	b21a      	sxth	r2, r3
 8000830:	4b08      	ldr	r3, [pc, #32]	@ (8000854 <HTS221_Read_Temp_Coef+0x128>)
 8000832:	801a      	strh	r2, [r3, #0]

	return res;
 8000834:	1dfb      	adds	r3, r7, #7
 8000836:	781b      	ldrb	r3, [r3, #0]
}
 8000838:	0018      	movs	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	b003      	add	sp, #12
 800083e:	bd90      	pop	{r4, r7, pc}
 8000840:	20000187 	.word	0x20000187
 8000844:	20000154 	.word	0x20000154
 8000848:	2000018e 	.word	0x2000018e
 800084c:	20000190 	.word	0x20000190
 8000850:	2000018a 	.word	0x2000018a
 8000854:	2000018c 	.word	0x2000018c

08000858 <HTS221_Read_Humi_Coef>:

HAL_StatusTypeDef HTS221_Read_Humi_Coef(void) {
 8000858:	b590      	push	{r4, r7, lr}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef res;

	res = HTS221_I2C_IT_Read_Reg(HTS221_ADDR_H0H1_RH_X2, 2);
 800085e:	1dfc      	adds	r4, r7, #7
 8000860:	2102      	movs	r1, #2
 8000862:	20b0      	movs	r0, #176	@ 0xb0
 8000864:	f7ff ff18 	bl	8000698 <HTS221_I2C_IT_Read_Reg>
 8000868:	0003      	movs	r3, r0
 800086a:	7023      	strb	r3, [r4, #0]
	if(res != HAL_OK) return res;
 800086c:	1dfb      	adds	r3, r7, #7
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d002      	beq.n	800087a <HTS221_Read_Humi_Coef+0x22>
 8000874:	1dfb      	adds	r3, r7, #7
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	e050      	b.n	800091c <HTS221_Read_Humi_Coef+0xc4>

	while(i2c_state != I2C_MODULE_READY);
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	4b29      	ldr	r3, [pc, #164]	@ (8000924 <HTS221_Read_Humi_Coef+0xcc>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d1fb      	bne.n	800087c <HTS221_Read_Humi_Coef+0x24>
	H0_rh = buf[0] >> 1;
 8000884:	4b28      	ldr	r3, [pc, #160]	@ (8000928 <HTS221_Read_Humi_Coef+0xd0>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	b2db      	uxtb	r3, r3
 800088c:	b21a      	sxth	r2, r3
 800088e:	4b27      	ldr	r3, [pc, #156]	@ (800092c <HTS221_Read_Humi_Coef+0xd4>)
 8000890:	801a      	strh	r2, [r3, #0]
	H1_rh = buf[1] >> 1;
 8000892:	4b25      	ldr	r3, [pc, #148]	@ (8000928 <HTS221_Read_Humi_Coef+0xd0>)
 8000894:	785b      	ldrb	r3, [r3, #1]
 8000896:	085b      	lsrs	r3, r3, #1
 8000898:	b2db      	uxtb	r3, r3
 800089a:	b21a      	sxth	r2, r3
 800089c:	4b24      	ldr	r3, [pc, #144]	@ (8000930 <HTS221_Read_Humi_Coef+0xd8>)
 800089e:	801a      	strh	r2, [r3, #0]

	res = HTS221_I2C_IT_Read_Reg(HTS221_ADDR_H0_T0_OUT, 2);
 80008a0:	1dfc      	adds	r4, r7, #7
 80008a2:	2102      	movs	r1, #2
 80008a4:	20b6      	movs	r0, #182	@ 0xb6
 80008a6:	f7ff fef7 	bl	8000698 <HTS221_I2C_IT_Read_Reg>
 80008aa:	0003      	movs	r3, r0
 80008ac:	7023      	strb	r3, [r4, #0]
	if(res != HAL_OK) return res;
 80008ae:	1dfb      	adds	r3, r7, #7
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d002      	beq.n	80008bc <HTS221_Read_Humi_Coef+0x64>
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	e02f      	b.n	800091c <HTS221_Read_Humi_Coef+0xc4>

	while(i2c_state != I2C_MODULE_READY);
 80008bc:	46c0      	nop			@ (mov r8, r8)
 80008be:	4b19      	ldr	r3, [pc, #100]	@ (8000924 <HTS221_Read_Humi_Coef+0xcc>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d1fb      	bne.n	80008be <HTS221_Read_Humi_Coef+0x66>
	H0_T0_out = (uint16_t)(buf[1] << 8) | (uint16_t)buf[0];
 80008c6:	4b18      	ldr	r3, [pc, #96]	@ (8000928 <HTS221_Read_Humi_Coef+0xd0>)
 80008c8:	785b      	ldrb	r3, [r3, #1]
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	b29b      	uxth	r3, r3
 80008ce:	4a16      	ldr	r2, [pc, #88]	@ (8000928 <HTS221_Read_Humi_Coef+0xd0>)
 80008d0:	7812      	ldrb	r2, [r2, #0]
 80008d2:	4313      	orrs	r3, r2
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	b21a      	sxth	r2, r3
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <HTS221_Read_Humi_Coef+0xdc>)
 80008da:	801a      	strh	r2, [r3, #0]

	res = HTS221_I2C_IT_Read_Reg(HTS221_ADDR_H1_T0_OUT, 2);
 80008dc:	1dfc      	adds	r4, r7, #7
 80008de:	2102      	movs	r1, #2
 80008e0:	20ba      	movs	r0, #186	@ 0xba
 80008e2:	f7ff fed9 	bl	8000698 <HTS221_I2C_IT_Read_Reg>
 80008e6:	0003      	movs	r3, r0
 80008e8:	7023      	strb	r3, [r4, #0]
	if(res != HAL_OK) return res;
 80008ea:	1dfb      	adds	r3, r7, #7
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d002      	beq.n	80008f8 <HTS221_Read_Humi_Coef+0xa0>
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	e011      	b.n	800091c <HTS221_Read_Humi_Coef+0xc4>

	while(i2c_state != I2C_MODULE_READY);
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <HTS221_Read_Humi_Coef+0xcc>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d1fb      	bne.n	80008fa <HTS221_Read_Humi_Coef+0xa2>
	H1_T0_out = (uint16_t)(buf[1] << 8) | (uint16_t)buf[0];
 8000902:	4b09      	ldr	r3, [pc, #36]	@ (8000928 <HTS221_Read_Humi_Coef+0xd0>)
 8000904:	785b      	ldrb	r3, [r3, #1]
 8000906:	021b      	lsls	r3, r3, #8
 8000908:	b29b      	uxth	r3, r3
 800090a:	4a07      	ldr	r2, [pc, #28]	@ (8000928 <HTS221_Read_Humi_Coef+0xd0>)
 800090c:	7812      	ldrb	r2, [r2, #0]
 800090e:	4313      	orrs	r3, r2
 8000910:	b29b      	uxth	r3, r3
 8000912:	b21a      	sxth	r2, r3
 8000914:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <HTS221_Read_Humi_Coef+0xe0>)
 8000916:	801a      	strh	r2, [r3, #0]

	return res;
 8000918:	1dfb      	adds	r3, r7, #7
 800091a:	781b      	ldrb	r3, [r3, #0]
}
 800091c:	0018      	movs	r0, r3
 800091e:	46bd      	mov	sp, r7
 8000920:	b003      	add	sp, #12
 8000922:	bd90      	pop	{r4, r7, pc}
 8000924:	20000187 	.word	0x20000187
 8000928:	20000154 	.word	0x20000154
 800092c:	20000192 	.word	0x20000192
 8000930:	20000194 	.word	0x20000194
 8000934:	20000196 	.word	0x20000196
 8000938:	20000198 	.word	0x20000198

0800093c <getTemperature>:

int16_t getTemperature(void) {
 800093c:	b5b0      	push	{r4, r5, r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef res;
	int16_t T_OUT;
	int32_t T_degC;
	int16_t degres;

	res = HTS221_I2C_IT_Read_Reg(HTS221_ADDR_T_OUT, 2);
 8000942:	250f      	movs	r5, #15
 8000944:	197c      	adds	r4, r7, r5
 8000946:	2102      	movs	r1, #2
 8000948:	20aa      	movs	r0, #170	@ 0xaa
 800094a:	f7ff fea5 	bl	8000698 <HTS221_I2C_IT_Read_Reg>
 800094e:	0003      	movs	r3, r0
 8000950:	7023      	strb	r3, [r4, #0]
	if(res != HAL_OK) return res;
 8000952:	002a      	movs	r2, r5
 8000954:	18bb      	adds	r3, r7, r2
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d003      	beq.n	8000964 <getTemperature+0x28>
 800095c:	18bb      	adds	r3, r7, r2
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	b21b      	sxth	r3, r3
 8000962:	e047      	b.n	80009f4 <getTemperature+0xb8>

	while(i2c_state != I2C_MODULE_READY);
 8000964:	46c0      	nop			@ (mov r8, r8)
 8000966:	4b25      	ldr	r3, [pc, #148]	@ (80009fc <getTemperature+0xc0>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b01      	cmp	r3, #1
 800096c:	d1fb      	bne.n	8000966 <getTemperature+0x2a>
	T_OUT = (((uint16_t)buf[1]) << 8) | (uint16_t)buf[0];
 800096e:	4b24      	ldr	r3, [pc, #144]	@ (8000a00 <getTemperature+0xc4>)
 8000970:	785b      	ldrb	r3, [r3, #1]
 8000972:	b21b      	sxth	r3, r3
 8000974:	021b      	lsls	r3, r3, #8
 8000976:	b219      	sxth	r1, r3
 8000978:	4b21      	ldr	r3, [pc, #132]	@ (8000a00 <getTemperature+0xc4>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	b21a      	sxth	r2, r3
 800097e:	200c      	movs	r0, #12
 8000980:	183b      	adds	r3, r7, r0
 8000982:	430a      	orrs	r2, r1
 8000984:	801a      	strh	r2, [r3, #0]

	T_degC = ((int32_t)(T_OUT - T0_OUT)) * ((int32_t)(T1_degC - T0_degC) * 10);
 8000986:	4b1f      	ldr	r3, [pc, #124]	@ (8000a04 <getTemperature+0xc8>)
 8000988:	2200      	movs	r2, #0
 800098a:	5e9b      	ldrsh	r3, [r3, r2]
 800098c:	001a      	movs	r2, r3
 800098e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a08 <getTemperature+0xcc>)
 8000990:	2100      	movs	r1, #0
 8000992:	5e5b      	ldrsh	r3, [r3, r1]
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	183a      	adds	r2, r7, r0
 8000998:	2100      	movs	r1, #0
 800099a:	5e52      	ldrsh	r2, [r2, r1]
 800099c:	491b      	ldr	r1, [pc, #108]	@ (8000a0c <getTemperature+0xd0>)
 800099e:	2000      	movs	r0, #0
 80009a0:	5e09      	ldrsh	r1, [r1, r0]
 80009a2:	1a52      	subs	r2, r2, r1
 80009a4:	435a      	muls	r2, r3
 80009a6:	0013      	movs	r3, r2
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	189b      	adds	r3, r3, r2
 80009ac:	005b      	lsls	r3, r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
	degres = (T_degC / (T1_OUT - T0_OUT) + T0_degC * 10) / 10;
 80009b0:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <getTemperature+0xd4>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	5e9b      	ldrsh	r3, [r3, r2]
 80009b6:	001a      	movs	r2, r3
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <getTemperature+0xd0>)
 80009ba:	2100      	movs	r1, #0
 80009bc:	5e5b      	ldrsh	r3, [r3, r1]
 80009be:	1ad3      	subs	r3, r2, r3
 80009c0:	0019      	movs	r1, r3
 80009c2:	68b8      	ldr	r0, [r7, #8]
 80009c4:	f7ff fc3c 	bl	8000240 <__divsi3>
 80009c8:	0003      	movs	r3, r0
 80009ca:	0019      	movs	r1, r3
 80009cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a08 <getTemperature+0xcc>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	5e9b      	ldrsh	r3, [r3, r2]
 80009d2:	001a      	movs	r2, r3
 80009d4:	0013      	movs	r3, r2
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	189b      	adds	r3, r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	18cb      	adds	r3, r1, r3
 80009de:	210a      	movs	r1, #10
 80009e0:	0018      	movs	r0, r3
 80009e2:	f7ff fc2d 	bl	8000240 <__divsi3>
 80009e6:	0003      	movs	r3, r0
 80009e8:	001a      	movs	r2, r3
 80009ea:	1dbb      	adds	r3, r7, #6
 80009ec:	801a      	strh	r2, [r3, #0]

	return degres;
 80009ee:	1dbb      	adds	r3, r7, #6
 80009f0:	2200      	movs	r2, #0
 80009f2:	5e9b      	ldrsh	r3, [r3, r2]
}
 80009f4:	0018      	movs	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b004      	add	sp, #16
 80009fa:	bdb0      	pop	{r4, r5, r7, pc}
 80009fc:	20000187 	.word	0x20000187
 8000a00:	20000154 	.word	0x20000154
 8000a04:	20000190 	.word	0x20000190
 8000a08:	2000018e 	.word	0x2000018e
 8000a0c:	2000018a 	.word	0x2000018a
 8000a10:	2000018c 	.word	0x2000018c

08000a14 <getHumidity>:

int16_t getHumidity(void) {
 8000a14:	b5b0      	push	{r4, r5, r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef res;
	int32_t H_rh;
	int16_t hum;
	int16_t H_T_out;

	res = HTS221_I2C_IT_Read_Reg(HTS221_ADDR_H_OUT, 2);
 8000a1a:	250f      	movs	r5, #15
 8000a1c:	197c      	adds	r4, r7, r5
 8000a1e:	2102      	movs	r1, #2
 8000a20:	20a8      	movs	r0, #168	@ 0xa8
 8000a22:	f7ff fe39 	bl	8000698 <HTS221_I2C_IT_Read_Reg>
 8000a26:	0003      	movs	r3, r0
 8000a28:	7023      	strb	r3, [r4, #0]
	if(res != HAL_OK) return res;
 8000a2a:	002a      	movs	r2, r5
 8000a2c:	18bb      	adds	r3, r7, r2
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d003      	beq.n	8000a3c <getHumidity+0x28>
 8000a34:	18bb      	adds	r3, r7, r2
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b21b      	sxth	r3, r3
 8000a3a:	e049      	b.n	8000ad0 <getHumidity+0xbc>

	while(i2c_state != I2C_MODULE_READY);
 8000a3c:	46c0      	nop			@ (mov r8, r8)
 8000a3e:	4b26      	ldr	r3, [pc, #152]	@ (8000ad8 <getHumidity+0xc4>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d1fb      	bne.n	8000a3e <getHumidity+0x2a>
	H_T_out = (((uint16_t)buf[1]) << 8) | (uint16_t)buf[0];
 8000a46:	4b25      	ldr	r3, [pc, #148]	@ (8000adc <getHumidity+0xc8>)
 8000a48:	785b      	ldrb	r3, [r3, #1]
 8000a4a:	b21b      	sxth	r3, r3
 8000a4c:	021b      	lsls	r3, r3, #8
 8000a4e:	b219      	sxth	r1, r3
 8000a50:	4b22      	ldr	r3, [pc, #136]	@ (8000adc <getHumidity+0xc8>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	b21a      	sxth	r2, r3
 8000a56:	200c      	movs	r0, #12
 8000a58:	183b      	adds	r3, r7, r0
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	801a      	strh	r2, [r3, #0]

	H_rh = ((int32_t)(H_T_out - H0_T0_out)) * ((int32_t)(H1_rh - H0_rh) * 10);
 8000a5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ae0 <getHumidity+0xcc>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	5e9b      	ldrsh	r3, [r3, r2]
 8000a64:	001a      	movs	r2, r3
 8000a66:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae4 <getHumidity+0xd0>)
 8000a68:	2100      	movs	r1, #0
 8000a6a:	5e5b      	ldrsh	r3, [r3, r1]
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	183a      	adds	r2, r7, r0
 8000a70:	2100      	movs	r1, #0
 8000a72:	5e52      	ldrsh	r2, [r2, r1]
 8000a74:	491c      	ldr	r1, [pc, #112]	@ (8000ae8 <getHumidity+0xd4>)
 8000a76:	2000      	movs	r0, #0
 8000a78:	5e09      	ldrsh	r1, [r1, r0]
 8000a7a:	1a52      	subs	r2, r2, r1
 8000a7c:	435a      	muls	r2, r3
 8000a7e:	0013      	movs	r3, r2
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	189b      	adds	r3, r3, r2
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	60bb      	str	r3, [r7, #8]
	hum = ((uint16_t)(H_rh / (H1_T0_out - H0_T0_out) + H0_rh * 10)) / 10;
 8000a88:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <getHumidity+0xd8>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	5e9b      	ldrsh	r3, [r3, r2]
 8000a8e:	001a      	movs	r2, r3
 8000a90:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <getHumidity+0xd4>)
 8000a92:	2100      	movs	r1, #0
 8000a94:	5e5b      	ldrsh	r3, [r3, r1]
 8000a96:	1ad3      	subs	r3, r2, r3
 8000a98:	0019      	movs	r1, r3
 8000a9a:	68b8      	ldr	r0, [r7, #8]
 8000a9c:	f7ff fbd0 	bl	8000240 <__divsi3>
 8000aa0:	0003      	movs	r3, r0
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae4 <getHumidity+0xd0>)
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	5e5b      	ldrsh	r3, [r3, r1]
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	1c19      	adds	r1, r3, #0
 8000aae:	0089      	lsls	r1, r1, #2
 8000ab0:	18cb      	adds	r3, r1, r3
 8000ab2:	18db      	adds	r3, r3, r3
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	18d3      	adds	r3, r2, r3
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	210a      	movs	r1, #10
 8000abc:	0018      	movs	r0, r3
 8000abe:	f7ff fb35 	bl	800012c <__udivsi3>
 8000ac2:	0003      	movs	r3, r0
 8000ac4:	b29a      	uxth	r2, r3
 8000ac6:	1dbb      	adds	r3, r7, #6
 8000ac8:	801a      	strh	r2, [r3, #0]

	return hum;
 8000aca:	1dbb      	adds	r3, r7, #6
 8000acc:	2200      	movs	r2, #0
 8000ace:	5e9b      	ldrsh	r3, [r3, r2]
}
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	b004      	add	sp, #16
 8000ad6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ad8:	20000187 	.word	0x20000187
 8000adc:	20000154 	.word	0x20000154
 8000ae0:	20000194 	.word	0x20000194
 8000ae4:	20000192 	.word	0x20000192
 8000ae8:	20000196 	.word	0x20000196
 8000aec:	20000198 	.word	0x20000198

08000af0 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
	if(mode_rw == REG_READ) {
 8000af8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b24 <HAL_I2C_MasterTxCpltCallback+0x34>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d107      	bne.n	8000b10 <HAL_I2C_MasterTxCpltCallback+0x20>
		HAL_I2C_Master_Receive_IT(&hi2c1, HTS221_ADDR, buf, size);
 8000b00:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <HAL_I2C_MasterTxCpltCallback+0x38>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	4a09      	ldr	r2, [pc, #36]	@ (8000b2c <HAL_I2C_MasterTxCpltCallback+0x3c>)
 8000b06:	480a      	ldr	r0, [pc, #40]	@ (8000b30 <HAL_I2C_MasterTxCpltCallback+0x40>)
 8000b08:	21be      	movs	r1, #190	@ 0xbe
 8000b0a:	f000 fffd 	bl	8001b08 <HAL_I2C_Master_Receive_IT>
	}
	else {
		mode_rw = REG_IDLE;
		i2c_state = I2C_MODULE_READY;
	}
}
 8000b0e:	e005      	b.n	8000b1c <HAL_I2C_MasterTxCpltCallback+0x2c>
		mode_rw = REG_IDLE;
 8000b10:	4b04      	ldr	r3, [pc, #16]	@ (8000b24 <HAL_I2C_MasterTxCpltCallback+0x34>)
 8000b12:	2202      	movs	r2, #2
 8000b14:	701a      	strb	r2, [r3, #0]
		i2c_state = I2C_MODULE_READY;
 8000b16:	4b07      	ldr	r3, [pc, #28]	@ (8000b34 <HAL_I2C_MasterTxCpltCallback+0x44>)
 8000b18:	2201      	movs	r2, #1
 8000b1a:	701a      	strb	r2, [r3, #0]
}
 8000b1c:	46c0      	nop			@ (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b002      	add	sp, #8
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	20000186 	.word	0x20000186
 8000b28:	20000189 	.word	0x20000189
 8000b2c:	20000154 	.word	0x20000154
 8000b30:	20000078 	.word	0x20000078
 8000b34:	20000187 	.word	0x20000187

08000b38 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	mode_rw = REG_IDLE;
 8000b40:	4b04      	ldr	r3, [pc, #16]	@ (8000b54 <HAL_I2C_MasterRxCpltCallback+0x1c>)
 8000b42:	2202      	movs	r2, #2
 8000b44:	701a      	strb	r2, [r3, #0]
	i2c_state = I2C_MODULE_READY;
 8000b46:	4b04      	ldr	r3, [pc, #16]	@ (8000b58 <HAL_I2C_MasterRxCpltCallback+0x20>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	701a      	strb	r2, [r3, #0]
}
 8000b4c:	46c0      	nop			@ (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	b002      	add	sp, #8
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000186 	.word	0x20000186
 8000b58:	20000187 	.word	0x20000187

08000b5c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	uart_state = UART_MODULE_READY;
 8000b64:	4b03      	ldr	r3, [pc, #12]	@ (8000b74 <HAL_UART_TxCpltCallback+0x18>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	701a      	strb	r2, [r3, #0]
}
 8000b6a:	46c0      	nop			@ (mov r8, r8)
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	b002      	add	sp, #8
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	46c0      	nop			@ (mov r8, r8)
 8000b74:	20000188 	.word	0x20000188

08000b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b78:	b590      	push	{r4, r7, lr}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b7e:	f000 fad9 	bl	8001134 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b82:	f000 f85d 	bl	8000c40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b86:	f000 f939 	bl	8000dfc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b8a:	f000 f8c7 	bl	8000d1c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000b8e:	f000 f905 	bl	8000d9c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //	HTS221 initialization

  res = HTS221_I2C_IT_Write_Reg(HTS221_ADDR_CTRL1, POWER_UP_CTRL1_1HZ);
 8000b92:	1dfc      	adds	r4, r7, #7
 8000b94:	2185      	movs	r1, #133	@ 0x85
 8000b96:	2020      	movs	r0, #32
 8000b98:	f7ff fd54 	bl	8000644 <HTS221_I2C_IT_Write_Reg>
 8000b9c:	0003      	movs	r3, r0
 8000b9e:	7023      	strb	r3, [r4, #0]
  if(res != HAL_OK) return res;
 8000ba0:	1dfb      	adds	r3, r7, #7
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d002      	beq.n	8000bae <main+0x36>
 8000ba8:	1dfb      	adds	r3, r7, #7
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	e03c      	b.n	8000c28 <main+0xb0>

  //	Read fabric coefficients

  while(i2c_state != I2C_MODULE_READY);
 8000bae:	46c0      	nop			@ (mov r8, r8)
 8000bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c30 <main+0xb8>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d1fb      	bne.n	8000bb0 <main+0x38>
  res = HTS221_Read_Temp_Coef();
 8000bb8:	1dfc      	adds	r4, r7, #7
 8000bba:	f7ff fdb7 	bl	800072c <HTS221_Read_Temp_Coef>
 8000bbe:	0003      	movs	r3, r0
 8000bc0:	7023      	strb	r3, [r4, #0]
  if(res != HAL_OK) return res;
 8000bc2:	1dfb      	adds	r3, r7, #7
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d002      	beq.n	8000bd0 <main+0x58>
 8000bca:	1dfb      	adds	r3, r7, #7
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	e02b      	b.n	8000c28 <main+0xb0>

  while(i2c_state != I2C_MODULE_READY);
 8000bd0:	46c0      	nop			@ (mov r8, r8)
 8000bd2:	4b17      	ldr	r3, [pc, #92]	@ (8000c30 <main+0xb8>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d1fb      	bne.n	8000bd2 <main+0x5a>
  res = HTS221_Read_Humi_Coef();
 8000bda:	1dfc      	adds	r4, r7, #7
 8000bdc:	f7ff fe3c 	bl	8000858 <HTS221_Read_Humi_Coef>
 8000be0:	0003      	movs	r3, r0
 8000be2:	7023      	strb	r3, [r4, #0]
  if(res != HAL_OK) return res;
 8000be4:	1dfb      	adds	r3, r7, #7
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d002      	beq.n	8000bf2 <main+0x7a>
 8000bec:	1dfb      	adds	r3, r7, #7
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	e01a      	b.n	8000c28 <main+0xb0>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sprintf((char *)buf, "Temperature: %dC\r\nHumidity: %d%%\r\n", getTemperature(), getHumidity());
 8000bf2:	f7ff fea3 	bl	800093c <getTemperature>
 8000bf6:	0003      	movs	r3, r0
 8000bf8:	001c      	movs	r4, r3
 8000bfa:	f7ff ff0b 	bl	8000a14 <getHumidity>
 8000bfe:	0003      	movs	r3, r0
 8000c00:	490c      	ldr	r1, [pc, #48]	@ (8000c34 <main+0xbc>)
 8000c02:	480d      	ldr	r0, [pc, #52]	@ (8000c38 <main+0xc0>)
 8000c04:	0022      	movs	r2, r4
 8000c06:	f004 feb5 	bl	8005974 <siprintf>
	  UART_IT_Write(buf);
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c38 <main+0xc0>)
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f7ff fd71 	bl	80006f4 <UART_IT_Write>

	  while(uart_state != UART_MODULE_READY);
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	4b09      	ldr	r3, [pc, #36]	@ (8000c3c <main+0xc4>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d1fb      	bne.n	8000c14 <main+0x9c>
	  HAL_Delay(500);
 8000c1c:	23fa      	movs	r3, #250	@ 0xfa
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	0018      	movs	r0, r3
 8000c22:	f000 faf7 	bl	8001214 <HAL_Delay>
	  sprintf((char *)buf, "Temperature: %dC\r\nHumidity: %d%%\r\n", getTemperature(), getHumidity());
 8000c26:	e7e4      	b.n	8000bf2 <main+0x7a>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000c28:	0018      	movs	r0, r3
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b003      	add	sp, #12
 8000c2e:	bd90      	pop	{r4, r7, pc}
 8000c30:	20000187 	.word	0x20000187
 8000c34:	080062c4 	.word	0x080062c4
 8000c38:	20000154 	.word	0x20000154
 8000c3c:	20000188 	.word	0x20000188

08000c40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c40:	b590      	push	{r4, r7, lr}
 8000c42:	b09d      	sub	sp, #116	@ 0x74
 8000c44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c46:	2438      	movs	r4, #56	@ 0x38
 8000c48:	193b      	adds	r3, r7, r4
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	2338      	movs	r3, #56	@ 0x38
 8000c4e:	001a      	movs	r2, r3
 8000c50:	2100      	movs	r1, #0
 8000c52:	f004 feb1 	bl	80059b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c56:	2324      	movs	r3, #36	@ 0x24
 8000c58:	18fb      	adds	r3, r7, r3
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	2314      	movs	r3, #20
 8000c5e:	001a      	movs	r2, r3
 8000c60:	2100      	movs	r1, #0
 8000c62:	f004 fea9 	bl	80059b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c66:	003b      	movs	r3, r7
 8000c68:	0018      	movs	r0, r3
 8000c6a:	2324      	movs	r3, #36	@ 0x24
 8000c6c:	001a      	movs	r2, r3
 8000c6e:	2100      	movs	r1, #0
 8000c70:	f004 fea2 	bl	80059b8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c74:	4b27      	ldr	r3, [pc, #156]	@ (8000d14 <SystemClock_Config+0xd4>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a27      	ldr	r2, [pc, #156]	@ (8000d18 <SystemClock_Config+0xd8>)
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	4b25      	ldr	r3, [pc, #148]	@ (8000d14 <SystemClock_Config+0xd4>)
 8000c7e:	2180      	movs	r1, #128	@ 0x80
 8000c80:	0109      	lsls	r1, r1, #4
 8000c82:	430a      	orrs	r2, r1
 8000c84:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c86:	0021      	movs	r1, r4
 8000c88:	187b      	adds	r3, r7, r1
 8000c8a:	2210      	movs	r2, #16
 8000c8c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c8e:	187b      	adds	r3, r7, r1
 8000c90:	2201      	movs	r2, #1
 8000c92:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c94:	187b      	adds	r3, r7, r1
 8000c96:	2200      	movs	r2, #0
 8000c98:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000c9a:	187b      	adds	r3, r7, r1
 8000c9c:	22a0      	movs	r2, #160	@ 0xa0
 8000c9e:	0212      	lsls	r2, r2, #8
 8000ca0:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	0018      	movs	r0, r3
 8000cac:	f002 fd82 	bl	80037b4 <HAL_RCC_OscConfig>
 8000cb0:	1e03      	subs	r3, r0, #0
 8000cb2:	d001      	beq.n	8000cb8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000cb4:	f000 f8e6 	bl	8000e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cb8:	2124      	movs	r1, #36	@ 0x24
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	220f      	movs	r2, #15
 8000cbe:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	2200      	movs	r2, #0
 8000cd0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd2:	187b      	adds	r3, r7, r1
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000cd8:	187b      	adds	r3, r7, r1
 8000cda:	2100      	movs	r1, #0
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f003 f92d 	bl	8003f3c <HAL_RCC_ClockConfig>
 8000ce2:	1e03      	subs	r3, r0, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000ce6:	f000 f8cd 	bl	8000e84 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000cea:	003b      	movs	r3, r7
 8000cec:	2209      	movs	r2, #9
 8000cee:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000cf0:	003b      	movs	r3, r7
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000cf6:	003b      	movs	r3, r7
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cfc:	003b      	movs	r3, r7
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f003 fb20 	bl	8004344 <HAL_RCCEx_PeriphCLKConfig>
 8000d04:	1e03      	subs	r3, r0, #0
 8000d06:	d001      	beq.n	8000d0c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000d08:	f000 f8bc 	bl	8000e84 <Error_Handler>
  }
}
 8000d0c:	46c0      	nop			@ (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b01d      	add	sp, #116	@ 0x74
 8000d12:	bd90      	pop	{r4, r7, pc}
 8000d14:	40007000 	.word	0x40007000
 8000d18:	ffffe7ff 	.word	0xffffe7ff

08000d1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d20:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d22:	4a1d      	ldr	r2, [pc, #116]	@ (8000d98 <MX_I2C1_Init+0x7c>)
 8000d24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 8000d26:	4b1b      	ldr	r3, [pc, #108]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d28:	22c1      	movs	r2, #193	@ 0xc1
 8000d2a:	00d2      	lsls	r2, r2, #3
 8000d2c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d2e:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d34:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d3a:	4b16      	ldr	r3, [pc, #88]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d40:	4b14      	ldr	r3, [pc, #80]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d46:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d52:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d58:	4b0e      	ldr	r3, [pc, #56]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f000 fd84 	bl	8001868 <HAL_I2C_Init>
 8000d60:	1e03      	subs	r3, r0, #0
 8000d62:	d001      	beq.n	8000d68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d64:	f000 f88e 	bl	8000e84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d68:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f002 fc89 	bl	8003684 <HAL_I2CEx_ConfigAnalogFilter>
 8000d72:	1e03      	subs	r3, r0, #0
 8000d74:	d001      	beq.n	8000d7a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000d76:	f000 f885 	bl	8000e84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d7a:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f002 fccc 	bl	800371c <HAL_I2CEx_ConfigDigitalFilter>
 8000d84:	1e03      	subs	r3, r0, #0
 8000d86:	d001      	beq.n	8000d8c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000d88:	f000 f87c 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d8c:	46c0      	nop			@ (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	46c0      	nop			@ (mov r8, r8)
 8000d94:	20000078 	.word	0x20000078
 8000d98:	40005400 	.word	0x40005400

08000d9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000da0:	4b14      	ldr	r3, [pc, #80]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000da2:	4a15      	ldr	r2, [pc, #84]	@ (8000df8 <MX_USART1_UART_Init+0x5c>)
 8000da4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000da6:	4b13      	ldr	r3, [pc, #76]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000da8:	22e1      	movs	r2, #225	@ 0xe1
 8000daa:	0252      	lsls	r2, r2, #9
 8000dac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dae:	4b11      	ldr	r3, [pc, #68]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dcc:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dd2:	4b08      	ldr	r3, [pc, #32]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dde:	4b05      	ldr	r3, [pc, #20]	@ (8000df4 <MX_USART1_UART_Init+0x58>)
 8000de0:	0018      	movs	r0, r3
 8000de2:	f003 fc3d 	bl	8004660 <HAL_UART_Init>
 8000de6:	1e03      	subs	r3, r0, #0
 8000de8:	d001      	beq.n	8000dee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000dea:	f000 f84b 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	200000cc 	.word	0x200000cc
 8000df8:	40013800 	.word	0x40013800

08000dfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dfc:	b590      	push	{r4, r7, lr}
 8000dfe:	b089      	sub	sp, #36	@ 0x24
 8000e00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e02:	240c      	movs	r4, #12
 8000e04:	193b      	adds	r3, r7, r4
 8000e06:	0018      	movs	r0, r3
 8000e08:	2314      	movs	r3, #20
 8000e0a:	001a      	movs	r2, r3
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	f004 fdd3 	bl	80059b8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	4b1b      	ldr	r3, [pc, #108]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e16:	4b1a      	ldr	r3, [pc, #104]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e18:	2101      	movs	r1, #1
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e1e:	4b18      	ldr	r3, [pc, #96]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e22:	2201      	movs	r2, #1
 8000e24:	4013      	ands	r3, r2
 8000e26:	60bb      	str	r3, [r7, #8]
 8000e28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2a:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e2e:	4b14      	ldr	r3, [pc, #80]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e30:	2102      	movs	r1, #2
 8000e32:	430a      	orrs	r2, r1
 8000e34:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e36:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <MX_GPIO_Init+0x84>)
 8000e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000e42:	23a0      	movs	r3, #160	@ 0xa0
 8000e44:	05db      	lsls	r3, r3, #23
 8000e46:	2200      	movs	r2, #0
 8000e48:	2120      	movs	r1, #32
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f000 fcee 	bl	800182c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e50:	0021      	movs	r1, r4
 8000e52:	187b      	adds	r3, r7, r1
 8000e54:	2220      	movs	r2, #32
 8000e56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e58:	187b      	adds	r3, r7, r1
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	187b      	adds	r3, r7, r1
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	187b      	adds	r3, r7, r1
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	187a      	adds	r2, r7, r1
 8000e6c:	23a0      	movs	r3, #160	@ 0xa0
 8000e6e:	05db      	lsls	r3, r3, #23
 8000e70:	0011      	movs	r1, r2
 8000e72:	0018      	movs	r0, r3
 8000e74:	f000 fb64 	bl	8001540 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e78:	46c0      	nop			@ (mov r8, r8)
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b009      	add	sp, #36	@ 0x24
 8000e7e:	bd90      	pop	{r4, r7, pc}
 8000e80:	40021000 	.word	0x40021000

08000e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e88:	b672      	cpsid	i
}
 8000e8a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e8c:	46c0      	nop			@ (mov r8, r8)
 8000e8e:	e7fd      	b.n	8000e8c <Error_Handler+0x8>

08000e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e94:	4b07      	ldr	r3, [pc, #28]	@ (8000eb4 <HAL_MspInit+0x24>)
 8000e96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e98:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <HAL_MspInit+0x24>)
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	430a      	orrs	r2, r1
 8000e9e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ea0:	4b04      	ldr	r3, [pc, #16]	@ (8000eb4 <HAL_MspInit+0x24>)
 8000ea2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ea4:	4b03      	ldr	r3, [pc, #12]	@ (8000eb4 <HAL_MspInit+0x24>)
 8000ea6:	2180      	movs	r1, #128	@ 0x80
 8000ea8:	0549      	lsls	r1, r1, #21
 8000eaa:	430a      	orrs	r2, r1
 8000eac:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b089      	sub	sp, #36	@ 0x24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	240c      	movs	r4, #12
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	2314      	movs	r3, #20
 8000ec8:	001a      	movs	r2, r3
 8000eca:	2100      	movs	r1, #0
 8000ecc:	f004 fd74 	bl	80059b8 <memset>
  if(hi2c->Instance==I2C1)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a1c      	ldr	r2, [pc, #112]	@ (8000f48 <HAL_I2C_MspInit+0x90>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d131      	bne.n	8000f3e <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eda:	4b1c      	ldr	r3, [pc, #112]	@ (8000f4c <HAL_I2C_MspInit+0x94>)
 8000edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ede:	4b1b      	ldr	r3, [pc, #108]	@ (8000f4c <HAL_I2C_MspInit+0x94>)
 8000ee0:	2102      	movs	r1, #2
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ee6:	4b19      	ldr	r3, [pc, #100]	@ (8000f4c <HAL_I2C_MspInit+0x94>)
 8000ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eea:	2202      	movs	r2, #2
 8000eec:	4013      	ands	r3, r2
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ef2:	193b      	adds	r3, r7, r4
 8000ef4:	22c0      	movs	r2, #192	@ 0xc0
 8000ef6:	0092      	lsls	r2, r2, #2
 8000ef8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000efa:	0021      	movs	r1, r4
 8000efc:	187b      	adds	r3, r7, r1
 8000efe:	2212      	movs	r2, #18
 8000f00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	187b      	adds	r3, r7, r1
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f08:	187b      	adds	r3, r7, r1
 8000f0a:	2203      	movs	r2, #3
 8000f0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f0e:	187b      	adds	r3, r7, r1
 8000f10:	2204      	movs	r2, #4
 8000f12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f14:	187b      	adds	r3, r7, r1
 8000f16:	4a0e      	ldr	r2, [pc, #56]	@ (8000f50 <HAL_I2C_MspInit+0x98>)
 8000f18:	0019      	movs	r1, r3
 8000f1a:	0010      	movs	r0, r2
 8000f1c:	f000 fb10 	bl	8001540 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f20:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <HAL_I2C_MspInit+0x94>)
 8000f22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f24:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <HAL_I2C_MspInit+0x94>)
 8000f26:	2180      	movs	r1, #128	@ 0x80
 8000f28:	0389      	lsls	r1, r1, #14
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	639a      	str	r2, [r3, #56]	@ 0x38
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2100      	movs	r1, #0
 8000f32:	2017      	movs	r0, #23
 8000f34:	f000 fa3e 	bl	80013b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000f38:	2017      	movs	r0, #23
 8000f3a:	f000 fa50 	bl	80013de <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f3e:	46c0      	nop			@ (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b009      	add	sp, #36	@ 0x24
 8000f44:	bd90      	pop	{r4, r7, pc}
 8000f46:	46c0      	nop			@ (mov r8, r8)
 8000f48:	40005400 	.word	0x40005400
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	50000400 	.word	0x50000400

08000f54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b089      	sub	sp, #36	@ 0x24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	240c      	movs	r4, #12
 8000f5e:	193b      	adds	r3, r7, r4
 8000f60:	0018      	movs	r0, r3
 8000f62:	2314      	movs	r3, #20
 8000f64:	001a      	movs	r2, r3
 8000f66:	2100      	movs	r1, #0
 8000f68:	f004 fd26 	bl	80059b8 <memset>
  if(huart->Instance==USART1)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a1c      	ldr	r2, [pc, #112]	@ (8000fe4 <HAL_UART_MspInit+0x90>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d132      	bne.n	8000fdc <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f76:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe8 <HAL_UART_MspInit+0x94>)
 8000f78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe8 <HAL_UART_MspInit+0x94>)
 8000f7c:	2180      	movs	r1, #128	@ 0x80
 8000f7e:	01c9      	lsls	r1, r1, #7
 8000f80:	430a      	orrs	r2, r1
 8000f82:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f84:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <HAL_UART_MspInit+0x94>)
 8000f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f88:	4b17      	ldr	r3, [pc, #92]	@ (8000fe8 <HAL_UART_MspInit+0x94>)
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f90:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_UART_MspInit+0x94>)
 8000f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f94:	2201      	movs	r2, #1
 8000f96:	4013      	ands	r3, r2
 8000f98:	60bb      	str	r3, [r7, #8]
 8000f9a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f9c:	193b      	adds	r3, r7, r4
 8000f9e:	22c0      	movs	r2, #192	@ 0xc0
 8000fa0:	00d2      	lsls	r2, r2, #3
 8000fa2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa4:	0021      	movs	r1, r4
 8000fa6:	187b      	adds	r3, r7, r1
 8000fa8:	2202      	movs	r2, #2
 8000faa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	187b      	adds	r3, r7, r1
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb2:	187b      	adds	r3, r7, r1
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000fb8:	187b      	adds	r3, r7, r1
 8000fba:	2204      	movs	r2, #4
 8000fbc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbe:	187a      	adds	r2, r7, r1
 8000fc0:	23a0      	movs	r3, #160	@ 0xa0
 8000fc2:	05db      	lsls	r3, r3, #23
 8000fc4:	0011      	movs	r1, r2
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f000 faba 	bl	8001540 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2100      	movs	r1, #0
 8000fd0:	201b      	movs	r0, #27
 8000fd2:	f000 f9ef 	bl	80013b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000fd6:	201b      	movs	r0, #27
 8000fd8:	f000 fa01 	bl	80013de <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000fdc:	46c0      	nop			@ (mov r8, r8)
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b009      	add	sp, #36	@ 0x24
 8000fe2:	bd90      	pop	{r4, r7, pc}
 8000fe4:	40013800 	.word	0x40013800
 8000fe8:	40021000 	.word	0x40021000

08000fec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ff0:	46c0      	nop			@ (mov r8, r8)
 8000ff2:	e7fd      	b.n	8000ff0 <NMI_Handler+0x4>

08000ff4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ff8:	46c0      	nop			@ (mov r8, r8)
 8000ffa:	e7fd      	b.n	8000ff8 <HardFault_Handler+0x4>

08000ffc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001000:	46c0      	nop			@ (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100a:	46c0      	nop			@ (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001014:	f000 f8e2 	bl	80011dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001018:	46c0      	nop			@ (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8001024:	4b09      	ldr	r3, [pc, #36]	@ (800104c <I2C1_IRQHandler+0x2c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	699a      	ldr	r2, [r3, #24]
 800102a:	23e0      	movs	r3, #224	@ 0xe0
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	4013      	ands	r3, r2
 8001030:	d004      	beq.n	800103c <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8001032:	4b06      	ldr	r3, [pc, #24]	@ (800104c <I2C1_IRQHandler+0x2c>)
 8001034:	0018      	movs	r0, r3
 8001036:	f000 fdfd 	bl	8001c34 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800103a:	e003      	b.n	8001044 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 800103c:	4b03      	ldr	r3, [pc, #12]	@ (800104c <I2C1_IRQHandler+0x2c>)
 800103e:	0018      	movs	r0, r3
 8001040:	f000 fdde 	bl	8001c00 <HAL_I2C_EV_IRQHandler>
}
 8001044:	46c0      	nop			@ (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			@ (mov r8, r8)
 800104c:	20000078 	.word	0x20000078

08001050 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001054:	4b03      	ldr	r3, [pc, #12]	@ (8001064 <USART1_IRQHandler+0x14>)
 8001056:	0018      	movs	r0, r3
 8001058:	f003 fbc6 	bl	80047e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800105c:	46c0      	nop			@ (mov r8, r8)
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	46c0      	nop			@ (mov r8, r8)
 8001064:	200000cc 	.word	0x200000cc

08001068 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001070:	4a14      	ldr	r2, [pc, #80]	@ (80010c4 <_sbrk+0x5c>)
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <_sbrk+0x60>)
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800107c:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <_sbrk+0x64>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d102      	bne.n	800108a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <_sbrk+0x64>)
 8001086:	4a12      	ldr	r2, [pc, #72]	@ (80010d0 <_sbrk+0x68>)
 8001088:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800108a:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <_sbrk+0x64>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	18d3      	adds	r3, r2, r3
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	429a      	cmp	r2, r3
 8001096:	d207      	bcs.n	80010a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001098:	f004 fc96 	bl	80059c8 <__errno>
 800109c:	0003      	movs	r3, r0
 800109e:	220c      	movs	r2, #12
 80010a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010a2:	2301      	movs	r3, #1
 80010a4:	425b      	negs	r3, r3
 80010a6:	e009      	b.n	80010bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <_sbrk+0x64>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ae:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <_sbrk+0x64>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	18d2      	adds	r2, r2, r3
 80010b6:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <_sbrk+0x64>)
 80010b8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80010ba:	68fb      	ldr	r3, [r7, #12]
}
 80010bc:	0018      	movs	r0, r3
 80010be:	46bd      	mov	sp, r7
 80010c0:	b006      	add	sp, #24
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20002000 	.word	0x20002000
 80010c8:	00000400 	.word	0x00000400
 80010cc:	2000019c 	.word	0x2000019c
 80010d0:	200002f0 	.word	0x200002f0

080010d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d8:	46c0      	nop			@ (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80010e0:	480d      	ldr	r0, [pc, #52]	@ (8001118 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010e2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010e4:	f7ff fff6 	bl	80010d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e8:	480c      	ldr	r0, [pc, #48]	@ (800111c <LoopForever+0x6>)
  ldr r1, =_edata
 80010ea:	490d      	ldr	r1, [pc, #52]	@ (8001120 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001124 <LoopForever+0xe>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f0:	e002      	b.n	80010f8 <LoopCopyDataInit>

080010f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010f6:	3304      	adds	r3, #4

080010f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010fc:	d3f9      	bcc.n	80010f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001128 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001100:	4c0a      	ldr	r4, [pc, #40]	@ (800112c <LoopForever+0x16>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001104:	e001      	b.n	800110a <LoopFillZerobss>

08001106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001108:	3204      	adds	r2, #4

0800110a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800110a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800110c:	d3fb      	bcc.n	8001106 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800110e:	f004 fc61 	bl	80059d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001112:	f7ff fd31 	bl	8000b78 <main>

08001116 <LoopForever>:

LoopForever:
    b LoopForever
 8001116:	e7fe      	b.n	8001116 <LoopForever>
  ldr   r0, =_estack
 8001118:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800111c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001120:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001124:	08006398 	.word	0x08006398
  ldr r2, =_sbss
 8001128:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800112c:	200002ec 	.word	0x200002ec

08001130 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001130:	e7fe      	b.n	8001130 <ADC1_COMP_IRQHandler>
	...

08001134 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800113a:	1dfb      	adds	r3, r7, #7
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001140:	4b0b      	ldr	r3, [pc, #44]	@ (8001170 <HAL_Init+0x3c>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <HAL_Init+0x3c>)
 8001146:	2140      	movs	r1, #64	@ 0x40
 8001148:	430a      	orrs	r2, r1
 800114a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800114c:	2003      	movs	r0, #3
 800114e:	f000 f811 	bl	8001174 <HAL_InitTick>
 8001152:	1e03      	subs	r3, r0, #0
 8001154:	d003      	beq.n	800115e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001156:	1dfb      	adds	r3, r7, #7
 8001158:	2201      	movs	r2, #1
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e001      	b.n	8001162 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800115e:	f7ff fe97 	bl	8000e90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	781b      	ldrb	r3, [r3, #0]
}
 8001166:	0018      	movs	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	b002      	add	sp, #8
 800116c:	bd80      	pop	{r7, pc}
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	40022000 	.word	0x40022000

08001174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800117c:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <HAL_InitTick+0x5c>)
 800117e:	681c      	ldr	r4, [r3, #0]
 8001180:	4b14      	ldr	r3, [pc, #80]	@ (80011d4 <HAL_InitTick+0x60>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	0019      	movs	r1, r3
 8001186:	23fa      	movs	r3, #250	@ 0xfa
 8001188:	0098      	lsls	r0, r3, #2
 800118a:	f7fe ffcf 	bl	800012c <__udivsi3>
 800118e:	0003      	movs	r3, r0
 8001190:	0019      	movs	r1, r3
 8001192:	0020      	movs	r0, r4
 8001194:	f7fe ffca 	bl	800012c <__udivsi3>
 8001198:	0003      	movs	r3, r0
 800119a:	0018      	movs	r0, r3
 800119c:	f000 f92f 	bl	80013fe <HAL_SYSTICK_Config>
 80011a0:	1e03      	subs	r3, r0, #0
 80011a2:	d001      	beq.n	80011a8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e00f      	b.n	80011c8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	d80b      	bhi.n	80011c6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	2301      	movs	r3, #1
 80011b2:	425b      	negs	r3, r3
 80011b4:	2200      	movs	r2, #0
 80011b6:	0018      	movs	r0, r3
 80011b8:	f000 f8fc 	bl	80013b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011bc:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <HAL_InitTick+0x64>)
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011c2:	2300      	movs	r3, #0
 80011c4:	e000      	b.n	80011c8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
}
 80011c8:	0018      	movs	r0, r3
 80011ca:	46bd      	mov	sp, r7
 80011cc:	b003      	add	sp, #12
 80011ce:	bd90      	pop	{r4, r7, pc}
 80011d0:	20000000 	.word	0x20000000
 80011d4:	20000008 	.word	0x20000008
 80011d8:	20000004 	.word	0x20000004

080011dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011e0:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <HAL_IncTick+0x1c>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	001a      	movs	r2, r3
 80011e6:	4b05      	ldr	r3, [pc, #20]	@ (80011fc <HAL_IncTick+0x20>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	18d2      	adds	r2, r2, r3
 80011ec:	4b03      	ldr	r3, [pc, #12]	@ (80011fc <HAL_IncTick+0x20>)
 80011ee:	601a      	str	r2, [r3, #0]
}
 80011f0:	46c0      	nop			@ (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	20000008 	.word	0x20000008
 80011fc:	200001a0 	.word	0x200001a0

08001200 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  return uwTick;
 8001204:	4b02      	ldr	r3, [pc, #8]	@ (8001210 <HAL_GetTick+0x10>)
 8001206:	681b      	ldr	r3, [r3, #0]
}
 8001208:	0018      	movs	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	46c0      	nop			@ (mov r8, r8)
 8001210:	200001a0 	.word	0x200001a0

08001214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800121c:	f7ff fff0 	bl	8001200 <HAL_GetTick>
 8001220:	0003      	movs	r3, r0
 8001222:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	3301      	adds	r3, #1
 800122c:	d005      	beq.n	800123a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800122e:	4b0a      	ldr	r3, [pc, #40]	@ (8001258 <HAL_Delay+0x44>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	001a      	movs	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	189b      	adds	r3, r3, r2
 8001238:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800123a:	46c0      	nop			@ (mov r8, r8)
 800123c:	f7ff ffe0 	bl	8001200 <HAL_GetTick>
 8001240:	0002      	movs	r2, r0
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	429a      	cmp	r2, r3
 800124a:	d8f7      	bhi.n	800123c <HAL_Delay+0x28>
  {
  }
}
 800124c:	46c0      	nop			@ (mov r8, r8)
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	b004      	add	sp, #16
 8001254:	bd80      	pop	{r7, pc}
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	20000008 	.word	0x20000008

0800125c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	0002      	movs	r2, r0
 8001264:	1dfb      	adds	r3, r7, #7
 8001266:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001268:	1dfb      	adds	r3, r7, #7
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b7f      	cmp	r3, #127	@ 0x7f
 800126e:	d809      	bhi.n	8001284 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001270:	1dfb      	adds	r3, r7, #7
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	001a      	movs	r2, r3
 8001276:	231f      	movs	r3, #31
 8001278:	401a      	ands	r2, r3
 800127a:	4b04      	ldr	r3, [pc, #16]	@ (800128c <__NVIC_EnableIRQ+0x30>)
 800127c:	2101      	movs	r1, #1
 800127e:	4091      	lsls	r1, r2
 8001280:	000a      	movs	r2, r1
 8001282:	601a      	str	r2, [r3, #0]
  }
}
 8001284:	46c0      	nop			@ (mov r8, r8)
 8001286:	46bd      	mov	sp, r7
 8001288:	b002      	add	sp, #8
 800128a:	bd80      	pop	{r7, pc}
 800128c:	e000e100 	.word	0xe000e100

08001290 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	0002      	movs	r2, r0
 8001298:	6039      	str	r1, [r7, #0]
 800129a:	1dfb      	adds	r3, r7, #7
 800129c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800129e:	1dfb      	adds	r3, r7, #7
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80012a4:	d828      	bhi.n	80012f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001364 <__NVIC_SetPriority+0xd4>)
 80012a8:	1dfb      	adds	r3, r7, #7
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b25b      	sxtb	r3, r3
 80012ae:	089b      	lsrs	r3, r3, #2
 80012b0:	33c0      	adds	r3, #192	@ 0xc0
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	589b      	ldr	r3, [r3, r2]
 80012b6:	1dfa      	adds	r2, r7, #7
 80012b8:	7812      	ldrb	r2, [r2, #0]
 80012ba:	0011      	movs	r1, r2
 80012bc:	2203      	movs	r2, #3
 80012be:	400a      	ands	r2, r1
 80012c0:	00d2      	lsls	r2, r2, #3
 80012c2:	21ff      	movs	r1, #255	@ 0xff
 80012c4:	4091      	lsls	r1, r2
 80012c6:	000a      	movs	r2, r1
 80012c8:	43d2      	mvns	r2, r2
 80012ca:	401a      	ands	r2, r3
 80012cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	019b      	lsls	r3, r3, #6
 80012d2:	22ff      	movs	r2, #255	@ 0xff
 80012d4:	401a      	ands	r2, r3
 80012d6:	1dfb      	adds	r3, r7, #7
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	0018      	movs	r0, r3
 80012dc:	2303      	movs	r3, #3
 80012de:	4003      	ands	r3, r0
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012e4:	481f      	ldr	r0, [pc, #124]	@ (8001364 <__NVIC_SetPriority+0xd4>)
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	b25b      	sxtb	r3, r3
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	430a      	orrs	r2, r1
 80012f0:	33c0      	adds	r3, #192	@ 0xc0
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012f6:	e031      	b.n	800135c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001368 <__NVIC_SetPriority+0xd8>)
 80012fa:	1dfb      	adds	r3, r7, #7
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	0019      	movs	r1, r3
 8001300:	230f      	movs	r3, #15
 8001302:	400b      	ands	r3, r1
 8001304:	3b08      	subs	r3, #8
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	3306      	adds	r3, #6
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	18d3      	adds	r3, r2, r3
 800130e:	3304      	adds	r3, #4
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	1dfa      	adds	r2, r7, #7
 8001314:	7812      	ldrb	r2, [r2, #0]
 8001316:	0011      	movs	r1, r2
 8001318:	2203      	movs	r2, #3
 800131a:	400a      	ands	r2, r1
 800131c:	00d2      	lsls	r2, r2, #3
 800131e:	21ff      	movs	r1, #255	@ 0xff
 8001320:	4091      	lsls	r1, r2
 8001322:	000a      	movs	r2, r1
 8001324:	43d2      	mvns	r2, r2
 8001326:	401a      	ands	r2, r3
 8001328:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	019b      	lsls	r3, r3, #6
 800132e:	22ff      	movs	r2, #255	@ 0xff
 8001330:	401a      	ands	r2, r3
 8001332:	1dfb      	adds	r3, r7, #7
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	0018      	movs	r0, r3
 8001338:	2303      	movs	r3, #3
 800133a:	4003      	ands	r3, r0
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001340:	4809      	ldr	r0, [pc, #36]	@ (8001368 <__NVIC_SetPriority+0xd8>)
 8001342:	1dfb      	adds	r3, r7, #7
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	001c      	movs	r4, r3
 8001348:	230f      	movs	r3, #15
 800134a:	4023      	ands	r3, r4
 800134c:	3b08      	subs	r3, #8
 800134e:	089b      	lsrs	r3, r3, #2
 8001350:	430a      	orrs	r2, r1
 8001352:	3306      	adds	r3, #6
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	18c3      	adds	r3, r0, r3
 8001358:	3304      	adds	r3, #4
 800135a:	601a      	str	r2, [r3, #0]
}
 800135c:	46c0      	nop			@ (mov r8, r8)
 800135e:	46bd      	mov	sp, r7
 8001360:	b003      	add	sp, #12
 8001362:	bd90      	pop	{r4, r7, pc}
 8001364:	e000e100 	.word	0xe000e100
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	1e5a      	subs	r2, r3, #1
 8001378:	2380      	movs	r3, #128	@ 0x80
 800137a:	045b      	lsls	r3, r3, #17
 800137c:	429a      	cmp	r2, r3
 800137e:	d301      	bcc.n	8001384 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001380:	2301      	movs	r3, #1
 8001382:	e010      	b.n	80013a6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001384:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <SysTick_Config+0x44>)
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	3a01      	subs	r2, #1
 800138a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800138c:	2301      	movs	r3, #1
 800138e:	425b      	negs	r3, r3
 8001390:	2103      	movs	r1, #3
 8001392:	0018      	movs	r0, r3
 8001394:	f7ff ff7c 	bl	8001290 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001398:	4b05      	ldr	r3, [pc, #20]	@ (80013b0 <SysTick_Config+0x44>)
 800139a:	2200      	movs	r2, #0
 800139c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800139e:	4b04      	ldr	r3, [pc, #16]	@ (80013b0 <SysTick_Config+0x44>)
 80013a0:	2207      	movs	r2, #7
 80013a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	0018      	movs	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b002      	add	sp, #8
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	46c0      	nop			@ (mov r8, r8)
 80013b0:	e000e010 	.word	0xe000e010

080013b4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	607a      	str	r2, [r7, #4]
 80013be:	210f      	movs	r1, #15
 80013c0:	187b      	adds	r3, r7, r1
 80013c2:	1c02      	adds	r2, r0, #0
 80013c4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80013c6:	68ba      	ldr	r2, [r7, #8]
 80013c8:	187b      	adds	r3, r7, r1
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b25b      	sxtb	r3, r3
 80013ce:	0011      	movs	r1, r2
 80013d0:	0018      	movs	r0, r3
 80013d2:	f7ff ff5d 	bl	8001290 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	46bd      	mov	sp, r7
 80013da:	b004      	add	sp, #16
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	0002      	movs	r2, r0
 80013e6:	1dfb      	adds	r3, r7, #7
 80013e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ea:	1dfb      	adds	r3, r7, #7
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	b25b      	sxtb	r3, r3
 80013f0:	0018      	movs	r0, r3
 80013f2:	f7ff ff33 	bl	800125c <__NVIC_EnableIRQ>
}
 80013f6:	46c0      	nop			@ (mov r8, r8)
 80013f8:	46bd      	mov	sp, r7
 80013fa:	b002      	add	sp, #8
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	0018      	movs	r0, r3
 800140a:	f7ff ffaf 	bl	800136c <SysTick_Config>
 800140e:	0003      	movs	r3, r0
}
 8001410:	0018      	movs	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	b002      	add	sp, #8
 8001416:	bd80      	pop	{r7, pc}

08001418 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001420:	230f      	movs	r3, #15
 8001422:	18fb      	adds	r3, r7, r3
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2225      	movs	r2, #37	@ 0x25
 800142c:	5c9b      	ldrb	r3, [r3, r2]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d008      	beq.n	8001446 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2204      	movs	r2, #4
 8001438:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2224      	movs	r2, #36	@ 0x24
 800143e:	2100      	movs	r1, #0
 8001440:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e024      	b.n	8001490 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	210e      	movs	r1, #14
 8001452:	438a      	bics	r2, r1
 8001454:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2101      	movs	r1, #1
 8001462:	438a      	bics	r2, r1
 8001464:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146a:	221c      	movs	r2, #28
 800146c:	401a      	ands	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	2101      	movs	r1, #1
 8001474:	4091      	lsls	r1, r2
 8001476:	000a      	movs	r2, r1
 8001478:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2225      	movs	r2, #37	@ 0x25
 800147e:	2101      	movs	r1, #1
 8001480:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2224      	movs	r2, #36	@ 0x24
 8001486:	2100      	movs	r1, #0
 8001488:	5499      	strb	r1, [r3, r2]

    return status;
 800148a:	230f      	movs	r3, #15
 800148c:	18fb      	adds	r3, r7, r3
 800148e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001490:	0018      	movs	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	b004      	add	sp, #16
 8001496:	bd80      	pop	{r7, pc}

08001498 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014a0:	210f      	movs	r1, #15
 80014a2:	187b      	adds	r3, r7, r1
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2225      	movs	r2, #37	@ 0x25
 80014ac:	5c9b      	ldrb	r3, [r3, r2]
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d006      	beq.n	80014c2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2204      	movs	r2, #4
 80014b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80014ba:	187b      	adds	r3, r7, r1
 80014bc:	2201      	movs	r2, #1
 80014be:	701a      	strb	r2, [r3, #0]
 80014c0:	e02a      	b.n	8001518 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	210e      	movs	r1, #14
 80014ce:	438a      	bics	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2101      	movs	r1, #1
 80014de:	438a      	bics	r2, r1
 80014e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e6:	221c      	movs	r2, #28
 80014e8:	401a      	ands	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	2101      	movs	r1, #1
 80014f0:	4091      	lsls	r1, r2
 80014f2:	000a      	movs	r2, r1
 80014f4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2225      	movs	r2, #37	@ 0x25
 80014fa:	2101      	movs	r1, #1
 80014fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2224      	movs	r2, #36	@ 0x24
 8001502:	2100      	movs	r1, #0
 8001504:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800150a:	2b00      	cmp	r3, #0
 800150c:	d004      	beq.n	8001518 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	0010      	movs	r0, r2
 8001516:	4798      	blx	r3
    }
  }
  return status;
 8001518:	230f      	movs	r3, #15
 800151a:	18fb      	adds	r3, r7, r3
 800151c:	781b      	ldrb	r3, [r3, #0]
}
 800151e:	0018      	movs	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	b004      	add	sp, #16
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2225      	movs	r2, #37	@ 0x25
 8001532:	5c9b      	ldrb	r3, [r3, r2]
 8001534:	b2db      	uxtb	r3, r3
}
 8001536:	0018      	movs	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	b002      	add	sp, #8
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800154e:	2300      	movs	r3, #0
 8001550:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001556:	e14f      	b.n	80017f8 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2101      	movs	r1, #1
 800155e:	697a      	ldr	r2, [r7, #20]
 8001560:	4091      	lsls	r1, r2
 8001562:	000a      	movs	r2, r1
 8001564:	4013      	ands	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d100      	bne.n	8001570 <HAL_GPIO_Init+0x30>
 800156e:	e140      	b.n	80017f2 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2203      	movs	r2, #3
 8001576:	4013      	ands	r3, r2
 8001578:	2b01      	cmp	r3, #1
 800157a:	d005      	beq.n	8001588 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	2203      	movs	r2, #3
 8001582:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001584:	2b02      	cmp	r3, #2
 8001586:	d130      	bne.n	80015ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	2203      	movs	r2, #3
 8001594:	409a      	lsls	r2, r3
 8001596:	0013      	movs	r3, r2
 8001598:	43da      	mvns	r2, r3
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	4013      	ands	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	68da      	ldr	r2, [r3, #12]
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	409a      	lsls	r2, r3
 80015aa:	0013      	movs	r3, r2
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015be:	2201      	movs	r2, #1
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	409a      	lsls	r2, r3
 80015c4:	0013      	movs	r3, r2
 80015c6:	43da      	mvns	r2, r3
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	4013      	ands	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	091b      	lsrs	r3, r3, #4
 80015d4:	2201      	movs	r2, #1
 80015d6:	401a      	ands	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	409a      	lsls	r2, r3
 80015dc:	0013      	movs	r3, r2
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	2203      	movs	r2, #3
 80015f0:	4013      	ands	r3, r2
 80015f2:	2b03      	cmp	r3, #3
 80015f4:	d017      	beq.n	8001626 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	2203      	movs	r2, #3
 8001602:	409a      	lsls	r2, r3
 8001604:	0013      	movs	r3, r2
 8001606:	43da      	mvns	r2, r3
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	4013      	ands	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	689a      	ldr	r2, [r3, #8]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	409a      	lsls	r2, r3
 8001618:	0013      	movs	r3, r2
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2203      	movs	r2, #3
 800162c:	4013      	ands	r3, r2
 800162e:	2b02      	cmp	r3, #2
 8001630:	d123      	bne.n	800167a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	08da      	lsrs	r2, r3, #3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	3208      	adds	r2, #8
 800163a:	0092      	lsls	r2, r2, #2
 800163c:	58d3      	ldr	r3, [r2, r3]
 800163e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	2207      	movs	r2, #7
 8001644:	4013      	ands	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	220f      	movs	r2, #15
 800164a:	409a      	lsls	r2, r3
 800164c:	0013      	movs	r3, r2
 800164e:	43da      	mvns	r2, r3
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	4013      	ands	r3, r2
 8001654:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	691a      	ldr	r2, [r3, #16]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	2107      	movs	r1, #7
 800165e:	400b      	ands	r3, r1
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	409a      	lsls	r2, r3
 8001664:	0013      	movs	r3, r2
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	08da      	lsrs	r2, r3, #3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3208      	adds	r2, #8
 8001674:	0092      	lsls	r2, r2, #2
 8001676:	6939      	ldr	r1, [r7, #16]
 8001678:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	2203      	movs	r2, #3
 8001686:	409a      	lsls	r2, r3
 8001688:	0013      	movs	r3, r2
 800168a:	43da      	mvns	r2, r3
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	4013      	ands	r3, r2
 8001690:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	2203      	movs	r2, #3
 8001698:	401a      	ands	r2, r3
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	409a      	lsls	r2, r3
 80016a0:	0013      	movs	r3, r2
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	23c0      	movs	r3, #192	@ 0xc0
 80016b4:	029b      	lsls	r3, r3, #10
 80016b6:	4013      	ands	r3, r2
 80016b8:	d100      	bne.n	80016bc <HAL_GPIO_Init+0x17c>
 80016ba:	e09a      	b.n	80017f2 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016bc:	4b54      	ldr	r3, [pc, #336]	@ (8001810 <HAL_GPIO_Init+0x2d0>)
 80016be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016c0:	4b53      	ldr	r3, [pc, #332]	@ (8001810 <HAL_GPIO_Init+0x2d0>)
 80016c2:	2101      	movs	r1, #1
 80016c4:	430a      	orrs	r2, r1
 80016c6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80016c8:	4a52      	ldr	r2, [pc, #328]	@ (8001814 <HAL_GPIO_Init+0x2d4>)
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	089b      	lsrs	r3, r3, #2
 80016ce:	3302      	adds	r3, #2
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	589b      	ldr	r3, [r3, r2]
 80016d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	2203      	movs	r2, #3
 80016da:	4013      	ands	r3, r2
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	220f      	movs	r2, #15
 80016e0:	409a      	lsls	r2, r3
 80016e2:	0013      	movs	r3, r2
 80016e4:	43da      	mvns	r2, r3
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	23a0      	movs	r3, #160	@ 0xa0
 80016f0:	05db      	lsls	r3, r3, #23
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d019      	beq.n	800172a <HAL_GPIO_Init+0x1ea>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a47      	ldr	r2, [pc, #284]	@ (8001818 <HAL_GPIO_Init+0x2d8>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d013      	beq.n	8001726 <HAL_GPIO_Init+0x1e6>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a46      	ldr	r2, [pc, #280]	@ (800181c <HAL_GPIO_Init+0x2dc>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d00d      	beq.n	8001722 <HAL_GPIO_Init+0x1e2>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a45      	ldr	r2, [pc, #276]	@ (8001820 <HAL_GPIO_Init+0x2e0>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d007      	beq.n	800171e <HAL_GPIO_Init+0x1de>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a44      	ldr	r2, [pc, #272]	@ (8001824 <HAL_GPIO_Init+0x2e4>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d101      	bne.n	800171a <HAL_GPIO_Init+0x1da>
 8001716:	2305      	movs	r3, #5
 8001718:	e008      	b.n	800172c <HAL_GPIO_Init+0x1ec>
 800171a:	2306      	movs	r3, #6
 800171c:	e006      	b.n	800172c <HAL_GPIO_Init+0x1ec>
 800171e:	2303      	movs	r3, #3
 8001720:	e004      	b.n	800172c <HAL_GPIO_Init+0x1ec>
 8001722:	2302      	movs	r3, #2
 8001724:	e002      	b.n	800172c <HAL_GPIO_Init+0x1ec>
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <HAL_GPIO_Init+0x1ec>
 800172a:	2300      	movs	r3, #0
 800172c:	697a      	ldr	r2, [r7, #20]
 800172e:	2103      	movs	r1, #3
 8001730:	400a      	ands	r2, r1
 8001732:	0092      	lsls	r2, r2, #2
 8001734:	4093      	lsls	r3, r2
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	4313      	orrs	r3, r2
 800173a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800173c:	4935      	ldr	r1, [pc, #212]	@ (8001814 <HAL_GPIO_Init+0x2d4>)
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	089b      	lsrs	r3, r3, #2
 8001742:	3302      	adds	r3, #2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800174a:	4b37      	ldr	r3, [pc, #220]	@ (8001828 <HAL_GPIO_Init+0x2e8>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	43da      	mvns	r2, r3
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	4013      	ands	r3, r2
 8001758:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685a      	ldr	r2, [r3, #4]
 800175e:	2380      	movs	r3, #128	@ 0x80
 8001760:	035b      	lsls	r3, r3, #13
 8001762:	4013      	ands	r3, r2
 8001764:	d003      	beq.n	800176e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	4313      	orrs	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800176e:	4b2e      	ldr	r3, [pc, #184]	@ (8001828 <HAL_GPIO_Init+0x2e8>)
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001774:	4b2c      	ldr	r3, [pc, #176]	@ (8001828 <HAL_GPIO_Init+0x2e8>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	43da      	mvns	r2, r3
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	4013      	ands	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685a      	ldr	r2, [r3, #4]
 8001788:	2380      	movs	r3, #128	@ 0x80
 800178a:	039b      	lsls	r3, r3, #14
 800178c:	4013      	ands	r3, r2
 800178e:	d003      	beq.n	8001798 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4313      	orrs	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001798:	4b23      	ldr	r3, [pc, #140]	@ (8001828 <HAL_GPIO_Init+0x2e8>)
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800179e:	4b22      	ldr	r3, [pc, #136]	@ (8001828 <HAL_GPIO_Init+0x2e8>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	43da      	mvns	r2, r3
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	4013      	ands	r3, r2
 80017ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	2380      	movs	r3, #128	@ 0x80
 80017b4:	029b      	lsls	r3, r3, #10
 80017b6:	4013      	ands	r3, r2
 80017b8:	d003      	beq.n	80017c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	4313      	orrs	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017c2:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <HAL_GPIO_Init+0x2e8>)
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017c8:	4b17      	ldr	r3, [pc, #92]	@ (8001828 <HAL_GPIO_Init+0x2e8>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	43da      	mvns	r2, r3
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	4013      	ands	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	2380      	movs	r3, #128	@ 0x80
 80017de:	025b      	lsls	r3, r3, #9
 80017e0:	4013      	ands	r3, r2
 80017e2:	d003      	beq.n	80017ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <HAL_GPIO_Init+0x2e8>)
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	3301      	adds	r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	40da      	lsrs	r2, r3
 8001800:	1e13      	subs	r3, r2, #0
 8001802:	d000      	beq.n	8001806 <HAL_GPIO_Init+0x2c6>
 8001804:	e6a8      	b.n	8001558 <HAL_GPIO_Init+0x18>
  }
}
 8001806:	46c0      	nop			@ (mov r8, r8)
 8001808:	46c0      	nop			@ (mov r8, r8)
 800180a:	46bd      	mov	sp, r7
 800180c:	b006      	add	sp, #24
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000
 8001814:	40010000 	.word	0x40010000
 8001818:	50000400 	.word	0x50000400
 800181c:	50000800 	.word	0x50000800
 8001820:	50000c00 	.word	0x50000c00
 8001824:	50001c00 	.word	0x50001c00
 8001828:	40010400 	.word	0x40010400

0800182c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	0008      	movs	r0, r1
 8001836:	0011      	movs	r1, r2
 8001838:	1cbb      	adds	r3, r7, #2
 800183a:	1c02      	adds	r2, r0, #0
 800183c:	801a      	strh	r2, [r3, #0]
 800183e:	1c7b      	adds	r3, r7, #1
 8001840:	1c0a      	adds	r2, r1, #0
 8001842:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001844:	1c7b      	adds	r3, r7, #1
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d004      	beq.n	8001856 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800184c:	1cbb      	adds	r3, r7, #2
 800184e:	881a      	ldrh	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001854:	e003      	b.n	800185e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001856:	1cbb      	adds	r3, r7, #2
 8001858:	881a      	ldrh	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800185e:	46c0      	nop			@ (mov r8, r8)
 8001860:	46bd      	mov	sp, r7
 8001862:	b002      	add	sp, #8
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e08f      	b.n	800199a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2241      	movs	r2, #65	@ 0x41
 800187e:	5c9b      	ldrb	r3, [r3, r2]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d107      	bne.n	8001896 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2240      	movs	r2, #64	@ 0x40
 800188a:	2100      	movs	r1, #0
 800188c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	0018      	movs	r0, r3
 8001892:	f7ff fb11 	bl	8000eb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2241      	movs	r2, #65	@ 0x41
 800189a:	2124      	movs	r1, #36	@ 0x24
 800189c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2101      	movs	r1, #1
 80018aa:	438a      	bics	r2, r1
 80018ac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	493b      	ldr	r1, [pc, #236]	@ (80019a4 <HAL_I2C_Init+0x13c>)
 80018b8:	400a      	ands	r2, r1
 80018ba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	689a      	ldr	r2, [r3, #8]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4938      	ldr	r1, [pc, #224]	@ (80019a8 <HAL_I2C_Init+0x140>)
 80018c8:	400a      	ands	r2, r1
 80018ca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d108      	bne.n	80018e6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689a      	ldr	r2, [r3, #8]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2180      	movs	r1, #128	@ 0x80
 80018de:	0209      	lsls	r1, r1, #8
 80018e0:	430a      	orrs	r2, r1
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	e007      	b.n	80018f6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2184      	movs	r1, #132	@ 0x84
 80018f0:	0209      	lsls	r1, r1, #8
 80018f2:	430a      	orrs	r2, r1
 80018f4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	68db      	ldr	r3, [r3, #12]
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d109      	bne.n	8001912 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2180      	movs	r1, #128	@ 0x80
 800190a:	0109      	lsls	r1, r1, #4
 800190c:	430a      	orrs	r2, r1
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	e007      	b.n	8001922 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	685a      	ldr	r2, [r3, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4923      	ldr	r1, [pc, #140]	@ (80019ac <HAL_I2C_Init+0x144>)
 800191e:	400a      	ands	r2, r1
 8001920:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	685a      	ldr	r2, [r3, #4]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4920      	ldr	r1, [pc, #128]	@ (80019b0 <HAL_I2C_Init+0x148>)
 800192e:	430a      	orrs	r2, r1
 8001930:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68da      	ldr	r2, [r3, #12]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	491a      	ldr	r1, [pc, #104]	@ (80019a8 <HAL_I2C_Init+0x140>)
 800193e:	400a      	ands	r2, r1
 8001940:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	691a      	ldr	r2, [r3, #16]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	431a      	orrs	r2, r3
 800194c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	430a      	orrs	r2, r1
 800195a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	69d9      	ldr	r1, [r3, #28]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a1a      	ldr	r2, [r3, #32]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	430a      	orrs	r2, r1
 800196a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2101      	movs	r1, #1
 8001978:	430a      	orrs	r2, r1
 800197a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2241      	movs	r2, #65	@ 0x41
 8001986:	2120      	movs	r1, #32
 8001988:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2242      	movs	r2, #66	@ 0x42
 8001994:	2100      	movs	r1, #0
 8001996:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	0018      	movs	r0, r3
 800199c:	46bd      	mov	sp, r7
 800199e:	b002      	add	sp, #8
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	46c0      	nop			@ (mov r8, r8)
 80019a4:	f0ffffff 	.word	0xf0ffffff
 80019a8:	ffff7fff 	.word	0xffff7fff
 80019ac:	fffff7ff 	.word	0xfffff7ff
 80019b0:	02008000 	.word	0x02008000

080019b4 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80019b4:	b590      	push	{r4, r7, lr}
 80019b6:	b089      	sub	sp, #36	@ 0x24
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	0008      	movs	r0, r1
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	0019      	movs	r1, r3
 80019c2:	230a      	movs	r3, #10
 80019c4:	18fb      	adds	r3, r7, r3
 80019c6:	1c02      	adds	r2, r0, #0
 80019c8:	801a      	strh	r2, [r3, #0]
 80019ca:	2308      	movs	r3, #8
 80019cc:	18fb      	adds	r3, r7, r3
 80019ce:	1c0a      	adds	r2, r1, #0
 80019d0:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2241      	movs	r2, #65	@ 0x41
 80019d6:	5c9b      	ldrb	r3, [r3, r2]
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2b20      	cmp	r3, #32
 80019dc:	d000      	beq.n	80019e0 <HAL_I2C_Master_Transmit_IT+0x2c>
 80019de:	e087      	b.n	8001af0 <HAL_I2C_Master_Transmit_IT+0x13c>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	699a      	ldr	r2, [r3, #24]
 80019e6:	2380      	movs	r3, #128	@ 0x80
 80019e8:	021b      	lsls	r3, r3, #8
 80019ea:	401a      	ands	r2, r3
 80019ec:	2380      	movs	r3, #128	@ 0x80
 80019ee:	021b      	lsls	r3, r3, #8
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d101      	bne.n	80019f8 <HAL_I2C_Master_Transmit_IT+0x44>
    {
      return HAL_BUSY;
 80019f4:	2302      	movs	r3, #2
 80019f6:	e07c      	b.n	8001af2 <HAL_I2C_Master_Transmit_IT+0x13e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2240      	movs	r2, #64	@ 0x40
 80019fc:	5c9b      	ldrb	r3, [r3, r2]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d101      	bne.n	8001a06 <HAL_I2C_Master_Transmit_IT+0x52>
 8001a02:	2302      	movs	r3, #2
 8001a04:	e075      	b.n	8001af2 <HAL_I2C_Master_Transmit_IT+0x13e>
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2240      	movs	r2, #64	@ 0x40
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2241      	movs	r2, #65	@ 0x41
 8001a12:	2121      	movs	r1, #33	@ 0x21
 8001a14:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2242      	movs	r2, #66	@ 0x42
 8001a1a:	2110      	movs	r1, #16
 8001a1c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2200      	movs	r2, #0
 8001a22:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2208      	movs	r2, #8
 8001a2e:	18ba      	adds	r2, r7, r2
 8001a30:	8812      	ldrh	r2, [r2, #0]
 8001a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4a31      	ldr	r2, [pc, #196]	@ (8001afc <HAL_I2C_Master_Transmit_IT+0x148>)
 8001a38:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	4a30      	ldr	r2, [pc, #192]	@ (8001b00 <HAL_I2C_Master_Transmit_IT+0x14c>)
 8001a3e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	2bff      	cmp	r3, #255	@ 0xff
 8001a48:	d906      	bls.n	8001a58 <HAL_I2C_Master_Transmit_IT+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	22ff      	movs	r2, #255	@ 0xff
 8001a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001a50:	2380      	movs	r3, #128	@ 0x80
 8001a52:	045b      	lsls	r3, r3, #17
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e007      	b.n	8001a68 <HAL_I2C_Master_Transmit_IT+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001a62:	2380      	movs	r3, #128	@ 0x80
 8001a64:	049b      	lsls	r3, r3, #18
 8001a66:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferSize > 0U)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d027      	beq.n	8001ac0 <HAL_I2C_Master_Transmit_IT+0x10c>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a74:	781a      	ldrb	r2, [r3, #0]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a80:	1c5a      	adds	r2, r3, #1
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	851a      	strh	r2, [r3, #40]	@ 0x28

      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	b2da      	uxtb	r2, r3
 8001aaa:	697c      	ldr	r4, [r7, #20]
 8001aac:	230a      	movs	r3, #10
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	8819      	ldrh	r1, [r3, #0]
 8001ab2:	68f8      	ldr	r0, [r7, #12]
 8001ab4:	4b13      	ldr	r3, [pc, #76]	@ (8001b04 <HAL_I2C_Master_Transmit_IT+0x150>)
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	0023      	movs	r3, r4
 8001aba:	f001 fcbb 	bl	8003434 <I2C_TransferConfig>
 8001abe:	e00c      	b.n	8001ada <HAL_I2C_Master_Transmit_IT+0x126>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	697c      	ldr	r4, [r7, #20]
 8001ac8:	230a      	movs	r3, #10
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	8819      	ldrh	r1, [r3, #0]
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <HAL_I2C_Master_Transmit_IT+0x150>)
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	0023      	movs	r3, r4
 8001ad6:	f001 fcad 	bl	8003434 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2240      	movs	r2, #64	@ 0x40
 8001ade:	2100      	movs	r1, #0
 8001ae0:	5499      	strb	r1, [r3, r2]

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	f001 fcde 	bl	80034a8 <I2C_Enable_IRQ>

    return HAL_OK;
 8001aec:	2300      	movs	r3, #0
 8001aee:	e000      	b.n	8001af2 <HAL_I2C_Master_Transmit_IT+0x13e>
  }
  else
  {
    return HAL_BUSY;
 8001af0:	2302      	movs	r3, #2
  }
}
 8001af2:	0018      	movs	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	b007      	add	sp, #28
 8001af8:	bd90      	pop	{r4, r7, pc}
 8001afa:	46c0      	nop			@ (mov r8, r8)
 8001afc:	ffff0000 	.word	0xffff0000
 8001b00:	08001d89 	.word	0x08001d89
 8001b04:	80002000 	.word	0x80002000

08001b08 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8001b08:	b590      	push	{r4, r7, lr}
 8001b0a:	b089      	sub	sp, #36	@ 0x24
 8001b0c:	af02      	add	r7, sp, #8
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	0008      	movs	r0, r1
 8001b12:	607a      	str	r2, [r7, #4]
 8001b14:	0019      	movs	r1, r3
 8001b16:	230a      	movs	r3, #10
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	1c02      	adds	r2, r0, #0
 8001b1c:	801a      	strh	r2, [r3, #0]
 8001b1e:	2308      	movs	r3, #8
 8001b20:	18fb      	adds	r3, r7, r3
 8001b22:	1c0a      	adds	r2, r1, #0
 8001b24:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2241      	movs	r2, #65	@ 0x41
 8001b2a:	5c9b      	ldrb	r3, [r3, r2]
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b20      	cmp	r3, #32
 8001b30:	d15b      	bne.n	8001bea <HAL_I2C_Master_Receive_IT+0xe2>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	699a      	ldr	r2, [r3, #24]
 8001b38:	2380      	movs	r3, #128	@ 0x80
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	401a      	ands	r2, r3
 8001b3e:	2380      	movs	r3, #128	@ 0x80
 8001b40:	021b      	lsls	r3, r3, #8
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d101      	bne.n	8001b4a <HAL_I2C_Master_Receive_IT+0x42>
    {
      return HAL_BUSY;
 8001b46:	2302      	movs	r3, #2
 8001b48:	e050      	b.n	8001bec <HAL_I2C_Master_Receive_IT+0xe4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2240      	movs	r2, #64	@ 0x40
 8001b4e:	5c9b      	ldrb	r3, [r3, r2]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <HAL_I2C_Master_Receive_IT+0x50>
 8001b54:	2302      	movs	r3, #2
 8001b56:	e049      	b.n	8001bec <HAL_I2C_Master_Receive_IT+0xe4>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2240      	movs	r2, #64	@ 0x40
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2241      	movs	r2, #65	@ 0x41
 8001b64:	2122      	movs	r1, #34	@ 0x22
 8001b66:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2242      	movs	r2, #66	@ 0x42
 8001b6c:	2110      	movs	r1, #16
 8001b6e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2200      	movs	r2, #0
 8001b74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2208      	movs	r2, #8
 8001b80:	18ba      	adds	r2, r7, r2
 8001b82:	8812      	ldrh	r2, [r2, #0]
 8001b84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	4a1a      	ldr	r2, [pc, #104]	@ (8001bf4 <HAL_I2C_Master_Receive_IT+0xec>)
 8001b8a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001bf8 <HAL_I2C_Master_Receive_IT+0xf0>)
 8001b90:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	2bff      	cmp	r3, #255	@ 0xff
 8001b9a:	d906      	bls.n	8001baa <HAL_I2C_Master_Receive_IT+0xa2>
    {
      hi2c->XferSize = 1U;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001ba2:	2380      	movs	r3, #128	@ 0x80
 8001ba4:	045b      	lsls	r3, r3, #17
 8001ba6:	617b      	str	r3, [r7, #20]
 8001ba8:	e007      	b.n	8001bba <HAL_I2C_Master_Receive_IT+0xb2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001bb4:	2380      	movs	r3, #128	@ 0x80
 8001bb6:	049b      	lsls	r3, r3, #18
 8001bb8:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bbe:	b2da      	uxtb	r2, r3
 8001bc0:	697c      	ldr	r4, [r7, #20]
 8001bc2:	230a      	movs	r3, #10
 8001bc4:	18fb      	adds	r3, r7, r3
 8001bc6:	8819      	ldrh	r1, [r3, #0]
 8001bc8:	68f8      	ldr	r0, [r7, #12]
 8001bca:	4b0c      	ldr	r3, [pc, #48]	@ (8001bfc <HAL_I2C_Master_Receive_IT+0xf4>)
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	0023      	movs	r3, r4
 8001bd0:	f001 fc30 	bl	8003434 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2240      	movs	r2, #64	@ 0x40
 8001bd8:	2100      	movs	r1, #0
 8001bda:	5499      	strb	r1, [r3, r2]

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2102      	movs	r1, #2
 8001be0:	0018      	movs	r0, r3
 8001be2:	f001 fc61 	bl	80034a8 <I2C_Enable_IRQ>

    return HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e000      	b.n	8001bec <HAL_I2C_Master_Receive_IT+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8001bea:	2302      	movs	r3, #2
  }
}
 8001bec:	0018      	movs	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b007      	add	sp, #28
 8001bf2:	bd90      	pop	{r4, r7, pc}
 8001bf4:	ffff0000 	.word	0xffff0000
 8001bf8:	08001d89 	.word	0x08001d89
 8001bfc:	80002400 	.word	0x80002400

08001c00 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d005      	beq.n	8001c2c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c24:	68ba      	ldr	r2, [r7, #8]
 8001c26:	68f9      	ldr	r1, [r7, #12]
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	4798      	blx	r3
  }
}
 8001c2c:	46c0      	nop			@ (mov r8, r8)
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	b004      	add	sp, #16
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	001a      	movs	r2, r3
 8001c52:	2301      	movs	r3, #1
 8001c54:	4013      	ands	r3, r2
 8001c56:	d010      	beq.n	8001c7a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	09db      	lsrs	r3, r3, #7
 8001c5c:	001a      	movs	r2, r3
 8001c5e:	2301      	movs	r3, #1
 8001c60:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001c62:	d00a      	beq.n	8001c7a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c68:	2201      	movs	r2, #1
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2280      	movs	r2, #128	@ 0x80
 8001c76:	0052      	lsls	r2, r2, #1
 8001c78:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	0a9b      	lsrs	r3, r3, #10
 8001c7e:	001a      	movs	r2, r3
 8001c80:	2301      	movs	r3, #1
 8001c82:	4013      	ands	r3, r2
 8001c84:	d010      	beq.n	8001ca8 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	09db      	lsrs	r3, r3, #7
 8001c8a:	001a      	movs	r2, r3
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001c90:	d00a      	beq.n	8001ca8 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c96:	2208      	movs	r2, #8
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2280      	movs	r2, #128	@ 0x80
 8001ca4:	00d2      	lsls	r2, r2, #3
 8001ca6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	0a5b      	lsrs	r3, r3, #9
 8001cac:	001a      	movs	r2, r3
 8001cae:	2301      	movs	r3, #1
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	d010      	beq.n	8001cd6 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	09db      	lsrs	r3, r3, #7
 8001cb8:	001a      	movs	r2, r3
 8001cba:	2301      	movs	r3, #1
 8001cbc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001cbe:	d00a      	beq.n	8001cd6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2280      	movs	r2, #128	@ 0x80
 8001cd2:	0092      	lsls	r2, r2, #2
 8001cd4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cda:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	220b      	movs	r2, #11
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	d005      	beq.n	8001cf0 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	0011      	movs	r1, r2
 8001cea:	0018      	movs	r0, r3
 8001cec:	f001 fa36 	bl	800315c <I2C_ITError>
  }
}
 8001cf0:	46c0      	nop			@ (mov r8, r8)
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	b006      	add	sp, #24
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001d00:	46c0      	nop			@ (mov r8, r8)
 8001d02:	46bd      	mov	sp, r7
 8001d04:	b002      	add	sp, #8
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001d10:	46c0      	nop			@ (mov r8, r8)
 8001d12:	46bd      	mov	sp, r7
 8001d14:	b002      	add	sp, #8
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	0008      	movs	r0, r1
 8001d22:	0011      	movs	r1, r2
 8001d24:	1cfb      	adds	r3, r7, #3
 8001d26:	1c02      	adds	r2, r0, #0
 8001d28:	701a      	strb	r2, [r3, #0]
 8001d2a:	003b      	movs	r3, r7
 8001d2c:	1c0a      	adds	r2, r1, #0
 8001d2e:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001d30:	46c0      	nop			@ (mov r8, r8)
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b002      	add	sp, #8
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001d40:	46c0      	nop			@ (mov r8, r8)
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b002      	add	sp, #8
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001d50:	46c0      	nop			@ (mov r8, r8)
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b002      	add	sp, #8
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001d60:	46c0      	nop			@ (mov r8, r8)
 8001d62:	46bd      	mov	sp, r7
 8001d64:	b002      	add	sp, #8
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001d70:	46c0      	nop			@ (mov r8, r8)
 8001d72:	46bd      	mov	sp, r7
 8001d74:	b002      	add	sp, #8
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001d80:	46c0      	nop			@ (mov r8, r8)
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b002      	add	sp, #8
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b089      	sub	sp, #36	@ 0x24
 8001d8c:	af02      	add	r7, sp, #8
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2240      	movs	r2, #64	@ 0x40
 8001d9c:	5c9b      	ldrb	r3, [r3, r2]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d101      	bne.n	8001da6 <I2C_Master_ISR_IT+0x1e>
 8001da2:	2302      	movs	r3, #2
 8001da4:	e147      	b.n	8002036 <I2C_Master_ISR_IT+0x2ae>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2240      	movs	r2, #64	@ 0x40
 8001daa:	2101      	movs	r1, #1
 8001dac:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	001a      	movs	r2, r3
 8001db4:	2301      	movs	r3, #1
 8001db6:	4013      	ands	r3, r2
 8001db8:	d014      	beq.n	8001de4 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	091b      	lsrs	r3, r3, #4
 8001dbe:	001a      	movs	r2, r3
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001dc4:	d00e      	beq.n	8001de4 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2210      	movs	r2, #16
 8001dcc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd2:	2204      	movs	r2, #4
 8001dd4:	431a      	orrs	r2, r3
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f001 fae8 	bl	80033b2 <I2C_Flush_TXDR>
 8001de2:	e111      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	089b      	lsrs	r3, r3, #2
 8001de8:	001a      	movs	r2, r3
 8001dea:	2301      	movs	r3, #1
 8001dec:	4013      	ands	r3, r2
 8001dee:	d023      	beq.n	8001e38 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	089b      	lsrs	r3, r3, #2
 8001df4:	001a      	movs	r2, r3
 8001df6:	2301      	movs	r3, #1
 8001df8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001dfa:	d01d      	beq.n	8001e38 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	2204      	movs	r2, #4
 8001e00:	4393      	bics	r3, r2
 8001e02:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e16:	1c5a      	adds	r2, r3, #1
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001e36:	e0e7      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	099b      	lsrs	r3, r3, #6
 8001e3c:	001a      	movs	r2, r3
 8001e3e:	2301      	movs	r3, #1
 8001e40:	4013      	ands	r3, r2
 8001e42:	d12a      	bne.n	8001e9a <I2C_Master_ISR_IT+0x112>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	085b      	lsrs	r3, r3, #1
 8001e48:	001a      	movs	r2, r3
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8001e4e:	d024      	beq.n	8001e9a <I2C_Master_ISR_IT+0x112>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	085b      	lsrs	r3, r3, #1
 8001e54:	001a      	movs	r2, r3
 8001e56:	2301      	movs	r3, #1
 8001e58:	4013      	ands	r3, r2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001e5a:	d01e      	beq.n	8001e9a <I2C_Master_ISR_IT+0x112>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d100      	bne.n	8001e68 <I2C_Master_ISR_IT+0xe0>
 8001e66:	e0cf      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6c:	781a      	ldrb	r2, [r3, #0]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e78:	1c5a      	adds	r2, r3, #1
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e82:	3b01      	subs	r3, #1
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	3b01      	subs	r3, #1
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8001e98:	e0b6      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	09db      	lsrs	r3, r3, #7
 8001e9e:	001a      	movs	r2, r3
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d100      	bne.n	8001ea8 <I2C_Master_ISR_IT+0x120>
 8001ea6:	e07b      	b.n	8001fa0 <I2C_Master_ISR_IT+0x218>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	099b      	lsrs	r3, r3, #6
 8001eac:	001a      	movs	r2, r3
 8001eae:	2301      	movs	r3, #1
 8001eb0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8001eb2:	d100      	bne.n	8001eb6 <I2C_Master_ISR_IT+0x12e>
 8001eb4:	e074      	b.n	8001fa0 <I2C_Master_ISR_IT+0x218>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d059      	beq.n	8001f74 <I2C_Master_ISR_IT+0x1ec>
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d155      	bne.n	8001f74 <I2C_Master_ISR_IT+0x1ec>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	2312      	movs	r3, #18
 8001ed2:	18fb      	adds	r3, r7, r3
 8001ed4:	0592      	lsls	r2, r2, #22
 8001ed6:	0d92      	lsrs	r2, r2, #22
 8001ed8:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	2bff      	cmp	r3, #255	@ 0xff
 8001ee2:	d91f      	bls.n	8001f24 <I2C_Master_ISR_IT+0x19c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	0c1b      	lsrs	r3, r3, #16
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2201      	movs	r2, #1
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d103      	bne.n	8001f00 <I2C_Master_ISR_IT+0x178>
        {
          hi2c->XferSize = 1U;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2201      	movs	r2, #1
 8001efc:	851a      	strh	r2, [r3, #40]	@ 0x28
 8001efe:	e002      	b.n	8001f06 <I2C_Master_ISR_IT+0x17e>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	22ff      	movs	r2, #255	@ 0xff
 8001f04:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	2380      	movs	r3, #128	@ 0x80
 8001f0e:	045c      	lsls	r4, r3, #17
 8001f10:	2312      	movs	r3, #18
 8001f12:	18fb      	adds	r3, r7, r3
 8001f14:	8819      	ldrh	r1, [r3, #0]
 8001f16:	68f8      	ldr	r0, [r7, #12]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	0023      	movs	r3, r4
 8001f1e:	f001 fa89 	bl	8003434 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f22:	e03c      	b.n	8001f9e <I2C_Master_ISR_IT+0x216>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f32:	4a43      	ldr	r2, [pc, #268]	@ (8002040 <I2C_Master_ISR_IT+0x2b8>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d00e      	beq.n	8001f56 <I2C_Master_ISR_IT+0x1ce>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f3c:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8001f42:	2312      	movs	r3, #18
 8001f44:	18fb      	adds	r3, r7, r3
 8001f46:	8819      	ldrh	r1, [r3, #0]
 8001f48:	68f8      	ldr	r0, [r7, #12]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	9300      	str	r3, [sp, #0]
 8001f4e:	0023      	movs	r3, r4
 8001f50:	f001 fa70 	bl	8003434 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f54:	e023      	b.n	8001f9e <I2C_Master_ISR_IT+0x216>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f5a:	b2da      	uxtb	r2, r3
 8001f5c:	2380      	movs	r3, #128	@ 0x80
 8001f5e:	049c      	lsls	r4, r3, #18
 8001f60:	2312      	movs	r3, #18
 8001f62:	18fb      	adds	r3, r7, r3
 8001f64:	8819      	ldrh	r1, [r3, #0]
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	2300      	movs	r3, #0
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	0023      	movs	r3, r4
 8001f6e:	f001 fa61 	bl	8003434 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f72:	e014      	b.n	8001f9e <I2C_Master_ISR_IT+0x216>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	2380      	movs	r3, #128	@ 0x80
 8001f7c:	049b      	lsls	r3, r3, #18
 8001f7e:	401a      	ands	r2, r3
 8001f80:	2380      	movs	r3, #128	@ 0x80
 8001f82:	049b      	lsls	r3, r3, #18
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d004      	beq.n	8001f92 <I2C_Master_ISR_IT+0x20a>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f000 fd82 	bl	8002a94 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f90:	e03a      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2140      	movs	r1, #64	@ 0x40
 8001f96:	0018      	movs	r0, r3
 8001f98:	f001 f8e0 	bl	800315c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f9c:	e034      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
 8001f9e:	e033      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	099b      	lsrs	r3, r3, #6
 8001fa4:	001a      	movs	r2, r3
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d02d      	beq.n	8002008 <I2C_Master_ISR_IT+0x280>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	099b      	lsrs	r3, r3, #6
 8001fb0:	001a      	movs	r2, r3
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8001fb6:	d027      	beq.n	8002008 <I2C_Master_ISR_IT+0x280>
  {
    if (hi2c->XferCount == 0U)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d11d      	bne.n	8001ffe <I2C_Master_ISR_IT+0x276>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	2380      	movs	r3, #128	@ 0x80
 8001fca:	049b      	lsls	r3, r3, #18
 8001fcc:	401a      	ands	r2, r3
 8001fce:	2380      	movs	r3, #128	@ 0x80
 8001fd0:	049b      	lsls	r3, r3, #18
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d018      	beq.n	8002008 <I2C_Master_ISR_IT+0x280>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fda:	4a19      	ldr	r2, [pc, #100]	@ (8002040 <I2C_Master_ISR_IT+0x2b8>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d109      	bne.n	8001ff4 <I2C_Master_ISR_IT+0x26c>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2180      	movs	r1, #128	@ 0x80
 8001fec:	01c9      	lsls	r1, r1, #7
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	e009      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	f000 fd4c 	bl	8002a94 <I2C_ITMasterSeqCplt>
 8001ffc:	e004      	b.n	8002008 <I2C_Master_ISR_IT+0x280>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2140      	movs	r1, #64	@ 0x40
 8002002:	0018      	movs	r0, r3
 8002004:	f001 f8aa 	bl	800315c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	095b      	lsrs	r3, r3, #5
 800200c:	001a      	movs	r2, r3
 800200e:	2301      	movs	r3, #1
 8002010:	4013      	ands	r3, r2
 8002012:	d00b      	beq.n	800202c <I2C_Master_ISR_IT+0x2a4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	095b      	lsrs	r3, r3, #5
 8002018:	001a      	movs	r2, r3
 800201a:	2301      	movs	r3, #1
 800201c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800201e:	d005      	beq.n	800202c <I2C_Master_ISR_IT+0x2a4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8002020:	697a      	ldr	r2, [r7, #20]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	0011      	movs	r1, r2
 8002026:	0018      	movs	r0, r3
 8002028:	f000 fddc 	bl	8002be4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2240      	movs	r2, #64	@ 0x40
 8002030:	2100      	movs	r1, #0
 8002032:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	0018      	movs	r0, r3
 8002038:	46bd      	mov	sp, r7
 800203a:	b007      	add	sp, #28
 800203c:	bd90      	pop	{r4, r7, pc}
 800203e:	46c0      	nop			@ (mov r8, r8)
 8002040:	ffff0000 	.word	0xffff0000

08002044 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002054:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2240      	movs	r2, #64	@ 0x40
 800205e:	5c9b      	ldrb	r3, [r3, r2]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d101      	bne.n	8002068 <I2C_Slave_ISR_IT+0x24>
 8002064:	2302      	movs	r3, #2
 8002066:	e0fb      	b.n	8002260 <I2C_Slave_ISR_IT+0x21c>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2240      	movs	r2, #64	@ 0x40
 800206c:	2101      	movs	r1, #1
 800206e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	095b      	lsrs	r3, r3, #5
 8002074:	001a      	movs	r2, r3
 8002076:	2301      	movs	r3, #1
 8002078:	4013      	ands	r3, r2
 800207a:	d00c      	beq.n	8002096 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	095b      	lsrs	r3, r3, #5
 8002080:	001a      	movs	r2, r3
 8002082:	2301      	movs	r3, #1
 8002084:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002086:	d006      	beq.n	8002096 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	0011      	movs	r1, r2
 800208e:	0018      	movs	r0, r3
 8002090:	f000 fe7a 	bl	8002d88 <I2C_ITSlaveCplt>
 8002094:	e0df      	b.n	8002256 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	091b      	lsrs	r3, r3, #4
 800209a:	001a      	movs	r2, r3
 800209c:	2301      	movs	r3, #1
 800209e:	4013      	ands	r3, r2
 80020a0:	d054      	beq.n	800214c <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	091b      	lsrs	r3, r3, #4
 80020a6:	001a      	movs	r2, r3
 80020a8:	2301      	movs	r3, #1
 80020aa:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80020ac:	d04e      	beq.n	800214c <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d12d      	bne.n	8002114 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2241      	movs	r2, #65	@ 0x41
 80020bc:	5c9b      	ldrb	r3, [r3, r2]
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	2b28      	cmp	r3, #40	@ 0x28
 80020c2:	d10b      	bne.n	80020dc <I2C_Slave_ISR_IT+0x98>
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	2380      	movs	r3, #128	@ 0x80
 80020c8:	049b      	lsls	r3, r3, #18
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d106      	bne.n	80020dc <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	0011      	movs	r1, r2
 80020d4:	0018      	movs	r0, r3
 80020d6:	f000 ffe7 	bl	80030a8 <I2C_ITListenCplt>
 80020da:	e036      	b.n	800214a <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2241      	movs	r2, #65	@ 0x41
 80020e0:	5c9b      	ldrb	r3, [r3, r2]
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b29      	cmp	r3, #41	@ 0x29
 80020e6:	d110      	bne.n	800210a <I2C_Slave_ISR_IT+0xc6>
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	4a5f      	ldr	r2, [pc, #380]	@ (8002268 <I2C_Slave_ISR_IT+0x224>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d00c      	beq.n	800210a <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2210      	movs	r2, #16
 80020f6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	0018      	movs	r0, r3
 80020fc:	f001 f959 	bl	80033b2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	0018      	movs	r0, r3
 8002104:	f000 fd08 	bl	8002b18 <I2C_ITSlaveSeqCplt>
 8002108:	e01f      	b.n	800214a <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2210      	movs	r2, #16
 8002110:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002112:	e09d      	b.n	8002250 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2210      	movs	r2, #16
 800211a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002120:	2204      	movs	r2, #4
 8002122:	431a      	orrs	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d005      	beq.n	800213a <I2C_Slave_ISR_IT+0xf6>
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	2380      	movs	r3, #128	@ 0x80
 8002132:	045b      	lsls	r3, r3, #17
 8002134:	429a      	cmp	r2, r3
 8002136:	d000      	beq.n	800213a <I2C_Slave_ISR_IT+0xf6>
 8002138:	e08a      	b.n	8002250 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	0011      	movs	r1, r2
 8002142:	0018      	movs	r0, r3
 8002144:	f001 f80a 	bl	800315c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002148:	e082      	b.n	8002250 <I2C_Slave_ISR_IT+0x20c>
 800214a:	e081      	b.n	8002250 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	089b      	lsrs	r3, r3, #2
 8002150:	001a      	movs	r2, r3
 8002152:	2301      	movs	r3, #1
 8002154:	4013      	ands	r3, r2
 8002156:	d031      	beq.n	80021bc <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	089b      	lsrs	r3, r3, #2
 800215c:	001a      	movs	r2, r3
 800215e:	2301      	movs	r3, #1
 8002160:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002162:	d02b      	beq.n	80021bc <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002168:	b29b      	uxth	r3, r3
 800216a:	2b00      	cmp	r3, #0
 800216c:	d018      	beq.n	80021a0 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002180:	1c5a      	adds	r2, r3, #1
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800218a:	3b01      	subs	r3, #1
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002196:	b29b      	uxth	r3, r3
 8002198:	3b01      	subs	r3, #1
 800219a:	b29a      	uxth	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d154      	bne.n	8002254 <I2C_Slave_ISR_IT+0x210>
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002268 <I2C_Slave_ISR_IT+0x224>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d050      	beq.n	8002254 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	0018      	movs	r0, r3
 80021b6:	f000 fcaf 	bl	8002b18 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80021ba:	e04b      	b.n	8002254 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	08db      	lsrs	r3, r3, #3
 80021c0:	001a      	movs	r2, r3
 80021c2:	2301      	movs	r3, #1
 80021c4:	4013      	ands	r3, r2
 80021c6:	d00c      	beq.n	80021e2 <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	08db      	lsrs	r3, r3, #3
 80021cc:	001a      	movs	r2, r3
 80021ce:	2301      	movs	r3, #1
 80021d0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80021d2:	d006      	beq.n	80021e2 <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	0011      	movs	r1, r2
 80021da:	0018      	movs	r0, r3
 80021dc:	f000 fbb6 	bl	800294c <I2C_ITAddrCplt>
 80021e0:	e039      	b.n	8002256 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	085b      	lsrs	r3, r3, #1
 80021e6:	001a      	movs	r2, r3
 80021e8:	2301      	movs	r3, #1
 80021ea:	4013      	ands	r3, r2
 80021ec:	d033      	beq.n	8002256 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	085b      	lsrs	r3, r3, #1
 80021f2:	001a      	movs	r2, r3
 80021f4:	2301      	movs	r3, #1
 80021f6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80021f8:	d02d      	beq.n	8002256 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021fe:	b29b      	uxth	r3, r3
 8002200:	2b00      	cmp	r3, #0
 8002202:	d018      	beq.n	8002236 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002208:	781a      	ldrb	r2, [r3, #0]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b29a      	uxth	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800222c:	3b01      	subs	r3, #1
 800222e:	b29a      	uxth	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002234:	e00f      	b.n	8002256 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	2380      	movs	r3, #128	@ 0x80
 800223a:	045b      	lsls	r3, r3, #17
 800223c:	429a      	cmp	r2, r3
 800223e:	d002      	beq.n	8002246 <I2C_Slave_ISR_IT+0x202>
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d107      	bne.n	8002256 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	0018      	movs	r0, r3
 800224a:	f000 fc65 	bl	8002b18 <I2C_ITSlaveSeqCplt>
 800224e:	e002      	b.n	8002256 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 8002250:	46c0      	nop			@ (mov r8, r8)
 8002252:	e000      	b.n	8002256 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8002254:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2240      	movs	r2, #64	@ 0x40
 800225a:	2100      	movs	r1, #0
 800225c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	0018      	movs	r0, r3
 8002262:	46bd      	mov	sp, r7
 8002264:	b006      	add	sp, #24
 8002266:	bd80      	pop	{r7, pc}
 8002268:	ffff0000 	.word	0xffff0000

0800226c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800226c:	b590      	push	{r4, r7, lr}
 800226e:	b089      	sub	sp, #36	@ 0x24
 8002270:	af02      	add	r7, sp, #8
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2240      	movs	r2, #64	@ 0x40
 800227c:	5c9b      	ldrb	r3, [r3, r2]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d101      	bne.n	8002286 <I2C_Master_ISR_DMA+0x1a>
 8002282:	2302      	movs	r3, #2
 8002284:	e105      	b.n	8002492 <I2C_Master_ISR_DMA+0x226>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2240      	movs	r2, #64	@ 0x40
 800228a:	2101      	movs	r1, #1
 800228c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	091b      	lsrs	r3, r3, #4
 8002292:	001a      	movs	r2, r3
 8002294:	2301      	movs	r3, #1
 8002296:	4013      	ands	r3, r2
 8002298:	d019      	beq.n	80022ce <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	091b      	lsrs	r3, r3, #4
 800229e:	001a      	movs	r2, r3
 80022a0:	2301      	movs	r3, #1
 80022a2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80022a4:	d013      	beq.n	80022ce <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2210      	movs	r2, #16
 80022ac:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b2:	2204      	movs	r2, #4
 80022b4:	431a      	orrs	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2120      	movs	r1, #32
 80022be:	0018      	movs	r0, r3
 80022c0:	f001 f8f2 	bl	80034a8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	0018      	movs	r0, r3
 80022c8:	f001 f873 	bl	80033b2 <I2C_Flush_TXDR>
 80022cc:	e0dc      	b.n	8002488 <I2C_Master_ISR_DMA+0x21c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	09db      	lsrs	r3, r3, #7
 80022d2:	001a      	movs	r2, r3
 80022d4:	2301      	movs	r3, #1
 80022d6:	4013      	ands	r3, r2
 80022d8:	d100      	bne.n	80022dc <I2C_Master_ISR_DMA+0x70>
 80022da:	e08c      	b.n	80023f6 <I2C_Master_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	099b      	lsrs	r3, r3, #6
 80022e0:	001a      	movs	r2, r3
 80022e2:	2301      	movs	r3, #1
 80022e4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80022e6:	d100      	bne.n	80022ea <I2C_Master_ISR_DMA+0x7e>
 80022e8:	e085      	b.n	80023f6 <I2C_Master_ISR_DMA+0x18a>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2140      	movs	r1, #64	@ 0x40
 80022f6:	438a      	bics	r2, r1
 80022f8:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fe:	b29b      	uxth	r3, r3
 8002300:	2b00      	cmp	r3, #0
 8002302:	d063      	beq.n	80023cc <I2C_Master_ISR_DMA+0x160>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	b29a      	uxth	r2, r3
 800230c:	2312      	movs	r3, #18
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	0592      	lsls	r2, r2, #22
 8002312:	0d92      	lsrs	r2, r2, #22
 8002314:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800231a:	b29b      	uxth	r3, r3
 800231c:	2bff      	cmp	r3, #255	@ 0xff
 800231e:	d914      	bls.n	800234a <I2C_Master_ISR_DMA+0xde>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	0c1b      	lsrs	r3, r3, #16
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2201      	movs	r2, #1
 800232c:	4013      	ands	r3, r2
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b01      	cmp	r3, #1
 8002332:	d103      	bne.n	800233c <I2C_Master_ISR_DMA+0xd0>
        {
          hi2c->XferSize = 1U;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2201      	movs	r2, #1
 8002338:	851a      	strh	r2, [r3, #40]	@ 0x28
 800233a:	e002      	b.n	8002342 <I2C_Master_ISR_DMA+0xd6>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	22ff      	movs	r2, #255	@ 0xff
 8002340:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8002342:	2380      	movs	r3, #128	@ 0x80
 8002344:	045b      	lsls	r3, r3, #17
 8002346:	617b      	str	r3, [r7, #20]
 8002348:	e010      	b.n	800236c <I2C_Master_ISR_DMA+0x100>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800234e:	b29a      	uxth	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002358:	4a50      	ldr	r2, [pc, #320]	@ (800249c <I2C_Master_ISR_DMA+0x230>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d003      	beq.n	8002366 <I2C_Master_ISR_DMA+0xfa>
        {
          xfermode = hi2c->XferOptions;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002362:	617b      	str	r3, [r7, #20]
 8002364:	e002      	b.n	800236c <I2C_Master_ISR_DMA+0x100>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8002366:	2380      	movs	r3, #128	@ 0x80
 8002368:	049b      	lsls	r3, r3, #18
 800236a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002370:	b2da      	uxtb	r2, r3
 8002372:	697c      	ldr	r4, [r7, #20]
 8002374:	2312      	movs	r3, #18
 8002376:	18fb      	adds	r3, r7, r3
 8002378:	8819      	ldrh	r1, [r3, #0]
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	2300      	movs	r3, #0
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	0023      	movs	r3, r4
 8002382:	f001 f857 	bl	8003434 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800238a:	b29a      	uxth	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	b29a      	uxth	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2241      	movs	r2, #65	@ 0x41
 800239c:	5c9b      	ldrb	r3, [r3, r2]
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	2b22      	cmp	r3, #34	@ 0x22
 80023a2:	d109      	bne.n	80023b8 <I2C_Master_ISR_DMA+0x14c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2180      	movs	r1, #128	@ 0x80
 80023b0:	0209      	lsls	r1, r1, #8
 80023b2:	430a      	orrs	r2, r1
 80023b4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80023b6:	e067      	b.n	8002488 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2180      	movs	r1, #128	@ 0x80
 80023c4:	01c9      	lsls	r1, r1, #7
 80023c6:	430a      	orrs	r2, r1
 80023c8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80023ca:	e05d      	b.n	8002488 <I2C_Master_ISR_DMA+0x21c>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	2380      	movs	r3, #128	@ 0x80
 80023d4:	049b      	lsls	r3, r3, #18
 80023d6:	401a      	ands	r2, r3
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	049b      	lsls	r3, r3, #18
 80023dc:	429a      	cmp	r2, r3
 80023de:	d004      	beq.n	80023ea <I2C_Master_ISR_DMA+0x17e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	0018      	movs	r0, r3
 80023e4:	f000 fb56 	bl	8002a94 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80023e8:	e04e      	b.n	8002488 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2140      	movs	r1, #64	@ 0x40
 80023ee:	0018      	movs	r0, r3
 80023f0:	f000 feb4 	bl	800315c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80023f4:	e048      	b.n	8002488 <I2C_Master_ISR_DMA+0x21c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	099b      	lsrs	r3, r3, #6
 80023fa:	001a      	movs	r2, r3
 80023fc:	2301      	movs	r3, #1
 80023fe:	4013      	ands	r3, r2
 8002400:	d02e      	beq.n	8002460 <I2C_Master_ISR_DMA+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	099b      	lsrs	r3, r3, #6
 8002406:	001a      	movs	r2, r3
 8002408:	2301      	movs	r3, #1
 800240a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800240c:	d028      	beq.n	8002460 <I2C_Master_ISR_DMA+0x1f4>
  {
    if (hi2c->XferCount == 0U)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002412:	b29b      	uxth	r3, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	d11d      	bne.n	8002454 <I2C_Master_ISR_DMA+0x1e8>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	685a      	ldr	r2, [r3, #4]
 800241e:	2380      	movs	r3, #128	@ 0x80
 8002420:	049b      	lsls	r3, r3, #18
 8002422:	401a      	ands	r2, r3
 8002424:	2380      	movs	r3, #128	@ 0x80
 8002426:	049b      	lsls	r3, r3, #18
 8002428:	429a      	cmp	r2, r3
 800242a:	d02c      	beq.n	8002486 <I2C_Master_ISR_DMA+0x21a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002430:	4a1a      	ldr	r2, [pc, #104]	@ (800249c <I2C_Master_ISR_DMA+0x230>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d109      	bne.n	800244a <I2C_Master_ISR_DMA+0x1de>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2180      	movs	r1, #128	@ 0x80
 8002442:	01c9      	lsls	r1, r1, #7
 8002444:	430a      	orrs	r2, r1
 8002446:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002448:	e01d      	b.n	8002486 <I2C_Master_ISR_DMA+0x21a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	0018      	movs	r0, r3
 800244e:	f000 fb21 	bl	8002a94 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8002452:	e018      	b.n	8002486 <I2C_Master_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2140      	movs	r1, #64	@ 0x40
 8002458:	0018      	movs	r0, r3
 800245a:	f000 fe7f 	bl	800315c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800245e:	e012      	b.n	8002486 <I2C_Master_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	001a      	movs	r2, r3
 8002466:	2301      	movs	r3, #1
 8002468:	4013      	ands	r3, r2
 800246a:	d00d      	beq.n	8002488 <I2C_Master_ISR_DMA+0x21c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	095b      	lsrs	r3, r3, #5
 8002470:	001a      	movs	r2, r3
 8002472:	2301      	movs	r3, #1
 8002474:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002476:	d007      	beq.n	8002488 <I2C_Master_ISR_DMA+0x21c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	0011      	movs	r1, r2
 800247e:	0018      	movs	r0, r3
 8002480:	f000 fbb0 	bl	8002be4 <I2C_ITMasterCplt>
 8002484:	e000      	b.n	8002488 <I2C_Master_ISR_DMA+0x21c>
    if (hi2c->XferCount == 0U)
 8002486:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2240      	movs	r2, #64	@ 0x40
 800248c:	2100      	movs	r1, #0
 800248e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	0018      	movs	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	b007      	add	sp, #28
 8002498:	bd90      	pop	{r4, r7, pc}
 800249a:	46c0      	nop			@ (mov r8, r8)
 800249c:	ffff0000 	.word	0xffff0000

080024a0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80024a0:	b590      	push	{r4, r7, lr}
 80024a2:	b089      	sub	sp, #36	@ 0x24
 80024a4:	af02      	add	r7, sp, #8
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80024ac:	4ba9      	ldr	r3, [pc, #676]	@ (8002754 <I2C_Mem_ISR_DMA+0x2b4>)
 80024ae:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2240      	movs	r2, #64	@ 0x40
 80024b4:	5c9b      	ldrb	r3, [r3, r2]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d101      	bne.n	80024be <I2C_Mem_ISR_DMA+0x1e>
 80024ba:	2302      	movs	r3, #2
 80024bc:	e146      	b.n	800274c <I2C_Mem_ISR_DMA+0x2ac>
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2240      	movs	r2, #64	@ 0x40
 80024c2:	2101      	movs	r1, #1
 80024c4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	091b      	lsrs	r3, r3, #4
 80024ca:	001a      	movs	r2, r3
 80024cc:	2301      	movs	r3, #1
 80024ce:	4013      	ands	r3, r2
 80024d0:	d019      	beq.n	8002506 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	091b      	lsrs	r3, r3, #4
 80024d6:	001a      	movs	r2, r3
 80024d8:	2301      	movs	r3, #1
 80024da:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80024dc:	d013      	beq.n	8002506 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2210      	movs	r2, #16
 80024e4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ea:	2204      	movs	r2, #4
 80024ec:	431a      	orrs	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2120      	movs	r1, #32
 80024f6:	0018      	movs	r0, r3
 80024f8:	f000 ffd6 	bl	80034a8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	0018      	movs	r0, r3
 8002500:	f000 ff57 	bl	80033b2 <I2C_Flush_TXDR>
 8002504:	e11d      	b.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	085b      	lsrs	r3, r3, #1
 800250a:	001a      	movs	r2, r3
 800250c:	2301      	movs	r3, #1
 800250e:	4013      	ands	r3, r2
 8002510:	d00f      	beq.n	8002532 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	085b      	lsrs	r3, r3, #1
 8002516:	001a      	movs	r2, r3
 8002518:	2301      	movs	r3, #1
 800251a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800251c:	d009      	beq.n	8002532 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002526:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2201      	movs	r2, #1
 800252c:	4252      	negs	r2, r2
 800252e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002530:	e107      	b.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	09db      	lsrs	r3, r3, #7
 8002536:	001a      	movs	r2, r3
 8002538:	2301      	movs	r3, #1
 800253a:	4013      	ands	r3, r2
 800253c:	d100      	bne.n	8002540 <I2C_Mem_ISR_DMA+0xa0>
 800253e:	e074      	b.n	800262a <I2C_Mem_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	099b      	lsrs	r3, r3, #6
 8002544:	001a      	movs	r2, r3
 8002546:	2301      	movs	r3, #1
 8002548:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800254a:	d100      	bne.n	800254e <I2C_Mem_ISR_DMA+0xae>
 800254c:	e06d      	b.n	800262a <I2C_Mem_ISR_DMA+0x18a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2101      	movs	r1, #1
 8002552:	0018      	movs	r0, r3
 8002554:	f001 f832 	bl	80035bc <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2110      	movs	r1, #16
 800255c:	0018      	movs	r0, r3
 800255e:	f000 ffa3 	bl	80034a8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002566:	b29b      	uxth	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d058      	beq.n	800261e <I2C_Mem_ISR_DMA+0x17e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002570:	b29b      	uxth	r3, r3
 8002572:	2bff      	cmp	r3, #255	@ 0xff
 8002574:	d91e      	bls.n	80025b4 <I2C_Mem_ISR_DMA+0x114>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	0c1b      	lsrs	r3, r3, #16
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2201      	movs	r2, #1
 8002582:	4013      	ands	r3, r2
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b01      	cmp	r3, #1
 8002588:	d103      	bne.n	8002592 <I2C_Mem_ISR_DMA+0xf2>
        {
          hi2c->XferSize = 1U;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2201      	movs	r2, #1
 800258e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002590:	e002      	b.n	8002598 <I2C_Mem_ISR_DMA+0xf8>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	22ff      	movs	r2, #255	@ 0xff
 8002596:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259c:	b299      	uxth	r1, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	2380      	movs	r3, #128	@ 0x80
 80025a6:	045b      	lsls	r3, r3, #17
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	2400      	movs	r4, #0
 80025ac:	9400      	str	r4, [sp, #0]
 80025ae:	f000 ff41 	bl	8003434 <I2C_TransferConfig>
 80025b2:	e011      	b.n	80025d8 <I2C_Mem_ISR_DMA+0x138>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c2:	b299      	uxth	r1, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c8:	b2da      	uxtb	r2, r3
 80025ca:	2380      	movs	r3, #128	@ 0x80
 80025cc:	049b      	lsls	r3, r3, #18
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	2400      	movs	r4, #0
 80025d2:	9400      	str	r4, [sp, #0]
 80025d4:	f000 ff2e 	bl	8003434 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025dc:	b29a      	uxth	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2241      	movs	r2, #65	@ 0x41
 80025ee:	5c9b      	ldrb	r3, [r3, r2]
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b22      	cmp	r3, #34	@ 0x22
 80025f4:	d109      	bne.n	800260a <I2C_Mem_ISR_DMA+0x16a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2180      	movs	r1, #128	@ 0x80
 8002602:	0209      	lsls	r1, r1, #8
 8002604:	430a      	orrs	r2, r1
 8002606:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002608:	e09b      	b.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2180      	movs	r1, #128	@ 0x80
 8002616:	01c9      	lsls	r1, r1, #7
 8002618:	430a      	orrs	r2, r1
 800261a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800261c:	e091      	b.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2140      	movs	r1, #64	@ 0x40
 8002622:	0018      	movs	r0, r3
 8002624:	f000 fd9a 	bl	800315c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002628:	e08b      	b.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	099b      	lsrs	r3, r3, #6
 800262e:	001a      	movs	r2, r3
 8002630:	2301      	movs	r3, #1
 8002632:	4013      	ands	r3, r2
 8002634:	d100      	bne.n	8002638 <I2C_Mem_ISR_DMA+0x198>
 8002636:	e072      	b.n	800271e <I2C_Mem_ISR_DMA+0x27e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	099b      	lsrs	r3, r3, #6
 800263c:	001a      	movs	r2, r3
 800263e:	2301      	movs	r3, #1
 8002640:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002642:	d06c      	beq.n	800271e <I2C_Mem_ISR_DMA+0x27e>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2101      	movs	r1, #1
 8002648:	0018      	movs	r0, r3
 800264a:	f000 ffb7 	bl	80035bc <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2110      	movs	r1, #16
 8002652:	0018      	movs	r0, r3
 8002654:	f000 ff28 	bl	80034a8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2241      	movs	r2, #65	@ 0x41
 800265c:	5c9b      	ldrb	r3, [r3, r2]
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b22      	cmp	r3, #34	@ 0x22
 8002662:	d101      	bne.n	8002668 <I2C_Mem_ISR_DMA+0x1c8>
    {
      direction = I2C_GENERATE_START_READ;
 8002664:	4b3c      	ldr	r3, [pc, #240]	@ (8002758 <I2C_Mem_ISR_DMA+0x2b8>)
 8002666:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800266c:	b29b      	uxth	r3, r3
 800266e:	2bff      	cmp	r3, #255	@ 0xff
 8002670:	d91f      	bls.n	80026b2 <I2C_Mem_ISR_DMA+0x212>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	0c1b      	lsrs	r3, r3, #16
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2201      	movs	r2, #1
 800267e:	4013      	ands	r3, r2
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b01      	cmp	r3, #1
 8002684:	d103      	bne.n	800268e <I2C_Mem_ISR_DMA+0x1ee>
      {
        hi2c->XferSize = 1U;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2201      	movs	r2, #1
 800268a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800268c:	e002      	b.n	8002694 <I2C_Mem_ISR_DMA+0x1f4>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	22ff      	movs	r2, #255	@ 0xff
 8002692:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002698:	b299      	uxth	r1, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	2380      	movs	r3, #128	@ 0x80
 80026a2:	045c      	lsls	r4, r3, #17
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	0023      	movs	r3, r4
 80026ac:	f000 fec2 	bl	8003434 <I2C_TransferConfig>
 80026b0:	e012      	b.n	80026d8 <I2C_Mem_ISR_DMA+0x238>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c0:	b299      	uxth	r1, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	2380      	movs	r3, #128	@ 0x80
 80026ca:	049c      	lsls	r4, r3, #18
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	0023      	movs	r3, r4
 80026d4:	f000 feae 	bl	8003434 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026dc:	b29a      	uxth	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2241      	movs	r2, #65	@ 0x41
 80026ee:	5c9b      	ldrb	r3, [r3, r2]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b22      	cmp	r3, #34	@ 0x22
 80026f4:	d109      	bne.n	800270a <I2C_Mem_ISR_DMA+0x26a>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2180      	movs	r1, #128	@ 0x80
 8002702:	0209      	lsls	r1, r1, #8
 8002704:	430a      	orrs	r2, r1
 8002706:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002708:	e01b      	b.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2180      	movs	r1, #128	@ 0x80
 8002716:	01c9      	lsls	r1, r1, #7
 8002718:	430a      	orrs	r2, r1
 800271a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800271c:	e011      	b.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	095b      	lsrs	r3, r3, #5
 8002722:	001a      	movs	r2, r3
 8002724:	2301      	movs	r3, #1
 8002726:	4013      	ands	r3, r2
 8002728:	d00b      	beq.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	095b      	lsrs	r3, r3, #5
 800272e:	001a      	movs	r2, r3
 8002730:	2301      	movs	r3, #1
 8002732:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002734:	d005      	beq.n	8002742 <I2C_Mem_ISR_DMA+0x2a2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	0011      	movs	r1, r2
 800273c:	0018      	movs	r0, r3
 800273e:	f000 fa51 	bl	8002be4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2240      	movs	r2, #64	@ 0x40
 8002746:	2100      	movs	r1, #0
 8002748:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	0018      	movs	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	b007      	add	sp, #28
 8002752:	bd90      	pop	{r4, r7, pc}
 8002754:	80002000 	.word	0x80002000
 8002758:	80002400 	.word	0x80002400

0800275c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b088      	sub	sp, #32
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800276e:	2300      	movs	r3, #0
 8002770:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2240      	movs	r2, #64	@ 0x40
 8002776:	5c9b      	ldrb	r3, [r3, r2]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d101      	bne.n	8002780 <I2C_Slave_ISR_DMA+0x24>
 800277c:	2302      	movs	r3, #2
 800277e:	e0de      	b.n	800293e <I2C_Slave_ISR_DMA+0x1e2>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2240      	movs	r2, #64	@ 0x40
 8002784:	2101      	movs	r1, #1
 8002786:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	001a      	movs	r2, r3
 800278e:	2301      	movs	r3, #1
 8002790:	4013      	ands	r3, r2
 8002792:	d00c      	beq.n	80027ae <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	095b      	lsrs	r3, r3, #5
 8002798:	001a      	movs	r2, r3
 800279a:	2301      	movs	r3, #1
 800279c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800279e:	d006      	beq.n	80027ae <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	0011      	movs	r1, r2
 80027a6:	0018      	movs	r0, r3
 80027a8:	f000 faee 	bl	8002d88 <I2C_ITSlaveCplt>
 80027ac:	e0c2      	b.n	8002934 <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	091b      	lsrs	r3, r3, #4
 80027b2:	001a      	movs	r2, r3
 80027b4:	2301      	movs	r3, #1
 80027b6:	4013      	ands	r3, r2
 80027b8:	d100      	bne.n	80027bc <I2C_Slave_ISR_DMA+0x60>
 80027ba:	e0a9      	b.n	8002910 <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	091b      	lsrs	r3, r3, #4
 80027c0:	001a      	movs	r2, r3
 80027c2:	2301      	movs	r3, #1
 80027c4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80027c6:	d100      	bne.n	80027ca <I2C_Slave_ISR_DMA+0x6e>
 80027c8:	e0a2      	b.n	8002910 <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	0b9b      	lsrs	r3, r3, #14
 80027ce:	001a      	movs	r2, r3
 80027d0:	2301      	movs	r3, #1
 80027d2:	4013      	ands	r3, r2
 80027d4:	d106      	bne.n	80027e4 <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	0bdb      	lsrs	r3, r3, #15
 80027da:	001a      	movs	r2, r3
 80027dc:	2301      	movs	r3, #1
 80027de:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80027e0:	d100      	bne.n	80027e4 <I2C_Slave_ISR_DMA+0x88>
 80027e2:	e08e      	b.n	8002902 <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00d      	beq.n	8002808 <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	0bdb      	lsrs	r3, r3, #15
 80027f0:	001a      	movs	r2, r3
 80027f2:	2301      	movs	r3, #1
 80027f4:	4013      	ands	r3, r2
 80027f6:	d007      	beq.n	8002808 <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 8002804:	2301      	movs	r3, #1
 8002806:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00d      	beq.n	800282c <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	0b9b      	lsrs	r3, r3, #14
 8002814:	001a      	movs	r2, r3
 8002816:	2301      	movs	r3, #1
 8002818:	4013      	ands	r3, r2
 800281a:	d007      	beq.n	800282c <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 8002828:	2301      	movs	r3, #1
 800282a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d12d      	bne.n	800288e <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2241      	movs	r2, #65	@ 0x41
 8002836:	5c9b      	ldrb	r3, [r3, r2]
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b28      	cmp	r3, #40	@ 0x28
 800283c:	d10b      	bne.n	8002856 <I2C_Slave_ISR_DMA+0xfa>
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	2380      	movs	r3, #128	@ 0x80
 8002842:	049b      	lsls	r3, r3, #18
 8002844:	429a      	cmp	r2, r3
 8002846:	d106      	bne.n	8002856 <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	0011      	movs	r1, r2
 800284e:	0018      	movs	r0, r3
 8002850:	f000 fc2a 	bl	80030a8 <I2C_ITListenCplt>
 8002854:	e054      	b.n	8002900 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2241      	movs	r2, #65	@ 0x41
 800285a:	5c9b      	ldrb	r3, [r3, r2]
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b29      	cmp	r3, #41	@ 0x29
 8002860:	d110      	bne.n	8002884 <I2C_Slave_ISR_DMA+0x128>
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	4a38      	ldr	r2, [pc, #224]	@ (8002948 <I2C_Slave_ISR_DMA+0x1ec>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d00c      	beq.n	8002884 <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2210      	movs	r2, #16
 8002870:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	0018      	movs	r0, r3
 8002876:	f000 fd9c 	bl	80033b2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	0018      	movs	r0, r3
 800287e:	f000 f94b 	bl	8002b18 <I2C_ITSlaveSeqCplt>
 8002882:	e03d      	b.n	8002900 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2210      	movs	r2, #16
 800288a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800288c:	e03e      	b.n	800290c <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2210      	movs	r2, #16
 8002894:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289a:	2204      	movs	r2, #4
 800289c:	431a      	orrs	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80028a2:	2317      	movs	r3, #23
 80028a4:	18fb      	adds	r3, r7, r3
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	2141      	movs	r1, #65	@ 0x41
 80028aa:	5c52      	ldrb	r2, [r2, r1]
 80028ac:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d004      	beq.n	80028be <I2C_Slave_ISR_DMA+0x162>
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	2380      	movs	r3, #128	@ 0x80
 80028b8:	045b      	lsls	r3, r3, #17
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d126      	bne.n	800290c <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80028be:	2217      	movs	r2, #23
 80028c0:	18bb      	adds	r3, r7, r2
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b21      	cmp	r3, #33	@ 0x21
 80028c6:	d003      	beq.n	80028d0 <I2C_Slave_ISR_DMA+0x174>
 80028c8:	18bb      	adds	r3, r7, r2
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b29      	cmp	r3, #41	@ 0x29
 80028ce:	d103      	bne.n	80028d8 <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2221      	movs	r2, #33	@ 0x21
 80028d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80028d6:	e00b      	b.n	80028f0 <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80028d8:	2217      	movs	r2, #23
 80028da:	18bb      	adds	r3, r7, r2
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b22      	cmp	r3, #34	@ 0x22
 80028e0:	d003      	beq.n	80028ea <I2C_Slave_ISR_DMA+0x18e>
 80028e2:	18bb      	adds	r3, r7, r2
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80028e8:	d102      	bne.n	80028f0 <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2222      	movs	r2, #34	@ 0x22
 80028ee:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	0011      	movs	r1, r2
 80028f8:	0018      	movs	r0, r3
 80028fa:	f000 fc2f 	bl	800315c <I2C_ITError>
      if (treatdmanack == 1U)
 80028fe:	e005      	b.n	800290c <I2C_Slave_ISR_DMA+0x1b0>
 8002900:	e004      	b.n	800290c <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2210      	movs	r2, #16
 8002908:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800290a:	e013      	b.n	8002934 <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 800290c:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800290e:	e011      	b.n	8002934 <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	08db      	lsrs	r3, r3, #3
 8002914:	001a      	movs	r2, r3
 8002916:	2301      	movs	r3, #1
 8002918:	4013      	ands	r3, r2
 800291a:	d00b      	beq.n	8002934 <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	08db      	lsrs	r3, r3, #3
 8002920:	001a      	movs	r2, r3
 8002922:	2301      	movs	r3, #1
 8002924:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002926:	d005      	beq.n	8002934 <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	0011      	movs	r1, r2
 800292e:	0018      	movs	r0, r3
 8002930:	f000 f80c 	bl	800294c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2240      	movs	r2, #64	@ 0x40
 8002938:	2100      	movs	r1, #0
 800293a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	0018      	movs	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	b008      	add	sp, #32
 8002944:	bd80      	pop	{r7, pc}
 8002946:	46c0      	nop			@ (mov r8, r8)
 8002948:	ffff0000 	.word	0xffff0000

0800294c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800294c:	b5b0      	push	{r4, r5, r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2241      	movs	r2, #65	@ 0x41
 800295a:	5c9b      	ldrb	r3, [r3, r2]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	001a      	movs	r2, r3
 8002960:	2328      	movs	r3, #40	@ 0x28
 8002962:	4013      	ands	r3, r2
 8002964:	2b28      	cmp	r3, #40	@ 0x28
 8002966:	d000      	beq.n	800296a <I2C_ITAddrCplt+0x1e>
 8002968:	e088      	b.n	8002a7c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	0c1b      	lsrs	r3, r3, #16
 8002972:	b2da      	uxtb	r2, r3
 8002974:	250f      	movs	r5, #15
 8002976:	197b      	adds	r3, r7, r5
 8002978:	2101      	movs	r1, #1
 800297a:	400a      	ands	r2, r1
 800297c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	0c1b      	lsrs	r3, r3, #16
 8002986:	b29a      	uxth	r2, r3
 8002988:	200c      	movs	r0, #12
 800298a:	183b      	adds	r3, r7, r0
 800298c:	21fe      	movs	r1, #254	@ 0xfe
 800298e:	400a      	ands	r2, r1
 8002990:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	b29a      	uxth	r2, r3
 800299a:	240a      	movs	r4, #10
 800299c:	193b      	adds	r3, r7, r4
 800299e:	0592      	lsls	r2, r2, #22
 80029a0:	0d92      	lsrs	r2, r2, #22
 80029a2:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	2308      	movs	r3, #8
 80029ae:	18fb      	adds	r3, r7, r3
 80029b0:	21fe      	movs	r1, #254	@ 0xfe
 80029b2:	400a      	ands	r2, r1
 80029b4:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d148      	bne.n	8002a50 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80029be:	0021      	movs	r1, r4
 80029c0:	187b      	adds	r3, r7, r1
 80029c2:	881b      	ldrh	r3, [r3, #0]
 80029c4:	09db      	lsrs	r3, r3, #7
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	183b      	adds	r3, r7, r0
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	4053      	eors	r3, r2
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	001a      	movs	r2, r3
 80029d2:	2306      	movs	r3, #6
 80029d4:	4013      	ands	r3, r2
 80029d6:	d120      	bne.n	8002a1a <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80029d8:	183b      	adds	r3, r7, r0
 80029da:	187a      	adds	r2, r7, r1
 80029dc:	8812      	ldrh	r2, [r2, #0]
 80029de:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029e4:	1c5a      	adds	r2, r3, #1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d14c      	bne.n	8002a8c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2208      	movs	r2, #8
 80029fe:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2240      	movs	r2, #64	@ 0x40
 8002a04:	2100      	movs	r1, #0
 8002a06:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a08:	183b      	adds	r3, r7, r0
 8002a0a:	881a      	ldrh	r2, [r3, #0]
 8002a0c:	197b      	adds	r3, r7, r5
 8002a0e:	7819      	ldrb	r1, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	0018      	movs	r0, r3
 8002a14:	f7ff f980 	bl	8001d18 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002a18:	e038      	b.n	8002a8c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8002a1a:	240c      	movs	r4, #12
 8002a1c:	193b      	adds	r3, r7, r4
 8002a1e:	2208      	movs	r2, #8
 8002a20:	18ba      	adds	r2, r7, r2
 8002a22:	8812      	ldrh	r2, [r2, #0]
 8002a24:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002a26:	2380      	movs	r3, #128	@ 0x80
 8002a28:	021a      	lsls	r2, r3, #8
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	0011      	movs	r1, r2
 8002a2e:	0018      	movs	r0, r3
 8002a30:	f000 fdc4 	bl	80035bc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2240      	movs	r2, #64	@ 0x40
 8002a38:	2100      	movs	r1, #0
 8002a3a:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a3c:	193b      	adds	r3, r7, r4
 8002a3e:	881a      	ldrh	r2, [r3, #0]
 8002a40:	230f      	movs	r3, #15
 8002a42:	18fb      	adds	r3, r7, r3
 8002a44:	7819      	ldrb	r1, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f7ff f965 	bl	8001d18 <HAL_I2C_AddrCallback>
}
 8002a4e:	e01d      	b.n	8002a8c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002a50:	2380      	movs	r3, #128	@ 0x80
 8002a52:	021a      	lsls	r2, r3, #8
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	0011      	movs	r1, r2
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f000 fdaf 	bl	80035bc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2240      	movs	r2, #64	@ 0x40
 8002a62:	2100      	movs	r1, #0
 8002a64:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002a66:	230c      	movs	r3, #12
 8002a68:	18fb      	adds	r3, r7, r3
 8002a6a:	881a      	ldrh	r2, [r3, #0]
 8002a6c:	230f      	movs	r3, #15
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	7819      	ldrb	r1, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	0018      	movs	r0, r3
 8002a76:	f7ff f94f 	bl	8001d18 <HAL_I2C_AddrCallback>
}
 8002a7a:	e007      	b.n	8002a8c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2208      	movs	r2, #8
 8002a82:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2240      	movs	r2, #64	@ 0x40
 8002a88:	2100      	movs	r1, #0
 8002a8a:	5499      	strb	r1, [r3, r2]
}
 8002a8c:	46c0      	nop			@ (mov r8, r8)
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b004      	add	sp, #16
 8002a92:	bdb0      	pop	{r4, r5, r7, pc}

08002a94 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2242      	movs	r2, #66	@ 0x42
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2241      	movs	r2, #65	@ 0x41
 8002aa8:	5c9b      	ldrb	r3, [r3, r2]
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b21      	cmp	r3, #33	@ 0x21
 8002aae:	d117      	bne.n	8002ae0 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2241      	movs	r2, #65	@ 0x41
 8002ab4:	2120      	movs	r1, #32
 8002ab6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2211      	movs	r2, #17
 8002abc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f000 fd77 	bl	80035bc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2240      	movs	r2, #64	@ 0x40
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f7fe f809 	bl	8000af0 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002ade:	e016      	b.n	8002b0e <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2241      	movs	r2, #65	@ 0x41
 8002ae4:	2120      	movs	r1, #32
 8002ae6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2212      	movs	r2, #18
 8002aec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2102      	movs	r1, #2
 8002af8:	0018      	movs	r0, r3
 8002afa:	f000 fd5f 	bl	80035bc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2240      	movs	r2, #64	@ 0x40
 8002b02:	2100      	movs	r1, #0
 8002b04:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f7fe f815 	bl	8000b38 <HAL_I2C_MasterRxCpltCallback>
}
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	46bd      	mov	sp, r7
 8002b12:	b002      	add	sp, #8
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2242      	movs	r2, #66	@ 0x42
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	0b9b      	lsrs	r3, r3, #14
 8002b34:	001a      	movs	r2, r3
 8002b36:	2301      	movs	r3, #1
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d008      	beq.n	8002b4e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4925      	ldr	r1, [pc, #148]	@ (8002bdc <I2C_ITSlaveSeqCplt+0xc4>)
 8002b48:	400a      	ands	r2, r1
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	e00d      	b.n	8002b6a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	0bdb      	lsrs	r3, r3, #15
 8002b52:	001a      	movs	r2, r3
 8002b54:	2301      	movs	r3, #1
 8002b56:	4013      	ands	r3, r2
 8002b58:	d007      	beq.n	8002b6a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	491e      	ldr	r1, [pc, #120]	@ (8002be0 <I2C_ITSlaveSeqCplt+0xc8>)
 8002b66:	400a      	ands	r2, r1
 8002b68:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2241      	movs	r2, #65	@ 0x41
 8002b6e:	5c9b      	ldrb	r3, [r3, r2]
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b29      	cmp	r3, #41	@ 0x29
 8002b74:	d114      	bne.n	8002ba0 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2241      	movs	r2, #65	@ 0x41
 8002b7a:	2128      	movs	r1, #40	@ 0x28
 8002b7c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2221      	movs	r2, #33	@ 0x21
 8002b82:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2101      	movs	r1, #1
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f000 fd17 	bl	80035bc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2240      	movs	r2, #64	@ 0x40
 8002b92:	2100      	movs	r1, #0
 8002b94:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f7ff f8ad 	bl	8001cf8 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002b9e:	e019      	b.n	8002bd4 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2241      	movs	r2, #65	@ 0x41
 8002ba4:	5c9b      	ldrb	r3, [r3, r2]
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002baa:	d113      	bne.n	8002bd4 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2241      	movs	r2, #65	@ 0x41
 8002bb0:	2128      	movs	r1, #40	@ 0x28
 8002bb2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2222      	movs	r2, #34	@ 0x22
 8002bb8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2102      	movs	r1, #2
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f000 fcfc 	bl	80035bc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2240      	movs	r2, #64	@ 0x40
 8002bc8:	2100      	movs	r1, #0
 8002bca:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f7ff f89a 	bl	8001d08 <HAL_I2C_SlaveRxCpltCallback>
}
 8002bd4:	46c0      	nop			@ (mov r8, r8)
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	b004      	add	sp, #16
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	ffffbfff 	.word	0xffffbfff
 8002be0:	ffff7fff 	.word	0xffff7fff

08002be4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2241      	movs	r2, #65	@ 0x41
 8002bfe:	5c9b      	ldrb	r3, [r3, r2]
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b21      	cmp	r3, #33	@ 0x21
 8002c04:	d108      	bne.n	8002c18 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2101      	movs	r1, #1
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	f000 fcd6 	bl	80035bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2211      	movs	r2, #17
 8002c14:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c16:	e00d      	b.n	8002c34 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2241      	movs	r2, #65	@ 0x41
 8002c1c:	5c9b      	ldrb	r3, [r3, r2]
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b22      	cmp	r3, #34	@ 0x22
 8002c22:	d107      	bne.n	8002c34 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2102      	movs	r1, #2
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f000 fcc7 	bl	80035bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2212      	movs	r2, #18
 8002c32:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4950      	ldr	r1, [pc, #320]	@ (8002d80 <I2C_ITMasterCplt+0x19c>)
 8002c40:	400a      	ands	r2, r1
 8002c42:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a4d      	ldr	r2, [pc, #308]	@ (8002d84 <I2C_ITMasterCplt+0x1a0>)
 8002c4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	091b      	lsrs	r3, r3, #4
 8002c54:	001a      	movs	r2, r3
 8002c56:	2301      	movs	r3, #1
 8002c58:	4013      	ands	r3, r2
 8002c5a:	d009      	beq.n	8002c70 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2210      	movs	r2, #16
 8002c62:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c68:	2204      	movs	r2, #4
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2241      	movs	r2, #65	@ 0x41
 8002c74:	5c9b      	ldrb	r3, [r3, r2]
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	2b60      	cmp	r3, #96	@ 0x60
 8002c7a:	d10b      	bne.n	8002c94 <I2C_ITMasterCplt+0xb0>
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	089b      	lsrs	r3, r3, #2
 8002c80:	001a      	movs	r2, r3
 8002c82:	2301      	movs	r3, #1
 8002c84:	4013      	ands	r3, r2
 8002c86:	d005      	beq.n	8002c94 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002c92:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	0018      	movs	r0, r3
 8002c98:	f000 fb8b 	bl	80033b2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca0:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2241      	movs	r2, #65	@ 0x41
 8002ca6:	5c9b      	ldrb	r3, [r3, r2]
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b60      	cmp	r3, #96	@ 0x60
 8002cac:	d002      	beq.n	8002cb4 <I2C_ITMasterCplt+0xd0>
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d007      	beq.n	8002cc4 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	0011      	movs	r1, r2
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f000 fa4d 	bl	800315c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002cc2:	e058      	b.n	8002d76 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2241      	movs	r2, #65	@ 0x41
 8002cc8:	5c9b      	ldrb	r3, [r3, r2]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b21      	cmp	r3, #33	@ 0x21
 8002cce:	d126      	bne.n	8002d1e <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2241      	movs	r2, #65	@ 0x41
 8002cd4:	2120      	movs	r1, #32
 8002cd6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2242      	movs	r2, #66	@ 0x42
 8002ce2:	5c9b      	ldrb	r3, [r3, r2]
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b40      	cmp	r3, #64	@ 0x40
 8002ce8:	d10c      	bne.n	8002d04 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2242      	movs	r2, #66	@ 0x42
 8002cee:	2100      	movs	r1, #0
 8002cf0:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2240      	movs	r2, #64	@ 0x40
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f7ff f823 	bl	8001d48 <HAL_I2C_MemTxCpltCallback>
}
 8002d02:	e038      	b.n	8002d76 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2242      	movs	r2, #66	@ 0x42
 8002d08:	2100      	movs	r1, #0
 8002d0a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2240      	movs	r2, #64	@ 0x40
 8002d10:	2100      	movs	r1, #0
 8002d12:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	0018      	movs	r0, r3
 8002d18:	f7fd feea 	bl	8000af0 <HAL_I2C_MasterTxCpltCallback>
}
 8002d1c:	e02b      	b.n	8002d76 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2241      	movs	r2, #65	@ 0x41
 8002d22:	5c9b      	ldrb	r3, [r3, r2]
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b22      	cmp	r3, #34	@ 0x22
 8002d28:	d125      	bne.n	8002d76 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2241      	movs	r2, #65	@ 0x41
 8002d2e:	2120      	movs	r1, #32
 8002d30:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2242      	movs	r2, #66	@ 0x42
 8002d3c:	5c9b      	ldrb	r3, [r3, r2]
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2b40      	cmp	r3, #64	@ 0x40
 8002d42:	d10c      	bne.n	8002d5e <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2242      	movs	r2, #66	@ 0x42
 8002d48:	2100      	movs	r1, #0
 8002d4a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2240      	movs	r2, #64	@ 0x40
 8002d50:	2100      	movs	r1, #0
 8002d52:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	0018      	movs	r0, r3
 8002d58:	f7fe fffe 	bl	8001d58 <HAL_I2C_MemRxCpltCallback>
}
 8002d5c:	e00b      	b.n	8002d76 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2242      	movs	r2, #66	@ 0x42
 8002d62:	2100      	movs	r1, #0
 8002d64:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2240      	movs	r2, #64	@ 0x40
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	0018      	movs	r0, r3
 8002d72:	f7fd fee1 	bl	8000b38 <HAL_I2C_MasterRxCpltCallback>
}
 8002d76:	46c0      	nop			@ (mov r8, r8)
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	b006      	add	sp, #24
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	46c0      	nop			@ (mov r8, r8)
 8002d80:	fe00e800 	.word	0xfe00e800
 8002d84:	ffff0000 	.word	0xffff0000

08002d88 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da2:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002da4:	200b      	movs	r0, #11
 8002da6:	183b      	adds	r3, r7, r0
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	2141      	movs	r1, #65	@ 0x41
 8002dac:	5c52      	ldrb	r2, [r2, r1]
 8002dae:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2220      	movs	r2, #32
 8002db6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002db8:	183b      	adds	r3, r7, r0
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b21      	cmp	r3, #33	@ 0x21
 8002dbe:	d003      	beq.n	8002dc8 <I2C_ITSlaveCplt+0x40>
 8002dc0:	183b      	adds	r3, r7, r0
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b29      	cmp	r3, #41	@ 0x29
 8002dc6:	d109      	bne.n	8002ddc <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002dc8:	4ab0      	ldr	r2, [pc, #704]	@ (800308c <I2C_ITSlaveCplt+0x304>)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	0011      	movs	r1, r2
 8002dce:	0018      	movs	r0, r3
 8002dd0:	f000 fbf4 	bl	80035bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2221      	movs	r2, #33	@ 0x21
 8002dd8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dda:	e020      	b.n	8002e1e <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002ddc:	220b      	movs	r2, #11
 8002dde:	18bb      	adds	r3, r7, r2
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b22      	cmp	r3, #34	@ 0x22
 8002de4:	d003      	beq.n	8002dee <I2C_ITSlaveCplt+0x66>
 8002de6:	18bb      	adds	r3, r7, r2
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	2b2a      	cmp	r3, #42	@ 0x2a
 8002dec:	d109      	bne.n	8002e02 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002dee:	4aa8      	ldr	r2, [pc, #672]	@ (8003090 <I2C_ITSlaveCplt+0x308>)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	0011      	movs	r1, r2
 8002df4:	0018      	movs	r0, r3
 8002df6:	f000 fbe1 	bl	80035bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2222      	movs	r2, #34	@ 0x22
 8002dfe:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e00:	e00d      	b.n	8002e1e <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8002e02:	230b      	movs	r3, #11
 8002e04:	18fb      	adds	r3, r7, r3
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	2b28      	cmp	r3, #40	@ 0x28
 8002e0a:	d108      	bne.n	8002e1e <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002e0c:	4aa1      	ldr	r2, [pc, #644]	@ (8003094 <I2C_ITSlaveCplt+0x30c>)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	0011      	movs	r1, r2
 8002e12:	0018      	movs	r0, r3
 8002e14:	f000 fbd2 	bl	80035bc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2180      	movs	r1, #128	@ 0x80
 8002e2a:	0209      	lsls	r1, r1, #8
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4997      	ldr	r1, [pc, #604]	@ (8003098 <I2C_ITSlaveCplt+0x310>)
 8002e3c:	400a      	ands	r2, r1
 8002e3e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	0018      	movs	r0, r3
 8002e44:	f000 fab5 	bl	80033b2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	0b9b      	lsrs	r3, r3, #14
 8002e4c:	001a      	movs	r2, r3
 8002e4e:	2301      	movs	r3, #1
 8002e50:	4013      	ands	r3, r2
 8002e52:	d013      	beq.n	8002e7c <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	498f      	ldr	r1, [pc, #572]	@ (800309c <I2C_ITSlaveCplt+0x314>)
 8002e60:	400a      	ands	r2, r1
 8002e62:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d020      	beq.n	8002eae <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e7a:	e018      	b.n	8002eae <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	0bdb      	lsrs	r3, r3, #15
 8002e80:	001a      	movs	r2, r3
 8002e82:	2301      	movs	r3, #1
 8002e84:	4013      	ands	r3, r2
 8002e86:	d012      	beq.n	8002eae <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4983      	ldr	r1, [pc, #524]	@ (80030a0 <I2C_ITSlaveCplt+0x318>)
 8002e94:	400a      	ands	r2, r1
 8002e96:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d006      	beq.n	8002eae <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	089b      	lsrs	r3, r3, #2
 8002eb2:	001a      	movs	r2, r3
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d020      	beq.n	8002efc <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	4393      	bics	r3, r2
 8002ec0:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	1c5a      	adds	r2, r3, #1
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00c      	beq.n	8002efc <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d005      	beq.n	8002f12 <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0a:	2204      	movs	r2, #4
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	091b      	lsrs	r3, r3, #4
 8002f16:	001a      	movs	r2, r3
 8002f18:	2301      	movs	r3, #1
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d051      	beq.n	8002fc2 <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	091b      	lsrs	r3, r3, #4
 8002f22:	001a      	movs	r2, r3
 8002f24:	2301      	movs	r3, #1
 8002f26:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002f28:	d04b      	beq.n	8002fc2 <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d12d      	bne.n	8002f90 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2241      	movs	r2, #65	@ 0x41
 8002f38:	5c9b      	ldrb	r3, [r3, r2]
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	2b28      	cmp	r3, #40	@ 0x28
 8002f3e:	d10b      	bne.n	8002f58 <I2C_ITSlaveCplt+0x1d0>
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	2380      	movs	r3, #128	@ 0x80
 8002f44:	049b      	lsls	r3, r3, #18
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d106      	bne.n	8002f58 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	0011      	movs	r1, r2
 8002f50:	0018      	movs	r0, r3
 8002f52:	f000 f8a9 	bl	80030a8 <I2C_ITListenCplt>
 8002f56:	e034      	b.n	8002fc2 <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2241      	movs	r2, #65	@ 0x41
 8002f5c:	5c9b      	ldrb	r3, [r3, r2]
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2b29      	cmp	r3, #41	@ 0x29
 8002f62:	d110      	bne.n	8002f86 <I2C_ITSlaveCplt+0x1fe>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	4a4f      	ldr	r2, [pc, #316]	@ (80030a4 <I2C_ITSlaveCplt+0x31c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d00c      	beq.n	8002f86 <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2210      	movs	r2, #16
 8002f72:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	0018      	movs	r0, r3
 8002f78:	f000 fa1b 	bl	80033b2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	0018      	movs	r0, r3
 8002f80:	f7ff fdca 	bl	8002b18 <I2C_ITSlaveSeqCplt>
 8002f84:	e01d      	b.n	8002fc2 <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2210      	movs	r2, #16
 8002f8c:	61da      	str	r2, [r3, #28]
 8002f8e:	e018      	b.n	8002fc2 <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2210      	movs	r2, #16
 8002f96:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9c:	2204      	movs	r2, #4
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d004      	beq.n	8002fb4 <I2C_ITSlaveCplt+0x22c>
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	2380      	movs	r3, #128	@ 0x80
 8002fae:	045b      	lsls	r3, r3, #17
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d106      	bne.n	8002fc2 <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	0011      	movs	r1, r2
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	f000 f8cd 	bl	800315c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2242      	movs	r2, #66	@ 0x42
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d013      	beq.n	8003000 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	0011      	movs	r1, r2
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f000 f8bb 	bl	800315c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2241      	movs	r2, #65	@ 0x41
 8002fea:	5c9b      	ldrb	r3, [r3, r2]
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b28      	cmp	r3, #40	@ 0x28
 8002ff0:	d147      	bne.n	8003082 <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	0011      	movs	r1, r2
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f000 f855 	bl	80030a8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002ffe:	e040      	b.n	8003082 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003004:	4a27      	ldr	r2, [pc, #156]	@ (80030a4 <I2C_ITSlaveCplt+0x31c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d016      	beq.n	8003038 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	0018      	movs	r0, r3
 800300e:	f7ff fd83 	bl	8002b18 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a23      	ldr	r2, [pc, #140]	@ (80030a4 <I2C_ITSlaveCplt+0x31c>)
 8003016:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2241      	movs	r2, #65	@ 0x41
 800301c:	2120      	movs	r1, #32
 800301e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2240      	movs	r2, #64	@ 0x40
 800302a:	2100      	movs	r1, #0
 800302c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	0018      	movs	r0, r3
 8003032:	f7fe fe81 	bl	8001d38 <HAL_I2C_ListenCpltCallback>
}
 8003036:	e024      	b.n	8003082 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2241      	movs	r2, #65	@ 0x41
 800303c:	5c9b      	ldrb	r3, [r3, r2]
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b22      	cmp	r3, #34	@ 0x22
 8003042:	d10f      	bne.n	8003064 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2241      	movs	r2, #65	@ 0x41
 8003048:	2120      	movs	r1, #32
 800304a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2240      	movs	r2, #64	@ 0x40
 8003056:	2100      	movs	r1, #0
 8003058:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	0018      	movs	r0, r3
 800305e:	f7fe fe53 	bl	8001d08 <HAL_I2C_SlaveRxCpltCallback>
}
 8003062:	e00e      	b.n	8003082 <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2241      	movs	r2, #65	@ 0x41
 8003068:	2120      	movs	r1, #32
 800306a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2240      	movs	r2, #64	@ 0x40
 8003076:	2100      	movs	r1, #0
 8003078:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	0018      	movs	r0, r3
 800307e:	f7fe fe3b 	bl	8001cf8 <HAL_I2C_SlaveTxCpltCallback>
}
 8003082:	46c0      	nop			@ (mov r8, r8)
 8003084:	46bd      	mov	sp, r7
 8003086:	b006      	add	sp, #24
 8003088:	bd80      	pop	{r7, pc}
 800308a:	46c0      	nop			@ (mov r8, r8)
 800308c:	00008001 	.word	0x00008001
 8003090:	00008002 	.word	0x00008002
 8003094:	00008003 	.word	0x00008003
 8003098:	fe00e800 	.word	0xfe00e800
 800309c:	ffffbfff 	.word	0xffffbfff
 80030a0:	ffff7fff 	.word	0xffff7fff
 80030a4:	ffff0000 	.word	0xffff0000

080030a8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a27      	ldr	r2, [pc, #156]	@ (8003154 <I2C_ITListenCplt+0xac>)
 80030b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2241      	movs	r2, #65	@ 0x41
 80030c2:	2120      	movs	r1, #32
 80030c4:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2242      	movs	r2, #66	@ 0x42
 80030ca:	2100      	movs	r1, #0
 80030cc:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	089b      	lsrs	r3, r3, #2
 80030d8:	001a      	movs	r2, r3
 80030da:	2301      	movs	r3, #1
 80030dc:	4013      	ands	r3, r2
 80030de:	d022      	beq.n	8003126 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f2:	1c5a      	adds	r2, r3, #1
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d012      	beq.n	8003126 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003110:	b29b      	uxth	r3, r3
 8003112:	3b01      	subs	r3, #1
 8003114:	b29a      	uxth	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311e:	2204      	movs	r2, #4
 8003120:	431a      	orrs	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003126:	4a0c      	ldr	r2, [pc, #48]	@ (8003158 <I2C_ITListenCplt+0xb0>)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	0011      	movs	r1, r2
 800312c:	0018      	movs	r0, r3
 800312e:	f000 fa45 	bl	80035bc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2210      	movs	r2, #16
 8003138:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2240      	movs	r2, #64	@ 0x40
 800313e:	2100      	movs	r1, #0
 8003140:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	0018      	movs	r0, r3
 8003146:	f7fe fdf7 	bl	8001d38 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800314a:	46c0      	nop			@ (mov r8, r8)
 800314c:	46bd      	mov	sp, r7
 800314e:	b002      	add	sp, #8
 8003150:	bd80      	pop	{r7, pc}
 8003152:	46c0      	nop			@ (mov r8, r8)
 8003154:	ffff0000 	.word	0xffff0000
 8003158:	00008003 	.word	0x00008003

0800315c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003166:	200f      	movs	r0, #15
 8003168:	183b      	adds	r3, r7, r0
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	2141      	movs	r1, #65	@ 0x41
 800316e:	5c52      	ldrb	r2, [r2, r1]
 8003170:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2242      	movs	r2, #66	@ 0x42
 8003176:	2100      	movs	r1, #0
 8003178:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a72      	ldr	r2, [pc, #456]	@ (8003348 <I2C_ITError+0x1ec>)
 800317e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	431a      	orrs	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003192:	183b      	adds	r3, r7, r0
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b28      	cmp	r3, #40	@ 0x28
 8003198:	d007      	beq.n	80031aa <I2C_ITError+0x4e>
 800319a:	183b      	adds	r3, r7, r0
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	2b29      	cmp	r3, #41	@ 0x29
 80031a0:	d003      	beq.n	80031aa <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80031a2:	183b      	adds	r3, r7, r0
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80031a8:	d10c      	bne.n	80031c4 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2103      	movs	r1, #3
 80031ae:	0018      	movs	r0, r3
 80031b0:	f000 fa04 	bl	80035bc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2241      	movs	r2, #65	@ 0x41
 80031b8:	2128      	movs	r1, #40	@ 0x28
 80031ba:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a63      	ldr	r2, [pc, #396]	@ (800334c <I2C_ITError+0x1f0>)
 80031c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80031c2:	e032      	b.n	800322a <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80031c4:	4a62      	ldr	r2, [pc, #392]	@ (8003350 <I2C_ITError+0x1f4>)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	0011      	movs	r1, r2
 80031ca:	0018      	movs	r0, r3
 80031cc:	f000 f9f6 	bl	80035bc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	0018      	movs	r0, r3
 80031d4:	f000 f8ed 	bl	80033b2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2241      	movs	r2, #65	@ 0x41
 80031dc:	5c9b      	ldrb	r3, [r3, r2]
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b60      	cmp	r3, #96	@ 0x60
 80031e2:	d01f      	beq.n	8003224 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2241      	movs	r2, #65	@ 0x41
 80031e8:	2120      	movs	r1, #32
 80031ea:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	2220      	movs	r2, #32
 80031f4:	4013      	ands	r3, r2
 80031f6:	2b20      	cmp	r3, #32
 80031f8:	d114      	bne.n	8003224 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	2210      	movs	r2, #16
 8003202:	4013      	ands	r3, r2
 8003204:	2b10      	cmp	r3, #16
 8003206:	d109      	bne.n	800321c <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2210      	movs	r2, #16
 800320e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003214:	2204      	movs	r2, #4
 8003216:	431a      	orrs	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2220      	movs	r2, #32
 8003222:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003234:	2b00      	cmp	r3, #0
 8003236:	d03b      	beq.n	80032b0 <I2C_ITError+0x154>
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2b11      	cmp	r3, #17
 800323c:	d002      	beq.n	8003244 <I2C_ITError+0xe8>
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	2b21      	cmp	r3, #33	@ 0x21
 8003242:	d135      	bne.n	80032b0 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	2380      	movs	r3, #128	@ 0x80
 800324c:	01db      	lsls	r3, r3, #7
 800324e:	401a      	ands	r2, r3
 8003250:	2380      	movs	r3, #128	@ 0x80
 8003252:	01db      	lsls	r3, r3, #7
 8003254:	429a      	cmp	r2, r3
 8003256:	d107      	bne.n	8003268 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	493c      	ldr	r1, [pc, #240]	@ (8003354 <I2C_ITError+0x1f8>)
 8003264:	400a      	ands	r2, r1
 8003266:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800326c:	0018      	movs	r0, r3
 800326e:	f7fe f95a 	bl	8001526 <HAL_DMA_GetState>
 8003272:	0003      	movs	r3, r0
 8003274:	2b01      	cmp	r3, #1
 8003276:	d016      	beq.n	80032a6 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800327c:	4a36      	ldr	r2, [pc, #216]	@ (8003358 <I2C_ITError+0x1fc>)
 800327e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2240      	movs	r2, #64	@ 0x40
 8003284:	2100      	movs	r1, #0
 8003286:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800328c:	0018      	movs	r0, r3
 800328e:	f7fe f903 	bl	8001498 <HAL_DMA_Abort_IT>
 8003292:	1e03      	subs	r3, r0, #0
 8003294:	d051      	beq.n	800333a <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800329a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032a0:	0018      	movs	r0, r3
 80032a2:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80032a4:	e049      	b.n	800333a <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	0018      	movs	r0, r3
 80032aa:	f000 f859 	bl	8003360 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80032ae:	e044      	b.n	800333a <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d03b      	beq.n	8003330 <I2C_ITError+0x1d4>
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	2b12      	cmp	r3, #18
 80032bc:	d002      	beq.n	80032c4 <I2C_ITError+0x168>
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b22      	cmp	r3, #34	@ 0x22
 80032c2:	d135      	bne.n	8003330 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	2380      	movs	r3, #128	@ 0x80
 80032cc:	021b      	lsls	r3, r3, #8
 80032ce:	401a      	ands	r2, r3
 80032d0:	2380      	movs	r3, #128	@ 0x80
 80032d2:	021b      	lsls	r3, r3, #8
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d107      	bne.n	80032e8 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	491e      	ldr	r1, [pc, #120]	@ (800335c <I2C_ITError+0x200>)
 80032e4:	400a      	ands	r2, r1
 80032e6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7fe f91a 	bl	8001526 <HAL_DMA_GetState>
 80032f2:	0003      	movs	r3, r0
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d016      	beq.n	8003326 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032fc:	4a16      	ldr	r2, [pc, #88]	@ (8003358 <I2C_ITError+0x1fc>)
 80032fe:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2240      	movs	r2, #64	@ 0x40
 8003304:	2100      	movs	r1, #0
 8003306:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800330c:	0018      	movs	r0, r3
 800330e:	f7fe f8c3 	bl	8001498 <HAL_DMA_Abort_IT>
 8003312:	1e03      	subs	r3, r0, #0
 8003314:	d013      	beq.n	800333e <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800331a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003320:	0018      	movs	r0, r3
 8003322:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003324:	e00b      	b.n	800333e <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	0018      	movs	r0, r3
 800332a:	f000 f819 	bl	8003360 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800332e:	e006      	b.n	800333e <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	0018      	movs	r0, r3
 8003334:	f000 f814 	bl	8003360 <I2C_TreatErrorCallback>
  }
}
 8003338:	e002      	b.n	8003340 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800333a:	46c0      	nop			@ (mov r8, r8)
 800333c:	e000      	b.n	8003340 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800333e:	46c0      	nop			@ (mov r8, r8)
}
 8003340:	46c0      	nop			@ (mov r8, r8)
 8003342:	46bd      	mov	sp, r7
 8003344:	b004      	add	sp, #16
 8003346:	bd80      	pop	{r7, pc}
 8003348:	ffff0000 	.word	0xffff0000
 800334c:	08002045 	.word	0x08002045
 8003350:	00008003 	.word	0x00008003
 8003354:	ffffbfff 	.word	0xffffbfff
 8003358:	080033f7 	.word	0x080033f7
 800335c:	ffff7fff 	.word	0xffff7fff

08003360 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2241      	movs	r2, #65	@ 0x41
 800336c:	5c9b      	ldrb	r3, [r3, r2]
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b60      	cmp	r3, #96	@ 0x60
 8003372:	d10f      	bne.n	8003394 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2241      	movs	r2, #65	@ 0x41
 8003378:	2120      	movs	r1, #32
 800337a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2240      	movs	r2, #64	@ 0x40
 8003386:	2100      	movs	r1, #0
 8003388:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	0018      	movs	r0, r3
 800338e:	f7fe fcf3 	bl	8001d78 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003392:	e00a      	b.n	80033aa <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2240      	movs	r2, #64	@ 0x40
 800339e:	2100      	movs	r1, #0
 80033a0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	0018      	movs	r0, r3
 80033a6:	f7fe fcdf 	bl	8001d68 <HAL_I2C_ErrorCallback>
}
 80033aa:	46c0      	nop			@ (mov r8, r8)
 80033ac:	46bd      	mov	sp, r7
 80033ae:	b002      	add	sp, #8
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b082      	sub	sp, #8
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	2202      	movs	r2, #2
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d103      	bne.n	80033d0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2200      	movs	r2, #0
 80033ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	2201      	movs	r2, #1
 80033d8:	4013      	ands	r3, r2
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d007      	beq.n	80033ee <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	699a      	ldr	r2, [r3, #24]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2101      	movs	r1, #1
 80033ea:	430a      	orrs	r2, r1
 80033ec:	619a      	str	r2, [r3, #24]
  }
}
 80033ee:	46c0      	nop			@ (mov r8, r8)
 80033f0:	46bd      	mov	sp, r7
 80033f2:	b002      	add	sp, #8
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b084      	sub	sp, #16
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003402:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003408:	2b00      	cmp	r3, #0
 800340a:	d003      	beq.n	8003414 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003410:	2200      	movs	r2, #0
 8003412:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003420:	2200      	movs	r2, #0
 8003422:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	0018      	movs	r0, r3
 8003428:	f7ff ff9a 	bl	8003360 <I2C_TreatErrorCallback>
}
 800342c:	46c0      	nop			@ (mov r8, r8)
 800342e:	46bd      	mov	sp, r7
 8003430:	b004      	add	sp, #16
 8003432:	bd80      	pop	{r7, pc}

08003434 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003434:	b590      	push	{r4, r7, lr}
 8003436:	b087      	sub	sp, #28
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	0008      	movs	r0, r1
 800343e:	0011      	movs	r1, r2
 8003440:	607b      	str	r3, [r7, #4]
 8003442:	240a      	movs	r4, #10
 8003444:	193b      	adds	r3, r7, r4
 8003446:	1c02      	adds	r2, r0, #0
 8003448:	801a      	strh	r2, [r3, #0]
 800344a:	2009      	movs	r0, #9
 800344c:	183b      	adds	r3, r7, r0
 800344e:	1c0a      	adds	r2, r1, #0
 8003450:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003452:	193b      	adds	r3, r7, r4
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	059b      	lsls	r3, r3, #22
 8003458:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800345a:	183b      	adds	r3, r7, r0
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	0419      	lsls	r1, r3, #16
 8003460:	23ff      	movs	r3, #255	@ 0xff
 8003462:	041b      	lsls	r3, r3, #16
 8003464:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003466:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800346c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800346e:	4313      	orrs	r3, r2
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	085b      	lsrs	r3, r3, #1
 8003474:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800347e:	0d51      	lsrs	r1, r2, #21
 8003480:	2280      	movs	r2, #128	@ 0x80
 8003482:	00d2      	lsls	r2, r2, #3
 8003484:	400a      	ands	r2, r1
 8003486:	4907      	ldr	r1, [pc, #28]	@ (80034a4 <I2C_TransferConfig+0x70>)
 8003488:	430a      	orrs	r2, r1
 800348a:	43d2      	mvns	r2, r2
 800348c:	401a      	ands	r2, r3
 800348e:	0011      	movs	r1, r2
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	697a      	ldr	r2, [r7, #20]
 8003496:	430a      	orrs	r2, r1
 8003498:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800349a:	46c0      	nop			@ (mov r8, r8)
 800349c:	46bd      	mov	sp, r7
 800349e:	b007      	add	sp, #28
 80034a0:	bd90      	pop	{r4, r7, pc}
 80034a2:	46c0      	nop			@ (mov r8, r8)
 80034a4:	03ff63ff 	.word	0x03ff63ff

080034a8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	000a      	movs	r2, r1
 80034b2:	1cbb      	adds	r3, r7, #2
 80034b4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80034b6:	2300      	movs	r3, #0
 80034b8:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034be:	4b3c      	ldr	r3, [pc, #240]	@ (80035b0 <I2C_Enable_IRQ+0x108>)
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d035      	beq.n	8003530 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80034c8:	4b3a      	ldr	r3, [pc, #232]	@ (80035b4 <I2C_Enable_IRQ+0x10c>)
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d030      	beq.n	8003530 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80034d2:	4b39      	ldr	r3, [pc, #228]	@ (80035b8 <I2C_Enable_IRQ+0x110>)
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d02b      	beq.n	8003530 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80034d8:	1cbb      	adds	r3, r7, #2
 80034da:	2200      	movs	r2, #0
 80034dc:	5e9b      	ldrsh	r3, [r3, r2]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	da03      	bge.n	80034ea <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	22b8      	movs	r2, #184	@ 0xb8
 80034e6:	4313      	orrs	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80034ea:	1cbb      	adds	r3, r7, #2
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	2201      	movs	r2, #1
 80034f0:	4013      	ands	r3, r2
 80034f2:	d003      	beq.n	80034fc <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	22f2      	movs	r2, #242	@ 0xf2
 80034f8:	4313      	orrs	r3, r2
 80034fa:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80034fc:	1cbb      	adds	r3, r7, #2
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	2202      	movs	r2, #2
 8003502:	4013      	ands	r3, r2
 8003504:	d003      	beq.n	800350e <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	22f4      	movs	r2, #244	@ 0xf4
 800350a:	4313      	orrs	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800350e:	1cbb      	adds	r3, r7, #2
 8003510:	881b      	ldrh	r3, [r3, #0]
 8003512:	2b10      	cmp	r3, #16
 8003514:	d103      	bne.n	800351e <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2290      	movs	r2, #144	@ 0x90
 800351a:	4313      	orrs	r3, r2
 800351c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800351e:	1cbb      	adds	r3, r7, #2
 8003520:	881b      	ldrh	r3, [r3, #0]
 8003522:	2b20      	cmp	r3, #32
 8003524:	d137      	bne.n	8003596 <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2220      	movs	r2, #32
 800352a:	4313      	orrs	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800352e:	e032      	b.n	8003596 <I2C_Enable_IRQ+0xee>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003530:	1cbb      	adds	r3, r7, #2
 8003532:	2200      	movs	r2, #0
 8003534:	5e9b      	ldrsh	r3, [r3, r2]
 8003536:	2b00      	cmp	r3, #0
 8003538:	da03      	bge.n	8003542 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	22b8      	movs	r2, #184	@ 0xb8
 800353e:	4313      	orrs	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003542:	1cbb      	adds	r3, r7, #2
 8003544:	881b      	ldrh	r3, [r3, #0]
 8003546:	2201      	movs	r2, #1
 8003548:	4013      	ands	r3, r2
 800354a:	d003      	beq.n	8003554 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	22f2      	movs	r2, #242	@ 0xf2
 8003550:	4313      	orrs	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003554:	1cbb      	adds	r3, r7, #2
 8003556:	881b      	ldrh	r3, [r3, #0]
 8003558:	2202      	movs	r2, #2
 800355a:	4013      	ands	r3, r2
 800355c:	d003      	beq.n	8003566 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	22f4      	movs	r2, #244	@ 0xf4
 8003562:	4313      	orrs	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003566:	1cbb      	adds	r3, r7, #2
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	2b10      	cmp	r3, #16
 800356c:	d103      	bne.n	8003576 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2290      	movs	r2, #144	@ 0x90
 8003572:	4313      	orrs	r3, r2
 8003574:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003576:	1cbb      	adds	r3, r7, #2
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	2b20      	cmp	r3, #32
 800357c:	d103      	bne.n	8003586 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2260      	movs	r2, #96	@ 0x60
 8003582:	4313      	orrs	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003586:	1cbb      	adds	r3, r7, #2
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	2b40      	cmp	r3, #64	@ 0x40
 800358c:	d103      	bne.n	8003596 <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2240      	movs	r2, #64	@ 0x40
 8003592:	4313      	orrs	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	6819      	ldr	r1, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	601a      	str	r2, [r3, #0]
}
 80035a6:	46c0      	nop			@ (mov r8, r8)
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b004      	add	sp, #16
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	0800226d 	.word	0x0800226d
 80035b4:	0800275d 	.word	0x0800275d
 80035b8:	080024a1 	.word	0x080024a1

080035bc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	000a      	movs	r2, r1
 80035c6:	1cbb      	adds	r3, r7, #2
 80035c8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80035ce:	1cbb      	adds	r3, r7, #2
 80035d0:	881b      	ldrh	r3, [r3, #0]
 80035d2:	2201      	movs	r2, #1
 80035d4:	4013      	ands	r3, r2
 80035d6:	d010      	beq.n	80035fa <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2242      	movs	r2, #66	@ 0x42
 80035dc:	4313      	orrs	r3, r2
 80035de:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2241      	movs	r2, #65	@ 0x41
 80035e4:	5c9b      	ldrb	r3, [r3, r2]
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	001a      	movs	r2, r3
 80035ea:	2328      	movs	r3, #40	@ 0x28
 80035ec:	4013      	ands	r3, r2
 80035ee:	2b28      	cmp	r3, #40	@ 0x28
 80035f0:	d003      	beq.n	80035fa <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	22b0      	movs	r2, #176	@ 0xb0
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80035fa:	1cbb      	adds	r3, r7, #2
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	2202      	movs	r2, #2
 8003600:	4013      	ands	r3, r2
 8003602:	d010      	beq.n	8003626 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2244      	movs	r2, #68	@ 0x44
 8003608:	4313      	orrs	r3, r2
 800360a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2241      	movs	r2, #65	@ 0x41
 8003610:	5c9b      	ldrb	r3, [r3, r2]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	001a      	movs	r2, r3
 8003616:	2328      	movs	r3, #40	@ 0x28
 8003618:	4013      	ands	r3, r2
 800361a:	2b28      	cmp	r3, #40	@ 0x28
 800361c:	d003      	beq.n	8003626 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	22b0      	movs	r2, #176	@ 0xb0
 8003622:	4313      	orrs	r3, r2
 8003624:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003626:	1cbb      	adds	r3, r7, #2
 8003628:	2200      	movs	r2, #0
 800362a:	5e9b      	ldrsh	r3, [r3, r2]
 800362c:	2b00      	cmp	r3, #0
 800362e:	da03      	bge.n	8003638 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	22b8      	movs	r2, #184	@ 0xb8
 8003634:	4313      	orrs	r3, r2
 8003636:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003638:	1cbb      	adds	r3, r7, #2
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	2b10      	cmp	r3, #16
 800363e:	d103      	bne.n	8003648 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2290      	movs	r2, #144	@ 0x90
 8003644:	4313      	orrs	r3, r2
 8003646:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003648:	1cbb      	adds	r3, r7, #2
 800364a:	881b      	ldrh	r3, [r3, #0]
 800364c:	2b20      	cmp	r3, #32
 800364e:	d103      	bne.n	8003658 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2220      	movs	r2, #32
 8003654:	4313      	orrs	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003658:	1cbb      	adds	r3, r7, #2
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	2b40      	cmp	r3, #64	@ 0x40
 800365e:	d103      	bne.n	8003668 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2240      	movs	r2, #64	@ 0x40
 8003664:	4313      	orrs	r3, r2
 8003666:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	43d9      	mvns	r1, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	400a      	ands	r2, r1
 8003678:	601a      	str	r2, [r3, #0]
}
 800367a:	46c0      	nop			@ (mov r8, r8)
 800367c:	46bd      	mov	sp, r7
 800367e:	b004      	add	sp, #16
 8003680:	bd80      	pop	{r7, pc}
	...

08003684 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2241      	movs	r2, #65	@ 0x41
 8003692:	5c9b      	ldrb	r3, [r3, r2]
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2b20      	cmp	r3, #32
 8003698:	d138      	bne.n	800370c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2240      	movs	r2, #64	@ 0x40
 800369e:	5c9b      	ldrb	r3, [r3, r2]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d101      	bne.n	80036a8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036a4:	2302      	movs	r3, #2
 80036a6:	e032      	b.n	800370e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2240      	movs	r2, #64	@ 0x40
 80036ac:	2101      	movs	r1, #1
 80036ae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2241      	movs	r2, #65	@ 0x41
 80036b4:	2124      	movs	r1, #36	@ 0x24
 80036b6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2101      	movs	r1, #1
 80036c4:	438a      	bics	r2, r1
 80036c6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4911      	ldr	r1, [pc, #68]	@ (8003718 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80036d4:	400a      	ands	r2, r1
 80036d6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6819      	ldr	r1, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2101      	movs	r1, #1
 80036f4:	430a      	orrs	r2, r1
 80036f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2241      	movs	r2, #65	@ 0x41
 80036fc:	2120      	movs	r1, #32
 80036fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2240      	movs	r2, #64	@ 0x40
 8003704:	2100      	movs	r1, #0
 8003706:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003708:	2300      	movs	r3, #0
 800370a:	e000      	b.n	800370e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800370c:	2302      	movs	r3, #2
  }
}
 800370e:	0018      	movs	r0, r3
 8003710:	46bd      	mov	sp, r7
 8003712:	b002      	add	sp, #8
 8003714:	bd80      	pop	{r7, pc}
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	ffffefff 	.word	0xffffefff

0800371c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2241      	movs	r2, #65	@ 0x41
 800372a:	5c9b      	ldrb	r3, [r3, r2]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b20      	cmp	r3, #32
 8003730:	d139      	bne.n	80037a6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2240      	movs	r2, #64	@ 0x40
 8003736:	5c9b      	ldrb	r3, [r3, r2]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800373c:	2302      	movs	r3, #2
 800373e:	e033      	b.n	80037a8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2240      	movs	r2, #64	@ 0x40
 8003744:	2101      	movs	r1, #1
 8003746:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2241      	movs	r2, #65	@ 0x41
 800374c:	2124      	movs	r1, #36	@ 0x24
 800374e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2101      	movs	r1, #1
 800375c:	438a      	bics	r2, r1
 800375e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4a11      	ldr	r2, [pc, #68]	@ (80037b0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800376c:	4013      	ands	r3, r2
 800376e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	021b      	lsls	r3, r3, #8
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2101      	movs	r1, #1
 800378e:	430a      	orrs	r2, r1
 8003790:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2241      	movs	r2, #65	@ 0x41
 8003796:	2120      	movs	r1, #32
 8003798:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2240      	movs	r2, #64	@ 0x40
 800379e:	2100      	movs	r1, #0
 80037a0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80037a2:	2300      	movs	r3, #0
 80037a4:	e000      	b.n	80037a8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037a6:	2302      	movs	r3, #2
  }
}
 80037a8:	0018      	movs	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	b004      	add	sp, #16
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	fffff0ff 	.word	0xfffff0ff

080037b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037b4:	b5b0      	push	{r4, r5, r7, lr}
 80037b6:	b08a      	sub	sp, #40	@ 0x28
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d102      	bne.n	80037c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	f000 fbaf 	bl	8003f26 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037c8:	4bcf      	ldr	r3, [pc, #828]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	220c      	movs	r2, #12
 80037ce:	4013      	ands	r3, r2
 80037d0:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037d2:	4bcd      	ldr	r3, [pc, #820]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80037d4:	68da      	ldr	r2, [r3, #12]
 80037d6:	2380      	movs	r3, #128	@ 0x80
 80037d8:	025b      	lsls	r3, r3, #9
 80037da:	4013      	ands	r3, r2
 80037dc:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2201      	movs	r2, #1
 80037e4:	4013      	ands	r3, r2
 80037e6:	d100      	bne.n	80037ea <HAL_RCC_OscConfig+0x36>
 80037e8:	e07e      	b.n	80038e8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	d007      	beq.n	8003800 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037f0:	6a3b      	ldr	r3, [r7, #32]
 80037f2:	2b0c      	cmp	r3, #12
 80037f4:	d112      	bne.n	800381c <HAL_RCC_OscConfig+0x68>
 80037f6:	69fa      	ldr	r2, [r7, #28]
 80037f8:	2380      	movs	r3, #128	@ 0x80
 80037fa:	025b      	lsls	r3, r3, #9
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d10d      	bne.n	800381c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003800:	4bc1      	ldr	r3, [pc, #772]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	2380      	movs	r3, #128	@ 0x80
 8003806:	029b      	lsls	r3, r3, #10
 8003808:	4013      	ands	r3, r2
 800380a:	d100      	bne.n	800380e <HAL_RCC_OscConfig+0x5a>
 800380c:	e06b      	b.n	80038e6 <HAL_RCC_OscConfig+0x132>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d167      	bne.n	80038e6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	f000 fb85 	bl	8003f26 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685a      	ldr	r2, [r3, #4]
 8003820:	2380      	movs	r3, #128	@ 0x80
 8003822:	025b      	lsls	r3, r3, #9
 8003824:	429a      	cmp	r2, r3
 8003826:	d107      	bne.n	8003838 <HAL_RCC_OscConfig+0x84>
 8003828:	4bb7      	ldr	r3, [pc, #732]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	4bb6      	ldr	r3, [pc, #728]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 800382e:	2180      	movs	r1, #128	@ 0x80
 8003830:	0249      	lsls	r1, r1, #9
 8003832:	430a      	orrs	r2, r1
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	e027      	b.n	8003888 <HAL_RCC_OscConfig+0xd4>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	23a0      	movs	r3, #160	@ 0xa0
 800383e:	02db      	lsls	r3, r3, #11
 8003840:	429a      	cmp	r2, r3
 8003842:	d10e      	bne.n	8003862 <HAL_RCC_OscConfig+0xae>
 8003844:	4bb0      	ldr	r3, [pc, #704]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	4baf      	ldr	r3, [pc, #700]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 800384a:	2180      	movs	r1, #128	@ 0x80
 800384c:	02c9      	lsls	r1, r1, #11
 800384e:	430a      	orrs	r2, r1
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	4bad      	ldr	r3, [pc, #692]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	4bac      	ldr	r3, [pc, #688]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003858:	2180      	movs	r1, #128	@ 0x80
 800385a:	0249      	lsls	r1, r1, #9
 800385c:	430a      	orrs	r2, r1
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	e012      	b.n	8003888 <HAL_RCC_OscConfig+0xd4>
 8003862:	4ba9      	ldr	r3, [pc, #676]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	4ba8      	ldr	r3, [pc, #672]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003868:	49a8      	ldr	r1, [pc, #672]	@ (8003b0c <HAL_RCC_OscConfig+0x358>)
 800386a:	400a      	ands	r2, r1
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	4ba6      	ldr	r3, [pc, #664]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	2380      	movs	r3, #128	@ 0x80
 8003874:	025b      	lsls	r3, r3, #9
 8003876:	4013      	ands	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4ba2      	ldr	r3, [pc, #648]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	4ba1      	ldr	r3, [pc, #644]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003882:	49a3      	ldr	r1, [pc, #652]	@ (8003b10 <HAL_RCC_OscConfig+0x35c>)
 8003884:	400a      	ands	r2, r1
 8003886:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d015      	beq.n	80038bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003890:	f7fd fcb6 	bl	8001200 <HAL_GetTick>
 8003894:	0003      	movs	r3, r0
 8003896:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003898:	e009      	b.n	80038ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800389a:	f7fd fcb1 	bl	8001200 <HAL_GetTick>
 800389e:	0002      	movs	r2, r0
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b64      	cmp	r3, #100	@ 0x64
 80038a6:	d902      	bls.n	80038ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	f000 fb3c 	bl	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038ae:	4b96      	ldr	r3, [pc, #600]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	2380      	movs	r3, #128	@ 0x80
 80038b4:	029b      	lsls	r3, r3, #10
 80038b6:	4013      	ands	r3, r2
 80038b8:	d0ef      	beq.n	800389a <HAL_RCC_OscConfig+0xe6>
 80038ba:	e015      	b.n	80038e8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038bc:	f7fd fca0 	bl	8001200 <HAL_GetTick>
 80038c0:	0003      	movs	r3, r0
 80038c2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038c6:	f7fd fc9b 	bl	8001200 <HAL_GetTick>
 80038ca:	0002      	movs	r2, r0
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b64      	cmp	r3, #100	@ 0x64
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e326      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80038d8:	4b8b      	ldr	r3, [pc, #556]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	2380      	movs	r3, #128	@ 0x80
 80038de:	029b      	lsls	r3, r3, #10
 80038e0:	4013      	ands	r3, r2
 80038e2:	d1f0      	bne.n	80038c6 <HAL_RCC_OscConfig+0x112>
 80038e4:	e000      	b.n	80038e8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2202      	movs	r2, #2
 80038ee:	4013      	ands	r3, r2
 80038f0:	d100      	bne.n	80038f4 <HAL_RCC_OscConfig+0x140>
 80038f2:	e08b      	b.n	8003a0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038fa:	6a3b      	ldr	r3, [r7, #32]
 80038fc:	2b04      	cmp	r3, #4
 80038fe:	d005      	beq.n	800390c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003900:	6a3b      	ldr	r3, [r7, #32]
 8003902:	2b0c      	cmp	r3, #12
 8003904:	d13e      	bne.n	8003984 <HAL_RCC_OscConfig+0x1d0>
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d13b      	bne.n	8003984 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800390c:	4b7e      	ldr	r3, [pc, #504]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2204      	movs	r2, #4
 8003912:	4013      	ands	r3, r2
 8003914:	d004      	beq.n	8003920 <HAL_RCC_OscConfig+0x16c>
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d101      	bne.n	8003920 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e302      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003920:	4b79      	ldr	r3, [pc, #484]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	4a7b      	ldr	r2, [pc, #492]	@ (8003b14 <HAL_RCC_OscConfig+0x360>)
 8003926:	4013      	ands	r3, r2
 8003928:	0019      	movs	r1, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	021a      	lsls	r2, r3, #8
 8003930:	4b75      	ldr	r3, [pc, #468]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003932:	430a      	orrs	r2, r1
 8003934:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003936:	4b74      	ldr	r3, [pc, #464]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2209      	movs	r2, #9
 800393c:	4393      	bics	r3, r2
 800393e:	0019      	movs	r1, r3
 8003940:	4b71      	ldr	r3, [pc, #452]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	430a      	orrs	r2, r1
 8003946:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003948:	f000 fc40 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 800394c:	0001      	movs	r1, r0
 800394e:	4b6e      	ldr	r3, [pc, #440]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	091b      	lsrs	r3, r3, #4
 8003954:	220f      	movs	r2, #15
 8003956:	4013      	ands	r3, r2
 8003958:	4a6f      	ldr	r2, [pc, #444]	@ (8003b18 <HAL_RCC_OscConfig+0x364>)
 800395a:	5cd3      	ldrb	r3, [r2, r3]
 800395c:	000a      	movs	r2, r1
 800395e:	40da      	lsrs	r2, r3
 8003960:	4b6e      	ldr	r3, [pc, #440]	@ (8003b1c <HAL_RCC_OscConfig+0x368>)
 8003962:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003964:	4b6e      	ldr	r3, [pc, #440]	@ (8003b20 <HAL_RCC_OscConfig+0x36c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2513      	movs	r5, #19
 800396a:	197c      	adds	r4, r7, r5
 800396c:	0018      	movs	r0, r3
 800396e:	f7fd fc01 	bl	8001174 <HAL_InitTick>
 8003972:	0003      	movs	r3, r0
 8003974:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003976:	197b      	adds	r3, r7, r5
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d046      	beq.n	8003a0c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800397e:	197b      	adds	r3, r7, r5
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	e2d0      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d027      	beq.n	80039da <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800398a:	4b5f      	ldr	r3, [pc, #380]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2209      	movs	r2, #9
 8003990:	4393      	bics	r3, r2
 8003992:	0019      	movs	r1, r3
 8003994:	4b5c      	ldr	r3, [pc, #368]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	430a      	orrs	r2, r1
 800399a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399c:	f7fd fc30 	bl	8001200 <HAL_GetTick>
 80039a0:	0003      	movs	r3, r0
 80039a2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039a6:	f7fd fc2b 	bl	8001200 <HAL_GetTick>
 80039aa:	0002      	movs	r2, r0
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e2b6      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039b8:	4b53      	ldr	r3, [pc, #332]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2204      	movs	r2, #4
 80039be:	4013      	ands	r3, r2
 80039c0:	d0f1      	beq.n	80039a6 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c2:	4b51      	ldr	r3, [pc, #324]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	4a53      	ldr	r2, [pc, #332]	@ (8003b14 <HAL_RCC_OscConfig+0x360>)
 80039c8:	4013      	ands	r3, r2
 80039ca:	0019      	movs	r1, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	021a      	lsls	r2, r3, #8
 80039d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80039d4:	430a      	orrs	r2, r1
 80039d6:	605a      	str	r2, [r3, #4]
 80039d8:	e018      	b.n	8003a0c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039da:	4b4b      	ldr	r3, [pc, #300]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	4b4a      	ldr	r3, [pc, #296]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 80039e0:	2101      	movs	r1, #1
 80039e2:	438a      	bics	r2, r1
 80039e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e6:	f7fd fc0b 	bl	8001200 <HAL_GetTick>
 80039ea:	0003      	movs	r3, r0
 80039ec:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80039ee:	e008      	b.n	8003a02 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039f0:	f7fd fc06 	bl	8001200 <HAL_GetTick>
 80039f4:	0002      	movs	r2, r0
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d901      	bls.n	8003a02 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e291      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003a02:	4b41      	ldr	r3, [pc, #260]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2204      	movs	r2, #4
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d1f1      	bne.n	80039f0 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2210      	movs	r2, #16
 8003a12:	4013      	ands	r3, r2
 8003a14:	d100      	bne.n	8003a18 <HAL_RCC_OscConfig+0x264>
 8003a16:	e0a1      	b.n	8003b5c <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d140      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a1e:	4b3a      	ldr	r3, [pc, #232]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	2380      	movs	r3, #128	@ 0x80
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4013      	ands	r3, r2
 8003a28:	d005      	beq.n	8003a36 <HAL_RCC_OscConfig+0x282>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	69db      	ldr	r3, [r3, #28]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e277      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a36:	4b34      	ldr	r3, [pc, #208]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	4a3a      	ldr	r2, [pc, #232]	@ (8003b24 <HAL_RCC_OscConfig+0x370>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	0019      	movs	r1, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a44:	4b30      	ldr	r3, [pc, #192]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003a46:	430a      	orrs	r2, r1
 8003a48:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	021b      	lsls	r3, r3, #8
 8003a50:	0a19      	lsrs	r1, r3, #8
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	061a      	lsls	r2, r3, #24
 8003a58:	4b2b      	ldr	r3, [pc, #172]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	0b5b      	lsrs	r3, r3, #13
 8003a64:	3301      	adds	r3, #1
 8003a66:	2280      	movs	r2, #128	@ 0x80
 8003a68:	0212      	lsls	r2, r2, #8
 8003a6a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003a6c:	4b26      	ldr	r3, [pc, #152]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	210f      	movs	r1, #15
 8003a74:	400b      	ands	r3, r1
 8003a76:	4928      	ldr	r1, [pc, #160]	@ (8003b18 <HAL_RCC_OscConfig+0x364>)
 8003a78:	5ccb      	ldrb	r3, [r1, r3]
 8003a7a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003a7c:	4b27      	ldr	r3, [pc, #156]	@ (8003b1c <HAL_RCC_OscConfig+0x368>)
 8003a7e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003a80:	4b27      	ldr	r3, [pc, #156]	@ (8003b20 <HAL_RCC_OscConfig+0x36c>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2513      	movs	r5, #19
 8003a86:	197c      	adds	r4, r7, r5
 8003a88:	0018      	movs	r0, r3
 8003a8a:	f7fd fb73 	bl	8001174 <HAL_InitTick>
 8003a8e:	0003      	movs	r3, r0
 8003a90:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003a92:	197b      	adds	r3, r7, r5
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d060      	beq.n	8003b5c <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8003a9a:	197b      	adds	r3, r7, r5
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	e242      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d03f      	beq.n	8003b28 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003aa8:	4b17      	ldr	r3, [pc, #92]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	4b16      	ldr	r3, [pc, #88]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003aae:	2180      	movs	r1, #128	@ 0x80
 8003ab0:	0049      	lsls	r1, r1, #1
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab6:	f7fd fba3 	bl	8001200 <HAL_GetTick>
 8003aba:	0003      	movs	r3, r0
 8003abc:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ac0:	f7fd fb9e 	bl	8001200 <HAL_GetTick>
 8003ac4:	0002      	movs	r2, r0
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e229      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	2380      	movs	r3, #128	@ 0x80
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	4013      	ands	r3, r2
 8003adc:	d0f0      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ade:	4b0a      	ldr	r3, [pc, #40]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	4a10      	ldr	r2, [pc, #64]	@ (8003b24 <HAL_RCC_OscConfig+0x370>)
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	0019      	movs	r1, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003aec:	4b06      	ldr	r3, [pc, #24]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003aee:	430a      	orrs	r2, r1
 8003af0:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003af2:	4b05      	ldr	r3, [pc, #20]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	021b      	lsls	r3, r3, #8
 8003af8:	0a19      	lsrs	r1, r3, #8
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	061a      	lsls	r2, r3, #24
 8003b00:	4b01      	ldr	r3, [pc, #4]	@ (8003b08 <HAL_RCC_OscConfig+0x354>)
 8003b02:	430a      	orrs	r2, r1
 8003b04:	605a      	str	r2, [r3, #4]
 8003b06:	e029      	b.n	8003b5c <HAL_RCC_OscConfig+0x3a8>
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	fffeffff 	.word	0xfffeffff
 8003b10:	fffbffff 	.word	0xfffbffff
 8003b14:	ffffe0ff 	.word	0xffffe0ff
 8003b18:	080062e8 	.word	0x080062e8
 8003b1c:	20000000 	.word	0x20000000
 8003b20:	20000004 	.word	0x20000004
 8003b24:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b28:	4bbd      	ldr	r3, [pc, #756]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	4bbc      	ldr	r3, [pc, #752]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003b2e:	49bd      	ldr	r1, [pc, #756]	@ (8003e24 <HAL_RCC_OscConfig+0x670>)
 8003b30:	400a      	ands	r2, r1
 8003b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b34:	f7fd fb64 	bl	8001200 <HAL_GetTick>
 8003b38:	0003      	movs	r3, r0
 8003b3a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003b3c:	e008      	b.n	8003b50 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b3e:	f7fd fb5f 	bl	8001200 <HAL_GetTick>
 8003b42:	0002      	movs	r2, r0
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e1ea      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003b50:	4bb3      	ldr	r3, [pc, #716]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	2380      	movs	r3, #128	@ 0x80
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d1f0      	bne.n	8003b3e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2208      	movs	r2, #8
 8003b62:	4013      	ands	r3, r2
 8003b64:	d036      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d019      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b6e:	4bac      	ldr	r3, [pc, #688]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003b70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b72:	4bab      	ldr	r3, [pc, #684]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003b74:	2101      	movs	r1, #1
 8003b76:	430a      	orrs	r2, r1
 8003b78:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b7a:	f7fd fb41 	bl	8001200 <HAL_GetTick>
 8003b7e:	0003      	movs	r3, r0
 8003b80:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b84:	f7fd fb3c 	bl	8001200 <HAL_GetTick>
 8003b88:	0002      	movs	r2, r0
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e1c7      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b96:	4ba2      	ldr	r3, [pc, #648]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003b98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d0f1      	beq.n	8003b84 <HAL_RCC_OscConfig+0x3d0>
 8003ba0:	e018      	b.n	8003bd4 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ba2:	4b9f      	ldr	r3, [pc, #636]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003ba4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ba6:	4b9e      	ldr	r3, [pc, #632]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003ba8:	2101      	movs	r1, #1
 8003baa:	438a      	bics	r2, r1
 8003bac:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bae:	f7fd fb27 	bl	8001200 <HAL_GetTick>
 8003bb2:	0003      	movs	r3, r0
 8003bb4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bb8:	f7fd fb22 	bl	8001200 <HAL_GetTick>
 8003bbc:	0002      	movs	r2, r0
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e1ad      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003bca:	4b95      	ldr	r3, [pc, #596]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003bcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bce:	2202      	movs	r2, #2
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d1f1      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2204      	movs	r2, #4
 8003bda:	4013      	ands	r3, r2
 8003bdc:	d100      	bne.n	8003be0 <HAL_RCC_OscConfig+0x42c>
 8003bde:	e0ae      	b.n	8003d3e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003be0:	2027      	movs	r0, #39	@ 0x27
 8003be2:	183b      	adds	r3, r7, r0
 8003be4:	2200      	movs	r2, #0
 8003be6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003be8:	4b8d      	ldr	r3, [pc, #564]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003bea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bec:	2380      	movs	r3, #128	@ 0x80
 8003bee:	055b      	lsls	r3, r3, #21
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	d109      	bne.n	8003c08 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bf4:	4b8a      	ldr	r3, [pc, #552]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003bf6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bf8:	4b89      	ldr	r3, [pc, #548]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003bfa:	2180      	movs	r1, #128	@ 0x80
 8003bfc:	0549      	lsls	r1, r1, #21
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003c02:	183b      	adds	r3, r7, r0
 8003c04:	2201      	movs	r2, #1
 8003c06:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c08:	4b87      	ldr	r3, [pc, #540]	@ (8003e28 <HAL_RCC_OscConfig+0x674>)
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	2380      	movs	r3, #128	@ 0x80
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	4013      	ands	r3, r2
 8003c12:	d11a      	bne.n	8003c4a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c14:	4b84      	ldr	r3, [pc, #528]	@ (8003e28 <HAL_RCC_OscConfig+0x674>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	4b83      	ldr	r3, [pc, #524]	@ (8003e28 <HAL_RCC_OscConfig+0x674>)
 8003c1a:	2180      	movs	r1, #128	@ 0x80
 8003c1c:	0049      	lsls	r1, r1, #1
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c22:	f7fd faed 	bl	8001200 <HAL_GetTick>
 8003c26:	0003      	movs	r3, r0
 8003c28:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c2c:	f7fd fae8 	bl	8001200 <HAL_GetTick>
 8003c30:	0002      	movs	r2, r0
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	@ 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e173      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3e:	4b7a      	ldr	r3, [pc, #488]	@ (8003e28 <HAL_RCC_OscConfig+0x674>)
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	2380      	movs	r3, #128	@ 0x80
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	4013      	ands	r3, r2
 8003c48:	d0f0      	beq.n	8003c2c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	689a      	ldr	r2, [r3, #8]
 8003c4e:	2380      	movs	r3, #128	@ 0x80
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d107      	bne.n	8003c66 <HAL_RCC_OscConfig+0x4b2>
 8003c56:	4b72      	ldr	r3, [pc, #456]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003c58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c5a:	4b71      	ldr	r3, [pc, #452]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003c5c:	2180      	movs	r1, #128	@ 0x80
 8003c5e:	0049      	lsls	r1, r1, #1
 8003c60:	430a      	orrs	r2, r1
 8003c62:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c64:	e031      	b.n	8003cca <HAL_RCC_OscConfig+0x516>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10c      	bne.n	8003c88 <HAL_RCC_OscConfig+0x4d4>
 8003c6e:	4b6c      	ldr	r3, [pc, #432]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003c70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c72:	4b6b      	ldr	r3, [pc, #428]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003c74:	496b      	ldr	r1, [pc, #428]	@ (8003e24 <HAL_RCC_OscConfig+0x670>)
 8003c76:	400a      	ands	r2, r1
 8003c78:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c7a:	4b69      	ldr	r3, [pc, #420]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003c7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c7e:	4b68      	ldr	r3, [pc, #416]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003c80:	496a      	ldr	r1, [pc, #424]	@ (8003e2c <HAL_RCC_OscConfig+0x678>)
 8003c82:	400a      	ands	r2, r1
 8003c84:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c86:	e020      	b.n	8003cca <HAL_RCC_OscConfig+0x516>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	23a0      	movs	r3, #160	@ 0xa0
 8003c8e:	00db      	lsls	r3, r3, #3
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d10e      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x4fe>
 8003c94:	4b62      	ldr	r3, [pc, #392]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003c96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c98:	4b61      	ldr	r3, [pc, #388]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003c9a:	2180      	movs	r1, #128	@ 0x80
 8003c9c:	00c9      	lsls	r1, r1, #3
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	651a      	str	r2, [r3, #80]	@ 0x50
 8003ca2:	4b5f      	ldr	r3, [pc, #380]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003ca4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ca6:	4b5e      	ldr	r3, [pc, #376]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003ca8:	2180      	movs	r1, #128	@ 0x80
 8003caa:	0049      	lsls	r1, r1, #1
 8003cac:	430a      	orrs	r2, r1
 8003cae:	651a      	str	r2, [r3, #80]	@ 0x50
 8003cb0:	e00b      	b.n	8003cca <HAL_RCC_OscConfig+0x516>
 8003cb2:	4b5b      	ldr	r3, [pc, #364]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003cb4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003cb6:	4b5a      	ldr	r3, [pc, #360]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003cb8:	495a      	ldr	r1, [pc, #360]	@ (8003e24 <HAL_RCC_OscConfig+0x670>)
 8003cba:	400a      	ands	r2, r1
 8003cbc:	651a      	str	r2, [r3, #80]	@ 0x50
 8003cbe:	4b58      	ldr	r3, [pc, #352]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003cc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003cc2:	4b57      	ldr	r3, [pc, #348]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003cc4:	4959      	ldr	r1, [pc, #356]	@ (8003e2c <HAL_RCC_OscConfig+0x678>)
 8003cc6:	400a      	ands	r2, r1
 8003cc8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d015      	beq.n	8003cfe <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cd2:	f7fd fa95 	bl	8001200 <HAL_GetTick>
 8003cd6:	0003      	movs	r3, r0
 8003cd8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cda:	e009      	b.n	8003cf0 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cdc:	f7fd fa90 	bl	8001200 <HAL_GetTick>
 8003ce0:	0002      	movs	r2, r0
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	4a52      	ldr	r2, [pc, #328]	@ (8003e30 <HAL_RCC_OscConfig+0x67c>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e11a      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cf0:	4b4b      	ldr	r3, [pc, #300]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003cf2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003cf4:	2380      	movs	r3, #128	@ 0x80
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	d0ef      	beq.n	8003cdc <HAL_RCC_OscConfig+0x528>
 8003cfc:	e014      	b.n	8003d28 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cfe:	f7fd fa7f 	bl	8001200 <HAL_GetTick>
 8003d02:	0003      	movs	r3, r0
 8003d04:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d06:	e009      	b.n	8003d1c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d08:	f7fd fa7a 	bl	8001200 <HAL_GetTick>
 8003d0c:	0002      	movs	r2, r0
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	4a47      	ldr	r2, [pc, #284]	@ (8003e30 <HAL_RCC_OscConfig+0x67c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d901      	bls.n	8003d1c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e104      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d1c:	4b40      	ldr	r3, [pc, #256]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003d1e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d20:	2380      	movs	r3, #128	@ 0x80
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4013      	ands	r3, r2
 8003d26:	d1ef      	bne.n	8003d08 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d28:	2327      	movs	r3, #39	@ 0x27
 8003d2a:	18fb      	adds	r3, r7, r3
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d105      	bne.n	8003d3e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d32:	4b3b      	ldr	r3, [pc, #236]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003d34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d36:	4b3a      	ldr	r3, [pc, #232]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003d38:	493e      	ldr	r1, [pc, #248]	@ (8003e34 <HAL_RCC_OscConfig+0x680>)
 8003d3a:	400a      	ands	r2, r1
 8003d3c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2220      	movs	r2, #32
 8003d44:	4013      	ands	r3, r2
 8003d46:	d049      	beq.n	8003ddc <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d026      	beq.n	8003d9e <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003d50:	4b33      	ldr	r3, [pc, #204]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	4b32      	ldr	r3, [pc, #200]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003d56:	2101      	movs	r1, #1
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	609a      	str	r2, [r3, #8]
 8003d5c:	4b30      	ldr	r3, [pc, #192]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003d5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d60:	4b2f      	ldr	r3, [pc, #188]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003d62:	2101      	movs	r1, #1
 8003d64:	430a      	orrs	r2, r1
 8003d66:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d68:	4b33      	ldr	r3, [pc, #204]	@ (8003e38 <HAL_RCC_OscConfig+0x684>)
 8003d6a:	6a1a      	ldr	r2, [r3, #32]
 8003d6c:	4b32      	ldr	r3, [pc, #200]	@ (8003e38 <HAL_RCC_OscConfig+0x684>)
 8003d6e:	2180      	movs	r1, #128	@ 0x80
 8003d70:	0189      	lsls	r1, r1, #6
 8003d72:	430a      	orrs	r2, r1
 8003d74:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d76:	f7fd fa43 	bl	8001200 <HAL_GetTick>
 8003d7a:	0003      	movs	r3, r0
 8003d7c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d80:	f7fd fa3e 	bl	8001200 <HAL_GetTick>
 8003d84:	0002      	movs	r2, r0
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e0c9      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003d92:	4b23      	ldr	r3, [pc, #140]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	2202      	movs	r2, #2
 8003d98:	4013      	ands	r3, r2
 8003d9a:	d0f1      	beq.n	8003d80 <HAL_RCC_OscConfig+0x5cc>
 8003d9c:	e01e      	b.n	8003ddc <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003d9e:	4b20      	ldr	r3, [pc, #128]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	4b1f      	ldr	r3, [pc, #124]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003da4:	2101      	movs	r1, #1
 8003da6:	438a      	bics	r2, r1
 8003da8:	609a      	str	r2, [r3, #8]
 8003daa:	4b23      	ldr	r3, [pc, #140]	@ (8003e38 <HAL_RCC_OscConfig+0x684>)
 8003dac:	6a1a      	ldr	r2, [r3, #32]
 8003dae:	4b22      	ldr	r3, [pc, #136]	@ (8003e38 <HAL_RCC_OscConfig+0x684>)
 8003db0:	4922      	ldr	r1, [pc, #136]	@ (8003e3c <HAL_RCC_OscConfig+0x688>)
 8003db2:	400a      	ands	r2, r1
 8003db4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db6:	f7fd fa23 	bl	8001200 <HAL_GetTick>
 8003dba:	0003      	movs	r3, r0
 8003dbc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dc0:	f7fd fa1e 	bl	8001200 <HAL_GetTick>
 8003dc4:	0002      	movs	r2, r0
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e0a9      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003dd2:	4b13      	ldr	r3, [pc, #76]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d1f1      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d100      	bne.n	8003de6 <HAL_RCC_OscConfig+0x632>
 8003de4:	e09e      	b.n	8003f24 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003de6:	6a3b      	ldr	r3, [r7, #32]
 8003de8:	2b0c      	cmp	r3, #12
 8003dea:	d100      	bne.n	8003dee <HAL_RCC_OscConfig+0x63a>
 8003dec:	e077      	b.n	8003ede <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d158      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df6:	4b0a      	ldr	r3, [pc, #40]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	4b09      	ldr	r3, [pc, #36]	@ (8003e20 <HAL_RCC_OscConfig+0x66c>)
 8003dfc:	4910      	ldr	r1, [pc, #64]	@ (8003e40 <HAL_RCC_OscConfig+0x68c>)
 8003dfe:	400a      	ands	r2, r1
 8003e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e02:	f7fd f9fd 	bl	8001200 <HAL_GetTick>
 8003e06:	0003      	movs	r3, r0
 8003e08:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003e0a:	e01b      	b.n	8003e44 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e0c:	f7fd f9f8 	bl	8001200 <HAL_GetTick>
 8003e10:	0002      	movs	r2, r0
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d914      	bls.n	8003e44 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e083      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
 8003e1e:	46c0      	nop			@ (mov r8, r8)
 8003e20:	40021000 	.word	0x40021000
 8003e24:	fffffeff 	.word	0xfffffeff
 8003e28:	40007000 	.word	0x40007000
 8003e2c:	fffffbff 	.word	0xfffffbff
 8003e30:	00001388 	.word	0x00001388
 8003e34:	efffffff 	.word	0xefffffff
 8003e38:	40010000 	.word	0x40010000
 8003e3c:	ffffdfff 	.word	0xffffdfff
 8003e40:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003e44:	4b3a      	ldr	r3, [pc, #232]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	2380      	movs	r3, #128	@ 0x80
 8003e4a:	049b      	lsls	r3, r3, #18
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d1dd      	bne.n	8003e0c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e50:	4b37      	ldr	r3, [pc, #220]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	4a37      	ldr	r2, [pc, #220]	@ (8003f34 <HAL_RCC_OscConfig+0x780>)
 8003e56:	4013      	ands	r3, r2
 8003e58:	0019      	movs	r1, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	4b31      	ldr	r3, [pc, #196]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e70:	4b2f      	ldr	r3, [pc, #188]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	4b2e      	ldr	r3, [pc, #184]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003e76:	2180      	movs	r1, #128	@ 0x80
 8003e78:	0449      	lsls	r1, r1, #17
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7e:	f7fd f9bf 	bl	8001200 <HAL_GetTick>
 8003e82:	0003      	movs	r3, r0
 8003e84:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e88:	f7fd f9ba 	bl	8001200 <HAL_GetTick>
 8003e8c:	0002      	movs	r2, r0
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e045      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003e9a:	4b25      	ldr	r3, [pc, #148]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	2380      	movs	r3, #128	@ 0x80
 8003ea0:	049b      	lsls	r3, r3, #18
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0x6d4>
 8003ea6:	e03d      	b.n	8003f24 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ea8:	4b21      	ldr	r3, [pc, #132]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	4b20      	ldr	r3, [pc, #128]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003eae:	4922      	ldr	r1, [pc, #136]	@ (8003f38 <HAL_RCC_OscConfig+0x784>)
 8003eb0:	400a      	ands	r2, r1
 8003eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb4:	f7fd f9a4 	bl	8001200 <HAL_GetTick>
 8003eb8:	0003      	movs	r3, r0
 8003eba:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003ebc:	e008      	b.n	8003ed0 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ebe:	f7fd f99f 	bl	8001200 <HAL_GetTick>
 8003ec2:	0002      	movs	r2, r0
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e02a      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003ed0:	4b17      	ldr	r3, [pc, #92]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	2380      	movs	r3, #128	@ 0x80
 8003ed6:	049b      	lsls	r3, r3, #18
 8003ed8:	4013      	ands	r3, r2
 8003eda:	d1f0      	bne.n	8003ebe <HAL_RCC_OscConfig+0x70a>
 8003edc:	e022      	b.n	8003f24 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d101      	bne.n	8003eea <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e01d      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003eea:	4b11      	ldr	r3, [pc, #68]	@ (8003f30 <HAL_RCC_OscConfig+0x77c>)
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ef0:	69fa      	ldr	r2, [r7, #28]
 8003ef2:	2380      	movs	r3, #128	@ 0x80
 8003ef4:	025b      	lsls	r3, r3, #9
 8003ef6:	401a      	ands	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d10f      	bne.n	8003f20 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003f00:	69fa      	ldr	r2, [r7, #28]
 8003f02:	23f0      	movs	r3, #240	@ 0xf0
 8003f04:	039b      	lsls	r3, r3, #14
 8003f06:	401a      	ands	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d107      	bne.n	8003f20 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003f10:	69fa      	ldr	r2, [r7, #28]
 8003f12:	23c0      	movs	r3, #192	@ 0xc0
 8003f14:	041b      	lsls	r3, r3, #16
 8003f16:	401a      	ands	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e000      	b.n	8003f26 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	0018      	movs	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	b00a      	add	sp, #40	@ 0x28
 8003f2c:	bdb0      	pop	{r4, r5, r7, pc}
 8003f2e:	46c0      	nop			@ (mov r8, r8)
 8003f30:	40021000 	.word	0x40021000
 8003f34:	ff02ffff 	.word	0xff02ffff
 8003f38:	feffffff 	.word	0xfeffffff

08003f3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f3c:	b5b0      	push	{r4, r5, r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e128      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f50:	4b96      	ldr	r3, [pc, #600]	@ (80041ac <HAL_RCC_ClockConfig+0x270>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2201      	movs	r2, #1
 8003f56:	4013      	ands	r3, r2
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d91e      	bls.n	8003f9c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5e:	4b93      	ldr	r3, [pc, #588]	@ (80041ac <HAL_RCC_ClockConfig+0x270>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2201      	movs	r2, #1
 8003f64:	4393      	bics	r3, r2
 8003f66:	0019      	movs	r1, r3
 8003f68:	4b90      	ldr	r3, [pc, #576]	@ (80041ac <HAL_RCC_ClockConfig+0x270>)
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003f70:	f7fd f946 	bl	8001200 <HAL_GetTick>
 8003f74:	0003      	movs	r3, r0
 8003f76:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f78:	e009      	b.n	8003f8e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f7a:	f7fd f941 	bl	8001200 <HAL_GetTick>
 8003f7e:	0002      	movs	r2, r0
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	4a8a      	ldr	r2, [pc, #552]	@ (80041b0 <HAL_RCC_ClockConfig+0x274>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e109      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f8e:	4b87      	ldr	r3, [pc, #540]	@ (80041ac <HAL_RCC_ClockConfig+0x270>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2201      	movs	r2, #1
 8003f94:	4013      	ands	r3, r2
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d1ee      	bne.n	8003f7a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d009      	beq.n	8003fba <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fa6:	4b83      	ldr	r3, [pc, #524]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	22f0      	movs	r2, #240	@ 0xf0
 8003fac:	4393      	bics	r3, r2
 8003fae:	0019      	movs	r1, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	4b7f      	ldr	r3, [pc, #508]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	d100      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0x8a>
 8003fc4:	e089      	b.n	80040da <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d107      	bne.n	8003fde <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003fce:	4b79      	ldr	r3, [pc, #484]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	2380      	movs	r3, #128	@ 0x80
 8003fd4:	029b      	lsls	r3, r3, #10
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	d120      	bne.n	800401c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e0e1      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2b03      	cmp	r3, #3
 8003fe4:	d107      	bne.n	8003ff6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fe6:	4b73      	ldr	r3, [pc, #460]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	2380      	movs	r3, #128	@ 0x80
 8003fec:	049b      	lsls	r3, r3, #18
 8003fee:	4013      	ands	r3, r2
 8003ff0:	d114      	bne.n	800401c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e0d5      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d106      	bne.n	800400c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2204      	movs	r2, #4
 8004004:	4013      	ands	r3, r2
 8004006:	d109      	bne.n	800401c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0ca      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800400c:	4b69      	ldr	r3, [pc, #420]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	2380      	movs	r3, #128	@ 0x80
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	4013      	ands	r3, r2
 8004016:	d101      	bne.n	800401c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e0c2      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800401c:	4b65      	ldr	r3, [pc, #404]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	2203      	movs	r2, #3
 8004022:	4393      	bics	r3, r2
 8004024:	0019      	movs	r1, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	4b62      	ldr	r3, [pc, #392]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 800402c:	430a      	orrs	r2, r1
 800402e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004030:	f7fd f8e6 	bl	8001200 <HAL_GetTick>
 8004034:	0003      	movs	r3, r0
 8004036:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	2b02      	cmp	r3, #2
 800403e:	d111      	bne.n	8004064 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004040:	e009      	b.n	8004056 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004042:	f7fd f8dd 	bl	8001200 <HAL_GetTick>
 8004046:	0002      	movs	r2, r0
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	4a58      	ldr	r2, [pc, #352]	@ (80041b0 <HAL_RCC_ClockConfig+0x274>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e0a5      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004056:	4b57      	ldr	r3, [pc, #348]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	220c      	movs	r2, #12
 800405c:	4013      	ands	r3, r2
 800405e:	2b08      	cmp	r3, #8
 8004060:	d1ef      	bne.n	8004042 <HAL_RCC_ClockConfig+0x106>
 8004062:	e03a      	b.n	80040da <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b03      	cmp	r3, #3
 800406a:	d111      	bne.n	8004090 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800406c:	e009      	b.n	8004082 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800406e:	f7fd f8c7 	bl	8001200 <HAL_GetTick>
 8004072:	0002      	movs	r2, r0
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	4a4d      	ldr	r2, [pc, #308]	@ (80041b0 <HAL_RCC_ClockConfig+0x274>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e08f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004082:	4b4c      	ldr	r3, [pc, #304]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	220c      	movs	r2, #12
 8004088:	4013      	ands	r3, r2
 800408a:	2b0c      	cmp	r3, #12
 800408c:	d1ef      	bne.n	800406e <HAL_RCC_ClockConfig+0x132>
 800408e:	e024      	b.n	80040da <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	2b01      	cmp	r3, #1
 8004096:	d11b      	bne.n	80040d0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004098:	e009      	b.n	80040ae <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800409a:	f7fd f8b1 	bl	8001200 <HAL_GetTick>
 800409e:	0002      	movs	r2, r0
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	4a42      	ldr	r2, [pc, #264]	@ (80041b0 <HAL_RCC_ClockConfig+0x274>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e079      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80040ae:	4b41      	ldr	r3, [pc, #260]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	220c      	movs	r2, #12
 80040b4:	4013      	ands	r3, r2
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d1ef      	bne.n	800409a <HAL_RCC_ClockConfig+0x15e>
 80040ba:	e00e      	b.n	80040da <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040bc:	f7fd f8a0 	bl	8001200 <HAL_GetTick>
 80040c0:	0002      	movs	r2, r0
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	4a3a      	ldr	r2, [pc, #232]	@ (80041b0 <HAL_RCC_ClockConfig+0x274>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d901      	bls.n	80040d0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80040cc:	2303      	movs	r3, #3
 80040ce:	e068      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80040d0:	4b38      	ldr	r3, [pc, #224]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	220c      	movs	r2, #12
 80040d6:	4013      	ands	r3, r2
 80040d8:	d1f0      	bne.n	80040bc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040da:	4b34      	ldr	r3, [pc, #208]	@ (80041ac <HAL_RCC_ClockConfig+0x270>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2201      	movs	r2, #1
 80040e0:	4013      	ands	r3, r2
 80040e2:	683a      	ldr	r2, [r7, #0]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d21e      	bcs.n	8004126 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040e8:	4b30      	ldr	r3, [pc, #192]	@ (80041ac <HAL_RCC_ClockConfig+0x270>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2201      	movs	r2, #1
 80040ee:	4393      	bics	r3, r2
 80040f0:	0019      	movs	r1, r3
 80040f2:	4b2e      	ldr	r3, [pc, #184]	@ (80041ac <HAL_RCC_ClockConfig+0x270>)
 80040f4:	683a      	ldr	r2, [r7, #0]
 80040f6:	430a      	orrs	r2, r1
 80040f8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80040fa:	f7fd f881 	bl	8001200 <HAL_GetTick>
 80040fe:	0003      	movs	r3, r0
 8004100:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004102:	e009      	b.n	8004118 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004104:	f7fd f87c 	bl	8001200 <HAL_GetTick>
 8004108:	0002      	movs	r2, r0
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	4a28      	ldr	r2, [pc, #160]	@ (80041b0 <HAL_RCC_ClockConfig+0x274>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d901      	bls.n	8004118 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e044      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004118:	4b24      	ldr	r3, [pc, #144]	@ (80041ac <HAL_RCC_ClockConfig+0x270>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2201      	movs	r2, #1
 800411e:	4013      	ands	r3, r2
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d1ee      	bne.n	8004104 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2204      	movs	r2, #4
 800412c:	4013      	ands	r3, r2
 800412e:	d009      	beq.n	8004144 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004130:	4b20      	ldr	r3, [pc, #128]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	4a20      	ldr	r2, [pc, #128]	@ (80041b8 <HAL_RCC_ClockConfig+0x27c>)
 8004136:	4013      	ands	r3, r2
 8004138:	0019      	movs	r1, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68da      	ldr	r2, [r3, #12]
 800413e:	4b1d      	ldr	r3, [pc, #116]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8004140:	430a      	orrs	r2, r1
 8004142:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2208      	movs	r2, #8
 800414a:	4013      	ands	r3, r2
 800414c:	d00a      	beq.n	8004164 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800414e:	4b19      	ldr	r3, [pc, #100]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	4a1a      	ldr	r2, [pc, #104]	@ (80041bc <HAL_RCC_ClockConfig+0x280>)
 8004154:	4013      	ands	r3, r2
 8004156:	0019      	movs	r1, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	00da      	lsls	r2, r3, #3
 800415e:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 8004160:	430a      	orrs	r2, r1
 8004162:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004164:	f000 f832 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 8004168:	0001      	movs	r1, r0
 800416a:	4b12      	ldr	r3, [pc, #72]	@ (80041b4 <HAL_RCC_ClockConfig+0x278>)
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	091b      	lsrs	r3, r3, #4
 8004170:	220f      	movs	r2, #15
 8004172:	4013      	ands	r3, r2
 8004174:	4a12      	ldr	r2, [pc, #72]	@ (80041c0 <HAL_RCC_ClockConfig+0x284>)
 8004176:	5cd3      	ldrb	r3, [r2, r3]
 8004178:	000a      	movs	r2, r1
 800417a:	40da      	lsrs	r2, r3
 800417c:	4b11      	ldr	r3, [pc, #68]	@ (80041c4 <HAL_RCC_ClockConfig+0x288>)
 800417e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004180:	4b11      	ldr	r3, [pc, #68]	@ (80041c8 <HAL_RCC_ClockConfig+0x28c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	250b      	movs	r5, #11
 8004186:	197c      	adds	r4, r7, r5
 8004188:	0018      	movs	r0, r3
 800418a:	f7fc fff3 	bl	8001174 <HAL_InitTick>
 800418e:	0003      	movs	r3, r0
 8004190:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004192:	197b      	adds	r3, r7, r5
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d002      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800419a:	197b      	adds	r3, r7, r5
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	e000      	b.n	80041a2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	0018      	movs	r0, r3
 80041a4:	46bd      	mov	sp, r7
 80041a6:	b004      	add	sp, #16
 80041a8:	bdb0      	pop	{r4, r5, r7, pc}
 80041aa:	46c0      	nop			@ (mov r8, r8)
 80041ac:	40022000 	.word	0x40022000
 80041b0:	00001388 	.word	0x00001388
 80041b4:	40021000 	.word	0x40021000
 80041b8:	fffff8ff 	.word	0xfffff8ff
 80041bc:	ffffc7ff 	.word	0xffffc7ff
 80041c0:	080062e8 	.word	0x080062e8
 80041c4:	20000000 	.word	0x20000000
 80041c8:	20000004 	.word	0x20000004

080041cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80041d2:	4b3c      	ldr	r3, [pc, #240]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	220c      	movs	r2, #12
 80041dc:	4013      	ands	r3, r2
 80041de:	2b0c      	cmp	r3, #12
 80041e0:	d013      	beq.n	800420a <HAL_RCC_GetSysClockFreq+0x3e>
 80041e2:	d85c      	bhi.n	800429e <HAL_RCC_GetSysClockFreq+0xd2>
 80041e4:	2b04      	cmp	r3, #4
 80041e6:	d002      	beq.n	80041ee <HAL_RCC_GetSysClockFreq+0x22>
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d00b      	beq.n	8004204 <HAL_RCC_GetSysClockFreq+0x38>
 80041ec:	e057      	b.n	800429e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80041ee:	4b35      	ldr	r3, [pc, #212]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2210      	movs	r2, #16
 80041f4:	4013      	ands	r3, r2
 80041f6:	d002      	beq.n	80041fe <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80041f8:	4b33      	ldr	r3, [pc, #204]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80041fa:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80041fc:	e05d      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80041fe:	4b33      	ldr	r3, [pc, #204]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x100>)
 8004200:	613b      	str	r3, [r7, #16]
      break;
 8004202:	e05a      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004204:	4b32      	ldr	r3, [pc, #200]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0x104>)
 8004206:	613b      	str	r3, [r7, #16]
      break;
 8004208:	e057      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	0c9b      	lsrs	r3, r3, #18
 800420e:	220f      	movs	r2, #15
 8004210:	4013      	ands	r3, r2
 8004212:	4a30      	ldr	r2, [pc, #192]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004214:	5cd3      	ldrb	r3, [r2, r3]
 8004216:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	0d9b      	lsrs	r3, r3, #22
 800421c:	2203      	movs	r2, #3
 800421e:	4013      	ands	r3, r2
 8004220:	3301      	adds	r3, #1
 8004222:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004224:	4b27      	ldr	r3, [pc, #156]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	2380      	movs	r3, #128	@ 0x80
 800422a:	025b      	lsls	r3, r3, #9
 800422c:	4013      	ands	r3, r2
 800422e:	d00f      	beq.n	8004250 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004230:	68b9      	ldr	r1, [r7, #8]
 8004232:	000a      	movs	r2, r1
 8004234:	0152      	lsls	r2, r2, #5
 8004236:	1a52      	subs	r2, r2, r1
 8004238:	0193      	lsls	r3, r2, #6
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	00db      	lsls	r3, r3, #3
 800423e:	185b      	adds	r3, r3, r1
 8004240:	025b      	lsls	r3, r3, #9
 8004242:	6879      	ldr	r1, [r7, #4]
 8004244:	0018      	movs	r0, r3
 8004246:	f7fb ff71 	bl	800012c <__udivsi3>
 800424a:	0003      	movs	r3, r0
 800424c:	617b      	str	r3, [r7, #20]
 800424e:	e023      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004250:	4b1c      	ldr	r3, [pc, #112]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2210      	movs	r2, #16
 8004256:	4013      	ands	r3, r2
 8004258:	d00f      	beq.n	800427a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800425a:	68b9      	ldr	r1, [r7, #8]
 800425c:	000a      	movs	r2, r1
 800425e:	0152      	lsls	r2, r2, #5
 8004260:	1a52      	subs	r2, r2, r1
 8004262:	0193      	lsls	r3, r2, #6
 8004264:	1a9b      	subs	r3, r3, r2
 8004266:	00db      	lsls	r3, r3, #3
 8004268:	185b      	adds	r3, r3, r1
 800426a:	021b      	lsls	r3, r3, #8
 800426c:	6879      	ldr	r1, [r7, #4]
 800426e:	0018      	movs	r0, r3
 8004270:	f7fb ff5c 	bl	800012c <__udivsi3>
 8004274:	0003      	movs	r3, r0
 8004276:	617b      	str	r3, [r7, #20]
 8004278:	e00e      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800427a:	68b9      	ldr	r1, [r7, #8]
 800427c:	000a      	movs	r2, r1
 800427e:	0152      	lsls	r2, r2, #5
 8004280:	1a52      	subs	r2, r2, r1
 8004282:	0193      	lsls	r3, r2, #6
 8004284:	1a9b      	subs	r3, r3, r2
 8004286:	00db      	lsls	r3, r3, #3
 8004288:	185b      	adds	r3, r3, r1
 800428a:	029b      	lsls	r3, r3, #10
 800428c:	6879      	ldr	r1, [r7, #4]
 800428e:	0018      	movs	r0, r3
 8004290:	f7fb ff4c 	bl	800012c <__udivsi3>
 8004294:	0003      	movs	r3, r0
 8004296:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	613b      	str	r3, [r7, #16]
      break;
 800429c:	e00d      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800429e:	4b09      	ldr	r3, [pc, #36]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	0b5b      	lsrs	r3, r3, #13
 80042a4:	2207      	movs	r2, #7
 80042a6:	4013      	ands	r3, r2
 80042a8:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	3301      	adds	r3, #1
 80042ae:	2280      	movs	r2, #128	@ 0x80
 80042b0:	0212      	lsls	r2, r2, #8
 80042b2:	409a      	lsls	r2, r3
 80042b4:	0013      	movs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]
      break;
 80042b8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80042ba:	693b      	ldr	r3, [r7, #16]
}
 80042bc:	0018      	movs	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	b006      	add	sp, #24
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40021000 	.word	0x40021000
 80042c8:	003d0900 	.word	0x003d0900
 80042cc:	00f42400 	.word	0x00f42400
 80042d0:	007a1200 	.word	0x007a1200
 80042d4:	08006300 	.word	0x08006300

080042d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042dc:	4b02      	ldr	r3, [pc, #8]	@ (80042e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80042de:	681b      	ldr	r3, [r3, #0]
}
 80042e0:	0018      	movs	r0, r3
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	20000000 	.word	0x20000000

080042ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042f0:	f7ff fff2 	bl	80042d8 <HAL_RCC_GetHCLKFreq>
 80042f4:	0001      	movs	r1, r0
 80042f6:	4b06      	ldr	r3, [pc, #24]	@ (8004310 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	0a1b      	lsrs	r3, r3, #8
 80042fc:	2207      	movs	r2, #7
 80042fe:	4013      	ands	r3, r2
 8004300:	4a04      	ldr	r2, [pc, #16]	@ (8004314 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004302:	5cd3      	ldrb	r3, [r2, r3]
 8004304:	40d9      	lsrs	r1, r3
 8004306:	000b      	movs	r3, r1
}
 8004308:	0018      	movs	r0, r3
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	46c0      	nop			@ (mov r8, r8)
 8004310:	40021000 	.word	0x40021000
 8004314:	080062f8 	.word	0x080062f8

08004318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800431c:	f7ff ffdc 	bl	80042d8 <HAL_RCC_GetHCLKFreq>
 8004320:	0001      	movs	r1, r0
 8004322:	4b06      	ldr	r3, [pc, #24]	@ (800433c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	0adb      	lsrs	r3, r3, #11
 8004328:	2207      	movs	r2, #7
 800432a:	4013      	ands	r3, r2
 800432c:	4a04      	ldr	r2, [pc, #16]	@ (8004340 <HAL_RCC_GetPCLK2Freq+0x28>)
 800432e:	5cd3      	ldrb	r3, [r2, r3]
 8004330:	40d9      	lsrs	r1, r3
 8004332:	000b      	movs	r3, r1
}
 8004334:	0018      	movs	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	46c0      	nop			@ (mov r8, r8)
 800433c:	40021000 	.word	0x40021000
 8004340:	080062f8 	.word	0x080062f8

08004344 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800434c:	2317      	movs	r3, #23
 800434e:	18fb      	adds	r3, r7, r3
 8004350:	2200      	movs	r2, #0
 8004352:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2220      	movs	r2, #32
 800435a:	4013      	ands	r3, r2
 800435c:	d106      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	2380      	movs	r3, #128	@ 0x80
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	4013      	ands	r3, r2
 8004368:	d100      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x28>
 800436a:	e104      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800436c:	4bb1      	ldr	r3, [pc, #708]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800436e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004370:	2380      	movs	r3, #128	@ 0x80
 8004372:	055b      	lsls	r3, r3, #21
 8004374:	4013      	ands	r3, r2
 8004376:	d10a      	bne.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004378:	4bae      	ldr	r3, [pc, #696]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800437a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800437c:	4bad      	ldr	r3, [pc, #692]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800437e:	2180      	movs	r1, #128	@ 0x80
 8004380:	0549      	lsls	r1, r1, #21
 8004382:	430a      	orrs	r2, r1
 8004384:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004386:	2317      	movs	r3, #23
 8004388:	18fb      	adds	r3, r7, r3
 800438a:	2201      	movs	r2, #1
 800438c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800438e:	4baa      	ldr	r3, [pc, #680]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	2380      	movs	r3, #128	@ 0x80
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	4013      	ands	r3, r2
 8004398:	d11a      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800439a:	4ba7      	ldr	r3, [pc, #668]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	4ba6      	ldr	r3, [pc, #664]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80043a0:	2180      	movs	r1, #128	@ 0x80
 80043a2:	0049      	lsls	r1, r1, #1
 80043a4:	430a      	orrs	r2, r1
 80043a6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043a8:	f7fc ff2a 	bl	8001200 <HAL_GetTick>
 80043ac:	0003      	movs	r3, r0
 80043ae:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b0:	e008      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043b2:	f7fc ff25 	bl	8001200 <HAL_GetTick>
 80043b6:	0002      	movs	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b64      	cmp	r3, #100	@ 0x64
 80043be:	d901      	bls.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e133      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c4:	4b9c      	ldr	r3, [pc, #624]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	2380      	movs	r3, #128	@ 0x80
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	4013      	ands	r3, r2
 80043ce:	d0f0      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80043d0:	4b98      	ldr	r3, [pc, #608]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	23c0      	movs	r3, #192	@ 0xc0
 80043d6:	039b      	lsls	r3, r3, #14
 80043d8:	4013      	ands	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	23c0      	movs	r3, #192	@ 0xc0
 80043e2:	039b      	lsls	r3, r3, #14
 80043e4:	4013      	ands	r3, r2
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d107      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689a      	ldr	r2, [r3, #8]
 80043f0:	23c0      	movs	r3, #192	@ 0xc0
 80043f2:	039b      	lsls	r3, r3, #14
 80043f4:	4013      	ands	r3, r2
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d013      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685a      	ldr	r2, [r3, #4]
 8004400:	23c0      	movs	r3, #192	@ 0xc0
 8004402:	029b      	lsls	r3, r3, #10
 8004404:	401a      	ands	r2, r3
 8004406:	23c0      	movs	r3, #192	@ 0xc0
 8004408:	029b      	lsls	r3, r3, #10
 800440a:	429a      	cmp	r2, r3
 800440c:	d10a      	bne.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800440e:	4b89      	ldr	r3, [pc, #548]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	2380      	movs	r3, #128	@ 0x80
 8004414:	029b      	lsls	r3, r3, #10
 8004416:	401a      	ands	r2, r3
 8004418:	2380      	movs	r3, #128	@ 0x80
 800441a:	029b      	lsls	r3, r3, #10
 800441c:	429a      	cmp	r2, r3
 800441e:	d101      	bne.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e103      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004424:	4b83      	ldr	r3, [pc, #524]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004426:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004428:	23c0      	movs	r3, #192	@ 0xc0
 800442a:	029b      	lsls	r3, r3, #10
 800442c:	4013      	ands	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d049      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	23c0      	movs	r3, #192	@ 0xc0
 800443c:	029b      	lsls	r3, r3, #10
 800443e:	4013      	ands	r3, r2
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	429a      	cmp	r2, r3
 8004444:	d004      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2220      	movs	r2, #32
 800444c:	4013      	ands	r3, r2
 800444e:	d10d      	bne.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689a      	ldr	r2, [r3, #8]
 8004454:	23c0      	movs	r3, #192	@ 0xc0
 8004456:	029b      	lsls	r3, r3, #10
 8004458:	4013      	ands	r3, r2
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	429a      	cmp	r2, r3
 800445e:	d034      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	2380      	movs	r3, #128	@ 0x80
 8004466:	011b      	lsls	r3, r3, #4
 8004468:	4013      	ands	r3, r2
 800446a:	d02e      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800446c:	4b71      	ldr	r3, [pc, #452]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800446e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004470:	4a72      	ldr	r2, [pc, #456]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004472:	4013      	ands	r3, r2
 8004474:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004476:	4b6f      	ldr	r3, [pc, #444]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004478:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800447a:	4b6e      	ldr	r3, [pc, #440]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800447c:	2180      	movs	r1, #128	@ 0x80
 800447e:	0309      	lsls	r1, r1, #12
 8004480:	430a      	orrs	r2, r1
 8004482:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004484:	4b6b      	ldr	r3, [pc, #428]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004486:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004488:	4b6a      	ldr	r3, [pc, #424]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800448a:	496d      	ldr	r1, [pc, #436]	@ (8004640 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800448c:	400a      	ands	r2, r1
 800448e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004490:	4b68      	ldr	r3, [pc, #416]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	2380      	movs	r3, #128	@ 0x80
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	4013      	ands	r3, r2
 800449e:	d014      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a0:	f7fc feae 	bl	8001200 <HAL_GetTick>
 80044a4:	0003      	movs	r3, r0
 80044a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044a8:	e009      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044aa:	f7fc fea9 	bl	8001200 <HAL_GetTick>
 80044ae:	0002      	movs	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	4a63      	ldr	r2, [pc, #396]	@ (8004644 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d901      	bls.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e0b6      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044be:	4b5d      	ldr	r3, [pc, #372]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80044c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044c2:	2380      	movs	r3, #128	@ 0x80
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4013      	ands	r3, r2
 80044c8:	d0ef      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	2380      	movs	r3, #128	@ 0x80
 80044d0:	011b      	lsls	r3, r3, #4
 80044d2:	4013      	ands	r3, r2
 80044d4:	d01f      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	689a      	ldr	r2, [r3, #8]
 80044da:	23c0      	movs	r3, #192	@ 0xc0
 80044dc:	029b      	lsls	r3, r3, #10
 80044de:	401a      	ands	r2, r3
 80044e0:	23c0      	movs	r3, #192	@ 0xc0
 80044e2:	029b      	lsls	r3, r3, #10
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d10c      	bne.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80044e8:	4b52      	ldr	r3, [pc, #328]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a56      	ldr	r2, [pc, #344]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80044ee:	4013      	ands	r3, r2
 80044f0:	0019      	movs	r1, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	23c0      	movs	r3, #192	@ 0xc0
 80044f8:	039b      	lsls	r3, r3, #14
 80044fa:	401a      	ands	r2, r3
 80044fc:	4b4d      	ldr	r3, [pc, #308]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80044fe:	430a      	orrs	r2, r1
 8004500:	601a      	str	r2, [r3, #0]
 8004502:	4b4c      	ldr	r3, [pc, #304]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004504:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689a      	ldr	r2, [r3, #8]
 800450a:	23c0      	movs	r3, #192	@ 0xc0
 800450c:	029b      	lsls	r3, r3, #10
 800450e:	401a      	ands	r2, r3
 8004510:	4b48      	ldr	r3, [pc, #288]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004512:	430a      	orrs	r2, r1
 8004514:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2220      	movs	r2, #32
 800451c:	4013      	ands	r3, r2
 800451e:	d01f      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685a      	ldr	r2, [r3, #4]
 8004524:	23c0      	movs	r3, #192	@ 0xc0
 8004526:	029b      	lsls	r3, r3, #10
 8004528:	401a      	ands	r2, r3
 800452a:	23c0      	movs	r3, #192	@ 0xc0
 800452c:	029b      	lsls	r3, r3, #10
 800452e:	429a      	cmp	r2, r3
 8004530:	d10c      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x208>
 8004532:	4b40      	ldr	r3, [pc, #256]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a44      	ldr	r2, [pc, #272]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004538:	4013      	ands	r3, r2
 800453a:	0019      	movs	r1, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	23c0      	movs	r3, #192	@ 0xc0
 8004542:	039b      	lsls	r3, r3, #14
 8004544:	401a      	ands	r2, r3
 8004546:	4b3b      	ldr	r3, [pc, #236]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004548:	430a      	orrs	r2, r1
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	4b39      	ldr	r3, [pc, #228]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800454e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685a      	ldr	r2, [r3, #4]
 8004554:	23c0      	movs	r3, #192	@ 0xc0
 8004556:	029b      	lsls	r3, r3, #10
 8004558:	401a      	ands	r2, r3
 800455a:	4b36      	ldr	r3, [pc, #216]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800455c:	430a      	orrs	r2, r1
 800455e:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004560:	2317      	movs	r3, #23
 8004562:	18fb      	adds	r3, r7, r3
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d105      	bne.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800456a:	4b32      	ldr	r3, [pc, #200]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800456c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800456e:	4b31      	ldr	r3, [pc, #196]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004570:	4936      	ldr	r1, [pc, #216]	@ (800464c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004572:	400a      	ands	r2, r1
 8004574:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2201      	movs	r2, #1
 800457c:	4013      	ands	r3, r2
 800457e:	d009      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004580:	4b2c      	ldr	r3, [pc, #176]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004584:	2203      	movs	r2, #3
 8004586:	4393      	bics	r3, r2
 8004588:	0019      	movs	r1, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	4b29      	ldr	r3, [pc, #164]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004590:	430a      	orrs	r2, r1
 8004592:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2202      	movs	r2, #2
 800459a:	4013      	ands	r3, r2
 800459c:	d009      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800459e:	4b25      	ldr	r3, [pc, #148]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a2:	220c      	movs	r2, #12
 80045a4:	4393      	bics	r3, r2
 80045a6:	0019      	movs	r1, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	691a      	ldr	r2, [r3, #16]
 80045ac:	4b21      	ldr	r3, [pc, #132]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045ae:	430a      	orrs	r2, r1
 80045b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2204      	movs	r2, #4
 80045b8:	4013      	ands	r3, r2
 80045ba:	d009      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045c0:	4a23      	ldr	r2, [pc, #140]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 80045c2:	4013      	ands	r3, r2
 80045c4:	0019      	movs	r1, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	695a      	ldr	r2, [r3, #20]
 80045ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045cc:	430a      	orrs	r2, r1
 80045ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2208      	movs	r2, #8
 80045d6:	4013      	ands	r3, r2
 80045d8:	d009      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045da:	4b16      	ldr	r3, [pc, #88]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045de:	4a1d      	ldr	r2, [pc, #116]	@ (8004654 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80045e0:	4013      	ands	r3, r2
 80045e2:	0019      	movs	r1, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	699a      	ldr	r2, [r3, #24]
 80045e8:	4b12      	ldr	r3, [pc, #72]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045ea:	430a      	orrs	r2, r1
 80045ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2240      	movs	r2, #64	@ 0x40
 80045f4:	4013      	ands	r3, r2
 80045f6:	d009      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80045fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045fc:	4a16      	ldr	r2, [pc, #88]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80045fe:	4013      	ands	r3, r2
 8004600:	0019      	movs	r1, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a1a      	ldr	r2, [r3, #32]
 8004606:	4b0b      	ldr	r3, [pc, #44]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004608:	430a      	orrs	r2, r1
 800460a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2280      	movs	r2, #128	@ 0x80
 8004612:	4013      	ands	r3, r2
 8004614:	d009      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004616:	4b07      	ldr	r3, [pc, #28]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800461a:	4a10      	ldr	r2, [pc, #64]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800461c:	4013      	ands	r3, r2
 800461e:	0019      	movs	r1, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69da      	ldr	r2, [r3, #28]
 8004624:	4b03      	ldr	r3, [pc, #12]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004626:	430a      	orrs	r2, r1
 8004628:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	0018      	movs	r0, r3
 800462e:	46bd      	mov	sp, r7
 8004630:	b006      	add	sp, #24
 8004632:	bd80      	pop	{r7, pc}
 8004634:	40021000 	.word	0x40021000
 8004638:	40007000 	.word	0x40007000
 800463c:	fffcffff 	.word	0xfffcffff
 8004640:	fff7ffff 	.word	0xfff7ffff
 8004644:	00001388 	.word	0x00001388
 8004648:	ffcfffff 	.word	0xffcfffff
 800464c:	efffffff 	.word	0xefffffff
 8004650:	fffff3ff 	.word	0xfffff3ff
 8004654:	ffffcfff 	.word	0xffffcfff
 8004658:	fbffffff 	.word	0xfbffffff
 800465c:	fff3ffff 	.word	0xfff3ffff

08004660 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e044      	b.n	80046fc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004676:	2b00      	cmp	r3, #0
 8004678:	d107      	bne.n	800468a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2278      	movs	r2, #120	@ 0x78
 800467e:	2100      	movs	r1, #0
 8004680:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	0018      	movs	r0, r3
 8004686:	f7fc fc65 	bl	8000f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2224      	movs	r2, #36	@ 0x24
 800468e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2101      	movs	r1, #1
 800469c:	438a      	bics	r2, r1
 800469e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d003      	beq.n	80046b0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	0018      	movs	r0, r3
 80046ac:	f000 fe34 	bl	8005318 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	0018      	movs	r0, r3
 80046b4:	f000 fbac 	bl	8004e10 <UART_SetConfig>
 80046b8:	0003      	movs	r3, r0
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d101      	bne.n	80046c2 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e01c      	b.n	80046fc <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	685a      	ldr	r2, [r3, #4]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	490d      	ldr	r1, [pc, #52]	@ (8004704 <HAL_UART_Init+0xa4>)
 80046ce:	400a      	ands	r2, r1
 80046d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	212a      	movs	r1, #42	@ 0x2a
 80046de:	438a      	bics	r2, r1
 80046e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2101      	movs	r1, #1
 80046ee:	430a      	orrs	r2, r1
 80046f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	0018      	movs	r0, r3
 80046f6:	f000 fec3 	bl	8005480 <UART_CheckIdleState>
 80046fa:	0003      	movs	r3, r0
}
 80046fc:	0018      	movs	r0, r3
 80046fe:	46bd      	mov	sp, r7
 8004700:	b002      	add	sp, #8
 8004702:	bd80      	pop	{r7, pc}
 8004704:	ffffb7ff 	.word	0xffffb7ff

08004708 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b088      	sub	sp, #32
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	1dbb      	adds	r3, r7, #6
 8004714:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800471a:	2b20      	cmp	r3, #32
 800471c:	d15b      	bne.n	80047d6 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d003      	beq.n	800472c <HAL_UART_Transmit_IT+0x24>
 8004724:	1dbb      	adds	r3, r7, #6
 8004726:	881b      	ldrh	r3, [r3, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d101      	bne.n	8004730 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e053      	b.n	80047d8 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	2380      	movs	r3, #128	@ 0x80
 8004736:	015b      	lsls	r3, r3, #5
 8004738:	429a      	cmp	r2, r3
 800473a:	d109      	bne.n	8004750 <HAL_UART_Transmit_IT+0x48>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d105      	bne.n	8004750 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	2201      	movs	r2, #1
 8004748:	4013      	ands	r3, r2
 800474a:	d001      	beq.n	8004750 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e043      	b.n	80047d8 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	1dba      	adds	r2, r7, #6
 800475a:	2150      	movs	r1, #80	@ 0x50
 800475c:	8812      	ldrh	r2, [r2, #0]
 800475e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	1dba      	adds	r2, r7, #6
 8004764:	2152      	movs	r1, #82	@ 0x52
 8004766:	8812      	ldrh	r2, [r2, #0]
 8004768:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2284      	movs	r2, #132	@ 0x84
 8004774:	2100      	movs	r1, #0
 8004776:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2221      	movs	r2, #33	@ 0x21
 800477c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	689a      	ldr	r2, [r3, #8]
 8004782:	2380      	movs	r3, #128	@ 0x80
 8004784:	015b      	lsls	r3, r3, #5
 8004786:	429a      	cmp	r2, r3
 8004788:	d107      	bne.n	800479a <HAL_UART_Transmit_IT+0x92>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d103      	bne.n	800479a <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	4a12      	ldr	r2, [pc, #72]	@ (80047e0 <HAL_UART_Transmit_IT+0xd8>)
 8004796:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004798:	e002      	b.n	80047a0 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	4a11      	ldr	r2, [pc, #68]	@ (80047e4 <HAL_UART_Transmit_IT+0xdc>)
 800479e:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047a0:	f3ef 8310 	mrs	r3, PRIMASK
 80047a4:	613b      	str	r3, [r7, #16]
  return(result);
 80047a6:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80047a8:	61fb      	str	r3, [r7, #28]
 80047aa:	2301      	movs	r3, #1
 80047ac:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	f383 8810 	msr	PRIMASK, r3
}
 80047b4:	46c0      	nop			@ (mov r8, r8)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2180      	movs	r1, #128	@ 0x80
 80047c2:	430a      	orrs	r2, r1
 80047c4:	601a      	str	r2, [r3, #0]
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	f383 8810 	msr	PRIMASK, r3
}
 80047d0:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 80047d2:	2300      	movs	r3, #0
 80047d4:	e000      	b.n	80047d8 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80047d6:	2302      	movs	r3, #2
  }
}
 80047d8:	0018      	movs	r0, r3
 80047da:	46bd      	mov	sp, r7
 80047dc:	b008      	add	sp, #32
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	08005851 	.word	0x08005851
 80047e4:	0800579f 	.word	0x0800579f

080047e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047e8:	b590      	push	{r4, r7, lr}
 80047ea:	b0ab      	sub	sp, #172	@ 0xac
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	22a4      	movs	r2, #164	@ 0xa4
 80047f8:	18b9      	adds	r1, r7, r2
 80047fa:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	20a0      	movs	r0, #160	@ 0xa0
 8004804:	1839      	adds	r1, r7, r0
 8004806:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	219c      	movs	r1, #156	@ 0x9c
 8004810:	1879      	adds	r1, r7, r1
 8004812:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004814:	0011      	movs	r1, r2
 8004816:	18bb      	adds	r3, r7, r2
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a99      	ldr	r2, [pc, #612]	@ (8004a80 <HAL_UART_IRQHandler+0x298>)
 800481c:	4013      	ands	r3, r2
 800481e:	2298      	movs	r2, #152	@ 0x98
 8004820:	18bc      	adds	r4, r7, r2
 8004822:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004824:	18bb      	adds	r3, r7, r2
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d114      	bne.n	8004856 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800482c:	187b      	adds	r3, r7, r1
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2220      	movs	r2, #32
 8004832:	4013      	ands	r3, r2
 8004834:	d00f      	beq.n	8004856 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004836:	183b      	adds	r3, r7, r0
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2220      	movs	r2, #32
 800483c:	4013      	ands	r3, r2
 800483e:	d00a      	beq.n	8004856 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004844:	2b00      	cmp	r3, #0
 8004846:	d100      	bne.n	800484a <HAL_UART_IRQHandler+0x62>
 8004848:	e2be      	b.n	8004dc8 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	0010      	movs	r0, r2
 8004852:	4798      	blx	r3
      }
      return;
 8004854:	e2b8      	b.n	8004dc8 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004856:	2398      	movs	r3, #152	@ 0x98
 8004858:	18fb      	adds	r3, r7, r3
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d100      	bne.n	8004862 <HAL_UART_IRQHandler+0x7a>
 8004860:	e114      	b.n	8004a8c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004862:	239c      	movs	r3, #156	@ 0x9c
 8004864:	18fb      	adds	r3, r7, r3
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2201      	movs	r2, #1
 800486a:	4013      	ands	r3, r2
 800486c:	d106      	bne.n	800487c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800486e:	23a0      	movs	r3, #160	@ 0xa0
 8004870:	18fb      	adds	r3, r7, r3
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a83      	ldr	r2, [pc, #524]	@ (8004a84 <HAL_UART_IRQHandler+0x29c>)
 8004876:	4013      	ands	r3, r2
 8004878:	d100      	bne.n	800487c <HAL_UART_IRQHandler+0x94>
 800487a:	e107      	b.n	8004a8c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800487c:	23a4      	movs	r3, #164	@ 0xa4
 800487e:	18fb      	adds	r3, r7, r3
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2201      	movs	r2, #1
 8004884:	4013      	ands	r3, r2
 8004886:	d012      	beq.n	80048ae <HAL_UART_IRQHandler+0xc6>
 8004888:	23a0      	movs	r3, #160	@ 0xa0
 800488a:	18fb      	adds	r3, r7, r3
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	2380      	movs	r3, #128	@ 0x80
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	4013      	ands	r3, r2
 8004894:	d00b      	beq.n	80048ae <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2201      	movs	r2, #1
 800489c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2284      	movs	r2, #132	@ 0x84
 80048a2:	589b      	ldr	r3, [r3, r2]
 80048a4:	2201      	movs	r2, #1
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2184      	movs	r1, #132	@ 0x84
 80048ac:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048ae:	23a4      	movs	r3, #164	@ 0xa4
 80048b0:	18fb      	adds	r3, r7, r3
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2202      	movs	r2, #2
 80048b6:	4013      	ands	r3, r2
 80048b8:	d011      	beq.n	80048de <HAL_UART_IRQHandler+0xf6>
 80048ba:	239c      	movs	r3, #156	@ 0x9c
 80048bc:	18fb      	adds	r3, r7, r3
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2201      	movs	r2, #1
 80048c2:	4013      	ands	r3, r2
 80048c4:	d00b      	beq.n	80048de <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2202      	movs	r2, #2
 80048cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2284      	movs	r2, #132	@ 0x84
 80048d2:	589b      	ldr	r3, [r3, r2]
 80048d4:	2204      	movs	r2, #4
 80048d6:	431a      	orrs	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2184      	movs	r1, #132	@ 0x84
 80048dc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048de:	23a4      	movs	r3, #164	@ 0xa4
 80048e0:	18fb      	adds	r3, r7, r3
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2204      	movs	r2, #4
 80048e6:	4013      	ands	r3, r2
 80048e8:	d011      	beq.n	800490e <HAL_UART_IRQHandler+0x126>
 80048ea:	239c      	movs	r3, #156	@ 0x9c
 80048ec:	18fb      	adds	r3, r7, r3
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2201      	movs	r2, #1
 80048f2:	4013      	ands	r3, r2
 80048f4:	d00b      	beq.n	800490e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2204      	movs	r2, #4
 80048fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2284      	movs	r2, #132	@ 0x84
 8004902:	589b      	ldr	r3, [r3, r2]
 8004904:	2202      	movs	r2, #2
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2184      	movs	r1, #132	@ 0x84
 800490c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800490e:	23a4      	movs	r3, #164	@ 0xa4
 8004910:	18fb      	adds	r3, r7, r3
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2208      	movs	r2, #8
 8004916:	4013      	ands	r3, r2
 8004918:	d017      	beq.n	800494a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800491a:	23a0      	movs	r3, #160	@ 0xa0
 800491c:	18fb      	adds	r3, r7, r3
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2220      	movs	r2, #32
 8004922:	4013      	ands	r3, r2
 8004924:	d105      	bne.n	8004932 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004926:	239c      	movs	r3, #156	@ 0x9c
 8004928:	18fb      	adds	r3, r7, r3
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2201      	movs	r2, #1
 800492e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004930:	d00b      	beq.n	800494a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2208      	movs	r2, #8
 8004938:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2284      	movs	r2, #132	@ 0x84
 800493e:	589b      	ldr	r3, [r3, r2]
 8004940:	2208      	movs	r2, #8
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2184      	movs	r1, #132	@ 0x84
 8004948:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800494a:	23a4      	movs	r3, #164	@ 0xa4
 800494c:	18fb      	adds	r3, r7, r3
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	2380      	movs	r3, #128	@ 0x80
 8004952:	011b      	lsls	r3, r3, #4
 8004954:	4013      	ands	r3, r2
 8004956:	d013      	beq.n	8004980 <HAL_UART_IRQHandler+0x198>
 8004958:	23a0      	movs	r3, #160	@ 0xa0
 800495a:	18fb      	adds	r3, r7, r3
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	2380      	movs	r3, #128	@ 0x80
 8004960:	04db      	lsls	r3, r3, #19
 8004962:	4013      	ands	r3, r2
 8004964:	d00c      	beq.n	8004980 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2280      	movs	r2, #128	@ 0x80
 800496c:	0112      	lsls	r2, r2, #4
 800496e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2284      	movs	r2, #132	@ 0x84
 8004974:	589b      	ldr	r3, [r3, r2]
 8004976:	2220      	movs	r2, #32
 8004978:	431a      	orrs	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2184      	movs	r1, #132	@ 0x84
 800497e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2284      	movs	r2, #132	@ 0x84
 8004984:	589b      	ldr	r3, [r3, r2]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d100      	bne.n	800498c <HAL_UART_IRQHandler+0x1a4>
 800498a:	e21f      	b.n	8004dcc <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800498c:	23a4      	movs	r3, #164	@ 0xa4
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2220      	movs	r2, #32
 8004994:	4013      	ands	r3, r2
 8004996:	d00e      	beq.n	80049b6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004998:	23a0      	movs	r3, #160	@ 0xa0
 800499a:	18fb      	adds	r3, r7, r3
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2220      	movs	r2, #32
 80049a0:	4013      	ands	r3, r2
 80049a2:	d008      	beq.n	80049b6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d004      	beq.n	80049b6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	0010      	movs	r0, r2
 80049b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2284      	movs	r2, #132	@ 0x84
 80049ba:	589b      	ldr	r3, [r3, r2]
 80049bc:	2194      	movs	r1, #148	@ 0x94
 80049be:	187a      	adds	r2, r7, r1
 80049c0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	2240      	movs	r2, #64	@ 0x40
 80049ca:	4013      	ands	r3, r2
 80049cc:	2b40      	cmp	r3, #64	@ 0x40
 80049ce:	d004      	beq.n	80049da <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049d0:	187b      	adds	r3, r7, r1
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2228      	movs	r2, #40	@ 0x28
 80049d6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049d8:	d047      	beq.n	8004a6a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	0018      	movs	r0, r3
 80049de:	f000 fe67 	bl	80056b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	2240      	movs	r2, #64	@ 0x40
 80049ea:	4013      	ands	r3, r2
 80049ec:	2b40      	cmp	r3, #64	@ 0x40
 80049ee:	d137      	bne.n	8004a60 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049f0:	f3ef 8310 	mrs	r3, PRIMASK
 80049f4:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80049f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049f8:	2090      	movs	r0, #144	@ 0x90
 80049fa:	183a      	adds	r2, r7, r0
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	2301      	movs	r3, #1
 8004a00:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a04:	f383 8810 	msr	PRIMASK, r3
}
 8004a08:	46c0      	nop			@ (mov r8, r8)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689a      	ldr	r2, [r3, #8]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2140      	movs	r1, #64	@ 0x40
 8004a16:	438a      	bics	r2, r1
 8004a18:	609a      	str	r2, [r3, #8]
 8004a1a:	183b      	adds	r3, r7, r0
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a22:	f383 8810 	msr	PRIMASK, r3
}
 8004a26:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d012      	beq.n	8004a56 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a34:	4a14      	ldr	r2, [pc, #80]	@ (8004a88 <HAL_UART_IRQHandler+0x2a0>)
 8004a36:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	f7fc fd2b 	bl	8001498 <HAL_DMA_Abort_IT>
 8004a42:	1e03      	subs	r3, r0, #0
 8004a44:	d01a      	beq.n	8004a7c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a50:	0018      	movs	r0, r3
 8004a52:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a54:	e012      	b.n	8004a7c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f000 f9c5 	bl	8004de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a5e:	e00d      	b.n	8004a7c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	0018      	movs	r0, r3
 8004a64:	f000 f9c0 	bl	8004de8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a68:	e008      	b.n	8004a7c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	0018      	movs	r0, r3
 8004a6e:	f000 f9bb 	bl	8004de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2284      	movs	r2, #132	@ 0x84
 8004a76:	2100      	movs	r1, #0
 8004a78:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004a7a:	e1a7      	b.n	8004dcc <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7c:	46c0      	nop			@ (mov r8, r8)
    return;
 8004a7e:	e1a5      	b.n	8004dcc <HAL_UART_IRQHandler+0x5e4>
 8004a80:	0000080f 	.word	0x0000080f
 8004a84:	04000120 	.word	0x04000120
 8004a88:	08005779 	.word	0x08005779

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d000      	beq.n	8004a96 <HAL_UART_IRQHandler+0x2ae>
 8004a94:	e159      	b.n	8004d4a <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a96:	23a4      	movs	r3, #164	@ 0xa4
 8004a98:	18fb      	adds	r3, r7, r3
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2210      	movs	r2, #16
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	d100      	bne.n	8004aa4 <HAL_UART_IRQHandler+0x2bc>
 8004aa2:	e152      	b.n	8004d4a <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004aa4:	23a0      	movs	r3, #160	@ 0xa0
 8004aa6:	18fb      	adds	r3, r7, r3
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2210      	movs	r2, #16
 8004aac:	4013      	ands	r3, r2
 8004aae:	d100      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x2ca>
 8004ab0:	e14b      	b.n	8004d4a <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2210      	movs	r2, #16
 8004ab8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2240      	movs	r2, #64	@ 0x40
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	2b40      	cmp	r3, #64	@ 0x40
 8004ac6:	d000      	beq.n	8004aca <HAL_UART_IRQHandler+0x2e2>
 8004ac8:	e0bf      	b.n	8004c4a <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	217e      	movs	r1, #126	@ 0x7e
 8004ad4:	187b      	adds	r3, r7, r1
 8004ad6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004ad8:	187b      	adds	r3, r7, r1
 8004ada:	881b      	ldrh	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d100      	bne.n	8004ae2 <HAL_UART_IRQHandler+0x2fa>
 8004ae0:	e095      	b.n	8004c0e <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2258      	movs	r2, #88	@ 0x58
 8004ae6:	5a9b      	ldrh	r3, [r3, r2]
 8004ae8:	187a      	adds	r2, r7, r1
 8004aea:	8812      	ldrh	r2, [r2, #0]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d300      	bcc.n	8004af2 <HAL_UART_IRQHandler+0x30a>
 8004af0:	e08d      	b.n	8004c0e <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	187a      	adds	r2, r7, r1
 8004af6:	215a      	movs	r1, #90	@ 0x5a
 8004af8:	8812      	ldrh	r2, [r2, #0]
 8004afa:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2220      	movs	r2, #32
 8004b06:	4013      	ands	r3, r2
 8004b08:	d16f      	bne.n	8004bea <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b0a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b0e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b14:	2301      	movs	r3, #1
 8004b16:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b1a:	f383 8810 	msr	PRIMASK, r3
}
 8004b1e:	46c0      	nop			@ (mov r8, r8)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	49ad      	ldr	r1, [pc, #692]	@ (8004de0 <HAL_UART_IRQHandler+0x5f8>)
 8004b2c:	400a      	ands	r2, r1
 8004b2e:	601a      	str	r2, [r3, #0]
 8004b30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b32:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b36:	f383 8810 	msr	PRIMASK, r3
}
 8004b3a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b3c:	f3ef 8310 	mrs	r3, PRIMASK
 8004b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b44:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b46:	2301      	movs	r3, #1
 8004b48:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b4c:	f383 8810 	msr	PRIMASK, r3
}
 8004b50:	46c0      	nop			@ (mov r8, r8)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	438a      	bics	r2, r1
 8004b60:	609a      	str	r2, [r3, #8]
 8004b62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b64:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b68:	f383 8810 	msr	PRIMASK, r3
}
 8004b6c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8004b72:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004b74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b76:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b78:	2301      	movs	r3, #1
 8004b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b7e:	f383 8810 	msr	PRIMASK, r3
}
 8004b82:	46c0      	nop			@ (mov r8, r8)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	689a      	ldr	r2, [r3, #8]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2140      	movs	r1, #64	@ 0x40
 8004b90:	438a      	bics	r2, r1
 8004b92:	609a      	str	r2, [r3, #8]
 8004b94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b96:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b9a:	f383 8810 	msr	PRIMASK, r3
}
 8004b9e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2280      	movs	r2, #128	@ 0x80
 8004ba4:	2120      	movs	r1, #32
 8004ba6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bae:	f3ef 8310 	mrs	r3, PRIMASK
 8004bb2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004bb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004bb8:	2301      	movs	r3, #1
 8004bba:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004bbe:	f383 8810 	msr	PRIMASK, r3
}
 8004bc2:	46c0      	nop			@ (mov r8, r8)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2110      	movs	r1, #16
 8004bd0:	438a      	bics	r2, r1
 8004bd2:	601a      	str	r2, [r3, #0]
 8004bd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bda:	f383 8810 	msr	PRIMASK, r3
}
 8004bde:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004be4:	0018      	movs	r0, r3
 8004be6:	f7fc fc17 	bl	8001418 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2202      	movs	r2, #2
 8004bee:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2258      	movs	r2, #88	@ 0x58
 8004bf4:	5a9a      	ldrh	r2, [r3, r2]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	215a      	movs	r1, #90	@ 0x5a
 8004bfa:	5a5b      	ldrh	r3, [r3, r1]
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	b29a      	uxth	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	0011      	movs	r1, r2
 8004c06:	0018      	movs	r0, r3
 8004c08:	f000 f8f6 	bl	8004df8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c0c:	e0e0      	b.n	8004dd0 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2258      	movs	r2, #88	@ 0x58
 8004c12:	5a9b      	ldrh	r3, [r3, r2]
 8004c14:	227e      	movs	r2, #126	@ 0x7e
 8004c16:	18ba      	adds	r2, r7, r2
 8004c18:	8812      	ldrh	r2, [r2, #0]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d000      	beq.n	8004c20 <HAL_UART_IRQHandler+0x438>
 8004c1e:	e0d7      	b.n	8004dd0 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2220      	movs	r2, #32
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	2b20      	cmp	r3, #32
 8004c2e:	d000      	beq.n	8004c32 <HAL_UART_IRQHandler+0x44a>
 8004c30:	e0ce      	b.n	8004dd0 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2202      	movs	r2, #2
 8004c36:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2258      	movs	r2, #88	@ 0x58
 8004c3c:	5a9a      	ldrh	r2, [r3, r2]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	0011      	movs	r1, r2
 8004c42:	0018      	movs	r0, r3
 8004c44:	f000 f8d8 	bl	8004df8 <HAL_UARTEx_RxEventCallback>
      return;
 8004c48:	e0c2      	b.n	8004dd0 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2258      	movs	r2, #88	@ 0x58
 8004c4e:	5a99      	ldrh	r1, [r3, r2]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	225a      	movs	r2, #90	@ 0x5a
 8004c54:	5a9b      	ldrh	r3, [r3, r2]
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	208e      	movs	r0, #142	@ 0x8e
 8004c5a:	183b      	adds	r3, r7, r0
 8004c5c:	1a8a      	subs	r2, r1, r2
 8004c5e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	225a      	movs	r2, #90	@ 0x5a
 8004c64:	5a9b      	ldrh	r3, [r3, r2]
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d100      	bne.n	8004c6e <HAL_UART_IRQHandler+0x486>
 8004c6c:	e0b2      	b.n	8004dd4 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8004c6e:	183b      	adds	r3, r7, r0
 8004c70:	881b      	ldrh	r3, [r3, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d100      	bne.n	8004c78 <HAL_UART_IRQHandler+0x490>
 8004c76:	e0ad      	b.n	8004dd4 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c78:	f3ef 8310 	mrs	r3, PRIMASK
 8004c7c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c80:	2488      	movs	r4, #136	@ 0x88
 8004c82:	193a      	adds	r2, r7, r4
 8004c84:	6013      	str	r3, [r2, #0]
 8004c86:	2301      	movs	r3, #1
 8004c88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	f383 8810 	msr	PRIMASK, r3
}
 8004c90:	46c0      	nop			@ (mov r8, r8)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4951      	ldr	r1, [pc, #324]	@ (8004de4 <HAL_UART_IRQHandler+0x5fc>)
 8004c9e:	400a      	ands	r2, r1
 8004ca0:	601a      	str	r2, [r3, #0]
 8004ca2:	193b      	adds	r3, r7, r4
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f383 8810 	msr	PRIMASK, r3
}
 8004cae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cb0:	f3ef 8310 	mrs	r3, PRIMASK
 8004cb4:	61bb      	str	r3, [r7, #24]
  return(result);
 8004cb6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb8:	2484      	movs	r4, #132	@ 0x84
 8004cba:	193a      	adds	r2, r7, r4
 8004cbc:	6013      	str	r3, [r2, #0]
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	f383 8810 	msr	PRIMASK, r3
}
 8004cc8:	46c0      	nop			@ (mov r8, r8)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	438a      	bics	r2, r1
 8004cd8:	609a      	str	r2, [r3, #8]
 8004cda:	193b      	adds	r3, r7, r4
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce0:	6a3b      	ldr	r3, [r7, #32]
 8004ce2:	f383 8810 	msr	PRIMASK, r3
}
 8004ce6:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2280      	movs	r2, #128	@ 0x80
 8004cec:	2120      	movs	r1, #32
 8004cee:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cfc:	f3ef 8310 	mrs	r3, PRIMASK
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d04:	2480      	movs	r4, #128	@ 0x80
 8004d06:	193a      	adds	r2, r7, r4
 8004d08:	6013      	str	r3, [r2, #0]
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d10:	f383 8810 	msr	PRIMASK, r3
}
 8004d14:	46c0      	nop			@ (mov r8, r8)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2110      	movs	r1, #16
 8004d22:	438a      	bics	r2, r1
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	193b      	adds	r3, r7, r4
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d2e:	f383 8810 	msr	PRIMASK, r3
}
 8004d32:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2202      	movs	r2, #2
 8004d38:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d3a:	183b      	adds	r3, r7, r0
 8004d3c:	881a      	ldrh	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	0011      	movs	r1, r2
 8004d42:	0018      	movs	r0, r3
 8004d44:	f000 f858 	bl	8004df8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d48:	e044      	b.n	8004dd4 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d4a:	23a4      	movs	r3, #164	@ 0xa4
 8004d4c:	18fb      	adds	r3, r7, r3
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	2380      	movs	r3, #128	@ 0x80
 8004d52:	035b      	lsls	r3, r3, #13
 8004d54:	4013      	ands	r3, r2
 8004d56:	d010      	beq.n	8004d7a <HAL_UART_IRQHandler+0x592>
 8004d58:	239c      	movs	r3, #156	@ 0x9c
 8004d5a:	18fb      	adds	r3, r7, r3
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	2380      	movs	r3, #128	@ 0x80
 8004d60:	03db      	lsls	r3, r3, #15
 8004d62:	4013      	ands	r3, r2
 8004d64:	d009      	beq.n	8004d7a <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2280      	movs	r2, #128	@ 0x80
 8004d6c:	0352      	lsls	r2, r2, #13
 8004d6e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	0018      	movs	r0, r3
 8004d74:	f000 fdf5 	bl	8005962 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d78:	e02f      	b.n	8004dda <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004d7a:	23a4      	movs	r3, #164	@ 0xa4
 8004d7c:	18fb      	adds	r3, r7, r3
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2280      	movs	r2, #128	@ 0x80
 8004d82:	4013      	ands	r3, r2
 8004d84:	d00f      	beq.n	8004da6 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004d86:	23a0      	movs	r3, #160	@ 0xa0
 8004d88:	18fb      	adds	r3, r7, r3
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2280      	movs	r2, #128	@ 0x80
 8004d8e:	4013      	ands	r3, r2
 8004d90:	d009      	beq.n	8004da6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d01e      	beq.n	8004dd8 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	0010      	movs	r0, r2
 8004da2:	4798      	blx	r3
    }
    return;
 8004da4:	e018      	b.n	8004dd8 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004da6:	23a4      	movs	r3, #164	@ 0xa4
 8004da8:	18fb      	adds	r3, r7, r3
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2240      	movs	r2, #64	@ 0x40
 8004dae:	4013      	ands	r3, r2
 8004db0:	d013      	beq.n	8004dda <HAL_UART_IRQHandler+0x5f2>
 8004db2:	23a0      	movs	r3, #160	@ 0xa0
 8004db4:	18fb      	adds	r3, r7, r3
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2240      	movs	r2, #64	@ 0x40
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d00d      	beq.n	8004dda <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	f000 fda3 	bl	800590c <UART_EndTransmit_IT>
    return;
 8004dc6:	e008      	b.n	8004dda <HAL_UART_IRQHandler+0x5f2>
      return;
 8004dc8:	46c0      	nop			@ (mov r8, r8)
 8004dca:	e006      	b.n	8004dda <HAL_UART_IRQHandler+0x5f2>
    return;
 8004dcc:	46c0      	nop			@ (mov r8, r8)
 8004dce:	e004      	b.n	8004dda <HAL_UART_IRQHandler+0x5f2>
      return;
 8004dd0:	46c0      	nop			@ (mov r8, r8)
 8004dd2:	e002      	b.n	8004dda <HAL_UART_IRQHandler+0x5f2>
      return;
 8004dd4:	46c0      	nop			@ (mov r8, r8)
 8004dd6:	e000      	b.n	8004dda <HAL_UART_IRQHandler+0x5f2>
    return;
 8004dd8:	46c0      	nop			@ (mov r8, r8)
  }

}
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	b02b      	add	sp, #172	@ 0xac
 8004dde:	bd90      	pop	{r4, r7, pc}
 8004de0:	fffffeff 	.word	0xfffffeff
 8004de4:	fffffedf 	.word	0xfffffedf

08004de8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004df0:	46c0      	nop			@ (mov r8, r8)
 8004df2:	46bd      	mov	sp, r7
 8004df4:	b002      	add	sp, #8
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	000a      	movs	r2, r1
 8004e02:	1cbb      	adds	r3, r7, #2
 8004e04:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e06:	46c0      	nop			@ (mov r8, r8)
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	b002      	add	sp, #8
 8004e0c:	bd80      	pop	{r7, pc}
	...

08004e10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e10:	b5b0      	push	{r4, r5, r7, lr}
 8004e12:	b08e      	sub	sp, #56	@ 0x38
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e18:	231a      	movs	r3, #26
 8004e1a:	2218      	movs	r2, #24
 8004e1c:	189b      	adds	r3, r3, r2
 8004e1e:	19db      	adds	r3, r3, r7
 8004e20:	2200      	movs	r2, #0
 8004e22:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	689a      	ldr	r2, [r3, #8]
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	431a      	orrs	r2, r3
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	69db      	ldr	r3, [r3, #28]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4ac6      	ldr	r2, [pc, #792]	@ (800515c <UART_SetConfig+0x34c>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	0019      	movs	r1, r3
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	4ac1      	ldr	r2, [pc, #772]	@ (8005160 <UART_SetConfig+0x350>)
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	0019      	movs	r1, r3
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	68da      	ldr	r2, [r3, #12]
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4abb      	ldr	r2, [pc, #748]	@ (8005164 <UART_SetConfig+0x354>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d004      	beq.n	8004e84 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e80:	4313      	orrs	r3, r2
 8004e82:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	4ab7      	ldr	r2, [pc, #732]	@ (8005168 <UART_SetConfig+0x358>)
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	0019      	movs	r1, r3
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e96:	430a      	orrs	r2, r1
 8004e98:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4ab3      	ldr	r2, [pc, #716]	@ (800516c <UART_SetConfig+0x35c>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d131      	bne.n	8004f08 <UART_SetConfig+0xf8>
 8004ea4:	4bb2      	ldr	r3, [pc, #712]	@ (8005170 <UART_SetConfig+0x360>)
 8004ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ea8:	2203      	movs	r2, #3
 8004eaa:	4013      	ands	r3, r2
 8004eac:	2b03      	cmp	r3, #3
 8004eae:	d01d      	beq.n	8004eec <UART_SetConfig+0xdc>
 8004eb0:	d823      	bhi.n	8004efa <UART_SetConfig+0xea>
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d00c      	beq.n	8004ed0 <UART_SetConfig+0xc0>
 8004eb6:	d820      	bhi.n	8004efa <UART_SetConfig+0xea>
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d002      	beq.n	8004ec2 <UART_SetConfig+0xb2>
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d00e      	beq.n	8004ede <UART_SetConfig+0xce>
 8004ec0:	e01b      	b.n	8004efa <UART_SetConfig+0xea>
 8004ec2:	231b      	movs	r3, #27
 8004ec4:	2218      	movs	r2, #24
 8004ec6:	189b      	adds	r3, r3, r2
 8004ec8:	19db      	adds	r3, r3, r7
 8004eca:	2201      	movs	r2, #1
 8004ecc:	701a      	strb	r2, [r3, #0]
 8004ece:	e09c      	b.n	800500a <UART_SetConfig+0x1fa>
 8004ed0:	231b      	movs	r3, #27
 8004ed2:	2218      	movs	r2, #24
 8004ed4:	189b      	adds	r3, r3, r2
 8004ed6:	19db      	adds	r3, r3, r7
 8004ed8:	2202      	movs	r2, #2
 8004eda:	701a      	strb	r2, [r3, #0]
 8004edc:	e095      	b.n	800500a <UART_SetConfig+0x1fa>
 8004ede:	231b      	movs	r3, #27
 8004ee0:	2218      	movs	r2, #24
 8004ee2:	189b      	adds	r3, r3, r2
 8004ee4:	19db      	adds	r3, r3, r7
 8004ee6:	2204      	movs	r2, #4
 8004ee8:	701a      	strb	r2, [r3, #0]
 8004eea:	e08e      	b.n	800500a <UART_SetConfig+0x1fa>
 8004eec:	231b      	movs	r3, #27
 8004eee:	2218      	movs	r2, #24
 8004ef0:	189b      	adds	r3, r3, r2
 8004ef2:	19db      	adds	r3, r3, r7
 8004ef4:	2208      	movs	r2, #8
 8004ef6:	701a      	strb	r2, [r3, #0]
 8004ef8:	e087      	b.n	800500a <UART_SetConfig+0x1fa>
 8004efa:	231b      	movs	r3, #27
 8004efc:	2218      	movs	r2, #24
 8004efe:	189b      	adds	r3, r3, r2
 8004f00:	19db      	adds	r3, r3, r7
 8004f02:	2210      	movs	r2, #16
 8004f04:	701a      	strb	r2, [r3, #0]
 8004f06:	e080      	b.n	800500a <UART_SetConfig+0x1fa>
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a99      	ldr	r2, [pc, #612]	@ (8005174 <UART_SetConfig+0x364>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d131      	bne.n	8004f76 <UART_SetConfig+0x166>
 8004f12:	4b97      	ldr	r3, [pc, #604]	@ (8005170 <UART_SetConfig+0x360>)
 8004f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f16:	220c      	movs	r2, #12
 8004f18:	4013      	ands	r3, r2
 8004f1a:	2b0c      	cmp	r3, #12
 8004f1c:	d01d      	beq.n	8004f5a <UART_SetConfig+0x14a>
 8004f1e:	d823      	bhi.n	8004f68 <UART_SetConfig+0x158>
 8004f20:	2b08      	cmp	r3, #8
 8004f22:	d00c      	beq.n	8004f3e <UART_SetConfig+0x12e>
 8004f24:	d820      	bhi.n	8004f68 <UART_SetConfig+0x158>
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d002      	beq.n	8004f30 <UART_SetConfig+0x120>
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	d00e      	beq.n	8004f4c <UART_SetConfig+0x13c>
 8004f2e:	e01b      	b.n	8004f68 <UART_SetConfig+0x158>
 8004f30:	231b      	movs	r3, #27
 8004f32:	2218      	movs	r2, #24
 8004f34:	189b      	adds	r3, r3, r2
 8004f36:	19db      	adds	r3, r3, r7
 8004f38:	2200      	movs	r2, #0
 8004f3a:	701a      	strb	r2, [r3, #0]
 8004f3c:	e065      	b.n	800500a <UART_SetConfig+0x1fa>
 8004f3e:	231b      	movs	r3, #27
 8004f40:	2218      	movs	r2, #24
 8004f42:	189b      	adds	r3, r3, r2
 8004f44:	19db      	adds	r3, r3, r7
 8004f46:	2202      	movs	r2, #2
 8004f48:	701a      	strb	r2, [r3, #0]
 8004f4a:	e05e      	b.n	800500a <UART_SetConfig+0x1fa>
 8004f4c:	231b      	movs	r3, #27
 8004f4e:	2218      	movs	r2, #24
 8004f50:	189b      	adds	r3, r3, r2
 8004f52:	19db      	adds	r3, r3, r7
 8004f54:	2204      	movs	r2, #4
 8004f56:	701a      	strb	r2, [r3, #0]
 8004f58:	e057      	b.n	800500a <UART_SetConfig+0x1fa>
 8004f5a:	231b      	movs	r3, #27
 8004f5c:	2218      	movs	r2, #24
 8004f5e:	189b      	adds	r3, r3, r2
 8004f60:	19db      	adds	r3, r3, r7
 8004f62:	2208      	movs	r2, #8
 8004f64:	701a      	strb	r2, [r3, #0]
 8004f66:	e050      	b.n	800500a <UART_SetConfig+0x1fa>
 8004f68:	231b      	movs	r3, #27
 8004f6a:	2218      	movs	r2, #24
 8004f6c:	189b      	adds	r3, r3, r2
 8004f6e:	19db      	adds	r3, r3, r7
 8004f70:	2210      	movs	r2, #16
 8004f72:	701a      	strb	r2, [r3, #0]
 8004f74:	e049      	b.n	800500a <UART_SetConfig+0x1fa>
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a7a      	ldr	r2, [pc, #488]	@ (8005164 <UART_SetConfig+0x354>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d13e      	bne.n	8004ffe <UART_SetConfig+0x1ee>
 8004f80:	4b7b      	ldr	r3, [pc, #492]	@ (8005170 <UART_SetConfig+0x360>)
 8004f82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f84:	23c0      	movs	r3, #192	@ 0xc0
 8004f86:	011b      	lsls	r3, r3, #4
 8004f88:	4013      	ands	r3, r2
 8004f8a:	22c0      	movs	r2, #192	@ 0xc0
 8004f8c:	0112      	lsls	r2, r2, #4
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d027      	beq.n	8004fe2 <UART_SetConfig+0x1d2>
 8004f92:	22c0      	movs	r2, #192	@ 0xc0
 8004f94:	0112      	lsls	r2, r2, #4
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d82a      	bhi.n	8004ff0 <UART_SetConfig+0x1e0>
 8004f9a:	2280      	movs	r2, #128	@ 0x80
 8004f9c:	0112      	lsls	r2, r2, #4
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d011      	beq.n	8004fc6 <UART_SetConfig+0x1b6>
 8004fa2:	2280      	movs	r2, #128	@ 0x80
 8004fa4:	0112      	lsls	r2, r2, #4
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d822      	bhi.n	8004ff0 <UART_SetConfig+0x1e0>
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d004      	beq.n	8004fb8 <UART_SetConfig+0x1a8>
 8004fae:	2280      	movs	r2, #128	@ 0x80
 8004fb0:	00d2      	lsls	r2, r2, #3
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d00e      	beq.n	8004fd4 <UART_SetConfig+0x1c4>
 8004fb6:	e01b      	b.n	8004ff0 <UART_SetConfig+0x1e0>
 8004fb8:	231b      	movs	r3, #27
 8004fba:	2218      	movs	r2, #24
 8004fbc:	189b      	adds	r3, r3, r2
 8004fbe:	19db      	adds	r3, r3, r7
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	701a      	strb	r2, [r3, #0]
 8004fc4:	e021      	b.n	800500a <UART_SetConfig+0x1fa>
 8004fc6:	231b      	movs	r3, #27
 8004fc8:	2218      	movs	r2, #24
 8004fca:	189b      	adds	r3, r3, r2
 8004fcc:	19db      	adds	r3, r3, r7
 8004fce:	2202      	movs	r2, #2
 8004fd0:	701a      	strb	r2, [r3, #0]
 8004fd2:	e01a      	b.n	800500a <UART_SetConfig+0x1fa>
 8004fd4:	231b      	movs	r3, #27
 8004fd6:	2218      	movs	r2, #24
 8004fd8:	189b      	adds	r3, r3, r2
 8004fda:	19db      	adds	r3, r3, r7
 8004fdc:	2204      	movs	r2, #4
 8004fde:	701a      	strb	r2, [r3, #0]
 8004fe0:	e013      	b.n	800500a <UART_SetConfig+0x1fa>
 8004fe2:	231b      	movs	r3, #27
 8004fe4:	2218      	movs	r2, #24
 8004fe6:	189b      	adds	r3, r3, r2
 8004fe8:	19db      	adds	r3, r3, r7
 8004fea:	2208      	movs	r2, #8
 8004fec:	701a      	strb	r2, [r3, #0]
 8004fee:	e00c      	b.n	800500a <UART_SetConfig+0x1fa>
 8004ff0:	231b      	movs	r3, #27
 8004ff2:	2218      	movs	r2, #24
 8004ff4:	189b      	adds	r3, r3, r2
 8004ff6:	19db      	adds	r3, r3, r7
 8004ff8:	2210      	movs	r2, #16
 8004ffa:	701a      	strb	r2, [r3, #0]
 8004ffc:	e005      	b.n	800500a <UART_SetConfig+0x1fa>
 8004ffe:	231b      	movs	r3, #27
 8005000:	2218      	movs	r2, #24
 8005002:	189b      	adds	r3, r3, r2
 8005004:	19db      	adds	r3, r3, r7
 8005006:	2210      	movs	r2, #16
 8005008:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a55      	ldr	r2, [pc, #340]	@ (8005164 <UART_SetConfig+0x354>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d000      	beq.n	8005016 <UART_SetConfig+0x206>
 8005014:	e084      	b.n	8005120 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005016:	231b      	movs	r3, #27
 8005018:	2218      	movs	r2, #24
 800501a:	189b      	adds	r3, r3, r2
 800501c:	19db      	adds	r3, r3, r7
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	2b08      	cmp	r3, #8
 8005022:	d01d      	beq.n	8005060 <UART_SetConfig+0x250>
 8005024:	dc20      	bgt.n	8005068 <UART_SetConfig+0x258>
 8005026:	2b04      	cmp	r3, #4
 8005028:	d015      	beq.n	8005056 <UART_SetConfig+0x246>
 800502a:	dc1d      	bgt.n	8005068 <UART_SetConfig+0x258>
 800502c:	2b00      	cmp	r3, #0
 800502e:	d002      	beq.n	8005036 <UART_SetConfig+0x226>
 8005030:	2b02      	cmp	r3, #2
 8005032:	d005      	beq.n	8005040 <UART_SetConfig+0x230>
 8005034:	e018      	b.n	8005068 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005036:	f7ff f959 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 800503a:	0003      	movs	r3, r0
 800503c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800503e:	e01c      	b.n	800507a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005040:	4b4b      	ldr	r3, [pc, #300]	@ (8005170 <UART_SetConfig+0x360>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2210      	movs	r2, #16
 8005046:	4013      	ands	r3, r2
 8005048:	d002      	beq.n	8005050 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800504a:	4b4b      	ldr	r3, [pc, #300]	@ (8005178 <UART_SetConfig+0x368>)
 800504c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800504e:	e014      	b.n	800507a <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8005050:	4b4a      	ldr	r3, [pc, #296]	@ (800517c <UART_SetConfig+0x36c>)
 8005052:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005054:	e011      	b.n	800507a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005056:	f7ff f8b9 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 800505a:	0003      	movs	r3, r0
 800505c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800505e:	e00c      	b.n	800507a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005060:	2380      	movs	r3, #128	@ 0x80
 8005062:	021b      	lsls	r3, r3, #8
 8005064:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005066:	e008      	b.n	800507a <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8005068:	2300      	movs	r3, #0
 800506a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800506c:	231a      	movs	r3, #26
 800506e:	2218      	movs	r2, #24
 8005070:	189b      	adds	r3, r3, r2
 8005072:	19db      	adds	r3, r3, r7
 8005074:	2201      	movs	r2, #1
 8005076:	701a      	strb	r2, [r3, #0]
        break;
 8005078:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800507a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800507c:	2b00      	cmp	r3, #0
 800507e:	d100      	bne.n	8005082 <UART_SetConfig+0x272>
 8005080:	e132      	b.n	80052e8 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	685a      	ldr	r2, [r3, #4]
 8005086:	0013      	movs	r3, r2
 8005088:	005b      	lsls	r3, r3, #1
 800508a:	189b      	adds	r3, r3, r2
 800508c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800508e:	429a      	cmp	r2, r3
 8005090:	d305      	bcc.n	800509e <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005098:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800509a:	429a      	cmp	r2, r3
 800509c:	d906      	bls.n	80050ac <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 800509e:	231a      	movs	r3, #26
 80050a0:	2218      	movs	r2, #24
 80050a2:	189b      	adds	r3, r3, r2
 80050a4:	19db      	adds	r3, r3, r7
 80050a6:	2201      	movs	r2, #1
 80050a8:	701a      	strb	r2, [r3, #0]
 80050aa:	e11d      	b.n	80052e8 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80050ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ae:	613b      	str	r3, [r7, #16]
 80050b0:	2300      	movs	r3, #0
 80050b2:	617b      	str	r3, [r7, #20]
 80050b4:	6939      	ldr	r1, [r7, #16]
 80050b6:	697a      	ldr	r2, [r7, #20]
 80050b8:	000b      	movs	r3, r1
 80050ba:	0e1b      	lsrs	r3, r3, #24
 80050bc:	0010      	movs	r0, r2
 80050be:	0205      	lsls	r5, r0, #8
 80050c0:	431d      	orrs	r5, r3
 80050c2:	000b      	movs	r3, r1
 80050c4:	021c      	lsls	r4, r3, #8
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	085b      	lsrs	r3, r3, #1
 80050cc:	60bb      	str	r3, [r7, #8]
 80050ce:	2300      	movs	r3, #0
 80050d0:	60fb      	str	r3, [r7, #12]
 80050d2:	68b8      	ldr	r0, [r7, #8]
 80050d4:	68f9      	ldr	r1, [r7, #12]
 80050d6:	1900      	adds	r0, r0, r4
 80050d8:	4169      	adcs	r1, r5
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	603b      	str	r3, [r7, #0]
 80050e0:	2300      	movs	r3, #0
 80050e2:	607b      	str	r3, [r7, #4]
 80050e4:	683a      	ldr	r2, [r7, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f7fb f996 	bl	8000418 <__aeabi_uldivmod>
 80050ec:	0002      	movs	r2, r0
 80050ee:	000b      	movs	r3, r1
 80050f0:	0013      	movs	r3, r2
 80050f2:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80050f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050f6:	23c0      	movs	r3, #192	@ 0xc0
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d309      	bcc.n	8005112 <UART_SetConfig+0x302>
 80050fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005100:	2380      	movs	r3, #128	@ 0x80
 8005102:	035b      	lsls	r3, r3, #13
 8005104:	429a      	cmp	r2, r3
 8005106:	d204      	bcs.n	8005112 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800510e:	60da      	str	r2, [r3, #12]
 8005110:	e0ea      	b.n	80052e8 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8005112:	231a      	movs	r3, #26
 8005114:	2218      	movs	r2, #24
 8005116:	189b      	adds	r3, r3, r2
 8005118:	19db      	adds	r3, r3, r7
 800511a:	2201      	movs	r2, #1
 800511c:	701a      	strb	r2, [r3, #0]
 800511e:	e0e3      	b.n	80052e8 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	69da      	ldr	r2, [r3, #28]
 8005124:	2380      	movs	r3, #128	@ 0x80
 8005126:	021b      	lsls	r3, r3, #8
 8005128:	429a      	cmp	r2, r3
 800512a:	d000      	beq.n	800512e <UART_SetConfig+0x31e>
 800512c:	e085      	b.n	800523a <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 800512e:	231b      	movs	r3, #27
 8005130:	2218      	movs	r2, #24
 8005132:	189b      	adds	r3, r3, r2
 8005134:	19db      	adds	r3, r3, r7
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	2b08      	cmp	r3, #8
 800513a:	d837      	bhi.n	80051ac <UART_SetConfig+0x39c>
 800513c:	009a      	lsls	r2, r3, #2
 800513e:	4b10      	ldr	r3, [pc, #64]	@ (8005180 <UART_SetConfig+0x370>)
 8005140:	18d3      	adds	r3, r2, r3
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005146:	f7ff f8d1 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 800514a:	0003      	movs	r3, r0
 800514c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800514e:	e036      	b.n	80051be <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005150:	f7ff f8e2 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 8005154:	0003      	movs	r3, r0
 8005156:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005158:	e031      	b.n	80051be <UART_SetConfig+0x3ae>
 800515a:	46c0      	nop			@ (mov r8, r8)
 800515c:	efff69f3 	.word	0xefff69f3
 8005160:	ffffcfff 	.word	0xffffcfff
 8005164:	40004800 	.word	0x40004800
 8005168:	fffff4ff 	.word	0xfffff4ff
 800516c:	40013800 	.word	0x40013800
 8005170:	40021000 	.word	0x40021000
 8005174:	40004400 	.word	0x40004400
 8005178:	003d0900 	.word	0x003d0900
 800517c:	00f42400 	.word	0x00f42400
 8005180:	0800630c 	.word	0x0800630c
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005184:	4b60      	ldr	r3, [pc, #384]	@ (8005308 <UART_SetConfig+0x4f8>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2210      	movs	r2, #16
 800518a:	4013      	ands	r3, r2
 800518c:	d002      	beq.n	8005194 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800518e:	4b5f      	ldr	r3, [pc, #380]	@ (800530c <UART_SetConfig+0x4fc>)
 8005190:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005192:	e014      	b.n	80051be <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8005194:	4b5e      	ldr	r3, [pc, #376]	@ (8005310 <UART_SetConfig+0x500>)
 8005196:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005198:	e011      	b.n	80051be <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800519a:	f7ff f817 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 800519e:	0003      	movs	r3, r0
 80051a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051a2:	e00c      	b.n	80051be <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051a4:	2380      	movs	r3, #128	@ 0x80
 80051a6:	021b      	lsls	r3, r3, #8
 80051a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051aa:	e008      	b.n	80051be <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80051b0:	231a      	movs	r3, #26
 80051b2:	2218      	movs	r2, #24
 80051b4:	189b      	adds	r3, r3, r2
 80051b6:	19db      	adds	r3, r3, r7
 80051b8:	2201      	movs	r2, #1
 80051ba:	701a      	strb	r2, [r3, #0]
        break;
 80051bc:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d100      	bne.n	80051c6 <UART_SetConfig+0x3b6>
 80051c4:	e090      	b.n	80052e8 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c8:	005a      	lsls	r2, r3, #1
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	085b      	lsrs	r3, r3, #1
 80051d0:	18d2      	adds	r2, r2, r3
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	0019      	movs	r1, r3
 80051d8:	0010      	movs	r0, r2
 80051da:	f7fa ffa7 	bl	800012c <__udivsi3>
 80051de:	0003      	movs	r3, r0
 80051e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e4:	2b0f      	cmp	r3, #15
 80051e6:	d921      	bls.n	800522c <UART_SetConfig+0x41c>
 80051e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051ea:	2380      	movs	r3, #128	@ 0x80
 80051ec:	025b      	lsls	r3, r3, #9
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d21c      	bcs.n	800522c <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	200e      	movs	r0, #14
 80051f8:	2418      	movs	r4, #24
 80051fa:	1903      	adds	r3, r0, r4
 80051fc:	19db      	adds	r3, r3, r7
 80051fe:	210f      	movs	r1, #15
 8005200:	438a      	bics	r2, r1
 8005202:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005206:	085b      	lsrs	r3, r3, #1
 8005208:	b29b      	uxth	r3, r3
 800520a:	2207      	movs	r2, #7
 800520c:	4013      	ands	r3, r2
 800520e:	b299      	uxth	r1, r3
 8005210:	1903      	adds	r3, r0, r4
 8005212:	19db      	adds	r3, r3, r7
 8005214:	1902      	adds	r2, r0, r4
 8005216:	19d2      	adds	r2, r2, r7
 8005218:	8812      	ldrh	r2, [r2, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	1902      	adds	r2, r0, r4
 8005224:	19d2      	adds	r2, r2, r7
 8005226:	8812      	ldrh	r2, [r2, #0]
 8005228:	60da      	str	r2, [r3, #12]
 800522a:	e05d      	b.n	80052e8 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 800522c:	231a      	movs	r3, #26
 800522e:	2218      	movs	r2, #24
 8005230:	189b      	adds	r3, r3, r2
 8005232:	19db      	adds	r3, r3, r7
 8005234:	2201      	movs	r2, #1
 8005236:	701a      	strb	r2, [r3, #0]
 8005238:	e056      	b.n	80052e8 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800523a:	231b      	movs	r3, #27
 800523c:	2218      	movs	r2, #24
 800523e:	189b      	adds	r3, r3, r2
 8005240:	19db      	adds	r3, r3, r7
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	2b08      	cmp	r3, #8
 8005246:	d822      	bhi.n	800528e <UART_SetConfig+0x47e>
 8005248:	009a      	lsls	r2, r3, #2
 800524a:	4b32      	ldr	r3, [pc, #200]	@ (8005314 <UART_SetConfig+0x504>)
 800524c:	18d3      	adds	r3, r2, r3
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005252:	f7ff f84b 	bl	80042ec <HAL_RCC_GetPCLK1Freq>
 8005256:	0003      	movs	r3, r0
 8005258:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800525a:	e021      	b.n	80052a0 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800525c:	f7ff f85c 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 8005260:	0003      	movs	r3, r0
 8005262:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005264:	e01c      	b.n	80052a0 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005266:	4b28      	ldr	r3, [pc, #160]	@ (8005308 <UART_SetConfig+0x4f8>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2210      	movs	r2, #16
 800526c:	4013      	ands	r3, r2
 800526e:	d002      	beq.n	8005276 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005270:	4b26      	ldr	r3, [pc, #152]	@ (800530c <UART_SetConfig+0x4fc>)
 8005272:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005274:	e014      	b.n	80052a0 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8005276:	4b26      	ldr	r3, [pc, #152]	@ (8005310 <UART_SetConfig+0x500>)
 8005278:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800527a:	e011      	b.n	80052a0 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800527c:	f7fe ffa6 	bl	80041cc <HAL_RCC_GetSysClockFreq>
 8005280:	0003      	movs	r3, r0
 8005282:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005284:	e00c      	b.n	80052a0 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005286:	2380      	movs	r3, #128	@ 0x80
 8005288:	021b      	lsls	r3, r3, #8
 800528a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800528c:	e008      	b.n	80052a0 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 800528e:	2300      	movs	r3, #0
 8005290:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005292:	231a      	movs	r3, #26
 8005294:	2218      	movs	r2, #24
 8005296:	189b      	adds	r3, r3, r2
 8005298:	19db      	adds	r3, r3, r7
 800529a:	2201      	movs	r2, #1
 800529c:	701a      	strb	r2, [r3, #0]
        break;
 800529e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80052a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d020      	beq.n	80052e8 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	085a      	lsrs	r2, r3, #1
 80052ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ae:	18d2      	adds	r2, r2, r3
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	0019      	movs	r1, r3
 80052b6:	0010      	movs	r0, r2
 80052b8:	f7fa ff38 	bl	800012c <__udivsi3>
 80052bc:	0003      	movs	r3, r0
 80052be:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c2:	2b0f      	cmp	r3, #15
 80052c4:	d90a      	bls.n	80052dc <UART_SetConfig+0x4cc>
 80052c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052c8:	2380      	movs	r3, #128	@ 0x80
 80052ca:	025b      	lsls	r3, r3, #9
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d205      	bcs.n	80052dc <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	60da      	str	r2, [r3, #12]
 80052da:	e005      	b.n	80052e8 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80052dc:	231a      	movs	r3, #26
 80052de:	2218      	movs	r2, #24
 80052e0:	189b      	adds	r3, r3, r2
 80052e2:	19db      	adds	r3, r3, r7
 80052e4:	2201      	movs	r2, #1
 80052e6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	2200      	movs	r2, #0
 80052ec:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	2200      	movs	r2, #0
 80052f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80052f4:	231a      	movs	r3, #26
 80052f6:	2218      	movs	r2, #24
 80052f8:	189b      	adds	r3, r3, r2
 80052fa:	19db      	adds	r3, r3, r7
 80052fc:	781b      	ldrb	r3, [r3, #0]
}
 80052fe:	0018      	movs	r0, r3
 8005300:	46bd      	mov	sp, r7
 8005302:	b00e      	add	sp, #56	@ 0x38
 8005304:	bdb0      	pop	{r4, r5, r7, pc}
 8005306:	46c0      	nop			@ (mov r8, r8)
 8005308:	40021000 	.word	0x40021000
 800530c:	003d0900 	.word	0x003d0900
 8005310:	00f42400 	.word	0x00f42400
 8005314:	08006330 	.word	0x08006330

08005318 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005324:	2208      	movs	r2, #8
 8005326:	4013      	ands	r3, r2
 8005328:	d00b      	beq.n	8005342 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	4a4a      	ldr	r2, [pc, #296]	@ (800545c <UART_AdvFeatureConfig+0x144>)
 8005332:	4013      	ands	r3, r2
 8005334:	0019      	movs	r1, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005346:	2201      	movs	r2, #1
 8005348:	4013      	ands	r3, r2
 800534a:	d00b      	beq.n	8005364 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	4a43      	ldr	r2, [pc, #268]	@ (8005460 <UART_AdvFeatureConfig+0x148>)
 8005354:	4013      	ands	r3, r2
 8005356:	0019      	movs	r1, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	430a      	orrs	r2, r1
 8005362:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	2202      	movs	r2, #2
 800536a:	4013      	ands	r3, r2
 800536c:	d00b      	beq.n	8005386 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	4a3b      	ldr	r2, [pc, #236]	@ (8005464 <UART_AdvFeatureConfig+0x14c>)
 8005376:	4013      	ands	r3, r2
 8005378:	0019      	movs	r1, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538a:	2204      	movs	r2, #4
 800538c:	4013      	ands	r3, r2
 800538e:	d00b      	beq.n	80053a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	4a34      	ldr	r2, [pc, #208]	@ (8005468 <UART_AdvFeatureConfig+0x150>)
 8005398:	4013      	ands	r3, r2
 800539a:	0019      	movs	r1, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	430a      	orrs	r2, r1
 80053a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ac:	2210      	movs	r2, #16
 80053ae:	4013      	ands	r3, r2
 80053b0:	d00b      	beq.n	80053ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	4a2c      	ldr	r2, [pc, #176]	@ (800546c <UART_AdvFeatureConfig+0x154>)
 80053ba:	4013      	ands	r3, r2
 80053bc:	0019      	movs	r1, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ce:	2220      	movs	r2, #32
 80053d0:	4013      	ands	r3, r2
 80053d2:	d00b      	beq.n	80053ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	4a25      	ldr	r2, [pc, #148]	@ (8005470 <UART_AdvFeatureConfig+0x158>)
 80053dc:	4013      	ands	r3, r2
 80053de:	0019      	movs	r1, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	430a      	orrs	r2, r1
 80053ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f0:	2240      	movs	r2, #64	@ 0x40
 80053f2:	4013      	ands	r3, r2
 80053f4:	d01d      	beq.n	8005432 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	4a1d      	ldr	r2, [pc, #116]	@ (8005474 <UART_AdvFeatureConfig+0x15c>)
 80053fe:	4013      	ands	r3, r2
 8005400:	0019      	movs	r1, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005412:	2380      	movs	r3, #128	@ 0x80
 8005414:	035b      	lsls	r3, r3, #13
 8005416:	429a      	cmp	r2, r3
 8005418:	d10b      	bne.n	8005432 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	4a15      	ldr	r2, [pc, #84]	@ (8005478 <UART_AdvFeatureConfig+0x160>)
 8005422:	4013      	ands	r3, r2
 8005424:	0019      	movs	r1, r3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	2280      	movs	r2, #128	@ 0x80
 8005438:	4013      	ands	r3, r2
 800543a:	d00b      	beq.n	8005454 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	4a0e      	ldr	r2, [pc, #56]	@ (800547c <UART_AdvFeatureConfig+0x164>)
 8005444:	4013      	ands	r3, r2
 8005446:	0019      	movs	r1, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	605a      	str	r2, [r3, #4]
  }
}
 8005454:	46c0      	nop			@ (mov r8, r8)
 8005456:	46bd      	mov	sp, r7
 8005458:	b002      	add	sp, #8
 800545a:	bd80      	pop	{r7, pc}
 800545c:	ffff7fff 	.word	0xffff7fff
 8005460:	fffdffff 	.word	0xfffdffff
 8005464:	fffeffff 	.word	0xfffeffff
 8005468:	fffbffff 	.word	0xfffbffff
 800546c:	ffffefff 	.word	0xffffefff
 8005470:	ffffdfff 	.word	0xffffdfff
 8005474:	ffefffff 	.word	0xffefffff
 8005478:	ff9fffff 	.word	0xff9fffff
 800547c:	fff7ffff 	.word	0xfff7ffff

08005480 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b092      	sub	sp, #72	@ 0x48
 8005484:	af02      	add	r7, sp, #8
 8005486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2284      	movs	r2, #132	@ 0x84
 800548c:	2100      	movs	r1, #0
 800548e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005490:	f7fb feb6 	bl	8001200 <HAL_GetTick>
 8005494:	0003      	movs	r3, r0
 8005496:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2208      	movs	r2, #8
 80054a0:	4013      	ands	r3, r2
 80054a2:	2b08      	cmp	r3, #8
 80054a4:	d12c      	bne.n	8005500 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054a8:	2280      	movs	r2, #128	@ 0x80
 80054aa:	0391      	lsls	r1, r2, #14
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	4a46      	ldr	r2, [pc, #280]	@ (80055c8 <UART_CheckIdleState+0x148>)
 80054b0:	9200      	str	r2, [sp, #0]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f000 f88c 	bl	80055d0 <UART_WaitOnFlagUntilTimeout>
 80054b8:	1e03      	subs	r3, r0, #0
 80054ba:	d021      	beq.n	8005500 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054bc:	f3ef 8310 	mrs	r3, PRIMASK
 80054c0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80054c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054c6:	2301      	movs	r3, #1
 80054c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054cc:	f383 8810 	msr	PRIMASK, r3
}
 80054d0:	46c0      	nop			@ (mov r8, r8)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2180      	movs	r1, #128	@ 0x80
 80054de:	438a      	bics	r2, r1
 80054e0:	601a      	str	r2, [r3, #0]
 80054e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e8:	f383 8810 	msr	PRIMASK, r3
}
 80054ec:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2220      	movs	r2, #32
 80054f2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2278      	movs	r2, #120	@ 0x78
 80054f8:	2100      	movs	r1, #0
 80054fa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e05f      	b.n	80055c0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2204      	movs	r2, #4
 8005508:	4013      	ands	r3, r2
 800550a:	2b04      	cmp	r3, #4
 800550c:	d146      	bne.n	800559c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800550e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005510:	2280      	movs	r2, #128	@ 0x80
 8005512:	03d1      	lsls	r1, r2, #15
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	4a2c      	ldr	r2, [pc, #176]	@ (80055c8 <UART_CheckIdleState+0x148>)
 8005518:	9200      	str	r2, [sp, #0]
 800551a:	2200      	movs	r2, #0
 800551c:	f000 f858 	bl	80055d0 <UART_WaitOnFlagUntilTimeout>
 8005520:	1e03      	subs	r3, r0, #0
 8005522:	d03b      	beq.n	800559c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005524:	f3ef 8310 	mrs	r3, PRIMASK
 8005528:	60fb      	str	r3, [r7, #12]
  return(result);
 800552a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800552c:	637b      	str	r3, [r7, #52]	@ 0x34
 800552e:	2301      	movs	r3, #1
 8005530:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	f383 8810 	msr	PRIMASK, r3
}
 8005538:	46c0      	nop			@ (mov r8, r8)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4921      	ldr	r1, [pc, #132]	@ (80055cc <UART_CheckIdleState+0x14c>)
 8005546:	400a      	ands	r2, r1
 8005548:	601a      	str	r2, [r3, #0]
 800554a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800554c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f383 8810 	msr	PRIMASK, r3
}
 8005554:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005556:	f3ef 8310 	mrs	r3, PRIMASK
 800555a:	61bb      	str	r3, [r7, #24]
  return(result);
 800555c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005560:	2301      	movs	r3, #1
 8005562:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	f383 8810 	msr	PRIMASK, r3
}
 800556a:	46c0      	nop			@ (mov r8, r8)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2101      	movs	r1, #1
 8005578:	438a      	bics	r2, r1
 800557a:	609a      	str	r2, [r3, #8]
 800557c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	f383 8810 	msr	PRIMASK, r3
}
 8005586:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2280      	movs	r2, #128	@ 0x80
 800558c:	2120      	movs	r1, #32
 800558e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2278      	movs	r2, #120	@ 0x78
 8005594:	2100      	movs	r1, #0
 8005596:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e011      	b.n	80055c0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2220      	movs	r2, #32
 80055a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2280      	movs	r2, #128	@ 0x80
 80055a6:	2120      	movs	r1, #32
 80055a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2278      	movs	r2, #120	@ 0x78
 80055ba:	2100      	movs	r1, #0
 80055bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	0018      	movs	r0, r3
 80055c2:	46bd      	mov	sp, r7
 80055c4:	b010      	add	sp, #64	@ 0x40
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	01ffffff 	.word	0x01ffffff
 80055cc:	fffffedf 	.word	0xfffffedf

080055d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	603b      	str	r3, [r7, #0]
 80055dc:	1dfb      	adds	r3, r7, #7
 80055de:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055e0:	e051      	b.n	8005686 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	3301      	adds	r3, #1
 80055e6:	d04e      	beq.n	8005686 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e8:	f7fb fe0a 	bl	8001200 <HAL_GetTick>
 80055ec:	0002      	movs	r2, r0
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	69ba      	ldr	r2, [r7, #24]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d302      	bcc.n	80055fe <UART_WaitOnFlagUntilTimeout+0x2e>
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e051      	b.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2204      	movs	r2, #4
 800560a:	4013      	ands	r3, r2
 800560c:	d03b      	beq.n	8005686 <UART_WaitOnFlagUntilTimeout+0xb6>
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b80      	cmp	r3, #128	@ 0x80
 8005612:	d038      	beq.n	8005686 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b40      	cmp	r3, #64	@ 0x40
 8005618:	d035      	beq.n	8005686 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	2208      	movs	r2, #8
 8005622:	4013      	ands	r3, r2
 8005624:	2b08      	cmp	r3, #8
 8005626:	d111      	bne.n	800564c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2208      	movs	r2, #8
 800562e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	0018      	movs	r0, r3
 8005634:	f000 f83c 	bl	80056b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2284      	movs	r2, #132	@ 0x84
 800563c:	2108      	movs	r1, #8
 800563e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2278      	movs	r2, #120	@ 0x78
 8005644:	2100      	movs	r1, #0
 8005646:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e02c      	b.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	69da      	ldr	r2, [r3, #28]
 8005652:	2380      	movs	r3, #128	@ 0x80
 8005654:	011b      	lsls	r3, r3, #4
 8005656:	401a      	ands	r2, r3
 8005658:	2380      	movs	r3, #128	@ 0x80
 800565a:	011b      	lsls	r3, r3, #4
 800565c:	429a      	cmp	r2, r3
 800565e:	d112      	bne.n	8005686 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2280      	movs	r2, #128	@ 0x80
 8005666:	0112      	lsls	r2, r2, #4
 8005668:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	0018      	movs	r0, r3
 800566e:	f000 f81f 	bl	80056b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2284      	movs	r2, #132	@ 0x84
 8005676:	2120      	movs	r1, #32
 8005678:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2278      	movs	r2, #120	@ 0x78
 800567e:	2100      	movs	r1, #0
 8005680:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e00f      	b.n	80056a6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	68ba      	ldr	r2, [r7, #8]
 800568e:	4013      	ands	r3, r2
 8005690:	68ba      	ldr	r2, [r7, #8]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	425a      	negs	r2, r3
 8005696:	4153      	adcs	r3, r2
 8005698:	b2db      	uxtb	r3, r3
 800569a:	001a      	movs	r2, r3
 800569c:	1dfb      	adds	r3, r7, #7
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d09e      	beq.n	80055e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	0018      	movs	r0, r3
 80056a8:	46bd      	mov	sp, r7
 80056aa:	b004      	add	sp, #16
 80056ac:	bd80      	pop	{r7, pc}
	...

080056b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b08e      	sub	sp, #56	@ 0x38
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056b8:	f3ef 8310 	mrs	r3, PRIMASK
 80056bc:	617b      	str	r3, [r7, #20]
  return(result);
 80056be:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80056c2:	2301      	movs	r3, #1
 80056c4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	f383 8810 	msr	PRIMASK, r3
}
 80056cc:	46c0      	nop			@ (mov r8, r8)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4926      	ldr	r1, [pc, #152]	@ (8005774 <UART_EndRxTransfer+0xc4>)
 80056da:	400a      	ands	r2, r1
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	f383 8810 	msr	PRIMASK, r3
}
 80056e8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056ea:	f3ef 8310 	mrs	r3, PRIMASK
 80056ee:	623b      	str	r3, [r7, #32]
  return(result);
 80056f0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80056f4:	2301      	movs	r3, #1
 80056f6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fa:	f383 8810 	msr	PRIMASK, r3
}
 80056fe:	46c0      	nop			@ (mov r8, r8)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	689a      	ldr	r2, [r3, #8]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2101      	movs	r1, #1
 800570c:	438a      	bics	r2, r1
 800570e:	609a      	str	r2, [r3, #8]
 8005710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005712:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005716:	f383 8810 	msr	PRIMASK, r3
}
 800571a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005720:	2b01      	cmp	r3, #1
 8005722:	d118      	bne.n	8005756 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005724:	f3ef 8310 	mrs	r3, PRIMASK
 8005728:	60bb      	str	r3, [r7, #8]
  return(result);
 800572a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800572c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800572e:	2301      	movs	r3, #1
 8005730:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f383 8810 	msr	PRIMASK, r3
}
 8005738:	46c0      	nop			@ (mov r8, r8)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2110      	movs	r1, #16
 8005746:	438a      	bics	r2, r1
 8005748:	601a      	str	r2, [r3, #0]
 800574a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800574c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	f383 8810 	msr	PRIMASK, r3
}
 8005754:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2280      	movs	r2, #128	@ 0x80
 800575a:	2120      	movs	r1, #32
 800575c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800576a:	46c0      	nop			@ (mov r8, r8)
 800576c:	46bd      	mov	sp, r7
 800576e:	b00e      	add	sp, #56	@ 0x38
 8005770:	bd80      	pop	{r7, pc}
 8005772:	46c0      	nop			@ (mov r8, r8)
 8005774:	fffffedf 	.word	0xfffffedf

08005778 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005784:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	225a      	movs	r2, #90	@ 0x5a
 800578a:	2100      	movs	r1, #0
 800578c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	0018      	movs	r0, r3
 8005792:	f7ff fb29 	bl	8004de8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005796:	46c0      	nop			@ (mov r8, r8)
 8005798:	46bd      	mov	sp, r7
 800579a:	b004      	add	sp, #16
 800579c:	bd80      	pop	{r7, pc}

0800579e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b08a      	sub	sp, #40	@ 0x28
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057aa:	2b21      	cmp	r3, #33	@ 0x21
 80057ac:	d14c      	bne.n	8005848 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2252      	movs	r2, #82	@ 0x52
 80057b2:	5a9b      	ldrh	r3, [r3, r2]
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d132      	bne.n	8005820 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057ba:	f3ef 8310 	mrs	r3, PRIMASK
 80057be:	60bb      	str	r3, [r7, #8]
  return(result);
 80057c0:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80057c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80057c4:	2301      	movs	r3, #1
 80057c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f383 8810 	msr	PRIMASK, r3
}
 80057ce:	46c0      	nop			@ (mov r8, r8)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2180      	movs	r1, #128	@ 0x80
 80057dc:	438a      	bics	r2, r1
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	f383 8810 	msr	PRIMASK, r3
}
 80057ea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057ec:	f3ef 8310 	mrs	r3, PRIMASK
 80057f0:	617b      	str	r3, [r7, #20]
  return(result);
 80057f2:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80057f4:	623b      	str	r3, [r7, #32]
 80057f6:	2301      	movs	r3, #1
 80057f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057fa:	69bb      	ldr	r3, [r7, #24]
 80057fc:	f383 8810 	msr	PRIMASK, r3
}
 8005800:	46c0      	nop			@ (mov r8, r8)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2140      	movs	r1, #64	@ 0x40
 800580e:	430a      	orrs	r2, r1
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	f383 8810 	msr	PRIMASK, r3
}
 800581c:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800581e:	e013      	b.n	8005848 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005824:	781a      	ldrb	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2252      	movs	r2, #82	@ 0x52
 800583a:	5a9b      	ldrh	r3, [r3, r2]
 800583c:	b29b      	uxth	r3, r3
 800583e:	3b01      	subs	r3, #1
 8005840:	b299      	uxth	r1, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2252      	movs	r2, #82	@ 0x52
 8005846:	5299      	strh	r1, [r3, r2]
}
 8005848:	46c0      	nop			@ (mov r8, r8)
 800584a:	46bd      	mov	sp, r7
 800584c:	b00a      	add	sp, #40	@ 0x28
 800584e:	bd80      	pop	{r7, pc}

08005850 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b08c      	sub	sp, #48	@ 0x30
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800585c:	2b21      	cmp	r3, #33	@ 0x21
 800585e:	d151      	bne.n	8005904 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2252      	movs	r2, #82	@ 0x52
 8005864:	5a9b      	ldrh	r3, [r3, r2]
 8005866:	b29b      	uxth	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	d132      	bne.n	80058d2 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800586c:	f3ef 8310 	mrs	r3, PRIMASK
 8005870:	60fb      	str	r3, [r7, #12]
  return(result);
 8005872:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005874:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005876:	2301      	movs	r3, #1
 8005878:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	f383 8810 	msr	PRIMASK, r3
}
 8005880:	46c0      	nop			@ (mov r8, r8)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2180      	movs	r1, #128	@ 0x80
 800588e:	438a      	bics	r2, r1
 8005890:	601a      	str	r2, [r3, #0]
 8005892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005894:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f383 8810 	msr	PRIMASK, r3
}
 800589c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800589e:	f3ef 8310 	mrs	r3, PRIMASK
 80058a2:	61bb      	str	r3, [r7, #24]
  return(result);
 80058a4:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80058a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058a8:	2301      	movs	r3, #1
 80058aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	f383 8810 	msr	PRIMASK, r3
}
 80058b2:	46c0      	nop			@ (mov r8, r8)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2140      	movs	r1, #64	@ 0x40
 80058c0:	430a      	orrs	r2, r1
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	f383 8810 	msr	PRIMASK, r3
}
 80058ce:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80058d0:	e018      	b.n	8005904 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80058d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058da:	881b      	ldrh	r3, [r3, #0]
 80058dc:	001a      	movs	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	05d2      	lsls	r2, r2, #23
 80058e4:	0dd2      	lsrs	r2, r2, #23
 80058e6:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058ec:	1c9a      	adds	r2, r3, #2
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2252      	movs	r2, #82	@ 0x52
 80058f6:	5a9b      	ldrh	r3, [r3, r2]
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b299      	uxth	r1, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2252      	movs	r2, #82	@ 0x52
 8005902:	5299      	strh	r1, [r3, r2]
}
 8005904:	46c0      	nop			@ (mov r8, r8)
 8005906:	46bd      	mov	sp, r7
 8005908:	b00c      	add	sp, #48	@ 0x30
 800590a:	bd80      	pop	{r7, pc}

0800590c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005914:	f3ef 8310 	mrs	r3, PRIMASK
 8005918:	60bb      	str	r3, [r7, #8]
  return(result);
 800591a:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800591c:	617b      	str	r3, [r7, #20]
 800591e:	2301      	movs	r3, #1
 8005920:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f383 8810 	msr	PRIMASK, r3
}
 8005928:	46c0      	nop			@ (mov r8, r8)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2140      	movs	r1, #64	@ 0x40
 8005936:	438a      	bics	r2, r1
 8005938:	601a      	str	r2, [r3, #0]
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f383 8810 	msr	PRIMASK, r3
}
 8005944:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2220      	movs	r2, #32
 800594a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	0018      	movs	r0, r3
 8005956:	f7fb f901 	bl	8000b5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800595a:	46c0      	nop			@ (mov r8, r8)
 800595c:	46bd      	mov	sp, r7
 800595e:	b006      	add	sp, #24
 8005960:	bd80      	pop	{r7, pc}

08005962 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b082      	sub	sp, #8
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800596a:	46c0      	nop			@ (mov r8, r8)
 800596c:	46bd      	mov	sp, r7
 800596e:	b002      	add	sp, #8
 8005970:	bd80      	pop	{r7, pc}
	...

08005974 <siprintf>:
 8005974:	b40e      	push	{r1, r2, r3}
 8005976:	b510      	push	{r4, lr}
 8005978:	2400      	movs	r4, #0
 800597a:	490c      	ldr	r1, [pc, #48]	@ (80059ac <siprintf+0x38>)
 800597c:	b09d      	sub	sp, #116	@ 0x74
 800597e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005980:	9002      	str	r0, [sp, #8]
 8005982:	9006      	str	r0, [sp, #24]
 8005984:	9107      	str	r1, [sp, #28]
 8005986:	9104      	str	r1, [sp, #16]
 8005988:	4809      	ldr	r0, [pc, #36]	@ (80059b0 <siprintf+0x3c>)
 800598a:	490a      	ldr	r1, [pc, #40]	@ (80059b4 <siprintf+0x40>)
 800598c:	cb04      	ldmia	r3!, {r2}
 800598e:	9105      	str	r1, [sp, #20]
 8005990:	6800      	ldr	r0, [r0, #0]
 8005992:	a902      	add	r1, sp, #8
 8005994:	9301      	str	r3, [sp, #4]
 8005996:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005998:	f000 f99e 	bl	8005cd8 <_svfiprintf_r>
 800599c:	9b02      	ldr	r3, [sp, #8]
 800599e:	701c      	strb	r4, [r3, #0]
 80059a0:	b01d      	add	sp, #116	@ 0x74
 80059a2:	bc10      	pop	{r4}
 80059a4:	bc08      	pop	{r3}
 80059a6:	b003      	add	sp, #12
 80059a8:	4718      	bx	r3
 80059aa:	46c0      	nop			@ (mov r8, r8)
 80059ac:	7fffffff 	.word	0x7fffffff
 80059b0:	2000000c 	.word	0x2000000c
 80059b4:	ffff0208 	.word	0xffff0208

080059b8 <memset>:
 80059b8:	0003      	movs	r3, r0
 80059ba:	1882      	adds	r2, r0, r2
 80059bc:	4293      	cmp	r3, r2
 80059be:	d100      	bne.n	80059c2 <memset+0xa>
 80059c0:	4770      	bx	lr
 80059c2:	7019      	strb	r1, [r3, #0]
 80059c4:	3301      	adds	r3, #1
 80059c6:	e7f9      	b.n	80059bc <memset+0x4>

080059c8 <__errno>:
 80059c8:	4b01      	ldr	r3, [pc, #4]	@ (80059d0 <__errno+0x8>)
 80059ca:	6818      	ldr	r0, [r3, #0]
 80059cc:	4770      	bx	lr
 80059ce:	46c0      	nop			@ (mov r8, r8)
 80059d0:	2000000c 	.word	0x2000000c

080059d4 <__libc_init_array>:
 80059d4:	b570      	push	{r4, r5, r6, lr}
 80059d6:	2600      	movs	r6, #0
 80059d8:	4c0c      	ldr	r4, [pc, #48]	@ (8005a0c <__libc_init_array+0x38>)
 80059da:	4d0d      	ldr	r5, [pc, #52]	@ (8005a10 <__libc_init_array+0x3c>)
 80059dc:	1b64      	subs	r4, r4, r5
 80059de:	10a4      	asrs	r4, r4, #2
 80059e0:	42a6      	cmp	r6, r4
 80059e2:	d109      	bne.n	80059f8 <__libc_init_array+0x24>
 80059e4:	2600      	movs	r6, #0
 80059e6:	f000 fc61 	bl	80062ac <_init>
 80059ea:	4c0a      	ldr	r4, [pc, #40]	@ (8005a14 <__libc_init_array+0x40>)
 80059ec:	4d0a      	ldr	r5, [pc, #40]	@ (8005a18 <__libc_init_array+0x44>)
 80059ee:	1b64      	subs	r4, r4, r5
 80059f0:	10a4      	asrs	r4, r4, #2
 80059f2:	42a6      	cmp	r6, r4
 80059f4:	d105      	bne.n	8005a02 <__libc_init_array+0x2e>
 80059f6:	bd70      	pop	{r4, r5, r6, pc}
 80059f8:	00b3      	lsls	r3, r6, #2
 80059fa:	58eb      	ldr	r3, [r5, r3]
 80059fc:	4798      	blx	r3
 80059fe:	3601      	adds	r6, #1
 8005a00:	e7ee      	b.n	80059e0 <__libc_init_array+0xc>
 8005a02:	00b3      	lsls	r3, r6, #2
 8005a04:	58eb      	ldr	r3, [r5, r3]
 8005a06:	4798      	blx	r3
 8005a08:	3601      	adds	r6, #1
 8005a0a:	e7f2      	b.n	80059f2 <__libc_init_array+0x1e>
 8005a0c:	08006390 	.word	0x08006390
 8005a10:	08006390 	.word	0x08006390
 8005a14:	08006394 	.word	0x08006394
 8005a18:	08006390 	.word	0x08006390

08005a1c <__retarget_lock_acquire_recursive>:
 8005a1c:	4770      	bx	lr

08005a1e <__retarget_lock_release_recursive>:
 8005a1e:	4770      	bx	lr

08005a20 <_free_r>:
 8005a20:	b570      	push	{r4, r5, r6, lr}
 8005a22:	0005      	movs	r5, r0
 8005a24:	1e0c      	subs	r4, r1, #0
 8005a26:	d010      	beq.n	8005a4a <_free_r+0x2a>
 8005a28:	3c04      	subs	r4, #4
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	da00      	bge.n	8005a32 <_free_r+0x12>
 8005a30:	18e4      	adds	r4, r4, r3
 8005a32:	0028      	movs	r0, r5
 8005a34:	f000 f8e0 	bl	8005bf8 <__malloc_lock>
 8005a38:	4a1d      	ldr	r2, [pc, #116]	@ (8005ab0 <_free_r+0x90>)
 8005a3a:	6813      	ldr	r3, [r2, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d105      	bne.n	8005a4c <_free_r+0x2c>
 8005a40:	6063      	str	r3, [r4, #4]
 8005a42:	6014      	str	r4, [r2, #0]
 8005a44:	0028      	movs	r0, r5
 8005a46:	f000 f8df 	bl	8005c08 <__malloc_unlock>
 8005a4a:	bd70      	pop	{r4, r5, r6, pc}
 8005a4c:	42a3      	cmp	r3, r4
 8005a4e:	d908      	bls.n	8005a62 <_free_r+0x42>
 8005a50:	6820      	ldr	r0, [r4, #0]
 8005a52:	1821      	adds	r1, r4, r0
 8005a54:	428b      	cmp	r3, r1
 8005a56:	d1f3      	bne.n	8005a40 <_free_r+0x20>
 8005a58:	6819      	ldr	r1, [r3, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	1809      	adds	r1, r1, r0
 8005a5e:	6021      	str	r1, [r4, #0]
 8005a60:	e7ee      	b.n	8005a40 <_free_r+0x20>
 8005a62:	001a      	movs	r2, r3
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <_free_r+0x4e>
 8005a6a:	42a3      	cmp	r3, r4
 8005a6c:	d9f9      	bls.n	8005a62 <_free_r+0x42>
 8005a6e:	6811      	ldr	r1, [r2, #0]
 8005a70:	1850      	adds	r0, r2, r1
 8005a72:	42a0      	cmp	r0, r4
 8005a74:	d10b      	bne.n	8005a8e <_free_r+0x6e>
 8005a76:	6820      	ldr	r0, [r4, #0]
 8005a78:	1809      	adds	r1, r1, r0
 8005a7a:	1850      	adds	r0, r2, r1
 8005a7c:	6011      	str	r1, [r2, #0]
 8005a7e:	4283      	cmp	r3, r0
 8005a80:	d1e0      	bne.n	8005a44 <_free_r+0x24>
 8005a82:	6818      	ldr	r0, [r3, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	1841      	adds	r1, r0, r1
 8005a88:	6011      	str	r1, [r2, #0]
 8005a8a:	6053      	str	r3, [r2, #4]
 8005a8c:	e7da      	b.n	8005a44 <_free_r+0x24>
 8005a8e:	42a0      	cmp	r0, r4
 8005a90:	d902      	bls.n	8005a98 <_free_r+0x78>
 8005a92:	230c      	movs	r3, #12
 8005a94:	602b      	str	r3, [r5, #0]
 8005a96:	e7d5      	b.n	8005a44 <_free_r+0x24>
 8005a98:	6820      	ldr	r0, [r4, #0]
 8005a9a:	1821      	adds	r1, r4, r0
 8005a9c:	428b      	cmp	r3, r1
 8005a9e:	d103      	bne.n	8005aa8 <_free_r+0x88>
 8005aa0:	6819      	ldr	r1, [r3, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	1809      	adds	r1, r1, r0
 8005aa6:	6021      	str	r1, [r4, #0]
 8005aa8:	6063      	str	r3, [r4, #4]
 8005aaa:	6054      	str	r4, [r2, #4]
 8005aac:	e7ca      	b.n	8005a44 <_free_r+0x24>
 8005aae:	46c0      	nop			@ (mov r8, r8)
 8005ab0:	200002e8 	.word	0x200002e8

08005ab4 <sbrk_aligned>:
 8005ab4:	b570      	push	{r4, r5, r6, lr}
 8005ab6:	4e0f      	ldr	r6, [pc, #60]	@ (8005af4 <sbrk_aligned+0x40>)
 8005ab8:	000d      	movs	r5, r1
 8005aba:	6831      	ldr	r1, [r6, #0]
 8005abc:	0004      	movs	r4, r0
 8005abe:	2900      	cmp	r1, #0
 8005ac0:	d102      	bne.n	8005ac8 <sbrk_aligned+0x14>
 8005ac2:	f000 fb95 	bl	80061f0 <_sbrk_r>
 8005ac6:	6030      	str	r0, [r6, #0]
 8005ac8:	0029      	movs	r1, r5
 8005aca:	0020      	movs	r0, r4
 8005acc:	f000 fb90 	bl	80061f0 <_sbrk_r>
 8005ad0:	1c43      	adds	r3, r0, #1
 8005ad2:	d103      	bne.n	8005adc <sbrk_aligned+0x28>
 8005ad4:	2501      	movs	r5, #1
 8005ad6:	426d      	negs	r5, r5
 8005ad8:	0028      	movs	r0, r5
 8005ada:	bd70      	pop	{r4, r5, r6, pc}
 8005adc:	2303      	movs	r3, #3
 8005ade:	1cc5      	adds	r5, r0, #3
 8005ae0:	439d      	bics	r5, r3
 8005ae2:	42a8      	cmp	r0, r5
 8005ae4:	d0f8      	beq.n	8005ad8 <sbrk_aligned+0x24>
 8005ae6:	1a29      	subs	r1, r5, r0
 8005ae8:	0020      	movs	r0, r4
 8005aea:	f000 fb81 	bl	80061f0 <_sbrk_r>
 8005aee:	3001      	adds	r0, #1
 8005af0:	d1f2      	bne.n	8005ad8 <sbrk_aligned+0x24>
 8005af2:	e7ef      	b.n	8005ad4 <sbrk_aligned+0x20>
 8005af4:	200002e4 	.word	0x200002e4

08005af8 <_malloc_r>:
 8005af8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005afa:	2203      	movs	r2, #3
 8005afc:	1ccb      	adds	r3, r1, #3
 8005afe:	4393      	bics	r3, r2
 8005b00:	3308      	adds	r3, #8
 8005b02:	0005      	movs	r5, r0
 8005b04:	001f      	movs	r7, r3
 8005b06:	2b0c      	cmp	r3, #12
 8005b08:	d234      	bcs.n	8005b74 <_malloc_r+0x7c>
 8005b0a:	270c      	movs	r7, #12
 8005b0c:	42b9      	cmp	r1, r7
 8005b0e:	d833      	bhi.n	8005b78 <_malloc_r+0x80>
 8005b10:	0028      	movs	r0, r5
 8005b12:	f000 f871 	bl	8005bf8 <__malloc_lock>
 8005b16:	4e37      	ldr	r6, [pc, #220]	@ (8005bf4 <_malloc_r+0xfc>)
 8005b18:	6833      	ldr	r3, [r6, #0]
 8005b1a:	001c      	movs	r4, r3
 8005b1c:	2c00      	cmp	r4, #0
 8005b1e:	d12f      	bne.n	8005b80 <_malloc_r+0x88>
 8005b20:	0039      	movs	r1, r7
 8005b22:	0028      	movs	r0, r5
 8005b24:	f7ff ffc6 	bl	8005ab4 <sbrk_aligned>
 8005b28:	0004      	movs	r4, r0
 8005b2a:	1c43      	adds	r3, r0, #1
 8005b2c:	d15f      	bne.n	8005bee <_malloc_r+0xf6>
 8005b2e:	6834      	ldr	r4, [r6, #0]
 8005b30:	9400      	str	r4, [sp, #0]
 8005b32:	9b00      	ldr	r3, [sp, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d14a      	bne.n	8005bce <_malloc_r+0xd6>
 8005b38:	2c00      	cmp	r4, #0
 8005b3a:	d052      	beq.n	8005be2 <_malloc_r+0xea>
 8005b3c:	6823      	ldr	r3, [r4, #0]
 8005b3e:	0028      	movs	r0, r5
 8005b40:	18e3      	adds	r3, r4, r3
 8005b42:	9900      	ldr	r1, [sp, #0]
 8005b44:	9301      	str	r3, [sp, #4]
 8005b46:	f000 fb53 	bl	80061f0 <_sbrk_r>
 8005b4a:	9b01      	ldr	r3, [sp, #4]
 8005b4c:	4283      	cmp	r3, r0
 8005b4e:	d148      	bne.n	8005be2 <_malloc_r+0xea>
 8005b50:	6823      	ldr	r3, [r4, #0]
 8005b52:	0028      	movs	r0, r5
 8005b54:	1aff      	subs	r7, r7, r3
 8005b56:	0039      	movs	r1, r7
 8005b58:	f7ff ffac 	bl	8005ab4 <sbrk_aligned>
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	d040      	beq.n	8005be2 <_malloc_r+0xea>
 8005b60:	6823      	ldr	r3, [r4, #0]
 8005b62:	19db      	adds	r3, r3, r7
 8005b64:	6023      	str	r3, [r4, #0]
 8005b66:	6833      	ldr	r3, [r6, #0]
 8005b68:	685a      	ldr	r2, [r3, #4]
 8005b6a:	2a00      	cmp	r2, #0
 8005b6c:	d133      	bne.n	8005bd6 <_malloc_r+0xde>
 8005b6e:	9b00      	ldr	r3, [sp, #0]
 8005b70:	6033      	str	r3, [r6, #0]
 8005b72:	e019      	b.n	8005ba8 <_malloc_r+0xb0>
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	dac9      	bge.n	8005b0c <_malloc_r+0x14>
 8005b78:	230c      	movs	r3, #12
 8005b7a:	602b      	str	r3, [r5, #0]
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b80:	6821      	ldr	r1, [r4, #0]
 8005b82:	1bc9      	subs	r1, r1, r7
 8005b84:	d420      	bmi.n	8005bc8 <_malloc_r+0xd0>
 8005b86:	290b      	cmp	r1, #11
 8005b88:	d90a      	bls.n	8005ba0 <_malloc_r+0xa8>
 8005b8a:	19e2      	adds	r2, r4, r7
 8005b8c:	6027      	str	r7, [r4, #0]
 8005b8e:	42a3      	cmp	r3, r4
 8005b90:	d104      	bne.n	8005b9c <_malloc_r+0xa4>
 8005b92:	6032      	str	r2, [r6, #0]
 8005b94:	6863      	ldr	r3, [r4, #4]
 8005b96:	6011      	str	r1, [r2, #0]
 8005b98:	6053      	str	r3, [r2, #4]
 8005b9a:	e005      	b.n	8005ba8 <_malloc_r+0xb0>
 8005b9c:	605a      	str	r2, [r3, #4]
 8005b9e:	e7f9      	b.n	8005b94 <_malloc_r+0x9c>
 8005ba0:	6862      	ldr	r2, [r4, #4]
 8005ba2:	42a3      	cmp	r3, r4
 8005ba4:	d10e      	bne.n	8005bc4 <_malloc_r+0xcc>
 8005ba6:	6032      	str	r2, [r6, #0]
 8005ba8:	0028      	movs	r0, r5
 8005baa:	f000 f82d 	bl	8005c08 <__malloc_unlock>
 8005bae:	0020      	movs	r0, r4
 8005bb0:	2207      	movs	r2, #7
 8005bb2:	300b      	adds	r0, #11
 8005bb4:	1d23      	adds	r3, r4, #4
 8005bb6:	4390      	bics	r0, r2
 8005bb8:	1ac2      	subs	r2, r0, r3
 8005bba:	4298      	cmp	r0, r3
 8005bbc:	d0df      	beq.n	8005b7e <_malloc_r+0x86>
 8005bbe:	1a1b      	subs	r3, r3, r0
 8005bc0:	50a3      	str	r3, [r4, r2]
 8005bc2:	e7dc      	b.n	8005b7e <_malloc_r+0x86>
 8005bc4:	605a      	str	r2, [r3, #4]
 8005bc6:	e7ef      	b.n	8005ba8 <_malloc_r+0xb0>
 8005bc8:	0023      	movs	r3, r4
 8005bca:	6864      	ldr	r4, [r4, #4]
 8005bcc:	e7a6      	b.n	8005b1c <_malloc_r+0x24>
 8005bce:	9c00      	ldr	r4, [sp, #0]
 8005bd0:	6863      	ldr	r3, [r4, #4]
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	e7ad      	b.n	8005b32 <_malloc_r+0x3a>
 8005bd6:	001a      	movs	r2, r3
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	42a3      	cmp	r3, r4
 8005bdc:	d1fb      	bne.n	8005bd6 <_malloc_r+0xde>
 8005bde:	2300      	movs	r3, #0
 8005be0:	e7da      	b.n	8005b98 <_malloc_r+0xa0>
 8005be2:	230c      	movs	r3, #12
 8005be4:	0028      	movs	r0, r5
 8005be6:	602b      	str	r3, [r5, #0]
 8005be8:	f000 f80e 	bl	8005c08 <__malloc_unlock>
 8005bec:	e7c6      	b.n	8005b7c <_malloc_r+0x84>
 8005bee:	6007      	str	r7, [r0, #0]
 8005bf0:	e7da      	b.n	8005ba8 <_malloc_r+0xb0>
 8005bf2:	46c0      	nop			@ (mov r8, r8)
 8005bf4:	200002e8 	.word	0x200002e8

08005bf8 <__malloc_lock>:
 8005bf8:	b510      	push	{r4, lr}
 8005bfa:	4802      	ldr	r0, [pc, #8]	@ (8005c04 <__malloc_lock+0xc>)
 8005bfc:	f7ff ff0e 	bl	8005a1c <__retarget_lock_acquire_recursive>
 8005c00:	bd10      	pop	{r4, pc}
 8005c02:	46c0      	nop			@ (mov r8, r8)
 8005c04:	200002e0 	.word	0x200002e0

08005c08 <__malloc_unlock>:
 8005c08:	b510      	push	{r4, lr}
 8005c0a:	4802      	ldr	r0, [pc, #8]	@ (8005c14 <__malloc_unlock+0xc>)
 8005c0c:	f7ff ff07 	bl	8005a1e <__retarget_lock_release_recursive>
 8005c10:	bd10      	pop	{r4, pc}
 8005c12:	46c0      	nop			@ (mov r8, r8)
 8005c14:	200002e0 	.word	0x200002e0

08005c18 <__ssputs_r>:
 8005c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c1a:	688e      	ldr	r6, [r1, #8]
 8005c1c:	b085      	sub	sp, #20
 8005c1e:	001f      	movs	r7, r3
 8005c20:	000c      	movs	r4, r1
 8005c22:	680b      	ldr	r3, [r1, #0]
 8005c24:	9002      	str	r0, [sp, #8]
 8005c26:	9203      	str	r2, [sp, #12]
 8005c28:	42be      	cmp	r6, r7
 8005c2a:	d830      	bhi.n	8005c8e <__ssputs_r+0x76>
 8005c2c:	210c      	movs	r1, #12
 8005c2e:	5e62      	ldrsh	r2, [r4, r1]
 8005c30:	2190      	movs	r1, #144	@ 0x90
 8005c32:	00c9      	lsls	r1, r1, #3
 8005c34:	420a      	tst	r2, r1
 8005c36:	d028      	beq.n	8005c8a <__ssputs_r+0x72>
 8005c38:	2003      	movs	r0, #3
 8005c3a:	6921      	ldr	r1, [r4, #16]
 8005c3c:	1a5b      	subs	r3, r3, r1
 8005c3e:	9301      	str	r3, [sp, #4]
 8005c40:	6963      	ldr	r3, [r4, #20]
 8005c42:	4343      	muls	r3, r0
 8005c44:	9801      	ldr	r0, [sp, #4]
 8005c46:	0fdd      	lsrs	r5, r3, #31
 8005c48:	18ed      	adds	r5, r5, r3
 8005c4a:	1c7b      	adds	r3, r7, #1
 8005c4c:	181b      	adds	r3, r3, r0
 8005c4e:	106d      	asrs	r5, r5, #1
 8005c50:	42ab      	cmp	r3, r5
 8005c52:	d900      	bls.n	8005c56 <__ssputs_r+0x3e>
 8005c54:	001d      	movs	r5, r3
 8005c56:	0552      	lsls	r2, r2, #21
 8005c58:	d528      	bpl.n	8005cac <__ssputs_r+0x94>
 8005c5a:	0029      	movs	r1, r5
 8005c5c:	9802      	ldr	r0, [sp, #8]
 8005c5e:	f7ff ff4b 	bl	8005af8 <_malloc_r>
 8005c62:	1e06      	subs	r6, r0, #0
 8005c64:	d02c      	beq.n	8005cc0 <__ssputs_r+0xa8>
 8005c66:	9a01      	ldr	r2, [sp, #4]
 8005c68:	6921      	ldr	r1, [r4, #16]
 8005c6a:	f000 fade 	bl	800622a <memcpy>
 8005c6e:	89a2      	ldrh	r2, [r4, #12]
 8005c70:	4b18      	ldr	r3, [pc, #96]	@ (8005cd4 <__ssputs_r+0xbc>)
 8005c72:	401a      	ands	r2, r3
 8005c74:	2380      	movs	r3, #128	@ 0x80
 8005c76:	4313      	orrs	r3, r2
 8005c78:	81a3      	strh	r3, [r4, #12]
 8005c7a:	9b01      	ldr	r3, [sp, #4]
 8005c7c:	6126      	str	r6, [r4, #16]
 8005c7e:	18f6      	adds	r6, r6, r3
 8005c80:	6026      	str	r6, [r4, #0]
 8005c82:	003e      	movs	r6, r7
 8005c84:	6165      	str	r5, [r4, #20]
 8005c86:	1aed      	subs	r5, r5, r3
 8005c88:	60a5      	str	r5, [r4, #8]
 8005c8a:	42be      	cmp	r6, r7
 8005c8c:	d900      	bls.n	8005c90 <__ssputs_r+0x78>
 8005c8e:	003e      	movs	r6, r7
 8005c90:	0032      	movs	r2, r6
 8005c92:	9903      	ldr	r1, [sp, #12]
 8005c94:	6820      	ldr	r0, [r4, #0]
 8005c96:	f000 fa99 	bl	80061cc <memmove>
 8005c9a:	2000      	movs	r0, #0
 8005c9c:	68a3      	ldr	r3, [r4, #8]
 8005c9e:	1b9b      	subs	r3, r3, r6
 8005ca0:	60a3      	str	r3, [r4, #8]
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	199b      	adds	r3, r3, r6
 8005ca6:	6023      	str	r3, [r4, #0]
 8005ca8:	b005      	add	sp, #20
 8005caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cac:	002a      	movs	r2, r5
 8005cae:	9802      	ldr	r0, [sp, #8]
 8005cb0:	f000 fac4 	bl	800623c <_realloc_r>
 8005cb4:	1e06      	subs	r6, r0, #0
 8005cb6:	d1e0      	bne.n	8005c7a <__ssputs_r+0x62>
 8005cb8:	6921      	ldr	r1, [r4, #16]
 8005cba:	9802      	ldr	r0, [sp, #8]
 8005cbc:	f7ff feb0 	bl	8005a20 <_free_r>
 8005cc0:	230c      	movs	r3, #12
 8005cc2:	2001      	movs	r0, #1
 8005cc4:	9a02      	ldr	r2, [sp, #8]
 8005cc6:	4240      	negs	r0, r0
 8005cc8:	6013      	str	r3, [r2, #0]
 8005cca:	89a2      	ldrh	r2, [r4, #12]
 8005ccc:	3334      	adds	r3, #52	@ 0x34
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	81a3      	strh	r3, [r4, #12]
 8005cd2:	e7e9      	b.n	8005ca8 <__ssputs_r+0x90>
 8005cd4:	fffffb7f 	.word	0xfffffb7f

08005cd8 <_svfiprintf_r>:
 8005cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cda:	b0a1      	sub	sp, #132	@ 0x84
 8005cdc:	9003      	str	r0, [sp, #12]
 8005cde:	001d      	movs	r5, r3
 8005ce0:	898b      	ldrh	r3, [r1, #12]
 8005ce2:	000f      	movs	r7, r1
 8005ce4:	0016      	movs	r6, r2
 8005ce6:	061b      	lsls	r3, r3, #24
 8005ce8:	d511      	bpl.n	8005d0e <_svfiprintf_r+0x36>
 8005cea:	690b      	ldr	r3, [r1, #16]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10e      	bne.n	8005d0e <_svfiprintf_r+0x36>
 8005cf0:	2140      	movs	r1, #64	@ 0x40
 8005cf2:	f7ff ff01 	bl	8005af8 <_malloc_r>
 8005cf6:	6038      	str	r0, [r7, #0]
 8005cf8:	6138      	str	r0, [r7, #16]
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	d105      	bne.n	8005d0a <_svfiprintf_r+0x32>
 8005cfe:	230c      	movs	r3, #12
 8005d00:	9a03      	ldr	r2, [sp, #12]
 8005d02:	6013      	str	r3, [r2, #0]
 8005d04:	2001      	movs	r0, #1
 8005d06:	4240      	negs	r0, r0
 8005d08:	e0cf      	b.n	8005eaa <_svfiprintf_r+0x1d2>
 8005d0a:	2340      	movs	r3, #64	@ 0x40
 8005d0c:	617b      	str	r3, [r7, #20]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	ac08      	add	r4, sp, #32
 8005d12:	6163      	str	r3, [r4, #20]
 8005d14:	3320      	adds	r3, #32
 8005d16:	7663      	strb	r3, [r4, #25]
 8005d18:	3310      	adds	r3, #16
 8005d1a:	76a3      	strb	r3, [r4, #26]
 8005d1c:	9507      	str	r5, [sp, #28]
 8005d1e:	0035      	movs	r5, r6
 8005d20:	782b      	ldrb	r3, [r5, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d001      	beq.n	8005d2a <_svfiprintf_r+0x52>
 8005d26:	2b25      	cmp	r3, #37	@ 0x25
 8005d28:	d148      	bne.n	8005dbc <_svfiprintf_r+0xe4>
 8005d2a:	1bab      	subs	r3, r5, r6
 8005d2c:	9305      	str	r3, [sp, #20]
 8005d2e:	42b5      	cmp	r5, r6
 8005d30:	d00b      	beq.n	8005d4a <_svfiprintf_r+0x72>
 8005d32:	0032      	movs	r2, r6
 8005d34:	0039      	movs	r1, r7
 8005d36:	9803      	ldr	r0, [sp, #12]
 8005d38:	f7ff ff6e 	bl	8005c18 <__ssputs_r>
 8005d3c:	3001      	adds	r0, #1
 8005d3e:	d100      	bne.n	8005d42 <_svfiprintf_r+0x6a>
 8005d40:	e0ae      	b.n	8005ea0 <_svfiprintf_r+0x1c8>
 8005d42:	6963      	ldr	r3, [r4, #20]
 8005d44:	9a05      	ldr	r2, [sp, #20]
 8005d46:	189b      	adds	r3, r3, r2
 8005d48:	6163      	str	r3, [r4, #20]
 8005d4a:	782b      	ldrb	r3, [r5, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d100      	bne.n	8005d52 <_svfiprintf_r+0x7a>
 8005d50:	e0a6      	b.n	8005ea0 <_svfiprintf_r+0x1c8>
 8005d52:	2201      	movs	r2, #1
 8005d54:	2300      	movs	r3, #0
 8005d56:	4252      	negs	r2, r2
 8005d58:	6062      	str	r2, [r4, #4]
 8005d5a:	a904      	add	r1, sp, #16
 8005d5c:	3254      	adds	r2, #84	@ 0x54
 8005d5e:	1852      	adds	r2, r2, r1
 8005d60:	1c6e      	adds	r6, r5, #1
 8005d62:	6023      	str	r3, [r4, #0]
 8005d64:	60e3      	str	r3, [r4, #12]
 8005d66:	60a3      	str	r3, [r4, #8]
 8005d68:	7013      	strb	r3, [r2, #0]
 8005d6a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005d6c:	4b54      	ldr	r3, [pc, #336]	@ (8005ec0 <_svfiprintf_r+0x1e8>)
 8005d6e:	2205      	movs	r2, #5
 8005d70:	0018      	movs	r0, r3
 8005d72:	7831      	ldrb	r1, [r6, #0]
 8005d74:	9305      	str	r3, [sp, #20]
 8005d76:	f000 fa4d 	bl	8006214 <memchr>
 8005d7a:	1c75      	adds	r5, r6, #1
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	d11f      	bne.n	8005dc0 <_svfiprintf_r+0xe8>
 8005d80:	6822      	ldr	r2, [r4, #0]
 8005d82:	06d3      	lsls	r3, r2, #27
 8005d84:	d504      	bpl.n	8005d90 <_svfiprintf_r+0xb8>
 8005d86:	2353      	movs	r3, #83	@ 0x53
 8005d88:	a904      	add	r1, sp, #16
 8005d8a:	185b      	adds	r3, r3, r1
 8005d8c:	2120      	movs	r1, #32
 8005d8e:	7019      	strb	r1, [r3, #0]
 8005d90:	0713      	lsls	r3, r2, #28
 8005d92:	d504      	bpl.n	8005d9e <_svfiprintf_r+0xc6>
 8005d94:	2353      	movs	r3, #83	@ 0x53
 8005d96:	a904      	add	r1, sp, #16
 8005d98:	185b      	adds	r3, r3, r1
 8005d9a:	212b      	movs	r1, #43	@ 0x2b
 8005d9c:	7019      	strb	r1, [r3, #0]
 8005d9e:	7833      	ldrb	r3, [r6, #0]
 8005da0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005da2:	d016      	beq.n	8005dd2 <_svfiprintf_r+0xfa>
 8005da4:	0035      	movs	r5, r6
 8005da6:	2100      	movs	r1, #0
 8005da8:	200a      	movs	r0, #10
 8005daa:	68e3      	ldr	r3, [r4, #12]
 8005dac:	782a      	ldrb	r2, [r5, #0]
 8005dae:	1c6e      	adds	r6, r5, #1
 8005db0:	3a30      	subs	r2, #48	@ 0x30
 8005db2:	2a09      	cmp	r2, #9
 8005db4:	d950      	bls.n	8005e58 <_svfiprintf_r+0x180>
 8005db6:	2900      	cmp	r1, #0
 8005db8:	d111      	bne.n	8005dde <_svfiprintf_r+0x106>
 8005dba:	e017      	b.n	8005dec <_svfiprintf_r+0x114>
 8005dbc:	3501      	adds	r5, #1
 8005dbe:	e7af      	b.n	8005d20 <_svfiprintf_r+0x48>
 8005dc0:	9b05      	ldr	r3, [sp, #20]
 8005dc2:	6822      	ldr	r2, [r4, #0]
 8005dc4:	1ac0      	subs	r0, r0, r3
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	4083      	lsls	r3, r0
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	002e      	movs	r6, r5
 8005dce:	6023      	str	r3, [r4, #0]
 8005dd0:	e7cc      	b.n	8005d6c <_svfiprintf_r+0x94>
 8005dd2:	9b07      	ldr	r3, [sp, #28]
 8005dd4:	1d19      	adds	r1, r3, #4
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	9107      	str	r1, [sp, #28]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	db01      	blt.n	8005de2 <_svfiprintf_r+0x10a>
 8005dde:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005de0:	e004      	b.n	8005dec <_svfiprintf_r+0x114>
 8005de2:	425b      	negs	r3, r3
 8005de4:	60e3      	str	r3, [r4, #12]
 8005de6:	2302      	movs	r3, #2
 8005de8:	4313      	orrs	r3, r2
 8005dea:	6023      	str	r3, [r4, #0]
 8005dec:	782b      	ldrb	r3, [r5, #0]
 8005dee:	2b2e      	cmp	r3, #46	@ 0x2e
 8005df0:	d10c      	bne.n	8005e0c <_svfiprintf_r+0x134>
 8005df2:	786b      	ldrb	r3, [r5, #1]
 8005df4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005df6:	d134      	bne.n	8005e62 <_svfiprintf_r+0x18a>
 8005df8:	9b07      	ldr	r3, [sp, #28]
 8005dfa:	3502      	adds	r5, #2
 8005dfc:	1d1a      	adds	r2, r3, #4
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	9207      	str	r2, [sp, #28]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	da01      	bge.n	8005e0a <_svfiprintf_r+0x132>
 8005e06:	2301      	movs	r3, #1
 8005e08:	425b      	negs	r3, r3
 8005e0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e0c:	4e2d      	ldr	r6, [pc, #180]	@ (8005ec4 <_svfiprintf_r+0x1ec>)
 8005e0e:	2203      	movs	r2, #3
 8005e10:	0030      	movs	r0, r6
 8005e12:	7829      	ldrb	r1, [r5, #0]
 8005e14:	f000 f9fe 	bl	8006214 <memchr>
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	d006      	beq.n	8005e2a <_svfiprintf_r+0x152>
 8005e1c:	2340      	movs	r3, #64	@ 0x40
 8005e1e:	1b80      	subs	r0, r0, r6
 8005e20:	4083      	lsls	r3, r0
 8005e22:	6822      	ldr	r2, [r4, #0]
 8005e24:	3501      	adds	r5, #1
 8005e26:	4313      	orrs	r3, r2
 8005e28:	6023      	str	r3, [r4, #0]
 8005e2a:	7829      	ldrb	r1, [r5, #0]
 8005e2c:	2206      	movs	r2, #6
 8005e2e:	4826      	ldr	r0, [pc, #152]	@ (8005ec8 <_svfiprintf_r+0x1f0>)
 8005e30:	1c6e      	adds	r6, r5, #1
 8005e32:	7621      	strb	r1, [r4, #24]
 8005e34:	f000 f9ee 	bl	8006214 <memchr>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	d038      	beq.n	8005eae <_svfiprintf_r+0x1d6>
 8005e3c:	4b23      	ldr	r3, [pc, #140]	@ (8005ecc <_svfiprintf_r+0x1f4>)
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d122      	bne.n	8005e88 <_svfiprintf_r+0x1b0>
 8005e42:	2207      	movs	r2, #7
 8005e44:	9b07      	ldr	r3, [sp, #28]
 8005e46:	3307      	adds	r3, #7
 8005e48:	4393      	bics	r3, r2
 8005e4a:	3308      	adds	r3, #8
 8005e4c:	9307      	str	r3, [sp, #28]
 8005e4e:	6963      	ldr	r3, [r4, #20]
 8005e50:	9a04      	ldr	r2, [sp, #16]
 8005e52:	189b      	adds	r3, r3, r2
 8005e54:	6163      	str	r3, [r4, #20]
 8005e56:	e762      	b.n	8005d1e <_svfiprintf_r+0x46>
 8005e58:	4343      	muls	r3, r0
 8005e5a:	0035      	movs	r5, r6
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	189b      	adds	r3, r3, r2
 8005e60:	e7a4      	b.n	8005dac <_svfiprintf_r+0xd4>
 8005e62:	2300      	movs	r3, #0
 8005e64:	200a      	movs	r0, #10
 8005e66:	0019      	movs	r1, r3
 8005e68:	3501      	adds	r5, #1
 8005e6a:	6063      	str	r3, [r4, #4]
 8005e6c:	782a      	ldrb	r2, [r5, #0]
 8005e6e:	1c6e      	adds	r6, r5, #1
 8005e70:	3a30      	subs	r2, #48	@ 0x30
 8005e72:	2a09      	cmp	r2, #9
 8005e74:	d903      	bls.n	8005e7e <_svfiprintf_r+0x1a6>
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d0c8      	beq.n	8005e0c <_svfiprintf_r+0x134>
 8005e7a:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e7c:	e7c6      	b.n	8005e0c <_svfiprintf_r+0x134>
 8005e7e:	4341      	muls	r1, r0
 8005e80:	0035      	movs	r5, r6
 8005e82:	2301      	movs	r3, #1
 8005e84:	1889      	adds	r1, r1, r2
 8005e86:	e7f1      	b.n	8005e6c <_svfiprintf_r+0x194>
 8005e88:	aa07      	add	r2, sp, #28
 8005e8a:	9200      	str	r2, [sp, #0]
 8005e8c:	0021      	movs	r1, r4
 8005e8e:	003a      	movs	r2, r7
 8005e90:	4b0f      	ldr	r3, [pc, #60]	@ (8005ed0 <_svfiprintf_r+0x1f8>)
 8005e92:	9803      	ldr	r0, [sp, #12]
 8005e94:	e000      	b.n	8005e98 <_svfiprintf_r+0x1c0>
 8005e96:	bf00      	nop
 8005e98:	9004      	str	r0, [sp, #16]
 8005e9a:	9b04      	ldr	r3, [sp, #16]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	d1d6      	bne.n	8005e4e <_svfiprintf_r+0x176>
 8005ea0:	89bb      	ldrh	r3, [r7, #12]
 8005ea2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005ea4:	065b      	lsls	r3, r3, #25
 8005ea6:	d500      	bpl.n	8005eaa <_svfiprintf_r+0x1d2>
 8005ea8:	e72c      	b.n	8005d04 <_svfiprintf_r+0x2c>
 8005eaa:	b021      	add	sp, #132	@ 0x84
 8005eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eae:	aa07      	add	r2, sp, #28
 8005eb0:	9200      	str	r2, [sp, #0]
 8005eb2:	0021      	movs	r1, r4
 8005eb4:	003a      	movs	r2, r7
 8005eb6:	4b06      	ldr	r3, [pc, #24]	@ (8005ed0 <_svfiprintf_r+0x1f8>)
 8005eb8:	9803      	ldr	r0, [sp, #12]
 8005eba:	f000 f87b 	bl	8005fb4 <_printf_i>
 8005ebe:	e7eb      	b.n	8005e98 <_svfiprintf_r+0x1c0>
 8005ec0:	08006354 	.word	0x08006354
 8005ec4:	0800635a 	.word	0x0800635a
 8005ec8:	0800635e 	.word	0x0800635e
 8005ecc:	00000000 	.word	0x00000000
 8005ed0:	08005c19 	.word	0x08005c19

08005ed4 <_printf_common>:
 8005ed4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ed6:	0016      	movs	r6, r2
 8005ed8:	9301      	str	r3, [sp, #4]
 8005eda:	688a      	ldr	r2, [r1, #8]
 8005edc:	690b      	ldr	r3, [r1, #16]
 8005ede:	000c      	movs	r4, r1
 8005ee0:	9000      	str	r0, [sp, #0]
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	da00      	bge.n	8005ee8 <_printf_common+0x14>
 8005ee6:	0013      	movs	r3, r2
 8005ee8:	0022      	movs	r2, r4
 8005eea:	6033      	str	r3, [r6, #0]
 8005eec:	3243      	adds	r2, #67	@ 0x43
 8005eee:	7812      	ldrb	r2, [r2, #0]
 8005ef0:	2a00      	cmp	r2, #0
 8005ef2:	d001      	beq.n	8005ef8 <_printf_common+0x24>
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	6033      	str	r3, [r6, #0]
 8005ef8:	6823      	ldr	r3, [r4, #0]
 8005efa:	069b      	lsls	r3, r3, #26
 8005efc:	d502      	bpl.n	8005f04 <_printf_common+0x30>
 8005efe:	6833      	ldr	r3, [r6, #0]
 8005f00:	3302      	adds	r3, #2
 8005f02:	6033      	str	r3, [r6, #0]
 8005f04:	6822      	ldr	r2, [r4, #0]
 8005f06:	2306      	movs	r3, #6
 8005f08:	0015      	movs	r5, r2
 8005f0a:	401d      	ands	r5, r3
 8005f0c:	421a      	tst	r2, r3
 8005f0e:	d027      	beq.n	8005f60 <_printf_common+0x8c>
 8005f10:	0023      	movs	r3, r4
 8005f12:	3343      	adds	r3, #67	@ 0x43
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	1e5a      	subs	r2, r3, #1
 8005f18:	4193      	sbcs	r3, r2
 8005f1a:	6822      	ldr	r2, [r4, #0]
 8005f1c:	0692      	lsls	r2, r2, #26
 8005f1e:	d430      	bmi.n	8005f82 <_printf_common+0xae>
 8005f20:	0022      	movs	r2, r4
 8005f22:	9901      	ldr	r1, [sp, #4]
 8005f24:	9800      	ldr	r0, [sp, #0]
 8005f26:	9d08      	ldr	r5, [sp, #32]
 8005f28:	3243      	adds	r2, #67	@ 0x43
 8005f2a:	47a8      	blx	r5
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	d025      	beq.n	8005f7c <_printf_common+0xa8>
 8005f30:	2206      	movs	r2, #6
 8005f32:	6823      	ldr	r3, [r4, #0]
 8005f34:	2500      	movs	r5, #0
 8005f36:	4013      	ands	r3, r2
 8005f38:	2b04      	cmp	r3, #4
 8005f3a:	d105      	bne.n	8005f48 <_printf_common+0x74>
 8005f3c:	6833      	ldr	r3, [r6, #0]
 8005f3e:	68e5      	ldr	r5, [r4, #12]
 8005f40:	1aed      	subs	r5, r5, r3
 8005f42:	43eb      	mvns	r3, r5
 8005f44:	17db      	asrs	r3, r3, #31
 8005f46:	401d      	ands	r5, r3
 8005f48:	68a3      	ldr	r3, [r4, #8]
 8005f4a:	6922      	ldr	r2, [r4, #16]
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	dd01      	ble.n	8005f54 <_printf_common+0x80>
 8005f50:	1a9b      	subs	r3, r3, r2
 8005f52:	18ed      	adds	r5, r5, r3
 8005f54:	2600      	movs	r6, #0
 8005f56:	42b5      	cmp	r5, r6
 8005f58:	d120      	bne.n	8005f9c <_printf_common+0xc8>
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	e010      	b.n	8005f80 <_printf_common+0xac>
 8005f5e:	3501      	adds	r5, #1
 8005f60:	68e3      	ldr	r3, [r4, #12]
 8005f62:	6832      	ldr	r2, [r6, #0]
 8005f64:	1a9b      	subs	r3, r3, r2
 8005f66:	42ab      	cmp	r3, r5
 8005f68:	ddd2      	ble.n	8005f10 <_printf_common+0x3c>
 8005f6a:	0022      	movs	r2, r4
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	9901      	ldr	r1, [sp, #4]
 8005f70:	9800      	ldr	r0, [sp, #0]
 8005f72:	9f08      	ldr	r7, [sp, #32]
 8005f74:	3219      	adds	r2, #25
 8005f76:	47b8      	blx	r7
 8005f78:	3001      	adds	r0, #1
 8005f7a:	d1f0      	bne.n	8005f5e <_printf_common+0x8a>
 8005f7c:	2001      	movs	r0, #1
 8005f7e:	4240      	negs	r0, r0
 8005f80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f82:	2030      	movs	r0, #48	@ 0x30
 8005f84:	18e1      	adds	r1, r4, r3
 8005f86:	3143      	adds	r1, #67	@ 0x43
 8005f88:	7008      	strb	r0, [r1, #0]
 8005f8a:	0021      	movs	r1, r4
 8005f8c:	1c5a      	adds	r2, r3, #1
 8005f8e:	3145      	adds	r1, #69	@ 0x45
 8005f90:	7809      	ldrb	r1, [r1, #0]
 8005f92:	18a2      	adds	r2, r4, r2
 8005f94:	3243      	adds	r2, #67	@ 0x43
 8005f96:	3302      	adds	r3, #2
 8005f98:	7011      	strb	r1, [r2, #0]
 8005f9a:	e7c1      	b.n	8005f20 <_printf_common+0x4c>
 8005f9c:	0022      	movs	r2, r4
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	9901      	ldr	r1, [sp, #4]
 8005fa2:	9800      	ldr	r0, [sp, #0]
 8005fa4:	9f08      	ldr	r7, [sp, #32]
 8005fa6:	321a      	adds	r2, #26
 8005fa8:	47b8      	blx	r7
 8005faa:	3001      	adds	r0, #1
 8005fac:	d0e6      	beq.n	8005f7c <_printf_common+0xa8>
 8005fae:	3601      	adds	r6, #1
 8005fb0:	e7d1      	b.n	8005f56 <_printf_common+0x82>
	...

08005fb4 <_printf_i>:
 8005fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fb6:	b08b      	sub	sp, #44	@ 0x2c
 8005fb8:	9206      	str	r2, [sp, #24]
 8005fba:	000a      	movs	r2, r1
 8005fbc:	3243      	adds	r2, #67	@ 0x43
 8005fbe:	9307      	str	r3, [sp, #28]
 8005fc0:	9005      	str	r0, [sp, #20]
 8005fc2:	9203      	str	r2, [sp, #12]
 8005fc4:	7e0a      	ldrb	r2, [r1, #24]
 8005fc6:	000c      	movs	r4, r1
 8005fc8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005fca:	2a78      	cmp	r2, #120	@ 0x78
 8005fcc:	d809      	bhi.n	8005fe2 <_printf_i+0x2e>
 8005fce:	2a62      	cmp	r2, #98	@ 0x62
 8005fd0:	d80b      	bhi.n	8005fea <_printf_i+0x36>
 8005fd2:	2a00      	cmp	r2, #0
 8005fd4:	d100      	bne.n	8005fd8 <_printf_i+0x24>
 8005fd6:	e0ba      	b.n	800614e <_printf_i+0x19a>
 8005fd8:	497a      	ldr	r1, [pc, #488]	@ (80061c4 <_printf_i+0x210>)
 8005fda:	9104      	str	r1, [sp, #16]
 8005fdc:	2a58      	cmp	r2, #88	@ 0x58
 8005fde:	d100      	bne.n	8005fe2 <_printf_i+0x2e>
 8005fe0:	e08e      	b.n	8006100 <_printf_i+0x14c>
 8005fe2:	0025      	movs	r5, r4
 8005fe4:	3542      	adds	r5, #66	@ 0x42
 8005fe6:	702a      	strb	r2, [r5, #0]
 8005fe8:	e022      	b.n	8006030 <_printf_i+0x7c>
 8005fea:	0010      	movs	r0, r2
 8005fec:	3863      	subs	r0, #99	@ 0x63
 8005fee:	2815      	cmp	r0, #21
 8005ff0:	d8f7      	bhi.n	8005fe2 <_printf_i+0x2e>
 8005ff2:	f7fa f891 	bl	8000118 <__gnu_thumb1_case_shi>
 8005ff6:	0016      	.short	0x0016
 8005ff8:	fff6001f 	.word	0xfff6001f
 8005ffc:	fff6fff6 	.word	0xfff6fff6
 8006000:	001ffff6 	.word	0x001ffff6
 8006004:	fff6fff6 	.word	0xfff6fff6
 8006008:	fff6fff6 	.word	0xfff6fff6
 800600c:	0036009f 	.word	0x0036009f
 8006010:	fff6007e 	.word	0xfff6007e
 8006014:	00b0fff6 	.word	0x00b0fff6
 8006018:	0036fff6 	.word	0x0036fff6
 800601c:	fff6fff6 	.word	0xfff6fff6
 8006020:	0082      	.short	0x0082
 8006022:	0025      	movs	r5, r4
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	3542      	adds	r5, #66	@ 0x42
 8006028:	1d11      	adds	r1, r2, #4
 800602a:	6019      	str	r1, [r3, #0]
 800602c:	6813      	ldr	r3, [r2, #0]
 800602e:	702b      	strb	r3, [r5, #0]
 8006030:	2301      	movs	r3, #1
 8006032:	e09e      	b.n	8006172 <_printf_i+0x1be>
 8006034:	6818      	ldr	r0, [r3, #0]
 8006036:	6809      	ldr	r1, [r1, #0]
 8006038:	1d02      	adds	r2, r0, #4
 800603a:	060d      	lsls	r5, r1, #24
 800603c:	d50b      	bpl.n	8006056 <_printf_i+0xa2>
 800603e:	6806      	ldr	r6, [r0, #0]
 8006040:	601a      	str	r2, [r3, #0]
 8006042:	2e00      	cmp	r6, #0
 8006044:	da03      	bge.n	800604e <_printf_i+0x9a>
 8006046:	232d      	movs	r3, #45	@ 0x2d
 8006048:	9a03      	ldr	r2, [sp, #12]
 800604a:	4276      	negs	r6, r6
 800604c:	7013      	strb	r3, [r2, #0]
 800604e:	4b5d      	ldr	r3, [pc, #372]	@ (80061c4 <_printf_i+0x210>)
 8006050:	270a      	movs	r7, #10
 8006052:	9304      	str	r3, [sp, #16]
 8006054:	e018      	b.n	8006088 <_printf_i+0xd4>
 8006056:	6806      	ldr	r6, [r0, #0]
 8006058:	601a      	str	r2, [r3, #0]
 800605a:	0649      	lsls	r1, r1, #25
 800605c:	d5f1      	bpl.n	8006042 <_printf_i+0x8e>
 800605e:	b236      	sxth	r6, r6
 8006060:	e7ef      	b.n	8006042 <_printf_i+0x8e>
 8006062:	6808      	ldr	r0, [r1, #0]
 8006064:	6819      	ldr	r1, [r3, #0]
 8006066:	c940      	ldmia	r1!, {r6}
 8006068:	0605      	lsls	r5, r0, #24
 800606a:	d402      	bmi.n	8006072 <_printf_i+0xbe>
 800606c:	0640      	lsls	r0, r0, #25
 800606e:	d500      	bpl.n	8006072 <_printf_i+0xbe>
 8006070:	b2b6      	uxth	r6, r6
 8006072:	6019      	str	r1, [r3, #0]
 8006074:	4b53      	ldr	r3, [pc, #332]	@ (80061c4 <_printf_i+0x210>)
 8006076:	270a      	movs	r7, #10
 8006078:	9304      	str	r3, [sp, #16]
 800607a:	2a6f      	cmp	r2, #111	@ 0x6f
 800607c:	d100      	bne.n	8006080 <_printf_i+0xcc>
 800607e:	3f02      	subs	r7, #2
 8006080:	0023      	movs	r3, r4
 8006082:	2200      	movs	r2, #0
 8006084:	3343      	adds	r3, #67	@ 0x43
 8006086:	701a      	strb	r2, [r3, #0]
 8006088:	6863      	ldr	r3, [r4, #4]
 800608a:	60a3      	str	r3, [r4, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	db06      	blt.n	800609e <_printf_i+0xea>
 8006090:	2104      	movs	r1, #4
 8006092:	6822      	ldr	r2, [r4, #0]
 8006094:	9d03      	ldr	r5, [sp, #12]
 8006096:	438a      	bics	r2, r1
 8006098:	6022      	str	r2, [r4, #0]
 800609a:	4333      	orrs	r3, r6
 800609c:	d00c      	beq.n	80060b8 <_printf_i+0x104>
 800609e:	9d03      	ldr	r5, [sp, #12]
 80060a0:	0030      	movs	r0, r6
 80060a2:	0039      	movs	r1, r7
 80060a4:	f7fa f8c8 	bl	8000238 <__aeabi_uidivmod>
 80060a8:	9b04      	ldr	r3, [sp, #16]
 80060aa:	3d01      	subs	r5, #1
 80060ac:	5c5b      	ldrb	r3, [r3, r1]
 80060ae:	702b      	strb	r3, [r5, #0]
 80060b0:	0033      	movs	r3, r6
 80060b2:	0006      	movs	r6, r0
 80060b4:	429f      	cmp	r7, r3
 80060b6:	d9f3      	bls.n	80060a0 <_printf_i+0xec>
 80060b8:	2f08      	cmp	r7, #8
 80060ba:	d109      	bne.n	80060d0 <_printf_i+0x11c>
 80060bc:	6823      	ldr	r3, [r4, #0]
 80060be:	07db      	lsls	r3, r3, #31
 80060c0:	d506      	bpl.n	80060d0 <_printf_i+0x11c>
 80060c2:	6862      	ldr	r2, [r4, #4]
 80060c4:	6923      	ldr	r3, [r4, #16]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	dc02      	bgt.n	80060d0 <_printf_i+0x11c>
 80060ca:	2330      	movs	r3, #48	@ 0x30
 80060cc:	3d01      	subs	r5, #1
 80060ce:	702b      	strb	r3, [r5, #0]
 80060d0:	9b03      	ldr	r3, [sp, #12]
 80060d2:	1b5b      	subs	r3, r3, r5
 80060d4:	6123      	str	r3, [r4, #16]
 80060d6:	9b07      	ldr	r3, [sp, #28]
 80060d8:	0021      	movs	r1, r4
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	9805      	ldr	r0, [sp, #20]
 80060de:	9b06      	ldr	r3, [sp, #24]
 80060e0:	aa09      	add	r2, sp, #36	@ 0x24
 80060e2:	f7ff fef7 	bl	8005ed4 <_printf_common>
 80060e6:	3001      	adds	r0, #1
 80060e8:	d148      	bne.n	800617c <_printf_i+0x1c8>
 80060ea:	2001      	movs	r0, #1
 80060ec:	4240      	negs	r0, r0
 80060ee:	b00b      	add	sp, #44	@ 0x2c
 80060f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060f2:	2220      	movs	r2, #32
 80060f4:	6809      	ldr	r1, [r1, #0]
 80060f6:	430a      	orrs	r2, r1
 80060f8:	6022      	str	r2, [r4, #0]
 80060fa:	2278      	movs	r2, #120	@ 0x78
 80060fc:	4932      	ldr	r1, [pc, #200]	@ (80061c8 <_printf_i+0x214>)
 80060fe:	9104      	str	r1, [sp, #16]
 8006100:	0021      	movs	r1, r4
 8006102:	3145      	adds	r1, #69	@ 0x45
 8006104:	700a      	strb	r2, [r1, #0]
 8006106:	6819      	ldr	r1, [r3, #0]
 8006108:	6822      	ldr	r2, [r4, #0]
 800610a:	c940      	ldmia	r1!, {r6}
 800610c:	0610      	lsls	r0, r2, #24
 800610e:	d402      	bmi.n	8006116 <_printf_i+0x162>
 8006110:	0650      	lsls	r0, r2, #25
 8006112:	d500      	bpl.n	8006116 <_printf_i+0x162>
 8006114:	b2b6      	uxth	r6, r6
 8006116:	6019      	str	r1, [r3, #0]
 8006118:	07d3      	lsls	r3, r2, #31
 800611a:	d502      	bpl.n	8006122 <_printf_i+0x16e>
 800611c:	2320      	movs	r3, #32
 800611e:	4313      	orrs	r3, r2
 8006120:	6023      	str	r3, [r4, #0]
 8006122:	2e00      	cmp	r6, #0
 8006124:	d001      	beq.n	800612a <_printf_i+0x176>
 8006126:	2710      	movs	r7, #16
 8006128:	e7aa      	b.n	8006080 <_printf_i+0xcc>
 800612a:	2220      	movs	r2, #32
 800612c:	6823      	ldr	r3, [r4, #0]
 800612e:	4393      	bics	r3, r2
 8006130:	6023      	str	r3, [r4, #0]
 8006132:	e7f8      	b.n	8006126 <_printf_i+0x172>
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	680d      	ldr	r5, [r1, #0]
 8006138:	1d10      	adds	r0, r2, #4
 800613a:	6949      	ldr	r1, [r1, #20]
 800613c:	6018      	str	r0, [r3, #0]
 800613e:	6813      	ldr	r3, [r2, #0]
 8006140:	062e      	lsls	r6, r5, #24
 8006142:	d501      	bpl.n	8006148 <_printf_i+0x194>
 8006144:	6019      	str	r1, [r3, #0]
 8006146:	e002      	b.n	800614e <_printf_i+0x19a>
 8006148:	066d      	lsls	r5, r5, #25
 800614a:	d5fb      	bpl.n	8006144 <_printf_i+0x190>
 800614c:	8019      	strh	r1, [r3, #0]
 800614e:	2300      	movs	r3, #0
 8006150:	9d03      	ldr	r5, [sp, #12]
 8006152:	6123      	str	r3, [r4, #16]
 8006154:	e7bf      	b.n	80060d6 <_printf_i+0x122>
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	1d11      	adds	r1, r2, #4
 800615a:	6019      	str	r1, [r3, #0]
 800615c:	6815      	ldr	r5, [r2, #0]
 800615e:	2100      	movs	r1, #0
 8006160:	0028      	movs	r0, r5
 8006162:	6862      	ldr	r2, [r4, #4]
 8006164:	f000 f856 	bl	8006214 <memchr>
 8006168:	2800      	cmp	r0, #0
 800616a:	d001      	beq.n	8006170 <_printf_i+0x1bc>
 800616c:	1b40      	subs	r0, r0, r5
 800616e:	6060      	str	r0, [r4, #4]
 8006170:	6863      	ldr	r3, [r4, #4]
 8006172:	6123      	str	r3, [r4, #16]
 8006174:	2300      	movs	r3, #0
 8006176:	9a03      	ldr	r2, [sp, #12]
 8006178:	7013      	strb	r3, [r2, #0]
 800617a:	e7ac      	b.n	80060d6 <_printf_i+0x122>
 800617c:	002a      	movs	r2, r5
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	9906      	ldr	r1, [sp, #24]
 8006182:	9805      	ldr	r0, [sp, #20]
 8006184:	9d07      	ldr	r5, [sp, #28]
 8006186:	47a8      	blx	r5
 8006188:	3001      	adds	r0, #1
 800618a:	d0ae      	beq.n	80060ea <_printf_i+0x136>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	079b      	lsls	r3, r3, #30
 8006190:	d415      	bmi.n	80061be <_printf_i+0x20a>
 8006192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006194:	68e0      	ldr	r0, [r4, #12]
 8006196:	4298      	cmp	r0, r3
 8006198:	daa9      	bge.n	80060ee <_printf_i+0x13a>
 800619a:	0018      	movs	r0, r3
 800619c:	e7a7      	b.n	80060ee <_printf_i+0x13a>
 800619e:	0022      	movs	r2, r4
 80061a0:	2301      	movs	r3, #1
 80061a2:	9906      	ldr	r1, [sp, #24]
 80061a4:	9805      	ldr	r0, [sp, #20]
 80061a6:	9e07      	ldr	r6, [sp, #28]
 80061a8:	3219      	adds	r2, #25
 80061aa:	47b0      	blx	r6
 80061ac:	3001      	adds	r0, #1
 80061ae:	d09c      	beq.n	80060ea <_printf_i+0x136>
 80061b0:	3501      	adds	r5, #1
 80061b2:	68e3      	ldr	r3, [r4, #12]
 80061b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061b6:	1a9b      	subs	r3, r3, r2
 80061b8:	42ab      	cmp	r3, r5
 80061ba:	dcf0      	bgt.n	800619e <_printf_i+0x1ea>
 80061bc:	e7e9      	b.n	8006192 <_printf_i+0x1de>
 80061be:	2500      	movs	r5, #0
 80061c0:	e7f7      	b.n	80061b2 <_printf_i+0x1fe>
 80061c2:	46c0      	nop			@ (mov r8, r8)
 80061c4:	08006365 	.word	0x08006365
 80061c8:	08006376 	.word	0x08006376

080061cc <memmove>:
 80061cc:	b510      	push	{r4, lr}
 80061ce:	4288      	cmp	r0, r1
 80061d0:	d902      	bls.n	80061d8 <memmove+0xc>
 80061d2:	188b      	adds	r3, r1, r2
 80061d4:	4298      	cmp	r0, r3
 80061d6:	d308      	bcc.n	80061ea <memmove+0x1e>
 80061d8:	2300      	movs	r3, #0
 80061da:	429a      	cmp	r2, r3
 80061dc:	d007      	beq.n	80061ee <memmove+0x22>
 80061de:	5ccc      	ldrb	r4, [r1, r3]
 80061e0:	54c4      	strb	r4, [r0, r3]
 80061e2:	3301      	adds	r3, #1
 80061e4:	e7f9      	b.n	80061da <memmove+0xe>
 80061e6:	5c8b      	ldrb	r3, [r1, r2]
 80061e8:	5483      	strb	r3, [r0, r2]
 80061ea:	3a01      	subs	r2, #1
 80061ec:	d2fb      	bcs.n	80061e6 <memmove+0x1a>
 80061ee:	bd10      	pop	{r4, pc}

080061f0 <_sbrk_r>:
 80061f0:	2300      	movs	r3, #0
 80061f2:	b570      	push	{r4, r5, r6, lr}
 80061f4:	4d06      	ldr	r5, [pc, #24]	@ (8006210 <_sbrk_r+0x20>)
 80061f6:	0004      	movs	r4, r0
 80061f8:	0008      	movs	r0, r1
 80061fa:	602b      	str	r3, [r5, #0]
 80061fc:	f7fa ff34 	bl	8001068 <_sbrk>
 8006200:	1c43      	adds	r3, r0, #1
 8006202:	d103      	bne.n	800620c <_sbrk_r+0x1c>
 8006204:	682b      	ldr	r3, [r5, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d000      	beq.n	800620c <_sbrk_r+0x1c>
 800620a:	6023      	str	r3, [r4, #0]
 800620c:	bd70      	pop	{r4, r5, r6, pc}
 800620e:	46c0      	nop			@ (mov r8, r8)
 8006210:	200002dc 	.word	0x200002dc

08006214 <memchr>:
 8006214:	b2c9      	uxtb	r1, r1
 8006216:	1882      	adds	r2, r0, r2
 8006218:	4290      	cmp	r0, r2
 800621a:	d101      	bne.n	8006220 <memchr+0xc>
 800621c:	2000      	movs	r0, #0
 800621e:	4770      	bx	lr
 8006220:	7803      	ldrb	r3, [r0, #0]
 8006222:	428b      	cmp	r3, r1
 8006224:	d0fb      	beq.n	800621e <memchr+0xa>
 8006226:	3001      	adds	r0, #1
 8006228:	e7f6      	b.n	8006218 <memchr+0x4>

0800622a <memcpy>:
 800622a:	2300      	movs	r3, #0
 800622c:	b510      	push	{r4, lr}
 800622e:	429a      	cmp	r2, r3
 8006230:	d100      	bne.n	8006234 <memcpy+0xa>
 8006232:	bd10      	pop	{r4, pc}
 8006234:	5ccc      	ldrb	r4, [r1, r3]
 8006236:	54c4      	strb	r4, [r0, r3]
 8006238:	3301      	adds	r3, #1
 800623a:	e7f8      	b.n	800622e <memcpy+0x4>

0800623c <_realloc_r>:
 800623c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800623e:	0006      	movs	r6, r0
 8006240:	000c      	movs	r4, r1
 8006242:	0015      	movs	r5, r2
 8006244:	2900      	cmp	r1, #0
 8006246:	d105      	bne.n	8006254 <_realloc_r+0x18>
 8006248:	0011      	movs	r1, r2
 800624a:	f7ff fc55 	bl	8005af8 <_malloc_r>
 800624e:	0004      	movs	r4, r0
 8006250:	0020      	movs	r0, r4
 8006252:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006254:	2a00      	cmp	r2, #0
 8006256:	d103      	bne.n	8006260 <_realloc_r+0x24>
 8006258:	f7ff fbe2 	bl	8005a20 <_free_r>
 800625c:	002c      	movs	r4, r5
 800625e:	e7f7      	b.n	8006250 <_realloc_r+0x14>
 8006260:	f000 f81c 	bl	800629c <_malloc_usable_size_r>
 8006264:	0007      	movs	r7, r0
 8006266:	4285      	cmp	r5, r0
 8006268:	d802      	bhi.n	8006270 <_realloc_r+0x34>
 800626a:	0843      	lsrs	r3, r0, #1
 800626c:	42ab      	cmp	r3, r5
 800626e:	d3ef      	bcc.n	8006250 <_realloc_r+0x14>
 8006270:	0029      	movs	r1, r5
 8006272:	0030      	movs	r0, r6
 8006274:	f7ff fc40 	bl	8005af8 <_malloc_r>
 8006278:	9001      	str	r0, [sp, #4]
 800627a:	2800      	cmp	r0, #0
 800627c:	d101      	bne.n	8006282 <_realloc_r+0x46>
 800627e:	9c01      	ldr	r4, [sp, #4]
 8006280:	e7e6      	b.n	8006250 <_realloc_r+0x14>
 8006282:	002a      	movs	r2, r5
 8006284:	42bd      	cmp	r5, r7
 8006286:	d900      	bls.n	800628a <_realloc_r+0x4e>
 8006288:	003a      	movs	r2, r7
 800628a:	0021      	movs	r1, r4
 800628c:	9801      	ldr	r0, [sp, #4]
 800628e:	f7ff ffcc 	bl	800622a <memcpy>
 8006292:	0021      	movs	r1, r4
 8006294:	0030      	movs	r0, r6
 8006296:	f7ff fbc3 	bl	8005a20 <_free_r>
 800629a:	e7f0      	b.n	800627e <_realloc_r+0x42>

0800629c <_malloc_usable_size_r>:
 800629c:	1f0b      	subs	r3, r1, #4
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	1f18      	subs	r0, r3, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	da01      	bge.n	80062aa <_malloc_usable_size_r+0xe>
 80062a6:	580b      	ldr	r3, [r1, r0]
 80062a8:	18c0      	adds	r0, r0, r3
 80062aa:	4770      	bx	lr

080062ac <_init>:
 80062ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ae:	46c0      	nop			@ (mov r8, r8)
 80062b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062b2:	bc08      	pop	{r3}
 80062b4:	469e      	mov	lr, r3
 80062b6:	4770      	bx	lr

080062b8 <_fini>:
 80062b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ba:	46c0      	nop			@ (mov r8, r8)
 80062bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062be:	bc08      	pop	{r3}
 80062c0:	469e      	mov	lr, r3
 80062c2:	4770      	bx	lr
