Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 25 10:52:12 2023
| Host         : zach-330d-01.engr.tamu.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file tlc_controller_ver1_control_sets_placed.rpt
| Design       : tlc_controller_ver1
| Device       : xc7vx485t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------+------------------+------------------+----------------+
|                 Clock Signal                 | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------+---------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG                               |               |                  |                1 |              3 |
|  FSM/FSM_sequential_nextState_reg[2]_i_2_n_0 |               |                  |                3 |              8 |
|  Clk_IBUF_BUFG                               |               | FSM/JB_OBUF[3]   |                8 |             31 |
+----------------------------------------------+---------------+------------------+------------------+----------------+


