#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 19 09:35:08 2021
# Process ID: 12984
# Current directory: D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1
# Command line: vivado.exe -log UPzynq20_test_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source UPzynq20_test_design_wrapper.tcl -notrace
# Log file: D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper.vdi
# Journal file: D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source UPzynq20_test_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP/IP_AXI_ADC/IP_AXI_ADC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP/IP_AXI_LEDS/IP_AXI_LEDS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP/IP_AXI_PWM/IP_AXI_PWM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top UPzynq20_test_design_wrapper -part xc7z020clg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/UPzynq20_test_design_processing_system7_0_0.xdc] for cell 'UPzynq20_test_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/UPzynq20_test_design_processing_system7_0_0.xdc] for cell 'UPzynq20_test_design_i/processing_system7_0/inst'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/UPzynq20_test_design_axi_gpio_1_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/UPzynq20_test_design_axi_gpio_1_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_1/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/UPzynq20_test_design_axi_gpio_1_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/UPzynq20_test_design_axi_gpio_1_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_1/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0_board.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0_board.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_1/UPzynq20_test_design_axi_gpio_3_1_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_1/UPzynq20_test_design_axi_gpio_3_1_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_4/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_1/UPzynq20_test_design_axi_gpio_3_1.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_4/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_1/UPzynq20_test_design_axi_gpio_3_1.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_4/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_0/UPzynq20_test_design_axi_gpio_4_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_5/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_0/UPzynq20_test_design_axi_gpio_4_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_5/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_0/UPzynq20_test_design_axi_gpio_4_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_5/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_0/UPzynq20_test_design_axi_gpio_4_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_5/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_1/UPzynq20_test_design_axi_gpio_4_1_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_1/UPzynq20_test_design_axi_gpio_4_1_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_6/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_1/UPzynq20_test_design_axi_gpio_4_1.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_6/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_4_1/UPzynq20_test_design_axi_gpio_4_1.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_6/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_6_0/UPzynq20_test_design_axi_gpio_6_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_7/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_6_0/UPzynq20_test_design_axi_gpio_6_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_7/U0'
Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_6_0/UPzynq20_test_design_axi_gpio_6_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_7/U0'
Finished Parsing XDC File [d:/GITEA/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_6_0/UPzynq20_test_design_axi_gpio_6_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_7/U0'
Parsing XDC File [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[7]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[6]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[5]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[4]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[3]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[2]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[1]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[0]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[2]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[3]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[4]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[6]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_1_tri_o[0]'. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/GITEA/UPzynq20_test/UPzynq20_test.srcs/constrs_1/new/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 834.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 838.168 ; gain = 433.246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 849.148 ; gain = 10.980

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11da1344e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1398.633 ; gain = 549.484

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4fd6553f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 50 cells and removed 138 cells
INFO: [Opt 31-1021] In phase Retarget, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 7b112652

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.590 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 20 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f58af044

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 49 cells and removed 1608 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f58af044

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f58af044

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 31d0b6b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              50  |             138  |                                             56  |
|  Constant propagation         |               4  |              20  |                                              0  |
|  Sweep                        |              49  |            1608  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1542.973 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 194a99b9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.973 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 194a99b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1542.973 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 194a99b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1542.973 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1542.973 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 194a99b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1542.973 ; gain = 704.805
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1542.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UPzynq20_test_design_wrapper_drc_opted.rpt -pb UPzynq20_test_design_wrapper_drc_opted.pb -rpx UPzynq20_test_design_wrapper_drc_opted.rpx
Command: report_drc -file UPzynq20_test_design_wrapper_drc_opted.rpt -pb UPzynq20_test_design_wrapper_drc_opted.pb -rpx UPzynq20_test_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1542.973 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c2442944

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1542.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4b2fbb32

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f9e87bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f9e87bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1542.973 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f9e87bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1848f209a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1542.973 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a0581293

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.973 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1af471df0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.973 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1af471df0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c324e26

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a62bf780

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d496f0aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a61f17b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13605dae6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19d4ae805

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16fd2caed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1542.973 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16fd2caed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1542.973 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f5cb2d8c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: f5cb2d8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.520 ; gain = 23.547
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.862. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1016e571f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.520 ; gain = 23.547
Phase 4.1 Post Commit Optimization | Checksum: 1016e571f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.520 ; gain = 23.547

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1016e571f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.520 ; gain = 23.547

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1016e571f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.520 ; gain = 23.547

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1566.520 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 199dbf09d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.520 ; gain = 23.547
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199dbf09d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.520 ; gain = 23.547
Ending Placer Task | Checksum: 18e0ecaa1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.520 ; gain = 23.547
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1566.520 ; gain = 23.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1566.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1567.535 ; gain = 1.016
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file UPzynq20_test_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1567.535 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file UPzynq20_test_design_wrapper_utilization_placed.rpt -pb UPzynq20_test_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file UPzynq20_test_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1567.535 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b64f4640 ConstDB: 0 ShapeSum: d7bf8461 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cc7337b3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1675.004 ; gain = 95.438
Post Restoration Checksum: NetGraph: f1628d1a NumContArr: db10aa99 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cc7337b3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1707.277 ; gain = 127.711

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cc7337b3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1714.895 ; gain = 135.328

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cc7337b3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1714.895 ; gain = 135.328
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ef9d9f57

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1740.805 ; gain = 161.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.992 | TNS=0.000  | WHS=-0.234 | THS=-153.859|

Phase 2 Router Initialization | Checksum: 1a2a4be94

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1740.805 ; gain = 161.238

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5951
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5951
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15603d853

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1740.805 ; gain = 161.238

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 555
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.449 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ac95e84d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1740.805 ; gain = 161.238
Phase 4 Rip-up And Reroute | Checksum: 1ac95e84d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1740.805 ; gain = 161.238

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ac95e84d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1740.805 ; gain = 161.238

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ac95e84d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1740.805 ; gain = 161.238
Phase 5 Delay and Skew Optimization | Checksum: 1ac95e84d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1740.805 ; gain = 161.238

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d215b3d7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1740.805 ; gain = 161.238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.460 | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d215b3d7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1740.805 ; gain = 161.238
Phase 6 Post Hold Fix | Checksum: 1d215b3d7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1740.805 ; gain = 161.238

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.08755 %
  Global Horizontal Routing Utilization  = 1.35607 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17cc0f7e0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1740.805 ; gain = 161.238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17cc0f7e0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1740.805 ; gain = 161.238

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 123713335

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1740.805 ; gain = 161.238

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.460 | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 123713335

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1740.805 ; gain = 161.238
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1740.805 ; gain = 161.238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1740.805 ; gain = 173.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1740.805 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.838 . Memory (MB): peak = 1748.508 ; gain = 7.703
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UPzynq20_test_design_wrapper_drc_routed.rpt -pb UPzynq20_test_design_wrapper_drc_routed.pb -rpx UPzynq20_test_design_wrapper_drc_routed.rpx
Command: report_drc -file UPzynq20_test_design_wrapper_drc_routed.rpt -pb UPzynq20_test_design_wrapper_drc_routed.pb -rpx UPzynq20_test_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file UPzynq20_test_design_wrapper_methodology_drc_routed.rpt -pb UPzynq20_test_design_wrapper_methodology_drc_routed.pb -rpx UPzynq20_test_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file UPzynq20_test_design_wrapper_methodology_drc_routed.rpt -pb UPzynq20_test_design_wrapper_methodology_drc_routed.pb -rpx UPzynq20_test_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/GITEA/UPzynq20_test/UPzynq20_test.runs/impl_1/UPzynq20_test_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file UPzynq20_test_design_wrapper_power_routed.rpt -pb UPzynq20_test_design_wrapper_power_summary_routed.pb -rpx UPzynq20_test_design_wrapper_power_routed.rpx
Command: report_power -file UPzynq20_test_design_wrapper_power_routed.rpt -pb UPzynq20_test_design_wrapper_power_summary_routed.pb -rpx UPzynq20_test_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file UPzynq20_test_design_wrapper_route_status.rpt -pb UPzynq20_test_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file UPzynq20_test_design_wrapper_timing_summary_routed.rpt -pb UPzynq20_test_design_wrapper_timing_summary_routed.pb -rpx UPzynq20_test_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file UPzynq20_test_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file UPzynq20_test_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file UPzynq20_test_design_wrapper_bus_skew_routed.rpt -pb UPzynq20_test_design_wrapper_bus_skew_routed.pb -rpx UPzynq20_test_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 19 09:36:47 2021...
