INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:11:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            mem_controller0/stores/count_stores.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 1.759ns (29.301%)  route 4.244ns (70.699%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
    SLICE_X20Y153        FDRE                                         r  buffer24/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y153        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer24/outs_reg[2]/Q
                         net (fo=8, routed)           0.477     1.239    buffer24/outs_reg_n_0_[2]
    SLICE_X20Y153        LUT6 (Prop_lut6_I2_O)        0.043     1.282 r  buffer24/result0_carry_i_2__0/O
                         net (fo=3, routed)           0.290     1.572    cmpi1/DI[1]
    SLICE_X19Y153        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     1.763 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.763    cmpi1/result0_carry_n_0
    SLICE_X19Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.890 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=34, routed)          0.795     2.685    fork26/control/generateBlocks[1].regblock/CO[0]
    SLICE_X7Y148         LUT6 (Prop_lut6_I1_O)        0.130     2.815 r  fork26/control/generateBlocks[1].regblock/fullReg_i_6__1/O
                         net (fo=1, routed)           0.298     3.113    control_merge0/tehb/control/transmitValue_reg_3
    SLICE_X7Y147         LUT6 (Prop_lut6_I2_O)        0.043     3.156 r  control_merge0/tehb/control/fullReg_i_2__4/O
                         net (fo=16, routed)          0.660     3.816    control_merge1/tehb/control/outputValid_reg_3
    SLICE_X9Y144         LUT5 (Prop_lut5_I1_O)        0.050     3.866 r  control_merge1/tehb/control/B_storeAddr[5]_INST_0_i_4/O
                         net (fo=27, routed)          0.227     4.093    control_merge1/fork_valid/generateBlocks[1].regblock/outputValid_reg_2
    SLICE_X9Y143         LUT6 (Prop_lut6_I4_O)        0.126     4.219 r  control_merge1/fork_valid/generateBlocks[1].regblock/A_loadEn_INST_0_i_5/O
                         net (fo=20, routed)          0.498     4.716    control_merge1/fork_valid/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X15Y142        LUT5 (Prop_lut5_I0_O)        0.043     4.759 f  control_merge1/fork_valid/generateBlocks[1].regblock/B_storeEn_INST_0_i_1/O
                         net (fo=55, routed)          0.902     5.661    control_merge1/fork_valid/generateBlocks[1].regblock/transmitValue_reg_8
    SLICE_X2Y147         LUT2 (Prop_lut2_I0_O)        0.043     5.704 r  control_merge1/fork_valid/generateBlocks[1].regblock/minusOp_carry_i_2__0/O
                         net (fo=1, routed)           0.097     5.801    mem_controller0/stores/DI[0]
    SLICE_X3Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.063 r  mem_controller0/stores/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.063    mem_controller0/stores/minusOp_carry_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.112 r  mem_controller0/stores/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.112    mem_controller0/stores/minusOp_carry__0_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.161 r  mem_controller0/stores/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     6.162    mem_controller0/stores/minusOp_carry__1_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.211 r  mem_controller0/stores/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.211    mem_controller0/stores/minusOp_carry__2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.260 r  mem_controller0/stores/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.260    mem_controller0/stores/minusOp_carry__3_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.309 r  mem_controller0/stores/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.309    mem_controller0/stores/minusOp_carry__4_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.358 r  mem_controller0/stores/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.358    mem_controller0/stores/minusOp_carry__5_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.511 r  mem_controller0/stores/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     6.511    mem_controller0/stores/minusOp_carry__6_n_6
    SLICE_X3Y154         FDRE                                         r  mem_controller0/stores/count_stores.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=593, unset)          0.483    12.183    mem_controller0/stores/clk
    SLICE_X3Y154         FDRE                                         r  mem_controller0/stores/count_stores.counter_reg[29]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X3Y154         FDRE (Setup_fdre_C_D)        0.048    12.195    mem_controller0/stores/count_stores.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  5.684    




