<title>Clock Report</title><P align=center><b>Clock Report&nbsp;&nbsp;-&nbsp;&nbsp;Mon Apr 27 13:36:56 2015</b></P><hr><br><table border=1 cellspacing=0 cellpadding=1><tr bgcolor='#DDDDDD'><td>Clock Net</td><td>Routed</td><td>Resource</td><td>Locked</td><td>Fanout</td><td>Net Skew(ns)</td><td>Max Delay(ns)</td></tr><tr><td>clk75</td><td>ROUTED</td><td>BUFGCTRL_X0Y25</td><td>No</td><td align=right>3123</td><td align=right>0.588000</td><td align=right>2.120000</td></tr><tr><td>frame_buffer/clk0</td><td>ROUTED</td><td>BUFGCTRL_X0Y26</td><td>No</td><td align=right>3127</td><td align=right>0.579000</td><td align=right>2.108000</td></tr><tr><td>tx_clk_0</td><td>ROUTED</td><td>BUFGCTRL_X0Y12</td><td>No</td><td align=right>879</td><td align=right>0.544000</td><td align=right>2.126000</td></tr><tr><td>frame_buffer/clkdiv0</td><td>ROUTED</td><td>BUFGCTRL_X0Y28</td><td>No</td><td align=right>476</td><td align=right>0.542000</td><td align=right>2.075000</td></tr><tr><td>AC97_clk_BUFGP</td><td>ROUTED</td><td>BUFGCTRL_X0Y4</td><td>No</td><td align=right>31</td><td align=right>0.189000</td><td align=right>1.783000</td></tr><tr><td>CLK_100_IBUFG</td><td>ROUTED</td><td>BUFGCTRL_X0Y0</td><td>No</td><td align=right>123</td><td align=right>0.348000</td><td align=right>2.055000</td></tr><tr><td>frame_buffer/clk90</td><td>ROUTED</td><td>BUFGCTRL_X0Y27</td><td>No</td><td align=right>121</td><td align=right>0.327000</td><td align=right>2.111000</td></tr><tr><td>rx_clk_0_i</td><td>ROUTED</td><td>BUFGCTRL_X0Y29</td><td>No</td><td align=right>50</td><td align=right>0.427000</td><td align=right>2.090000</td></tr><tr><td>refclk_bufg_i</td><td>ROUTED</td><td>BUFGCTRL_X0Y10</td><td>No</td><td align=right>5</td><td align=right>0.155000</td><td align=right>1.723000</td></tr><tr><td>frame_buffer/clk200</td><td>ROUTED</td><td>BUFGCTRL_X0Y5</td><td>No</td><td align=right>10</td><td align=right>0.278000</td><td align=right>1.896000</td></tr><tr><td>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</td><td>ROUTED</td><td>IO Clk</td><td>No</td><td align=right>17</td><td align=right>0.095000</td><td align=right>0.419000</td></tr><tr><td>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</td><td>ROUTED</td><td>IO Clk</td><td>No</td><td align=right>17</td><td align=right>0.083000</td><td align=right>0.380000</td></tr><tr><td>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</td><td>ROUTED</td><td>IO Clk</td><td>No</td><td align=right>17</td><td align=right>0.101000</td><td align=right>0.425000</td></tr><tr><td>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</td><td>ROUTED</td><td>IO Clk</td><td>No</td><td align=right>17</td><td align=right>0.107000</td><td align=right>0.404000</td></tr><tr><td>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;5&gt;</td><td>ROUTED</td><td>IO Clk</td><td>No</td><td align=right>17</td><td align=right>0.101000</td><td align=right>0.425000</td></tr><tr><td>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;4&gt;</td><td>ROUTED</td><td>IO Clk</td><td>No</td><td align=right>17</td><td align=right>0.101000</td><td align=right>0.425000</td></tr><tr><td>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;6&gt;</td><td>ROUTED</td><td>IO Clk</td><td>No</td><td align=right>17</td><td align=right>0.096000</td><td align=right>0.393000</td></tr><tr><td>frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;7&gt;</td><td>ROUTED</td><td>IO Clk</td><td>No</td><td align=right>17</td><td align=right>0.101000</td><td align=right>0.425000</td></tr></table>