============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 05 2023  03:44:20 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (538 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      66                  
       Uncertainty:-     180                  
     Required Time:=    1754                  
      Launch Clock:-     100                  
         Data Path:-    1116                  
             Slack:=     538                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    256     356    57     13  4.0  DFFARX1_RVT rptr_empty/rbin_reg_0_/Q   
     71     427    44      5  3.0  AND2X1_RVT  rptr_empty/g2__4733/Y      
    130     556   179      6  4.4  NAND4X0_RVT rptr_empty/g3595_0__4516/Y 
     92     648    52      3  2.4  OR2X1_RVT   rptr_empty/g3612__2883/Y   
     64     712    31      2  1.7  OR2X1_RVT   rptr_empty/g3611__9945/Y   
    108     820    57      2  2.6  MUX21X1_RVT rptr_empty/g4457__2346/Y   
     95     915    71      2  1.3  XNOR3X1_RVT rptr_empty/g4447__7098/Y   
     62     976    25      1  0.5  OR2X1_RVT   rptr_empty/g4429__1666/Y   
     85    1061    36      1  0.5  AND4X1_RVT  rptr_empty/g4504/Y         
     73    1135    35      1  0.5  AND4X1_RVT  rptr_empty/g67/Y           
     81    1216    43      1  0.5  MUX21X1_RVT rptr_empty/g66/Y           
      0    1216     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D    
#-------------------------------------------------------------------------

