{
  "module_name": "nvme.h",
  "hash_id": "536adec28d1f747d600aeb7f5a7a5443e374fb8f16c729b739009fef4f27c7a4",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/nvme.h",
  "human_readable_source": " \n \n\n#ifndef _LINUX_NVME_H\n#define _LINUX_NVME_H\n\n#include <linux/bits.h>\n#include <linux/types.h>\n#include <linux/uuid.h>\n\n \n#define NVMF_NQN_FIELD_LEN\t256\n\n \n#define NVMF_NQN_SIZE\t\t223\n\n#define NVMF_TRSVCID_SIZE\t32\n#define NVMF_TRADDR_SIZE\t256\n#define NVMF_TSAS_SIZE\t\t256\n#define NVMF_AUTH_HASH_LEN\t64\n\n#define NVME_DISC_SUBSYS_NAME\t\"nqn.2014-08.org.nvmexpress.discovery\"\n\n#define NVME_RDMA_IP_PORT\t4420\n\n#define NVME_NSID_ALL\t\t0xffffffff\n\nenum nvme_subsys_type {\n\t \n\tNVME_NQN_DISC\t= 1,\n\n\t \n\tNVME_NQN_NVME\t= 2,\n\n\t \n\tNVME_NQN_CURR\t= 3,\n};\n\nenum nvme_ctrl_type {\n\tNVME_CTRL_IO\t= 1,\t\t \n\tNVME_CTRL_DISC\t= 2,\t\t \n\tNVME_CTRL_ADMIN\t= 3,\t\t \n};\n\nenum nvme_dctype {\n\tNVME_DCTYPE_NOT_REPORTED\t= 0,\n\tNVME_DCTYPE_DDC\t\t\t= 1,  \n\tNVME_DCTYPE_CDC\t\t\t= 2,  \n};\n\n \nenum {\n\tNVMF_ADDR_FAMILY_PCI\t= 0,\t \n\tNVMF_ADDR_FAMILY_IP4\t= 1,\t \n\tNVMF_ADDR_FAMILY_IP6\t= 2,\t \n\tNVMF_ADDR_FAMILY_IB\t= 3,\t \n\tNVMF_ADDR_FAMILY_FC\t= 4,\t \n\tNVMF_ADDR_FAMILY_LOOP\t= 254,\t \n\tNVMF_ADDR_FAMILY_MAX,\n};\n\n \nenum {\n\tNVMF_TRTYPE_RDMA\t= 1,\t \n\tNVMF_TRTYPE_FC\t\t= 2,\t \n\tNVMF_TRTYPE_TCP\t\t= 3,\t \n\tNVMF_TRTYPE_LOOP\t= 254,\t \n\tNVMF_TRTYPE_MAX,\n};\n\n \nenum {\n\tNVMF_TREQ_NOT_SPECIFIED\t= 0,\t\t \n\tNVMF_TREQ_REQUIRED\t= 1,\t\t \n\tNVMF_TREQ_NOT_REQUIRED\t= 2,\t\t \n#define NVME_TREQ_SECURE_CHANNEL_MASK \\\n\t(NVMF_TREQ_REQUIRED | NVMF_TREQ_NOT_REQUIRED)\n\n\tNVMF_TREQ_DISABLE_SQFLOW = (1 << 2),\t \n};\n\n \nenum {\n\tNVMF_RDMA_QPTYPE_CONNECTED\t= 1,  \n\tNVMF_RDMA_QPTYPE_DATAGRAM\t= 2,  \n};\n\n \nenum {\n\tNVMF_RDMA_PRTYPE_NOT_SPECIFIED\t= 1,  \n\tNVMF_RDMA_PRTYPE_IB\t\t= 2,  \n\tNVMF_RDMA_PRTYPE_ROCE\t\t= 3,  \n\tNVMF_RDMA_PRTYPE_ROCEV2\t\t= 4,  \n\tNVMF_RDMA_PRTYPE_IWARP\t\t= 5,  \n};\n\n \nenum {\n\tNVMF_RDMA_CMS_RDMA_CM\t= 1,  \n};\n\n#define NVME_AQ_DEPTH\t\t32\n#define NVME_NR_AEN_COMMANDS\t1\n#define NVME_AQ_BLK_MQ_DEPTH\t(NVME_AQ_DEPTH - NVME_NR_AEN_COMMANDS)\n\n \n#define NVME_AQ_MQ_TAG_DEPTH\t(NVME_AQ_BLK_MQ_DEPTH - 1)\n\nenum {\n\tNVME_REG_CAP\t= 0x0000,\t \n\tNVME_REG_VS\t= 0x0008,\t \n\tNVME_REG_INTMS\t= 0x000c,\t \n\tNVME_REG_INTMC\t= 0x0010,\t \n\tNVME_REG_CC\t= 0x0014,\t \n\tNVME_REG_CSTS\t= 0x001c,\t \n\tNVME_REG_NSSR\t= 0x0020,\t \n\tNVME_REG_AQA\t= 0x0024,\t \n\tNVME_REG_ASQ\t= 0x0028,\t \n\tNVME_REG_ACQ\t= 0x0030,\t \n\tNVME_REG_CMBLOC\t= 0x0038,\t \n\tNVME_REG_CMBSZ\t= 0x003c,\t \n\tNVME_REG_BPINFO\t= 0x0040,\t \n\tNVME_REG_BPRSEL\t= 0x0044,\t \n\tNVME_REG_BPMBL\t= 0x0048,\t \n\tNVME_REG_CMBMSC = 0x0050,\t \n\tNVME_REG_CRTO\t= 0x0068,\t \n\tNVME_REG_PMRCAP\t= 0x0e00,\t \n\tNVME_REG_PMRCTL\t= 0x0e04,\t \n\tNVME_REG_PMRSTS\t= 0x0e08,\t \n\tNVME_REG_PMREBS\t= 0x0e0c,\t \n\tNVME_REG_PMRSWTP = 0x0e10,\t \n\tNVME_REG_DBS\t= 0x1000,\t \n};\n\n#define NVME_CAP_MQES(cap)\t((cap) & 0xffff)\n#define NVME_CAP_TIMEOUT(cap)\t(((cap) >> 24) & 0xff)\n#define NVME_CAP_STRIDE(cap)\t(((cap) >> 32) & 0xf)\n#define NVME_CAP_NSSRC(cap)\t(((cap) >> 36) & 0x1)\n#define NVME_CAP_CSS(cap)\t(((cap) >> 37) & 0xff)\n#define NVME_CAP_MPSMIN(cap)\t(((cap) >> 48) & 0xf)\n#define NVME_CAP_MPSMAX(cap)\t(((cap) >> 52) & 0xf)\n#define NVME_CAP_CMBS(cap)\t(((cap) >> 57) & 0x1)\n\n#define NVME_CMB_BIR(cmbloc)\t((cmbloc) & 0x7)\n#define NVME_CMB_OFST(cmbloc)\t(((cmbloc) >> 12) & 0xfffff)\n\n#define NVME_CRTO_CRIMT(crto)\t((crto) >> 16)\n#define NVME_CRTO_CRWMT(crto)\t((crto) & 0xffff)\n\nenum {\n\tNVME_CMBSZ_SQS\t\t= 1 << 0,\n\tNVME_CMBSZ_CQS\t\t= 1 << 1,\n\tNVME_CMBSZ_LISTS\t= 1 << 2,\n\tNVME_CMBSZ_RDS\t\t= 1 << 3,\n\tNVME_CMBSZ_WDS\t\t= 1 << 4,\n\n\tNVME_CMBSZ_SZ_SHIFT\t= 12,\n\tNVME_CMBSZ_SZ_MASK\t= 0xfffff,\n\n\tNVME_CMBSZ_SZU_SHIFT\t= 8,\n\tNVME_CMBSZ_SZU_MASK\t= 0xf,\n};\n\n \n#define NVME_ADM_SQES       6\n#define NVME_NVM_IOSQES\t\t6\n#define NVME_NVM_IOCQES\t\t4\n\nenum {\n\tNVME_CC_ENABLE\t\t= 1 << 0,\n\tNVME_CC_EN_SHIFT\t= 0,\n\tNVME_CC_CSS_SHIFT\t= 4,\n\tNVME_CC_MPS_SHIFT\t= 7,\n\tNVME_CC_AMS_SHIFT\t= 11,\n\tNVME_CC_SHN_SHIFT\t= 14,\n\tNVME_CC_IOSQES_SHIFT\t= 16,\n\tNVME_CC_IOCQES_SHIFT\t= 20,\n\tNVME_CC_CSS_NVM\t\t= 0 << NVME_CC_CSS_SHIFT,\n\tNVME_CC_CSS_CSI\t\t= 6 << NVME_CC_CSS_SHIFT,\n\tNVME_CC_CSS_MASK\t= 7 << NVME_CC_CSS_SHIFT,\n\tNVME_CC_AMS_RR\t\t= 0 << NVME_CC_AMS_SHIFT,\n\tNVME_CC_AMS_WRRU\t= 1 << NVME_CC_AMS_SHIFT,\n\tNVME_CC_AMS_VS\t\t= 7 << NVME_CC_AMS_SHIFT,\n\tNVME_CC_SHN_NONE\t= 0 << NVME_CC_SHN_SHIFT,\n\tNVME_CC_SHN_NORMAL\t= 1 << NVME_CC_SHN_SHIFT,\n\tNVME_CC_SHN_ABRUPT\t= 2 << NVME_CC_SHN_SHIFT,\n\tNVME_CC_SHN_MASK\t= 3 << NVME_CC_SHN_SHIFT,\n\tNVME_CC_IOSQES\t\t= NVME_NVM_IOSQES << NVME_CC_IOSQES_SHIFT,\n\tNVME_CC_IOCQES\t\t= NVME_NVM_IOCQES << NVME_CC_IOCQES_SHIFT,\n\tNVME_CC_CRIME\t\t= 1 << 24,\n};\n\nenum {\n\tNVME_CSTS_RDY\t\t= 1 << 0,\n\tNVME_CSTS_CFS\t\t= 1 << 1,\n\tNVME_CSTS_NSSRO\t\t= 1 << 4,\n\tNVME_CSTS_PP\t\t= 1 << 5,\n\tNVME_CSTS_SHST_NORMAL\t= 0 << 2,\n\tNVME_CSTS_SHST_OCCUR\t= 1 << 2,\n\tNVME_CSTS_SHST_CMPLT\t= 2 << 2,\n\tNVME_CSTS_SHST_MASK\t= 3 << 2,\n};\n\nenum {\n\tNVME_CMBMSC_CRE\t\t= 1 << 0,\n\tNVME_CMBMSC_CMSE\t= 1 << 1,\n};\n\nenum {\n\tNVME_CAP_CSS_NVM\t= 1 << 0,\n\tNVME_CAP_CSS_CSI\t= 1 << 6,\n};\n\nenum {\n\tNVME_CAP_CRMS_CRWMS\t= 1ULL << 59,\n\tNVME_CAP_CRMS_CRIMS\t= 1ULL << 60,\n};\n\nstruct nvme_id_power_state {\n\t__le16\t\t\tmax_power;\t \n\t__u8\t\t\trsvd2;\n\t__u8\t\t\tflags;\n\t__le32\t\t\tentry_lat;\t \n\t__le32\t\t\texit_lat;\t \n\t__u8\t\t\tread_tput;\n\t__u8\t\t\tread_lat;\n\t__u8\t\t\twrite_tput;\n\t__u8\t\t\twrite_lat;\n\t__le16\t\t\tidle_power;\n\t__u8\t\t\tidle_scale;\n\t__u8\t\t\trsvd19;\n\t__le16\t\t\tactive_power;\n\t__u8\t\t\tactive_work_scale;\n\t__u8\t\t\trsvd23[9];\n};\n\nenum {\n\tNVME_PS_FLAGS_MAX_POWER_SCALE\t= 1 << 0,\n\tNVME_PS_FLAGS_NON_OP_STATE\t= 1 << 1,\n};\n\nenum nvme_ctrl_attr {\n\tNVME_CTRL_ATTR_HID_128_BIT\t= (1 << 0),\n\tNVME_CTRL_ATTR_TBKAS\t\t= (1 << 6),\n\tNVME_CTRL_ATTR_ELBAS\t\t= (1 << 15),\n};\n\nstruct nvme_id_ctrl {\n\t__le16\t\t\tvid;\n\t__le16\t\t\tssvid;\n\tchar\t\t\tsn[20];\n\tchar\t\t\tmn[40];\n\tchar\t\t\tfr[8];\n\t__u8\t\t\trab;\n\t__u8\t\t\tieee[3];\n\t__u8\t\t\tcmic;\n\t__u8\t\t\tmdts;\n\t__le16\t\t\tcntlid;\n\t__le32\t\t\tver;\n\t__le32\t\t\trtd3r;\n\t__le32\t\t\trtd3e;\n\t__le32\t\t\toaes;\n\t__le32\t\t\tctratt;\n\t__u8\t\t\trsvd100[11];\n\t__u8\t\t\tcntrltype;\n\t__u8\t\t\tfguid[16];\n\t__le16\t\t\tcrdt1;\n\t__le16\t\t\tcrdt2;\n\t__le16\t\t\tcrdt3;\n\t__u8\t\t\trsvd134[122];\n\t__le16\t\t\toacs;\n\t__u8\t\t\tacl;\n\t__u8\t\t\taerl;\n\t__u8\t\t\tfrmw;\n\t__u8\t\t\tlpa;\n\t__u8\t\t\telpe;\n\t__u8\t\t\tnpss;\n\t__u8\t\t\tavscc;\n\t__u8\t\t\tapsta;\n\t__le16\t\t\twctemp;\n\t__le16\t\t\tcctemp;\n\t__le16\t\t\tmtfa;\n\t__le32\t\t\thmpre;\n\t__le32\t\t\thmmin;\n\t__u8\t\t\ttnvmcap[16];\n\t__u8\t\t\tunvmcap[16];\n\t__le32\t\t\trpmbs;\n\t__le16\t\t\tedstt;\n\t__u8\t\t\tdsto;\n\t__u8\t\t\tfwug;\n\t__le16\t\t\tkas;\n\t__le16\t\t\thctma;\n\t__le16\t\t\tmntmt;\n\t__le16\t\t\tmxtmt;\n\t__le32\t\t\tsanicap;\n\t__le32\t\t\thmminds;\n\t__le16\t\t\thmmaxd;\n\t__u8\t\t\trsvd338[4];\n\t__u8\t\t\tanatt;\n\t__u8\t\t\tanacap;\n\t__le32\t\t\tanagrpmax;\n\t__le32\t\t\tnanagrpid;\n\t__u8\t\t\trsvd352[160];\n\t__u8\t\t\tsqes;\n\t__u8\t\t\tcqes;\n\t__le16\t\t\tmaxcmd;\n\t__le32\t\t\tnn;\n\t__le16\t\t\toncs;\n\t__le16\t\t\tfuses;\n\t__u8\t\t\tfna;\n\t__u8\t\t\tvwc;\n\t__le16\t\t\tawun;\n\t__le16\t\t\tawupf;\n\t__u8\t\t\tnvscc;\n\t__u8\t\t\tnwpc;\n\t__le16\t\t\tacwu;\n\t__u8\t\t\trsvd534[2];\n\t__le32\t\t\tsgls;\n\t__le32\t\t\tmnan;\n\t__u8\t\t\trsvd544[224];\n\tchar\t\t\tsubnqn[256];\n\t__u8\t\t\trsvd1024[768];\n\t__le32\t\t\tioccsz;\n\t__le32\t\t\tiorcsz;\n\t__le16\t\t\ticdoff;\n\t__u8\t\t\tctrattr;\n\t__u8\t\t\tmsdbd;\n\t__u8\t\t\trsvd1804[2];\n\t__u8\t\t\tdctype;\n\t__u8\t\t\trsvd1807[241];\n\tstruct nvme_id_power_state\tpsd[32];\n\t__u8\t\t\tvs[1024];\n};\n\nenum {\n\tNVME_CTRL_CMIC_MULTI_PORT\t\t= 1 << 0,\n\tNVME_CTRL_CMIC_MULTI_CTRL\t\t= 1 << 1,\n\tNVME_CTRL_CMIC_ANA\t\t\t= 1 << 3,\n\tNVME_CTRL_ONCS_COMPARE\t\t\t= 1 << 0,\n\tNVME_CTRL_ONCS_WRITE_UNCORRECTABLE\t= 1 << 1,\n\tNVME_CTRL_ONCS_DSM\t\t\t= 1 << 2,\n\tNVME_CTRL_ONCS_WRITE_ZEROES\t\t= 1 << 3,\n\tNVME_CTRL_ONCS_RESERVATIONS\t\t= 1 << 5,\n\tNVME_CTRL_ONCS_TIMESTAMP\t\t= 1 << 6,\n\tNVME_CTRL_VWC_PRESENT\t\t\t= 1 << 0,\n\tNVME_CTRL_OACS_SEC_SUPP                 = 1 << 0,\n\tNVME_CTRL_OACS_NS_MNGT_SUPP\t\t= 1 << 3,\n\tNVME_CTRL_OACS_DIRECTIVES\t\t= 1 << 5,\n\tNVME_CTRL_OACS_DBBUF_SUPP\t\t= 1 << 8,\n\tNVME_CTRL_LPA_CMD_EFFECTS_LOG\t\t= 1 << 1,\n\tNVME_CTRL_CTRATT_128_ID\t\t\t= 1 << 0,\n\tNVME_CTRL_CTRATT_NON_OP_PSP\t\t= 1 << 1,\n\tNVME_CTRL_CTRATT_NVM_SETS\t\t= 1 << 2,\n\tNVME_CTRL_CTRATT_READ_RECV_LVLS\t\t= 1 << 3,\n\tNVME_CTRL_CTRATT_ENDURANCE_GROUPS\t= 1 << 4,\n\tNVME_CTRL_CTRATT_PREDICTABLE_LAT\t= 1 << 5,\n\tNVME_CTRL_CTRATT_NAMESPACE_GRANULARITY\t= 1 << 7,\n\tNVME_CTRL_CTRATT_UUID_LIST\t\t= 1 << 9,\n};\n\nstruct nvme_lbaf {\n\t__le16\t\t\tms;\n\t__u8\t\t\tds;\n\t__u8\t\t\trp;\n};\n\nstruct nvme_id_ns {\n\t__le64\t\t\tnsze;\n\t__le64\t\t\tncap;\n\t__le64\t\t\tnuse;\n\t__u8\t\t\tnsfeat;\n\t__u8\t\t\tnlbaf;\n\t__u8\t\t\tflbas;\n\t__u8\t\t\tmc;\n\t__u8\t\t\tdpc;\n\t__u8\t\t\tdps;\n\t__u8\t\t\tnmic;\n\t__u8\t\t\trescap;\n\t__u8\t\t\tfpi;\n\t__u8\t\t\tdlfeat;\n\t__le16\t\t\tnawun;\n\t__le16\t\t\tnawupf;\n\t__le16\t\t\tnacwu;\n\t__le16\t\t\tnabsn;\n\t__le16\t\t\tnabo;\n\t__le16\t\t\tnabspf;\n\t__le16\t\t\tnoiob;\n\t__u8\t\t\tnvmcap[16];\n\t__le16\t\t\tnpwg;\n\t__le16\t\t\tnpwa;\n\t__le16\t\t\tnpdg;\n\t__le16\t\t\tnpda;\n\t__le16\t\t\tnows;\n\t__u8\t\t\trsvd74[18];\n\t__le32\t\t\tanagrpid;\n\t__u8\t\t\trsvd96[3];\n\t__u8\t\t\tnsattr;\n\t__le16\t\t\tnvmsetid;\n\t__le16\t\t\tendgid;\n\t__u8\t\t\tnguid[16];\n\t__u8\t\t\teui64[8];\n\tstruct nvme_lbaf\tlbaf[64];\n\t__u8\t\t\tvs[3712];\n};\n\n \nstruct nvme_id_ns_cs_indep {\n\t__u8\t\t\tnsfeat;\n\t__u8\t\t\tnmic;\n\t__u8\t\t\trescap;\n\t__u8\t\t\tfpi;\n\t__le32\t\t\tanagrpid;\n\t__u8\t\t\tnsattr;\n\t__u8\t\t\trsvd9;\n\t__le16\t\t\tnvmsetid;\n\t__le16\t\t\tendgid;\n\t__u8\t\t\tnstat;\n\t__u8\t\t\trsvd15[4081];\n};\n\nstruct nvme_zns_lbafe {\n\t__le64\t\t\tzsze;\n\t__u8\t\t\tzdes;\n\t__u8\t\t\trsvd9[7];\n};\n\nstruct nvme_id_ns_zns {\n\t__le16\t\t\tzoc;\n\t__le16\t\t\tozcs;\n\t__le32\t\t\tmar;\n\t__le32\t\t\tmor;\n\t__le32\t\t\trrl;\n\t__le32\t\t\tfrl;\n\t__u8\t\t\trsvd20[2796];\n\tstruct nvme_zns_lbafe\tlbafe[64];\n\t__u8\t\t\tvs[256];\n};\n\nstruct nvme_id_ctrl_zns {\n\t__u8\tzasl;\n\t__u8\trsvd1[4095];\n};\n\nstruct nvme_id_ns_nvm {\n\t__le64\tlbstm;\n\t__u8\tpic;\n\t__u8\trsvd9[3];\n\t__le32\telbaf[64];\n\t__u8\trsvd268[3828];\n};\n\nenum {\n\tNVME_ID_NS_NVM_STS_MASK\t\t= 0x7f,\n\tNVME_ID_NS_NVM_GUARD_SHIFT\t= 7,\n\tNVME_ID_NS_NVM_GUARD_MASK\t= 0x3,\n};\n\nstatic inline __u8 nvme_elbaf_sts(__u32 elbaf)\n{\n\treturn elbaf & NVME_ID_NS_NVM_STS_MASK;\n}\n\nstatic inline __u8 nvme_elbaf_guard_type(__u32 elbaf)\n{\n\treturn (elbaf >> NVME_ID_NS_NVM_GUARD_SHIFT) & NVME_ID_NS_NVM_GUARD_MASK;\n}\n\nstruct nvme_id_ctrl_nvm {\n\t__u8\tvsl;\n\t__u8\twzsl;\n\t__u8\twusl;\n\t__u8\tdmrl;\n\t__le32\tdmrsl;\n\t__le64\tdmsl;\n\t__u8\trsvd16[4080];\n};\n\nenum {\n\tNVME_ID_CNS_NS\t\t\t= 0x00,\n\tNVME_ID_CNS_CTRL\t\t= 0x01,\n\tNVME_ID_CNS_NS_ACTIVE_LIST\t= 0x02,\n\tNVME_ID_CNS_NS_DESC_LIST\t= 0x03,\n\tNVME_ID_CNS_CS_NS\t\t= 0x05,\n\tNVME_ID_CNS_CS_CTRL\t\t= 0x06,\n\tNVME_ID_CNS_NS_CS_INDEP\t\t= 0x08,\n\tNVME_ID_CNS_NS_PRESENT_LIST\t= 0x10,\n\tNVME_ID_CNS_NS_PRESENT\t\t= 0x11,\n\tNVME_ID_CNS_CTRL_NS_LIST\t= 0x12,\n\tNVME_ID_CNS_CTRL_LIST\t\t= 0x13,\n\tNVME_ID_CNS_SCNDRY_CTRL_LIST\t= 0x15,\n\tNVME_ID_CNS_NS_GRANULARITY\t= 0x16,\n\tNVME_ID_CNS_UUID_LIST\t\t= 0x17,\n};\n\nenum {\n\tNVME_CSI_NVM\t\t\t= 0,\n\tNVME_CSI_ZNS\t\t\t= 2,\n};\n\nenum {\n\tNVME_DIR_IDENTIFY\t\t= 0x00,\n\tNVME_DIR_STREAMS\t\t= 0x01,\n\tNVME_DIR_SND_ID_OP_ENABLE\t= 0x01,\n\tNVME_DIR_SND_ST_OP_REL_ID\t= 0x01,\n\tNVME_DIR_SND_ST_OP_REL_RSC\t= 0x02,\n\tNVME_DIR_RCV_ID_OP_PARAM\t= 0x01,\n\tNVME_DIR_RCV_ST_OP_PARAM\t= 0x01,\n\tNVME_DIR_RCV_ST_OP_STATUS\t= 0x02,\n\tNVME_DIR_RCV_ST_OP_RESOURCE\t= 0x03,\n\tNVME_DIR_ENDIR\t\t\t= 0x01,\n};\n\nenum {\n\tNVME_NS_FEAT_THIN\t= 1 << 0,\n\tNVME_NS_FEAT_ATOMICS\t= 1 << 1,\n\tNVME_NS_FEAT_IO_OPT\t= 1 << 4,\n\tNVME_NS_ATTR_RO\t\t= 1 << 0,\n\tNVME_NS_FLBAS_LBA_MASK\t= 0xf,\n\tNVME_NS_FLBAS_LBA_UMASK\t= 0x60,\n\tNVME_NS_FLBAS_LBA_SHIFT\t= 1,\n\tNVME_NS_FLBAS_META_EXT\t= 0x10,\n\tNVME_NS_NMIC_SHARED\t= 1 << 0,\n\tNVME_LBAF_RP_BEST\t= 0,\n\tNVME_LBAF_RP_BETTER\t= 1,\n\tNVME_LBAF_RP_GOOD\t= 2,\n\tNVME_LBAF_RP_DEGRADED\t= 3,\n\tNVME_NS_DPC_PI_LAST\t= 1 << 4,\n\tNVME_NS_DPC_PI_FIRST\t= 1 << 3,\n\tNVME_NS_DPC_PI_TYPE3\t= 1 << 2,\n\tNVME_NS_DPC_PI_TYPE2\t= 1 << 1,\n\tNVME_NS_DPC_PI_TYPE1\t= 1 << 0,\n\tNVME_NS_DPS_PI_FIRST\t= 1 << 3,\n\tNVME_NS_DPS_PI_MASK\t= 0x7,\n\tNVME_NS_DPS_PI_TYPE1\t= 1,\n\tNVME_NS_DPS_PI_TYPE2\t= 2,\n\tNVME_NS_DPS_PI_TYPE3\t= 3,\n};\n\nenum {\n\tNVME_NSTAT_NRDY\t\t= 1 << 0,\n};\n\nenum {\n\tNVME_NVM_NS_16B_GUARD\t= 0,\n\tNVME_NVM_NS_32B_GUARD\t= 1,\n\tNVME_NVM_NS_64B_GUARD\t= 2,\n};\n\nstatic inline __u8 nvme_lbaf_index(__u8 flbas)\n{\n\treturn (flbas & NVME_NS_FLBAS_LBA_MASK) |\n\t\t((flbas & NVME_NS_FLBAS_LBA_UMASK) >> NVME_NS_FLBAS_LBA_SHIFT);\n}\n\n \nenum {\n\tNVME_MC_EXTENDED_LBA\t= (1 << 0),\n\tNVME_MC_METADATA_PTR\t= (1 << 1),\n};\n\nstruct nvme_ns_id_desc {\n\t__u8 nidt;\n\t__u8 nidl;\n\t__le16 reserved;\n};\n\n#define NVME_NIDT_EUI64_LEN\t8\n#define NVME_NIDT_NGUID_LEN\t16\n#define NVME_NIDT_UUID_LEN\t16\n#define NVME_NIDT_CSI_LEN\t1\n\nenum {\n\tNVME_NIDT_EUI64\t\t= 0x01,\n\tNVME_NIDT_NGUID\t\t= 0x02,\n\tNVME_NIDT_UUID\t\t= 0x03,\n\tNVME_NIDT_CSI\t\t= 0x04,\n};\n\nstruct nvme_smart_log {\n\t__u8\t\t\tcritical_warning;\n\t__u8\t\t\ttemperature[2];\n\t__u8\t\t\tavail_spare;\n\t__u8\t\t\tspare_thresh;\n\t__u8\t\t\tpercent_used;\n\t__u8\t\t\tendu_grp_crit_warn_sumry;\n\t__u8\t\t\trsvd7[25];\n\t__u8\t\t\tdata_units_read[16];\n\t__u8\t\t\tdata_units_written[16];\n\t__u8\t\t\thost_reads[16];\n\t__u8\t\t\thost_writes[16];\n\t__u8\t\t\tctrl_busy_time[16];\n\t__u8\t\t\tpower_cycles[16];\n\t__u8\t\t\tpower_on_hours[16];\n\t__u8\t\t\tunsafe_shutdowns[16];\n\t__u8\t\t\tmedia_errors[16];\n\t__u8\t\t\tnum_err_log_entries[16];\n\t__le32\t\t\twarning_temp_time;\n\t__le32\t\t\tcritical_comp_time;\n\t__le16\t\t\ttemp_sensor[8];\n\t__le32\t\t\tthm_temp1_trans_count;\n\t__le32\t\t\tthm_temp2_trans_count;\n\t__le32\t\t\tthm_temp1_total_time;\n\t__le32\t\t\tthm_temp2_total_time;\n\t__u8\t\t\trsvd232[280];\n};\n\nstruct nvme_fw_slot_info_log {\n\t__u8\t\t\tafi;\n\t__u8\t\t\trsvd1[7];\n\t__le64\t\t\tfrs[7];\n\t__u8\t\t\trsvd64[448];\n};\n\nenum {\n\tNVME_CMD_EFFECTS_CSUPP\t\t= 1 << 0,\n\tNVME_CMD_EFFECTS_LBCC\t\t= 1 << 1,\n\tNVME_CMD_EFFECTS_NCC\t\t= 1 << 2,\n\tNVME_CMD_EFFECTS_NIC\t\t= 1 << 3,\n\tNVME_CMD_EFFECTS_CCC\t\t= 1 << 4,\n\tNVME_CMD_EFFECTS_CSE_MASK\t= GENMASK(18, 16),\n\tNVME_CMD_EFFECTS_UUID_SEL\t= 1 << 19,\n\tNVME_CMD_EFFECTS_SCOPE_MASK\t= GENMASK(31, 20),\n};\n\nstruct nvme_effects_log {\n\t__le32 acs[256];\n\t__le32 iocs[256];\n\t__u8   resv[2048];\n};\n\nenum nvme_ana_state {\n\tNVME_ANA_OPTIMIZED\t\t= 0x01,\n\tNVME_ANA_NONOPTIMIZED\t\t= 0x02,\n\tNVME_ANA_INACCESSIBLE\t\t= 0x03,\n\tNVME_ANA_PERSISTENT_LOSS\t= 0x04,\n\tNVME_ANA_CHANGE\t\t\t= 0x0f,\n};\n\nstruct nvme_ana_group_desc {\n\t__le32\tgrpid;\n\t__le32\tnnsids;\n\t__le64\tchgcnt;\n\t__u8\tstate;\n\t__u8\trsvd17[15];\n\t__le32\tnsids[];\n};\n\n \n#define NVME_ANA_LOG_RGO\t(1 << 0)\n\nstruct nvme_ana_rsp_hdr {\n\t__le64\tchgcnt;\n\t__le16\tngrps;\n\t__le16\trsvd10[3];\n};\n\nstruct nvme_zone_descriptor {\n\t__u8\t\tzt;\n\t__u8\t\tzs;\n\t__u8\t\tza;\n\t__u8\t\trsvd3[5];\n\t__le64\t\tzcap;\n\t__le64\t\tzslba;\n\t__le64\t\twp;\n\t__u8\t\trsvd32[32];\n};\n\nenum {\n\tNVME_ZONE_TYPE_SEQWRITE_REQ\t= 0x2,\n};\n\nstruct nvme_zone_report {\n\t__le64\t\tnr_zones;\n\t__u8\t\tresv8[56];\n\tstruct nvme_zone_descriptor entries[];\n};\n\nenum {\n\tNVME_SMART_CRIT_SPARE\t\t= 1 << 0,\n\tNVME_SMART_CRIT_TEMPERATURE\t= 1 << 1,\n\tNVME_SMART_CRIT_RELIABILITY\t= 1 << 2,\n\tNVME_SMART_CRIT_MEDIA\t\t= 1 << 3,\n\tNVME_SMART_CRIT_VOLATILE_MEMORY\t= 1 << 4,\n};\n\nenum {\n\tNVME_AER_ERROR\t\t\t= 0,\n\tNVME_AER_SMART\t\t\t= 1,\n\tNVME_AER_NOTICE\t\t\t= 2,\n\tNVME_AER_CSS\t\t\t= 6,\n\tNVME_AER_VS\t\t\t= 7,\n};\n\nenum {\n\tNVME_AER_ERROR_PERSIST_INT_ERR\t= 0x03,\n};\n\nenum {\n\tNVME_AER_NOTICE_NS_CHANGED\t= 0x00,\n\tNVME_AER_NOTICE_FW_ACT_STARTING = 0x01,\n\tNVME_AER_NOTICE_ANA\t\t= 0x03,\n\tNVME_AER_NOTICE_DISC_CHANGED\t= 0xf0,\n};\n\nenum {\n\tNVME_AEN_BIT_NS_ATTR\t\t= 8,\n\tNVME_AEN_BIT_FW_ACT\t\t= 9,\n\tNVME_AEN_BIT_ANA_CHANGE\t\t= 11,\n\tNVME_AEN_BIT_DISC_CHANGE\t= 31,\n};\n\nenum {\n\tNVME_AEN_CFG_NS_ATTR\t\t= 1 << NVME_AEN_BIT_NS_ATTR,\n\tNVME_AEN_CFG_FW_ACT\t\t= 1 << NVME_AEN_BIT_FW_ACT,\n\tNVME_AEN_CFG_ANA_CHANGE\t\t= 1 << NVME_AEN_BIT_ANA_CHANGE,\n\tNVME_AEN_CFG_DISC_CHANGE\t= 1 << NVME_AEN_BIT_DISC_CHANGE,\n};\n\nstruct nvme_lba_range_type {\n\t__u8\t\t\ttype;\n\t__u8\t\t\tattributes;\n\t__u8\t\t\trsvd2[14];\n\t__le64\t\t\tslba;\n\t__le64\t\t\tnlb;\n\t__u8\t\t\tguid[16];\n\t__u8\t\t\trsvd48[16];\n};\n\nenum {\n\tNVME_LBART_TYPE_FS\t= 0x01,\n\tNVME_LBART_TYPE_RAID\t= 0x02,\n\tNVME_LBART_TYPE_CACHE\t= 0x03,\n\tNVME_LBART_TYPE_SWAP\t= 0x04,\n\n\tNVME_LBART_ATTRIB_TEMP\t= 1 << 0,\n\tNVME_LBART_ATTRIB_HIDE\t= 1 << 1,\n};\n\nenum nvme_pr_type {\n\tNVME_PR_WRITE_EXCLUSIVE\t\t\t= 1,\n\tNVME_PR_EXCLUSIVE_ACCESS\t\t= 2,\n\tNVME_PR_WRITE_EXCLUSIVE_REG_ONLY\t= 3,\n\tNVME_PR_EXCLUSIVE_ACCESS_REG_ONLY\t= 4,\n\tNVME_PR_WRITE_EXCLUSIVE_ALL_REGS\t= 5,\n\tNVME_PR_EXCLUSIVE_ACCESS_ALL_REGS\t= 6,\n};\n\nenum nvme_eds {\n\tNVME_EXTENDED_DATA_STRUCT\t= 0x1,\n};\n\nstruct nvme_registered_ctrl {\n\t__le16\tcntlid;\n\t__u8\trcsts;\n\t__u8\trsvd3[5];\n\t__le64\thostid;\n\t__le64\trkey;\n};\n\nstruct nvme_reservation_status {\n\t__le32\tgen;\n\t__u8\trtype;\n\t__u8\tregctl[2];\n\t__u8\tresv5[2];\n\t__u8\tptpls;\n\t__u8\tresv10[14];\n\tstruct nvme_registered_ctrl regctl_ds[];\n};\n\nstruct nvme_registered_ctrl_ext {\n\t__le16\tcntlid;\n\t__u8\trcsts;\n\t__u8\trsvd3[5];\n\t__le64\trkey;\n\t__u8\thostid[16];\n\t__u8\trsvd32[32];\n};\n\nstruct nvme_reservation_status_ext {\n\t__le32\tgen;\n\t__u8\trtype;\n\t__u8\tregctl[2];\n\t__u8\tresv5[2];\n\t__u8\tptpls;\n\t__u8\tresv10[14];\n\t__u8\trsvd24[40];\n\tstruct nvme_registered_ctrl_ext regctl_eds[];\n};\n\nenum nvme_async_event_type {\n\tNVME_AER_TYPE_ERROR\t= 0,\n\tNVME_AER_TYPE_SMART\t= 1,\n\tNVME_AER_TYPE_NOTICE\t= 2,\n};\n\n \n\nenum nvme_opcode {\n\tnvme_cmd_flush\t\t= 0x00,\n\tnvme_cmd_write\t\t= 0x01,\n\tnvme_cmd_read\t\t= 0x02,\n\tnvme_cmd_write_uncor\t= 0x04,\n\tnvme_cmd_compare\t= 0x05,\n\tnvme_cmd_write_zeroes\t= 0x08,\n\tnvme_cmd_dsm\t\t= 0x09,\n\tnvme_cmd_verify\t\t= 0x0c,\n\tnvme_cmd_resv_register\t= 0x0d,\n\tnvme_cmd_resv_report\t= 0x0e,\n\tnvme_cmd_resv_acquire\t= 0x11,\n\tnvme_cmd_resv_release\t= 0x15,\n\tnvme_cmd_zone_mgmt_send\t= 0x79,\n\tnvme_cmd_zone_mgmt_recv\t= 0x7a,\n\tnvme_cmd_zone_append\t= 0x7d,\n\tnvme_cmd_vendor_start\t= 0x80,\n};\n\n#define nvme_opcode_name(opcode)\t{ opcode, #opcode }\n#define show_nvm_opcode_name(val)\t\t\t\t\\\n\t__print_symbolic(val,\t\t\t\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_flush),\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_write),\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_read),\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_write_uncor),\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_compare),\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_write_zeroes),\t\\\n\t\tnvme_opcode_name(nvme_cmd_dsm),\t\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_verify),\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_resv_register),\t\\\n\t\tnvme_opcode_name(nvme_cmd_resv_report),\t\t\\\n\t\tnvme_opcode_name(nvme_cmd_resv_acquire),\t\\\n\t\tnvme_opcode_name(nvme_cmd_resv_release),\t\\\n\t\tnvme_opcode_name(nvme_cmd_zone_mgmt_send),\t\\\n\t\tnvme_opcode_name(nvme_cmd_zone_mgmt_recv),\t\\\n\t\tnvme_opcode_name(nvme_cmd_zone_append))\n\n\n\n \nenum {\n\tNVME_SGL_FMT_ADDRESS\t\t= 0x00,\n\tNVME_SGL_FMT_OFFSET\t\t= 0x01,\n\tNVME_SGL_FMT_TRANSPORT_A\t= 0x0A,\n\tNVME_SGL_FMT_INVALIDATE\t\t= 0x0f,\n};\n\n \nenum {\n\tNVME_SGL_FMT_DATA_DESC\t\t= 0x00,\n\tNVME_SGL_FMT_SEG_DESC\t\t= 0x02,\n\tNVME_SGL_FMT_LAST_SEG_DESC\t= 0x03,\n\tNVME_KEY_SGL_FMT_DATA_DESC\t= 0x04,\n\tNVME_TRANSPORT_SGL_DATA_DESC\t= 0x05,\n};\n\nstruct nvme_sgl_desc {\n\t__le64\taddr;\n\t__le32\tlength;\n\t__u8\trsvd[3];\n\t__u8\ttype;\n};\n\nstruct nvme_keyed_sgl_desc {\n\t__le64\taddr;\n\t__u8\tlength[3];\n\t__u8\tkey[4];\n\t__u8\ttype;\n};\n\nunion nvme_data_ptr {\n\tstruct {\n\t\t__le64\tprp1;\n\t\t__le64\tprp2;\n\t};\n\tstruct nvme_sgl_desc\tsgl;\n\tstruct nvme_keyed_sgl_desc ksgl;\n};\n\n \nenum {\n\tNVME_CMD_FUSE_FIRST\t= (1 << 0),\n\tNVME_CMD_FUSE_SECOND\t= (1 << 1),\n\n\tNVME_CMD_SGL_METABUF\t= (1 << 6),\n\tNVME_CMD_SGL_METASEG\t= (1 << 7),\n\tNVME_CMD_SGL_ALL\t= NVME_CMD_SGL_METABUF | NVME_CMD_SGL_METASEG,\n};\n\nstruct nvme_common_command {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__le32\t\t\tcdw2[2];\n\t__le64\t\t\tmetadata;\n\tunion nvme_data_ptr\tdptr;\n\tstruct_group(cdws,\n\t__le32\t\t\tcdw10;\n\t__le32\t\t\tcdw11;\n\t__le32\t\t\tcdw12;\n\t__le32\t\t\tcdw13;\n\t__le32\t\t\tcdw14;\n\t__le32\t\t\tcdw15;\n\t);\n};\n\nstruct nvme_rw_command {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__le32\t\t\tcdw2;\n\t__le32\t\t\tcdw3;\n\t__le64\t\t\tmetadata;\n\tunion nvme_data_ptr\tdptr;\n\t__le64\t\t\tslba;\n\t__le16\t\t\tlength;\n\t__le16\t\t\tcontrol;\n\t__le32\t\t\tdsmgmt;\n\t__le32\t\t\treftag;\n\t__le16\t\t\tapptag;\n\t__le16\t\t\tappmask;\n};\n\nenum {\n\tNVME_RW_LR\t\t\t= 1 << 15,\n\tNVME_RW_FUA\t\t\t= 1 << 14,\n\tNVME_RW_APPEND_PIREMAP\t\t= 1 << 9,\n\tNVME_RW_DSM_FREQ_UNSPEC\t\t= 0,\n\tNVME_RW_DSM_FREQ_TYPICAL\t= 1,\n\tNVME_RW_DSM_FREQ_RARE\t\t= 2,\n\tNVME_RW_DSM_FREQ_READS\t\t= 3,\n\tNVME_RW_DSM_FREQ_WRITES\t\t= 4,\n\tNVME_RW_DSM_FREQ_RW\t\t= 5,\n\tNVME_RW_DSM_FREQ_ONCE\t\t= 6,\n\tNVME_RW_DSM_FREQ_PREFETCH\t= 7,\n\tNVME_RW_DSM_FREQ_TEMP\t\t= 8,\n\tNVME_RW_DSM_LATENCY_NONE\t= 0 << 4,\n\tNVME_RW_DSM_LATENCY_IDLE\t= 1 << 4,\n\tNVME_RW_DSM_LATENCY_NORM\t= 2 << 4,\n\tNVME_RW_DSM_LATENCY_LOW\t\t= 3 << 4,\n\tNVME_RW_DSM_SEQ_REQ\t\t= 1 << 6,\n\tNVME_RW_DSM_COMPRESSED\t\t= 1 << 7,\n\tNVME_RW_PRINFO_PRCHK_REF\t= 1 << 10,\n\tNVME_RW_PRINFO_PRCHK_APP\t= 1 << 11,\n\tNVME_RW_PRINFO_PRCHK_GUARD\t= 1 << 12,\n\tNVME_RW_PRINFO_PRACT\t\t= 1 << 13,\n\tNVME_RW_DTYPE_STREAMS\t\t= 1 << 4,\n\tNVME_WZ_DEAC\t\t\t= 1 << 9,\n};\n\nstruct nvme_dsm_cmd {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__u64\t\t\trsvd2[2];\n\tunion nvme_data_ptr\tdptr;\n\t__le32\t\t\tnr;\n\t__le32\t\t\tattributes;\n\t__u32\t\t\trsvd12[4];\n};\n\nenum {\n\tNVME_DSMGMT_IDR\t\t= 1 << 0,\n\tNVME_DSMGMT_IDW\t\t= 1 << 1,\n\tNVME_DSMGMT_AD\t\t= 1 << 2,\n};\n\n#define NVME_DSM_MAX_RANGES\t256\n\nstruct nvme_dsm_range {\n\t__le32\t\t\tcattr;\n\t__le32\t\t\tnlb;\n\t__le64\t\t\tslba;\n};\n\nstruct nvme_write_zeroes_cmd {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__u64\t\t\trsvd2;\n\t__le64\t\t\tmetadata;\n\tunion nvme_data_ptr\tdptr;\n\t__le64\t\t\tslba;\n\t__le16\t\t\tlength;\n\t__le16\t\t\tcontrol;\n\t__le32\t\t\tdsmgmt;\n\t__le32\t\t\treftag;\n\t__le16\t\t\tapptag;\n\t__le16\t\t\tappmask;\n};\n\nenum nvme_zone_mgmt_action {\n\tNVME_ZONE_CLOSE\t\t= 0x1,\n\tNVME_ZONE_FINISH\t= 0x2,\n\tNVME_ZONE_OPEN\t\t= 0x3,\n\tNVME_ZONE_RESET\t\t= 0x4,\n\tNVME_ZONE_OFFLINE\t= 0x5,\n\tNVME_ZONE_SET_DESC_EXT\t= 0x10,\n};\n\nstruct nvme_zone_mgmt_send_cmd {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__le32\t\t\tcdw2[2];\n\t__le64\t\t\tmetadata;\n\tunion nvme_data_ptr\tdptr;\n\t__le64\t\t\tslba;\n\t__le32\t\t\tcdw12;\n\t__u8\t\t\tzsa;\n\t__u8\t\t\tselect_all;\n\t__u8\t\t\trsvd13[2];\n\t__le32\t\t\tcdw14[2];\n};\n\nstruct nvme_zone_mgmt_recv_cmd {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__le64\t\t\trsvd2[2];\n\tunion nvme_data_ptr\tdptr;\n\t__le64\t\t\tslba;\n\t__le32\t\t\tnumd;\n\t__u8\t\t\tzra;\n\t__u8\t\t\tzrasf;\n\t__u8\t\t\tpr;\n\t__u8\t\t\trsvd13;\n\t__le32\t\t\tcdw14[2];\n};\n\nenum {\n\tNVME_ZRA_ZONE_REPORT\t\t= 0,\n\tNVME_ZRASF_ZONE_REPORT_ALL\t= 0,\n\tNVME_ZRASF_ZONE_STATE_EMPTY\t= 0x01,\n\tNVME_ZRASF_ZONE_STATE_IMP_OPEN\t= 0x02,\n\tNVME_ZRASF_ZONE_STATE_EXP_OPEN\t= 0x03,\n\tNVME_ZRASF_ZONE_STATE_CLOSED\t= 0x04,\n\tNVME_ZRASF_ZONE_STATE_READONLY\t= 0x05,\n\tNVME_ZRASF_ZONE_STATE_FULL\t= 0x06,\n\tNVME_ZRASF_ZONE_STATE_OFFLINE\t= 0x07,\n\tNVME_REPORT_ZONE_PARTIAL\t= 1,\n};\n\n \n\nenum {\n\tNVME_TEMP_THRESH_MASK\t\t= 0xffff,\n\tNVME_TEMP_THRESH_SELECT_SHIFT\t= 16,\n\tNVME_TEMP_THRESH_TYPE_UNDER\t= 0x100000,\n};\n\nstruct nvme_feat_auto_pst {\n\t__le64 entries[32];\n};\n\nenum {\n\tNVME_HOST_MEM_ENABLE\t= (1 << 0),\n\tNVME_HOST_MEM_RETURN\t= (1 << 1),\n};\n\nstruct nvme_feat_host_behavior {\n\t__u8 acre;\n\t__u8 etdas;\n\t__u8 lbafee;\n\t__u8 resv1[509];\n};\n\nenum {\n\tNVME_ENABLE_ACRE\t= 1,\n\tNVME_ENABLE_LBAFEE\t= 1,\n};\n\n \n\nenum nvme_admin_opcode {\n\tnvme_admin_delete_sq\t\t= 0x00,\n\tnvme_admin_create_sq\t\t= 0x01,\n\tnvme_admin_get_log_page\t\t= 0x02,\n\tnvme_admin_delete_cq\t\t= 0x04,\n\tnvme_admin_create_cq\t\t= 0x05,\n\tnvme_admin_identify\t\t= 0x06,\n\tnvme_admin_abort_cmd\t\t= 0x08,\n\tnvme_admin_set_features\t\t= 0x09,\n\tnvme_admin_get_features\t\t= 0x0a,\n\tnvme_admin_async_event\t\t= 0x0c,\n\tnvme_admin_ns_mgmt\t\t= 0x0d,\n\tnvme_admin_activate_fw\t\t= 0x10,\n\tnvme_admin_download_fw\t\t= 0x11,\n\tnvme_admin_dev_self_test\t= 0x14,\n\tnvme_admin_ns_attach\t\t= 0x15,\n\tnvme_admin_keep_alive\t\t= 0x18,\n\tnvme_admin_directive_send\t= 0x19,\n\tnvme_admin_directive_recv\t= 0x1a,\n\tnvme_admin_virtual_mgmt\t\t= 0x1c,\n\tnvme_admin_nvme_mi_send\t\t= 0x1d,\n\tnvme_admin_nvme_mi_recv\t\t= 0x1e,\n\tnvme_admin_dbbuf\t\t= 0x7C,\n\tnvme_admin_format_nvm\t\t= 0x80,\n\tnvme_admin_security_send\t= 0x81,\n\tnvme_admin_security_recv\t= 0x82,\n\tnvme_admin_sanitize_nvm\t\t= 0x84,\n\tnvme_admin_get_lba_status\t= 0x86,\n\tnvme_admin_vendor_start\t\t= 0xC0,\n};\n\n#define nvme_admin_opcode_name(opcode)\t{ opcode, #opcode }\n#define show_admin_opcode_name(val)\t\t\t\t\t\\\n\t__print_symbolic(val,\t\t\t\t\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_delete_sq),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_create_sq),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_get_log_page),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_delete_cq),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_create_cq),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_identify),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_abort_cmd),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_set_features),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_get_features),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_async_event),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_ns_mgmt),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_activate_fw),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_download_fw),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_dev_self_test),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_ns_attach),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_keep_alive),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_directive_send),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_directive_recv),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_virtual_mgmt),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_nvme_mi_send),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_nvme_mi_recv),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_dbbuf),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_format_nvm),\t\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_security_send),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_security_recv),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_sanitize_nvm),\t\\\n\t\tnvme_admin_opcode_name(nvme_admin_get_lba_status))\n\nenum {\n\tNVME_QUEUE_PHYS_CONTIG\t= (1 << 0),\n\tNVME_CQ_IRQ_ENABLED\t= (1 << 1),\n\tNVME_SQ_PRIO_URGENT\t= (0 << 1),\n\tNVME_SQ_PRIO_HIGH\t= (1 << 1),\n\tNVME_SQ_PRIO_MEDIUM\t= (2 << 1),\n\tNVME_SQ_PRIO_LOW\t= (3 << 1),\n\tNVME_FEAT_ARBITRATION\t= 0x01,\n\tNVME_FEAT_POWER_MGMT\t= 0x02,\n\tNVME_FEAT_LBA_RANGE\t= 0x03,\n\tNVME_FEAT_TEMP_THRESH\t= 0x04,\n\tNVME_FEAT_ERR_RECOVERY\t= 0x05,\n\tNVME_FEAT_VOLATILE_WC\t= 0x06,\n\tNVME_FEAT_NUM_QUEUES\t= 0x07,\n\tNVME_FEAT_IRQ_COALESCE\t= 0x08,\n\tNVME_FEAT_IRQ_CONFIG\t= 0x09,\n\tNVME_FEAT_WRITE_ATOMIC\t= 0x0a,\n\tNVME_FEAT_ASYNC_EVENT\t= 0x0b,\n\tNVME_FEAT_AUTO_PST\t= 0x0c,\n\tNVME_FEAT_HOST_MEM_BUF\t= 0x0d,\n\tNVME_FEAT_TIMESTAMP\t= 0x0e,\n\tNVME_FEAT_KATO\t\t= 0x0f,\n\tNVME_FEAT_HCTM\t\t= 0x10,\n\tNVME_FEAT_NOPSC\t\t= 0x11,\n\tNVME_FEAT_RRL\t\t= 0x12,\n\tNVME_FEAT_PLM_CONFIG\t= 0x13,\n\tNVME_FEAT_PLM_WINDOW\t= 0x14,\n\tNVME_FEAT_HOST_BEHAVIOR\t= 0x16,\n\tNVME_FEAT_SANITIZE\t= 0x17,\n\tNVME_FEAT_SW_PROGRESS\t= 0x80,\n\tNVME_FEAT_HOST_ID\t= 0x81,\n\tNVME_FEAT_RESV_MASK\t= 0x82,\n\tNVME_FEAT_RESV_PERSIST\t= 0x83,\n\tNVME_FEAT_WRITE_PROTECT\t= 0x84,\n\tNVME_FEAT_VENDOR_START\t= 0xC0,\n\tNVME_FEAT_VENDOR_END\t= 0xFF,\n\tNVME_LOG_ERROR\t\t= 0x01,\n\tNVME_LOG_SMART\t\t= 0x02,\n\tNVME_LOG_FW_SLOT\t= 0x03,\n\tNVME_LOG_CHANGED_NS\t= 0x04,\n\tNVME_LOG_CMD_EFFECTS\t= 0x05,\n\tNVME_LOG_DEVICE_SELF_TEST = 0x06,\n\tNVME_LOG_TELEMETRY_HOST = 0x07,\n\tNVME_LOG_TELEMETRY_CTRL = 0x08,\n\tNVME_LOG_ENDURANCE_GROUP = 0x09,\n\tNVME_LOG_ANA\t\t= 0x0c,\n\tNVME_LOG_DISC\t\t= 0x70,\n\tNVME_LOG_RESERVATION\t= 0x80,\n\tNVME_FWACT_REPL\t\t= (0 << 3),\n\tNVME_FWACT_REPL_ACTV\t= (1 << 3),\n\tNVME_FWACT_ACTV\t\t= (2 << 3),\n};\n\n \nenum {\n\tNVME_NS_NO_WRITE_PROTECT = 0,\n\tNVME_NS_WRITE_PROTECT,\n\tNVME_NS_WRITE_PROTECT_POWER_CYCLE,\n\tNVME_NS_WRITE_PROTECT_PERMANENT,\n};\n\n#define NVME_MAX_CHANGED_NAMESPACES\t1024\n\nstruct nvme_identify {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__u64\t\t\trsvd2[2];\n\tunion nvme_data_ptr\tdptr;\n\t__u8\t\t\tcns;\n\t__u8\t\t\trsvd3;\n\t__le16\t\t\tctrlid;\n\t__u8\t\t\trsvd11[3];\n\t__u8\t\t\tcsi;\n\t__u32\t\t\trsvd12[4];\n};\n\n#define NVME_IDENTIFY_DATA_SIZE 4096\n\nstruct nvme_features {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__u64\t\t\trsvd2[2];\n\tunion nvme_data_ptr\tdptr;\n\t__le32\t\t\tfid;\n\t__le32\t\t\tdword11;\n\t__le32                  dword12;\n\t__le32                  dword13;\n\t__le32                  dword14;\n\t__le32                  dword15;\n};\n\nstruct nvme_host_mem_buf_desc {\n\t__le64\t\t\taddr;\n\t__le32\t\t\tsize;\n\t__u32\t\t\trsvd;\n};\n\nstruct nvme_create_cq {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__u32\t\t\trsvd1[5];\n\t__le64\t\t\tprp1;\n\t__u64\t\t\trsvd8;\n\t__le16\t\t\tcqid;\n\t__le16\t\t\tqsize;\n\t__le16\t\t\tcq_flags;\n\t__le16\t\t\tirq_vector;\n\t__u32\t\t\trsvd12[4];\n};\n\nstruct nvme_create_sq {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__u32\t\t\trsvd1[5];\n\t__le64\t\t\tprp1;\n\t__u64\t\t\trsvd8;\n\t__le16\t\t\tsqid;\n\t__le16\t\t\tqsize;\n\t__le16\t\t\tsq_flags;\n\t__le16\t\t\tcqid;\n\t__u32\t\t\trsvd12[4];\n};\n\nstruct nvme_delete_queue {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__u32\t\t\trsvd1[9];\n\t__le16\t\t\tqid;\n\t__u16\t\t\trsvd10;\n\t__u32\t\t\trsvd11[5];\n};\n\nstruct nvme_abort_cmd {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__u32\t\t\trsvd1[9];\n\t__le16\t\t\tsqid;\n\t__u16\t\t\tcid;\n\t__u32\t\t\trsvd11[5];\n};\n\nstruct nvme_download_firmware {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__u32\t\t\trsvd1[5];\n\tunion nvme_data_ptr\tdptr;\n\t__le32\t\t\tnumd;\n\t__le32\t\t\toffset;\n\t__u32\t\t\trsvd12[4];\n};\n\nstruct nvme_format_cmd {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__u64\t\t\trsvd2[4];\n\t__le32\t\t\tcdw10;\n\t__u32\t\t\trsvd11[5];\n};\n\nstruct nvme_get_log_page_command {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__u64\t\t\trsvd2[2];\n\tunion nvme_data_ptr\tdptr;\n\t__u8\t\t\tlid;\n\t__u8\t\t\tlsp;  \n\t__le16\t\t\tnumdl;\n\t__le16\t\t\tnumdu;\n\t__u16\t\t\trsvd11;\n\tunion {\n\t\tstruct {\n\t\t\t__le32 lpol;\n\t\t\t__le32 lpou;\n\t\t};\n\t\t__le64 lpo;\n\t};\n\t__u8\t\t\trsvd14[3];\n\t__u8\t\t\tcsi;\n\t__u32\t\t\trsvd15;\n};\n\nstruct nvme_directive_cmd {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__le32\t\t\tnsid;\n\t__u64\t\t\trsvd2[2];\n\tunion nvme_data_ptr\tdptr;\n\t__le32\t\t\tnumd;\n\t__u8\t\t\tdoper;\n\t__u8\t\t\tdtype;\n\t__le16\t\t\tdspec;\n\t__u8\t\t\tendir;\n\t__u8\t\t\ttdtype;\n\t__u16\t\t\trsvd15;\n\n\t__u32\t\t\trsvd16[3];\n};\n\n \nenum nvmf_fabrics_opcode {\n\tnvme_fabrics_command\t\t= 0x7f,\n};\n\nenum nvmf_capsule_command {\n\tnvme_fabrics_type_property_set\t= 0x00,\n\tnvme_fabrics_type_connect\t= 0x01,\n\tnvme_fabrics_type_property_get\t= 0x04,\n\tnvme_fabrics_type_auth_send\t= 0x05,\n\tnvme_fabrics_type_auth_receive\t= 0x06,\n};\n\n#define nvme_fabrics_type_name(type)   { type, #type }\n#define show_fabrics_type_name(type)\t\t\t\t\t\\\n\t__print_symbolic(type,\t\t\t\t\t\t\\\n\t\tnvme_fabrics_type_name(nvme_fabrics_type_property_set),\t\\\n\t\tnvme_fabrics_type_name(nvme_fabrics_type_connect),\t\\\n\t\tnvme_fabrics_type_name(nvme_fabrics_type_property_get), \\\n\t\tnvme_fabrics_type_name(nvme_fabrics_type_auth_send),\t\\\n\t\tnvme_fabrics_type_name(nvme_fabrics_type_auth_receive))\n\n \n#define show_opcode_name(qid, opcode, fctype)\t\t\t\\\n\t((opcode) == nvme_fabrics_command ?\t\t\t\\\n\t show_fabrics_type_name(fctype) :\t\t\t\\\n\t((qid) ?\t\t\t\t\t\t\\\n\t show_nvm_opcode_name(opcode) :\t\t\t\t\\\n\t show_admin_opcode_name(opcode)))\n\nstruct nvmf_common_command {\n\t__u8\topcode;\n\t__u8\tresv1;\n\t__u16\tcommand_id;\n\t__u8\tfctype;\n\t__u8\tresv2[35];\n\t__u8\tts[24];\n};\n\n \n#define NVME_CNTLID_MIN\t\t1\n#define NVME_CNTLID_MAX\t\t0xffef\n#define NVME_CNTLID_DYNAMIC\t0xffff\n\n#define MAX_DISC_LOGS\t255\n\n \nenum {\n\tNVME_DISC_EFLAGS_EPCSD\t\t= (1 << 1),\n\tNVME_DISC_EFLAGS_DUPRETINFO\t= (1 << 0),\n};\n\n \nstruct nvmf_disc_rsp_page_entry {\n\t__u8\t\ttrtype;\n\t__u8\t\tadrfam;\n\t__u8\t\tsubtype;\n\t__u8\t\ttreq;\n\t__le16\t\tportid;\n\t__le16\t\tcntlid;\n\t__le16\t\tasqsz;\n\t__le16\t\teflags;\n\t__u8\t\tresv10[20];\n\tchar\t\ttrsvcid[NVMF_TRSVCID_SIZE];\n\t__u8\t\tresv64[192];\n\tchar\t\tsubnqn[NVMF_NQN_FIELD_LEN];\n\tchar\t\ttraddr[NVMF_TRADDR_SIZE];\n\tunion tsas {\n\t\tchar\t\tcommon[NVMF_TSAS_SIZE];\n\t\tstruct rdma {\n\t\t\t__u8\tqptype;\n\t\t\t__u8\tprtype;\n\t\t\t__u8\tcms;\n\t\t\t__u8\tresv3[5];\n\t\t\t__u16\tpkey;\n\t\t\t__u8\tresv10[246];\n\t\t} rdma;\n\t} tsas;\n};\n\n \nstruct nvmf_disc_rsp_page_hdr {\n\t__le64\t\tgenctr;\n\t__le64\t\tnumrec;\n\t__le16\t\trecfmt;\n\t__u8\t\tresv14[1006];\n\tstruct nvmf_disc_rsp_page_entry entries[];\n};\n\nenum {\n\tNVME_CONNECT_DISABLE_SQFLOW\t= (1 << 2),\n};\n\nstruct nvmf_connect_command {\n\t__u8\t\topcode;\n\t__u8\t\tresv1;\n\t__u16\t\tcommand_id;\n\t__u8\t\tfctype;\n\t__u8\t\tresv2[19];\n\tunion nvme_data_ptr dptr;\n\t__le16\t\trecfmt;\n\t__le16\t\tqid;\n\t__le16\t\tsqsize;\n\t__u8\t\tcattr;\n\t__u8\t\tresv3;\n\t__le32\t\tkato;\n\t__u8\t\tresv4[12];\n};\n\nenum {\n\tNVME_CONNECT_AUTHREQ_ASCR\t= (1U << 18),\n\tNVME_CONNECT_AUTHREQ_ATR\t= (1U << 17),\n};\n\nstruct nvmf_connect_data {\n\tuuid_t\t\thostid;\n\t__le16\t\tcntlid;\n\tchar\t\tresv4[238];\n\tchar\t\tsubsysnqn[NVMF_NQN_FIELD_LEN];\n\tchar\t\thostnqn[NVMF_NQN_FIELD_LEN];\n\tchar\t\tresv5[256];\n};\n\nstruct nvmf_property_set_command {\n\t__u8\t\topcode;\n\t__u8\t\tresv1;\n\t__u16\t\tcommand_id;\n\t__u8\t\tfctype;\n\t__u8\t\tresv2[35];\n\t__u8\t\tattrib;\n\t__u8\t\tresv3[3];\n\t__le32\t\toffset;\n\t__le64\t\tvalue;\n\t__u8\t\tresv4[8];\n};\n\nstruct nvmf_property_get_command {\n\t__u8\t\topcode;\n\t__u8\t\tresv1;\n\t__u16\t\tcommand_id;\n\t__u8\t\tfctype;\n\t__u8\t\tresv2[35];\n\t__u8\t\tattrib;\n\t__u8\t\tresv3[3];\n\t__le32\t\toffset;\n\t__u8\t\tresv4[16];\n};\n\nstruct nvmf_auth_common_command {\n\t__u8\t\topcode;\n\t__u8\t\tresv1;\n\t__u16\t\tcommand_id;\n\t__u8\t\tfctype;\n\t__u8\t\tresv2[19];\n\tunion nvme_data_ptr dptr;\n\t__u8\t\tresv3;\n\t__u8\t\tspsp0;\n\t__u8\t\tspsp1;\n\t__u8\t\tsecp;\n\t__le32\t\tal_tl;\n\t__u8\t\tresv4[16];\n};\n\nstruct nvmf_auth_send_command {\n\t__u8\t\topcode;\n\t__u8\t\tresv1;\n\t__u16\t\tcommand_id;\n\t__u8\t\tfctype;\n\t__u8\t\tresv2[19];\n\tunion nvme_data_ptr dptr;\n\t__u8\t\tresv3;\n\t__u8\t\tspsp0;\n\t__u8\t\tspsp1;\n\t__u8\t\tsecp;\n\t__le32\t\ttl;\n\t__u8\t\tresv4[16];\n};\n\nstruct nvmf_auth_receive_command {\n\t__u8\t\topcode;\n\t__u8\t\tresv1;\n\t__u16\t\tcommand_id;\n\t__u8\t\tfctype;\n\t__u8\t\tresv2[19];\n\tunion nvme_data_ptr dptr;\n\t__u8\t\tresv3;\n\t__u8\t\tspsp0;\n\t__u8\t\tspsp1;\n\t__u8\t\tsecp;\n\t__le32\t\tal;\n\t__u8\t\tresv4[16];\n};\n\n \nenum {\n\tNVME_AUTH_DHCHAP_PROTOCOL_IDENTIFIER\t= 0xe9,\n};\n\n \nenum {\n\tNVME_AUTH_COMMON_MESSAGES\t= 0x00,\n\tNVME_AUTH_DHCHAP_MESSAGES\t= 0x01,\n};\n\n \nenum {\n\tNVME_AUTH_DHCHAP_MESSAGE_NEGOTIATE\t= 0x00,\n\tNVME_AUTH_DHCHAP_MESSAGE_CHALLENGE\t= 0x01,\n\tNVME_AUTH_DHCHAP_MESSAGE_REPLY\t\t= 0x02,\n\tNVME_AUTH_DHCHAP_MESSAGE_SUCCESS1\t= 0x03,\n\tNVME_AUTH_DHCHAP_MESSAGE_SUCCESS2\t= 0x04,\n\tNVME_AUTH_DHCHAP_MESSAGE_FAILURE2\t= 0xf0,\n\tNVME_AUTH_DHCHAP_MESSAGE_FAILURE1\t= 0xf1,\n};\n\nstruct nvmf_auth_dhchap_protocol_descriptor {\n\t__u8\t\tauthid;\n\t__u8\t\trsvd;\n\t__u8\t\thalen;\n\t__u8\t\tdhlen;\n\t__u8\t\tidlist[60];\n};\n\nenum {\n\tNVME_AUTH_DHCHAP_AUTH_ID\t= 0x01,\n};\n\n \nenum {\n\tNVME_AUTH_HASH_SHA256\t= 0x01,\n\tNVME_AUTH_HASH_SHA384\t= 0x02,\n\tNVME_AUTH_HASH_SHA512\t= 0x03,\n\tNVME_AUTH_HASH_INVALID\t= 0xff,\n};\n\n \nenum {\n\tNVME_AUTH_DHGROUP_NULL\t\t= 0x00,\n\tNVME_AUTH_DHGROUP_2048\t\t= 0x01,\n\tNVME_AUTH_DHGROUP_3072\t\t= 0x02,\n\tNVME_AUTH_DHGROUP_4096\t\t= 0x03,\n\tNVME_AUTH_DHGROUP_6144\t\t= 0x04,\n\tNVME_AUTH_DHGROUP_8192\t\t= 0x05,\n\tNVME_AUTH_DHGROUP_INVALID\t= 0xff,\n};\n\nunion nvmf_auth_protocol {\n\tstruct nvmf_auth_dhchap_protocol_descriptor dhchap;\n};\n\nstruct nvmf_auth_dhchap_negotiate_data {\n\t__u8\t\tauth_type;\n\t__u8\t\tauth_id;\n\t__le16\t\trsvd;\n\t__le16\t\tt_id;\n\t__u8\t\tsc_c;\n\t__u8\t\tnapd;\n\tunion nvmf_auth_protocol auth_protocol[];\n};\n\nstruct nvmf_auth_dhchap_challenge_data {\n\t__u8\t\tauth_type;\n\t__u8\t\tauth_id;\n\t__u16\t\trsvd1;\n\t__le16\t\tt_id;\n\t__u8\t\thl;\n\t__u8\t\trsvd2;\n\t__u8\t\thashid;\n\t__u8\t\tdhgid;\n\t__le16\t\tdhvlen;\n\t__le32\t\tseqnum;\n\t \n\t__u8\t\tcval[];\n\t \n};\n\nstruct nvmf_auth_dhchap_reply_data {\n\t__u8\t\tauth_type;\n\t__u8\t\tauth_id;\n\t__le16\t\trsvd1;\n\t__le16\t\tt_id;\n\t__u8\t\thl;\n\t__u8\t\trsvd2;\n\t__u8\t\tcvalid;\n\t__u8\t\trsvd3;\n\t__le16\t\tdhvlen;\n\t__le32\t\tseqnum;\n\t \n\t__u8\t\trval[];\n\t \n\t \n};\n\nenum {\n\tNVME_AUTH_DHCHAP_RESPONSE_VALID\t= (1 << 0),\n};\n\nstruct nvmf_auth_dhchap_success1_data {\n\t__u8\t\tauth_type;\n\t__u8\t\tauth_id;\n\t__le16\t\trsvd1;\n\t__le16\t\tt_id;\n\t__u8\t\thl;\n\t__u8\t\trsvd2;\n\t__u8\t\trvalid;\n\t__u8\t\trsvd3[7];\n\t \n\t__u8\t\trval[];\n};\n\nstruct nvmf_auth_dhchap_success2_data {\n\t__u8\t\tauth_type;\n\t__u8\t\tauth_id;\n\t__le16\t\trsvd1;\n\t__le16\t\tt_id;\n\t__u8\t\trsvd2[10];\n};\n\nstruct nvmf_auth_dhchap_failure_data {\n\t__u8\t\tauth_type;\n\t__u8\t\tauth_id;\n\t__le16\t\trsvd1;\n\t__le16\t\tt_id;\n\t__u8\t\trescode;\n\t__u8\t\trescode_exp;\n};\n\nenum {\n\tNVME_AUTH_DHCHAP_FAILURE_REASON_FAILED\t= 0x01,\n};\n\nenum {\n\tNVME_AUTH_DHCHAP_FAILURE_FAILED\t\t\t= 0x01,\n\tNVME_AUTH_DHCHAP_FAILURE_NOT_USABLE\t\t= 0x02,\n\tNVME_AUTH_DHCHAP_FAILURE_CONCAT_MISMATCH\t= 0x03,\n\tNVME_AUTH_DHCHAP_FAILURE_HASH_UNUSABLE\t\t= 0x04,\n\tNVME_AUTH_DHCHAP_FAILURE_DHGROUP_UNUSABLE\t= 0x05,\n\tNVME_AUTH_DHCHAP_FAILURE_INCORRECT_PAYLOAD\t= 0x06,\n\tNVME_AUTH_DHCHAP_FAILURE_INCORRECT_MESSAGE\t= 0x07,\n};\n\n\nstruct nvme_dbbuf {\n\t__u8\t\t\topcode;\n\t__u8\t\t\tflags;\n\t__u16\t\t\tcommand_id;\n\t__u32\t\t\trsvd1[5];\n\t__le64\t\t\tprp1;\n\t__le64\t\t\tprp2;\n\t__u32\t\t\trsvd12[6];\n};\n\nstruct streams_directive_params {\n\t__le16\tmsl;\n\t__le16\tnssa;\n\t__le16\tnsso;\n\t__u8\trsvd[10];\n\t__le32\tsws;\n\t__le16\tsgs;\n\t__le16\tnsa;\n\t__le16\tnso;\n\t__u8\trsvd2[6];\n};\n\nstruct nvme_command {\n\tunion {\n\t\tstruct nvme_common_command common;\n\t\tstruct nvme_rw_command rw;\n\t\tstruct nvme_identify identify;\n\t\tstruct nvme_features features;\n\t\tstruct nvme_create_cq create_cq;\n\t\tstruct nvme_create_sq create_sq;\n\t\tstruct nvme_delete_queue delete_queue;\n\t\tstruct nvme_download_firmware dlfw;\n\t\tstruct nvme_format_cmd format;\n\t\tstruct nvme_dsm_cmd dsm;\n\t\tstruct nvme_write_zeroes_cmd write_zeroes;\n\t\tstruct nvme_zone_mgmt_send_cmd zms;\n\t\tstruct nvme_zone_mgmt_recv_cmd zmr;\n\t\tstruct nvme_abort_cmd abort;\n\t\tstruct nvme_get_log_page_command get_log_page;\n\t\tstruct nvmf_common_command fabrics;\n\t\tstruct nvmf_connect_command connect;\n\t\tstruct nvmf_property_set_command prop_set;\n\t\tstruct nvmf_property_get_command prop_get;\n\t\tstruct nvmf_auth_common_command auth_common;\n\t\tstruct nvmf_auth_send_command auth_send;\n\t\tstruct nvmf_auth_receive_command auth_receive;\n\t\tstruct nvme_dbbuf dbbuf;\n\t\tstruct nvme_directive_cmd directive;\n\t};\n};\n\nstatic inline bool nvme_is_fabrics(struct nvme_command *cmd)\n{\n\treturn cmd->common.opcode == nvme_fabrics_command;\n}\n\nstruct nvme_error_slot {\n\t__le64\t\terror_count;\n\t__le16\t\tsqid;\n\t__le16\t\tcmdid;\n\t__le16\t\tstatus_field;\n\t__le16\t\tparam_error_location;\n\t__le64\t\tlba;\n\t__le32\t\tnsid;\n\t__u8\t\tvs;\n\t__u8\t\tresv[3];\n\t__le64\t\tcs;\n\t__u8\t\tresv2[24];\n};\n\nstatic inline bool nvme_is_write(struct nvme_command *cmd)\n{\n\t \n\tif (unlikely(nvme_is_fabrics(cmd)))\n\t\treturn cmd->fabrics.fctype & 1;\n\treturn cmd->common.opcode & 1;\n}\n\nenum {\n\t \n\tNVME_SC_SUCCESS\t\t\t= 0x0,\n\tNVME_SC_INVALID_OPCODE\t\t= 0x1,\n\tNVME_SC_INVALID_FIELD\t\t= 0x2,\n\tNVME_SC_CMDID_CONFLICT\t\t= 0x3,\n\tNVME_SC_DATA_XFER_ERROR\t\t= 0x4,\n\tNVME_SC_POWER_LOSS\t\t= 0x5,\n\tNVME_SC_INTERNAL\t\t= 0x6,\n\tNVME_SC_ABORT_REQ\t\t= 0x7,\n\tNVME_SC_ABORT_QUEUE\t\t= 0x8,\n\tNVME_SC_FUSED_FAIL\t\t= 0x9,\n\tNVME_SC_FUSED_MISSING\t\t= 0xa,\n\tNVME_SC_INVALID_NS\t\t= 0xb,\n\tNVME_SC_CMD_SEQ_ERROR\t\t= 0xc,\n\tNVME_SC_SGL_INVALID_LAST\t= 0xd,\n\tNVME_SC_SGL_INVALID_COUNT\t= 0xe,\n\tNVME_SC_SGL_INVALID_DATA\t= 0xf,\n\tNVME_SC_SGL_INVALID_METADATA\t= 0x10,\n\tNVME_SC_SGL_INVALID_TYPE\t= 0x11,\n\tNVME_SC_CMB_INVALID_USE\t\t= 0x12,\n\tNVME_SC_PRP_INVALID_OFFSET\t= 0x13,\n\tNVME_SC_ATOMIC_WU_EXCEEDED\t= 0x14,\n\tNVME_SC_OP_DENIED\t\t= 0x15,\n\tNVME_SC_SGL_INVALID_OFFSET\t= 0x16,\n\tNVME_SC_RESERVED\t\t= 0x17,\n\tNVME_SC_HOST_ID_INCONSIST\t= 0x18,\n\tNVME_SC_KA_TIMEOUT_EXPIRED\t= 0x19,\n\tNVME_SC_KA_TIMEOUT_INVALID\t= 0x1A,\n\tNVME_SC_ABORTED_PREEMPT_ABORT\t= 0x1B,\n\tNVME_SC_SANITIZE_FAILED\t\t= 0x1C,\n\tNVME_SC_SANITIZE_IN_PROGRESS\t= 0x1D,\n\tNVME_SC_SGL_INVALID_GRANULARITY\t= 0x1E,\n\tNVME_SC_CMD_NOT_SUP_CMB_QUEUE\t= 0x1F,\n\tNVME_SC_NS_WRITE_PROTECTED\t= 0x20,\n\tNVME_SC_CMD_INTERRUPTED\t\t= 0x21,\n\tNVME_SC_TRANSIENT_TR_ERR\t= 0x22,\n\tNVME_SC_ADMIN_COMMAND_MEDIA_NOT_READY = 0x24,\n\tNVME_SC_INVALID_IO_CMD_SET\t= 0x2C,\n\n\tNVME_SC_LBA_RANGE\t\t= 0x80,\n\tNVME_SC_CAP_EXCEEDED\t\t= 0x81,\n\tNVME_SC_NS_NOT_READY\t\t= 0x82,\n\tNVME_SC_RESERVATION_CONFLICT\t= 0x83,\n\tNVME_SC_FORMAT_IN_PROGRESS\t= 0x84,\n\n\t \n\tNVME_SC_CQ_INVALID\t\t= 0x100,\n\tNVME_SC_QID_INVALID\t\t= 0x101,\n\tNVME_SC_QUEUE_SIZE\t\t= 0x102,\n\tNVME_SC_ABORT_LIMIT\t\t= 0x103,\n\tNVME_SC_ABORT_MISSING\t\t= 0x104,\n\tNVME_SC_ASYNC_LIMIT\t\t= 0x105,\n\tNVME_SC_FIRMWARE_SLOT\t\t= 0x106,\n\tNVME_SC_FIRMWARE_IMAGE\t\t= 0x107,\n\tNVME_SC_INVALID_VECTOR\t\t= 0x108,\n\tNVME_SC_INVALID_LOG_PAGE\t= 0x109,\n\tNVME_SC_INVALID_FORMAT\t\t= 0x10a,\n\tNVME_SC_FW_NEEDS_CONV_RESET\t= 0x10b,\n\tNVME_SC_INVALID_QUEUE\t\t= 0x10c,\n\tNVME_SC_FEATURE_NOT_SAVEABLE\t= 0x10d,\n\tNVME_SC_FEATURE_NOT_CHANGEABLE\t= 0x10e,\n\tNVME_SC_FEATURE_NOT_PER_NS\t= 0x10f,\n\tNVME_SC_FW_NEEDS_SUBSYS_RESET\t= 0x110,\n\tNVME_SC_FW_NEEDS_RESET\t\t= 0x111,\n\tNVME_SC_FW_NEEDS_MAX_TIME\t= 0x112,\n\tNVME_SC_FW_ACTIVATE_PROHIBITED\t= 0x113,\n\tNVME_SC_OVERLAPPING_RANGE\t= 0x114,\n\tNVME_SC_NS_INSUFFICIENT_CAP\t= 0x115,\n\tNVME_SC_NS_ID_UNAVAILABLE\t= 0x116,\n\tNVME_SC_NS_ALREADY_ATTACHED\t= 0x118,\n\tNVME_SC_NS_IS_PRIVATE\t\t= 0x119,\n\tNVME_SC_NS_NOT_ATTACHED\t\t= 0x11a,\n\tNVME_SC_THIN_PROV_NOT_SUPP\t= 0x11b,\n\tNVME_SC_CTRL_LIST_INVALID\t= 0x11c,\n\tNVME_SC_SELT_TEST_IN_PROGRESS\t= 0x11d,\n\tNVME_SC_BP_WRITE_PROHIBITED\t= 0x11e,\n\tNVME_SC_CTRL_ID_INVALID\t\t= 0x11f,\n\tNVME_SC_SEC_CTRL_STATE_INVALID\t= 0x120,\n\tNVME_SC_CTRL_RES_NUM_INVALID\t= 0x121,\n\tNVME_SC_RES_ID_INVALID\t\t= 0x122,\n\tNVME_SC_PMR_SAN_PROHIBITED\t= 0x123,\n\tNVME_SC_ANA_GROUP_ID_INVALID\t= 0x124,\n\tNVME_SC_ANA_ATTACH_FAILED\t= 0x125,\n\n\t \n\tNVME_SC_BAD_ATTRIBUTES\t\t= 0x180,\n\tNVME_SC_INVALID_PI\t\t= 0x181,\n\tNVME_SC_READ_ONLY\t\t= 0x182,\n\tNVME_SC_ONCS_NOT_SUPPORTED\t= 0x183,\n\n\t \n\tNVME_SC_CONNECT_FORMAT\t\t= 0x180,\n\tNVME_SC_CONNECT_CTRL_BUSY\t= 0x181,\n\tNVME_SC_CONNECT_INVALID_PARAM\t= 0x182,\n\tNVME_SC_CONNECT_RESTART_DISC\t= 0x183,\n\tNVME_SC_CONNECT_INVALID_HOST\t= 0x184,\n\n\tNVME_SC_DISCOVERY_RESTART\t= 0x190,\n\tNVME_SC_AUTH_REQUIRED\t\t= 0x191,\n\n\t \n\tNVME_SC_ZONE_BOUNDARY_ERROR\t= 0x1b8,\n\tNVME_SC_ZONE_FULL\t\t= 0x1b9,\n\tNVME_SC_ZONE_READ_ONLY\t\t= 0x1ba,\n\tNVME_SC_ZONE_OFFLINE\t\t= 0x1bb,\n\tNVME_SC_ZONE_INVALID_WRITE\t= 0x1bc,\n\tNVME_SC_ZONE_TOO_MANY_ACTIVE\t= 0x1bd,\n\tNVME_SC_ZONE_TOO_MANY_OPEN\t= 0x1be,\n\tNVME_SC_ZONE_INVALID_TRANSITION\t= 0x1bf,\n\n\t \n\tNVME_SC_WRITE_FAULT\t\t= 0x280,\n\tNVME_SC_READ_ERROR\t\t= 0x281,\n\tNVME_SC_GUARD_CHECK\t\t= 0x282,\n\tNVME_SC_APPTAG_CHECK\t\t= 0x283,\n\tNVME_SC_REFTAG_CHECK\t\t= 0x284,\n\tNVME_SC_COMPARE_FAILED\t\t= 0x285,\n\tNVME_SC_ACCESS_DENIED\t\t= 0x286,\n\tNVME_SC_UNWRITTEN_BLOCK\t\t= 0x287,\n\n\t \n\tNVME_SC_INTERNAL_PATH_ERROR\t= 0x300,\n\tNVME_SC_ANA_PERSISTENT_LOSS\t= 0x301,\n\tNVME_SC_ANA_INACCESSIBLE\t= 0x302,\n\tNVME_SC_ANA_TRANSITION\t\t= 0x303,\n\tNVME_SC_CTRL_PATH_ERROR\t\t= 0x360,\n\tNVME_SC_HOST_PATH_ERROR\t\t= 0x370,\n\tNVME_SC_HOST_ABORTED_CMD\t= 0x371,\n\n\tNVME_SC_CRD\t\t\t= 0x1800,\n\tNVME_SC_MORE\t\t\t= 0x2000,\n\tNVME_SC_DNR\t\t\t= 0x4000,\n};\n\nstruct nvme_completion {\n\t \n\tunion nvme_result {\n\t\t__le16\tu16;\n\t\t__le32\tu32;\n\t\t__le64\tu64;\n\t} result;\n\t__le16\tsq_head;\t \n\t__le16\tsq_id;\t\t \n\t__u16\tcommand_id;\t \n\t__le16\tstatus;\t\t \n};\n\n#define NVME_VS(major, minor, tertiary) \\\n\t(((major) << 16) | ((minor) << 8) | (tertiary))\n\n#define NVME_MAJOR(ver)\t\t((ver) >> 16)\n#define NVME_MINOR(ver)\t\t(((ver) >> 8) & 0xff)\n#define NVME_TERTIARY(ver)\t((ver) & 0xff)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}