{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 16:53:51 2019 " "Info: Processing started: Sat Dec 14 16:53:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off whowins -c whowins --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off whowins -c whowins --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "R b0 13.148 ns Longest " "Info: Longest tpd from source pin \"R\" to destination pin \"b0\" is 13.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns R 1 PIN PIN_40 3 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_40; Fanout = 3; PIN Node = 'R'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/NewWhoWins/whowins.bdf" { { 8 72 88 176 "R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.454 ns) 6.759 ns inst17~0 2 COMB LC_X15_Y13_N6 1 " "Info: 2: + IC(5.170 ns) + CELL(0.454 ns) = 6.759 ns; Loc. = LC_X15_Y13_N6; Fanout = 1; COMB Node = 'inst17~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { R inst17~0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/NewWhoWins/whowins.bdf" { { 632 952 1056 744 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.454 ns) 7.558 ns inst17~2 3 COMB LC_X15_Y13_N2 1 " "Info: 3: + IC(0.345 ns) + CELL(0.454 ns) = 7.558 ns; Loc. = LC_X15_Y13_N2; Fanout = 1; COMB Node = 'inst17~2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { inst17~0 inst17~2 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/NewWhoWins/whowins.bdf" { { 632 952 1056 744 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.340 ns) 9.609 ns inst17~3 4 COMB LC_X5_Y12_N2 1 " "Info: 4: + IC(1.711 ns) + CELL(0.340 ns) = 9.609 ns; Loc. = LC_X5_Y12_N2; Fanout = 1; COMB Node = 'inst17~3'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { inst17~2 inst17~3 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/NewWhoWins/whowins.bdf" { { 632 952 1056 744 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(1.634 ns) 13.148 ns b0 5 PIN PIN_22 0 " "Info: 5: + IC(1.905 ns) + CELL(1.634 ns) = 13.148 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'b0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.539 ns" { inst17~3 b0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/NewWhoWins/whowins.bdf" { { 696 1080 1256 712 "b0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.017 ns ( 30.55 % ) " "Info: Total cell delay = 4.017 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.131 ns ( 69.45 % ) " "Info: Total interconnect delay = 9.131 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.148 ns" { R inst17~0 inst17~2 inst17~3 b0 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "13.148 ns" { R {} R~out0 {} inst17~0 {} inst17~2 {} inst17~3 {} b0 {} } { 0.000ns 0.000ns 5.170ns 0.345ns 1.711ns 1.905ns } { 0.000ns 1.135ns 0.454ns 0.454ns 0.340ns 1.634ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 16:53:52 2019 " "Info: Processing ended: Sat Dec 14 16:53:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
