strict digraph "" {
	node [label="\N"];
	"1585:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f204c598a50>",
		fillcolor=firebrick,
		label="1585:NS
ZeroLeft <= TotalZeros_comb;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f204c598a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1579:AL"	 [def_var="['ZeroLeft']",
		label="Leaf_1579:AL"];
	"1585:NS" -> "Leaf_1579:AL"	 [cond="[]",
		lineno=None];
	"1580:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f204c7498d0>",
		fillcolor=springgreen,
		label="1580:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1581:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f204c7370d0>",
		fillcolor=firebrick,
		label="1581:NS
ZeroLeft <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f204c7370d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1580:IF" -> "1581:NS"	 [cond="['rst_n']",
		label="(!rst_n)",
		lineno=1580];
	"1582:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f204c749950>",
		fillcolor=springgreen,
		label="1582:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1580:IF" -> "1582:IF"	 [cond="['rst_n']",
		label="!((!rst_n))",
		lineno=1580];
	"1586:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f204c749ad0>",
		fillcolor=springgreen,
		label="1586:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1587:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f204c749b50>",
		fillcolor=firebrick,
		label="1587:NS
ZeroLeft <= ZeroLeft - run;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f204c749b50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1586:IF" -> "1587:NS"	 [cond="['ena', 'sel']",
		label="(ena && sel)",
		lineno=1586];
	"1584:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f204c749a90>",
		fillcolor=springgreen,
		label="1584:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1584:IF" -> "1585:NS"	 [cond="['ena', 'ZeroLeft_init']",
		label="(ena && ZeroLeft_init)",
		lineno=1584];
	"1584:IF" -> "1586:IF"	 [cond="['ena', 'ZeroLeft_init']",
		label="!((ena && ZeroLeft_init))",
		lineno=1584];
	"1579:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f204c737290>",
		clk_sens=True,
		fillcolor=gold,
		label="1579:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'sel', 'run', 'ena', 'TotalZeros_comb', 'ZeroLeft_init', 'ZeroLeft', 'clr']"];
	"1579:AL" -> "1580:IF"	 [cond="[]",
		lineno=None];
	"1587:NS" -> "Leaf_1579:AL"	 [cond="[]",
		lineno=None];
	"1581:NS" -> "Leaf_1579:AL"	 [cond="[]",
		lineno=None];
	"1582:IF" -> "1584:IF"	 [cond="['ena', 'clr']",
		label="!((ena && clr))",
		lineno=1582];
	"1583:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f204c749ed0>",
		fillcolor=firebrick,
		label="1583:NS
ZeroLeft <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f204c749ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1582:IF" -> "1583:NS"	 [cond="['ena', 'clr']",
		label="(ena && clr)",
		lineno=1582];
	"1583:NS" -> "Leaf_1579:AL"	 [cond="[]",
		lineno=None];
}
