{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "7193@ee-lic01.ee.ic.uk " "Can't contact license server \"7193@ee-lic01.ee.ic.uk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1707857526169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707857526173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707857526175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 20:52:06 2024 " "Processing started: Tue Feb 13 20:52:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707857526175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857526175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857526175 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.sip " "Tcl Script File pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE pll.sip " "set_global_assignment -name SIP_FILE pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1707857526499 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1707857526499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707857528392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707857528392 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707857537074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:20 Progress: Loading DE1-SoC_sdram/system.qsys " "2024.02.13.20:52:20 Progress: Loading DE1-SoC_sdram/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857540614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:21 Progress: Reading input file " "2024.02.13.20:52:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857541750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:21 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.02.13.20:52:21 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857541850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Parameterizing module clk_0 " "2024.02.13.20:52:22 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.02.13.20:52:22 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Parameterizing module cpu " "2024.02.13.20:52:22 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.02.13.20:52:22 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Parameterizing module jtag_uart " "2024.02.13.20:52:22 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2024.02.13.20:52:22 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Parameterizing module led_pio " "2024.02.13.20:52:22 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2024.02.13.20:52:22 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Parameterizing module sdram " "2024.02.13.20:52:22 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:22 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2024.02.13.20:52:22 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857542989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:23 Progress: Parameterizing module sys_clk_timer " "2024.02.13.20:52:23 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857543050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:23 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2024.02.13.20:52:23 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857543051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:23 Progress: Parameterizing module sysid " "2024.02.13.20:52:23 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857543419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:23 Progress: Building connections " "2024.02.13.20:52:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857543419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:23 Progress: Parameterizing connections " "2024.02.13.20:52:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857543465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:23 Progress: Validating " "2024.02.13.20:52:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857543468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.13.20:52:25 Progress: Done reading input file " "2024.02.13.20:52:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857545067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857547823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857547824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857547824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sysid: Time stamp will be automatically updated when this component is generated. " "System.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857547824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857548578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857559964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857559974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0002_jtag_uart_gen/ --quartus_dir=D:/imperial_college/dsd/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0002_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0002_jtag_uart_gen/ --quartus_dir=D:/imperial_college/dsd/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0002_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857559975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'system_led_pio' " "Led_pio: Starting RTL generation for module 'system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led_pio --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0003_led_pio_gen/ --quartus_dir=D:/imperial_college/dsd/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0003_led_pio_gen//system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led_pio --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0003_led_pio_gen/ --quartus_dir=D:/imperial_college/dsd/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0003_led_pio_gen//system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'system_led_pio' " "Led_pio: Done RTL generation for module 'system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'system_sdram' " "Sdram: Starting RTL generation for module 'system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0004_sdram_gen/ --quartus_dir=D:/imperial_college/dsd/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0004_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0004_sdram_gen/ --quartus_dir=D:/imperial_college/dsd/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0004_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'system_sdram' " "Sdram: Done RTL generation for module 'system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'system_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_clk_timer --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0005_sys_clk_timer_gen/ --quartus_dir=D:/imperial_college/dsd/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0005_sys_clk_timer_gen//system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_clk_timer --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0005_sys_clk_timer_gen/ --quartus_dir=D:/imperial_college/dsd/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0005_sys_clk_timer_gen//system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857560771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'system_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857561045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"system\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"system\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857561053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857561062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857573316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857574369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857575555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857576540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857577653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857578632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857585574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857585579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857585586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857585600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu_cpu --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0009_cpu_gen/ --quartus_bindir=D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0009_cpu_gen//system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/imperial_college/dsd/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu_cpu --dir=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0009_cpu_gen/ --quartus_bindir=D:/Imperial_College/DSD/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/25010/AppData/Local/Temp/alt9766_2035584361135394921.dir/0009_cpu_gen//system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857585600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:06 (*) Starting Nios II generation " "Cpu: # 2024.02.13 20:53:06 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:06 (*)   Checking for plaintext license. " "Cpu: # 2024.02.13 20:53:06 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:07 (*)   Plaintext license not found. " "Cpu: # 2024.02.13 20:53:07 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:07 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.02.13 20:53:07 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.02.13 20:53:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:07 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.02.13 20:53:07 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:07 (*)   Creating all objects for CPU " "Cpu: # 2024.02.13 20:53:07 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:07 (*)     Testbench " "Cpu: # 2024.02.13 20:53:07 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:08 (*)     Instruction decoding " "Cpu: # 2024.02.13 20:53:08 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:08 (*)       Instruction fields " "Cpu: # 2024.02.13 20:53:08 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:08 (*)       Instruction decodes " "Cpu: # 2024.02.13 20:53:08 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:08 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.02.13 20:53:08 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:08 (*)       Instruction controls " "Cpu: # 2024.02.13 20:53:08 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:08 (*)     Pipeline frontend " "Cpu: # 2024.02.13 20:53:08 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:08 (*)     Pipeline backend " "Cpu: # 2024.02.13 20:53:08 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:10 (*)   Generating RTL from CPU objects " "Cpu: # 2024.02.13 20:53:10 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:11 (*)   Creating encrypted RTL " "Cpu: # 2024.02.13 20:53:11 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.13 20:53:12 (*) Done Nios II generation " "Cpu: # 2024.02.13 20:53:12 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_cpu_cpu' " "Cpu: Done RTL generation for module 'system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857592561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857594497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857596386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857596390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857596395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 36 modules, 63 files " "System: Done \"system\" with 36 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857596396 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707857597536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_005" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598933 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_mm_interconnect_0_rsp_demux_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_mm_interconnect_0_cmd_mux_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857598991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857598991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599098 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599098 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599098 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599098 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599222 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_007_default_decode " "Found entity 1: system_mm_interconnect_0_router_007_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599243 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_007 " "Found entity 2: system_mm_interconnect_0_router_007" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599255 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599267 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599278 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707857599293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599298 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sysid " "Found entity 1: system_sysid" {  } { { "system/synthesis/submodules/system_sysid.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sys_clk_timer " "Found entity 1: system_sys_clk_timer" {  } { { "system/synthesis/submodules/system_sys_clk_timer.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_input_efifo_module " "Found entity 1: system_sdram_input_efifo_module" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599419 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram " "Found entity 2: system_sdram" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_led_pio " "Found entity 1: system_led_pio" {  } { { "system/synthesis/submodules/system_led_pio.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_sim_scfifo_w " "Found entity 1: system_jtag_uart_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599462 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_scfifo_w " "Found entity 2: system_jtag_uart_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599462 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_sim_scfifo_r " "Found entity 3: system_jtag_uart_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599462 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_scfifo_r " "Found entity 4: system_jtag_uart_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599462 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart " "Found entity 5: system_jtag_uart" {  } { { "system/synthesis/submodules/system_jtag_uart.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu " "Found entity 1: system_cpu" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857599481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857599481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_ic_data_module " "Found entity 1: system_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_cpu_cpu_ic_tag_module " "Found entity 2: system_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_cpu_cpu_bht_module " "Found entity 3: system_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_cpu_cpu_register_bank_a_module " "Found entity 4: system_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_cpu_cpu_register_bank_b_module " "Found entity 5: system_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_cpu_cpu_dc_tag_module " "Found entity 6: system_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_cpu_cpu_dc_data_module " "Found entity 7: system_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_cpu_cpu_dc_victim_module " "Found entity 8: system_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_cpu_cpu_nios2_oci_debug " "Found entity 9: system_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_cpu_cpu_nios2_oci_break " "Found entity 10: system_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_cpu_cpu_nios2_oci_pib " "Found entity 20: system_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_cpu_cpu_nios2_oci_im " "Found entity 21: system_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_cpu_cpu_nios2_ocimem " "Found entity 25: system_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_cpu_cpu_nios2_oci " "Found entity 26: system_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_cpu_cpu " "Found entity 27: system_cpu_cpu" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_tck " "Found entity 1: system_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_mult_cell " "Found entity 1: system_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_cpu_cpu_mult_cell.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_test_bench " "Found entity 1: system_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_cpu_cpu_test_bench.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707857600414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600414 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_avalon_sc_fifo.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600420 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_avalon_st_pipeline_base.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600426 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600433 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_default_burst_converter.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600441 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_incr_burst_converter.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600463 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_address_alignment.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600469 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_arbitrator.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600474 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_adapter.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600490 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600514 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600537 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600551 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_master_agent.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600568 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_master_translator.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600586 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_reorder_memory.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600604 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_slave_agent.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600617 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_slave_translator.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600636 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_traffic_limiter.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600654 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_width_adapter.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600677 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_reset_controller.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_reset_controller.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600696 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_reset_synchronizer.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600703 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_wrap_burst_converter.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600720 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600787 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_mult_cell.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_mult_cell.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_mult_cell.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_cpu_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600798 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_test_bench.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_test_bench.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600813 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_irq_mapper.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_irq_mapper.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600817 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_jtag_uart.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_jtag_uart.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_jtag_uart.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600831 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_led_pio.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_led_pio.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_led_pio.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_led_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_led_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_led_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600838 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600860 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600866 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600871 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600876 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600880 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600886 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600890 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600895 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600908 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600923 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600929 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600943 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600948 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600952 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600966 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857600977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857600978 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_sdram.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sdram.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_sdram.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857601022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857601023 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_sys_clk_timer.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sys_clk_timer.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_sys_clk_timer.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sys_clk_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857601030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sys_clk_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_sys_clk_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857601031 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "system_sysid system_sysid.v(34) " "Verilog HDL error at system_sysid.v(34): module \"system_sysid\" cannot be declared more than once" {  } { { "db/ip/system/submodules/system_sysid.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/db/ip/system/submodules/system_sysid.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1707857601045 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "system_sysid system_sysid.v(34) " "HDL info at system_sysid.v(34): see declaration for object \"system_sysid\"" {  } { { "system/synthesis/submodules/system_sysid.v" "" { Text "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/submodules/system_sysid.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707857601046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sysid.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/submodules/system_sysid.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857601046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/system.v D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/system.v " "File \"d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/system.v\" is a duplicate of already analyzed file \"D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/system/synthesis/system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707857601057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/system/system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857601057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/hello_world.map.smsg " "Generated suppressed messages file D:/Imperial_College/DSD/DSD_task5/DSD/DE1-SoC_sdram/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857601210 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707857601548 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 13 20:53:21 2024 " "Processing ended: Tue Feb 13 20:53:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707857601548 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707857601548 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707857601548 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857601548 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707857602165 ""}
