/* hud_display_large -- L3 assembly (SH-2 mnemonics)
 * Translation unit: 0x0603CD5C - 0x0603D2CC
 * Auto-generated by tools/generate_l3_tu.py
 *
 * Large HUD display register configuration.
 *
 * Configures VDP2 scroll plane registers for the full-size HUD display
 * (used during racing). Takes a 16-byte register block at sym_060A4D18
 * (8 x 16-bit VDP2 config words at offsets 0-14) and systematically
 * clears/sets individual bit fields in each word via repeated calls to
 * the channel_commit helper (sym_06034F78).
 *
 * Register block layout (offsets from r4 = sym_060A4D18):
 *   @(0,r4)  = reg[0]: character control (CHCTLA-style)
 *   @(2,r4)  = reg[1]: pattern name data
 *   @(4,r4)  = reg[2]: supplementary char / plane size
 *   @(6,r4)  = reg[3]: map offset
 *   @(8,r4)  = reg[4]: scroll position config
 *   @(10,r4) = reg[5]: scroll position extended
 *   @(12,r4) = reg[6]: priority / special function
 *   @(14,r4) = reg[7]: color calculation ratio
 *
 * Persistent registers:
 *   r4  = register block base (sym_060A4D18)
 *   r5  = config byte pointer (sym_060A4D58)
 *   r6  = channel ID (0x1)
 *   r7  = 0xFFDF (bit 5 clear mask, loaded once)
 *   r10 = 0xFFFB (bit 2 clear, loaded mid-function)
 *   r11 = 0x0FFF initially, then 0xFFFE (bit 0 clear)
 *   r12 = 0xFF0F initially, then 0xFFFD (bit 1 clear)
 *   r13 = 0xFFF0 initially, then 0xFFF7 (bit 3 clear via add #0x7)
 *   r14 = 0xFFEF (bit 4 clear)
 */

    .section .text.FUN_0603CD5C


    .global hud_display_large
    .type hud_display_large, @function
hud_display_large:
    mov.l r14, @-r15
    mov #0x1, r6                         ! r6 = channel ID 1
    mov.l r13, @-r15
    mov r6, r0
    mov.l r12, @-r15
    mov.l r11, @-r15
    mov.l r10, @-r15
    sts.l pr, @-r15
    mov.w   DAT_0603ce8e, r11            ! r11 = 0x0FFF (bits 0-11 mask)
    mov.l   .L_config_byte_ptr, r5       ! r5 → config byte (sym_060A4D58)
    mov.l   .L_vdp2_reg_block, r4        ! r4 → register block (sym_060A4D18)
    mov.l   .L_fn_channel_commit_a, r3   ! r3 → channel_commit
    mov r5, r2
    jsr @r3                              ! channel_commit(ch=1, src=config, dst=regs)
    mov r6, r1
    mov r6, r0                          ! === reg[0]: character control ===
    mov.w @r4, r2                        ! read reg[0]
    mov.w   DAT_0603ce90, r3             ! r3 = 0x3000
    extu.w r2, r2
    and r11, r2                          ! clear bits 12-15
    or r3, r2                            ! set bits 12-13 (0x3000)
    mov.w r2, @r4                        ! write reg[0]
    mov r5, r2
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0                  ! === reg[6]: priority ===
    mov.l   .L_mask_clear_bit6_a, r3     ! 0xFFBF
    mov r0, r2
    extu.w r2, r2
    and r3, r2                           ! clear bit 6
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov.l   .L_mask_clear_bit5, r7
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov r5, r2                           ! === reg[0]: set bit 5 ===
    mov.w @r4, r0
    extu.w r0, r0
    and r7, r0                           ! clear bit 5 (0xFFDF)
    or #0x20, r0                         ! set bit 5
    mov.w r0, @r4
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    mov.l   .L_mask_clear_bit4_a, r14
    jsr @r3
    mov r6, r1
    mov.w @r4, r2                        ! === reg[0]: clear bit 4 ===
    mov r6, r0
    extu.w r2, r2
    and r14, r2                          ! clear bit 4 (0xFFEF)
    mov.w r2, @r4
    mov r5, r2
    mov.l   .L_fn_channel_commit_a, r3
    mov.l   .L_mask_clear_lo_nib, r13
    jsr @r3
    mov r6, r1
    mov.w @r4, r0                        ! === reg[0]: set low nibble ===
    mov r5, r2
    extu.w r0, r0
    and r13, r0                          ! clear bits 0-3 (0xFFF0)
    or #0x7, r0                          ! set bits 0-2 (value 7)
    mov.w r0, @r4
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov.w @(4, r4), r0                  ! === reg[2]: clear low nibble ===
    mov r0, r2
    extu.w r2, r2
    and r13, r2                          ! clear bits 0-3 (0xFFF0)
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(4, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    mov.l   .L_mask_clear_mid_nib, r12   ! r12 = 0xFF0F
    jsr @r3
    mov r6, r1
    mov.w @(4, r4), r0                  ! === reg[2]: clear mid nibble ===
    mov r0, r2
    extu.w r2, r2
    and r12, r2                          ! clear bits 4-7 (0xFF0F)
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(4, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov.w @(4, r4), r0                  ! === reg[2]: clear high nibble ===
    mov.l   .L_mask_clear_hi_nib_a, r3  ! 0xF0FF
    mov r0, r2
    extu.w r2, r2
    and r3, r2                           ! clear bits 8-11
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(4, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov.w @(4, r4), r0                  ! === reg[2]: clear bits 12-15 ===
    mov r0, r2
    extu.w r2, r2
    and r11, r2                          ! clear bits 12-15 (0x0FFF)
    extu.w r2, r0
    mov.w r0, @(4, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov.w @(6, r4), r0                  ! === reg[3]: clear low nibble ===
    mov r0, r2
    extu.w r2, r2
    and r13, r2                          ! clear bits 0-3 (0xFFF0)
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(6, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov.w @(6, r4), r0                  ! === reg[3]: clear mid nibble ===
    mov r0, r2
    extu.w r2, r2
    and r12, r2                          ! clear bits 4-7 (0xFF0F)
    extu.w r2, r0
    mov.w r0, @(6, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov.w @(4, r4), r0                  ! === reg[2]: clear low nibble (again) ===
    mov r0, r2
    extu.w r2, r2
    and r13, r2                          ! clear bits 0-3
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(4, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_a, r3
    jsr @r3
    mov r6, r1
    mov.w @(4, r4), r0
    mov r0, r2
    bra     .L_cfg_scroll_regs
    nop

    .global DAT_0603ce8e
DAT_0603ce8e:
    .2byte  0x0FFF                       ! bits 0-11 mask

    .global DAT_0603ce90
DAT_0603ce90:
    .2byte  0x3000                       ! bits 12-13 set value
    .2byte  0xFFFF                       ! alignment padding
.L_config_byte_ptr:
    .4byte  sym_060A4D58                 ! display config byte (bitmask)
.L_vdp2_reg_block:
    .4byte  sym_060A4D18                 ! VDP2 register block (16 bytes)
.L_fn_channel_commit_a:
    .4byte  sym_06034F78                 ! channel_commit function
.L_mask_clear_bit6_a:
    .4byte  0x0000FFBF                   ! ~(1<<6)
.L_mask_clear_bit5:
    .4byte  0x0000FFDF                   ! ~(1<<5)
.L_mask_clear_bit4_a:
    .4byte  0x0000FFEF                   ! ~(1<<4)
.L_mask_clear_lo_nib:
    .4byte  0x0000FFF0                   ! ~0x000F
.L_mask_clear_mid_nib:
    .4byte  0x0000FF0F                   ! ~0x00F0
.L_mask_clear_hi_nib_a:
    .4byte  0x0000F0FF                   ! ~0x0F00
.L_cfg_scroll_regs:                      ! === continued reg[2] + scroll config ===
    extu.w r2, r2
    and r12, r2                          ! clear bits 4-7 (0xFF0F)
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(4, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(4, r4), r0
    mov.l   .L_mask_clear_hi_nib_b, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(4, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(4, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r11, r2
    extu.w r2, r0
    mov.w r0, @(4, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(6, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r13, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(6, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(6, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r12, r2
    extu.w r2, r0
    mov.w r0, @(6, r4)
    mov r5, r2
    mov.l   .L_mask_clear_bit0, r11       ! r11 = 0xFFFE (reassigned)
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(8, r4), r0                  ! === reg[4]: scroll position ===
    mov r0, r2
    extu.w r2, r2
    and r11, r2
    extu.w r2, r0
    mov.w r0, @(8, r4)
    mov r5, r2
    mov.l   .L_mask_clear_bit1, r12       ! r12 = 0xFFFD (reassigned)
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(8, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r12, r2
    extu.w r2, r0
    mov.w r0, @(8, r4)
    mov r5, r2
    mov.l   .L_mask_clear_bit2, r10       ! r10 = 0xFFFB (reassigned)
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    add #0x7, r13                        ! r13: 0xFFF0 + 0x7 = 0xFFF7 (bit 3 clear)
    mov.w @(8, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r10, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(8, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(8, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r13, r2
    extu.w r2, r0
    mov.w r0, @(8, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(8, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r14, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(8, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(8, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r7, r2
    extu.w r2, r0
    mov.w r0, @(8, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(10, r4), r0                  ! === reg[5]: scroll position ext ===
    mov.l   .L_mask_clear_bits01, r3     ! 0xFFFC
    mov r0, r2
    extu.w r2, r2
    and r3, r2                           ! clear bits 0-1
    extu.w r2, r0
    mov.w r0, @(10, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(10, r4), r0
    mov.l   .L_mask_clear_bits23_a, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(10, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(10, r4), r0
    mov.l   .L_mask_clear_bits45_a, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(10, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(10, r4), r0
    mov.l   .L_mask_clear_bits67_a, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(10, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(10, r4), r0
    mov.l   .L_mask_clear_bits89_a, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(10, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_b, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov r0, r2
    extu.w r2, r2
    mov.w   DAT_0603d034, r3
    bra     .L_cfg_priority_regs
    nop

    .global DAT_0603d034
DAT_0603d034:
    .2byte  0x7FFF                       ! bit 15 clear mask
    .2byte  0xFFFF                       ! alignment padding
.L_fn_channel_commit_b:
    .4byte  sym_06034F78                 ! channel_commit function
.L_mask_clear_hi_nib_b:
    .4byte  0x0000F0FF                   ! ~0x0F00
.L_mask_clear_bit0:
    .4byte  0x0000FFFE                   ! ~(1<<0)
.L_mask_clear_bit1:
    .4byte  0x0000FFFD                   ! ~(1<<1)
.L_mask_clear_bit2:
    .4byte  0x0000FFFB                   ! ~(1<<2)
.L_mask_clear_bits01:
    .4byte  0x0000FFFC                   ! ~0x0003
.L_mask_clear_bits23_a:
    .4byte  0x0000FFF3                   ! ~0x000C
.L_mask_clear_bits45_a:
    .4byte  0x0000FFCF                   ! ~0x0030
.L_mask_clear_bits67_a:
    .4byte  0x0000FF3F                   ! ~0x00C0
.L_mask_clear_bits89_a:
    .4byte  0x0000FCFF                   ! ~0x0300
.L_cfg_priority_regs:                    ! === reg[6]: priority / special function ===
    and r3, r2                           ! clear bit 15 (0x7FFF)
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov.l   .L_mask_clear_bits12_14, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov.l   .L_mask_clear_bit10, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov.l   .L_mask_clear_bit9, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0                  ! === reg[6]: set bit 8 ===
    mov.l   .L_mask_clear_bit8_a, r3     ! 0xFEFF
    mov.w   DAT_0603d1c2, r1             ! r1 = 0x0100
    mov r0, r2
    extu.w r2, r2
    and r3, r2                           ! clear bit 8
    or r1, r2                            ! set bit 8 (0x0100)
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov.l   .L_mask_clear_bit6_b, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r7, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(12, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r14, r2
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r13, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(12, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r10, r2
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r12, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(12, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(12, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r11, r2
    extu.w r2, r0
    mov.w r0, @(12, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(14, r4), r0                  ! === reg[7]: color calc ratio ===
    mov.l   .L_mask_clear_bits01_b, r3   ! 0xFFFC
    mov r0, r2
    extu.w r2, r2
    and r3, r2                           ! clear bits 0-1
    extu.w r2, r0
    mov.w r0, @(14, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(14, r4), r0
    mov.l   .L_mask_clear_bits23_b, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(14, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(14, r4), r0
    mov.l   .L_mask_clear_bits45_b, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov.w r0, @(14, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_c, r3
    jsr @r3
    mov r6, r1
    mov.w @(14, r4), r0
    mov r0, r2
    extu.w r2, r2
    bra     .L_cfg_colorcalc_regs
    nop

    .global DAT_0603d1c2
DAT_0603d1c2:
    .2byte  0x0100                       ! bit 8 set value
.L_fn_channel_commit_c:
    .4byte  sym_06034F78                 ! channel_commit function
.L_mask_clear_bits12_14:
    .4byte  0x00008FFF                   ! ~0x7000 (clear bits 12-14)
.L_mask_clear_bit10:
    .4byte  0x0000FBFF                   ! ~(1<<10)
.L_mask_clear_bit9:
    .4byte  0x0000FDFF                   ! ~(1<<9)
.L_mask_clear_bit8_a:
    .4byte  0x0000FEFF                   ! ~(1<<8)
.L_mask_clear_bit6_b:
    .4byte  0x0000FFBF                   ! ~(1<<6)
.L_mask_clear_bits01_b:
    .4byte  0x0000FFFC                   ! ~0x0003
.L_mask_clear_bits23_b:
    .4byte  0x0000FFF3                   ! ~0x000C
.L_mask_clear_bits45_b:
    .4byte  0x0000FFCF                   ! ~0x0030
.L_cfg_colorcalc_regs:                   ! === reg[7] continued + reg[1] ===
    mov.l   .L_mask_clear_bits67_b, r3   ! 0xFF3F
    and r3, r2                           ! clear bits 6-7
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(14, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    mov.w @(14, r4), r0
    mov.l   .L_mask_clear_bits89_b, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(14, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    mov.w @(2, r4), r0                  ! === reg[1]: pattern name data ===
    mov r0, r2
    extu.w r2, r2
    and r11, r2                          ! clear bit 0 (0xFFFE)
    extu.w r2, r0
    mov.w r0, @(2, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    mov.w @(2, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r12, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(2, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    mov.w @(2, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r10, r2
    extu.w r2, r0
    mov.w r0, @(2, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    mov.w @(2, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r13, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(2, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    mov.w @(2, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r14, r2
    extu.w r2, r0
    mov.w r0, @(2, r4)
    mov r5, r2
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    mov.w @(2, r4), r0
    mov r0, r2
    extu.w r2, r2
    and r7, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(2, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    mov.w @(2, r4), r0
    mov.l   .L_mask_clear_bit8_b, r3
    mov r0, r2
    extu.w r2, r2
    and r3, r2
    extu.w r2, r0
    mov r5, r2
    mov.w r0, @(2, r4)
    mov r6, r0
    mov.l   .L_fn_channel_commit_d, r3
    jsr @r3
    mov r6, r1
    lds.l @r15+, pr                      ! === epilogue: restore and return ===
    mov.l @r15+, r10
    mov.l @r15+, r11
    mov.l @r15+, r12
    mov.l @r15+, r13
    rts
    mov.l @r15+, r14
.L_mask_clear_bits67_b:
    .4byte  0x0000FF3F                   ! ~0x00C0
.L_fn_channel_commit_d:
    .4byte  sym_06034F78                 ! channel_commit function
.L_mask_clear_bits89_b:
    .4byte  0x0000FCFF                   ! ~0x0300
.L_mask_clear_bit8_b:
    .4byte  0x0000FEFF                   ! ~(1<<8)
