// Seed: 3293020185
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1;
  reg id_1 = 1;
  reg id_3 = 1'h0 == 1'b0;
  always @(id_3 - id_3 or posedge id_1) begin
    id_2 <= id_2 ? 1'b0 : 1;
    if (1) id_1 <= 1;
  end
  assign id_2 = 1 + id_3 - "" - id_3;
  reg id_4;
  always @(id_1 or posedge 1'h0) id_3 <= #1  (id_3) << id_3;
  initial begin
    if (1) begin
      disable id_5;
      $display(1 == id_3, id_4);
      id_4 <= 1;
      id_1 <= #id_2 1;
      id_4 = id_2;
      id_2 <= #1 id_2;
      id_3 = 1'b0;
      begin
        id_1 = 1;
        id_2 = {id_4, 1'b0} == 1;
        id_3 += id_5;
      end
      id_1 <= id_2;
      id_1 = 1;
    end else begin
      $display(id_2 - id_1);
      $display(id_4);
      id_2 <= ~id_1;
      id_4 <= 1 == 1;
    end
  end
  wire id_6;
  module_0(
      id_6, id_6, id_6
  );
endmodule
