{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 20:00:56 2014 " "Info: Processing started: Tue Feb 18 20:00:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LTM_DE270 -c LTM_DE270 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LTM_DE270 -c LTM_DE270" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Z:/AlteraWork/LTM_REV01/LTM_DE270.bdf " "Warning: Can't analyze file -- file Z:/AlteraWork/LTM_REV01/LTM_DE270.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Z:/AlteraWork/LTM_REV01/SEG7DEC.vhd " "Warning: Can't analyze file -- file Z:/AlteraWork/LTM_REV01/SEG7DEC.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE270_7SEG.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE270_7SEG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE270_7SEG " "Info: Found entity 1: DE270_7SEG" {  } { { "DE270_7SEG.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/DE270_7SEG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PULSE_EXT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PULSE_EXT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PULSE_EXT-BEHAVIORAL " "Info: Found design unit 1: PULSE_EXT-BEHAVIORAL" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PULSE_EXT " "Info: Found entity 1: PULSE_EXT" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PULSE_EXT " "Info: Elaborating entity \"PULSE_EXT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START_Y PULSE_EXT.vhd(50) " "Warning (10492): VHDL Process Statement warning at PULSE_EXT.vhd(50): signal \"START_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE PULSE_EXT.vhd(43) " "Warning (10631): VHDL Process Statement warning at PULSE_EXT.vhd(43): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNT PULSE_EXT.vhd(43) " "Warning (10631): VHDL Process Statement warning at PULSE_EXT.vhd(43): inferring latch(es) for signal or variable \"COUNT\", which holds its previous value in one or more paths through the process" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[0\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[0\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[1\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[1\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[2\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[2\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[3\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[3\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[4\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[4\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[5\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[5\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_TABLE:COUNT\[6\] PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"STATE_TABLE:COUNT\[6\]\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE PULSE_EXT.vhd(43) " "Info (10041): Inferred latch for \"NEXT_STATE\" at PULSE_EXT.vhd(43)" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NEXT_STATE " "Warning: Latch NEXT_STATE has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_STATE " "Warning: Ports D and ENA on the latch are fed by the same signal CURRENT_STATE" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "\\STATE_TABLE:COUNT\[6\] " "Warning: Latch \\STATE_TABLE:COUNT\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA \\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal \\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "\\STATE_TABLE:COUNT\[5\] " "Warning: Latch \\STATE_TABLE:COUNT\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA \\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal \\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "\\STATE_TABLE:COUNT\[4\] " "Warning: Latch \\STATE_TABLE:COUNT\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA \\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal \\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "\\STATE_TABLE:COUNT\[3\] " "Warning: Latch \\STATE_TABLE:COUNT\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA \\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal \\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "\\STATE_TABLE:COUNT\[2\] " "Warning: Latch \\STATE_TABLE:COUNT\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA \\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal \\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "\\STATE_TABLE:COUNT\[1\] " "Warning: Latch \\STATE_TABLE:COUNT\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA \\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal \\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "\\STATE_TABLE:COUNT\[0\] " "Warning: Latch \\STATE_TABLE:COUNT\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA \\STATE_TABLE:COUNT\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal \\STATE_TABLE:COUNT\[6\]" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Info: Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Info: Implemented 30 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 20:00:57 2014 " "Info: Processing ended: Tue Feb 18 20:00:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 20:00:58 2014 " "Info: Processing started: Tue Feb 18 20:00:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LTM_DE270 EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"LTM_DE270\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "Warning: No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXTPULSE_Z " "Info: Pin EXTPULSE_Z not assigned to an exact location on the device" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { EXTPULSE_Z } } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 11 -1 0 } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXTPULSE_Z } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_Y " "Info: Pin CLK_Y not assigned to an exact location on the device" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { CLK_Y } } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START_Y " "Info: Pin START_Y not assigned to an exact location on the device" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { START_Y } } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 10 -1 0 } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_Y } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\STATE_TABLE:COUNT\[1\]~3  " "Info: Automatically promoted node \\STATE_TABLE:COUNT\[1\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\STATE_TABLE:COUNT\[6\] " "Info: Destination node \\STATE_TABLE:COUNT\[6\]" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \STATE_TABLE:COUNT[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_DP_LZ " "Warning: Node \"HEX1_DP_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_DP_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_LZ\[1\] " "Warning: Node \"HEX1_LZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_LZ\[2\] " "Warning: Node \"HEX1_LZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_LZ\[3\] " "Warning: Node \"HEX1_LZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_LZ\[4\] " "Warning: Node \"HEX1_LZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_LZ\[5\] " "Warning: Node \"HEX1_LZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_LZ\[6\] " "Warning: Node \"HEX1_LZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_LZ\[7\] " "Warning: Node \"HEX1_LZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_DP_LZ " "Warning: Node \"HEX2_DP_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_DP_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_LZ\[1\] " "Warning: Node \"HEX2_LZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_LZ\[2\] " "Warning: Node \"HEX2_LZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_LZ\[3\] " "Warning: Node \"HEX2_LZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_LZ\[4\] " "Warning: Node \"HEX2_LZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_LZ\[5\] " "Warning: Node \"HEX2_LZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_LZ\[6\] " "Warning: Node \"HEX2_LZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_LZ\[7\] " "Warning: Node \"HEX2_LZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_DP_LZ " "Warning: Node \"HEX3_DP_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_DP_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_LZ\[1\] " "Warning: Node \"HEX3_LZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_LZ\[2\] " "Warning: Node \"HEX3_LZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_LZ\[3\] " "Warning: Node \"HEX3_LZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_LZ\[4\] " "Warning: Node \"HEX3_LZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_LZ\[5\] " "Warning: Node \"HEX3_LZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_LZ\[6\] " "Warning: Node \"HEX3_LZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_LZ\[7\] " "Warning: Node \"HEX3_LZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_DP_LZ " "Warning: Node \"HEX4_DP_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_DP_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_LZ\[1\] " "Warning: Node \"HEX4_LZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_LZ\[2\] " "Warning: Node \"HEX4_LZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_LZ\[3\] " "Warning: Node \"HEX4_LZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_LZ\[4\] " "Warning: Node \"HEX4_LZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_LZ\[5\] " "Warning: Node \"HEX4_LZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_LZ\[6\] " "Warning: Node \"HEX4_LZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_LZ\[7\] " "Warning: Node \"HEX4_LZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_DP_LZ " "Warning: Node \"HEX5_DP_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_DP_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_LZ\[1\] " "Warning: Node \"HEX5_LZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_LZ\[2\] " "Warning: Node \"HEX5_LZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_LZ\[3\] " "Warning: Node \"HEX5_LZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_LZ\[4\] " "Warning: Node \"HEX5_LZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_LZ\[5\] " "Warning: Node \"HEX5_LZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_LZ\[6\] " "Warning: Node \"HEX5_LZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_LZ\[7\] " "Warning: Node \"HEX5_LZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6_DP_LZ " "Warning: Node \"HEX6_DP_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_DP_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6_LZ\[1\] " "Warning: Node \"HEX6_LZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6_LZ\[2\] " "Warning: Node \"HEX6_LZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6_LZ\[3\] " "Warning: Node \"HEX6_LZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6_LZ\[4\] " "Warning: Node \"HEX6_LZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6_LZ\[5\] " "Warning: Node \"HEX6_LZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6_LZ\[6\] " "Warning: Node \"HEX6_LZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6_LZ\[7\] " "Warning: Node \"HEX6_LZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7_DP_LZ " "Warning: Node \"HEX7_DP_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_DP_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7_LZ\[1\] " "Warning: Node \"HEX7_LZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7_LZ\[2\] " "Warning: Node \"HEX7_LZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7_LZ\[3\] " "Warning: Node \"HEX7_LZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7_LZ\[4\] " "Warning: Node \"HEX7_LZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7_LZ\[5\] " "Warning: Node \"HEX7_LZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7_LZ\[6\] " "Warning: Node \"HEX7_LZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7_LZ\[7\] " "Warning: Node \"HEX7_LZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX8_DP_LZ " "Warning: Node \"HEX8_DP_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_DP_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX8_LZ\[1\] " "Warning: Node \"HEX8_LZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX8_LZ\[2\] " "Warning: Node \"HEX8_LZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX8_LZ\[3\] " "Warning: Node \"HEX8_LZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX8_LZ\[4\] " "Warning: Node \"HEX8_LZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX8_LZ\[5\] " "Warning: Node \"HEX8_LZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX8_LZ\[6\] " "Warning: Node \"HEX8_LZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX8_LZ\[7\] " "Warning: Node \"HEX8_LZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY0_LY " "Warning: Node \"KEY0_LY\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY0_LY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1_LY " "Warning: Node \"KEY1_LY\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY1_LY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LTM_ADC_BUSY_Y " "Warning: Node \"LTM_ADC_BUSY_Y\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_BUSY_Y" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LTM_ADC_DIN_Z " "Warning: Node \"LTM_ADC_DIN_Z\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_DIN_Z" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LTM_ADC_DOUT_Y " "Warning: Node \"LTM_ADC_DOUT_Y\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_DOUT_Y" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LTM_ADC_IRQ_LY " "Warning: Node \"LTM_ADC_IRQ_LY\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_IRQ_LY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LTM_GRESET_LZ " "Warning: Node \"LTM_GRESET_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_GRESET_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LTM_LCD_DCLK_Z " "Warning: Node \"LTM_LCD_DCLK_Z\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_LCD_DCLK_Z" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LTM_LCD_SCEN_Z " "Warning: Node \"LTM_LCD_SCEN_Z\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_LCD_SCEN_Z" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LTM_LCD_SDA_X " "Warning: Node \"LTM_LCD_SDA_X\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_LCD_SDA_X" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "READY_IRQ_LZ " "Warning: Node \"READY_IRQ_LZ\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "READY_IRQ_LZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XTAL_28MHZ_Y " "Warning: Node \"XTAL_28MHZ_Y\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_28MHZ_Y" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XTAL_50MHZ_Y1 " "Warning: Node \"XTAL_50MHZ_Y1\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_50MHZ_Y1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XTAL_50MHZ_Y2 " "Warning: Node \"XTAL_50MHZ_Y2\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_50MHZ_Y2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.613 ns register register " "Info: Estimated most critical path is register to register delay of 0.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NEXT_STATE 1 REG LAB_X47_Y50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X47_Y50; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.084 ns) 0.613 ns CURRENT_STATE 2 REG LAB_X47_Y50 4 " "Info: 2: + IC(0.529 ns) + CELL(0.084 ns) = 0.613 ns; Loc. = LAB_X47_Y50; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { NEXT_STATE CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 13.70 % ) " "Info: Total cell delay = 0.084 ns ( 13.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 86.30 % ) " "Info: Total interconnect delay = 0.529 ns ( 86.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { NEXT_STATE CURRENT_STATE } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y39 X47_Y51 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXTPULSE_Z 0 " "Info: Pin \"EXTPULSE_Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 83 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 20:01:07 2014 " "Info: Processing ended: Tue Feb 18 20:01:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 20:01:08 2014 " "Info: Processing started: Tue Feb 18 20:01:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Info: Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 20:01:11 2014 " "Info: Processing ended: Tue Feb 18 20:01:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 20:01:12 2014 " "Info: Processing started: Tue Feb 18 20:01:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[0\] " "Warning: Node \"\\STATE_TABLE:COUNT\[0\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[6\] " "Warning: Node \"\\STATE_TABLE:COUNT\[6\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[5\] " "Warning: Node \"\\STATE_TABLE:COUNT\[5\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[2\] " "Warning: Node \"\\STATE_TABLE:COUNT\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[3\] " "Warning: Node \"\\STATE_TABLE:COUNT\[3\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[4\] " "Warning: Node \"\\STATE_TABLE:COUNT\[4\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\STATE_TABLE:COUNT\[1\] " "Warning: Node \"\\STATE_TABLE:COUNT\[1\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NEXT_STATE " "Warning: Node \"NEXT_STATE\" is a latch" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_Y " "Info: Assuming node \"CLK_Y\" is an undefined clock" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_Y" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[1\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[1\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[4\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[4\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[3\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[3\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[2\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[2\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[5\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[5\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[6\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[6\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "\\STATE_TABLE:COUNT\[0\] " "Info: Detected ripple clock \"\\STATE_TABLE:COUNT\[0\]\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NEXT_STATE~2 " "Info: Detected gated clock \"NEXT_STATE~2\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NEXT_STATE~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NEXT_STATE~1 " "Info: Detected gated clock \"NEXT_STATE~1\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NEXT_STATE~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CURRENT_STATE " "Info: Detected ripple clock \"CURRENT_STATE\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CURRENT_STATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~1 " "Info: Detected gated clock \"LessThan0~1\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 56 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 59 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "\\STATE_TABLE:COUNT\[1\]~3 " "Info: Detected gated clock \"\\STATE_TABLE:COUNT\[1\]~3\" as buffer" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "\\STATE_TABLE:COUNT\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 56 -1 0 } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_Y register NEXT_STATE register CURRENT_STATE 84.09 MHz 11.892 ns Internal " "Info: Clock \"CLK_Y\" has Internal fmax of 84.09 MHz between source register \"NEXT_STATE\" and destination register \"CURRENT_STATE\" (period= 11.892 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.621 ns + Longest register register " "Info: + Longest register to register delay is 0.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NEXT_STATE 1 REG LCCOMB_X47_Y50_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.366 ns) 0.621 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.255 ns) + CELL(0.366 ns) = 0.621 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { NEXT_STATE CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 58.94 % ) " "Info: Total cell delay = 0.366 ns ( 58.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.255 ns ( 41.06 % ) " "Info: Total interconnect delay = 0.255 ns ( 41.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { NEXT_STATE CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "0.621 ns" { NEXT_STATE {} CURRENT_STATE {} } { 0.000ns 0.255ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.361 ns - Smallest " "Info: - Smallest clock skew is -5.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 2.115 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_Y\" to destination register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 7.476 ns - Longest register " "Info: - Longest clock path from clock \"CLK_Y\" to source register is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 2.831 ns \\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X47_Y50_N30 2 " "Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { CURRENT_STATE \STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.000 ns) 3.524 ns \\STATE_TABLE:COUNT\[1\]~3clkctrl 4 COMB CLKCTRL_G10 6 " "Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.150 ns) 5.313 ns \\STATE_TABLE:COUNT\[5\] 5 REG LCCOMB_X48_Y50_N24 11 " "Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\\STATE_TABLE:COUNT\[5\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.275 ns) 6.578 ns NEXT_STATE~2 6 COMB LCCOMB_X47_Y50_N8 2 " "Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { \STATE_TABLE:COUNT[5] NEXT_STATE~2 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 7.077 ns NEXT_STATE~1 7 COMB LCCOMB_X47_Y50_N10 1 " "Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { NEXT_STATE~2 NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.476 ns NEXT_STATE 8 REG LCCOMB_X47_Y50_N24 1 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.33 % ) " "Info: Total cell delay = 2.716 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.760 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.760 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { NEXT_STATE CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "0.621 ns" { NEXT_STATE {} CURRENT_STATE {} } { 0.000ns 0.255ns } { 0.000ns 0.366ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_Y 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"CLK_Y\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CURRENT_STATE NEXT_STATE CLK_Y 3.688 ns " "Info: Found hold time violation between source  pin or register \"CURRENT_STATE\" and destination pin or register \"NEXT_STATE\" for clock \"CLK_Y\" (Hold time is 3.688 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.361 ns + Largest " "Info: + Largest clock skew is 5.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.476 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to destination register is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 2.831 ns \\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X47_Y50_N30 2 " "Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { CURRENT_STATE \STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.000 ns) 3.524 ns \\STATE_TABLE:COUNT\[1\]~3clkctrl 4 COMB CLKCTRL_G10 6 " "Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.150 ns) 5.313 ns \\STATE_TABLE:COUNT\[5\] 5 REG LCCOMB_X48_Y50_N24 11 " "Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\\STATE_TABLE:COUNT\[5\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.275 ns) 6.578 ns NEXT_STATE~2 6 COMB LCCOMB_X47_Y50_N8 2 " "Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { \STATE_TABLE:COUNT[5] NEXT_STATE~2 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 7.077 ns NEXT_STATE~1 7 COMB LCCOMB_X47_Y50_N10 1 " "Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { NEXT_STATE~2 NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.476 ns NEXT_STATE 8 REG LCCOMB_X47_Y50_N24 1 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.33 % ) " "Info: Total cell delay = 2.716 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.760 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.760 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 2.115 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_Y\" to source register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.423 ns - Shortest register register " "Info: - Shortest register to register delay is 1.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CURRENT_STATE 1 REG LCFF_X47_Y50_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns NEXT_STATE~3 2 COMB LCCOMB_X47_Y50_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CURRENT_STATE NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.419 ns) 1.423 ns NEXT_STATE 3 REG LCCOMB_X47_Y50_N24 1 " "Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 1.423 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.742 ns ( 52.14 % ) " "Info: Total cell delay = 0.742 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.681 ns ( 47.86 % ) " "Info: Total interconnect delay = 0.681 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CURRENT_STATE NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { CURRENT_STATE {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CURRENT_STATE NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "1.423 ns" { CURRENT_STATE {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.323ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "NEXT_STATE START_Y CLK_Y 0.595 ns register " "Info: tsu for register \"NEXT_STATE\" (data pin = \"START_Y\", clock pin = \"CLK_Y\") is 0.595 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.148 ns + Longest pin register " "Info: + Longest pin to register delay is 3.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns START_Y 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'START_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.438 ns) 2.048 ns NEXT_STATE~3 2 COMB LCCOMB_X47_Y50_N26 1 " "Info: 2: + IC(0.651 ns) + CELL(0.438 ns) = 2.048 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { START_Y NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.419 ns) 3.148 ns NEXT_STATE 3 REG LCCOMB_X47_Y50_N24 1 " "Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 3.148 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 57.69 % ) " "Info: Total cell delay = 1.816 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.332 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.332 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { START_Y NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { START_Y {} START_Y~combout {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.651ns 0.681ns } { 0.000ns 0.959ns 0.438ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.679 ns + " "Info: + Micro setup delay of destination is 0.679 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 3.232 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_Y\" to destination register is 3.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.150 ns) 2.833 ns NEXT_STATE~1 3 COMB LCCOMB_X47_Y50_N10 1 " "Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 2.833 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { CURRENT_STATE NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 3.232 ns NEXT_STATE 4 REG LCCOMB_X47_Y50_N24 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 3.232 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 63.30 % ) " "Info: Total cell delay = 2.046 ns ( 63.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.186 ns ( 36.70 % ) " "Info: Total interconnect delay = 1.186 ns ( 36.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { CLK_Y CURRENT_STATE NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.318ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { START_Y NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { START_Y {} START_Y~combout {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.651ns 0.681ns } { 0.000ns 0.959ns 0.438ns 0.419ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { CLK_Y CURRENT_STATE NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.318ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_Y EXTPULSE_Z CURRENT_STATE 6.006 ns register " "Info: tco from clock \"CLK_Y\" to destination pin \"EXTPULSE_Z\" through register \"CURRENT_STATE\" is 6.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y source 2.115 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to source register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest register pin " "Info: + Longest register to pin delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CURRENT_STATE 1 REG LCFF_X47_Y50_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(2.788 ns) 3.641 ns EXTPULSE_Z 2 PIN PIN_B15 0 " "Info: 2: + IC(0.853 ns) + CELL(2.788 ns) = 3.641 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'EXTPULSE_Z'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { CURRENT_STATE EXTPULSE_Z } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 76.57 % ) " "Info: Total cell delay = 2.788 ns ( 76.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.853 ns ( 23.43 % ) " "Info: Total interconnect delay = 0.853 ns ( 23.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { CURRENT_STATE EXTPULSE_Z } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { CURRENT_STATE {} EXTPULSE_Z {} } { 0.000ns 0.853ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { CURRENT_STATE EXTPULSE_Z } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { CURRENT_STATE {} EXTPULSE_Z {} } { 0.000ns 0.853ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NEXT_STATE START_Y CLK_Y 4.328 ns register " "Info: th for register \"NEXT_STATE\" (data pin = \"START_Y\", clock pin = \"CLK_Y\") is 4.328 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_Y destination 7.476 ns + Longest register " "Info: + Longest clock path from clock \"CLK_Y\" to destination register is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK_Y 1 CLK PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; CLK Node = 'CLK_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns CURRENT_STATE 2 REG LCFF_X47_Y50_N27 4 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X47_Y50_N27; Fanout = 4; REG Node = 'CURRENT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLK_Y CURRENT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 2.831 ns \\STATE_TABLE:COUNT\[1\]~3 3 COMB LCCOMB_X47_Y50_N30 2 " "Info: 3: + IC(0.316 ns) + CELL(0.150 ns) = 2.831 ns; Loc. = LCCOMB_X47_Y50_N30; Fanout = 2; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { CURRENT_STATE \STATE_TABLE:COUNT[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.000 ns) 3.524 ns \\STATE_TABLE:COUNT\[1\]~3clkctrl 4 COMB CLKCTRL_G10 6 " "Info: 4: + IC(0.693 ns) + CELL(0.000 ns) = 3.524 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = '\\STATE_TABLE:COUNT\[1\]~3clkctrl'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.150 ns) 5.313 ns \\STATE_TABLE:COUNT\[5\] 5 REG LCCOMB_X48_Y50_N24 11 " "Info: 5: + IC(1.639 ns) + CELL(0.150 ns) = 5.313 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 11; REG Node = '\\STATE_TABLE:COUNT\[5\]'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.275 ns) 6.578 ns NEXT_STATE~2 6 COMB LCCOMB_X47_Y50_N8 2 " "Info: 6: + IC(0.990 ns) + CELL(0.275 ns) = 6.578 ns; Loc. = LCCOMB_X47_Y50_N8; Fanout = 2; COMB Node = 'NEXT_STATE~2'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { \STATE_TABLE:COUNT[5] NEXT_STATE~2 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 7.077 ns NEXT_STATE~1 7 COMB LCCOMB_X47_Y50_N10 1 " "Info: 7: + IC(0.254 ns) + CELL(0.245 ns) = 7.077 ns; Loc. = LCCOMB_X47_Y50_N10; Fanout = 1; COMB Node = 'NEXT_STATE~1'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { NEXT_STATE~2 NEXT_STATE~1 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.476 ns NEXT_STATE 8 REG LCCOMB_X47_Y50_N24 1 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.33 % ) " "Info: Total cell delay = 2.716 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.760 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.760 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.148 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns START_Y 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'START_Y'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_Y } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.438 ns) 2.048 ns NEXT_STATE~3 2 COMB LCCOMB_X47_Y50_N26 1 " "Info: 2: + IC(0.651 ns) + CELL(0.438 ns) = 2.048 ns; Loc. = LCCOMB_X47_Y50_N26; Fanout = 1; COMB Node = 'NEXT_STATE~3'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { START_Y NEXT_STATE~3 } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.419 ns) 3.148 ns NEXT_STATE 3 REG LCCOMB_X47_Y50_N24 1 " "Info: 3: + IC(0.681 ns) + CELL(0.419 ns) = 3.148 ns; Loc. = LCCOMB_X47_Y50_N24; Fanout = 1; REG Node = 'NEXT_STATE'" {  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "PULSE_EXT.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/PULSE_EXT.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 57.69 % ) " "Info: Total cell delay = 1.816 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.332 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.332 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { START_Y NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { START_Y {} START_Y~combout {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.651ns 0.681ns } { 0.000ns 0.959ns 0.438ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { CLK_Y CURRENT_STATE \STATE_TABLE:COUNT[1]~3 \STATE_TABLE:COUNT[1]~3clkctrl \STATE_TABLE:COUNT[5] NEXT_STATE~2 NEXT_STATE~1 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { CLK_Y {} CLK_Y~combout {} CURRENT_STATE {} \STATE_TABLE:COUNT[1]~3 {} \STATE_TABLE:COUNT[1]~3clkctrl {} \STATE_TABLE:COUNT[5] {} NEXT_STATE~2 {} NEXT_STATE~1 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.619ns 0.316ns 0.693ns 1.639ns 0.990ns 0.254ns 0.249ns } { 0.000ns 0.959ns 0.787ns 0.150ns 0.000ns 0.150ns 0.275ns 0.245ns 0.150ns } "" } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { START_Y NEXT_STATE~3 NEXT_STATE } "NODE_NAME" } } { "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/90sp2/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { START_Y {} START_Y~combout {} NEXT_STATE~3 {} NEXT_STATE {} } { 0.000ns 0.000ns 0.651ns 0.681ns } { 0.000ns 0.959ns 0.438ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 20:01:12 2014 " "Info: Processing ended: Tue Feb 18 20:01:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Info: Quartus II Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
