DECL|ACMP_CTRL_BIASPROG_DEFAULT|macro|ACMP_CTRL_BIASPROG_DEFAULT
DECL|ACMP_CTRL_EN_DEFAULT|macro|ACMP_CTRL_EN_DEFAULT
DECL|ACMP_CTRL_EN|macro|ACMP_CTRL_EN
DECL|ACMP_CTRL_FULLBIAS_DEFAULT|macro|ACMP_CTRL_FULLBIAS_DEFAULT
DECL|ACMP_CTRL_FULLBIAS|macro|ACMP_CTRL_FULLBIAS
DECL|ACMP_CTRL_GPIOINV_DEFAULT|macro|ACMP_CTRL_GPIOINV_DEFAULT
DECL|ACMP_CTRL_GPIOINV_INV|macro|ACMP_CTRL_GPIOINV_INV
DECL|ACMP_CTRL_GPIOINV_NOTINV|macro|ACMP_CTRL_GPIOINV_NOTINV
DECL|ACMP_CTRL_GPIOINV|macro|ACMP_CTRL_GPIOINV
DECL|ACMP_CTRL_HALFBIAS_DEFAULT|macro|ACMP_CTRL_HALFBIAS_DEFAULT
DECL|ACMP_CTRL_HALFBIAS|macro|ACMP_CTRL_HALFBIAS
DECL|ACMP_CTRL_HYSTSEL_DEFAULT|macro|ACMP_CTRL_HYSTSEL_DEFAULT
DECL|ACMP_CTRL_HYSTSEL_HYST0|macro|ACMP_CTRL_HYSTSEL_HYST0
DECL|ACMP_CTRL_HYSTSEL_HYST1|macro|ACMP_CTRL_HYSTSEL_HYST1
DECL|ACMP_CTRL_HYSTSEL_HYST2|macro|ACMP_CTRL_HYSTSEL_HYST2
DECL|ACMP_CTRL_HYSTSEL_HYST3|macro|ACMP_CTRL_HYSTSEL_HYST3
DECL|ACMP_CTRL_HYSTSEL_HYST4|macro|ACMP_CTRL_HYSTSEL_HYST4
DECL|ACMP_CTRL_HYSTSEL_HYST5|macro|ACMP_CTRL_HYSTSEL_HYST5
DECL|ACMP_CTRL_HYSTSEL_HYST6|macro|ACMP_CTRL_HYSTSEL_HYST6
DECL|ACMP_CTRL_HYSTSEL_HYST7|macro|ACMP_CTRL_HYSTSEL_HYST7
DECL|ACMP_CTRL_IFALL_DEFAULT|macro|ACMP_CTRL_IFALL_DEFAULT
DECL|ACMP_CTRL_IFALL_DISABLED|macro|ACMP_CTRL_IFALL_DISABLED
DECL|ACMP_CTRL_IFALL_ENABLED|macro|ACMP_CTRL_IFALL_ENABLED
DECL|ACMP_CTRL_IFALL|macro|ACMP_CTRL_IFALL
DECL|ACMP_CTRL_INACTVAL_DEFAULT|macro|ACMP_CTRL_INACTVAL_DEFAULT
DECL|ACMP_CTRL_INACTVAL_HIGH|macro|ACMP_CTRL_INACTVAL_HIGH
DECL|ACMP_CTRL_INACTVAL_LOW|macro|ACMP_CTRL_INACTVAL_LOW
DECL|ACMP_CTRL_INACTVAL|macro|ACMP_CTRL_INACTVAL
DECL|ACMP_CTRL_IRISE_DEFAULT|macro|ACMP_CTRL_IRISE_DEFAULT
DECL|ACMP_CTRL_IRISE_DISABLED|macro|ACMP_CTRL_IRISE_DISABLED
DECL|ACMP_CTRL_IRISE_ENABLED|macro|ACMP_CTRL_IRISE_ENABLED
DECL|ACMP_CTRL_IRISE|macro|ACMP_CTRL_IRISE
DECL|ACMP_CTRL_MUXEN_DEFAULT|macro|ACMP_CTRL_MUXEN_DEFAULT
DECL|ACMP_CTRL_MUXEN|macro|ACMP_CTRL_MUXEN
DECL|ACMP_CTRL_WARMTIME_128CYCLES|macro|ACMP_CTRL_WARMTIME_128CYCLES
DECL|ACMP_CTRL_WARMTIME_16CYCLES|macro|ACMP_CTRL_WARMTIME_16CYCLES
DECL|ACMP_CTRL_WARMTIME_256CYCLES|macro|ACMP_CTRL_WARMTIME_256CYCLES
DECL|ACMP_CTRL_WARMTIME_32CYCLES|macro|ACMP_CTRL_WARMTIME_32CYCLES
DECL|ACMP_CTRL_WARMTIME_4CYCLES|macro|ACMP_CTRL_WARMTIME_4CYCLES
DECL|ACMP_CTRL_WARMTIME_512CYCLES|macro|ACMP_CTRL_WARMTIME_512CYCLES
DECL|ACMP_CTRL_WARMTIME_64CYCLES|macro|ACMP_CTRL_WARMTIME_64CYCLES
DECL|ACMP_CTRL_WARMTIME_8CYCLES|macro|ACMP_CTRL_WARMTIME_8CYCLES
DECL|ACMP_CTRL_WARMTIME_DEFAULT|macro|ACMP_CTRL_WARMTIME_DEFAULT
DECL|ACMP_IEN_EDGE_DEFAULT|macro|ACMP_IEN_EDGE_DEFAULT
DECL|ACMP_IEN_EDGE|macro|ACMP_IEN_EDGE
DECL|ACMP_IEN_WARMUP_DEFAULT|macro|ACMP_IEN_WARMUP_DEFAULT
DECL|ACMP_IEN_WARMUP|macro|ACMP_IEN_WARMUP
DECL|ACMP_IFC_EDGE_DEFAULT|macro|ACMP_IFC_EDGE_DEFAULT
DECL|ACMP_IFC_EDGE|macro|ACMP_IFC_EDGE
DECL|ACMP_IFC_WARMUP_DEFAULT|macro|ACMP_IFC_WARMUP_DEFAULT
DECL|ACMP_IFC_WARMUP|macro|ACMP_IFC_WARMUP
DECL|ACMP_IFS_EDGE_DEFAULT|macro|ACMP_IFS_EDGE_DEFAULT
DECL|ACMP_IFS_EDGE|macro|ACMP_IFS_EDGE
DECL|ACMP_IFS_WARMUP_DEFAULT|macro|ACMP_IFS_WARMUP_DEFAULT
DECL|ACMP_IFS_WARMUP|macro|ACMP_IFS_WARMUP
DECL|ACMP_IF_EDGE_DEFAULT|macro|ACMP_IF_EDGE_DEFAULT
DECL|ACMP_IF_EDGE|macro|ACMP_IF_EDGE
DECL|ACMP_IF_WARMUP_DEFAULT|macro|ACMP_IF_WARMUP_DEFAULT
DECL|ACMP_IF_WARMUP|macro|ACMP_IF_WARMUP
DECL|ACMP_INPUTSEL_CSRESEN_DEFAULT|macro|ACMP_INPUTSEL_CSRESEN_DEFAULT
DECL|ACMP_INPUTSEL_CSRESEN|macro|ACMP_INPUTSEL_CSRESEN
DECL|ACMP_INPUTSEL_CSRESSEL_DEFAULT|macro|ACMP_INPUTSEL_CSRESSEL_DEFAULT
DECL|ACMP_INPUTSEL_CSRESSEL_RES0|macro|ACMP_INPUTSEL_CSRESSEL_RES0
DECL|ACMP_INPUTSEL_CSRESSEL_RES1|macro|ACMP_INPUTSEL_CSRESSEL_RES1
DECL|ACMP_INPUTSEL_CSRESSEL_RES2|macro|ACMP_INPUTSEL_CSRESSEL_RES2
DECL|ACMP_INPUTSEL_CSRESSEL_RES3|macro|ACMP_INPUTSEL_CSRESSEL_RES3
DECL|ACMP_INPUTSEL_LPREF_DEFAULT|macro|ACMP_INPUTSEL_LPREF_DEFAULT
DECL|ACMP_INPUTSEL_LPREF|macro|ACMP_INPUTSEL_LPREF
DECL|ACMP_INPUTSEL_NEGSEL_1V25|macro|ACMP_INPUTSEL_NEGSEL_1V25
DECL|ACMP_INPUTSEL_NEGSEL_2V5|macro|ACMP_INPUTSEL_NEGSEL_2V5
DECL|ACMP_INPUTSEL_NEGSEL_CAPSENSE|macro|ACMP_INPUTSEL_NEGSEL_CAPSENSE
DECL|ACMP_INPUTSEL_NEGSEL_CH0|macro|ACMP_INPUTSEL_NEGSEL_CH0
DECL|ACMP_INPUTSEL_NEGSEL_CH1|macro|ACMP_INPUTSEL_NEGSEL_CH1
DECL|ACMP_INPUTSEL_NEGSEL_CH2|macro|ACMP_INPUTSEL_NEGSEL_CH2
DECL|ACMP_INPUTSEL_NEGSEL_CH3|macro|ACMP_INPUTSEL_NEGSEL_CH3
DECL|ACMP_INPUTSEL_NEGSEL_CH4|macro|ACMP_INPUTSEL_NEGSEL_CH4
DECL|ACMP_INPUTSEL_NEGSEL_CH5|macro|ACMP_INPUTSEL_NEGSEL_CH5
DECL|ACMP_INPUTSEL_NEGSEL_CH6|macro|ACMP_INPUTSEL_NEGSEL_CH6
DECL|ACMP_INPUTSEL_NEGSEL_CH7|macro|ACMP_INPUTSEL_NEGSEL_CH7
DECL|ACMP_INPUTSEL_NEGSEL_DAC0CH0|macro|ACMP_INPUTSEL_NEGSEL_DAC0CH0
DECL|ACMP_INPUTSEL_NEGSEL_DAC0CH1|macro|ACMP_INPUTSEL_NEGSEL_DAC0CH1
DECL|ACMP_INPUTSEL_NEGSEL_DEFAULT|macro|ACMP_INPUTSEL_NEGSEL_DEFAULT
DECL|ACMP_INPUTSEL_NEGSEL_VDD|macro|ACMP_INPUTSEL_NEGSEL_VDD
DECL|ACMP_INPUTSEL_POSSEL_CH0|macro|ACMP_INPUTSEL_POSSEL_CH0
DECL|ACMP_INPUTSEL_POSSEL_CH1|macro|ACMP_INPUTSEL_POSSEL_CH1
DECL|ACMP_INPUTSEL_POSSEL_CH2|macro|ACMP_INPUTSEL_POSSEL_CH2
DECL|ACMP_INPUTSEL_POSSEL_CH3|macro|ACMP_INPUTSEL_POSSEL_CH3
DECL|ACMP_INPUTSEL_POSSEL_CH4|macro|ACMP_INPUTSEL_POSSEL_CH4
DECL|ACMP_INPUTSEL_POSSEL_CH5|macro|ACMP_INPUTSEL_POSSEL_CH5
DECL|ACMP_INPUTSEL_POSSEL_CH6|macro|ACMP_INPUTSEL_POSSEL_CH6
DECL|ACMP_INPUTSEL_POSSEL_CH7|macro|ACMP_INPUTSEL_POSSEL_CH7
DECL|ACMP_INPUTSEL_POSSEL_DEFAULT|macro|ACMP_INPUTSEL_POSSEL_DEFAULT
DECL|ACMP_INPUTSEL_VDDLEVEL_DEFAULT|macro|ACMP_INPUTSEL_VDDLEVEL_DEFAULT
DECL|ACMP_ROUTE_ACMPPEN_DEFAULT|macro|ACMP_ROUTE_ACMPPEN_DEFAULT
DECL|ACMP_ROUTE_ACMPPEN|macro|ACMP_ROUTE_ACMPPEN
DECL|ACMP_ROUTE_LOCATION_DEFAULT|macro|ACMP_ROUTE_LOCATION_DEFAULT
DECL|ACMP_ROUTE_LOCATION_LOC0|macro|ACMP_ROUTE_LOCATION_LOC0
DECL|ACMP_ROUTE_LOCATION_LOC1|macro|ACMP_ROUTE_LOCATION_LOC1
DECL|ACMP_ROUTE_LOCATION_LOC2|macro|ACMP_ROUTE_LOCATION_LOC2
DECL|ACMP_STATUS_ACMPACT_DEFAULT|macro|ACMP_STATUS_ACMPACT_DEFAULT
DECL|ACMP_STATUS_ACMPACT|macro|ACMP_STATUS_ACMPACT
DECL|ACMP_STATUS_ACMPOUT_DEFAULT|macro|ACMP_STATUS_ACMPOUT_DEFAULT
DECL|ACMP_STATUS_ACMPOUT|macro|ACMP_STATUS_ACMPOUT
DECL|ACMP_TypeDef|typedef|} ACMP_TypeDef; /** @} */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< Control Register */
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|INPUTSEL|member|__IOM uint32_t INPUTSEL; /**< Input Selection Register */
DECL|ROUTE|member|__IOM uint32_t ROUTE; /**< I/O Routing Register */
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|_ACMP_CTRL_BIASPROG_DEFAULT|macro|_ACMP_CTRL_BIASPROG_DEFAULT
DECL|_ACMP_CTRL_BIASPROG_MASK|macro|_ACMP_CTRL_BIASPROG_MASK
DECL|_ACMP_CTRL_BIASPROG_SHIFT|macro|_ACMP_CTRL_BIASPROG_SHIFT
DECL|_ACMP_CTRL_EN_DEFAULT|macro|_ACMP_CTRL_EN_DEFAULT
DECL|_ACMP_CTRL_EN_MASK|macro|_ACMP_CTRL_EN_MASK
DECL|_ACMP_CTRL_EN_SHIFT|macro|_ACMP_CTRL_EN_SHIFT
DECL|_ACMP_CTRL_FULLBIAS_DEFAULT|macro|_ACMP_CTRL_FULLBIAS_DEFAULT
DECL|_ACMP_CTRL_FULLBIAS_MASK|macro|_ACMP_CTRL_FULLBIAS_MASK
DECL|_ACMP_CTRL_FULLBIAS_SHIFT|macro|_ACMP_CTRL_FULLBIAS_SHIFT
DECL|_ACMP_CTRL_GPIOINV_DEFAULT|macro|_ACMP_CTRL_GPIOINV_DEFAULT
DECL|_ACMP_CTRL_GPIOINV_INV|macro|_ACMP_CTRL_GPIOINV_INV
DECL|_ACMP_CTRL_GPIOINV_MASK|macro|_ACMP_CTRL_GPIOINV_MASK
DECL|_ACMP_CTRL_GPIOINV_NOTINV|macro|_ACMP_CTRL_GPIOINV_NOTINV
DECL|_ACMP_CTRL_GPIOINV_SHIFT|macro|_ACMP_CTRL_GPIOINV_SHIFT
DECL|_ACMP_CTRL_HALFBIAS_DEFAULT|macro|_ACMP_CTRL_HALFBIAS_DEFAULT
DECL|_ACMP_CTRL_HALFBIAS_MASK|macro|_ACMP_CTRL_HALFBIAS_MASK
DECL|_ACMP_CTRL_HALFBIAS_SHIFT|macro|_ACMP_CTRL_HALFBIAS_SHIFT
DECL|_ACMP_CTRL_HYSTSEL_DEFAULT|macro|_ACMP_CTRL_HYSTSEL_DEFAULT
DECL|_ACMP_CTRL_HYSTSEL_HYST0|macro|_ACMP_CTRL_HYSTSEL_HYST0
DECL|_ACMP_CTRL_HYSTSEL_HYST1|macro|_ACMP_CTRL_HYSTSEL_HYST1
DECL|_ACMP_CTRL_HYSTSEL_HYST2|macro|_ACMP_CTRL_HYSTSEL_HYST2
DECL|_ACMP_CTRL_HYSTSEL_HYST3|macro|_ACMP_CTRL_HYSTSEL_HYST3
DECL|_ACMP_CTRL_HYSTSEL_HYST4|macro|_ACMP_CTRL_HYSTSEL_HYST4
DECL|_ACMP_CTRL_HYSTSEL_HYST5|macro|_ACMP_CTRL_HYSTSEL_HYST5
DECL|_ACMP_CTRL_HYSTSEL_HYST6|macro|_ACMP_CTRL_HYSTSEL_HYST6
DECL|_ACMP_CTRL_HYSTSEL_HYST7|macro|_ACMP_CTRL_HYSTSEL_HYST7
DECL|_ACMP_CTRL_HYSTSEL_MASK|macro|_ACMP_CTRL_HYSTSEL_MASK
DECL|_ACMP_CTRL_HYSTSEL_SHIFT|macro|_ACMP_CTRL_HYSTSEL_SHIFT
DECL|_ACMP_CTRL_IFALL_DEFAULT|macro|_ACMP_CTRL_IFALL_DEFAULT
DECL|_ACMP_CTRL_IFALL_DISABLED|macro|_ACMP_CTRL_IFALL_DISABLED
DECL|_ACMP_CTRL_IFALL_ENABLED|macro|_ACMP_CTRL_IFALL_ENABLED
DECL|_ACMP_CTRL_IFALL_MASK|macro|_ACMP_CTRL_IFALL_MASK
DECL|_ACMP_CTRL_IFALL_SHIFT|macro|_ACMP_CTRL_IFALL_SHIFT
DECL|_ACMP_CTRL_INACTVAL_DEFAULT|macro|_ACMP_CTRL_INACTVAL_DEFAULT
DECL|_ACMP_CTRL_INACTVAL_HIGH|macro|_ACMP_CTRL_INACTVAL_HIGH
DECL|_ACMP_CTRL_INACTVAL_LOW|macro|_ACMP_CTRL_INACTVAL_LOW
DECL|_ACMP_CTRL_INACTVAL_MASK|macro|_ACMP_CTRL_INACTVAL_MASK
DECL|_ACMP_CTRL_INACTVAL_SHIFT|macro|_ACMP_CTRL_INACTVAL_SHIFT
DECL|_ACMP_CTRL_IRISE_DEFAULT|macro|_ACMP_CTRL_IRISE_DEFAULT
DECL|_ACMP_CTRL_IRISE_DISABLED|macro|_ACMP_CTRL_IRISE_DISABLED
DECL|_ACMP_CTRL_IRISE_ENABLED|macro|_ACMP_CTRL_IRISE_ENABLED
DECL|_ACMP_CTRL_IRISE_MASK|macro|_ACMP_CTRL_IRISE_MASK
DECL|_ACMP_CTRL_IRISE_SHIFT|macro|_ACMP_CTRL_IRISE_SHIFT
DECL|_ACMP_CTRL_MASK|macro|_ACMP_CTRL_MASK
DECL|_ACMP_CTRL_MUXEN_DEFAULT|macro|_ACMP_CTRL_MUXEN_DEFAULT
DECL|_ACMP_CTRL_MUXEN_MASK|macro|_ACMP_CTRL_MUXEN_MASK
DECL|_ACMP_CTRL_MUXEN_SHIFT|macro|_ACMP_CTRL_MUXEN_SHIFT
DECL|_ACMP_CTRL_RESETVALUE|macro|_ACMP_CTRL_RESETVALUE
DECL|_ACMP_CTRL_WARMTIME_128CYCLES|macro|_ACMP_CTRL_WARMTIME_128CYCLES
DECL|_ACMP_CTRL_WARMTIME_16CYCLES|macro|_ACMP_CTRL_WARMTIME_16CYCLES
DECL|_ACMP_CTRL_WARMTIME_256CYCLES|macro|_ACMP_CTRL_WARMTIME_256CYCLES
DECL|_ACMP_CTRL_WARMTIME_32CYCLES|macro|_ACMP_CTRL_WARMTIME_32CYCLES
DECL|_ACMP_CTRL_WARMTIME_4CYCLES|macro|_ACMP_CTRL_WARMTIME_4CYCLES
DECL|_ACMP_CTRL_WARMTIME_512CYCLES|macro|_ACMP_CTRL_WARMTIME_512CYCLES
DECL|_ACMP_CTRL_WARMTIME_64CYCLES|macro|_ACMP_CTRL_WARMTIME_64CYCLES
DECL|_ACMP_CTRL_WARMTIME_8CYCLES|macro|_ACMP_CTRL_WARMTIME_8CYCLES
DECL|_ACMP_CTRL_WARMTIME_DEFAULT|macro|_ACMP_CTRL_WARMTIME_DEFAULT
DECL|_ACMP_CTRL_WARMTIME_MASK|macro|_ACMP_CTRL_WARMTIME_MASK
DECL|_ACMP_CTRL_WARMTIME_SHIFT|macro|_ACMP_CTRL_WARMTIME_SHIFT
DECL|_ACMP_IEN_EDGE_DEFAULT|macro|_ACMP_IEN_EDGE_DEFAULT
DECL|_ACMP_IEN_EDGE_MASK|macro|_ACMP_IEN_EDGE_MASK
DECL|_ACMP_IEN_EDGE_SHIFT|macro|_ACMP_IEN_EDGE_SHIFT
DECL|_ACMP_IEN_MASK|macro|_ACMP_IEN_MASK
DECL|_ACMP_IEN_RESETVALUE|macro|_ACMP_IEN_RESETVALUE
DECL|_ACMP_IEN_WARMUP_DEFAULT|macro|_ACMP_IEN_WARMUP_DEFAULT
DECL|_ACMP_IEN_WARMUP_MASK|macro|_ACMP_IEN_WARMUP_MASK
DECL|_ACMP_IEN_WARMUP_SHIFT|macro|_ACMP_IEN_WARMUP_SHIFT
DECL|_ACMP_IFC_EDGE_DEFAULT|macro|_ACMP_IFC_EDGE_DEFAULT
DECL|_ACMP_IFC_EDGE_MASK|macro|_ACMP_IFC_EDGE_MASK
DECL|_ACMP_IFC_EDGE_SHIFT|macro|_ACMP_IFC_EDGE_SHIFT
DECL|_ACMP_IFC_MASK|macro|_ACMP_IFC_MASK
DECL|_ACMP_IFC_RESETVALUE|macro|_ACMP_IFC_RESETVALUE
DECL|_ACMP_IFC_WARMUP_DEFAULT|macro|_ACMP_IFC_WARMUP_DEFAULT
DECL|_ACMP_IFC_WARMUP_MASK|macro|_ACMP_IFC_WARMUP_MASK
DECL|_ACMP_IFC_WARMUP_SHIFT|macro|_ACMP_IFC_WARMUP_SHIFT
DECL|_ACMP_IFS_EDGE_DEFAULT|macro|_ACMP_IFS_EDGE_DEFAULT
DECL|_ACMP_IFS_EDGE_MASK|macro|_ACMP_IFS_EDGE_MASK
DECL|_ACMP_IFS_EDGE_SHIFT|macro|_ACMP_IFS_EDGE_SHIFT
DECL|_ACMP_IFS_MASK|macro|_ACMP_IFS_MASK
DECL|_ACMP_IFS_RESETVALUE|macro|_ACMP_IFS_RESETVALUE
DECL|_ACMP_IFS_WARMUP_DEFAULT|macro|_ACMP_IFS_WARMUP_DEFAULT
DECL|_ACMP_IFS_WARMUP_MASK|macro|_ACMP_IFS_WARMUP_MASK
DECL|_ACMP_IFS_WARMUP_SHIFT|macro|_ACMP_IFS_WARMUP_SHIFT
DECL|_ACMP_IF_EDGE_DEFAULT|macro|_ACMP_IF_EDGE_DEFAULT
DECL|_ACMP_IF_EDGE_MASK|macro|_ACMP_IF_EDGE_MASK
DECL|_ACMP_IF_EDGE_SHIFT|macro|_ACMP_IF_EDGE_SHIFT
DECL|_ACMP_IF_MASK|macro|_ACMP_IF_MASK
DECL|_ACMP_IF_RESETVALUE|macro|_ACMP_IF_RESETVALUE
DECL|_ACMP_IF_WARMUP_DEFAULT|macro|_ACMP_IF_WARMUP_DEFAULT
DECL|_ACMP_IF_WARMUP_MASK|macro|_ACMP_IF_WARMUP_MASK
DECL|_ACMP_IF_WARMUP_SHIFT|macro|_ACMP_IF_WARMUP_SHIFT
DECL|_ACMP_INPUTSEL_CSRESEN_DEFAULT|macro|_ACMP_INPUTSEL_CSRESEN_DEFAULT
DECL|_ACMP_INPUTSEL_CSRESEN_MASK|macro|_ACMP_INPUTSEL_CSRESEN_MASK
DECL|_ACMP_INPUTSEL_CSRESEN_SHIFT|macro|_ACMP_INPUTSEL_CSRESEN_SHIFT
DECL|_ACMP_INPUTSEL_CSRESSEL_DEFAULT|macro|_ACMP_INPUTSEL_CSRESSEL_DEFAULT
DECL|_ACMP_INPUTSEL_CSRESSEL_MASK|macro|_ACMP_INPUTSEL_CSRESSEL_MASK
DECL|_ACMP_INPUTSEL_CSRESSEL_RES0|macro|_ACMP_INPUTSEL_CSRESSEL_RES0
DECL|_ACMP_INPUTSEL_CSRESSEL_RES1|macro|_ACMP_INPUTSEL_CSRESSEL_RES1
DECL|_ACMP_INPUTSEL_CSRESSEL_RES2|macro|_ACMP_INPUTSEL_CSRESSEL_RES2
DECL|_ACMP_INPUTSEL_CSRESSEL_RES3|macro|_ACMP_INPUTSEL_CSRESSEL_RES3
DECL|_ACMP_INPUTSEL_CSRESSEL_SHIFT|macro|_ACMP_INPUTSEL_CSRESSEL_SHIFT
DECL|_ACMP_INPUTSEL_LPREF_DEFAULT|macro|_ACMP_INPUTSEL_LPREF_DEFAULT
DECL|_ACMP_INPUTSEL_LPREF_MASK|macro|_ACMP_INPUTSEL_LPREF_MASK
DECL|_ACMP_INPUTSEL_LPREF_SHIFT|macro|_ACMP_INPUTSEL_LPREF_SHIFT
DECL|_ACMP_INPUTSEL_MASK|macro|_ACMP_INPUTSEL_MASK
DECL|_ACMP_INPUTSEL_NEGSEL_1V25|macro|_ACMP_INPUTSEL_NEGSEL_1V25
DECL|_ACMP_INPUTSEL_NEGSEL_2V5|macro|_ACMP_INPUTSEL_NEGSEL_2V5
DECL|_ACMP_INPUTSEL_NEGSEL_CAPSENSE|macro|_ACMP_INPUTSEL_NEGSEL_CAPSENSE
DECL|_ACMP_INPUTSEL_NEGSEL_CH0|macro|_ACMP_INPUTSEL_NEGSEL_CH0
DECL|_ACMP_INPUTSEL_NEGSEL_CH1|macro|_ACMP_INPUTSEL_NEGSEL_CH1
DECL|_ACMP_INPUTSEL_NEGSEL_CH2|macro|_ACMP_INPUTSEL_NEGSEL_CH2
DECL|_ACMP_INPUTSEL_NEGSEL_CH3|macro|_ACMP_INPUTSEL_NEGSEL_CH3
DECL|_ACMP_INPUTSEL_NEGSEL_CH4|macro|_ACMP_INPUTSEL_NEGSEL_CH4
DECL|_ACMP_INPUTSEL_NEGSEL_CH5|macro|_ACMP_INPUTSEL_NEGSEL_CH5
DECL|_ACMP_INPUTSEL_NEGSEL_CH6|macro|_ACMP_INPUTSEL_NEGSEL_CH6
DECL|_ACMP_INPUTSEL_NEGSEL_CH7|macro|_ACMP_INPUTSEL_NEGSEL_CH7
DECL|_ACMP_INPUTSEL_NEGSEL_DAC0CH0|macro|_ACMP_INPUTSEL_NEGSEL_DAC0CH0
DECL|_ACMP_INPUTSEL_NEGSEL_DAC0CH1|macro|_ACMP_INPUTSEL_NEGSEL_DAC0CH1
DECL|_ACMP_INPUTSEL_NEGSEL_DEFAULT|macro|_ACMP_INPUTSEL_NEGSEL_DEFAULT
DECL|_ACMP_INPUTSEL_NEGSEL_MASK|macro|_ACMP_INPUTSEL_NEGSEL_MASK
DECL|_ACMP_INPUTSEL_NEGSEL_SHIFT|macro|_ACMP_INPUTSEL_NEGSEL_SHIFT
DECL|_ACMP_INPUTSEL_NEGSEL_VDD|macro|_ACMP_INPUTSEL_NEGSEL_VDD
DECL|_ACMP_INPUTSEL_POSSEL_CH0|macro|_ACMP_INPUTSEL_POSSEL_CH0
DECL|_ACMP_INPUTSEL_POSSEL_CH1|macro|_ACMP_INPUTSEL_POSSEL_CH1
DECL|_ACMP_INPUTSEL_POSSEL_CH2|macro|_ACMP_INPUTSEL_POSSEL_CH2
DECL|_ACMP_INPUTSEL_POSSEL_CH3|macro|_ACMP_INPUTSEL_POSSEL_CH3
DECL|_ACMP_INPUTSEL_POSSEL_CH4|macro|_ACMP_INPUTSEL_POSSEL_CH4
DECL|_ACMP_INPUTSEL_POSSEL_CH5|macro|_ACMP_INPUTSEL_POSSEL_CH5
DECL|_ACMP_INPUTSEL_POSSEL_CH6|macro|_ACMP_INPUTSEL_POSSEL_CH6
DECL|_ACMP_INPUTSEL_POSSEL_CH7|macro|_ACMP_INPUTSEL_POSSEL_CH7
DECL|_ACMP_INPUTSEL_POSSEL_DEFAULT|macro|_ACMP_INPUTSEL_POSSEL_DEFAULT
DECL|_ACMP_INPUTSEL_POSSEL_MASK|macro|_ACMP_INPUTSEL_POSSEL_MASK
DECL|_ACMP_INPUTSEL_POSSEL_SHIFT|macro|_ACMP_INPUTSEL_POSSEL_SHIFT
DECL|_ACMP_INPUTSEL_RESETVALUE|macro|_ACMP_INPUTSEL_RESETVALUE
DECL|_ACMP_INPUTSEL_VDDLEVEL_DEFAULT|macro|_ACMP_INPUTSEL_VDDLEVEL_DEFAULT
DECL|_ACMP_INPUTSEL_VDDLEVEL_MASK|macro|_ACMP_INPUTSEL_VDDLEVEL_MASK
DECL|_ACMP_INPUTSEL_VDDLEVEL_SHIFT|macro|_ACMP_INPUTSEL_VDDLEVEL_SHIFT
DECL|_ACMP_ROUTE_ACMPPEN_DEFAULT|macro|_ACMP_ROUTE_ACMPPEN_DEFAULT
DECL|_ACMP_ROUTE_ACMPPEN_MASK|macro|_ACMP_ROUTE_ACMPPEN_MASK
DECL|_ACMP_ROUTE_ACMPPEN_SHIFT|macro|_ACMP_ROUTE_ACMPPEN_SHIFT
DECL|_ACMP_ROUTE_LOCATION_DEFAULT|macro|_ACMP_ROUTE_LOCATION_DEFAULT
DECL|_ACMP_ROUTE_LOCATION_LOC0|macro|_ACMP_ROUTE_LOCATION_LOC0
DECL|_ACMP_ROUTE_LOCATION_LOC1|macro|_ACMP_ROUTE_LOCATION_LOC1
DECL|_ACMP_ROUTE_LOCATION_LOC2|macro|_ACMP_ROUTE_LOCATION_LOC2
DECL|_ACMP_ROUTE_LOCATION_MASK|macro|_ACMP_ROUTE_LOCATION_MASK
DECL|_ACMP_ROUTE_LOCATION_SHIFT|macro|_ACMP_ROUTE_LOCATION_SHIFT
DECL|_ACMP_ROUTE_MASK|macro|_ACMP_ROUTE_MASK
DECL|_ACMP_ROUTE_RESETVALUE|macro|_ACMP_ROUTE_RESETVALUE
DECL|_ACMP_STATUS_ACMPACT_DEFAULT|macro|_ACMP_STATUS_ACMPACT_DEFAULT
DECL|_ACMP_STATUS_ACMPACT_MASK|macro|_ACMP_STATUS_ACMPACT_MASK
DECL|_ACMP_STATUS_ACMPACT_SHIFT|macro|_ACMP_STATUS_ACMPACT_SHIFT
DECL|_ACMP_STATUS_ACMPOUT_DEFAULT|macro|_ACMP_STATUS_ACMPOUT_DEFAULT
DECL|_ACMP_STATUS_ACMPOUT_MASK|macro|_ACMP_STATUS_ACMPOUT_MASK
DECL|_ACMP_STATUS_ACMPOUT_SHIFT|macro|_ACMP_STATUS_ACMPOUT_SHIFT
DECL|_ACMP_STATUS_MASK|macro|_ACMP_STATUS_MASK
DECL|_ACMP_STATUS_RESETVALUE|macro|_ACMP_STATUS_RESETVALUE
