Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.76 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.76 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: black_frame.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : black_frame.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : black_frame
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : black_frame
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : black_frame.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd in Library work.
Architecture behavioral of Entity black_frame is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <black_frame> (Architecture <behavioral>).
WARNING:Xst:819 - f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd line 109: The following signals are missing in the process sensitivity list:
   hb2s_i.
WARNING:Xst:819 - f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd line 244: The following signals are missing in the process sensitivity list:
   f_start_i.
INFO:Xst:1304 - Contents of register <XYZ<1>> in unit <black_frame> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <XYZ<0>> in unit <black_frame> never changes during circuit operation. The register is replaced by logic.
Entity <black_frame> analyzed. Unit <black_frame> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <black_frame>.
    Related source file is f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 39                                             |
    | Inputs             | 3                                              |
    | Outputs            | 18                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0015 (positive)                              |
    | Reset              | zreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | h_blank2                                       |
    | Power Up State     | sd_eav1                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <calc_crc_o>.
    Found 12-bit subtractor for signal <$n0060> created at line 119.
    Found 11-bit comparator equal for signal <$n0063> created at line 231.
    Found 11-bit comparator not equal for signal <$n0075> created at line 253.
    Found 11-bit comparator not equal for signal <$n0076> created at line 252.
    Found 11-bit comparator equal for signal <$n0077> created at line 252.
    Found 11-bit comparator not equal for signal <$n0078> created at line 275.
    Found 11-bit comparator not equal for signal <$n0079> created at line 273.
    Found 11-bit comparator not equal for signal <$n0080> created at line 271.
    Found 11-bit comparator not equal for signal <$n0081> created at line 270.
    Found 11-bit comparator equal for signal <$n0082> created at line 270.
    Found 11-bit comparator equal for signal <$n0083> created at line 271.
    Found 11-bit comparator equal for signal <$n0084> created at line 273.
    Found 11-bit adder for signal <$n0086> created at line 234.
    Found 1-bit register for signal <cb_zcr>.
    Found 10-bit register for signal <chroma>.
    Found 1-bit register for signal <f_bit>.
    Found 1-bit register for signal <frame_end>.
    Found 4-bit register for signal <h_bit>.
    Found 1-bit register for signal <last_av_sample>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <look_at_frame_start>.
    Found 10-bit register for signal <luma>.
    Found 12-bit register for signal <state_count>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <v_bit>.
    Found 8-bit register for signal <XYZ<9:2>>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  11 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <black_frame> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 12-bit subtractor                 : 1
# Registers                        : 41
 1-bit register                    : 37
 10-bit register                   : 2
 11-bit register                   : 1
 12-bit register                   : 1
# Comparators                      : 11
 11-bit comparator not equal       : 6
 11-bit comparator equal           : 5
# Multiplexers                     : 1
 12-bit 2-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1988 - Unit <black_frame>: instances <Mcompar__n0084>, <Mcompar__n0079> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <black_frame>: instances <Mcompar__n0083>, <Mcompar__n0080> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <black_frame>: instances <Mcompar__n0082>, <Mcompar__n0081> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <black_frame>: instances <Mcompar__n0076>, <Mcompar__n0077> of unit <LPM_COMPARE_2> and unit <LPM_COMPARE_1> are dual, second instance is removed

Optimizing unit <black_frame> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register chroma_1 equivalent to chroma_0 has been removed
Register luma_1 equivalent to luma_0 has been removed
Found area constraint ratio of 100 (+ 5) on block black_frame, actual ratio is 8.
FlipFlop sync_reset has been replicated 4 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : black_frame.ngr
Top Level Output File Name         : black_frame
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 157

Macro Statistics :
# Registers                        : 19
#      1-bit register              : 19
# Multiplexers                     : 1
#      2-to-1 multiplexer          : 1
# Adders/Subtractors               : 2
#      11-bit adder                : 1
#      12-bit subtractor           : 1
# Comparators                      : 11
#      11-bit comparator equal     : 5
#      11-bit comparator not equal : 6

Cell Usage :
# BELS                             : 401
#      GND                         : 1
#      LUT1                        : 25
#      LUT2                        : 57
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 42
#      LUT3_D                      : 7
#      LUT3_L                      : 8
#      LUT4                        : 108
#      LUT4_D                      : 17
#      LUT4_L                      : 38
#      MUXCY                       : 63
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 82
#      FDCE                        : 53
#      FDCPE                       : 13
#      FDP                         : 5
#      FDPE                        : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 156
#      IBUF                        : 118
#      OBUF                        : 38
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     165  out of   1920     8%  
 Number of Slice Flip Flops:            82  out of   3840     2%  
 Number of 4 input LUTs:               307  out of   3840     7%  
 Number of bonded IOBs:                156  out of    141   110% (*) 
 Number of GCLKs:                        1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 82    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.091ns (Maximum Frequency: 164.177MHz)
   Minimum input arrival time before clock: 7.422ns
   Maximum output required time after clock: 5.932ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk_i'
Delay:               6.091ns (Levels of Logic = 4)
  Source:            sync_reset (FF)
  Destination:       state_count_0 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: sync_reset to state_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             18   0.626   1.066  sync_reset (sync_reset)
     LUT2:I1->O           12   0.479   0.865  _n01501 (_n0150)
     LUT4:I0->O           12   0.479   0.865  Ker530945 (CHOICE188)
     LUT4:I3->O            3   0.479   0.577  Mmux__n0036_Result<0>0 (CHOICE216)
     LUT4_L:I0->LO         1   0.479   0.000  Mmux__n0036_Result<0>32 (_n0036<0>)
     FDCPE:D                   0.176          state_count_0
    ----------------------------------------
    Total                      6.091ns (2.718ns logic, 3.373ns route)
                                       (44.6% logic, 55.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
Offset:              7.422ns (Levels of Logic = 5)
  Source:            zreset_i (PAD)
  Destination:       state_count_0 (FF)
  Destination Clock: clk_i rising

  Data Path: zreset_i to state_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.679   1.344  zreset_i_IBUF (zreset_i_IBUF)
     LUT2:I0->O           12   0.479   0.865  _n01501 (_n0150)
     LUT4:I0->O           12   0.479   0.865  Ker530945 (CHOICE188)
     LUT4:I3->O            3   0.479   0.577  Mmux__n0036_Result<0>0 (CHOICE216)
     LUT4_L:I0->LO         1   0.479   0.000  Mmux__n0036_Result<0>32 (_n0036<0>)
     FDCPE:D                   0.176          state_count_0
    ----------------------------------------
    Total                      7.422ns (3.771ns logic, 3.651ns route)
                                       (50.8% logic, 49.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
Offset:              5.932ns (Levels of Logic = 1)
  Source:            sync_reset_1 (FF)
  Destination:       sync_reset_o (PAD)
  Source Clock:      clk_i rising

  Data Path: sync_reset_1 to sync_reset_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             18   0.626   1.066  sync_reset_1 (sync_reset_1)
     OBUF:I->O                 4.240          sync_reset_o_OBUF (sync_reset_o)
    ----------------------------------------
    Total                      5.932ns (4.866ns logic, 1.066ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
CPU : 7.92 / 9.13 s | Elapsed : 8.00 / 9.00 s
 
--> 

Total memory usage is 70668 kilobytes


