=====
SETUP
-12.401
34.963
22.562
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
bm/n15_s7
25.393
25.683
flashController/n571_s22
26.575
26.838
clint_inst/n675_s27
28.253
28.515
bu/data_read_19_s2
31.113
31.375
bu/data_read_19_s0
33.265
33.528
bu/data_read_19_s
34.700
34.963
cpu_1/MEMWB_DMemOut_19_s0
34.963
=====
SETUP
-12.364
34.897
22.533
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.155
cpu_1/cpu_alu/unsigned_sub_4_s
16.155
16.205
cpu_1/cpu_alu/unsigned_sub_5_s
16.205
16.255
cpu_1/cpu_alu/unsigned_sub_6_s
16.255
16.305
cpu_1/cpu_alu/unsigned_sub_7_s
16.305
16.355
cpu_1/cpu_alu/unsigned_sub_8_s
16.355
16.405
cpu_1/cpu_alu/unsigned_sub_9_s
16.405
16.702
cpu_1/data_addr_Z_8_s37
17.438
17.899
cpu_1/data_addr_Z_8_s33
18.092
18.354
cpu_1/data_addr_Z_8_s25
18.512
19.028
cpu_1/data_addr_Z_8_s18
19.185
19.702
cpu_1/data_addr_Z_8_s16
20.738
21.199
cpu_1/data_addr_Z_8_s39
23.540
24.057
bu/btn_ren_Z_s3
25.724
25.987
bu/data_read_31_s20
27.404
27.865
bu/data_read_1_s2
33.688
34.103
bu/data_read_1_s0
34.105
34.632
bu/data_read_1_s
34.634
34.897
cpu_1/MEMWB_DMemOut_1_s0
34.897
=====
SETUP
-12.343
34.890
22.548
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
bm/n15_s7
25.393
25.683
flashController/n571_s22
26.575
26.838
clint_inst/n675_s27
28.253
28.515
bu/data_read_31_s7
29.638
29.900
bu/data_read_22_s0
32.888
33.414
bu/data_read_22_s
34.369
34.890
cpu_1/MEMWB_DMemOut_22_s0
34.890
=====
SETUP
-12.248
34.805
22.558
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
bm/n15_s7
25.393
25.683
flashController/n571_s22
26.575
26.838
clint_inst/n675_s27
28.253
28.515
bu/data_read_31_s7
29.638
29.900
bu/data_read_4_s0
33.444
33.859
bu/data_read_4_s
34.279
34.805
cpu_1/MEMWB_DMemOut_4_s0
34.805
=====
SETUP
-12.242
34.772
22.529
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.155
cpu_1/cpu_alu/unsigned_sub_4_s
16.155
16.205
cpu_1/cpu_alu/unsigned_sub_5_s
16.205
16.255
cpu_1/cpu_alu/unsigned_sub_6_s
16.255
16.305
cpu_1/cpu_alu/unsigned_sub_7_s
16.305
16.355
cpu_1/cpu_alu/unsigned_sub_8_s
16.355
16.405
cpu_1/cpu_alu/unsigned_sub_9_s
16.405
16.702
cpu_1/data_addr_Z_8_s37
17.438
17.899
cpu_1/data_addr_Z_8_s33
18.092
18.354
cpu_1/data_addr_Z_8_s25
18.512
19.028
cpu_1/data_addr_Z_8_s18
19.185
19.702
cpu_1/data_addr_Z_8_s16
20.738
21.199
cpu_1/data_addr_Z_8_s39
23.540
24.057
bu/btn_ren_Z_s3
25.724
25.987
bu/data_read_31_s20
27.404
27.865
bu/data_read_2_s2
32.382
32.644
bu/data_read_2_s0
32.647
33.173
bu/data_read_2_s
34.245
34.772
cpu_1/MEMWB_DMemOut_2_s0
34.772
=====
SETUP
-12.213
34.752
22.538
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
flashController/n1279_s3
25.569
26.095
usb/data_out_23_s7
26.985
27.512
bu/data_read_31_s24
28.777
29.042
bu/data_read_24_s5
30.598
30.860
bu/data_read_0_s0
33.960
34.487
bu/data_read_0_s
34.489
34.752
cpu_1/MEMWB_DMemOut_0_s0
34.752
=====
SETUP
-12.189
34.724
22.535
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
bm/n15_s7
25.393
25.683
flashController/n571_s22
26.575
26.838
clint_inst/n675_s27
28.253
28.515
bu/data_read_31_s7
29.638
29.900
bu/data_read_6_s0
32.370
32.892
bu/data_read_6_s
34.208
34.724
cpu_1/MEMWB_DMemOut_6_s0
34.724
=====
SETUP
-12.172
34.707
22.535
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.155
cpu_1/cpu_alu/unsigned_sub_4_s
16.155
16.205
cpu_1/cpu_alu/unsigned_sub_5_s
16.205
16.255
cpu_1/cpu_alu/unsigned_sub_6_s
16.255
16.305
cpu_1/cpu_alu/unsigned_sub_7_s
16.305
16.355
cpu_1/cpu_alu/unsigned_sub_8_s
16.355
16.405
cpu_1/cpu_alu/unsigned_sub_9_s
16.405
16.702
cpu_1/data_addr_Z_8_s37
17.438
17.899
cpu_1/data_addr_Z_8_s33
18.092
18.354
cpu_1/data_addr_Z_8_s25
18.512
19.028
cpu_1/data_addr_Z_8_s18
19.185
19.702
cpu_1/data_addr_Z_8_s16
20.738
21.199
cpu_1/data_addr_Z_8_s39
23.540
24.057
bu/btn_ren_Z_s3
25.724
25.987
bu/data_read_31_s20
27.404
27.865
bu/data_read_17_s2
33.495
33.758
bu/data_read_17_s0
33.760
34.287
bu/data_read_17_s
34.444
34.707
cpu_1/MEMWB_DMemOut_17_s0
34.707
=====
SETUP
-12.165
34.694
22.529
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.155
cpu_1/cpu_alu/unsigned_sub_4_s
16.155
16.205
cpu_1/cpu_alu/unsigned_sub_5_s
16.205
16.255
cpu_1/cpu_alu/unsigned_sub_6_s
16.255
16.305
cpu_1/cpu_alu/unsigned_sub_7_s
16.305
16.355
cpu_1/cpu_alu/unsigned_sub_8_s
16.355
16.405
cpu_1/cpu_alu/unsigned_sub_9_s
16.405
16.702
cpu_1/data_addr_Z_8_s37
17.438
17.899
cpu_1/data_addr_Z_8_s33
18.092
18.354
cpu_1/data_addr_Z_8_s25
18.512
19.028
cpu_1/data_addr_Z_8_s18
19.185
19.702
cpu_1/data_addr_Z_8_s16
20.738
21.199
cpu_1/data_addr_Z_8_s39
23.540
24.057
bu/btn_ren_Z_s3
25.724
25.987
bu/data_read_31_s20
27.404
27.865
bu/data_read_29_s2
33.498
33.760
bu/data_read_29_s0
33.763
34.053
bu/data_read_29_s
34.233
34.694
cpu_1/MEMWB_DMemOut_29_s0
34.694
=====
SETUP
-12.147
34.692
22.544
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
bm/n15_s7
25.393
25.683
flashController/n571_s22
26.575
26.838
clint_inst/n675_s27
28.253
28.515
bu/data_read_31_s7
29.638
29.900
bu/data_read_25_s0
32.288
32.809
bu/data_read_25_s
34.165
34.692
cpu_1/MEMWB_DMemOut_25_s0
34.692
=====
SETUP
-12.066
34.604
22.538
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
bm/n15_s7
25.393
25.683
flashController/n571_s22
26.575
26.838
clint_inst/n675_s27
28.253
28.515
bu/data_read_18_s2
31.447
31.944
bu/data_read_18_s0
31.947
32.444
bu/data_read_18_s
34.143
34.604
cpu_1/MEMWB_DMemOut_18_s0
34.604
=====
SETUP
-12.053
34.595
22.542
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
flashController/n1279_s3
25.569
26.095
usb/data_out_23_s7
26.985
27.512
bu/data_read_31_s24
28.777
29.042
bu/data_read_24_s5
30.598
30.860
bu/data_read_24_s0
33.560
34.077
bu/data_read_24_s
34.079
34.595
cpu_1/MEMWB_DMemOut_24_s0
34.595
=====
SETUP
-12.051
34.340
22.289
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_26_s0
34.340
=====
SETUP
-12.051
34.340
22.289
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_27_s0
34.340
=====
SETUP
-12.051
34.340
22.289
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_28_s0
34.340
=====
SETUP
-12.051
34.340
22.289
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_30_s0
34.340
=====
SETUP
-12.037
34.338
22.301
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_2_s0
34.338
=====
SETUP
-12.037
34.338
22.301
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_24_s0
34.338
=====
SETUP
-12.037
34.338
22.301
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_29_s0
34.338
=====
SETUP
-12.034
34.340
22.306
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_9_s0
34.340
=====
SETUP
-12.034
34.340
22.306
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_10_s0
34.340
=====
SETUP
-12.034
34.340
22.306
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_14_s0
34.340
=====
SETUP
-12.034
34.340
22.306
clk_ibuf
0.000
0.683
cpu_1/MEMWB_ALUOut_1_s0
2.597
2.980
cpu_1/wRegData_31_s7
5.397
5.859
cpu_1/wRegData_31_s1
5.861
6.276
cpu_1/wRegData_11_s0
7.644
7.909
cpu_1/ALUInA_11_s1
9.482
9.999
cpu_1/ALUInA_11_s0
10.729
11.250
cpu_1/cpu_alu/n51_s7
14.039
14.301
cpu_1/cpu_alu/n53_s9
14.306
14.822
ppu_inst/n33491_s15
17.590
18.106
ppu_inst/n33491_s11
18.244
18.506
cpu_1/n4601_s7
19.544
20.060
cpu_1/n4601_s4
20.964
21.425
bu/data_read_31_s14
22.445
22.971
bu/data_read_31_s3
24.738
25.259
ppu_inst/n33525_s1
27.151
27.416
usb/data_out_23_s6
28.718
29.244
usb/data_out_23_s3
30.486
31.003
usb/n784_s1
32.980
33.395
usb/temp_data_out_15_s0
34.340
=====
SETUP
-12.018
34.565
22.548
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
bm/n15_s7
25.393
25.683
flashController/n571_s22
26.575
26.838
clint_inst/n675_s27
28.253
28.515
bu/data_read_31_s7
29.638
29.900
bu/data_read_21_s0
32.379
32.840
bu/data_read_21_s
34.039
34.565
cpu_1/MEMWB_DMemOut_21_s0
34.565
=====
SETUP
-12.017
34.549
22.533
clk_ibuf
0.000
0.683
cpu_1/EXMEM_csr_addr_3_s3
2.600
2.982
cpu_1/control_bypass_ex/n52_s0
5.306
5.862
cpu_1/control_bypass_ex/n53_s0
5.862
5.912
cpu_1/control_bypass_ex/n54_s0
5.912
5.962
cpu_1/control_bypass_ex/n55_s0
5.962
6.012
cpu_1/control_bypass_ex/n56_s0
6.012
6.062
cpu_1/control_bypass_ex/n57_s0
6.062
6.112
cpu_1/control_bypass_ex/n58_s0
6.112
6.162
cpu_1/control_bypass_ex/n59_s0
6.162
6.212
cpu_1/control_bypass_ex/n60_s0
6.212
6.262
cpu_1/n4701_s7
8.440
8.702
cpu_1/n4701_s4
8.705
9.221
cpu_1/ALUInB_2_s7
10.740
11.002
cpu_1/ALUInB_2_s3
11.005
11.526
cpu_1/ALUInB_2_s1
13.267
13.530
cpu_1/cpu_alu/unsigned_sub_2_s
15.613
16.105
cpu_1/cpu_alu/unsigned_sub_3_s
16.105
16.407
cpu_1/data_addr_Z_3_s33
17.143
17.408
cpu_1/data_addr_Z_3_s27
17.545
17.810
cpu_1/data_addr_Z_3_s19
18.138
18.428
cpu_1/data_addr_Z_3_s16
20.143
20.433
cpu_1/data_addr_Z_3_s39
23.554
23.817
bm/n15_s7
25.393
25.683
flashController/n571_s22
26.575
26.838
clint_inst/n675_s27
28.253
28.515
bu/data_read_31_s7
29.638
29.900
bu/data_read_30_s0
32.299
32.589
bu/data_read_30_s
34.052
34.549
cpu_1/MEMWB_DMemOut_30_s0
34.549
=====
HOLD
-0.066
2.620
2.686
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/dpi_s0
2.620
=====
HOLD
-0.062
2.618
2.680
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_0_s0
2.618
=====
HOLD
-0.062
2.618
2.680
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_13_s0
2.618
=====
HOLD
-0.062
2.613
2.675
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/dmid_s0
2.613
=====
HOLD
-0.060
2.624
2.684
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_7_s0
2.624
=====
HOLD
-0.060
2.624
2.684
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_8_s0
2.624
=====
HOLD
-0.060
2.624
2.684
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_9_s0
2.624
=====
HOLD
-0.060
2.624
2.684
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_10_s0
2.624
=====
HOLD
-0.060
2.624
2.684
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_11_s0
2.624
=====
HOLD
-0.060
2.624
2.684
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_12_s0
2.624
=====
HOLD
-0.059
2.597
2.655
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/ukprdyd_s0
2.597
=====
HOLD
-0.059
2.597
2.655
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/ukprdy_s0
2.597
=====
HOLD
-0.058
2.618
2.676
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/dmi_s0
2.618
=====
HOLD
-0.057
2.602
2.658
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/conct_7_s0
2.602
=====
HOLD
-0.057
2.602
2.658
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/conct_8_s0
2.602
=====
HOLD
-0.057
2.602
2.658
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/conct_9_s0
2.602
=====
HOLD
-0.057
2.602
2.658
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/conct_10_s0
2.602
=====
HOLD
-0.057
2.602
2.658
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/conct_11_s0
2.602
=====
HOLD
-0.057
2.602
2.658
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/conct_12_s0
2.602
=====
HOLD
-0.056
2.617
2.673
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/save_s0
2.617
=====
HOLD
-0.056
2.624
2.680
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_1_s0
2.624
=====
HOLD
-0.056
2.624
2.680
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_2_s0
2.624
=====
HOLD
-0.056
2.624
2.680
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_3_s0
2.624
=====
HOLD
-0.056
2.624
2.680
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_4_s0
2.624
=====
HOLD
-0.056
2.624
2.680
clk_ibuf
0.000
0.675
reset_s2
1.372
1.516
usb/usb_host/ukp/interval_5_s0
2.624
