library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

ENTITY Mand IS
	PORT(
			A, B: IN STD_LOGIC;
			R: OUT STD_LOGIC
		);
END Mand;

ARQUITECTURE pure_logic OF Mand IS
BEGIN
		R<= (A AND B)
END pure_logic;