--- a/drivers/net/phy/realtek/realtek_main.c
+++ b/drivers/net/phy/realtek/realtek_main.c
@@ -575,6 +575,66 @@
 	return 0;
 }
 
+/* RTL8261BE – 10GBASE-T / USXGMII copper/SFP PHY
+ * Uses C45 PMAPMD/PCS/AN and vendor MMD30 ("TOP") like RTL8261N.
+ */
+static int rtl8261be_c45_init(struct phy_device *phydev)
+{
+	u16 val;
+
+	if (!phydev->is_c45)
+		return 0;
+
+	/* PMAPMD Device Identifier 2 (MMD1.0x0003):
+	 * Realtek OUI low + model number = 0x323f, model = 0x2f in bits 9:4.
+	 */
+	val = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, 0x0003);
+	if (val < 0)
+		return val;
+
+	/* TOP package model: 0x8261 in MMD30.0x0103 for 8261 family. */
+	val = phy_read_mmd(phydev, MDIO_MMD_VEND1, 0x0103);
+	if (val < 0)
+		return val;
+
+	if ((val & 0xfff0) != 0x8260)
+		return 0;	/* some other Realtek 10G PHY */
+
+	phydev_info(phydev,
+		    "Realtek RTL8261BE family PHY detected, enabling SFP/USXGMII init\n");
+
+	/* PMAPMD Control (MMD1.0x0000): reset. */
+	val = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_CTRL1);
+	if (val < 0)
+		return val;
+
+	val |= MDIO_CTRL1_RESET;
+	phy_write_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_CTRL1, val);
+
+	if (phy_read_mmd_poll_timeout(phydev, MDIO_MMD_PMAPMD,
+				      MDIO_CTRL1, val,
+				      !(val & MDIO_CTRL1_RESET),
+				      5000, 100000, true))
+		phydev_warn(phydev, "RTL8261BE PMA reset timed out\n");
+
+	/* PCS Control: clear low-power, let generic code handle speed. */
+	val = phy_read_mmd(phydev, MDIO_MMD_PCS, MDIO_CTRL1);
+	if (val >= 0) {
+		val &= ~MDIO_CTRL1_LPOWER;
+		phy_write_mmd(phydev, MDIO_MMD_PCS, MDIO_CTRL1, val);
+	}
+
+	/* SerDes global config: HSIINV=1, HSOINV=0 (MMD30.0x00C1). */
+	val = BIT(6);
+	phy_write_mmd(phydev, MDIO_MMD_VEND1, 0x00c1, val);
+
+	/* AN Control (MMD7.0x0000): enable + restart AN. */
+	phy_write_mmd(phydev, MDIO_MMD_AN, MDIO_CTRL1,
+		      MDIO_AN_CTRL1_ENABLE | MDIO_AN_CTRL1_RESTART);
+
+	return 0;
+}
+
 static int rtl8211c_config_init(struct phy_device *phydev)
 {
 	/* RTL8211C has an issue when operating in Gigabit slave mode */
@@ -2049,6 +2109,18 @@
 	return IRQ_HANDLED;
 }
 
+static int rtl8261c_config_init(struct phy_device *phydev)
+{
+	int ret;
+
+	/* RTL8261 family (including BE) – SFP/USXGMII init */
+	ret = rtl8261be_c45_init(phydev);
+	if (ret)
+		return ret;
+
+	return 0;
+}
+
 static struct phy_driver realtek_drvs[] = {
 	{
 		PHY_ID_MATCH_EXACT(0x00008201),
@@ -2278,6 +2350,21 @@
 		.read_page      = rtl821x_read_page,
 		.write_page     = rtl821x_write_page,
 	}, {
+		PHY_ID_MATCH_EXACT(RTL_8261C),
+		.name		= "RTL8261C/BE 10G PHY",
+		.flags		= PHY_IS_INTERNAL,
+		.probe		= rtl822x_probe,
+		.get_features   = rtl822x_get_features,
+		.config_init    = rtl8261c_config_init,
+		.config_aneg    = rtl822x_config_aneg,
+		.read_status    = rtl822x_read_status,
+		.suspend        = genphy_suspend,
+		.resume         = rtlgen_resume,
+		.read_page      = rtl821x_read_page,
+		.write_page     = rtl821x_write_page,
+		.read_mmd	= rtl822x_read_mmd,
+		.write_mmd	= rtl822x_write_mmd,
+	}, {
 		.match_phy_device = rtl_internal_nbaset_match_phy_device,
 		.name           = "Realtek Internal NBASE-T PHY",
 		.flags		= PHY_IS_INTERNAL,
