<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
  "http://www.w3.org/TR/html4/strict.dtd" >
<!--===================================================================-->
<!-- Christopher Torng Homepage                                       -->
<!--===================================================================-->

<html>

<head>
  <title>Christopher Torng</title>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="robots" content="all">
  <meta name="author" content="Christopher Torng">

  <!-- Tells browser to set website width in px to device width -->
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <!-- <link rel="shortcut icon" type="image/x-icon" href="stanford.ico" /> -->
  <link rel="stylesheet" type="text/css" media="screen" href="ctorng.css"/>
  <link rel="apple-touch-icon" href="apple-touch-icon.png">

  <!-- Open Graph -->

  <meta property="og:locale"    content="en_US">
  <meta property="og:url"       content="https://ctorng.com/research" />
  <meta property="og:type"      content="website" />
  <meta property="og:title"     content="Research" />
  <meta property="og:site_name" content="Christopher Torng" />
  <meta property="og:description" content="Research" />
</head>

<body class="onecolumn">

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!-- Header                                                            -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->

<div id="header">
  <div id="header-uname">
    <div id="header-uname-inner">
      <h1>Christopher Torng</h1>
    </div>
  </div>
  <div id="header-nav">
    <div id="header-nav-inner">
      <ul>
        <li><a href="index.html">Home</a></li>
        <!--<li><a href="news.html">News</a></li>-->
        <li><a href="research.html">Research</a></li>
        <li><a href="publications.html">Publications</a></li>
        <li><a href="teaching.html">Teaching</a></li>
        <li><a href="chips.html">Chips</a></li>
        <!--<li><a href="cv.html">CV</a></li>-->
      </ul>
      <div class="float-fix"></div>
    </div>
  </div>
</div>

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!-- Content                                                       -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->

<div id="content">
<div id="content-inner">

<!-- ...............................................................
 Current Research Projects
.................................................................... -->

<div id="content-header"><h1 class="center">Current Research Projects</h1></div>

<!--
To combat some of these challenges, I lead the development of <a href="https://github.com/mflowgen/mflowgen">mflowgen</a>, an open-source tool for integrating agile design principles into ASIC and FPGA design flows.
-->

<br><br>
<ul class="tightlist">
  <li>Building Agile Hardware Flows with Accelerator-Compiler Co-Design</li>
  <ul class="tightlist">
    <li>TECS 2022,
        Hot Chips 2022,
        VLSI 2022,
        <a href="https://doi.org/10.1109/DAC18072.2020.9218553">DAC 2020</a>
    </li>
  </ul>
  <br>
  <li>Open and Agile Physical Design Flow Tools</li>
  <ul class="tightlist">
    <li>DAC 2022</li>
  </ul>
  <br>
  <li>Accelerating Advanced Cryptography and Verifiable Delay Functions</li>
  <ul class="tightlist">
    <li>CHES 2022</li>
  </ul>
</ul>
<br><br>

<!-- <p>LTA?</p> -->

<!-- ...............................................................
 Previous Research Projects
.................................................................... -->

<div id="content-header"><h1 class="center">Previous Research Projects</h1></div>

<!--
<h2 class="dashed"><b>Ultra-Elastic CGRAs: Enabling Fine-Grain Power Control for CGRAs with Reduced Design Effort</b></h2>
-->

<h2 class="dashed"><b>Efficient Task-Based Parallel Runtimes</b></h2>

<center>
  <br>
  <img src=images/project-icon-runtimes.png height=150>
  <br>
  <br>
</center>

<p>Task-based parallel runtimes underpin the parallelization of frameworks for machine learning, graph analytics, and other domains. State-of-the-art graph analytics frameworks like GraphIt and Ligra are designed on top of these runtimes to enable efficient task distribution using dynamic work-stealing algorithms. My work has improved the performance and energy efficiency of these runtimes with a cross-stack approach that exposes runtime-level information to the hardware to control architecture- and VLSI-level mechanisms (<b><a href="https://doi.org/10.1109/ISCA.2016.14">ISCA 2016</a></b>). However, walls of abstraction often make it challenging to pass information through layers of the computing stack. I worked on a systematic approach to convey the abstraction of a "task" from the runtime directly to the underlying hardware (<b><a href="https://doi.org/10.1145/3123939.3136952">MICRO 2017</a></b>). I designed and fabricated <a href="chips.html#brgtc2"><i>BRGTC2</i></a>, a 6.7M-transistor chip in TSMC 28nm, to collect performance, area, and energy numbers in an advanced technology node to support future research projects based on hardware acceleration for task-based parallel runtimes (<b><a href="pdfs/torng-brgtc2-riscvday2018.pdf">RISCV 2018</a></b>).</p>

<br>
<br>

<h2 class="dashed"><b>Integrated Voltage Regulation</b></h2>

<center>
  <br>
  <img src=images/project-icon-ivr.png height=225>
  <br>
  <br>
</center>

<p>Voltage regulators are responsible for efficiently converting one voltage level into another (e.g., board-level to chip-level). Recent technology trends are making it feasible to replace discrete voltage regulators with integrated voltage regulators, which can significantly reduce system cost by eliminating expensive board-level components. These enabling trends include energy storage elements with better energy densities as well as faster on-chip switches with lower parasitic losses. However, integrated voltage regulators are very large (e.g., similar area as the core it supplies). Together with my colleagues in the circuits field, I applied an architecture-circuit co-design approach to develop a novel technique that dynamically shares capacitance across multiple loads for a 40% reduction in regulator area while still enabling fine-grain DVFS (<b><a href="https://doi.org/10.1109/MICRO.2014.52">MICRO 2014</a></b>). I also contributed to the fabrication of a <a href="chips.html#dcs">switched-capacitor-based prototype in 65nm CMOS</a> resulting in a journal publication in a top-tier circuits venue (<b><a href="https://doi.org/10.1109/TCSI.2017.2767585">IEEE TCAS I 2018</a></b>).</p>

<br>
<br>

<h2 class="dashed"><b>Celerity SoC and Rapid ASIC Design</b></h2>

<center>
  <br>
<a href="images/celerity.png">
  <img src=images/celerity-icon.png height=150>
</a><br><b>Celerity (2017)</b>
  <br>
  <br>
</center>

<p>Rising SoC design costs have created a formidable barrier to hardware design when using traditional design tools and methodologies. It is exceedingly difficult for small teams with a limited workforce to build meaningfully complex chips. I have been involved in a range of efforts to reduce the costs and challenges of ASIC design for small teams based on productive toolflows and open-source hardware. I was the Cornell University student lead on the <a href="chips.html#celerity">Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric</a> resulting in top-tier publications in chip-design venues (<b><a href="pdfs/ajayi-celerity-slides-hotchips2017.pdf">Hot Chips 2017</a></b>, <b><a href="https://doi.org/10.23919/VLSIC.2019.8778031">VLSIC 2019</a></b>), architecture venues (<b><a href="https://doi.org/10.1109/MM.2018.022071133">IEEE Micro 2018</a></b>), and various workshops. I was also the project lead for <a href="chips.html#brgtc1">BRGTC1</a> and <a href="chips.html#brgtc2">BRGTC2</a>, which are silicon prototypes in IBM 130nm and TSMC 28nm designed and implemented using a new open-source Python-based hardware modeling framework called PyMTL developed by my research group. Finally, I contributed to an effort at NVIDIA Research on a modular digital VLSI flow for high-productivity SoC design based on high-level synthesis tools (<b><a href="https://doi.org/10.1109/DAC.2018.8465897">DAC 2018</a></b>).</p>

</div>
</div>
<div id="copyright"> <p>Â© 2021 Christopher Torng. Hosted by <a
     href="https://pages.github.com" target="_blank">GitHub Pages</a>.</p>
</div>
</body>
</html>

