#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */

/* Type definitions */
typedef  int /*<<< orphan*/  rtx ;

/* Variables and functions */
 int /*<<< orphan*/  CPU_POWER4 ; 
 int /*<<< orphan*/  CPU_POWER5 ; 
 int /*<<< orphan*/  CPU_PPC603 ; 
 int /*<<< orphan*/  CPU_PPC604 ; 
 int /*<<< orphan*/  CPU_PPC604E ; 
 int /*<<< orphan*/  CPU_PPC620 ; 
 int /*<<< orphan*/  CPU_PPC630 ; 
 int /*<<< orphan*/  CPU_PPC7400 ; 
 int /*<<< orphan*/  CPU_PPC7450 ; 
 int /*<<< orphan*/  CPU_PPC750 ; 
 scalar_t__ FUNC0 (int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC1 (int /*<<< orphan*/ ) ; 
 scalar_t__ FUNC2 (int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC3 (int /*<<< orphan*/ ) ; 
 scalar_t__ MEM ; 
 int /*<<< orphan*/  FUNC4 (int /*<<< orphan*/ ) ; 
 scalar_t__ FUNC5 (int /*<<< orphan*/ ) ; 
 scalar_t__ SET ; 
 int /*<<< orphan*/  TARGET_POWER ; 
#define  TYPE_BRANCH 129 
 int TYPE_CMP ; 
 int TYPE_COMPARE ; 
 int TYPE_CR_LOGICAL ; 
 int TYPE_DELAYED_COMPARE ; 
 int TYPE_DELAYED_CR ; 
 int TYPE_FPCOMPARE ; 
 int TYPE_IMUL_COMPARE ; 
#define  TYPE_JMPREG 128 
 int TYPE_LMUL_COMPARE ; 
 int /*<<< orphan*/  FUNC6 (int /*<<< orphan*/ ,int) ; 
 int FUNC7 (int /*<<< orphan*/ ) ; 
 scalar_t__ FUNC8 (int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  rs6000_cpu_attr ; 
 scalar_t__ rs6000_sched_groups ; 

__attribute__((used)) static int
FUNC9 (rtx insn, rtx link, rtx dep_insn, int cost)
{
  if (! FUNC8 (insn))
    return 0;

  if (FUNC5 (link) != 0)
    return 0;

  if (FUNC5 (link) == 0)
    {
      /* Data dependency; DEP_INSN writes a register that INSN reads
	 some cycles later.  */

      /* Separate a load from a narrower, dependent store.  */
      if (rs6000_sched_groups
	  && FUNC0 (FUNC4 (insn)) == SET
	  && FUNC0 (FUNC4 (dep_insn)) == SET
	  && FUNC0 (FUNC6 (FUNC4 (insn), 1)) == MEM
	  && FUNC0 (FUNC6 (FUNC4 (dep_insn), 0)) == MEM
	  && (FUNC2 (FUNC1 (FUNC6 (FUNC4 (insn), 1)))
	      > FUNC2 (FUNC1 (FUNC6 (FUNC4 (dep_insn), 0)))))
	return cost + 14;

      switch (FUNC7 (insn))
	{
	case TYPE_JMPREG:
	  /* Tell the first scheduling pass about the latency between
	     a mtctr and bctr (and mtlr and br/blr).  The first
	     scheduling pass will not know about this latency since
	     the mtctr instruction, which has the latency associated
	     to it, will be generated by reload.  */
	  return TARGET_POWER ? 5 : 4;
	case TYPE_BRANCH:
	  /* Leave some extra cycles between a compare and its
	     dependent branch, to inhibit expensive mispredicts.  */
	  if ((rs6000_cpu_attr == CPU_PPC603
	       || rs6000_cpu_attr == CPU_PPC604
	       || rs6000_cpu_attr == CPU_PPC604E
	       || rs6000_cpu_attr == CPU_PPC620
	       || rs6000_cpu_attr == CPU_PPC630
	       || rs6000_cpu_attr == CPU_PPC750
	       || rs6000_cpu_attr == CPU_PPC7400
	       || rs6000_cpu_attr == CPU_PPC7450
	       || rs6000_cpu_attr == CPU_POWER4
	       || rs6000_cpu_attr == CPU_POWER5)
	      && FUNC8 (dep_insn)
	      && (FUNC3 (dep_insn) >= 0)
	      && (FUNC7 (dep_insn) == TYPE_CMP
		  || FUNC7 (dep_insn) == TYPE_COMPARE
		  || FUNC7 (dep_insn) == TYPE_DELAYED_COMPARE
		  || FUNC7 (dep_insn) == TYPE_IMUL_COMPARE
		  || FUNC7 (dep_insn) == TYPE_LMUL_COMPARE
		  || FUNC7 (dep_insn) == TYPE_FPCOMPARE
		  || FUNC7 (dep_insn) == TYPE_CR_LOGICAL
		  || FUNC7 (dep_insn) == TYPE_DELAYED_CR))
	    return cost + 2;
	default:
	  break;
	}
      /* Fall out to return default cost.  */
    }

  return cost;
}