Created 2023-01-10 09:40:08.275039

----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 4


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 1
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = bulk
  switch_type = pass_transistor
  vdd = 0.8
  vsram = 1.0
  vsram_n = 0.0
  gate_length = 22
  min_tran_width = 45
  min_width_tran_area = 33864
  sram_cell_area = 4.0
  model_path = /autofs/fs1.ece/fs1.eecg.vaughn/morestep/COFFE/spice_models/ptm_22nm_bulk_hp.l
  model_library = 22NM_BULK_HP
  metal = [(0.054825, 0.000175), (0.007862, 0.000215), (0.02924, 0.000139), (0.227273, 0.0)]


|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160.0
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 10

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

  RAM LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25.0:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0.0
  Number of MUXes per tile: 63
  Number of SRAM cells per MUX: 10

|------------------------------------------------------------------------------|


|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit                    Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                        1.808        179.0        179.0        178.7        29.050000000000004    
  sb_mux(with sram)             2.757        179.0        179.0        178.7        29.050000000000004    
  cb_mux                        3.499        123.8        123.8        123.7        3.19
  cb_mux(with sram)             5.667        123.8        123.8        123.7        3.19
  local_mux                     1.197        71.17        71.12        71.17        0.8907
  local_mux(with sram)          2.552        71.17        71.12        71.17        0.8907
  local_ble_output(with sram)   0.791        111.1        111.1        111.0        3.3230000000000004
  general_ble_output(with sram) 0.567        32.1         32.1         32.08        1.481
  ff                            1.228        n/a          n/a          n/a          n/a
  lut (with sram)               29.491       164.3        164.3        163.6        n/a                   
  lut_a                         n/a          171.1        171.1        164.5        5.013                 
  lut_a_driver                  0.325        14.04        14.04        14.04        1.9620000000000002    
  lut_a_driver_not              0.436        19.63        19.63        19.61        1.718                 
  lut_b                         n/a          170.7        170.7        157.6        4.91                  
  lut_b_driver                  0.307        14.13        14.12        14.13        1.7349999999999999    
  lut_b_driver_not              0.4          20.0         20.0         20.0         1.724                 
  lut_c                         n/a          147.3        147.3        135.6        4.771                 
  lut_c_driver                  0.97         29.64        29.64        29.63        2.9320000000000004    
  lut_c_driver_not              0.306        34.67        34.67        34.67        1.045                 
  lut_d                         n/a          90.51        90.51        80.23        3.487                 
  lut_d_driver                  0.214        14.11        14.11        14.1         1.0290000000000001    
  lut_d_driver_not              0.279        21.44        21.44        21.43        1.062                 
  lut_e                         n/a          89.53        89.53        70.35        3.232                 
  lut_e_driver                  0.168        15.45        15.39        15.45        0.7752                
  lut_e_driver_not              0.242        22.39        22.39        22.38        0.7857999999999999    
  lut_f                         n/a          81.8         81.8         55.87        2.9720000000000004    
  lut_f_driver                  0.166        12.78        12.78        12.76        0.6079000000000001    
  lut_f_driver_not              0.262        18.84        18.83        18.84        0.7172000000000001    
  ram_local_mux                 179.831      38.75        38.55        38.75        0.5526000000000001    
  Row Decoder                 46.929       123.54       n/m          n/m          n/m                   
  Column Decoder              50.234       124.8        122.8        124.8        12.010000000000002    
  Configurable Decoder        22.829       140.04       n/m          n/m          n/m                   
  CD driver delay             n/a          147.6        n/m          n/m          n/m                   
  Output Crossbar             91.846       74.05        55.2         74.05        2.44                  
  sense amp                   88.965       386.1        386.1        386.1        0.4223                
  precharge                   157.502      151.8        151.8        151.8        2.7319999999999998    
  Write driver                91.491       249.9        193.8        249.9        3.7620000000000005    
  Wordline driver             66.56        235.4        235.4        235.4        8.873                 
  Level Shifter               0.37         32.3         32.3         32.3         0.22600000000000003   


  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              1188.022            100%
  LUT               335.666             28.254%
  FF                12.275              1.033%
  BLE output        19.239              1.619%
  Local mux         153.119             12.889%
  Connection block  226.665             19.079%
  Switch block      441.058             37.125%

  RAM AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of RAM tile area
  RAM               4797.554            100.0%
  RAM Local Mux     179.831             3.748%
  Level Shifters    23.318              0.486%
  Decoder           93.858              1.956%
  WL driver         133.121             2.775%
  Column Decoder    100.468             2.094%
  Configurable Dec  45.658              0.952%
  Output CrossBar   91.846              1.914%
  Precharge Total   157.502             3.283%
  Write Drivers     91.491              1.907%
  Sense Amp Total   88.965              1.854%
  Memory Cells      2774.139            57.824%
  RAM Routing       1017.357            21.206%
  RAM CB            311.664             6.496%
  RAM SB            705.693             14.709%

  VPR DELAYS
  ----------
  Path                                            Delay (ps)
  Tdel (routing switch)                           1.79e-10
  T_ipin_cblock (connection block mux)            1.238e-10
  CLB input -> BLE input (local CLB routing)      7.117e-11
  LUT output -> BLE input (local feedback)        1.111e-10
  LUT output -> CLB output (logic block output)   3.21e-11
  lut_a                                           1.9073000000000002e-10
  lut_b                                           1.907e-10
  lut_c                                           1.8197e-10
  lut_d                                           1.1195000000000001e-10
  lut_e                                           1.1192e-10
  lut_f                                           1.0064e-10
  RAM block frequency                             8.6735e-10

  VPR AREAS
  ----------
  grid_logic_tile_area                            15364.38875876113
  ipin_mux_trans_size (connection block mux)      1.2559575028878802
  mux_trans_size (routing switch)                 1.741
  buf_size (routing switch)                       25.992171023276693

  SUMMARY
  -------
  Tile Area                            1188.02 um^2
  Representative Critical Path Delay   128.42 ps
  Cost (area^1 x delay^1)              0.15257

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 229886
Total time elapsed: 10 hours 59 minutes 59 seconds


