{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653917139480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653917139480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 18:25:39 2022 " "Processing started: Mon May 30 18:25:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653917139480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917139480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscvProcessor -c RiscvProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscvProcessor -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917139480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653917140105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653917140105 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 RiscvProcessor.v(53) " "Verilog HDL Expression warning at RiscvProcessor.v(53): truncated literal to match 3 bits" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvprocessor.v 3 3 " "Found 3 design units, including 3 entities, in source file riscvprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RiscvProcessor " "Found entity 1: RiscvProcessor" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917153796 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917153796 ""} { "Info" "ISGN_ENTITY_NAME" "3 alucontrol " "Found entity 3: alucontrol" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917153796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917153796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917153796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917153796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(10) " "Verilog HDL warning at data_memory.v(10): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/data_memory.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917153796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917153796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUop RiscvProcessor.v(17) " "Verilog HDL Implicit Net warning at RiscvProcessor.v(17): created implicit net for \"ALUop\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dwrite_data RiscvProcessor.v(71) " "Verilog HDL Implicit Net warning at RiscvProcessor.v(71): created implicit net for \"dwrite_data\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wd RiscvProcessor.v(72) " "Verilog HDL Implicit Net warning at RiscvProcessor.v(72): created implicit net for \"wd\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917153796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RiscvProcessor " "Elaborating entity \"RiscvProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data RiscvProcessor.v(22) " "Verilog HDL or VHDL warning at RiscvProcessor.v(22): object \"write_data\" assigned a value but never read" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(47) " "Verilog HDL Case Statement warning at RiscvProcessor.v(47): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(48) " "Verilog HDL Case Statement warning at RiscvProcessor.v(48): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(49) " "Verilog HDL Case Statement warning at RiscvProcessor.v(49): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(50) " "Verilog HDL Case Statement warning at RiscvProcessor.v(50): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(51) " "Verilog HDL Case Statement warning at RiscvProcessor.v(51): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(52) " "Verilog HDL Case Statement warning at RiscvProcessor.v(52): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 "|RiscvProcessor"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "RiscvProcessor.v(53) " "Verilog HDL Case Statement warning at RiscvProcessor.v(53): case item expression covers a value already covered by a previous case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1653917153842 "|RiscvProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:U1 " "Elaborating entity \"control\" for hierarchy \"control:U1\"" {  } { { "RiscvProcessor.v" "U1" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(112) " "Verilog HDL Case Statement warning at RiscvProcessor.v(112): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 112 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|control:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop RiscvProcessor.v(110) " "Verilog HDL Always Construct warning at RiscvProcessor.v(110): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] RiscvProcessor.v(110) " "Inferred latch for \"aluop\[0\]\" at RiscvProcessor.v(110)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] RiscvProcessor.v(110) " "Inferred latch for \"aluop\[1\]\" at RiscvProcessor.v(110)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] RiscvProcessor.v(110) " "Inferred latch for \"aluop\[2\]\" at RiscvProcessor.v(110)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[3\] RiscvProcessor.v(110) " "Inferred latch for \"aluop\[3\]\" at RiscvProcessor.v(110)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|control:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:U2 " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:U2\"" {  } { { "RiscvProcessor.v" "U2" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(139) " "Verilog HDL Case Statement warning at RiscvProcessor.v(139): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(149) " "Verilog HDL Case Statement warning at RiscvProcessor.v(149): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 149 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(158) " "Verilog HDL Case Statement warning at RiscvProcessor.v(158): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 158 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(166) " "Verilog HDL Case Statement warning at RiscvProcessor.v(166): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 166 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(167) " "Verilog HDL Case Statement warning at RiscvProcessor.v(167): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 167 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(168) " "Verilog HDL Case Statement warning at RiscvProcessor.v(168): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 168 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(169) " "Verilog HDL Case Statement warning at RiscvProcessor.v(169): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 169 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(170) " "Verilog HDL Case Statement warning at RiscvProcessor.v(170): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 170 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(171) " "Verilog HDL Case Statement warning at RiscvProcessor.v(171): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 171 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(165) " "Verilog HDL Case Statement warning at RiscvProcessor.v(165): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 165 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(178) " "Verilog HDL Case Statement warning at RiscvProcessor.v(178): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 178 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(133) " "Verilog HDL Case Statement warning at RiscvProcessor.v(133): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_to_alu RiscvProcessor.v(133) " "Verilog HDL Always Construct warning at RiscvProcessor.v(133): inferring latch(es) for variable \"out_to_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[0\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[0\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[1\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[1\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[2\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[2\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[3\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[3\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[4\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[4\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[5\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[5\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:U4 " "Elaborating entity \"register_file\" for hierarchy \"register_file:U4\"" {  } { { "RiscvProcessor.v" "U4" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register_file.v(10) " "Verilog HDL assignment warning at register_file.v(10): truncated value with size 32 to match size of target (1)" {  } { { "register_file.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|register_file:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register_file.v(11) " "Verilog HDL assignment warning at register_file.v(11): truncated value with size 32 to match size of target (1)" {  } { { "register_file.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|register_file:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k register_file.v(13) " "Verilog HDL Always Construct warning at register_file.v(13): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|register_file:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_unit\"" {  } { { "RiscvProcessor.v" "alu_unit" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 ""}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "ALU.v(90) " "Verilog HDL error at ALU.v(90): unsized constants are not allowed in concatenations" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 90 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "869 32 ALU.v(90) " "Verilog HDL assignment warning at ALU.v(90): truncated value with size 869 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|ALU:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wd ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"wd\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|ALU:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|ALU:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 "|RiscvProcessor|ALU:alu_unit"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:alu_unit " "Can't elaborate user hierarchy \"ALU:alu_unit\"" {  } { { "RiscvProcessor.v" "alu_unit" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 73 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917153858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/output_files/RiscvProcessor.map.smsg " "Generated suppressed messages file C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/output_files/RiscvProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917153905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653917154014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 30 18:25:54 2022 " "Processing ended: Mon May 30 18:25:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653917154014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653917154014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653917154014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917154014 ""}
