Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Tue Feb 28 16:27:32 2023

Device Selection
+--------------------------------+----------------+
| Family                         | IGLOO2         |
| Device                         | M2GL005        |
| Package                        | 256 VF         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 10ms Minimum   |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 3.3V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-----------------------------------------------------------------+
| Topcell | Top                                                             |
| Format  | Verilog                                                         |
| Source  | C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\synthesis\Top.vm |
+---------+-----------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 3361 | 6060  | 55.46      |
| DFF                       | 2526 | 6060  | 41.68      |
| I/O Register              | 0    | 483   | 0.00       |
| User I/O                  | 128  | 161   | 79.50      |
| -- Single-ended I/O       | 128  | 161   | 79.50      |
| -- Differential I/O Pairs | 0    | 80    | 0.00       |
| RAM64x18                  | 4    | 11    | 36.36      |
| RAM1K18                   | 0    | 10    | 0.00       |
| MACC                      | 0    | 11    | 0.00       |
| Chip Globals              | 6    | 8     | 75.00      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| HPMS                      | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+------+
| Type                     | 4LUT | DFF  |
+--------------------------+------+------+
| Fabric Logic             | 3217 | 2382 |
| RAM64x18 Interface Logic | 144  | 144  |
| RAM1K18 Interface Logic  | 0    | 0    |
| MACC Interface Logic     | 0    | 0    |
| Total Used               | 3361 | 2526 |
+--------------------------+------+------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 97   |
| 7      | 5    |
| 9      | 2    |
| 12     | 3    |
| 16     | 2    |
| 17     | 6    |
| 18     | 2    |
| 20     | 2    |
| 23     | 1    |
| 32     | 1    |
| Total  | 121  |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 37           | 0           | 0               |
| Output I/O                    | 37           | 0           | 0               |
| Bidirectional I/O             | 54           | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  37   |  37    |  54           |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+------------------------------------------------------+
| Fanout | Type    | Name                                                 |
+--------+---------+------------------------------------------------------+
| 1670   | INT_NET | Net   : SysClk                                       |
|        |         | Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1 |
|        |         | Source: NETLIST                                      |
| 483    | INT_NET | Net   : H1_CLKWR_c                                   |
|        |         | Driver: H1_CLKWR_ibuf_RNI0GE3/U0_RGB1                |
|        |         | Source: NETLIST                                      |
| 278    | INT_NET | Net   : ClkCtrl_1/SysRESET_arst                      |
|        |         | Driver: ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1       |
|        |         | Source: NETLIST                                      |
| 229    | INT_NET | Net   : H1_CLK                                       |
|        |         | Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1 |
|        |         | Source: NETLIST                                      |
| 53     | INT_NET | Net   : RESET_arst                                   |
|        |         | Driver: RESET_ibuf_RNI8T16/U0_RGB1                   |
|        |         | Source: NETLIST                                      |
| 12     | INT_NET | Net   : H1_CLK90                                     |
|        |         | Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1 |
|        |         | Source: NETLIST                                      |
+--------+---------+------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------------+
| Fanout | Type    | Name                                                 |
+--------+---------+------------------------------------------------------+
| 661    | INT_NET | Net   : N_4074_i                                     |
|        |         | Driver: TickSync_1/LatchedTickSync                   |
| 161    | INT_NET | Net   : Analog_1/Ser2Par_1/un1_synchedtick_1         |
|        |         | Driver: Analog_1/Ser2Par_1/un1_synchedtick           |
| 160    | INT_NET | Net   : Analog_1/Ser2Par_1/Serial2ParallelEN_or      |
|        |         | Driver: Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R   |
| 138    | INT_NET | Net   : ClkCtrl_1_SysRESET                           |
|        |         | Driver: ClkCtrl_1/SysRESET                           |
| 96     | INT_NET | Net   : DiscID_1/DiscExpID_1/un30_shiftenable_0_a2_Z |
|        |         | Driver: DiscID_1/DiscExpID_1/un30_shiftenable_0_a2   |
| 70     | INT_NET | Net   : DIO8_1_ExpSlot[1]                            |
|        |         | Driver: DIO8_1/ExpSlot_Z[1]                          |
| 70     | INT_NET | Net   : ExpModLED_1_SlowEnable                       |
|        |         | Driver: ClkCtrl_1/SlowEnable                         |
| 64     | INT_NET | Net   : DIO8_1/d8DataOut_ss0                         |
|        |         | Driver: DIO8_1/d8DataOut_m0_0_a2_0[19]               |
| 64     | INT_NET | Net   : DIO8_1/N_1442                                |
|        |         | Driver: DIO8_1/d8DataOut_m2s2_i_a2_i_a2              |
| 55     | INT_NET | Net   : Analog_1/S2P_Addr[1]                         |
|        |         | Driver: Analog_1/DataBuf_1/S2P_Addr_Z[1]             |
+--------+---------+------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------------+
| Fanout | Type    | Name                                                 |
+--------+---------+------------------------------------------------------+
| 661    | INT_NET | Net   : N_4074_i                                     |
|        |         | Driver: TickSync_1/LatchedTickSync                   |
| 161    | INT_NET | Net   : Analog_1/Ser2Par_1/un1_synchedtick_1         |
|        |         | Driver: Analog_1/Ser2Par_1/un1_synchedtick           |
| 160    | INT_NET | Net   : Analog_1/Ser2Par_1/Serial2ParallelEN_or      |
|        |         | Driver: Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R   |
| 138    | INT_NET | Net   : ClkCtrl_1_SysRESET                           |
|        |         | Driver: ClkCtrl_1/SysRESET                           |
| 96     | INT_NET | Net   : DiscID_1/DiscExpID_1/un30_shiftenable_0_a2_Z |
|        |         | Driver: DiscID_1/DiscExpID_1/un30_shiftenable_0_a2   |
| 70     | INT_NET | Net   : DIO8_1_ExpSlot[1]                            |
|        |         | Driver: DIO8_1/ExpSlot_Z[1]                          |
| 70     | INT_NET | Net   : ExpModLED_1_SlowEnable                       |
|        |         | Driver: ClkCtrl_1/SlowEnable                         |
| 64     | INT_NET | Net   : DIO8_1/d8DataOut_ss0                         |
|        |         | Driver: DIO8_1/d8DataOut_m0_0_a2_0[19]               |
| 64     | INT_NET | Net   : DIO8_1/N_1442                                |
|        |         | Driver: DIO8_1/d8DataOut_m2s2_i_a2_i_a2              |
| 55     | INT_NET | Net   : Analog_1/S2P_Addr[1]                         |
|        |         | Driver: Analog_1/DataBuf_1/S2P_Addr_Z[1]             |
+--------+---------+------------------------------------------------------+

