

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct 12 22:51:53 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  131|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  129|  129|         4|          1|          1|   127|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    165|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       5|     10|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        0|      -|     194|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      3|     199|    288|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |c_U       |fir_c       |        0|  5|  10|   128|    5|     1|          640|
    |regMem_U  |fir_regMem  |        2|  0|   0|   128|   32|     1|         4096|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        2|  5|  10|   256|   37|     2|         4736|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_144_p2          |     *    |      3|  0|  20|          32|           5|
    |i_1_fu_125_p2            |     +    |      0|  0|  15|           7|           2|
    |sum_1_fu_149_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp1_fu_164_p2           |     +    |      0|  0|  32|          32|          32|
    |y                        |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_119_p2            |   icmp   |      0|  0|  11|           7|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   8|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 165|         145|         107|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_100_p4  |   9|          2|    7|         14|
    |i_reg_96                    |   9|          2|    7|         14|
    |regMem_address0             |  15|          3|    7|         21|
    |sum_reg_107                 |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  81|         17|   56|        121|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |c_load_reg_213           |   5|   0|    5|          0|
    |i_1_reg_188              |   7|   0|    7|          0|
    |i_reg_96                 |   7|   0|    7|          0|
    |regMem_load_reg_208      |  32|   0|   32|          0|
    |sum_reg_107              |  32|   0|   32|          0|
    |tmp_3_reg_198            |   7|   0|   64|         57|
    |tmp_4_reg_218            |  32|   0|   32|          0|
    |tmp_reg_184              |   1|   0|    1|          0|
    |tmp_reg_184              |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 194|  32|  188|         57|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

