<?xml version="1.0"?>
<dblpperson name="Kamalika Datta" pid="24/11161" n="50">
<person key="homepages/24/11161" mdate="2012-04-18">
<author pid="24/11161">Kamalika Datta</author>
</person>
<r><article key="journals/integration/ThangkhiewZWDS20" mdate="2021-04-09">
<author orcid="0000-0001-8109-1458" pid="194/7984">Phrangboklang Lyngton Thangkhiew</author>
<author pid="199/1732">Alwin Zulehner</author>
<author pid="98/1744">Robert Wille</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>An efficient memristor crossbar architecture for mapping Boolean functions using Binary Decision Diagrams (BDD).</title>
<pages>125-133</pages>
<year>2020</year>
<volume>71</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2019.11.014</ee>
<url>db/journals/integration/integration71.html#ThangkhiewZWDS20</url>
</article>
</r>
<r><article key="journals/jcsc/RaniD20" mdate="2020-10-20">
<author orcid="0000-0002-2208-3973" pid="201/8220">P. Mercy Nesa Rani</author>
<author pid="24/11161">Kamalika Datta</author>
<title>Improved Ternary Reversible Logic Synthesis Using Group Theoretic Approach.</title>
<pages>2050192:1-2050192:24</pages>
<year>2020</year>
<volume>29</volume>
<journal>J. Circuits Syst. Comput.</journal>
<number>12</number>
<ee>https://doi.org/10.1142/S0218126620501923</ee>
<url>db/journals/jcsc/jcsc29.html#RaniD20</url>
</article>
</r>
<r><article key="journals/tcad/KoleHDWS20" mdate="2020-10-06">
<author orcid="0000-0002-2300-267X" pid="163/9884">Abhoy Kole</author>
<author orcid="0000-0003-1089-3263" pid="179/2938">Stefan Hillmich</author>
<author orcid="0000-0003-1191-998X" pid="24/11161">Kamalika Datta</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author orcid="0000-0002-5438-6653" pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Improved Mapping of Quantum Circuits to IBM QX Architectures.</title>
<pages>2375-2383</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCAD.2019.2962753</ee>
<url>db/journals/tcad/tcad39.html#KoleHDWS20</url>
</article>
</r>
<r><inproceedings key="conf/date/FelfelDDVZTA20" mdate="2020-06-25">
<author pid="268/2220">Abdallah M. Felfel</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="192/7994">Arko Dutt</author>
<author pid="251/1318">Hasita Veluri</author>
<author pid="232/0150">Ahmed Zaky</author>
<author pid="121/3647">Aaron Voon-Yew Thean</author>
<author pid="74/5309">Mohamed M. Sabry Aly</author>
<title>Quantifying the Benefits of Monolithic 3D Computing Systems Enabled by TFT and RRAM.</title>
<pages>43-48</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116410</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#FelfelDDVZTA20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/DattaDZCSLHTA20" mdate="2020-06-25">
<author pid="24/11161">Kamalika Datta</author>
<author pid="192/7994">Arko Dutt</author>
<author pid="232/0150">Ahmed Zaky</author>
<author pid="251/1307">Umesh Chand</author>
<author pid="35/10463">Devendra Singh</author>
<author pid="229/1391">Yida Li</author>
<author pid="268/2000">Jackson Chun-Yang Huang</author>
<author pid="121/3647">Aaron Thean</author>
<author pid="74/5309">Mohamed M. Sabry Aly</author>
<title>Fledge: Flexible Edge Platforms Enabled by In-memory Computing.</title>
<pages>1181-1186</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116423</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#DattaDZCSLHTA20</url>
</inproceedings>
</r>
<r><article key="journals/integration/YadavTD19" mdate="2020-10-26">
<author orcid="0000-0003-2806-3604" pid="231/1149">Dev Narayan Yadav</author>
<author orcid="0000-0001-8109-1458" pid="194/7984">Phrangboklang Lyngton Thangkhiew</author>
<author pid="24/11161">Kamalika Datta</author>
<title>Look-ahead mapping of Boolean functions in memristive crossbar array.</title>
<pages>152-162</pages>
<year>2019</year>
<volume>64</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2018.10.001</ee>
<url>db/journals/integration/integration64.html#YadavTD19</url>
</article>
</r>
<r><article key="journals/jcsc/MarbaniangD19" mdate="2020-08-25">
<author orcid="0000-0003-2916-8889" pid="156/8037">Leniency Marbaniang</author>
<author pid="24/11161">Kamalika Datta</author>
<title>Efficient Design of Quantum Circuits Using Nearest Neighbor Constraint in 3D Architecture.</title>
<pages>1950084:1-1950084:19</pages>
<year>2019</year>
<volume>28</volume>
<journal>J. Circuits Syst. Comput.</journal>
<number>5</number>
<ee>https://doi.org/10.1142/S0218126619500841</ee>
<url>db/journals/jcsc/jcsc28.html#MarbaniangD19</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/ZulehnerD0W19" mdate="2019-01-20">
<author pid="199/1732">Alwin Zulehner</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author pid="98/1744">Robert Wille</author>
<title>A staircase structure for scalable and efficient synthesis of memristor-aided logic.</title>
<pages>237-242</pages>
<year>2019</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3287624.3287672</ee>
<crossref>conf/aspdac/2019</crossref>
<url>db/conf/aspdac/aspdac2019.html#ZulehnerD0W19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/GVLD019" mdate="2019-05-20">
<author pid="240/4876">Naveen Murali G</author>
<author pid="241/0678">Peddireddi Satya Vardhan</author>
<author pid="185/5755">F. Lalchhandama</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Mapping of Boolean Logic Functions onto 3D Memristor Crossbar.</title>
<pages>500-501</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00106</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#GVLD019</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/BoseD019" mdate="2019-05-20">
<author pid="241/0604">Tathagato Bose</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Exploiting Negative Control Lines and Nearest Neighbor for Improved Comparator Design.</title>
<pages>514-515</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00113</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#BoseD019</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/DanaboinaSDC019" mdate="2019-05-20">
<author pid="241/0739">Yaswanth Krishna Yadav Danaboina</author>
<author pid="241/0486">Pravanjan Samanta</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="46/705">Indrajit Chakrabarti</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Design and Implementation of Threshold Logic Functions Using Memristors.</title>
<pages>518-519</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00115</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#DanaboinaSDC019</url>
</inproceedings>
</r>
<r><article key="journals/jsa/ThangkhiewD18" mdate="2020-02-24">
<author orcid="0000-0001-8109-1458" pid="194/7984">Phrangboklang Lyngton Thangkhiew</author>
<author pid="24/11161">Kamalika Datta</author>
<title>Scalable in-memory mapping of Boolean functions in memristive crossbar array using simulated annealing.</title>
<pages>49-59</pages>
<year>2018</year>
<volume>89</volume>
<journal>J. Syst. Archit.</journal>
<ee>https://doi.org/10.1016/j.sysarc.2018.07.002</ee>
<url>db/journals/jsa/jsa89.html#ThangkhiewD18</url>
</article>
</r>
<r><article key="journals/tcad/KoleDS18" mdate="2020-09-24">
<author orcid="0000-0002-2300-267X" pid="163/9884">Abhoy Kole</author>
<author orcid="0000-0003-2746-1125" pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>A New Heuristic for N-Dimensional Nearest Neighbor Realization of a Quantum Circuit.</title>
<pages>182-192</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TCAD.2017.2693284</ee>
<url>db/journals/tcad/tcad37.html#KoleDS18</url>
</article>
</r>
<r><article key="journals/tcas/ThangkhiewGD18" mdate="2020-05-22">
<author orcid="0000-0001-8109-1458" pid="194/7984">Phrangboklang Lyngton Thangkhiew</author>
<author pid="194/8013">Rahul Gharpinde</author>
<author orcid="0000-0003-1191-998X" pid="24/11161">Kamalika Datta</author>
<title>Efficient Mapping of Boolean Functions to Memristor Crossbar Using MAGIC NOR Gates.</title>
<pages>2466-2476</pages>
<year>2018</year>
<volume>65-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TCSI.2018.2792474</ee>
<url>db/journals/tcas/tcasI65.html#ThangkhiewGD18</url>
</article>
</r>
<r><article key="journals/tvlsi/GharpindeTDS18" mdate="2021-04-09">
<author pid="194/8013">Rahul Gharpinde</author>
<author orcid="0000-0001-8109-1458" pid="194/7984">Phrangboklang Lyngton Thangkhiew</author>
<author orcid="0000-0003-2746-1125" pid="24/11161">Kamalika Datta</author>
<author orcid="0000-0002-5438-6653" pid="01/5135-1">Indranil Sengupta 0001</author>
<title>A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar.</title>
<pages>355-366</pages>
<year>2018</year>
<volume>26</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TVLSI.2017.2763171</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2763171</ee>
<url>db/journals/tvlsi/tvlsi26.html#GharpindeTDS18</url>
</article>
</r>
<r><inproceedings key="conf/ised/ThangkhiewD18" mdate="2021-04-09">
<author orcid="0000-0001-8109-1458" pid="194/7984">Phrangboklang Lyngton Thangkhiew</author>
<author pid="24/11161">Kamalika Datta</author>
<title>Fast In-Memory Computation of Boolean Functions in Memristive Crossbar Array.</title>
<pages>105-109</pages>
<year>2018</year>
<booktitle>ISED</booktitle>
<ee>https://doi.org/10.1109/ISED.2018.8703986</ee>
<crossref>conf/ised/2018</crossref>
<url>db/conf/ised/ised2018.html#ThangkhiewD18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ised/GLD018" mdate="2019-05-09">
<author pid="240/4876">Naveen Murali G</author>
<author pid="185/5755">F. Lalchhandama</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Modelling and Simulation of Non-Ideal MAGIC NOR Gates on Memristor Crossbar.</title>
<pages>124-128</pages>
<year>2018</year>
<booktitle>ISED</booktitle>
<ee>https://doi.org/10.1109/ISED.2018.8704015</ee>
<crossref>conf/ised/2018</crossref>
<url>db/conf/ised/ised2018.html#GLD018</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/ZulehnerRDSW18" mdate="2018-08-08">
<author pid="199/1732">Alwin Zulehner</author>
<author pid="201/8220">P. Mercy Nesa Rani</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author pid="98/1744">Robert Wille</author>
<title>Generalizing the Concept of Scalable Reversible Circuit Synthesis for Multiple-Valued Logic.</title>
<pages>115-120</pages>
<year>2018</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2018.00028</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2018.00028</ee>
<crossref>conf/ismvl/2018</crossref>
<url>db/conf/ismvl/ismvl2018.html#ZulehnerRDSW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/ShirinzadehDD18" mdate="2019-09-16">
<author pid="134/0614">Saeideh Shirinzadeh</author>
<author pid="24/11161">Kamalika Datta</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Logic Design Using Memristors: An Emerging Technology.</title>
<pages>121-126</pages>
<year>2018</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2018.00029</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2018.00029</ee>
<ee>https://www.wikidata.org/entity/Q60373731</ee>
<crossref>conf/ismvl/2018</crossref>
<url>db/conf/ismvl/ismvl2018.html#ShirinzadehDD18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ismvl/KoleRD0D17" mdate="2019-09-16">
<author pid="163/9884">Abhoy Kole</author>
<author pid="201/8220">P. Mercy Nesa Rani</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Exact Synthesis of Ternary Reversible Functions Using Ternary Toffoli Gates.</title>
<pages>179-184</pages>
<year>2017</year>
<booktitle>ISMVL</booktitle>
<ee>https://doi.org/10.1109/ISMVL.2017.51</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISMVL.2017.51</ee>
<ee>https://www.wikidata.org/entity/Q60373935</ee>
<crossref>conf/ismvl/2017</crossref>
<url>db/conf/ismvl/ismvl2017.html#KoleRD0D17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/KoleWD017" mdate="2017-06-26">
<author pid="163/9884">Abhoy Kole</author>
<author pid="98/1744">Robert Wille</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Test Pattern Generation Effort Evaluation of Reversible Circuits.</title>
<pages>162-175</pages>
<year>2017</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-59936-6_13</ee>
<crossref>conf/rc/2017</crossref>
<url>db/conf/rc/rc2017.html#KoleWD017</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/RaniKD017" mdate="2017-06-26">
<author pid="201/8220">P. Mercy Nesa Rani</author>
<author pid="163/9884">Abhoy Kole</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Improved Decomposition of Multiple-Control Ternary Toffoli Gates Using Muthukrishnan-Stroud Quantum Gates.</title>
<pages>202-213</pages>
<year>2017</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-59936-6_16</ee>
<crossref>conf/rc/2017</crossref>
<url>db/conf/rc/rc2017.html#RaniKD017</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/MarbaniangKD017" mdate="2017-06-26">
<author pid="156/8037">Leniency Marbaniang</author>
<author pid="163/9884">Abhoy Kole</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Design of Efficient Quantum Circuits Using Nearest Neighbor Constraint in 2D Architecture.</title>
<pages>248-253</pages>
<year>2017</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-59936-6_19</ee>
<crossref>conf/rc/2017</crossref>
<url>db/conf/rc/rc2017.html#MarbaniangKD017</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/KoleD17" mdate="2017-05-23">
<author pid="163/9884">Abhoy Kole</author>
<author pid="24/11161">Kamalika Datta</author>
<title>Improved NCV Gate Realization of Arbitrary Size Toffoli Gates.</title>
<pages>289-294</pages>
<year>2017</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2017.11</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2017.11</ee>
<crossref>conf/vlsid/2017</crossref>
<url>db/conf/vlsid/vlsid2017.html#KoleD17</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/RayDD17" mdate="2018-08-13">
<author pid="33/9703">Rajarshi Ray 0001</author>
<author pid="182/2216">Arup Deka</author>
<author pid="24/11161">Kamalika Datta</author>
<title>Exact Synthesis of Reversible Logic Circuits using Model Checking.</title>
<year>2017</year>
<volume>abs/1702.07470</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1702.07470</ee>
<url>db/journals/corr/corr1702.html#RayDD17</url>
</article>
</r>
<r><article key="journals/esticas/KoleDS16" mdate="2017-05-20">
<author pid="163/9884">Abhoy Kole</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>A Heuristic for Linear Nearest Neighbor Realization of Quantum Circuits by SWAP Gate Insertion Using N-Gate Lookahead.</title>
<pages>62-72</pages>
<year>2016</year>
<volume>6</volume>
<journal>IEEE J. Emerg. Sel. Topics Circuits Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/JETCAS.2016.2528720</ee>
<url>db/journals/esticas/esticas6.html#KoleDS16</url>
</article>
</r>
<r><inproceedings key="conf/idt/ThangkhiewGPD016" mdate="2021-04-09">
<author orcid="0000-0001-8109-1458" pid="194/7984">Phrangboklang Lyngton Thangkhiew</author>
<author pid="194/8013">Rahul Gharpinde</author>
<author pid="159/2759">Varun Chowdhary Paturi</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Area efficient implementation of ripple carry adder using memristor crossbar arrays.</title>
<pages>142-147</pages>
<year>2016</year>
<booktitle>IDT</booktitle>
<ee>https://doi.org/10.1109/IDT.2016.7843030</ee>
<crossref>conf/idt/2016</crossref>
<url>db/conf/idt/idt2016.html#ThangkhiewGPD016</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ised/BurmanDW0D16" mdate="2019-09-16">
<author pid="233/8261">Shuchishman Burman</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="98/1744">Robert Wille</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>An improved gate library for logic synthesis of optical circuits.</title>
<pages>1-6</pages>
<year>2016</year>
<booktitle>ISED</booktitle>
<ee>https://doi.org/10.1109/ISED.2016.7977044</ee>
<ee>https://www.wikidata.org/entity/Q60373877</ee>
<crossref>conf/ised/2016</crossref>
<url>db/conf/ised/ised2016.html#BurmanDW0D16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ised/ThengalRMSD16" mdate="2020-11-09">
<author pid="233/8278">Arghya P. Saikia Thengal</author>
<author pid="233/8223">Naman Rastogi</author>
<author pid="233/8234">Abhilash Medhi</author>
<author orcid="0000-0002-8909-0406" pid="224/5698">Ritu Ranjan Shrivastwa</author>
<author pid="24/11161">Kamalika Datta</author>
<title>Parameter sensing and object tracking using global positioning system.</title>
<pages>289-293</pages>
<year>2016</year>
<booktitle>ISED</booktitle>
<ee>https://doi.org/10.1109/ISED.2016.7977099</ee>
<crossref>conf/ised/2016</crossref>
<url>db/conf/ised/ised2016.html#ThengalRMSD16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/LalchhandamaSD16" mdate="2017-05-21">
<author pid="185/5755">F. Lalchhandama</author>
<author pid="185/5736">Brojo Gopal Sapui</author>
<author pid="24/11161">Kamalika Datta</author>
<title>An Improved Approach for the Synthesis of Boolean Functions Using Memristor Based IMPLY and INVERSE-IMPLY Gates.</title>
<pages>319-324</pages>
<year>2016</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2016.61</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2016.61</ee>
<crossref>conf/isvlsi/2016</crossref>
<url>db/conf/isvlsi/isvlsi2016.html#LalchhandamaSD16</url>
</inproceedings>
</r>
<r><article key="journals/mj/DattaCS15" mdate="2020-02-22">
<author pid="24/11161">Kamalika Datta</author>
<author orcid="0000-0003-1157-5443" pid="62/8771">Tanay Chattopadhyay</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>All optical design of binary adders using semiconductor optical amplifier assisted Mach-Zehnder interferometer.</title>
<pages>839-847</pages>
<year>2015</year>
<volume>46</volume>
<journal>Microelectron. J.</journal>
<number>9</number>
<ee>https://doi.org/10.1016/j.mejo.2015.06.020</ee>
<url>db/journals/mj/mj46.html#DattaCS15</url>
</article>
</r>
<r><article key="journals/tc/DattaSR15" mdate="2019-10-22">
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines.</title>
<pages>1208-1214</pages>
<year>2015</year>
<volume>64</volume>
<journal>IEEE Trans. Computers</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TC.2014.2315641</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TC.2014.2315641</ee>
<url>db/journals/tc/tc64.html#DattaSR15</url>
</article>
</r>
<r><inproceedings key="conf/ises/ShrivastwaD015" mdate="2020-10-25">
<author orcid="0000-0002-8909-0406" pid="224/5698">Ritu Ranjan Shrivastwa</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Fast Qubit Placement in 2D Architecture Using Nearest Neighbor Realization.</title>
<pages>95-100</pages>
<year>2015</year>
<booktitle>iNIS</booktitle>
<ee>http://doi.ieeecomputersociety.org/10.1109/iNIS.2015.59</ee>
<crossref>conf/ises/2015</crossref>
<url>db/conf/ises/inis2015.html#ShrivastwaD015</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/KoleDSW15" mdate="2019-06-02">
<author pid="163/9884">Abhoy Kole</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<title>Towards a Cost Metric for Nearest Neighbor Constraints in Reversible Circuits.</title>
<pages>273-278</pages>
<year>2015</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-20860-2_18</ee>
<ee>https://www.wikidata.org/entity/Q62513082</ee>
<crossref>conf/rc/2015</crossref>
<url>db/conf/rc/rc2015.html#KoleDSW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/SchonbornDWSRD15" mdate="2019-10-22">
<author pid="20/11523">Eleonora Sch&#246;nborn</author>
<author pid="24/11161">Kamalika Datta</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>BDD-Based Synthesis for All-Optical Mach-Zehnder Interferometer Circuits.</title>
<pages>435-440</pages>
<year>2015</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2015.79</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.79</ee>
<ee>https://www.wikidata.org/entity/Q59242177</ee>
<crossref>conf/vlsid/2015</crossref>
<url>db/conf/vlsid/vlsid2015.html#SchonbornDWSRD15</url>
</inproceedings>
</r>
<r><article key="journals/jetc/DattaRSR14" mdate="2020-06-08">
<author pid="24/11161">Kamalika Datta</author>
<author pid="34/11172">Gaurav Rathi</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>An Improved Reversible Circuit Synthesis Approach using Clustering of ESOP Cubes.</title>
<pages>15:1-15:16</pages>
<year>2014</year>
<volume>11</volume>
<journal>ACM J. Emerg. Technol. Comput. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1145/2629543</ee>
<url>db/journals/jetc/jetc11.html#DattaRSR14</url>
</article>
</r>
<r><article key="journals/tcos/DattaSRD14" mdate="2020-03-06">
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author pid="23/2194-1">Hafizur Rahaman 0001</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>An Approach to Reversible Logic Synthesis Using Input and Output Permutations.</title>
<pages>92-110</pages>
<year>2014</year>
<volume>24</volume>
<journal>Trans. Comput. Sci.</journal>
<ee>https://doi.org/10.1007/978-3-662-45711-5_6</ee>
<crossref>journals/tcos/2014-24</crossref>
<url>db/journals/tcos/tcos24.html#DattaSRD14</url>
</article>
</r>
<r><inproceedings key="conf/acss/DattaGSR14" mdate="2019-10-22">
<author pid="24/11161">Kamalika Datta</author>
<author pid="185/6223">Alhaad Gokhale</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>An ESOP-Based Reversible Circuit Synthesis Flow Using Simulated Annealing.</title>
<pages>131-144</pages>
<year>2014</year>
<booktitle>ACSS (2)</booktitle>
<ee>https://doi.org/10.1007/978-81-322-1988-0_8</ee>
<crossref>conf/acss/2014-2</crossref>
<url>db/conf/acss/acss2014-2.html#DattaGSR14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ddecs/SchonbornDWSRD14" mdate="2019-10-22">
<author pid="20/11523">Eleonora Sch&#246;nborn</author>
<author pid="24/11161">Kamalika Datta</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Optimizing DD-based synthesis of reversible circuits using negative control lines.</title>
<pages>129-134</pages>
<year>2014</year>
<booktitle>DDECS</booktitle>
<ee>https://doi.org/10.1109/DDECS.2014.6868776</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DDECS.2014.6868776</ee>
<ee>https://www.wikidata.org/entity/Q59242305</ee>
<crossref>conf/ddecs/2014</crossref>
<url>db/conf/ddecs/ddecs2014.html#SchonbornDWSRD14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/idt/ChakrabortiCDS14" mdate="2017-05-24">
<author pid="159/2776">Sayak Chakraborti</author>
<author pid="159/2759">Paturi Varun Chowdhary</author>
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>BDD based synthesis of Boolean functions using memristors.</title>
<pages>136-141</pages>
<year>2014</year>
<booktitle>IDT</booktitle>
<ee>https://doi.org/10.1109/IDT.2014.7038601</ee>
<crossref>conf/idt/2014</crossref>
<url>db/conf/idt/idt2014.html#ChakrabortiCDS14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/WilleSSDD14" mdate="2019-06-02">
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="31/8573">Jannis Stoppe</author>
<author pid="20/11523">Eleonora Sch&#246;nborn</author>
<author pid="24/11161">Kamalika Datta</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>RevVis: Visualization of Structures and Properties in Reversible Circuits.</title>
<pages>111-124</pages>
<year>2014</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-08494-7_9</ee>
<ee>https://www.wikidata.org/entity/Q59242315</ee>
<crossref>conf/rc/2014</crossref>
<url>db/conf/rc/rc2014.html#WilleSSDD14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/DattaS14" mdate="2017-05-23">
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>All Optical Reversible Multiplexer Design Using Mach-Zehnder Interferometer.</title>
<pages>539-544</pages>
<year>2014</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2014.100</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.100</ee>
<crossref>conf/vlsid/2014</crossref>
<url>db/conf/vlsid/vlsid2014.html#DattaS14</url>
</inproceedings>
</r>
<r><article key="journals/jolpe/DattaSR13" mdate="2020-05-22">
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>Particle Swarm Optimization Based Reversible Circuit Synthesis Using Mixed Control Toffoli Gates.</title>
<pages>363-372</pages>
<year>2013</year>
<volume>9</volume>
<journal>J. Low Power Electron.</journal>
<number>3</number>
<ee>https://doi.org/10.1166/jolpe.2013.1261</ee>
<url>db/journals/jolpe/jolpe9.html#DattaSR13</url>
</article>
</r>
<r><article key="journals/mta/DattaS13" mdate="2020-05-11">
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<title>Partial encryption and watermarking scheme for audio files with controlled degradation of quality.</title>
<pages>649-669</pages>
<year>2013</year>
<volume>64</volume>
<journal>Multim. Tools Appl.</journal>
<number>3</number>
<ee>https://doi.org/10.1007/s11042-011-0969-9</ee>
<url>db/journals/mta/mta64.html#DattaS13</url>
</article>
</r>
<r><inproceedings key="conf/dtis/DattaSSR13" mdate="2019-10-22">
<author pid="24/11161">Kamalika Datta</author>
<author pid="139/9079">Vishal Shrivastav</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>Reversible logic implementation of AES algorithm.</title>
<pages>140-144</pages>
<year>2013</year>
<booktitle>DTIS</booktitle>
<ee>https://doi.org/10.1109/DTIS.2013.6527794</ee>
<crossref>conf/dtis/2013</crossref>
<url>db/conf/dtis/dtis2013.html#DattaSSR13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/idt/DattaSRD13" mdate="2019-10-22">
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<author orcid="0000-0002-9872-1740" pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>An evolutionary approach to reversible logic synthesis using output permutation.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>IDT</booktitle>
<ee>https://doi.org/10.1109/IDT.2013.6727117</ee>
<ee>https://www.wikidata.org/entity/Q59242335</ee>
<crossref>conf/idt/2013</crossref>
<url>db/conf/idt/idt2013.html#DattaSRD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ised/BandyopadhyayRK13" mdate="2019-10-22">
<author pid="147/7685">Chandan Bandyopadhyay</author>
<author pid="136/7773">Debashri Roy</author>
<author pid="153/1966">Dipak Kumar Kole</author>
<author pid="24/11161">Kamalika Datta</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>ESOP-Based Synthesis of Reversible Circuit Using Improved Cube List.</title>
<pages>26-30</pages>
<year>2013</year>
<booktitle>ISED</booktitle>
<ee>https://doi.org/10.1109/ISED.2013.12</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISED.2013.12</ee>
<crossref>conf/ised/2013</crossref>
<url>db/conf/ised/ised2013.html#BandyopadhyayRK13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rc/DattaRWSRD13" mdate="2019-10-22">
<author pid="24/11161">Kamalika Datta</author>
<author pid="34/11172">Gaurav Rathi</author>
<author orcid="0000-0002-4993-7860" pid="98/1744">Robert Wille</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author pid="23/2194-1">Hafizur Rahaman 0001</author>
<author pid="d/RolfDrechsler">Rolf Drechsler</author>
<title>Exploiting Negative Control Lines in the Optimization of Reversible Circuits.</title>
<pages>209-220</pages>
<year>2013</year>
<booktitle>RC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-38986-3_17</ee>
<ee>https://www.wikidata.org/entity/Q62513088</ee>
<crossref>conf/rc/2013</crossref>
<url>db/conf/rc/rc2013.html#DattaRWSRD13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ised/Datta0R12" mdate="2019-10-22">
<author pid="24/11161">Kamalika Datta</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>Particle Swarm Optimization Based Circuit Synthesis of Reversible Logic.</title>
<pages>226-230</pages>
<year>2012</year>
<booktitle>ISED</booktitle>
<ee>https://doi.org/10.1109/ISED.2012.33</ee>
<crossref>conf/ised/2012</crossref>
<url>db/conf/ised/ised2012.html#Datta0R12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/DattaRSR12" mdate="2019-10-22">
<author pid="24/11161">Kamalika Datta</author>
<author pid="34/11172">Gaurav Rathi</author>
<author pid="01/5135-1">Indranil Sengupta 0001</author>
<author orcid="0000-0001-9012-5437" pid="23/2194-1">Hafizur Rahaman 0001</author>
<title>Synthesis of Reversible Circuits Using Heuristic Search Method.</title>
<pages>328-333</pages>
<year>2012</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2012.92</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2012.92</ee>
<crossref>conf/vlsid/2012</crossref>
<url>db/conf/vlsid/vlsid2012.html#DattaRSR12</url>
</inproceedings>
</r>
<coauthors n="49" nc="2">
<co c="0"><na f="b/Bandyopadhyay:Chandan" pid="147/7685">Chandan Bandyopadhyay</na></co>
<co c="0"><na f="b/Bose:Tathagato" pid="241/0604">Tathagato Bose</na></co>
<co c="0"><na f="b/Burman:Shuchishman" pid="233/8261">Shuchishman Burman</na></co>
<co c="0"><na f="c/Chakrabarti:Indrajit" pid="46/705">Indrajit Chakrabarti</na></co>
<co c="0"><na f="c/Chakraborti:Sayak" pid="159/2776">Sayak Chakraborti</na></co>
<co c="0"><na f="c/Chand:Umesh" pid="251/1307">Umesh Chand</na></co>
<co c="0"><na f="c/Chattopadhyay:Tanay" pid="62/8771">Tanay Chattopadhyay</na></co>
<co c="0" n="2"><na f="c/Chowdhary:Paturi_Varun" pid="159/2759">Paturi Varun Chowdhary</na><na>Varun Chowdhary Paturi</na></co>
<co c="0"><na f="d/Danaboina:Yaswanth_Krishna_Yadav" pid="241/0739">Yaswanth Krishna Yadav Danaboina</na></co>
<co c="1"><na f="d/Deka:Arup" pid="182/2216">Arup Deka</na></co>
<co c="0"><na f="d/Drechsler:Rolf" pid="d/RolfDrechsler">Rolf Drechsler</na></co>
<co c="0"><na f="d/Dutt:Arko" pid="192/7994">Arko Dutt</na></co>
<co c="0"><na f="f/Felfel:Abdallah_M=" pid="268/2220">Abdallah M. Felfel</na></co>
<co c="0"><na f="g/G:Naveen_Murali" pid="240/4876">Naveen Murali G</na></co>
<co c="0"><na f="g/Gharpinde:Rahul" pid="194/8013">Rahul Gharpinde</na></co>
<co c="0"><na f="g/Gokhale:Alhaad" pid="185/6223">Alhaad Gokhale</na></co>
<co c="0"><na f="h/Hillmich:Stefan" pid="179/2938">Stefan Hillmich</na></co>
<co c="0"><na f="h/Huang:Jackson_Chun=Yang" pid="268/2000">Jackson Chun-Yang Huang</na></co>
<co c="0"><na f="k/Kole:Abhoy" pid="163/9884">Abhoy Kole</na></co>
<co c="0"><na f="k/Kole:Dipak_Kumar" pid="153/1966">Dipak Kumar Kole</na></co>
<co c="0"><na f="l/Lalchhandama:F=" pid="185/5755">F. Lalchhandama</na></co>
<co c="0"><na f="l/Li:Yida" pid="229/1391">Yida Li</na></co>
<co c="0"><na f="m/Marbaniang:Leniency" pid="156/8037">Leniency Marbaniang</na></co>
<co c="0"><na f="m/Medhi:Abhilash" pid="233/8234">Abhilash Medhi</na></co>
<co c="0"><na f="r/Rahaman_0001:Hafizur" pid="23/2194-1">Hafizur Rahaman 0001</na></co>
<co c="0"><na f="r/Rani:P=_Mercy_Nesa" pid="201/8220">P. Mercy Nesa Rani</na></co>
<co c="0"><na f="r/Rastogi:Naman" pid="233/8223">Naman Rastogi</na></co>
<co c="0"><na f="r/Rathi:Gaurav" pid="34/11172">Gaurav Rathi</na></co>
<co c="1"><na f="r/Ray_0001:Rajarshi" pid="33/9703">Rajarshi Ray 0001</na></co>
<co c="0"><na f="r/Roy:Debashri" pid="136/7773">Debashri Roy</na></co>
<co c="0" n="2"><na f="s/Sabry:Mohamed_M=" pid="74/5309">Mohamed M. Sabry</na><na>Mohamed M. Sabry Aly</na></co>
<co c="0"><na f="s/Samanta:Pravanjan" pid="241/0486">Pravanjan Samanta</na></co>
<co c="0"><na f="s/Sapui:Brojo_Gopal" pid="185/5736">Brojo Gopal Sapui</na></co>
<co c="0"><na f="s/Sch=ouml=nborn:Eleonora" pid="20/11523">Eleonora Sch&#246;nborn</na></co>
<co c="0"><na f="s/Sengupta_0001:Indranil" pid="01/5135-1">Indranil Sengupta 0001</na></co>
<co c="0"><na f="s/Shirinzadeh:Saeideh" pid="134/0614">Saeideh Shirinzadeh</na></co>
<co c="0"><na f="s/Shrivastav:Vishal" pid="139/9079">Vishal Shrivastav</na></co>
<co c="0"><na f="s/Shrivastwa:Ritu_Ranjan" pid="224/5698">Ritu Ranjan Shrivastwa</na></co>
<co c="0"><na f="s/Singh:Devendra" pid="35/10463">Devendra Singh</na></co>
<co c="0"><na f="s/Stoppe:Jannis" pid="31/8573">Jannis Stoppe</na></co>
<co c="0"><na f="t/Thangkhiew:Phrangboklang_Lyngton" pid="194/7984">Phrangboklang Lyngton Thangkhiew</na></co>
<co c="0" n="2"><na f="t/Thean:Aaron" pid="121/3647">Aaron Thean</na><na>Aaron Voon-Yew Thean</na></co>
<co c="0"><na f="t/Thengal:Arghya_P=_Saikia" pid="233/8278">Arghya P. Saikia Thengal</na></co>
<co c="0"><na f="v/Vardhan:Peddireddi_Satya" pid="241/0678">Peddireddi Satya Vardhan</na></co>
<co c="0"><na f="v/Veluri:Hasita" pid="251/1318">Hasita Veluri</na></co>
<co c="0"><na f="w/Wille:Robert" pid="98/1744">Robert Wille</na></co>
<co c="0"><na f="y/Yadav:Dev_Narayan" pid="231/1149">Dev Narayan Yadav</na></co>
<co c="0"><na f="z/Zaky:Ahmed" pid="232/0150">Ahmed Zaky</na></co>
<co c="0"><na f="z/Zulehner:Alwin" pid="199/1732">Alwin Zulehner</na></co>
</coauthors>
</dblpperson>

