Classic Timing Analyzer report for pwm9
Thu Sep 14 09:04:37 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+----------------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.580 ns                         ; freq_switch[0] ; pwm     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.998 ns                         ; pwm            ; pwm_out ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.829 ns                        ; duty_switch[6] ; pwm     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 377.36 MHz ( period = 2.650 ns ) ; counter[0]     ; pwm     ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 377.36 MHz ( period = 2.650 ns )               ; counter[0] ; pwm        ; clk        ; clk      ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; 397.77 MHz ( period = 2.514 ns )               ; counter[1] ; pwm        ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; 399.68 MHz ( period = 2.502 ns )               ; counter[3] ; pwm        ; clk        ; clk      ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; 406.17 MHz ( period = 2.462 ns )               ; counter[5] ; pwm        ; clk        ; clk      ; None                        ; None                      ; 2.248 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; counter[0] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; counter[0] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; counter[0] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; counter[0] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; counter[0] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; counter[0] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; counter[0] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; counter[0] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; pwm        ; clk        ; clk      ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[7] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; pwm        ; clk        ; clk      ; None                        ; None                      ; 2.025 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[2] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; pwm        ; clk        ; clk      ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[1] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; pwm        ; clk        ; clk      ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[6] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[3] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[4] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[0] ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[7] ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[6] ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[2] ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[3] ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[1] ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[4] ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; counter[5] ; counter[5] ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pwm        ; pwm        ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+----------------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To         ; To Clock ;
+-------+--------------+------------+----------------+------------+----------+
; N/A   ; None         ; 5.580 ns   ; freq_switch[0] ; pwm        ; clk      ;
; N/A   ; None         ; 5.568 ns   ; freq_switch[0] ; counter[0] ; clk      ;
; N/A   ; None         ; 5.568 ns   ; freq_switch[0] ; counter[7] ; clk      ;
; N/A   ; None         ; 5.568 ns   ; freq_switch[0] ; counter[6] ; clk      ;
; N/A   ; None         ; 5.568 ns   ; freq_switch[0] ; counter[2] ; clk      ;
; N/A   ; None         ; 5.568 ns   ; freq_switch[0] ; counter[3] ; clk      ;
; N/A   ; None         ; 5.568 ns   ; freq_switch[0] ; counter[1] ; clk      ;
; N/A   ; None         ; 5.568 ns   ; freq_switch[0] ; counter[4] ; clk      ;
; N/A   ; None         ; 5.568 ns   ; freq_switch[0] ; counter[5] ; clk      ;
; N/A   ; None         ; 5.511 ns   ; freq_switch[3] ; pwm        ; clk      ;
; N/A   ; None         ; 5.499 ns   ; freq_switch[3] ; counter[0] ; clk      ;
; N/A   ; None         ; 5.499 ns   ; freq_switch[3] ; counter[7] ; clk      ;
; N/A   ; None         ; 5.499 ns   ; freq_switch[3] ; counter[6] ; clk      ;
; N/A   ; None         ; 5.499 ns   ; freq_switch[3] ; counter[2] ; clk      ;
; N/A   ; None         ; 5.499 ns   ; freq_switch[3] ; counter[3] ; clk      ;
; N/A   ; None         ; 5.499 ns   ; freq_switch[3] ; counter[1] ; clk      ;
; N/A   ; None         ; 5.499 ns   ; freq_switch[3] ; counter[4] ; clk      ;
; N/A   ; None         ; 5.499 ns   ; freq_switch[3] ; counter[5] ; clk      ;
; N/A   ; None         ; 5.465 ns   ; freq_switch[2] ; pwm        ; clk      ;
; N/A   ; None         ; 5.453 ns   ; freq_switch[2] ; counter[0] ; clk      ;
; N/A   ; None         ; 5.453 ns   ; freq_switch[2] ; counter[7] ; clk      ;
; N/A   ; None         ; 5.453 ns   ; freq_switch[2] ; counter[6] ; clk      ;
; N/A   ; None         ; 5.453 ns   ; freq_switch[2] ; counter[2] ; clk      ;
; N/A   ; None         ; 5.453 ns   ; freq_switch[2] ; counter[3] ; clk      ;
; N/A   ; None         ; 5.453 ns   ; freq_switch[2] ; counter[1] ; clk      ;
; N/A   ; None         ; 5.453 ns   ; freq_switch[2] ; counter[4] ; clk      ;
; N/A   ; None         ; 5.453 ns   ; freq_switch[2] ; counter[5] ; clk      ;
; N/A   ; None         ; 5.427 ns   ; freq_switch[1] ; pwm        ; clk      ;
; N/A   ; None         ; 5.415 ns   ; freq_switch[1] ; counter[0] ; clk      ;
; N/A   ; None         ; 5.415 ns   ; freq_switch[1] ; counter[7] ; clk      ;
; N/A   ; None         ; 5.415 ns   ; freq_switch[1] ; counter[6] ; clk      ;
; N/A   ; None         ; 5.415 ns   ; freq_switch[1] ; counter[2] ; clk      ;
; N/A   ; None         ; 5.415 ns   ; freq_switch[1] ; counter[3] ; clk      ;
; N/A   ; None         ; 5.415 ns   ; freq_switch[1] ; counter[1] ; clk      ;
; N/A   ; None         ; 5.415 ns   ; freq_switch[1] ; counter[4] ; clk      ;
; N/A   ; None         ; 5.415 ns   ; freq_switch[1] ; counter[5] ; clk      ;
; N/A   ; None         ; 5.285 ns   ; freq_switch[4] ; pwm        ; clk      ;
; N/A   ; None         ; 5.273 ns   ; freq_switch[4] ; counter[0] ; clk      ;
; N/A   ; None         ; 5.273 ns   ; freq_switch[4] ; counter[7] ; clk      ;
; N/A   ; None         ; 5.273 ns   ; freq_switch[4] ; counter[6] ; clk      ;
; N/A   ; None         ; 5.273 ns   ; freq_switch[4] ; counter[2] ; clk      ;
; N/A   ; None         ; 5.273 ns   ; freq_switch[4] ; counter[3] ; clk      ;
; N/A   ; None         ; 5.273 ns   ; freq_switch[4] ; counter[1] ; clk      ;
; N/A   ; None         ; 5.273 ns   ; freq_switch[4] ; counter[4] ; clk      ;
; N/A   ; None         ; 5.273 ns   ; freq_switch[4] ; counter[5] ; clk      ;
; N/A   ; None         ; 2.148 ns   ; freq_switch[7] ; pwm        ; clk      ;
; N/A   ; None         ; 2.136 ns   ; freq_switch[7] ; counter[0] ; clk      ;
; N/A   ; None         ; 2.136 ns   ; freq_switch[7] ; counter[7] ; clk      ;
; N/A   ; None         ; 2.136 ns   ; freq_switch[7] ; counter[6] ; clk      ;
; N/A   ; None         ; 2.136 ns   ; freq_switch[7] ; counter[2] ; clk      ;
; N/A   ; None         ; 2.136 ns   ; freq_switch[7] ; counter[3] ; clk      ;
; N/A   ; None         ; 2.136 ns   ; freq_switch[7] ; counter[1] ; clk      ;
; N/A   ; None         ; 2.136 ns   ; freq_switch[7] ; counter[4] ; clk      ;
; N/A   ; None         ; 2.136 ns   ; freq_switch[7] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.862 ns   ; freq_switch[6] ; pwm        ; clk      ;
; N/A   ; None         ; 1.850 ns   ; freq_switch[6] ; counter[0] ; clk      ;
; N/A   ; None         ; 1.850 ns   ; freq_switch[6] ; counter[7] ; clk      ;
; N/A   ; None         ; 1.850 ns   ; freq_switch[6] ; counter[6] ; clk      ;
; N/A   ; None         ; 1.850 ns   ; freq_switch[6] ; counter[2] ; clk      ;
; N/A   ; None         ; 1.850 ns   ; freq_switch[6] ; counter[3] ; clk      ;
; N/A   ; None         ; 1.850 ns   ; freq_switch[6] ; counter[1] ; clk      ;
; N/A   ; None         ; 1.850 ns   ; freq_switch[6] ; counter[4] ; clk      ;
; N/A   ; None         ; 1.850 ns   ; freq_switch[6] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.760 ns   ; freq_switch[5] ; pwm        ; clk      ;
; N/A   ; None         ; 1.748 ns   ; freq_switch[5] ; counter[0] ; clk      ;
; N/A   ; None         ; 1.748 ns   ; freq_switch[5] ; counter[7] ; clk      ;
; N/A   ; None         ; 1.748 ns   ; freq_switch[5] ; counter[6] ; clk      ;
; N/A   ; None         ; 1.748 ns   ; freq_switch[5] ; counter[2] ; clk      ;
; N/A   ; None         ; 1.748 ns   ; freq_switch[5] ; counter[3] ; clk      ;
; N/A   ; None         ; 1.748 ns   ; freq_switch[5] ; counter[1] ; clk      ;
; N/A   ; None         ; 1.748 ns   ; freq_switch[5] ; counter[4] ; clk      ;
; N/A   ; None         ; 1.748 ns   ; freq_switch[5] ; counter[5] ; clk      ;
; N/A   ; None         ; 1.709 ns   ; duty_switch[0] ; pwm        ; clk      ;
; N/A   ; None         ; 1.574 ns   ; duty_switch[2] ; pwm        ; clk      ;
; N/A   ; None         ; 1.443 ns   ; duty_switch[1] ; pwm        ; clk      ;
; N/A   ; None         ; 1.393 ns   ; duty_switch[4] ; pwm        ; clk      ;
; N/A   ; None         ; 1.352 ns   ; duty_switch[5] ; pwm        ; clk      ;
; N/A   ; None         ; 1.338 ns   ; duty_switch[3] ; pwm        ; clk      ;
; N/A   ; None         ; 1.211 ns   ; duty_switch[7] ; pwm        ; clk      ;
; N/A   ; None         ; 1.059 ns   ; duty_switch[6] ; pwm        ; clk      ;
+-------+--------------+------------+----------------+------------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+------+---------+------------+
; Slack ; Required tco ; Actual tco ; From ; To      ; From Clock ;
+-------+--------------+------------+------+---------+------------+
; N/A   ; None         ; 8.998 ns   ; pwm  ; pwm_out ; clk        ;
+-------+--------------+------------+------+---------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+----------------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To         ; To Clock ;
+---------------+-------------+-----------+----------------+------------+----------+
; N/A           ; None        ; -0.829 ns ; duty_switch[6] ; pwm        ; clk      ;
; N/A           ; None        ; -0.981 ns ; duty_switch[7] ; pwm        ; clk      ;
; N/A           ; None        ; -1.108 ns ; duty_switch[3] ; pwm        ; clk      ;
; N/A           ; None        ; -1.122 ns ; duty_switch[5] ; pwm        ; clk      ;
; N/A           ; None        ; -1.163 ns ; duty_switch[4] ; pwm        ; clk      ;
; N/A           ; None        ; -1.213 ns ; duty_switch[1] ; pwm        ; clk      ;
; N/A           ; None        ; -1.344 ns ; duty_switch[2] ; pwm        ; clk      ;
; N/A           ; None        ; -1.479 ns ; duty_switch[0] ; pwm        ; clk      ;
; N/A           ; None        ; -1.518 ns ; freq_switch[5] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.518 ns ; freq_switch[5] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.518 ns ; freq_switch[5] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.518 ns ; freq_switch[5] ; counter[2] ; clk      ;
; N/A           ; None        ; -1.518 ns ; freq_switch[5] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.518 ns ; freq_switch[5] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.518 ns ; freq_switch[5] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.518 ns ; freq_switch[5] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.530 ns ; freq_switch[5] ; pwm        ; clk      ;
; N/A           ; None        ; -1.620 ns ; freq_switch[6] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.620 ns ; freq_switch[6] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.620 ns ; freq_switch[6] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.620 ns ; freq_switch[6] ; counter[2] ; clk      ;
; N/A           ; None        ; -1.620 ns ; freq_switch[6] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.620 ns ; freq_switch[6] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.620 ns ; freq_switch[6] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.620 ns ; freq_switch[6] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.632 ns ; freq_switch[6] ; pwm        ; clk      ;
; N/A           ; None        ; -1.906 ns ; freq_switch[7] ; counter[0] ; clk      ;
; N/A           ; None        ; -1.906 ns ; freq_switch[7] ; counter[7] ; clk      ;
; N/A           ; None        ; -1.906 ns ; freq_switch[7] ; counter[6] ; clk      ;
; N/A           ; None        ; -1.906 ns ; freq_switch[7] ; counter[2] ; clk      ;
; N/A           ; None        ; -1.906 ns ; freq_switch[7] ; counter[3] ; clk      ;
; N/A           ; None        ; -1.906 ns ; freq_switch[7] ; counter[1] ; clk      ;
; N/A           ; None        ; -1.906 ns ; freq_switch[7] ; counter[4] ; clk      ;
; N/A           ; None        ; -1.906 ns ; freq_switch[7] ; counter[5] ; clk      ;
; N/A           ; None        ; -1.918 ns ; freq_switch[7] ; pwm        ; clk      ;
; N/A           ; None        ; -5.043 ns ; freq_switch[4] ; counter[0] ; clk      ;
; N/A           ; None        ; -5.043 ns ; freq_switch[4] ; counter[7] ; clk      ;
; N/A           ; None        ; -5.043 ns ; freq_switch[4] ; counter[6] ; clk      ;
; N/A           ; None        ; -5.043 ns ; freq_switch[4] ; counter[2] ; clk      ;
; N/A           ; None        ; -5.043 ns ; freq_switch[4] ; counter[3] ; clk      ;
; N/A           ; None        ; -5.043 ns ; freq_switch[4] ; counter[1] ; clk      ;
; N/A           ; None        ; -5.043 ns ; freq_switch[4] ; counter[4] ; clk      ;
; N/A           ; None        ; -5.043 ns ; freq_switch[4] ; counter[5] ; clk      ;
; N/A           ; None        ; -5.055 ns ; freq_switch[4] ; pwm        ; clk      ;
; N/A           ; None        ; -5.185 ns ; freq_switch[1] ; counter[0] ; clk      ;
; N/A           ; None        ; -5.185 ns ; freq_switch[1] ; counter[7] ; clk      ;
; N/A           ; None        ; -5.185 ns ; freq_switch[1] ; counter[6] ; clk      ;
; N/A           ; None        ; -5.185 ns ; freq_switch[1] ; counter[2] ; clk      ;
; N/A           ; None        ; -5.185 ns ; freq_switch[1] ; counter[3] ; clk      ;
; N/A           ; None        ; -5.185 ns ; freq_switch[1] ; counter[1] ; clk      ;
; N/A           ; None        ; -5.185 ns ; freq_switch[1] ; counter[4] ; clk      ;
; N/A           ; None        ; -5.185 ns ; freq_switch[1] ; counter[5] ; clk      ;
; N/A           ; None        ; -5.197 ns ; freq_switch[1] ; pwm        ; clk      ;
; N/A           ; None        ; -5.223 ns ; freq_switch[2] ; counter[0] ; clk      ;
; N/A           ; None        ; -5.223 ns ; freq_switch[2] ; counter[7] ; clk      ;
; N/A           ; None        ; -5.223 ns ; freq_switch[2] ; counter[6] ; clk      ;
; N/A           ; None        ; -5.223 ns ; freq_switch[2] ; counter[2] ; clk      ;
; N/A           ; None        ; -5.223 ns ; freq_switch[2] ; counter[3] ; clk      ;
; N/A           ; None        ; -5.223 ns ; freq_switch[2] ; counter[1] ; clk      ;
; N/A           ; None        ; -5.223 ns ; freq_switch[2] ; counter[4] ; clk      ;
; N/A           ; None        ; -5.223 ns ; freq_switch[2] ; counter[5] ; clk      ;
; N/A           ; None        ; -5.235 ns ; freq_switch[2] ; pwm        ; clk      ;
; N/A           ; None        ; -5.269 ns ; freq_switch[3] ; counter[0] ; clk      ;
; N/A           ; None        ; -5.269 ns ; freq_switch[3] ; counter[7] ; clk      ;
; N/A           ; None        ; -5.269 ns ; freq_switch[3] ; counter[6] ; clk      ;
; N/A           ; None        ; -5.269 ns ; freq_switch[3] ; counter[2] ; clk      ;
; N/A           ; None        ; -5.269 ns ; freq_switch[3] ; counter[3] ; clk      ;
; N/A           ; None        ; -5.269 ns ; freq_switch[3] ; counter[1] ; clk      ;
; N/A           ; None        ; -5.269 ns ; freq_switch[3] ; counter[4] ; clk      ;
; N/A           ; None        ; -5.269 ns ; freq_switch[3] ; counter[5] ; clk      ;
; N/A           ; None        ; -5.281 ns ; freq_switch[3] ; pwm        ; clk      ;
; N/A           ; None        ; -5.338 ns ; freq_switch[0] ; counter[0] ; clk      ;
; N/A           ; None        ; -5.338 ns ; freq_switch[0] ; counter[7] ; clk      ;
; N/A           ; None        ; -5.338 ns ; freq_switch[0] ; counter[6] ; clk      ;
; N/A           ; None        ; -5.338 ns ; freq_switch[0] ; counter[2] ; clk      ;
; N/A           ; None        ; -5.338 ns ; freq_switch[0] ; counter[3] ; clk      ;
; N/A           ; None        ; -5.338 ns ; freq_switch[0] ; counter[1] ; clk      ;
; N/A           ; None        ; -5.338 ns ; freq_switch[0] ; counter[4] ; clk      ;
; N/A           ; None        ; -5.338 ns ; freq_switch[0] ; counter[5] ; clk      ;
; N/A           ; None        ; -5.350 ns ; freq_switch[0] ; pwm        ; clk      ;
+---------------+-------------+-----------+----------------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 14 09:04:37 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwm9 -c pwm9 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 377.36 MHz between source register "counter[0]" and destination register "pwm" (period= 2.65 ns)
    Info: + Longest register to register delay is 2.436 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 4; REG Node = 'counter[0]'
        Info: 2: + IC(0.803 ns) + CELL(0.275 ns) = 1.078 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 1; COMB Node = 'Equal1~0'
        Info: 3: + IC(0.730 ns) + CELL(0.150 ns) = 1.958 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 1; COMB Node = 'Equal1~4'
        Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 2.352 ns; Loc. = LCCOMB_X30_Y12_N16; Fanout = 1; COMB Node = 'pwm~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.436 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 2; REG Node = 'pwm'
        Info: Total cell delay = 0.659 ns ( 27.05 % )
        Info: Total interconnect delay = 1.777 ns ( 72.95 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.676 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 2; REG Node = 'pwm'
            Info: Total cell delay = 1.536 ns ( 57.40 % )
            Info: Total interconnect delay = 1.140 ns ( 42.60 % )
        Info: - Longest clock path from clock "clk" to source register is 2.676 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 4; REG Node = 'counter[0]'
            Info: Total cell delay = 1.536 ns ( 57.40 % )
            Info: Total interconnect delay = 1.140 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "pwm" (data pin = "freq_switch[0]", clock pin = "clk") is 5.580 ns
    Info: + Longest pin to register delay is 8.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'freq_switch[0]'
        Info: 2: + IC(5.529 ns) + CELL(0.436 ns) = 6.817 ns; Loc. = LCCOMB_X30_Y12_N26; Fanout = 1; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.434 ns) + CELL(0.275 ns) = 7.526 ns; Loc. = LCCOMB_X30_Y12_N18; Fanout = 9; COMB Node = 'Equal0~4'
        Info: 4: + IC(0.262 ns) + CELL(0.420 ns) = 8.208 ns; Loc. = LCCOMB_X30_Y12_N16; Fanout = 1; COMB Node = 'pwm~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.292 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 2; REG Node = 'pwm'
        Info: Total cell delay = 2.067 ns ( 24.93 % )
        Info: Total interconnect delay = 6.225 ns ( 75.07 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 2; REG Node = 'pwm'
        Info: Total cell delay = 1.536 ns ( 57.40 % )
        Info: Total interconnect delay = 1.140 ns ( 42.60 % )
Info: tco from clock "clk" to destination pin "pwm_out" through register "pwm" is 8.998 ns
    Info: + Longest clock path from clock "clk" to source register is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 2; REG Node = 'pwm'
        Info: Total cell delay = 1.536 ns ( 57.40 % )
        Info: Total interconnect delay = 1.140 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 2; REG Node = 'pwm'
        Info: 2: + IC(3.410 ns) + CELL(2.662 ns) = 6.072 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'pwm_out'
        Info: Total cell delay = 2.662 ns ( 43.84 % )
        Info: Total interconnect delay = 3.410 ns ( 56.16 % )
Info: th for register "pwm" (data pin = "duty_switch[6]", clock pin = "clk") is -0.829 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 2; REG Node = 'pwm'
        Info: Total cell delay = 1.536 ns ( 57.40 % )
        Info: Total interconnect delay = 1.140 ns ( 42.60 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.771 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'duty_switch[6]'
        Info: 2: + IC(1.347 ns) + CELL(0.420 ns) = 2.766 ns; Loc. = LCCOMB_X30_Y12_N20; Fanout = 1; COMB Node = 'Equal1~3'
        Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 3.293 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 1; COMB Node = 'Equal1~4'
        Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 3.687 ns; Loc. = LCCOMB_X30_Y12_N16; Fanout = 1; COMB Node = 'pwm~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.771 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 2; REG Node = 'pwm'
        Info: Total cell delay = 1.928 ns ( 51.13 % )
        Info: Total interconnect delay = 1.843 ns ( 48.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Thu Sep 14 09:04:37 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


