// Seed: 2173365769
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    output logic id_4
);
  initial
    if (1 - 1) id_4 = ~-1;
    else id_4 = -1 == -1;
  bit id_6;
  always begin : LABEL_0
    id_6 = 1'b0;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd32
) (
    output logic id_0,
    output logic id_1,
    output tri1 id_2,
    input wand _id_3[-1 : id_3],
    input wor id_4,
    input supply0 id_5
    , id_8,
    output uwire id_6
    , id_9
);
  assign id_8 = id_4;
  wire id_10;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_4,
      id_0
  );
  assign modCall_1.id_6 = 0;
  initial id_0 <= ~-1;
  assign id_1 = 1;
  parameter id_11 = 1;
  id_12 :
  assert property (@(posedge 1) id_11)
  else id_1 <= id_9;
endmodule
