// Seed: 1681846741
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    output id_3
);
  assign id_0 = id_2;
  logic id_4;
  reg   id_5;
  always @(negedge id_4)
    id_5 <= id_2#(
        .id_5(1),
        .id_5(1)
    ) / id_5 - id_2;
endmodule
