<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jun  8 13:40:11 2024


Command Line:  synthesis -f UartTest_First_Implementation_lattice.synproj -gui -msgset /home/user/SDR-HLS/Testing/Uart Test/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-85F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-85F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/user/SDR-HLS/Testing/Uart Test (searchpath added)
-p /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data (searchpath added)
-p /home/user/SDR-HLS/Testing/Uart Test/First_Implementation (searchpath added)
-p /home/user/SDR-HLS/Testing/Uart Test (searchpath added)
Verilog design file = /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/top.v
Verilog design file = /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/UartRX.v
Verilog design file = /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/UartTX.v
NGD file = UartTest_First_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/top.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/UartRX.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/UartTX.v. VERI-1482
Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/top.v(1): compiling module top. VERI-1018
INFO - synthesis: /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/UartRX.v(19): compiling module uart_rx(CLKS_PER_BIT=2604). VERI-1018
INFO - synthesis: /home/user/SDR-HLS/Testing/Uart Test/First_Implementation/source/UartTX.v(14): compiling module uart_tx(CLKS_PER_BIT=2604). VERI-1018
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Top-level module name = top.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file UartTest_First_Implementation.ngd.

################### Begin Area Report (top)######################
Number of register bits => 93 of 84255 (0 % )
CCU2C => 18
FD1P3AX => 41
FD1P3IX => 32
FD1S3AX => 10
FD1S3AY => 2
FD1S3IX => 7
FD1S3JX => 1
GSR => 1
IB => 2
L6MUX21 => 1
LUT4 => 95
OB => 9
PFUMX => 3
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_25mhz_c, loads : 93
Clock Enable Nets
Number of Clock Enables: 17
Top 10 highest fanout Clock Enables:
  Net : uart_tx1/clk_25mhz_c_enable_60, loads : 17
  Net : uart_rx1/clk_25mhz_c_enable_57, loads : 16
  Net : i_Tx_DV_N_9, loads : 9
  Net : uart_rx1/clk_25mhz_c_enable_21, loads : 9
  Net : uart_tx1/clk_25mhz_c_enable_44, loads : 8
  Net : uart_rx1/clk_25mhz_c_enable_64, loads : 3
  Net : uart_tx1/clk_25mhz_c_enable_62, loads : 3
  Net : uart_rx1/clk_25mhz_c_enable_5, loads : 1
  Net : uart_rx1/clk_25mhz_c_enable_33, loads : 1
  Net : uart_rx1/clk_25mhz_c_enable_3, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : uart_tx1/clk_25mhz_c_enable_60, loads : 17
  Net : uart_tx1/n913, loads : 16
  Net : uart_rx1/clk_25mhz_c_enable_57, loads : 16
  Net : uart_rx1/n929, loads : 16
  Net : uart_rx1/r_SM_Main_1, loads : 16
  Net : uart_rx1/r_SM_Main_0, loads : 16
  Net : uart_rx1/r_SM_Main_2, loads : 12
  Net : uart_rx1/r_Rx_Data, loads : 12
  Net : uart_tx1/r_SM_Main_0, loads : 11
  Net : uart_tx1/r_SM_Main_1, loads : 11
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_25mhz_c]             |  200.000 MHz|  107.759 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 261.965  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.506  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
