
---------- Begin Simulation Statistics ----------
final_tick                               107534823000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297200                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708032                       # Number of bytes of host memory used
host_op_rate                                   324362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   336.47                       # Real time elapsed on the host
host_tick_rate                              319592834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.107535                       # Number of seconds simulated
sim_ticks                                107534823000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.075348                       # CPI: cycles per instruction
system.cpu.discardedOps                        429887                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2266771                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.929931                       # IPC: instructions per cycle
system.cpu.numCycles                        107534823                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       105268052                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33163                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49922                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            428                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19700648                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15860040                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88977                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076277                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062929                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.834726                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050715                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422689                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134808                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34595271                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34595271                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34598358                       # number of overall hits
system.cpu.dcache.overall_hits::total        34598358                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        30714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        30756                       # number of overall misses
system.cpu.dcache.overall_misses::total         30756                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2870559000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2870559000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2870559000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2870559000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34625985                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34625985                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34629114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34629114                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000887                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000887                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000888                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93460.929869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93460.929869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93333.300819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93333.300819                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22773                       # number of writebacks
system.cpu.dcache.writebacks::total             22773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5769                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24966                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2344214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2344214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2345887000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2345887000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000720                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000721                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000721                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93975.305672                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93975.305672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93963.270047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93963.270047                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24710                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20427571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20427571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1238892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1238892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20444657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20444657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72509.188810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72509.188810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1637                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1637                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1147840000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1147840000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74298.660107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74298.660107                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14167700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14167700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13628                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13628                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1631667000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1631667000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181328                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181328                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 119729.013795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 119729.013795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4132                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4132                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1196374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1196374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 125987.152485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 125987.152485                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3087                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3087                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1673000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1673000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.006711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.541925                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34794544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1393.677161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.541925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         278427638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        278427638                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49177175                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17527301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086774                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     25074736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25074736                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25074736                       # number of overall hits
system.cpu.icache.overall_hits::total        25074736                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          233                       # number of overall misses
system.cpu.icache.overall_misses::total           233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27439000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27439000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27439000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27439000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25074969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25074969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25074969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25074969                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 117763.948498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117763.948498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 117763.948498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117763.948498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26973000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26973000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 115763.948498                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115763.948498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 115763.948498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115763.948498                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25074736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25074736                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27439000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27439000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25074969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25074969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 117763.948498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117763.948498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26973000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26973000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 115763.948498                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115763.948498                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           219.826860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25074969                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               233                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          107617.892704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   219.826860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.858699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         200599985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        200599985                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 107534823000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7976                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7982                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                7976                       # number of overall hits
system.l2.overall_hits::total                    7982                       # number of overall hits
system.l2.demand_misses::.cpu.inst                227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16990                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17217                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               227                       # number of overall misses
system.l2.overall_misses::.cpu.data             16990                       # number of overall misses
system.l2.overall_misses::total                 17217                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26111000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2103453000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2129564000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26111000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2103453000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2129564000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            24966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25199                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           24966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25199                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974249                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.680526                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.683241                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974249                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.680526                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.683241                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115026.431718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123805.356092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123689.609107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115026.431718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123805.356092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123689.609107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15878                       # number of writebacks
system.l2.writebacks::total                     15878                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17214                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17214                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1763392000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1784963000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1763392000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1784963000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.680405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.683122                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.680405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.683122                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95026.431718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 103808.324012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103692.517718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95026.431718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 103808.324012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103692.517718                       # average overall mshr miss latency
system.l2.replacements                          16354                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22773                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22773                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           10                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               10                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           10                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data            9496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9496                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1167886000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1167886000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 122987.152485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122987.152485                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    977966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    977966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 102987.152485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102987.152485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26111000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26111000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115026.431718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115026.431718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95026.431718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95026.431718                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    935567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    935567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.484421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.484421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124842.140379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124842.140379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    785426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    785426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.484228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.484228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104849.285810                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104849.285810                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1016.944526                       # Cycle average of tags in use
system.l2.tags.total_refs                       49872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17378                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.869835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.081502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.563395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1005.299629                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993110                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    416562                       # Number of tag accesses
system.l2.tags.data_accesses                   416562                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     63512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000742262500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              128866                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15878                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68856                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63512                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68856                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63512                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.854782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.236717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.155200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3146     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.173181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.134840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.267298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64      2.03%      2.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      1.02%      3.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      1.02%      4.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2788     88.59%     92.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%     92.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              225      7.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3147                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4406784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4064768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     40.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  107530559000                       # Total gap between requests
system.mem_ctrls.avgGap                    3249442.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        58112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4344384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4063040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 540401.689227683935                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 40399787.518132612109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 37783481.542532503605                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          908                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        67948                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        63512                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32840000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3040240500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2414810831250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36167.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44743.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  38021331.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        58112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4348672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4406784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4064768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4064768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          227                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        16987                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          17214                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        15878                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         15878                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       540402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     40439663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         40980065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       540402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       540402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     37799551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        37799551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     37799551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       540402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     40439663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        78779615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                68789                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               63485                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3740                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1783286750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             343945000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3073080500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25924.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44674.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               53261                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              49292                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        29720                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   284.834455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   255.731415                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   147.841741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1937      6.52%      6.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1718      5.78%     12.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        22336     75.15%     87.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          371      1.25%     88.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2258      7.60%     96.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          149      0.50%     96.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          467      1.57%     98.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           89      0.30%     98.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          395      1.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        29720                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4402496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4063040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               40.940189                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               37.783482                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       106307460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        56499960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      246965460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     165082500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8488178400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14756858820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28866543840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   52686436440                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.947674                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  74887955250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3590600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29056267750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       105900480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        56287440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      244188000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     166309200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8488178400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14670987750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28938856320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   52670707590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.801407                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  75077615000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3590600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28866608000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7718                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15878                       # Transaction distribution
system.membus.trans_dist::CleanEvict               71                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9496                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7718                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        50377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  50377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      8471552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8471552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17214                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17214    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17214                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           287211000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          300827250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             15703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           233                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15470                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          479                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        74642                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 75121                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12221184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12284160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           16354                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4064768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41553                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105998                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41096     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    452      1.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41553                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 107534823000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          232210000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2097000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224696997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
