[
  { "topic": "1.1 Introduction to Low Power VLSI", "files": [] },
  { "topic": "1.2 Power Dissipation in CMOS Circuits", "files": [] },
  { "topic": "1.3 Static and Dynamic Power", "files": [] },
  { "topic": "1.4 Physics of Power Dissipation", "files": [] },
  { "topic": "2.1 Signal Modeling and Power Estimation", "files": [] },
  { "topic": "2.2 Statistical and Probabilistic Techniques", "files": [] },
  { "topic": "2.3 Glitching Power and Input Vector Compaction", "files": [] },
  { "topic": "3.1 Device Impact and Technology Scaling", "files": [] },
  { "topic": "3.2 Logic Level Power Estimation", "files": [] },
  { "topic": "3.3 Power Gating and Clock Gating Techniques", "files": [] },
  { "topic": "4.1 Circuit Design Styles", "files": [] },
  { "topic": "4.2 Low Power Adders, Multipliers, Flip-Flops", "files": [] },
  { "topic": "4.3 SRAM Architectures and Techniques", "files": [] },
  { "topic": "5.1 Synthesis for Low Power", "files": [] },
  { "topic": "5.2 Clock Networks and Energy Recovery CMOS", "files": [] }
]
