Time resolution is 1 ps
$stop called at time : 30 ns : File "C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sim_1/new/testbench.v" Line 70
