$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 $ din [7:0] $end
  $var wire  1 ' dout1 $end
  $var wire  8 & dout8 [7:0] $end
  $var wire  3 % op [2:0] $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire  8 $ din [7:0] $end
   $var wire  1 ' dout1 $end
   $var wire  8 & dout8 [7:0] $end
   $var wire  3 % op [2:0] $end
   $var wire  8 ( temp [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
b11000110 $
b000 %
b00000000 &
0'
b00000000 (
#2
1#
#3
0#
b001 %
#4
1#
b11000110 (
#5
0#
b010 %
#6
1#
b01100011 (
#7
0#
#8
1#
b00110001 (
#9
0#
b011 %
#10
1#
b01100010 (
#11
0#
#12
1#
b11000100 (
#13
0#
b100 %
#14
1#
b11100010 (
#15
0#
b101 %
#16
1#
b11100010 &
1'
#17
0#
b110 %
#18
1#
b01110001 (
#19
0#
b111 %
#20
1#
b11100010 (
#21
0#
#22
1#
b11000101 (
#23
0#
b101 %
#24
1#
b11000101 &
#25
