<profile>

<section name = "Vitis HLS Report for 'dpu_pack'" level="0">
<item name = "Date">Thu Dec 29 14:58:49 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution4 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.334 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2743, 2743, 27.430 us, 27.430 us, 2743, 2743, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79">dpu_pack_Pipeline_VITIS_LOOP_75_1, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87">dpu_pack_Pipeline_VITIS_LOOP_433_2, 194, 194, 1.940 us, 1.940 us, 194, 194, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_431_1">2742, 2742, 457, -, -, 6, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 8254, 27880, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 24587, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 3, 6, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87">dpu_pack_Pipeline_VITIS_LOOP_433_2, 0, 0, 50, 9014, 0</column>
<column name="grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79">dpu_pack_Pipeline_VITIS_LOOP_75_1, 0, 0, 8204, 18866, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addr_fu_130_p2">+, 0, 0, 14, 7, 6</column>
<column name="j_15_fu_120_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln431_fu_114_p2">icmp, 0, 0, 8, 3, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="j_10_fu_54">9, 2, 3, 6</column>
<column name="ptr_o">14, 3, 32, 96</column>
<column name="ptr_o_ap_vld">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79_ap_start_reg">1, 0, 1, 0</column>
<column name="j_10_fu_54">3, 0, 3, 0</column>
<column name="this_0_load_reg_187">8192, 0, 8192, 0</column>
<column name="this_5_0_fu_58">8192, 0, 8192, 0</column>
<column name="this_5_0_load_reg_182">8192, 0, 8192, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dpu_pack, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dpu_pack, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dpu_pack, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dpu_pack, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dpu_pack, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dpu_pack, return value</column>
<column name="ap_return">out, 8192, ap_ctrl_hs, dpu_pack, return value</column>
<column name="this_0_address0">out, 8, ap_memory, this_0, array</column>
<column name="this_0_ce0">out, 1, ap_memory, this_0, array</column>
<column name="this_0_q0">in, 8192, ap_memory, this_0, array</column>
<column name="pk_address0">out, 11, ap_memory, pk, array</column>
<column name="pk_ce0">out, 1, ap_memory, pk, array</column>
<column name="pk_we0">out, 1, ap_memory, pk, array</column>
<column name="pk_d0">out, 8, ap_memory, pk, array</column>
<column name="pk_address1">out, 11, ap_memory, pk, array</column>
<column name="pk_ce1">out, 1, ap_memory, pk, array</column>
<column name="pk_we1">out, 1, ap_memory, pk, array</column>
<column name="pk_d1">out, 8, ap_memory, pk, array</column>
<column name="ptr_i">in, 32, ap_ovld, ptr, pointer</column>
<column name="ptr_o">out, 32, ap_ovld, ptr, pointer</column>
<column name="ptr_o_ap_vld">out, 1, ap_ovld, ptr, pointer</column>
</table>
</item>
</section>
</profile>
