// Seed: 2559080435
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  always @(posedge id_6) begin
    id_5 <= 1;
    id_4 <= id_3;
  end
  logic id_6;
  logic id_7;
  type_10(
      1, id_6, 1
  );
  assign id_5 = 1;
endmodule
