# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/ipshared/38bf/CMF-fixMult/solution1/impl/verilog/CMFfixMult_mul_mubkb.v" \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/ipshared/38bf/CMF-fixMult/solution1/impl/verilog/CMFfixMult.v" \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/ip/designCMFfixMult_sim_clk_gen_0_0/sim/designCMFfixMult_sim_clk_gen_0_0.v" \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/ip/designCMFfixMult_xlconstant_0_0/sim/designCMFfixMult_xlconstant_0_0.v" \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/ip/designCMFfixMult_xlconstant_0_1/sim/designCMFfixMult_xlconstant_0_1.v" \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/ip/designCMFfixMult_xlconstant_0_2/sim/designCMFfixMult_xlconstant_0_2.v" \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/ip/designCMFfixMult_xlconstant_0_3/sim/designCMFfixMult_xlconstant_0_3.v" \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/ip/designCMFfixMult_xlconstant_0_4/sim/designCMFfixMult_xlconstant_0_4.v" \
"../../../../prj_CMF1508.ip_user_files/bd/designCMFfixMult/sim/designCMFfixMult.v" \
"../../../../prj_CMF1508.srcs/sources_1/imports/hdl/designCMFfixMult_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
