

================================================================
== Vitis HLS Report for 'svd_float_s'
================================================================
* Date:           Tue Apr  4 19:45:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.058 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_svd_float_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2_fu_52    |svd_float_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_svdPairs_12_12_svdTraits_12_12_float_float_float_float_s_fu_62  |svdPairs_12_12_svdTraits_12_12_float_float_float_float_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_svd_float_Pipeline_VITIS_LOOP_1728_3_fu_71                      |svd_float_Pipeline_VITIS_LOOP_1728_3                      |        3|        ?|  0.180 us|         ?|    3|    ?|       no|
        |grp_svd_float_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5_fu_80    |svd_float_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_svd_float_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7_fu_91    |svd_float_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      34|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        6|    92|     6669|   14038|    0|
|Memory               |        4|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     254|    -|
|Register             |        -|     -|       38|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       10|    92|     6707|   14326|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     3|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-------+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-------+-----+
    |mul_4ns_4ns_8_1_1_U248                                              |mul_4ns_4ns_8_1_1                                         |        0|   0|     0|     11|    0|
    |grp_svdPairs_12_12_svdTraits_12_12_float_float_float_float_s_fu_62  |svdPairs_12_12_svdTraits_12_12_float_float_float_float_s  |        6|  89|  6491|  13356|    0|
    |grp_svd_float_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2_fu_52    |svd_float_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2    |        0|   1|    57|    179|    0|
    |grp_svd_float_Pipeline_VITIS_LOOP_1728_3_fu_71                      |svd_float_Pipeline_VITIS_LOOP_1728_3                      |        0|   0|    19|    104|    0|
    |grp_svd_float_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5_fu_80    |svd_float_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5    |        0|   1|    51|    194|    0|
    |grp_svd_float_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7_fu_91    |svd_float_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7    |        0|   1|    51|    194|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                               |                                                          |        6|  92|  6669|  14038|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |svd_float_s_A_RAM_AUTO_1R1W  |        1|  0|   0|    0|   144|   32|     1|         4608|
    |S_U    |svd_float_s_S_RAM_AUTO_1R1W  |        1|  0|   0|    0|   144|   32|     1|         4608|
    |U_U    |svd_float_s_S_RAM_AUTO_1R1W  |        1|  0|   0|    0|   144|   32|     1|         4608|
    |V_U    |svd_float_s_S_RAM_AUTO_1R1W  |        1|  0|   0|    0|   144|   32|     1|         4608|
    +-------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                             |        4|  0|   0|    0|   576|  128|     4|        18432|
    +-------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1728_fu_131_p2             |         +|   0|  0|  12|           4|           2|
    |add_ln1729_fu_124_p2             |         +|   0|  0|  12|           5|           2|
    |icmp_ln1722_fu_116_p2            |      icmp|   0|  0|   8|           3|           1|
    |ap_block_state7_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  34|          13|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |A_address0  |  14|          3|    8|         24|
    |A_ce0       |  14|          3|    1|          3|
    |A_ce1       |   9|          2|    1|          2|
    |A_we0       |   9|          2|    1|          2|
    |S_address0  |  14|          3|    8|         24|
    |S_ce0       |  14|          3|    1|          3|
    |S_ce1       |   9|          2|    1|          2|
    |S_we0       |   9|          2|    1|          2|
    |S_we1       |   9|          2|    1|          2|
    |U_address0  |  14|          3|    8|         24|
    |U_ce0       |  14|          3|    1|          3|
    |U_ce1       |   9|          2|    1|          2|
    |U_we0       |   9|          2|    1|          2|
    |U_we1       |   9|          2|    1|          2|
    |V_address0  |  14|          3|    8|         24|
    |V_ce0       |  14|          3|    1|          3|
    |V_ce1       |   9|          2|    1|          2|
    |V_we0       |   9|          2|    1|          2|
    |V_we1       |   9|          2|    1|          2|
    |ap_NS_fsm   |  43|          8|    1|          8|
    +------------+----+-----------+-----+-----------+
    |Total       | 254|         54|   48|        138|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                      | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln1728_reg_178                                                               |  4|   0|    4|          0|
    |add_ln1729_reg_172                                                               |  5|   0|    5|          0|
    |ap_CS_fsm                                                                        |  7|   0|    7|          0|
    |bound_reg_156                                                                    |  8|   0|    8|          0|
    |grp_svdPairs_12_12_svdTraits_12_12_float_float_float_float_s_fu_62_ap_start_reg  |  1|   0|    1|          0|
    |grp_svd_float_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2_fu_52_ap_start_reg    |  1|   0|    1|          0|
    |grp_svd_float_Pipeline_VITIS_LOOP_1728_3_fu_71_ap_start_reg                      |  1|   0|    1|          0|
    |grp_svd_float_Pipeline_VITIS_LOOP_1731_4_VITIS_LOOP_1732_5_fu_80_ap_start_reg    |  1|   0|    1|          0|
    |grp_svd_float_Pipeline_VITIS_LOOP_1735_6_VITIS_LOOP_1736_7_fu_91_ap_start_reg    |  1|   0|    1|          0|
    |icmp_ln1722_reg_163                                                              |  1|   0|    1|          0|
    |sext_ln1722_reg_150                                                              |  4|   0|    4|          0|
    |zext_ln1722_reg_167                                                              |  4|   0|    5|          1|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                            | 38|   0|   39|          1|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|    svd<float>|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|    svd<float>|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|    svd<float>|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|    svd<float>|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|    svd<float>|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|    svd<float>|  return value|
|A_input_address0   |  out|    8|   ap_memory|       A_input|         array|
|A_input_ce0        |  out|    1|   ap_memory|       A_input|         array|
|A_input_q0         |   in|   32|   ap_memory|       A_input|         array|
|S_output_address0  |  out|    4|   ap_memory|      S_output|         array|
|S_output_ce0       |  out|    1|   ap_memory|      S_output|         array|
|S_output_we0       |  out|    1|   ap_memory|      S_output|         array|
|S_output_d0        |  out|   32|   ap_memory|      S_output|         array|
|U_output_address0  |  out|    8|   ap_memory|      U_output|         array|
|U_output_ce0       |  out|    1|   ap_memory|      U_output|         array|
|U_output_we0       |  out|    1|   ap_memory|      U_output|         array|
|U_output_d0        |  out|   32|   ap_memory|      U_output|         array|
|V_output_address0  |  out|    8|   ap_memory|      V_output|         array|
|V_output_ce0       |  out|    1|   ap_memory|      V_output|         array|
|V_output_we0       |  out|    1|   ap_memory|      V_output|         array|
|V_output_d0        |  out|   32|   ap_memory|      V_output|         array|
|size               |   in|    3|     ap_none|          size|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

