git clone --depth 1 --no-tags https://github.com/TsaiMingZhe/Simple-Convolution-Image-Processing-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746171109
git clone --depth 1 --no-tags https://github.com/omarzalahh/MIPS-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746220807
git clone --depth 1 --no-tags https://github.com/omarzalahh/Reset_SYNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746222043
git clone --depth 1 --no-tags https://github.com/riccardognt/R8-MBE-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746325423
git clone --depth 1 --no-tags https://github.com/jimmy20000314/final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744921031
git clone --depth 1 --no-tags https://github.com/velugotiashokkumar/Verilog-Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745363276
git clone --depth 1 --no-tags https://github.com/yukinagata3184/de0_beep_piezobuzzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741442924
git clone --depth 1 --no-tags https://github.com/jixi2023/caravel_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747313915
git clone --depth 1 --no-tags https://github.com/ESN2024/Regent_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747201332
git clone --depth 1 --no-tags https://github.com/ESN2024/lacheze_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746326003
git clone --depth 1 --no-tags https://github.com/shpegun60/Lvds_serdes_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745585774
git clone --depth 1 --no-tags https://github.com/dhruvna/MIPS-Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747833119
git clone --depth 1 --no-tags https://github.com/rhit-swartwba/ComputerProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747477776
git clone --depth 1 --no-tags https://github.com/MrMisterial/FIR_FILTER_WITH_CONFIGURABLE_COEFFS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748398714
git clone --depth 1 --no-tags https://github.com/SriramR123/fast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747072617
git clone --depth 1 --no-tags https://github.com/bunfloof/blm100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741885879
git clone --depth 1 --no-tags https://github.com/preronaghosh/ece621-pd0-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742899595
git clone --depth 1 --no-tags https://github.com/Raul7915/Traffic_Light_Cars-Pedestrians.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747794038
git clone --depth 1 --no-tags https://github.com/C-12-14/Verilog-based-32-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739713436
git clone --depth 1 --no-tags https://github.com/vigneshi5617/one-hot-address-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739965635
git clone --depth 1 --no-tags https://github.com/salehahmed03/EDA-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739969272
git clone --depth 1 --no-tags https://github.com/KennythK/Altera-Cyclone-V-Passcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740532787
git clone --depth 1 --no-tags https://github.com/pvyomakesh/SingleCycleCPU_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740734869
git clone --depth 1 --no-tags https://github.com/IgaZaj/Divider-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740922696
git clone --depth 1 --no-tags https://github.com/AsahiroKenpachi/jkflipfop_from_dflipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741289220
git clone --depth 1 --no-tags https://github.com/vk467/galois-lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741758823
git clone --depth 1 --no-tags https://github.com/MatiasManciniE/OSCILOSCOPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741027820
git clone --depth 1 --no-tags https://github.com/ngkhatu/Verilog_LC3-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742120114
git clone --depth 1 --no-tags https://github.com/onkarsm22/UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742491050
git clone --depth 1 --no-tags https://github.com/NivedK-S/RISC_Processor_Using_MIPS32_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743845167
git clone --depth 1 --no-tags https://github.com/yousungyeh/course-lab_sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742460437
git clone --depth 1 --no-tags https://github.com/ElyAi/CS207_23F_ProjectA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743808624
git clone --depth 1 --no-tags https://github.com/StellaLin030/HIT_Computer_Architechture_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744046732
git clone --depth 1 --no-tags https://github.com/deeven04/CSE-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743927198
git clone --depth 1 --no-tags https://github.com/ESN2024/TAIBI_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744002170
git clone --depth 1 --no-tags https://github.com/JandyP4/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744962818
git clone --depth 1 --no-tags https://github.com/nag2mani/Computer_Organisation_and_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743066357
git clone --depth 1 --no-tags https://github.com/arunnats/NITC-HW-Lab-S4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740415034
git clone --depth 1 --no-tags https://github.com/YongStar99/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744886678
git clone --depth 1 --no-tags https://github.com/ESN2024/lacheze_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742453698
git clone --depth 1 --no-tags https://github.com/ESN2024/lacheze_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746324824
git clone --depth 1 --no-tags https://github.com/Jack-Begeman/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747927342
git clone --depth 1 --no-tags https://github.com/yashbee313839/caravel-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748080994
git clone --depth 1 --no-tags https://github.com/DavidRLindley/Caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748333621
git clone --depth 1 --no-tags https://github.com/rohx17/VLSI_Wallace_Tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748248770
git clone --depth 1 --no-tags https://github.com/karuppan-the-pentester/tessolve-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747485255
git clone --depth 1 --no-tags https://github.com/mfallon90/primitives.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742972469
git clone --depth 1 --no-tags https://github.com/H0risans/FPGA-Traditional-face-detection-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743452852
git clone --depth 1 --no-tags https://github.com/Knightmare-0/ALU-Control-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742535090
git clone --depth 1 --no-tags https://github.com/SelahattinAbakay/graduation-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741137979
git clone --depth 1 --no-tags https://github.com/108368062/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743524150
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/learn-git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740466887
git clone --depth 1 --no-tags https://github.com/crimson151/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740821903
git clone --depth 1 --no-tags https://github.com/jeffdi/sony_demo_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741236495
git clone --depth 1 --no-tags https://github.com/vk467/bowling-score-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741760082
git clone --depth 1 --no-tags https://github.com/Anand6355/Mini-Project-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742007733
git clone --depth 1 --no-tags https://github.com/alex-bosh/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739592881
git clone --depth 1 --no-tags https://github.com/yin1245/neuq_-_5-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739616137
git clone --depth 1 --no-tags https://github.com/donalmonahan/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739928088
git clone --depth 1 --no-tags https://github.com/tianyaochou/mips32-chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740516531
git clone --depth 1 --no-tags https://github.com/Runny-Babbitt/Infix2Postfix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740658474
git clone --depth 1 --no-tags https://github.com/JEET321084/HDL_Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742782920
git clone --depth 1 --no-tags https://github.com/Mohamed-Adel-ELshiemy/RISC-V-With-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742835431
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/PWM-Pulse-Width-Modulation-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743050432
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/d3d1ae2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742935130
git clone --depth 1 --no-tags https://github.com/shibatchii/REPEATER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743156917
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743260714
git clone --depth 1 --no-tags https://github.com/weirdmaverick/verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741473434
git clone --depth 1 --no-tags https://github.com/ruei7916/SOC_lab-sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743426457
git clone --depth 1 --no-tags https://github.com/no1jiangjiang/ws2812b_snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743584238
git clone --depth 1 --no-tags https://github.com/Shehab-Hesham/FPGA_IP_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741605050
git clone --depth 1 --no-tags https://github.com/sid2k10/MEMORY-CONTROLLER-USING-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743460154
git clone --depth 1 --no-tags https://github.com/JekkuChen/RISC-E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744300506
git clone --depth 1 --no-tags https://github.com/rishabh4749/Simple_OneHot_Transitions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744020627
git clone --depth 1 --no-tags https://github.com/weixiang1118/2023-Fall-DSPIC-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742329462
git clone --depth 1 --no-tags https://github.com/RechenGithub/MYLZ77.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744484618
git clone --depth 1 --no-tags https://github.com/elafatal/D-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743742519
git clone --depth 1 --no-tags https://github.com/rsigalov/FPGA-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743999210
git clone --depth 1 --no-tags https://github.com/vishruthmurthy/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745933109
git clone --depth 1 --no-tags https://github.com/thahail/RFXCVR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746070104
git clone --depth 1 --no-tags https://github.com/Yifeng66666/PINGPONG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746099413
git clone --depth 1 --no-tags https://github.com/107061130/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742996343
git clone --depth 1 --no-tags https://github.com/S1SH1R/FPGA-Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746183896
git clone --depth 1 --no-tags https://github.com/AnandPTi/Electrical-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745570966
git clone --depth 1 --no-tags https://github.com/adpakw/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746322857
git clone --depth 1 --no-tags https://github.com/leejiwon1125/POSTECH-Computer-Architecture-cs311-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746421182
git clone --depth 1 --no-tags https://github.com/Brighton-Sibanda/Risc_takers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741099579
git clone --depth 1 --no-tags https://github.com/EECS150/asic-labs-sp24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746438878
git clone --depth 1 --no-tags https://github.com/KozlowskiMatt/DE1-SoC-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742673142
git clone --depth 1 --no-tags https://github.com/jonas-kaufmann/simbricks-lpn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742040507
git clone --depth 1 --no-tags https://github.com/harish16018/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747927010
git clone --depth 1 --no-tags https://github.com/sislab-vnu/xup_embedded_system_design_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743804030
git clone --depth 1 --no-tags https://github.com/Lucasvw89/infraHardware-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743231414
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739589835
git clone --depth 1 --no-tags https://github.com/mohamedhamiid/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740049588
git clone --depth 1 --no-tags https://github.com/Otaku-hy/XJTU_VerilogCPUDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740103655
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/Design_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741279486
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/-Design_Simple-Up-Down-Counter-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741281379
git clone --depth 1 --no-tags https://github.com/amr-elberry/-LFSR-Linear-feedback-shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741286425
git clone --depth 1 --no-tags https://github.com/Sherr1Fu/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741539793
git clone --depth 1 --no-tags https://github.com/danielfufu/Soc-lab-dram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741074593
git clone --depth 1 --no-tags https://github.com/Ghanshyam1409/Lammings-G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741796301
git clone --depth 1 --no-tags https://github.com/vk467/ro-trng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741756498
git clone --depth 1 --no-tags https://github.com/NYCU-SOC-Design-Team13/SoC-LabD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741074160
git clone --depth 1 --no-tags https://github.com/MODKWODK/SOC-LAB6--SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742383334
git clone --depth 1 --no-tags https://github.com/hsuting0627/EE4292_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739766582
git clone --depth 1 --no-tags https://github.com/omeps/omeps-verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742222923
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/4BIT_RIPPLECOUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747031845
git clone --depth 1 --no-tags https://github.com/HHHBBBRRR/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746442921
git clone --depth 1 --no-tags https://github.com/NKanato/HDL-DIgitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747992951
git clone --depth 1 --no-tags https://github.com/sameed92/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744173994
git clone --depth 1 --no-tags https://github.com/pinkbear505/final_pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744522564
git clone --depth 1 --no-tags https://github.com/kshitij-r/AISS-Phase-III.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745570022
git clone --depth 1 --no-tags https://github.com/omarzalahh/Counter_Up_Down_5bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746216610
git clone --depth 1 --no-tags https://github.com/huixiong806/nandgame_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746599204
git clone --depth 1 --no-tags https://github.com/ESN2024/HUANG_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745042396
git clone --depth 1 --no-tags https://github.com/DJ-Melvin/Artix7_Basys3_Pacman_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746738616
git clone --depth 1 --no-tags https://github.com/PatriChou/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746692512
git clone --depth 1 --no-tags https://github.com/PIONEER-Experiment/mfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746803639
git clone --depth 1 --no-tags https://github.com/Abhinav-863/Round-Robin-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742710625
git clone --depth 1 --no-tags https://github.com/ngonhan134/rpt_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742833828
git clone --depth 1 --no-tags https://github.com/rishabh4749/Rule_110.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742830051
git clone --depth 1 --no-tags https://github.com/rishabh4749/2State_2Input_Asyn_Moore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743983333
git clone --depth 1 --no-tags https://github.com/SonalSinha237/Array_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742846877
git clone --depth 1 --no-tags https://github.com/ESN2024/Jacquet_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743186504
git clone --depth 1 --no-tags https://github.com/ESN2024/albouquet_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742444986
git clone --depth 1 --no-tags https://github.com/BIG-melon-xx/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743135940
git clone --depth 1 --no-tags https://github.com/hoangphuc2611/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744414196
git clone --depth 1 --no-tags https://github.com/ESN2024/Regent_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747201533
git clone --depth 1 --no-tags https://github.com/ESN2024/Regent_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742453109
git clone --depth 1 --no-tags https://github.com/kagandikmen/eecs151-fa23-fpga-labs-self-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745204040
git clone --depth 1 --no-tags https://github.com/lhlahnb/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744406679
git clone --depth 1 --no-tags https://github.com/TheMHH/ps2Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740192971
git clone --depth 1 --no-tags https://github.com/meta112/Domaze-Expansion-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742170619
git clone --depth 1 --no-tags https://github.com/sneha2901varshney/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741778171
git clone --depth 1 --no-tags https://github.com/Thewbi/DE10_Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739736207
git clone --depth 1 --no-tags https://github.com/RexJian/SystemVerilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741295554
git clone --depth 1 --no-tags https://github.com/Illusion12315/Verilog_base_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743076244
git clone --depth 1 --no-tags https://github.com/rickyrorton/Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739962826
git clone --depth 1 --no-tags https://github.com/os-fpga/Jira_Testcase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745026126
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743188308
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/fine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743250633
git clone --depth 1 --no-tags https://github.com/rishabh4749/Simple_State_Transitions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743652348
git clone --depth 1 --no-tags https://github.com/kapi36/Verification-of-8-bit-AND-gate-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744138077
git clone --depth 1 --no-tags https://github.com/rishabh4749/2State_Moore_Asyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743910002
git clone --depth 1 --no-tags https://github.com/Aabha-J/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741186724
git clone --depth 1 --no-tags https://github.com/BHa2R00/rsa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741315906
git clone --depth 1 --no-tags https://github.com/KelseaWasHere/Digital-Stopwatch-DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742135207
git clone --depth 1 --no-tags https://github.com/eterorca/Final-Project-Gomoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742380209
git clone --depth 1 --no-tags https://github.com/hengwang70/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742455292
git clone --depth 1 --no-tags https://github.com/jagadishb12/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742751286
git clone --depth 1 --no-tags https://github.com/Sabnam-Parveen/RTL-to-GDS-II-Flow-of-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742825171
git clone --depth 1 --no-tags https://github.com/himanshu-0907/8_Bit_Booth_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742906843
git clone --depth 1 --no-tags https://github.com/awesomesjh/gun_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744499894
git clone --depth 1 --no-tags https://github.com/PetruMicu/CPU_PipelineCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743148301
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741481999
git clone --depth 1 --no-tags https://github.com/LinHuangnan/SFU_CHECK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744933300
git clone --depth 1 --no-tags https://github.com/yusufaygun/CMPE240Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745657637
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ChipDev-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746122752
git clone --depth 1 --no-tags https://github.com/geziangfinn/RePlAce_bookshelf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746246424
git clone --depth 1 --no-tags https://github.com/bucketfish0000/ece411-mp4-dump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740010982
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/DSPIC_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740621905
git clone --depth 1 --no-tags https://github.com/LAMPA23/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744116802
git clone --depth 1 --no-tags https://github.com/austenppm/simple23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746650213
git clone --depth 1 --no-tags https://github.com/baraba6u/ESD4ML-TUM-lab3-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744966263
git clone --depth 1 --no-tags https://github.com/oguzhantopal55/Digital-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747153644
git clone --depth 1 --no-tags https://github.com/Abdelrhman-Ellithy/Verilog-Smart-Car-Garage-parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747535203
git clone --depth 1 --no-tags https://github.com/ESN2024/Lachenal_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744415843
git clone --depth 1 --no-tags https://github.com/RedRightH/Verilog_Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747702918
git clone --depth 1 --no-tags https://github.com/ESN2024/Podgorski_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744432918
git clone --depth 1 --no-tags https://github.com/sus11s53/2023_Fall_NCTU_CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741391566
git clone --depth 1 --no-tags https://github.com/Ramagond15/BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748050995
git clone --depth 1 --no-tags https://github.com/MAX990ck/IC-Contest-2015-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748180027
git clone --depth 1 --no-tags https://github.com/Smil3MoreGH/Fault_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747916442
git clone --depth 1 --no-tags https://github.com/ljqljqljq8/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748266296
git clone --depth 1 --no-tags https://github.com/SID-6921/VLSI_RTLs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745446644
git clone --depth 1 --no-tags https://github.com/yufenh1999/Active_Noise_Cancellation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746461755
git clone --depth 1 --no-tags https://github.com/imvietp/Final_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742541938
git clone --depth 1 --no-tags https://github.com/ytnxneydhsx/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743860965
git clone --depth 1 --no-tags https://github.com/elonekrasniqi/16bitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748337887
git clone --depth 1 --no-tags https://github.com/TateStaples/350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745587312
git clone --depth 1 --no-tags https://github.com/Sina-Ghorbani2001/ARM968E-S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742466028
git clone --depth 1 --no-tags https://github.com/manthanand/ASICDesign2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747912023
git clone --depth 1 --no-tags https://github.com/Ghaithq/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747349789
git clone --depth 1 --no-tags https://github.com/AtmostAtmosphere/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748265329
git clone --depth 1 --no-tags https://github.com/hudajiang/GearBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746109358
git clone --depth 1 --no-tags https://github.com/MMancias/DesignProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747385666
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/SR_FLIPFLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747021802
