JDF B
// Created by Version 1.7 
PROJECT PracPractice
DESIGN pracpractice Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure Verilog HDL
DOCUMENT myLP_skel.v.txt
MODULE labprac.v
MODSTYLE cla4 Normal
MODSTYLE myLP Normal
MODSTYLE bounceless_switch Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE myLP
