--- |
  ; ModuleID = 'dummy.ll'
...
---
name:            symbol2uvlc
alignment:       1
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           true
tracksRegLiveness: true
tracksSubRegLiveness: false
registers:       
  - { id: 0, class: gpr }
  - { id: 1, class: rgpr }
  - { id: 2, class: rgpr }
  - { id: 3, class: rgpr }
  - { id: 4, class: rgpr }
  - { id: 5, class: rgpr }
  - { id: 6, class: rgpr }
  - { id: 7, class: rgpr }
  - { id: 8, class: rgpr }
  - { id: 9, class: rgpr }
  - { id: 10, class: rgpr }
liveins:         
  - { reg: '%r0', virtual-reg: '%0' }
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
body:             |
  bb.0 (%ir-block.0, freq 8):
    liveins: %r0
    liveouts: %r0
  
    %0 = COPY %r0
    %1 = t2LDRi12 %0, 12, 14, _, <0x2e03940> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.1)
    %2 = t2LDRi12 %0, 16, 14, _, <0x2e03940> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.5)
    %3 = t2ADDrs %1, %1, 251, 14, _, _
    %4 = t2ASRri killed %3, 1, 14, _, _
    %5 = t2MOVi 1, 14, _, _
    %6 = t2LSLrr killed %5, killed %4, 14, _, _
    %7 = t2SUBri %6, 1, 14, _, _
    %8 = t2ANDrr killed %7, killed %2, 14, _, _
    %9 = t2ORRrr killed %8, %6, 14, _, _
    t2STRi12 killed %9, %0, 20, 14, _, <0x2e03940> = !{!"unison-memory-partition", i32 0} :: (store 4 into %ir.10)
    %10 = t2MOVi 0, 14, _, _
    %r0 = COPY %10
    tBX_RET 14, _, implicit %r0

...
---
unison-test-mir-version: null
unison-test-target: ARM
unison-test-goal:
- size
unison-test-expected-cost:
- 13
unison-test-function: null
unison-test-expected-proven: true
unison-test-strictly-better: null
unison-test-expected-has-solution: true
...
