# Design-of-16-bit-single-clock-synchronous-FIFO
Designed single clock (n+1) and n bit FIFO with 4bit Write and Read pointer. Accounted for RACE condition in the design. 
