Classic Timing Analyzer report for project2
Thu May 16 15:33:32 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                          ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.718 ns                                       ; I[0]                                          ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.057 ns                                       ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; ACC[1]                                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.338 ns                                       ; I[2]                                          ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                               ;                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; tsu                                                                                                 ;
+-------+--------------+------------+------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                            ; To Clock ;
+-------+--------------+------------+------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.718 ns   ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; 4.717 ns   ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; 4.716 ns   ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; 4.686 ns   ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; 4.685 ns   ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; 4.684 ns   ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; 4.391 ns   ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; 4.359 ns   ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; 4.311 ns   ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; 4.307 ns   ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; 4.279 ns   ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; 4.275 ns   ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; 3.491 ns   ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A   ; None         ; 3.490 ns   ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; 3.185 ns   ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; 0.811 ns   ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; 0.810 ns   ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; 0.809 ns   ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; 0.647 ns   ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; 0.646 ns   ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A   ; None         ; 0.645 ns   ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; 0.469 ns   ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; 0.404 ns   ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; 0.400 ns   ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; 0.241 ns   ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; -0.108 ns  ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
+-------+--------------+------------+------+-----------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------+
; tco                                                                                                     ;
+-------+--------------+------------+-----------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+--------+------------+
; N/A   ; None         ; 9.057 ns   ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; ACC[1] ; clk        ;
; N/A   ; None         ; 8.898 ns   ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; ACC[4] ; clk        ;
; N/A   ; None         ; 8.568 ns   ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; ACC[6] ; clk        ;
; N/A   ; None         ; 8.490 ns   ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; ACC[7] ; clk        ;
; N/A   ; None         ; 8.263 ns   ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; ACC[0] ; clk        ;
; N/A   ; None         ; 7.511 ns   ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; ACC[2] ; clk        ;
; N/A   ; None         ; 6.397 ns   ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; ACC[5] ; clk        ;
; N/A   ; None         ; 6.396 ns   ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; ACC[3] ; clk        ;
+-------+--------------+------------+-----------------------------------------------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; th                                                                                                        ;
+---------------+-------------+-----------+------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                            ; To Clock ;
+---------------+-------------+-----------+------+-----------------------------------------------+----------+
; N/A           ; None        ; 0.338 ns  ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; -0.011 ns ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; -0.170 ns ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; -0.174 ns ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; -0.239 ns ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; -0.415 ns ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; -0.416 ns ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; -0.417 ns ; I[3] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; -0.579 ns ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; -0.580 ns ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; -0.581 ns ; I[2] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; -2.955 ns ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; -3.260 ns ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; -3.261 ns ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A           ; None        ; -4.045 ns ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; -4.049 ns ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; -4.077 ns ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; -4.081 ns ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; -4.129 ns ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; -4.161 ns ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; -4.454 ns ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; -4.455 ns ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; -4.456 ns ; I[1] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; -4.486 ns ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; -4.487 ns ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; -4.488 ns ; I[0] ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
+---------------+-------------+-----------+------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 15:33:32 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project2 -c project2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]" and destination register "lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.900 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y34_N21; Fanout = 3; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 2: + IC(0.316 ns) + CELL(0.275 ns) = 0.591 ns; Loc. = LCCOMB_X56_Y34_N0; Fanout = 2; COMB Node = 'Adder8_4bits:inst|fulladder2:inst2|inst7~0'
            Info: 3: + IC(0.262 ns) + CELL(0.150 ns) = 1.003 ns; Loc. = LCCOMB_X56_Y34_N18; Fanout = 3; COMB Node = 'Adder8_4bits:inst|fulladder2:inst1|inst7~0'
            Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.408 ns; Loc. = LCCOMB_X56_Y34_N12; Fanout = 3; COMB Node = 'Adder8_4bits:inst|halfadder:inst6|inst4'
            Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 1.816 ns; Loc. = LCCOMB_X56_Y34_N24; Fanout = 1; COMB Node = 'Adder8_4bits:inst|halfadder:inst9|inst'
            Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.900 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 2; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 0.809 ns ( 42.58 % )
            Info: Total interconnect delay = 1.091 ns ( 57.42 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.691 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 2; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]'
                Info: Total cell delay = 1.536 ns ( 57.08 % )
                Info: Total interconnect delay = 1.155 ns ( 42.92 % )
            Info: - Longest clock path from clock "clk" to source register is 2.691 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N21; Fanout = 3; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]'
                Info: Total cell delay = 1.536 ns ( 57.08 % )
                Info: Total interconnect delay = 1.155 ns ( 42.92 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]" (data pin = "I[0]", clock pin = "clk") is 4.718 ns
    Info: + Longest pin to register delay is 7.445 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B20; Fanout = 3; PIN Node = 'I[0]'
        Info: 2: + IC(4.849 ns) + CELL(0.437 ns) = 6.136 ns; Loc. = LCCOMB_X56_Y34_N0; Fanout = 2; COMB Node = 'Adder8_4bits:inst|fulladder2:inst2|inst7~0'
        Info: 3: + IC(0.262 ns) + CELL(0.150 ns) = 6.548 ns; Loc. = LCCOMB_X56_Y34_N18; Fanout = 3; COMB Node = 'Adder8_4bits:inst|fulladder2:inst1|inst7~0'
        Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 6.953 ns; Loc. = LCCOMB_X56_Y34_N12; Fanout = 3; COMB Node = 'Adder8_4bits:inst|halfadder:inst6|inst4'
        Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 7.361 ns; Loc. = LCCOMB_X56_Y34_N24; Fanout = 1; COMB Node = 'Adder8_4bits:inst|halfadder:inst9|inst'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 7.445 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 2; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.821 ns ( 24.46 % )
        Info: Total interconnect delay = 5.624 ns ( 75.54 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 2; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
Info: tco from clock "clk" to destination pin "ACC[1]" through register "lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]" is 9.057 ns
    Info: + Longest clock path from clock "clk" to source register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N21; Fanout = 3; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y34_N21; Fanout = 3; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(3.308 ns) + CELL(2.808 ns) = 6.116 ns; Loc. = PIN_AF21; Fanout = 0; PIN Node = 'ACC[1]'
        Info: Total cell delay = 2.808 ns ( 45.91 % )
        Info: Total interconnect delay = 3.308 ns ( 54.09 % )
Info: th for register "lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "I[2]", clock pin = "clk") is 0.338 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N27; Fanout = 3; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.619 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'I[2]'
        Info: 2: + IC(1.406 ns) + CELL(0.150 ns) = 2.535 ns; Loc. = LCCOMB_X56_Y34_N26; Fanout = 1; COMB Node = 'Adder8_4bits:inst|fulladder2:inst1|inst1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.619 ns; Loc. = LCFF_X56_Y34_N27; Fanout = 3; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.213 ns ( 46.32 % )
        Info: Total interconnect delay = 1.406 ns ( 53.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Thu May 16 15:33:32 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


