#==================================================================================#
# Author: GWX Technology
# Attribution: Plain Text
# Birthday: Sun Nov 12 15:21:19 CST 2023
# Organization: GWX Technology
# Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
#----------------------------------------------------------------------------------#
# Description:
# All the data in the file was generated by GWX Technology. This information was
# prepared only for EDA tools training. GWX Technology does not guarantee the
# accuracy or completeness of the information contained herein. GWX Technology
# shall not be liable for any loss or damage of any kind arising from the use of
# this document or the information contained herein.
#----------------------------------------------------------------------------------#
# Version: 0.9.0.0 Alpha
#==================================================================================#

/*   --------------------------------------------------------------   */
/*                       Template Revision : 3.1.0                    */
/*   --------------------------------------------------------------   */

/*                      * Tessent MemoryBIST Model *                  */
/* This memBIST model does not contain sufficient information to guarantee exact checkerboard pattern. */

   MemoryTemplate ( ROM_16Kx40 ) {
   CellName:      ROM_16Kx40;
   MemoryType:    ROM;

   LogicalPorts:  1R; 
   NumberofWords:  16384;
   NumberofBits :  40;
   Algorithm:  ReadOnly ;
   OperationSet: ROM;  
   MinHold:  0.795;
   MilliWattsPerMegaHertz:  1.073e-02;
   ROMContentsFile: auto.vh;
   ShadowRead: Off;
   AddressCounter {
     Function (Address) {
       LogicalAddressMaP {
         ColumnAddress [3:0] : Address [3:0] ;
         RowAddress [9:0] : Address [13:4] ;
       }
     }
     Function (Rowaddress) {
       CountRange [0:1023];
     }
     Function (Columnaddress) {
       CountRange [0:15];
     }
   }
Port (  Q[39:0] )
             {   
               Direction: OUTPUT;
               Function: data;
             }
Port (  ADR[13:0] )
             {   
               Direction: INPUT;
               Function: Address;
             }
Port (  ME )
             {   
               Direction: INPUT;
               Function: Select;
               Polarity: ActiveHigh;
             }
Port (  CLK )
             {   
               Direction: INPUT;
               Function: Clock;
               Polarity: ActiveHigh;
             }
Port (  LS )
             {   
               Direction: INPUT;
               Function: None;
               Safevalue: 0;
             }
Port (  TEST1 )
             {   
               Direction: INPUT;
               Function: None;
               Safevalue: 0;
             }
Port (  RM[3:0] )
             {   
               Direction: INPUT;
               Function: None;
               Safevalue: 4'b0010;
             }
Port (  RME )
             {   
               Direction: INPUT;
               Function: None;
               Safevalue: 0;
             }
}
