0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab9/lab9_1_1/lab9_1_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/FSM9_1_1.v,1586740282,verilog,,C:/Users/lucas/Documents/fpga/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/testbench9_1_1.v,,FSM9_1_1,,,,,,,,
C:/Users/lucas/Documents/fpga/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/testbench9_1_1.v,1586630982,verilog,,,,testbench9_1_1,,,,,,,,
