
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)

Loaded SDC plugin
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /mnt/d/APIC/FIR_Openlane/All/top.v
Parsing SystemVerilog input from `/mnt/d/APIC/FIR_Openlane/All/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /mnt/d/APIC/FIR_Openlane/All/highpass.v
Parsing SystemVerilog input from `/mnt/d/APIC/FIR_Openlane/All/highpass.v' to AST representation.
Generating RTLIL representation for module `\highpass'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /mnt/d/APIC/FIR_Openlane/All/lowpass.v
Parsing SystemVerilog input from `/mnt/d/APIC/FIR_Openlane/All/lowpass.v' to AST representation.
Generating RTLIL representation for module `\lowpass'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /mnt/d/APIC/FIR_Openlane/All/shifter.v
Parsing SystemVerilog input from `/mnt/d/APIC/FIR_Openlane/All/shifter.v' to AST representation.
Generating RTLIL representation for module `\shifter'.
Successfully finished Verilog frontend.

6. Generating Graphviz representation of design.
Writing dot description to `/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/06-yosys-synthesis/hierarchy.dot'.
Dumping module top to page 1.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \highpass
Used module:     \shifter
Used module:     \lowpass

7.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \highpass
Used module:     \shifter
Used module:     \lowpass
Removed 0 unused modules.
Renaming module top to top.

8. Executing TRIBUF pass.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \highpass
Used module:     \shifter
Used module:     \lowpass

9.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \highpass
Used module:     \shifter
Used module:     \lowpass
Removed 0 unused modules.

10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 15 switch rules as full_case in process $proc$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:163$256 in module lowpass.
Marked 15 switch rules as full_case in process $proc$/mnt/d/APIC/FIR_Openlane/All/highpass.v:170$1 in module highpass.
Marked 1 switch rules as full_case in process $proc$/mnt/d/APIC/FIR_Openlane/All/shifter.v:14$497 in module shifter.
Removed a total of 0 dead cases.

12. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 1 assignment to connection.

13. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\shifter.$proc$/mnt/d/APIC/FIR_Openlane/All/shifter.v:0$499'.
  Set init value: \data = 240'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

14. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\shifter.$proc$/mnt/d/APIC/FIR_Openlane/All/shifter.v:14$497'.

15. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~30 debug messages>

16. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\lowpass.$proc$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:163$256'.
     1/1: $0\output_register[15:0]
Creating decoders for process `\highpass.$proc$/mnt/d/APIC/FIR_Openlane/All/highpass.v:170$1'.
     1/1: $0\output_register[15:0]
Creating decoders for process `\shifter.$proc$/mnt/d/APIC/FIR_Openlane/All/shifter.v:0$499'.
Creating decoders for process `\shifter.$proc$/mnt/d/APIC/FIR_Openlane/All/shifter.v:14$497'.
     1/2: $0\data[239:0] [15:0]
     2/2: $0\data[239:0] [239:16]

17. Executing PROC_DLATCH pass (convert process syncs to latches).

18. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\lowpass.\output_register' using process `\lowpass.$proc$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:163$256'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\highpass.\output_register' using process `\highpass.$proc$/mnt/d/APIC/FIR_Openlane/All/highpass.v:170$1'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\shifter.\data' using process `\shifter.$proc$/mnt/d/APIC/FIR_Openlane/All/shifter.v:14$497'.
  created $adff cell `$procdff$592' with positive edge clock and positive level reset.

19. Executing PROC_MEMWR pass (convert process memory writes to cells).

20. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 15 empty switches in `\lowpass.$proc$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:163$256'.
Removing empty process `lowpass.$proc$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:163$256'.
Found and cleaned up 15 empty switches in `\highpass.$proc$/mnt/d/APIC/FIR_Openlane/All/highpass.v:170$1'.
Removing empty process `highpass.$proc$/mnt/d/APIC/FIR_Openlane/All/highpass.v:170$1'.
Removing empty process `shifter.$proc$/mnt/d/APIC/FIR_Openlane/All/shifter.v:0$499'.
Removing empty process `shifter.$proc$/mnt/d/APIC/FIR_Openlane/All/shifter.v:14$497'.
Cleaned up 30 empty switches.

21. Executing CHECK pass (checking for obvious problems).
Checking module top...
Checking module lowpass...
Checking module highpass...
Checking module shifter...
Found and reported 0 problems.

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module lowpass.
<suppressed ~129 debug messages>
Optimizing module highpass.
<suppressed ~149 debug messages>
Optimizing module shifter.
<suppressed ~1 debug messages>

23. Executing FLATTEN pass (flatten design).
Deleting now unused module lowpass.
Deleting now unused module highpass.
Deleting now unused module shifter.
<suppressed ~4 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 148 unused wires.
<suppressed ~45 debug messages>

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
  Optimizing cells in module \top.
Performed a total of 1 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.9. Rerunning OPT passes. (Maybe there is more to do..)

26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

26.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

26.16. Finished OPT passes. (There is nothing left to do.)

27. Executing FSM pass (extract and optimize FSM).

27.1. Executing FSM_DETECT pass (finding FSMs in design).

27.2. Executing FSM_EXTRACT pass (extracting FSM from design).

27.3. Executing FSM_OPT pass (simple optimizations of FSMs).

27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

27.5. Executing FSM_OPT pass (simple optimizations of FSMs).

27.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

27.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

27.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

28.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\lpf.$procdff$590 ($dff) from module top (D = $flatten\lpf.$procmux$537_Y [9:0], Q = \lpf.output_register [9:0], rval = 10'0000000000).
Adding SRST signal on $flatten\lpf.$procdff$590 ($dff) from module top (D = $flatten\lpf.$procmux$540_Y [15:10], Q = \lpf.output_register [15:10], rval = 6'000000).
Adding SRST signal on $flatten\hpf.$procdff$591 ($dff) from module top (D = $flatten\hpf.$procmux$582_Y [9:0], Q = \hpf.output_register [9:0], rval = 10'0000000000).
Adding SRST signal on $flatten\hpf.$procdff$591 ($dff) from module top (D = $flatten\hpf.$procmux$585_Y [15:10], Q = \hpf.output_register [15:10], rval = 6'000000).

28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

28.9. Rerunning OPT passes. (Maybe there is more to do..)

28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

28.13. Executing OPT_DFF pass (perform DFF optimizations).

28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

28.16. Rerunning OPT passes. (Maybe there is more to do..)

28.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

28.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

28.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

28.20. Executing OPT_DFF pass (perform DFF optimizations).

28.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

28.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

28.23. Finished OPT passes. (There is nothing left to do.)

29. Executing WREDUCE pass (reducing word size of cells).
Removed top 10 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$483 ($mul).
Removed top 10 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$481 ($mul).
Removed top 10 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$479 ($mul).
Removed top 9 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$475 ($mul).
Removed top 13 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$464 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$460 ($mul).
Removed top 6 bits (of 14) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$454 ($mul).
Removed top 6 bits (of 14) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$452 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$446 ($mul).
Removed top 13 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$442 ($mul).
Removed top 13 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$432 ($mul).
Removed top 10 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$428 ($mul).
Removed top 10 bits (of 12) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$426 ($mul).
Removed top 10 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$424 ($mul).
Removed top 13 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$420 ($mul).
Removed top 9 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$487 ($mul).
Removed top 11 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$408 ($mul).
Removed top 6 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$402 ($mul).
Removed top 11 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$394 ($mul).
Removed top 10 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$384 ($mul).
Removed top 10 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$380 ($mul).
Removed top 10 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$378 ($mul).
Removed top 10 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$376 ($mul).
Removed top 10 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$372 ($mul).
Removed top 12 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$364 ($mul).
Removed top 6 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$358 ($mul).
Removed top 6 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$356 ($mul).
Removed top 12 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$350 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$344 ($mul).
Removed top 10 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$340 ($mul).
Removed top 10 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$338 ($mul).
Removed top 10 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$336 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$332 ($mul).
Removed top 6 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$322 ($mul).
Removed top 6 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$320 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$308 ($mul).
Removed top 10 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$306 ($mul).
Removed top 6 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$294 ($mul).
Removed top 6 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$292 ($mul).
Removed top 9 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$284 ($mul).
Removed top 7 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$282 ($mul).
Removed top 9 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$280 ($mul).
Removed top 4 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$274 ($mul).
Removed top 4 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$272 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$268 ($mul).
Removed top 7 bits (of 16) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$266 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$265 ($mul).
Removed top 12 bits (of 15) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$221 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$219 ($mul).
Removed top 8 bits (of 13) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$211 ($mul).
Removed top 11 bits (of 15) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$203 ($mul).
Removed top 12 bits (of 15) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$201 ($mul).
Removed top 11 bits (of 16) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$165 ($mul).
Removed top 8 bits (of 16) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$157 ($mul).
Removed top 11 bits (of 16) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$149 ($mul).
Removed top 12 bits (of 16) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$119 ($mul).
Removed top 8 bits (of 16) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$111 ($mul).
Removed top 12 bits (of 16) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$103 ($mul).
Removed top 13 bits (of 16) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$81 ($mul).
Removed top 8 bits (of 15) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$73 ($mul).
Removed top 13 bits (of 16) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$66 ($mul).
Removed top 1 bits (of 4) from port B of cell top.$flatten\hpf.$eq$/mnt/d/APIC/FIR_Openlane/All/highpass.v:185$51 ($eq).
Removed top 8 bits (of 15) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$43 ($mul).
Removed top 1 bits (of 4) from port B of cell top.$flatten\hpf.$eq$/mnt/d/APIC/FIR_Openlane/All/highpass.v:183$37 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\hpf.$eq$/mnt/d/APIC/FIR_Openlane/All/highpass.v:181$27 ($eq).
Removed top 8 bits (of 14) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$21 ($mul).
Removed top 1 bits (of 4) from port B of cell top.$flatten\hpf.$eq$/mnt/d/APIC/FIR_Openlane/All/highpass.v:179$17 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\hpf.$eq$/mnt/d/APIC/FIR_Openlane/All/highpass.v:177$11 ($eq).
Removed top 8 bits (of 12) from port A of cell top.$flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$7 ($mul).
Removed top 2 bits (of 4) from port B of cell top.$flatten\hpf.$eq$/mnt/d/APIC/FIR_Openlane/All/highpass.v:175$5 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\hpf.$eq$/mnt/d/APIC/FIR_Openlane/All/highpass.v:173$3 ($eq).

30. Executing PEEPOPT pass (run peephole optimizers).

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

32. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$10 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$8 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$20 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$22 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$24 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$26 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$42 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$44 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$46 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$48 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$70 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$72 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$74 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$76 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$78 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$104 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$108 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$110 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$112 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$114 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$116 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$120 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$150 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$154 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$156 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$158 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$160 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$162 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$166 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$204 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$208 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$210 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$212 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$214 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$216 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$220 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$222 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226 ($add).
  creating $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:202$231 ($add).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$6 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$7 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$9 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$18 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$19 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$21 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$23 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$25 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$39 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$41 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$43 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$45 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$47 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$66 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$69 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$71 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$73 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$75 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$77 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$81 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$103 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$107 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$109 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$111 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$113 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$115 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$119 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$149 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$153 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$155 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$157 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$159 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$161 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$165 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$201 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$203 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$207 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$209 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$211 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$213 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$215 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$219 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$221 ($mul).
  creating $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$225 ($mul).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:169$263 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$267 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$269 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$273 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$275 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$277 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$281 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$283 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$285 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$287 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$293 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$295 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$297 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$303 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$305 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$307 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$309 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$311 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$313 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$319 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$321 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$323 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$325 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$329 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$333 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$335 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$337 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$339 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$341 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$343 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$345 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$351 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$355 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$357 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$359 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$361 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$365 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$367 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$373 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$375 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$377 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$379 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$381 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$383 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$385 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$393 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$395 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$399 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$401 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$403 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$405 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$409 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$411 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$419 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$421 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$423 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$425 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$427 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$429 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$431 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$433 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$435 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$443 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$445 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$447 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$451 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$453 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$455 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$457 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$461 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$463 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$465 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$470 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$474 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$476 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$478 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$480 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$482 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$484 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$486 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$488 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$490 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$494 ($add).
  creating $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496 ($add).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$265 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$266 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$268 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$271 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$272 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$274 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$276 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$280 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$282 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$284 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$286 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$290 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$292 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$294 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$296 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$302 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$306 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$308 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$310 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$318 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$320 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$322 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$324 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$332 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$334 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$336 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$338 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$340 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$342 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$344 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$346 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$349 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$350 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$354 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$356 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$358 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$360 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$364 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$366 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$370 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$372 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$374 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$376 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$378 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$380 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$382 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$384 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$386 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$392 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$394 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$398 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$402 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$404 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$408 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$410 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$418 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$420 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$422 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$424 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$426 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$428 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$430 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$432 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$434 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$441 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$442 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$444 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$446 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$450 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$452 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$454 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$456 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$460 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$462 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$464 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$466 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$473 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$475 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$477 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$479 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$481 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$483 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$485 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$487 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$489 ($mul).
  creating $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$495 ($mul).
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$494 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$490 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$488 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$486 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$484 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$482 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$480 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$478 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$476 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$474 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$470 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$483 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$479 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$465 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$463 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$461 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$457 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$455 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$453 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$451 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$447 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$445 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$443 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$464 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$442 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$435 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$433 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$431 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$429 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$427 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$425 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$423 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$421 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$419 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$432 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$428 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$424 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$420 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$411 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$409 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$405 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$403 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$401 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$399 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$395 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$393 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$408 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$394 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$385 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$383 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$381 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$379 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$377 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$375 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$373 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$384 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$378 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$372 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$365 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$367.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$361 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$367.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$359 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$367.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$357 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$367.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$355 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$367.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$351 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$367.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$345 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$343 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$341 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$339 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$337 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$335 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$333 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$325 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$329.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$323 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$329.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$321 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$329.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$319 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$329.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$322 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$329.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$320 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$329.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$311 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$313.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$309 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$313.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$307 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$313.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$305 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$313.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$303 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$313.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$295 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$297.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$293 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$297.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$285 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$287.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$283 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$287.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$281 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$287.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$284 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$287.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$282 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$287.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$280 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$287.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$275 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$277.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$273 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$277.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$274 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$277.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$272 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$277.
  merging $macc model for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$267 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$269.
  merging $macc model for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$266 into $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$269.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$222 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$220 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$216 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$214 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$212 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$210 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$208 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$204 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:202$231 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$166 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$162 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$160 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$158 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$156 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$154 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$150 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$165 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$157 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$149 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$120 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$116 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$114 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$112 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$110 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$108 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$104 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$119 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$111 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$103 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$78 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$76 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$74 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$72 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$70 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82.
  merging $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$66 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82.
  merging $macc model for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$81 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$46 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$48.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$44 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$48.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$42 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$48.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$24 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$26.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$22 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$26.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$20 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$26.
  merging $macc model for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$8 into $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$10.
  creating $alu model for $macc $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:169$263.
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$358: $auto$alumacc.cc:365:replace_macc$601
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$356: $auto$alumacc.cc:365:replace_macc$602
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$286: $auto$alumacc.cc:365:replace_macc$603
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$347: $auto$alumacc.cc:365:replace_macc$604
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$290: $auto$alumacc.cc:365:replace_macc$605
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$292: $auto$alumacc.cc:365:replace_macc$606
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$294: $auto$alumacc.cc:365:replace_macc$607
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$296: $auto$alumacc.cc:365:replace_macc$608
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$302: $auto$alumacc.cc:365:replace_macc$609
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$306: $auto$alumacc.cc:365:replace_macc$610
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$308: $auto$alumacc.cc:365:replace_macc$611
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$329: $auto$alumacc.cc:365:replace_macc$612
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$310: $auto$alumacc.cc:365:replace_macc$613
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$318: $auto$alumacc.cc:365:replace_macc$614
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$332: $auto$alumacc.cc:365:replace_macc$615
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$324: $auto$alumacc.cc:365:replace_macc$616
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$313: $auto$alumacc.cc:365:replace_macc$617
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$334: $auto$alumacc.cc:365:replace_macc$618
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$336: $auto$alumacc.cc:365:replace_macc$619
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$338: $auto$alumacc.cc:365:replace_macc$620
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$340: $auto$alumacc.cc:365:replace_macc$621
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$342: $auto$alumacc.cc:365:replace_macc$622
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$297: $auto$alumacc.cc:365:replace_macc$623
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$344: $auto$alumacc.cc:365:replace_macc$624
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$346: $auto$alumacc.cc:365:replace_macc$625
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$287: $auto$alumacc.cc:365:replace_macc$626
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$349: $auto$alumacc.cc:365:replace_macc$627
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$350: $auto$alumacc.cc:365:replace_macc$628
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$354: $auto$alumacc.cc:365:replace_macc$629
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$277: $auto$alumacc.cc:365:replace_macc$630
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$364: $auto$alumacc.cc:365:replace_macc$631
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$366: $auto$alumacc.cc:365:replace_macc$632
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$269: $auto$alumacc.cc:365:replace_macc$633
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$374: $auto$alumacc.cc:365:replace_macc$634
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$360: $auto$alumacc.cc:365:replace_macc$635
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$225: $auto$alumacc.cc:365:replace_macc$636
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$221: $auto$alumacc.cc:365:replace_macc$637
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$219: $auto$alumacc.cc:365:replace_macc$638
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$215: $auto$alumacc.cc:365:replace_macc$639
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$213: $auto$alumacc.cc:365:replace_macc$640
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$211: $auto$alumacc.cc:365:replace_macc$641
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$209: $auto$alumacc.cc:365:replace_macc$642
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$207: $auto$alumacc.cc:365:replace_macc$643
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$203: $auto$alumacc.cc:365:replace_macc$644
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$201: $auto$alumacc.cc:365:replace_macc$645
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$426: $auto$alumacc.cc:365:replace_macc$646
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$161: $auto$alumacc.cc:365:replace_macc$647
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$159: $auto$alumacc.cc:365:replace_macc$648
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$367: $auto$alumacc.cc:365:replace_macc$649
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$155: $auto$alumacc.cc:365:replace_macc$650
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$153: $auto$alumacc.cc:365:replace_macc$651
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$430: $auto$alumacc.cc:365:replace_macc$652
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$452: $auto$alumacc.cc:365:replace_macc$653
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$115: $auto$alumacc.cc:365:replace_macc$654
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$113: $auto$alumacc.cc:365:replace_macc$655
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$454: $auto$alumacc.cc:365:replace_macc$656
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$109: $auto$alumacc.cc:365:replace_macc$657
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$107: $auto$alumacc.cc:365:replace_macc$658
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$456: $auto$alumacc.cc:365:replace_macc$659
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$477: $auto$alumacc.cc:365:replace_macc$660
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$77: $auto$alumacc.cc:365:replace_macc$661
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$75: $auto$alumacc.cc:365:replace_macc$662
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$73: $auto$alumacc.cc:365:replace_macc$663
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$71: $auto$alumacc.cc:365:replace_macc$664
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$69: $auto$alumacc.cc:365:replace_macc$665
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$475: $auto$alumacc.cc:365:replace_macc$666
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$47: $auto$alumacc.cc:365:replace_macc$667
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$45: $auto$alumacc.cc:365:replace_macc$668
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$43: $auto$alumacc.cc:365:replace_macc$669
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$41: $auto$alumacc.cc:365:replace_macc$670
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$39: $auto$alumacc.cc:365:replace_macc$671
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$25: $auto$alumacc.cc:365:replace_macc$672
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$23: $auto$alumacc.cc:365:replace_macc$673
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$21: $auto$alumacc.cc:365:replace_macc$674
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$19: $auto$alumacc.cc:365:replace_macc$675
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$18: $auto$alumacc.cc:365:replace_macc$676
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$9: $auto$alumacc.cc:365:replace_macc$677
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$7: $auto$alumacc.cc:365:replace_macc$678
  creating $macc cell for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$6: $auto$alumacc.cc:365:replace_macc$679
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$402: $auto$alumacc.cc:365:replace_macc$680
  creating $macc cell for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$226: $auto$alumacc.cc:365:replace_macc$681
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$271: $auto$alumacc.cc:365:replace_macc$682
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$380: $auto$alumacc.cc:365:replace_macc$683
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$382: $auto$alumacc.cc:365:replace_macc$684
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$268: $auto$alumacc.cc:365:replace_macc$685
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$386: $auto$alumacc.cc:365:replace_macc$686
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$392: $auto$alumacc.cc:365:replace_macc$687
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$265: $auto$alumacc.cc:365:replace_macc$688
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$398: $auto$alumacc.cc:365:replace_macc$689
  creating $macc cell for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$168: $auto$alumacc.cc:365:replace_macc$690
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$404: $auto$alumacc.cc:365:replace_macc$691
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$496: $auto$alumacc.cc:365:replace_macc$692
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$410: $auto$alumacc.cc:365:replace_macc$693
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$418: $auto$alumacc.cc:365:replace_macc$694
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$387: $auto$alumacc.cc:365:replace_macc$695
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$422: $auto$alumacc.cc:365:replace_macc$696
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$467: $auto$alumacc.cc:365:replace_macc$697
  creating $macc cell for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$122: $auto$alumacc.cc:365:replace_macc$698
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$376: $auto$alumacc.cc:365:replace_macc$699
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$434: $auto$alumacc.cc:365:replace_macc$700
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$441: $auto$alumacc.cc:365:replace_macc$701
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$439: $auto$alumacc.cc:365:replace_macc$702
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$444: $auto$alumacc.cc:365:replace_macc$703
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$446: $auto$alumacc.cc:365:replace_macc$704
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$450: $auto$alumacc.cc:365:replace_macc$705
  creating $macc cell for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$82: $auto$alumacc.cc:365:replace_macc$706
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$460: $auto$alumacc.cc:365:replace_macc$707
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$462: $auto$alumacc.cc:365:replace_macc$708
  creating $macc cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$413: $auto$alumacc.cc:365:replace_macc$709
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$466: $auto$alumacc.cc:365:replace_macc$710
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$473: $auto$alumacc.cc:365:replace_macc$711
  creating $macc cell for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$48: $auto$alumacc.cc:365:replace_macc$712
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$370: $auto$alumacc.cc:365:replace_macc$713
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$481: $auto$alumacc.cc:365:replace_macc$714
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$276: $auto$alumacc.cc:365:replace_macc$715
  creating $macc cell for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$26: $auto$alumacc.cc:365:replace_macc$716
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$485: $auto$alumacc.cc:365:replace_macc$717
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$487: $auto$alumacc.cc:365:replace_macc$718
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$489: $auto$alumacc.cc:365:replace_macc$719
  creating $macc cell for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$495: $auto$alumacc.cc:365:replace_macc$720
  creating $macc cell for $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$10: $auto$alumacc.cc:365:replace_macc$721
  creating $alu cell for $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:169$263: $auto$alumacc.cc:485:replace_alu$722
  created 1 $alu and 121 $macc cells.

33. Executing SHARE pass (SAT-based resource sharing).
Found 29 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$483 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$494
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$490
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$488
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$486
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$484
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$483
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$479 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$482
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$480
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$479
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$464 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$465
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$464
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$442 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$463
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$461
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$457
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$455
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$453
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$451
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$447
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$445
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$443
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$442
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$432 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$435
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$433
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$432
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$428 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$431
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$429
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$428
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$424 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$427
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$425
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$424
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$420 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$423
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$421
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$420
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$408 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$411
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$409
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$408
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$394 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$405
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$403
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$401
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$399
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$395
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$394
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$384 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$385
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$384
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$378 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$383
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$381
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$379
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$378
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$372 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$377
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$375
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$373
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$372
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$322 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$325
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$323
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$322
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$320 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$321
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$320
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$284 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$285
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$284
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$282 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$283
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$282
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$280 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$281
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$280
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$274 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$275
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$274
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$272 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$273
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$272
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$266 ($mul):
    Found cell that is never activated: $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$267
    Found cell that is never activated: $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$266
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$165 ($mul):
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$166
    Found cell that is never activated: $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$165
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$157 ($mul):
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$162
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$160
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$158
    Found cell that is never activated: $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$157
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$149 ($mul):
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$156
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$154
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$150
    Found cell that is never activated: $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$149
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$119 ($mul):
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$120
    Found cell that is never activated: $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$119
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$111 ($mul):
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$116
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$114
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$112
    Found cell that is never activated: $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$111
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$103 ($mul):
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$110
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$108
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$104
    Found cell that is never activated: $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$103
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$81 ($mul):
    Found cell that is never activated: $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$81
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$66 ($mul):
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$78
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$76
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$74
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$72
    Found cell that is never activated: $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$70
    Found cell that is never activated: $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$66
    Cell is never active. Sharing is pointless, we simply remove it.
Removing 96 cells in module top:
  Removing cell $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$66 ($mul).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$70 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$72 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$74 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$76 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$78 ($add).
  Removing cell $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$81 ($mul).
  Removing cell $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$103 ($mul).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$104 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$108 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$110 ($add).
  Removing cell $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$111 ($mul).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$112 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$114 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$116 ($add).
  Removing cell $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$119 ($mul).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$120 ($add).
  Removing cell $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$149 ($mul).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$150 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$154 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$156 ($add).
  Removing cell $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$157 ($mul).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$158 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$160 ($add).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$162 ($add).
  Removing cell $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$165 ($mul).
  Removing cell $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$166 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$266 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$267 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$272 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$273 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$274 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$275 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$280 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$281 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$282 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$283 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$284 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$285 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$320 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$321 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$322 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$323 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$325 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$372 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$373 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$375 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$377 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$378 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$379 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$381 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$383 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$384 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$385 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$394 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$395 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$399 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$401 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$403 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$405 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$408 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$409 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$411 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$420 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$421 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$423 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$424 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$425 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$427 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$428 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$429 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$431 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$432 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$433 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$435 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$442 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$443 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$445 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$447 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$451 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$453 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$455 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$457 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$461 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$463 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$464 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$465 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$479 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$480 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$482 ($add).
  Removing cell $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$483 ($mul).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$484 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$486 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$488 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$490 ($add).
  Removing cell $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$494 ($add).

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

34.6. Executing OPT_DFF pass (perform DFF optimizations).

34.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 43 unused cells and 139 unused wires.
<suppressed ~44 debug messages>

34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

34.9. Rerunning OPT passes. (Maybe there is more to do..)

34.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

34.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

34.13. Executing OPT_DFF pass (perform DFF optimizations).

34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

34.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

34.16. Finished OPT passes. (There is nothing left to do.)

35. Executing MEMORY pass.

35.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

35.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

35.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

35.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

35.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

35.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

35.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

35.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

35.10. Executing MEMORY_COLLECT pass (generating $mem cells).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

37.5. Finished fast OPT passes.

38. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

39.6. Executing OPT_SHARE pass.

39.7. Executing OPT_DFF pass (perform DFF optimizations).

39.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

39.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

39.10. Finished OPT passes. (There is nothing left to do.)

40. Executing TECHMAP pass (map to technology primitives).

40.1. Executing Verilog-2005 frontend: /nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

40.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper maccmap for cells of type $macc.
  add \lowshift.data [63:48] * 14'11111111111111 (16x14 bits, unsigned)
  add \highshift.data [111:96] * 14'11111111110101 (16x14 bits, unsigned)
  add \highshift.data [95:80] * 14'11111111110101 (16x14 bits, unsigned)
  add { $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$40_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$47_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$45_Y [15:3] 3'000 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$43_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:184$41_Y [15:3] 3'000 } (16 bits, unsigned)
Using extmapper simplemap for cells of type $mux.
  add \lowshift.data [175:160] * 6'100001 (16x6 bits, unsigned)
  add { \highshift.data [13:0] 2'00 } (16 bits, unsigned)
  add { \highshift.data [173:160] 2'00 } (16 bits, unsigned)
  add \highshift.data [159:144] * 4'1011 (16x4 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$115_Y [15:5] 5'00000 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$113_Y [15:1] 1'0 } (16 bits, unsigned)
  add \highshift.data [95:80] * 8'10101101 (16x8 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$109_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:192$107_Y [15:5] 5'00000 } (16 bits, unsigned)
  add \highshift.data [31:16] * 4'1011 (16x4 bits, unsigned)
  add \lowshift.data [63:48] * 15'111111111110101 (16x15 bits, unsigned)
  add { \lowshift.data [13:0] 2'00 } (16 bits, unsigned)
  add { \lowshift.data [189:176] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$410_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [159:144] * 5'10011 (16x5 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$404_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$402_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$358_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$398_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [47:32] * 5'10011 (16x5 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:189$392_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [191:176] * 14'11111111110111 (16x14 bits, unsigned)
  add \lowshift.data [95:80] * 8'11111111 (16x8 bits, unsigned)
  add \highshift.data [79:64] * 15'111111111011111 (16x15 bits, unsigned)
  add \highshift.data [127:112] * 11'11111111101 (16x11 bits, unsigned)
  add \highshift.data [15:0] * 3'101 (16x3 bits, unsigned)
  add \highshift.data [143:128] * 3'101 (16x3 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$77_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$75_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$73_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$71_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:188$69_Y [15:2] 2'00 } (16 bits, unsigned)
  add \lowshift.data [95:80] * 15'111111111000111 (16x15 bits, unsigned)
  add \lowshift.data [63:48] * 4'1101 (16x4 bits, unsigned)
  add { \lowshift.data [14:0] 1'0 } (16 bits, unsigned)
  add { \lowshift.data [206:192] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$434_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [159:144] * 3'111 (16x3 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$430_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [127:112] * 6'100011 (16x6 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$426_Y [15:4] 4'0000 } (16 bits, unsigned)
  add \lowshift.data [95:80] * 6'100011 (16x6 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$422_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [63:48] * 3'111 (16x3 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:191$418_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [47:32] * 14'11111111110111 (16x14 bits, unsigned)
  add \lowshift.data [15:0] * 15'111111111111111 (16x15 bits, unsigned)
  add \lowshift.data [111:96] * 8'10011001 (16x8 bits, unsigned)
  add \highshift.data [143:128] * 14'11111111100101 (16x14 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$441_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$466_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [207:192] * 3'111 (16x3 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$462_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$460_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$456_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$454_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$452_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$450_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$446_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:193$444_Y [15:2] 2'00 } (16 bits, unsigned)
  add \lowshift.data [31:16] * 3'111 (16x3 bits, unsigned)
  add { $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$371_Y [15:3] 3'000 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$386_Y [15:3] 3'000 } (16 bits, unsigned)
  add \lowshift.data [143:128] * 6'101001 (16x6 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$382_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$380_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [95:80] * 6'110011 (16x6 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$376_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:187$374_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [47:32] * 6'101001 (16x6 bits, unsigned)
  add \lowshift.data [191:176] * 15'111111111110101 (16x15 bits, unsigned)
  add \lowshift.data [223:208] * 15'111111111111111 (16x15 bits, unsigned)
  add \lowshift.data [47:32] * 15'111111111110001 (16x15 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$271_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$495_Y [15:2] 2'00 } (16 bits, unsigned)
  add { \lowshift.data [221:208] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$489_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$487_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$485_Y [15:8] 8'00000000 } (16 bits, unsigned)
  add \lowshift.data [143:128] * 6'100111 (16x6 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$481_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [111:96] * 6'100111 (16x6 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$477_Y [15:8] 8'00000000 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$475_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:195$473_Y [15:1] 1'0 } (16 bits, unsigned)
  add { \lowshift.data [29:16] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$200_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$225_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$221_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$219_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$215_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$213_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$211_Y [15:3] 3'000 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$209_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$207_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$203_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$201_Y [15:1] 1'0 } (16 bits, unsigned)
  add { \highshift.data [28:16] 3'000 } (16 bits, unsigned)
  add { \highshift.data [188:176] 3'000 } (16 bits, unsigned)
  add \highshift.data [175:160] * 5'10101 (16x5 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$161_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$159_Y [15:1] 1'0 } (16 bits, unsigned)
  add \highshift.data [111:96] * 8'10101011 (16x8 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$155_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:196$153_Y [15:2] 2'00 } (16 bits, unsigned)
  add \highshift.data [47:32] * 5'10101 (16x5 bits, unsigned)
  add \lowshift.data [15:0] * 4'1001 (16x4 bits, unsigned)
  add \lowshift.data [239:224] * 14'11111111111111 (16x14 bits, unsigned)
  add \lowshift.data [79:64] * 15'111111111000101 (16x15 bits, unsigned)
  add \lowshift.data [31:16] * 15'111111111111101 (16x15 bits, unsigned)
  add \lowshift.data [47:32] * 4'1001 (16x4 bits, unsigned)
  add \lowshift.data [127:112] * 15'111111111011011 (16x15 bits, unsigned)
  add \lowshift.data [175:160] * 15'111111111110001 (16x15 bits, unsigned)
  add \lowshift.data [111:96] * 15'111111111001111 (16x15 bits, unsigned)
  add \lowshift.data [127:112] * 5'11011 (16x5 bits, unsigned)
  add \highshift.data [95:80] * 15'111111111011011 (16x15 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$265_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$268_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [31:16] * 9'111101101 (16x9 bits, unsigned)
  add \lowshift.data [159:144] * 15'111111111111101 (16x15 bits, unsigned)
  add \highshift.data [239:224] * 14'11111111111111 (16x14 bits, unsigned)
  add \lowshift.data [79:64] * 9'100101111 (16x9 bits, unsigned)
  add \lowshift.data [79:64] * 14'11111111111111 (16x14 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$271_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$276_Y [15:2] 2'00 } (16 bits, unsigned)
  add \lowshift.data [47:32] * 12'100000011011 (16x12 bits, unsigned)
  add \lowshift.data [31:16] * 12'100000011011 (16x12 bits, unsigned)
  add \lowshift.data [63:48] * 15'111111111001111 (16x15 bits, unsigned)
  add \lowshift.data [31:16] * 3'101 (16x3 bits, unsigned)
  add \lowshift.data [31:16] * 15'111111111001111 (16x15 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$271_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:175$286_Y [15:2] 2'00 } (16 bits, unsigned)
  add \lowshift.data [63:48] * 7'1101001 (16x7 bits, unsigned)
  add \lowshift.data [47:32] * 9'101010101 (16x9 bits, unsigned)
  add \lowshift.data [31:16] * 7'1101001 (16x7 bits, unsigned)
  add \lowshift.data [143:128] * 14'11111111111111 (16x14 bits, unsigned)
  add { $flatten\lpf.$add$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$291_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$296_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$294_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:177$292_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [111:96] * 14'11111111101011 (16x14 bits, unsigned)
  add \lowshift.data [95:80] * 5'10011 (16x5 bits, unsigned)
  add \lowshift.data [79:64] * 5'11011 (16x5 bits, unsigned)
  add \lowshift.data [63:48] * 5'10011 (16x5 bits, unsigned)
  add \lowshift.data [95:80] * 15'111111111010111 (16x15 bits, unsigned)
  add \lowshift.data [95:80] * 12'111111111101 (16x12 bits, unsigned)
  add { \lowshift.data [12:0] 3'000 } (16 bits, unsigned)
  add { \lowshift.data [108:96] 3'000 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$310_Y [15:4] 4'0000 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$308_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$306_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:171$268_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:179$302_Y [15:4] 4'0000 } (16 bits, unsigned)
  add \lowshift.data [31:16] * 4'1011 (16x4 bits, unsigned)
  add \lowshift.data [47:32] * 14'11111111101011 (16x14 bits, unsigned)
  add \lowshift.data [47:32] * 15'111111111010111 (16x15 bits, unsigned)
  add { \lowshift.data [13:0] 2'00 } (16 bits, unsigned)
  add { \lowshift.data [125:112] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$324_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [79:64] * 10'1001001101 (16x10 bits, unsigned)
  add \lowshift.data [63:48] * 10'1001001101 (16x10 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:181$318_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [79:64] * 4'1001 (16x4 bits, unsigned)
  add \lowshift.data [63:48] * 5'11001 (16x5 bits, unsigned)
  add \lowshift.data [127:112] * 4'1011 (16x4 bits, unsigned)
  add \lowshift.data [31:16] * 12'111111111101 (16x12 bits, unsigned)
  add \lowshift.data [79:64] * 15'111111111001111 (16x15 bits, unsigned)
  add \lowshift.data [63:48] * 9'100011001 (16x9 bits, unsigned)
  add \lowshift.data [47:32] * 9'100011001 (16x9 bits, unsigned)
Using extmapper simplemap for cells of type $sdff.
  add \lowshift.data [15:0] * 15'111111111111101 (16x15 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:173$271_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$346_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$344_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$342_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$340_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$338_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$336_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$334_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:183$332_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [143:128] * 3'101 (16x3 bits, unsigned)
  add { $flatten\hpf.$add$/mnt/d/APIC/FIR_Openlane/All/highpass.v:200$200_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$25_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$23_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$21_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:180$19_Y [15:1] 1'0 } (16 bits, unsigned)
  add \lowshift.data [111:96] * 5'10111 (16x5 bits, unsigned)
  add \lowshift.data [63:48] * 15'111111111011011 (16x15 bits, unsigned)
  add \lowshift.data [159:144] * 13'1111111111111 (16x13 bits, unsigned)
  add \lowshift.data [79:64] * 15'111111111100101 (16x15 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$6_Y [15:6] 6'000000 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$9_Y [15:6] 6'000000 } (16 bits, unsigned)
  add { $flatten\hpf.$mul$/mnt/d/APIC/FIR_Openlane/All/highpass.v:176$7_Y [15:4] 4'0000 } (16 bits, unsigned)
  add \lowshift.data [175:160] * 15'111111111111101 (16x15 bits, unsigned)
  add \lowshift.data [95:80] * 9'100101111 (16x9 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_or.
  add \lowshift.data [15:0] * 14'11111111111111 (16x14 bits, unsigned)
  add \highshift.data [207:192] * 3'111 (16x3 bits, unsigned)
  add \highshift.data [191:176] * 4'1111 (16x4 bits, unsigned)
  add \highshift.data [159:144] * 14'11111111100011 (16x14 bits, unsigned)
  add \highshift.data [143:128] * 14'11111111101101 (16x14 bits, unsigned)
  add \highshift.data [127:112] * 5'10101 (16x5 bits, unsigned)
  add \highshift.data [111:96] * 14'11111111101101 (16x14 bits, unsigned)
  add \highshift.data [95:80] * 14'11111111100011 (16x14 bits, unsigned)
  add \highshift.data [63:48] * 4'1111 (16x4 bits, unsigned)
  add \highshift.data [47:32] * 3'111 (16x3 bits, unsigned)
  add \lowshift.data [111:96] * 2'11 (16x2 bits, unsigned)
Using extmapper simplemap for cells of type $eq.
  add \lowshift.data [127:112] * 15'111111111100101 (16x15 bits, unsigned)
  add \highshift.data [127:112] * 15'111111111011011 (16x15 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$349_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$366_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$364_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$360_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$358_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$356_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$354_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $flatten\lpf.$mul$/mnt/d/APIC/FIR_Openlane/All/lowpass.v:185$350_Y [15:1] 1'0 } (16 bits, unsigned)
  add \highshift.data [79:64] * 14'11111111100101 (16x14 bits, unsigned)
  add \lowshift.data [143:128] * 15'111111111000101 (16x15 bits, unsigned)
  add \lowshift.data [79:64] * 5'10111 (16x5 bits, unsigned)
  add \highshift.data [111:96] * 15'111111111011111 (16x15 bits, unsigned)
  add \lowshift.data [127:112] * 8'10011001 (16x8 bits, unsigned)
  add \highshift.data [63:48] * 11'11111111101 (16x11 bits, unsigned)
  add \lowshift.data [143:128] * 15'111111111000111 (16x15 bits, unsigned)
  add \lowshift.data [175:160] * 4'1101 (16x4 bits, unsigned)
  add \highshift.data [95:80] * 15'111111111000111 (16x15 bits, unsigned)
  add \highshift.data [79:64] * 7'1010011 (16x7 bits, unsigned)
  add \highshift.data [63:48] * 15'111111111000111 (16x15 bits, unsigned)
  add \highshift.data [47:32] * 14'11111111110101 (16x14 bits, unsigned)
  add \lowshift.data [79:64] * 6'100001 (16x6 bits, unsigned)
  add \lowshift.data [31:16] * 13'1111111111111 (16x13 bits, unsigned)
  add \highshift.data [79:64] * 13'1111111110101 (16x13 bits, unsigned)
  add \highshift.data [63:48] * 7'1010011 (16x7 bits, unsigned)
  add \highshift.data [47:32] * 13'1111111110101 (16x13 bits, unsigned)
  add \highshift.data [31:16] * 14'11111111110101 (16x14 bits, unsigned)
  add \highshift.data [79:64] * 14'11111111111111 (16x14 bits, unsigned)
  add \lowshift.data [159:144] * 8'11111111 (16x8 bits, unsigned)
  add \highshift.data [63:48] * 15'111111111010111 (16x15 bits, unsigned)
  add \highshift.data [47:32] * 6'101101 (16x6 bits, unsigned)
  add \highshift.data [31:16] * 15'111111111010111 (16x15 bits, unsigned)
  add \highshift.data [15:0] * 14'11111111111111 (16x14 bits, unsigned)
  add \highshift.data [47:32] * 10'1111111111 (16x10 bits, unsigned)
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
  add \highshift.data [31:16] * 4'1111 (16x4 bits, unsigned)
  add \highshift.data [15:0] * 10'1111111111 (16x10 bits, unsigned)
  add \lowshift.data [111:96] * 9'100101111 (16x9 bits, unsigned)
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001111 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001110 for cells of type $fa.
Using extmapper simplemap for cells of type $and.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001011 for cells of type $fa.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001101 for cells of type $fa.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_90_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001010 for cells of type $fa.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
No more expansions possible.
<suppressed ~17477 debug messages>

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~70927 debug messages>

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~28704 debug messages>
Removed a total of 9568 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4269 unused cells and 20801 unused wires.
<suppressed ~4270 debug messages>

41.5. Finished fast OPT passes.

42. Executing ABC pass (technology mapping using ABC).

42.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 35433 gates and 35889 wires to a netlist network with 455 inputs and 34 outputs.

42.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

42.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:     1826
ABC RESULTS:               AND cells:      690
ABC RESULTS:             ORNOT cells:     1350
ABC RESULTS:              XNOR cells:     4981
ABC RESULTS:              NAND cells:      349
ABC RESULTS:                OR cells:     3888
ABC RESULTS:               NOR cells:     2577
ABC RESULTS:            ANDNOT cells:    11417
ABC RESULTS:               XOR cells:     9775
ABC RESULTS:               MUX cells:      400
ABC RESULTS:        internal signals:    35400
ABC RESULTS:           input signals:      455
ABC RESULTS:          output signals:       34
Removing temp directory.

43. Executing OPT pass (performing simple optimizations).

43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~13 debug messages>

43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

43.3. Executing OPT_DFF pass (perform DFF optimizations).

43.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 6918 unused wires.
<suppressed ~2 debug messages>

43.5. Finished fast OPT passes.

44. Executing HIERARCHY pass (managing design hierarchy).

44.1. Analyzing design hierarchy..
Top module:  \top

44.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

45. Printing statistics.

=== top ===

   Number of wires:              37259
   Number of wire bits:          39315
   Number of public wires:          28
   Number of public wire bits:    2084
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              37734
     $_ANDNOT_                   11417
     $_AND_                        670
     $_DFF_PP0_                    471
     $_MUX_                        400
     $_NAND_                       349
     $_NOR_                       2577
     $_NOT_                       1824
     $_ORNOT_                     1350
     $_OR_                        3888
     $_SDFF_PP0_                    32
     $_XNOR_                      4981
     $_XOR_                       9775

46. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

47. Generating Graphviz representation of design.
Writing dot description to `/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/06-yosys-synthesis/post_techmap.dot'.
Dumping module top to page 1.

48. Executing SHARE pass (SAT-based resource sharing).

49. Executing OPT pass (performing simple optimizations).

49.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

49.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

49.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

49.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

49.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

49.6. Executing OPT_DFF pass (perform DFF optimizations).

49.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

49.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

49.9. Finished OPT passes. (There is nothing left to do.)

50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 20 unused wires.
<suppressed ~20 debug messages>
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/tmp/db613b506f144f0eb5e90c3fb092c251.lib ",
   "modules": {
      "\\top": {
         "num_wires":         37239,
         "num_wire_bits":     37765,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 534,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         37734,
         "num_cells_by_type": {
            "$_ANDNOT_": 11417,
            "$_AND_": 670,
            "$_DFF_PP0_": 471,
            "$_MUX_": 400,
            "$_NAND_": 349,
            "$_NOR_": 2577,
            "$_NOT_": 1824,
            "$_ORNOT_": 1350,
            "$_OR_": 3888,
            "$_SDFF_PP0_": 32,
            "$_XNOR_": 4981,
            "$_XOR_": 9775
         }
      }
   },
      "design": {
         "num_wires":         37239,
         "num_wire_bits":     37765,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 534,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         37734,
         "num_cells_by_type": {
            "$_ANDNOT_": 11417,
            "$_AND_": 670,
            "$_DFF_PP0_": 471,
            "$_MUX_": 400,
            "$_NAND_": 349,
            "$_NOR_": 2577,
            "$_NOT_": 1824,
            "$_ORNOT_": 1350,
            "$_OR_": 3888,
            "$_SDFF_PP0_": 32,
            "$_XNOR_": 4981,
            "$_XOR_": 9775
         }
      }
}

51. Printing statistics.

=== top ===

   Number of wires:              37239
   Number of wire bits:          37765
   Number of public wires:           8
   Number of public wire bits:     534
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              37734
     $_ANDNOT_                   11417
     $_AND_                        670
     $_DFF_PP0_                    471
     $_MUX_                        400
     $_NAND_                       349
     $_NOR_                       2577
     $_NOT_                       1824
     $_ORNOT_                     1350
     $_OR_                        3888
     $_SDFF_PP0_                    32
     $_XNOR_                      4981
     $_XOR_                       9775

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_PP0_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!

mapping tbuf
[INFO] Applying tri-state buffer mapping from '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'

54. Executing TECHMAP pass (map to technology primitives).

54.1. Executing Verilog-2005 frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

54.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

55. Executing SIMPLEMAP pass (map simple cells to gate primitives).

56. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

56.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\top':
  mapped 471 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 32 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/tmp/db613b506f144f0eb5e90c3fb092c251.lib ",
   "modules": {
      "\\top": {
         "num_wires":         37742,
         "num_wire_bits":     38268,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 534,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         38237,
         "area":              13056.272000,
         "num_cells_by_type": {
            "$_ANDNOT_": 11417,
            "$_AND_": 670,
            "$_MUX_": 432,
            "$_NAND_": 349,
            "$_NOR_": 2577,
            "$_NOT_": 2295,
            "$_ORNOT_": 1350,
            "$_OR_": 3888,
            "$_XNOR_": 4981,
            "$_XOR_": 9775,
            "sky130_fd_sc_hd__dfrtp_2": 471,
            "sky130_fd_sc_hd__dfxtp_2": 32
         }
      }
   },
      "design": {
         "num_wires":         37742,
         "num_wire_bits":     38268,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 534,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         38237,
         "area":              13056.272000,
         "num_cells_by_type": {
            "$_ANDNOT_": 11417,
            "$_AND_": 670,
            "$_MUX_": 432,
            "$_NAND_": 349,
            "$_NOR_": 2577,
            "$_NOT_": 2295,
            "$_ORNOT_": 1350,
            "$_OR_": 3888,
            "$_XNOR_": 4981,
            "$_XOR_": 9775,
            "sky130_fd_sc_hd__dfrtp_2": 471,
            "sky130_fd_sc_hd__dfxtp_2": 32
         }
      }
}

57. Printing statistics.

=== top ===

   Number of wires:              37742
   Number of wire bits:          38268
   Number of public wires:           8
   Number of public wire bits:     534
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              38237
     $_ANDNOT_                   11417
     $_AND_                        670
     $_MUX_                        432
     $_NAND_                       349
     $_NOR_                       2577
     $_NOT_                       2295
     $_ORNOT_                     1350
     $_OR_                        3888
     $_XNOR_                      4981
     $_XOR_                       9775
     sky130_fd_sc_hd__dfrtp_2      471
     sky130_fd_sc_hd__dfxtp_2       32

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\top': 13056.272000

[INFO] USING STRATEGY AREA 0

58. Executing ABC pass (technology mapping using ABC).

58.1. Extracting gate netlist of module `\top' to `/run/user/1000/yosys-abc-YWUdR7/input.blif'..
Extracted 37734 gates and 38191 wires to a netlist network with 456 inputs and 503 outputs.

58.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f /run/user/1000/yosys-abc-YWUdR7/abc.script 2>&1
ABC: ABC command line: "source /run/user/1000/yosys-abc-YWUdR7/abc.script".
ABC: 
ABC: + read_blif /run/user/1000/yosys-abc-YWUdR7/input.blif 
ABC: + read_lib -w /mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/tmp/db613b506f144f0eb5e90c3fb092c251.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/tmp/db613b506f144f0eb5e90c3fb092c251.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/06-yosys-synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/06-yosys-synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 25000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 25000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + 
ABC: + stime -p 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =  32697 (  3.0 %)   Cap = 10.3 ff (  2.0 %)   Area =   323725.47 ( 93.6 %)   Delay =  9615.85 ps  (  0.5 %)               
ABC: Path  0 --      89 : 0   27 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  98.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   13517 : 2    3 sky130_fd_sc_hd__xor2_2   A =  16.27  Df = 213.1  -36.3 ps  S = 223.7 ps  Cin =  8.6 ff  Cout =  14.7 ff  Cmax = 130.0 ff  G =  165  
ABC: Path  2 --   13518 : 2   12 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df = 832.4 -244.6 ps  S = 840.4 ps  Cin =  8.5 ff  Cout =  67.1 ff  Cmax = 121.8 ff  G =  759  
ABC: Path  3 --   13520 : 2    4 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1252.6 -257.1 ps  S = 386.0 ps  Cin =  8.5 ff  Cout =  27.5 ff  Cmax = 121.8 ff  G =  313  
ABC: Path  4 --   13522 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1492.4 -233.6 ps  S = 197.3 ps  Cin =  8.5 ff  Cout =  10.7 ff  Cmax = 121.8 ff  G =  121  
ABC: Path  5 --   13525 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1715.7 -200.5 ps  S = 223.9 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  154  
ABC: Path  6 --   13526 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1935.0 -195.7 ps  S = 229.4 ps  Cin =  8.5 ff  Cout =  14.0 ff  Cmax = 121.8 ff  G =  157  
ABC: Path  7 --   13529 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =2226.9 -245.6 ps  S = 212.9 ps  Cin =  8.6 ff  Cout =  13.5 ff  Cmax = 130.0 ff  G =  151  
ABC: Path  8 --   13530 : 2    3 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =2469.6 -319.1 ps  S = 191.0 ps  Cin =  8.6 ff  Cout =  11.6 ff  Cmax = 130.0 ff  G =  130  
ABC: Path  9 --   13532 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =2698.6 -380.3 ps  S = 181.5 ps  Cin =  8.6 ff  Cout =  10.9 ff  Cmax = 130.0 ff  G =  123  
ABC: Path 10 --   13534 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2891.4  -85.3 ps  S = 165.4 ps  Cin =  8.5 ff  Cout =   8.4 ff  Cmax = 121.8 ff  G =   97  
ABC: Path 11 --   13535 : 2   10 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =3518.0 -366.9 ps  S = 805.5 ps  Cin =  8.5 ff  Cout =  64.1 ff  Cmax = 121.8 ff  G =  727  
ABC: Path 12 --   16494 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =3990.8 -566.5 ps  S = 270.5 ps  Cin =  8.6 ff  Cout =  13.5 ff  Cmax = 130.0 ff  G =  152  
ABC: Path 13 --   16495 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =4223.5 -602.5 ps  S = 194.7 ps  Cin =  8.5 ff  Cout =  11.0 ff  Cmax = 121.8 ff  G =  124  
ABC: Path 14 --   16498 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =4418.9 -407.6 ps  S = 173.3 ps  Cin =  8.6 ff  Cout =   9.9 ff  Cmax = 130.0 ff  G =  111  
ABC: Path 15 --   16500 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =4580.0 -353.3 ps  S = 180.9 ps  Cin =  8.6 ff  Cout =  10.1 ff  Cmax = 130.0 ff  G =  114  
ABC: Path 16 --   16503 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =4786.4 -352.9 ps  S = 224.3 ps  Cin =  8.5 ff  Cout =  13.5 ff  Cmax = 121.8 ff  G =  153  
ABC: Path 17 --   16853 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =5024.4 -420.6 ps  S = 177.0 ps  Cin =  8.6 ff  Cout =  10.5 ff  Cmax = 130.0 ff  G =  118  
ABC: Path 18 --   16856 : 2    2 sky130_fd_sc_hd__and2_2   A =   7.51  Df =5210.9 -423.2 ps  S =  59.1 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 303.0 ff  G =  458  
ABC: Path 19 --   16857 : 4    3 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =5310.5 -211.3 ps  S = 195.7 ps  Cin =  4.4 ff  Cout =  10.8 ff  Cmax = 133.7 ff  G =  238  
ABC: Path 20 --   16860 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =5548.8  -23.3 ps  S =  85.8 ps  Cin =  1.5 ff  Cout =  11.9 ff  Cmax = 309.5 ff  G =  753  
ABC: Path 21 --   16888 : 4    2 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =5819.2  -95.2 ps  S =  66.1 ps  Cin =  2.4 ff  Cout =   7.3 ff  Cmax = 268.3 ff  G =  285  
ABC: Path 22 --   16890 : 3    2 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =6037.9  -17.8 ps  S =  55.3 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 294.8 ff  G =  279  
ABC: Path 23 --   16921 : 4    2 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =6261.8  -15.8 ps  S =  61.5 ps  Cin =  2.4 ff  Cout =   6.2 ff  Cmax = 268.3 ff  G =  245  
ABC: Path 24 --   16922 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6720.7 -307.6 ps  S = 111.6 ps  Cin =  1.5 ff  Cout =  13.3 ff  Cmax = 310.4 ff  G =  842  
ABC: Path 25 --   16991 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =6935.0 -306.3 ps  S =  70.9 ps  Cin =  1.5 ff  Cout =   8.7 ff  Cmax = 309.5 ff  G =  553  
ABC: Path 26 --   23031 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7142.3 -323.0 ps  S =  67.4 ps  Cin =  2.4 ff  Cout =  10.9 ff  Cmax = 309.5 ff  G =  445  
ABC: Path 27 --   25113 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7369.1 -297.9 ps  S =  62.5 ps  Cin =  2.4 ff  Cout =   9.6 ff  Cmax = 309.5 ff  G =  384  
ABC: Path 28 --   28063 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7602.2 -378.1 ps  S =  73.3 ps  Cin =  2.4 ff  Cout =  12.2 ff  Cmax = 309.5 ff  G =  491  
ABC: Path 29 --   29729 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7847.9 -436.5 ps  S =  91.8 ps  Cin =  2.4 ff  Cout =  16.0 ff  Cmax = 309.5 ff  G =  652  
ABC: Path 30 --   31641 : 5    1 sky130_fd_sc_hd__a221oi_2 A =  15.01  Df =8075.3 -601.7 ps  S = 168.2 ps  Cin =  4.5 ff  Cout =   2.4 ff  Cmax =  96.1 ff  G =   50  
ABC: Path 31 --   31642 : 5    1 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =8330.1 -121.8 ps  S =  51.2 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 298.5 ff  G =  102  
ABC: Path 32 --   31847 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =8466.6  -87.7 ps  S =  55.8 ps  Cin =  2.4 ff  Cout =   5.1 ff  Cmax = 268.3 ff  G =  204  
ABC: Path 33 --   32140 : 3    1 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =8583.2 -151.6 ps  S =  80.7 ps  Cin =  4.5 ff  Cout =   2.4 ff  Cmax = 139.2 ff  G =   51  
ABC: Path 34 --   32511 : 4    1 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =8715.3  -68.9 ps  S =  42.5 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 301.2 ff  G =   76  
ABC: Path 35 --   32645 : 4    1 sky130_fd_sc_hd__a2bb2o_2 A =  11.26  Df =8876.7  -14.7 ps  S =  48.5 ps  Cin =  1.7 ff  Cout =   4.6 ff  Cmax = 300.3 ff  G =  254  
ABC: Path 36 --   32710 : 4    1 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =9104.5 -180.1 ps  S = 178.4 ps  Cin =  4.4 ff  Cout =   5.0 ff  Cmax =  88.8 ff  G =  109  
ABC: Path 37 --   32837 : 5    1 sky130_fd_sc_hd__o221ai_2 A =  15.01  Df =9234.4 -108.8 ps  S = 155.8 ps  Cin =  4.5 ff  Cout =   4.6 ff  Cmax = 128.2 ff  G =   98  
ABC: Path 38 --   32873 : 3    1 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =9615.8 -334.7 ps  S = 417.8 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 128.2 ff  G =  733  
ABC: Start-point = pi88 (\lowshift.data [5]).  End-point = po294 ($auto$rtlil.cc:2684:MuxGate$166171).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  456/  503  lat =    0  nd = 32697  edge =  74383  area =323820.71  delay =38.00  lev = 38
ABC: + write_blif /run/user/1000/yosys-abc-YWUdR7/output.blif 

58.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:      192
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       72
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      460
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      148
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:      982
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:      112
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      714
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      349
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:     2482
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:     1100
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       88
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      278
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     2701
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:      145
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      406
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     3458
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      337
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:     1996
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:     1585
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:     1131
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      199
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      949
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     6337
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     3961
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      740
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      966
ABC RESULTS:        internal signals:    37232
ABC RESULTS:           input signals:      456
ABC RESULTS:          output signals:      503
Removing temp directory.

59. Executing SETUNDEF pass (replace undef values with defined constants).

60. Executing HILOMAP pass (mapping to constant drivers).
Warning: Selection "sky130_fd_sc_hd__conb_1" did not match any module.
Warning: Selection "LO" did not match any object.

61. Executing SPLITNETS pass (splitting up multi-bit signals).

62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 38199 unused wires.
<suppressed ~10 debug messages>

63. Executing INSBUF pass (insert buffer cells for connected wires).

64. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/tmp/db613b506f144f0eb5e90c3fb092c251.lib ",
   "modules": {
      "\\top": {
         "num_wires":         33189,
         "num_wire_bits":     33222,
         "num_pub_wires":     492,
         "num_pub_wire_bits": 525,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         33200,
         "area":              336781.750400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 2,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 64,
            "sky130_fd_sc_hd__a211oi_2": 32,
            "sky130_fd_sc_hd__a21bo_2": 349,
            "sky130_fd_sc_hd__a21boi_2": 192,
            "sky130_fd_sc_hd__a21o_2": 949,
            "sky130_fd_sc_hd__a21oi_2": 1585,
            "sky130_fd_sc_hd__a221o_2": 8,
            "sky130_fd_sc_hd__a221oi_2": 1,
            "sky130_fd_sc_hd__a22o_2": 55,
            "sky130_fd_sc_hd__a22oi_2": 26,
            "sky130_fd_sc_hd__a2bb2o_2": 30,
            "sky130_fd_sc_hd__a2bb2oi_2": 2,
            "sky130_fd_sc_hd__a311o_2": 11,
            "sky130_fd_sc_hd__a311oi_2": 3,
            "sky130_fd_sc_hd__a31o_2": 199,
            "sky130_fd_sc_hd__a31oi_2": 72,
            "sky130_fd_sc_hd__a32o_2": 29,
            "sky130_fd_sc_hd__a32oi_2": 11,
            "sky130_fd_sc_hd__a41o_2": 3,
            "sky130_fd_sc_hd__and2_2": 1996,
            "sky130_fd_sc_hd__and2b_2": 1100,
            "sky130_fd_sc_hd__and3_2": 740,
            "sky130_fd_sc_hd__and3b_2": 63,
            "sky130_fd_sc_hd__and4_2": 15,
            "sky130_fd_sc_hd__and4b_2": 6,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 471,
            "sky130_fd_sc_hd__dfxtp_2": 32,
            "sky130_fd_sc_hd__inv_2": 966,
            "sky130_fd_sc_hd__mux2_1": 148,
            "sky130_fd_sc_hd__nand2_2": 3961,
            "sky130_fd_sc_hd__nand2b_2": 982,
            "sky130_fd_sc_hd__nand3_2": 337,
            "sky130_fd_sc_hd__nand3b_2": 15,
            "sky130_fd_sc_hd__nand4_2": 11,
            "sky130_fd_sc_hd__nor2_2": 3458,
            "sky130_fd_sc_hd__nor3_2": 278,
            "sky130_fd_sc_hd__nor3b_2": 6,
            "sky130_fd_sc_hd__nor4_2": 2,
            "sky130_fd_sc_hd__o2111a_2": 2,
            "sky130_fd_sc_hd__o2111ai_2": 1,
            "sky130_fd_sc_hd__o211a_2": 88,
            "sky130_fd_sc_hd__o211ai_2": 36,
            "sky130_fd_sc_hd__o21a_2": 1131,
            "sky130_fd_sc_hd__o21ai_2": 714,
            "sky130_fd_sc_hd__o21ba_2": 460,
            "sky130_fd_sc_hd__o21bai_2": 112,
            "sky130_fd_sc_hd__o221a_2": 6,
            "sky130_fd_sc_hd__o221ai_2": 4,
            "sky130_fd_sc_hd__o22a_2": 47,
            "sky130_fd_sc_hd__o22ai_2": 11,
            "sky130_fd_sc_hd__o2bb2a_2": 86,
            "sky130_fd_sc_hd__o2bb2ai_2": 4,
            "sky130_fd_sc_hd__o311a_2": 6,
            "sky130_fd_sc_hd__o31a_2": 84,
            "sky130_fd_sc_hd__o31ai_2": 32,
            "sky130_fd_sc_hd__o32a_2": 57,
            "sky130_fd_sc_hd__o32ai_2": 9,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__o41ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 2701,
            "sky130_fd_sc_hd__or3_2": 406,
            "sky130_fd_sc_hd__or3b_2": 145,
            "sky130_fd_sc_hd__or4_2": 18,
            "sky130_fd_sc_hd__or4b_2": 2,
            "sky130_fd_sc_hd__or4bb_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 6337,
            "sky130_fd_sc_hd__xor2_2": 2482
         }
      }
   },
      "design": {
         "num_wires":         33189,
         "num_wire_bits":     33222,
         "num_pub_wires":     492,
         "num_pub_wire_bits": 525,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         33200,
         "area":              336781.750400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 2,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 64,
            "sky130_fd_sc_hd__a211oi_2": 32,
            "sky130_fd_sc_hd__a21bo_2": 349,
            "sky130_fd_sc_hd__a21boi_2": 192,
            "sky130_fd_sc_hd__a21o_2": 949,
            "sky130_fd_sc_hd__a21oi_2": 1585,
            "sky130_fd_sc_hd__a221o_2": 8,
            "sky130_fd_sc_hd__a221oi_2": 1,
            "sky130_fd_sc_hd__a22o_2": 55,
            "sky130_fd_sc_hd__a22oi_2": 26,
            "sky130_fd_sc_hd__a2bb2o_2": 30,
            "sky130_fd_sc_hd__a2bb2oi_2": 2,
            "sky130_fd_sc_hd__a311o_2": 11,
            "sky130_fd_sc_hd__a311oi_2": 3,
            "sky130_fd_sc_hd__a31o_2": 199,
            "sky130_fd_sc_hd__a31oi_2": 72,
            "sky130_fd_sc_hd__a32o_2": 29,
            "sky130_fd_sc_hd__a32oi_2": 11,
            "sky130_fd_sc_hd__a41o_2": 3,
            "sky130_fd_sc_hd__and2_2": 1996,
            "sky130_fd_sc_hd__and2b_2": 1100,
            "sky130_fd_sc_hd__and3_2": 740,
            "sky130_fd_sc_hd__and3b_2": 63,
            "sky130_fd_sc_hd__and4_2": 15,
            "sky130_fd_sc_hd__and4b_2": 6,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 471,
            "sky130_fd_sc_hd__dfxtp_2": 32,
            "sky130_fd_sc_hd__inv_2": 966,
            "sky130_fd_sc_hd__mux2_1": 148,
            "sky130_fd_sc_hd__nand2_2": 3961,
            "sky130_fd_sc_hd__nand2b_2": 982,
            "sky130_fd_sc_hd__nand3_2": 337,
            "sky130_fd_sc_hd__nand3b_2": 15,
            "sky130_fd_sc_hd__nand4_2": 11,
            "sky130_fd_sc_hd__nor2_2": 3458,
            "sky130_fd_sc_hd__nor3_2": 278,
            "sky130_fd_sc_hd__nor3b_2": 6,
            "sky130_fd_sc_hd__nor4_2": 2,
            "sky130_fd_sc_hd__o2111a_2": 2,
            "sky130_fd_sc_hd__o2111ai_2": 1,
            "sky130_fd_sc_hd__o211a_2": 88,
            "sky130_fd_sc_hd__o211ai_2": 36,
            "sky130_fd_sc_hd__o21a_2": 1131,
            "sky130_fd_sc_hd__o21ai_2": 714,
            "sky130_fd_sc_hd__o21ba_2": 460,
            "sky130_fd_sc_hd__o21bai_2": 112,
            "sky130_fd_sc_hd__o221a_2": 6,
            "sky130_fd_sc_hd__o221ai_2": 4,
            "sky130_fd_sc_hd__o22a_2": 47,
            "sky130_fd_sc_hd__o22ai_2": 11,
            "sky130_fd_sc_hd__o2bb2a_2": 86,
            "sky130_fd_sc_hd__o2bb2ai_2": 4,
            "sky130_fd_sc_hd__o311a_2": 6,
            "sky130_fd_sc_hd__o31a_2": 84,
            "sky130_fd_sc_hd__o31ai_2": 32,
            "sky130_fd_sc_hd__o32a_2": 57,
            "sky130_fd_sc_hd__o32ai_2": 9,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__o41ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 2701,
            "sky130_fd_sc_hd__or3_2": 406,
            "sky130_fd_sc_hd__or3b_2": 145,
            "sky130_fd_sc_hd__or4_2": 18,
            "sky130_fd_sc_hd__or4b_2": 2,
            "sky130_fd_sc_hd__or4bb_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 6337,
            "sky130_fd_sc_hd__xor2_2": 2482
         }
      }
}

65. Printing statistics.

=== top ===

   Number of wires:              33189
   Number of wire bits:          33222
   Number of public wires:         492
   Number of public wire bits:     525
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              33200
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       64
     sky130_fd_sc_hd__a211oi_2      32
     sky130_fd_sc_hd__a21bo_2      349
     sky130_fd_sc_hd__a21boi_2     192
     sky130_fd_sc_hd__a21o_2       949
     sky130_fd_sc_hd__a21oi_2     1585
     sky130_fd_sc_hd__a221o_2        8
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a22o_2        55
     sky130_fd_sc_hd__a22oi_2       26
     sky130_fd_sc_hd__a2bb2o_2      30
     sky130_fd_sc_hd__a2bb2oi_2      2
     sky130_fd_sc_hd__a311o_2       11
     sky130_fd_sc_hd__a311oi_2       3
     sky130_fd_sc_hd__a31o_2       199
     sky130_fd_sc_hd__a31oi_2       72
     sky130_fd_sc_hd__a32o_2        29
     sky130_fd_sc_hd__a32oi_2       11
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__and2_2      1996
     sky130_fd_sc_hd__and2b_2     1100
     sky130_fd_sc_hd__and3_2       740
     sky130_fd_sc_hd__and3b_2       63
     sky130_fd_sc_hd__and4_2        15
     sky130_fd_sc_hd__and4b_2        6
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__dfrtp_2      471
     sky130_fd_sc_hd__dfxtp_2       32
     sky130_fd_sc_hd__inv_2        966
     sky130_fd_sc_hd__mux2_1       148
     sky130_fd_sc_hd__nand2_2     3961
     sky130_fd_sc_hd__nand2b_2     982
     sky130_fd_sc_hd__nand3_2      337
     sky130_fd_sc_hd__nand3b_2      15
     sky130_fd_sc_hd__nand4_2       11
     sky130_fd_sc_hd__nor2_2      3458
     sky130_fd_sc_hd__nor3_2       278
     sky130_fd_sc_hd__nor3b_2        6
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       88
     sky130_fd_sc_hd__o211ai_2      36
     sky130_fd_sc_hd__o21a_2      1131
     sky130_fd_sc_hd__o21ai_2      714
     sky130_fd_sc_hd__o21ba_2      460
     sky130_fd_sc_hd__o21bai_2     112
     sky130_fd_sc_hd__o221a_2        6
     sky130_fd_sc_hd__o221ai_2       4
     sky130_fd_sc_hd__o22a_2        47
     sky130_fd_sc_hd__o22ai_2       11
     sky130_fd_sc_hd__o2bb2a_2      86
     sky130_fd_sc_hd__o2bb2ai_2      4
     sky130_fd_sc_hd__o311a_2        6
     sky130_fd_sc_hd__o31a_2        84
     sky130_fd_sc_hd__o31ai_2       32
     sky130_fd_sc_hd__o32a_2        57
     sky130_fd_sc_hd__o32ai_2        9
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2       2701
     sky130_fd_sc_hd__or3_2        406
     sky130_fd_sc_hd__or3b_2       145
     sky130_fd_sc_hd__or4_2         18
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2     6337
     sky130_fd_sc_hd__xor2_2      2482

   Chip area for module '\top': 336781.750400

66. Executing Verilog backend.
Dumping module `\top'.

67. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 53e55f286c, CPU: user 15.79s system 0.27s, MEM: 399.96 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)
Time spent: 83% 2x abc (75 sec), 4% 37x opt_expr (3 sec), ...
