

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_0_0_0_ap_fixed_16_6_5_3_0_config15_s'
================================================================
* Date:           Thu Aug 17 12:47:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.235 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 4 [1/1] (1.22ns)   --->   "%p_read25 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2"   --->   Operation 4 'read' 'p_read25' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.22ns)   --->   "%p_read14 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1"   --->   Operation 5 'read' 'p_read14' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.22ns)   --->   "%p_read_709 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read"   --->   Operation 6 'read' 'p_read_709' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i9 %p_read_709"   --->   Operation 7 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.46ns)   --->   "%mul_ln818 = mul i16 %zext_ln818, i16 103"   --->   Operation 8 'mul' 'mul_ln818' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln818_cast = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %mul_ln818, i32 5, i32 15"   --->   Operation 9 'partselect' 'lshr_ln818_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.46ns)   --->   "%r_V = mul i17 %zext_ln70, i17 130965"   --->   Operation 11 'mul' 'r_V' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V, i32 5, i32 16"   --->   Operation 12 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 13 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 3, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 14 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i12 %trunc_ln818_s"   --->   Operation 15 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_319 = zext i9 %p_read25"   --->   Operation 16 'zext' 'r_V_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.46ns)   --->   "%r_V_303 = mul i18 %r_V_319, i18 262002"   --->   Operation 17 'mul' 'r_V_303' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_303, i32 5, i32 17"   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i13 %trunc_ln"   --->   Operation 19 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.73ns)   --->   "%add_ln813 = add i11 %lshr_ln818_cast, i11 192"   --->   Operation 20 'add' 'add_ln813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i11 %add_ln813"   --->   Operation 21 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.74ns)   --->   "%add_ln813_662 = add i13 %p_cast_cast, i13 %zext_ln813"   --->   Operation 22 'add' 'add_ln813_662' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln813_323 = sext i13 %add_ln813_662"   --->   Operation 23 'sext' 'sext_ln813_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.75ns)   --->   "%add_ln813_663 = add i14 %sext_ln813_323, i14 %sext_ln813"   --->   Operation 24 'add' 'add_ln813_663' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i14 %add_ln813_663" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 25 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25               (read             ) [ 0111]
p_read14               (read             ) [ 0110]
p_read_709             (read             ) [ 0110]
zext_ln818             (zext             ) [ 0000]
mul_ln818              (mul              ) [ 0000]
lshr_ln818_cast        (partselect       ) [ 0101]
zext_ln70              (zext             ) [ 0000]
r_V                    (mul              ) [ 0000]
trunc_ln818_s          (partselect       ) [ 0101]
specpipeline_ln33      (specpipeline     ) [ 0000]
specresourcelimit_ln33 (specresourcelimit) [ 0000]
p_cast_cast            (sext             ) [ 0000]
r_V_319                (zext             ) [ 0000]
r_V_303                (mul              ) [ 0000]
trunc_ln               (partselect       ) [ 0000]
sext_ln813             (sext             ) [ 0000]
add_ln813              (add              ) [ 0000]
zext_ln813             (zext             ) [ 0000]
add_ln813_662          (add              ) [ 0000]
sext_ln813_323         (sext             ) [ 0000]
add_ln813_663          (add              ) [ 0000]
ret_ln68               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_read25_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="9" slack="0"/>
<pin id="46" dir="0" index="1" bw="9" slack="0"/>
<pin id="47" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read14_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="9" slack="0"/>
<pin id="52" dir="0" index="1" bw="9" slack="0"/>
<pin id="53" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_709_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="9" slack="0"/>
<pin id="58" dir="0" index="1" bw="9" slack="0"/>
<pin id="59" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_709/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="r_V_fu_62">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="r_V_303_fu_63">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_303/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mul_ln818_fu_64">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln818/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln818_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="1"/>
<pin id="117" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="lshr_ln818_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="0" index="3" bw="5" slack="0"/>
<pin id="124" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln818_cast/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln70_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="1"/>
<pin id="131" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln818_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="17" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="0" index="3" bw="6" slack="0"/>
<pin id="138" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_cast_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="1"/>
<pin id="145" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="r_V_319_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="2"/>
<pin id="148" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_319/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="18" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln813_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="13" slack="0"/>
<pin id="162" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln813_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="1"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln813_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln813_662_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_662/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln813_323_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="0"/>
<pin id="181" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_323/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln813_663_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="0" index="1" bw="13" slack="0"/>
<pin id="186" dir="1" index="2" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_663/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_read25_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="2"/>
<pin id="191" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_read25 "/>
</bind>
</comp>

<comp id="194" class="1005" name="p_read14_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="1"/>
<pin id="196" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read14 "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_read_709_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="1"/>
<pin id="201" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read_709 "/>
</bind>
</comp>

<comp id="204" class="1005" name="lshr_ln818_cast_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="1"/>
<pin id="206" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln818_cast "/>
</bind>
</comp>

<comp id="209" class="1005" name="trunc_ln818_s_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="1"/>
<pin id="211" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="64" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="62" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="63" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="150" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="164" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="143" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="160" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="44" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="197"><net_src comp="50" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="202"><net_src comp="56" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="207"><net_src comp="119" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="212"><net_src comp="133" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> : p_read | {1 }
	Port: dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> : p_read1 | {1 }
	Port: dense_latency<ap_ufixed<9, 0, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> : p_read2 | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln818 : 1
		lshr_ln818_cast : 2
		r_V : 1
		trunc_ln818_s : 2
	State 3
		r_V_303 : 1
		trunc_ln : 2
		sext_ln813 : 3
		zext_ln813 : 1
		add_ln813_662 : 2
		sext_ln813_323 : 3
		add_ln813_663 : 4
		ret_ln68 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        r_V_fu_62       |    0    |    0    |    49   |
|    mul   |      r_V_303_fu_63     |    0    |    0    |    49   |
|          |     mul_ln818_fu_64    |    0    |    0    |    49   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln813_fu_164    |    0    |    0    |    18   |
|    add   |  add_ln813_662_fu_173  |    0    |    0    |    19   |
|          |  add_ln813_663_fu_183  |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |   p_read25_read_fu_44  |    0    |    0    |    0    |
|   read   |   p_read14_read_fu_50  |    0    |    0    |    0    |
|          |  p_read_709_read_fu_56 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln818_fu_115   |    0    |    0    |    0    |
|   zext   |    zext_ln70_fu_129    |    0    |    0    |    0    |
|          |     r_V_319_fu_146     |    0    |    0    |    0    |
|          |    zext_ln813_fu_169   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | lshr_ln818_cast_fu_119 |    0    |    0    |    0    |
|partselect|  trunc_ln818_s_fu_133  |    0    |    0    |    0    |
|          |     trunc_ln_fu_150    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_cast_cast_fu_143   |    0    |    0    |    0    |
|   sext   |    sext_ln813_fu_160   |    0    |    0    |    0    |
|          |  sext_ln813_323_fu_179 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |    0    |   204   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|lshr_ln818_cast_reg_204|   11   |
|    p_read14_reg_194   |    9   |
|    p_read25_reg_189   |    9   |
|   p_read_709_reg_199  |    9   |
| trunc_ln818_s_reg_209 |   12   |
+-----------------------+--------+
|         Total         |   50   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   204  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   50   |   204  |
+-----------+--------+--------+--------+
