#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Nov 29 19:19:22 2023
# Process ID: 16220
# Current directory: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40172 C:\Users\JackPaul\OneDrive\Documents\Programs\Projects\eeng498\oscilloscope-lab4\oscilloscope-lab4.xpr
# Log file: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4/vivado.log
# Journal file: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4\vivado.jou
# Running On: ASUSComputer, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4/hdmi_tx_1.0 C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4/hdmi_tx_1.0 c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo/enhancedPwm_1_0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4/hdmi_tx_1.0 c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo} [current_project]
update_ip_catalog
create_peripheral xilinx.com user oscilloscope 1.0 -dir C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:oscilloscope:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:oscilloscope:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:oscilloscope:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:oscilloscope:1.0]
set_property  ip_repo_paths  {C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo/oscilloscope_1_0 c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4/hdmi_tx_1.0 c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo} [current_project]
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4/hdmi_tx_1.0 c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo} [current_project]
update_ip_catalog
ipx::edit_ip_in_project -upgrade true -name oscilloscope_v1_0_project -directory C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo/oscilloscope_1_0/component.xml
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo/oscilloscope_1_0/component.xml
add_files -norecurse {C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/flagRegister.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/genericRegister.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/scopeToHdmi_package.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/genericComparator.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/scopeFace.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/videoSignalGenerator.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/genericCounter.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/genericMux4x1.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/acquireToHDMI_datapath.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/acquireToHDMI.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/acquireToHDMI_package.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/acquireToHDMI_controlpath.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/basicBuildingBlocksVhdl_package.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/two2Pix.vhdl}
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/flagRegister.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/genericRegister.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/scopeToHdmi_package.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/genericComparator.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/scopeFace.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/videoSignalGenerator.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/genericCounter.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/genericMux4x1.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/acquireToHDMI_datapath.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/acquireToHDMI.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/acquireToHDMI_package.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/acquireToHDMI_controlpath.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/basicBuildingBlocksVhdl_package.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/two2Pix.vhdl}
create_ip -name hdmi_tx -vendor realdigital.org -library realdigital -version 1.0 -module_name hdmi_tx_0
set_property CONFIG.MODE {HDMI} [get_ips hdmi_tx_0]
generate_target {instantiation_template} [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci]
generate_target all [get_files  c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci]
catch { config_ip_cache -export [get_ips -all hdmi_tx_0] }
export_ip_user_files -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci]
launch_runs hdmi_tx_0_synth_1 -jobs 8
wait_on_run hdmi_tx_0_synth_1
export_simulation -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci] -directory c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Write_Depth_A {2048} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_JITTER {462.435} \
  CONFIG.CLKOUT1_PHASE_ERROR {610.813} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} \
  CONFIG.CLKOUT2_JITTER {372.733} \
  CONFIG.CLKOUT2_PHASE_ERROR {610.813} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {59.375} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {2} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.PRIM_IN_FREQ {50} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/oscilloscope-lab4/oscilloscope-lab4.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_project
close_project
create_project axiinterface-oscilloscope C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope -part xc7z010clg400-1
set_property target_language VHDL [current_project]
create_bd_design "axioscope"
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs axioscope]
export_ip_user_files -of_objects  [get_files C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/axiinterface-oscilloscope.srcs/sources_1/bd/axioscope/axioscope.bd] -no_script -reset -force -quiet
remove_files  C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/axiinterface-oscilloscope.srcs/sources_1/bd/axioscope/axioscope.bd
create_bd_design "zyncoscope"
set_property  ip_repo_paths  C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv xilinx.com:user:oscilloscope:1.0 oscilloscope_0
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
set_property -dict [list \
  CONFIG.PCW_CORE0_FIQ_INTR {1} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
  CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-125} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/oscilloscope_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins oscilloscope_0/S00_AXI]
make_wrapper -files [get_files C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/axiinterface-oscilloscope.srcs/sources_1/bd/zyncoscope/zyncoscope.bd] -top
add_files -norecurse c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope/axiinterface-oscilloscope.gen/sources_1/bd/zyncoscope/hdl/zyncoscope_wrapper.vhd
ipx::edit_ip_in_project -upgrade true -name oscilloscope_v1_0_project -directory C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo/oscilloscope_1_0/component.xml
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo/oscilloscope_1_0/component.xml
import_files -norecurse {C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/genericMux4x1.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/acquireToHDMI_datapath.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/genericRegister.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/flagRegister.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/acquireToHDMI.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/genericComparator.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/scopeFace.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/videoSignalGenerator.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/basicBuildingBlocksVhdl_package.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/two2Pix.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/acquireToHDMI_controlpath.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/genericCounter.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/scopeToHdmi_package.vhdl C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscilloscope-functiongenerator-lab6/acquireToHDMI_package.vhdl}
update_compile_order -fileset sources_1
create_ip -name hdmi_tx -vendor realdigital.org -library realdigital -version 1.0 -module_name hdmi_tx_0
set_property CONFIG.MODE {HDMI} [get_ips hdmi_tx_0]
generate_target {instantiation_template} [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci]
generate_target all [get_files  c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci]
catch { config_ip_cache -export [get_ips -all hdmi_tx_0] }
export_ip_user_files -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci]
launch_runs hdmi_tx_0_synth_1 -jobs 8
wait_on_run hdmi_tx_0_synth_1
export_simulation -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci] -directory c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Write_Depth_A {2048} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_JITTER {462.435} \
  CONFIG.CLKOUT1_PHASE_ERROR {610.813} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} \
  CONFIG.CLKOUT2_JITTER {372.733} \
  CONFIG.CLKOUT2_PHASE_ERROR {610.813} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {59.375} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {2} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.PRIM_IN_FREQ {50} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/jackpaul/onedrive/documents/programs/projects/eeng498/axiinterface-oscilloscope.tmp/oscilloscope_v1_0_project/oscilloscope_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::open_ipxact_file c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo/oscilloscope_1_0/component.xml
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/ip_repo
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
