# Pipelined-MIPS-CPU
Course Project for Computer Organization

---

This MIPS CPU has a 5-stage full-speed forwarding pipeline and supports 50 instructions. The source code is at `Verilog/PipelineMipsCPU`. Sorry the docs are temporarily only available in Chinese.
