/* SPDX-License-Identifier: GPL-2.0-only OR MIT
 * SPDX-FileCopyrightText: Copyright (c) 2020-2025 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 */

#ifndef FIFO_CHANNEL_GA100_H
#define FIFO_CHANNEL_GA100_H

#include <nvgpu/types.h>

struct gk20a;

u32 ga100_channel_count(struct gk20a *g);

#endif /* FIFO_CHANNEL_GA100_H */
