#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5562ac2d0ab0 .scope module, "control_unit_test" "control_unit_test" 2 1;
 .timescale 0 0;
v0x5562ac2f3370_0 .net "ALUSrc", 0 0, v0x5562ac2c1710_0;  1 drivers
v0x5562ac2f3430_0 .net "ALUctl", 3 0, v0x5562ac2f2a60_0;  1 drivers
v0x5562ac2f34d0_0 .net "Branch", 0 0, v0x5562ac2f2b40_0;  1 drivers
v0x5562ac2f3570_0 .net "MemRead", 0 0, v0x5562ac2f2be0_0;  1 drivers
v0x5562ac2f3610_0 .net "MemToReg", 0 0, v0x5562ac2f2ca0_0;  1 drivers
v0x5562ac2f36b0_0 .net "MemWrite", 0 0, v0x5562ac2f2db0_0;  1 drivers
v0x5562ac2f3780_0 .net "RegWrite", 0 0, v0x5562ac2f2e70_0;  1 drivers
v0x5562ac2f3850_0 .net "funct3", 2 0, L_0x5562ac2f3c00;  1 drivers
v0x5562ac2f3920_0 .net "funct7", 6 0, L_0x5562ac2f3d40;  1 drivers
v0x5562ac2f39f0_0 .var "instr", 31 0;
v0x5562ac2f3a90_0 .net "opcode", 6 0, L_0x5562ac2f3b60;  1 drivers
L_0x5562ac2f3b60 .part v0x5562ac2f39f0_0, 0, 7;
L_0x5562ac2f3c00 .part v0x5562ac2f39f0_0, 12, 3;
L_0x5562ac2f3d40 .part v0x5562ac2f39f0_0, 25, 7;
S_0x5562ac2d0c40 .scope module, "dut" "control_unit" 2 21, 3 1 0, S_0x5562ac2d0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 4 "ALUctl";
P_0x5562ac2c0f60 .param/l "ALUadd" 1 3 26, C4<0010>;
P_0x5562ac2c0fa0 .param/l "ALUand" 1 3 24, C4<0000>;
P_0x5562ac2c0fe0 .param/l "ALUor" 1 3 25, C4<0001>;
P_0x5562ac2c1020 .param/l "ALUslt" 1 3 28, C4<0111>;
P_0x5562ac2c1060 .param/l "ALUsub" 1 3 27, C4<0110>;
P_0x5562ac2c10a0 .param/l "OpBranch" 1 3 20, C4<1100011>;
P_0x5562ac2c10e0 .param/l "OpItype" 1 3 21, C4<0010011>;
P_0x5562ac2c1120 .param/l "OpLoad" 1 3 18, C4<0000011>;
P_0x5562ac2c1160 .param/l "OpRtype" 1 3 17, C4<0110011>;
P_0x5562ac2c11a0 .param/l "OpStore" 1 3 19, C4<0100011>;
v0x5562ac2c1710_0 .var "ALUSrc", 0 0;
v0x5562ac2f2a60_0 .var "ALUctl", 3 0;
v0x5562ac2f2b40_0 .var "Branch", 0 0;
v0x5562ac2f2be0_0 .var "MemRead", 0 0;
v0x5562ac2f2ca0_0 .var "MemToReg", 0 0;
v0x5562ac2f2db0_0 .var "MemWrite", 0 0;
v0x5562ac2f2e70_0 .var "RegWrite", 0 0;
v0x5562ac2f2f30_0 .net "funct3", 2 0, L_0x5562ac2f3c00;  alias, 1 drivers
v0x5562ac2f3010_0 .net "funct7", 6 0, L_0x5562ac2f3d40;  alias, 1 drivers
v0x5562ac2f30f0_0 .net "opcode", 6 0, L_0x5562ac2f3b60;  alias, 1 drivers
E_0x5562ac2c8eb0 .event anyedge, v0x5562ac2f30f0_0, v0x5562ac2f2f30_0, v0x5562ac2f3010_0;
    .scope S_0x5562ac2d0c40;
T_0 ;
    %wait E_0x5562ac2c8eb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562ac2f2e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562ac2f2be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562ac2f2db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562ac2f2ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562ac2f2b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562ac2c1710_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %load/vec4 v0x5562ac2f30f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2f2e70_0, 0, 1;
    %load/vec4 v0x5562ac2f2f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x5562ac2f3010_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2f2e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2f2be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2f2ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2c1710_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2f2db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2c1710_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2f2b40_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2f2e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562ac2c1710_0, 0, 1;
    %load/vec4 v0x5562ac2f2f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.20;
T_0.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.20;
T_0.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.20;
T_0.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5562ac2f2a60_0, 0, 4;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5562ac2d0ab0;
T_1 ;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v0x5562ac2f39f0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5562ac2f3780_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.3, 4;
    %load/vec4 v0x5562ac2f3370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x5562ac2f3430_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 39 "$display", "ERROR: R-ADD control mismatch" {0 0 0};
    %vpi_call 2 40 "$stop" {0 0 0};
T_1.0 ;
    %pushi/vec4 1073741875, 0, 32;
    %store/vec4 v0x5562ac2f39f0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5562ac2f3780_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.7, 4;
    %load/vec4 v0x5562ac2f3370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x5562ac2f3430_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call 2 47 "$display", "ERROR: R-SUB control mismatch" {0 0 0};
    %vpi_call 2 48 "$stop" {0 0 0};
T_1.4 ;
    %pushi/vec4 8195, 0, 32;
    %store/vec4 v0x5562ac2f39f0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5562ac2f3780_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.13, 4;
    %load/vec4 v0x5562ac2f3570_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.12, 11;
    %load/vec4 v0x5562ac2f3610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.11, 10;
    %load/vec4 v0x5562ac2f3370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v0x5562ac2f3430_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.10;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %vpi_call 2 57 "$display", "ERROR: LOAD control mismatch" {0 0 0};
    %vpi_call 2 58 "$stop" {0 0 0};
T_1.8 ;
    %pushi/vec4 8227, 0, 32;
    %store/vec4 v0x5562ac2f39f0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5562ac2f36b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.17, 4;
    %load/vec4 v0x5562ac2f3370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.16, 9;
    %load/vec4 v0x5562ac2f3430_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.16;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %vpi_call 2 65 "$display", "ERROR: STORE control mismatch" {0 0 0};
    %vpi_call 2 66 "$stop" {0 0 0};
T_1.14 ;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v0x5562ac2f39f0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5562ac2f34d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.21, 4;
    %load/vec4 v0x5562ac2f3370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.20, 9;
    %load/vec4 v0x5562ac2f3430_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %vpi_call 2 73 "$display", "ERROR: BRANCH control mismatch" {0 0 0};
    %vpi_call 2 74 "$stop" {0 0 0};
T_1.18 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0x5562ac2f39f0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5562ac2f3780_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.25, 4;
    %load/vec4 v0x5562ac2f3370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.24, 9;
    %load/vec4 v0x5562ac2f3430_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.24;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %vpi_call 2 81 "$display", "ERROR: ADDI control mismatch" {0 0 0};
    %vpi_call 2 82 "$stop" {0 0 0};
T_1.22 ;
    %vpi_call 2 85 "$display", "All control tests passed." {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "control_unit_test.v";
    "control_unit.v";
