#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Aug  9 19:07:10 2023
# Process ID: 34092
# Current directory: D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.runs/vio_1_synth_1
# Command line: vivado.exe -log vio_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_1.tcl
# Log file: D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.runs/vio_1_synth_1/vio_1.vds
# Journal file: D:/Xilinx/Biriscv_Clint_FPGA/Biriscv_Clint_FPGA.runs/vio_1_synth_1\vivado.jou
#-----------------------------------------------------------
source vio_1.tcl -notrace
