FIRRTL version 1.2.0
circuit MemoryControl :
  module MemoryControl :
    input clock : Clock
    input reset : UInt<1>
    input io_alu_result : UInt<32> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    input io_reg2_data : UInt<32> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    input io_memory_read_enable : UInt<1> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    input io_memory_write_enable : UInt<1> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    input io_funct3 : UInt<3> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    output io_wb_memory_read_data : UInt<32> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    output io_memory_bundle_address : UInt<32> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    input io_memory_bundle_read_data : UInt<32> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    output io_memory_bundle_write_data : UInt<32> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    output io_memory_bundle_write_enable : UInt<1> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    output io_memory_bundle_write_strobe_0 : UInt<1> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    output io_memory_bundle_write_strobe_1 : UInt<1> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    output io_memory_bundle_write_strobe_2 : UInt<1> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]
    output io_memory_bundle_write_strobe_3 : UInt<1> @[src/main/scala/riscv/core/MemoryControl.scala 10:14]

    node mem_address_index = bits(io_alu_result, 1, 0) @[src/main/scala/riscv/core/MemoryControl.scala 21:40]
    node _io_wb_memory_read_data_T = bits(io_memory_bundle_read_data, 31, 31) @[src/main/scala/riscv/core/MemoryControl.scala 37:28]
    node _io_wb_memory_read_data_T_1 = bits(_io_wb_memory_read_data_T, 0, 0) @[src/main/scala/riscv/core/MemoryControl.scala 37:19]
    node _io_wb_memory_read_data_T_2 = mux(_io_wb_memory_read_data_T_1, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 37:19]
    node _io_wb_memory_read_data_T_3 = bits(io_memory_bundle_read_data, 31, 24) @[src/main/scala/riscv/core/MemoryControl.scala 37:39]
    node _io_wb_memory_read_data_T_4 = cat(_io_wb_memory_read_data_T_2, _io_wb_memory_read_data_T_3) @[src/main/scala/riscv/core/MemoryControl.scala 37:14]
    node _io_wb_memory_read_data_T_5 = bits(io_memory_bundle_read_data, 7, 7) @[src/main/scala/riscv/core/MemoryControl.scala 39:37]
    node _io_wb_memory_read_data_T_6 = bits(_io_wb_memory_read_data_T_5, 0, 0) @[src/main/scala/riscv/core/MemoryControl.scala 39:28]
    node _io_wb_memory_read_data_T_7 = mux(_io_wb_memory_read_data_T_6, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 39:28]
    node _io_wb_memory_read_data_T_8 = bits(io_memory_bundle_read_data, 7, 0) @[src/main/scala/riscv/core/MemoryControl.scala 39:47]
    node _io_wb_memory_read_data_T_9 = cat(_io_wb_memory_read_data_T_7, _io_wb_memory_read_data_T_8) @[src/main/scala/riscv/core/MemoryControl.scala 39:23]
    node _io_wb_memory_read_data_T_10 = bits(io_memory_bundle_read_data, 15, 15) @[src/main/scala/riscv/core/MemoryControl.scala 40:37]
    node _io_wb_memory_read_data_T_11 = bits(_io_wb_memory_read_data_T_10, 0, 0) @[src/main/scala/riscv/core/MemoryControl.scala 40:28]
    node _io_wb_memory_read_data_T_12 = mux(_io_wb_memory_read_data_T_11, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 40:28]
    node _io_wb_memory_read_data_T_13 = bits(io_memory_bundle_read_data, 15, 8) @[src/main/scala/riscv/core/MemoryControl.scala 40:48]
    node _io_wb_memory_read_data_T_14 = cat(_io_wb_memory_read_data_T_12, _io_wb_memory_read_data_T_13) @[src/main/scala/riscv/core/MemoryControl.scala 40:23]
    node _io_wb_memory_read_data_T_15 = bits(io_memory_bundle_read_data, 23, 23) @[src/main/scala/riscv/core/MemoryControl.scala 41:37]
    node _io_wb_memory_read_data_T_16 = bits(_io_wb_memory_read_data_T_15, 0, 0) @[src/main/scala/riscv/core/MemoryControl.scala 41:28]
    node _io_wb_memory_read_data_T_17 = mux(_io_wb_memory_read_data_T_16, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 41:28]
    node _io_wb_memory_read_data_T_18 = bits(io_memory_bundle_read_data, 23, 16) @[src/main/scala/riscv/core/MemoryControl.scala 41:48]
    node _io_wb_memory_read_data_T_19 = cat(_io_wb_memory_read_data_T_17, _io_wb_memory_read_data_T_18) @[src/main/scala/riscv/core/MemoryControl.scala 41:23]
    node _io_wb_memory_read_data_T_20 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_21 = mux(_io_wb_memory_read_data_T_20, _io_wb_memory_read_data_T_9, _io_wb_memory_read_data_T_4) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_22 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_23 = mux(_io_wb_memory_read_data_T_22, _io_wb_memory_read_data_T_14, _io_wb_memory_read_data_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_24 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_25 = mux(_io_wb_memory_read_data_T_24, _io_wb_memory_read_data_T_19, _io_wb_memory_read_data_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_26 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 46:19]
    node _io_wb_memory_read_data_T_27 = bits(io_memory_bundle_read_data, 31, 24) @[src/main/scala/riscv/core/MemoryControl.scala 46:34]
    node _io_wb_memory_read_data_T_28 = cat(_io_wb_memory_read_data_T_26, _io_wb_memory_read_data_T_27) @[src/main/scala/riscv/core/MemoryControl.scala 46:14]
    node _io_wb_memory_read_data_T_29 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 48:28]
    node _io_wb_memory_read_data_T_30 = bits(io_memory_bundle_read_data, 7, 0) @[src/main/scala/riscv/core/MemoryControl.scala 48:43]
    node _io_wb_memory_read_data_T_31 = cat(_io_wb_memory_read_data_T_29, _io_wb_memory_read_data_T_30) @[src/main/scala/riscv/core/MemoryControl.scala 48:23]
    node _io_wb_memory_read_data_T_32 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 49:28]
    node _io_wb_memory_read_data_T_33 = bits(io_memory_bundle_read_data, 15, 8) @[src/main/scala/riscv/core/MemoryControl.scala 49:43]
    node _io_wb_memory_read_data_T_34 = cat(_io_wb_memory_read_data_T_32, _io_wb_memory_read_data_T_33) @[src/main/scala/riscv/core/MemoryControl.scala 49:23]
    node _io_wb_memory_read_data_T_35 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 50:28]
    node _io_wb_memory_read_data_T_36 = bits(io_memory_bundle_read_data, 23, 16) @[src/main/scala/riscv/core/MemoryControl.scala 50:43]
    node _io_wb_memory_read_data_T_37 = cat(_io_wb_memory_read_data_T_35, _io_wb_memory_read_data_T_36) @[src/main/scala/riscv/core/MemoryControl.scala 50:23]
    node _io_wb_memory_read_data_T_38 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_39 = mux(_io_wb_memory_read_data_T_38, _io_wb_memory_read_data_T_31, _io_wb_memory_read_data_T_28) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_40 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_41 = mux(_io_wb_memory_read_data_T_40, _io_wb_memory_read_data_T_34, _io_wb_memory_read_data_T_39) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_42 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_43 = mux(_io_wb_memory_read_data_T_42, _io_wb_memory_read_data_T_37, _io_wb_memory_read_data_T_41) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_44 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 54:29]
    node _io_wb_memory_read_data_T_45 = bits(io_memory_bundle_read_data, 15, 15) @[src/main/scala/riscv/core/MemoryControl.scala 55:28]
    node _io_wb_memory_read_data_T_46 = bits(_io_wb_memory_read_data_T_45, 0, 0) @[src/main/scala/riscv/core/MemoryControl.scala 55:19]
    node _io_wb_memory_read_data_T_47 = mux(_io_wb_memory_read_data_T_46, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 55:19]
    node _io_wb_memory_read_data_T_48 = bits(io_memory_bundle_read_data, 15, 0) @[src/main/scala/riscv/core/MemoryControl.scala 55:39]
    node _io_wb_memory_read_data_T_49 = cat(_io_wb_memory_read_data_T_47, _io_wb_memory_read_data_T_48) @[src/main/scala/riscv/core/MemoryControl.scala 55:14]
    node _io_wb_memory_read_data_T_50 = bits(io_memory_bundle_read_data, 31, 31) @[src/main/scala/riscv/core/MemoryControl.scala 56:28]
    node _io_wb_memory_read_data_T_51 = bits(_io_wb_memory_read_data_T_50, 0, 0) @[src/main/scala/riscv/core/MemoryControl.scala 56:19]
    node _io_wb_memory_read_data_T_52 = mux(_io_wb_memory_read_data_T_51, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 56:19]
    node _io_wb_memory_read_data_T_53 = bits(io_memory_bundle_read_data, 31, 16) @[src/main/scala/riscv/core/MemoryControl.scala 56:39]
    node _io_wb_memory_read_data_T_54 = cat(_io_wb_memory_read_data_T_52, _io_wb_memory_read_data_T_53) @[src/main/scala/riscv/core/MemoryControl.scala 56:14]
    node _io_wb_memory_read_data_T_55 = mux(_io_wb_memory_read_data_T_44, _io_wb_memory_read_data_T_49, _io_wb_memory_read_data_T_54) @[src/main/scala/riscv/core/MemoryControl.scala 53:36]
    node _io_wb_memory_read_data_T_56 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 60:29]
    node _io_wb_memory_read_data_T_57 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 61:19]
    node _io_wb_memory_read_data_T_58 = bits(io_memory_bundle_read_data, 15, 0) @[src/main/scala/riscv/core/MemoryControl.scala 61:34]
    node _io_wb_memory_read_data_T_59 = cat(_io_wb_memory_read_data_T_57, _io_wb_memory_read_data_T_58) @[src/main/scala/riscv/core/MemoryControl.scala 61:14]
    node _io_wb_memory_read_data_T_60 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 62:19]
    node _io_wb_memory_read_data_T_61 = bits(io_memory_bundle_read_data, 31, 16) @[src/main/scala/riscv/core/MemoryControl.scala 62:34]
    node _io_wb_memory_read_data_T_62 = cat(_io_wb_memory_read_data_T_60, _io_wb_memory_read_data_T_61) @[src/main/scala/riscv/core/MemoryControl.scala 62:14]
    node _io_wb_memory_read_data_T_63 = mux(_io_wb_memory_read_data_T_56, _io_wb_memory_read_data_T_59, _io_wb_memory_read_data_T_62) @[src/main/scala/riscv/core/MemoryControl.scala 59:37]
    node _io_wb_memory_read_data_T_64 = eq(UInt<3>("h0"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_65 = mux(_io_wb_memory_read_data_T_64, _io_wb_memory_read_data_T_25, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_66 = eq(UInt<3>("h4"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_67 = mux(_io_wb_memory_read_data_T_66, _io_wb_memory_read_data_T_43, _io_wb_memory_read_data_T_65) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_68 = eq(UInt<3>("h1"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_69 = mux(_io_wb_memory_read_data_T_68, _io_wb_memory_read_data_T_55, _io_wb_memory_read_data_T_67) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_70 = eq(UInt<3>("h5"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_71 = mux(_io_wb_memory_read_data_T_70, _io_wb_memory_read_data_T_63, _io_wb_memory_read_data_T_69) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_72 = eq(UInt<3>("h2"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_wb_memory_read_data_T_73 = mux(_io_wb_memory_read_data_T_72, io_memory_bundle_read_data, _io_wb_memory_read_data_T_71) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _T = eq(io_funct3, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 71:20]
    node _io_memory_bundle_write_strobe_mem_address_index = UInt<1>("h1") @[src/main/scala/riscv/core/MemoryControl.scala 72:{56,56}]
    node _WIRE_1_0 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryControl.scala 70:{45,45}]
    node _GEN_0 = mux(eq(UInt<1>("h0"), mem_address_index), _io_memory_bundle_write_strobe_mem_address_index, _WIRE_1_0) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 72:{56,56}]
    node _WIRE_1_1 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryControl.scala 70:{45,45}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), mem_address_index), _io_memory_bundle_write_strobe_mem_address_index, _WIRE_1_1) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 72:{56,56}]
    node _WIRE_1_2 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryControl.scala 70:{45,45}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), mem_address_index), _io_memory_bundle_write_strobe_mem_address_index, _WIRE_1_2) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 72:{56,56}]
    node _WIRE_1_3 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryControl.scala 70:{45,45}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), mem_address_index), _io_memory_bundle_write_strobe_mem_address_index, _WIRE_1_3) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 72:{56,56}]
    node _io_memory_bundle_write_data_T = bits(io_reg2_data, 8, 0) @[src/main/scala/riscv/core/MemoryControl.scala 73:50]
    node _io_memory_bundle_write_data_T_1 = dshl(mem_address_index, UInt<2>("h3")) @[src/main/scala/riscv/core/MemoryControl.scala 73:97]
    node _io_memory_bundle_write_data_T_2 = dshl(_io_memory_bundle_write_data_T, _io_memory_bundle_write_data_T_1) @[src/main/scala/riscv/core/MemoryControl.scala 73:75]
    node _T_1 = eq(io_funct3, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryControl.scala 74:26]
    node _T_2 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 75:30]
    node _io_memory_bundle_write_data_T_3 = bits(io_reg2_data, 16, 0) @[src/main/scala/riscv/core/MemoryControl.scala 79:52]
    node _io_memory_bundle_write_data_T_4 = bits(io_reg2_data, 16, 0) @[src/main/scala/riscv/core/MemoryControl.scala 84:52]
    node _io_memory_bundle_write_data_T_5 = shl(_io_memory_bundle_write_data_T_4, 16) @[src/main/scala/riscv/core/MemoryControl.scala 84:103]
    node _GEN_4 = mux(_T_2, UInt<1>("h1"), _WIRE_1_0) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 75:39 77:44]
    node _GEN_5 = mux(_T_2, UInt<1>("h1"), _WIRE_1_1) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 75:39 77:44]
    node _GEN_6 = mux(_T_2, _io_memory_bundle_write_data_T_3, _io_memory_bundle_write_data_T_5) @[src/main/scala/riscv/core/MemoryControl.scala 75:39 79:37 84:37]
    node _GEN_7 = mux(_T_2, _WIRE_1_2, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 75:39 82:44]
    node _GEN_8 = mux(_T_2, _WIRE_1_3, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 75:39 82:44]
    node _T_3 = eq(io_funct3, UInt<2>("h2")) @[src/main/scala/riscv/core/MemoryControl.scala 87:26]
    node _GEN_9 = mux(_T_3, UInt<1>("h1"), _WIRE_1_0) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 87:52 89:42]
    node _GEN_10 = mux(_T_3, UInt<1>("h1"), _WIRE_1_1) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 87:52 89:42]
    node _GEN_11 = mux(_T_3, UInt<1>("h1"), _WIRE_1_2) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 87:52 89:42]
    node _GEN_12 = mux(_T_3, UInt<1>("h1"), _WIRE_1_3) @[src/main/scala/riscv/core/MemoryControl.scala 70:35 87:52 89:42]
    node _GEN_13 = mux(_T_1, _GEN_4, _GEN_9) @[src/main/scala/riscv/core/MemoryControl.scala 74:52]
    node _GEN_14 = mux(_T_1, _GEN_5, _GEN_10) @[src/main/scala/riscv/core/MemoryControl.scala 74:52]
    node _GEN_15 = mux(_T_1, _GEN_6, io_reg2_data) @[src/main/scala/riscv/core/MemoryControl.scala 68:33 74:52]
    node _GEN_16 = mux(_T_1, _GEN_7, _GEN_11) @[src/main/scala/riscv/core/MemoryControl.scala 74:52]
    node _GEN_17 = mux(_T_1, _GEN_8, _GEN_12) @[src/main/scala/riscv/core/MemoryControl.scala 74:52]
    node _GEN_18 = mux(_T, _GEN_0, _GEN_13) @[src/main/scala/riscv/core/MemoryControl.scala 71:46]
    node _GEN_19 = mux(_T, _GEN_1, _GEN_14) @[src/main/scala/riscv/core/MemoryControl.scala 71:46]
    node _GEN_20 = mux(_T, _GEN_2, _GEN_16) @[src/main/scala/riscv/core/MemoryControl.scala 71:46]
    node _GEN_21 = mux(_T, _GEN_3, _GEN_17) @[src/main/scala/riscv/core/MemoryControl.scala 71:46]
    node _GEN_22 = mux(_T, _io_memory_bundle_write_data_T_2, _GEN_15) @[src/main/scala/riscv/core/MemoryControl.scala 71:46 73:35]
    node _GEN_23 = mux(io_memory_write_enable, _GEN_22, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 24:31 67:38]
    node _GEN_24 = mux(io_memory_write_enable, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 23:33 67:38 69:35]
    node _WIRE__0 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryControl.scala 26:{43,43}]
    node _GEN_25 = mux(io_memory_write_enable, _GEN_18, _WIRE__0) @[src/main/scala/riscv/core/MemoryControl.scala 26:33 67:38]
    node _WIRE__1 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryControl.scala 26:{43,43}]
    node _GEN_26 = mux(io_memory_write_enable, _GEN_19, _WIRE__1) @[src/main/scala/riscv/core/MemoryControl.scala 26:33 67:38]
    node _WIRE__2 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryControl.scala 26:{43,43}]
    node _GEN_27 = mux(io_memory_write_enable, _GEN_20, _WIRE__2) @[src/main/scala/riscv/core/MemoryControl.scala 26:33 67:38]
    node _WIRE__3 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryControl.scala 26:{43,43}]
    node _GEN_28 = mux(io_memory_write_enable, _GEN_21, _WIRE__3) @[src/main/scala/riscv/core/MemoryControl.scala 26:33 67:38]
    node _GEN_29 = mux(io_memory_read_enable, _io_wb_memory_read_data_T_73, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryControl.scala 27:26 29:31 31:28]
    node _GEN_30 = mux(io_memory_read_enable, UInt<1>("h0"), _GEN_23) @[src/main/scala/riscv/core/MemoryControl.scala 24:31 29:31]
    node _GEN_31 = mux(io_memory_read_enable, UInt<1>("h0"), _GEN_24) @[src/main/scala/riscv/core/MemoryControl.scala 29:31 23:33]
    node _GEN_32 = mux(io_memory_read_enable, _WIRE__0, _GEN_25) @[src/main/scala/riscv/core/MemoryControl.scala 29:31 26:33]
    node _GEN_33 = mux(io_memory_read_enable, _WIRE__1, _GEN_26) @[src/main/scala/riscv/core/MemoryControl.scala 29:31 26:33]
    node _GEN_34 = mux(io_memory_read_enable, _WIRE__2, _GEN_27) @[src/main/scala/riscv/core/MemoryControl.scala 29:31 26:33]
    node _GEN_35 = mux(io_memory_read_enable, _WIRE__3, _GEN_28) @[src/main/scala/riscv/core/MemoryControl.scala 29:31 26:33]
    io_wb_memory_read_data <= _GEN_29
    io_memory_bundle_address <= io_alu_result @[src/main/scala/riscv/core/MemoryControl.scala 25:28]
    io_memory_bundle_write_data <= bits(_GEN_30, 31, 0)
    io_memory_bundle_write_enable <= _GEN_31
    io_memory_bundle_write_strobe_0 <= _GEN_32
    io_memory_bundle_write_strobe_1 <= _GEN_33
    io_memory_bundle_write_strobe_2 <= _GEN_34
    io_memory_bundle_write_strobe_3 <= _GEN_35
