# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ej6_16-17.srcs/sources_1/imports/sed1617julc7-sol/e1.vhd" \
"../../../../Ej6_16-17.srcs/sim_1/imports/sed1617julc7-sol/e1_tb.vhd" \

# Do not sort compile order
nosort
