# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 #registration name :tom francies xaviour
 #roll number:23007644
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
![image](https://github.com/Tomfx03/Experiment--02-Implementation-of-combinational-logic-/assets/101335832/dacd6e5a-6f3d-4b51-a927-f309f1bdd090)

## RTL realization
![Screenshot 2023-07-20 094121](https://github.com/Tomfx03/Experiment--02-Implementation-of-combinational-logic-/assets/101335832/eda421c0-0141-499c-99bd-76ca84b60aad)

## Output:
![Screenshot 2023-07-20 095538](https://github.com/Tomfx03/Experiment--02-Implementation-of-combinational-logic-/assets/101335832/b1dfb061-65ea-45a5-9b71-62711158b4d6)



## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
