module LoopConvLdInput (
	clock,
	reset,
	io_req_ready,
	io_req_valid,
	io_req_bits_outer_bounds_batch_size,
	io_req_bits_outer_bounds_in_row_dim,
	io_req_bits_outer_bounds_in_col_dim,
	io_req_bits_outer_bounds_in_stride,
	io_req_bits_inner_bounds_batches,
	io_req_bits_inner_bounds_lpad,
	io_req_bits_inner_bounds_rpad,
	io_req_bits_inner_bounds_upad,
	io_req_bits_inner_bounds_dpad,
	io_req_bits_derived_params_irows,
	io_req_bits_derived_params_icols,
	io_req_bits_derived_params_irows_unpadded,
	io_req_bits_derived_params_icols_unpadded,
	io_req_bits_derived_params_ichs,
	io_req_bits_derived_params_input_spad_stride,
	io_req_bits_addr_start,
	io_req_bits_dram_addr,
	io_req_bits_downsample,
	io_req_bits_max_pixels_per_row,
	io_req_bits_input_dilated,
	io_req_bits_trans_input_3120,
	io_req_bits_loop_id,
	io_cmd_ready,
	io_cmd_valid,
	io_cmd_bits_inst_funct,
	io_cmd_bits_rs1,
	io_cmd_bits_rs2,
	io_idle,
	io_rob_overloaded,
	io_wait_for_prev_loop,
	io_loop_id
);
	input clock;
	input reset;
	output wire io_req_ready;
	input io_req_valid;
	input [15:0] io_req_bits_outer_bounds_batch_size;
	input [15:0] io_req_bits_outer_bounds_in_row_dim;
	input [15:0] io_req_bits_outer_bounds_in_col_dim;
	input [15:0] io_req_bits_outer_bounds_in_stride;
	input [15:0] io_req_bits_inner_bounds_batches;
	input [15:0] io_req_bits_inner_bounds_lpad;
	input [15:0] io_req_bits_inner_bounds_rpad;
	input [15:0] io_req_bits_inner_bounds_upad;
	input [15:0] io_req_bits_inner_bounds_dpad;
	input [15:0] io_req_bits_derived_params_irows;
	input [15:0] io_req_bits_derived_params_icols;
	input [15:0] io_req_bits_derived_params_irows_unpadded;
	input [15:0] io_req_bits_derived_params_icols_unpadded;
	input [15:0] io_req_bits_derived_params_ichs;
	input [15:0] io_req_bits_derived_params_input_spad_stride;
	input [13:0] io_req_bits_addr_start;
	input [39:0] io_req_bits_dram_addr;
	input io_req_bits_downsample;
	input [15:0] io_req_bits_max_pixels_per_row;
	input io_req_bits_input_dilated;
	input io_req_bits_trans_input_3120;
	input io_req_bits_loop_id;
	input io_cmd_ready;
	output wire io_cmd_valid;
	output wire [6:0] io_cmd_bits_inst_funct;
	output wire [63:0] io_cmd_bits_rs1;
	output wire [63:0] io_cmd_bits_rs2;
	output wire io_idle;
	input io_rob_overloaded;
	input io_wait_for_prev_loop;
	output wire io_loop_id;
	wire _command_p_io_in_ready;
	wire _command_p_io_out_valid;
	wire [6:0] _command_p_io_out_bits_cmd_inst_funct;
	wire [63:0] _command_p_io_out_bits_cmd_rs1;
	wire [63:0] _command_p_io_out_bits_cmd_rs2;
	wire [67:0] _command_p_io_out_bits_dram_addr;
	wire [50:0] _command_p_io_out_bits_spad_addr;
	wire [19:0] _command_p_io_out_bits_I;
	wire [17:0] _command_p_io_out_bits_K;
	wire _command_p_io_busy;
	reg [1:0] state;
	reg [15:0] req_outer_bounds_batch_size;
	reg [15:0] req_outer_bounds_in_row_dim;
	reg [15:0] req_outer_bounds_in_col_dim;
	reg [15:0] req_outer_bounds_in_stride;
	reg [15:0] req_inner_bounds_batches;
	reg [15:0] req_inner_bounds_lpad;
	reg [15:0] req_inner_bounds_rpad;
	reg [15:0] req_inner_bounds_upad;
	reg [15:0] req_inner_bounds_dpad;
	reg [15:0] req_derived_params_irows;
	reg [15:0] req_derived_params_icols;
	reg [15:0] req_derived_params_irows_unpadded;
	reg [15:0] req_derived_params_icols_unpadded;
	reg [15:0] req_derived_params_ichs;
	reg [15:0] req_derived_params_input_spad_stride;
	reg [13:0] req_addr_start;
	reg [39:0] req_dram_addr;
	reg req_downsample;
	reg [15:0] req_max_pixels_per_row;
	reg req_input_dilated;
	reg req_trans_input_3120;
	reg req_loop_id;
	wire [15:0] _GEN = (req_trans_input_3120 ? (req_inner_bounds_batches < 16'h0040 ? req_inner_bounds_batches : 16'h0040) : (req_derived_params_ichs < 16'h0040 ? req_derived_params_ichs : 16'h0040));
	reg [15:0] b;
	reg [15:0] irow;
	reg [15:0] icol;
	reg [15:0] ich;
	wire [16:0] _GEN_0 = {16'h0000, req_input_dilated};
	wire [16:0] _state_T_1 = {1'h0, req_inner_bounds_upad} + _GEN_0;
	wire [18:0] _GEN_1 = {{3 {irow[15]}}, irow};
	wire [16:0] _state_T_7 = {1'h0, req_inner_bounds_lpad} + _GEN_0;
	wire [16:0] _GEN_2 = {irow[15], irow};
	wire _I_T_6 = $signed(icol) < 16'sh0000;
	wire [16:0] _GEN_3 = {1'h0, req_derived_params_icols_unpadded};
	wire [16:0] _GEN_4 = {icol[15], icol};
	wire [15:0] _GEN_5 = {16 {ich[15]}};
	wire [31:0] _GEN_6 = {_GEN_5, ich};
	wire [31:0] _GEN_7 = {16'h0000, req_outer_bounds_in_col_dim};
	wire [31:0] _GEN_8 = {16'h0000, req_outer_bounds_in_row_dim};
	wire [31:0] _GEN_9 = {{16 {irow[15]}}, irow};
	wire [31:0] _GEN_10 = {{16 {icol[15]}}, icol};
	wire [15:0] _GEN_11 = {16 {b[15]}};
	wire [31:0] _GEN_12 = {_GEN_11, b};
	wire [27:0] _GEN_13 = {12'h000, req_derived_params_input_spad_stride};
	wire [27:0] _spad_addr_T_3 = {_GEN_11, b[15:4]} * _GEN_13;
	wire [28:0] _GEN_14 = {15'h0000, req_addr_start};
	wire [28:0] _spad_addr_T_6 = _GEN_14 + {_spad_addr_T_3[27], _spad_addr_T_3};
	wire [15:0] _GEN_15 = {15'h0000, req_downsample};
	wire [31:0] _GEN_16 = {16'h0000, req_derived_params_irows >> _GEN_15};
	wire [31:0] _spad_addr_T_9 = _GEN_6 * _GEN_16;
	wire [15:0] _spad_addr_T_46 = req_derived_params_icols >> _GEN_15;
	wire [47:0] _GEN_17 = {32'h00000000, _spad_addr_T_46};
	wire [47:0] _spad_addr_T_14 = {{16 {_spad_addr_T_9[31]}}, _spad_addr_T_9} * _GEN_17;
	wire [48:0] _spad_addr_T_17 = {{20 {_spad_addr_T_6[28]}}, _spad_addr_T_6} + {_spad_addr_T_14[47], _spad_addr_T_14};
	wire [18:0] _GEN_18 = {18'h00000, req_downsample};
	wire [18:0] _spad_addr_T_45 = $signed($signed(_GEN_1 + {2'h0, _state_T_1 >> _GEN_0}) >>> _GEN_18);
	wire [34:0] _GEN_19 = {{16 {_spad_addr_T_45[18]}}, _spad_addr_T_45};
	wire [34:0] _GEN_20 = {19'h00000, _spad_addr_T_46};
	wire [34:0] _spad_addr_T_21 = _GEN_19 * _GEN_20;
	wire [49:0] _spad_addr_T_24 = {_spad_addr_T_17[48], _spad_addr_T_17} + {{15 {_spad_addr_T_21[34]}}, _spad_addr_T_21};
	wire [18:0] _spad_addr_T_52 = $signed($signed({{3 {icol[15]}}, icol} + {2'h0, _state_T_7 >> _GEN_0}) >>> _GEN_18);
	wire [50:0] _GEN_21 = {{32 {_spad_addr_T_52[18]}}, _spad_addr_T_52};
	wire [27:0] _spad_addr_T_30 = {_GEN_5, ich[15:4]} * _GEN_13;
	wire [28:0] _spad_addr_T_33 = _GEN_14 + {_spad_addr_T_30[27], _spad_addr_T_30};
	wire [31:0] _spad_addr_T_36 = _GEN_12 * _GEN_16;
	wire [47:0] _spad_addr_T_41 = {{16 {_spad_addr_T_36[31]}}, _spad_addr_T_36} * _GEN_17;
	wire [48:0] _spad_addr_T_44 = {{20 {_spad_addr_T_33[28]}}, _spad_addr_T_33} + {_spad_addr_T_41[47], _spad_addr_T_41};
	wire [34:0] _spad_addr_T_48 = _GEN_19 * _GEN_20;
	wire [49:0] _spad_addr_T_51 = {_spad_addr_T_44[48], _spad_addr_T_44} + {{15 {_spad_addr_T_48[34]}}, _spad_addr_T_48};
	wire [17:0] _GEN_22 = {2'h0, req_derived_params_icols_unpadded};
	wire [17:0] _GEN_23 = {{2 {icol[15]}}, icol};
	wire [17:0] _GEN_24 = {12'h000, 6'h10 << req_downsample};
	wire [17:0] _I_T_5 = ($signed(_GEN_22 - _GEN_23) > $signed(_GEN_24) ? _GEN_24 : _GEN_22 - _GEN_23);
	wire [16:0] _I_T_9 = 17'h00000 - _GEN_4;
	wire [16:0] _I_T_10 = ($signed(_I_T_9) > 17'sh00010 ? 17'h00010 : _I_T_9);
	wire [16:0] _next_icol_T_1 = {1'h0, req_inner_bounds_rpad} + _GEN_0;
	wire [18:0] _GEN_25 = {3'h0, req_derived_params_icols_unpadded};
	wire [18:0] _I_T_17 = _GEN_25 + {2'h0, _next_icol_T_1 >> _GEN_0};
	wire [19:0] _GEN_26 = {{4 {icol[15]}}, icol};
	wire [18:0] _I_T_24 = _GEN_25 + {2'h0, _next_icol_T_1 >> _GEN_0};
	wire [19:0] I = (_I_T_6 ? {{3 {_I_T_10[16]}}, _I_T_10} : ($signed(_GEN_4) >= $signed(_GEN_3) ? ($signed({_I_T_17[18], _I_T_17} - _GEN_26) > 20'sh00010 ? 20'h00010 : {_I_T_24[18], _I_T_24} - _GEN_26) : {{2 {_I_T_5[17]}}, _I_T_5}));
	wire [17:0] _GEN_27 = {2'h0, req_inner_bounds_batches};
	wire [17:0] _GEN_28 = {{2 {b[15]}}, b};
	wire [17:0] _GEN_29 = {2'h0, _GEN};
	wire [17:0] _GEN_30 = {2'h0, req_derived_params_ichs};
	wire [17:0] _GEN_31 = {{2 {ich[15]}}, ich};
	wire _io_idle_T = state == 2'h0;
	wire io_req_ready_0 = _io_idle_T & ~_command_p_io_busy;
	wire _command_p_io_in_valid_T_4 = (|state & ~io_wait_for_prev_loop) & |req_dram_addr;
	wire _command_p_io_in_bits_cmd_T = state == 2'h1;
	wire _GEN_32 = _command_p_io_out_bits_cmd_inst_funct == 7'h02;
	wire [19:0] _mvin_cmd_rs2_num_rows_T = $signed($signed(_command_p_io_out_bits_I) >>> req_downsample);
	wire [18:0] _state_T_10 = 19'h00000 - {2'h0, _state_T_7 >> _GEN_0};
	wire [16:0] _GEN_33 = {16'h0000, io_req_bits_input_dilated};
	wire [16:0] _irow_T_1 = ({1'h0, io_req_bits_inner_bounds_upad} + _GEN_33) >> _GEN_33;
	wire [16:0] _icol_T_1 = ({1'h0, io_req_bits_inner_bounds_lpad} + _GEN_33) >> _GEN_33;
	wire [16:0] max_chs_per_mvin = {1'h0, _GEN};
	wire _GEN_34 = req_dram_addr == 40'h0000000000;
	wire _GEN_35 = _command_p_io_in_ready & _command_p_io_in_valid_T_4;
	wire [16:0] b_it = (req_trans_input_3120 ? max_chs_per_mvin : 17'h00001);
	wire [16:0] ich_it = (req_trans_input_3120 ? 17'h00001 : max_chs_per_mvin);
	wire [16:0] _next_ich_max_T = {1'h0, req_derived_params_ichs} - 17'h00001;
	wire [17:0] next_ich = ($signed({{3 {ich[15]}}, ich} + {2'h0, ich_it}) > $signed({{2 {_next_ich_max_T[16]}}, _next_ich_max_T}) ? 18'h00000 : _GEN_31 + {1'h0, ich_it});
	wire [18:0] _next_icol_T_8 = 19'h00000 - {2'h0, _state_T_7 >> _GEN_0};
	wire [18:0] _next_icol_max_T = {1'h0, _GEN_22 + {1'h0, _next_icol_T_1 >> _GEN_0}} - 19'h00001;
	wire [20:0] _GEN_36 = {{5 {icol[15]}}, icol};
	wire [20:0] next_icol = (|next_ich ? _GEN_36 : ($signed({{6 {icol[15]}}, icol} + {2'h0, I}) > $signed({{3 {_next_icol_max_T[18]}}, _next_icol_max_T}) ? {{2 {_next_icol_T_8[18]}}, _next_icol_T_8} : _GEN_36 + {1'h0, I}));
	wire [1:0] _next_irow_T = 2'h1 << req_downsample;
	wire [18:0] _next_irow_T_12 = 19'h00000 - {2'h0, _state_T_7 >> _GEN_0};
	wire [15:0] _next_irow_T_17 = irow + {14'h0000, _next_irow_T};
	wire [16:0] _next_irow_T_22 = _GEN_2 + {15'h0000, _next_irow_T};
	wire [18:0] next_irow = ((next_icol == {{2 {_next_irow_T_12[18]}}, _next_irow_T_12}) & ~(|next_ich) ? ($signed({{2 {_next_irow_T_22[16]}}, _next_irow_T_22}) > $signed({1'h0, {2'h0, req_derived_params_irows_unpadded} + {1'h0, ({1'h0, req_inner_bounds_dpad} + _GEN_0) >> _GEN_0}} - 19'h00001) ? 19'h00000 - {2'h0, _state_T_1 >> _GEN_0} : {{3 {_next_irow_T_17[15]}}, _next_irow_T_17}) : _GEN_1);
	wire [18:0] _next_b_T_9 = 19'h00000 - {2'h0, _state_T_7 >> _GEN_0};
	wire [16:0] _next_b_max_T = {1'h0, req_inner_bounds_batches} - 17'h00001;
	wire [17:0] next_b = (((next_irow == (19'h00000 - {2'h0, _state_T_1 >> _GEN_0})) & (next_icol == {{2 {_next_b_T_9[18]}}, _next_b_T_9})) & ~(|next_ich) ? ($signed({{3 {b[15]}}, b} + {2'h0, b_it}) > $signed({{2 {_next_b_max_T[16]}}, _next_b_max_T}) ? 18'h00000 : _GEN_28 + {1'h0, b_it}) : _GEN_28);
	wire _GEN_37 = io_req_ready_0 & io_req_valid;
	always @(posedge clock) begin
		if (reset)
			state <= 2'h0;
		else if (_GEN_37)
			state <= 2'h1;
		else if (_GEN_34)
			state <= 2'h0;
		else if (_GEN_35)
			if (_command_p_io_in_bits_cmd_T)
				state <= 2'h2;
			else
				state <= {~((((next_b == 18'h00000) & (next_irow == (19'h00000 - {2'h0, _state_T_1 >> _GEN_0}))) & (next_icol == {{2 {_state_T_10[18]}}, _state_T_10})) & ~(|next_ich)), 1'h0};
		if (_GEN_37) begin
			req_outer_bounds_batch_size <= io_req_bits_outer_bounds_batch_size;
			req_outer_bounds_in_row_dim <= io_req_bits_outer_bounds_in_row_dim;
			req_outer_bounds_in_col_dim <= io_req_bits_outer_bounds_in_col_dim;
			req_outer_bounds_in_stride <= io_req_bits_outer_bounds_in_stride;
			req_inner_bounds_batches <= io_req_bits_inner_bounds_batches;
			req_inner_bounds_lpad <= io_req_bits_inner_bounds_lpad;
			req_inner_bounds_rpad <= io_req_bits_inner_bounds_rpad;
			req_inner_bounds_upad <= io_req_bits_inner_bounds_upad;
			req_inner_bounds_dpad <= io_req_bits_inner_bounds_dpad;
			req_derived_params_irows <= io_req_bits_derived_params_irows;
			req_derived_params_icols <= io_req_bits_derived_params_icols;
			req_derived_params_irows_unpadded <= io_req_bits_derived_params_irows_unpadded;
			req_derived_params_icols_unpadded <= io_req_bits_derived_params_icols_unpadded;
			req_derived_params_ichs <= io_req_bits_derived_params_ichs;
			req_derived_params_input_spad_stride <= io_req_bits_derived_params_input_spad_stride;
			req_addr_start <= io_req_bits_addr_start;
			req_dram_addr <= io_req_bits_dram_addr;
			req_downsample <= io_req_bits_downsample;
			req_max_pixels_per_row <= io_req_bits_max_pixels_per_row;
			req_input_dilated <= io_req_bits_input_dilated;
			req_trans_input_3120 <= io_req_bits_trans_input_3120;
			req_loop_id <= io_req_bits_loop_id;
			b <= 16'h0000;
			irow <= 16'h0000 - _irow_T_1[15:0];
			icol <= 16'h0000 - _icol_T_1[15:0];
			ich <= 16'h0000;
		end
		else if ((_GEN_34 | ~_GEN_35) | _command_p_io_in_bits_cmd_T)
			;
		else begin
			b <= next_b[15:0];
			irow <= next_irow[15:0];
			icol <= next_icol[15:0];
			ich <= next_ich[15:0];
		end
	end
	Pipeline_3 command_p(
		.clock(clock),
		.reset(reset),
		.io_in_ready(_command_p_io_in_ready),
		.io_in_valid(_command_p_io_in_valid_T_4),
		.io_in_bits_cmd_inst_funct({5'h00, ~_command_p_io_in_bits_cmd_T, 1'h0}),
		.io_in_bits_cmd_rs1((_command_p_io_in_bits_cmd_T ? {34'h0fe000000, req_derived_params_input_spad_stride[13:0], 3'h0, req_max_pixels_per_row[4:0], 8'h01} : 64'h0000000000000000)),
		.io_in_bits_cmd_rs2((_command_p_io_in_bits_cmd_T ? {46'h000000000000, {2'h0, (req_trans_input_3120 ? req_outer_bounds_batch_size : req_outer_bounds_in_stride)} << req_downsample} : 64'h0000000000000000)),
		.io_in_bits_dram_addr((((($signed(irow) < 16'sh0000) | ($signed(_GEN_2) >= $signed({1'h0, req_derived_params_irows_unpadded}))) | _I_T_6) | ($signed(_GEN_4) >= $signed(_GEN_3)) ? 68'h00000000000000000 : {27'h0000000, {9'h000, (req_trans_input_3120 ? (((((_GEN_6 * _GEN_7) * _GEN_8) + (_GEN_9 * _GEN_7)) + _GEN_10) * {16'h0000, req_inner_bounds_batches}) + _GEN_12 : (((((_GEN_12 * _GEN_8) * _GEN_7) + (_GEN_9 * _GEN_7)) + _GEN_10) * {16'h0000, req_outer_bounds_in_stride}) + _GEN_6)} + {1'h0, req_dram_addr}})),
		.io_in_bits_spad_addr((req_trans_input_3120 ? {_spad_addr_T_24[49], _spad_addr_T_24} + _GEN_21 : {_spad_addr_T_51[49], _spad_addr_T_51} + _GEN_21)),
		.io_in_bits_I(I),
		.io_in_bits_K((req_trans_input_3120 ? ($signed(_GEN_27 - _GEN_28) > $signed(_GEN_29) ? _GEN_29 : _GEN_27 - _GEN_28) : ($signed(_GEN_30 - _GEN_31) > $signed(_GEN_29) ? _GEN_29 : _GEN_30 - _GEN_31))),
		.io_out_ready(io_cmd_ready & ~io_rob_overloaded),
		.io_out_valid(_command_p_io_out_valid),
		.io_out_bits_cmd_inst_funct(_command_p_io_out_bits_cmd_inst_funct),
		.io_out_bits_cmd_rs1(_command_p_io_out_bits_cmd_rs1),
		.io_out_bits_cmd_rs2(_command_p_io_out_bits_cmd_rs2),
		.io_out_bits_dram_addr(_command_p_io_out_bits_dram_addr),
		.io_out_bits_spad_addr(_command_p_io_out_bits_spad_addr),
		.io_out_bits_I(_command_p_io_out_bits_I),
		.io_out_bits_K(_command_p_io_out_bits_K),
		.io_busy(_command_p_io_busy)
	);
	assign io_req_ready = io_req_ready_0;
	assign io_cmd_valid = _command_p_io_out_valid & ~io_rob_overloaded;
	assign io_cmd_bits_inst_funct = _command_p_io_out_bits_cmd_inst_funct;
	assign io_cmd_bits_rs1 = (_GEN_32 ? _command_p_io_out_bits_dram_addr[63:0] : _command_p_io_out_bits_cmd_rs1);
	assign io_cmd_bits_rs2 = (_GEN_32 ? {11'h000, _mvin_cmd_rs2_num_rows_T[4:0], 9'h000, _command_p_io_out_bits_K[6:0], 3'h0, _command_p_io_out_bits_spad_addr[28:26], 11'h000, _command_p_io_out_bits_spad_addr[14:0]} : _command_p_io_out_bits_cmd_rs2);
	assign io_idle = _io_idle_T & ~_command_p_io_busy;
	assign io_loop_id = req_loop_id;
endmodule
