# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/Lab2_info/bldc_decoder.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/Downloads/TB_hall_bldc.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/Lab2_info/debounce.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sim_1/new/TB_debounce.vhd"

# Do not sort compile order
nosort
