
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 0 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 1 min 0 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9356789 heartbeat IPC: 1.86546 cumulative IPC: 1.86546 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14226173 heartbeat IPC: 2.05365 cumulative IPC: 1.95504 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19038630 heartbeat IPC: 2.07794 cumulative IPC: 1.99436 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24300328 heartbeat IPC: 1.90053 cumulative IPC: 1.97004 (Simulation time: 0 hr 6 min 38 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28895491 heartbeat IPC: 2.1762 cumulative IPC: 2.00809 (Simulation time: 0 hr 8 min 3 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33605147 heartbeat IPC: 2.1233 cumulative IPC: 2.02641 (Simulation time: 0 hr 9 min 28 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37973958 heartbeat IPC: 2.28895 cumulative IPC: 2.06017 (Simulation time: 0 hr 10 min 50 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42334596 heartbeat IPC: 2.29324 cumulative IPC: 2.08668 (Simulation time: 0 hr 12 min 12 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46670298 heartbeat IPC: 2.30643 cumulative IPC: 2.10901 (Simulation time: 0 hr 13 min 34 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51017792 heartbeat IPC: 2.30018 cumulative IPC: 2.12668 (Simulation time: 0 hr 14 min 56 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47021603 cumulative IPC: 2.12668 (Simulation time: 0 hr 14 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12668 instructions: 100000001 cycles: 47021603
cpu0_DTLB TOTAL     ACCESS:   40463466  HIT:   40455517  MISS:       7949
cpu0_DTLB LOAD      ACCESS:   32300810  HIT:   32297941  MISS:       2869
cpu0_DTLB RFO       ACCESS:    8162656  HIT:    8157576  MISS:       5080
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.0276 cycles
cpu0_ITLB TOTAL     ACCESS:     796295  HIT:     796188  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796295  HIT:     796188  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64600  HIT:      64264  MISS:        336
cpu0_L1I LOAD      ACCESS:      64600  HIT:      64264  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 311.676 cycles
cpu0_STLB TOTAL     ACCESS:       8056  HIT:       7276  MISS:        780
cpu0_STLB LOAD      ACCESS:       2976  HIT:       2809  MISS:        167
cpu0_STLB RFO       ACCESS:       5080  HIT:       4467  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 172.886 cycles
cpu0_L1D TOTAL     ACCESS:   32889811  HIT:   32424068  MISS:     465743
cpu0_L1D LOAD      ACCESS:   28659520  HIT:   28502946  MISS:     156574
cpu0_L1D RFO       ACCESS:    4229520  HIT:    3920535  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        587  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 323.814 cycles
cpu0_L2C TOTAL     ACCESS:     772859  HIT:     485656  MISS:     287203
cpu0_L2C LOAD      ACCESS:     156910  HIT:     142215  MISS:      14695
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306780  HIT:     306743  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 507.613 cycles
LLC TOTAL     ACCESS:     558021  HIT:     353595  MISS:     204426
LLC LOAD      ACCESS:      14695  HIT:      11092  MISS:       3603
LLC RFO       ACCESS:     272306  HIT:     147549  MISS:     124757
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     271003  HIT:     194942  MISS:      76061
LLC TRANSLATION ACCESS:         17  HIT:         12  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 683.673 cycles
OPTgen accesses: 5079
OPTgen hits: 3120
OPTgen hit rate: 61.4294



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1842  ROW_BUFFER_MISS:     126518
 DBUS AVG_CONGESTED_CYCLE:    3.99332
 WQ ROW_BUFFER_HIT:       7662  ROW_BUFFER_MISS:     117105  FULL:       1955


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.937
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

