[INF:CM0023] Creating log file ../../../build/regression/IfElseIf2/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<116> s<115> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<7> c<2> l<1:1> el<1:15>
n<> u<7> t<Module_declaration> p<8> c<6> l<1:1> el<2:10>
n<> u<8> t<Description> p<115> c<7> s<114> l<1:1> el<2:10>
n<> u<9> t<Module_keyword> p<13> s<10> l<4:1> el<4:7>
n<axi> u<10> t<StringConst> p<13> s<12> l<4:8> el<4:11>
n<> u<11> t<Port> p<12> l<4:12> el<4:12>
n<> u<12> t<List_of_ports> p<13> c<11> l<4:11> el<4:13>
n<> u<13> t<Module_nonansi_header> p<113> c<9> s<30> l<4:1> el<4:14>
n<> u<14> t<Data_type_or_implicit> p<24> s<23> l<6:15> el<6:15>
n<j> u<15> t<StringConst> p<22> s<21> l<6:15> el<6:16>
n<3> u<16> t<IntConst> p<17> l<6:19> el<6:20>
n<> u<17> t<Primary_literal> p<18> c<16> l<6:19> el<6:20>
n<> u<18> t<Constant_primary> p<19> c<17> l<6:19> el<6:20>
n<> u<19> t<Constant_expression> p<20> c<18> l<6:19> el<6:20>
n<> u<20> t<Constant_mintypmax_expression> p<21> c<19> l<6:19> el<6:20>
n<> u<21> t<Constant_param_expression> p<22> c<20> l<6:19> el<6:20>
n<> u<22> t<Param_assignment> p<23> c<15> l<6:15> el<6:20>
n<> u<23> t<List_of_param_assignments> p<24> c<22> l<6:15> el<6:20>
n<> u<24> t<Parameter_declaration> p<25> c<14> l<6:5> el<6:20>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<6:5> el<6:21>
n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<6:5> el<6:21>
n<> u<27> t<Module_common_item> p<28> c<26> l<6:5> el<6:21>
n<> u<28> t<Module_or_generate_item> p<29> c<27> l<6:5> el<6:21>
n<> u<29> t<Non_port_module_item> p<30> c<28> l<6:5> el<6:21>
n<> u<30> t<Module_item> p<113> c<29> s<47> l<6:5> el<6:21>
n<> u<31> t<Data_type_or_implicit> p<41> s<40> l<7:15> el<7:15>
n<LOG_MASTER> u<32> t<StringConst> p<39> s<38> l<7:15> el<7:25>
n<5> u<33> t<IntConst> p<34> l<7:33> el<7:34>
n<> u<34> t<Primary_literal> p<35> c<33> l<7:33> el<7:34>
n<> u<35> t<Constant_primary> p<36> c<34> l<7:33> el<7:34>
n<> u<36> t<Constant_expression> p<37> c<35> l<7:33> el<7:34>
n<> u<37> t<Constant_mintypmax_expression> p<38> c<36> l<7:33> el<7:34>
n<> u<38> t<Constant_param_expression> p<39> c<37> l<7:33> el<7:34>
n<> u<39> t<Param_assignment> p<40> c<32> l<7:15> el<7:34>
n<> u<40> t<List_of_param_assignments> p<41> c<39> l<7:15> el<7:34>
n<> u<41> t<Parameter_declaration> p<42> c<31> l<7:5> el<7:34>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<7:5> el<7:35>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<7:5> el<7:35>
n<> u<44> t<Module_common_item> p<45> c<43> l<7:5> el<7:35>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<7:5> el<7:35>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<7:5> el<7:35>
n<> u<47> t<Module_item> p<113> c<46> s<112> l<7:5> el<7:35>
n<j> u<48> t<StringConst> p<49> l<11:11> el<11:12>
n<> u<49> t<Primary_literal> p<50> c<48> l<11:11> el<11:12>
n<> u<50> t<Constant_primary> p<51> c<49> l<11:11> el<11:12>
n<> u<51> t<Constant_expression> p<57> c<50> s<56> l<11:11> el<11:12>
n<0> u<52> t<IntConst> p<53> l<11:16> el<11:17>
n<> u<53> t<Primary_literal> p<54> c<52> l<11:16> el<11:17>
n<> u<54> t<Constant_primary> p<55> c<53> l<11:16> el<11:17>
n<> u<55> t<Constant_expression> p<57> c<54> l<11:16> el<11:17>
n<> u<56> t<BinOp_Equiv> p<57> s<55> l<11:13> el<11:15>
n<> u<57> t<Constant_expression> p<103> c<51> s<60> l<11:11> el<11:17>
n<LAST_NODE> u<58> t<StringConst> p<60> s<59> l<11:29> el<11:38>
n<> u<59> t<End> p<60> l<13:7> el<13:10>
n<> u<60> t<Generate_block> p<103> c<58> s<102> l<11:21> el<13:10>
n<j> u<61> t<StringConst> p<62> l<13:21> el<13:22>
n<> u<62> t<Primary_literal> p<63> c<61> l<13:21> el<13:22>
n<> u<63> t<Constant_primary> p<64> c<62> l<13:21> el<13:22>
n<> u<64> t<Constant_expression> p<76> c<63> s<75> l<13:21> el<13:22>
n<LOG_MASTER> u<65> t<StringConst> p<66> l<13:25> el<13:35>
n<> u<66> t<Primary_literal> p<67> c<65> l<13:25> el<13:35>
n<> u<67> t<Constant_primary> p<68> c<66> l<13:25> el<13:35>
n<> u<68> t<Constant_expression> p<74> c<67> s<73> l<13:25> el<13:35>
n<1> u<69> t<IntConst> p<70> l<13:38> el<13:39>
n<> u<70> t<Primary_literal> p<71> c<69> l<13:38> el<13:39>
n<> u<71> t<Constant_primary> p<72> c<70> l<13:38> el<13:39>
n<> u<72> t<Constant_expression> p<74> c<71> l<13:38> el<13:39>
n<> u<73> t<BinOp_Minus> p<74> s<72> l<13:36> el<13:37>
n<> u<74> t<Constant_expression> p<76> c<68> l<13:25> el<13:39>
n<> u<75> t<BinOp_Less> p<76> s<74> l<13:23> el<13:24>
n<> u<76> t<Constant_expression> p<95> c<64> s<89> l<13:21> el<13:39>
n<MIDDLE_NODES> u<77> t<StringConst> p<89> s<87> l<13:50> el<13:62>
n<GOOD> u<78> t<StringConst> p<84> s<83> l<14:13> el<14:17>
n<good> u<79> t<StringConst> p<80> l<14:18> el<14:22>
n<> u<80> t<Name_of_instance> p<83> c<79> s<82> l<14:18> el<14:22>
n<> u<81> t<Ordered_port_connection> p<82> l<14:23> el<14:23>
n<> u<82> t<List_of_port_connections> p<83> c<81> l<14:23> el<14:23>
n<> u<83> t<Hierarchical_instance> p<84> c<80> l<14:18> el<14:24>
n<> u<84> t<Module_instantiation> p<85> c<78> l<14:13> el<14:25>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<14:13> el<14:25>
n<> u<86> t<Generate_item> p<87> c<85> l<14:13> el<14:25>
n<> u<87> t<Generate_block> p<89> c<86> s<88> l<14:13> el<14:25>
n<> u<88> t<End> p<89> l<15:11> el<15:14>
n<> u<89> t<Generate_block> p<95> c<77> s<94> l<13:42> el<15:14>
n<LEAF_NODES> u<90> t<StringConst> p<92> s<91> l<16:24> el<16:34>
n<> u<91> t<End> p<92> l<17:11> el<17:14>
n<> u<92> t<Generate_block> p<95> c<90> l<16:16> el<17:14>
n<> u<93> t<IF> p<95> s<76> l<13:16> el<13:18>
n<> u<94> t<Else> p<95> s<92> l<16:11> el<16:15>
n<> u<95> t<If_generate_construct> p<96> c<93> l<13:16> el<17:14>
n<> u<96> t<Conditional_generate_construct> p<97> c<95> l<13:16> el<17:14>
n<> u<97> t<Module_common_item> p<98> c<96> l<13:16> el<17:14>
n<> u<98> t<Module_or_generate_item> p<99> c<97> l<13:16> el<17:14>
n<> u<99> t<Generate_item> p<100> c<98> l<13:16> el<17:14>
n<> u<100> t<Generate_block> p<103> c<99> l<13:16> el<17:14>
n<> u<101> t<IF> p<103> s<57> l<11:7> el<11:9>
n<> u<102> t<Else> p<103> s<100> l<13:11> el<13:15>
n<> u<103> t<If_generate_construct> p<104> c<101> l<11:7> el<17:14>
n<> u<104> t<Conditional_generate_construct> p<105> c<103> l<11:7> el<17:14>
n<> u<105> t<Module_common_item> p<106> c<104> l<11:7> el<17:14>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<11:7> el<17:14>
n<> u<107> t<Generate_item> p<108> c<106> l<11:7> el<17:14>
n<> u<108> t<Generate_block> p<110> c<107> s<109> l<11:7> el<17:14>
n<> u<109> t<Endgenerate> p<110> l<18:5> el<18:16>
n<> u<110> t<Generate_region> p<111> c<108> l<9:5> el<18:16>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<9:5> el<18:16>
n<> u<112> t<Module_item> p<113> c<111> l<9:5> el<18:16>
n<> u<113> t<Module_declaration> p<114> c<13> l<4:1> el<20:10>
n<> u<114> t<Description> p<115> c<113> l<4:1> el<20:10>
n<> u<115> t<Source_text> p<116> c<8> l<1:1> el<20:10>
n<> u<116> t<Top_level_rule> c<1> l<1:1> el<22:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] dut.sv:4:1: No timescale set for "axi".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] dut.sv:4:1: Compile module "work@axi".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:14:13: Compile generate block "work@axi.MIDDLE_NODES".

Instance tree:
[TOP] work@axi work@axi
[SCO] work@axi.MIDDLE_NODES work@axi.MIDDLE_NODES
[MOD] work@GOOD work@axi.MIDDLE_NODES.good

[NTE:EL0503] dut.sv:4:1: Top level module "work@axi".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] dut.sv:4:1: Instance "work@axi".

[NTE:EL0522] dut.sv:14:13: Scope "work@axi.MIDDLE_NODES".

[NTE:EL0523] dut.sv:14:13: Instance "work@axi.MIDDLE_NODES.good".

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../../build/regression/IfElseIf2/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../../build/regression/IfElseIf2/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../../build/regression/IfElseIf2/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@axi)
|vpiElaborated:1
|vpiName:work@axi
|uhdmallModules:
\_module: work@GOOD (work@GOOD) dut.sv:1:1: , endln:2:10, parent:work@axi
  |vpiParent:
  \_design: (work@axi)
  |vpiFullName:work@GOOD
  |vpiParent:
  \_design: (work@axi)
  |vpiDefName:work@GOOD
  |vpiParent:
  \_design: (work@axi)
|uhdmallModules:
\_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
  |vpiParent:
  \_design: (work@axi)
  |vpiFullName:work@axi
  |vpiParameter:
  \_parameter: (work@axi.j), line:6:15, endln:6:16, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
    |vpiName:j
    |vpiFullName:work@axi.j
  |vpiParameter:
  \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
    |UINT:5
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
    |vpiName:LOG_MASTER
    |vpiFullName:work@axi.LOG_MASTER
  |vpiParamAssign:
  \_param_assign: , line:6:15, endln:6:20, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
    |vpiRhs:
    \_constant: , line:6:19, endln:6:20
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.j), line:6:15, endln:6:16, parent:work@axi
  |vpiParamAssign:
  \_param_assign: , line:7:15, endln:7:34, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10, parent:work@axi
    |vpiRhs:
    \_constant: , line:7:33, endln:7:34
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25, parent:work@axi
  |vpiParent:
  \_design: (work@axi)
  |vpiDefName:work@axi
  |vpiParent:
  \_design: (work@axi)
|uhdmtopModules:
\_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
  |vpiName:work@axi
  |vpiParameter:
  \_parameter: (work@axi.j), line:6:15, endln:6:16, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , parent:work@axi.j
      |vpiParent:
      \_parameter: (work@axi.j), line:6:15, endln:6:16, parent:work@axi
      |vpiParent:
      \_parameter: (work@axi.j), line:6:15, endln:6:16, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |vpiName:j
    |vpiFullName:work@axi.j
  |vpiParameter:
  \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , parent:work@axi.LOG_MASTER
      |vpiParent:
      \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25, parent:work@axi
      |vpiParent:
      \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |vpiName:LOG_MASTER
    |vpiFullName:work@axi.LOG_MASTER
  |vpiParamAssign:
  \_param_assign: , line:6:15, endln:6:20, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |vpiRhs:
    \_constant: , line:6:19, endln:6:20
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.j), line:6:15, endln:6:16, parent:work@axi
  |vpiParamAssign:
  \_param_assign: , line:7:15, endln:7:34, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:34
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:25, parent:work@axi
  |vpiDefName:work@axi
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@axi.MIDDLE_NODES), line:14:13, endln:14:25, parent:work@axi
    |vpiParent:
    \_module: work@axi (work@axi) dut.sv:4:1: , endln:20:10
    |vpiName:MIDDLE_NODES
    |vpiFullName:work@axi.MIDDLE_NODES
    |vpiGenScope:
    \_gen_scope: (work@axi.MIDDLE_NODES), parent:work@axi.MIDDLE_NODES
      |vpiParent:
      \_gen_scope_array: (work@axi.MIDDLE_NODES), line:14:13, endln:14:25, parent:work@axi
      |vpiFullName:work@axi.MIDDLE_NODES
      |vpiParent:
      \_gen_scope_array: (work@axi.MIDDLE_NODES), line:14:13, endln:14:25, parent:work@axi
      |vpiModule:
      \_module: work@GOOD (work@axi.MIDDLE_NODES.good) dut.sv:14:13: , endln:14:25, parent:work@axi.MIDDLE_NODES
        |vpiParent:
        \_gen_scope: (work@axi.MIDDLE_NODES), parent:work@axi.MIDDLE_NODES
        |vpiName:good
        |vpiFullName:work@axi.MIDDLE_NODES.good
        |vpiParent:
        \_gen_scope: (work@axi.MIDDLE_NODES), parent:work@axi.MIDDLE_NODES
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
        |vpiParent:
        \_gen_scope: (work@axi.MIDDLE_NODES), parent:work@axi.MIDDLE_NODES
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/IfElseIf/test2/dut.sv | ${SURELOG_DIR}/build/regression/IfElseIf2/roundtrip/dut_000.sv | 10 | 20 | 

