#pragma once
// M-mode to S-mode CSR changes
#if LIBOS_CONFIG_RISCV_S_MODE
    #define LW_RISCV_CSR_XMPUIDX                  LW_RISCV_CSR_SMPUIDX
    #define LW_RISCV_CSR_XMPUVA                   LW_RISCV_CSR_SMPUVA
    #define LW_RISCV_CSR_XMPUPA                   LW_RISCV_CSR_SMPUPA
    #define LW_RISCV_CSR_XMPUATTR                 LW_RISCV_CSR_SMPUATTR
    #define LW_RISCV_CSR_XMPURNG                  LW_RISCV_CSR_SMPURNG
    #define LW_RISCV_CSR_XMPUATTR_XW              LW_RISCV_CSR_SMPUATTR_SW
    #define LW_RISCV_CSR_XMPUATTR_UW              LW_RISCV_CSR_SMPUATTR_UW
    #define LW_RISCV_CSR_XMPUATTR_XR              LW_RISCV_CSR_SMPUATTR_SR
    #define LW_RISCV_CSR_XMPUATTR_UR              LW_RISCV_CSR_SMPUATTR_UR
    #define LW_RISCV_CSR_XMPUATTR_XX              LW_RISCV_CSR_SMPUATTR_SX
    #define LW_RISCV_CSR_XMPUATTR_UX              LW_RISCV_CSR_SMPUATTR_UX
    #define LW_RISCV_CSR_XMPUATTR_COHERENT        LW_RISCV_CSR_SMPUATTR_COHERENT
    #define LW_RISCV_CSR_XMPUATTR_CACHEABLE       LW_RISCV_CSR_SMPUATTR_CACHEABLE
    #define LW_RISCV_CSR_XMPUATTR_WPR             LW_RISCV_CSR_SMPUATTR_WPR
    #define LW_RISCV_CSR_XEPC                     LW_RISCV_CSR_SEPC
    #define LW_RISCV_CSR_XTVEC                    LW_RISCV_CSR_STVEC
    #define LW_RISCV_CSR_XCAUSE                   LW_RISCV_CSR_SCAUSE
    #define LW_RISCV_LAST_EXCEPTION               LW_RISCV_CSR_SCAUSE_EXCODE_USS
    #define LW_RISCV_LAST_INTERRUPT               LW_RISCV_CSR_SCAUSE_EXCODE_S_EINT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_IACC_FAULT LW_RISCV_CSR_SCAUSE_EXCODE_IACC_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_IAMA       LW_RISCV_CSR_SCAUSE_EXCODE_IAMA
    #define LW_RISCV_CSR_XCAUSE_EXCODE_ILL        LW_RISCV_CSR_SCAUSE_EXCODE_ILL
    #define LW_RISCV_CSR_XCAUSE_EXCODE_BKPT       LW_RISCV_CSR_SCAUSE_EXCODE_BKPT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_LPAGE_FAULT LW_RISCV_CSR_SCAUSE_EXCODE_LPAGE_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_SPAGE_FAULT LW_RISCV_CSR_SCAUSE_EXCODE_SPAGE_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_LACC_FAULT LW_RISCV_CSR_SCAUSE_EXCODE_LACC_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_SACC_FAULT LW_RISCV_CSR_SCAUSE_EXCODE_SACC_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_LAMA       LW_RISCV_CSR_SCAUSE_EXCODE_LAMA
    #define LW_RISCV_CSR_XCAUSE_EXCODE_SAMA       LW_RISCV_CSR_SCAUSE_EXCODE_SAMA
    #define LW_RISCV_CSR_XCAUSE_EXCODE_X_TINT     LW_RISCV_CSR_SCAUSE_EXCODE_S_TINT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_UCALL      LW_RISCV_CSR_SCAUSE_EXCODE_UCALL
    #define LW_RISCV_CSR_XSTATUS                  LW_RISCV_CSR_SSTATUS
    #define LW_RISCV_CSR_XSTATUS_XPP              LW_RISCV_CSR_SSTATUS_SPP
    #define LW_RISCV_CSR_XSTATUS_XPP_USER         LW_RISCV_CSR_SSTATUS_SPP_USER
    #define LW_RISCV_CSR_XSTATUS_XPIE             LW_RISCV_CSR_SSTATUS_SPIE
    #define LW_RISCV_CSR_XSTATUS_XPIE_ENABLE      LW_RISCV_CSR_SSTATUS_SPIE_ENABLE
    #define LW_RISCV_CSR_XCOUNTEREN               LW_RISCV_CSR_SCOUNTEREN
    #define LW_RISCV_CSR_XCOUNTEREN_TM            LW_RISCV_CSR_SCOUNTEREN_TM
    #define LW_RISCV_CSR_XCOUNTEREN_CY            LW_RISCV_CSR_SCOUNTEREN_CY
    #define LW_RISCV_CSR_XIP                      LW_RISCV_CSR_SIP
    #define LW_RISCV_CSR_XIP_XEIP                 LW_RISCV_CSR_SIP_SEIP
    #define LW_RISCV_CSR_XIE                      LW_RISCV_CSR_SIE
    #define LW_RISCV_CSR_XIE_XTIE                 LW_RISCV_CSR_SIE_STIE
    #define LW_RISCV_CSR_XIE_XEIE                 LW_RISCV_CSR_SIE_SEIE
    #define LW_RISCV_CSR_XIP_XEIP                 LW_RISCV_CSR_SIP_SEIP
    #define LW_RISCV_CSR_XDCACHEOP                LW_RISCV_CSR_DCACHEOP
    #define LW_RISCV_CSR_XDCACHEOP_MODE           LW_RISCV_CSR_DCACHEOP_MODE
    #define LW_RISCV_CSR_XDCACHEOP_MODE_ILW_LINE  LW_RISCV_CSR_DCACHEOP_MODE_ILW_LINE
    #define LW_RISCV_CSR_XDCACHEOP_ADDR_MODE      LW_RISCV_CSR_DCACHEOP_ADDR_MODE
    #define LW_RISCV_CSR_XDCACHEOP_ADDR_MODE_VA   LW_RISCV_CSR_DCACHEOP_ADDR_MODE_VA
    #define LW_RISCV_CSR_CYCLE                    LW_RISCV_CSR_HPMCOUNTER_CYCLE
#else
    #define LW_RISCV_CSR_XMPUIDX                  LW_RISCV_CSR_MMPUIDX
    #define LW_RISCV_CSR_XMPUVA                   LW_RISCV_CSR_MMPUVA
    #define LW_RISCV_CSR_XMPUPA                   LW_RISCV_CSR_MMPUPA
    #define LW_RISCV_CSR_XMPURNG                  LW_RISCV_CSR_MMPURNG
    #define LW_RISCV_CSR_XMPUATTR                 LW_RISCV_CSR_MMPUATTR
    #define LW_RISCV_CSR_XMPUATTR_XW              LW_RISCV_CSR_MMPUATTR_MW
    #define LW_RISCV_CSR_XMPUATTR_UW              LW_RISCV_CSR_MMPUATTR_UW
    #define LW_RISCV_CSR_XMPUATTR_XR              LW_RISCV_CSR_MMPUATTR_MR
    #define LW_RISCV_CSR_XMPUATTR_UR              LW_RISCV_CSR_MMPUATTR_UR
    #define LW_RISCV_CSR_XMPUATTR_XX              LW_RISCV_CSR_MMPUATTR_MX
    #define LW_RISCV_CSR_XMPUATTR_UX              LW_RISCV_CSR_MMPUATTR_UX
    #define LW_RISCV_CSR_XMPUATTR_COHERENT        LW_RISCV_CSR_MMPUATTR_COHERENT
    #define LW_RISCV_CSR_XMPUATTR_CACHEABLE       LW_RISCV_CSR_MMPUATTR_CACHEABLE
    #define LW_RISCV_CSR_XMPUATTR_WPR             LW_RISCV_CSR_MMPUATTR_WPR
    #define LW_RISCV_CSR_XEPC                     LW_RISCV_CSR_MEPC
    #define LW_RISCV_CSR_XTVEC                    LW_RISCV_CSR_MTVEC
    #define LW_RISCV_CSR_XCAUSE                   LW_RISCV_CSR_MCAUSE
    #define LW_RISCV_LAST_EXCEPTION               LW_RISCV_CSR_MCAUSE_EXCODE_SSS
    #define LW_RISCV_LAST_INTERRUPT               LW_RISCV_CSR_MCAUSE_EXCODE_M_EINT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_IACC_FAULT LW_RISCV_CSR_MCAUSE_EXCODE_IACC_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_IAMA       LW_RISCV_CSR_MCAUSE_EXCODE_IAMA
    #define LW_RISCV_CSR_XCAUSE_EXCODE_ILL        LW_RISCV_CSR_MCAUSE_EXCODE_ILL
    #define LW_RISCV_CSR_XCAUSE_EXCODE_BKPT       LW_RISCV_CSR_MCAUSE_EXCODE_BKPT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_LPAGE_FAULT LW_RISCV_CSR_MCAUSE_EXCODE_LPAGE_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_SPAGE_FAULT LW_RISCV_CSR_MCAUSE_EXCODE_SPAGE_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_LACC_FAULT LW_RISCV_CSR_MCAUSE_EXCODE_LACC_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_SACC_FAULT LW_RISCV_CSR_MCAUSE_EXCODE_SACC_FAULT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_LAMA       LW_RISCV_CSR_MCAUSE_EXCODE_LAMA
    #define LW_RISCV_CSR_XCAUSE_EXCODE_SAMA       LW_RISCV_CSR_MCAUSE_EXCODE_SAMA
    #define LW_RISCV_CSR_XCAUSE_EXCODE_X_TINT     LW_RISCV_CSR_MCAUSE_EXCODE_M_TINT
    #define LW_RISCV_CSR_XCAUSE_EXCODE_UCALL      LW_RISCV_CSR_MCAUSE_EXCODE_UCALL
    #define LW_RISCV_CSR_XSTATUS                  LW_RISCV_CSR_MSTATUS
    #define LW_RISCV_CSR_XSTATUS_XPP              LW_RISCV_CSR_MSTATUS_MPP
    #define LW_RISCV_CSR_XSTATUS_XPP_USER         LW_RISCV_CSR_MSTATUS_MPP_USER
    #define LW_RISCV_CSR_XSTATUS_XPIE             LW_RISCV_CSR_MSTATUS_MPIE
    #define LW_RISCV_CSR_XSTATUS_XPIE_ENABLE      LW_RISCV_CSR_MSTATUS_MPIE_ENABLE
    #define LW_RISCV_CSR_XCOUNTEREN               LW_RISCV_CSR_MUCOUNTEREN
    #define LW_RISCV_CSR_XCOUNTEREN_TM            LW_RISCV_CSR_MUCOUNTEREN_TM
    #define LW_RISCV_CSR_XCOUNTEREN_CY            LW_RISCV_CSR_MUCOUNTEREN_CY
    #define LW_RISCV_CSR_XIP                      LW_RISCV_CSR_MIP
    #define LW_RISCV_CSR_XIP_XEIP                 LW_RISCV_CSR_MIP_MEIP
    #define LW_RISCV_CSR_XIE                      LW_RISCV_CSR_MIE
    #define LW_RISCV_CSR_XIE_XTIE                 LW_RISCV_CSR_MIE_MTIE
    #define LW_RISCV_CSR_XIE_XEIE                 LW_RISCV_CSR_MIE_MEIE
    #define LW_RISCV_CSR_XIP_XEIP                 LW_RISCV_CSR_MIP_MEIP
    #define LW_RISCV_CSR_XDCACHEOP                LW_RISCV_CSR_MDCACHEOP
    #define LW_RISCV_CSR_XDCACHEOP_MODE           LW_RISCV_CSR_MDCACHEOP_MODE
    #define LW_RISCV_CSR_XDCACHEOP_MODE_ILW_LINE  LW_RISCV_CSR_MDCACHEOP_MODE_ILW_LINE
    #define LW_RISCV_CSR_XDCACHEOP_ADDR_MODE      LW_RISCV_CSR_MDCACHEOP_ADDR_MODE
    #define LW_RISCV_CSR_XDCACHEOP_ADDR_MODE_VA   LW_RISCV_CSR_MDCACHEOP_ADDR_MODE_VA
#endif
