###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:39:09 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -19.178 | -19.178 | -17.613 | -2.516  | -2.325  | -0.672  |
|           TNS (ns):| -7573.1 | -6773.0 | -6358.0 |-382.951 |-201.833 | -26.890 |
|    Violating Paths:|  1627   |  1184   |  1017   |   295   |   183   |   62    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     50 (50)      |   -4.155   |     50 (50)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.609%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
