# compile vhdl design source files
vhdl work  \
"../../../../lab_03.srcs/sources_1/new/Two_Bit_Mux.vhd" \
"../../../../lab_03.srcs/sim_1/new/Two_One_Mux_Bench.vhd" \

# Do not sort compile order
nosort
