$comment
	File created using the following command:
		vcd file lab4_2.msim.vcd -direction
$end
$date
	Tue Jun 01 19:18:12 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab4_2_vlg_vec_tst $end
$var reg 1 ! add_sub $end
$var reg 16 " dataa [15:0] $end
$var reg 16 # datab [15:0] $end
$var wire 1 $ result [15] $end
$var wire 1 % result [14] $end
$var wire 1 & result [13] $end
$var wire 1 ' result [12] $end
$var wire 1 ( result [11] $end
$var wire 1 ) result [10] $end
$var wire 1 * result [9] $end
$var wire 1 + result [8] $end
$var wire 1 , result [7] $end
$var wire 1 - result [6] $end
$var wire 1 . result [5] $end
$var wire 1 / result [4] $end
$var wire 1 0 result [3] $end
$var wire 1 1 result [2] $end
$var wire 1 2 result [1] $end
$var wire 1 3 result [0] $end

$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : result[15]~output_o $end
$var wire 1 ; result[14]~output_o $end
$var wire 1 < result[13]~output_o $end
$var wire 1 = result[12]~output_o $end
$var wire 1 > result[11]~output_o $end
$var wire 1 ? result[10]~output_o $end
$var wire 1 @ result[9]~output_o $end
$var wire 1 A result[8]~output_o $end
$var wire 1 B result[7]~output_o $end
$var wire 1 C result[6]~output_o $end
$var wire 1 D result[5]~output_o $end
$var wire 1 E result[4]~output_o $end
$var wire 1 F result[3]~output_o $end
$var wire 1 G result[2]~output_o $end
$var wire 1 H result[1]~output_o $end
$var wire 1 I result[0]~output_o $end
$var wire 1 J add_sub~input_o $end
$var wire 1 K datab[15]~input_o $end
$var wire 1 L inst|LPM_ADD_SUB_component|auto_generated|_~0_combout $end
$var wire 1 M dataa[15]~input_o $end
$var wire 1 N datab[14]~input_o $end
$var wire 1 O inst|LPM_ADD_SUB_component|auto_generated|_~1_combout $end
$var wire 1 P dataa[14]~input_o $end
$var wire 1 Q datab[13]~input_o $end
$var wire 1 R inst|LPM_ADD_SUB_component|auto_generated|_~2_combout $end
$var wire 1 S dataa[13]~input_o $end
$var wire 1 T datab[12]~input_o $end
$var wire 1 U inst|LPM_ADD_SUB_component|auto_generated|_~3_combout $end
$var wire 1 V dataa[12]~input_o $end
$var wire 1 W datab[11]~input_o $end
$var wire 1 X inst|LPM_ADD_SUB_component|auto_generated|_~4_combout $end
$var wire 1 Y dataa[11]~input_o $end
$var wire 1 Z datab[10]~input_o $end
$var wire 1 [ inst|LPM_ADD_SUB_component|auto_generated|_~5_combout $end
$var wire 1 \ dataa[10]~input_o $end
$var wire 1 ] datab[9]~input_o $end
$var wire 1 ^ inst|LPM_ADD_SUB_component|auto_generated|_~6_combout $end
$var wire 1 _ dataa[9]~input_o $end
$var wire 1 ` datab[8]~input_o $end
$var wire 1 a inst|LPM_ADD_SUB_component|auto_generated|_~7_combout $end
$var wire 1 b dataa[8]~input_o $end
$var wire 1 c datab[7]~input_o $end
$var wire 1 d inst|LPM_ADD_SUB_component|auto_generated|_~8_combout $end
$var wire 1 e dataa[7]~input_o $end
$var wire 1 f datab[6]~input_o $end
$var wire 1 g inst|LPM_ADD_SUB_component|auto_generated|_~9_combout $end
$var wire 1 h dataa[6]~input_o $end
$var wire 1 i datab[5]~input_o $end
$var wire 1 j inst|LPM_ADD_SUB_component|auto_generated|_~10_combout $end
$var wire 1 k dataa[5]~input_o $end
$var wire 1 l datab[4]~input_o $end
$var wire 1 m inst|LPM_ADD_SUB_component|auto_generated|_~11_combout $end
$var wire 1 n dataa[4]~input_o $end
$var wire 1 o datab[3]~input_o $end
$var wire 1 p inst|LPM_ADD_SUB_component|auto_generated|_~12_combout $end
$var wire 1 q dataa[3]~input_o $end
$var wire 1 r datab[2]~input_o $end
$var wire 1 s inst|LPM_ADD_SUB_component|auto_generated|_~13_combout $end
$var wire 1 t dataa[2]~input_o $end
$var wire 1 u datab[1]~input_o $end
$var wire 1 v inst|LPM_ADD_SUB_component|auto_generated|_~14_combout $end
$var wire 1 w dataa[1]~input_o $end
$var wire 1 x datab[0]~input_o $end
$var wire 1 y inst|LPM_ADD_SUB_component|auto_generated|_~15_combout $end
$var wire 1 z dataa[0]~input_o $end
$var wire 1 { inst|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout $end
$var wire 1 | inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 $end
$var wire 1 } inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 $end
$var wire 1 ~ inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 $end
$var wire 1 !! inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 $end
$var wire 1 "! inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 $end
$var wire 1 #! inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 $end
$var wire 1 $! inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 $end
$var wire 1 %! inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 $end
$var wire 1 &! inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~19 $end
$var wire 1 '! inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~21 $end
$var wire 1 (! inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~23 $end
$var wire 1 )! inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~25 $end
$var wire 1 *! inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~27 $end
$var wire 1 +! inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~29 $end
$var wire 1 ,! inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~31 $end
$var wire 1 -! inst|LPM_ADD_SUB_component|auto_generated|result_int[16]~32_combout $end
$var wire 1 .! inst|LPM_ADD_SUB_component|auto_generated|result_int[15]~30_combout $end
$var wire 1 /! inst|LPM_ADD_SUB_component|auto_generated|result_int[14]~28_combout $end
$var wire 1 0! inst|LPM_ADD_SUB_component|auto_generated|result_int[13]~26_combout $end
$var wire 1 1! inst|LPM_ADD_SUB_component|auto_generated|result_int[12]~24_combout $end
$var wire 1 2! inst|LPM_ADD_SUB_component|auto_generated|result_int[11]~22_combout $end
$var wire 1 3! inst|LPM_ADD_SUB_component|auto_generated|result_int[10]~20_combout $end
$var wire 1 4! inst|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout $end
$var wire 1 5! inst|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout $end
$var wire 1 6! inst|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout $end
$var wire 1 7! inst|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout $end
$var wire 1 8! inst|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout $end
$var wire 1 9! inst|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout $end
$var wire 1 :! inst|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout $end
$var wire 1 ;! inst|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout $end
$var wire 1 <! inst|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1001000110100 "
b1000000000000 #
03
02
11
00
1/
1.
0-
0,
0+
1*
0)
0(
0'
0&
0%
0$
04
15
x6
17
18
19
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
1D
1E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
1U
1V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
1k
0l
0m
1n
0o
0p
0q
0r
0s
1t
0u
0v
0w
0x
0y
0z
1{
0|
1}
0~
1!!
0"!
1#!
0$!
1%!
0&!
1'!
0(!
1)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
13!
04!
05!
06!
17!
18!
09!
1:!
0;!
0<!
$end
#220000
b11001000110100 "
b10001000110100 "
b10001100110100 "
b10001101110100 "
b10001101010100 "
b10001101000100 "
b10001101000101 "
1z
0n
0k
1h
1b
0V
1S
1*!
1<!
08!
07!
16!
14!
10!
1/!
1<
1=
1A
1C
0D
0E
1I
13
0/
0.
1-
1+
1'
1&
0/!
0<
0&
#490000
1!
b10011101000101 "
b10010101000101 "
b10010101000111 "
b11000000000000 #
b10000000000000 #
b11010101000111 "
b11010001000111 "
b11010001010111 "
b11010001010110 "
1J
0T
1Q
0z
1w
1n
0b
0_
1\
1V
0{
1y
1v
1s
1p
1m
1j
1g
1d
1a
1^
1[
1X
1O
1L
0*!
0<!
1;!
18!
04!
03!
12!
00!
0=
1?
0@
0A
1E
1H
0I
1|
0!!
0#!
0%!
1&!
0'!
0)!
1,!
03
12
1/
0+
0*
1)
0'
0;!
0:!
19!
08!
17!
06!
15!
14!
13!
02!
11!
1.!
1-!
1/!
1<
1:
1;
1>
0?
1@
1A
1B
0C
1D
0E
1F
0G
0H
0}
1"!
1$!
1(!
1*!
02
01
10
0/
1.
0-
1,
1+
1*
0)
1(
1%
1$
1&
1;!
18!
16!
04!
03!
12!
10!
0-!
0:
1=
1?
0@
0A
1C
1E
1H
1~
12
1/
1-
0+
0*
1)
1'
0$
1:!
07!
05!
01!
0/!
0<
0>
0B
0D
1G
11
0.
0,
0(
0&
09!
0F
00
#1000000
