# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v" \
"../../../../Lab2.srcs/sources_1/ip/blk_read_first/sim/blk_read_first.v" \
"../../../../Lab2.srcs/sources_1/ip/blk_default/sim/blk_default.v" \
"../../../../Lab2.srcs/sim_1/new/compare_different_mode.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
