`timescale 1ns / 1ps

module pc_reg(
    input  logic        clk,
    input  logic        rst_n,
    input  logic        en,
    input  logic [31:0] d,
    output logic [31:0] q
);
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n)   q <= 32'b0;
        else if (en)  q <= d;
    end
endmodule