#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e60e00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e60a80 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1e88030 .functor NOT 1, L_0x1eb2430, C4<0>, C4<0>, C4<0>;
L_0x1eb21e0 .functor XOR 2, L_0x1eb20a0, L_0x1eb2140, C4<00>, C4<00>;
L_0x1eb2320 .functor XOR 2, L_0x1eb21e0, L_0x1eb2250, C4<00>, C4<00>;
v0x1eaf550_0 .net "Y2_dut", 0 0, L_0x1eb15d0;  1 drivers
v0x1eaf610_0 .net "Y2_ref", 0 0, L_0x1e7a7b0;  1 drivers
v0x1eaf6b0_0 .net "Y4_dut", 0 0, L_0x1eb1c50;  1 drivers
v0x1eaf780_0 .net "Y4_ref", 0 0, L_0x1eb0c30;  1 drivers
v0x1eaf850_0 .net *"_ivl_10", 1 0, L_0x1eb2250;  1 drivers
v0x1eaf940_0 .net *"_ivl_12", 1 0, L_0x1eb2320;  1 drivers
v0x1eaf9e0_0 .net *"_ivl_2", 1 0, L_0x1eb2000;  1 drivers
v0x1eafaa0_0 .net *"_ivl_4", 1 0, L_0x1eb20a0;  1 drivers
v0x1eafb80_0 .net *"_ivl_6", 1 0, L_0x1eb2140;  1 drivers
v0x1eafc60_0 .net *"_ivl_8", 1 0, L_0x1eb21e0;  1 drivers
v0x1eafd40_0 .var "clk", 0 0;
v0x1eafde0_0 .var/2u "stats1", 223 0;
v0x1eafea0_0 .var/2u "strobe", 0 0;
v0x1eaff60_0 .net "tb_match", 0 0, L_0x1eb2430;  1 drivers
v0x1eb0030_0 .net "tb_mismatch", 0 0, L_0x1e88030;  1 drivers
v0x1eb00d0_0 .net "w", 0 0, v0x1ead4a0_0;  1 drivers
v0x1eb0170_0 .net "y", 6 1, v0x1ead540_0;  1 drivers
L_0x1eb2000 .concat [ 1 1 0 0], L_0x1eb0c30, L_0x1e7a7b0;
L_0x1eb20a0 .concat [ 1 1 0 0], L_0x1eb0c30, L_0x1e7a7b0;
L_0x1eb2140 .concat [ 1 1 0 0], L_0x1eb1c50, L_0x1eb15d0;
L_0x1eb2250 .concat [ 1 1 0 0], L_0x1eb0c30, L_0x1e7a7b0;
L_0x1eb2430 .cmp/eeq 2, L_0x1eb2000, L_0x1eb2320;
S_0x1e79ae0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1e60a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1e65170 .functor NOT 1, v0x1ead4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e7a7b0 .functor AND 1, L_0x1eb0390, L_0x1e65170, C4<1>, C4<1>;
L_0x1e880a0 .functor OR 1, L_0x1eb0580, L_0x1eb0620, C4<0>, C4<0>;
L_0x1eb0830 .functor OR 1, L_0x1e880a0, L_0x1eb0760, C4<0>, C4<0>;
L_0x1eb0b20 .functor OR 1, L_0x1eb0830, L_0x1eb0970, C4<0>, C4<0>;
L_0x1eb0c30 .functor AND 1, L_0x1eb0b20, v0x1ead4a0_0, C4<1>, C4<1>;
v0x1e881a0_0 .net "Y2", 0 0, L_0x1e7a7b0;  alias, 1 drivers
v0x1e88240_0 .net "Y4", 0 0, L_0x1eb0c30;  alias, 1 drivers
v0x1e65280_0 .net *"_ivl_1", 0 0, L_0x1eb0390;  1 drivers
v0x1e65350_0 .net *"_ivl_10", 0 0, L_0x1e880a0;  1 drivers
v0x1eac4b0_0 .net *"_ivl_13", 0 0, L_0x1eb0760;  1 drivers
v0x1eac5e0_0 .net *"_ivl_14", 0 0, L_0x1eb0830;  1 drivers
v0x1eac6c0_0 .net *"_ivl_17", 0 0, L_0x1eb0970;  1 drivers
v0x1eac7a0_0 .net *"_ivl_18", 0 0, L_0x1eb0b20;  1 drivers
v0x1eac880_0 .net *"_ivl_2", 0 0, L_0x1e65170;  1 drivers
v0x1eac9f0_0 .net *"_ivl_7", 0 0, L_0x1eb0580;  1 drivers
v0x1eacad0_0 .net *"_ivl_9", 0 0, L_0x1eb0620;  1 drivers
v0x1eacbb0_0 .net "w", 0 0, v0x1ead4a0_0;  alias, 1 drivers
v0x1eacc70_0 .net "y", 6 1, v0x1ead540_0;  alias, 1 drivers
L_0x1eb0390 .part v0x1ead540_0, 0, 1;
L_0x1eb0580 .part v0x1ead540_0, 1, 1;
L_0x1eb0620 .part v0x1ead540_0, 2, 1;
L_0x1eb0760 .part v0x1ead540_0, 4, 1;
L_0x1eb0970 .part v0x1ead540_0, 5, 1;
S_0x1eacdd0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1e60a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1ead030_0 .net "clk", 0 0, v0x1eafd40_0;  1 drivers
v0x1ead110_0 .var/2s "errored1", 31 0;
v0x1ead1f0_0 .var/2s "onehot_error", 31 0;
v0x1ead2b0_0 .net "tb_match", 0 0, L_0x1eb2430;  alias, 1 drivers
v0x1ead370_0 .var/2s "temp", 31 0;
v0x1ead4a0_0 .var "w", 0 0;
v0x1ead540_0 .var "y", 6 1;
E_0x1e73dd0/0 .event negedge, v0x1ead030_0;
E_0x1e73dd0/1 .event posedge, v0x1ead030_0;
E_0x1e73dd0 .event/or E_0x1e73dd0/0, E_0x1e73dd0/1;
S_0x1ead640 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1e60a80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
P_0x1ead820 .param/l "A" 0 4 8, C4<000001>;
P_0x1ead860 .param/l "B" 0 4 9, C4<000010>;
P_0x1ead8a0 .param/l "C" 0 4 10, C4<000100>;
P_0x1ead8e0 .param/l "D" 0 4 11, C4<001000>;
P_0x1ead920 .param/l "E" 0 4 12, C4<010000>;
P_0x1ead960 .param/l "F" 0 4 13, C4<100000>;
L_0x1eb0e20 .functor NOT 1, v0x1ead4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1eb0e90 .functor AND 1, L_0x1eb0d80, L_0x1eb0e20, C4<1>, C4<1>;
L_0x1eb1040 .functor NOT 1, v0x1ead4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1eb10b0 .functor AND 1, L_0x1eb0fa0, L_0x1eb1040, C4<1>, C4<1>;
L_0x1eb11f0 .functor OR 1, L_0x1eb0e90, L_0x1eb10b0, C4<0>, C4<0>;
L_0x1eb1300 .functor NOT 1, v0x1ead4a0_0, C4<0>, C4<0>, C4<0>;
L_0x7efca2c6b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1eb14c0 .functor AND 1, L_0x7efca2c6b018, L_0x1eb1300, C4<1>, C4<1>;
L_0x1eb15d0 .functor OR 1, L_0x1eb11f0, L_0x1eb14c0, C4<0>, C4<0>;
L_0x1eb1820 .functor AND 1, L_0x1eb1780, v0x1ead4a0_0, C4<1>, C4<1>;
L_0x1eb19b0 .functor AND 1, L_0x1eb18e0, v0x1ead4a0_0, C4<1>, C4<1>;
L_0x1eb1ad0 .functor OR 1, L_0x1eb1820, L_0x1eb19b0, C4<0>, C4<0>;
L_0x7efca2c6b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1eb1b90 .functor AND 1, L_0x7efca2c6b060, v0x1ead4a0_0, C4<1>, C4<1>;
L_0x1eb1cc0 .functor OR 1, L_0x1eb1ad0, L_0x1eb1b90, C4<0>, C4<0>;
L_0x7efca2c6b0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1eb1dd0 .functor AND 1, L_0x7efca2c6b0a8, v0x1ead4a0_0, C4<1>, C4<1>;
L_0x1eb1c50 .functor OR 1, L_0x1eb1cc0, L_0x1eb1dd0, C4<0>, C4<0>;
v0x1eadd10_0 .net "Y2", 0 0, L_0x1eb15d0;  alias, 1 drivers
v0x1eaddd0_0 .net "Y4", 0 0, L_0x1eb1c50;  alias, 1 drivers
v0x1eade90_0 .net *"_ivl_1", 0 0, L_0x1eb0d80;  1 drivers
v0x1eadf80_0 .net *"_ivl_10", 0 0, L_0x1eb10b0;  1 drivers
v0x1eae060_0 .net *"_ivl_12", 0 0, L_0x1eb11f0;  1 drivers
v0x1eae190_0 .net *"_ivl_14", 0 0, L_0x7efca2c6b018;  1 drivers
v0x1eae270_0 .net *"_ivl_16", 0 0, L_0x1eb1300;  1 drivers
v0x1eae350_0 .net *"_ivl_18", 0 0, L_0x1eb14c0;  1 drivers
v0x1eae430_0 .net *"_ivl_2", 0 0, L_0x1eb0e20;  1 drivers
v0x1eae5a0_0 .net *"_ivl_23", 0 0, L_0x1eb1780;  1 drivers
v0x1eae680_0 .net *"_ivl_24", 0 0, L_0x1eb1820;  1 drivers
v0x1eae760_0 .net *"_ivl_27", 0 0, L_0x1eb18e0;  1 drivers
v0x1eae840_0 .net *"_ivl_28", 0 0, L_0x1eb19b0;  1 drivers
v0x1eae920_0 .net *"_ivl_30", 0 0, L_0x1eb1ad0;  1 drivers
v0x1eaea00_0 .net *"_ivl_32", 0 0, L_0x7efca2c6b060;  1 drivers
v0x1eaeae0_0 .net *"_ivl_34", 0 0, L_0x1eb1b90;  1 drivers
v0x1eaebc0_0 .net *"_ivl_36", 0 0, L_0x1eb1cc0;  1 drivers
v0x1eaeca0_0 .net *"_ivl_38", 0 0, L_0x7efca2c6b0a8;  1 drivers
v0x1eaed80_0 .net *"_ivl_4", 0 0, L_0x1eb0e90;  1 drivers
v0x1eaee60_0 .net *"_ivl_40", 0 0, L_0x1eb1dd0;  1 drivers
v0x1eaef40_0 .net *"_ivl_7", 0 0, L_0x1eb0fa0;  1 drivers
v0x1eaf020_0 .net *"_ivl_8", 0 0, L_0x1eb1040;  1 drivers
v0x1eaf100_0 .net "w", 0 0, v0x1ead4a0_0;  alias, 1 drivers
v0x1eaf1a0_0 .net "y", 6 1, v0x1ead540_0;  alias, 1 drivers
L_0x1eb0d80 .part v0x1ead540_0, 0, 1;
L_0x1eb0fa0 .part v0x1ead540_0, 3, 1;
L_0x1eb1780 .part v0x1ead540_0, 1, 1;
L_0x1eb18e0 .part v0x1ead540_0, 3, 1;
S_0x1eaf330 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1e60a80;
 .timescale -12 -12;
E_0x1e73920 .event anyedge, v0x1eafea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eafea0_0;
    %nor/r;
    %assign/vec4 v0x1eafea0_0, 0;
    %wait E_0x1e73920;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1eacdd0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ead110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ead1f0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1eacdd0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e73dd0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1ead540_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1ead4a0_0, 0;
    %load/vec4 v0x1ead2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ead1f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ead1f0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ead110_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e73dd0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1ead370_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1ead370_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1ead370_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1ead370_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1ead370_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1ead370_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1ead540_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1ead4a0_0, 0;
    %load/vec4 v0x1ead2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ead110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ead110_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1ead1f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1ead110_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1ead1f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1ead110_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1e60a80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eafd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eafea0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e60a80;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1eafd40_0;
    %inv;
    %store/vec4 v0x1eafd40_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1e60a80;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ead030_0, v0x1eb0030_0, v0x1eb0170_0, v0x1eb00d0_0, v0x1eaf610_0, v0x1eaf550_0, v0x1eaf780_0, v0x1eaf6b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e60a80;
T_6 ;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1e60a80;
T_7 ;
    %wait E_0x1e73dd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eafde0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eafde0_0, 4, 32;
    %load/vec4 v0x1eaff60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eafde0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eafde0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eafde0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1eaf610_0;
    %load/vec4 v0x1eaf610_0;
    %load/vec4 v0x1eaf550_0;
    %xor;
    %load/vec4 v0x1eaf610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eafde0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eafde0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1eaf780_0;
    %load/vec4 v0x1eaf780_0;
    %load/vec4 v0x1eaf6b0_0;
    %xor;
    %load/vec4 v0x1eaf780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eafde0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1eafde0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eafde0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth0/human/m2014_q6c/iter0/response0/top_module.sv";
