|top_level
Clk => Clk.IN2
Reset => Reset.IN1
ReadData_DataMem[0] << ReadData_DataMem[0].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[1] << ReadData_DataMem[1].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[2] << ReadData_DataMem[2].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[3] << ReadData_DataMem[3].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[4] << ReadData_DataMem[4].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[5] << ReadData_DataMem[5].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[6] << ReadData_DataMem[6].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[7] << ReadData_DataMem[7].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[8] << ReadData_DataMem[8].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[9] << ReadData_DataMem[9].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[10] << ReadData_DataMem[10].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[11] << ReadData_DataMem[11].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[12] << ReadData_DataMem[12].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[13] << ReadData_DataMem[13].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[14] << ReadData_DataMem[14].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[15] << ReadData_DataMem[15].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[16] << ReadData_DataMem[16].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[17] << ReadData_DataMem[17].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[18] << ReadData_DataMem[18].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[19] << ReadData_DataMem[19].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[20] << ReadData_DataMem[20].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[21] << ReadData_DataMem[21].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[22] << ReadData_DataMem[22].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[23] << ReadData_DataMem[23].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[24] << ReadData_DataMem[24].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[25] << ReadData_DataMem[25].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[26] << ReadData_DataMem[26].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[27] << ReadData_DataMem[27].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[28] << ReadData_DataMem[28].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[29] << ReadData_DataMem[29].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[30] << ReadData_DataMem[30].DB_MAX_OUTPUT_PORT_TYPE
ReadData_DataMem[31] << ReadData_DataMem[31].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[0] << Address_DataMem[0].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[1] << Address_DataMem[1].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[2] << Address_DataMem[2].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[3] << Address_DataMem[3].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[4] << Address_DataMem[4].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[5] << Address_DataMem[5].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[6] << Address_DataMem[6].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[7] << Address_DataMem[7].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[8] << Address_DataMem[8].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[9] << Address_DataMem[9].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[10] << Address_DataMem[10].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[11] << Address_DataMem[11].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[12] << Address_DataMem[12].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[13] << Address_DataMem[13].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[14] << Address_DataMem[14].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[15] << Address_DataMem[15].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[16] << Address_DataMem[16].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[17] << Address_DataMem[17].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[18] << Address_DataMem[18].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[19] << Address_DataMem[19].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[20] << Address_DataMem[20].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[21] << Address_DataMem[21].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[22] << Address_DataMem[22].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[23] << Address_DataMem[23].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[24] << Address_DataMem[24].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[25] << Address_DataMem[25].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[26] << Address_DataMem[26].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[27] << Address_DataMem[27].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[28] << Address_DataMem[28].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[29] << Address_DataMem[29].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[30] << Address_DataMem[30].DB_MAX_OUTPUT_PORT_TYPE
Address_DataMem[31] << Address_DataMem[31].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[0] << WriteData_DataMem[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[1] << WriteData_DataMem[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[2] << WriteData_DataMem[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[3] << WriteData_DataMem[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[4] << WriteData_DataMem[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[5] << WriteData_DataMem[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[6] << WriteData_DataMem[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[7] << WriteData_DataMem[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[8] << WriteData_DataMem[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[9] << WriteData_DataMem[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[10] << WriteData_DataMem[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[11] << WriteData_DataMem[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[12] << WriteData_DataMem[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[13] << WriteData_DataMem[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[14] << WriteData_DataMem[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[15] << WriteData_DataMem[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[16] << WriteData_DataMem[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[17] << WriteData_DataMem[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[18] << WriteData_DataMem[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[19] << WriteData_DataMem[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[20] << WriteData_DataMem[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[21] << WriteData_DataMem[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[22] << WriteData_DataMem[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[23] << WriteData_DataMem[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[24] << WriteData_DataMem[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[25] << WriteData_DataMem[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[26] << WriteData_DataMem[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[27] << WriteData_DataMem[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[28] << WriteData_DataMem[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[29] << WriteData_DataMem[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[30] << WriteData_DataMem[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData_DataMem[31] << WriteData_DataMem[31].DB_MAX_OUTPUT_PORT_TYPE
MemWrite << MemWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead << MemRead.DB_MAX_OUTPUT_PORT_TYPE
RegDst << MIPS_32bit:mips_core.port7
Jump << MIPS_32bit:mips_core.port8
Branch << MIPS_32bit:mips_core.port9
MemToReg << MIPS_32bit:mips_core.port10
ALUSrc << MIPS_32bit:mips_core.port11
RegWrite << MIPS_32bit:mips_core.port12
ALUOp[0] << MIPS_32bit:mips_core.port13
ALUOp[1] << MIPS_32bit:mips_core.port13
PC[0] << MIPS_32bit:mips_core.port14
PC[1] << MIPS_32bit:mips_core.port14
PC[2] << MIPS_32bit:mips_core.port14
PC[3] << MIPS_32bit:mips_core.port14
PC[4] << MIPS_32bit:mips_core.port14
PC[5] << MIPS_32bit:mips_core.port14
PC[6] << MIPS_32bit:mips_core.port14
PC[7] << MIPS_32bit:mips_core.port14
PC[8] << MIPS_32bit:mips_core.port14
PC[9] << MIPS_32bit:mips_core.port14
PC[10] << MIPS_32bit:mips_core.port14
PC[11] << MIPS_32bit:mips_core.port14
PC[12] << MIPS_32bit:mips_core.port14
PC[13] << MIPS_32bit:mips_core.port14
PC[14] << MIPS_32bit:mips_core.port14
PC[15] << MIPS_32bit:mips_core.port14
PC[16] << MIPS_32bit:mips_core.port14
PC[17] << MIPS_32bit:mips_core.port14
PC[18] << MIPS_32bit:mips_core.port14
PC[19] << MIPS_32bit:mips_core.port14
PC[20] << MIPS_32bit:mips_core.port14
PC[21] << MIPS_32bit:mips_core.port14
PC[22] << MIPS_32bit:mips_core.port14
PC[23] << MIPS_32bit:mips_core.port14
PC[24] << MIPS_32bit:mips_core.port14
PC[25] << MIPS_32bit:mips_core.port14
PC[26] << MIPS_32bit:mips_core.port14
PC[27] << MIPS_32bit:mips_core.port14
PC[28] << MIPS_32bit:mips_core.port14
PC[29] << MIPS_32bit:mips_core.port14
PC[30] << MIPS_32bit:mips_core.port14
PC[31] << MIPS_32bit:mips_core.port14


|top_level|MIPS_32bit:mips_core
clk => clk.IN2
Reset => Reset.IN1
ReadData_DataMem[0] => WriteData_in.DATAB
ReadData_DataMem[1] => WriteData_in.DATAB
ReadData_DataMem[2] => WriteData_in.DATAB
ReadData_DataMem[3] => WriteData_in.DATAB
ReadData_DataMem[4] => WriteData_in.DATAB
ReadData_DataMem[5] => WriteData_in.DATAB
ReadData_DataMem[6] => WriteData_in.DATAB
ReadData_DataMem[7] => WriteData_in.DATAB
ReadData_DataMem[8] => WriteData_in.DATAB
ReadData_DataMem[9] => WriteData_in.DATAB
ReadData_DataMem[10] => WriteData_in.DATAB
ReadData_DataMem[11] => WriteData_in.DATAB
ReadData_DataMem[12] => WriteData_in.DATAB
ReadData_DataMem[13] => WriteData_in.DATAB
ReadData_DataMem[14] => WriteData_in.DATAB
ReadData_DataMem[15] => WriteData_in.DATAB
ReadData_DataMem[16] => WriteData_in.DATAB
ReadData_DataMem[17] => WriteData_in.DATAB
ReadData_DataMem[18] => WriteData_in.DATAB
ReadData_DataMem[19] => WriteData_in.DATAB
ReadData_DataMem[20] => WriteData_in.DATAB
ReadData_DataMem[21] => WriteData_in.DATAB
ReadData_DataMem[22] => WriteData_in.DATAB
ReadData_DataMem[23] => WriteData_in.DATAB
ReadData_DataMem[24] => WriteData_in.DATAB
ReadData_DataMem[25] => WriteData_in.DATAB
ReadData_DataMem[26] => WriteData_in.DATAB
ReadData_DataMem[27] => WriteData_in.DATAB
ReadData_DataMem[28] => WriteData_in.DATAB
ReadData_DataMem[29] => WriteData_in.DATAB
ReadData_DataMem[30] => WriteData_in.DATAB
ReadData_DataMem[31] => WriteData_in.DATAB
Address_DataMem[0] <= ALU_32bit:ALU.port0
Address_DataMem[1] <= ALU_32bit:ALU.port0
Address_DataMem[2] <= ALU_32bit:ALU.port0
Address_DataMem[3] <= ALU_32bit:ALU.port0
Address_DataMem[4] <= ALU_32bit:ALU.port0
Address_DataMem[5] <= ALU_32bit:ALU.port0
Address_DataMem[6] <= ALU_32bit:ALU.port0
Address_DataMem[7] <= ALU_32bit:ALU.port0
Address_DataMem[8] <= ALU_32bit:ALU.port0
Address_DataMem[9] <= ALU_32bit:ALU.port0
Address_DataMem[10] <= ALU_32bit:ALU.port0
Address_DataMem[11] <= ALU_32bit:ALU.port0
Address_DataMem[12] <= ALU_32bit:ALU.port0
Address_DataMem[13] <= ALU_32bit:ALU.port0
Address_DataMem[14] <= ALU_32bit:ALU.port0
Address_DataMem[15] <= ALU_32bit:ALU.port0
Address_DataMem[16] <= ALU_32bit:ALU.port0
Address_DataMem[17] <= ALU_32bit:ALU.port0
Address_DataMem[18] <= ALU_32bit:ALU.port0
Address_DataMem[19] <= ALU_32bit:ALU.port0
Address_DataMem[20] <= ALU_32bit:ALU.port0
Address_DataMem[21] <= ALU_32bit:ALU.port0
Address_DataMem[22] <= ALU_32bit:ALU.port0
Address_DataMem[23] <= ALU_32bit:ALU.port0
Address_DataMem[24] <= ALU_32bit:ALU.port0
Address_DataMem[25] <= ALU_32bit:ALU.port0
Address_DataMem[26] <= ALU_32bit:ALU.port0
Address_DataMem[27] <= ALU_32bit:ALU.port0
Address_DataMem[28] <= ALU_32bit:ALU.port0
Address_DataMem[29] <= ALU_32bit:ALU.port0
Address_DataMem[30] <= ALU_32bit:ALU.port0
Address_DataMem[31] <= ALU_32bit:ALU.port0
WriteData_DataMem[0] <= register_file:RF.port1
WriteData_DataMem[1] <= register_file:RF.port1
WriteData_DataMem[2] <= register_file:RF.port1
WriteData_DataMem[3] <= register_file:RF.port1
WriteData_DataMem[4] <= register_file:RF.port1
WriteData_DataMem[5] <= register_file:RF.port1
WriteData_DataMem[6] <= register_file:RF.port1
WriteData_DataMem[7] <= register_file:RF.port1
WriteData_DataMem[8] <= register_file:RF.port1
WriteData_DataMem[9] <= register_file:RF.port1
WriteData_DataMem[10] <= register_file:RF.port1
WriteData_DataMem[11] <= register_file:RF.port1
WriteData_DataMem[12] <= register_file:RF.port1
WriteData_DataMem[13] <= register_file:RF.port1
WriteData_DataMem[14] <= register_file:RF.port1
WriteData_DataMem[15] <= register_file:RF.port1
WriteData_DataMem[16] <= register_file:RF.port1
WriteData_DataMem[17] <= register_file:RF.port1
WriteData_DataMem[18] <= register_file:RF.port1
WriteData_DataMem[19] <= register_file:RF.port1
WriteData_DataMem[20] <= register_file:RF.port1
WriteData_DataMem[21] <= register_file:RF.port1
WriteData_DataMem[22] <= register_file:RF.port1
WriteData_DataMem[23] <= register_file:RF.port1
WriteData_DataMem[24] <= register_file:RF.port1
WriteData_DataMem[25] <= register_file:RF.port1
WriteData_DataMem[26] <= register_file:RF.port1
WriteData_DataMem[27] <= register_file:RF.port1
WriteData_DataMem[28] <= register_file:RF.port1
WriteData_DataMem[29] <= register_file:RF.port1
WriteData_DataMem[30] <= register_file:RF.port1
WriteData_DataMem[31] <= register_file:RF.port1
MemWrite <= Control_Unit:CU.port8
MemRead <= Control_Unit:CU.port5
RegDst <= Control_Unit:CU.port2
Jump <= Control_Unit:CU.port3
Branch <= Control_Unit:CU.port4
MemToReg <= Control_Unit:CU.port6
ALUSrc <= Control_Unit:CU.port9
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp[0].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1].DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|MIPS_32bit:mips_core|Instruction_memory:IM
read_data[0] <= read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] => instructions.RADDR
address[1] => instructions.RADDR1
address[2] => instructions.RADDR2
address[3] => instructions.RADDR3
address[4] => instructions.RADDR4
address[5] => instructions.RADDR5
address[6] => instructions.RADDR6
address[7] => instructions.RADDR7
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
Clk => read_data[0]~reg0.CLK
Clk => read_data[1]~reg0.CLK
Clk => read_data[2]~reg0.CLK
Clk => read_data[3]~reg0.CLK
Clk => read_data[4]~reg0.CLK
Clk => read_data[5]~reg0.CLK
Clk => read_data[6]~reg0.CLK
Clk => read_data[7]~reg0.CLK
Clk => read_data[8]~reg0.CLK
Clk => read_data[9]~reg0.CLK
Clk => read_data[10]~reg0.CLK
Clk => read_data[11]~reg0.CLK
Clk => read_data[12]~reg0.CLK
Clk => read_data[13]~reg0.CLK
Clk => read_data[14]~reg0.CLK
Clk => read_data[15]~reg0.CLK
Clk => read_data[16]~reg0.CLK
Clk => read_data[17]~reg0.CLK
Clk => read_data[18]~reg0.CLK
Clk => read_data[19]~reg0.CLK
Clk => read_data[20]~reg0.CLK
Clk => read_data[21]~reg0.CLK
Clk => read_data[22]~reg0.CLK
Clk => read_data[23]~reg0.CLK
Clk => read_data[24]~reg0.CLK
Clk => read_data[25]~reg0.CLK
Clk => read_data[26]~reg0.CLK
Clk => read_data[27]~reg0.CLK
Clk => read_data[28]~reg0.CLK
Clk => read_data[29]~reg0.CLK
Clk => read_data[30]~reg0.CLK
Clk => read_data[31]~reg0.CLK


|top_level|MIPS_32bit:mips_core|Control_Unit:CU
OpCode[0] => Decoder0.IN5
OpCode[1] => Decoder0.IN4
OpCode[2] => Decoder0.IN3
OpCode[3] => Decoder0.IN2
OpCode[4] => Decoder0.IN1
OpCode[5] => Decoder0.IN0
Reset => RegDst.OUTPUTSELECT
Reset => ALUSrc.OUTPUTSELECT
Reset => MemToReg.OUTPUTSELECT
Reset => RegWrite.OUTPUTSELECT
Reset => MemRead.OUTPUTSELECT
Reset => MemWrite.OUTPUTSELECT
Reset => Branch.OUTPUTSELECT
Reset => Jump.OUTPUTSELECT
Reset => ALUOp.OUTPUTSELECT
Reset => ALUOp.OUTPUTSELECT
RegDst <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Branch.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MIPS_32bit:mips_core|register_file:RF
Read_Data1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Read_Reg1[0] => Mux0.IN4
Read_Reg1[0] => Mux1.IN4
Read_Reg1[0] => Mux2.IN4
Read_Reg1[0] => Mux3.IN4
Read_Reg1[0] => Mux4.IN4
Read_Reg1[0] => Mux5.IN4
Read_Reg1[0] => Mux6.IN4
Read_Reg1[0] => Mux7.IN4
Read_Reg1[0] => Mux8.IN4
Read_Reg1[0] => Mux9.IN4
Read_Reg1[0] => Mux10.IN4
Read_Reg1[0] => Mux11.IN4
Read_Reg1[0] => Mux12.IN4
Read_Reg1[0] => Mux13.IN4
Read_Reg1[0] => Mux14.IN4
Read_Reg1[0] => Mux15.IN4
Read_Reg1[0] => Mux16.IN4
Read_Reg1[0] => Mux17.IN4
Read_Reg1[0] => Mux18.IN4
Read_Reg1[0] => Mux19.IN4
Read_Reg1[0] => Mux20.IN4
Read_Reg1[0] => Mux21.IN4
Read_Reg1[0] => Mux22.IN4
Read_Reg1[0] => Mux23.IN4
Read_Reg1[0] => Mux24.IN4
Read_Reg1[0] => Mux25.IN4
Read_Reg1[0] => Mux26.IN4
Read_Reg1[0] => Mux27.IN4
Read_Reg1[0] => Mux28.IN4
Read_Reg1[0] => Mux29.IN4
Read_Reg1[0] => Mux30.IN4
Read_Reg1[0] => Mux31.IN4
Read_Reg1[1] => Mux0.IN3
Read_Reg1[1] => Mux1.IN3
Read_Reg1[1] => Mux2.IN3
Read_Reg1[1] => Mux3.IN3
Read_Reg1[1] => Mux4.IN3
Read_Reg1[1] => Mux5.IN3
Read_Reg1[1] => Mux6.IN3
Read_Reg1[1] => Mux7.IN3
Read_Reg1[1] => Mux8.IN3
Read_Reg1[1] => Mux9.IN3
Read_Reg1[1] => Mux10.IN3
Read_Reg1[1] => Mux11.IN3
Read_Reg1[1] => Mux12.IN3
Read_Reg1[1] => Mux13.IN3
Read_Reg1[1] => Mux14.IN3
Read_Reg1[1] => Mux15.IN3
Read_Reg1[1] => Mux16.IN3
Read_Reg1[1] => Mux17.IN3
Read_Reg1[1] => Mux18.IN3
Read_Reg1[1] => Mux19.IN3
Read_Reg1[1] => Mux20.IN3
Read_Reg1[1] => Mux21.IN3
Read_Reg1[1] => Mux22.IN3
Read_Reg1[1] => Mux23.IN3
Read_Reg1[1] => Mux24.IN3
Read_Reg1[1] => Mux25.IN3
Read_Reg1[1] => Mux26.IN3
Read_Reg1[1] => Mux27.IN3
Read_Reg1[1] => Mux28.IN3
Read_Reg1[1] => Mux29.IN3
Read_Reg1[1] => Mux30.IN3
Read_Reg1[1] => Mux31.IN3
Read_Reg1[2] => Mux0.IN2
Read_Reg1[2] => Mux1.IN2
Read_Reg1[2] => Mux2.IN2
Read_Reg1[2] => Mux3.IN2
Read_Reg1[2] => Mux4.IN2
Read_Reg1[2] => Mux5.IN2
Read_Reg1[2] => Mux6.IN2
Read_Reg1[2] => Mux7.IN2
Read_Reg1[2] => Mux8.IN2
Read_Reg1[2] => Mux9.IN2
Read_Reg1[2] => Mux10.IN2
Read_Reg1[2] => Mux11.IN2
Read_Reg1[2] => Mux12.IN2
Read_Reg1[2] => Mux13.IN2
Read_Reg1[2] => Mux14.IN2
Read_Reg1[2] => Mux15.IN2
Read_Reg1[2] => Mux16.IN2
Read_Reg1[2] => Mux17.IN2
Read_Reg1[2] => Mux18.IN2
Read_Reg1[2] => Mux19.IN2
Read_Reg1[2] => Mux20.IN2
Read_Reg1[2] => Mux21.IN2
Read_Reg1[2] => Mux22.IN2
Read_Reg1[2] => Mux23.IN2
Read_Reg1[2] => Mux24.IN2
Read_Reg1[2] => Mux25.IN2
Read_Reg1[2] => Mux26.IN2
Read_Reg1[2] => Mux27.IN2
Read_Reg1[2] => Mux28.IN2
Read_Reg1[2] => Mux29.IN2
Read_Reg1[2] => Mux30.IN2
Read_Reg1[2] => Mux31.IN2
Read_Reg1[3] => Mux0.IN1
Read_Reg1[3] => Mux1.IN1
Read_Reg1[3] => Mux2.IN1
Read_Reg1[3] => Mux3.IN1
Read_Reg1[3] => Mux4.IN1
Read_Reg1[3] => Mux5.IN1
Read_Reg1[3] => Mux6.IN1
Read_Reg1[3] => Mux7.IN1
Read_Reg1[3] => Mux8.IN1
Read_Reg1[3] => Mux9.IN1
Read_Reg1[3] => Mux10.IN1
Read_Reg1[3] => Mux11.IN1
Read_Reg1[3] => Mux12.IN1
Read_Reg1[3] => Mux13.IN1
Read_Reg1[3] => Mux14.IN1
Read_Reg1[3] => Mux15.IN1
Read_Reg1[3] => Mux16.IN1
Read_Reg1[3] => Mux17.IN1
Read_Reg1[3] => Mux18.IN1
Read_Reg1[3] => Mux19.IN1
Read_Reg1[3] => Mux20.IN1
Read_Reg1[3] => Mux21.IN1
Read_Reg1[3] => Mux22.IN1
Read_Reg1[3] => Mux23.IN1
Read_Reg1[3] => Mux24.IN1
Read_Reg1[3] => Mux25.IN1
Read_Reg1[3] => Mux26.IN1
Read_Reg1[3] => Mux27.IN1
Read_Reg1[3] => Mux28.IN1
Read_Reg1[3] => Mux29.IN1
Read_Reg1[3] => Mux30.IN1
Read_Reg1[3] => Mux31.IN1
Read_Reg1[4] => Mux0.IN0
Read_Reg1[4] => Mux1.IN0
Read_Reg1[4] => Mux2.IN0
Read_Reg1[4] => Mux3.IN0
Read_Reg1[4] => Mux4.IN0
Read_Reg1[4] => Mux5.IN0
Read_Reg1[4] => Mux6.IN0
Read_Reg1[4] => Mux7.IN0
Read_Reg1[4] => Mux8.IN0
Read_Reg1[4] => Mux9.IN0
Read_Reg1[4] => Mux10.IN0
Read_Reg1[4] => Mux11.IN0
Read_Reg1[4] => Mux12.IN0
Read_Reg1[4] => Mux13.IN0
Read_Reg1[4] => Mux14.IN0
Read_Reg1[4] => Mux15.IN0
Read_Reg1[4] => Mux16.IN0
Read_Reg1[4] => Mux17.IN0
Read_Reg1[4] => Mux18.IN0
Read_Reg1[4] => Mux19.IN0
Read_Reg1[4] => Mux20.IN0
Read_Reg1[4] => Mux21.IN0
Read_Reg1[4] => Mux22.IN0
Read_Reg1[4] => Mux23.IN0
Read_Reg1[4] => Mux24.IN0
Read_Reg1[4] => Mux25.IN0
Read_Reg1[4] => Mux26.IN0
Read_Reg1[4] => Mux27.IN0
Read_Reg1[4] => Mux28.IN0
Read_Reg1[4] => Mux29.IN0
Read_Reg1[4] => Mux30.IN0
Read_Reg1[4] => Mux31.IN0
Read_Reg2[0] => Mux32.IN4
Read_Reg2[0] => Mux33.IN4
Read_Reg2[0] => Mux34.IN4
Read_Reg2[0] => Mux35.IN4
Read_Reg2[0] => Mux36.IN4
Read_Reg2[0] => Mux37.IN4
Read_Reg2[0] => Mux38.IN4
Read_Reg2[0] => Mux39.IN4
Read_Reg2[0] => Mux40.IN4
Read_Reg2[0] => Mux41.IN4
Read_Reg2[0] => Mux42.IN4
Read_Reg2[0] => Mux43.IN4
Read_Reg2[0] => Mux44.IN4
Read_Reg2[0] => Mux45.IN4
Read_Reg2[0] => Mux46.IN4
Read_Reg2[0] => Mux47.IN4
Read_Reg2[0] => Mux48.IN4
Read_Reg2[0] => Mux49.IN4
Read_Reg2[0] => Mux50.IN4
Read_Reg2[0] => Mux51.IN4
Read_Reg2[0] => Mux52.IN4
Read_Reg2[0] => Mux53.IN4
Read_Reg2[0] => Mux54.IN4
Read_Reg2[0] => Mux55.IN4
Read_Reg2[0] => Mux56.IN4
Read_Reg2[0] => Mux57.IN4
Read_Reg2[0] => Mux58.IN4
Read_Reg2[0] => Mux59.IN4
Read_Reg2[0] => Mux60.IN4
Read_Reg2[0] => Mux61.IN4
Read_Reg2[0] => Mux62.IN4
Read_Reg2[0] => Mux63.IN4
Read_Reg2[1] => Mux32.IN3
Read_Reg2[1] => Mux33.IN3
Read_Reg2[1] => Mux34.IN3
Read_Reg2[1] => Mux35.IN3
Read_Reg2[1] => Mux36.IN3
Read_Reg2[1] => Mux37.IN3
Read_Reg2[1] => Mux38.IN3
Read_Reg2[1] => Mux39.IN3
Read_Reg2[1] => Mux40.IN3
Read_Reg2[1] => Mux41.IN3
Read_Reg2[1] => Mux42.IN3
Read_Reg2[1] => Mux43.IN3
Read_Reg2[1] => Mux44.IN3
Read_Reg2[1] => Mux45.IN3
Read_Reg2[1] => Mux46.IN3
Read_Reg2[1] => Mux47.IN3
Read_Reg2[1] => Mux48.IN3
Read_Reg2[1] => Mux49.IN3
Read_Reg2[1] => Mux50.IN3
Read_Reg2[1] => Mux51.IN3
Read_Reg2[1] => Mux52.IN3
Read_Reg2[1] => Mux53.IN3
Read_Reg2[1] => Mux54.IN3
Read_Reg2[1] => Mux55.IN3
Read_Reg2[1] => Mux56.IN3
Read_Reg2[1] => Mux57.IN3
Read_Reg2[1] => Mux58.IN3
Read_Reg2[1] => Mux59.IN3
Read_Reg2[1] => Mux60.IN3
Read_Reg2[1] => Mux61.IN3
Read_Reg2[1] => Mux62.IN3
Read_Reg2[1] => Mux63.IN3
Read_Reg2[2] => Mux32.IN2
Read_Reg2[2] => Mux33.IN2
Read_Reg2[2] => Mux34.IN2
Read_Reg2[2] => Mux35.IN2
Read_Reg2[2] => Mux36.IN2
Read_Reg2[2] => Mux37.IN2
Read_Reg2[2] => Mux38.IN2
Read_Reg2[2] => Mux39.IN2
Read_Reg2[2] => Mux40.IN2
Read_Reg2[2] => Mux41.IN2
Read_Reg2[2] => Mux42.IN2
Read_Reg2[2] => Mux43.IN2
Read_Reg2[2] => Mux44.IN2
Read_Reg2[2] => Mux45.IN2
Read_Reg2[2] => Mux46.IN2
Read_Reg2[2] => Mux47.IN2
Read_Reg2[2] => Mux48.IN2
Read_Reg2[2] => Mux49.IN2
Read_Reg2[2] => Mux50.IN2
Read_Reg2[2] => Mux51.IN2
Read_Reg2[2] => Mux52.IN2
Read_Reg2[2] => Mux53.IN2
Read_Reg2[2] => Mux54.IN2
Read_Reg2[2] => Mux55.IN2
Read_Reg2[2] => Mux56.IN2
Read_Reg2[2] => Mux57.IN2
Read_Reg2[2] => Mux58.IN2
Read_Reg2[2] => Mux59.IN2
Read_Reg2[2] => Mux60.IN2
Read_Reg2[2] => Mux61.IN2
Read_Reg2[2] => Mux62.IN2
Read_Reg2[2] => Mux63.IN2
Read_Reg2[3] => Mux32.IN1
Read_Reg2[3] => Mux33.IN1
Read_Reg2[3] => Mux34.IN1
Read_Reg2[3] => Mux35.IN1
Read_Reg2[3] => Mux36.IN1
Read_Reg2[3] => Mux37.IN1
Read_Reg2[3] => Mux38.IN1
Read_Reg2[3] => Mux39.IN1
Read_Reg2[3] => Mux40.IN1
Read_Reg2[3] => Mux41.IN1
Read_Reg2[3] => Mux42.IN1
Read_Reg2[3] => Mux43.IN1
Read_Reg2[3] => Mux44.IN1
Read_Reg2[3] => Mux45.IN1
Read_Reg2[3] => Mux46.IN1
Read_Reg2[3] => Mux47.IN1
Read_Reg2[3] => Mux48.IN1
Read_Reg2[3] => Mux49.IN1
Read_Reg2[3] => Mux50.IN1
Read_Reg2[3] => Mux51.IN1
Read_Reg2[3] => Mux52.IN1
Read_Reg2[3] => Mux53.IN1
Read_Reg2[3] => Mux54.IN1
Read_Reg2[3] => Mux55.IN1
Read_Reg2[3] => Mux56.IN1
Read_Reg2[3] => Mux57.IN1
Read_Reg2[3] => Mux58.IN1
Read_Reg2[3] => Mux59.IN1
Read_Reg2[3] => Mux60.IN1
Read_Reg2[3] => Mux61.IN1
Read_Reg2[3] => Mux62.IN1
Read_Reg2[3] => Mux63.IN1
Read_Reg2[4] => Mux32.IN0
Read_Reg2[4] => Mux33.IN0
Read_Reg2[4] => Mux34.IN0
Read_Reg2[4] => Mux35.IN0
Read_Reg2[4] => Mux36.IN0
Read_Reg2[4] => Mux37.IN0
Read_Reg2[4] => Mux38.IN0
Read_Reg2[4] => Mux39.IN0
Read_Reg2[4] => Mux40.IN0
Read_Reg2[4] => Mux41.IN0
Read_Reg2[4] => Mux42.IN0
Read_Reg2[4] => Mux43.IN0
Read_Reg2[4] => Mux44.IN0
Read_Reg2[4] => Mux45.IN0
Read_Reg2[4] => Mux46.IN0
Read_Reg2[4] => Mux47.IN0
Read_Reg2[4] => Mux48.IN0
Read_Reg2[4] => Mux49.IN0
Read_Reg2[4] => Mux50.IN0
Read_Reg2[4] => Mux51.IN0
Read_Reg2[4] => Mux52.IN0
Read_Reg2[4] => Mux53.IN0
Read_Reg2[4] => Mux54.IN0
Read_Reg2[4] => Mux55.IN0
Read_Reg2[4] => Mux56.IN0
Read_Reg2[4] => Mux57.IN0
Read_Reg2[4] => Mux58.IN0
Read_Reg2[4] => Mux59.IN0
Read_Reg2[4] => Mux60.IN0
Read_Reg2[4] => Mux61.IN0
Read_Reg2[4] => Mux62.IN0
Read_Reg2[4] => Mux63.IN0
Write_Reg[0] => Decoder0.IN4
Write_Reg[0] => Equal0.IN31
Write_Reg[1] => Decoder0.IN3
Write_Reg[1] => Equal0.IN30
Write_Reg[2] => Decoder0.IN2
Write_Reg[2] => Equal0.IN29
Write_Reg[3] => Decoder0.IN1
Write_Reg[3] => Equal0.IN28
Write_Reg[4] => Decoder0.IN0
Write_Reg[4] => Equal0.IN27
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[0] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[1] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[2] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[3] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[4] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[5] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[6] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[7] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[8] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[9] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[10] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[11] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[12] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[13] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[14] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[15] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[16] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[17] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[18] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[19] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[20] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[21] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[22] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[23] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[24] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[25] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[26] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[27] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[28] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[29] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[30] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
Write_Data[31] => registers.DATAB
RegWrite => always1.IN1
Clk => registers[0][0].CLK
Clk => registers[0][1].CLK
Clk => registers[0][2].CLK
Clk => registers[0][3].CLK
Clk => registers[0][4].CLK
Clk => registers[0][5].CLK
Clk => registers[0][6].CLK
Clk => registers[0][7].CLK
Clk => registers[0][8].CLK
Clk => registers[0][9].CLK
Clk => registers[0][10].CLK
Clk => registers[0][11].CLK
Clk => registers[0][12].CLK
Clk => registers[0][13].CLK
Clk => registers[0][14].CLK
Clk => registers[0][15].CLK
Clk => registers[0][16].CLK
Clk => registers[0][17].CLK
Clk => registers[0][18].CLK
Clk => registers[0][19].CLK
Clk => registers[0][20].CLK
Clk => registers[0][21].CLK
Clk => registers[0][22].CLK
Clk => registers[0][23].CLK
Clk => registers[0][24].CLK
Clk => registers[0][25].CLK
Clk => registers[0][26].CLK
Clk => registers[0][27].CLK
Clk => registers[0][28].CLK
Clk => registers[0][29].CLK
Clk => registers[0][30].CLK
Clk => registers[0][31].CLK
Clk => registers[1][0].CLK
Clk => registers[1][1].CLK
Clk => registers[1][2].CLK
Clk => registers[1][3].CLK
Clk => registers[1][4].CLK
Clk => registers[1][5].CLK
Clk => registers[1][6].CLK
Clk => registers[1][7].CLK
Clk => registers[1][8].CLK
Clk => registers[1][9].CLK
Clk => registers[1][10].CLK
Clk => registers[1][11].CLK
Clk => registers[1][12].CLK
Clk => registers[1][13].CLK
Clk => registers[1][14].CLK
Clk => registers[1][15].CLK
Clk => registers[1][16].CLK
Clk => registers[1][17].CLK
Clk => registers[1][18].CLK
Clk => registers[1][19].CLK
Clk => registers[1][20].CLK
Clk => registers[1][21].CLK
Clk => registers[1][22].CLK
Clk => registers[1][23].CLK
Clk => registers[1][24].CLK
Clk => registers[1][25].CLK
Clk => registers[1][26].CLK
Clk => registers[1][27].CLK
Clk => registers[1][28].CLK
Clk => registers[1][29].CLK
Clk => registers[1][30].CLK
Clk => registers[1][31].CLK
Clk => registers[2][0].CLK
Clk => registers[2][1].CLK
Clk => registers[2][2].CLK
Clk => registers[2][3].CLK
Clk => registers[2][4].CLK
Clk => registers[2][5].CLK
Clk => registers[2][6].CLK
Clk => registers[2][7].CLK
Clk => registers[2][8].CLK
Clk => registers[2][9].CLK
Clk => registers[2][10].CLK
Clk => registers[2][11].CLK
Clk => registers[2][12].CLK
Clk => registers[2][13].CLK
Clk => registers[2][14].CLK
Clk => registers[2][15].CLK
Clk => registers[2][16].CLK
Clk => registers[2][17].CLK
Clk => registers[2][18].CLK
Clk => registers[2][19].CLK
Clk => registers[2][20].CLK
Clk => registers[2][21].CLK
Clk => registers[2][22].CLK
Clk => registers[2][23].CLK
Clk => registers[2][24].CLK
Clk => registers[2][25].CLK
Clk => registers[2][26].CLK
Clk => registers[2][27].CLK
Clk => registers[2][28].CLK
Clk => registers[2][29].CLK
Clk => registers[2][30].CLK
Clk => registers[2][31].CLK
Clk => registers[3][0].CLK
Clk => registers[3][1].CLK
Clk => registers[3][2].CLK
Clk => registers[3][3].CLK
Clk => registers[3][4].CLK
Clk => registers[3][5].CLK
Clk => registers[3][6].CLK
Clk => registers[3][7].CLK
Clk => registers[3][8].CLK
Clk => registers[3][9].CLK
Clk => registers[3][10].CLK
Clk => registers[3][11].CLK
Clk => registers[3][12].CLK
Clk => registers[3][13].CLK
Clk => registers[3][14].CLK
Clk => registers[3][15].CLK
Clk => registers[3][16].CLK
Clk => registers[3][17].CLK
Clk => registers[3][18].CLK
Clk => registers[3][19].CLK
Clk => registers[3][20].CLK
Clk => registers[3][21].CLK
Clk => registers[3][22].CLK
Clk => registers[3][23].CLK
Clk => registers[3][24].CLK
Clk => registers[3][25].CLK
Clk => registers[3][26].CLK
Clk => registers[3][27].CLK
Clk => registers[3][28].CLK
Clk => registers[3][29].CLK
Clk => registers[3][30].CLK
Clk => registers[3][31].CLK
Clk => registers[4][0].CLK
Clk => registers[4][1].CLK
Clk => registers[4][2].CLK
Clk => registers[4][3].CLK
Clk => registers[4][4].CLK
Clk => registers[4][5].CLK
Clk => registers[4][6].CLK
Clk => registers[4][7].CLK
Clk => registers[4][8].CLK
Clk => registers[4][9].CLK
Clk => registers[4][10].CLK
Clk => registers[4][11].CLK
Clk => registers[4][12].CLK
Clk => registers[4][13].CLK
Clk => registers[4][14].CLK
Clk => registers[4][15].CLK
Clk => registers[4][16].CLK
Clk => registers[4][17].CLK
Clk => registers[4][18].CLK
Clk => registers[4][19].CLK
Clk => registers[4][20].CLK
Clk => registers[4][21].CLK
Clk => registers[4][22].CLK
Clk => registers[4][23].CLK
Clk => registers[4][24].CLK
Clk => registers[4][25].CLK
Clk => registers[4][26].CLK
Clk => registers[4][27].CLK
Clk => registers[4][28].CLK
Clk => registers[4][29].CLK
Clk => registers[4][30].CLK
Clk => registers[4][31].CLK
Clk => registers[5][0].CLK
Clk => registers[5][1].CLK
Clk => registers[5][2].CLK
Clk => registers[5][3].CLK
Clk => registers[5][4].CLK
Clk => registers[5][5].CLK
Clk => registers[5][6].CLK
Clk => registers[5][7].CLK
Clk => registers[5][8].CLK
Clk => registers[5][9].CLK
Clk => registers[5][10].CLK
Clk => registers[5][11].CLK
Clk => registers[5][12].CLK
Clk => registers[5][13].CLK
Clk => registers[5][14].CLK
Clk => registers[5][15].CLK
Clk => registers[5][16].CLK
Clk => registers[5][17].CLK
Clk => registers[5][18].CLK
Clk => registers[5][19].CLK
Clk => registers[5][20].CLK
Clk => registers[5][21].CLK
Clk => registers[5][22].CLK
Clk => registers[5][23].CLK
Clk => registers[5][24].CLK
Clk => registers[5][25].CLK
Clk => registers[5][26].CLK
Clk => registers[5][27].CLK
Clk => registers[5][28].CLK
Clk => registers[5][29].CLK
Clk => registers[5][30].CLK
Clk => registers[5][31].CLK
Clk => registers[6][0].CLK
Clk => registers[6][1].CLK
Clk => registers[6][2].CLK
Clk => registers[6][3].CLK
Clk => registers[6][4].CLK
Clk => registers[6][5].CLK
Clk => registers[6][6].CLK
Clk => registers[6][7].CLK
Clk => registers[6][8].CLK
Clk => registers[6][9].CLK
Clk => registers[6][10].CLK
Clk => registers[6][11].CLK
Clk => registers[6][12].CLK
Clk => registers[6][13].CLK
Clk => registers[6][14].CLK
Clk => registers[6][15].CLK
Clk => registers[6][16].CLK
Clk => registers[6][17].CLK
Clk => registers[6][18].CLK
Clk => registers[6][19].CLK
Clk => registers[6][20].CLK
Clk => registers[6][21].CLK
Clk => registers[6][22].CLK
Clk => registers[6][23].CLK
Clk => registers[6][24].CLK
Clk => registers[6][25].CLK
Clk => registers[6][26].CLK
Clk => registers[6][27].CLK
Clk => registers[6][28].CLK
Clk => registers[6][29].CLK
Clk => registers[6][30].CLK
Clk => registers[6][31].CLK
Clk => registers[7][0].CLK
Clk => registers[7][1].CLK
Clk => registers[7][2].CLK
Clk => registers[7][3].CLK
Clk => registers[7][4].CLK
Clk => registers[7][5].CLK
Clk => registers[7][6].CLK
Clk => registers[7][7].CLK
Clk => registers[7][8].CLK
Clk => registers[7][9].CLK
Clk => registers[7][10].CLK
Clk => registers[7][11].CLK
Clk => registers[7][12].CLK
Clk => registers[7][13].CLK
Clk => registers[7][14].CLK
Clk => registers[7][15].CLK
Clk => registers[7][16].CLK
Clk => registers[7][17].CLK
Clk => registers[7][18].CLK
Clk => registers[7][19].CLK
Clk => registers[7][20].CLK
Clk => registers[7][21].CLK
Clk => registers[7][22].CLK
Clk => registers[7][23].CLK
Clk => registers[7][24].CLK
Clk => registers[7][25].CLK
Clk => registers[7][26].CLK
Clk => registers[7][27].CLK
Clk => registers[7][28].CLK
Clk => registers[7][29].CLK
Clk => registers[7][30].CLK
Clk => registers[7][31].CLK
Clk => registers[8][0].CLK
Clk => registers[8][1].CLK
Clk => registers[8][2].CLK
Clk => registers[8][3].CLK
Clk => registers[8][4].CLK
Clk => registers[8][5].CLK
Clk => registers[8][6].CLK
Clk => registers[8][7].CLK
Clk => registers[8][8].CLK
Clk => registers[8][9].CLK
Clk => registers[8][10].CLK
Clk => registers[8][11].CLK
Clk => registers[8][12].CLK
Clk => registers[8][13].CLK
Clk => registers[8][14].CLK
Clk => registers[8][15].CLK
Clk => registers[8][16].CLK
Clk => registers[8][17].CLK
Clk => registers[8][18].CLK
Clk => registers[8][19].CLK
Clk => registers[8][20].CLK
Clk => registers[8][21].CLK
Clk => registers[8][22].CLK
Clk => registers[8][23].CLK
Clk => registers[8][24].CLK
Clk => registers[8][25].CLK
Clk => registers[8][26].CLK
Clk => registers[8][27].CLK
Clk => registers[8][28].CLK
Clk => registers[8][29].CLK
Clk => registers[8][30].CLK
Clk => registers[8][31].CLK
Clk => registers[9][0].CLK
Clk => registers[9][1].CLK
Clk => registers[9][2].CLK
Clk => registers[9][3].CLK
Clk => registers[9][4].CLK
Clk => registers[9][5].CLK
Clk => registers[9][6].CLK
Clk => registers[9][7].CLK
Clk => registers[9][8].CLK
Clk => registers[9][9].CLK
Clk => registers[9][10].CLK
Clk => registers[9][11].CLK
Clk => registers[9][12].CLK
Clk => registers[9][13].CLK
Clk => registers[9][14].CLK
Clk => registers[9][15].CLK
Clk => registers[9][16].CLK
Clk => registers[9][17].CLK
Clk => registers[9][18].CLK
Clk => registers[9][19].CLK
Clk => registers[9][20].CLK
Clk => registers[9][21].CLK
Clk => registers[9][22].CLK
Clk => registers[9][23].CLK
Clk => registers[9][24].CLK
Clk => registers[9][25].CLK
Clk => registers[9][26].CLK
Clk => registers[9][27].CLK
Clk => registers[9][28].CLK
Clk => registers[9][29].CLK
Clk => registers[9][30].CLK
Clk => registers[9][31].CLK
Clk => registers[10][0].CLK
Clk => registers[10][1].CLK
Clk => registers[10][2].CLK
Clk => registers[10][3].CLK
Clk => registers[10][4].CLK
Clk => registers[10][5].CLK
Clk => registers[10][6].CLK
Clk => registers[10][7].CLK
Clk => registers[10][8].CLK
Clk => registers[10][9].CLK
Clk => registers[10][10].CLK
Clk => registers[10][11].CLK
Clk => registers[10][12].CLK
Clk => registers[10][13].CLK
Clk => registers[10][14].CLK
Clk => registers[10][15].CLK
Clk => registers[10][16].CLK
Clk => registers[10][17].CLK
Clk => registers[10][18].CLK
Clk => registers[10][19].CLK
Clk => registers[10][20].CLK
Clk => registers[10][21].CLK
Clk => registers[10][22].CLK
Clk => registers[10][23].CLK
Clk => registers[10][24].CLK
Clk => registers[10][25].CLK
Clk => registers[10][26].CLK
Clk => registers[10][27].CLK
Clk => registers[10][28].CLK
Clk => registers[10][29].CLK
Clk => registers[10][30].CLK
Clk => registers[10][31].CLK
Clk => registers[11][0].CLK
Clk => registers[11][1].CLK
Clk => registers[11][2].CLK
Clk => registers[11][3].CLK
Clk => registers[11][4].CLK
Clk => registers[11][5].CLK
Clk => registers[11][6].CLK
Clk => registers[11][7].CLK
Clk => registers[11][8].CLK
Clk => registers[11][9].CLK
Clk => registers[11][10].CLK
Clk => registers[11][11].CLK
Clk => registers[11][12].CLK
Clk => registers[11][13].CLK
Clk => registers[11][14].CLK
Clk => registers[11][15].CLK
Clk => registers[11][16].CLK
Clk => registers[11][17].CLK
Clk => registers[11][18].CLK
Clk => registers[11][19].CLK
Clk => registers[11][20].CLK
Clk => registers[11][21].CLK
Clk => registers[11][22].CLK
Clk => registers[11][23].CLK
Clk => registers[11][24].CLK
Clk => registers[11][25].CLK
Clk => registers[11][26].CLK
Clk => registers[11][27].CLK
Clk => registers[11][28].CLK
Clk => registers[11][29].CLK
Clk => registers[11][30].CLK
Clk => registers[11][31].CLK
Clk => registers[12][0].CLK
Clk => registers[12][1].CLK
Clk => registers[12][2].CLK
Clk => registers[12][3].CLK
Clk => registers[12][4].CLK
Clk => registers[12][5].CLK
Clk => registers[12][6].CLK
Clk => registers[12][7].CLK
Clk => registers[12][8].CLK
Clk => registers[12][9].CLK
Clk => registers[12][10].CLK
Clk => registers[12][11].CLK
Clk => registers[12][12].CLK
Clk => registers[12][13].CLK
Clk => registers[12][14].CLK
Clk => registers[12][15].CLK
Clk => registers[12][16].CLK
Clk => registers[12][17].CLK
Clk => registers[12][18].CLK
Clk => registers[12][19].CLK
Clk => registers[12][20].CLK
Clk => registers[12][21].CLK
Clk => registers[12][22].CLK
Clk => registers[12][23].CLK
Clk => registers[12][24].CLK
Clk => registers[12][25].CLK
Clk => registers[12][26].CLK
Clk => registers[12][27].CLK
Clk => registers[12][28].CLK
Clk => registers[12][29].CLK
Clk => registers[12][30].CLK
Clk => registers[12][31].CLK
Clk => registers[13][0].CLK
Clk => registers[13][1].CLK
Clk => registers[13][2].CLK
Clk => registers[13][3].CLK
Clk => registers[13][4].CLK
Clk => registers[13][5].CLK
Clk => registers[13][6].CLK
Clk => registers[13][7].CLK
Clk => registers[13][8].CLK
Clk => registers[13][9].CLK
Clk => registers[13][10].CLK
Clk => registers[13][11].CLK
Clk => registers[13][12].CLK
Clk => registers[13][13].CLK
Clk => registers[13][14].CLK
Clk => registers[13][15].CLK
Clk => registers[13][16].CLK
Clk => registers[13][17].CLK
Clk => registers[13][18].CLK
Clk => registers[13][19].CLK
Clk => registers[13][20].CLK
Clk => registers[13][21].CLK
Clk => registers[13][22].CLK
Clk => registers[13][23].CLK
Clk => registers[13][24].CLK
Clk => registers[13][25].CLK
Clk => registers[13][26].CLK
Clk => registers[13][27].CLK
Clk => registers[13][28].CLK
Clk => registers[13][29].CLK
Clk => registers[13][30].CLK
Clk => registers[13][31].CLK
Clk => registers[14][0].CLK
Clk => registers[14][1].CLK
Clk => registers[14][2].CLK
Clk => registers[14][3].CLK
Clk => registers[14][4].CLK
Clk => registers[14][5].CLK
Clk => registers[14][6].CLK
Clk => registers[14][7].CLK
Clk => registers[14][8].CLK
Clk => registers[14][9].CLK
Clk => registers[14][10].CLK
Clk => registers[14][11].CLK
Clk => registers[14][12].CLK
Clk => registers[14][13].CLK
Clk => registers[14][14].CLK
Clk => registers[14][15].CLK
Clk => registers[14][16].CLK
Clk => registers[14][17].CLK
Clk => registers[14][18].CLK
Clk => registers[14][19].CLK
Clk => registers[14][20].CLK
Clk => registers[14][21].CLK
Clk => registers[14][22].CLK
Clk => registers[14][23].CLK
Clk => registers[14][24].CLK
Clk => registers[14][25].CLK
Clk => registers[14][26].CLK
Clk => registers[14][27].CLK
Clk => registers[14][28].CLK
Clk => registers[14][29].CLK
Clk => registers[14][30].CLK
Clk => registers[14][31].CLK
Clk => registers[15][0].CLK
Clk => registers[15][1].CLK
Clk => registers[15][2].CLK
Clk => registers[15][3].CLK
Clk => registers[15][4].CLK
Clk => registers[15][5].CLK
Clk => registers[15][6].CLK
Clk => registers[15][7].CLK
Clk => registers[15][8].CLK
Clk => registers[15][9].CLK
Clk => registers[15][10].CLK
Clk => registers[15][11].CLK
Clk => registers[15][12].CLK
Clk => registers[15][13].CLK
Clk => registers[15][14].CLK
Clk => registers[15][15].CLK
Clk => registers[15][16].CLK
Clk => registers[15][17].CLK
Clk => registers[15][18].CLK
Clk => registers[15][19].CLK
Clk => registers[15][20].CLK
Clk => registers[15][21].CLK
Clk => registers[15][22].CLK
Clk => registers[15][23].CLK
Clk => registers[15][24].CLK
Clk => registers[15][25].CLK
Clk => registers[15][26].CLK
Clk => registers[15][27].CLK
Clk => registers[15][28].CLK
Clk => registers[15][29].CLK
Clk => registers[15][30].CLK
Clk => registers[15][31].CLK
Clk => registers[16][0].CLK
Clk => registers[16][1].CLK
Clk => registers[16][2].CLK
Clk => registers[16][3].CLK
Clk => registers[16][4].CLK
Clk => registers[16][5].CLK
Clk => registers[16][6].CLK
Clk => registers[16][7].CLK
Clk => registers[16][8].CLK
Clk => registers[16][9].CLK
Clk => registers[16][10].CLK
Clk => registers[16][11].CLK
Clk => registers[16][12].CLK
Clk => registers[16][13].CLK
Clk => registers[16][14].CLK
Clk => registers[16][15].CLK
Clk => registers[16][16].CLK
Clk => registers[16][17].CLK
Clk => registers[16][18].CLK
Clk => registers[16][19].CLK
Clk => registers[16][20].CLK
Clk => registers[16][21].CLK
Clk => registers[16][22].CLK
Clk => registers[16][23].CLK
Clk => registers[16][24].CLK
Clk => registers[16][25].CLK
Clk => registers[16][26].CLK
Clk => registers[16][27].CLK
Clk => registers[16][28].CLK
Clk => registers[16][29].CLK
Clk => registers[16][30].CLK
Clk => registers[16][31].CLK
Clk => registers[17][0].CLK
Clk => registers[17][1].CLK
Clk => registers[17][2].CLK
Clk => registers[17][3].CLK
Clk => registers[17][4].CLK
Clk => registers[17][5].CLK
Clk => registers[17][6].CLK
Clk => registers[17][7].CLK
Clk => registers[17][8].CLK
Clk => registers[17][9].CLK
Clk => registers[17][10].CLK
Clk => registers[17][11].CLK
Clk => registers[17][12].CLK
Clk => registers[17][13].CLK
Clk => registers[17][14].CLK
Clk => registers[17][15].CLK
Clk => registers[17][16].CLK
Clk => registers[17][17].CLK
Clk => registers[17][18].CLK
Clk => registers[17][19].CLK
Clk => registers[17][20].CLK
Clk => registers[17][21].CLK
Clk => registers[17][22].CLK
Clk => registers[17][23].CLK
Clk => registers[17][24].CLK
Clk => registers[17][25].CLK
Clk => registers[17][26].CLK
Clk => registers[17][27].CLK
Clk => registers[17][28].CLK
Clk => registers[17][29].CLK
Clk => registers[17][30].CLK
Clk => registers[17][31].CLK
Clk => registers[18][0].CLK
Clk => registers[18][1].CLK
Clk => registers[18][2].CLK
Clk => registers[18][3].CLK
Clk => registers[18][4].CLK
Clk => registers[18][5].CLK
Clk => registers[18][6].CLK
Clk => registers[18][7].CLK
Clk => registers[18][8].CLK
Clk => registers[18][9].CLK
Clk => registers[18][10].CLK
Clk => registers[18][11].CLK
Clk => registers[18][12].CLK
Clk => registers[18][13].CLK
Clk => registers[18][14].CLK
Clk => registers[18][15].CLK
Clk => registers[18][16].CLK
Clk => registers[18][17].CLK
Clk => registers[18][18].CLK
Clk => registers[18][19].CLK
Clk => registers[18][20].CLK
Clk => registers[18][21].CLK
Clk => registers[18][22].CLK
Clk => registers[18][23].CLK
Clk => registers[18][24].CLK
Clk => registers[18][25].CLK
Clk => registers[18][26].CLK
Clk => registers[18][27].CLK
Clk => registers[18][28].CLK
Clk => registers[18][29].CLK
Clk => registers[18][30].CLK
Clk => registers[18][31].CLK
Clk => registers[19][0].CLK
Clk => registers[19][1].CLK
Clk => registers[19][2].CLK
Clk => registers[19][3].CLK
Clk => registers[19][4].CLK
Clk => registers[19][5].CLK
Clk => registers[19][6].CLK
Clk => registers[19][7].CLK
Clk => registers[19][8].CLK
Clk => registers[19][9].CLK
Clk => registers[19][10].CLK
Clk => registers[19][11].CLK
Clk => registers[19][12].CLK
Clk => registers[19][13].CLK
Clk => registers[19][14].CLK
Clk => registers[19][15].CLK
Clk => registers[19][16].CLK
Clk => registers[19][17].CLK
Clk => registers[19][18].CLK
Clk => registers[19][19].CLK
Clk => registers[19][20].CLK
Clk => registers[19][21].CLK
Clk => registers[19][22].CLK
Clk => registers[19][23].CLK
Clk => registers[19][24].CLK
Clk => registers[19][25].CLK
Clk => registers[19][26].CLK
Clk => registers[19][27].CLK
Clk => registers[19][28].CLK
Clk => registers[19][29].CLK
Clk => registers[19][30].CLK
Clk => registers[19][31].CLK
Clk => registers[20][0].CLK
Clk => registers[20][1].CLK
Clk => registers[20][2].CLK
Clk => registers[20][3].CLK
Clk => registers[20][4].CLK
Clk => registers[20][5].CLK
Clk => registers[20][6].CLK
Clk => registers[20][7].CLK
Clk => registers[20][8].CLK
Clk => registers[20][9].CLK
Clk => registers[20][10].CLK
Clk => registers[20][11].CLK
Clk => registers[20][12].CLK
Clk => registers[20][13].CLK
Clk => registers[20][14].CLK
Clk => registers[20][15].CLK
Clk => registers[20][16].CLK
Clk => registers[20][17].CLK
Clk => registers[20][18].CLK
Clk => registers[20][19].CLK
Clk => registers[20][20].CLK
Clk => registers[20][21].CLK
Clk => registers[20][22].CLK
Clk => registers[20][23].CLK
Clk => registers[20][24].CLK
Clk => registers[20][25].CLK
Clk => registers[20][26].CLK
Clk => registers[20][27].CLK
Clk => registers[20][28].CLK
Clk => registers[20][29].CLK
Clk => registers[20][30].CLK
Clk => registers[20][31].CLK
Clk => registers[21][0].CLK
Clk => registers[21][1].CLK
Clk => registers[21][2].CLK
Clk => registers[21][3].CLK
Clk => registers[21][4].CLK
Clk => registers[21][5].CLK
Clk => registers[21][6].CLK
Clk => registers[21][7].CLK
Clk => registers[21][8].CLK
Clk => registers[21][9].CLK
Clk => registers[21][10].CLK
Clk => registers[21][11].CLK
Clk => registers[21][12].CLK
Clk => registers[21][13].CLK
Clk => registers[21][14].CLK
Clk => registers[21][15].CLK
Clk => registers[21][16].CLK
Clk => registers[21][17].CLK
Clk => registers[21][18].CLK
Clk => registers[21][19].CLK
Clk => registers[21][20].CLK
Clk => registers[21][21].CLK
Clk => registers[21][22].CLK
Clk => registers[21][23].CLK
Clk => registers[21][24].CLK
Clk => registers[21][25].CLK
Clk => registers[21][26].CLK
Clk => registers[21][27].CLK
Clk => registers[21][28].CLK
Clk => registers[21][29].CLK
Clk => registers[21][30].CLK
Clk => registers[21][31].CLK
Clk => registers[22][0].CLK
Clk => registers[22][1].CLK
Clk => registers[22][2].CLK
Clk => registers[22][3].CLK
Clk => registers[22][4].CLK
Clk => registers[22][5].CLK
Clk => registers[22][6].CLK
Clk => registers[22][7].CLK
Clk => registers[22][8].CLK
Clk => registers[22][9].CLK
Clk => registers[22][10].CLK
Clk => registers[22][11].CLK
Clk => registers[22][12].CLK
Clk => registers[22][13].CLK
Clk => registers[22][14].CLK
Clk => registers[22][15].CLK
Clk => registers[22][16].CLK
Clk => registers[22][17].CLK
Clk => registers[22][18].CLK
Clk => registers[22][19].CLK
Clk => registers[22][20].CLK
Clk => registers[22][21].CLK
Clk => registers[22][22].CLK
Clk => registers[22][23].CLK
Clk => registers[22][24].CLK
Clk => registers[22][25].CLK
Clk => registers[22][26].CLK
Clk => registers[22][27].CLK
Clk => registers[22][28].CLK
Clk => registers[22][29].CLK
Clk => registers[22][30].CLK
Clk => registers[22][31].CLK
Clk => registers[23][0].CLK
Clk => registers[23][1].CLK
Clk => registers[23][2].CLK
Clk => registers[23][3].CLK
Clk => registers[23][4].CLK
Clk => registers[23][5].CLK
Clk => registers[23][6].CLK
Clk => registers[23][7].CLK
Clk => registers[23][8].CLK
Clk => registers[23][9].CLK
Clk => registers[23][10].CLK
Clk => registers[23][11].CLK
Clk => registers[23][12].CLK
Clk => registers[23][13].CLK
Clk => registers[23][14].CLK
Clk => registers[23][15].CLK
Clk => registers[23][16].CLK
Clk => registers[23][17].CLK
Clk => registers[23][18].CLK
Clk => registers[23][19].CLK
Clk => registers[23][20].CLK
Clk => registers[23][21].CLK
Clk => registers[23][22].CLK
Clk => registers[23][23].CLK
Clk => registers[23][24].CLK
Clk => registers[23][25].CLK
Clk => registers[23][26].CLK
Clk => registers[23][27].CLK
Clk => registers[23][28].CLK
Clk => registers[23][29].CLK
Clk => registers[23][30].CLK
Clk => registers[23][31].CLK
Clk => registers[24][0].CLK
Clk => registers[24][1].CLK
Clk => registers[24][2].CLK
Clk => registers[24][3].CLK
Clk => registers[24][4].CLK
Clk => registers[24][5].CLK
Clk => registers[24][6].CLK
Clk => registers[24][7].CLK
Clk => registers[24][8].CLK
Clk => registers[24][9].CLK
Clk => registers[24][10].CLK
Clk => registers[24][11].CLK
Clk => registers[24][12].CLK
Clk => registers[24][13].CLK
Clk => registers[24][14].CLK
Clk => registers[24][15].CLK
Clk => registers[24][16].CLK
Clk => registers[24][17].CLK
Clk => registers[24][18].CLK
Clk => registers[24][19].CLK
Clk => registers[24][20].CLK
Clk => registers[24][21].CLK
Clk => registers[24][22].CLK
Clk => registers[24][23].CLK
Clk => registers[24][24].CLK
Clk => registers[24][25].CLK
Clk => registers[24][26].CLK
Clk => registers[24][27].CLK
Clk => registers[24][28].CLK
Clk => registers[24][29].CLK
Clk => registers[24][30].CLK
Clk => registers[24][31].CLK
Clk => registers[25][0].CLK
Clk => registers[25][1].CLK
Clk => registers[25][2].CLK
Clk => registers[25][3].CLK
Clk => registers[25][4].CLK
Clk => registers[25][5].CLK
Clk => registers[25][6].CLK
Clk => registers[25][7].CLK
Clk => registers[25][8].CLK
Clk => registers[25][9].CLK
Clk => registers[25][10].CLK
Clk => registers[25][11].CLK
Clk => registers[25][12].CLK
Clk => registers[25][13].CLK
Clk => registers[25][14].CLK
Clk => registers[25][15].CLK
Clk => registers[25][16].CLK
Clk => registers[25][17].CLK
Clk => registers[25][18].CLK
Clk => registers[25][19].CLK
Clk => registers[25][20].CLK
Clk => registers[25][21].CLK
Clk => registers[25][22].CLK
Clk => registers[25][23].CLK
Clk => registers[25][24].CLK
Clk => registers[25][25].CLK
Clk => registers[25][26].CLK
Clk => registers[25][27].CLK
Clk => registers[25][28].CLK
Clk => registers[25][29].CLK
Clk => registers[25][30].CLK
Clk => registers[25][31].CLK
Clk => registers[26][0].CLK
Clk => registers[26][1].CLK
Clk => registers[26][2].CLK
Clk => registers[26][3].CLK
Clk => registers[26][4].CLK
Clk => registers[26][5].CLK
Clk => registers[26][6].CLK
Clk => registers[26][7].CLK
Clk => registers[26][8].CLK
Clk => registers[26][9].CLK
Clk => registers[26][10].CLK
Clk => registers[26][11].CLK
Clk => registers[26][12].CLK
Clk => registers[26][13].CLK
Clk => registers[26][14].CLK
Clk => registers[26][15].CLK
Clk => registers[26][16].CLK
Clk => registers[26][17].CLK
Clk => registers[26][18].CLK
Clk => registers[26][19].CLK
Clk => registers[26][20].CLK
Clk => registers[26][21].CLK
Clk => registers[26][22].CLK
Clk => registers[26][23].CLK
Clk => registers[26][24].CLK
Clk => registers[26][25].CLK
Clk => registers[26][26].CLK
Clk => registers[26][27].CLK
Clk => registers[26][28].CLK
Clk => registers[26][29].CLK
Clk => registers[26][30].CLK
Clk => registers[26][31].CLK
Clk => registers[27][0].CLK
Clk => registers[27][1].CLK
Clk => registers[27][2].CLK
Clk => registers[27][3].CLK
Clk => registers[27][4].CLK
Clk => registers[27][5].CLK
Clk => registers[27][6].CLK
Clk => registers[27][7].CLK
Clk => registers[27][8].CLK
Clk => registers[27][9].CLK
Clk => registers[27][10].CLK
Clk => registers[27][11].CLK
Clk => registers[27][12].CLK
Clk => registers[27][13].CLK
Clk => registers[27][14].CLK
Clk => registers[27][15].CLK
Clk => registers[27][16].CLK
Clk => registers[27][17].CLK
Clk => registers[27][18].CLK
Clk => registers[27][19].CLK
Clk => registers[27][20].CLK
Clk => registers[27][21].CLK
Clk => registers[27][22].CLK
Clk => registers[27][23].CLK
Clk => registers[27][24].CLK
Clk => registers[27][25].CLK
Clk => registers[27][26].CLK
Clk => registers[27][27].CLK
Clk => registers[27][28].CLK
Clk => registers[27][29].CLK
Clk => registers[27][30].CLK
Clk => registers[27][31].CLK
Clk => registers[28][0].CLK
Clk => registers[28][1].CLK
Clk => registers[28][2].CLK
Clk => registers[28][3].CLK
Clk => registers[28][4].CLK
Clk => registers[28][5].CLK
Clk => registers[28][6].CLK
Clk => registers[28][7].CLK
Clk => registers[28][8].CLK
Clk => registers[28][9].CLK
Clk => registers[28][10].CLK
Clk => registers[28][11].CLK
Clk => registers[28][12].CLK
Clk => registers[28][13].CLK
Clk => registers[28][14].CLK
Clk => registers[28][15].CLK
Clk => registers[28][16].CLK
Clk => registers[28][17].CLK
Clk => registers[28][18].CLK
Clk => registers[28][19].CLK
Clk => registers[28][20].CLK
Clk => registers[28][21].CLK
Clk => registers[28][22].CLK
Clk => registers[28][23].CLK
Clk => registers[28][24].CLK
Clk => registers[28][25].CLK
Clk => registers[28][26].CLK
Clk => registers[28][27].CLK
Clk => registers[28][28].CLK
Clk => registers[28][29].CLK
Clk => registers[28][30].CLK
Clk => registers[28][31].CLK
Clk => registers[29][0].CLK
Clk => registers[29][1].CLK
Clk => registers[29][2].CLK
Clk => registers[29][3].CLK
Clk => registers[29][4].CLK
Clk => registers[29][5].CLK
Clk => registers[29][6].CLK
Clk => registers[29][7].CLK
Clk => registers[29][8].CLK
Clk => registers[29][9].CLK
Clk => registers[29][10].CLK
Clk => registers[29][11].CLK
Clk => registers[29][12].CLK
Clk => registers[29][13].CLK
Clk => registers[29][14].CLK
Clk => registers[29][15].CLK
Clk => registers[29][16].CLK
Clk => registers[29][17].CLK
Clk => registers[29][18].CLK
Clk => registers[29][19].CLK
Clk => registers[29][20].CLK
Clk => registers[29][21].CLK
Clk => registers[29][22].CLK
Clk => registers[29][23].CLK
Clk => registers[29][24].CLK
Clk => registers[29][25].CLK
Clk => registers[29][26].CLK
Clk => registers[29][27].CLK
Clk => registers[29][28].CLK
Clk => registers[29][29].CLK
Clk => registers[29][30].CLK
Clk => registers[29][31].CLK
Clk => registers[30][0].CLK
Clk => registers[30][1].CLK
Clk => registers[30][2].CLK
Clk => registers[30][3].CLK
Clk => registers[30][4].CLK
Clk => registers[30][5].CLK
Clk => registers[30][6].CLK
Clk => registers[30][7].CLK
Clk => registers[30][8].CLK
Clk => registers[30][9].CLK
Clk => registers[30][10].CLK
Clk => registers[30][11].CLK
Clk => registers[30][12].CLK
Clk => registers[30][13].CLK
Clk => registers[30][14].CLK
Clk => registers[30][15].CLK
Clk => registers[30][16].CLK
Clk => registers[30][17].CLK
Clk => registers[30][18].CLK
Clk => registers[30][19].CLK
Clk => registers[30][20].CLK
Clk => registers[30][21].CLK
Clk => registers[30][22].CLK
Clk => registers[30][23].CLK
Clk => registers[30][24].CLK
Clk => registers[30][25].CLK
Clk => registers[30][26].CLK
Clk => registers[30][27].CLK
Clk => registers[30][28].CLK
Clk => registers[30][29].CLK
Clk => registers[30][30].CLK
Clk => registers[30][31].CLK
Clk => registers[31][0].CLK
Clk => registers[31][1].CLK
Clk => registers[31][2].CLK
Clk => registers[31][3].CLK
Clk => registers[31][4].CLK
Clk => registers[31][5].CLK
Clk => registers[31][6].CLK
Clk => registers[31][7].CLK
Clk => registers[31][8].CLK
Clk => registers[31][9].CLK
Clk => registers[31][10].CLK
Clk => registers[31][11].CLK
Clk => registers[31][12].CLK
Clk => registers[31][13].CLK
Clk => registers[31][14].CLK
Clk => registers[31][15].CLK
Clk => registers[31][16].CLK
Clk => registers[31][17].CLK
Clk => registers[31][18].CLK
Clk => registers[31][19].CLK
Clk => registers[31][20].CLK
Clk => registers[31][21].CLK
Clk => registers[31][22].CLK
Clk => registers[31][23].CLK
Clk => registers[31][24].CLK
Clk => registers[31][25].CLK
Clk => registers[31][26].CLK
Clk => registers[31][27].CLK
Clk => registers[31][28].CLK
Clk => registers[31][29].CLK
Clk => registers[31][30].CLK
Clk => registers[31][31].CLK


|top_level|MIPS_32bit:mips_core|ALU_Control:ALU_CU
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] => Equal0.IN3
ALUOp[0] => Equal1.IN3
ALUOp[1] => Equal0.IN2
ALUOp[1] => Equal1.IN2
Function[0] => Decoder0.IN5
Function[1] => Decoder0.IN4
Function[2] => Decoder0.IN3
Function[3] => Decoder0.IN2
Function[4] => Decoder0.IN1
Function[5] => Decoder0.IN0


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU
Result[0] <= ALU_1bit:alu0.port0
Result[1] <= ALU_1bit:ALU_bits_1_to_30[1].alu.port0
Result[2] <= ALU_1bit:ALU_bits_1_to_30[2].alu.port0
Result[3] <= ALU_1bit:ALU_bits_1_to_30[3].alu.port0
Result[4] <= ALU_1bit:ALU_bits_1_to_30[4].alu.port0
Result[5] <= ALU_1bit:ALU_bits_1_to_30[5].alu.port0
Result[6] <= ALU_1bit:ALU_bits_1_to_30[6].alu.port0
Result[7] <= ALU_1bit:ALU_bits_1_to_30[7].alu.port0
Result[8] <= ALU_1bit:ALU_bits_1_to_30[8].alu.port0
Result[9] <= ALU_1bit:ALU_bits_1_to_30[9].alu.port0
Result[10] <= ALU_1bit:ALU_bits_1_to_30[10].alu.port0
Result[11] <= ALU_1bit:ALU_bits_1_to_30[11].alu.port0
Result[12] <= ALU_1bit:ALU_bits_1_to_30[12].alu.port0
Result[13] <= ALU_1bit:ALU_bits_1_to_30[13].alu.port0
Result[14] <= ALU_1bit:ALU_bits_1_to_30[14].alu.port0
Result[15] <= ALU_1bit:ALU_bits_1_to_30[15].alu.port0
Result[16] <= ALU_1bit:ALU_bits_1_to_30[16].alu.port0
Result[17] <= ALU_1bit:ALU_bits_1_to_30[17].alu.port0
Result[18] <= ALU_1bit:ALU_bits_1_to_30[18].alu.port0
Result[19] <= ALU_1bit:ALU_bits_1_to_30[19].alu.port0
Result[20] <= ALU_1bit:ALU_bits_1_to_30[20].alu.port0
Result[21] <= ALU_1bit:ALU_bits_1_to_30[21].alu.port0
Result[22] <= ALU_1bit:ALU_bits_1_to_30[22].alu.port0
Result[23] <= ALU_1bit:ALU_bits_1_to_30[23].alu.port0
Result[24] <= ALU_1bit:ALU_bits_1_to_30[24].alu.port0
Result[25] <= ALU_1bit:ALU_bits_1_to_30[25].alu.port0
Result[26] <= ALU_1bit:ALU_bits_1_to_30[26].alu.port0
Result[27] <= ALU_1bit:ALU_bits_1_to_30[27].alu.port0
Result[28] <= ALU_1bit:ALU_bits_1_to_30[28].alu.port0
Result[29] <= ALU_1bit:ALU_bits_1_to_30[29].alu.port0
Result[30] <= ALU_1bit:ALU_bits_1_to_30[30].alu.port0
Result[31] <= ALU_1bit_MSB:alu31.port0
Carry_Out <= Carry_Out.DB_MAX_OUTPUT_PORT_TYPE
Overflow <= ALU_1bit_MSB:alu31.port2
Zero <= nor1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
A_invert => A_invert.IN32
B_negate => B_negate.IN33
Operation[0] => Operation[0].IN32
Operation[1] => Operation[1].IN32


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[1].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[1].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[1].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[2].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[2].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[2].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[3].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[3].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[3].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[4].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[4].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[4].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[5].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[5].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[5].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[6].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[6].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[6].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[7].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[7].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[7].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[8].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[8].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[8].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[9].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[9].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[9].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[11].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[11].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[11].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[12].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[12].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[12].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[13].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[13].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[13].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[14].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[14].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[14].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[15].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[15].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[15].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[16].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[16].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[16].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[17].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[17].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[17].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[18].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[18].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[18].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[19].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[19].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[19].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[20].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[20].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[20].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[21].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[21].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[21].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[22].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[22].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[22].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[23].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[23].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[23].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[24].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[24].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[24].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[25].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[25].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[25].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[26].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[26].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[26].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[27].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[27].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[27].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[28].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[28].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[28].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[29].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[29].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[29].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[30].alu
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[30].alu|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[30].alu|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit_MSB:alu31
Result <= mux_4x1:opMUX.port0
Carry_Out <= adder_1bit:adder.port1
Overflow <= xor1.DB_MAX_OUTPUT_PORT_TYPE
Set <= Set.DB_MAX_OUTPUT_PORT_TYPE
A => A_in.DATAA
A => A_in.DATAB
B => B_in.DATAA
B => B_in.DATAB
A_invert => A_in.OUTPUTSELECT
B_invert => B_in.OUTPUTSELECT
Less => Less.IN1
Carry_In => Carry_In.IN1
Operation[0] => Operation[0].IN1
Operation[1] => Operation[1].IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit_MSB:alu31|adder_1bit:adder
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
A => Sum.IN0
A => C_out.IN0
B => Sum.IN1
B => C_out.IN1
C_in => Sum.IN1
C_in => C_out.IN1


|top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit_MSB:alu31|mux_4x1:opMUX
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE
A => Out.DATAA
B => Out.DATAB
C => Out.DATAA
D => Out.DATAB
Sel[0] => Out.OUTPUTSELECT
Sel[0] => Out.OUTPUTSELECT
Sel[1] => Out.OUTPUTSELECT


|top_level|data_memory:DM
read_data[0] <= read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] => memory.waddr_a[0].DATAIN
address[0] => memory.WADDR
address[0] => memory.RADDR
address[1] => memory.waddr_a[1].DATAIN
address[1] => memory.WADDR1
address[1] => memory.RADDR1
address[2] => memory.waddr_a[2].DATAIN
address[2] => memory.WADDR2
address[2] => memory.RADDR2
address[3] => memory.waddr_a[3].DATAIN
address[3] => memory.WADDR3
address[3] => memory.RADDR3
address[4] => memory.waddr_a[4].DATAIN
address[4] => memory.WADDR4
address[4] => memory.RADDR4
address[5] => memory.waddr_a[5].DATAIN
address[5] => memory.WADDR5
address[5] => memory.RADDR5
address[6] => memory.waddr_a[6].DATAIN
address[6] => memory.WADDR6
address[6] => memory.RADDR6
address[7] => memory.waddr_a[7].DATAIN
address[7] => memory.WADDR7
address[7] => memory.RADDR7
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => memory.data_a[8].DATAIN
write_data[8] => memory.DATAIN8
write_data[9] => memory.data_a[9].DATAIN
write_data[9] => memory.DATAIN9
write_data[10] => memory.data_a[10].DATAIN
write_data[10] => memory.DATAIN10
write_data[11] => memory.data_a[11].DATAIN
write_data[11] => memory.DATAIN11
write_data[12] => memory.data_a[12].DATAIN
write_data[12] => memory.DATAIN12
write_data[13] => memory.data_a[13].DATAIN
write_data[13] => memory.DATAIN13
write_data[14] => memory.data_a[14].DATAIN
write_data[14] => memory.DATAIN14
write_data[15] => memory.data_a[15].DATAIN
write_data[15] => memory.DATAIN15
write_data[16] => memory.data_a[16].DATAIN
write_data[16] => memory.DATAIN16
write_data[17] => memory.data_a[17].DATAIN
write_data[17] => memory.DATAIN17
write_data[18] => memory.data_a[18].DATAIN
write_data[18] => memory.DATAIN18
write_data[19] => memory.data_a[19].DATAIN
write_data[19] => memory.DATAIN19
write_data[20] => memory.data_a[20].DATAIN
write_data[20] => memory.DATAIN20
write_data[21] => memory.data_a[21].DATAIN
write_data[21] => memory.DATAIN21
write_data[22] => memory.data_a[22].DATAIN
write_data[22] => memory.DATAIN22
write_data[23] => memory.data_a[23].DATAIN
write_data[23] => memory.DATAIN23
write_data[24] => memory.data_a[24].DATAIN
write_data[24] => memory.DATAIN24
write_data[25] => memory.data_a[25].DATAIN
write_data[25] => memory.DATAIN25
write_data[26] => memory.data_a[26].DATAIN
write_data[26] => memory.DATAIN26
write_data[27] => memory.data_a[27].DATAIN
write_data[27] => memory.DATAIN27
write_data[28] => memory.data_a[28].DATAIN
write_data[28] => memory.DATAIN28
write_data[29] => memory.data_a[29].DATAIN
write_data[29] => memory.DATAIN29
write_data[30] => memory.data_a[30].DATAIN
write_data[30] => memory.DATAIN30
write_data[31] => memory.data_a[31].DATAIN
write_data[31] => memory.DATAIN31
MemWrite => memory.we_a.DATAIN
MemWrite => read_data[0]~reg0.ENA
MemWrite => read_data[1]~reg0.ENA
MemWrite => read_data[2]~reg0.ENA
MemWrite => read_data[3]~reg0.ENA
MemWrite => read_data[4]~reg0.ENA
MemWrite => read_data[5]~reg0.ENA
MemWrite => read_data[6]~reg0.ENA
MemWrite => read_data[7]~reg0.ENA
MemWrite => read_data[8]~reg0.ENA
MemWrite => read_data[9]~reg0.ENA
MemWrite => read_data[10]~reg0.ENA
MemWrite => read_data[11]~reg0.ENA
MemWrite => read_data[12]~reg0.ENA
MemWrite => read_data[13]~reg0.ENA
MemWrite => read_data[14]~reg0.ENA
MemWrite => read_data[15]~reg0.ENA
MemWrite => read_data[16]~reg0.ENA
MemWrite => read_data[17]~reg0.ENA
MemWrite => read_data[18]~reg0.ENA
MemWrite => read_data[19]~reg0.ENA
MemWrite => read_data[20]~reg0.ENA
MemWrite => read_data[21]~reg0.ENA
MemWrite => read_data[22]~reg0.ENA
MemWrite => read_data[23]~reg0.ENA
MemWrite => read_data[24]~reg0.ENA
MemWrite => read_data[25]~reg0.ENA
MemWrite => read_data[26]~reg0.ENA
MemWrite => read_data[27]~reg0.ENA
MemWrite => read_data[28]~reg0.ENA
MemWrite => read_data[29]~reg0.ENA
MemWrite => read_data[30]~reg0.ENA
MemWrite => read_data[31]~reg0.ENA
MemWrite => memory.WE
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
MemRead => read_data.OUTPUTSELECT
Clk => memory.we_a.CLK
Clk => memory.waddr_a[7].CLK
Clk => memory.waddr_a[6].CLK
Clk => memory.waddr_a[5].CLK
Clk => memory.waddr_a[4].CLK
Clk => memory.waddr_a[3].CLK
Clk => memory.waddr_a[2].CLK
Clk => memory.waddr_a[1].CLK
Clk => memory.waddr_a[0].CLK
Clk => memory.data_a[31].CLK
Clk => memory.data_a[30].CLK
Clk => memory.data_a[29].CLK
Clk => memory.data_a[28].CLK
Clk => memory.data_a[27].CLK
Clk => memory.data_a[26].CLK
Clk => memory.data_a[25].CLK
Clk => memory.data_a[24].CLK
Clk => memory.data_a[23].CLK
Clk => memory.data_a[22].CLK
Clk => memory.data_a[21].CLK
Clk => memory.data_a[20].CLK
Clk => memory.data_a[19].CLK
Clk => memory.data_a[18].CLK
Clk => memory.data_a[17].CLK
Clk => memory.data_a[16].CLK
Clk => memory.data_a[15].CLK
Clk => memory.data_a[14].CLK
Clk => memory.data_a[13].CLK
Clk => memory.data_a[12].CLK
Clk => memory.data_a[11].CLK
Clk => memory.data_a[10].CLK
Clk => memory.data_a[9].CLK
Clk => memory.data_a[8].CLK
Clk => memory.data_a[7].CLK
Clk => memory.data_a[6].CLK
Clk => memory.data_a[5].CLK
Clk => memory.data_a[4].CLK
Clk => memory.data_a[3].CLK
Clk => memory.data_a[2].CLK
Clk => memory.data_a[1].CLK
Clk => memory.data_a[0].CLK
Clk => read_data[0]~reg0.CLK
Clk => read_data[1]~reg0.CLK
Clk => read_data[2]~reg0.CLK
Clk => read_data[3]~reg0.CLK
Clk => read_data[4]~reg0.CLK
Clk => read_data[5]~reg0.CLK
Clk => read_data[6]~reg0.CLK
Clk => read_data[7]~reg0.CLK
Clk => read_data[8]~reg0.CLK
Clk => read_data[9]~reg0.CLK
Clk => read_data[10]~reg0.CLK
Clk => read_data[11]~reg0.CLK
Clk => read_data[12]~reg0.CLK
Clk => read_data[13]~reg0.CLK
Clk => read_data[14]~reg0.CLK
Clk => read_data[15]~reg0.CLK
Clk => read_data[16]~reg0.CLK
Clk => read_data[17]~reg0.CLK
Clk => read_data[18]~reg0.CLK
Clk => read_data[19]~reg0.CLK
Clk => read_data[20]~reg0.CLK
Clk => read_data[21]~reg0.CLK
Clk => read_data[22]~reg0.CLK
Clk => read_data[23]~reg0.CLK
Clk => read_data[24]~reg0.CLK
Clk => read_data[25]~reg0.CLK
Clk => read_data[26]~reg0.CLK
Clk => read_data[27]~reg0.CLK
Clk => read_data[28]~reg0.CLK
Clk => read_data[29]~reg0.CLK
Clk => read_data[30]~reg0.CLK
Clk => read_data[31]~reg0.CLK
Clk => memory.CLK0


