#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct 14 12:48:23 2023
# Process ID: 15324
# Current directory: D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1
# Command line: vivado.exe -log keyboard_driver.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source keyboard_driver.tcl -notrace
# Log file: D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1/keyboard_driver.vdi
# Journal file: D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
source keyboard_driver.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 431.285 ; gain = 162.781
Command: link_design -top keyboard_driver -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc]
WARNING: [Vivado 12-507] No nets matched 'ps2c_IBUF'. [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.srcs/constrs_1/new/zybo_z7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 976.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 980.438 ; gain = 542.172
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.820 . Memory (MB): peak = 991.355 ; gain = 10.918

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 159571739

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.598 ; gain = 469.242

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159571739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1796.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cb27bda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1796.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f263dcac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1796.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f263dcac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1796.961 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e6457b2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1796.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e6457b2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1796.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               3  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1796.961 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e6457b2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1796.961 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 14f240d57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1869.289 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14f240d57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1869.289 ; gain = 72.328

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14f240d57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1869.289 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1869.289 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13af289e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1869.289 ; gain = 888.852
INFO: [runtcl-4] Executing : report_drc -file keyboard_driver_drc_opted.rpt -pb keyboard_driver_drc_opted.pb -rpx keyboard_driver_drc_opted.rpx
Command: report_drc -file keyboard_driver_drc_opted.rpt -pb keyboard_driver_drc_opted.pb -rpx keyboard_driver_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1/keyboard_driver_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1/keyboard_driver_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7cd1126

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1869.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7cd1126

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 1432bd9b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1432bd9b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1432bd9b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.310 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1432bd9b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1432bd9b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1432bd9b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.326 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1858bf697

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1858bf697

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 3 Post Placement Optimization and Clean-Up

Phase 3.1 Post Commit Optimization
Phase 3.1 Post Commit Optimization | Checksum: 1858bf697

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 3.2 Post Placement Cleanup
Phase 3.2 Post Placement Cleanup | Checksum: 1858bf697

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 3.3 Placer Reporting

Phase 3.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 3.3.1 Print Estimated Congestion | Checksum: 1858bf697

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 3.3 Placer Reporting | Checksum: 1858bf697

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 3.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1869.289 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 3 Post Placement Optimization and Clean-Up | Checksum: 1858bf697

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000
Ending Placer Task | Checksum: 14f507cb1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file keyboard_driver_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file keyboard_driver_utilization_placed.rpt -pb keyboard_driver_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file keyboard_driver_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1/keyboard_driver_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1/keyboard_driver_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a909a246 ConstDB: 0 ShapeSum: a646da6b RouteDB: 0
Post Restoration Checksum: NetGraph: 7dbc068b | NumContArr: 4dbc9a92 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: e482f6ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e482f6ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e482f6ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1869.289 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a1593682

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a1593682

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a1593682

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000844595 %
  Global Horizontal Routing Utilization  = 0.00275735 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 144bf803a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 14f507cb1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1869.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file keyboard_driver_drc_routed.rpt -pb keyboard_driver_drc_routed.pb -rpx keyboard_driver_drc_routed.rpx
Command: report_drc -file keyboard_driver_drc_routed.rpt -pb keyboard_driver_drc_routed.pb -rpx keyboard_driver_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1/keyboard_driver_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file keyboard_driver_methodology_drc_routed.rpt -pb keyboard_driver_methodology_drc_routed.pb -rpx keyboard_driver_methodology_drc_routed.rpx
Command: report_methodology -file keyboard_driver_methodology_drc_routed.rpt -pb keyboard_driver_methodology_drc_routed.pb -rpx keyboard_driver_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1/keyboard_driver_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file keyboard_driver_power_routed.rpt -pb keyboard_driver_power_summary_routed.pb -rpx keyboard_driver_power_routed.rpx
Command: report_power -file keyboard_driver_power_routed.rpt -pb keyboard_driver_power_summary_routed.pb -rpx keyboard_driver_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file keyboard_driver_route_status.rpt -pb keyboard_driver_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file keyboard_driver_timing_summary_routed.rpt -pb keyboard_driver_timing_summary_routed.pb -rpx keyboard_driver_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file keyboard_driver_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file keyboard_driver_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file keyboard_driver_bus_skew_routed.rpt -pb keyboard_driver_bus_skew_routed.pb -rpx keyboard_driver_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1883.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/keyboard_memory_led/keyboard_memory_led.runs/impl_1/keyboard_driver_routed.dcp' has been generated.
Command: write_bitstream -force keyboard_driver.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./keyboard_driver.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2352.684 ; gain = 468.699
INFO: [Common 17-206] Exiting Vivado at Sat Oct 14 12:49:40 2023...
