 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 16 15:15:09 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      6
    Unconnected ports (LINT-28)                                     6

Cells                                                               6
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'Adder8_1_DW01_add_1', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Adder8_1_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Adder8_1_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'Adder8_0_DW01_add_1', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Adder8_0_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Adder8_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'Adder8_1', a pin on submodule 'add_1_root_add_20_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'Adder8_1', a pin on submodule 'add_1_root_add_20_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'Adder8_0', a pin on submodule 'add_1_root_add_20_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'Adder8_0', a pin on submodule 'add_1_root_add_20_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'Adder8_1', the same net is connected to more than one pin on submodule 'add_1_root_add_20_2'. (LINT-33)
   Net 'n1' is connected to pins 'A[8]', 'B[8]''.
Warning: In design 'Adder8_0', the same net is connected to more than one pin on submodule 'add_1_root_add_20_2'. (LINT-33)
   Net 'n2' is connected to pins 'A[8]', 'B[8]''.
1
 
****************************************
Report : area
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)
    gtech (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/gtech.db)

Number of ports:                          335
Number of nets:                           644
Number of cells:                          359
Number of combinational cells:            279
Number of sequential cells:                71
Number of macros/black boxes:               0
Number of buf/inv:                         54
Number of references:                       4

Combinational area:                316.000000
Buf/Inv area:                       53.000000
Noncombinational area:             508.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   824.000000
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
1
 
****************************************
Report : design
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)
    gtech (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/gtech.db)

Local Link Library:

    {lsi_10k.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : WCCOM
    Library : lsi_10k
    Process :   1.50
    Temperature :  70.00
    Voltage :   4.75
    Interconnect Model : worst_case_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains unmapped logic. (RPT-7)
1
 
****************************************
Report : cell
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
u10                       Adder8_1                        281.000000
                                                                    h, n
u11                       Adder8_0                        281.000000
                                                                    h, n
u12                       Comparator                      0.000000  d, h, u
u13                       Counter                         262.000000
                                                                    h, n
--------------------------------------------------------------------------------
Total 4 cells                                             824.000000
1
 
****************************************
Report : reference
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
Adder8_0                        281.000000       1    281.000000  h, n
Adder8_1                        281.000000       1    281.000000  h, n
Comparator                        0.000000       1      0.000000  h, u
Counter                         262.000000       1    262.000000  h, n
-----------------------------------------------------------------------------
Total 4 references                                    824.000000
1
 
****************************************
Report : port
        -verbose
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
cin            in      1.0000   0.0000   --      --      --         
clk            in    146.0000   0.0000   --      --      --         
data1[0]       in      4.0000   0.0000   --      --      --         
data1[1]       in      4.0000   0.0000   --      --      --         
data1[2]       in      4.0000   0.0000   --      --      --         
data1[3]       in      4.0000   0.0000   --      --      --         
data1[4]       in      4.0000   0.0000   --      --      --         
data1[5]       in      4.0000   0.0000   --      --      --         
data1[6]       in      4.0000   0.0000   --      --      --         
data1[7]       in      4.0000   0.0000   --      --      --         
data1[8]       in      4.0000   0.0000   --      --      --         
data1[9]       in      4.0000   0.0000   --      --      --         
data1[10]      in      4.0000   0.0000   --      --      --         
data1[11]      in      3.0000   0.0000   --      --      --         
data1[12]      in     18.0000   0.0000   --      --      --         
data1[13]      in     18.0000   0.0000   --      --      --         
data1[14]      in     18.0000   0.0000   --      --      --         
data1[15]      in     18.0000   0.0000   --      --      --         
data2[0]       in      6.0000   0.0000   --      --      --         
data2[1]       in      6.0000   0.0000   --      --      --         
data2[2]       in      6.0000   0.0000   --      --      --         
data2[3]       in      6.0000   0.0000   --      --      --         
data2[4]       in      6.0000   0.0000   --      --      --         
data2[5]       in      6.0000   0.0000   --      --      --         
data2[6]       in      4.0000   0.0000   --      --      --         
data2[7]       in      4.0000   0.0000   --      --      --         
data2[8]       in      4.0000   0.0000   --      --      --         
data2[9]       in      4.0000   0.0000   --      --      --         
data2[10]      in      4.0000   0.0000   --      --      --         
data2[11]      in      6.0000   0.0000   --      --      --         
data2[12]      in      4.0000   0.0000   --      --      --         
data2[13]      in      4.0000   0.0000   --      --      --         
data2[14]      in      6.0000   0.0000   --      --      --         
data2[15]      in      4.0000   0.0000   --      --      --         
rst            in      0.0000   0.0000   --      --      --         
start          in      0.0000   0.0000   --      --      --         
cnt[0]         out     1.0000   0.0000   --      --      --         
cnt[1]         out     1.0000   0.0000   --      --      --         
cnt[2]         out     1.0000   0.0000   --      --      --         
cnt[3]         out     1.0000   0.0000   --      --      --         
cnt[4]         out     1.0000   0.0000   --      --      --         
cnt[5]         out     1.0000   0.0000   --      --      --         
cnt[6]         out     1.0000   0.0000   --      --      --         
cnt[7]         out     1.0000   0.0000   --      --      --         
cnt[8]         out     1.0000   0.0000   --      --      --         
cnt[9]         out     1.0000   0.0000   --      --      --         
cnt[10]        out     1.0000   0.0000   --      --      --         
cnt[11]        out     1.0000   0.0000   --      --      --         
cnt[12]        out     1.0000   0.0000   --      --      --         
cnt[13]        out     1.0000   0.0000   --      --      --         
cnt[14]        out     1.0000   0.0000   --      --      --         
cnt[15]        out     1.0000   0.0000   --      --      --         
comp_out       out     1.5000   0.0000   --      --      --         
cout           out     1.5000   0.0000   --      --      --         
s[0]           out     2.5000   0.0000   --      --      --         
s[1]           out     3.0000   0.0000   --      --      --         
s[2]           out     3.0000   0.0000   --      --      --         
s[3]           out     3.5000   0.0000   --      --      --         
s[4]           out     2.5000   0.0000   --      --      --         
s[5]           out     2.5000   0.0000   --      --      --         
s[6]           out     3.5000   0.0000   --      --      --         
s[7]           out     3.0000   0.0000   --      --      --         
s[8]           out     3.0000   0.0000   --      --      --         
s[9]           out     3.0000   0.0000   --      --      --         
s[10]          out     3.5000   0.0000   --      --      --         
s[11]          out     2.5000   0.0000   --      --      --         
s[12]          out     2.5000   0.0000   --      --      --         
s[13]          out     2.5000   0.0000   --      --      --         
s[14]          out     2.5000   0.0000   --      --      --         
s[15]          out     4.5000   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
cin                2      --              --              --        -- 
clk              147      --              --              --        -- 
data1[0]           4      --              --              --        -- 
data1[1]           4      --              --              --        -- 
data1[2]           4      --              --              --        -- 
data1[3]           4      --              --              --        -- 
data1[4]           4      --              --              --        -- 
data1[5]           4      --              --              --        -- 
data1[6]           4      --              --              --        -- 
data1[7]           4      --              --              --        -- 
data1[8]           4      --              --              --        -- 
data1[9]           4      --              --              --        -- 
data1[10]          4      --              --              --        -- 
data1[11]          4      --              --              --        -- 
data1[12]         19      --              --              --        -- 
data1[13]         19      --              --              --        -- 
data1[14]         19      --              --              --        -- 
data1[15]         19      --              --              --        -- 
data2[0]           4      --              --              --        -- 
data2[1]           4      --              --              --        -- 
data2[2]           4      --              --              --        -- 
data2[3]           4      --              --              --        -- 
data2[4]           4      --              --              --        -- 
data2[5]           4      --              --              --        -- 
data2[6]           4      --              --              --        -- 
data2[7]           4      --              --              --        -- 
data2[8]           4      --              --              --        -- 
data2[9]           4      --              --              --        -- 
data2[10]          4      --              --              --        -- 
data2[11]          4      --              --              --        -- 
data2[12]          4      --              --              --        -- 
data2[13]          4      --              --              --        -- 
data2[14]          4      --              --              --        -- 
data2[15]          4      --              --              --        -- 
rst                1      --              --              --        -- 
start              1      --              --              --        -- 
cnt[0]             1      --              --              --        -- 
cnt[1]             1      --              --              --        -- 
cnt[2]             1      --              --              --        -- 
cnt[3]             1      --              --              --        -- 
cnt[4]             1      --              --              --        -- 
cnt[5]             1      --              --              --        -- 
cnt[6]             1      --              --              --        -- 
cnt[7]             1      --              --              --        -- 
cnt[8]             1      --              --              --        -- 
cnt[9]             1      --              --              --        -- 
cnt[10]            1      --              --              --        -- 
cnt[11]            1      --              --              --        -- 
cnt[12]            1      --              --              --        -- 
cnt[13]            1      --              --              --        -- 
cnt[14]            1      --              --              --        -- 
cnt[15]            1      --              --              --        -- 
comp_out           1      --              --              --        -- 
cout               1      --              --              --        -- 
s[0]               2      --              --              --        -- 
s[1]               2      --              --              --        -- 
s[2]               3      --              --              --        -- 
s[3]               3      --              --              --        -- 
s[4]               2      --              --              --        -- 
s[5]               2      --              --              --        -- 
s[6]               3      --              --              --        -- 
s[7]               3      --              --              --        -- 
s[8]               3      --              --              --        -- 
s[9]               3      --              --              --        -- 
s[10]              3      --              --              --        -- 
s[11]              2      --              --              --        -- 
s[12]              2      --              --              --        -- 
s[13]              2      --              --              --        -- 
s[14]              2      --              --              --        -- 
s[15]              3      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
cin           1.20    1.20    1.20    1.20  clk       --    
clk           1.20    --      1.20    --    clk       --    
              --      1.20    --      1.20  clk(f)          
data1[0]      1.20    1.20    1.20    1.20  clk       --    
data1[1]      1.20    1.20    1.20    1.20  clk       --    
data1[2]      1.20    1.20    1.20    1.20  clk       --    
data1[3]      1.20    1.20    1.20    1.20  clk       --    
data1[4]      1.20    1.20    1.20    1.20  clk       --    
data1[5]      1.20    1.20    1.20    1.20  clk       --    
data1[6]      1.20    1.20    1.20    1.20  clk       --    
data1[7]      1.20    1.20    1.20    1.20  clk       --    
data1[8]      1.20    1.20    1.20    1.20  clk       --    
data1[9]      1.20    1.20    1.20    1.20  clk       --    
data1[10]     1.20    1.20    1.20    1.20  clk       --    
data1[11]     1.20    1.20    1.20    1.20  clk       --    
data1[12]     1.20    1.20    1.20    1.20  clk       --    
data1[13]     1.20    1.20    1.20    1.20  clk       --    
data1[14]     1.20    1.20    1.20    1.20  clk       --    
data1[15]     1.20    1.20    1.20    1.20  clk       --    
data2[0]      1.20    1.20    1.20    1.20  clk       --    
data2[1]      1.20    1.20    1.20    1.20  clk       --    
data2[2]      1.20    1.20    1.20    1.20  clk       --    
data2[3]      1.20    1.20    1.20    1.20  clk       --    
data2[4]      1.20    1.20    1.20    1.20  clk       --    
data2[5]      1.20    1.20    1.20    1.20  clk       --    
data2[6]      1.20    1.20    1.20    1.20  clk       --    
data2[7]      1.20    1.20    1.20    1.20  clk       --    
data2[8]      1.20    1.20    1.20    1.20  clk       --    
data2[9]      1.20    1.20    1.20    1.20  clk       --    
data2[10]     1.20    1.20    1.20    1.20  clk       --    
data2[11]     1.20    1.20    1.20    1.20  clk       --    
data2[12]     1.20    1.20    1.20    1.20  clk       --    
data2[13]     1.20    1.20    1.20    1.20  clk       --    
data2[14]     1.20    1.20    1.20    1.20  clk       --    
data2[15]     1.20    1.20    1.20    1.20  clk       --    
rst           1.20    1.20    1.20    1.20  clk       --    
start         1.20    1.20    1.20    1.20  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
cin          IV                 IV                   -- /  --     n,N
clk          IV/  --            IV/  --              -- /  --     n,N
data1[0]     IV                 IV                   -- /  --     n,N
data1[1]     IV                 IV                   -- /  --     n,N
data1[2]     IV                 IV                   -- /  --     n,N
data1[3]     IV                 IV                   -- /  --     n,N
data1[4]     IV                 IV                   -- /  --     n,N
data1[5]     IV                 IV                   -- /  --     n,N
data1[6]     IV                 IV                   -- /  --     n,N
data1[7]     IV                 IV                   -- /  --     n,N
data1[8]     IV                 IV                   -- /  --     n,N
data1[9]     IV                 IV                   -- /  --     n,N
data1[10]    IV                 IV                   -- /  --     n,N
data1[11]    IV                 IV                   -- /  --     n,N
data1[12]    IV                 IV                   -- /  --     n,N
data1[13]    IV                 IV                   -- /  --     n,N
data1[14]    IV                 IV                   -- /  --     n,N
data1[15]    IV                 IV                   -- /  --     n,N
data2[0]     IV                 IV                   -- /  --     n,N
data2[1]     IV                 IV                   -- /  --     n,N
data2[2]     IV                 IV                   -- /  --     n,N
data2[3]     IV                 IV                   -- /  --     n,N
data2[4]     IV                 IV                   -- /  --     n,N
data2[5]     IV                 IV                   -- /  --     n,N
data2[6]     IV                 IV                   -- /  --     n,N
data2[7]     IV                 IV                   -- /  --     n,N
data2[8]     IV                 IV                   -- /  --     n,N
data2[9]     IV                 IV                   -- /  --     n,N
data2[10]    IV                 IV                   -- /  --     n,N
data2[11]    IV                 IV                   -- /  --     n,N
data2[12]    IV                 IV                   -- /  --     n,N
data2[13]    IV                 IV                   -- /  --     n,N
data2[14]    IV                 IV                   -- /  --     n,N
data2[15]    IV                 IV                   -- /  --     n,N
rst          IV                 IV                   -- /  --     n,N
start        IV                 IV                   -- /  --     n,N


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
cin           --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
data1[0]      --      --     --      --     --      --     --     --        -- 
data1[1]      --      --     --      --     --      --     --     --        -- 
data1[2]      --      --     --      --     --      --     --     --        -- 
data1[3]      --      --     --      --     --      --     --     --        -- 
data1[4]      --      --     --      --     --      --     --     --        -- 
data1[5]      --      --     --      --     --      --     --     --        -- 
data1[6]      --      --     --      --     --      --     --     --        -- 
data1[7]      --      --     --      --     --      --     --     --        -- 
data1[8]      --      --     --      --     --      --     --     --        -- 
data1[9]      --      --     --      --     --      --     --     --        -- 
data1[10]     --      --     --      --     --      --     --     --        -- 
data1[11]     --      --     --      --     --      --     --     --        -- 
data1[12]     --      --     --      --     --      --     --     --        -- 
data1[13]     --      --     --      --     --      --     --     --        -- 
data1[14]     --      --     --      --     --      --     --     --        -- 
data1[15]     --      --     --      --     --      --     --     --        -- 
data2[0]      --      --     --      --     --      --     --     --        -- 
data2[1]      --      --     --      --     --      --     --     --        -- 
data2[2]      --      --     --      --     --      --     --     --        -- 
data2[3]      --      --     --      --     --      --     --     --        -- 
data2[4]      --      --     --      --     --      --     --     --        -- 
data2[5]      --      --     --      --     --      --     --     --        -- 
data2[6]      --      --     --      --     --      --     --     --        -- 
data2[7]      --      --     --      --     --      --     --     --        -- 
data2[8]      --      --     --      --     --      --     --     --        -- 
data2[9]      --      --     --      --     --      --     --     --        -- 
data2[10]     --      --     --      --     --      --     --     --        -- 
data2[11]     --      --     --      --     --      --     --     --        -- 
data2[12]     --      --     --      --     --      --     --     --        -- 
data2[13]     --      --     --      --     --      --     --     --        -- 
data2[14]     --      --     --      --     --      --     --     --        -- 
data2[15]     --      --     --      --     --      --     --     --        -- 
rst           --      --     --      --     --      --     --     --        -- 
start         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
cin           --      --      --      -- 
clk           --      --      --      -- 
data1[0]      --      --      --      -- 
data1[1]      --      --      --      -- 
data1[2]      --      --      --      -- 
data1[3]      --      --      --      -- 
data1[4]      --      --      --      -- 
data1[5]      --      --      --      -- 
data1[6]      --      --      --      -- 
data1[7]      --      --      --      -- 
data1[8]      --      --      --      -- 
data1[9]      --      --      --      -- 
data1[10]     --      --      --      -- 
data1[11]     --      --      --      -- 
data1[12]     --      --      --      -- 
data1[13]     --      --      --      -- 
data1[14]     --      --      --      -- 
data1[15]     --      --      --      -- 
data2[0]      --      --      --      -- 
data2[1]      --      --      --      -- 
data2[2]      --      --      --      -- 
data2[3]      --      --      --      -- 
data2[4]      --      --      --      -- 
data2[5]      --      --      --      -- 
data2[6]      --      --      --      -- 
data2[7]      --      --      --      -- 
data2[8]      --      --      --      -- 
data2[9]      --      --      --      -- 
data2[10]     --      --      --      -- 
data2[11]     --      --      --      -- 
data2[12]     --      --      --      -- 
data2[13]     --      --      --      -- 
data2[14]     --      --      --      -- 
data2[15]     --      --      --      -- 
rst           --      --      --      -- 
start         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
cnt[0]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[1]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[2]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[3]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[4]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[5]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[6]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[7]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[8]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[9]        3.85    4.00    3.85    4.00  clk       0.00  
cnt[10]       3.85    4.00    3.85    4.00  clk       0.00  
cnt[11]       3.85    4.00    3.85    4.00  clk       0.00  
cnt[12]       3.85    4.00    3.85    4.00  clk       0.00  
cnt[13]       3.85    4.00    3.85    4.00  clk       0.00  
cnt[14]       3.85    4.00    3.85    4.00  clk       0.00  
cnt[15]       3.85    4.00    3.85    4.00  clk       0.00  
comp_out      1.50    1.50    1.50    1.50  clk       0.00  
cout          1.50    1.50    1.50    1.50  clk       0.00  
s[0]          3.85    4.00   13.24   12.94  clk       0.00  
s[1]          3.85    4.00   13.09   13.27  clk       0.00  
s[2]          3.85    4.00   10.56   12.07  clk       0.00  
s[3]          3.85    4.00   10.64   12.07  clk       0.00  
s[4]          3.85    4.00   13.19   12.40  clk       0.00  
s[5]          3.85    4.00   13.19   12.40  clk       0.00  
s[6]          3.85    4.00   10.64   10.76  clk       0.00  
s[7]          3.85    4.00   11.92   10.60  clk       0.00  
s[8]          3.85    4.00   11.92   10.60  clk       0.00  
s[9]          3.85    4.00   11.80   10.10  clk       0.00  
s[10]         3.85    4.00   11.51   11.35  clk       0.00  
s[11]         3.85    4.00   12.22   11.49  clk       0.00  
s[12]         3.85    4.00   12.22   11.28  clk       0.00  
s[13]         3.85    4.00    9.37    9.52  clk       0.00  
s[14]         3.85    4.00    7.30    5.99  clk       0.00  
s[15]         3.48    3.91    8.62    6.58  clk       0.00  

1
 
****************************************
Report : net
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************


Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top


Attributes:
   dr - drc disabled

Net                 Fanout     Fanin      Load   Resistance    Pins   Attributes
--------------------------------------------------------------------------------
cin                      1         1      2.00         0.00       2   
clk                     68         1    214.00         0.00      69   dr
cnt[0]                   4         1      2.00         0.00       5   
cnt[1]                   4         1      2.00         0.00       5   
cnt[2]                   4         1      2.00         0.00       5   
cnt[3]                   4         1      2.00         0.00       5   
cnt[4]                   4         1      2.00         0.00       5   
cnt[5]                   4         1      2.00         0.00       5   
cnt[6]                   4         1      2.00         0.00       5   
cnt[7]                   4         1      2.00         0.00       5   
cnt[8]                   4         1      2.00         0.00       5   
cnt[9]                   4         1      2.00         0.00       5   
cnt[10]                  4         1      2.00         0.00       5   
cnt[11]                  4         1      2.00         0.00       5   
cnt[12]                  4         1      2.00         0.00       5   
cnt[13]                  4         1      2.00         0.00       5   
cnt[14]                  4         1      2.00         0.00       5   
cnt[15]                  4         1      2.00         0.00       5   
co                       1         1      1.00         0.00       2   
comp_out                 2         1      1.50         0.00       3   
cout                     1         1      1.50         0.00       2   
data1[0]                 1         1      5.00         0.00       2   
data1[1]                 1         1      5.00         0.00       2   
data1[2]                 1         1      5.00         0.00       2   
data1[3]                 1         1      5.00         0.00       2   
data1[4]                 1         1      5.00         0.00       2   
data1[5]                 1         1      5.00         0.00       2   
data1[6]                 1         1      5.00         0.00       2   
data1[7]                 1         1      5.00         0.00       2   
data1[8]                 1         1      5.00         0.00       2   
data1[9]                 1         1      5.00         0.00       2   
data1[10]                1         1      5.00         0.00       2   
data1[11]                1         1      4.00         0.00       2   
data1[12]                1         1     19.00         0.00       2   
data1[13]                1         1     19.00         0.00       2   
data1[14]                1         1     19.00         0.00       2   
data1[15]                1         1     19.00         0.00       2   
data2[0]                 1         1      7.00         0.00       2   
data2[1]                 1         1      7.00         0.00       2   
data2[2]                 1         1      7.00         0.00       2   
data2[3]                 1         1      7.00         0.00       2   
data2[4]                 1         1      7.00         0.00       2   
data2[5]                 1         1      7.00         0.00       2   
data2[6]                 1         1      5.00         0.00       2   
data2[7]                 1         1      5.00         0.00       2   
data2[8]                 1         1      5.00         0.00       2   
data2[9]                 1         1      5.00         0.00       2   
data2[10]                1         1      5.00         0.00       2   
data2[11]                1         1      7.00         0.00       2   
data2[12]                1         1      5.00         0.00       2   
data2[13]                1         1      5.00         0.00       2   
data2[14]                1         1      7.00         0.00       2   
data2[15]                1         1      5.00         0.00       2   
rst                      1         1      1.50         0.00       2   
s[0]                     3         1      2.50         0.00       4   
s[1]                     3         1      3.00         0.00       4   
s[2]                     3         1      3.00         0.00       4   
s[3]                     3         1      3.50         0.00       4   
s[4]                     3         1      2.50         0.00       4   
s[5]                     3         1      2.50         0.00       4   
s[6]                     3         1      3.50         0.00       4   
s[7]                     3         1      3.00         0.00       4   
s[8]                     3         1      3.00         0.00       4   
s[9]                     3         1      3.00         0.00       4   
s[10]                    3         1      3.50         0.00       4   
s[11]                    3         1      2.50         0.00       4   
s[12]                    3         1      2.50         0.00       4   
s[13]                    3         1      2.50         0.00       4   
s[14]                    3         1      2.50         0.00       4   
s[15]                    3         1      4.50         0.00       4   
start                    1         1      2.00         0.00       2   
--------------------------------------------------------------------------------
Total 71 nets          219        71    534.00         0.00     290
Maximum                 68         1    214.00         0.00      69
Average               3.08      1.00      7.52         0.00    4.08
1
 
****************************************
Report : compile_options
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
CascadeMod                               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled

Comparator                               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

Adder8_1                                 flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

Adder8_1_DW01_add_1                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

Adder8_0                                 flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

Adder8_0_DW01_add_1                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

Counter                                  flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

Counter_DW01_inc_1                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************


    Design: CascadeMod

    max_area               0.00
  - Current Area         824.00
  ------------------------------
    Slack               -824.00  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay max
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
u10/sout_reg[7]/D (FD1)            16.01 f           18.75         2.74
u11/sout_reg[7]/D (FD1)            16.01 f           18.75         2.74
u13/count_reg[11]/D (FD2)          15.27 f           18.70         3.43
s[1] (out)                          2.85 f            6.28         3.44
s[0] (out)                          2.71 r            6.31         3.60
s[5] (out)                          2.71 r            6.36         3.65
s[4] (out)                          2.71 r            6.36         3.65
u13/count_reg[13]/D (FD2)          14.97 f           18.70         3.73
u10/cout_reg/D (FD1)               14.48 r           18.75         4.27
u11/cout_reg/D (FD1)               14.48 r           18.75         4.27
u10/sout_reg[6]/D (FD1)            14.42 f           18.75         4.33
u11/sout_reg[6]/D (FD1)            14.42 f           18.75         4.33
s[3] (out)                          2.89 f            7.48         4.58
s[12] (out)                         2.71 r            7.33         4.62
s[11] (out)                         2.71 r            7.33         4.62
s[2] (out)                          2.85 f            7.48         4.63
s[8] (out)                          2.85 r            7.63         4.78
s[7] (out)                          2.85 r            7.63         4.78
s[9] (out)                          2.85 r            7.75         4.91
s[10] (out)                         2.98 r            8.04         5.06
u13/count_reg[10]/D (FD2)          13.51 f           18.70         5.19
u13/count_reg[7]/D (FD2)           13.39 f           18.70         5.31
u13/count_reg[12]/D (FD2)          13.21 f           18.70         5.49
u10/sout_reg[5]/D (FD1)            13.10 f           18.75         5.65
u11/sout_reg[5]/D (FD1)            13.10 f           18.75         5.65
u10/sout_reg[3]/D (FD1)            13.09 f           18.75         5.66
u11/sout_reg[3]/D (FD1)            13.09 f           18.75         5.66
u13/count_reg[15]/D (FD2)          13.01 f           18.70         5.69
u13/count_reg[14]/D (FD2)          12.82 f           18.70         5.88
u13/count_reg[9]/D (FD2)           12.82 f           18.70         5.88
s[6] (out)                          2.89 f            8.79         5.89
u13/count_reg[6]/D (FD2)           11.98 f           18.70         6.72
u13/count_reg[5]/D (FD2)           11.96 f           18.70         6.74
s[13] (out)                         2.80 f           10.03         7.23
u10/sout_reg[4]/D (FD1)            11.51 f           18.75         7.24
u11/sout_reg[4]/D (FD1)            11.51 f           18.75         7.24
u10/sout_reg[2]/D (FD1)            11.50 f           18.75         7.25
u11/sout_reg[2]/D (FD1)            11.50 f           18.75         7.25
s[15] (out)                         3.25 r           10.93         7.67
u13/count_reg[8]/D (FD2)           10.79 f           18.70         7.91
u13/count_reg[3]/D (FD2)           10.63 f           18.70         8.07
u13/count_reg[4]/D (FD2)            9.97 f           18.70         8.73
u10/sout_reg[1]/D (FD1)             9.65 f           18.75         9.10
u11/sout_reg[1]/D (FD1)             9.65 f           18.75         9.10
s[14] (out)                         2.71 r           12.25         9.54
u13/count_reg[2]/D (FD2)            8.64 f           18.70        10.06
u13/count_reg[1]/D (FD2)            8.08 f           18.70        10.62
u10/sout_reg[0]/D (FD1)             7.72 f           18.75        11.03
u11/sout_reg[0]/D (FD1)             7.72 f           18.75        11.03
u13/count_reg[0]/D (FD2)            6.34 f           18.70        12.36
u11/ain_tmp_reg[7]/D (FD1)          6.31 r           18.75        12.44
u11/ain_tmp_reg[6]/D (FD1)          6.31 r           18.75        12.44
u11/ain_tmp_reg[5]/D (FD1)          6.31 r           18.75        12.44
u11/ain_tmp_reg[4]/D (FD1)          6.31 r           18.75        12.44
cnt[15] (out)                       2.75 f           15.55        12.81
cnt[14] (out)                       2.75 f           15.55        12.81
cnt[13] (out)                       2.75 f           15.55        12.81
cnt[12] (out)                       2.75 f           15.55        12.81
cnt[11] (out)                       2.75 f           15.55        12.81
cnt[10] (out)                       2.75 f           15.55        12.81
cnt[9] (out)                        2.75 f           15.55        12.81
cnt[8] (out)                        2.75 f           15.55        12.81
cnt[7] (out)                        2.75 f           15.55        12.81
cnt[6] (out)                        2.75 f           15.55        12.81
cnt[5] (out)                        2.75 f           15.55        12.81
cnt[4] (out)                        2.75 f           15.55        12.81
cnt[3] (out)                        2.75 f           15.55        12.81
cnt[2] (out)                        2.75 f           15.55        12.81
cnt[1] (out)                        2.75 f           15.55        12.81
cnt[0] (out)                        2.75 f           15.55        12.81
comp_out (out)                      3.25 r           18.05        14.80
cout (out)                          2.70 f           18.05        15.35
u10/bin_tmp_reg[5]/D (FD1)          3.08 r           18.75        15.67
u10/bin_tmp_reg[4]/D (FD1)          3.08 r           18.75        15.67
u10/bin_tmp_reg[3]/D (FD1)          3.08 r           18.75        15.67
u10/bin_tmp_reg[2]/D (FD1)          3.08 r           18.75        15.67
u10/bin_tmp_reg[1]/D (FD1)          3.08 r           18.75        15.67
u10/bin_tmp_reg[0]/D (FD1)          3.08 r           18.75        15.67
u11/bin_tmp_reg[6]/D (FD1)          3.08 r           18.75        15.67
u11/bin_tmp_reg[3]/D (FD1)          3.08 r           18.75        15.67
u11/cin_tmp_reg/D (FD1)             2.65 f           18.75        16.10
u10/ain_tmp_reg[7]/D (FD1)          2.54 r           18.75        16.21
u10/ain_tmp_reg[6]/D (FD1)          2.54 r           18.75        16.21
u10/bin_tmp_reg[7]/D (FD1)          2.54 r           18.75        16.21
u10/bin_tmp_reg[6]/D (FD1)          2.54 r           18.75        16.21
u10/ain_tmp_reg[5]/D (FD1)          2.54 r           18.75        16.21
u10/ain_tmp_reg[4]/D (FD1)          2.54 r           18.75        16.21
u10/ain_tmp_reg[3]/D (FD1)          2.54 r           18.75        16.21
u10/ain_tmp_reg[2]/D (FD1)          2.54 r           18.75        16.21
u10/ain_tmp_reg[1]/D (FD1)          2.54 r           18.75        16.21
u10/ain_tmp_reg[0]/D (FD1)          2.54 r           18.75        16.21
u11/bin_tmp_reg[7]/D (FD1)          2.54 r           18.75        16.21
u11/bin_tmp_reg[5]/D (FD1)          2.54 r           18.75        16.21
u11/bin_tmp_reg[4]/D (FD1)          2.54 r           18.75        16.21
u11/ain_tmp_reg[2]/D (FD1)          2.54 r           18.75        16.21
u11/ain_tmp_reg[1]/D (FD1)          2.54 r           18.75        16.21
u11/ain_tmp_reg[0]/D (FD1)          2.54 r           18.75        16.21
u11/bin_tmp_reg[2]/D (FD1)          2.54 r           18.75        16.21
u11/bin_tmp_reg[1]/D (FD1)          2.54 r           18.75        16.21
u11/bin_tmp_reg[0]/D (FD1)          2.54 r           18.75        16.21
u11/ain_tmp_reg[3]/D (FD1)          2.28 r           18.75        16.47
u10/cin_tmp_reg/D (FD1)             1.74 r           18.75        17.01

1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 15
Design : CascadeMod
Version: K-2015.06
Date   : Wed Sep 16 15:15:09 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: u10/bin_tmp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u10/sout_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u10/bin_tmp_reg[1]/CP (FD1)                             0.00       0.00 r
  u10/bin_tmp_reg[1]/Q (FD1)                              2.85       2.85 r
  u10/add_1_root_add_20_2/B[1] (Adder8_1_DW01_add_1)      0.00       2.85 r
  u10/add_1_root_add_20_2/U36/Z (IVP)                     0.36       3.21 f
  u10/add_1_root_add_20_2/U35/Z (ND2)                     1.96       5.16 r
  u10/add_1_root_add_20_2/U44/Z (ND5)                     2.25       7.42 f
  u10/add_1_root_add_20_2/U41/Z (ND4)                     2.00       9.42 r
  u10/add_1_root_add_20_2/U4/Z (ND3)                      0.90      10.32 f
  u10/add_1_root_add_20_2/U2/Z (ND3)                      2.00      12.32 r
  u10/add_1_root_add_20_2/U8/Z (ND2)                      0.40      12.72 f
  u10/add_1_root_add_20_2/U7/Z (ND2)                      1.19      13.91 r
  u10/add_1_root_add_20_2/U6/Z (EO)                       2.10      16.01 f
  u10/add_1_root_add_20_2/SUM[7] (Adder8_1_DW01_add_1)
                                                          0.00      16.01 f
  u10/sout_reg[7]/D (FD1)                                 0.00      16.01 f
  data arrival time                                                 16.01

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  u10/sout_reg[7]/CP (FD1)                                0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -16.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.74


  Startpoint: u11/bin_tmp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u11/sout_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u11/bin_tmp_reg[1]/CP (FD1)                             0.00       0.00 r
  u11/bin_tmp_reg[1]/Q (FD1)                              2.85       2.85 r
  u11/add_1_root_add_20_2/B[1] (Adder8_0_DW01_add_1)      0.00       2.85 r
  u11/add_1_root_add_20_2/U36/Z (IVP)                     0.36       3.21 f
  u11/add_1_root_add_20_2/U35/Z (ND2)                     1.96       5.16 r
  u11/add_1_root_add_20_2/U44/Z (ND5)                     2.25       7.42 f
  u11/add_1_root_add_20_2/U41/Z (ND4)                     2.00       9.42 r
  u11/add_1_root_add_20_2/U4/Z (ND3)                      0.90      10.32 f
  u11/add_1_root_add_20_2/U2/Z (ND3)                      2.00      12.32 r
  u11/add_1_root_add_20_2/U8/Z (ND2)                      0.40      12.72 f
  u11/add_1_root_add_20_2/U7/Z (ND2)                      1.19      13.91 r
  u11/add_1_root_add_20_2/U6/Z (EO)                       2.10      16.01 f
  u11/add_1_root_add_20_2/SUM[7] (Adder8_0_DW01_add_1)
                                                          0.00      16.01 f
  u11/sout_reg[7]/D (FD1)                                 0.00      16.01 f
  data arrival time                                                 16.01

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  u11/sout_reg[7]/CP (FD1)                                0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -16.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.74


  Startpoint: start (input port clocked by clk)
  Endpoint: u13/count_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.20       1.20 r
  start (in)                                              0.54       1.74 r
  u13/start (Counter)                                     0.00       1.74 r
  u13/U3/Z (IVP)                                          1.29       3.02 f
  u13/U20/Z (AN2P)                                        2.02       5.04 f
  u13/add_26_aco/A[0] (Counter_DW01_inc_1)                0.00       5.04 f
  u13/add_26_aco/U8/Z (ND2)                               1.19       6.23 r
  u13/add_26_aco/U5/Z (NR2)                               0.58       6.80 f
  u13/add_26_aco/U3/Z (ND2)                               1.83       8.63 r
  u13/add_26_aco/U49/Z (IVA)                              0.90       9.54 f
  u13/add_26_aco/U7/Z (ND3)                               1.87      11.41 r
  u13/add_26_aco/U48/Z (IVA)                              0.58      11.98 f
  u13/add_26_aco/U47/Z (ND2)                              1.19      13.17 r
  u13/add_26_aco/U9/Z (EN)                                2.10      15.27 f
  u13/add_26_aco/SUM[11] (Counter_DW01_inc_1)             0.00      15.27 f
  u13/count_reg[11]/D (FD2)                               0.00      15.27 f
  data arrival time                                                 15.27

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  u13/count_reg[11]/CP (FD2)                              0.00      19.55 r
  library setup time                                     -0.85      18.70
  data required time                                                18.70
  --------------------------------------------------------------------------
  data required time                                                18.70
  data arrival time                                                -15.27
  --------------------------------------------------------------------------
  slack (MET)                                                        3.43


  Startpoint: u10/sout_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u10/sout_reg[1]/CP (FD1)                 0.00       0.00 r
  u10/sout_reg[1]/Q (FD1)                  2.85       2.85 f
  u10/sout[1] (Adder8_1)                   0.00       2.85 f
  s[1] (out)                               0.00       2.85 f
  data arrival time                                   2.85

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                  -13.27       6.28
  data required time                                  6.28
  -----------------------------------------------------------
  data required time                                  6.28
  data arrival time                                  -2.85
  -----------------------------------------------------------
  slack (MET)                                         3.44


  Startpoint: u10/sout_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u10/sout_reg[0]/CP (FD1)                 0.00       0.00 r
  u10/sout_reg[0]/Q (FD1)                  2.71       2.71 r
  u10/sout[0] (Adder8_1)                   0.00       2.71 r
  s[0] (out)                               0.00       2.71 r
  data arrival time                                   2.71

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                  -13.24       6.31
  data required time                                  6.31
  -----------------------------------------------------------
  data required time                                  6.31
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         3.60


  Startpoint: u10/sout_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u10/sout_reg[5]/CP (FD1)                 0.00       0.00 r
  u10/sout_reg[5]/Q (FD1)                  2.71       2.71 r
  u10/sout[5] (Adder8_1)                   0.00       2.71 r
  s[5] (out)                               0.00       2.71 r
  data arrival time                                   2.71

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                  -13.19       6.36
  data required time                                  6.36
  -----------------------------------------------------------
  data required time                                  6.36
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: u10/sout_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u10/sout_reg[4]/CP (FD1)                 0.00       0.00 r
  u10/sout_reg[4]/Q (FD1)                  2.71       2.71 r
  u10/sout[4] (Adder8_1)                   0.00       2.71 r
  s[4] (out)                               0.00       2.71 r
  data arrival time                                   2.71

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                  -13.19       6.36
  data required time                                  6.36
  -----------------------------------------------------------
  data required time                                  6.36
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: start (input port clocked by clk)
  Endpoint: u13/count_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.20       1.20 r
  start (in)                                              0.54       1.74 r
  u13/start (Counter)                                     0.00       1.74 r
  u13/U3/Z (IVP)                                          1.29       3.02 f
  u13/U20/Z (AN2P)                                        2.02       5.04 f
  u13/add_26_aco/A[0] (Counter_DW01_inc_1)                0.00       5.04 f
  u13/add_26_aco/U8/Z (ND2)                               1.19       6.23 r
  u13/add_26_aco/U5/Z (NR2)                               0.58       6.80 f
  u13/add_26_aco/U3/Z (ND2)                               1.83       8.63 r
  u13/add_26_aco/U49/Z (IVA)                              0.90       9.54 f
  u13/add_26_aco/U2/Z (ND2)                               1.57      11.11 r
  u13/add_26_aco/U45/Z (IVA)                              0.58      11.69 f
  u13/add_26_aco/U44/Z (ND2)                              1.19      12.88 r
  u13/add_26_aco/U12/Z (EN)                               2.10      14.97 f
  u13/add_26_aco/SUM[13] (Counter_DW01_inc_1)             0.00      14.97 f
  u13/count_reg[13]/D (FD2)                               0.00      14.97 f
  data arrival time                                                 14.97

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  u13/count_reg[13]/CP (FD2)                              0.00      19.55 r
  library setup time                                     -0.85      18.70
  data required time                                                18.70
  --------------------------------------------------------------------------
  data required time                                                18.70
  data arrival time                                                -14.97
  --------------------------------------------------------------------------
  slack (MET)                                                        3.73


  Startpoint: u10/bin_tmp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u10/cout_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u10/bin_tmp_reg[1]/CP (FD1)                             0.00       0.00 r
  u10/bin_tmp_reg[1]/Q (FD1)                              2.85       2.85 r
  u10/add_1_root_add_20_2/B[1] (Adder8_1_DW01_add_1)      0.00       2.85 r
  u10/add_1_root_add_20_2/U36/Z (IVP)                     0.36       3.21 f
  u10/add_1_root_add_20_2/U35/Z (ND2)                     1.96       5.16 r
  u10/add_1_root_add_20_2/U44/Z (ND5)                     2.25       7.42 f
  u10/add_1_root_add_20_2/U41/Z (ND4)                     2.00       9.42 r
  u10/add_1_root_add_20_2/U4/Z (ND3)                      0.90      10.32 f
  u10/add_1_root_add_20_2/U2/Z (ND3)                      2.00      12.32 r
  u10/add_1_root_add_20_2/U10/Z (AO6)                     0.66      12.98 f
  u10/add_1_root_add_20_2/U9/Z (NR2)                      1.51      14.48 r
  u10/add_1_root_add_20_2/SUM[8] (Adder8_1_DW01_add_1)
                                                          0.00      14.48 r
  u10/cout_reg/D (FD1)                                    0.00      14.48 r
  data arrival time                                                 14.48

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  u10/cout_reg/CP (FD1)                                   0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -14.48
  --------------------------------------------------------------------------
  slack (MET)                                                        4.27


  Startpoint: u11/bin_tmp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u11/cout_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u11/bin_tmp_reg[1]/CP (FD1)                             0.00       0.00 r
  u11/bin_tmp_reg[1]/Q (FD1)                              2.85       2.85 r
  u11/add_1_root_add_20_2/B[1] (Adder8_0_DW01_add_1)      0.00       2.85 r
  u11/add_1_root_add_20_2/U36/Z (IVP)                     0.36       3.21 f
  u11/add_1_root_add_20_2/U35/Z (ND2)                     1.96       5.16 r
  u11/add_1_root_add_20_2/U44/Z (ND5)                     2.25       7.42 f
  u11/add_1_root_add_20_2/U41/Z (ND4)                     2.00       9.42 r
  u11/add_1_root_add_20_2/U4/Z (ND3)                      0.90      10.32 f
  u11/add_1_root_add_20_2/U2/Z (ND3)                      2.00      12.32 r
  u11/add_1_root_add_20_2/U10/Z (AO6)                     0.66      12.98 f
  u11/add_1_root_add_20_2/U9/Z (NR2)                      1.51      14.48 r
  u11/add_1_root_add_20_2/SUM[8] (Adder8_0_DW01_add_1)
                                                          0.00      14.48 r
  u11/cout_reg/D (FD1)                                    0.00      14.48 r
  data arrival time                                                 14.48

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  u11/cout_reg/CP (FD1)                                   0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -14.48
  --------------------------------------------------------------------------
  slack (MET)                                                        4.27


  Startpoint: u10/bin_tmp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u10/sout_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u10/bin_tmp_reg[1]/CP (FD1)                             0.00       0.00 r
  u10/bin_tmp_reg[1]/Q (FD1)                              2.85       2.85 r
  u10/add_1_root_add_20_2/B[1] (Adder8_1_DW01_add_1)      0.00       2.85 r
  u10/add_1_root_add_20_2/U36/Z (IVP)                     0.36       3.21 f
  u10/add_1_root_add_20_2/U35/Z (ND2)                     1.96       5.16 r
  u10/add_1_root_add_20_2/U44/Z (ND5)                     2.25       7.42 f
  u10/add_1_root_add_20_2/U41/Z (ND4)                     2.00       9.42 r
  u10/add_1_root_add_20_2/U4/Z (ND3)                      0.90      10.32 f
  u10/add_1_root_add_20_2/U2/Z (ND3)                      2.00      12.32 r
  u10/add_1_root_add_20_2/U13/Z (EN)                      2.10      14.42 f
  u10/add_1_root_add_20_2/SUM[6] (Adder8_1_DW01_add_1)
                                                          0.00      14.42 f
  u10/sout_reg[6]/D (FD1)                                 0.00      14.42 f
  data arrival time                                                 14.42

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  u10/sout_reg[6]/CP (FD1)                                0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -14.42
  --------------------------------------------------------------------------
  slack (MET)                                                        4.33


  Startpoint: u11/bin_tmp_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u11/sout_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u11/bin_tmp_reg[1]/CP (FD1)                             0.00       0.00 r
  u11/bin_tmp_reg[1]/Q (FD1)                              2.85       2.85 r
  u11/add_1_root_add_20_2/B[1] (Adder8_0_DW01_add_1)      0.00       2.85 r
  u11/add_1_root_add_20_2/U36/Z (IVP)                     0.36       3.21 f
  u11/add_1_root_add_20_2/U35/Z (ND2)                     1.96       5.16 r
  u11/add_1_root_add_20_2/U44/Z (ND5)                     2.25       7.42 f
  u11/add_1_root_add_20_2/U41/Z (ND4)                     2.00       9.42 r
  u11/add_1_root_add_20_2/U4/Z (ND3)                      0.90      10.32 f
  u11/add_1_root_add_20_2/U2/Z (ND3)                      2.00      12.32 r
  u11/add_1_root_add_20_2/U13/Z (EN)                      2.10      14.42 f
  u11/add_1_root_add_20_2/SUM[6] (Adder8_0_DW01_add_1)
                                                          0.00      14.42 f
  u11/sout_reg[6]/D (FD1)                                 0.00      14.42 f
  data arrival time                                                 14.42

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  u11/sout_reg[6]/CP (FD1)                                0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -14.42
  --------------------------------------------------------------------------
  slack (MET)                                                        4.33


  Startpoint: u10/sout_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u10/sout_reg[3]/CP (FD1)                 0.00       0.00 r
  u10/sout_reg[3]/Q (FD1)                  2.89       2.89 f
  u10/sout[3] (Adder8_1)                   0.00       2.89 f
  s[3] (out)                               0.00       2.89 f
  data arrival time                                   2.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                  -12.07       7.48
  data required time                                  7.48
  -----------------------------------------------------------
  data required time                                  7.48
  data arrival time                                  -2.89
  -----------------------------------------------------------
  slack (MET)                                         4.58


  Startpoint: u11/sout_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u11/sout_reg[4]/CP (FD1)                 0.00       0.00 r
  u11/sout_reg[4]/Q (FD1)                  2.71       2.71 r
  u11/sout[4] (Adder8_0)                   0.00       2.71 r
  s[12] (out)                              0.00       2.71 r
  data arrival time                                   2.71

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                  -12.22       7.33
  data required time                                  7.33
  -----------------------------------------------------------
  data required time                                  7.33
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         4.62


  Startpoint: u11/sout_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u11/sout_reg[3]/CP (FD1)                 0.00       0.00 r
  u11/sout_reg[3]/Q (FD1)                  2.71       2.71 r
  u11/sout[3] (Adder8_0)                   0.00       2.71 r
  s[11] (out)                              0.00       2.71 r
  data arrival time                                   2.71

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  output external delay                  -12.22       7.33
  data required time                                  7.33
  -----------------------------------------------------------
  data required time                                  7.33
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         4.62


1
