	.text
	.amdgcn_target "amdgcn-amd-amdhsa--gfx942"
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s23, s21, -1
	s_mul_i32 s28, s9, s23
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	s_add_i32 s28, s28, s7
	v_lshrrev_b32_e32 v30, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v30
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v35, -1, v0
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	v_lshlrev_b32_e32 v33, 3, v35
	v_and_b32_e32 v6, 8, v33
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v8, s25
	v_lshrrev_b32_e32 v37, 1, v35
	v_lshl_add_u32 v7, s23, 5, v37
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_dwordx2 v[16:17], v4, s[4:7], 0 offen
	buffer_load_dwordx4 v[0:3], v8, s[16:19], 0 offen
	buffer_load_dwordx4 v[12:15], v8, s[16:19], 0 offen offset:16
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v5, s24, v4
	v_add_u32_e32 v8, s24, v5
	v_add_u32_e32 v9, s24, v8
	buffer_load_dwordx2 v[18:19], v5, s[4:7], 0 offen
	buffer_load_dwordx2 v[20:21], v8, s[4:7], 0 offen
	buffer_load_dwordx2 v[22:23], v9, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v9
	v_add_u32_e32 v24, s24, v5
	buffer_load_dwordx2 v[10:11], v5, s[4:7], 0 offen
	buffer_load_dwordx2 v[8:9], v24, s[4:7], 0 offen
	s_mov_b32 s19, 0
	v_mov_b32_e32 v5, 0xffff
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v24, 24, v16
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v25, 16, v0
	v_bfi_b32 v0, v5, 0, v0
	v_lshlrev_b32_e32 v26, 16, v1
	v_bfi_b32 v1, v5, 0, v1
	v_lshlrev_b32_e32 v27, 16, v2
	v_bfi_b32 v2, v5, 0, v2
	v_lshlrev_b32_e32 v28, 16, v3
	v_bfi_b32 v3, v5, 0, v3
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v29, 16, v12
	v_bfi_b32 v12, v5, 0, v12
	v_lshlrev_b32_e32 v31, 16, v13
	v_bfi_b32 v13, v5, 0, v13
	v_lshlrev_b32_e32 v32, 16, v14
	v_bfi_b32 v14, v5, 0, v14
	v_lshlrev_b32_e32 v34, 16, v15
	v_bfi_b32 v5, v5, 0, v15
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v15, v25
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v31, v32
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v32, v34
	v_pack_b32_f16 v45, v15, v0
	v_pack_b32_f16 v44, v25, v1
	v_pack_b32_f16 v43, v26, v2
	v_pack_b32_f16 v42, v27, v3
	v_pack_b32_f16 v41, v28, v12
	v_pack_b32_f16 v40, v29, v13
	v_pack_b32_f16 v39, v31, v14
	v_pack_b32_f16 v38, v32, v5
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v5, 24, v18
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v25, 24, v20
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v26, 24, v22
	s_waitcnt vmcnt(1)
	v_lshrrev_b32_e32 v27, 24, v10
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v28, 24, v8
	v_lshrrev_b32_e32 v14, 24, v17
	v_lshrrev_b32_e32 v29, 24, v19
	v_lshrrev_b32_e32 v31, 24, v21
	v_lshrrev_b32_e32 v32, 24, v23
	v_and_b32_e32 v0, 0xff, v16
	v_cvt_f32_fp8_sdwa v2, v0 src0_sel:BYTE_0
	v_bfe_u32 v0, v16, 8, 8
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_bfe_u32 v1, v16, 16, 8
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v34, 24, v11
	v_lshrrev_b32_e32 v36, 24, v9
	v_fma_mixlo_f16 v15, s12, v2, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v24 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v17
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_bfe_u32 v12, v17, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v17, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v3
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v13
	v_pack_b32_f16 v2, v16, v12
	v_pack_b32_f16 v1, v1, v17
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v18
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v18, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v18, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v15, v0
	v_fma_mixhi_f16 v3, s12, v14, 0
	v_fma_mixlo_f16 v18, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v19
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 8, 8
	v_cvt_f32_fp8_sdwa v16, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 16, 8
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v13, v16
	v_pack_b32_f16 v13, v5, v19
	v_cvt_f32_fp8_sdwa v5, v29 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v20
	v_cvt_f32_fp8_sdwa v19, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v20, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v18, v12
	v_fma_mixhi_f16 v15, s12, v5, 0
	v_fma_mixlo_f16 v5, s12, v19, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v18, v25 src0_sel:BYTE_0
	v_and_b32_e32 v19, 0xff, v21
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_bfe_u32 v20, v21, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v21, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[18:19], s[12:13], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v19
	v_pk_mul_f32 v[20:21], s[12:13], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v25, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v21
	v_pack_b32_f16 v18, v24, v20
	v_pack_b32_f16 v17, v17, v25
	v_cvt_f32_fp8_sdwa v24, v31 src0_sel:BYTE_0
	v_and_b32_e32 v20, 0xff, v22
	v_cvt_f32_fp8_sdwa v25, v20 src0_sel:BYTE_0
	v_bfe_u32 v20, v22, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v22, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v5, v16
	v_fma_mixhi_f16 v19, s12, v24, 0
	v_fma_mixlo_f16 v5, s12, v25, 0
	v_pk_mul_f32 v[20:21], s[12:13], v[20:21] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v24, v26 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v23
	v_cvt_f32_fp8_sdwa v25, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v23, 8, 8
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_bfe_u32 v23, v23, 16, 8
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[24:25], s[12:13], v[24:25] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[22:23], s[12:13], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v23, v23
	v_pack_b32_f16 v22, v25, v22
	v_pack_b32_f16 v21, v21, v24
	v_cvt_f32_fp8_sdwa v26, v32 src0_sel:BYTE_0
	v_and_b32_e32 v24, 0xff, v10
	v_cvt_f32_fp8_sdwa v29, v24 src0_sel:BYTE_0
	v_bfe_u32 v24, v10, 8, 8
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_bfe_u32 v10, v10, 16, 8
	v_cvt_f32_fp8_sdwa v25, v10 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v5, v20
	v_fma_mixhi_f16 v23, s12, v26, 0
	v_fma_mixlo_f16 v5, s12, v29, 0
	v_pk_mul_f32 v[24:25], s[12:13], v[24:25] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_e32 v10, 0xff, v11
	v_cvt_f32_fp8_sdwa v27, v10 src0_sel:BYTE_0
	v_bfe_u32 v10, v11, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v11, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[26:27], s[12:13], v[26:27] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v29, v27
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v31, v26
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v11
	v_pack_b32_f16 v26, v29, v10
	v_pack_b32_f16 v25, v25, v31
	v_cvt_f32_fp8_sdwa v29, v34 src0_sel:BYTE_0
	v_and_b32_e32 v10, 0xff, v8
	v_cvt_f32_fp8_sdwa v31, v10 src0_sel:BYTE_0
	v_bfe_u32 v10, v8, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v8, v8, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_pack_b32_f16 v24, v5, v24
	v_fma_mixhi_f16 v27, s12, v29, 0
	v_fma_mixlo_f16 v5, s12, v31, 0
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v31, v10
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v9
	v_cvt_f32_fp8_sdwa v29, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v9, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v9, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v32, v11
	v_pk_mul_f32 v[10:11], s[12:13], v[28:29] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v28, v11
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v29, v10
	v_cvt_f16_f32_e32 v11, v9
	v_cvt_f32_fp8_sdwa v34, v36 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v28, v8
	v_pack_b32_f16 v9, v32, v29
	v_pack_b32_f16 v8, v5, v31
	v_fma_mixhi_f16 v11, s12, v34, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v46, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v46, v5
	v_lshrrev_b32_e32 v28, 29, v6
	v_add_u32_e32 v28, v6, v28
	v_and_b32_e32 v28, -8, v28
	v_sub_u32_e32 v28, v6, v28
	v_xor_b32_e32 v5, v5, v28
	v_lshlrev_b32_e32 v28, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v46
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v28, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[12:15] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v12, 2, v6
	v_sub_u32_e32 v2, v12, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v46
	v_lshrrev_b32_e32 v6, 29, v12
	v_add_u32_e32 v6, v12, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v12, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[16:19]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v13, 2, v6
	v_sub_u32_e32 v12, v13, v12
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v46
	v_lshrrev_b32_e32 v6, 29, v13
	v_add_u32_e32 v6, v13, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v13, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v12
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[20:23]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v12, v6, v13
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v46
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v12
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[24:27]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v46
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[8:11] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v34, 3, v35
	v_lshrrev_b32_e32 v31, 6, v35
	v_add_u32_e32 v3, 8, v34
	s_cbranch_scc1 .LBB0_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v35
	v_lshlrev_b32_e32 v48, 2, v2
	v_lshrrev_b32_e32 v36, 3, v3
	v_sub_u32_e32 v0, v36, v2
	v_lshlrev_b32_e32 v49, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB0_3
.LBB0_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr48
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr49
.LBB0_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v32, 63, v35
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v47, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB0_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v48, 2, v31
	v_lshrrev_b32_e32 v36, 3, v3
	v_sub_u32_e32 v0, v36, v31
	v_lshlrev_b32_e32 v49, 2, v0
	v_add_u32_e32 v50, 16, v4
	s_add_i32 s15, s25, 48
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v51, s26
	v_mov_b32_e32 v52, s27
	v_mov_b32_e32 v53, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v54, s16
	v_mov_b32_e32 v55, s17
	v_mov_b32_e32 v56, s18
	v_mov_b32_e32 v57, 0xffff
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v47
.LBB0_5:                                ; %.lr.ph.i645.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s16, v51
	v_readfirstlane_b32 s17, v52
	v_readfirstlane_b32 s18, v53
	v_add_u32_e32 v18, s24, v50
	v_readfirstlane_b32 s26, v30
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	s_add_i32 s27, s15, -16
	v_mov_b32_e32 v98, s15
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_dwordx2 v[28:29], v50, s[16:19], 0 offen
	v_add_u32_e32 v19, s24, v18
	s_ashr_i32 s28, s26, 31
	v_mov_b32_e32 v99, s27
	v_lshl_add_u32 v62, s26, 5, v37
	buffer_load_dwordx2 v[26:27], v18, s[16:19], 0 offen
	v_add_u32_e32 v18, s24, v19
	s_lshr_b32 s27, s28, 29
	v_ashrrev_i32_e32 v20, 31, v62
	v_add_u32_e32 v63, 0x100, v62
	v_add_u32_e32 v64, 0x200, v62
	v_add_u32_e32 v65, 0x300, v62
	v_add_u32_e32 v66, 0x400, v62
	v_add_u32_e32 v67, 0x500, v62
	buffer_load_dwordx2 v[24:25], v19, s[16:19], 0 offen
	v_add_u32_e32 v19, s24, v18
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v68, 30, v20
	v_ashrrev_i32_e32 v69, 31, v63
	v_ashrrev_i32_e32 v70, 31, v64
	v_ashrrev_i32_e32 v71, 31, v65
	v_ashrrev_i32_e32 v72, 31, v66
	v_ashrrev_i32_e32 v73, 31, v67
	buffer_load_dwordx2 v[22:23], v18, s[16:19], 0 offen
	buffer_load_dwordx2 v[20:21], v19, s[16:19], 0 offen
	v_add_u32_e32 v18, s24, v19
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v68, v62, v68
	v_lshrrev_b32_e32 v69, 30, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_lshrrev_b32_e32 v71, 30, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_lshrrev_b32_e32 v73, 30, v73
	buffer_load_dwordx2 v[18:19], v18, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_sub_i32 s26, s26, s27
	v_readfirstlane_b32 s16, v54
	v_readfirstlane_b32 s17, v55
	v_readfirstlane_b32 s18, v56
	v_ashrrev_i32_e32 v74, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_add_u32_e32 v69, v63, v69
	v_add_u32_e32 v70, v64, v70
	v_add_u32_e32 v71, v65, v71
	v_add_u32_e32 v72, v66, v72
	v_add_u32_e32 v73, v67, v73
	v_add_u32_e32 v50, 16, v50
	v_lshl_or_b32 v75, s26, 6, v32
	v_sub_u32_e32 v62, v62, v68
	v_lshrrev_b32_e32 v68, 29, v74
	v_lshlrev_b32_e32 v76, 7, v74
	v_ashrrev_i32_e32 v77, 2, v69
	v_and_b32_e32 v69, -4, v69
	v_ashrrev_i32_e32 v78, 2, v70
	v_and_b32_e32 v70, -4, v70
	v_ashrrev_i32_e32 v79, 2, v71
	v_and_b32_e32 v71, -4, v71
	v_ashrrev_i32_e32 v80, 2, v72
	v_and_b32_e32 v72, -4, v72
	v_ashrrev_i32_e32 v81, 2, v73
	v_and_b32_e32 v73, 0xffffffc, v73
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v82, 31, v75
	v_add_u32_e32 v83, 0x200, v75
	v_add_u32_e32 v84, 0x400, v75
	v_add_u32_e32 v62, v62, v46
	v_add_u32_e32 v68, v74, v68
	v_sub_u32_e32 v63, v63, v69
	v_lshrrev_b32_e32 v69, 29, v77
	v_lshlrev_b32_e32 v85, 6, v77
	v_sub_u32_e32 v86, v78, v77
	v_sub_u32_e32 v64, v64, v70
	v_lshrrev_b32_e32 v70, 29, v78
	v_sub_u32_e32 v87, v79, v78
	v_sub_u32_e32 v65, v65, v71
	v_lshrrev_b32_e32 v71, 29, v79
	v_sub_u32_e32 v88, v80, v79
	v_sub_u32_e32 v66, v66, v72
	v_lshrrev_b32_e32 v72, 29, v80
	v_sub_u32_e32 v89, v81, v80
	v_sub_u32_e32 v67, v67, v73
	v_lshrrev_b32_e32 v73, 29, v81
	v_lshrrev_b32_e32 v82, 30, v82
	v_ashrrev_i32_e32 v90, 31, v83
	v_ashrrev_i32_e32 v91, 31, v84
	v_and_b32_e32 v68, -8, v68
	v_add_u32_e32 v63, v63, v46
	v_add_u32_e32 v69, v77, v69
	v_add_u32_e32 v64, v64, v46
	v_add_u32_e32 v70, v78, v70
	v_lshlrev_b32_e32 v86, 6, v86
	v_add_u32_e32 v65, v65, v46
	v_add_u32_e32 v71, v79, v71
	v_lshlrev_b32_e32 v87, 6, v87
	v_add_u32_e32 v66, v66, v46
	v_add_u32_e32 v72, v80, v72
	v_lshlrev_b32_e32 v88, 6, v88
	v_add_u32_e32 v67, v67, v46
	v_add_u32_e32 v73, v81, v73
	v_lshlrev_b32_e32 v89, 7, v89
	v_add_u32_e32 v82, v75, v82
	v_lshrrev_b32_e32 v90, 30, v90
	v_lshrrev_b32_e32 v91, 30, v91
	v_sub_u32_e32 v68, v74, v68
	v_and_b32_e32 v69, -8, v69
	v_and_b32_e32 v70, -8, v70
	v_and_b32_e32 v71, -8, v71
	v_and_b32_e32 v72, -8, v72
	v_and_b32_e32 v73, 0xffffff8, v73
	v_ashrrev_i32_e32 v74, 2, v82
	v_and_b32_e32 v82, -4, v82
	v_add_u32_e32 v90, v83, v90
	v_add_u32_e32 v91, v84, v91
	v_xor_b32_e32 v62, v62, v68
	v_sub_u32_e32 v68, v77, v69
	v_sub_u32_e32 v69, v78, v70
	v_sub_u32_e32 v70, v79, v71
	v_sub_u32_e32 v71, v80, v72
	v_sub_u32_e32 v72, v81, v73
	v_sub_u32_e32 v73, v75, v82
	v_lshrrev_b32_e32 v75, 29, v74
	v_lshlrev_b32_e32 v77, 6, v74
	v_ashrrev_i32_e32 v78, 2, v90
	v_and_b32_e32 v79, -4, v90
	v_ashrrev_i32_e32 v80, 2, v91
	v_and_b32_e32 v81, -4, v91
	v_lshlrev_b32_e32 v82, 3, v62
	v_lshl_add_u32 v100, v62, 4, v76
	v_xor_b32_e32 v63, v63, v68
	v_xor_b32_e32 v64, v64, v69
	v_xor_b32_e32 v65, v65, v70
	v_xor_b32_e32 v66, v66, v71
	v_xor_b32_e32 v67, v67, v72
	v_add_u32_e32 v68, v73, v48
	v_add_u32_e32 v69, v74, v75
	v_sub_u32_e32 v70, v83, v79
	v_lshrrev_b32_e32 v71, 29, v78
	v_sub_u32_e32 v72, v84, v81
	v_lshrrev_b32_e32 v73, 29, v80
	v_sub_u32_e32 v62, v63, v62
	v_sub_u32_e32 v63, v64, v63
	v_sub_u32_e32 v64, v65, v64
	v_sub_u32_e32 v65, v66, v65
	v_sub_u32_e32 v66, v67, v66
	v_and_b32_e32 v67, -8, v69
	v_add_u32_e32 v69, v68, v49
	v_add_u32_e32 v70, v70, v48
	v_add_u32_e32 v71, v78, v71
	v_add_u32_e32 v72, v72, v48
	v_add_u32_e32 v73, v80, v73
	v_lshlrev_b32_e32 v62, 3, v62
	v_lshl_add_u32 v63, v63, 3, v86
	v_lshl_add_u32 v64, v64, 3, v87
	v_lshl_add_u32 v65, v65, 3, v88
	v_lshlrev_b32_e32 v66, 4, v66
	v_sub_u32_e32 v67, v74, v67
	v_and_b32_e32 v71, -8, v71
	v_add_u32_e32 v74, v70, v49
	v_and_b32_e32 v73, -8, v73
	v_add_u32_e32 v75, v72, v49
	v_add3_u32 v62, v82, v85, v62
	v_lshlrev_b32_e32 v76, 1, v63
	v_xor_b32_e32 v68, v68, v67
	v_xor_b32_e32 v67, v69, v67
	v_sub_u32_e32 v69, v78, v71
	v_sub_u32_e32 v71, v80, v73
	v_lshlrev_b32_e32 v101, 1, v62
	v_add3_u32 v62, v63, v62, v64
	v_lshlrev_b32_e32 v63, 3, v68
	v_sub_u32_e32 v67, v67, v68
	v_xor_b32_e32 v70, v70, v69
	v_xor_b32_e32 v69, v74, v69
	v_xor_b32_e32 v72, v72, v71
	v_xor_b32_e32 v71, v75, v71
	v_lshl_add_u32 v73, v68, 4, 32
	v_add3_u32 v102, v101, 32, v76
	v_add_lshl_u32 v62, v65, v62, 1
	v_sub_u32_e32 v70, v70, v68
	v_sub_u32_e32 v69, v69, v68
	v_sub_u32_e32 v72, v72, v68
	v_sub_u32_e32 v68, v71, v68
	v_add_lshl_u32 v63, v63, v77, 1
	v_lshl_add_u32 v71, v78, 7, v73
	v_lshl_add_u32 v73, v80, 7, v73
	v_lshlrev_b32_e32 v67, 4, v67
	v_lshl_add_u32 v103, v64, 1, v102
	v_add3_u32 v104, v66, v89, v62
	v_lshl_add_u32 v66, v70, 4, v71
	v_lshl_add_u32 v70, v72, 4, v73
	v_add3_u32 v74, v63, 32, v67
	v_lshl_add_u32 v78, v69, 4, v71
	v_lshl_add_u32 v82, v68, 4, v73
	v_lshl_add_u32 v105, v65, 1, v103
	ds_read_b128 v[62:65], v63 offset:32
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	ds_read_b128 v[78:81], v78
	ds_read_b128 v[82:85], v82
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[86:89], v99, s[16:19], 0 offen
	buffer_load_dwordx4 v[90:93], v98, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v45, v62
	v_dot2c_f32_f16_e32 v6, v44, v63
	v_dot2c_f32_f16_e32 v4, v43, v64
	v_dot2c_f32_f16_e32 v2, v42, v65
	v_dot2c_f32_f16_e32 v9, v45, v66
	v_dot2c_f32_f16_e32 v7, v44, v67
	v_dot2c_f32_f16_e32 v5, v43, v68
	v_dot2c_f32_f16_e32 v3, v42, v69
	v_dot2c_f32_f16_e32 v58, v45, v70
	v_dot2c_f32_f16_e32 v59, v44, v71
	v_dot2c_f32_f16_e32 v60, v43, v72
	v_dot2c_f32_f16_e32 v61, v42, v73
	v_dot2c_f32_f16_e32 v16, v41, v74
	v_dot2c_f32_f16_e32 v14, v40, v75
	v_dot2c_f32_f16_e32 v12, v39, v76
	v_dot2c_f32_f16_e32 v10, v38, v77
	v_dot2c_f32_f16_e32 v17, v41, v78
	v_dot2c_f32_f16_e32 v15, v40, v79
	v_dot2c_f32_f16_e32 v13, v39, v80
	v_dot2c_f32_f16_e32 v11, v38, v81
	v_dot2c_f32_f16_e32 v94, v41, v82
	v_dot2c_f32_f16_e32 v95, v40, v83
	v_dot2c_f32_f16_e32 v96, v39, v84
	v_dot2c_f32_f16_e32 v97, v38, v85
	v_add_f32_e32 v38, v47, v58
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v59, v38
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v60, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v61, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v94, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v95, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v96, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v47, v97, v2
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v4, 24, v28
	s_waitcnt vmcnt(6)
	v_lshrrev_b32_e32 v10, 24, v26
	v_lshrrev_b32_e32 v8, 24, v29
	v_lshrrev_b32_e32 v14, 24, v27
	v_and_b32_e32 v2, 0xff, v28
	v_bfe_u32 v3, v28, 8, 8
	v_bfe_u32 v5, v28, 16, 8
	v_and_b32_e32 v6, 0xff, v29
	v_bfe_u32 v7, v29, 8, 8
	v_bfe_u32 v9, v29, 16, 8
	v_and_b32_e32 v11, 0xff, v26
	v_bfe_u32 v12, v26, 8, 8
	v_bfe_u32 v13, v26, 16, 8
	v_and_b32_e32 v15, 0xff, v27
	v_bfe_u32 v16, v27, 8, 8
	v_bfe_u32 v17, v27, 16, 8
	s_waitcnt vmcnt(5)
	v_lshrrev_b32_e32 v26, 24, v24
	v_lshrrev_b32_e32 v27, 24, v25
	v_cvt_f32_fp8_sdwa v42, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v24
	v_bfe_u32 v15, v24, 8, 8
	v_bfe_u32 v16, v24, 16, 8
	v_and_b32_e32 v17, 0xff, v25
	v_bfe_u32 v24, v25, 8, 8
	v_bfe_u32 v25, v25, 16, 8
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v28, 24, v22
	v_lshrrev_b32_e32 v38, 24, v23
	v_cvt_f32_fp8_sdwa v60, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v27 src0_sel:BYTE_0
	v_and_b32_e32 v26, 0xff, v22
	v_bfe_u32 v27, v22, 8, 8
	v_bfe_u32 v29, v22, 16, 8
	v_and_b32_e32 v39, 0xff, v23
	v_bfe_u32 v40, v23, 8, 8
	v_bfe_u32 v41, v23, 16, 8
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v44, 24, v20
	v_lshrrev_b32_e32 v45, 24, v21
	v_cvt_f32_fp8_sdwa v62, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v38 src0_sel:BYTE_0
	v_and_b32_e32 v38, 0xff, v20
	v_bfe_u32 v39, v20, 8, 8
	v_bfe_u32 v40, v20, 16, 8
	v_and_b32_e32 v41, 0xff, v21
	v_bfe_u32 v64, v21, 8, 8
	v_bfe_u32 v65, v21, 16, 8
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v66, 24, v18
	v_lshrrev_b32_e32 v67, 24, v19
	v_cvt_f32_fp8_sdwa v68, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v45 src0_sel:BYTE_0
	v_and_b32_e32 v44, 0xff, v18
	v_bfe_u32 v45, v18, 8, 8
	v_bfe_u32 v65, v18, 16, 8
	v_and_b32_e32 v69, 0xff, v19
	v_bfe_u32 v70, v19, 8, 8
	v_bfe_u32 v71, v19, 16, 8
	v_fma_mixlo_f16 v72, s12, v42, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_fma_mixlo_f16 v73, s12, v43, 0
	v_pk_mul_f32 v[8:9], s[6:7], v[8:9]
	v_pk_mul_f32 v[10:11], s[6:7], v[10:11]
	v_pk_mul_f32 v[12:13], s[6:7], v[12:13]
	v_cvt_f32_fp8_sdwa v74, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v67 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v66, v2
	v_cvt_f16_f32_e32 v67, v3
	v_cvt_f16_f32_e32 v69, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v70, v6
	v_cvt_f16_f32_e32 v71, v8
	v_cvt_f16_f32_e32 v75, v9
	v_cvt_f16_f32_e32 v76, v10
	v_cvt_f16_f32_e32 v8, v11
	v_cvt_f16_f32_e32 v9, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v60, s12, v60, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[10:11], s[6:7], v[24:25]
	v_cvt_f16_f32_e32 v14, v2
	v_cvt_f16_f32_e32 v15, v3
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f16_f32_e32 v13, v11
	v_cvt_f16_f32_e32 v77, v10
	v_fma_mixlo_f16 v62, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[22:23]
	v_pk_mul_f32 v[6:7], s[6:7], v[26:27]
	v_pk_mul_f32 v[10:11], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v22, v2
	v_cvt_f16_f32_e32 v23, v3
	v_cvt_f16_f32_e32 v26, v6
	v_cvt_f16_f32_e32 v27, v7
	v_cvt_f16_f32_e32 v17, v11
	v_cvt_f16_f32_e32 v28, v10
	v_fma_mixlo_f16 v29, s12, v68, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[20:21]
	v_pk_mul_f32 v[6:7], s[6:7], v[38:39]
	v_pk_mul_f32 v[10:11], s[6:7], v[40:41]
	v_cvt_f16_f32_e32 v38, v2
	v_cvt_f16_f32_e32 v39, v3
	v_cvt_f16_f32_e32 v40, v6
	v_cvt_f16_f32_e32 v20, v7
	v_cvt_f16_f32_e32 v21, v11
	v_cvt_f16_f32_e32 v41, v10
	v_fma_mixlo_f16 v68, s12, v74, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[18:19]
	v_pk_mul_f32 v[6:7], s[6:7], v[42:43]
	v_pk_mul_f32 v[10:11], s[6:7], v[44:45]
	v_cvt_f16_f32_e32 v42, v2
	v_cvt_f16_f32_e32 v43, v3
	v_cvt_f16_f32_e32 v44, v6
	v_cvt_f16_f32_e32 v45, v7
	v_cvt_f16_f32_e32 v25, v11
	v_cvt_f16_f32_e32 v74, v10
	v_pack_b32_f16 v4, v4, v70
	v_pack_b32_f16 v3, v67, v69
	v_pack_b32_f16 v2, v72, v66
	v_fma_mixhi_f16 v5, s12, v58, 0
	v_pack_b32_f16 v8, v8, v12
	v_pack_b32_f16 v7, v75, v76
	v_pack_b32_f16 v6, v73, v71
	v_fma_mixhi_f16 v9, s12, v59, 0
	v_pack_b32_f16 v12, v24, v77
	v_pack_b32_f16 v11, v15, v16
	v_pack_b32_f16 v10, v60, v14
	v_fma_mixhi_f16 v13, s12, v61, 0
	ds_write_b128 v100, v[2:5] offset:32
	ds_write_b128 v101, v[6:9] offset:32
	v_pack_b32_f16 v16, v27, v28
	v_pack_b32_f16 v15, v23, v26
	v_pack_b32_f16 v14, v62, v22
	v_fma_mixhi_f16 v17, s12, v63, 0
	ds_write_b128 v102, v[10:13]
	v_pack_b32_f16 v20, v20, v41
	v_pack_b32_f16 v19, v39, v40
	v_pack_b32_f16 v18, v29, v38
	v_fma_mixhi_f16 v21, s12, v64, 0
	ds_write_b128 v103, v[14:17]
	v_pack_b32_f16 v24, v45, v74
	v_pack_b32_f16 v23, v43, v44
	v_pack_b32_f16 v22, v68, v42
	v_fma_mixhi_f16 v25, s12, v65, 0
	ds_write_b128 v105, v[18:21]
	ds_write_b128 v104, v[22:25] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v2, 16, v86
	v_bfi_b32 v3, v57, 0, v86
	v_lshlrev_b32_e32 v4, 16, v87
	v_bfi_b32 v5, v57, 0, v87
	v_lshlrev_b32_e32 v6, 16, v88
	v_bfi_b32 v7, v57, 0, v88
	v_lshlrev_b32_e32 v8, 16, v89
	v_bfi_b32 v9, v57, 0, v89
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v90
	v_bfi_b32 v11, v57, 0, v90
	v_lshlrev_b32_e32 v12, 16, v91
	v_bfi_b32 v13, v57, 0, v91
	v_lshlrev_b32_e32 v14, 16, v92
	v_bfi_b32 v15, v57, 0, v92
	v_lshlrev_b32_e32 v16, 16, v93
	v_bfi_b32 v17, v57, 0, v93
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v16, v16
	v_pack_b32_f16 v45, v2, v3
	v_pack_b32_f16 v44, v4, v5
	v_pack_b32_f16 v43, v6, v7
	v_pack_b32_f16 v42, v8, v9
	v_pack_b32_f16 v41, v10, v11
	v_pack_b32_f16 v40, v12, v13
	v_pack_b32_f16 v39, v14, v15
	v_pack_b32_f16 v38, v16, v17
	s_cbranch_scc1 .LBB0_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v31
.LBB0_7:                                ; %Flow152
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v30
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v32
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v48
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v49
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v48
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v49
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v48
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v49
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v18, v8, 4, 32
	v_lshl_add_u32 v19, v9, 7, v18
	v_lshl_add_u32 v8, v10, 4, v19
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v45, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v45, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v18
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v45, v4
	s_nop 2
	v_add_f32_e32 v1, v47, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v41, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v40, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v38, v11
	v_lshl_add_u32 v4, v13, 4, v19
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v41, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v40, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v38, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v41, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v40, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v39, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v38, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v35
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v35
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v18, -v8, v17, v13
	v_fmac_f32_e32 v17, v18, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v18, -v8, v17, v16
	v_fmac_f32_e32 v17, v18, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v18, -v8, v17, v16
	v_fmac_f32_e32 v17, v18, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v35
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB0_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB0_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v18, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v19, v5, s[4:7], 0 offen
	buffer_load_ushort v20, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v33
	v_readfirstlane_b32 s21, v30
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v34
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v35
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v21, s1, v31
	v_or_b32_e32 v22, s5, v32
	v_mul_hi_u32 v23, v21, s0
	v_lshrrev_b32_e32 v22, 3, v22
	v_lshrrev_b32_e32 v23, 5, v23
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v23
	v_sub_u32_e32 v6, v21, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v22, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v19
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v20
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v21, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v22
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v22
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v34
	v_bfe_u32 v8, v33, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v36, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v34
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v34
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v34
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v34
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v34
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v34
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v32
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB0_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v30
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v33, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[18:21], v5
	ds_read_b128 v[22:25], v6
	ds_read_b128 v[26:29], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v34
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v33, v53, v15
	v_dot2c_f32_f16_e32 v35, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v18
	v_dot2c_f32_f16_e32 v88, v57, v19
	v_dot2c_f32_f16_e32 v89, v58, v20
	v_dot2c_f32_f16_e32 v90, v59, v21
	v_dot2c_f32_f16_e32 v91, v60, v22
	v_dot2c_f32_f16_e32 v92, v61, v23
	v_dot2c_f32_f16_e32 v93, v62, v24
	v_dot2c_f32_f16_e32 v94, v63, v25
	v_dot2c_f32_f16_e32 v95, v64, v26
	v_dot2c_f32_f16_e32 v96, v65, v27
	v_dot2c_f32_f16_e32 v97, v66, v28
	v_dot2c_f32_f16_e32 v98, v67, v29
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v35, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v18, 0xff, v85
	v_bfe_u32 v19, v85, 8, 8
	v_bfe_u32 v20, v85, 16, 8
	v_lshrrev_b32_e32 v21, 24, v85
	v_cvt_f32_fp8_sdwa v22, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v21 src0_sel:BYTE_0
	v_fma_mixlo_f16 v21, s13, v22, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[18:19], s[0:1], v[18:19]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v22, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v23, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v22, v18
	v_pack_b32_f16 v15, v15, v23
	v_pack_b32_f16 v14, v21, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB0_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v30
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[16:19], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[20:23], v1
	ds_read_b128 v[24:27], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v23, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v22, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v21, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v20, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v27, v19
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v26, v18
	v_mov_b32_e32 v18, 0
	v_dot2c_f32_f16_e32 v18, v25, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v24, v16
	v_mov_b32_e32 v16, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v16, v41, v37
	v_mov_b32_e32 v19, 0
	v_dot2c_f32_f16_e32 v19, v40, v36
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v39, v35
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v38, v34
	v_mov_b32_e32 v22, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v22, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v56, v48
	v_mov_b32_e32 v24, 0
	v_dot2c_f32_f16_e32 v24, v55, v47
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v54, v46
	v_mov_b32_e32 v26, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v26, v61, v53
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v60, v52
	v_mov_b32_e32 v28, 0
	v_dot2c_f32_f16_e32 v28, v59, v51
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v58, v50
	v_mov_b32_e32 v30, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v30, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v19, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v31
	v_add_u32_e32 v2, s22, v32
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 117
		.amdhsa_next_free_sgpr 29
		.amdhsa_accum_offset 120
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end0:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end0-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 10532
; NumSgprs: 35
; NumVgprs: 117
; NumAgprs: 0
; TotalNumVgprs: 117
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 4
; VGPRBlocks: 14
; NumSGPRsForWavesPerEU: 35
; NumVGPRsForWavesPerEU: 117
; AccumOffset: 120
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 29
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s23, s21, -1
	s_mul_i32 s28, s9, s23
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	s_add_i32 s28, s28, s7
	v_lshrrev_b32_e32 v30, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v30
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v35, -1, v0
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	v_lshlrev_b32_e32 v33, 3, v35
	v_and_b32_e32 v6, 8, v33
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v8, s25
	v_lshrrev_b32_e32 v37, 1, v35
	v_lshl_add_u32 v7, s23, 5, v37
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_dwordx2 v[16:17], v4, s[4:7], 0 offen
	buffer_load_dwordx4 v[0:3], v8, s[16:19], 0 offen
	buffer_load_dwordx4 v[12:15], v8, s[16:19], 0 offen offset:16
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v5, s24, v4
	v_add_u32_e32 v8, s24, v5
	v_add_u32_e32 v9, s24, v8
	buffer_load_dwordx2 v[18:19], v5, s[4:7], 0 offen
	buffer_load_dwordx2 v[20:21], v8, s[4:7], 0 offen
	buffer_load_dwordx2 v[22:23], v9, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v9
	v_add_u32_e32 v24, s24, v5
	buffer_load_dwordx2 v[10:11], v5, s[4:7], 0 offen
	buffer_load_dwordx2 v[8:9], v24, s[4:7], 0 offen
	s_mov_b32 s19, 0
	v_mov_b32_e32 v5, 0xffff
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v24, 24, v16
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v25, 16, v0
	v_bfi_b32 v0, v5, 0, v0
	v_lshlrev_b32_e32 v26, 16, v1
	v_bfi_b32 v1, v5, 0, v1
	v_lshlrev_b32_e32 v27, 16, v2
	v_bfi_b32 v2, v5, 0, v2
	v_lshlrev_b32_e32 v28, 16, v3
	v_bfi_b32 v3, v5, 0, v3
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v29, 16, v12
	v_bfi_b32 v12, v5, 0, v12
	v_lshlrev_b32_e32 v31, 16, v13
	v_bfi_b32 v13, v5, 0, v13
	v_lshlrev_b32_e32 v32, 16, v14
	v_bfi_b32 v14, v5, 0, v14
	v_lshlrev_b32_e32 v34, 16, v15
	v_bfi_b32 v5, v5, 0, v15
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v15, v25
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v31, v32
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v32, v34
	v_pack_b32_f16 v45, v15, v0
	v_pack_b32_f16 v44, v25, v1
	v_pack_b32_f16 v43, v26, v2
	v_pack_b32_f16 v42, v27, v3
	v_pack_b32_f16 v41, v28, v12
	v_pack_b32_f16 v40, v29, v13
	v_pack_b32_f16 v39, v31, v14
	v_pack_b32_f16 v38, v32, v5
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v5, 24, v18
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v25, 24, v20
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v26, 24, v22
	s_waitcnt vmcnt(1)
	v_lshrrev_b32_e32 v27, 24, v10
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v28, 24, v8
	v_lshrrev_b32_e32 v14, 24, v17
	v_lshrrev_b32_e32 v29, 24, v19
	v_lshrrev_b32_e32 v31, 24, v21
	v_lshrrev_b32_e32 v32, 24, v23
	v_and_b32_e32 v0, 0xff, v16
	v_cvt_f32_fp8_sdwa v2, v0 src0_sel:BYTE_0
	v_bfe_u32 v0, v16, 8, 8
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_bfe_u32 v1, v16, 16, 8
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v34, 24, v11
	v_lshrrev_b32_e32 v36, 24, v9
	v_fma_mixlo_f16 v15, s12, v2, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v24 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v17
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_bfe_u32 v12, v17, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v17, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v3
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v13
	v_pack_b32_f16 v2, v16, v12
	v_pack_b32_f16 v1, v1, v17
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v18
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v18, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v18, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v15, v0
	v_fma_mixhi_f16 v3, s12, v14, 0
	v_fma_mixlo_f16 v18, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v19
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 8, 8
	v_cvt_f32_fp8_sdwa v16, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 16, 8
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v13, v16
	v_pack_b32_f16 v13, v5, v19
	v_cvt_f32_fp8_sdwa v5, v29 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v20
	v_cvt_f32_fp8_sdwa v19, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v20, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v18, v12
	v_fma_mixhi_f16 v15, s12, v5, 0
	v_fma_mixlo_f16 v5, s12, v19, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v18, v25 src0_sel:BYTE_0
	v_and_b32_e32 v19, 0xff, v21
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_bfe_u32 v20, v21, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v21, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[18:19], s[12:13], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v19
	v_pk_mul_f32 v[20:21], s[12:13], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v25, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v21
	v_pack_b32_f16 v18, v24, v20
	v_pack_b32_f16 v17, v17, v25
	v_cvt_f32_fp8_sdwa v24, v31 src0_sel:BYTE_0
	v_and_b32_e32 v20, 0xff, v22
	v_cvt_f32_fp8_sdwa v25, v20 src0_sel:BYTE_0
	v_bfe_u32 v20, v22, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v22, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v5, v16
	v_fma_mixhi_f16 v19, s12, v24, 0
	v_fma_mixlo_f16 v5, s12, v25, 0
	v_pk_mul_f32 v[20:21], s[12:13], v[20:21] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v24, v26 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v23
	v_cvt_f32_fp8_sdwa v25, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v23, 8, 8
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_bfe_u32 v23, v23, 16, 8
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[24:25], s[12:13], v[24:25] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[22:23], s[12:13], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v23, v23
	v_pack_b32_f16 v22, v25, v22
	v_pack_b32_f16 v21, v21, v24
	v_cvt_f32_fp8_sdwa v26, v32 src0_sel:BYTE_0
	v_and_b32_e32 v24, 0xff, v10
	v_cvt_f32_fp8_sdwa v29, v24 src0_sel:BYTE_0
	v_bfe_u32 v24, v10, 8, 8
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_bfe_u32 v10, v10, 16, 8
	v_cvt_f32_fp8_sdwa v25, v10 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v5, v20
	v_fma_mixhi_f16 v23, s12, v26, 0
	v_fma_mixlo_f16 v5, s12, v29, 0
	v_pk_mul_f32 v[24:25], s[12:13], v[24:25] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_e32 v10, 0xff, v11
	v_cvt_f32_fp8_sdwa v27, v10 src0_sel:BYTE_0
	v_bfe_u32 v10, v11, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v11, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[26:27], s[12:13], v[26:27] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v29, v27
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v31, v26
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v11
	v_pack_b32_f16 v26, v29, v10
	v_pack_b32_f16 v25, v25, v31
	v_cvt_f32_fp8_sdwa v29, v34 src0_sel:BYTE_0
	v_and_b32_e32 v10, 0xff, v8
	v_cvt_f32_fp8_sdwa v31, v10 src0_sel:BYTE_0
	v_bfe_u32 v10, v8, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v8, v8, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_pack_b32_f16 v24, v5, v24
	v_fma_mixhi_f16 v27, s12, v29, 0
	v_fma_mixlo_f16 v5, s12, v31, 0
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v31, v10
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v9
	v_cvt_f32_fp8_sdwa v29, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v9, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v9, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v32, v11
	v_pk_mul_f32 v[10:11], s[12:13], v[28:29] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v28, v11
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v29, v10
	v_cvt_f16_f32_e32 v11, v9
	v_cvt_f32_fp8_sdwa v34, v36 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v28, v8
	v_pack_b32_f16 v9, v32, v29
	v_pack_b32_f16 v8, v5, v31
	v_fma_mixhi_f16 v11, s12, v34, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v46, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v46, v5
	v_lshrrev_b32_e32 v28, 29, v6
	v_add_u32_e32 v28, v6, v28
	v_and_b32_e32 v28, -8, v28
	v_sub_u32_e32 v28, v6, v28
	v_xor_b32_e32 v5, v5, v28
	v_lshlrev_b32_e32 v28, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v46
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v28, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[12:15] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v12, 2, v6
	v_sub_u32_e32 v2, v12, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v46
	v_lshrrev_b32_e32 v6, 29, v12
	v_add_u32_e32 v6, v12, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v12, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[16:19]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v13, 2, v6
	v_sub_u32_e32 v12, v13, v12
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v46
	v_lshrrev_b32_e32 v6, 29, v13
	v_add_u32_e32 v6, v13, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v13, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v12
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[20:23]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v12, v6, v13
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v46
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v12
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[24:27]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v46
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[8:11] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v34, 3, v35
	v_lshrrev_b32_e32 v31, 6, v35
	v_add_u32_e32 v3, 8, v34
	s_cbranch_scc1 .LBB1_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v35
	v_lshlrev_b32_e32 v48, 2, v2
	v_lshrrev_b32_e32 v36, 3, v3
	v_sub_u32_e32 v0, v36, v2
	v_lshlrev_b32_e32 v49, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB1_3
.LBB1_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr48
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr49
.LBB1_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v32, 63, v35
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v47, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB1_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v48, 2, v31
	v_lshrrev_b32_e32 v36, 3, v3
	v_sub_u32_e32 v0, v36, v31
	v_lshlrev_b32_e32 v49, 2, v0
	v_add_u32_e32 v50, 16, v4
	s_add_i32 s15, s25, 48
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v51, s26
	v_mov_b32_e32 v52, s27
	v_mov_b32_e32 v53, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v54, s16
	v_mov_b32_e32 v55, s17
	v_mov_b32_e32 v56, s18
	v_mov_b32_e32 v57, 0xffff
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v47
.LBB1_5:                                ; %.lr.ph.i645.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s16, v51
	v_readfirstlane_b32 s17, v52
	v_readfirstlane_b32 s18, v53
	v_add_u32_e32 v18, s24, v50
	v_readfirstlane_b32 s26, v30
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	s_add_i32 s27, s15, -16
	v_mov_b32_e32 v98, s15
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_dwordx2 v[28:29], v50, s[16:19], 0 offen
	v_add_u32_e32 v19, s24, v18
	s_ashr_i32 s28, s26, 31
	v_mov_b32_e32 v99, s27
	v_lshl_add_u32 v62, s26, 5, v37
	buffer_load_dwordx2 v[26:27], v18, s[16:19], 0 offen
	v_add_u32_e32 v18, s24, v19
	s_lshr_b32 s27, s28, 29
	v_ashrrev_i32_e32 v20, 31, v62
	v_add_u32_e32 v63, 0x100, v62
	v_add_u32_e32 v64, 0x200, v62
	v_add_u32_e32 v65, 0x300, v62
	v_add_u32_e32 v66, 0x400, v62
	v_add_u32_e32 v67, 0x500, v62
	buffer_load_dwordx2 v[24:25], v19, s[16:19], 0 offen
	v_add_u32_e32 v19, s24, v18
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v68, 30, v20
	v_ashrrev_i32_e32 v69, 31, v63
	v_ashrrev_i32_e32 v70, 31, v64
	v_ashrrev_i32_e32 v71, 31, v65
	v_ashrrev_i32_e32 v72, 31, v66
	v_ashrrev_i32_e32 v73, 31, v67
	buffer_load_dwordx2 v[22:23], v18, s[16:19], 0 offen
	buffer_load_dwordx2 v[20:21], v19, s[16:19], 0 offen
	v_add_u32_e32 v18, s24, v19
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v68, v62, v68
	v_lshrrev_b32_e32 v69, 30, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_lshrrev_b32_e32 v71, 30, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_lshrrev_b32_e32 v73, 30, v73
	buffer_load_dwordx2 v[18:19], v18, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_sub_i32 s26, s26, s27
	v_readfirstlane_b32 s16, v54
	v_readfirstlane_b32 s17, v55
	v_readfirstlane_b32 s18, v56
	v_ashrrev_i32_e32 v74, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_add_u32_e32 v69, v63, v69
	v_add_u32_e32 v70, v64, v70
	v_add_u32_e32 v71, v65, v71
	v_add_u32_e32 v72, v66, v72
	v_add_u32_e32 v73, v67, v73
	v_add_u32_e32 v50, 16, v50
	v_lshl_or_b32 v75, s26, 6, v32
	v_sub_u32_e32 v62, v62, v68
	v_lshrrev_b32_e32 v68, 29, v74
	v_lshlrev_b32_e32 v76, 7, v74
	v_ashrrev_i32_e32 v77, 2, v69
	v_and_b32_e32 v69, -4, v69
	v_ashrrev_i32_e32 v78, 2, v70
	v_and_b32_e32 v70, -4, v70
	v_ashrrev_i32_e32 v79, 2, v71
	v_and_b32_e32 v71, -4, v71
	v_ashrrev_i32_e32 v80, 2, v72
	v_and_b32_e32 v72, -4, v72
	v_ashrrev_i32_e32 v81, 2, v73
	v_and_b32_e32 v73, 0xffffffc, v73
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v82, 31, v75
	v_add_u32_e32 v83, 0x200, v75
	v_add_u32_e32 v84, 0x400, v75
	v_add_u32_e32 v62, v62, v46
	v_add_u32_e32 v68, v74, v68
	v_sub_u32_e32 v63, v63, v69
	v_lshrrev_b32_e32 v69, 29, v77
	v_lshlrev_b32_e32 v85, 6, v77
	v_sub_u32_e32 v86, v78, v77
	v_sub_u32_e32 v64, v64, v70
	v_lshrrev_b32_e32 v70, 29, v78
	v_sub_u32_e32 v87, v79, v78
	v_sub_u32_e32 v65, v65, v71
	v_lshrrev_b32_e32 v71, 29, v79
	v_sub_u32_e32 v88, v80, v79
	v_sub_u32_e32 v66, v66, v72
	v_lshrrev_b32_e32 v72, 29, v80
	v_sub_u32_e32 v89, v81, v80
	v_sub_u32_e32 v67, v67, v73
	v_lshrrev_b32_e32 v73, 29, v81
	v_lshrrev_b32_e32 v82, 30, v82
	v_ashrrev_i32_e32 v90, 31, v83
	v_ashrrev_i32_e32 v91, 31, v84
	v_and_b32_e32 v68, -8, v68
	v_add_u32_e32 v63, v63, v46
	v_add_u32_e32 v69, v77, v69
	v_add_u32_e32 v64, v64, v46
	v_add_u32_e32 v70, v78, v70
	v_lshlrev_b32_e32 v86, 6, v86
	v_add_u32_e32 v65, v65, v46
	v_add_u32_e32 v71, v79, v71
	v_lshlrev_b32_e32 v87, 6, v87
	v_add_u32_e32 v66, v66, v46
	v_add_u32_e32 v72, v80, v72
	v_lshlrev_b32_e32 v88, 6, v88
	v_add_u32_e32 v67, v67, v46
	v_add_u32_e32 v73, v81, v73
	v_lshlrev_b32_e32 v89, 7, v89
	v_add_u32_e32 v82, v75, v82
	v_lshrrev_b32_e32 v90, 30, v90
	v_lshrrev_b32_e32 v91, 30, v91
	v_sub_u32_e32 v68, v74, v68
	v_and_b32_e32 v69, -8, v69
	v_and_b32_e32 v70, -8, v70
	v_and_b32_e32 v71, -8, v71
	v_and_b32_e32 v72, -8, v72
	v_and_b32_e32 v73, 0xffffff8, v73
	v_ashrrev_i32_e32 v74, 2, v82
	v_and_b32_e32 v82, -4, v82
	v_add_u32_e32 v90, v83, v90
	v_add_u32_e32 v91, v84, v91
	v_xor_b32_e32 v62, v62, v68
	v_sub_u32_e32 v68, v77, v69
	v_sub_u32_e32 v69, v78, v70
	v_sub_u32_e32 v70, v79, v71
	v_sub_u32_e32 v71, v80, v72
	v_sub_u32_e32 v72, v81, v73
	v_sub_u32_e32 v73, v75, v82
	v_lshrrev_b32_e32 v75, 29, v74
	v_lshlrev_b32_e32 v77, 6, v74
	v_ashrrev_i32_e32 v78, 2, v90
	v_and_b32_e32 v79, -4, v90
	v_ashrrev_i32_e32 v80, 2, v91
	v_and_b32_e32 v81, -4, v91
	v_lshlrev_b32_e32 v82, 3, v62
	v_lshl_add_u32 v100, v62, 4, v76
	v_xor_b32_e32 v63, v63, v68
	v_xor_b32_e32 v64, v64, v69
	v_xor_b32_e32 v65, v65, v70
	v_xor_b32_e32 v66, v66, v71
	v_xor_b32_e32 v67, v67, v72
	v_add_u32_e32 v68, v73, v48
	v_add_u32_e32 v69, v74, v75
	v_sub_u32_e32 v70, v83, v79
	v_lshrrev_b32_e32 v71, 29, v78
	v_sub_u32_e32 v72, v84, v81
	v_lshrrev_b32_e32 v73, 29, v80
	v_sub_u32_e32 v62, v63, v62
	v_sub_u32_e32 v63, v64, v63
	v_sub_u32_e32 v64, v65, v64
	v_sub_u32_e32 v65, v66, v65
	v_sub_u32_e32 v66, v67, v66
	v_and_b32_e32 v67, -8, v69
	v_add_u32_e32 v69, v68, v49
	v_add_u32_e32 v70, v70, v48
	v_add_u32_e32 v71, v78, v71
	v_add_u32_e32 v72, v72, v48
	v_add_u32_e32 v73, v80, v73
	v_lshlrev_b32_e32 v62, 3, v62
	v_lshl_add_u32 v63, v63, 3, v86
	v_lshl_add_u32 v64, v64, 3, v87
	v_lshl_add_u32 v65, v65, 3, v88
	v_lshlrev_b32_e32 v66, 4, v66
	v_sub_u32_e32 v67, v74, v67
	v_and_b32_e32 v71, -8, v71
	v_add_u32_e32 v74, v70, v49
	v_and_b32_e32 v73, -8, v73
	v_add_u32_e32 v75, v72, v49
	v_add3_u32 v62, v82, v85, v62
	v_lshlrev_b32_e32 v76, 1, v63
	v_xor_b32_e32 v68, v68, v67
	v_xor_b32_e32 v67, v69, v67
	v_sub_u32_e32 v69, v78, v71
	v_sub_u32_e32 v71, v80, v73
	v_lshlrev_b32_e32 v101, 1, v62
	v_add3_u32 v62, v63, v62, v64
	v_lshlrev_b32_e32 v63, 3, v68
	v_sub_u32_e32 v67, v67, v68
	v_xor_b32_e32 v70, v70, v69
	v_xor_b32_e32 v69, v74, v69
	v_xor_b32_e32 v72, v72, v71
	v_xor_b32_e32 v71, v75, v71
	v_lshl_add_u32 v73, v68, 4, 32
	v_add3_u32 v102, v101, 32, v76
	v_add_lshl_u32 v62, v65, v62, 1
	v_sub_u32_e32 v70, v70, v68
	v_sub_u32_e32 v69, v69, v68
	v_sub_u32_e32 v72, v72, v68
	v_sub_u32_e32 v68, v71, v68
	v_add_lshl_u32 v63, v63, v77, 1
	v_lshl_add_u32 v71, v78, 7, v73
	v_lshl_add_u32 v73, v80, 7, v73
	v_lshlrev_b32_e32 v67, 4, v67
	v_lshl_add_u32 v103, v64, 1, v102
	v_add3_u32 v104, v66, v89, v62
	v_lshl_add_u32 v66, v70, 4, v71
	v_lshl_add_u32 v70, v72, 4, v73
	v_add3_u32 v74, v63, 32, v67
	v_lshl_add_u32 v78, v69, 4, v71
	v_lshl_add_u32 v82, v68, 4, v73
	v_lshl_add_u32 v105, v65, 1, v103
	ds_read_b128 v[62:65], v63 offset:32
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	ds_read_b128 v[78:81], v78
	ds_read_b128 v[82:85], v82
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[86:89], v99, s[16:19], 0 offen
	buffer_load_dwordx4 v[90:93], v98, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v45, v62
	v_dot2c_f32_f16_e32 v6, v44, v63
	v_dot2c_f32_f16_e32 v4, v43, v64
	v_dot2c_f32_f16_e32 v2, v42, v65
	v_dot2c_f32_f16_e32 v9, v45, v66
	v_dot2c_f32_f16_e32 v7, v44, v67
	v_dot2c_f32_f16_e32 v5, v43, v68
	v_dot2c_f32_f16_e32 v3, v42, v69
	v_dot2c_f32_f16_e32 v58, v45, v70
	v_dot2c_f32_f16_e32 v59, v44, v71
	v_dot2c_f32_f16_e32 v60, v43, v72
	v_dot2c_f32_f16_e32 v61, v42, v73
	v_dot2c_f32_f16_e32 v16, v41, v74
	v_dot2c_f32_f16_e32 v14, v40, v75
	v_dot2c_f32_f16_e32 v12, v39, v76
	v_dot2c_f32_f16_e32 v10, v38, v77
	v_dot2c_f32_f16_e32 v17, v41, v78
	v_dot2c_f32_f16_e32 v15, v40, v79
	v_dot2c_f32_f16_e32 v13, v39, v80
	v_dot2c_f32_f16_e32 v11, v38, v81
	v_dot2c_f32_f16_e32 v94, v41, v82
	v_dot2c_f32_f16_e32 v95, v40, v83
	v_dot2c_f32_f16_e32 v96, v39, v84
	v_dot2c_f32_f16_e32 v97, v38, v85
	v_add_f32_e32 v38, v47, v58
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v59, v38
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v60, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v61, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v94, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v95, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v96, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v47, v97, v2
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v4, 24, v28
	s_waitcnt vmcnt(6)
	v_lshrrev_b32_e32 v10, 24, v26
	v_lshrrev_b32_e32 v8, 24, v29
	v_lshrrev_b32_e32 v14, 24, v27
	v_and_b32_e32 v2, 0xff, v28
	v_bfe_u32 v3, v28, 8, 8
	v_bfe_u32 v5, v28, 16, 8
	v_and_b32_e32 v6, 0xff, v29
	v_bfe_u32 v7, v29, 8, 8
	v_bfe_u32 v9, v29, 16, 8
	v_and_b32_e32 v11, 0xff, v26
	v_bfe_u32 v12, v26, 8, 8
	v_bfe_u32 v13, v26, 16, 8
	v_and_b32_e32 v15, 0xff, v27
	v_bfe_u32 v16, v27, 8, 8
	v_bfe_u32 v17, v27, 16, 8
	s_waitcnt vmcnt(5)
	v_lshrrev_b32_e32 v26, 24, v24
	v_lshrrev_b32_e32 v27, 24, v25
	v_cvt_f32_fp8_sdwa v42, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v24
	v_bfe_u32 v15, v24, 8, 8
	v_bfe_u32 v16, v24, 16, 8
	v_and_b32_e32 v17, 0xff, v25
	v_bfe_u32 v24, v25, 8, 8
	v_bfe_u32 v25, v25, 16, 8
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v28, 24, v22
	v_lshrrev_b32_e32 v38, 24, v23
	v_cvt_f32_fp8_sdwa v60, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v27 src0_sel:BYTE_0
	v_and_b32_e32 v26, 0xff, v22
	v_bfe_u32 v27, v22, 8, 8
	v_bfe_u32 v29, v22, 16, 8
	v_and_b32_e32 v39, 0xff, v23
	v_bfe_u32 v40, v23, 8, 8
	v_bfe_u32 v41, v23, 16, 8
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v44, 24, v20
	v_lshrrev_b32_e32 v45, 24, v21
	v_cvt_f32_fp8_sdwa v62, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v38 src0_sel:BYTE_0
	v_and_b32_e32 v38, 0xff, v20
	v_bfe_u32 v39, v20, 8, 8
	v_bfe_u32 v40, v20, 16, 8
	v_and_b32_e32 v41, 0xff, v21
	v_bfe_u32 v64, v21, 8, 8
	v_bfe_u32 v65, v21, 16, 8
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v66, 24, v18
	v_lshrrev_b32_e32 v67, 24, v19
	v_cvt_f32_fp8_sdwa v68, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v45 src0_sel:BYTE_0
	v_and_b32_e32 v44, 0xff, v18
	v_bfe_u32 v45, v18, 8, 8
	v_bfe_u32 v65, v18, 16, 8
	v_and_b32_e32 v69, 0xff, v19
	v_bfe_u32 v70, v19, 8, 8
	v_bfe_u32 v71, v19, 16, 8
	v_fma_mixlo_f16 v72, s12, v42, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_fma_mixlo_f16 v73, s12, v43, 0
	v_pk_mul_f32 v[8:9], s[6:7], v[8:9]
	v_pk_mul_f32 v[10:11], s[6:7], v[10:11]
	v_pk_mul_f32 v[12:13], s[6:7], v[12:13]
	v_cvt_f32_fp8_sdwa v74, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v67 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v66, v2
	v_cvt_f16_f32_e32 v67, v3
	v_cvt_f16_f32_e32 v69, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v70, v6
	v_cvt_f16_f32_e32 v71, v8
	v_cvt_f16_f32_e32 v75, v9
	v_cvt_f16_f32_e32 v76, v10
	v_cvt_f16_f32_e32 v8, v11
	v_cvt_f16_f32_e32 v9, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v60, s12, v60, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[10:11], s[6:7], v[24:25]
	v_cvt_f16_f32_e32 v14, v2
	v_cvt_f16_f32_e32 v15, v3
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f16_f32_e32 v13, v11
	v_cvt_f16_f32_e32 v77, v10
	v_fma_mixlo_f16 v62, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[22:23]
	v_pk_mul_f32 v[6:7], s[6:7], v[26:27]
	v_pk_mul_f32 v[10:11], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v22, v2
	v_cvt_f16_f32_e32 v23, v3
	v_cvt_f16_f32_e32 v26, v6
	v_cvt_f16_f32_e32 v27, v7
	v_cvt_f16_f32_e32 v17, v11
	v_cvt_f16_f32_e32 v28, v10
	v_fma_mixlo_f16 v29, s12, v68, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[20:21]
	v_pk_mul_f32 v[6:7], s[6:7], v[38:39]
	v_pk_mul_f32 v[10:11], s[6:7], v[40:41]
	v_cvt_f16_f32_e32 v38, v2
	v_cvt_f16_f32_e32 v39, v3
	v_cvt_f16_f32_e32 v40, v6
	v_cvt_f16_f32_e32 v20, v7
	v_cvt_f16_f32_e32 v21, v11
	v_cvt_f16_f32_e32 v41, v10
	v_fma_mixlo_f16 v68, s12, v74, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[18:19]
	v_pk_mul_f32 v[6:7], s[6:7], v[42:43]
	v_pk_mul_f32 v[10:11], s[6:7], v[44:45]
	v_cvt_f16_f32_e32 v42, v2
	v_cvt_f16_f32_e32 v43, v3
	v_cvt_f16_f32_e32 v44, v6
	v_cvt_f16_f32_e32 v45, v7
	v_cvt_f16_f32_e32 v25, v11
	v_cvt_f16_f32_e32 v74, v10
	v_pack_b32_f16 v4, v4, v70
	v_pack_b32_f16 v3, v67, v69
	v_pack_b32_f16 v2, v72, v66
	v_fma_mixhi_f16 v5, s12, v58, 0
	v_pack_b32_f16 v8, v8, v12
	v_pack_b32_f16 v7, v75, v76
	v_pack_b32_f16 v6, v73, v71
	v_fma_mixhi_f16 v9, s12, v59, 0
	v_pack_b32_f16 v12, v24, v77
	v_pack_b32_f16 v11, v15, v16
	v_pack_b32_f16 v10, v60, v14
	v_fma_mixhi_f16 v13, s12, v61, 0
	ds_write_b128 v100, v[2:5] offset:32
	ds_write_b128 v101, v[6:9] offset:32
	v_pack_b32_f16 v16, v27, v28
	v_pack_b32_f16 v15, v23, v26
	v_pack_b32_f16 v14, v62, v22
	v_fma_mixhi_f16 v17, s12, v63, 0
	ds_write_b128 v102, v[10:13]
	v_pack_b32_f16 v20, v20, v41
	v_pack_b32_f16 v19, v39, v40
	v_pack_b32_f16 v18, v29, v38
	v_fma_mixhi_f16 v21, s12, v64, 0
	ds_write_b128 v103, v[14:17]
	v_pack_b32_f16 v24, v45, v74
	v_pack_b32_f16 v23, v43, v44
	v_pack_b32_f16 v22, v68, v42
	v_fma_mixhi_f16 v25, s12, v65, 0
	ds_write_b128 v105, v[18:21]
	ds_write_b128 v104, v[22:25] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v2, 16, v86
	v_bfi_b32 v3, v57, 0, v86
	v_lshlrev_b32_e32 v4, 16, v87
	v_bfi_b32 v5, v57, 0, v87
	v_lshlrev_b32_e32 v6, 16, v88
	v_bfi_b32 v7, v57, 0, v88
	v_lshlrev_b32_e32 v8, 16, v89
	v_bfi_b32 v9, v57, 0, v89
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v90
	v_bfi_b32 v11, v57, 0, v90
	v_lshlrev_b32_e32 v12, 16, v91
	v_bfi_b32 v13, v57, 0, v91
	v_lshlrev_b32_e32 v14, 16, v92
	v_bfi_b32 v15, v57, 0, v92
	v_lshlrev_b32_e32 v16, 16, v93
	v_bfi_b32 v17, v57, 0, v93
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v16, v16
	v_pack_b32_f16 v45, v2, v3
	v_pack_b32_f16 v44, v4, v5
	v_pack_b32_f16 v43, v6, v7
	v_pack_b32_f16 v42, v8, v9
	v_pack_b32_f16 v41, v10, v11
	v_pack_b32_f16 v40, v12, v13
	v_pack_b32_f16 v39, v14, v15
	v_pack_b32_f16 v38, v16, v17
	s_cbranch_scc1 .LBB1_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v31
.LBB1_7:                                ; %Flow152
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v30
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v32
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v48
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v49
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v48
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v49
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v48
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v49
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v18, v8, 4, 32
	v_lshl_add_u32 v19, v9, 7, v18
	v_lshl_add_u32 v8, v10, 4, v19
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v45, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v45, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v18
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v45, v4
	s_nop 2
	v_add_f32_e32 v1, v47, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v41, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v40, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v38, v11
	v_lshl_add_u32 v4, v13, 4, v19
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v41, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v40, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v38, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v41, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v40, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v39, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v38, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v35
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v35
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v18, -v8, v17, v13
	v_fmac_f32_e32 v17, v18, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v18, -v8, v17, v16
	v_fmac_f32_e32 v17, v18, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v18, -v8, v17, v16
	v_fmac_f32_e32 v17, v18, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v35
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB1_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB1_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v18, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v19, v5, s[4:7], 0 offen
	buffer_load_ushort v20, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v33
	v_readfirstlane_b32 s21, v30
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v34
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v35
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v21, s1, v31
	v_or_b32_e32 v22, s5, v32
	v_mul_hi_u32 v23, v21, s0
	v_lshrrev_b32_e32 v22, 3, v22
	v_lshrrev_b32_e32 v23, 5, v23
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v23
	v_sub_u32_e32 v6, v21, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v22, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v19
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v20
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v21, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v22
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v22
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v34
	v_bfe_u32 v8, v33, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v36, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v34
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v34
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v34
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v34
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v34
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v34
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v32
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB1_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v30
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v33, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[18:21], v5
	ds_read_b128 v[22:25], v6
	ds_read_b128 v[26:29], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v34
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v33, v53, v15
	v_dot2c_f32_f16_e32 v35, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v18
	v_dot2c_f32_f16_e32 v88, v57, v19
	v_dot2c_f32_f16_e32 v89, v58, v20
	v_dot2c_f32_f16_e32 v90, v59, v21
	v_dot2c_f32_f16_e32 v91, v60, v22
	v_dot2c_f32_f16_e32 v92, v61, v23
	v_dot2c_f32_f16_e32 v93, v62, v24
	v_dot2c_f32_f16_e32 v94, v63, v25
	v_dot2c_f32_f16_e32 v95, v64, v26
	v_dot2c_f32_f16_e32 v96, v65, v27
	v_dot2c_f32_f16_e32 v97, v66, v28
	v_dot2c_f32_f16_e32 v98, v67, v29
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v35, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v18, 0xff, v85
	v_bfe_u32 v19, v85, 8, 8
	v_bfe_u32 v20, v85, 16, 8
	v_lshrrev_b32_e32 v21, 24, v85
	v_cvt_f32_fp8_sdwa v22, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v21 src0_sel:BYTE_0
	v_fma_mixlo_f16 v21, s13, v22, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[18:19], s[0:1], v[18:19]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v22, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v23, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v22, v18
	v_pack_b32_f16 v15, v15, v23
	v_pack_b32_f16 v14, v21, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB1_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v30
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[16:19], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[20:23], v1
	ds_read_b128 v[24:27], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v23, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v22, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v21, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v20, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v27, v19
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v26, v18
	v_mov_b32_e32 v18, 0
	v_dot2c_f32_f16_e32 v18, v25, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v24, v16
	v_mov_b32_e32 v16, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v16, v41, v37
	v_mov_b32_e32 v19, 0
	v_dot2c_f32_f16_e32 v19, v40, v36
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v39, v35
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v38, v34
	v_mov_b32_e32 v22, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v22, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v56, v48
	v_mov_b32_e32 v24, 0
	v_dot2c_f32_f16_e32 v24, v55, v47
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v54, v46
	v_mov_b32_e32 v26, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v26, v61, v53
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v60, v52
	v_mov_b32_e32 v28, 0
	v_dot2c_f32_f16_e32 v28, v59, v51
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v58, v50
	v_mov_b32_e32 v30, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v30, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v19, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v31
	v_add_u32_e32 v2, s22, v32
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 117
		.amdhsa_next_free_sgpr 29
		.amdhsa_accum_offset 120
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end1:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end1-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 10532
; NumSgprs: 35
; NumVgprs: 117
; NumAgprs: 0
; TotalNumVgprs: 117
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 4
; VGPRBlocks: 14
; NumSGPRsForWavesPerEU: 35
; NumVGPRsForWavesPerEU: 117
; AccumOffset: 120
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 29
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s23, s21, -1
	s_mul_i32 s28, s9, s23
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	s_add_i32 s28, s28, s7
	v_lshrrev_b32_e32 v30, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v30
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v35, -1, v0
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	v_lshlrev_b32_e32 v33, 3, v35
	v_and_b32_e32 v6, 8, v33
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v8, s25
	v_lshrrev_b32_e32 v37, 1, v35
	v_lshl_add_u32 v7, s23, 5, v37
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_dwordx2 v[16:17], v4, s[4:7], 0 offen
	buffer_load_dwordx4 v[0:3], v8, s[16:19], 0 offen
	buffer_load_dwordx4 v[12:15], v8, s[16:19], 0 offen offset:16
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v5, s24, v4
	v_add_u32_e32 v8, s24, v5
	v_add_u32_e32 v9, s24, v8
	buffer_load_dwordx2 v[18:19], v5, s[4:7], 0 offen
	buffer_load_dwordx2 v[20:21], v8, s[4:7], 0 offen
	buffer_load_dwordx2 v[22:23], v9, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v9
	v_add_u32_e32 v24, s24, v5
	buffer_load_dwordx2 v[10:11], v5, s[4:7], 0 offen
	buffer_load_dwordx2 v[8:9], v24, s[4:7], 0 offen
	s_mov_b32 s19, 0
	v_mov_b32_e32 v5, 0xffff
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v24, 24, v16
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v25, 16, v0
	v_bfi_b32 v0, v5, 0, v0
	v_lshlrev_b32_e32 v26, 16, v1
	v_bfi_b32 v1, v5, 0, v1
	v_lshlrev_b32_e32 v27, 16, v2
	v_bfi_b32 v2, v5, 0, v2
	v_lshlrev_b32_e32 v28, 16, v3
	v_bfi_b32 v3, v5, 0, v3
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v29, 16, v12
	v_bfi_b32 v12, v5, 0, v12
	v_lshlrev_b32_e32 v31, 16, v13
	v_bfi_b32 v13, v5, 0, v13
	v_lshlrev_b32_e32 v32, 16, v14
	v_bfi_b32 v14, v5, 0, v14
	v_lshlrev_b32_e32 v34, 16, v15
	v_bfi_b32 v5, v5, 0, v15
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v15, v25
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v31, v32
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v32, v34
	v_pack_b32_f16 v45, v15, v0
	v_pack_b32_f16 v44, v25, v1
	v_pack_b32_f16 v43, v26, v2
	v_pack_b32_f16 v42, v27, v3
	v_pack_b32_f16 v41, v28, v12
	v_pack_b32_f16 v40, v29, v13
	v_pack_b32_f16 v39, v31, v14
	v_pack_b32_f16 v38, v32, v5
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v5, 24, v18
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v25, 24, v20
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v26, 24, v22
	s_waitcnt vmcnt(1)
	v_lshrrev_b32_e32 v27, 24, v10
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v28, 24, v8
	v_lshrrev_b32_e32 v14, 24, v17
	v_lshrrev_b32_e32 v29, 24, v19
	v_lshrrev_b32_e32 v31, 24, v21
	v_lshrrev_b32_e32 v32, 24, v23
	v_and_b32_e32 v0, 0xff, v16
	v_cvt_f32_fp8_sdwa v2, v0 src0_sel:BYTE_0
	v_bfe_u32 v0, v16, 8, 8
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_bfe_u32 v1, v16, 16, 8
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v34, 24, v11
	v_lshrrev_b32_e32 v36, 24, v9
	v_fma_mixlo_f16 v15, s12, v2, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v24 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v17
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_bfe_u32 v12, v17, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v17, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v3
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v13
	v_pack_b32_f16 v2, v16, v12
	v_pack_b32_f16 v1, v1, v17
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v18
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v18, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v18, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v15, v0
	v_fma_mixhi_f16 v3, s12, v14, 0
	v_fma_mixlo_f16 v18, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v19
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 8, 8
	v_cvt_f32_fp8_sdwa v16, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 16, 8
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v13, v16
	v_pack_b32_f16 v13, v5, v19
	v_cvt_f32_fp8_sdwa v5, v29 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v20
	v_cvt_f32_fp8_sdwa v19, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v20, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v18, v12
	v_fma_mixhi_f16 v15, s12, v5, 0
	v_fma_mixlo_f16 v5, s12, v19, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v18, v25 src0_sel:BYTE_0
	v_and_b32_e32 v19, 0xff, v21
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_bfe_u32 v20, v21, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v21, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[18:19], s[12:13], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v19
	v_pk_mul_f32 v[20:21], s[12:13], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v25, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v21
	v_pack_b32_f16 v18, v24, v20
	v_pack_b32_f16 v17, v17, v25
	v_cvt_f32_fp8_sdwa v24, v31 src0_sel:BYTE_0
	v_and_b32_e32 v20, 0xff, v22
	v_cvt_f32_fp8_sdwa v25, v20 src0_sel:BYTE_0
	v_bfe_u32 v20, v22, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v22, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v5, v16
	v_fma_mixhi_f16 v19, s12, v24, 0
	v_fma_mixlo_f16 v5, s12, v25, 0
	v_pk_mul_f32 v[20:21], s[12:13], v[20:21] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v24, v26 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v23
	v_cvt_f32_fp8_sdwa v25, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v23, 8, 8
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_bfe_u32 v23, v23, 16, 8
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[24:25], s[12:13], v[24:25] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[22:23], s[12:13], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v23, v23
	v_pack_b32_f16 v22, v25, v22
	v_pack_b32_f16 v21, v21, v24
	v_cvt_f32_fp8_sdwa v26, v32 src0_sel:BYTE_0
	v_and_b32_e32 v24, 0xff, v10
	v_cvt_f32_fp8_sdwa v29, v24 src0_sel:BYTE_0
	v_bfe_u32 v24, v10, 8, 8
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_bfe_u32 v10, v10, 16, 8
	v_cvt_f32_fp8_sdwa v25, v10 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v5, v20
	v_fma_mixhi_f16 v23, s12, v26, 0
	v_fma_mixlo_f16 v5, s12, v29, 0
	v_pk_mul_f32 v[24:25], s[12:13], v[24:25] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_e32 v10, 0xff, v11
	v_cvt_f32_fp8_sdwa v27, v10 src0_sel:BYTE_0
	v_bfe_u32 v10, v11, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v11, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[26:27], s[12:13], v[26:27] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v29, v27
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v31, v26
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v11
	v_pack_b32_f16 v26, v29, v10
	v_pack_b32_f16 v25, v25, v31
	v_cvt_f32_fp8_sdwa v29, v34 src0_sel:BYTE_0
	v_and_b32_e32 v10, 0xff, v8
	v_cvt_f32_fp8_sdwa v31, v10 src0_sel:BYTE_0
	v_bfe_u32 v10, v8, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v8, v8, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_pack_b32_f16 v24, v5, v24
	v_fma_mixhi_f16 v27, s12, v29, 0
	v_fma_mixlo_f16 v5, s12, v31, 0
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v31, v10
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v9
	v_cvt_f32_fp8_sdwa v29, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v9, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v9, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v32, v11
	v_pk_mul_f32 v[10:11], s[12:13], v[28:29] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v28, v11
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v29, v10
	v_cvt_f16_f32_e32 v11, v9
	v_cvt_f32_fp8_sdwa v34, v36 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v28, v8
	v_pack_b32_f16 v9, v32, v29
	v_pack_b32_f16 v8, v5, v31
	v_fma_mixhi_f16 v11, s12, v34, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v46, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v46, v5
	v_lshrrev_b32_e32 v28, 29, v6
	v_add_u32_e32 v28, v6, v28
	v_and_b32_e32 v28, -8, v28
	v_sub_u32_e32 v28, v6, v28
	v_xor_b32_e32 v5, v5, v28
	v_lshlrev_b32_e32 v28, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v46
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v28, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[12:15] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v12, 2, v6
	v_sub_u32_e32 v2, v12, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v46
	v_lshrrev_b32_e32 v6, 29, v12
	v_add_u32_e32 v6, v12, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v12, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[16:19]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v13, 2, v6
	v_sub_u32_e32 v12, v13, v12
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v46
	v_lshrrev_b32_e32 v6, 29, v13
	v_add_u32_e32 v6, v13, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v13, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v12
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[20:23]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v12, v6, v13
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v46
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v12
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[24:27]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v46
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[8:11] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v34, 3, v35
	v_lshrrev_b32_e32 v31, 6, v35
	v_add_u32_e32 v3, 8, v34
	s_cbranch_scc1 .LBB2_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v35
	v_lshlrev_b32_e32 v48, 2, v2
	v_lshrrev_b32_e32 v36, 3, v3
	v_sub_u32_e32 v0, v36, v2
	v_lshlrev_b32_e32 v49, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB2_3
.LBB2_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr48
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr49
.LBB2_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v32, 63, v35
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v47, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB2_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v48, 2, v31
	v_lshrrev_b32_e32 v36, 3, v3
	v_sub_u32_e32 v0, v36, v31
	v_lshlrev_b32_e32 v49, 2, v0
	v_add_u32_e32 v50, 16, v4
	s_add_i32 s15, s25, 48
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v51, s26
	v_mov_b32_e32 v52, s27
	v_mov_b32_e32 v53, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v54, s16
	v_mov_b32_e32 v55, s17
	v_mov_b32_e32 v56, s18
	v_mov_b32_e32 v57, 0xffff
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v47
.LBB2_5:                                ; %.lr.ph.i645.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s16, v51
	v_readfirstlane_b32 s17, v52
	v_readfirstlane_b32 s18, v53
	v_add_u32_e32 v18, s24, v50
	v_readfirstlane_b32 s26, v30
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	s_add_i32 s27, s15, -16
	v_mov_b32_e32 v98, s15
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_dwordx2 v[28:29], v50, s[16:19], 0 offen
	v_add_u32_e32 v19, s24, v18
	s_ashr_i32 s28, s26, 31
	v_mov_b32_e32 v99, s27
	v_lshl_add_u32 v62, s26, 5, v37
	buffer_load_dwordx2 v[26:27], v18, s[16:19], 0 offen
	v_add_u32_e32 v18, s24, v19
	s_lshr_b32 s27, s28, 29
	v_ashrrev_i32_e32 v20, 31, v62
	v_add_u32_e32 v63, 0x100, v62
	v_add_u32_e32 v64, 0x200, v62
	v_add_u32_e32 v65, 0x300, v62
	v_add_u32_e32 v66, 0x400, v62
	v_add_u32_e32 v67, 0x500, v62
	buffer_load_dwordx2 v[24:25], v19, s[16:19], 0 offen
	v_add_u32_e32 v19, s24, v18
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v68, 30, v20
	v_ashrrev_i32_e32 v69, 31, v63
	v_ashrrev_i32_e32 v70, 31, v64
	v_ashrrev_i32_e32 v71, 31, v65
	v_ashrrev_i32_e32 v72, 31, v66
	v_ashrrev_i32_e32 v73, 31, v67
	buffer_load_dwordx2 v[22:23], v18, s[16:19], 0 offen
	buffer_load_dwordx2 v[20:21], v19, s[16:19], 0 offen
	v_add_u32_e32 v18, s24, v19
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v68, v62, v68
	v_lshrrev_b32_e32 v69, 30, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_lshrrev_b32_e32 v71, 30, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_lshrrev_b32_e32 v73, 30, v73
	buffer_load_dwordx2 v[18:19], v18, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_sub_i32 s26, s26, s27
	v_readfirstlane_b32 s16, v54
	v_readfirstlane_b32 s17, v55
	v_readfirstlane_b32 s18, v56
	v_ashrrev_i32_e32 v74, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_add_u32_e32 v69, v63, v69
	v_add_u32_e32 v70, v64, v70
	v_add_u32_e32 v71, v65, v71
	v_add_u32_e32 v72, v66, v72
	v_add_u32_e32 v73, v67, v73
	v_add_u32_e32 v50, 16, v50
	v_lshl_or_b32 v75, s26, 6, v32
	v_sub_u32_e32 v62, v62, v68
	v_lshrrev_b32_e32 v68, 29, v74
	v_lshlrev_b32_e32 v76, 7, v74
	v_ashrrev_i32_e32 v77, 2, v69
	v_and_b32_e32 v69, -4, v69
	v_ashrrev_i32_e32 v78, 2, v70
	v_and_b32_e32 v70, -4, v70
	v_ashrrev_i32_e32 v79, 2, v71
	v_and_b32_e32 v71, -4, v71
	v_ashrrev_i32_e32 v80, 2, v72
	v_and_b32_e32 v72, -4, v72
	v_ashrrev_i32_e32 v81, 2, v73
	v_and_b32_e32 v73, 0xffffffc, v73
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v82, 31, v75
	v_add_u32_e32 v83, 0x200, v75
	v_add_u32_e32 v84, 0x400, v75
	v_add_u32_e32 v62, v62, v46
	v_add_u32_e32 v68, v74, v68
	v_sub_u32_e32 v63, v63, v69
	v_lshrrev_b32_e32 v69, 29, v77
	v_lshlrev_b32_e32 v85, 6, v77
	v_sub_u32_e32 v86, v78, v77
	v_sub_u32_e32 v64, v64, v70
	v_lshrrev_b32_e32 v70, 29, v78
	v_sub_u32_e32 v87, v79, v78
	v_sub_u32_e32 v65, v65, v71
	v_lshrrev_b32_e32 v71, 29, v79
	v_sub_u32_e32 v88, v80, v79
	v_sub_u32_e32 v66, v66, v72
	v_lshrrev_b32_e32 v72, 29, v80
	v_sub_u32_e32 v89, v81, v80
	v_sub_u32_e32 v67, v67, v73
	v_lshrrev_b32_e32 v73, 29, v81
	v_lshrrev_b32_e32 v82, 30, v82
	v_ashrrev_i32_e32 v90, 31, v83
	v_ashrrev_i32_e32 v91, 31, v84
	v_and_b32_e32 v68, -8, v68
	v_add_u32_e32 v63, v63, v46
	v_add_u32_e32 v69, v77, v69
	v_add_u32_e32 v64, v64, v46
	v_add_u32_e32 v70, v78, v70
	v_lshlrev_b32_e32 v86, 6, v86
	v_add_u32_e32 v65, v65, v46
	v_add_u32_e32 v71, v79, v71
	v_lshlrev_b32_e32 v87, 6, v87
	v_add_u32_e32 v66, v66, v46
	v_add_u32_e32 v72, v80, v72
	v_lshlrev_b32_e32 v88, 6, v88
	v_add_u32_e32 v67, v67, v46
	v_add_u32_e32 v73, v81, v73
	v_lshlrev_b32_e32 v89, 7, v89
	v_add_u32_e32 v82, v75, v82
	v_lshrrev_b32_e32 v90, 30, v90
	v_lshrrev_b32_e32 v91, 30, v91
	v_sub_u32_e32 v68, v74, v68
	v_and_b32_e32 v69, -8, v69
	v_and_b32_e32 v70, -8, v70
	v_and_b32_e32 v71, -8, v71
	v_and_b32_e32 v72, -8, v72
	v_and_b32_e32 v73, 0xffffff8, v73
	v_ashrrev_i32_e32 v74, 2, v82
	v_and_b32_e32 v82, -4, v82
	v_add_u32_e32 v90, v83, v90
	v_add_u32_e32 v91, v84, v91
	v_xor_b32_e32 v62, v62, v68
	v_sub_u32_e32 v68, v77, v69
	v_sub_u32_e32 v69, v78, v70
	v_sub_u32_e32 v70, v79, v71
	v_sub_u32_e32 v71, v80, v72
	v_sub_u32_e32 v72, v81, v73
	v_sub_u32_e32 v73, v75, v82
	v_lshrrev_b32_e32 v75, 29, v74
	v_lshlrev_b32_e32 v77, 6, v74
	v_ashrrev_i32_e32 v78, 2, v90
	v_and_b32_e32 v79, -4, v90
	v_ashrrev_i32_e32 v80, 2, v91
	v_and_b32_e32 v81, -4, v91
	v_lshlrev_b32_e32 v82, 3, v62
	v_lshl_add_u32 v100, v62, 4, v76
	v_xor_b32_e32 v63, v63, v68
	v_xor_b32_e32 v64, v64, v69
	v_xor_b32_e32 v65, v65, v70
	v_xor_b32_e32 v66, v66, v71
	v_xor_b32_e32 v67, v67, v72
	v_add_u32_e32 v68, v73, v48
	v_add_u32_e32 v69, v74, v75
	v_sub_u32_e32 v70, v83, v79
	v_lshrrev_b32_e32 v71, 29, v78
	v_sub_u32_e32 v72, v84, v81
	v_lshrrev_b32_e32 v73, 29, v80
	v_sub_u32_e32 v62, v63, v62
	v_sub_u32_e32 v63, v64, v63
	v_sub_u32_e32 v64, v65, v64
	v_sub_u32_e32 v65, v66, v65
	v_sub_u32_e32 v66, v67, v66
	v_and_b32_e32 v67, -8, v69
	v_add_u32_e32 v69, v68, v49
	v_add_u32_e32 v70, v70, v48
	v_add_u32_e32 v71, v78, v71
	v_add_u32_e32 v72, v72, v48
	v_add_u32_e32 v73, v80, v73
	v_lshlrev_b32_e32 v62, 3, v62
	v_lshl_add_u32 v63, v63, 3, v86
	v_lshl_add_u32 v64, v64, 3, v87
	v_lshl_add_u32 v65, v65, 3, v88
	v_lshlrev_b32_e32 v66, 4, v66
	v_sub_u32_e32 v67, v74, v67
	v_and_b32_e32 v71, -8, v71
	v_add_u32_e32 v74, v70, v49
	v_and_b32_e32 v73, -8, v73
	v_add_u32_e32 v75, v72, v49
	v_add3_u32 v62, v82, v85, v62
	v_lshlrev_b32_e32 v76, 1, v63
	v_xor_b32_e32 v68, v68, v67
	v_xor_b32_e32 v67, v69, v67
	v_sub_u32_e32 v69, v78, v71
	v_sub_u32_e32 v71, v80, v73
	v_lshlrev_b32_e32 v101, 1, v62
	v_add3_u32 v62, v63, v62, v64
	v_lshlrev_b32_e32 v63, 3, v68
	v_sub_u32_e32 v67, v67, v68
	v_xor_b32_e32 v70, v70, v69
	v_xor_b32_e32 v69, v74, v69
	v_xor_b32_e32 v72, v72, v71
	v_xor_b32_e32 v71, v75, v71
	v_lshl_add_u32 v73, v68, 4, 32
	v_add3_u32 v102, v101, 32, v76
	v_add_lshl_u32 v62, v65, v62, 1
	v_sub_u32_e32 v70, v70, v68
	v_sub_u32_e32 v69, v69, v68
	v_sub_u32_e32 v72, v72, v68
	v_sub_u32_e32 v68, v71, v68
	v_add_lshl_u32 v63, v63, v77, 1
	v_lshl_add_u32 v71, v78, 7, v73
	v_lshl_add_u32 v73, v80, 7, v73
	v_lshlrev_b32_e32 v67, 4, v67
	v_lshl_add_u32 v103, v64, 1, v102
	v_add3_u32 v104, v66, v89, v62
	v_lshl_add_u32 v66, v70, 4, v71
	v_lshl_add_u32 v70, v72, 4, v73
	v_add3_u32 v74, v63, 32, v67
	v_lshl_add_u32 v78, v69, 4, v71
	v_lshl_add_u32 v82, v68, 4, v73
	v_lshl_add_u32 v105, v65, 1, v103
	ds_read_b128 v[62:65], v63 offset:32
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	ds_read_b128 v[78:81], v78
	ds_read_b128 v[82:85], v82
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[86:89], v99, s[16:19], 0 offen
	buffer_load_dwordx4 v[90:93], v98, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v45, v62
	v_dot2c_f32_f16_e32 v6, v44, v63
	v_dot2c_f32_f16_e32 v4, v43, v64
	v_dot2c_f32_f16_e32 v2, v42, v65
	v_dot2c_f32_f16_e32 v9, v45, v66
	v_dot2c_f32_f16_e32 v7, v44, v67
	v_dot2c_f32_f16_e32 v5, v43, v68
	v_dot2c_f32_f16_e32 v3, v42, v69
	v_dot2c_f32_f16_e32 v58, v45, v70
	v_dot2c_f32_f16_e32 v59, v44, v71
	v_dot2c_f32_f16_e32 v60, v43, v72
	v_dot2c_f32_f16_e32 v61, v42, v73
	v_dot2c_f32_f16_e32 v16, v41, v74
	v_dot2c_f32_f16_e32 v14, v40, v75
	v_dot2c_f32_f16_e32 v12, v39, v76
	v_dot2c_f32_f16_e32 v10, v38, v77
	v_dot2c_f32_f16_e32 v17, v41, v78
	v_dot2c_f32_f16_e32 v15, v40, v79
	v_dot2c_f32_f16_e32 v13, v39, v80
	v_dot2c_f32_f16_e32 v11, v38, v81
	v_dot2c_f32_f16_e32 v94, v41, v82
	v_dot2c_f32_f16_e32 v95, v40, v83
	v_dot2c_f32_f16_e32 v96, v39, v84
	v_dot2c_f32_f16_e32 v97, v38, v85
	v_add_f32_e32 v38, v47, v58
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v59, v38
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v60, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v61, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v94, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v95, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v96, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v47, v97, v2
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v4, 24, v28
	s_waitcnt vmcnt(6)
	v_lshrrev_b32_e32 v10, 24, v26
	v_lshrrev_b32_e32 v8, 24, v29
	v_lshrrev_b32_e32 v14, 24, v27
	v_and_b32_e32 v2, 0xff, v28
	v_bfe_u32 v3, v28, 8, 8
	v_bfe_u32 v5, v28, 16, 8
	v_and_b32_e32 v6, 0xff, v29
	v_bfe_u32 v7, v29, 8, 8
	v_bfe_u32 v9, v29, 16, 8
	v_and_b32_e32 v11, 0xff, v26
	v_bfe_u32 v12, v26, 8, 8
	v_bfe_u32 v13, v26, 16, 8
	v_and_b32_e32 v15, 0xff, v27
	v_bfe_u32 v16, v27, 8, 8
	v_bfe_u32 v17, v27, 16, 8
	s_waitcnt vmcnt(5)
	v_lshrrev_b32_e32 v26, 24, v24
	v_lshrrev_b32_e32 v27, 24, v25
	v_cvt_f32_fp8_sdwa v42, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v24
	v_bfe_u32 v15, v24, 8, 8
	v_bfe_u32 v16, v24, 16, 8
	v_and_b32_e32 v17, 0xff, v25
	v_bfe_u32 v24, v25, 8, 8
	v_bfe_u32 v25, v25, 16, 8
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v28, 24, v22
	v_lshrrev_b32_e32 v38, 24, v23
	v_cvt_f32_fp8_sdwa v60, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v27 src0_sel:BYTE_0
	v_and_b32_e32 v26, 0xff, v22
	v_bfe_u32 v27, v22, 8, 8
	v_bfe_u32 v29, v22, 16, 8
	v_and_b32_e32 v39, 0xff, v23
	v_bfe_u32 v40, v23, 8, 8
	v_bfe_u32 v41, v23, 16, 8
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v44, 24, v20
	v_lshrrev_b32_e32 v45, 24, v21
	v_cvt_f32_fp8_sdwa v62, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v38 src0_sel:BYTE_0
	v_and_b32_e32 v38, 0xff, v20
	v_bfe_u32 v39, v20, 8, 8
	v_bfe_u32 v40, v20, 16, 8
	v_and_b32_e32 v41, 0xff, v21
	v_bfe_u32 v64, v21, 8, 8
	v_bfe_u32 v65, v21, 16, 8
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v66, 24, v18
	v_lshrrev_b32_e32 v67, 24, v19
	v_cvt_f32_fp8_sdwa v68, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v45 src0_sel:BYTE_0
	v_and_b32_e32 v44, 0xff, v18
	v_bfe_u32 v45, v18, 8, 8
	v_bfe_u32 v65, v18, 16, 8
	v_and_b32_e32 v69, 0xff, v19
	v_bfe_u32 v70, v19, 8, 8
	v_bfe_u32 v71, v19, 16, 8
	v_fma_mixlo_f16 v72, s12, v42, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_fma_mixlo_f16 v73, s12, v43, 0
	v_pk_mul_f32 v[8:9], s[6:7], v[8:9]
	v_pk_mul_f32 v[10:11], s[6:7], v[10:11]
	v_pk_mul_f32 v[12:13], s[6:7], v[12:13]
	v_cvt_f32_fp8_sdwa v74, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v67 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v66, v2
	v_cvt_f16_f32_e32 v67, v3
	v_cvt_f16_f32_e32 v69, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v70, v6
	v_cvt_f16_f32_e32 v71, v8
	v_cvt_f16_f32_e32 v75, v9
	v_cvt_f16_f32_e32 v76, v10
	v_cvt_f16_f32_e32 v8, v11
	v_cvt_f16_f32_e32 v9, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v60, s12, v60, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[10:11], s[6:7], v[24:25]
	v_cvt_f16_f32_e32 v14, v2
	v_cvt_f16_f32_e32 v15, v3
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f16_f32_e32 v13, v11
	v_cvt_f16_f32_e32 v77, v10
	v_fma_mixlo_f16 v62, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[22:23]
	v_pk_mul_f32 v[6:7], s[6:7], v[26:27]
	v_pk_mul_f32 v[10:11], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v22, v2
	v_cvt_f16_f32_e32 v23, v3
	v_cvt_f16_f32_e32 v26, v6
	v_cvt_f16_f32_e32 v27, v7
	v_cvt_f16_f32_e32 v17, v11
	v_cvt_f16_f32_e32 v28, v10
	v_fma_mixlo_f16 v29, s12, v68, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[20:21]
	v_pk_mul_f32 v[6:7], s[6:7], v[38:39]
	v_pk_mul_f32 v[10:11], s[6:7], v[40:41]
	v_cvt_f16_f32_e32 v38, v2
	v_cvt_f16_f32_e32 v39, v3
	v_cvt_f16_f32_e32 v40, v6
	v_cvt_f16_f32_e32 v20, v7
	v_cvt_f16_f32_e32 v21, v11
	v_cvt_f16_f32_e32 v41, v10
	v_fma_mixlo_f16 v68, s12, v74, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[18:19]
	v_pk_mul_f32 v[6:7], s[6:7], v[42:43]
	v_pk_mul_f32 v[10:11], s[6:7], v[44:45]
	v_cvt_f16_f32_e32 v42, v2
	v_cvt_f16_f32_e32 v43, v3
	v_cvt_f16_f32_e32 v44, v6
	v_cvt_f16_f32_e32 v45, v7
	v_cvt_f16_f32_e32 v25, v11
	v_cvt_f16_f32_e32 v74, v10
	v_pack_b32_f16 v4, v4, v70
	v_pack_b32_f16 v3, v67, v69
	v_pack_b32_f16 v2, v72, v66
	v_fma_mixhi_f16 v5, s12, v58, 0
	v_pack_b32_f16 v8, v8, v12
	v_pack_b32_f16 v7, v75, v76
	v_pack_b32_f16 v6, v73, v71
	v_fma_mixhi_f16 v9, s12, v59, 0
	v_pack_b32_f16 v12, v24, v77
	v_pack_b32_f16 v11, v15, v16
	v_pack_b32_f16 v10, v60, v14
	v_fma_mixhi_f16 v13, s12, v61, 0
	ds_write_b128 v100, v[2:5] offset:32
	ds_write_b128 v101, v[6:9] offset:32
	v_pack_b32_f16 v16, v27, v28
	v_pack_b32_f16 v15, v23, v26
	v_pack_b32_f16 v14, v62, v22
	v_fma_mixhi_f16 v17, s12, v63, 0
	ds_write_b128 v102, v[10:13]
	v_pack_b32_f16 v20, v20, v41
	v_pack_b32_f16 v19, v39, v40
	v_pack_b32_f16 v18, v29, v38
	v_fma_mixhi_f16 v21, s12, v64, 0
	ds_write_b128 v103, v[14:17]
	v_pack_b32_f16 v24, v45, v74
	v_pack_b32_f16 v23, v43, v44
	v_pack_b32_f16 v22, v68, v42
	v_fma_mixhi_f16 v25, s12, v65, 0
	ds_write_b128 v105, v[18:21]
	ds_write_b128 v104, v[22:25] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v2, 16, v86
	v_bfi_b32 v3, v57, 0, v86
	v_lshlrev_b32_e32 v4, 16, v87
	v_bfi_b32 v5, v57, 0, v87
	v_lshlrev_b32_e32 v6, 16, v88
	v_bfi_b32 v7, v57, 0, v88
	v_lshlrev_b32_e32 v8, 16, v89
	v_bfi_b32 v9, v57, 0, v89
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v90
	v_bfi_b32 v11, v57, 0, v90
	v_lshlrev_b32_e32 v12, 16, v91
	v_bfi_b32 v13, v57, 0, v91
	v_lshlrev_b32_e32 v14, 16, v92
	v_bfi_b32 v15, v57, 0, v92
	v_lshlrev_b32_e32 v16, 16, v93
	v_bfi_b32 v17, v57, 0, v93
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v16, v16
	v_pack_b32_f16 v45, v2, v3
	v_pack_b32_f16 v44, v4, v5
	v_pack_b32_f16 v43, v6, v7
	v_pack_b32_f16 v42, v8, v9
	v_pack_b32_f16 v41, v10, v11
	v_pack_b32_f16 v40, v12, v13
	v_pack_b32_f16 v39, v14, v15
	v_pack_b32_f16 v38, v16, v17
	s_cbranch_scc1 .LBB2_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v31
.LBB2_7:                                ; %Flow152
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v30
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v32
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v48
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v49
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v48
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v49
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v48
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v49
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v18, v8, 4, 32
	v_lshl_add_u32 v19, v9, 7, v18
	v_lshl_add_u32 v8, v10, 4, v19
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v45, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v45, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v18
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v45, v4
	s_nop 2
	v_add_f32_e32 v1, v47, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v41, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v40, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v38, v11
	v_lshl_add_u32 v4, v13, 4, v19
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v41, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v40, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v38, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v41, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v40, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v39, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v38, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v35
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v35
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v18, -v8, v17, v13
	v_fmac_f32_e32 v17, v18, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v18, -v8, v17, v16
	v_fmac_f32_e32 v17, v18, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v18, -v8, v17, v16
	v_fmac_f32_e32 v17, v18, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v35
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB2_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB2_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v18, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v19, v5, s[4:7], 0 offen
	buffer_load_ushort v20, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v33
	v_readfirstlane_b32 s21, v30
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v34
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v35
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v21, s1, v31
	v_or_b32_e32 v22, s5, v32
	v_mul_hi_u32 v23, v21, s0
	v_lshrrev_b32_e32 v22, 3, v22
	v_lshrrev_b32_e32 v23, 5, v23
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v23
	v_sub_u32_e32 v6, v21, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v22, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v19
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v20
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v21, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v22
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v22
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v34
	v_bfe_u32 v8, v33, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v36, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v34
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v34
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v34
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v34
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v34
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v34
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v32
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB2_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v30
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v33, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[18:21], v5
	ds_read_b128 v[22:25], v6
	ds_read_b128 v[26:29], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v34
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v33, v53, v15
	v_dot2c_f32_f16_e32 v35, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v18
	v_dot2c_f32_f16_e32 v88, v57, v19
	v_dot2c_f32_f16_e32 v89, v58, v20
	v_dot2c_f32_f16_e32 v90, v59, v21
	v_dot2c_f32_f16_e32 v91, v60, v22
	v_dot2c_f32_f16_e32 v92, v61, v23
	v_dot2c_f32_f16_e32 v93, v62, v24
	v_dot2c_f32_f16_e32 v94, v63, v25
	v_dot2c_f32_f16_e32 v95, v64, v26
	v_dot2c_f32_f16_e32 v96, v65, v27
	v_dot2c_f32_f16_e32 v97, v66, v28
	v_dot2c_f32_f16_e32 v98, v67, v29
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v35, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v18, 0xff, v85
	v_bfe_u32 v19, v85, 8, 8
	v_bfe_u32 v20, v85, 16, 8
	v_lshrrev_b32_e32 v21, 24, v85
	v_cvt_f32_fp8_sdwa v22, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v21 src0_sel:BYTE_0
	v_fma_mixlo_f16 v21, s13, v22, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[18:19], s[0:1], v[18:19]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v22, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v23, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v22, v18
	v_pack_b32_f16 v15, v15, v23
	v_pack_b32_f16 v14, v21, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB2_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v30
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[16:19], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[20:23], v1
	ds_read_b128 v[24:27], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v23, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v22, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v21, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v20, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v27, v19
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v26, v18
	v_mov_b32_e32 v18, 0
	v_dot2c_f32_f16_e32 v18, v25, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v24, v16
	v_mov_b32_e32 v16, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v16, v41, v37
	v_mov_b32_e32 v19, 0
	v_dot2c_f32_f16_e32 v19, v40, v36
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v39, v35
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v38, v34
	v_mov_b32_e32 v22, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v22, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v56, v48
	v_mov_b32_e32 v24, 0
	v_dot2c_f32_f16_e32 v24, v55, v47
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v54, v46
	v_mov_b32_e32 v26, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v26, v61, v53
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v60, v52
	v_mov_b32_e32 v28, 0
	v_dot2c_f32_f16_e32 v28, v59, v51
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v58, v50
	v_mov_b32_e32 v30, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v30, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v19, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v31
	v_add_u32_e32 v2, s22, v32
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 117
		.amdhsa_next_free_sgpr 29
		.amdhsa_accum_offset 120
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end2:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end2-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 10532
; NumSgprs: 35
; NumVgprs: 117
; NumAgprs: 0
; TotalNumVgprs: 117
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 4
; VGPRBlocks: 14
; NumSGPRsForWavesPerEU: 35
; NumVGPRsForWavesPerEU: 117
; AccumOffset: 120
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 29
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s23, s21, -1
	s_mul_i32 s28, s9, s23
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	s_add_i32 s28, s28, s7
	v_lshrrev_b32_e32 v30, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v30
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v35, -1, v0
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	v_lshlrev_b32_e32 v33, 3, v35
	v_and_b32_e32 v6, 8, v33
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v8, s25
	v_lshrrev_b32_e32 v37, 1, v35
	v_lshl_add_u32 v7, s23, 5, v37
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_dwordx2 v[16:17], v4, s[4:7], 0 offen
	buffer_load_dwordx4 v[0:3], v8, s[16:19], 0 offen
	buffer_load_dwordx4 v[12:15], v8, s[16:19], 0 offen offset:16
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v5, s24, v4
	v_add_u32_e32 v8, s24, v5
	v_add_u32_e32 v9, s24, v8
	buffer_load_dwordx2 v[18:19], v5, s[4:7], 0 offen
	buffer_load_dwordx2 v[20:21], v8, s[4:7], 0 offen
	buffer_load_dwordx2 v[22:23], v9, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v9
	v_add_u32_e32 v24, s24, v5
	buffer_load_dwordx2 v[10:11], v5, s[4:7], 0 offen
	buffer_load_dwordx2 v[8:9], v24, s[4:7], 0 offen
	s_mov_b32 s19, 0
	v_mov_b32_e32 v5, 0xffff
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v24, 24, v16
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v25, 16, v0
	v_bfi_b32 v0, v5, 0, v0
	v_lshlrev_b32_e32 v26, 16, v1
	v_bfi_b32 v1, v5, 0, v1
	v_lshlrev_b32_e32 v27, 16, v2
	v_bfi_b32 v2, v5, 0, v2
	v_lshlrev_b32_e32 v28, 16, v3
	v_bfi_b32 v3, v5, 0, v3
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v29, 16, v12
	v_bfi_b32 v12, v5, 0, v12
	v_lshlrev_b32_e32 v31, 16, v13
	v_bfi_b32 v13, v5, 0, v13
	v_lshlrev_b32_e32 v32, 16, v14
	v_bfi_b32 v14, v5, 0, v14
	v_lshlrev_b32_e32 v34, 16, v15
	v_bfi_b32 v5, v5, 0, v15
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v15, v25
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v31, v32
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v32, v34
	v_pack_b32_f16 v45, v15, v0
	v_pack_b32_f16 v44, v25, v1
	v_pack_b32_f16 v43, v26, v2
	v_pack_b32_f16 v42, v27, v3
	v_pack_b32_f16 v41, v28, v12
	v_pack_b32_f16 v40, v29, v13
	v_pack_b32_f16 v39, v31, v14
	v_pack_b32_f16 v38, v32, v5
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v5, 24, v18
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v25, 24, v20
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v26, 24, v22
	s_waitcnt vmcnt(1)
	v_lshrrev_b32_e32 v27, 24, v10
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v28, 24, v8
	v_lshrrev_b32_e32 v14, 24, v17
	v_lshrrev_b32_e32 v29, 24, v19
	v_lshrrev_b32_e32 v31, 24, v21
	v_lshrrev_b32_e32 v32, 24, v23
	v_and_b32_e32 v0, 0xff, v16
	v_cvt_f32_fp8_sdwa v2, v0 src0_sel:BYTE_0
	v_bfe_u32 v0, v16, 8, 8
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_bfe_u32 v1, v16, 16, 8
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v34, 24, v11
	v_lshrrev_b32_e32 v36, 24, v9
	v_fma_mixlo_f16 v15, s12, v2, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v24 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v17
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_bfe_u32 v12, v17, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v17, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v3
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v13
	v_pack_b32_f16 v2, v16, v12
	v_pack_b32_f16 v1, v1, v17
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v18
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v18, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v18, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v15, v0
	v_fma_mixhi_f16 v3, s12, v14, 0
	v_fma_mixlo_f16 v18, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v19
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 8, 8
	v_cvt_f32_fp8_sdwa v16, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 16, 8
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v13, v16
	v_pack_b32_f16 v13, v5, v19
	v_cvt_f32_fp8_sdwa v5, v29 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v20
	v_cvt_f32_fp8_sdwa v19, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v20, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v18, v12
	v_fma_mixhi_f16 v15, s12, v5, 0
	v_fma_mixlo_f16 v5, s12, v19, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v18, v25 src0_sel:BYTE_0
	v_and_b32_e32 v19, 0xff, v21
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_bfe_u32 v20, v21, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v21, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[18:19], s[12:13], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v19
	v_pk_mul_f32 v[20:21], s[12:13], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v25, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v21
	v_pack_b32_f16 v18, v24, v20
	v_pack_b32_f16 v17, v17, v25
	v_cvt_f32_fp8_sdwa v24, v31 src0_sel:BYTE_0
	v_and_b32_e32 v20, 0xff, v22
	v_cvt_f32_fp8_sdwa v25, v20 src0_sel:BYTE_0
	v_bfe_u32 v20, v22, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v22, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v5, v16
	v_fma_mixhi_f16 v19, s12, v24, 0
	v_fma_mixlo_f16 v5, s12, v25, 0
	v_pk_mul_f32 v[20:21], s[12:13], v[20:21] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v24, v26 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v23
	v_cvt_f32_fp8_sdwa v25, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v23, 8, 8
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_bfe_u32 v23, v23, 16, 8
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[24:25], s[12:13], v[24:25] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[22:23], s[12:13], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v23, v23
	v_pack_b32_f16 v22, v25, v22
	v_pack_b32_f16 v21, v21, v24
	v_cvt_f32_fp8_sdwa v26, v32 src0_sel:BYTE_0
	v_and_b32_e32 v24, 0xff, v10
	v_cvt_f32_fp8_sdwa v29, v24 src0_sel:BYTE_0
	v_bfe_u32 v24, v10, 8, 8
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_bfe_u32 v10, v10, 16, 8
	v_cvt_f32_fp8_sdwa v25, v10 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v5, v20
	v_fma_mixhi_f16 v23, s12, v26, 0
	v_fma_mixlo_f16 v5, s12, v29, 0
	v_pk_mul_f32 v[24:25], s[12:13], v[24:25] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_e32 v10, 0xff, v11
	v_cvt_f32_fp8_sdwa v27, v10 src0_sel:BYTE_0
	v_bfe_u32 v10, v11, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v11, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[26:27], s[12:13], v[26:27] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v29, v27
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v31, v26
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v11
	v_pack_b32_f16 v26, v29, v10
	v_pack_b32_f16 v25, v25, v31
	v_cvt_f32_fp8_sdwa v29, v34 src0_sel:BYTE_0
	v_and_b32_e32 v10, 0xff, v8
	v_cvt_f32_fp8_sdwa v31, v10 src0_sel:BYTE_0
	v_bfe_u32 v10, v8, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v8, v8, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_pack_b32_f16 v24, v5, v24
	v_fma_mixhi_f16 v27, s12, v29, 0
	v_fma_mixlo_f16 v5, s12, v31, 0
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v31, v10
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v9
	v_cvt_f32_fp8_sdwa v29, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v9, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v9, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v32, v11
	v_pk_mul_f32 v[10:11], s[12:13], v[28:29] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v28, v11
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v29, v10
	v_cvt_f16_f32_e32 v11, v9
	v_cvt_f32_fp8_sdwa v34, v36 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v28, v8
	v_pack_b32_f16 v9, v32, v29
	v_pack_b32_f16 v8, v5, v31
	v_fma_mixhi_f16 v11, s12, v34, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v46, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v46, v5
	v_lshrrev_b32_e32 v28, 29, v6
	v_add_u32_e32 v28, v6, v28
	v_and_b32_e32 v28, -8, v28
	v_sub_u32_e32 v28, v6, v28
	v_xor_b32_e32 v5, v5, v28
	v_lshlrev_b32_e32 v28, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v46
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v28, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[12:15] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v12, 2, v6
	v_sub_u32_e32 v2, v12, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v46
	v_lshrrev_b32_e32 v6, 29, v12
	v_add_u32_e32 v6, v12, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v12, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[16:19]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v13, 2, v6
	v_sub_u32_e32 v12, v13, v12
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v46
	v_lshrrev_b32_e32 v6, 29, v13
	v_add_u32_e32 v6, v13, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v13, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v12
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[20:23]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v12, v6, v13
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v46
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v12
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[24:27]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v46
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[8:11] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v34, 3, v35
	v_lshrrev_b32_e32 v31, 6, v35
	v_add_u32_e32 v3, 8, v34
	s_cbranch_scc1 .LBB3_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v35
	v_lshlrev_b32_e32 v48, 2, v2
	v_lshrrev_b32_e32 v36, 3, v3
	v_sub_u32_e32 v0, v36, v2
	v_lshlrev_b32_e32 v49, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB3_3
.LBB3_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr48
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr49
.LBB3_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v32, 63, v35
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v47, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB3_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v48, 2, v31
	v_lshrrev_b32_e32 v36, 3, v3
	v_sub_u32_e32 v0, v36, v31
	v_lshlrev_b32_e32 v49, 2, v0
	v_add_u32_e32 v50, 16, v4
	s_add_i32 s15, s25, 48
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v51, s26
	v_mov_b32_e32 v52, s27
	v_mov_b32_e32 v53, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v54, s16
	v_mov_b32_e32 v55, s17
	v_mov_b32_e32 v56, s18
	v_mov_b32_e32 v57, 0xffff
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v47
.LBB3_5:                                ; %.lr.ph.i645.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s16, v51
	v_readfirstlane_b32 s17, v52
	v_readfirstlane_b32 s18, v53
	v_add_u32_e32 v18, s24, v50
	v_readfirstlane_b32 s26, v30
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	s_add_i32 s27, s15, -16
	v_mov_b32_e32 v98, s15
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_dwordx2 v[28:29], v50, s[16:19], 0 offen
	v_add_u32_e32 v19, s24, v18
	s_ashr_i32 s28, s26, 31
	v_mov_b32_e32 v99, s27
	v_lshl_add_u32 v62, s26, 5, v37
	buffer_load_dwordx2 v[26:27], v18, s[16:19], 0 offen
	v_add_u32_e32 v18, s24, v19
	s_lshr_b32 s27, s28, 29
	v_ashrrev_i32_e32 v20, 31, v62
	v_add_u32_e32 v63, 0x100, v62
	v_add_u32_e32 v64, 0x200, v62
	v_add_u32_e32 v65, 0x300, v62
	v_add_u32_e32 v66, 0x400, v62
	v_add_u32_e32 v67, 0x500, v62
	buffer_load_dwordx2 v[24:25], v19, s[16:19], 0 offen
	v_add_u32_e32 v19, s24, v18
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v68, 30, v20
	v_ashrrev_i32_e32 v69, 31, v63
	v_ashrrev_i32_e32 v70, 31, v64
	v_ashrrev_i32_e32 v71, 31, v65
	v_ashrrev_i32_e32 v72, 31, v66
	v_ashrrev_i32_e32 v73, 31, v67
	buffer_load_dwordx2 v[22:23], v18, s[16:19], 0 offen
	buffer_load_dwordx2 v[20:21], v19, s[16:19], 0 offen
	v_add_u32_e32 v18, s24, v19
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v68, v62, v68
	v_lshrrev_b32_e32 v69, 30, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_lshrrev_b32_e32 v71, 30, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_lshrrev_b32_e32 v73, 30, v73
	buffer_load_dwordx2 v[18:19], v18, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_sub_i32 s26, s26, s27
	v_readfirstlane_b32 s16, v54
	v_readfirstlane_b32 s17, v55
	v_readfirstlane_b32 s18, v56
	v_ashrrev_i32_e32 v74, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_add_u32_e32 v69, v63, v69
	v_add_u32_e32 v70, v64, v70
	v_add_u32_e32 v71, v65, v71
	v_add_u32_e32 v72, v66, v72
	v_add_u32_e32 v73, v67, v73
	v_add_u32_e32 v50, 16, v50
	v_lshl_or_b32 v75, s26, 6, v32
	v_sub_u32_e32 v62, v62, v68
	v_lshrrev_b32_e32 v68, 29, v74
	v_lshlrev_b32_e32 v76, 7, v74
	v_ashrrev_i32_e32 v77, 2, v69
	v_and_b32_e32 v69, -4, v69
	v_ashrrev_i32_e32 v78, 2, v70
	v_and_b32_e32 v70, -4, v70
	v_ashrrev_i32_e32 v79, 2, v71
	v_and_b32_e32 v71, -4, v71
	v_ashrrev_i32_e32 v80, 2, v72
	v_and_b32_e32 v72, -4, v72
	v_ashrrev_i32_e32 v81, 2, v73
	v_and_b32_e32 v73, 0xffffffc, v73
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v82, 31, v75
	v_add_u32_e32 v83, 0x200, v75
	v_add_u32_e32 v84, 0x400, v75
	v_add_u32_e32 v62, v62, v46
	v_add_u32_e32 v68, v74, v68
	v_sub_u32_e32 v63, v63, v69
	v_lshrrev_b32_e32 v69, 29, v77
	v_lshlrev_b32_e32 v85, 6, v77
	v_sub_u32_e32 v86, v78, v77
	v_sub_u32_e32 v64, v64, v70
	v_lshrrev_b32_e32 v70, 29, v78
	v_sub_u32_e32 v87, v79, v78
	v_sub_u32_e32 v65, v65, v71
	v_lshrrev_b32_e32 v71, 29, v79
	v_sub_u32_e32 v88, v80, v79
	v_sub_u32_e32 v66, v66, v72
	v_lshrrev_b32_e32 v72, 29, v80
	v_sub_u32_e32 v89, v81, v80
	v_sub_u32_e32 v67, v67, v73
	v_lshrrev_b32_e32 v73, 29, v81
	v_lshrrev_b32_e32 v82, 30, v82
	v_ashrrev_i32_e32 v90, 31, v83
	v_ashrrev_i32_e32 v91, 31, v84
	v_and_b32_e32 v68, -8, v68
	v_add_u32_e32 v63, v63, v46
	v_add_u32_e32 v69, v77, v69
	v_add_u32_e32 v64, v64, v46
	v_add_u32_e32 v70, v78, v70
	v_lshlrev_b32_e32 v86, 6, v86
	v_add_u32_e32 v65, v65, v46
	v_add_u32_e32 v71, v79, v71
	v_lshlrev_b32_e32 v87, 6, v87
	v_add_u32_e32 v66, v66, v46
	v_add_u32_e32 v72, v80, v72
	v_lshlrev_b32_e32 v88, 6, v88
	v_add_u32_e32 v67, v67, v46
	v_add_u32_e32 v73, v81, v73
	v_lshlrev_b32_e32 v89, 7, v89
	v_add_u32_e32 v82, v75, v82
	v_lshrrev_b32_e32 v90, 30, v90
	v_lshrrev_b32_e32 v91, 30, v91
	v_sub_u32_e32 v68, v74, v68
	v_and_b32_e32 v69, -8, v69
	v_and_b32_e32 v70, -8, v70
	v_and_b32_e32 v71, -8, v71
	v_and_b32_e32 v72, -8, v72
	v_and_b32_e32 v73, 0xffffff8, v73
	v_ashrrev_i32_e32 v74, 2, v82
	v_and_b32_e32 v82, -4, v82
	v_add_u32_e32 v90, v83, v90
	v_add_u32_e32 v91, v84, v91
	v_xor_b32_e32 v62, v62, v68
	v_sub_u32_e32 v68, v77, v69
	v_sub_u32_e32 v69, v78, v70
	v_sub_u32_e32 v70, v79, v71
	v_sub_u32_e32 v71, v80, v72
	v_sub_u32_e32 v72, v81, v73
	v_sub_u32_e32 v73, v75, v82
	v_lshrrev_b32_e32 v75, 29, v74
	v_lshlrev_b32_e32 v77, 6, v74
	v_ashrrev_i32_e32 v78, 2, v90
	v_and_b32_e32 v79, -4, v90
	v_ashrrev_i32_e32 v80, 2, v91
	v_and_b32_e32 v81, -4, v91
	v_lshlrev_b32_e32 v82, 3, v62
	v_lshl_add_u32 v100, v62, 4, v76
	v_xor_b32_e32 v63, v63, v68
	v_xor_b32_e32 v64, v64, v69
	v_xor_b32_e32 v65, v65, v70
	v_xor_b32_e32 v66, v66, v71
	v_xor_b32_e32 v67, v67, v72
	v_add_u32_e32 v68, v73, v48
	v_add_u32_e32 v69, v74, v75
	v_sub_u32_e32 v70, v83, v79
	v_lshrrev_b32_e32 v71, 29, v78
	v_sub_u32_e32 v72, v84, v81
	v_lshrrev_b32_e32 v73, 29, v80
	v_sub_u32_e32 v62, v63, v62
	v_sub_u32_e32 v63, v64, v63
	v_sub_u32_e32 v64, v65, v64
	v_sub_u32_e32 v65, v66, v65
	v_sub_u32_e32 v66, v67, v66
	v_and_b32_e32 v67, -8, v69
	v_add_u32_e32 v69, v68, v49
	v_add_u32_e32 v70, v70, v48
	v_add_u32_e32 v71, v78, v71
	v_add_u32_e32 v72, v72, v48
	v_add_u32_e32 v73, v80, v73
	v_lshlrev_b32_e32 v62, 3, v62
	v_lshl_add_u32 v63, v63, 3, v86
	v_lshl_add_u32 v64, v64, 3, v87
	v_lshl_add_u32 v65, v65, 3, v88
	v_lshlrev_b32_e32 v66, 4, v66
	v_sub_u32_e32 v67, v74, v67
	v_and_b32_e32 v71, -8, v71
	v_add_u32_e32 v74, v70, v49
	v_and_b32_e32 v73, -8, v73
	v_add_u32_e32 v75, v72, v49
	v_add3_u32 v62, v82, v85, v62
	v_lshlrev_b32_e32 v76, 1, v63
	v_xor_b32_e32 v68, v68, v67
	v_xor_b32_e32 v67, v69, v67
	v_sub_u32_e32 v69, v78, v71
	v_sub_u32_e32 v71, v80, v73
	v_lshlrev_b32_e32 v101, 1, v62
	v_add3_u32 v62, v63, v62, v64
	v_lshlrev_b32_e32 v63, 3, v68
	v_sub_u32_e32 v67, v67, v68
	v_xor_b32_e32 v70, v70, v69
	v_xor_b32_e32 v69, v74, v69
	v_xor_b32_e32 v72, v72, v71
	v_xor_b32_e32 v71, v75, v71
	v_lshl_add_u32 v73, v68, 4, 32
	v_add3_u32 v102, v101, 32, v76
	v_add_lshl_u32 v62, v65, v62, 1
	v_sub_u32_e32 v70, v70, v68
	v_sub_u32_e32 v69, v69, v68
	v_sub_u32_e32 v72, v72, v68
	v_sub_u32_e32 v68, v71, v68
	v_add_lshl_u32 v63, v63, v77, 1
	v_lshl_add_u32 v71, v78, 7, v73
	v_lshl_add_u32 v73, v80, 7, v73
	v_lshlrev_b32_e32 v67, 4, v67
	v_lshl_add_u32 v103, v64, 1, v102
	v_add3_u32 v104, v66, v89, v62
	v_lshl_add_u32 v66, v70, 4, v71
	v_lshl_add_u32 v70, v72, 4, v73
	v_add3_u32 v74, v63, 32, v67
	v_lshl_add_u32 v78, v69, 4, v71
	v_lshl_add_u32 v82, v68, 4, v73
	v_lshl_add_u32 v105, v65, 1, v103
	ds_read_b128 v[62:65], v63 offset:32
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	ds_read_b128 v[78:81], v78
	ds_read_b128 v[82:85], v82
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[86:89], v99, s[16:19], 0 offen
	buffer_load_dwordx4 v[90:93], v98, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v45, v62
	v_dot2c_f32_f16_e32 v6, v44, v63
	v_dot2c_f32_f16_e32 v4, v43, v64
	v_dot2c_f32_f16_e32 v2, v42, v65
	v_dot2c_f32_f16_e32 v9, v45, v66
	v_dot2c_f32_f16_e32 v7, v44, v67
	v_dot2c_f32_f16_e32 v5, v43, v68
	v_dot2c_f32_f16_e32 v3, v42, v69
	v_dot2c_f32_f16_e32 v58, v45, v70
	v_dot2c_f32_f16_e32 v59, v44, v71
	v_dot2c_f32_f16_e32 v60, v43, v72
	v_dot2c_f32_f16_e32 v61, v42, v73
	v_dot2c_f32_f16_e32 v16, v41, v74
	v_dot2c_f32_f16_e32 v14, v40, v75
	v_dot2c_f32_f16_e32 v12, v39, v76
	v_dot2c_f32_f16_e32 v10, v38, v77
	v_dot2c_f32_f16_e32 v17, v41, v78
	v_dot2c_f32_f16_e32 v15, v40, v79
	v_dot2c_f32_f16_e32 v13, v39, v80
	v_dot2c_f32_f16_e32 v11, v38, v81
	v_dot2c_f32_f16_e32 v94, v41, v82
	v_dot2c_f32_f16_e32 v95, v40, v83
	v_dot2c_f32_f16_e32 v96, v39, v84
	v_dot2c_f32_f16_e32 v97, v38, v85
	v_add_f32_e32 v38, v47, v58
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v59, v38
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v60, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v61, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v94, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v95, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v96, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v47, v97, v2
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v4, 24, v28
	s_waitcnt vmcnt(6)
	v_lshrrev_b32_e32 v10, 24, v26
	v_lshrrev_b32_e32 v8, 24, v29
	v_lshrrev_b32_e32 v14, 24, v27
	v_and_b32_e32 v2, 0xff, v28
	v_bfe_u32 v3, v28, 8, 8
	v_bfe_u32 v5, v28, 16, 8
	v_and_b32_e32 v6, 0xff, v29
	v_bfe_u32 v7, v29, 8, 8
	v_bfe_u32 v9, v29, 16, 8
	v_and_b32_e32 v11, 0xff, v26
	v_bfe_u32 v12, v26, 8, 8
	v_bfe_u32 v13, v26, 16, 8
	v_and_b32_e32 v15, 0xff, v27
	v_bfe_u32 v16, v27, 8, 8
	v_bfe_u32 v17, v27, 16, 8
	s_waitcnt vmcnt(5)
	v_lshrrev_b32_e32 v26, 24, v24
	v_lshrrev_b32_e32 v27, 24, v25
	v_cvt_f32_fp8_sdwa v42, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v24
	v_bfe_u32 v15, v24, 8, 8
	v_bfe_u32 v16, v24, 16, 8
	v_and_b32_e32 v17, 0xff, v25
	v_bfe_u32 v24, v25, 8, 8
	v_bfe_u32 v25, v25, 16, 8
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v28, 24, v22
	v_lshrrev_b32_e32 v38, 24, v23
	v_cvt_f32_fp8_sdwa v60, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v27 src0_sel:BYTE_0
	v_and_b32_e32 v26, 0xff, v22
	v_bfe_u32 v27, v22, 8, 8
	v_bfe_u32 v29, v22, 16, 8
	v_and_b32_e32 v39, 0xff, v23
	v_bfe_u32 v40, v23, 8, 8
	v_bfe_u32 v41, v23, 16, 8
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v44, 24, v20
	v_lshrrev_b32_e32 v45, 24, v21
	v_cvt_f32_fp8_sdwa v62, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v38 src0_sel:BYTE_0
	v_and_b32_e32 v38, 0xff, v20
	v_bfe_u32 v39, v20, 8, 8
	v_bfe_u32 v40, v20, 16, 8
	v_and_b32_e32 v41, 0xff, v21
	v_bfe_u32 v64, v21, 8, 8
	v_bfe_u32 v65, v21, 16, 8
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v66, 24, v18
	v_lshrrev_b32_e32 v67, 24, v19
	v_cvt_f32_fp8_sdwa v68, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v45 src0_sel:BYTE_0
	v_and_b32_e32 v44, 0xff, v18
	v_bfe_u32 v45, v18, 8, 8
	v_bfe_u32 v65, v18, 16, 8
	v_and_b32_e32 v69, 0xff, v19
	v_bfe_u32 v70, v19, 8, 8
	v_bfe_u32 v71, v19, 16, 8
	v_fma_mixlo_f16 v72, s12, v42, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_fma_mixlo_f16 v73, s12, v43, 0
	v_pk_mul_f32 v[8:9], s[6:7], v[8:9]
	v_pk_mul_f32 v[10:11], s[6:7], v[10:11]
	v_pk_mul_f32 v[12:13], s[6:7], v[12:13]
	v_cvt_f32_fp8_sdwa v74, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v67 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v66, v2
	v_cvt_f16_f32_e32 v67, v3
	v_cvt_f16_f32_e32 v69, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v70, v6
	v_cvt_f16_f32_e32 v71, v8
	v_cvt_f16_f32_e32 v75, v9
	v_cvt_f16_f32_e32 v76, v10
	v_cvt_f16_f32_e32 v8, v11
	v_cvt_f16_f32_e32 v9, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v60, s12, v60, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[10:11], s[6:7], v[24:25]
	v_cvt_f16_f32_e32 v14, v2
	v_cvt_f16_f32_e32 v15, v3
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f16_f32_e32 v13, v11
	v_cvt_f16_f32_e32 v77, v10
	v_fma_mixlo_f16 v62, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[22:23]
	v_pk_mul_f32 v[6:7], s[6:7], v[26:27]
	v_pk_mul_f32 v[10:11], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v22, v2
	v_cvt_f16_f32_e32 v23, v3
	v_cvt_f16_f32_e32 v26, v6
	v_cvt_f16_f32_e32 v27, v7
	v_cvt_f16_f32_e32 v17, v11
	v_cvt_f16_f32_e32 v28, v10
	v_fma_mixlo_f16 v29, s12, v68, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[20:21]
	v_pk_mul_f32 v[6:7], s[6:7], v[38:39]
	v_pk_mul_f32 v[10:11], s[6:7], v[40:41]
	v_cvt_f16_f32_e32 v38, v2
	v_cvt_f16_f32_e32 v39, v3
	v_cvt_f16_f32_e32 v40, v6
	v_cvt_f16_f32_e32 v20, v7
	v_cvt_f16_f32_e32 v21, v11
	v_cvt_f16_f32_e32 v41, v10
	v_fma_mixlo_f16 v68, s12, v74, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[18:19]
	v_pk_mul_f32 v[6:7], s[6:7], v[42:43]
	v_pk_mul_f32 v[10:11], s[6:7], v[44:45]
	v_cvt_f16_f32_e32 v42, v2
	v_cvt_f16_f32_e32 v43, v3
	v_cvt_f16_f32_e32 v44, v6
	v_cvt_f16_f32_e32 v45, v7
	v_cvt_f16_f32_e32 v25, v11
	v_cvt_f16_f32_e32 v74, v10
	v_pack_b32_f16 v4, v4, v70
	v_pack_b32_f16 v3, v67, v69
	v_pack_b32_f16 v2, v72, v66
	v_fma_mixhi_f16 v5, s12, v58, 0
	v_pack_b32_f16 v8, v8, v12
	v_pack_b32_f16 v7, v75, v76
	v_pack_b32_f16 v6, v73, v71
	v_fma_mixhi_f16 v9, s12, v59, 0
	v_pack_b32_f16 v12, v24, v77
	v_pack_b32_f16 v11, v15, v16
	v_pack_b32_f16 v10, v60, v14
	v_fma_mixhi_f16 v13, s12, v61, 0
	ds_write_b128 v100, v[2:5] offset:32
	ds_write_b128 v101, v[6:9] offset:32
	v_pack_b32_f16 v16, v27, v28
	v_pack_b32_f16 v15, v23, v26
	v_pack_b32_f16 v14, v62, v22
	v_fma_mixhi_f16 v17, s12, v63, 0
	ds_write_b128 v102, v[10:13]
	v_pack_b32_f16 v20, v20, v41
	v_pack_b32_f16 v19, v39, v40
	v_pack_b32_f16 v18, v29, v38
	v_fma_mixhi_f16 v21, s12, v64, 0
	ds_write_b128 v103, v[14:17]
	v_pack_b32_f16 v24, v45, v74
	v_pack_b32_f16 v23, v43, v44
	v_pack_b32_f16 v22, v68, v42
	v_fma_mixhi_f16 v25, s12, v65, 0
	ds_write_b128 v105, v[18:21]
	ds_write_b128 v104, v[22:25] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v2, 16, v86
	v_bfi_b32 v3, v57, 0, v86
	v_lshlrev_b32_e32 v4, 16, v87
	v_bfi_b32 v5, v57, 0, v87
	v_lshlrev_b32_e32 v6, 16, v88
	v_bfi_b32 v7, v57, 0, v88
	v_lshlrev_b32_e32 v8, 16, v89
	v_bfi_b32 v9, v57, 0, v89
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v90
	v_bfi_b32 v11, v57, 0, v90
	v_lshlrev_b32_e32 v12, 16, v91
	v_bfi_b32 v13, v57, 0, v91
	v_lshlrev_b32_e32 v14, 16, v92
	v_bfi_b32 v15, v57, 0, v92
	v_lshlrev_b32_e32 v16, 16, v93
	v_bfi_b32 v17, v57, 0, v93
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v16, v16
	v_pack_b32_f16 v45, v2, v3
	v_pack_b32_f16 v44, v4, v5
	v_pack_b32_f16 v43, v6, v7
	v_pack_b32_f16 v42, v8, v9
	v_pack_b32_f16 v41, v10, v11
	v_pack_b32_f16 v40, v12, v13
	v_pack_b32_f16 v39, v14, v15
	v_pack_b32_f16 v38, v16, v17
	s_cbranch_scc1 .LBB3_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v31
.LBB3_7:                                ; %Flow152
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v30
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v32
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v48
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v49
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v48
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v49
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v48
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v49
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v18, v8, 4, 32
	v_lshl_add_u32 v19, v9, 7, v18
	v_lshl_add_u32 v8, v10, 4, v19
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v45, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v45, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v18
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v45, v4
	s_nop 2
	v_add_f32_e32 v1, v47, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v44, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v43, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v42, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v41, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v40, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v38, v11
	v_lshl_add_u32 v4, v13, 4, v19
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v41, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v40, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v38, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v41, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v40, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v39, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v38, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v35
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v35
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v18, -v8, v17, v13
	v_fmac_f32_e32 v17, v18, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v18, -v8, v17, v16
	v_fmac_f32_e32 v17, v18, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v18, -v8, v17, v16
	v_fmac_f32_e32 v17, v18, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v35
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB3_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB3_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v18, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v19, v5, s[4:7], 0 offen
	buffer_load_ushort v20, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v33
	v_readfirstlane_b32 s21, v30
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v34
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v35
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v21, s1, v31
	v_or_b32_e32 v22, s5, v32
	v_mul_hi_u32 v23, v21, s0
	v_lshrrev_b32_e32 v22, 3, v22
	v_lshrrev_b32_e32 v23, 5, v23
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v23
	v_sub_u32_e32 v6, v21, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v22, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v19
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v20
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v21, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v22
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v22
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v34
	v_bfe_u32 v8, v33, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v36, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v34
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v34
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v34
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v34
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v34
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v34
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v32
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB3_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v30
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v33, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[18:21], v5
	ds_read_b128 v[22:25], v6
	ds_read_b128 v[26:29], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v34
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v33, v53, v15
	v_dot2c_f32_f16_e32 v35, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v18
	v_dot2c_f32_f16_e32 v88, v57, v19
	v_dot2c_f32_f16_e32 v89, v58, v20
	v_dot2c_f32_f16_e32 v90, v59, v21
	v_dot2c_f32_f16_e32 v91, v60, v22
	v_dot2c_f32_f16_e32 v92, v61, v23
	v_dot2c_f32_f16_e32 v93, v62, v24
	v_dot2c_f32_f16_e32 v94, v63, v25
	v_dot2c_f32_f16_e32 v95, v64, v26
	v_dot2c_f32_f16_e32 v96, v65, v27
	v_dot2c_f32_f16_e32 v97, v66, v28
	v_dot2c_f32_f16_e32 v98, v67, v29
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v35, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v18, 0xff, v85
	v_bfe_u32 v19, v85, 8, 8
	v_bfe_u32 v20, v85, 16, 8
	v_lshrrev_b32_e32 v21, 24, v85
	v_cvt_f32_fp8_sdwa v22, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v21 src0_sel:BYTE_0
	v_fma_mixlo_f16 v21, s13, v22, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[18:19], s[0:1], v[18:19]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v22, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v23, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v22, v18
	v_pack_b32_f16 v15, v15, v23
	v_pack_b32_f16 v14, v21, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB3_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v30
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[16:19], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[20:23], v1
	ds_read_b128 v[24:27], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v23, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v22, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v21, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v20, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v27, v19
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v26, v18
	v_mov_b32_e32 v18, 0
	v_dot2c_f32_f16_e32 v18, v25, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v24, v16
	v_mov_b32_e32 v16, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v16, v41, v37
	v_mov_b32_e32 v19, 0
	v_dot2c_f32_f16_e32 v19, v40, v36
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v39, v35
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v38, v34
	v_mov_b32_e32 v22, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v22, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v56, v48
	v_mov_b32_e32 v24, 0
	v_dot2c_f32_f16_e32 v24, v55, v47
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v54, v46
	v_mov_b32_e32 v26, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v26, v61, v53
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v60, v52
	v_mov_b32_e32 v28, 0
	v_dot2c_f32_f16_e32 v28, v59, v51
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v58, v50
	v_mov_b32_e32 v30, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v30, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v19, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v31
	v_add_u32_e32 v2, s22, v32
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 117
		.amdhsa_next_free_sgpr 29
		.amdhsa_accum_offset 120
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end3:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end3-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 10532
; NumSgprs: 35
; NumVgprs: 117
; NumAgprs: 0
; TotalNumVgprs: 117
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 4
; VGPRBlocks: 14
; NumSGPRsForWavesPerEU: 35
; NumVGPRsForWavesPerEU: 117
; AccumOffset: 120
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 29
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v4, s25
	buffer_load_dwordx4 v[0:3], v4, s[16:19], 0 offen
	buffer_load_dwordx4 v[8:11], v4, s[16:19], 0 offen offset:16
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	v_mbcnt_lo_u32_b32 v4, -1, 0
	v_mbcnt_hi_u32_b32 v23, -1, v4
	v_lshlrev_b32_e32 v21, 3, v23
	v_and_b32_e32 v6, 8, v21
	v_lshrrev_b32_e32 v25, 1, v23
	v_lshl_add_u32 v7, s23, 5, v25
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_dwordx2 v[12:13], v4, s[4:7], 0 offen
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v5, s24, v4
	v_add_u32_e32 v14, 4, v5
	v_add_u32_e32 v15, s24, v5
	v_add_u32_e32 v16, s24, v14
	v_add_u32_e32 v17, s24, v16
	v_add_u32_e32 v19, -4, v17
	v_add_u32_e32 v20, s24, v19
	buffer_load_dword v22, v15, s[4:7], 0 offen
	buffer_load_dword v24, v16, s[4:7], 0 offen
	buffer_load_dword v37, v17, s[4:7], 0 offen
	buffer_load_dword v34, v19, s[4:7], 0 offen
	buffer_load_dword v40, v20, s[4:7], 0 offen
	buffer_load_dword v35, v14, s[4:7], 0 offen
	buffer_load_dword v36, v5, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v17
	buffer_load_dword v19, v5, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v5
	v_add_u32_e32 v14, -4, v5
	buffer_load_dword v20, v5, s[4:7], 0 offen
	buffer_load_dword v44, v14, s[4:7], 0 offen
	s_mov_b32 s19, 0
	s_waitcnt vmcnt(12)
	v_and_b32_e32 v5, 0xffff0000, v0
	v_and_b32_e32 v14, 0xffff0000, v2
	s_waitcnt vmcnt(11)
	v_and_b32_e32 v15, 0xffff0000, v10
	v_and_b32_e32 v16, 0xffff0000, v8
	v_and_b32_e32 v17, 0xffff0000, v1
	v_and_b32_e32 v26, 0xffff0000, v3
	v_and_b32_e32 v27, 0xffff0000, v11
	v_and_b32_e32 v28, 0xffff0000, v9
	v_lshlrev_b32_e32 v0, 16, v0
	v_lshlrev_b32_e32 v1, 16, v1
	v_lshlrev_b32_e32 v2, 16, v2
	v_lshlrev_b32_e32 v3, 16, v3
	v_lshlrev_b32_e32 v8, 16, v8
	v_lshlrev_b32_e32 v9, 16, v9
	v_lshlrev_b32_e32 v10, 16, v10
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v15, v15
	v_lshlrev_b32_e32 v11, 16, v11
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v38, v27
	v_pack_b32_f16 v33, v0, v5
	v_pack_b32_f16 v32, v1, v17
	v_pack_b32_f16 v31, v2, v14
	v_pack_b32_f16 v30, v3, v26
	v_pack_b32_f16 v29, v8, v16
	v_pack_b32_f16 v28, v9, v28
	v_pack_b32_f16 v27, v10, v15
	v_pack_b32_f16 v26, v11, v38
	s_waitcnt vmcnt(10)
	v_lshrrev_b32_e32 v2, 24, v12
	v_lshrrev_b32_e32 v5, 24, v13
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v14, 24, v35
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v10, 24, v36
	v_lshrrev_b32_e32 v15, 24, v22
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v41, 24, v37
	v_lshrrev_b32_e32 v39, 24, v34
	v_lshrrev_b32_e32 v42, 24, v40
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v45, 24, v19
	v_and_b32_e32 v0, 0xff, v12
	v_cvt_f32_fp8_sdwa v3, v0 src0_sel:BYTE_0
	v_bfe_u32 v0, v12, 8, 8
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_bfe_u32 v1, v12, 16, 8
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	s_waitcnt vmcnt(1)
	v_lshrrev_b32_e32 v46, 24, v20
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v47, 24, v44
	v_fma_mixlo_f16 v11, s12, v3, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v13
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v13, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v3
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v13, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v9
	v_pack_b32_f16 v2, v12, v8
	v_pack_b32_f16 v1, v1, v13
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v36
	v_cvt_f32_fp8_sdwa v12, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v36, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v36, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v11, v0
	v_fma_mixhi_f16 v3, s12, v5, 0
	v_fma_mixlo_f16 v5, s12, v12, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v35
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_bfe_u32 v12, v35, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v35, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v16, v12
	v_pack_b32_f16 v9, v9, v17
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v22
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v22, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v22, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v5, v8
	v_fma_mixhi_f16 v11, s12, v14, 0
	v_fma_mixlo_f16 v5, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v24
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_bfe_u32 v16, v24, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v24, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v24, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v22, v16
	v_pack_b32_f16 v13, v13, v24
	v_cvt_f32_fp8_sdwa v22, v38 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v34
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v34, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v34, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v5, v12
	v_fma_mixhi_f16 v15, s12, v22, 0
	v_fma_mixlo_f16 v5, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v39 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v37
	v_cvt_f32_fp8_sdwa v35, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v37, 8, 8
	v_cvt_f32_fp8_sdwa v36, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v37, 16, 8
	v_cvt_f32_fp8_sdwa v37, v22 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v36
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v22, v24
	v_pack_b32_f16 v37, v17, v34
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v40
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v40, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v40, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v5, v35
	v_fma_mixhi_f16 v39, s12, v22, 0
	v_fma_mixlo_f16 v5, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v42 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v19
	v_cvt_f32_fp8_sdwa v35, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v19, 8, 8
	v_cvt_f32_fp8_sdwa v40, v22 src0_sel:BYTE_0
	v_bfe_u32 v19, v19, 16, 8
	v_cvt_f32_fp8_sdwa v41, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v40
	v_cvt_f16_f32_e32 v24, v34
	v_cvt_f16_f32_e32 v34, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v19, v22
	v_pack_b32_f16 v41, v17, v24
	v_cvt_f32_fp8_sdwa v19, v45 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v44
	v_cvt_f32_fp8_sdwa v22, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v44, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v44, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v5, v34
	v_fma_mixhi_f16 v43, s12, v19, 0
	v_fma_mixlo_f16 v5, s12, v22, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v16
	v_cvt_f32_fp8_sdwa v34, v47 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v20
	v_cvt_f32_fp8_sdwa v35, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 8, 8
	v_cvt_f32_fp8_sdwa v44, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 16, 8
	v_cvt_f32_fp8_sdwa v45, v16 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v20, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v46 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v22
	v_pack_b32_f16 v45, v20, v16
	v_pack_b32_f16 v44, v5, v19
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v34, v5
	v_lshrrev_b32_e32 v16, 29, v6
	v_add_u32_e32 v16, v6, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v6, v16
	v_xor_b32_e32 v5, v5, v16
	v_lshlrev_b32_e32 v16, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v34
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v16, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[8:11] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v8, 2, v6
	v_sub_u32_e32 v2, v8, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v6, 29, v8
	v_add_u32_e32 v6, v8, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v8, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[12:15]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[36:39]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v8, v6, v9
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v34
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v8
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[40:43]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v22, 3, v23
	v_lshrrev_b32_e32 v19, 6, v23
	v_add_u32_e32 v3, 8, v22
	s_cbranch_scc1 .LBB4_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v23
	v_lshlrev_b32_e32 v36, 2, v2
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v2
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB4_3
.LBB4_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB4_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v20, 63, v23
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB4_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 20, v4
	s_add_i32 s15, s25, 56
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB4_5:                                ; %.lr.ph.i644.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v45, -4, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v46, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v84, 0
	v_mov_b32_e32 v85, 0
	v_mov_b32_e32 v86, 0
	s_sub_i32 s27, s15, 24
	s_add_i32 s28, s15, -16
	v_mov_b32_e32 v87, s15
	s_add_i32 s29, s15, -8
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_dword v88, v38, s[16:19], 0 offen
	v_add_u32_e32 v52, s24, v45
	v_add_u32_e32 v53, s24, v46
	s_ashr_i32 s30, s26, 31
	v_mov_b32_e32 v89, s27
	v_mov_b32_e32 v90, s28
	v_mov_b32_e32 v91, s29
	v_lshl_add_u32 v54, s26, 5, v25
	buffer_load_dword v92, v45, s[16:19], 0 offen
	buffer_load_dword v93, v46, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v52
	v_add_u32_e32 v46, s24, v53
	s_lshr_b32 s27, s30, 29
	v_ashrrev_i32_e32 v55, 31, v54
	v_add_u32_e32 v56, 0x100, v54
	v_add_u32_e32 v57, 0x200, v54
	v_add_u32_e32 v58, 0x300, v54
	v_add_u32_e32 v59, 0x400, v54
	v_add_u32_e32 v60, 0x500, v54
	buffer_load_dword v94, v52, s[16:19], 0 offen
	v_add_u32_e32 v52, s24, v45
	v_add_u32_e32 v61, s24, v46
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v55, 30, v55
	v_ashrrev_i32_e32 v62, 31, v56
	v_ashrrev_i32_e32 v63, 31, v57
	v_ashrrev_i32_e32 v64, 31, v58
	v_ashrrev_i32_e32 v65, 31, v59
	v_ashrrev_i32_e32 v66, 31, v60
	buffer_load_dword v95, v45, s[16:19], 0 offen
	buffer_load_dword v96, v53, s[16:19], 0 offen
	buffer_load_dword v97, v46, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v52
	buffer_load_dword v46, v61, s[16:19], 0 offen
	v_add_u32_e32 v53, s24, v61
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v55, v54, v55
	v_lshrrev_b32_e32 v61, 30, v62
	v_lshrrev_b32_e32 v62, 30, v63
	v_lshrrev_b32_e32 v63, 30, v64
	v_lshrrev_b32_e32 v64, 30, v65
	v_lshrrev_b32_e32 v65, 30, v66
	buffer_load_dword v98, v52, s[16:19], 0 offen
	buffer_load_dword v99, v45, s[16:19], 0 offen
	buffer_load_dword v100, v53, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v45
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v52, 2, v55
	v_and_b32_e32 v53, -4, v55
	v_add_u32_e32 v55, v56, v61
	v_add_u32_e32 v61, v57, v62
	v_add_u32_e32 v62, v58, v63
	v_add_u32_e32 v63, v59, v64
	v_add_u32_e32 v64, v60, v65
	buffer_load_dword v45, v45, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v65, s26, 6, v20
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v53, v54, v53
	v_lshrrev_b32_e32 v54, 29, v52
	v_lshlrev_b32_e32 v66, 7, v52
	v_ashrrev_i32_e32 v67, 2, v55
	v_and_b32_e32 v55, -4, v55
	v_ashrrev_i32_e32 v68, 2, v61
	v_and_b32_e32 v61, -4, v61
	v_ashrrev_i32_e32 v69, 2, v62
	v_and_b32_e32 v62, -4, v62
	v_ashrrev_i32_e32 v70, 2, v63
	v_and_b32_e32 v63, -4, v63
	v_ashrrev_i32_e32 v71, 2, v64
	v_and_b32_e32 v64, 0xffffffc, v64
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v72, 31, v65
	v_add_u32_e32 v73, 0x200, v65
	v_add_u32_e32 v74, 0x400, v65
	v_add_u32_e32 v53, v53, v34
	v_add_u32_e32 v54, v52, v54
	v_sub_u32_e32 v55, v56, v55
	v_lshrrev_b32_e32 v56, 29, v67
	v_lshlrev_b32_e32 v75, 6, v67
	v_sub_u32_e32 v76, v68, v67
	v_sub_u32_e32 v57, v57, v61
	v_lshrrev_b32_e32 v61, 29, v68
	v_sub_u32_e32 v77, v69, v68
	v_sub_u32_e32 v58, v58, v62
	v_lshrrev_b32_e32 v62, 29, v69
	v_sub_u32_e32 v78, v70, v69
	v_sub_u32_e32 v59, v59, v63
	v_lshrrev_b32_e32 v63, 29, v70
	v_sub_u32_e32 v79, v71, v70
	v_sub_u32_e32 v60, v60, v64
	v_lshrrev_b32_e32 v64, 29, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_ashrrev_i32_e32 v80, 31, v73
	v_ashrrev_i32_e32 v81, 31, v74
	v_and_b32_e32 v54, -8, v54
	v_add_u32_e32 v55, v55, v34
	v_add_u32_e32 v56, v67, v56
	v_add_u32_e32 v57, v57, v34
	v_add_u32_e32 v61, v68, v61
	v_lshlrev_b32_e32 v76, 6, v76
	v_add_u32_e32 v58, v58, v34
	v_add_u32_e32 v62, v69, v62
	v_lshlrev_b32_e32 v77, 6, v77
	v_add_u32_e32 v59, v59, v34
	v_add_u32_e32 v63, v70, v63
	v_lshlrev_b32_e32 v78, 6, v78
	v_add_u32_e32 v60, v60, v34
	v_add_u32_e32 v64, v71, v64
	v_lshlrev_b32_e32 v79, 7, v79
	v_add_u32_e32 v72, v65, v72
	v_lshrrev_b32_e32 v80, 30, v80
	v_lshrrev_b32_e32 v81, 30, v81
	v_sub_u32_e32 v52, v52, v54
	v_and_b32_e32 v54, -8, v56
	v_and_b32_e32 v56, -8, v61
	v_and_b32_e32 v61, -8, v62
	v_and_b32_e32 v62, -8, v63
	v_and_b32_e32 v63, 0xffffff8, v64
	v_ashrrev_i32_e32 v64, 2, v72
	v_and_b32_e32 v72, -4, v72
	v_add_u32_e32 v80, v73, v80
	v_add_u32_e32 v81, v74, v81
	v_xor_b32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v67, v54
	v_sub_u32_e32 v54, v68, v56
	v_sub_u32_e32 v56, v69, v61
	v_sub_u32_e32 v61, v70, v62
	v_sub_u32_e32 v62, v71, v63
	v_sub_u32_e32 v63, v65, v72
	v_lshrrev_b32_e32 v65, 29, v64
	v_lshlrev_b32_e32 v67, 6, v64
	v_ashrrev_i32_e32 v68, 2, v80
	v_and_b32_e32 v69, -4, v80
	v_ashrrev_i32_e32 v70, 2, v81
	v_and_b32_e32 v71, -4, v81
	v_lshlrev_b32_e32 v72, 3, v52
	v_lshl_add_u32 v101, v52, 4, v66
	v_xor_b32_e32 v53, v55, v53
	v_xor_b32_e32 v54, v57, v54
	v_xor_b32_e32 v55, v58, v56
	v_xor_b32_e32 v56, v59, v61
	v_xor_b32_e32 v57, v60, v62
	v_add_u32_e32 v58, v63, v36
	v_add_u32_e32 v59, v64, v65
	v_sub_u32_e32 v60, v73, v69
	v_lshrrev_b32_e32 v61, 29, v68
	v_sub_u32_e32 v62, v74, v71
	v_lshrrev_b32_e32 v63, 29, v70
	v_sub_u32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v54, v53
	v_sub_u32_e32 v54, v55, v54
	v_sub_u32_e32 v55, v56, v55
	v_sub_u32_e32 v56, v57, v56
	v_and_b32_e32 v57, -8, v59
	v_add_u32_e32 v59, v58, v37
	v_add_u32_e32 v60, v60, v36
	v_add_u32_e32 v61, v68, v61
	v_add_u32_e32 v62, v62, v36
	v_add_u32_e32 v63, v70, v63
	v_lshlrev_b32_e32 v52, 3, v52
	v_lshl_add_u32 v53, v53, 3, v76
	v_lshl_add_u32 v54, v54, 3, v77
	v_lshl_add_u32 v55, v55, 3, v78
	v_lshlrev_b32_e32 v56, 4, v56
	v_sub_u32_e32 v57, v64, v57
	v_and_b32_e32 v61, -8, v61
	v_add_u32_e32 v64, v60, v37
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v65, v62, v37
	v_add3_u32 v52, v72, v75, v52
	v_lshlrev_b32_e32 v66, 1, v53
	v_xor_b32_e32 v58, v58, v57
	v_xor_b32_e32 v57, v59, v57
	v_sub_u32_e32 v59, v68, v61
	v_sub_u32_e32 v61, v70, v63
	v_lshlrev_b32_e32 v102, 1, v52
	v_add3_u32 v52, v53, v52, v54
	v_lshlrev_b32_e32 v53, 3, v58
	v_sub_u32_e32 v57, v57, v58
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v64, v59
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v65, v61
	v_lshl_add_u32 v63, v58, 4, 32
	v_add3_u32 v103, v102, 32, v66
	v_add_lshl_u32 v52, v55, v52, 1
	v_sub_u32_e32 v60, v60, v58
	v_sub_u32_e32 v59, v59, v58
	v_sub_u32_e32 v62, v62, v58
	v_sub_u32_e32 v58, v61, v58
	v_add_lshl_u32 v53, v53, v67, 1
	v_lshl_add_u32 v61, v68, 7, v63
	v_lshl_add_u32 v63, v70, 7, v63
	v_lshlrev_b32_e32 v57, 4, v57
	v_lshl_add_u32 v104, v54, 1, v103
	v_add3_u32 v105, v56, v79, v52
	v_lshl_add_u32 v56, v60, 4, v61
	v_lshl_add_u32 v60, v62, 4, v63
	v_add3_u32 v64, v53, 32, v57
	v_lshl_add_u32 v68, v59, 4, v61
	v_lshl_add_u32 v72, v58, 4, v63
	v_lshl_add_u32 v106, v55, 1, v104
	ds_read_b128 v[52:55], v53 offset:32
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx2 v[76:77], v89, s[16:19], 0 offen
	buffer_load_dwordx2 v[78:79], v90, s[16:19], 0 offen
	buffer_load_dwordx2 v[80:81], v87, s[16:19], 0 offen
	buffer_load_dwordx2 v[82:83], v91, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v52
	v_dot2c_f32_f16_e32 v6, v32, v53
	v_dot2c_f32_f16_e32 v4, v31, v54
	v_dot2c_f32_f16_e32 v2, v30, v55
	v_dot2c_f32_f16_e32 v9, v33, v56
	v_dot2c_f32_f16_e32 v7, v32, v57
	v_dot2c_f32_f16_e32 v5, v31, v58
	v_dot2c_f32_f16_e32 v3, v30, v59
	v_dot2c_f32_f16_e32 v47, v33, v60
	v_dot2c_f32_f16_e32 v48, v32, v61
	v_dot2c_f32_f16_e32 v49, v31, v62
	v_dot2c_f32_f16_e32 v50, v30, v63
	v_dot2c_f32_f16_e32 v16, v29, v64
	v_dot2c_f32_f16_e32 v14, v28, v65
	v_dot2c_f32_f16_e32 v12, v27, v66
	v_dot2c_f32_f16_e32 v10, v26, v67
	v_dot2c_f32_f16_e32 v17, v29, v68
	v_dot2c_f32_f16_e32 v15, v28, v69
	v_dot2c_f32_f16_e32 v13, v27, v70
	v_dot2c_f32_f16_e32 v11, v26, v71
	v_dot2c_f32_f16_e32 v51, v29, v72
	v_dot2c_f32_f16_e32 v84, v28, v73
	v_dot2c_f32_f16_e32 v85, v27, v74
	v_dot2c_f32_f16_e32 v86, v26, v75
	v_add_f32_e32 v26, v35, v47
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v48, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v49, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v50, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v51, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v84, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v85, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v86, v2
	s_waitcnt vmcnt(14)
	v_lshrrev_b32_e32 v4, 24, v92
	v_lshrrev_b32_e32 v8, 24, v88
	s_waitcnt vmcnt(13)
	v_lshrrev_b32_e32 v12, 24, v93
	v_and_b32_e32 v2, 0xff, v92
	v_bfe_u32 v3, v92, 8, 8
	v_bfe_u32 v5, v92, 16, 8
	v_and_b32_e32 v6, 0xff, v88
	v_bfe_u32 v7, v88, 8, 8
	v_bfe_u32 v9, v88, 16, 8
	v_and_b32_e32 v10, 0xff, v93
	v_bfe_u32 v11, v93, 8, 8
	v_bfe_u32 v13, v93, 16, 8
	s_waitcnt vmcnt(12)
	v_lshrrev_b32_e32 v14, 24, v94
	v_cvt_f32_fp8_sdwa v50, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v8 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v94
	v_bfe_u32 v15, v94, 8, 8
	v_bfe_u32 v16, v94, 16, 8
	v_cvt_f32_fp8_sdwa v9, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v12 src0_sel:BYTE_0
	s_waitcnt vmcnt(11)
	v_lshrrev_b32_e32 v17, 24, v95
	s_waitcnt vmcnt(10)
	v_lshrrev_b32_e32 v28, 24, v96
	s_waitcnt vmcnt(9)
	v_lshrrev_b32_e32 v32, 24, v97
	v_cvt_f32_fp8_sdwa v52, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v95
	v_bfe_u32 v15, v95, 8, 8
	v_bfe_u32 v16, v95, 16, 8
	v_and_b32_e32 v26, 0xff, v96
	v_bfe_u32 v27, v96, 8, 8
	v_bfe_u32 v29, v96, 16, 8
	v_and_b32_e32 v30, 0xff, v97
	v_bfe_u32 v31, v97, 8, 8
	v_bfe_u32 v33, v97, 16, 8
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v47, 24, v98
	v_lshrrev_b32_e32 v51, 24, v46
	v_cvt_f32_fp8_sdwa v58, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v28 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v98
	v_bfe_u32 v48, v98, 8, 8
	v_bfe_u32 v49, v98, 16, 8
	v_cvt_f32_fp8_sdwa v29, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v33 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v32 src0_sel:BYTE_0
	v_and_b32_e32 v53, 0xff, v46
	v_bfe_u32 v54, v46, 8, 8
	v_bfe_u32 v46, v46, 16, 8
	s_waitcnt vmcnt(6)
	v_lshrrev_b32_e32 v55, 24, v99
	s_waitcnt vmcnt(5)
	v_lshrrev_b32_e32 v61, 24, v100
	v_cvt_f32_fp8_sdwa v62, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_and_b32_e32 v63, 0xff, v99
	v_bfe_u32 v64, v99, 8, 8
	v_bfe_u32 v65, v99, 16, 8
	v_cvt_f32_fp8_sdwa v47, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v51 src0_sel:BYTE_0
	v_and_b32_e32 v53, 0xff, v100
	v_bfe_u32 v54, v100, 8, 8
	v_bfe_u32 v67, v100, 16, 8
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v68, 24, v45
	v_fma_mixlo_f16 v69, s12, v50, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_pk_mul_f32 v[10:11], s[6:7], v[10:11]
	v_cvt_f32_fp8_sdwa v63, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v55 src0_sel:BYTE_0
	v_and_b32_e32 v64, 0xff, v45
	v_bfe_u32 v65, v45, 8, 8
	v_bfe_u32 v45, v45, 16, 8
	v_cvt_f32_fp8_sdwa v53, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v61 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v67, v2
	v_cvt_f16_f32_e32 v70, v3
	v_cvt_f16_f32_e32 v71, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v72, v6
	v_fma_mixlo_f16 v73, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[12:13]
	v_pk_mul_f32 v[6:7], s[6:7], v[8:9]
	v_cvt_f16_f32_e32 v9, v11
	v_cvt_f16_f32_e32 v8, v10
	v_cvt_f32_fp8_sdwa v64, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v68 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v2
	v_cvt_f16_f32_e32 v65, v3
	v_cvt_f16_f32_e32 v68, v6
	v_cvt_f16_f32_e32 v74, v7
	v_fma_mixlo_f16 v58, s12, v58, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_pk_mul_f32 v[14:15], s[6:7], v[30:31]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v30, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v31, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[32:33]
	v_pk_mul_f32 v[6:7], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v28, v14
	v_pk_mul_f32 v[14:15], s[6:7], v[48:49]
	v_cvt_f16_f32_e32 v32, v2
	v_cvt_f16_f32_e32 v48, v3
	v_cvt_f16_f32_e32 v49, v6
	v_cvt_f16_f32_e32 v62, v7
	v_fma_mixlo_f16 v63, s12, v63, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[50:51]
	v_pk_mul_f32 v[6:7], s[6:7], v[46:47]
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v46, v14
	v_pk_mul_f32 v[14:15], s[6:7], v[54:55]
	v_cvt_f16_f32_e32 v47, v2
	v_cvt_f16_f32_e32 v50, v3
	v_cvt_f16_f32_e32 v51, v6
	v_cvt_f16_f32_e32 v54, v7
	v_fma_mixlo_f16 v55, s12, v64, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[52:53]
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v52, v14
	v_pack_b32_f16 v4, v4, v72
	v_pack_b32_f16 v3, v70, v71
	v_pack_b32_f16 v2, v69, v67
	v_fma_mixhi_f16 v5, s12, v56, 0
	v_fma_mixhi_f16 v9, s12, v57, 0
	v_cvt_f16_f32_e32 v53, v6
	v_cvt_f16_f32_e32 v56, v7
	v_cvt_f16_f32_e32 v57, v10
	v_cvt_f16_f32_e32 v64, v11
	v_pack_b32_f16 v8, v74, v8
	v_pack_b32_f16 v7, v65, v68
	v_pack_b32_f16 v6, v73, v45
	ds_write_b128 v101, v[2:5] offset:32
	v_pack_b32_f16 v12, v30, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v58, v16
	v_fma_mixhi_f16 v13, s12, v59, 0
	v_fma_mixhi_f16 v17, s12, v60, 0
	ds_write_b128 v102, v[6:9] offset:32
	v_pack_b32_f16 v16, v62, v28
	v_pack_b32_f16 v15, v48, v49
	v_pack_b32_f16 v14, v31, v32
	v_fma_mixhi_f16 v29, s12, v66, 0
	ds_write_b128 v103, v[10:13]
	v_pack_b32_f16 v28, v54, v46
	v_pack_b32_f16 v27, v50, v51
	v_pack_b32_f16 v26, v63, v47
	v_fma_mixhi_f16 v33, s12, v61, 0
	ds_write_b128 v104, v[14:17]
	v_pack_b32_f16 v32, v64, v52
	v_pack_b32_f16 v31, v56, v57
	v_pack_b32_f16 v30, v55, v53
	ds_write_b128 v106, v[26:29]
	ds_write_b128 v105, v[30:33] offset:32
	s_waitcnt vmcnt(3)
	v_and_b32_e32 v2, 0xffff0000, v76
	s_waitcnt vmcnt(2)
	v_and_b32_e32 v3, 0xffff0000, v78
	s_waitcnt vmcnt(1)
	v_and_b32_e32 v4, 0xffff0000, v80
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xffff0000, v82
	v_and_b32_e32 v6, 0xffff0000, v77
	v_and_b32_e32 v7, 0xffff0000, v79
	v_and_b32_e32 v8, 0xffff0000, v81
	v_and_b32_e32 v9, 0xffff0000, v83
	v_lshlrev_b32_e32 v10, 16, v76
	v_lshlrev_b32_e32 v11, 16, v77
	v_lshlrev_b32_e32 v12, 16, v78
	v_lshlrev_b32_e32 v13, 16, v79
	v_lshlrev_b32_e32 v14, 16, v82
	v_lshlrev_b32_e32 v15, 16, v83
	v_lshlrev_b32_e32 v16, 16, v80
	v_lshlrev_b32_e32 v17, 16, v81
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v8, v8
	v_pack_b32_f16 v33, v10, v2
	v_pack_b32_f16 v32, v11, v6
	v_pack_b32_f16 v31, v12, v3
	v_pack_b32_f16 v30, v13, v7
	v_pack_b32_f16 v29, v14, v5
	v_pack_b32_f16 v28, v15, v9
	v_pack_b32_f16 v27, v16, v4
	v_pack_b32_f16 v26, v17, v8
	s_cbranch_scc1 .LBB4_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v19
.LBB4_7:                                ; %Flow128
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v20
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v37
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v29, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v27, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v26, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v23
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v23
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v23
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB4_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB4_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v21
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v22
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v23
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v23, s1, v19
	v_or_b32_e32 v28, s5, v20
	v_mul_hi_u32 v29, v23, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v23, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v23, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v28
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v22
	v_bfe_u32 v8, v21, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v22
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v22
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v22
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v22
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v22
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v22
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v20
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB4_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v22
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v21, v53, v15
	v_dot2c_f32_f16_e32 v23, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v21, 0xff, v85
	v_bfe_u32 v23, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v23, v14
	v_fma_mixhi_f16 v17, s13, v21, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB4_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v20
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 117
		.amdhsa_next_free_sgpr 31
		.amdhsa_accum_offset 120
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end4:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end4-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 10704
; NumSgprs: 37
; NumVgprs: 117
; NumAgprs: 0
; TotalNumVgprs: 117
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 4
; VGPRBlocks: 14
; NumSGPRsForWavesPerEU: 37
; NumVGPRsForWavesPerEU: 117
; AccumOffset: 120
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 29
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v4, s25
	buffer_load_dwordx4 v[0:3], v4, s[16:19], 0 offen
	buffer_load_dwordx4 v[8:11], v4, s[16:19], 0 offen offset:16
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	v_mbcnt_lo_u32_b32 v4, -1, 0
	v_mbcnt_hi_u32_b32 v23, -1, v4
	v_lshlrev_b32_e32 v21, 3, v23
	v_and_b32_e32 v6, 8, v21
	v_lshrrev_b32_e32 v25, 1, v23
	v_lshl_add_u32 v7, s23, 5, v25
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_dwordx2 v[12:13], v4, s[4:7], 0 offen
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v5, s24, v4
	v_add_u32_e32 v14, 4, v5
	v_add_u32_e32 v15, s24, v5
	v_add_u32_e32 v16, s24, v14
	v_add_u32_e32 v17, s24, v16
	v_add_u32_e32 v19, -4, v17
	v_add_u32_e32 v20, s24, v19
	buffer_load_dword v22, v15, s[4:7], 0 offen
	buffer_load_dword v24, v16, s[4:7], 0 offen
	buffer_load_dword v37, v17, s[4:7], 0 offen
	buffer_load_dword v34, v19, s[4:7], 0 offen
	buffer_load_dword v40, v20, s[4:7], 0 offen
	buffer_load_dword v35, v14, s[4:7], 0 offen
	buffer_load_dword v36, v5, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v17
	buffer_load_dword v19, v5, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v5
	v_add_u32_e32 v14, -4, v5
	buffer_load_dword v20, v5, s[4:7], 0 offen
	buffer_load_dword v44, v14, s[4:7], 0 offen
	s_mov_b32 s19, 0
	s_waitcnt vmcnt(12)
	v_and_b32_e32 v5, 0xffff0000, v0
	v_and_b32_e32 v14, 0xffff0000, v2
	s_waitcnt vmcnt(11)
	v_and_b32_e32 v15, 0xffff0000, v10
	v_and_b32_e32 v16, 0xffff0000, v8
	v_and_b32_e32 v17, 0xffff0000, v1
	v_and_b32_e32 v26, 0xffff0000, v3
	v_and_b32_e32 v27, 0xffff0000, v11
	v_and_b32_e32 v28, 0xffff0000, v9
	v_lshlrev_b32_e32 v0, 16, v0
	v_lshlrev_b32_e32 v1, 16, v1
	v_lshlrev_b32_e32 v2, 16, v2
	v_lshlrev_b32_e32 v3, 16, v3
	v_lshlrev_b32_e32 v8, 16, v8
	v_lshlrev_b32_e32 v9, 16, v9
	v_lshlrev_b32_e32 v10, 16, v10
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v15, v15
	v_lshlrev_b32_e32 v11, 16, v11
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v38, v27
	v_pack_b32_f16 v33, v0, v5
	v_pack_b32_f16 v32, v1, v17
	v_pack_b32_f16 v31, v2, v14
	v_pack_b32_f16 v30, v3, v26
	v_pack_b32_f16 v29, v8, v16
	v_pack_b32_f16 v28, v9, v28
	v_pack_b32_f16 v27, v10, v15
	v_pack_b32_f16 v26, v11, v38
	s_waitcnt vmcnt(10)
	v_lshrrev_b32_e32 v2, 24, v12
	v_lshrrev_b32_e32 v5, 24, v13
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v14, 24, v35
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v10, 24, v36
	v_lshrrev_b32_e32 v15, 24, v22
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v41, 24, v37
	v_lshrrev_b32_e32 v39, 24, v34
	v_lshrrev_b32_e32 v42, 24, v40
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v45, 24, v19
	v_and_b32_e32 v0, 0xff, v12
	v_cvt_f32_fp8_sdwa v3, v0 src0_sel:BYTE_0
	v_bfe_u32 v0, v12, 8, 8
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_bfe_u32 v1, v12, 16, 8
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	s_waitcnt vmcnt(1)
	v_lshrrev_b32_e32 v46, 24, v20
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v47, 24, v44
	v_fma_mixlo_f16 v11, s12, v3, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v13
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v13, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v3
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v13, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v9
	v_pack_b32_f16 v2, v12, v8
	v_pack_b32_f16 v1, v1, v13
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v36
	v_cvt_f32_fp8_sdwa v12, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v36, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v36, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v11, v0
	v_fma_mixhi_f16 v3, s12, v5, 0
	v_fma_mixlo_f16 v5, s12, v12, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v35
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_bfe_u32 v12, v35, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v35, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v16, v12
	v_pack_b32_f16 v9, v9, v17
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v22
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v22, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v22, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v5, v8
	v_fma_mixhi_f16 v11, s12, v14, 0
	v_fma_mixlo_f16 v5, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v24
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_bfe_u32 v16, v24, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v24, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v24, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v22, v16
	v_pack_b32_f16 v13, v13, v24
	v_cvt_f32_fp8_sdwa v22, v38 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v34
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v34, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v34, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v5, v12
	v_fma_mixhi_f16 v15, s12, v22, 0
	v_fma_mixlo_f16 v5, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v39 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v37
	v_cvt_f32_fp8_sdwa v35, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v37, 8, 8
	v_cvt_f32_fp8_sdwa v36, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v37, 16, 8
	v_cvt_f32_fp8_sdwa v37, v22 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v36
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v22, v24
	v_pack_b32_f16 v37, v17, v34
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v40
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v40, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v40, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v5, v35
	v_fma_mixhi_f16 v39, s12, v22, 0
	v_fma_mixlo_f16 v5, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v42 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v19
	v_cvt_f32_fp8_sdwa v35, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v19, 8, 8
	v_cvt_f32_fp8_sdwa v40, v22 src0_sel:BYTE_0
	v_bfe_u32 v19, v19, 16, 8
	v_cvt_f32_fp8_sdwa v41, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v40
	v_cvt_f16_f32_e32 v24, v34
	v_cvt_f16_f32_e32 v34, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v19, v22
	v_pack_b32_f16 v41, v17, v24
	v_cvt_f32_fp8_sdwa v19, v45 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v44
	v_cvt_f32_fp8_sdwa v22, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v44, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v44, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v5, v34
	v_fma_mixhi_f16 v43, s12, v19, 0
	v_fma_mixlo_f16 v5, s12, v22, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v16
	v_cvt_f32_fp8_sdwa v34, v47 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v20
	v_cvt_f32_fp8_sdwa v35, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 8, 8
	v_cvt_f32_fp8_sdwa v44, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 16, 8
	v_cvt_f32_fp8_sdwa v45, v16 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v20, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v46 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v22
	v_pack_b32_f16 v45, v20, v16
	v_pack_b32_f16 v44, v5, v19
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v34, v5
	v_lshrrev_b32_e32 v16, 29, v6
	v_add_u32_e32 v16, v6, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v6, v16
	v_xor_b32_e32 v5, v5, v16
	v_lshlrev_b32_e32 v16, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v34
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v16, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[8:11] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v8, 2, v6
	v_sub_u32_e32 v2, v8, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v6, 29, v8
	v_add_u32_e32 v6, v8, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v8, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[12:15]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[36:39]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v8, v6, v9
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v34
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v8
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[40:43]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v22, 3, v23
	v_lshrrev_b32_e32 v19, 6, v23
	v_add_u32_e32 v3, 8, v22
	s_cbranch_scc1 .LBB5_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v23
	v_lshlrev_b32_e32 v36, 2, v2
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v2
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB5_3
.LBB5_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB5_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v20, 63, v23
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB5_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 20, v4
	s_add_i32 s15, s25, 56
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB5_5:                                ; %.lr.ph.i644.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v45, -4, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v46, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v84, 0
	v_mov_b32_e32 v85, 0
	v_mov_b32_e32 v86, 0
	s_sub_i32 s27, s15, 24
	s_add_i32 s28, s15, -16
	v_mov_b32_e32 v87, s15
	s_add_i32 s29, s15, -8
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_dword v88, v38, s[16:19], 0 offen
	v_add_u32_e32 v52, s24, v45
	v_add_u32_e32 v53, s24, v46
	s_ashr_i32 s30, s26, 31
	v_mov_b32_e32 v89, s27
	v_mov_b32_e32 v90, s28
	v_mov_b32_e32 v91, s29
	v_lshl_add_u32 v54, s26, 5, v25
	buffer_load_dword v92, v45, s[16:19], 0 offen
	buffer_load_dword v93, v46, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v52
	v_add_u32_e32 v46, s24, v53
	s_lshr_b32 s27, s30, 29
	v_ashrrev_i32_e32 v55, 31, v54
	v_add_u32_e32 v56, 0x100, v54
	v_add_u32_e32 v57, 0x200, v54
	v_add_u32_e32 v58, 0x300, v54
	v_add_u32_e32 v59, 0x400, v54
	v_add_u32_e32 v60, 0x500, v54
	buffer_load_dword v94, v52, s[16:19], 0 offen
	v_add_u32_e32 v52, s24, v45
	v_add_u32_e32 v61, s24, v46
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v55, 30, v55
	v_ashrrev_i32_e32 v62, 31, v56
	v_ashrrev_i32_e32 v63, 31, v57
	v_ashrrev_i32_e32 v64, 31, v58
	v_ashrrev_i32_e32 v65, 31, v59
	v_ashrrev_i32_e32 v66, 31, v60
	buffer_load_dword v95, v45, s[16:19], 0 offen
	buffer_load_dword v96, v53, s[16:19], 0 offen
	buffer_load_dword v97, v46, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v52
	buffer_load_dword v46, v61, s[16:19], 0 offen
	v_add_u32_e32 v53, s24, v61
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v55, v54, v55
	v_lshrrev_b32_e32 v61, 30, v62
	v_lshrrev_b32_e32 v62, 30, v63
	v_lshrrev_b32_e32 v63, 30, v64
	v_lshrrev_b32_e32 v64, 30, v65
	v_lshrrev_b32_e32 v65, 30, v66
	buffer_load_dword v98, v52, s[16:19], 0 offen
	buffer_load_dword v99, v45, s[16:19], 0 offen
	buffer_load_dword v100, v53, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v45
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v52, 2, v55
	v_and_b32_e32 v53, -4, v55
	v_add_u32_e32 v55, v56, v61
	v_add_u32_e32 v61, v57, v62
	v_add_u32_e32 v62, v58, v63
	v_add_u32_e32 v63, v59, v64
	v_add_u32_e32 v64, v60, v65
	buffer_load_dword v45, v45, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v65, s26, 6, v20
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v53, v54, v53
	v_lshrrev_b32_e32 v54, 29, v52
	v_lshlrev_b32_e32 v66, 7, v52
	v_ashrrev_i32_e32 v67, 2, v55
	v_and_b32_e32 v55, -4, v55
	v_ashrrev_i32_e32 v68, 2, v61
	v_and_b32_e32 v61, -4, v61
	v_ashrrev_i32_e32 v69, 2, v62
	v_and_b32_e32 v62, -4, v62
	v_ashrrev_i32_e32 v70, 2, v63
	v_and_b32_e32 v63, -4, v63
	v_ashrrev_i32_e32 v71, 2, v64
	v_and_b32_e32 v64, 0xffffffc, v64
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v72, 31, v65
	v_add_u32_e32 v73, 0x200, v65
	v_add_u32_e32 v74, 0x400, v65
	v_add_u32_e32 v53, v53, v34
	v_add_u32_e32 v54, v52, v54
	v_sub_u32_e32 v55, v56, v55
	v_lshrrev_b32_e32 v56, 29, v67
	v_lshlrev_b32_e32 v75, 6, v67
	v_sub_u32_e32 v76, v68, v67
	v_sub_u32_e32 v57, v57, v61
	v_lshrrev_b32_e32 v61, 29, v68
	v_sub_u32_e32 v77, v69, v68
	v_sub_u32_e32 v58, v58, v62
	v_lshrrev_b32_e32 v62, 29, v69
	v_sub_u32_e32 v78, v70, v69
	v_sub_u32_e32 v59, v59, v63
	v_lshrrev_b32_e32 v63, 29, v70
	v_sub_u32_e32 v79, v71, v70
	v_sub_u32_e32 v60, v60, v64
	v_lshrrev_b32_e32 v64, 29, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_ashrrev_i32_e32 v80, 31, v73
	v_ashrrev_i32_e32 v81, 31, v74
	v_and_b32_e32 v54, -8, v54
	v_add_u32_e32 v55, v55, v34
	v_add_u32_e32 v56, v67, v56
	v_add_u32_e32 v57, v57, v34
	v_add_u32_e32 v61, v68, v61
	v_lshlrev_b32_e32 v76, 6, v76
	v_add_u32_e32 v58, v58, v34
	v_add_u32_e32 v62, v69, v62
	v_lshlrev_b32_e32 v77, 6, v77
	v_add_u32_e32 v59, v59, v34
	v_add_u32_e32 v63, v70, v63
	v_lshlrev_b32_e32 v78, 6, v78
	v_add_u32_e32 v60, v60, v34
	v_add_u32_e32 v64, v71, v64
	v_lshlrev_b32_e32 v79, 7, v79
	v_add_u32_e32 v72, v65, v72
	v_lshrrev_b32_e32 v80, 30, v80
	v_lshrrev_b32_e32 v81, 30, v81
	v_sub_u32_e32 v52, v52, v54
	v_and_b32_e32 v54, -8, v56
	v_and_b32_e32 v56, -8, v61
	v_and_b32_e32 v61, -8, v62
	v_and_b32_e32 v62, -8, v63
	v_and_b32_e32 v63, 0xffffff8, v64
	v_ashrrev_i32_e32 v64, 2, v72
	v_and_b32_e32 v72, -4, v72
	v_add_u32_e32 v80, v73, v80
	v_add_u32_e32 v81, v74, v81
	v_xor_b32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v67, v54
	v_sub_u32_e32 v54, v68, v56
	v_sub_u32_e32 v56, v69, v61
	v_sub_u32_e32 v61, v70, v62
	v_sub_u32_e32 v62, v71, v63
	v_sub_u32_e32 v63, v65, v72
	v_lshrrev_b32_e32 v65, 29, v64
	v_lshlrev_b32_e32 v67, 6, v64
	v_ashrrev_i32_e32 v68, 2, v80
	v_and_b32_e32 v69, -4, v80
	v_ashrrev_i32_e32 v70, 2, v81
	v_and_b32_e32 v71, -4, v81
	v_lshlrev_b32_e32 v72, 3, v52
	v_lshl_add_u32 v101, v52, 4, v66
	v_xor_b32_e32 v53, v55, v53
	v_xor_b32_e32 v54, v57, v54
	v_xor_b32_e32 v55, v58, v56
	v_xor_b32_e32 v56, v59, v61
	v_xor_b32_e32 v57, v60, v62
	v_add_u32_e32 v58, v63, v36
	v_add_u32_e32 v59, v64, v65
	v_sub_u32_e32 v60, v73, v69
	v_lshrrev_b32_e32 v61, 29, v68
	v_sub_u32_e32 v62, v74, v71
	v_lshrrev_b32_e32 v63, 29, v70
	v_sub_u32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v54, v53
	v_sub_u32_e32 v54, v55, v54
	v_sub_u32_e32 v55, v56, v55
	v_sub_u32_e32 v56, v57, v56
	v_and_b32_e32 v57, -8, v59
	v_add_u32_e32 v59, v58, v37
	v_add_u32_e32 v60, v60, v36
	v_add_u32_e32 v61, v68, v61
	v_add_u32_e32 v62, v62, v36
	v_add_u32_e32 v63, v70, v63
	v_lshlrev_b32_e32 v52, 3, v52
	v_lshl_add_u32 v53, v53, 3, v76
	v_lshl_add_u32 v54, v54, 3, v77
	v_lshl_add_u32 v55, v55, 3, v78
	v_lshlrev_b32_e32 v56, 4, v56
	v_sub_u32_e32 v57, v64, v57
	v_and_b32_e32 v61, -8, v61
	v_add_u32_e32 v64, v60, v37
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v65, v62, v37
	v_add3_u32 v52, v72, v75, v52
	v_lshlrev_b32_e32 v66, 1, v53
	v_xor_b32_e32 v58, v58, v57
	v_xor_b32_e32 v57, v59, v57
	v_sub_u32_e32 v59, v68, v61
	v_sub_u32_e32 v61, v70, v63
	v_lshlrev_b32_e32 v102, 1, v52
	v_add3_u32 v52, v53, v52, v54
	v_lshlrev_b32_e32 v53, 3, v58
	v_sub_u32_e32 v57, v57, v58
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v64, v59
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v65, v61
	v_lshl_add_u32 v63, v58, 4, 32
	v_add3_u32 v103, v102, 32, v66
	v_add_lshl_u32 v52, v55, v52, 1
	v_sub_u32_e32 v60, v60, v58
	v_sub_u32_e32 v59, v59, v58
	v_sub_u32_e32 v62, v62, v58
	v_sub_u32_e32 v58, v61, v58
	v_add_lshl_u32 v53, v53, v67, 1
	v_lshl_add_u32 v61, v68, 7, v63
	v_lshl_add_u32 v63, v70, 7, v63
	v_lshlrev_b32_e32 v57, 4, v57
	v_lshl_add_u32 v104, v54, 1, v103
	v_add3_u32 v105, v56, v79, v52
	v_lshl_add_u32 v56, v60, 4, v61
	v_lshl_add_u32 v60, v62, 4, v63
	v_add3_u32 v64, v53, 32, v57
	v_lshl_add_u32 v68, v59, 4, v61
	v_lshl_add_u32 v72, v58, 4, v63
	v_lshl_add_u32 v106, v55, 1, v104
	ds_read_b128 v[52:55], v53 offset:32
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx2 v[76:77], v89, s[16:19], 0 offen
	buffer_load_dwordx2 v[78:79], v90, s[16:19], 0 offen
	buffer_load_dwordx2 v[80:81], v87, s[16:19], 0 offen
	buffer_load_dwordx2 v[82:83], v91, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v52
	v_dot2c_f32_f16_e32 v6, v32, v53
	v_dot2c_f32_f16_e32 v4, v31, v54
	v_dot2c_f32_f16_e32 v2, v30, v55
	v_dot2c_f32_f16_e32 v9, v33, v56
	v_dot2c_f32_f16_e32 v7, v32, v57
	v_dot2c_f32_f16_e32 v5, v31, v58
	v_dot2c_f32_f16_e32 v3, v30, v59
	v_dot2c_f32_f16_e32 v47, v33, v60
	v_dot2c_f32_f16_e32 v48, v32, v61
	v_dot2c_f32_f16_e32 v49, v31, v62
	v_dot2c_f32_f16_e32 v50, v30, v63
	v_dot2c_f32_f16_e32 v16, v29, v64
	v_dot2c_f32_f16_e32 v14, v28, v65
	v_dot2c_f32_f16_e32 v12, v27, v66
	v_dot2c_f32_f16_e32 v10, v26, v67
	v_dot2c_f32_f16_e32 v17, v29, v68
	v_dot2c_f32_f16_e32 v15, v28, v69
	v_dot2c_f32_f16_e32 v13, v27, v70
	v_dot2c_f32_f16_e32 v11, v26, v71
	v_dot2c_f32_f16_e32 v51, v29, v72
	v_dot2c_f32_f16_e32 v84, v28, v73
	v_dot2c_f32_f16_e32 v85, v27, v74
	v_dot2c_f32_f16_e32 v86, v26, v75
	v_add_f32_e32 v26, v35, v47
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v48, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v49, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v50, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v51, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v84, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v85, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v86, v2
	s_waitcnt vmcnt(14)
	v_lshrrev_b32_e32 v4, 24, v92
	v_lshrrev_b32_e32 v8, 24, v88
	s_waitcnt vmcnt(13)
	v_lshrrev_b32_e32 v12, 24, v93
	v_and_b32_e32 v2, 0xff, v92
	v_bfe_u32 v3, v92, 8, 8
	v_bfe_u32 v5, v92, 16, 8
	v_and_b32_e32 v6, 0xff, v88
	v_bfe_u32 v7, v88, 8, 8
	v_bfe_u32 v9, v88, 16, 8
	v_and_b32_e32 v10, 0xff, v93
	v_bfe_u32 v11, v93, 8, 8
	v_bfe_u32 v13, v93, 16, 8
	s_waitcnt vmcnt(12)
	v_lshrrev_b32_e32 v14, 24, v94
	v_cvt_f32_fp8_sdwa v50, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v8 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v94
	v_bfe_u32 v15, v94, 8, 8
	v_bfe_u32 v16, v94, 16, 8
	v_cvt_f32_fp8_sdwa v9, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v12 src0_sel:BYTE_0
	s_waitcnt vmcnt(11)
	v_lshrrev_b32_e32 v17, 24, v95
	s_waitcnt vmcnt(10)
	v_lshrrev_b32_e32 v28, 24, v96
	s_waitcnt vmcnt(9)
	v_lshrrev_b32_e32 v32, 24, v97
	v_cvt_f32_fp8_sdwa v52, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v95
	v_bfe_u32 v15, v95, 8, 8
	v_bfe_u32 v16, v95, 16, 8
	v_and_b32_e32 v26, 0xff, v96
	v_bfe_u32 v27, v96, 8, 8
	v_bfe_u32 v29, v96, 16, 8
	v_and_b32_e32 v30, 0xff, v97
	v_bfe_u32 v31, v97, 8, 8
	v_bfe_u32 v33, v97, 16, 8
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v47, 24, v98
	v_lshrrev_b32_e32 v51, 24, v46
	v_cvt_f32_fp8_sdwa v58, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v28 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v98
	v_bfe_u32 v48, v98, 8, 8
	v_bfe_u32 v49, v98, 16, 8
	v_cvt_f32_fp8_sdwa v29, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v33 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v32 src0_sel:BYTE_0
	v_and_b32_e32 v53, 0xff, v46
	v_bfe_u32 v54, v46, 8, 8
	v_bfe_u32 v46, v46, 16, 8
	s_waitcnt vmcnt(6)
	v_lshrrev_b32_e32 v55, 24, v99
	s_waitcnt vmcnt(5)
	v_lshrrev_b32_e32 v61, 24, v100
	v_cvt_f32_fp8_sdwa v62, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_and_b32_e32 v63, 0xff, v99
	v_bfe_u32 v64, v99, 8, 8
	v_bfe_u32 v65, v99, 16, 8
	v_cvt_f32_fp8_sdwa v47, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v51 src0_sel:BYTE_0
	v_and_b32_e32 v53, 0xff, v100
	v_bfe_u32 v54, v100, 8, 8
	v_bfe_u32 v67, v100, 16, 8
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v68, 24, v45
	v_fma_mixlo_f16 v69, s12, v50, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_pk_mul_f32 v[10:11], s[6:7], v[10:11]
	v_cvt_f32_fp8_sdwa v63, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v55 src0_sel:BYTE_0
	v_and_b32_e32 v64, 0xff, v45
	v_bfe_u32 v65, v45, 8, 8
	v_bfe_u32 v45, v45, 16, 8
	v_cvt_f32_fp8_sdwa v53, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v61 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v67, v2
	v_cvt_f16_f32_e32 v70, v3
	v_cvt_f16_f32_e32 v71, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v72, v6
	v_fma_mixlo_f16 v73, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[12:13]
	v_pk_mul_f32 v[6:7], s[6:7], v[8:9]
	v_cvt_f16_f32_e32 v9, v11
	v_cvt_f16_f32_e32 v8, v10
	v_cvt_f32_fp8_sdwa v64, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v68 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v2
	v_cvt_f16_f32_e32 v65, v3
	v_cvt_f16_f32_e32 v68, v6
	v_cvt_f16_f32_e32 v74, v7
	v_fma_mixlo_f16 v58, s12, v58, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_pk_mul_f32 v[14:15], s[6:7], v[30:31]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v30, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v31, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[32:33]
	v_pk_mul_f32 v[6:7], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v28, v14
	v_pk_mul_f32 v[14:15], s[6:7], v[48:49]
	v_cvt_f16_f32_e32 v32, v2
	v_cvt_f16_f32_e32 v48, v3
	v_cvt_f16_f32_e32 v49, v6
	v_cvt_f16_f32_e32 v62, v7
	v_fma_mixlo_f16 v63, s12, v63, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[50:51]
	v_pk_mul_f32 v[6:7], s[6:7], v[46:47]
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v46, v14
	v_pk_mul_f32 v[14:15], s[6:7], v[54:55]
	v_cvt_f16_f32_e32 v47, v2
	v_cvt_f16_f32_e32 v50, v3
	v_cvt_f16_f32_e32 v51, v6
	v_cvt_f16_f32_e32 v54, v7
	v_fma_mixlo_f16 v55, s12, v64, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[52:53]
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v52, v14
	v_pack_b32_f16 v4, v4, v72
	v_pack_b32_f16 v3, v70, v71
	v_pack_b32_f16 v2, v69, v67
	v_fma_mixhi_f16 v5, s12, v56, 0
	v_fma_mixhi_f16 v9, s12, v57, 0
	v_cvt_f16_f32_e32 v53, v6
	v_cvt_f16_f32_e32 v56, v7
	v_cvt_f16_f32_e32 v57, v10
	v_cvt_f16_f32_e32 v64, v11
	v_pack_b32_f16 v8, v74, v8
	v_pack_b32_f16 v7, v65, v68
	v_pack_b32_f16 v6, v73, v45
	ds_write_b128 v101, v[2:5] offset:32
	v_pack_b32_f16 v12, v30, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v58, v16
	v_fma_mixhi_f16 v13, s12, v59, 0
	v_fma_mixhi_f16 v17, s12, v60, 0
	ds_write_b128 v102, v[6:9] offset:32
	v_pack_b32_f16 v16, v62, v28
	v_pack_b32_f16 v15, v48, v49
	v_pack_b32_f16 v14, v31, v32
	v_fma_mixhi_f16 v29, s12, v66, 0
	ds_write_b128 v103, v[10:13]
	v_pack_b32_f16 v28, v54, v46
	v_pack_b32_f16 v27, v50, v51
	v_pack_b32_f16 v26, v63, v47
	v_fma_mixhi_f16 v33, s12, v61, 0
	ds_write_b128 v104, v[14:17]
	v_pack_b32_f16 v32, v64, v52
	v_pack_b32_f16 v31, v56, v57
	v_pack_b32_f16 v30, v55, v53
	ds_write_b128 v106, v[26:29]
	ds_write_b128 v105, v[30:33] offset:32
	s_waitcnt vmcnt(3)
	v_and_b32_e32 v2, 0xffff0000, v76
	s_waitcnt vmcnt(2)
	v_and_b32_e32 v3, 0xffff0000, v78
	s_waitcnt vmcnt(1)
	v_and_b32_e32 v4, 0xffff0000, v80
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xffff0000, v82
	v_and_b32_e32 v6, 0xffff0000, v77
	v_and_b32_e32 v7, 0xffff0000, v79
	v_and_b32_e32 v8, 0xffff0000, v81
	v_and_b32_e32 v9, 0xffff0000, v83
	v_lshlrev_b32_e32 v10, 16, v76
	v_lshlrev_b32_e32 v11, 16, v77
	v_lshlrev_b32_e32 v12, 16, v78
	v_lshlrev_b32_e32 v13, 16, v79
	v_lshlrev_b32_e32 v14, 16, v82
	v_lshlrev_b32_e32 v15, 16, v83
	v_lshlrev_b32_e32 v16, 16, v80
	v_lshlrev_b32_e32 v17, 16, v81
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v8, v8
	v_pack_b32_f16 v33, v10, v2
	v_pack_b32_f16 v32, v11, v6
	v_pack_b32_f16 v31, v12, v3
	v_pack_b32_f16 v30, v13, v7
	v_pack_b32_f16 v29, v14, v5
	v_pack_b32_f16 v28, v15, v9
	v_pack_b32_f16 v27, v16, v4
	v_pack_b32_f16 v26, v17, v8
	s_cbranch_scc1 .LBB5_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v19
.LBB5_7:                                ; %Flow128
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v20
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v37
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v29, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v27, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v26, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v23
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v23
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v23
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB5_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB5_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v21
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v22
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v23
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v23, s1, v19
	v_or_b32_e32 v28, s5, v20
	v_mul_hi_u32 v29, v23, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v23, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v23, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v28
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v22
	v_bfe_u32 v8, v21, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v22
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v22
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v22
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v22
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v22
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v22
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v20
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB5_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v22
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v21, v53, v15
	v_dot2c_f32_f16_e32 v23, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v21, 0xff, v85
	v_bfe_u32 v23, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v23, v14
	v_fma_mixhi_f16 v17, s13, v21, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB5_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v20
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 117
		.amdhsa_next_free_sgpr 31
		.amdhsa_accum_offset 120
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end5:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end5-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 10704
; NumSgprs: 37
; NumVgprs: 117
; NumAgprs: 0
; TotalNumVgprs: 117
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 4
; VGPRBlocks: 14
; NumSGPRsForWavesPerEU: 37
; NumVGPRsForWavesPerEU: 117
; AccumOffset: 120
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 29
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v4, s25
	buffer_load_dwordx4 v[0:3], v4, s[16:19], 0 offen
	buffer_load_dwordx4 v[8:11], v4, s[16:19], 0 offen offset:16
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	v_mbcnt_lo_u32_b32 v4, -1, 0
	v_mbcnt_hi_u32_b32 v23, -1, v4
	v_lshlrev_b32_e32 v21, 3, v23
	v_and_b32_e32 v6, 8, v21
	v_lshrrev_b32_e32 v25, 1, v23
	v_lshl_add_u32 v7, s23, 5, v25
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_dwordx2 v[12:13], v4, s[4:7], 0 offen
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v5, s24, v4
	v_add_u32_e32 v14, 4, v5
	v_add_u32_e32 v15, s24, v5
	v_add_u32_e32 v16, s24, v14
	v_add_u32_e32 v17, s24, v16
	v_add_u32_e32 v19, -4, v17
	v_add_u32_e32 v20, s24, v19
	buffer_load_dword v22, v15, s[4:7], 0 offen
	buffer_load_dword v24, v16, s[4:7], 0 offen
	buffer_load_dword v37, v17, s[4:7], 0 offen
	buffer_load_dword v34, v19, s[4:7], 0 offen
	buffer_load_dword v40, v20, s[4:7], 0 offen
	buffer_load_dword v35, v14, s[4:7], 0 offen
	buffer_load_dword v36, v5, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v17
	buffer_load_dword v19, v5, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v5
	v_add_u32_e32 v14, -4, v5
	buffer_load_dword v20, v5, s[4:7], 0 offen
	buffer_load_dword v44, v14, s[4:7], 0 offen
	s_mov_b32 s19, 0
	s_waitcnt vmcnt(12)
	v_and_b32_e32 v5, 0xffff0000, v0
	v_and_b32_e32 v14, 0xffff0000, v2
	s_waitcnt vmcnt(11)
	v_and_b32_e32 v15, 0xffff0000, v10
	v_and_b32_e32 v16, 0xffff0000, v8
	v_and_b32_e32 v17, 0xffff0000, v1
	v_and_b32_e32 v26, 0xffff0000, v3
	v_and_b32_e32 v27, 0xffff0000, v11
	v_and_b32_e32 v28, 0xffff0000, v9
	v_lshlrev_b32_e32 v0, 16, v0
	v_lshlrev_b32_e32 v1, 16, v1
	v_lshlrev_b32_e32 v2, 16, v2
	v_lshlrev_b32_e32 v3, 16, v3
	v_lshlrev_b32_e32 v8, 16, v8
	v_lshlrev_b32_e32 v9, 16, v9
	v_lshlrev_b32_e32 v10, 16, v10
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v15, v15
	v_lshlrev_b32_e32 v11, 16, v11
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v38, v27
	v_pack_b32_f16 v33, v0, v5
	v_pack_b32_f16 v32, v1, v17
	v_pack_b32_f16 v31, v2, v14
	v_pack_b32_f16 v30, v3, v26
	v_pack_b32_f16 v29, v8, v16
	v_pack_b32_f16 v28, v9, v28
	v_pack_b32_f16 v27, v10, v15
	v_pack_b32_f16 v26, v11, v38
	s_waitcnt vmcnt(10)
	v_lshrrev_b32_e32 v2, 24, v12
	v_lshrrev_b32_e32 v5, 24, v13
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v14, 24, v35
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v10, 24, v36
	v_lshrrev_b32_e32 v15, 24, v22
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v41, 24, v37
	v_lshrrev_b32_e32 v39, 24, v34
	v_lshrrev_b32_e32 v42, 24, v40
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v45, 24, v19
	v_and_b32_e32 v0, 0xff, v12
	v_cvt_f32_fp8_sdwa v3, v0 src0_sel:BYTE_0
	v_bfe_u32 v0, v12, 8, 8
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_bfe_u32 v1, v12, 16, 8
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	s_waitcnt vmcnt(1)
	v_lshrrev_b32_e32 v46, 24, v20
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v47, 24, v44
	v_fma_mixlo_f16 v11, s12, v3, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v13
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v13, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v3
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v13, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v9
	v_pack_b32_f16 v2, v12, v8
	v_pack_b32_f16 v1, v1, v13
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v36
	v_cvt_f32_fp8_sdwa v12, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v36, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v36, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v11, v0
	v_fma_mixhi_f16 v3, s12, v5, 0
	v_fma_mixlo_f16 v5, s12, v12, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v35
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_bfe_u32 v12, v35, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v35, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v16, v12
	v_pack_b32_f16 v9, v9, v17
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v22
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v22, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v22, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v5, v8
	v_fma_mixhi_f16 v11, s12, v14, 0
	v_fma_mixlo_f16 v5, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v24
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_bfe_u32 v16, v24, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v24, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v24, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v22, v16
	v_pack_b32_f16 v13, v13, v24
	v_cvt_f32_fp8_sdwa v22, v38 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v34
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v34, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v34, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v5, v12
	v_fma_mixhi_f16 v15, s12, v22, 0
	v_fma_mixlo_f16 v5, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v39 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v37
	v_cvt_f32_fp8_sdwa v35, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v37, 8, 8
	v_cvt_f32_fp8_sdwa v36, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v37, 16, 8
	v_cvt_f32_fp8_sdwa v37, v22 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v36
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v22, v24
	v_pack_b32_f16 v37, v17, v34
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v40
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v40, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v40, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v5, v35
	v_fma_mixhi_f16 v39, s12, v22, 0
	v_fma_mixlo_f16 v5, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v42 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v19
	v_cvt_f32_fp8_sdwa v35, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v19, 8, 8
	v_cvt_f32_fp8_sdwa v40, v22 src0_sel:BYTE_0
	v_bfe_u32 v19, v19, 16, 8
	v_cvt_f32_fp8_sdwa v41, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v40
	v_cvt_f16_f32_e32 v24, v34
	v_cvt_f16_f32_e32 v34, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v19, v22
	v_pack_b32_f16 v41, v17, v24
	v_cvt_f32_fp8_sdwa v19, v45 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v44
	v_cvt_f32_fp8_sdwa v22, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v44, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v44, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v5, v34
	v_fma_mixhi_f16 v43, s12, v19, 0
	v_fma_mixlo_f16 v5, s12, v22, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v16
	v_cvt_f32_fp8_sdwa v34, v47 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v20
	v_cvt_f32_fp8_sdwa v35, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 8, 8
	v_cvt_f32_fp8_sdwa v44, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 16, 8
	v_cvt_f32_fp8_sdwa v45, v16 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v20, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v46 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v22
	v_pack_b32_f16 v45, v20, v16
	v_pack_b32_f16 v44, v5, v19
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v34, v5
	v_lshrrev_b32_e32 v16, 29, v6
	v_add_u32_e32 v16, v6, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v6, v16
	v_xor_b32_e32 v5, v5, v16
	v_lshlrev_b32_e32 v16, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v34
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v16, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[8:11] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v8, 2, v6
	v_sub_u32_e32 v2, v8, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v6, 29, v8
	v_add_u32_e32 v6, v8, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v8, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[12:15]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[36:39]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v8, v6, v9
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v34
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v8
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[40:43]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v22, 3, v23
	v_lshrrev_b32_e32 v19, 6, v23
	v_add_u32_e32 v3, 8, v22
	s_cbranch_scc1 .LBB6_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v23
	v_lshlrev_b32_e32 v36, 2, v2
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v2
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB6_3
.LBB6_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB6_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v20, 63, v23
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB6_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 20, v4
	s_add_i32 s15, s25, 56
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB6_5:                                ; %.lr.ph.i644.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v45, -4, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v46, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v84, 0
	v_mov_b32_e32 v85, 0
	v_mov_b32_e32 v86, 0
	s_sub_i32 s27, s15, 24
	s_add_i32 s28, s15, -16
	v_mov_b32_e32 v87, s15
	s_add_i32 s29, s15, -8
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_dword v88, v38, s[16:19], 0 offen
	v_add_u32_e32 v52, s24, v45
	v_add_u32_e32 v53, s24, v46
	s_ashr_i32 s30, s26, 31
	v_mov_b32_e32 v89, s27
	v_mov_b32_e32 v90, s28
	v_mov_b32_e32 v91, s29
	v_lshl_add_u32 v54, s26, 5, v25
	buffer_load_dword v92, v45, s[16:19], 0 offen
	buffer_load_dword v93, v46, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v52
	v_add_u32_e32 v46, s24, v53
	s_lshr_b32 s27, s30, 29
	v_ashrrev_i32_e32 v55, 31, v54
	v_add_u32_e32 v56, 0x100, v54
	v_add_u32_e32 v57, 0x200, v54
	v_add_u32_e32 v58, 0x300, v54
	v_add_u32_e32 v59, 0x400, v54
	v_add_u32_e32 v60, 0x500, v54
	buffer_load_dword v94, v52, s[16:19], 0 offen
	v_add_u32_e32 v52, s24, v45
	v_add_u32_e32 v61, s24, v46
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v55, 30, v55
	v_ashrrev_i32_e32 v62, 31, v56
	v_ashrrev_i32_e32 v63, 31, v57
	v_ashrrev_i32_e32 v64, 31, v58
	v_ashrrev_i32_e32 v65, 31, v59
	v_ashrrev_i32_e32 v66, 31, v60
	buffer_load_dword v95, v45, s[16:19], 0 offen
	buffer_load_dword v96, v53, s[16:19], 0 offen
	buffer_load_dword v97, v46, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v52
	buffer_load_dword v46, v61, s[16:19], 0 offen
	v_add_u32_e32 v53, s24, v61
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v55, v54, v55
	v_lshrrev_b32_e32 v61, 30, v62
	v_lshrrev_b32_e32 v62, 30, v63
	v_lshrrev_b32_e32 v63, 30, v64
	v_lshrrev_b32_e32 v64, 30, v65
	v_lshrrev_b32_e32 v65, 30, v66
	buffer_load_dword v98, v52, s[16:19], 0 offen
	buffer_load_dword v99, v45, s[16:19], 0 offen
	buffer_load_dword v100, v53, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v45
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v52, 2, v55
	v_and_b32_e32 v53, -4, v55
	v_add_u32_e32 v55, v56, v61
	v_add_u32_e32 v61, v57, v62
	v_add_u32_e32 v62, v58, v63
	v_add_u32_e32 v63, v59, v64
	v_add_u32_e32 v64, v60, v65
	buffer_load_dword v45, v45, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v65, s26, 6, v20
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v53, v54, v53
	v_lshrrev_b32_e32 v54, 29, v52
	v_lshlrev_b32_e32 v66, 7, v52
	v_ashrrev_i32_e32 v67, 2, v55
	v_and_b32_e32 v55, -4, v55
	v_ashrrev_i32_e32 v68, 2, v61
	v_and_b32_e32 v61, -4, v61
	v_ashrrev_i32_e32 v69, 2, v62
	v_and_b32_e32 v62, -4, v62
	v_ashrrev_i32_e32 v70, 2, v63
	v_and_b32_e32 v63, -4, v63
	v_ashrrev_i32_e32 v71, 2, v64
	v_and_b32_e32 v64, 0xffffffc, v64
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v72, 31, v65
	v_add_u32_e32 v73, 0x200, v65
	v_add_u32_e32 v74, 0x400, v65
	v_add_u32_e32 v53, v53, v34
	v_add_u32_e32 v54, v52, v54
	v_sub_u32_e32 v55, v56, v55
	v_lshrrev_b32_e32 v56, 29, v67
	v_lshlrev_b32_e32 v75, 6, v67
	v_sub_u32_e32 v76, v68, v67
	v_sub_u32_e32 v57, v57, v61
	v_lshrrev_b32_e32 v61, 29, v68
	v_sub_u32_e32 v77, v69, v68
	v_sub_u32_e32 v58, v58, v62
	v_lshrrev_b32_e32 v62, 29, v69
	v_sub_u32_e32 v78, v70, v69
	v_sub_u32_e32 v59, v59, v63
	v_lshrrev_b32_e32 v63, 29, v70
	v_sub_u32_e32 v79, v71, v70
	v_sub_u32_e32 v60, v60, v64
	v_lshrrev_b32_e32 v64, 29, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_ashrrev_i32_e32 v80, 31, v73
	v_ashrrev_i32_e32 v81, 31, v74
	v_and_b32_e32 v54, -8, v54
	v_add_u32_e32 v55, v55, v34
	v_add_u32_e32 v56, v67, v56
	v_add_u32_e32 v57, v57, v34
	v_add_u32_e32 v61, v68, v61
	v_lshlrev_b32_e32 v76, 6, v76
	v_add_u32_e32 v58, v58, v34
	v_add_u32_e32 v62, v69, v62
	v_lshlrev_b32_e32 v77, 6, v77
	v_add_u32_e32 v59, v59, v34
	v_add_u32_e32 v63, v70, v63
	v_lshlrev_b32_e32 v78, 6, v78
	v_add_u32_e32 v60, v60, v34
	v_add_u32_e32 v64, v71, v64
	v_lshlrev_b32_e32 v79, 7, v79
	v_add_u32_e32 v72, v65, v72
	v_lshrrev_b32_e32 v80, 30, v80
	v_lshrrev_b32_e32 v81, 30, v81
	v_sub_u32_e32 v52, v52, v54
	v_and_b32_e32 v54, -8, v56
	v_and_b32_e32 v56, -8, v61
	v_and_b32_e32 v61, -8, v62
	v_and_b32_e32 v62, -8, v63
	v_and_b32_e32 v63, 0xffffff8, v64
	v_ashrrev_i32_e32 v64, 2, v72
	v_and_b32_e32 v72, -4, v72
	v_add_u32_e32 v80, v73, v80
	v_add_u32_e32 v81, v74, v81
	v_xor_b32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v67, v54
	v_sub_u32_e32 v54, v68, v56
	v_sub_u32_e32 v56, v69, v61
	v_sub_u32_e32 v61, v70, v62
	v_sub_u32_e32 v62, v71, v63
	v_sub_u32_e32 v63, v65, v72
	v_lshrrev_b32_e32 v65, 29, v64
	v_lshlrev_b32_e32 v67, 6, v64
	v_ashrrev_i32_e32 v68, 2, v80
	v_and_b32_e32 v69, -4, v80
	v_ashrrev_i32_e32 v70, 2, v81
	v_and_b32_e32 v71, -4, v81
	v_lshlrev_b32_e32 v72, 3, v52
	v_lshl_add_u32 v101, v52, 4, v66
	v_xor_b32_e32 v53, v55, v53
	v_xor_b32_e32 v54, v57, v54
	v_xor_b32_e32 v55, v58, v56
	v_xor_b32_e32 v56, v59, v61
	v_xor_b32_e32 v57, v60, v62
	v_add_u32_e32 v58, v63, v36
	v_add_u32_e32 v59, v64, v65
	v_sub_u32_e32 v60, v73, v69
	v_lshrrev_b32_e32 v61, 29, v68
	v_sub_u32_e32 v62, v74, v71
	v_lshrrev_b32_e32 v63, 29, v70
	v_sub_u32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v54, v53
	v_sub_u32_e32 v54, v55, v54
	v_sub_u32_e32 v55, v56, v55
	v_sub_u32_e32 v56, v57, v56
	v_and_b32_e32 v57, -8, v59
	v_add_u32_e32 v59, v58, v37
	v_add_u32_e32 v60, v60, v36
	v_add_u32_e32 v61, v68, v61
	v_add_u32_e32 v62, v62, v36
	v_add_u32_e32 v63, v70, v63
	v_lshlrev_b32_e32 v52, 3, v52
	v_lshl_add_u32 v53, v53, 3, v76
	v_lshl_add_u32 v54, v54, 3, v77
	v_lshl_add_u32 v55, v55, 3, v78
	v_lshlrev_b32_e32 v56, 4, v56
	v_sub_u32_e32 v57, v64, v57
	v_and_b32_e32 v61, -8, v61
	v_add_u32_e32 v64, v60, v37
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v65, v62, v37
	v_add3_u32 v52, v72, v75, v52
	v_lshlrev_b32_e32 v66, 1, v53
	v_xor_b32_e32 v58, v58, v57
	v_xor_b32_e32 v57, v59, v57
	v_sub_u32_e32 v59, v68, v61
	v_sub_u32_e32 v61, v70, v63
	v_lshlrev_b32_e32 v102, 1, v52
	v_add3_u32 v52, v53, v52, v54
	v_lshlrev_b32_e32 v53, 3, v58
	v_sub_u32_e32 v57, v57, v58
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v64, v59
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v65, v61
	v_lshl_add_u32 v63, v58, 4, 32
	v_add3_u32 v103, v102, 32, v66
	v_add_lshl_u32 v52, v55, v52, 1
	v_sub_u32_e32 v60, v60, v58
	v_sub_u32_e32 v59, v59, v58
	v_sub_u32_e32 v62, v62, v58
	v_sub_u32_e32 v58, v61, v58
	v_add_lshl_u32 v53, v53, v67, 1
	v_lshl_add_u32 v61, v68, 7, v63
	v_lshl_add_u32 v63, v70, 7, v63
	v_lshlrev_b32_e32 v57, 4, v57
	v_lshl_add_u32 v104, v54, 1, v103
	v_add3_u32 v105, v56, v79, v52
	v_lshl_add_u32 v56, v60, 4, v61
	v_lshl_add_u32 v60, v62, 4, v63
	v_add3_u32 v64, v53, 32, v57
	v_lshl_add_u32 v68, v59, 4, v61
	v_lshl_add_u32 v72, v58, 4, v63
	v_lshl_add_u32 v106, v55, 1, v104
	ds_read_b128 v[52:55], v53 offset:32
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx2 v[76:77], v89, s[16:19], 0 offen
	buffer_load_dwordx2 v[78:79], v90, s[16:19], 0 offen
	buffer_load_dwordx2 v[80:81], v87, s[16:19], 0 offen
	buffer_load_dwordx2 v[82:83], v91, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v52
	v_dot2c_f32_f16_e32 v6, v32, v53
	v_dot2c_f32_f16_e32 v4, v31, v54
	v_dot2c_f32_f16_e32 v2, v30, v55
	v_dot2c_f32_f16_e32 v9, v33, v56
	v_dot2c_f32_f16_e32 v7, v32, v57
	v_dot2c_f32_f16_e32 v5, v31, v58
	v_dot2c_f32_f16_e32 v3, v30, v59
	v_dot2c_f32_f16_e32 v47, v33, v60
	v_dot2c_f32_f16_e32 v48, v32, v61
	v_dot2c_f32_f16_e32 v49, v31, v62
	v_dot2c_f32_f16_e32 v50, v30, v63
	v_dot2c_f32_f16_e32 v16, v29, v64
	v_dot2c_f32_f16_e32 v14, v28, v65
	v_dot2c_f32_f16_e32 v12, v27, v66
	v_dot2c_f32_f16_e32 v10, v26, v67
	v_dot2c_f32_f16_e32 v17, v29, v68
	v_dot2c_f32_f16_e32 v15, v28, v69
	v_dot2c_f32_f16_e32 v13, v27, v70
	v_dot2c_f32_f16_e32 v11, v26, v71
	v_dot2c_f32_f16_e32 v51, v29, v72
	v_dot2c_f32_f16_e32 v84, v28, v73
	v_dot2c_f32_f16_e32 v85, v27, v74
	v_dot2c_f32_f16_e32 v86, v26, v75
	v_add_f32_e32 v26, v35, v47
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v48, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v49, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v50, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v51, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v84, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v85, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v86, v2
	s_waitcnt vmcnt(14)
	v_lshrrev_b32_e32 v4, 24, v92
	v_lshrrev_b32_e32 v8, 24, v88
	s_waitcnt vmcnt(13)
	v_lshrrev_b32_e32 v12, 24, v93
	v_and_b32_e32 v2, 0xff, v92
	v_bfe_u32 v3, v92, 8, 8
	v_bfe_u32 v5, v92, 16, 8
	v_and_b32_e32 v6, 0xff, v88
	v_bfe_u32 v7, v88, 8, 8
	v_bfe_u32 v9, v88, 16, 8
	v_and_b32_e32 v10, 0xff, v93
	v_bfe_u32 v11, v93, 8, 8
	v_bfe_u32 v13, v93, 16, 8
	s_waitcnt vmcnt(12)
	v_lshrrev_b32_e32 v14, 24, v94
	v_cvt_f32_fp8_sdwa v50, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v8 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v94
	v_bfe_u32 v15, v94, 8, 8
	v_bfe_u32 v16, v94, 16, 8
	v_cvt_f32_fp8_sdwa v9, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v12 src0_sel:BYTE_0
	s_waitcnt vmcnt(11)
	v_lshrrev_b32_e32 v17, 24, v95
	s_waitcnt vmcnt(10)
	v_lshrrev_b32_e32 v28, 24, v96
	s_waitcnt vmcnt(9)
	v_lshrrev_b32_e32 v32, 24, v97
	v_cvt_f32_fp8_sdwa v52, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v95
	v_bfe_u32 v15, v95, 8, 8
	v_bfe_u32 v16, v95, 16, 8
	v_and_b32_e32 v26, 0xff, v96
	v_bfe_u32 v27, v96, 8, 8
	v_bfe_u32 v29, v96, 16, 8
	v_and_b32_e32 v30, 0xff, v97
	v_bfe_u32 v31, v97, 8, 8
	v_bfe_u32 v33, v97, 16, 8
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v47, 24, v98
	v_lshrrev_b32_e32 v51, 24, v46
	v_cvt_f32_fp8_sdwa v58, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v28 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v98
	v_bfe_u32 v48, v98, 8, 8
	v_bfe_u32 v49, v98, 16, 8
	v_cvt_f32_fp8_sdwa v29, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v33 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v32 src0_sel:BYTE_0
	v_and_b32_e32 v53, 0xff, v46
	v_bfe_u32 v54, v46, 8, 8
	v_bfe_u32 v46, v46, 16, 8
	s_waitcnt vmcnt(6)
	v_lshrrev_b32_e32 v55, 24, v99
	s_waitcnt vmcnt(5)
	v_lshrrev_b32_e32 v61, 24, v100
	v_cvt_f32_fp8_sdwa v62, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_and_b32_e32 v63, 0xff, v99
	v_bfe_u32 v64, v99, 8, 8
	v_bfe_u32 v65, v99, 16, 8
	v_cvt_f32_fp8_sdwa v47, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v51 src0_sel:BYTE_0
	v_and_b32_e32 v53, 0xff, v100
	v_bfe_u32 v54, v100, 8, 8
	v_bfe_u32 v67, v100, 16, 8
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v68, 24, v45
	v_fma_mixlo_f16 v69, s12, v50, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_pk_mul_f32 v[10:11], s[6:7], v[10:11]
	v_cvt_f32_fp8_sdwa v63, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v55 src0_sel:BYTE_0
	v_and_b32_e32 v64, 0xff, v45
	v_bfe_u32 v65, v45, 8, 8
	v_bfe_u32 v45, v45, 16, 8
	v_cvt_f32_fp8_sdwa v53, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v61 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v67, v2
	v_cvt_f16_f32_e32 v70, v3
	v_cvt_f16_f32_e32 v71, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v72, v6
	v_fma_mixlo_f16 v73, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[12:13]
	v_pk_mul_f32 v[6:7], s[6:7], v[8:9]
	v_cvt_f16_f32_e32 v9, v11
	v_cvt_f16_f32_e32 v8, v10
	v_cvt_f32_fp8_sdwa v64, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v68 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v2
	v_cvt_f16_f32_e32 v65, v3
	v_cvt_f16_f32_e32 v68, v6
	v_cvt_f16_f32_e32 v74, v7
	v_fma_mixlo_f16 v58, s12, v58, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_pk_mul_f32 v[14:15], s[6:7], v[30:31]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v30, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v31, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[32:33]
	v_pk_mul_f32 v[6:7], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v28, v14
	v_pk_mul_f32 v[14:15], s[6:7], v[48:49]
	v_cvt_f16_f32_e32 v32, v2
	v_cvt_f16_f32_e32 v48, v3
	v_cvt_f16_f32_e32 v49, v6
	v_cvt_f16_f32_e32 v62, v7
	v_fma_mixlo_f16 v63, s12, v63, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[50:51]
	v_pk_mul_f32 v[6:7], s[6:7], v[46:47]
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v46, v14
	v_pk_mul_f32 v[14:15], s[6:7], v[54:55]
	v_cvt_f16_f32_e32 v47, v2
	v_cvt_f16_f32_e32 v50, v3
	v_cvt_f16_f32_e32 v51, v6
	v_cvt_f16_f32_e32 v54, v7
	v_fma_mixlo_f16 v55, s12, v64, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[52:53]
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v52, v14
	v_pack_b32_f16 v4, v4, v72
	v_pack_b32_f16 v3, v70, v71
	v_pack_b32_f16 v2, v69, v67
	v_fma_mixhi_f16 v5, s12, v56, 0
	v_fma_mixhi_f16 v9, s12, v57, 0
	v_cvt_f16_f32_e32 v53, v6
	v_cvt_f16_f32_e32 v56, v7
	v_cvt_f16_f32_e32 v57, v10
	v_cvt_f16_f32_e32 v64, v11
	v_pack_b32_f16 v8, v74, v8
	v_pack_b32_f16 v7, v65, v68
	v_pack_b32_f16 v6, v73, v45
	ds_write_b128 v101, v[2:5] offset:32
	v_pack_b32_f16 v12, v30, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v58, v16
	v_fma_mixhi_f16 v13, s12, v59, 0
	v_fma_mixhi_f16 v17, s12, v60, 0
	ds_write_b128 v102, v[6:9] offset:32
	v_pack_b32_f16 v16, v62, v28
	v_pack_b32_f16 v15, v48, v49
	v_pack_b32_f16 v14, v31, v32
	v_fma_mixhi_f16 v29, s12, v66, 0
	ds_write_b128 v103, v[10:13]
	v_pack_b32_f16 v28, v54, v46
	v_pack_b32_f16 v27, v50, v51
	v_pack_b32_f16 v26, v63, v47
	v_fma_mixhi_f16 v33, s12, v61, 0
	ds_write_b128 v104, v[14:17]
	v_pack_b32_f16 v32, v64, v52
	v_pack_b32_f16 v31, v56, v57
	v_pack_b32_f16 v30, v55, v53
	ds_write_b128 v106, v[26:29]
	ds_write_b128 v105, v[30:33] offset:32
	s_waitcnt vmcnt(3)
	v_and_b32_e32 v2, 0xffff0000, v76
	s_waitcnt vmcnt(2)
	v_and_b32_e32 v3, 0xffff0000, v78
	s_waitcnt vmcnt(1)
	v_and_b32_e32 v4, 0xffff0000, v80
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xffff0000, v82
	v_and_b32_e32 v6, 0xffff0000, v77
	v_and_b32_e32 v7, 0xffff0000, v79
	v_and_b32_e32 v8, 0xffff0000, v81
	v_and_b32_e32 v9, 0xffff0000, v83
	v_lshlrev_b32_e32 v10, 16, v76
	v_lshlrev_b32_e32 v11, 16, v77
	v_lshlrev_b32_e32 v12, 16, v78
	v_lshlrev_b32_e32 v13, 16, v79
	v_lshlrev_b32_e32 v14, 16, v82
	v_lshlrev_b32_e32 v15, 16, v83
	v_lshlrev_b32_e32 v16, 16, v80
	v_lshlrev_b32_e32 v17, 16, v81
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v8, v8
	v_pack_b32_f16 v33, v10, v2
	v_pack_b32_f16 v32, v11, v6
	v_pack_b32_f16 v31, v12, v3
	v_pack_b32_f16 v30, v13, v7
	v_pack_b32_f16 v29, v14, v5
	v_pack_b32_f16 v28, v15, v9
	v_pack_b32_f16 v27, v16, v4
	v_pack_b32_f16 v26, v17, v8
	s_cbranch_scc1 .LBB6_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v19
.LBB6_7:                                ; %Flow128
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v20
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v37
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v29, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v27, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v26, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v23
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v23
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v23
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB6_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB6_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v21
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v22
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v23
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v23, s1, v19
	v_or_b32_e32 v28, s5, v20
	v_mul_hi_u32 v29, v23, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v23, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v23, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v28
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v22
	v_bfe_u32 v8, v21, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v22
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v22
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v22
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v22
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v22
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v22
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v20
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB6_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v22
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v21, v53, v15
	v_dot2c_f32_f16_e32 v23, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v21, 0xff, v85
	v_bfe_u32 v23, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v23, v14
	v_fma_mixhi_f16 v17, s13, v21, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB6_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v20
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 117
		.amdhsa_next_free_sgpr 31
		.amdhsa_accum_offset 120
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end6:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end6-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 10704
; NumSgprs: 37
; NumVgprs: 117
; NumAgprs: 0
; TotalNumVgprs: 117
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 4
; VGPRBlocks: 14
; NumSGPRsForWavesPerEU: 37
; NumVGPRsForWavesPerEU: 117
; AccumOffset: 120
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 29
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v4, s25
	buffer_load_dwordx4 v[0:3], v4, s[16:19], 0 offen
	buffer_load_dwordx4 v[8:11], v4, s[16:19], 0 offen offset:16
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	v_mbcnt_lo_u32_b32 v4, -1, 0
	v_mbcnt_hi_u32_b32 v23, -1, v4
	v_lshlrev_b32_e32 v21, 3, v23
	v_and_b32_e32 v6, 8, v21
	v_lshrrev_b32_e32 v25, 1, v23
	v_lshl_add_u32 v7, s23, 5, v25
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_dwordx2 v[12:13], v4, s[4:7], 0 offen
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v5, s24, v4
	v_add_u32_e32 v14, 4, v5
	v_add_u32_e32 v15, s24, v5
	v_add_u32_e32 v16, s24, v14
	v_add_u32_e32 v17, s24, v16
	v_add_u32_e32 v19, -4, v17
	v_add_u32_e32 v20, s24, v19
	buffer_load_dword v22, v15, s[4:7], 0 offen
	buffer_load_dword v24, v16, s[4:7], 0 offen
	buffer_load_dword v37, v17, s[4:7], 0 offen
	buffer_load_dword v34, v19, s[4:7], 0 offen
	buffer_load_dword v40, v20, s[4:7], 0 offen
	buffer_load_dword v35, v14, s[4:7], 0 offen
	buffer_load_dword v36, v5, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v17
	buffer_load_dword v19, v5, s[4:7], 0 offen
	v_add_u32_e32 v5, s24, v5
	v_add_u32_e32 v14, -4, v5
	buffer_load_dword v20, v5, s[4:7], 0 offen
	buffer_load_dword v44, v14, s[4:7], 0 offen
	s_mov_b32 s19, 0
	s_waitcnt vmcnt(12)
	v_and_b32_e32 v5, 0xffff0000, v0
	v_and_b32_e32 v14, 0xffff0000, v2
	s_waitcnt vmcnt(11)
	v_and_b32_e32 v15, 0xffff0000, v10
	v_and_b32_e32 v16, 0xffff0000, v8
	v_and_b32_e32 v17, 0xffff0000, v1
	v_and_b32_e32 v26, 0xffff0000, v3
	v_and_b32_e32 v27, 0xffff0000, v11
	v_and_b32_e32 v28, 0xffff0000, v9
	v_lshlrev_b32_e32 v0, 16, v0
	v_lshlrev_b32_e32 v1, 16, v1
	v_lshlrev_b32_e32 v2, 16, v2
	v_lshlrev_b32_e32 v3, 16, v3
	v_lshlrev_b32_e32 v8, 16, v8
	v_lshlrev_b32_e32 v9, 16, v9
	v_lshlrev_b32_e32 v10, 16, v10
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v15, v15
	v_lshlrev_b32_e32 v11, 16, v11
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v38, v27
	v_pack_b32_f16 v33, v0, v5
	v_pack_b32_f16 v32, v1, v17
	v_pack_b32_f16 v31, v2, v14
	v_pack_b32_f16 v30, v3, v26
	v_pack_b32_f16 v29, v8, v16
	v_pack_b32_f16 v28, v9, v28
	v_pack_b32_f16 v27, v10, v15
	v_pack_b32_f16 v26, v11, v38
	s_waitcnt vmcnt(10)
	v_lshrrev_b32_e32 v2, 24, v12
	v_lshrrev_b32_e32 v5, 24, v13
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v14, 24, v35
	s_waitcnt vmcnt(3)
	v_lshrrev_b32_e32 v10, 24, v36
	v_lshrrev_b32_e32 v15, 24, v22
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v41, 24, v37
	v_lshrrev_b32_e32 v39, 24, v34
	v_lshrrev_b32_e32 v42, 24, v40
	s_waitcnt vmcnt(2)
	v_lshrrev_b32_e32 v45, 24, v19
	v_and_b32_e32 v0, 0xff, v12
	v_cvt_f32_fp8_sdwa v3, v0 src0_sel:BYTE_0
	v_bfe_u32 v0, v12, 8, 8
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_bfe_u32 v1, v12, 16, 8
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	s_waitcnt vmcnt(1)
	v_lshrrev_b32_e32 v46, 24, v20
	s_waitcnt vmcnt(0)
	v_lshrrev_b32_e32 v47, 24, v44
	v_fma_mixlo_f16 v11, s12, v3, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v13
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v13, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v3
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v13, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v9
	v_pack_b32_f16 v2, v12, v8
	v_pack_b32_f16 v1, v1, v13
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v36
	v_cvt_f32_fp8_sdwa v12, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v36, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v36, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v11, v0
	v_fma_mixhi_f16 v3, s12, v5, 0
	v_fma_mixlo_f16 v5, s12, v12, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v35
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_bfe_u32 v12, v35, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v35, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v16, v12
	v_pack_b32_f16 v9, v9, v17
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v22
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v22, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v22, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v5, v8
	v_fma_mixhi_f16 v11, s12, v14, 0
	v_fma_mixlo_f16 v5, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v24
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_bfe_u32 v16, v24, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v24, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v24, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v22, v16
	v_pack_b32_f16 v13, v13, v24
	v_cvt_f32_fp8_sdwa v22, v38 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v34
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v34, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v34, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v5, v12
	v_fma_mixhi_f16 v15, s12, v22, 0
	v_fma_mixlo_f16 v5, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v39 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v37
	v_cvt_f32_fp8_sdwa v35, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v37, 8, 8
	v_cvt_f32_fp8_sdwa v36, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v37, 16, 8
	v_cvt_f32_fp8_sdwa v37, v22 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v36
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v22, v24
	v_pack_b32_f16 v37, v17, v34
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v40
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v40, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v40, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v5, v35
	v_fma_mixhi_f16 v39, s12, v22, 0
	v_fma_mixlo_f16 v5, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v42 src0_sel:BYTE_0
	v_and_b32_e32 v22, 0xff, v19
	v_cvt_f32_fp8_sdwa v35, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v19, 8, 8
	v_cvt_f32_fp8_sdwa v40, v22 src0_sel:BYTE_0
	v_bfe_u32 v19, v19, 16, 8
	v_cvt_f32_fp8_sdwa v41, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v40
	v_cvt_f16_f32_e32 v24, v34
	v_cvt_f16_f32_e32 v34, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v19, v22
	v_pack_b32_f16 v41, v17, v24
	v_cvt_f32_fp8_sdwa v19, v45 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v44
	v_cvt_f32_fp8_sdwa v22, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v44, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v44, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v5, v34
	v_fma_mixhi_f16 v43, s12, v19, 0
	v_fma_mixlo_f16 v5, s12, v22, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v16
	v_cvt_f32_fp8_sdwa v34, v47 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v20
	v_cvt_f32_fp8_sdwa v35, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 8, 8
	v_cvt_f32_fp8_sdwa v44, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v20, 16, 8
	v_cvt_f32_fp8_sdwa v45, v16 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v20, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v46 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v22
	v_pack_b32_f16 v45, v20, v16
	v_pack_b32_f16 v44, v5, v19
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v34, v5
	v_lshrrev_b32_e32 v16, 29, v6
	v_add_u32_e32 v16, v6, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v6, v16
	v_xor_b32_e32 v5, v5, v16
	v_lshlrev_b32_e32 v16, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v34
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v16, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[8:11] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v8, 2, v6
	v_sub_u32_e32 v2, v8, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v6, 29, v8
	v_add_u32_e32 v6, v8, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v8, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[12:15]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[36:39]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v8, v6, v9
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v34
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v8
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[40:43]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v22, 3, v23
	v_lshrrev_b32_e32 v19, 6, v23
	v_add_u32_e32 v3, 8, v22
	s_cbranch_scc1 .LBB7_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v23
	v_lshlrev_b32_e32 v36, 2, v2
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v2
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB7_3
.LBB7_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB7_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v20, 63, v23
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB7_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 20, v4
	s_add_i32 s15, s25, 56
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB7_5:                                ; %.lr.ph.i644.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v45, -4, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v46, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v84, 0
	v_mov_b32_e32 v85, 0
	v_mov_b32_e32 v86, 0
	s_sub_i32 s27, s15, 24
	s_add_i32 s28, s15, -16
	v_mov_b32_e32 v87, s15
	s_add_i32 s29, s15, -8
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_dword v88, v38, s[16:19], 0 offen
	v_add_u32_e32 v52, s24, v45
	v_add_u32_e32 v53, s24, v46
	s_ashr_i32 s30, s26, 31
	v_mov_b32_e32 v89, s27
	v_mov_b32_e32 v90, s28
	v_mov_b32_e32 v91, s29
	v_lshl_add_u32 v54, s26, 5, v25
	buffer_load_dword v92, v45, s[16:19], 0 offen
	buffer_load_dword v93, v46, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v52
	v_add_u32_e32 v46, s24, v53
	s_lshr_b32 s27, s30, 29
	v_ashrrev_i32_e32 v55, 31, v54
	v_add_u32_e32 v56, 0x100, v54
	v_add_u32_e32 v57, 0x200, v54
	v_add_u32_e32 v58, 0x300, v54
	v_add_u32_e32 v59, 0x400, v54
	v_add_u32_e32 v60, 0x500, v54
	buffer_load_dword v94, v52, s[16:19], 0 offen
	v_add_u32_e32 v52, s24, v45
	v_add_u32_e32 v61, s24, v46
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v55, 30, v55
	v_ashrrev_i32_e32 v62, 31, v56
	v_ashrrev_i32_e32 v63, 31, v57
	v_ashrrev_i32_e32 v64, 31, v58
	v_ashrrev_i32_e32 v65, 31, v59
	v_ashrrev_i32_e32 v66, 31, v60
	buffer_load_dword v95, v45, s[16:19], 0 offen
	buffer_load_dword v96, v53, s[16:19], 0 offen
	buffer_load_dword v97, v46, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v52
	buffer_load_dword v46, v61, s[16:19], 0 offen
	v_add_u32_e32 v53, s24, v61
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v55, v54, v55
	v_lshrrev_b32_e32 v61, 30, v62
	v_lshrrev_b32_e32 v62, 30, v63
	v_lshrrev_b32_e32 v63, 30, v64
	v_lshrrev_b32_e32 v64, 30, v65
	v_lshrrev_b32_e32 v65, 30, v66
	buffer_load_dword v98, v52, s[16:19], 0 offen
	buffer_load_dword v99, v45, s[16:19], 0 offen
	buffer_load_dword v100, v53, s[16:19], 0 offen
	v_add_u32_e32 v45, s24, v45
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v52, 2, v55
	v_and_b32_e32 v53, -4, v55
	v_add_u32_e32 v55, v56, v61
	v_add_u32_e32 v61, v57, v62
	v_add_u32_e32 v62, v58, v63
	v_add_u32_e32 v63, v59, v64
	v_add_u32_e32 v64, v60, v65
	buffer_load_dword v45, v45, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v65, s26, 6, v20
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v53, v54, v53
	v_lshrrev_b32_e32 v54, 29, v52
	v_lshlrev_b32_e32 v66, 7, v52
	v_ashrrev_i32_e32 v67, 2, v55
	v_and_b32_e32 v55, -4, v55
	v_ashrrev_i32_e32 v68, 2, v61
	v_and_b32_e32 v61, -4, v61
	v_ashrrev_i32_e32 v69, 2, v62
	v_and_b32_e32 v62, -4, v62
	v_ashrrev_i32_e32 v70, 2, v63
	v_and_b32_e32 v63, -4, v63
	v_ashrrev_i32_e32 v71, 2, v64
	v_and_b32_e32 v64, 0xffffffc, v64
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v72, 31, v65
	v_add_u32_e32 v73, 0x200, v65
	v_add_u32_e32 v74, 0x400, v65
	v_add_u32_e32 v53, v53, v34
	v_add_u32_e32 v54, v52, v54
	v_sub_u32_e32 v55, v56, v55
	v_lshrrev_b32_e32 v56, 29, v67
	v_lshlrev_b32_e32 v75, 6, v67
	v_sub_u32_e32 v76, v68, v67
	v_sub_u32_e32 v57, v57, v61
	v_lshrrev_b32_e32 v61, 29, v68
	v_sub_u32_e32 v77, v69, v68
	v_sub_u32_e32 v58, v58, v62
	v_lshrrev_b32_e32 v62, 29, v69
	v_sub_u32_e32 v78, v70, v69
	v_sub_u32_e32 v59, v59, v63
	v_lshrrev_b32_e32 v63, 29, v70
	v_sub_u32_e32 v79, v71, v70
	v_sub_u32_e32 v60, v60, v64
	v_lshrrev_b32_e32 v64, 29, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_ashrrev_i32_e32 v80, 31, v73
	v_ashrrev_i32_e32 v81, 31, v74
	v_and_b32_e32 v54, -8, v54
	v_add_u32_e32 v55, v55, v34
	v_add_u32_e32 v56, v67, v56
	v_add_u32_e32 v57, v57, v34
	v_add_u32_e32 v61, v68, v61
	v_lshlrev_b32_e32 v76, 6, v76
	v_add_u32_e32 v58, v58, v34
	v_add_u32_e32 v62, v69, v62
	v_lshlrev_b32_e32 v77, 6, v77
	v_add_u32_e32 v59, v59, v34
	v_add_u32_e32 v63, v70, v63
	v_lshlrev_b32_e32 v78, 6, v78
	v_add_u32_e32 v60, v60, v34
	v_add_u32_e32 v64, v71, v64
	v_lshlrev_b32_e32 v79, 7, v79
	v_add_u32_e32 v72, v65, v72
	v_lshrrev_b32_e32 v80, 30, v80
	v_lshrrev_b32_e32 v81, 30, v81
	v_sub_u32_e32 v52, v52, v54
	v_and_b32_e32 v54, -8, v56
	v_and_b32_e32 v56, -8, v61
	v_and_b32_e32 v61, -8, v62
	v_and_b32_e32 v62, -8, v63
	v_and_b32_e32 v63, 0xffffff8, v64
	v_ashrrev_i32_e32 v64, 2, v72
	v_and_b32_e32 v72, -4, v72
	v_add_u32_e32 v80, v73, v80
	v_add_u32_e32 v81, v74, v81
	v_xor_b32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v67, v54
	v_sub_u32_e32 v54, v68, v56
	v_sub_u32_e32 v56, v69, v61
	v_sub_u32_e32 v61, v70, v62
	v_sub_u32_e32 v62, v71, v63
	v_sub_u32_e32 v63, v65, v72
	v_lshrrev_b32_e32 v65, 29, v64
	v_lshlrev_b32_e32 v67, 6, v64
	v_ashrrev_i32_e32 v68, 2, v80
	v_and_b32_e32 v69, -4, v80
	v_ashrrev_i32_e32 v70, 2, v81
	v_and_b32_e32 v71, -4, v81
	v_lshlrev_b32_e32 v72, 3, v52
	v_lshl_add_u32 v101, v52, 4, v66
	v_xor_b32_e32 v53, v55, v53
	v_xor_b32_e32 v54, v57, v54
	v_xor_b32_e32 v55, v58, v56
	v_xor_b32_e32 v56, v59, v61
	v_xor_b32_e32 v57, v60, v62
	v_add_u32_e32 v58, v63, v36
	v_add_u32_e32 v59, v64, v65
	v_sub_u32_e32 v60, v73, v69
	v_lshrrev_b32_e32 v61, 29, v68
	v_sub_u32_e32 v62, v74, v71
	v_lshrrev_b32_e32 v63, 29, v70
	v_sub_u32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v54, v53
	v_sub_u32_e32 v54, v55, v54
	v_sub_u32_e32 v55, v56, v55
	v_sub_u32_e32 v56, v57, v56
	v_and_b32_e32 v57, -8, v59
	v_add_u32_e32 v59, v58, v37
	v_add_u32_e32 v60, v60, v36
	v_add_u32_e32 v61, v68, v61
	v_add_u32_e32 v62, v62, v36
	v_add_u32_e32 v63, v70, v63
	v_lshlrev_b32_e32 v52, 3, v52
	v_lshl_add_u32 v53, v53, 3, v76
	v_lshl_add_u32 v54, v54, 3, v77
	v_lshl_add_u32 v55, v55, 3, v78
	v_lshlrev_b32_e32 v56, 4, v56
	v_sub_u32_e32 v57, v64, v57
	v_and_b32_e32 v61, -8, v61
	v_add_u32_e32 v64, v60, v37
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v65, v62, v37
	v_add3_u32 v52, v72, v75, v52
	v_lshlrev_b32_e32 v66, 1, v53
	v_xor_b32_e32 v58, v58, v57
	v_xor_b32_e32 v57, v59, v57
	v_sub_u32_e32 v59, v68, v61
	v_sub_u32_e32 v61, v70, v63
	v_lshlrev_b32_e32 v102, 1, v52
	v_add3_u32 v52, v53, v52, v54
	v_lshlrev_b32_e32 v53, 3, v58
	v_sub_u32_e32 v57, v57, v58
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v64, v59
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v65, v61
	v_lshl_add_u32 v63, v58, 4, 32
	v_add3_u32 v103, v102, 32, v66
	v_add_lshl_u32 v52, v55, v52, 1
	v_sub_u32_e32 v60, v60, v58
	v_sub_u32_e32 v59, v59, v58
	v_sub_u32_e32 v62, v62, v58
	v_sub_u32_e32 v58, v61, v58
	v_add_lshl_u32 v53, v53, v67, 1
	v_lshl_add_u32 v61, v68, 7, v63
	v_lshl_add_u32 v63, v70, 7, v63
	v_lshlrev_b32_e32 v57, 4, v57
	v_lshl_add_u32 v104, v54, 1, v103
	v_add3_u32 v105, v56, v79, v52
	v_lshl_add_u32 v56, v60, 4, v61
	v_lshl_add_u32 v60, v62, 4, v63
	v_add3_u32 v64, v53, 32, v57
	v_lshl_add_u32 v68, v59, 4, v61
	v_lshl_add_u32 v72, v58, 4, v63
	v_lshl_add_u32 v106, v55, 1, v104
	ds_read_b128 v[52:55], v53 offset:32
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx2 v[76:77], v89, s[16:19], 0 offen
	buffer_load_dwordx2 v[78:79], v90, s[16:19], 0 offen
	buffer_load_dwordx2 v[80:81], v87, s[16:19], 0 offen
	buffer_load_dwordx2 v[82:83], v91, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v52
	v_dot2c_f32_f16_e32 v6, v32, v53
	v_dot2c_f32_f16_e32 v4, v31, v54
	v_dot2c_f32_f16_e32 v2, v30, v55
	v_dot2c_f32_f16_e32 v9, v33, v56
	v_dot2c_f32_f16_e32 v7, v32, v57
	v_dot2c_f32_f16_e32 v5, v31, v58
	v_dot2c_f32_f16_e32 v3, v30, v59
	v_dot2c_f32_f16_e32 v47, v33, v60
	v_dot2c_f32_f16_e32 v48, v32, v61
	v_dot2c_f32_f16_e32 v49, v31, v62
	v_dot2c_f32_f16_e32 v50, v30, v63
	v_dot2c_f32_f16_e32 v16, v29, v64
	v_dot2c_f32_f16_e32 v14, v28, v65
	v_dot2c_f32_f16_e32 v12, v27, v66
	v_dot2c_f32_f16_e32 v10, v26, v67
	v_dot2c_f32_f16_e32 v17, v29, v68
	v_dot2c_f32_f16_e32 v15, v28, v69
	v_dot2c_f32_f16_e32 v13, v27, v70
	v_dot2c_f32_f16_e32 v11, v26, v71
	v_dot2c_f32_f16_e32 v51, v29, v72
	v_dot2c_f32_f16_e32 v84, v28, v73
	v_dot2c_f32_f16_e32 v85, v27, v74
	v_dot2c_f32_f16_e32 v86, v26, v75
	v_add_f32_e32 v26, v35, v47
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v48, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v49, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v50, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v51, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v84, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v85, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v86, v2
	s_waitcnt vmcnt(14)
	v_lshrrev_b32_e32 v4, 24, v92
	v_lshrrev_b32_e32 v8, 24, v88
	s_waitcnt vmcnt(13)
	v_lshrrev_b32_e32 v12, 24, v93
	v_and_b32_e32 v2, 0xff, v92
	v_bfe_u32 v3, v92, 8, 8
	v_bfe_u32 v5, v92, 16, 8
	v_and_b32_e32 v6, 0xff, v88
	v_bfe_u32 v7, v88, 8, 8
	v_bfe_u32 v9, v88, 16, 8
	v_and_b32_e32 v10, 0xff, v93
	v_bfe_u32 v11, v93, 8, 8
	v_bfe_u32 v13, v93, 16, 8
	s_waitcnt vmcnt(12)
	v_lshrrev_b32_e32 v14, 24, v94
	v_cvt_f32_fp8_sdwa v50, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v8 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v94
	v_bfe_u32 v15, v94, 8, 8
	v_bfe_u32 v16, v94, 16, 8
	v_cvt_f32_fp8_sdwa v9, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v12 src0_sel:BYTE_0
	s_waitcnt vmcnt(11)
	v_lshrrev_b32_e32 v17, 24, v95
	s_waitcnt vmcnt(10)
	v_lshrrev_b32_e32 v28, 24, v96
	s_waitcnt vmcnt(9)
	v_lshrrev_b32_e32 v32, 24, v97
	v_cvt_f32_fp8_sdwa v52, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v95
	v_bfe_u32 v15, v95, 8, 8
	v_bfe_u32 v16, v95, 16, 8
	v_and_b32_e32 v26, 0xff, v96
	v_bfe_u32 v27, v96, 8, 8
	v_bfe_u32 v29, v96, 16, 8
	v_and_b32_e32 v30, 0xff, v97
	v_bfe_u32 v31, v97, 8, 8
	v_bfe_u32 v33, v97, 16, 8
	s_waitcnt vmcnt(7)
	v_lshrrev_b32_e32 v47, 24, v98
	v_lshrrev_b32_e32 v51, 24, v46
	v_cvt_f32_fp8_sdwa v58, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v28 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v98
	v_bfe_u32 v48, v98, 8, 8
	v_bfe_u32 v49, v98, 16, 8
	v_cvt_f32_fp8_sdwa v29, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v33 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v32 src0_sel:BYTE_0
	v_and_b32_e32 v53, 0xff, v46
	v_bfe_u32 v54, v46, 8, 8
	v_bfe_u32 v46, v46, 16, 8
	s_waitcnt vmcnt(6)
	v_lshrrev_b32_e32 v55, 24, v99
	s_waitcnt vmcnt(5)
	v_lshrrev_b32_e32 v61, 24, v100
	v_cvt_f32_fp8_sdwa v62, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_and_b32_e32 v63, 0xff, v99
	v_bfe_u32 v64, v99, 8, 8
	v_bfe_u32 v65, v99, 16, 8
	v_cvt_f32_fp8_sdwa v47, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v51 src0_sel:BYTE_0
	v_and_b32_e32 v53, 0xff, v100
	v_bfe_u32 v54, v100, 8, 8
	v_bfe_u32 v67, v100, 16, 8
	s_waitcnt vmcnt(4)
	v_lshrrev_b32_e32 v68, 24, v45
	v_fma_mixlo_f16 v69, s12, v50, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_pk_mul_f32 v[10:11], s[6:7], v[10:11]
	v_cvt_f32_fp8_sdwa v63, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v55 src0_sel:BYTE_0
	v_and_b32_e32 v64, 0xff, v45
	v_bfe_u32 v65, v45, 8, 8
	v_bfe_u32 v45, v45, 16, 8
	v_cvt_f32_fp8_sdwa v53, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v61 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v67, v2
	v_cvt_f16_f32_e32 v70, v3
	v_cvt_f16_f32_e32 v71, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v72, v6
	v_fma_mixlo_f16 v73, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[12:13]
	v_pk_mul_f32 v[6:7], s[6:7], v[8:9]
	v_cvt_f16_f32_e32 v9, v11
	v_cvt_f16_f32_e32 v8, v10
	v_cvt_f32_fp8_sdwa v64, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v68 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v2
	v_cvt_f16_f32_e32 v65, v3
	v_cvt_f16_f32_e32 v68, v6
	v_cvt_f16_f32_e32 v74, v7
	v_fma_mixlo_f16 v58, s12, v58, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_pk_mul_f32 v[14:15], s[6:7], v[30:31]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v30, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v31, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[32:33]
	v_pk_mul_f32 v[6:7], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v28, v14
	v_pk_mul_f32 v[14:15], s[6:7], v[48:49]
	v_cvt_f16_f32_e32 v32, v2
	v_cvt_f16_f32_e32 v48, v3
	v_cvt_f16_f32_e32 v49, v6
	v_cvt_f16_f32_e32 v62, v7
	v_fma_mixlo_f16 v63, s12, v63, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[50:51]
	v_pk_mul_f32 v[6:7], s[6:7], v[46:47]
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v46, v14
	v_pk_mul_f32 v[14:15], s[6:7], v[54:55]
	v_cvt_f16_f32_e32 v47, v2
	v_cvt_f16_f32_e32 v50, v3
	v_cvt_f16_f32_e32 v51, v6
	v_cvt_f16_f32_e32 v54, v7
	v_fma_mixlo_f16 v55, s12, v64, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[52:53]
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v52, v14
	v_pack_b32_f16 v4, v4, v72
	v_pack_b32_f16 v3, v70, v71
	v_pack_b32_f16 v2, v69, v67
	v_fma_mixhi_f16 v5, s12, v56, 0
	v_fma_mixhi_f16 v9, s12, v57, 0
	v_cvt_f16_f32_e32 v53, v6
	v_cvt_f16_f32_e32 v56, v7
	v_cvt_f16_f32_e32 v57, v10
	v_cvt_f16_f32_e32 v64, v11
	v_pack_b32_f16 v8, v74, v8
	v_pack_b32_f16 v7, v65, v68
	v_pack_b32_f16 v6, v73, v45
	ds_write_b128 v101, v[2:5] offset:32
	v_pack_b32_f16 v12, v30, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v58, v16
	v_fma_mixhi_f16 v13, s12, v59, 0
	v_fma_mixhi_f16 v17, s12, v60, 0
	ds_write_b128 v102, v[6:9] offset:32
	v_pack_b32_f16 v16, v62, v28
	v_pack_b32_f16 v15, v48, v49
	v_pack_b32_f16 v14, v31, v32
	v_fma_mixhi_f16 v29, s12, v66, 0
	ds_write_b128 v103, v[10:13]
	v_pack_b32_f16 v28, v54, v46
	v_pack_b32_f16 v27, v50, v51
	v_pack_b32_f16 v26, v63, v47
	v_fma_mixhi_f16 v33, s12, v61, 0
	ds_write_b128 v104, v[14:17]
	v_pack_b32_f16 v32, v64, v52
	v_pack_b32_f16 v31, v56, v57
	v_pack_b32_f16 v30, v55, v53
	ds_write_b128 v106, v[26:29]
	ds_write_b128 v105, v[30:33] offset:32
	s_waitcnt vmcnt(3)
	v_and_b32_e32 v2, 0xffff0000, v76
	s_waitcnt vmcnt(2)
	v_and_b32_e32 v3, 0xffff0000, v78
	s_waitcnt vmcnt(1)
	v_and_b32_e32 v4, 0xffff0000, v80
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xffff0000, v82
	v_and_b32_e32 v6, 0xffff0000, v77
	v_and_b32_e32 v7, 0xffff0000, v79
	v_and_b32_e32 v8, 0xffff0000, v81
	v_and_b32_e32 v9, 0xffff0000, v83
	v_lshlrev_b32_e32 v10, 16, v76
	v_lshlrev_b32_e32 v11, 16, v77
	v_lshlrev_b32_e32 v12, 16, v78
	v_lshlrev_b32_e32 v13, 16, v79
	v_lshlrev_b32_e32 v14, 16, v82
	v_lshlrev_b32_e32 v15, 16, v83
	v_lshlrev_b32_e32 v16, 16, v80
	v_lshlrev_b32_e32 v17, 16, v81
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v8, v8
	v_pack_b32_f16 v33, v10, v2
	v_pack_b32_f16 v32, v11, v6
	v_pack_b32_f16 v31, v12, v3
	v_pack_b32_f16 v30, v13, v7
	v_pack_b32_f16 v29, v14, v5
	v_pack_b32_f16 v28, v15, v9
	v_pack_b32_f16 v27, v16, v4
	v_pack_b32_f16 v26, v17, v8
	s_cbranch_scc1 .LBB7_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v19
.LBB7_7:                                ; %Flow128
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v20
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v37
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v29, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v27, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v26, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v23
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v23
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v23
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB7_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB7_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v21
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v22
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v23
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v23, s1, v19
	v_or_b32_e32 v28, s5, v20
	v_mul_hi_u32 v29, v23, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v23, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v23, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v28
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v22
	v_bfe_u32 v8, v21, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v22
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v22
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v22
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v22
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v22
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v22
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v20
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB7_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v22
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v21, v53, v15
	v_dot2c_f32_f16_e32 v23, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v21, 0xff, v85
	v_bfe_u32 v23, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v23, v14
	v_fma_mixhi_f16 v17, s13, v21, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB7_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v21, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v20
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 117
		.amdhsa_next_free_sgpr 31
		.amdhsa_accum_offset 120
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end7:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end7-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 10704
; NumSgprs: 37
; NumVgprs: 117
; NumAgprs: 0
; TotalNumVgprs: 117
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 4
; VGPRBlocks: 14
; NumSGPRsForWavesPerEU: 37
; NumVGPRsForWavesPerEU: 117
; AccumOffset: 120
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 29
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v4, s25
	buffer_load_dwordx4 v[0:3], v4, s[16:19], 0 offen
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	v_mbcnt_lo_u32_b32 v5, -1, 0
	v_mbcnt_hi_u32_b32 v22, -1, v5
	v_lshlrev_b32_e32 v20, 3, v22
	v_and_b32_e32 v6, 8, v20
	buffer_load_dwordx4 v[8:11], v4, s[16:19], 0 offen offset:16
	v_lshrrev_b32_e32 v25, 1, v22
	v_lshl_add_u32 v7, s23, 5, v25
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_ushort v5, v4, s[4:7], 0 offen
	buffer_load_ushort v12, v4, s[4:7], 0 offen offset:2
	buffer_load_ushort v13, v4, s[4:7], 0 offen offset:4
	buffer_load_ushort v14, v4, s[4:7], 0 offen offset:6
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v15, s24, v4
	v_add_u32_e32 v16, 6, v15
	v_add_u32_e32 v17, 4, v15
	v_add_u32_e32 v19, 2, v15
	buffer_load_ushort v21, v17, s[4:7], 0 offen
	buffer_load_ushort v23, v19, s[4:7], 0 offen
	buffer_load_ushort v24, v16, s[4:7], 0 offen
	buffer_load_ushort v34, v15, s[4:7], 0 offen
	v_add_u32_e32 v15, s24, v15
	v_add_u32_e32 v19, s24, v19
	v_add_u32_e32 v17, s24, v17
	v_add_u32_e32 v16, s24, v16
	v_add_u32_e32 v26, s24, v16
	v_add_u32_e32 v27, -2, v26
	v_add_u32_e32 v28, -4, v26
	v_add_u32_e32 v29, -6, v26
	buffer_load_ushort v35, v15, s[4:7], 0 offen
	buffer_load_ushort v36, v19, s[4:7], 0 offen
	buffer_load_ushort v37, v17, s[4:7], 0 offen
	buffer_load_ushort v38, v16, s[4:7], 0 offen
	buffer_load_ushort v39, v26, s[4:7], 0 offen
	buffer_load_ushort v40, v27, s[4:7], 0 offen
	buffer_load_ushort v41, v28, s[4:7], 0 offen
	buffer_load_ushort v42, v29, s[4:7], 0 offen
	v_add_u32_e32 v15, s24, v29
	v_add_u32_e32 v16, s24, v28
	v_add_u32_e32 v17, s24, v27
	v_add_u32_e32 v19, s24, v26
	v_add_u32_e32 v26, s24, v19
	v_add_u32_e32 v27, -2, v26
	buffer_load_ushort v43, v15, s[4:7], 0 offen
	buffer_load_ushort v44, v16, s[4:7], 0 offen
	buffer_load_ushort v45, v17, s[4:7], 0 offen
	buffer_load_ushort v46, v19, s[4:7], 0 offen
	buffer_load_ushort v47, v26, s[4:7], 0 offen
	buffer_load_ushort v48, v27, s[4:7], 0 offen
	v_add_u32_e32 v15, -4, v26
	v_add_u32_e32 v16, -6, v26
	buffer_load_ushort v19, v15, s[4:7], 0 offen
	buffer_load_ushort v49, v16, s[4:7], 0 offen
	s_mov_b32 s19, 0
	v_mov_b32_e32 v15, 0xffff
	s_waitcnt vmcnt(25)
	v_lshlrev_b32_e32 v16, 16, v0
	v_bfi_b32 v0, v15, 0, v0
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v16, v16
	v_lshlrev_b32_e32 v17, 16, v1
	v_bfi_b32 v1, v15, 0, v1
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v17, v17
	v_lshlrev_b32_e32 v26, 16, v2
	v_bfi_b32 v2, v15, 0, v2
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v26, v26
	v_lshlrev_b32_e32 v27, 16, v3
	v_bfi_b32 v3, v15, 0, v3
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v27, v27
	v_pack_b32_f16 v33, v16, v0
	v_pack_b32_f16 v32, v17, v1
	v_pack_b32_f16 v31, v26, v2
	v_pack_b32_f16 v30, v27, v3
	s_waitcnt vmcnt(24)
	v_lshlrev_b32_e32 v0, 16, v8
	v_bfi_b32 v1, v15, 0, v8
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v0, v0
	v_lshlrev_b32_e32 v2, 16, v9
	v_bfi_b32 v3, v15, 0, v9
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_lshlrev_b32_e32 v8, 16, v10
	v_bfi_b32 v9, v15, 0, v10
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_lshlrev_b32_e32 v10, 16, v11
	v_bfi_b32 v11, v15, 0, v11
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_pack_b32_f16 v29, v0, v1
	v_pack_b32_f16 v28, v2, v3
	v_pack_b32_f16 v27, v8, v9
	v_pack_b32_f16 v26, v10, v11
	s_waitcnt vmcnt(23)
	v_lshrrev_b16_e32 v0, 8, v5
	s_waitcnt vmcnt(22)
	v_lshrrev_b16_e32 v2, 8, v12
	s_waitcnt vmcnt(21)
	v_lshrrev_b16_e32 v8, 8, v13
	s_waitcnt vmcnt(20)
	v_lshrrev_b16_e32 v10, 8, v14
	s_waitcnt vmcnt(17)
	v_lshrrev_b16_e32 v15, 8, v24
	v_lshrrev_b16_e32 v16, 8, v21
	v_lshrrev_b16_e32 v11, 8, v23
	s_waitcnt vmcnt(16)
	v_lshrrev_b16_e32 v17, 8, v34
	s_waitcnt vmcnt(15)
	v_lshrrev_b16_e32 v50, 8, v35
	s_waitcnt vmcnt(14)
	v_lshrrev_b16_e32 v51, 8, v36
	s_waitcnt vmcnt(13)
	v_lshrrev_b16_e32 v52, 8, v37
	s_waitcnt vmcnt(12)
	v_lshrrev_b16_e32 v53, 8, v38
	s_waitcnt vmcnt(11)
	v_lshrrev_b16_e32 v54, 8, v39
	s_waitcnt vmcnt(10)
	v_lshrrev_b16_e32 v55, 8, v40
	s_waitcnt vmcnt(9)
	v_lshrrev_b16_e32 v56, 8, v41
	s_waitcnt vmcnt(8)
	v_lshrrev_b16_e32 v57, 8, v42
	s_waitcnt vmcnt(7)
	v_lshrrev_b16_e32 v58, 8, v43
	s_waitcnt vmcnt(6)
	v_lshrrev_b16_e32 v59, 8, v44
	s_waitcnt vmcnt(5)
	v_lshrrev_b16_e32 v60, 8, v45
	s_waitcnt vmcnt(4)
	v_lshrrev_b16_e32 v61, 8, v46
	s_waitcnt vmcnt(3)
	v_lshrrev_b16_e32 v62, 8, v47
	s_waitcnt vmcnt(2)
	v_lshrrev_b16_e32 v63, 8, v48
	v_and_b32_e32 v1, 0xff, v5
	v_cvt_f32_fp8_sdwa v3, v1 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_and_b32_e32 v1, 0xff, v12
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	s_waitcnt vmcnt(1)
	v_lshrrev_b16_e32 v5, 8, v19
	s_waitcnt vmcnt(0)
	v_lshrrev_b16_e32 v64, 8, v49
	v_fma_mixlo_f16 v12, s12, v3, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v13
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_and_b32_e32 v9, 0xff, v14
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v3
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v14, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v9
	v_pack_b32_f16 v2, v13, v8
	v_pack_b32_f16 v1, v1, v14
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v34
	v_cvt_f32_fp8_sdwa v13, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v17 src0_sel:BYTE_0
	v_and_b32_e32 v9, 0xff, v23
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v12, v0
	v_fma_mixhi_f16 v3, s12, v10, 0
	v_fma_mixlo_f16 v14, s12, v13, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v21
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v16 src0_sel:BYTE_0
	v_and_b32_e32 v13, 0xff, v24
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v16, v12
	v_pack_b32_f16 v9, v9, v17
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v35
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v50 src0_sel:BYTE_0
	v_and_b32_e32 v13, 0xff, v36
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v14, v8
	v_fma_mixhi_f16 v11, s12, v15, 0
	v_fma_mixlo_f16 v21, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v51 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v37
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v52 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v38
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v24, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v23, v16
	v_pack_b32_f16 v13, v13, v24
	v_cvt_f32_fp8_sdwa v23, v53 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v42
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v57 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v41
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v21, v12
	v_fma_mixhi_f16 v15, s12, v23, 0
	v_fma_mixlo_f16 v21, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v56 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v40
	v_cvt_f32_fp8_sdwa v35, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v55 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v39
	v_cvt_f32_fp8_sdwa v37, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v36
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v23, v24
	v_pack_b32_f16 v37, v17, v34
	v_cvt_f32_fp8_sdwa v23, v54 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v43
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v58 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v44
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v21, v35
	v_fma_mixhi_f16 v39, s12, v23, 0
	v_fma_mixlo_f16 v21, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v59 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v45
	v_cvt_f32_fp8_sdwa v35, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v60 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v46
	v_cvt_f32_fp8_sdwa v41, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v40
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v23, v24
	v_pack_b32_f16 v41, v17, v34
	v_cvt_f32_fp8_sdwa v23, v61 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v49
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v64 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v19
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v21, v35
	v_fma_mixhi_f16 v43, s12, v23, 0
	v_fma_mixlo_f16 v19, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v16
	v_cvt_f32_fp8_sdwa v34, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v48
	v_cvt_f32_fp8_sdwa v35, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v63 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v47
	v_cvt_f32_fp8_sdwa v45, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v62 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v23
	v_pack_b32_f16 v45, v5, v16
	v_pack_b32_f16 v44, v19, v21
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v34, v5
	v_lshrrev_b32_e32 v16, 29, v6
	v_add_u32_e32 v16, v6, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v6, v16
	v_xor_b32_e32 v5, v5, v16
	v_lshlrev_b32_e32 v16, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v34
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v16, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[8:11] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v8, 2, v6
	v_sub_u32_e32 v2, v8, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v6, 29, v8
	v_add_u32_e32 v6, v8, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v8, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[12:15]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[36:39]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v8, v6, v9
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v34
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v8
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[40:43]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v23, 3, v22
	v_lshrrev_b32_e32 v19, 6, v22
	v_add_u32_e32 v3, 8, v23
	s_cbranch_scc1 .LBB8_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi2ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v22
	v_lshlrev_b32_e32 v36, 2, v2
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v2
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB8_3
.LBB8_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB8_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v21, 63, v22
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB8_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 22, v4
	s_add_i32 s15, s25, 60
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v45, 0xffff
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB8_5:                                ; %.lr.ph.i632.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v46, -6, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v47, -4, v38
	v_add_u32_e32 v48, -2, v38
	v_add_u32_e32 v49, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v57, 0
	s_sub_i32 s27, s15, 28
	s_sub_i32 s28, s15, 24
	s_sub_i32 s29, s15, 20
	s_add_i32 s30, s15, -16
	v_mov_b32_e32 v78, s15
	s_add_i32 s31, s15, -4
	s_add_i32 s33, s15, -8
	s_add_i32 s34, s15, -12
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_ushort v79, v38, s[16:19], 0 offen
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v59, s24, v47
	v_add_u32_e32 v60, s24, v46
	v_add_u32_e32 v61, s24, v49
	s_ashr_i32 s35, s26, 31
	v_mov_b32_e32 v80, s27
	v_mov_b32_e32 v81, s28
	v_mov_b32_e32 v82, s29
	v_mov_b32_e32 v83, s30
	v_mov_b32_e32 v84, s31
	v_mov_b32_e32 v85, s33
	v_mov_b32_e32 v86, s34
	v_lshl_add_u32 v62, s26, 5, v25
	buffer_load_ushort v87, v46, s[16:19], 0 offen
	buffer_load_ushort v88, v47, s[16:19], 0 offen
	buffer_load_ushort v89, v48, s[16:19], 0 offen
	buffer_load_ushort v90, v49, s[16:19], 0 offen
	v_add_u32_e32 v46, s24, v60
	v_add_u32_e32 v47, s24, v59
	v_add_u32_e32 v48, s24, v58
	v_add_u32_e32 v49, s24, v61
	s_lshr_b32 s27, s35, 29
	v_ashrrev_i32_e32 v63, 31, v62
	v_add_u32_e32 v64, 0x100, v62
	v_add_u32_e32 v65, 0x200, v62
	v_add_u32_e32 v66, 0x300, v62
	v_add_u32_e32 v67, 0x400, v62
	v_add_u32_e32 v68, 0x500, v62
	buffer_load_ushort v91, v58, s[16:19], 0 offen
	buffer_load_ushort v92, v59, s[16:19], 0 offen
	buffer_load_ushort v93, v60, s[16:19], 0 offen
	buffer_load_ushort v94, v46, s[16:19], 0 offen
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v59, s24, v47
	v_add_u32_e32 v46, s24, v46
	v_add_u32_e32 v60, s24, v49
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v63, 30, v63
	v_ashrrev_i32_e32 v69, 31, v64
	v_ashrrev_i32_e32 v70, 31, v65
	v_ashrrev_i32_e32 v71, 31, v66
	v_ashrrev_i32_e32 v72, 31, v67
	v_ashrrev_i32_e32 v73, 31, v68
	buffer_load_ushort v95, v47, s[16:19], 0 offen
	buffer_load_ushort v96, v48, s[16:19], 0 offen
	buffer_load_ushort v97, v61, s[16:19], 0 offen
	buffer_load_ushort v98, v49, s[16:19], 0 offen
	v_add_u32_e32 v47, s24, v46
	v_add_u32_e32 v48, s24, v59
	v_add_u32_e32 v49, s24, v58
	v_add_u32_e32 v61, s24, v60
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v63, v62, v63
	v_lshrrev_b32_e32 v69, 30, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_lshrrev_b32_e32 v71, 30, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_lshrrev_b32_e32 v73, 30, v73
	buffer_load_ushort v99, v58, s[16:19], 0 offen
	buffer_load_ushort v100, v59, s[16:19], 0 offen
	buffer_load_ushort v101, v46, s[16:19], 0 offen
	buffer_load_ushort v102, v47, s[16:19], 0 offen
	v_add_u32_e32 v46, s24, v49
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v47, s24, v47
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v59, 2, v63
	v_and_b32_e32 v63, -4, v63
	v_add_u32_e32 v69, v64, v69
	v_add_u32_e32 v70, v65, v70
	v_add_u32_e32 v71, v66, v71
	v_add_u32_e32 v72, v67, v72
	v_add_u32_e32 v73, v68, v73
	buffer_load_ushort v103, v48, s[16:19], 0 offen
	buffer_load_ushort v104, v49, s[16:19], 0 offen
	buffer_load_ushort v105, v60, s[16:19], 0 offen
	buffer_load_ushort v106, v61, s[16:19], 0 offen
	buffer_load_ushort v107, v46, s[16:19], 0 offen
	buffer_load_ushort v108, v58, s[16:19], 0 offen
	buffer_load_ushort v109, v47, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v46, s26, 6, v21
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v47, v62, v63
	v_lshrrev_b32_e32 v48, 29, v59
	v_lshlrev_b32_e32 v49, 7, v59
	v_ashrrev_i32_e32 v58, 2, v69
	v_and_b32_e32 v60, -4, v69
	v_ashrrev_i32_e32 v61, 2, v70
	v_and_b32_e32 v62, -4, v70
	v_ashrrev_i32_e32 v63, 2, v71
	v_and_b32_e32 v69, -4, v71
	v_ashrrev_i32_e32 v70, 2, v72
	v_and_b32_e32 v71, -4, v72
	v_ashrrev_i32_e32 v72, 2, v73
	v_and_b32_e32 v73, 0xffffffc, v73
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v74, 31, v46
	v_add_u32_e32 v75, 0x200, v46
	v_add_u32_e32 v76, 0x400, v46
	v_add_u32_e32 v47, v47, v34
	v_add_u32_e32 v48, v59, v48
	v_sub_u32_e32 v60, v64, v60
	v_lshrrev_b32_e32 v64, 29, v58
	v_lshlrev_b32_e32 v77, 6, v58
	v_sub_u32_e32 v110, v61, v58
	v_sub_u32_e32 v62, v65, v62
	v_lshrrev_b32_e32 v65, 29, v61
	v_sub_u32_e32 v111, v63, v61
	v_sub_u32_e32 v66, v66, v69
	v_lshrrev_b32_e32 v69, 29, v63
	v_sub_u32_e32 v112, v70, v63
	v_sub_u32_e32 v67, v67, v71
	v_lshrrev_b32_e32 v71, 29, v70
	v_sub_u32_e32 v113, v72, v70
	v_sub_u32_e32 v68, v68, v73
	v_lshrrev_b32_e32 v73, 29, v72
	v_lshrrev_b32_e32 v74, 30, v74
	v_ashrrev_i32_e32 v114, 31, v75
	v_ashrrev_i32_e32 v115, 31, v76
	v_and_b32_e32 v48, -8, v48
	v_add_u32_e32 v60, v60, v34
	v_add_u32_e32 v64, v58, v64
	v_add_u32_e32 v62, v62, v34
	v_add_u32_e32 v65, v61, v65
	v_lshlrev_b32_e32 v110, 6, v110
	v_add_u32_e32 v66, v66, v34
	v_add_u32_e32 v69, v63, v69
	v_lshlrev_b32_e32 v111, 6, v111
	v_add_u32_e32 v67, v67, v34
	v_add_u32_e32 v71, v70, v71
	v_lshlrev_b32_e32 v112, 6, v112
	v_add_u32_e32 v68, v68, v34
	v_add_u32_e32 v73, v72, v73
	v_lshlrev_b32_e32 v113, 7, v113
	v_add_u32_e32 v74, v46, v74
	v_lshrrev_b32_e32 v114, 30, v114
	v_lshrrev_b32_e32 v115, 30, v115
	v_sub_u32_e32 v48, v59, v48
	v_and_b32_e32 v59, -8, v64
	v_and_b32_e32 v64, -8, v65
	v_and_b32_e32 v65, -8, v69
	v_and_b32_e32 v69, -8, v71
	v_and_b32_e32 v71, 0xffffff8, v73
	v_ashrrev_i32_e32 v73, 2, v74
	v_and_b32_e32 v74, -4, v74
	v_add_u32_e32 v114, v75, v114
	v_add_u32_e32 v115, v76, v115
	v_xor_b32_e32 v47, v47, v48
	v_sub_u32_e32 v48, v58, v59
	v_sub_u32_e32 v58, v61, v64
	v_sub_u32_e32 v59, v63, v65
	v_sub_u32_e32 v61, v70, v69
	v_sub_u32_e32 v63, v72, v71
	v_sub_u32_e32 v46, v46, v74
	v_lshrrev_b32_e32 v64, 29, v73
	v_lshlrev_b32_e32 v65, 6, v73
	v_ashrrev_i32_e32 v69, 2, v114
	v_and_b32_e32 v70, -4, v114
	v_ashrrev_i32_e32 v71, 2, v115
	v_and_b32_e32 v72, -4, v115
	v_lshlrev_b32_e32 v74, 3, v47
	v_lshl_add_u32 v114, v47, 4, v49
	v_xor_b32_e32 v48, v60, v48
	v_xor_b32_e32 v49, v62, v58
	v_xor_b32_e32 v58, v66, v59
	v_xor_b32_e32 v59, v67, v61
	v_xor_b32_e32 v60, v68, v63
	v_add_u32_e32 v46, v46, v36
	v_add_u32_e32 v61, v73, v64
	v_sub_u32_e32 v62, v75, v70
	v_lshrrev_b32_e32 v63, 29, v69
	v_sub_u32_e32 v64, v76, v72
	v_lshrrev_b32_e32 v66, 29, v71
	v_sub_u32_e32 v47, v48, v47
	v_sub_u32_e32 v48, v49, v48
	v_sub_u32_e32 v49, v58, v49
	v_sub_u32_e32 v58, v59, v58
	v_sub_u32_e32 v59, v60, v59
	v_and_b32_e32 v60, -8, v61
	v_add_u32_e32 v61, v46, v37
	v_add_u32_e32 v62, v62, v36
	v_add_u32_e32 v63, v69, v63
	v_add_u32_e32 v64, v64, v36
	v_add_u32_e32 v66, v71, v66
	v_lshlrev_b32_e32 v47, 3, v47
	v_lshl_add_u32 v48, v48, 3, v110
	v_lshl_add_u32 v49, v49, 3, v111
	v_lshl_add_u32 v58, v58, 3, v112
	v_lshlrev_b32_e32 v59, 4, v59
	v_sub_u32_e32 v60, v73, v60
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v67, v62, v37
	v_and_b32_e32 v66, -8, v66
	v_add_u32_e32 v68, v64, v37
	v_add3_u32 v47, v74, v77, v47
	v_lshlrev_b32_e32 v70, 1, v48
	v_xor_b32_e32 v46, v46, v60
	v_xor_b32_e32 v60, v61, v60
	v_sub_u32_e32 v61, v69, v63
	v_sub_u32_e32 v63, v71, v66
	v_lshlrev_b32_e32 v110, 1, v47
	v_add3_u32 v47, v48, v47, v49
	v_lshlrev_b32_e32 v48, 3, v46
	v_sub_u32_e32 v60, v60, v46
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v67, v61
	v_xor_b32_e32 v64, v64, v63
	v_xor_b32_e32 v63, v68, v63
	v_lshl_add_u32 v66, v46, 4, 32
	v_add3_u32 v111, v110, 32, v70
	v_add_lshl_u32 v47, v58, v47, 1
	v_sub_u32_e32 v62, v62, v46
	v_sub_u32_e32 v61, v61, v46
	v_sub_u32_e32 v64, v64, v46
	v_sub_u32_e32 v46, v63, v46
	v_add_lshl_u32 v48, v48, v65, 1
	v_lshl_add_u32 v63, v69, 7, v66
	v_lshl_add_u32 v65, v71, 7, v66
	v_lshlrev_b32_e32 v60, 4, v60
	v_lshl_add_u32 v112, v49, 1, v111
	v_add3_u32 v113, v59, v113, v47
	v_lshl_add_u32 v59, v62, 4, v63
	v_lshl_add_u32 v62, v64, 4, v65
	v_add3_u32 v66, v48, 32, v60
	v_lshl_add_u32 v70, v61, 4, v63
	v_lshl_add_u32 v74, v46, 4, v65
	v_lshl_add_u32 v115, v58, 1, v112
	ds_read_b128 v[46:49], v48 offset:32
	ds_read_b128 v[58:61], v59
	ds_read_b128 v[62:65], v62
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v116, v80, s[16:19], 0 offen
	buffer_load_dword v117, v81, s[16:19], 0 offen
	buffer_load_dword v118, v82, s[16:19], 0 offen
	buffer_load_dword v119, v83, s[16:19], 0 offen
	buffer_load_dword v120, v78, s[16:19], 0 offen
	buffer_load_dword v121, v84, s[16:19], 0 offen
	buffer_load_dword v122, v85, s[16:19], 0 offen
	buffer_load_dword v123, v86, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v46
	v_dot2c_f32_f16_e32 v6, v32, v47
	v_dot2c_f32_f16_e32 v4, v31, v48
	v_dot2c_f32_f16_e32 v2, v30, v49
	v_dot2c_f32_f16_e32 v9, v33, v58
	v_dot2c_f32_f16_e32 v7, v32, v59
	v_dot2c_f32_f16_e32 v5, v31, v60
	v_dot2c_f32_f16_e32 v3, v30, v61
	v_dot2c_f32_f16_e32 v50, v33, v62
	v_dot2c_f32_f16_e32 v51, v32, v63
	v_dot2c_f32_f16_e32 v52, v31, v64
	v_dot2c_f32_f16_e32 v53, v30, v65
	v_dot2c_f32_f16_e32 v16, v29, v66
	v_dot2c_f32_f16_e32 v14, v28, v67
	v_dot2c_f32_f16_e32 v12, v27, v68
	v_dot2c_f32_f16_e32 v10, v26, v69
	v_dot2c_f32_f16_e32 v17, v29, v70
	v_dot2c_f32_f16_e32 v15, v28, v71
	v_dot2c_f32_f16_e32 v13, v27, v72
	v_dot2c_f32_f16_e32 v11, v26, v73
	v_dot2c_f32_f16_e32 v54, v29, v74
	v_dot2c_f32_f16_e32 v55, v28, v75
	v_dot2c_f32_f16_e32 v56, v27, v76
	v_dot2c_f32_f16_e32 v57, v26, v77
	v_add_f32_e32 v26, v35, v50
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v51, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v52, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v53, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v54, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v55, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v56, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v57, v2
	s_waitcnt vmcnt(30)
	v_lshrrev_b16_e32 v2, 8, v87
	s_waitcnt vmcnt(29)
	v_lshrrev_b16_e32 v4, 8, v88
	s_waitcnt vmcnt(28)
	v_lshrrev_b16_e32 v6, 8, v89
	v_lshrrev_b16_e32 v8, 8, v79
	s_waitcnt vmcnt(27)
	v_lshrrev_b16_e32 v10, 8, v90
	v_and_b32_e32 v3, 0xff, v87
	v_and_b32_e32 v5, 0xff, v88
	v_and_b32_e32 v7, 0xff, v89
	v_and_b32_e32 v9, 0xff, v79
	v_and_b32_e32 v11, 0xff, v90
	s_waitcnt vmcnt(26)
	v_lshrrev_b16_e32 v14, 8, v91
	s_waitcnt vmcnt(25)
	v_lshrrev_b16_e32 v12, 8, v92
	s_waitcnt vmcnt(24)
	v_lshrrev_b16_e32 v13, 8, v93
	v_cvt_f32_fp8_sdwa v46, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v8 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v93
	v_and_b32_e32 v15, 0xff, v92
	v_and_b32_e32 v16, 0xff, v91
	v_cvt_f32_fp8_sdwa v9, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v10 src0_sel:BYTE_0
	s_waitcnt vmcnt(23)
	v_lshrrev_b16_e32 v17, 8, v94
	s_waitcnt vmcnt(22)
	v_lshrrev_b16_e32 v26, 8, v95
	s_waitcnt vmcnt(21)
	v_lshrrev_b16_e32 v27, 8, v96
	s_waitcnt vmcnt(20)
	v_lshrrev_b16_e32 v28, 8, v97
	s_waitcnt vmcnt(19)
	v_lshrrev_b16_e32 v30, 8, v98
	v_cvt_f32_fp8_sdwa v52, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v94
	v_and_b32_e32 v15, 0xff, v95
	v_and_b32_e32 v29, 0xff, v96
	v_and_b32_e32 v31, 0xff, v97
	v_and_b32_e32 v32, 0xff, v98
	s_waitcnt vmcnt(18)
	v_lshrrev_b16_e32 v47, 8, v99
	s_waitcnt vmcnt(17)
	v_lshrrev_b16_e32 v33, 8, v100
	s_waitcnt vmcnt(16)
	v_lshrrev_b16_e32 v48, 8, v101
	v_cvt_f32_fp8_sdwa v58, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v28 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v101
	v_and_b32_e32 v31, 0xff, v100
	v_and_b32_e32 v49, 0xff, v99
	v_cvt_f32_fp8_sdwa v29, v32 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v30 src0_sel:BYTE_0
	s_waitcnt vmcnt(15)
	v_lshrrev_b16_e32 v50, 8, v102
	s_waitcnt vmcnt(14)
	v_lshrrev_b16_e32 v51, 8, v103
	s_waitcnt vmcnt(13)
	v_lshrrev_b16_e32 v53, 8, v104
	s_waitcnt vmcnt(12)
	v_lshrrev_b16_e32 v54, 8, v105
	s_waitcnt vmcnt(11)
	v_lshrrev_b16_e32 v55, 8, v106
	v_cvt_f32_fp8_sdwa v61, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v33 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_and_b32_e32 v47, 0xff, v102
	v_and_b32_e32 v48, 0xff, v103
	v_and_b32_e32 v49, 0xff, v104
	v_and_b32_e32 v62, 0xff, v105
	v_and_b32_e32 v63, 0xff, v106
	s_waitcnt vmcnt(10)
	v_lshrrev_b16_e32 v64, 8, v107
	s_waitcnt vmcnt(9)
	v_lshrrev_b16_e32 v65, 8, v108
	s_waitcnt vmcnt(8)
	v_lshrrev_b16_e32 v66, 8, v109
	v_fma_mixlo_f16 v67, s12, v46, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_cvt_f32_fp8_sdwa v68, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v54 src0_sel:BYTE_0
	v_and_b32_e32 v54, 0xff, v109
	v_and_b32_e32 v69, 0xff, v108
	v_and_b32_e32 v70, 0xff, v107
	v_cvt_f32_fp8_sdwa v53, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v55 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v71, v2
	v_cvt_f16_f32_e32 v72, v3
	v_cvt_f16_f32_e32 v73, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v74, v6
	v_fma_mixlo_f16 v75, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[10:11]
	v_pk_mul_f32 v[6:7], s[6:7], v[12:13]
	v_pk_mul_f32 v[8:9], s[6:7], v[8:9]
	v_cvt_f32_fp8_sdwa v76, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v64 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v64, v2
	v_cvt_f16_f32_e32 v65, v3
	v_cvt_f16_f32_e32 v66, v6
	v_cvt_f16_f32_e32 v69, v7
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_fma_mixlo_f16 v58, s12, v58, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v70, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v61, s12, v61, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[30:31]
	v_pk_mul_f32 v[6:7], s[6:7], v[32:33]
	v_pk_mul_f32 v[14:15], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v28, v2
	v_cvt_f16_f32_e32 v30, v3
	v_cvt_f16_f32_e32 v31, v6
	v_cvt_f16_f32_e32 v32, v7
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v77, v14
	v_fma_mixlo_f16 v68, s12, v68, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[46:47]
	v_pk_mul_f32 v[6:7], s[6:7], v[48:49]
	v_pk_mul_f32 v[14:15], s[6:7], v[50:51]
	v_cvt_f16_f32_e32 v46, v2
	v_cvt_f16_f32_e32 v47, v3
	v_cvt_f16_f32_e32 v48, v6
	v_cvt_f16_f32_e32 v49, v7
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v50, v14
	v_fma_mixlo_f16 v51, s12, v76, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[54:55]
	v_pk_mul_f32 v[14:15], s[6:7], v[52:53]
	v_pack_b32_f16 v3, v72, v4
	v_pack_b32_f16 v4, v73, v74
	v_pack_b32_f16 v2, v67, v71
	v_fma_mixhi_f16 v5, s12, v56, 0
	v_cvt_f16_f32_e32 v52, v6
	v_cvt_f16_f32_e32 v53, v7
	v_cvt_f16_f32_e32 v54, v10
	v_cvt_f16_f32_e32 v55, v11
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v56, v14
	v_pack_b32_f16 v8, v69, v8
	v_pack_b32_f16 v7, v65, v66
	v_pack_b32_f16 v6, v75, v64
	v_fma_mixhi_f16 v9, s12, v57, 0
	ds_write_b128 v114, v[2:5] offset:32
	v_pack_b32_f16 v12, v70, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v58, v16
	v_fma_mixhi_f16 v13, s12, v59, 0
	ds_write_b128 v110, v[6:9] offset:32
	v_pack_b32_f16 v16, v32, v77
	v_pack_b32_f16 v15, v30, v31
	v_pack_b32_f16 v14, v61, v28
	v_fma_mixhi_f16 v17, s12, v60, 0
	ds_write_b128 v111, v[10:13]
	v_pack_b32_f16 v28, v49, v50
	v_pack_b32_f16 v27, v47, v48
	v_pack_b32_f16 v26, v68, v46
	v_fma_mixhi_f16 v29, s12, v62, 0
	ds_write_b128 v112, v[14:17]
	v_pack_b32_f16 v32, v55, v56
	v_pack_b32_f16 v31, v53, v54
	v_pack_b32_f16 v30, v51, v52
	v_fma_mixhi_f16 v33, s12, v63, 0
	ds_write_b128 v115, v[26:29]
	ds_write_b128 v113, v[30:33] offset:32
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v2, 16, v116
	v_bfi_b32 v3, v45, 0, v116
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v4, 16, v117
	v_bfi_b32 v5, v45, 0, v117
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v6, 16, v118
	v_bfi_b32 v7, v45, 0, v118
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v8, 16, v119
	v_bfi_b32 v9, v45, 0, v119
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v123
	v_bfi_b32 v11, v45, 0, v123
	v_lshlrev_b32_e32 v12, 16, v122
	v_bfi_b32 v13, v45, 0, v122
	v_lshlrev_b32_e32 v14, 16, v121
	v_bfi_b32 v15, v45, 0, v121
	v_lshlrev_b32_e32 v16, 16, v120
	v_bfi_b32 v17, v45, 0, v120
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v16, v16
	v_pack_b32_f16 v33, v2, v3
	v_pack_b32_f16 v32, v4, v5
	v_pack_b32_f16 v31, v6, v7
	v_pack_b32_f16 v30, v8, v9
	v_pack_b32_f16 v29, v10, v11
	v_pack_b32_f16 v28, v12, v13
	v_pack_b32_f16 v27, v14, v15
	v_pack_b32_f16 v26, v16, v17
	s_cbranch_scc1 .LBB8_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi2ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v19
.LBB8_7:                                ; %Flow152
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v21
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v37
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v29, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v27, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v26, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v22
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v22
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v22
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB8_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB8_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v21
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v20
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v23
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v22
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v22, s1, v19
	v_or_b32_e32 v28, s5, v21
	v_mul_hi_u32 v29, v22, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v22, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v22, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v28
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v23
	v_bfe_u32 v8, v20, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v23
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v23
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v23
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v23
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v23
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v23
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v21
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB8_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v23
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v20, v53, v15
	v_dot2c_f32_f16_e32 v22, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v20, 0xff, v85
	v_bfe_u32 v22, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v22, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB8_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v21
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 124
		.amdhsa_next_free_sgpr 36
		.amdhsa_accum_offset 124
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end8:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end8-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 11096
; NumSgprs: 42
; NumVgprs: 124
; NumAgprs: 0
; TotalNumVgprs: 124
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 5
; VGPRBlocks: 15
; NumSGPRsForWavesPerEU: 42
; NumVGPRsForWavesPerEU: 124
; AccumOffset: 124
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 30
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v4, s25
	buffer_load_dwordx4 v[0:3], v4, s[16:19], 0 offen
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	v_mbcnt_lo_u32_b32 v5, -1, 0
	v_mbcnt_hi_u32_b32 v22, -1, v5
	v_lshlrev_b32_e32 v20, 3, v22
	v_and_b32_e32 v6, 8, v20
	buffer_load_dwordx4 v[8:11], v4, s[16:19], 0 offen offset:16
	v_lshrrev_b32_e32 v25, 1, v22
	v_lshl_add_u32 v7, s23, 5, v25
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_ushort v5, v4, s[4:7], 0 offen
	buffer_load_ushort v12, v4, s[4:7], 0 offen offset:2
	buffer_load_ushort v13, v4, s[4:7], 0 offen offset:4
	buffer_load_ushort v14, v4, s[4:7], 0 offen offset:6
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v15, s24, v4
	v_add_u32_e32 v16, 6, v15
	v_add_u32_e32 v17, 4, v15
	v_add_u32_e32 v19, 2, v15
	buffer_load_ushort v21, v17, s[4:7], 0 offen
	buffer_load_ushort v23, v19, s[4:7], 0 offen
	buffer_load_ushort v24, v16, s[4:7], 0 offen
	buffer_load_ushort v34, v15, s[4:7], 0 offen
	v_add_u32_e32 v15, s24, v15
	v_add_u32_e32 v19, s24, v19
	v_add_u32_e32 v17, s24, v17
	v_add_u32_e32 v16, s24, v16
	v_add_u32_e32 v26, s24, v16
	v_add_u32_e32 v27, -2, v26
	v_add_u32_e32 v28, -4, v26
	v_add_u32_e32 v29, -6, v26
	buffer_load_ushort v35, v15, s[4:7], 0 offen
	buffer_load_ushort v36, v19, s[4:7], 0 offen
	buffer_load_ushort v37, v17, s[4:7], 0 offen
	buffer_load_ushort v38, v16, s[4:7], 0 offen
	buffer_load_ushort v39, v26, s[4:7], 0 offen
	buffer_load_ushort v40, v27, s[4:7], 0 offen
	buffer_load_ushort v41, v28, s[4:7], 0 offen
	buffer_load_ushort v42, v29, s[4:7], 0 offen
	v_add_u32_e32 v15, s24, v29
	v_add_u32_e32 v16, s24, v28
	v_add_u32_e32 v17, s24, v27
	v_add_u32_e32 v19, s24, v26
	v_add_u32_e32 v26, s24, v19
	v_add_u32_e32 v27, -2, v26
	buffer_load_ushort v43, v15, s[4:7], 0 offen
	buffer_load_ushort v44, v16, s[4:7], 0 offen
	buffer_load_ushort v45, v17, s[4:7], 0 offen
	buffer_load_ushort v46, v19, s[4:7], 0 offen
	buffer_load_ushort v47, v26, s[4:7], 0 offen
	buffer_load_ushort v48, v27, s[4:7], 0 offen
	v_add_u32_e32 v15, -4, v26
	v_add_u32_e32 v16, -6, v26
	buffer_load_ushort v19, v15, s[4:7], 0 offen
	buffer_load_ushort v49, v16, s[4:7], 0 offen
	s_mov_b32 s19, 0
	v_mov_b32_e32 v15, 0xffff
	s_waitcnt vmcnt(25)
	v_lshlrev_b32_e32 v16, 16, v0
	v_bfi_b32 v0, v15, 0, v0
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v16, v16
	v_lshlrev_b32_e32 v17, 16, v1
	v_bfi_b32 v1, v15, 0, v1
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v17, v17
	v_lshlrev_b32_e32 v26, 16, v2
	v_bfi_b32 v2, v15, 0, v2
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v26, v26
	v_lshlrev_b32_e32 v27, 16, v3
	v_bfi_b32 v3, v15, 0, v3
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v27, v27
	v_pack_b32_f16 v33, v16, v0
	v_pack_b32_f16 v32, v17, v1
	v_pack_b32_f16 v31, v26, v2
	v_pack_b32_f16 v30, v27, v3
	s_waitcnt vmcnt(24)
	v_lshlrev_b32_e32 v0, 16, v8
	v_bfi_b32 v1, v15, 0, v8
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v0, v0
	v_lshlrev_b32_e32 v2, 16, v9
	v_bfi_b32 v3, v15, 0, v9
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_lshlrev_b32_e32 v8, 16, v10
	v_bfi_b32 v9, v15, 0, v10
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_lshlrev_b32_e32 v10, 16, v11
	v_bfi_b32 v11, v15, 0, v11
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_pack_b32_f16 v29, v0, v1
	v_pack_b32_f16 v28, v2, v3
	v_pack_b32_f16 v27, v8, v9
	v_pack_b32_f16 v26, v10, v11
	s_waitcnt vmcnt(23)
	v_lshrrev_b16_e32 v0, 8, v5
	s_waitcnt vmcnt(22)
	v_lshrrev_b16_e32 v2, 8, v12
	s_waitcnt vmcnt(21)
	v_lshrrev_b16_e32 v8, 8, v13
	s_waitcnt vmcnt(20)
	v_lshrrev_b16_e32 v10, 8, v14
	s_waitcnt vmcnt(17)
	v_lshrrev_b16_e32 v15, 8, v24
	v_lshrrev_b16_e32 v16, 8, v21
	v_lshrrev_b16_e32 v11, 8, v23
	s_waitcnt vmcnt(16)
	v_lshrrev_b16_e32 v17, 8, v34
	s_waitcnt vmcnt(15)
	v_lshrrev_b16_e32 v50, 8, v35
	s_waitcnt vmcnt(14)
	v_lshrrev_b16_e32 v51, 8, v36
	s_waitcnt vmcnt(13)
	v_lshrrev_b16_e32 v52, 8, v37
	s_waitcnt vmcnt(12)
	v_lshrrev_b16_e32 v53, 8, v38
	s_waitcnt vmcnt(11)
	v_lshrrev_b16_e32 v54, 8, v39
	s_waitcnt vmcnt(10)
	v_lshrrev_b16_e32 v55, 8, v40
	s_waitcnt vmcnt(9)
	v_lshrrev_b16_e32 v56, 8, v41
	s_waitcnt vmcnt(8)
	v_lshrrev_b16_e32 v57, 8, v42
	s_waitcnt vmcnt(7)
	v_lshrrev_b16_e32 v58, 8, v43
	s_waitcnt vmcnt(6)
	v_lshrrev_b16_e32 v59, 8, v44
	s_waitcnt vmcnt(5)
	v_lshrrev_b16_e32 v60, 8, v45
	s_waitcnt vmcnt(4)
	v_lshrrev_b16_e32 v61, 8, v46
	s_waitcnt vmcnt(3)
	v_lshrrev_b16_e32 v62, 8, v47
	s_waitcnt vmcnt(2)
	v_lshrrev_b16_e32 v63, 8, v48
	v_and_b32_e32 v1, 0xff, v5
	v_cvt_f32_fp8_sdwa v3, v1 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_and_b32_e32 v1, 0xff, v12
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	s_waitcnt vmcnt(1)
	v_lshrrev_b16_e32 v5, 8, v19
	s_waitcnt vmcnt(0)
	v_lshrrev_b16_e32 v64, 8, v49
	v_fma_mixlo_f16 v12, s12, v3, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v13
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_and_b32_e32 v9, 0xff, v14
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v3
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v14, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v9
	v_pack_b32_f16 v2, v13, v8
	v_pack_b32_f16 v1, v1, v14
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v34
	v_cvt_f32_fp8_sdwa v13, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v17 src0_sel:BYTE_0
	v_and_b32_e32 v9, 0xff, v23
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v12, v0
	v_fma_mixhi_f16 v3, s12, v10, 0
	v_fma_mixlo_f16 v14, s12, v13, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v21
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v16 src0_sel:BYTE_0
	v_and_b32_e32 v13, 0xff, v24
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v16, v12
	v_pack_b32_f16 v9, v9, v17
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v35
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v50 src0_sel:BYTE_0
	v_and_b32_e32 v13, 0xff, v36
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v14, v8
	v_fma_mixhi_f16 v11, s12, v15, 0
	v_fma_mixlo_f16 v21, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v51 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v37
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v52 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v38
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v24, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v23, v16
	v_pack_b32_f16 v13, v13, v24
	v_cvt_f32_fp8_sdwa v23, v53 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v42
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v57 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v41
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v21, v12
	v_fma_mixhi_f16 v15, s12, v23, 0
	v_fma_mixlo_f16 v21, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v56 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v40
	v_cvt_f32_fp8_sdwa v35, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v55 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v39
	v_cvt_f32_fp8_sdwa v37, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v36
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v23, v24
	v_pack_b32_f16 v37, v17, v34
	v_cvt_f32_fp8_sdwa v23, v54 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v43
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v58 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v44
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v21, v35
	v_fma_mixhi_f16 v39, s12, v23, 0
	v_fma_mixlo_f16 v21, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v59 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v45
	v_cvt_f32_fp8_sdwa v35, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v60 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v46
	v_cvt_f32_fp8_sdwa v41, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v40
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v23, v24
	v_pack_b32_f16 v41, v17, v34
	v_cvt_f32_fp8_sdwa v23, v61 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v49
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v64 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v19
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v21, v35
	v_fma_mixhi_f16 v43, s12, v23, 0
	v_fma_mixlo_f16 v19, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v16
	v_cvt_f32_fp8_sdwa v34, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v48
	v_cvt_f32_fp8_sdwa v35, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v63 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v47
	v_cvt_f32_fp8_sdwa v45, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v62 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v23
	v_pack_b32_f16 v45, v5, v16
	v_pack_b32_f16 v44, v19, v21
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v34, v5
	v_lshrrev_b32_e32 v16, 29, v6
	v_add_u32_e32 v16, v6, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v6, v16
	v_xor_b32_e32 v5, v5, v16
	v_lshlrev_b32_e32 v16, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v34
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v16, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[8:11] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v8, 2, v6
	v_sub_u32_e32 v2, v8, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v6, 29, v8
	v_add_u32_e32 v6, v8, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v8, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[12:15]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[36:39]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v8, v6, v9
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v34
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v8
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[40:43]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v23, 3, v22
	v_lshrrev_b32_e32 v19, 6, v22
	v_add_u32_e32 v3, 8, v23
	s_cbranch_scc1 .LBB9_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi2ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v22
	v_lshlrev_b32_e32 v36, 2, v2
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v2
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB9_3
.LBB9_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB9_3:                                ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v21, 63, v22
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB9_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 22, v4
	s_add_i32 s15, s25, 60
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v45, 0xffff
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB9_5:                                ; %.lr.ph.i632.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v46, -6, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v47, -4, v38
	v_add_u32_e32 v48, -2, v38
	v_add_u32_e32 v49, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v57, 0
	s_sub_i32 s27, s15, 28
	s_sub_i32 s28, s15, 24
	s_sub_i32 s29, s15, 20
	s_add_i32 s30, s15, -16
	v_mov_b32_e32 v78, s15
	s_add_i32 s31, s15, -4
	s_add_i32 s33, s15, -8
	s_add_i32 s34, s15, -12
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_ushort v79, v38, s[16:19], 0 offen
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v59, s24, v47
	v_add_u32_e32 v60, s24, v46
	v_add_u32_e32 v61, s24, v49
	s_ashr_i32 s35, s26, 31
	v_mov_b32_e32 v80, s27
	v_mov_b32_e32 v81, s28
	v_mov_b32_e32 v82, s29
	v_mov_b32_e32 v83, s30
	v_mov_b32_e32 v84, s31
	v_mov_b32_e32 v85, s33
	v_mov_b32_e32 v86, s34
	v_lshl_add_u32 v62, s26, 5, v25
	buffer_load_ushort v87, v46, s[16:19], 0 offen
	buffer_load_ushort v88, v47, s[16:19], 0 offen
	buffer_load_ushort v89, v48, s[16:19], 0 offen
	buffer_load_ushort v90, v49, s[16:19], 0 offen
	v_add_u32_e32 v46, s24, v60
	v_add_u32_e32 v47, s24, v59
	v_add_u32_e32 v48, s24, v58
	v_add_u32_e32 v49, s24, v61
	s_lshr_b32 s27, s35, 29
	v_ashrrev_i32_e32 v63, 31, v62
	v_add_u32_e32 v64, 0x100, v62
	v_add_u32_e32 v65, 0x200, v62
	v_add_u32_e32 v66, 0x300, v62
	v_add_u32_e32 v67, 0x400, v62
	v_add_u32_e32 v68, 0x500, v62
	buffer_load_ushort v91, v58, s[16:19], 0 offen
	buffer_load_ushort v92, v59, s[16:19], 0 offen
	buffer_load_ushort v93, v60, s[16:19], 0 offen
	buffer_load_ushort v94, v46, s[16:19], 0 offen
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v59, s24, v47
	v_add_u32_e32 v46, s24, v46
	v_add_u32_e32 v60, s24, v49
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v63, 30, v63
	v_ashrrev_i32_e32 v69, 31, v64
	v_ashrrev_i32_e32 v70, 31, v65
	v_ashrrev_i32_e32 v71, 31, v66
	v_ashrrev_i32_e32 v72, 31, v67
	v_ashrrev_i32_e32 v73, 31, v68
	buffer_load_ushort v95, v47, s[16:19], 0 offen
	buffer_load_ushort v96, v48, s[16:19], 0 offen
	buffer_load_ushort v97, v61, s[16:19], 0 offen
	buffer_load_ushort v98, v49, s[16:19], 0 offen
	v_add_u32_e32 v47, s24, v46
	v_add_u32_e32 v48, s24, v59
	v_add_u32_e32 v49, s24, v58
	v_add_u32_e32 v61, s24, v60
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v63, v62, v63
	v_lshrrev_b32_e32 v69, 30, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_lshrrev_b32_e32 v71, 30, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_lshrrev_b32_e32 v73, 30, v73
	buffer_load_ushort v99, v58, s[16:19], 0 offen
	buffer_load_ushort v100, v59, s[16:19], 0 offen
	buffer_load_ushort v101, v46, s[16:19], 0 offen
	buffer_load_ushort v102, v47, s[16:19], 0 offen
	v_add_u32_e32 v46, s24, v49
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v47, s24, v47
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v59, 2, v63
	v_and_b32_e32 v63, -4, v63
	v_add_u32_e32 v69, v64, v69
	v_add_u32_e32 v70, v65, v70
	v_add_u32_e32 v71, v66, v71
	v_add_u32_e32 v72, v67, v72
	v_add_u32_e32 v73, v68, v73
	buffer_load_ushort v103, v48, s[16:19], 0 offen
	buffer_load_ushort v104, v49, s[16:19], 0 offen
	buffer_load_ushort v105, v60, s[16:19], 0 offen
	buffer_load_ushort v106, v61, s[16:19], 0 offen
	buffer_load_ushort v107, v46, s[16:19], 0 offen
	buffer_load_ushort v108, v58, s[16:19], 0 offen
	buffer_load_ushort v109, v47, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v46, s26, 6, v21
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v47, v62, v63
	v_lshrrev_b32_e32 v48, 29, v59
	v_lshlrev_b32_e32 v49, 7, v59
	v_ashrrev_i32_e32 v58, 2, v69
	v_and_b32_e32 v60, -4, v69
	v_ashrrev_i32_e32 v61, 2, v70
	v_and_b32_e32 v62, -4, v70
	v_ashrrev_i32_e32 v63, 2, v71
	v_and_b32_e32 v69, -4, v71
	v_ashrrev_i32_e32 v70, 2, v72
	v_and_b32_e32 v71, -4, v72
	v_ashrrev_i32_e32 v72, 2, v73
	v_and_b32_e32 v73, 0xffffffc, v73
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v74, 31, v46
	v_add_u32_e32 v75, 0x200, v46
	v_add_u32_e32 v76, 0x400, v46
	v_add_u32_e32 v47, v47, v34
	v_add_u32_e32 v48, v59, v48
	v_sub_u32_e32 v60, v64, v60
	v_lshrrev_b32_e32 v64, 29, v58
	v_lshlrev_b32_e32 v77, 6, v58
	v_sub_u32_e32 v110, v61, v58
	v_sub_u32_e32 v62, v65, v62
	v_lshrrev_b32_e32 v65, 29, v61
	v_sub_u32_e32 v111, v63, v61
	v_sub_u32_e32 v66, v66, v69
	v_lshrrev_b32_e32 v69, 29, v63
	v_sub_u32_e32 v112, v70, v63
	v_sub_u32_e32 v67, v67, v71
	v_lshrrev_b32_e32 v71, 29, v70
	v_sub_u32_e32 v113, v72, v70
	v_sub_u32_e32 v68, v68, v73
	v_lshrrev_b32_e32 v73, 29, v72
	v_lshrrev_b32_e32 v74, 30, v74
	v_ashrrev_i32_e32 v114, 31, v75
	v_ashrrev_i32_e32 v115, 31, v76
	v_and_b32_e32 v48, -8, v48
	v_add_u32_e32 v60, v60, v34
	v_add_u32_e32 v64, v58, v64
	v_add_u32_e32 v62, v62, v34
	v_add_u32_e32 v65, v61, v65
	v_lshlrev_b32_e32 v110, 6, v110
	v_add_u32_e32 v66, v66, v34
	v_add_u32_e32 v69, v63, v69
	v_lshlrev_b32_e32 v111, 6, v111
	v_add_u32_e32 v67, v67, v34
	v_add_u32_e32 v71, v70, v71
	v_lshlrev_b32_e32 v112, 6, v112
	v_add_u32_e32 v68, v68, v34
	v_add_u32_e32 v73, v72, v73
	v_lshlrev_b32_e32 v113, 7, v113
	v_add_u32_e32 v74, v46, v74
	v_lshrrev_b32_e32 v114, 30, v114
	v_lshrrev_b32_e32 v115, 30, v115
	v_sub_u32_e32 v48, v59, v48
	v_and_b32_e32 v59, -8, v64
	v_and_b32_e32 v64, -8, v65
	v_and_b32_e32 v65, -8, v69
	v_and_b32_e32 v69, -8, v71
	v_and_b32_e32 v71, 0xffffff8, v73
	v_ashrrev_i32_e32 v73, 2, v74
	v_and_b32_e32 v74, -4, v74
	v_add_u32_e32 v114, v75, v114
	v_add_u32_e32 v115, v76, v115
	v_xor_b32_e32 v47, v47, v48
	v_sub_u32_e32 v48, v58, v59
	v_sub_u32_e32 v58, v61, v64
	v_sub_u32_e32 v59, v63, v65
	v_sub_u32_e32 v61, v70, v69
	v_sub_u32_e32 v63, v72, v71
	v_sub_u32_e32 v46, v46, v74
	v_lshrrev_b32_e32 v64, 29, v73
	v_lshlrev_b32_e32 v65, 6, v73
	v_ashrrev_i32_e32 v69, 2, v114
	v_and_b32_e32 v70, -4, v114
	v_ashrrev_i32_e32 v71, 2, v115
	v_and_b32_e32 v72, -4, v115
	v_lshlrev_b32_e32 v74, 3, v47
	v_lshl_add_u32 v114, v47, 4, v49
	v_xor_b32_e32 v48, v60, v48
	v_xor_b32_e32 v49, v62, v58
	v_xor_b32_e32 v58, v66, v59
	v_xor_b32_e32 v59, v67, v61
	v_xor_b32_e32 v60, v68, v63
	v_add_u32_e32 v46, v46, v36
	v_add_u32_e32 v61, v73, v64
	v_sub_u32_e32 v62, v75, v70
	v_lshrrev_b32_e32 v63, 29, v69
	v_sub_u32_e32 v64, v76, v72
	v_lshrrev_b32_e32 v66, 29, v71
	v_sub_u32_e32 v47, v48, v47
	v_sub_u32_e32 v48, v49, v48
	v_sub_u32_e32 v49, v58, v49
	v_sub_u32_e32 v58, v59, v58
	v_sub_u32_e32 v59, v60, v59
	v_and_b32_e32 v60, -8, v61
	v_add_u32_e32 v61, v46, v37
	v_add_u32_e32 v62, v62, v36
	v_add_u32_e32 v63, v69, v63
	v_add_u32_e32 v64, v64, v36
	v_add_u32_e32 v66, v71, v66
	v_lshlrev_b32_e32 v47, 3, v47
	v_lshl_add_u32 v48, v48, 3, v110
	v_lshl_add_u32 v49, v49, 3, v111
	v_lshl_add_u32 v58, v58, 3, v112
	v_lshlrev_b32_e32 v59, 4, v59
	v_sub_u32_e32 v60, v73, v60
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v67, v62, v37
	v_and_b32_e32 v66, -8, v66
	v_add_u32_e32 v68, v64, v37
	v_add3_u32 v47, v74, v77, v47
	v_lshlrev_b32_e32 v70, 1, v48
	v_xor_b32_e32 v46, v46, v60
	v_xor_b32_e32 v60, v61, v60
	v_sub_u32_e32 v61, v69, v63
	v_sub_u32_e32 v63, v71, v66
	v_lshlrev_b32_e32 v110, 1, v47
	v_add3_u32 v47, v48, v47, v49
	v_lshlrev_b32_e32 v48, 3, v46
	v_sub_u32_e32 v60, v60, v46
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v67, v61
	v_xor_b32_e32 v64, v64, v63
	v_xor_b32_e32 v63, v68, v63
	v_lshl_add_u32 v66, v46, 4, 32
	v_add3_u32 v111, v110, 32, v70
	v_add_lshl_u32 v47, v58, v47, 1
	v_sub_u32_e32 v62, v62, v46
	v_sub_u32_e32 v61, v61, v46
	v_sub_u32_e32 v64, v64, v46
	v_sub_u32_e32 v46, v63, v46
	v_add_lshl_u32 v48, v48, v65, 1
	v_lshl_add_u32 v63, v69, 7, v66
	v_lshl_add_u32 v65, v71, 7, v66
	v_lshlrev_b32_e32 v60, 4, v60
	v_lshl_add_u32 v112, v49, 1, v111
	v_add3_u32 v113, v59, v113, v47
	v_lshl_add_u32 v59, v62, 4, v63
	v_lshl_add_u32 v62, v64, 4, v65
	v_add3_u32 v66, v48, 32, v60
	v_lshl_add_u32 v70, v61, 4, v63
	v_lshl_add_u32 v74, v46, 4, v65
	v_lshl_add_u32 v115, v58, 1, v112
	ds_read_b128 v[46:49], v48 offset:32
	ds_read_b128 v[58:61], v59
	ds_read_b128 v[62:65], v62
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v116, v80, s[16:19], 0 offen
	buffer_load_dword v117, v81, s[16:19], 0 offen
	buffer_load_dword v118, v82, s[16:19], 0 offen
	buffer_load_dword v119, v83, s[16:19], 0 offen
	buffer_load_dword v120, v78, s[16:19], 0 offen
	buffer_load_dword v121, v84, s[16:19], 0 offen
	buffer_load_dword v122, v85, s[16:19], 0 offen
	buffer_load_dword v123, v86, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v46
	v_dot2c_f32_f16_e32 v6, v32, v47
	v_dot2c_f32_f16_e32 v4, v31, v48
	v_dot2c_f32_f16_e32 v2, v30, v49
	v_dot2c_f32_f16_e32 v9, v33, v58
	v_dot2c_f32_f16_e32 v7, v32, v59
	v_dot2c_f32_f16_e32 v5, v31, v60
	v_dot2c_f32_f16_e32 v3, v30, v61
	v_dot2c_f32_f16_e32 v50, v33, v62
	v_dot2c_f32_f16_e32 v51, v32, v63
	v_dot2c_f32_f16_e32 v52, v31, v64
	v_dot2c_f32_f16_e32 v53, v30, v65
	v_dot2c_f32_f16_e32 v16, v29, v66
	v_dot2c_f32_f16_e32 v14, v28, v67
	v_dot2c_f32_f16_e32 v12, v27, v68
	v_dot2c_f32_f16_e32 v10, v26, v69
	v_dot2c_f32_f16_e32 v17, v29, v70
	v_dot2c_f32_f16_e32 v15, v28, v71
	v_dot2c_f32_f16_e32 v13, v27, v72
	v_dot2c_f32_f16_e32 v11, v26, v73
	v_dot2c_f32_f16_e32 v54, v29, v74
	v_dot2c_f32_f16_e32 v55, v28, v75
	v_dot2c_f32_f16_e32 v56, v27, v76
	v_dot2c_f32_f16_e32 v57, v26, v77
	v_add_f32_e32 v26, v35, v50
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v51, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v52, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v53, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v54, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v55, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v56, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v57, v2
	s_waitcnt vmcnt(30)
	v_lshrrev_b16_e32 v2, 8, v87
	s_waitcnt vmcnt(29)
	v_lshrrev_b16_e32 v4, 8, v88
	s_waitcnt vmcnt(28)
	v_lshrrev_b16_e32 v6, 8, v89
	v_lshrrev_b16_e32 v8, 8, v79
	s_waitcnt vmcnt(27)
	v_lshrrev_b16_e32 v10, 8, v90
	v_and_b32_e32 v3, 0xff, v87
	v_and_b32_e32 v5, 0xff, v88
	v_and_b32_e32 v7, 0xff, v89
	v_and_b32_e32 v9, 0xff, v79
	v_and_b32_e32 v11, 0xff, v90
	s_waitcnt vmcnt(26)
	v_lshrrev_b16_e32 v14, 8, v91
	s_waitcnt vmcnt(25)
	v_lshrrev_b16_e32 v12, 8, v92
	s_waitcnt vmcnt(24)
	v_lshrrev_b16_e32 v13, 8, v93
	v_cvt_f32_fp8_sdwa v46, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v8 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v93
	v_and_b32_e32 v15, 0xff, v92
	v_and_b32_e32 v16, 0xff, v91
	v_cvt_f32_fp8_sdwa v9, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v10 src0_sel:BYTE_0
	s_waitcnt vmcnt(23)
	v_lshrrev_b16_e32 v17, 8, v94
	s_waitcnt vmcnt(22)
	v_lshrrev_b16_e32 v26, 8, v95
	s_waitcnt vmcnt(21)
	v_lshrrev_b16_e32 v27, 8, v96
	s_waitcnt vmcnt(20)
	v_lshrrev_b16_e32 v28, 8, v97
	s_waitcnt vmcnt(19)
	v_lshrrev_b16_e32 v30, 8, v98
	v_cvt_f32_fp8_sdwa v52, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v94
	v_and_b32_e32 v15, 0xff, v95
	v_and_b32_e32 v29, 0xff, v96
	v_and_b32_e32 v31, 0xff, v97
	v_and_b32_e32 v32, 0xff, v98
	s_waitcnt vmcnt(18)
	v_lshrrev_b16_e32 v47, 8, v99
	s_waitcnt vmcnt(17)
	v_lshrrev_b16_e32 v33, 8, v100
	s_waitcnt vmcnt(16)
	v_lshrrev_b16_e32 v48, 8, v101
	v_cvt_f32_fp8_sdwa v58, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v28 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v101
	v_and_b32_e32 v31, 0xff, v100
	v_and_b32_e32 v49, 0xff, v99
	v_cvt_f32_fp8_sdwa v29, v32 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v30 src0_sel:BYTE_0
	s_waitcnt vmcnt(15)
	v_lshrrev_b16_e32 v50, 8, v102
	s_waitcnt vmcnt(14)
	v_lshrrev_b16_e32 v51, 8, v103
	s_waitcnt vmcnt(13)
	v_lshrrev_b16_e32 v53, 8, v104
	s_waitcnt vmcnt(12)
	v_lshrrev_b16_e32 v54, 8, v105
	s_waitcnt vmcnt(11)
	v_lshrrev_b16_e32 v55, 8, v106
	v_cvt_f32_fp8_sdwa v61, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v33 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_and_b32_e32 v47, 0xff, v102
	v_and_b32_e32 v48, 0xff, v103
	v_and_b32_e32 v49, 0xff, v104
	v_and_b32_e32 v62, 0xff, v105
	v_and_b32_e32 v63, 0xff, v106
	s_waitcnt vmcnt(10)
	v_lshrrev_b16_e32 v64, 8, v107
	s_waitcnt vmcnt(9)
	v_lshrrev_b16_e32 v65, 8, v108
	s_waitcnt vmcnt(8)
	v_lshrrev_b16_e32 v66, 8, v109
	v_fma_mixlo_f16 v67, s12, v46, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_cvt_f32_fp8_sdwa v68, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v54 src0_sel:BYTE_0
	v_and_b32_e32 v54, 0xff, v109
	v_and_b32_e32 v69, 0xff, v108
	v_and_b32_e32 v70, 0xff, v107
	v_cvt_f32_fp8_sdwa v53, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v55 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v71, v2
	v_cvt_f16_f32_e32 v72, v3
	v_cvt_f16_f32_e32 v73, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v74, v6
	v_fma_mixlo_f16 v75, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[10:11]
	v_pk_mul_f32 v[6:7], s[6:7], v[12:13]
	v_pk_mul_f32 v[8:9], s[6:7], v[8:9]
	v_cvt_f32_fp8_sdwa v76, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v64 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v64, v2
	v_cvt_f16_f32_e32 v65, v3
	v_cvt_f16_f32_e32 v66, v6
	v_cvt_f16_f32_e32 v69, v7
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_fma_mixlo_f16 v58, s12, v58, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v70, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v61, s12, v61, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[30:31]
	v_pk_mul_f32 v[6:7], s[6:7], v[32:33]
	v_pk_mul_f32 v[14:15], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v28, v2
	v_cvt_f16_f32_e32 v30, v3
	v_cvt_f16_f32_e32 v31, v6
	v_cvt_f16_f32_e32 v32, v7
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v77, v14
	v_fma_mixlo_f16 v68, s12, v68, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[46:47]
	v_pk_mul_f32 v[6:7], s[6:7], v[48:49]
	v_pk_mul_f32 v[14:15], s[6:7], v[50:51]
	v_cvt_f16_f32_e32 v46, v2
	v_cvt_f16_f32_e32 v47, v3
	v_cvt_f16_f32_e32 v48, v6
	v_cvt_f16_f32_e32 v49, v7
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v50, v14
	v_fma_mixlo_f16 v51, s12, v76, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[54:55]
	v_pk_mul_f32 v[14:15], s[6:7], v[52:53]
	v_pack_b32_f16 v3, v72, v4
	v_pack_b32_f16 v4, v73, v74
	v_pack_b32_f16 v2, v67, v71
	v_fma_mixhi_f16 v5, s12, v56, 0
	v_cvt_f16_f32_e32 v52, v6
	v_cvt_f16_f32_e32 v53, v7
	v_cvt_f16_f32_e32 v54, v10
	v_cvt_f16_f32_e32 v55, v11
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v56, v14
	v_pack_b32_f16 v8, v69, v8
	v_pack_b32_f16 v7, v65, v66
	v_pack_b32_f16 v6, v75, v64
	v_fma_mixhi_f16 v9, s12, v57, 0
	ds_write_b128 v114, v[2:5] offset:32
	v_pack_b32_f16 v12, v70, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v58, v16
	v_fma_mixhi_f16 v13, s12, v59, 0
	ds_write_b128 v110, v[6:9] offset:32
	v_pack_b32_f16 v16, v32, v77
	v_pack_b32_f16 v15, v30, v31
	v_pack_b32_f16 v14, v61, v28
	v_fma_mixhi_f16 v17, s12, v60, 0
	ds_write_b128 v111, v[10:13]
	v_pack_b32_f16 v28, v49, v50
	v_pack_b32_f16 v27, v47, v48
	v_pack_b32_f16 v26, v68, v46
	v_fma_mixhi_f16 v29, s12, v62, 0
	ds_write_b128 v112, v[14:17]
	v_pack_b32_f16 v32, v55, v56
	v_pack_b32_f16 v31, v53, v54
	v_pack_b32_f16 v30, v51, v52
	v_fma_mixhi_f16 v33, s12, v63, 0
	ds_write_b128 v115, v[26:29]
	ds_write_b128 v113, v[30:33] offset:32
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v2, 16, v116
	v_bfi_b32 v3, v45, 0, v116
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v4, 16, v117
	v_bfi_b32 v5, v45, 0, v117
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v6, 16, v118
	v_bfi_b32 v7, v45, 0, v118
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v8, 16, v119
	v_bfi_b32 v9, v45, 0, v119
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v123
	v_bfi_b32 v11, v45, 0, v123
	v_lshlrev_b32_e32 v12, 16, v122
	v_bfi_b32 v13, v45, 0, v122
	v_lshlrev_b32_e32 v14, 16, v121
	v_bfi_b32 v15, v45, 0, v121
	v_lshlrev_b32_e32 v16, 16, v120
	v_bfi_b32 v17, v45, 0, v120
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v16, v16
	v_pack_b32_f16 v33, v2, v3
	v_pack_b32_f16 v32, v4, v5
	v_pack_b32_f16 v31, v6, v7
	v_pack_b32_f16 v30, v8, v9
	v_pack_b32_f16 v29, v10, v11
	v_pack_b32_f16 v28, v12, v13
	v_pack_b32_f16 v27, v14, v15
	v_pack_b32_f16 v26, v16, v17
	s_cbranch_scc1 .LBB9_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi2ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v19
.LBB9_7:                                ; %Flow152
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v21
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v37
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v29, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v27, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v26, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v22
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v22
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v22
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB9_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB9_9:                                ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v21
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v20
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v23
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v22
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v22, s1, v19
	v_or_b32_e32 v28, s5, v21
	v_mul_hi_u32 v29, v22, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v22, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v22, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v28
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v23
	v_bfe_u32 v8, v20, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v23
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v23
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v23
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v23
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v23
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v23
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v21
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB9_10:                               ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v23
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v20, v53, v15
	v_dot2c_f32_f16_e32 v22, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v20, 0xff, v85
	v_bfe_u32 v22, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v22, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB9_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v21
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 124
		.amdhsa_next_free_sgpr 36
		.amdhsa_accum_offset 124
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end9:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end9-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 11096
; NumSgprs: 42
; NumVgprs: 124
; NumAgprs: 0
; TotalNumVgprs: 124
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 5
; VGPRBlocks: 15
; NumSGPRsForWavesPerEU: 42
; NumVGPRsForWavesPerEU: 124
; AccumOffset: 124
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 30
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v4, s25
	buffer_load_dwordx4 v[0:3], v4, s[16:19], 0 offen
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	v_mbcnt_lo_u32_b32 v5, -1, 0
	v_mbcnt_hi_u32_b32 v22, -1, v5
	v_lshlrev_b32_e32 v20, 3, v22
	v_and_b32_e32 v6, 8, v20
	buffer_load_dwordx4 v[8:11], v4, s[16:19], 0 offen offset:16
	v_lshrrev_b32_e32 v25, 1, v22
	v_lshl_add_u32 v7, s23, 5, v25
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_ushort v5, v4, s[4:7], 0 offen
	buffer_load_ushort v12, v4, s[4:7], 0 offen offset:2
	buffer_load_ushort v13, v4, s[4:7], 0 offen offset:4
	buffer_load_ushort v14, v4, s[4:7], 0 offen offset:6
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v15, s24, v4
	v_add_u32_e32 v16, 6, v15
	v_add_u32_e32 v17, 4, v15
	v_add_u32_e32 v19, 2, v15
	buffer_load_ushort v21, v17, s[4:7], 0 offen
	buffer_load_ushort v23, v19, s[4:7], 0 offen
	buffer_load_ushort v24, v16, s[4:7], 0 offen
	buffer_load_ushort v34, v15, s[4:7], 0 offen
	v_add_u32_e32 v15, s24, v15
	v_add_u32_e32 v19, s24, v19
	v_add_u32_e32 v17, s24, v17
	v_add_u32_e32 v16, s24, v16
	v_add_u32_e32 v26, s24, v16
	v_add_u32_e32 v27, -2, v26
	v_add_u32_e32 v28, -4, v26
	v_add_u32_e32 v29, -6, v26
	buffer_load_ushort v35, v15, s[4:7], 0 offen
	buffer_load_ushort v36, v19, s[4:7], 0 offen
	buffer_load_ushort v37, v17, s[4:7], 0 offen
	buffer_load_ushort v38, v16, s[4:7], 0 offen
	buffer_load_ushort v39, v26, s[4:7], 0 offen
	buffer_load_ushort v40, v27, s[4:7], 0 offen
	buffer_load_ushort v41, v28, s[4:7], 0 offen
	buffer_load_ushort v42, v29, s[4:7], 0 offen
	v_add_u32_e32 v15, s24, v29
	v_add_u32_e32 v16, s24, v28
	v_add_u32_e32 v17, s24, v27
	v_add_u32_e32 v19, s24, v26
	v_add_u32_e32 v26, s24, v19
	v_add_u32_e32 v27, -2, v26
	buffer_load_ushort v43, v15, s[4:7], 0 offen
	buffer_load_ushort v44, v16, s[4:7], 0 offen
	buffer_load_ushort v45, v17, s[4:7], 0 offen
	buffer_load_ushort v46, v19, s[4:7], 0 offen
	buffer_load_ushort v47, v26, s[4:7], 0 offen
	buffer_load_ushort v48, v27, s[4:7], 0 offen
	v_add_u32_e32 v15, -4, v26
	v_add_u32_e32 v16, -6, v26
	buffer_load_ushort v19, v15, s[4:7], 0 offen
	buffer_load_ushort v49, v16, s[4:7], 0 offen
	s_mov_b32 s19, 0
	v_mov_b32_e32 v15, 0xffff
	s_waitcnt vmcnt(25)
	v_lshlrev_b32_e32 v16, 16, v0
	v_bfi_b32 v0, v15, 0, v0
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v16, v16
	v_lshlrev_b32_e32 v17, 16, v1
	v_bfi_b32 v1, v15, 0, v1
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v17, v17
	v_lshlrev_b32_e32 v26, 16, v2
	v_bfi_b32 v2, v15, 0, v2
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v26, v26
	v_lshlrev_b32_e32 v27, 16, v3
	v_bfi_b32 v3, v15, 0, v3
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v27, v27
	v_pack_b32_f16 v33, v16, v0
	v_pack_b32_f16 v32, v17, v1
	v_pack_b32_f16 v31, v26, v2
	v_pack_b32_f16 v30, v27, v3
	s_waitcnt vmcnt(24)
	v_lshlrev_b32_e32 v0, 16, v8
	v_bfi_b32 v1, v15, 0, v8
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v0, v0
	v_lshlrev_b32_e32 v2, 16, v9
	v_bfi_b32 v3, v15, 0, v9
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_lshlrev_b32_e32 v8, 16, v10
	v_bfi_b32 v9, v15, 0, v10
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_lshlrev_b32_e32 v10, 16, v11
	v_bfi_b32 v11, v15, 0, v11
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_pack_b32_f16 v29, v0, v1
	v_pack_b32_f16 v28, v2, v3
	v_pack_b32_f16 v27, v8, v9
	v_pack_b32_f16 v26, v10, v11
	s_waitcnt vmcnt(23)
	v_lshrrev_b16_e32 v0, 8, v5
	s_waitcnt vmcnt(22)
	v_lshrrev_b16_e32 v2, 8, v12
	s_waitcnt vmcnt(21)
	v_lshrrev_b16_e32 v8, 8, v13
	s_waitcnt vmcnt(20)
	v_lshrrev_b16_e32 v10, 8, v14
	s_waitcnt vmcnt(17)
	v_lshrrev_b16_e32 v15, 8, v24
	v_lshrrev_b16_e32 v16, 8, v21
	v_lshrrev_b16_e32 v11, 8, v23
	s_waitcnt vmcnt(16)
	v_lshrrev_b16_e32 v17, 8, v34
	s_waitcnt vmcnt(15)
	v_lshrrev_b16_e32 v50, 8, v35
	s_waitcnt vmcnt(14)
	v_lshrrev_b16_e32 v51, 8, v36
	s_waitcnt vmcnt(13)
	v_lshrrev_b16_e32 v52, 8, v37
	s_waitcnt vmcnt(12)
	v_lshrrev_b16_e32 v53, 8, v38
	s_waitcnt vmcnt(11)
	v_lshrrev_b16_e32 v54, 8, v39
	s_waitcnt vmcnt(10)
	v_lshrrev_b16_e32 v55, 8, v40
	s_waitcnt vmcnt(9)
	v_lshrrev_b16_e32 v56, 8, v41
	s_waitcnt vmcnt(8)
	v_lshrrev_b16_e32 v57, 8, v42
	s_waitcnt vmcnt(7)
	v_lshrrev_b16_e32 v58, 8, v43
	s_waitcnt vmcnt(6)
	v_lshrrev_b16_e32 v59, 8, v44
	s_waitcnt vmcnt(5)
	v_lshrrev_b16_e32 v60, 8, v45
	s_waitcnt vmcnt(4)
	v_lshrrev_b16_e32 v61, 8, v46
	s_waitcnt vmcnt(3)
	v_lshrrev_b16_e32 v62, 8, v47
	s_waitcnt vmcnt(2)
	v_lshrrev_b16_e32 v63, 8, v48
	v_and_b32_e32 v1, 0xff, v5
	v_cvt_f32_fp8_sdwa v3, v1 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_and_b32_e32 v1, 0xff, v12
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	s_waitcnt vmcnt(1)
	v_lshrrev_b16_e32 v5, 8, v19
	s_waitcnt vmcnt(0)
	v_lshrrev_b16_e32 v64, 8, v49
	v_fma_mixlo_f16 v12, s12, v3, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v13
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_and_b32_e32 v9, 0xff, v14
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v3
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v14, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v9
	v_pack_b32_f16 v2, v13, v8
	v_pack_b32_f16 v1, v1, v14
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v34
	v_cvt_f32_fp8_sdwa v13, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v17 src0_sel:BYTE_0
	v_and_b32_e32 v9, 0xff, v23
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v12, v0
	v_fma_mixhi_f16 v3, s12, v10, 0
	v_fma_mixlo_f16 v14, s12, v13, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v21
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v16 src0_sel:BYTE_0
	v_and_b32_e32 v13, 0xff, v24
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v16, v12
	v_pack_b32_f16 v9, v9, v17
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v35
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v50 src0_sel:BYTE_0
	v_and_b32_e32 v13, 0xff, v36
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v14, v8
	v_fma_mixhi_f16 v11, s12, v15, 0
	v_fma_mixlo_f16 v21, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v51 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v37
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v52 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v38
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v24, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v23, v16
	v_pack_b32_f16 v13, v13, v24
	v_cvt_f32_fp8_sdwa v23, v53 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v42
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v57 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v41
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v21, v12
	v_fma_mixhi_f16 v15, s12, v23, 0
	v_fma_mixlo_f16 v21, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v56 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v40
	v_cvt_f32_fp8_sdwa v35, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v55 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v39
	v_cvt_f32_fp8_sdwa v37, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v36
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v23, v24
	v_pack_b32_f16 v37, v17, v34
	v_cvt_f32_fp8_sdwa v23, v54 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v43
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v58 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v44
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v21, v35
	v_fma_mixhi_f16 v39, s12, v23, 0
	v_fma_mixlo_f16 v21, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v59 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v45
	v_cvt_f32_fp8_sdwa v35, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v60 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v46
	v_cvt_f32_fp8_sdwa v41, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v40
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v23, v24
	v_pack_b32_f16 v41, v17, v34
	v_cvt_f32_fp8_sdwa v23, v61 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v49
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v64 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v19
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v21, v35
	v_fma_mixhi_f16 v43, s12, v23, 0
	v_fma_mixlo_f16 v19, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v16
	v_cvt_f32_fp8_sdwa v34, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v48
	v_cvt_f32_fp8_sdwa v35, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v63 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v47
	v_cvt_f32_fp8_sdwa v45, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v62 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v23
	v_pack_b32_f16 v45, v5, v16
	v_pack_b32_f16 v44, v19, v21
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v34, v5
	v_lshrrev_b32_e32 v16, 29, v6
	v_add_u32_e32 v16, v6, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v6, v16
	v_xor_b32_e32 v5, v5, v16
	v_lshlrev_b32_e32 v16, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v34
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v16, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[8:11] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v8, 2, v6
	v_sub_u32_e32 v2, v8, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v6, 29, v8
	v_add_u32_e32 v6, v8, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v8, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[12:15]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[36:39]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v8, v6, v9
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v34
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v8
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[40:43]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v23, 3, v22
	v_lshrrev_b32_e32 v19, 6, v22
	v_add_u32_e32 v3, 8, v23
	s_cbranch_scc1 .LBB10_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi2ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v22
	v_lshlrev_b32_e32 v36, 2, v2
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v2
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB10_3
.LBB10_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB10_3:                               ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v21, 63, v22
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB10_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 22, v4
	s_add_i32 s15, s25, 60
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v45, 0xffff
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB10_5:                               ; %.lr.ph.i632.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v46, -6, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v47, -4, v38
	v_add_u32_e32 v48, -2, v38
	v_add_u32_e32 v49, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v57, 0
	s_sub_i32 s27, s15, 28
	s_sub_i32 s28, s15, 24
	s_sub_i32 s29, s15, 20
	s_add_i32 s30, s15, -16
	v_mov_b32_e32 v78, s15
	s_add_i32 s31, s15, -4
	s_add_i32 s33, s15, -8
	s_add_i32 s34, s15, -12
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_ushort v79, v38, s[16:19], 0 offen
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v59, s24, v47
	v_add_u32_e32 v60, s24, v46
	v_add_u32_e32 v61, s24, v49
	s_ashr_i32 s35, s26, 31
	v_mov_b32_e32 v80, s27
	v_mov_b32_e32 v81, s28
	v_mov_b32_e32 v82, s29
	v_mov_b32_e32 v83, s30
	v_mov_b32_e32 v84, s31
	v_mov_b32_e32 v85, s33
	v_mov_b32_e32 v86, s34
	v_lshl_add_u32 v62, s26, 5, v25
	buffer_load_ushort v87, v46, s[16:19], 0 offen
	buffer_load_ushort v88, v47, s[16:19], 0 offen
	buffer_load_ushort v89, v48, s[16:19], 0 offen
	buffer_load_ushort v90, v49, s[16:19], 0 offen
	v_add_u32_e32 v46, s24, v60
	v_add_u32_e32 v47, s24, v59
	v_add_u32_e32 v48, s24, v58
	v_add_u32_e32 v49, s24, v61
	s_lshr_b32 s27, s35, 29
	v_ashrrev_i32_e32 v63, 31, v62
	v_add_u32_e32 v64, 0x100, v62
	v_add_u32_e32 v65, 0x200, v62
	v_add_u32_e32 v66, 0x300, v62
	v_add_u32_e32 v67, 0x400, v62
	v_add_u32_e32 v68, 0x500, v62
	buffer_load_ushort v91, v58, s[16:19], 0 offen
	buffer_load_ushort v92, v59, s[16:19], 0 offen
	buffer_load_ushort v93, v60, s[16:19], 0 offen
	buffer_load_ushort v94, v46, s[16:19], 0 offen
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v59, s24, v47
	v_add_u32_e32 v46, s24, v46
	v_add_u32_e32 v60, s24, v49
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v63, 30, v63
	v_ashrrev_i32_e32 v69, 31, v64
	v_ashrrev_i32_e32 v70, 31, v65
	v_ashrrev_i32_e32 v71, 31, v66
	v_ashrrev_i32_e32 v72, 31, v67
	v_ashrrev_i32_e32 v73, 31, v68
	buffer_load_ushort v95, v47, s[16:19], 0 offen
	buffer_load_ushort v96, v48, s[16:19], 0 offen
	buffer_load_ushort v97, v61, s[16:19], 0 offen
	buffer_load_ushort v98, v49, s[16:19], 0 offen
	v_add_u32_e32 v47, s24, v46
	v_add_u32_e32 v48, s24, v59
	v_add_u32_e32 v49, s24, v58
	v_add_u32_e32 v61, s24, v60
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v63, v62, v63
	v_lshrrev_b32_e32 v69, 30, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_lshrrev_b32_e32 v71, 30, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_lshrrev_b32_e32 v73, 30, v73
	buffer_load_ushort v99, v58, s[16:19], 0 offen
	buffer_load_ushort v100, v59, s[16:19], 0 offen
	buffer_load_ushort v101, v46, s[16:19], 0 offen
	buffer_load_ushort v102, v47, s[16:19], 0 offen
	v_add_u32_e32 v46, s24, v49
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v47, s24, v47
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v59, 2, v63
	v_and_b32_e32 v63, -4, v63
	v_add_u32_e32 v69, v64, v69
	v_add_u32_e32 v70, v65, v70
	v_add_u32_e32 v71, v66, v71
	v_add_u32_e32 v72, v67, v72
	v_add_u32_e32 v73, v68, v73
	buffer_load_ushort v103, v48, s[16:19], 0 offen
	buffer_load_ushort v104, v49, s[16:19], 0 offen
	buffer_load_ushort v105, v60, s[16:19], 0 offen
	buffer_load_ushort v106, v61, s[16:19], 0 offen
	buffer_load_ushort v107, v46, s[16:19], 0 offen
	buffer_load_ushort v108, v58, s[16:19], 0 offen
	buffer_load_ushort v109, v47, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v46, s26, 6, v21
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v47, v62, v63
	v_lshrrev_b32_e32 v48, 29, v59
	v_lshlrev_b32_e32 v49, 7, v59
	v_ashrrev_i32_e32 v58, 2, v69
	v_and_b32_e32 v60, -4, v69
	v_ashrrev_i32_e32 v61, 2, v70
	v_and_b32_e32 v62, -4, v70
	v_ashrrev_i32_e32 v63, 2, v71
	v_and_b32_e32 v69, -4, v71
	v_ashrrev_i32_e32 v70, 2, v72
	v_and_b32_e32 v71, -4, v72
	v_ashrrev_i32_e32 v72, 2, v73
	v_and_b32_e32 v73, 0xffffffc, v73
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v74, 31, v46
	v_add_u32_e32 v75, 0x200, v46
	v_add_u32_e32 v76, 0x400, v46
	v_add_u32_e32 v47, v47, v34
	v_add_u32_e32 v48, v59, v48
	v_sub_u32_e32 v60, v64, v60
	v_lshrrev_b32_e32 v64, 29, v58
	v_lshlrev_b32_e32 v77, 6, v58
	v_sub_u32_e32 v110, v61, v58
	v_sub_u32_e32 v62, v65, v62
	v_lshrrev_b32_e32 v65, 29, v61
	v_sub_u32_e32 v111, v63, v61
	v_sub_u32_e32 v66, v66, v69
	v_lshrrev_b32_e32 v69, 29, v63
	v_sub_u32_e32 v112, v70, v63
	v_sub_u32_e32 v67, v67, v71
	v_lshrrev_b32_e32 v71, 29, v70
	v_sub_u32_e32 v113, v72, v70
	v_sub_u32_e32 v68, v68, v73
	v_lshrrev_b32_e32 v73, 29, v72
	v_lshrrev_b32_e32 v74, 30, v74
	v_ashrrev_i32_e32 v114, 31, v75
	v_ashrrev_i32_e32 v115, 31, v76
	v_and_b32_e32 v48, -8, v48
	v_add_u32_e32 v60, v60, v34
	v_add_u32_e32 v64, v58, v64
	v_add_u32_e32 v62, v62, v34
	v_add_u32_e32 v65, v61, v65
	v_lshlrev_b32_e32 v110, 6, v110
	v_add_u32_e32 v66, v66, v34
	v_add_u32_e32 v69, v63, v69
	v_lshlrev_b32_e32 v111, 6, v111
	v_add_u32_e32 v67, v67, v34
	v_add_u32_e32 v71, v70, v71
	v_lshlrev_b32_e32 v112, 6, v112
	v_add_u32_e32 v68, v68, v34
	v_add_u32_e32 v73, v72, v73
	v_lshlrev_b32_e32 v113, 7, v113
	v_add_u32_e32 v74, v46, v74
	v_lshrrev_b32_e32 v114, 30, v114
	v_lshrrev_b32_e32 v115, 30, v115
	v_sub_u32_e32 v48, v59, v48
	v_and_b32_e32 v59, -8, v64
	v_and_b32_e32 v64, -8, v65
	v_and_b32_e32 v65, -8, v69
	v_and_b32_e32 v69, -8, v71
	v_and_b32_e32 v71, 0xffffff8, v73
	v_ashrrev_i32_e32 v73, 2, v74
	v_and_b32_e32 v74, -4, v74
	v_add_u32_e32 v114, v75, v114
	v_add_u32_e32 v115, v76, v115
	v_xor_b32_e32 v47, v47, v48
	v_sub_u32_e32 v48, v58, v59
	v_sub_u32_e32 v58, v61, v64
	v_sub_u32_e32 v59, v63, v65
	v_sub_u32_e32 v61, v70, v69
	v_sub_u32_e32 v63, v72, v71
	v_sub_u32_e32 v46, v46, v74
	v_lshrrev_b32_e32 v64, 29, v73
	v_lshlrev_b32_e32 v65, 6, v73
	v_ashrrev_i32_e32 v69, 2, v114
	v_and_b32_e32 v70, -4, v114
	v_ashrrev_i32_e32 v71, 2, v115
	v_and_b32_e32 v72, -4, v115
	v_lshlrev_b32_e32 v74, 3, v47
	v_lshl_add_u32 v114, v47, 4, v49
	v_xor_b32_e32 v48, v60, v48
	v_xor_b32_e32 v49, v62, v58
	v_xor_b32_e32 v58, v66, v59
	v_xor_b32_e32 v59, v67, v61
	v_xor_b32_e32 v60, v68, v63
	v_add_u32_e32 v46, v46, v36
	v_add_u32_e32 v61, v73, v64
	v_sub_u32_e32 v62, v75, v70
	v_lshrrev_b32_e32 v63, 29, v69
	v_sub_u32_e32 v64, v76, v72
	v_lshrrev_b32_e32 v66, 29, v71
	v_sub_u32_e32 v47, v48, v47
	v_sub_u32_e32 v48, v49, v48
	v_sub_u32_e32 v49, v58, v49
	v_sub_u32_e32 v58, v59, v58
	v_sub_u32_e32 v59, v60, v59
	v_and_b32_e32 v60, -8, v61
	v_add_u32_e32 v61, v46, v37
	v_add_u32_e32 v62, v62, v36
	v_add_u32_e32 v63, v69, v63
	v_add_u32_e32 v64, v64, v36
	v_add_u32_e32 v66, v71, v66
	v_lshlrev_b32_e32 v47, 3, v47
	v_lshl_add_u32 v48, v48, 3, v110
	v_lshl_add_u32 v49, v49, 3, v111
	v_lshl_add_u32 v58, v58, 3, v112
	v_lshlrev_b32_e32 v59, 4, v59
	v_sub_u32_e32 v60, v73, v60
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v67, v62, v37
	v_and_b32_e32 v66, -8, v66
	v_add_u32_e32 v68, v64, v37
	v_add3_u32 v47, v74, v77, v47
	v_lshlrev_b32_e32 v70, 1, v48
	v_xor_b32_e32 v46, v46, v60
	v_xor_b32_e32 v60, v61, v60
	v_sub_u32_e32 v61, v69, v63
	v_sub_u32_e32 v63, v71, v66
	v_lshlrev_b32_e32 v110, 1, v47
	v_add3_u32 v47, v48, v47, v49
	v_lshlrev_b32_e32 v48, 3, v46
	v_sub_u32_e32 v60, v60, v46
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v67, v61
	v_xor_b32_e32 v64, v64, v63
	v_xor_b32_e32 v63, v68, v63
	v_lshl_add_u32 v66, v46, 4, 32
	v_add3_u32 v111, v110, 32, v70
	v_add_lshl_u32 v47, v58, v47, 1
	v_sub_u32_e32 v62, v62, v46
	v_sub_u32_e32 v61, v61, v46
	v_sub_u32_e32 v64, v64, v46
	v_sub_u32_e32 v46, v63, v46
	v_add_lshl_u32 v48, v48, v65, 1
	v_lshl_add_u32 v63, v69, 7, v66
	v_lshl_add_u32 v65, v71, 7, v66
	v_lshlrev_b32_e32 v60, 4, v60
	v_lshl_add_u32 v112, v49, 1, v111
	v_add3_u32 v113, v59, v113, v47
	v_lshl_add_u32 v59, v62, 4, v63
	v_lshl_add_u32 v62, v64, 4, v65
	v_add3_u32 v66, v48, 32, v60
	v_lshl_add_u32 v70, v61, 4, v63
	v_lshl_add_u32 v74, v46, 4, v65
	v_lshl_add_u32 v115, v58, 1, v112
	ds_read_b128 v[46:49], v48 offset:32
	ds_read_b128 v[58:61], v59
	ds_read_b128 v[62:65], v62
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v116, v80, s[16:19], 0 offen
	buffer_load_dword v117, v81, s[16:19], 0 offen
	buffer_load_dword v118, v82, s[16:19], 0 offen
	buffer_load_dword v119, v83, s[16:19], 0 offen
	buffer_load_dword v120, v78, s[16:19], 0 offen
	buffer_load_dword v121, v84, s[16:19], 0 offen
	buffer_load_dword v122, v85, s[16:19], 0 offen
	buffer_load_dword v123, v86, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v46
	v_dot2c_f32_f16_e32 v6, v32, v47
	v_dot2c_f32_f16_e32 v4, v31, v48
	v_dot2c_f32_f16_e32 v2, v30, v49
	v_dot2c_f32_f16_e32 v9, v33, v58
	v_dot2c_f32_f16_e32 v7, v32, v59
	v_dot2c_f32_f16_e32 v5, v31, v60
	v_dot2c_f32_f16_e32 v3, v30, v61
	v_dot2c_f32_f16_e32 v50, v33, v62
	v_dot2c_f32_f16_e32 v51, v32, v63
	v_dot2c_f32_f16_e32 v52, v31, v64
	v_dot2c_f32_f16_e32 v53, v30, v65
	v_dot2c_f32_f16_e32 v16, v29, v66
	v_dot2c_f32_f16_e32 v14, v28, v67
	v_dot2c_f32_f16_e32 v12, v27, v68
	v_dot2c_f32_f16_e32 v10, v26, v69
	v_dot2c_f32_f16_e32 v17, v29, v70
	v_dot2c_f32_f16_e32 v15, v28, v71
	v_dot2c_f32_f16_e32 v13, v27, v72
	v_dot2c_f32_f16_e32 v11, v26, v73
	v_dot2c_f32_f16_e32 v54, v29, v74
	v_dot2c_f32_f16_e32 v55, v28, v75
	v_dot2c_f32_f16_e32 v56, v27, v76
	v_dot2c_f32_f16_e32 v57, v26, v77
	v_add_f32_e32 v26, v35, v50
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v51, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v52, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v53, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v54, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v55, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v56, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v57, v2
	s_waitcnt vmcnt(30)
	v_lshrrev_b16_e32 v2, 8, v87
	s_waitcnt vmcnt(29)
	v_lshrrev_b16_e32 v4, 8, v88
	s_waitcnt vmcnt(28)
	v_lshrrev_b16_e32 v6, 8, v89
	v_lshrrev_b16_e32 v8, 8, v79
	s_waitcnt vmcnt(27)
	v_lshrrev_b16_e32 v10, 8, v90
	v_and_b32_e32 v3, 0xff, v87
	v_and_b32_e32 v5, 0xff, v88
	v_and_b32_e32 v7, 0xff, v89
	v_and_b32_e32 v9, 0xff, v79
	v_and_b32_e32 v11, 0xff, v90
	s_waitcnt vmcnt(26)
	v_lshrrev_b16_e32 v14, 8, v91
	s_waitcnt vmcnt(25)
	v_lshrrev_b16_e32 v12, 8, v92
	s_waitcnt vmcnt(24)
	v_lshrrev_b16_e32 v13, 8, v93
	v_cvt_f32_fp8_sdwa v46, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v8 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v93
	v_and_b32_e32 v15, 0xff, v92
	v_and_b32_e32 v16, 0xff, v91
	v_cvt_f32_fp8_sdwa v9, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v10 src0_sel:BYTE_0
	s_waitcnt vmcnt(23)
	v_lshrrev_b16_e32 v17, 8, v94
	s_waitcnt vmcnt(22)
	v_lshrrev_b16_e32 v26, 8, v95
	s_waitcnt vmcnt(21)
	v_lshrrev_b16_e32 v27, 8, v96
	s_waitcnt vmcnt(20)
	v_lshrrev_b16_e32 v28, 8, v97
	s_waitcnt vmcnt(19)
	v_lshrrev_b16_e32 v30, 8, v98
	v_cvt_f32_fp8_sdwa v52, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v94
	v_and_b32_e32 v15, 0xff, v95
	v_and_b32_e32 v29, 0xff, v96
	v_and_b32_e32 v31, 0xff, v97
	v_and_b32_e32 v32, 0xff, v98
	s_waitcnt vmcnt(18)
	v_lshrrev_b16_e32 v47, 8, v99
	s_waitcnt vmcnt(17)
	v_lshrrev_b16_e32 v33, 8, v100
	s_waitcnt vmcnt(16)
	v_lshrrev_b16_e32 v48, 8, v101
	v_cvt_f32_fp8_sdwa v58, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v28 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v101
	v_and_b32_e32 v31, 0xff, v100
	v_and_b32_e32 v49, 0xff, v99
	v_cvt_f32_fp8_sdwa v29, v32 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v30 src0_sel:BYTE_0
	s_waitcnt vmcnt(15)
	v_lshrrev_b16_e32 v50, 8, v102
	s_waitcnt vmcnt(14)
	v_lshrrev_b16_e32 v51, 8, v103
	s_waitcnt vmcnt(13)
	v_lshrrev_b16_e32 v53, 8, v104
	s_waitcnt vmcnt(12)
	v_lshrrev_b16_e32 v54, 8, v105
	s_waitcnt vmcnt(11)
	v_lshrrev_b16_e32 v55, 8, v106
	v_cvt_f32_fp8_sdwa v61, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v33 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_and_b32_e32 v47, 0xff, v102
	v_and_b32_e32 v48, 0xff, v103
	v_and_b32_e32 v49, 0xff, v104
	v_and_b32_e32 v62, 0xff, v105
	v_and_b32_e32 v63, 0xff, v106
	s_waitcnt vmcnt(10)
	v_lshrrev_b16_e32 v64, 8, v107
	s_waitcnt vmcnt(9)
	v_lshrrev_b16_e32 v65, 8, v108
	s_waitcnt vmcnt(8)
	v_lshrrev_b16_e32 v66, 8, v109
	v_fma_mixlo_f16 v67, s12, v46, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_cvt_f32_fp8_sdwa v68, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v54 src0_sel:BYTE_0
	v_and_b32_e32 v54, 0xff, v109
	v_and_b32_e32 v69, 0xff, v108
	v_and_b32_e32 v70, 0xff, v107
	v_cvt_f32_fp8_sdwa v53, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v55 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v71, v2
	v_cvt_f16_f32_e32 v72, v3
	v_cvt_f16_f32_e32 v73, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v74, v6
	v_fma_mixlo_f16 v75, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[10:11]
	v_pk_mul_f32 v[6:7], s[6:7], v[12:13]
	v_pk_mul_f32 v[8:9], s[6:7], v[8:9]
	v_cvt_f32_fp8_sdwa v76, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v64 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v64, v2
	v_cvt_f16_f32_e32 v65, v3
	v_cvt_f16_f32_e32 v66, v6
	v_cvt_f16_f32_e32 v69, v7
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_fma_mixlo_f16 v58, s12, v58, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v70, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v61, s12, v61, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[30:31]
	v_pk_mul_f32 v[6:7], s[6:7], v[32:33]
	v_pk_mul_f32 v[14:15], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v28, v2
	v_cvt_f16_f32_e32 v30, v3
	v_cvt_f16_f32_e32 v31, v6
	v_cvt_f16_f32_e32 v32, v7
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v77, v14
	v_fma_mixlo_f16 v68, s12, v68, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[46:47]
	v_pk_mul_f32 v[6:7], s[6:7], v[48:49]
	v_pk_mul_f32 v[14:15], s[6:7], v[50:51]
	v_cvt_f16_f32_e32 v46, v2
	v_cvt_f16_f32_e32 v47, v3
	v_cvt_f16_f32_e32 v48, v6
	v_cvt_f16_f32_e32 v49, v7
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v50, v14
	v_fma_mixlo_f16 v51, s12, v76, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[54:55]
	v_pk_mul_f32 v[14:15], s[6:7], v[52:53]
	v_pack_b32_f16 v3, v72, v4
	v_pack_b32_f16 v4, v73, v74
	v_pack_b32_f16 v2, v67, v71
	v_fma_mixhi_f16 v5, s12, v56, 0
	v_cvt_f16_f32_e32 v52, v6
	v_cvt_f16_f32_e32 v53, v7
	v_cvt_f16_f32_e32 v54, v10
	v_cvt_f16_f32_e32 v55, v11
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v56, v14
	v_pack_b32_f16 v8, v69, v8
	v_pack_b32_f16 v7, v65, v66
	v_pack_b32_f16 v6, v75, v64
	v_fma_mixhi_f16 v9, s12, v57, 0
	ds_write_b128 v114, v[2:5] offset:32
	v_pack_b32_f16 v12, v70, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v58, v16
	v_fma_mixhi_f16 v13, s12, v59, 0
	ds_write_b128 v110, v[6:9] offset:32
	v_pack_b32_f16 v16, v32, v77
	v_pack_b32_f16 v15, v30, v31
	v_pack_b32_f16 v14, v61, v28
	v_fma_mixhi_f16 v17, s12, v60, 0
	ds_write_b128 v111, v[10:13]
	v_pack_b32_f16 v28, v49, v50
	v_pack_b32_f16 v27, v47, v48
	v_pack_b32_f16 v26, v68, v46
	v_fma_mixhi_f16 v29, s12, v62, 0
	ds_write_b128 v112, v[14:17]
	v_pack_b32_f16 v32, v55, v56
	v_pack_b32_f16 v31, v53, v54
	v_pack_b32_f16 v30, v51, v52
	v_fma_mixhi_f16 v33, s12, v63, 0
	ds_write_b128 v115, v[26:29]
	ds_write_b128 v113, v[30:33] offset:32
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v2, 16, v116
	v_bfi_b32 v3, v45, 0, v116
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v4, 16, v117
	v_bfi_b32 v5, v45, 0, v117
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v6, 16, v118
	v_bfi_b32 v7, v45, 0, v118
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v8, 16, v119
	v_bfi_b32 v9, v45, 0, v119
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v123
	v_bfi_b32 v11, v45, 0, v123
	v_lshlrev_b32_e32 v12, 16, v122
	v_bfi_b32 v13, v45, 0, v122
	v_lshlrev_b32_e32 v14, 16, v121
	v_bfi_b32 v15, v45, 0, v121
	v_lshlrev_b32_e32 v16, 16, v120
	v_bfi_b32 v17, v45, 0, v120
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v16, v16
	v_pack_b32_f16 v33, v2, v3
	v_pack_b32_f16 v32, v4, v5
	v_pack_b32_f16 v31, v6, v7
	v_pack_b32_f16 v30, v8, v9
	v_pack_b32_f16 v29, v10, v11
	v_pack_b32_f16 v28, v12, v13
	v_pack_b32_f16 v27, v14, v15
	v_pack_b32_f16 v26, v16, v17
	s_cbranch_scc1 .LBB10_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi2ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v19
.LBB10_7:                               ; %Flow152
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v21
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v37
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v29, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v27, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v26, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v22
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v22
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v22
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB10_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB10_9:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v21
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v20
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v23
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v22
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v22, s1, v19
	v_or_b32_e32 v28, s5, v21
	v_mul_hi_u32 v29, v22, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v22, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v22, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v28
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v23
	v_bfe_u32 v8, v20, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v23
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v23
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v23
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v23
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v23
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v23
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v21
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB10_10:                              ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v23
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v20, v53, v15
	v_dot2c_f32_f16_e32 v22, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v20, 0xff, v85
	v_bfe_u32 v22, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v22, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB10_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v21
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 124
		.amdhsa_next_free_sgpr 36
		.amdhsa_accum_offset 124
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end10:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end10-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 11096
; NumSgprs: 42
; NumVgprs: 124
; NumAgprs: 0
; TotalNumVgprs: 124
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 5
; VGPRBlocks: 15
; NumSGPRsForWavesPerEU: 42
; NumVGPRsForWavesPerEU: 124
; AccumOffset: 124
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 30
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v4, s25
	buffer_load_dwordx4 v[0:3], v4, s[16:19], 0 offen
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	v_mbcnt_lo_u32_b32 v5, -1, 0
	v_mbcnt_hi_u32_b32 v22, -1, v5
	v_lshlrev_b32_e32 v20, 3, v22
	v_and_b32_e32 v6, 8, v20
	buffer_load_dwordx4 v[8:11], v4, s[16:19], 0 offen offset:16
	v_lshrrev_b32_e32 v25, 1, v22
	v_lshl_add_u32 v7, s23, 5, v25
	v_mad_u64_u32 v[4:5], s[4:5], v7, s9, v[6:7]
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	buffer_load_ushort v5, v4, s[4:7], 0 offen
	buffer_load_ushort v12, v4, s[4:7], 0 offen offset:2
	buffer_load_ushort v13, v4, s[4:7], 0 offen offset:4
	buffer_load_ushort v14, v4, s[4:7], 0 offen offset:6
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v15, s24, v4
	v_add_u32_e32 v16, 6, v15
	v_add_u32_e32 v17, 4, v15
	v_add_u32_e32 v19, 2, v15
	buffer_load_ushort v21, v17, s[4:7], 0 offen
	buffer_load_ushort v23, v19, s[4:7], 0 offen
	buffer_load_ushort v24, v16, s[4:7], 0 offen
	buffer_load_ushort v34, v15, s[4:7], 0 offen
	v_add_u32_e32 v15, s24, v15
	v_add_u32_e32 v19, s24, v19
	v_add_u32_e32 v17, s24, v17
	v_add_u32_e32 v16, s24, v16
	v_add_u32_e32 v26, s24, v16
	v_add_u32_e32 v27, -2, v26
	v_add_u32_e32 v28, -4, v26
	v_add_u32_e32 v29, -6, v26
	buffer_load_ushort v35, v15, s[4:7], 0 offen
	buffer_load_ushort v36, v19, s[4:7], 0 offen
	buffer_load_ushort v37, v17, s[4:7], 0 offen
	buffer_load_ushort v38, v16, s[4:7], 0 offen
	buffer_load_ushort v39, v26, s[4:7], 0 offen
	buffer_load_ushort v40, v27, s[4:7], 0 offen
	buffer_load_ushort v41, v28, s[4:7], 0 offen
	buffer_load_ushort v42, v29, s[4:7], 0 offen
	v_add_u32_e32 v15, s24, v29
	v_add_u32_e32 v16, s24, v28
	v_add_u32_e32 v17, s24, v27
	v_add_u32_e32 v19, s24, v26
	v_add_u32_e32 v26, s24, v19
	v_add_u32_e32 v27, -2, v26
	buffer_load_ushort v43, v15, s[4:7], 0 offen
	buffer_load_ushort v44, v16, s[4:7], 0 offen
	buffer_load_ushort v45, v17, s[4:7], 0 offen
	buffer_load_ushort v46, v19, s[4:7], 0 offen
	buffer_load_ushort v47, v26, s[4:7], 0 offen
	buffer_load_ushort v48, v27, s[4:7], 0 offen
	v_add_u32_e32 v15, -4, v26
	v_add_u32_e32 v16, -6, v26
	buffer_load_ushort v19, v15, s[4:7], 0 offen
	buffer_load_ushort v49, v16, s[4:7], 0 offen
	s_mov_b32 s19, 0
	v_mov_b32_e32 v15, 0xffff
	s_waitcnt vmcnt(25)
	v_lshlrev_b32_e32 v16, 16, v0
	v_bfi_b32 v0, v15, 0, v0
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v16, v16
	v_lshlrev_b32_e32 v17, 16, v1
	v_bfi_b32 v1, v15, 0, v1
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v17, v17
	v_lshlrev_b32_e32 v26, 16, v2
	v_bfi_b32 v2, v15, 0, v2
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v26, v26
	v_lshlrev_b32_e32 v27, 16, v3
	v_bfi_b32 v3, v15, 0, v3
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v27, v27
	v_pack_b32_f16 v33, v16, v0
	v_pack_b32_f16 v32, v17, v1
	v_pack_b32_f16 v31, v26, v2
	v_pack_b32_f16 v30, v27, v3
	s_waitcnt vmcnt(24)
	v_lshlrev_b32_e32 v0, 16, v8
	v_bfi_b32 v1, v15, 0, v8
	v_cvt_f16_f32_e32 v1, v1
	v_cvt_f16_f32_e32 v0, v0
	v_lshlrev_b32_e32 v2, 16, v9
	v_bfi_b32 v3, v15, 0, v9
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_lshlrev_b32_e32 v8, 16, v10
	v_bfi_b32 v9, v15, 0, v10
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_lshlrev_b32_e32 v10, 16, v11
	v_bfi_b32 v11, v15, 0, v11
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_pack_b32_f16 v29, v0, v1
	v_pack_b32_f16 v28, v2, v3
	v_pack_b32_f16 v27, v8, v9
	v_pack_b32_f16 v26, v10, v11
	s_waitcnt vmcnt(23)
	v_lshrrev_b16_e32 v0, 8, v5
	s_waitcnt vmcnt(22)
	v_lshrrev_b16_e32 v2, 8, v12
	s_waitcnt vmcnt(21)
	v_lshrrev_b16_e32 v8, 8, v13
	s_waitcnt vmcnt(20)
	v_lshrrev_b16_e32 v10, 8, v14
	s_waitcnt vmcnt(17)
	v_lshrrev_b16_e32 v15, 8, v24
	v_lshrrev_b16_e32 v16, 8, v21
	v_lshrrev_b16_e32 v11, 8, v23
	s_waitcnt vmcnt(16)
	v_lshrrev_b16_e32 v17, 8, v34
	s_waitcnt vmcnt(15)
	v_lshrrev_b16_e32 v50, 8, v35
	s_waitcnt vmcnt(14)
	v_lshrrev_b16_e32 v51, 8, v36
	s_waitcnt vmcnt(13)
	v_lshrrev_b16_e32 v52, 8, v37
	s_waitcnt vmcnt(12)
	v_lshrrev_b16_e32 v53, 8, v38
	s_waitcnt vmcnt(11)
	v_lshrrev_b16_e32 v54, 8, v39
	s_waitcnt vmcnt(10)
	v_lshrrev_b16_e32 v55, 8, v40
	s_waitcnt vmcnt(9)
	v_lshrrev_b16_e32 v56, 8, v41
	s_waitcnt vmcnt(8)
	v_lshrrev_b16_e32 v57, 8, v42
	s_waitcnt vmcnt(7)
	v_lshrrev_b16_e32 v58, 8, v43
	s_waitcnt vmcnt(6)
	v_lshrrev_b16_e32 v59, 8, v44
	s_waitcnt vmcnt(5)
	v_lshrrev_b16_e32 v60, 8, v45
	s_waitcnt vmcnt(4)
	v_lshrrev_b16_e32 v61, 8, v46
	s_waitcnt vmcnt(3)
	v_lshrrev_b16_e32 v62, 8, v47
	s_waitcnt vmcnt(2)
	v_lshrrev_b16_e32 v63, 8, v48
	v_and_b32_e32 v1, 0xff, v5
	v_cvt_f32_fp8_sdwa v3, v1 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v0, v0 src0_sel:BYTE_0
	v_and_b32_e32 v1, 0xff, v12
	v_cvt_f32_fp8_sdwa v1, v1 src0_sel:BYTE_0
	s_waitcnt vmcnt(1)
	v_lshrrev_b16_e32 v5, 8, v19
	s_waitcnt vmcnt(0)
	v_lshrrev_b16_e32 v64, 8, v49
	v_fma_mixlo_f16 v12, s12, v3, 0
	v_pk_mul_f32 v[0:1], s[12:13], v[0:1] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v13
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_and_b32_e32 v9, 0xff, v14
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v1, v1
	v_pk_mul_f32 v[2:3], s[12:13], v[2:3] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v3
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v14, v2
	v_cvt_f16_f32_e32 v0, v0
	v_cvt_f16_f32_e32 v3, v9
	v_pack_b32_f16 v2, v13, v8
	v_pack_b32_f16 v1, v1, v14
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v34
	v_cvt_f32_fp8_sdwa v13, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v17 src0_sel:BYTE_0
	v_and_b32_e32 v9, 0xff, v23
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pack_b32_f16 v0, v12, v0
	v_fma_mixhi_f16 v3, s12, v10, 0
	v_fma_mixlo_f16 v14, s12, v13, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v21
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v16 src0_sel:BYTE_0
	v_and_b32_e32 v13, 0xff, v24
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v17, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v16, v12
	v_pack_b32_f16 v9, v9, v17
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v35
	v_cvt_f32_fp8_sdwa v16, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v50 src0_sel:BYTE_0
	v_and_b32_e32 v13, 0xff, v36
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v14, v8
	v_fma_mixhi_f16 v11, s12, v15, 0
	v_fma_mixlo_f16 v21, s12, v16, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v51 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v37
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v52 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v38
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v24, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v23, v16
	v_pack_b32_f16 v13, v13, v24
	v_cvt_f32_fp8_sdwa v23, v53 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v42
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v57 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v41
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v21, v12
	v_fma_mixhi_f16 v15, s12, v23, 0
	v_fma_mixlo_f16 v21, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v56 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v40
	v_cvt_f32_fp8_sdwa v35, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v55 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v39
	v_cvt_f32_fp8_sdwa v37, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v36
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v23, v24
	v_pack_b32_f16 v37, v17, v34
	v_cvt_f32_fp8_sdwa v23, v54 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v43
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v58 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v44
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v21, v35
	v_fma_mixhi_f16 v39, s12, v23, 0
	v_fma_mixlo_f16 v21, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v59 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v45
	v_cvt_f32_fp8_sdwa v35, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v60 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v46
	v_cvt_f32_fp8_sdwa v41, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v40
	v_cvt_f16_f32_e32 v34, v34
	v_cvt_f16_f32_e32 v35, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v23, v24
	v_pack_b32_f16 v41, v17, v34
	v_cvt_f32_fp8_sdwa v23, v61 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v49
	v_cvt_f32_fp8_sdwa v24, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v64 src0_sel:BYTE_0
	v_and_b32_e32 v17, 0xff, v19
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v21, v35
	v_fma_mixhi_f16 v43, s12, v23, 0
	v_fma_mixlo_f16 v19, s12, v24, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v16
	v_cvt_f32_fp8_sdwa v34, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v48
	v_cvt_f32_fp8_sdwa v35, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v63 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v47
	v_cvt_f32_fp8_sdwa v45, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v62 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v23
	v_pack_b32_f16 v45, v5, v16
	v_pack_b32_f16 v44, v19, v21
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v6
	v_ashrrev_i32_e32 v5, 31, v7
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v7, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v7, v5
	v_add_u32_e32 v5, v34, v5
	v_lshrrev_b32_e32 v16, 29, v6
	v_add_u32_e32 v16, v6, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v6, v16
	v_xor_b32_e32 v5, v5, v16
	v_lshlrev_b32_e32 v16, 3, v5
	v_lshlrev_b32_e32 v6, 7, v6
	v_lshl_add_u32 v6, v5, 4, v6
	ds_write_b128 v6, v[0:3] offset:32
	v_add_u32_e32 v0, 0x100, v7
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v0, v0, v1
	v_add_u32_e32 v0, v0, v34
	v_lshrrev_b32_e32 v1, 29, v2
	v_add_u32_e32 v1, v2, v1
	v_and_b32_e32 v1, -8, v1
	v_sub_u32_e32 v1, v2, v1
	v_xor_b32_e32 v0, v0, v1
	v_sub_u32_e32 v1, v0, v5
	v_lshlrev_b32_e32 v1, 3, v1
	v_lshlrev_b32_e32 v3, 6, v2
	v_add3_u32 v1, v16, v3, v1
	v_lshlrev_b32_e32 v3, 1, v1
	ds_write_b128 v3, v[8:11] offset:32
	v_add_u32_e32 v5, 0x200, v7
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v8, 2, v6
	v_sub_u32_e32 v2, v8, v2
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v6, 29, v8
	v_add_u32_e32 v6, v8, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v8, v6
	v_xor_b32_e32 v5, v5, v6
	v_sub_u32_e32 v0, v5, v0
	v_lshlrev_b32_e32 v2, 6, v2
	v_lshl_add_u32 v0, v0, 3, v2
	v_lshlrev_b32_e32 v2, 1, v0
	v_add3_u32 v2, v3, 32, v2
	ds_write_b128 v2, v[12:15]
	v_add_u32_e32 v3, 0x300, v7
	v_ashrrev_i32_e32 v6, 31, v3
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v3, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v3, v3, v6
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v5, v3, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_add3_u32 v0, v0, v1, v5
	v_lshl_add_u32 v1, v5, 1, v2
	ds_write_b128 v1, v[36:39]
	v_add_u32_e32 v2, 0x400, v7
	v_ashrrev_i32_e32 v5, 31, v2
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v2, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_sub_u32_e32 v8, v6, v9
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v2, v2, v5
	v_add_u32_e32 v2, v2, v34
	v_lshrrev_b32_e32 v5, 29, v6
	v_add_u32_e32 v5, v6, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v6, v5
	v_xor_b32_e32 v2, v2, v5
	v_sub_u32_e32 v3, v2, v3
	v_lshlrev_b32_e32 v5, 6, v8
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshl_add_u32 v1, v3, 1, v1
	ds_write_b128 v1, v[40:43]
	v_add_u32_e32 v1, 0x500, v7
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v7, 2, v5
	v_sub_u32_e32 v6, v7, v6
	v_and_b32_e32 v5, 0xffffffc, v5
	v_sub_u32_e32 v1, v1, v5
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v5, 29, v7
	v_add_u32_e32 v5, v7, v5
	v_and_b32_e32 v5, 0xffffff8, v5
	v_sub_u32_e32 v5, v7, v5
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v2
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v2, 7, v6
	v_add_lshl_u32 v0, v3, v0, 1
	v_add3_u32 v0, v1, v2, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v23, 3, v22
	v_lshrrev_b32_e32 v19, 6, v22
	v_add_u32_e32 v3, 8, v23
	s_cbranch_scc1 .LBB11_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi2ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi15
	v_lshrrev_b32_e32 v2, 6, v22
	v_lshlrev_b32_e32 v36, 2, v2
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v2
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB11_3
.LBB11_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr19
                                        ; implicit-def: $vgpr2
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB11_3:                               ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v21, 63, v22
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s19
	v_mov_b32_e32 v1, s19
	v_mov_b32_e32 v0, s19
	s_cbranch_vccnz .LBB11_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v3
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 22, v4
	s_add_i32 s15, s25, 60
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v45, 0xffff
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB11_5:                               ; %.lr.ph.i632.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v46, -6, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v47, -4, v38
	v_add_u32_e32 v48, -2, v38
	v_add_u32_e32 v49, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v57, 0
	s_sub_i32 s27, s15, 28
	s_sub_i32 s28, s15, 24
	s_sub_i32 s29, s15, 20
	s_add_i32 s30, s15, -16
	v_mov_b32_e32 v78, s15
	s_add_i32 s31, s15, -4
	s_add_i32 s33, s15, -8
	s_add_i32 s34, s15, -12
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_ushort v79, v38, s[16:19], 0 offen
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v59, s24, v47
	v_add_u32_e32 v60, s24, v46
	v_add_u32_e32 v61, s24, v49
	s_ashr_i32 s35, s26, 31
	v_mov_b32_e32 v80, s27
	v_mov_b32_e32 v81, s28
	v_mov_b32_e32 v82, s29
	v_mov_b32_e32 v83, s30
	v_mov_b32_e32 v84, s31
	v_mov_b32_e32 v85, s33
	v_mov_b32_e32 v86, s34
	v_lshl_add_u32 v62, s26, 5, v25
	buffer_load_ushort v87, v46, s[16:19], 0 offen
	buffer_load_ushort v88, v47, s[16:19], 0 offen
	buffer_load_ushort v89, v48, s[16:19], 0 offen
	buffer_load_ushort v90, v49, s[16:19], 0 offen
	v_add_u32_e32 v46, s24, v60
	v_add_u32_e32 v47, s24, v59
	v_add_u32_e32 v48, s24, v58
	v_add_u32_e32 v49, s24, v61
	s_lshr_b32 s27, s35, 29
	v_ashrrev_i32_e32 v63, 31, v62
	v_add_u32_e32 v64, 0x100, v62
	v_add_u32_e32 v65, 0x200, v62
	v_add_u32_e32 v66, 0x300, v62
	v_add_u32_e32 v67, 0x400, v62
	v_add_u32_e32 v68, 0x500, v62
	buffer_load_ushort v91, v58, s[16:19], 0 offen
	buffer_load_ushort v92, v59, s[16:19], 0 offen
	buffer_load_ushort v93, v60, s[16:19], 0 offen
	buffer_load_ushort v94, v46, s[16:19], 0 offen
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v59, s24, v47
	v_add_u32_e32 v46, s24, v46
	v_add_u32_e32 v60, s24, v49
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v63, 30, v63
	v_ashrrev_i32_e32 v69, 31, v64
	v_ashrrev_i32_e32 v70, 31, v65
	v_ashrrev_i32_e32 v71, 31, v66
	v_ashrrev_i32_e32 v72, 31, v67
	v_ashrrev_i32_e32 v73, 31, v68
	buffer_load_ushort v95, v47, s[16:19], 0 offen
	buffer_load_ushort v96, v48, s[16:19], 0 offen
	buffer_load_ushort v97, v61, s[16:19], 0 offen
	buffer_load_ushort v98, v49, s[16:19], 0 offen
	v_add_u32_e32 v47, s24, v46
	v_add_u32_e32 v48, s24, v59
	v_add_u32_e32 v49, s24, v58
	v_add_u32_e32 v61, s24, v60
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v63, v62, v63
	v_lshrrev_b32_e32 v69, 30, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_lshrrev_b32_e32 v71, 30, v71
	v_lshrrev_b32_e32 v72, 30, v72
	v_lshrrev_b32_e32 v73, 30, v73
	buffer_load_ushort v99, v58, s[16:19], 0 offen
	buffer_load_ushort v100, v59, s[16:19], 0 offen
	buffer_load_ushort v101, v46, s[16:19], 0 offen
	buffer_load_ushort v102, v47, s[16:19], 0 offen
	v_add_u32_e32 v46, s24, v49
	v_add_u32_e32 v58, s24, v48
	v_add_u32_e32 v47, s24, v47
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v59, 2, v63
	v_and_b32_e32 v63, -4, v63
	v_add_u32_e32 v69, v64, v69
	v_add_u32_e32 v70, v65, v70
	v_add_u32_e32 v71, v66, v71
	v_add_u32_e32 v72, v67, v72
	v_add_u32_e32 v73, v68, v73
	buffer_load_ushort v103, v48, s[16:19], 0 offen
	buffer_load_ushort v104, v49, s[16:19], 0 offen
	buffer_load_ushort v105, v60, s[16:19], 0 offen
	buffer_load_ushort v106, v61, s[16:19], 0 offen
	buffer_load_ushort v107, v46, s[16:19], 0 offen
	buffer_load_ushort v108, v58, s[16:19], 0 offen
	buffer_load_ushort v109, v47, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v46, s26, 6, v21
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v47, v62, v63
	v_lshrrev_b32_e32 v48, 29, v59
	v_lshlrev_b32_e32 v49, 7, v59
	v_ashrrev_i32_e32 v58, 2, v69
	v_and_b32_e32 v60, -4, v69
	v_ashrrev_i32_e32 v61, 2, v70
	v_and_b32_e32 v62, -4, v70
	v_ashrrev_i32_e32 v63, 2, v71
	v_and_b32_e32 v69, -4, v71
	v_ashrrev_i32_e32 v70, 2, v72
	v_and_b32_e32 v71, -4, v72
	v_ashrrev_i32_e32 v72, 2, v73
	v_and_b32_e32 v73, 0xffffffc, v73
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v74, 31, v46
	v_add_u32_e32 v75, 0x200, v46
	v_add_u32_e32 v76, 0x400, v46
	v_add_u32_e32 v47, v47, v34
	v_add_u32_e32 v48, v59, v48
	v_sub_u32_e32 v60, v64, v60
	v_lshrrev_b32_e32 v64, 29, v58
	v_lshlrev_b32_e32 v77, 6, v58
	v_sub_u32_e32 v110, v61, v58
	v_sub_u32_e32 v62, v65, v62
	v_lshrrev_b32_e32 v65, 29, v61
	v_sub_u32_e32 v111, v63, v61
	v_sub_u32_e32 v66, v66, v69
	v_lshrrev_b32_e32 v69, 29, v63
	v_sub_u32_e32 v112, v70, v63
	v_sub_u32_e32 v67, v67, v71
	v_lshrrev_b32_e32 v71, 29, v70
	v_sub_u32_e32 v113, v72, v70
	v_sub_u32_e32 v68, v68, v73
	v_lshrrev_b32_e32 v73, 29, v72
	v_lshrrev_b32_e32 v74, 30, v74
	v_ashrrev_i32_e32 v114, 31, v75
	v_ashrrev_i32_e32 v115, 31, v76
	v_and_b32_e32 v48, -8, v48
	v_add_u32_e32 v60, v60, v34
	v_add_u32_e32 v64, v58, v64
	v_add_u32_e32 v62, v62, v34
	v_add_u32_e32 v65, v61, v65
	v_lshlrev_b32_e32 v110, 6, v110
	v_add_u32_e32 v66, v66, v34
	v_add_u32_e32 v69, v63, v69
	v_lshlrev_b32_e32 v111, 6, v111
	v_add_u32_e32 v67, v67, v34
	v_add_u32_e32 v71, v70, v71
	v_lshlrev_b32_e32 v112, 6, v112
	v_add_u32_e32 v68, v68, v34
	v_add_u32_e32 v73, v72, v73
	v_lshlrev_b32_e32 v113, 7, v113
	v_add_u32_e32 v74, v46, v74
	v_lshrrev_b32_e32 v114, 30, v114
	v_lshrrev_b32_e32 v115, 30, v115
	v_sub_u32_e32 v48, v59, v48
	v_and_b32_e32 v59, -8, v64
	v_and_b32_e32 v64, -8, v65
	v_and_b32_e32 v65, -8, v69
	v_and_b32_e32 v69, -8, v71
	v_and_b32_e32 v71, 0xffffff8, v73
	v_ashrrev_i32_e32 v73, 2, v74
	v_and_b32_e32 v74, -4, v74
	v_add_u32_e32 v114, v75, v114
	v_add_u32_e32 v115, v76, v115
	v_xor_b32_e32 v47, v47, v48
	v_sub_u32_e32 v48, v58, v59
	v_sub_u32_e32 v58, v61, v64
	v_sub_u32_e32 v59, v63, v65
	v_sub_u32_e32 v61, v70, v69
	v_sub_u32_e32 v63, v72, v71
	v_sub_u32_e32 v46, v46, v74
	v_lshrrev_b32_e32 v64, 29, v73
	v_lshlrev_b32_e32 v65, 6, v73
	v_ashrrev_i32_e32 v69, 2, v114
	v_and_b32_e32 v70, -4, v114
	v_ashrrev_i32_e32 v71, 2, v115
	v_and_b32_e32 v72, -4, v115
	v_lshlrev_b32_e32 v74, 3, v47
	v_lshl_add_u32 v114, v47, 4, v49
	v_xor_b32_e32 v48, v60, v48
	v_xor_b32_e32 v49, v62, v58
	v_xor_b32_e32 v58, v66, v59
	v_xor_b32_e32 v59, v67, v61
	v_xor_b32_e32 v60, v68, v63
	v_add_u32_e32 v46, v46, v36
	v_add_u32_e32 v61, v73, v64
	v_sub_u32_e32 v62, v75, v70
	v_lshrrev_b32_e32 v63, 29, v69
	v_sub_u32_e32 v64, v76, v72
	v_lshrrev_b32_e32 v66, 29, v71
	v_sub_u32_e32 v47, v48, v47
	v_sub_u32_e32 v48, v49, v48
	v_sub_u32_e32 v49, v58, v49
	v_sub_u32_e32 v58, v59, v58
	v_sub_u32_e32 v59, v60, v59
	v_and_b32_e32 v60, -8, v61
	v_add_u32_e32 v61, v46, v37
	v_add_u32_e32 v62, v62, v36
	v_add_u32_e32 v63, v69, v63
	v_add_u32_e32 v64, v64, v36
	v_add_u32_e32 v66, v71, v66
	v_lshlrev_b32_e32 v47, 3, v47
	v_lshl_add_u32 v48, v48, 3, v110
	v_lshl_add_u32 v49, v49, 3, v111
	v_lshl_add_u32 v58, v58, 3, v112
	v_lshlrev_b32_e32 v59, 4, v59
	v_sub_u32_e32 v60, v73, v60
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v67, v62, v37
	v_and_b32_e32 v66, -8, v66
	v_add_u32_e32 v68, v64, v37
	v_add3_u32 v47, v74, v77, v47
	v_lshlrev_b32_e32 v70, 1, v48
	v_xor_b32_e32 v46, v46, v60
	v_xor_b32_e32 v60, v61, v60
	v_sub_u32_e32 v61, v69, v63
	v_sub_u32_e32 v63, v71, v66
	v_lshlrev_b32_e32 v110, 1, v47
	v_add3_u32 v47, v48, v47, v49
	v_lshlrev_b32_e32 v48, 3, v46
	v_sub_u32_e32 v60, v60, v46
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v67, v61
	v_xor_b32_e32 v64, v64, v63
	v_xor_b32_e32 v63, v68, v63
	v_lshl_add_u32 v66, v46, 4, 32
	v_add3_u32 v111, v110, 32, v70
	v_add_lshl_u32 v47, v58, v47, 1
	v_sub_u32_e32 v62, v62, v46
	v_sub_u32_e32 v61, v61, v46
	v_sub_u32_e32 v64, v64, v46
	v_sub_u32_e32 v46, v63, v46
	v_add_lshl_u32 v48, v48, v65, 1
	v_lshl_add_u32 v63, v69, 7, v66
	v_lshl_add_u32 v65, v71, 7, v66
	v_lshlrev_b32_e32 v60, 4, v60
	v_lshl_add_u32 v112, v49, 1, v111
	v_add3_u32 v113, v59, v113, v47
	v_lshl_add_u32 v59, v62, 4, v63
	v_lshl_add_u32 v62, v64, 4, v65
	v_add3_u32 v66, v48, 32, v60
	v_lshl_add_u32 v70, v61, 4, v63
	v_lshl_add_u32 v74, v46, 4, v65
	v_lshl_add_u32 v115, v58, 1, v112
	ds_read_b128 v[46:49], v48 offset:32
	ds_read_b128 v[58:61], v59
	ds_read_b128 v[62:65], v62
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v116, v80, s[16:19], 0 offen
	buffer_load_dword v117, v81, s[16:19], 0 offen
	buffer_load_dword v118, v82, s[16:19], 0 offen
	buffer_load_dword v119, v83, s[16:19], 0 offen
	buffer_load_dword v120, v78, s[16:19], 0 offen
	buffer_load_dword v121, v84, s[16:19], 0 offen
	buffer_load_dword v122, v85, s[16:19], 0 offen
	buffer_load_dword v123, v86, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v46
	v_dot2c_f32_f16_e32 v6, v32, v47
	v_dot2c_f32_f16_e32 v4, v31, v48
	v_dot2c_f32_f16_e32 v2, v30, v49
	v_dot2c_f32_f16_e32 v9, v33, v58
	v_dot2c_f32_f16_e32 v7, v32, v59
	v_dot2c_f32_f16_e32 v5, v31, v60
	v_dot2c_f32_f16_e32 v3, v30, v61
	v_dot2c_f32_f16_e32 v50, v33, v62
	v_dot2c_f32_f16_e32 v51, v32, v63
	v_dot2c_f32_f16_e32 v52, v31, v64
	v_dot2c_f32_f16_e32 v53, v30, v65
	v_dot2c_f32_f16_e32 v16, v29, v66
	v_dot2c_f32_f16_e32 v14, v28, v67
	v_dot2c_f32_f16_e32 v12, v27, v68
	v_dot2c_f32_f16_e32 v10, v26, v69
	v_dot2c_f32_f16_e32 v17, v29, v70
	v_dot2c_f32_f16_e32 v15, v28, v71
	v_dot2c_f32_f16_e32 v13, v27, v72
	v_dot2c_f32_f16_e32 v11, v26, v73
	v_dot2c_f32_f16_e32 v54, v29, v74
	v_dot2c_f32_f16_e32 v55, v28, v75
	v_dot2c_f32_f16_e32 v56, v27, v76
	v_dot2c_f32_f16_e32 v57, v26, v77
	v_add_f32_e32 v26, v35, v50
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v51, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v52, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v53, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v54, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v55, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v56, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v57, v2
	s_waitcnt vmcnt(30)
	v_lshrrev_b16_e32 v2, 8, v87
	s_waitcnt vmcnt(29)
	v_lshrrev_b16_e32 v4, 8, v88
	s_waitcnt vmcnt(28)
	v_lshrrev_b16_e32 v6, 8, v89
	v_lshrrev_b16_e32 v8, 8, v79
	s_waitcnt vmcnt(27)
	v_lshrrev_b16_e32 v10, 8, v90
	v_and_b32_e32 v3, 0xff, v87
	v_and_b32_e32 v5, 0xff, v88
	v_and_b32_e32 v7, 0xff, v89
	v_and_b32_e32 v9, 0xff, v79
	v_and_b32_e32 v11, 0xff, v90
	s_waitcnt vmcnt(26)
	v_lshrrev_b16_e32 v14, 8, v91
	s_waitcnt vmcnt(25)
	v_lshrrev_b16_e32 v12, 8, v92
	s_waitcnt vmcnt(24)
	v_lshrrev_b16_e32 v13, 8, v93
	v_cvt_f32_fp8_sdwa v46, v3 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v2, v2 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v4 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v8 src0_sel:BYTE_0
	v_and_b32_e32 v8, 0xff, v93
	v_and_b32_e32 v15, 0xff, v92
	v_and_b32_e32 v16, 0xff, v91
	v_cvt_f32_fp8_sdwa v9, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v10 src0_sel:BYTE_0
	s_waitcnt vmcnt(23)
	v_lshrrev_b16_e32 v17, 8, v94
	s_waitcnt vmcnt(22)
	v_lshrrev_b16_e32 v26, 8, v95
	s_waitcnt vmcnt(21)
	v_lshrrev_b16_e32 v27, 8, v96
	s_waitcnt vmcnt(20)
	v_lshrrev_b16_e32 v28, 8, v97
	s_waitcnt vmcnt(19)
	v_lshrrev_b16_e32 v30, 8, v98
	v_cvt_f32_fp8_sdwa v52, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v14 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v94
	v_and_b32_e32 v15, 0xff, v95
	v_and_b32_e32 v29, 0xff, v96
	v_and_b32_e32 v31, 0xff, v97
	v_and_b32_e32 v32, 0xff, v98
	s_waitcnt vmcnt(18)
	v_lshrrev_b16_e32 v47, 8, v99
	s_waitcnt vmcnt(17)
	v_lshrrev_b16_e32 v33, 8, v100
	s_waitcnt vmcnt(16)
	v_lshrrev_b16_e32 v48, 8, v101
	v_cvt_f32_fp8_sdwa v58, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v28 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v101
	v_and_b32_e32 v31, 0xff, v100
	v_and_b32_e32 v49, 0xff, v99
	v_cvt_f32_fp8_sdwa v29, v32 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v30 src0_sel:BYTE_0
	s_waitcnt vmcnt(15)
	v_lshrrev_b16_e32 v50, 8, v102
	s_waitcnt vmcnt(14)
	v_lshrrev_b16_e32 v51, 8, v103
	s_waitcnt vmcnt(13)
	v_lshrrev_b16_e32 v53, 8, v104
	s_waitcnt vmcnt(12)
	v_lshrrev_b16_e32 v54, 8, v105
	s_waitcnt vmcnt(11)
	v_lshrrev_b16_e32 v55, 8, v106
	v_cvt_f32_fp8_sdwa v61, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v33 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_and_b32_e32 v47, 0xff, v102
	v_and_b32_e32 v48, 0xff, v103
	v_and_b32_e32 v49, 0xff, v104
	v_and_b32_e32 v62, 0xff, v105
	v_and_b32_e32 v63, 0xff, v106
	s_waitcnt vmcnt(10)
	v_lshrrev_b16_e32 v64, 8, v107
	s_waitcnt vmcnt(9)
	v_lshrrev_b16_e32 v65, 8, v108
	s_waitcnt vmcnt(8)
	v_lshrrev_b16_e32 v66, 8, v109
	v_fma_mixlo_f16 v67, s12, v46, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	v_cvt_f32_fp8_sdwa v68, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v54 src0_sel:BYTE_0
	v_and_b32_e32 v54, 0xff, v109
	v_and_b32_e32 v69, 0xff, v108
	v_and_b32_e32 v70, 0xff, v107
	v_cvt_f32_fp8_sdwa v53, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v55 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v71, v2
	v_cvt_f16_f32_e32 v72, v3
	v_cvt_f16_f32_e32 v73, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v74, v6
	v_fma_mixlo_f16 v75, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[10:11]
	v_pk_mul_f32 v[6:7], s[6:7], v[12:13]
	v_pk_mul_f32 v[8:9], s[6:7], v[8:9]
	v_cvt_f32_fp8_sdwa v76, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v64 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v64, v2
	v_cvt_f16_f32_e32 v65, v3
	v_cvt_f16_f32_e32 v66, v6
	v_cvt_f16_f32_e32 v69, v7
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_fma_mixlo_f16 v58, s12, v58, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v70, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v61, s12, v61, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[30:31]
	v_pk_mul_f32 v[6:7], s[6:7], v[32:33]
	v_pk_mul_f32 v[14:15], s[6:7], v[28:29]
	v_cvt_f16_f32_e32 v28, v2
	v_cvt_f16_f32_e32 v30, v3
	v_cvt_f16_f32_e32 v31, v6
	v_cvt_f16_f32_e32 v32, v7
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v77, v14
	v_fma_mixlo_f16 v68, s12, v68, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[46:47]
	v_pk_mul_f32 v[6:7], s[6:7], v[48:49]
	v_pk_mul_f32 v[14:15], s[6:7], v[50:51]
	v_cvt_f16_f32_e32 v46, v2
	v_cvt_f16_f32_e32 v47, v3
	v_cvt_f16_f32_e32 v48, v6
	v_cvt_f16_f32_e32 v49, v7
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v50, v14
	v_fma_mixlo_f16 v51, s12, v76, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[54:55]
	v_pk_mul_f32 v[14:15], s[6:7], v[52:53]
	v_pack_b32_f16 v3, v72, v4
	v_pack_b32_f16 v4, v73, v74
	v_pack_b32_f16 v2, v67, v71
	v_fma_mixhi_f16 v5, s12, v56, 0
	v_cvt_f16_f32_e32 v52, v6
	v_cvt_f16_f32_e32 v53, v7
	v_cvt_f16_f32_e32 v54, v10
	v_cvt_f16_f32_e32 v55, v11
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v56, v14
	v_pack_b32_f16 v8, v69, v8
	v_pack_b32_f16 v7, v65, v66
	v_pack_b32_f16 v6, v75, v64
	v_fma_mixhi_f16 v9, s12, v57, 0
	ds_write_b128 v114, v[2:5] offset:32
	v_pack_b32_f16 v12, v70, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v58, v16
	v_fma_mixhi_f16 v13, s12, v59, 0
	ds_write_b128 v110, v[6:9] offset:32
	v_pack_b32_f16 v16, v32, v77
	v_pack_b32_f16 v15, v30, v31
	v_pack_b32_f16 v14, v61, v28
	v_fma_mixhi_f16 v17, s12, v60, 0
	ds_write_b128 v111, v[10:13]
	v_pack_b32_f16 v28, v49, v50
	v_pack_b32_f16 v27, v47, v48
	v_pack_b32_f16 v26, v68, v46
	v_fma_mixhi_f16 v29, s12, v62, 0
	ds_write_b128 v112, v[14:17]
	v_pack_b32_f16 v32, v55, v56
	v_pack_b32_f16 v31, v53, v54
	v_pack_b32_f16 v30, v51, v52
	v_fma_mixhi_f16 v33, s12, v63, 0
	ds_write_b128 v115, v[26:29]
	ds_write_b128 v113, v[30:33] offset:32
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v2, 16, v116
	v_bfi_b32 v3, v45, 0, v116
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v4, 16, v117
	v_bfi_b32 v5, v45, 0, v117
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v6, 16, v118
	v_bfi_b32 v7, v45, 0, v118
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v8, 16, v119
	v_bfi_b32 v9, v45, 0, v119
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v123
	v_bfi_b32 v11, v45, 0, v123
	v_lshlrev_b32_e32 v12, 16, v122
	v_bfi_b32 v13, v45, 0, v122
	v_lshlrev_b32_e32 v14, 16, v121
	v_bfi_b32 v15, v45, 0, v121
	v_lshlrev_b32_e32 v16, 16, v120
	v_bfi_b32 v17, v45, 0, v120
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v16, v16
	v_pack_b32_f16 v33, v2, v3
	v_pack_b32_f16 v32, v4, v5
	v_pack_b32_f16 v31, v6, v7
	v_pack_b32_f16 v30, v8, v9
	v_pack_b32_f16 v29, v10, v11
	v_pack_b32_f16 v28, v12, v13
	v_pack_b32_f16 v27, v14, v15
	v_pack_b32_f16 v26, v16, v17
	s_cbranch_scc1 .LBB11_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi2ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1C_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES19_LS1A_0EEENSR_IJNS1C_ILi1536EEES1E_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENS1
	v_mov_b32_e32 v2, v19
.LBB11_7:                               ; %Flow152
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v3, s0, 6, v21
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v3, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v3
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v3, 0x400, v3
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v3, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v3, v3, v37
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v3, v3, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v3, v3, 4, v14
	ds_read_b128 v[8:11], v3
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v29, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v5
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v27, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v26, v7
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v29, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v28, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v22
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v3
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v3, v3, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v3, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v22
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v22
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB11_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB11_9:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v21
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v20
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v23
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v22
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v22, s1, v19
	v_or_b32_e32 v28, s5, v21
	v_mul_hi_u32 v29, v22, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v22, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v3, v3, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v3, v3, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v22, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v3
	v_or_b32_e32 v3, 0x80, v28
	v_xor_b32_e32 v3, v3, v6
	v_sub_u32_e32 v1, v3, v1
	v_add_lshl_u32 v3, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v3
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v3, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v23
	v_bfe_u32 v8, v20, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v2, v2, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v2
	v_or_b32_e32 v6, 16, v23
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v2
	v_add_u32_e32 v7, 24, v23
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v2
	v_or_b32_e32 v9, 32, v23
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v2
	v_add_u32_e32 v10, 40, v23
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v2
	v_or_b32_e32 v11, 48, v23
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v2
	v_add_u32_e32 v12, 56, v23
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v2
	v_lshlrev_b32_e32 v13, 7, v21
	v_lshl_add_u32 v2, v2, 4, v13
	v_lshl_add_u32 v5, v5, 4, v2
	v_lshl_add_u32 v6, v6, 4, v2
	v_lshl_add_u32 v7, v7, 4, v2
	v_lshl_add_u32 v9, v9, 4, v2
	v_lshl_add_u32 v10, v10, 4, v2
	v_lshl_add_u32 v11, v11, 4, v2
	v_lshl_add_u32 v12, v12, 4, v2
	v_add_u32_e32 v13, 64, v14
.LBB11_10:                              ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v2
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v23
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v20, v53, v15
	v_dot2c_f32_f16_e32 v22, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v20, 0xff, v85
	v_bfe_u32 v22, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v22, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB11_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v3
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v3
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v3, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v3
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v2
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v21
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 124
		.amdhsa_next_free_sgpr 36
		.amdhsa_accum_offset 124
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end11:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end11-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 11096
; NumSgprs: 42
; NumVgprs: 124
; NumAgprs: 0
; TotalNumVgprs: 124
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 5
; VGPRBlocks: 15
; NumSGPRsForWavesPerEU: 42
; NumVGPRsForWavesPerEU: 124
; AccumOffset: 124
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 30
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v0, s25
	buffer_load_ushort v4, v0, s[16:19], 0 offen
	buffer_load_ushort v5, v0, s[16:19], 0 offen offset:2
	buffer_load_ushort v6, v0, s[16:19], 0 offen offset:4
	buffer_load_ushort v7, v0, s[16:19], 0 offen offset:6
	buffer_load_ushort v8, v0, s[16:19], 0 offen offset:8
	buffer_load_ushort v9, v0, s[16:19], 0 offen offset:10
	buffer_load_ushort v10, v0, s[16:19], 0 offen offset:12
	buffer_load_ushort v11, v0, s[16:19], 0 offen offset:14
	buffer_load_ushort v12, v0, s[16:19], 0 offen offset:16
	buffer_load_ushort v13, v0, s[16:19], 0 offen offset:18
	buffer_load_ushort v14, v0, s[16:19], 0 offen offset:20
	buffer_load_ushort v15, v0, s[16:19], 0 offen offset:22
	buffer_load_ushort v16, v0, s[16:19], 0 offen offset:24
	buffer_load_ushort v17, v0, s[16:19], 0 offen offset:26
	buffer_load_ushort v19, v0, s[16:19], 0 offen offset:28
	buffer_load_ushort v21, v0, s[16:19], 0 offen offset:30
	s_mov_b32 s29, 0
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v22, -1, v0
	v_lshlrev_b32_e32 v20, 3, v22
	v_lshrrev_b32_e32 v25, 1, v22
	v_and_b32_e32 v0, 8, v20
	v_lshl_add_u32 v1, s23, 5, v25
	v_mad_u64_u32 v[2:3], s[4:5], v1, s9, v[0:1]
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v3, 16, v4
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v4, 16, v5
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v5, 16, v6
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v6, 16, v7
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v7, 16, v8
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v8, 16, v9
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v9, 16, v10
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v10, 16, v11
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v12
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v13
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v14
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v15
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v16
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v16, 16, v17
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v17, 16, v19
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v19, 16, v21
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v19, v19
	buffer_load_ubyte v21, v2, s[4:7], 0 offen
	buffer_load_ubyte v23, v2, s[4:7], 0 offen offset:1
	buffer_load_ubyte v24, v2, s[4:7], 0 offen offset:2
	buffer_load_ubyte v34, v2, s[4:7], 0 offen offset:3
	buffer_load_ubyte v35, v2, s[4:7], 0 offen offset:4
	buffer_load_ubyte v36, v2, s[4:7], 0 offen offset:5
	buffer_load_ubyte v37, v2, s[4:7], 0 offen offset:6
	buffer_load_ubyte v38, v2, s[4:7], 0 offen offset:7
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v26, s24, v2
	v_add_u32_e32 v27, 7, v26
	v_add_u32_e32 v28, 6, v26
	v_add_u32_e32 v29, 5, v26
	v_add_u32_e32 v30, 4, v26
	v_add_u32_e32 v31, 3, v26
	v_add_u32_e32 v32, 2, v26
	v_add_u32_e32 v33, 1, v26
	buffer_load_ubyte v39, v28, s[4:7], 0 offen
	buffer_load_ubyte v40, v29, s[4:7], 0 offen
	buffer_load_ubyte v41, v30, s[4:7], 0 offen
	buffer_load_ubyte v42, v31, s[4:7], 0 offen
	buffer_load_ubyte v43, v32, s[4:7], 0 offen
	buffer_load_ubyte v44, v33, s[4:7], 0 offen
	buffer_load_ubyte v45, v27, s[4:7], 0 offen
	buffer_load_ubyte v46, v26, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v26
	v_add_u32_e32 v33, s24, v33
	v_add_u32_e32 v32, s24, v32
	v_add_u32_e32 v31, s24, v31
	v_add_u32_e32 v30, s24, v30
	v_add_u32_e32 v29, s24, v29
	v_add_u32_e32 v28, s24, v28
	v_add_u32_e32 v27, s24, v27
	buffer_load_ubyte v47, v26, s[4:7], 0 offen
	buffer_load_ubyte v48, v33, s[4:7], 0 offen
	buffer_load_ubyte v49, v32, s[4:7], 0 offen
	buffer_load_ubyte v50, v31, s[4:7], 0 offen
	buffer_load_ubyte v51, v30, s[4:7], 0 offen
	buffer_load_ubyte v52, v29, s[4:7], 0 offen
	buffer_load_ubyte v53, v28, s[4:7], 0 offen
	buffer_load_ubyte v54, v27, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v27
	v_add_u32_e32 v27, -1, v26
	v_add_u32_e32 v28, -2, v26
	v_add_u32_e32 v29, -3, v26
	v_add_u32_e32 v30, -4, v26
	v_add_u32_e32 v31, -5, v26
	v_add_u32_e32 v32, -6, v26
	v_add_u32_e32 v33, -7, v26
	buffer_load_ubyte v55, v26, s[4:7], 0 offen
	buffer_load_ubyte v56, v27, s[4:7], 0 offen
	buffer_load_ubyte v57, v28, s[4:7], 0 offen
	buffer_load_ubyte v58, v29, s[4:7], 0 offen
	buffer_load_ubyte v59, v30, s[4:7], 0 offen
	buffer_load_ubyte v60, v31, s[4:7], 0 offen
	buffer_load_ubyte v61, v32, s[4:7], 0 offen
	buffer_load_ubyte v62, v33, s[4:7], 0 offen
	v_add_u32_e32 v33, s24, v33
	v_add_u32_e32 v32, s24, v32
	v_add_u32_e32 v31, s24, v31
	v_add_u32_e32 v30, s24, v30
	v_add_u32_e32 v29, s24, v29
	v_add_u32_e32 v28, s24, v28
	v_add_u32_e32 v27, s24, v27
	v_add_u32_e32 v26, s24, v26
	buffer_load_ubyte v63, v33, s[4:7], 0 offen
	buffer_load_ubyte v64, v32, s[4:7], 0 offen
	buffer_load_ubyte v65, v31, s[4:7], 0 offen
	buffer_load_ubyte v66, v30, s[4:7], 0 offen
	buffer_load_ubyte v67, v29, s[4:7], 0 offen
	buffer_load_ubyte v68, v28, s[4:7], 0 offen
	buffer_load_ubyte v69, v27, s[4:7], 0 offen
	buffer_load_ubyte v70, v26, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v26
	v_add_u32_e32 v27, -1, v26
	v_add_u32_e32 v28, -2, v26
	v_add_u32_e32 v29, -3, v26
	v_add_u32_e32 v30, -4, v26
	v_add_u32_e32 v31, -5, v26
	v_add_u32_e32 v32, -6, v26
	v_add_u32_e32 v33, -7, v26
	buffer_load_ubyte v71, v26, s[4:7], 0 offen
	buffer_load_ubyte v72, v27, s[4:7], 0 offen
	buffer_load_ubyte v73, v28, s[4:7], 0 offen
	buffer_load_ubyte v74, v29, s[4:7], 0 offen
	buffer_load_ubyte v75, v30, s[4:7], 0 offen
	buffer_load_ubyte v76, v31, s[4:7], 0 offen
	buffer_load_ubyte v77, v32, s[4:7], 0 offen
	buffer_load_ubyte v78, v33, s[4:7], 0 offen
	v_pack_b32_f16 v33, v3, v4
	v_pack_b32_f16 v32, v5, v6
	v_pack_b32_f16 v31, v7, v8
	v_pack_b32_f16 v30, v9, v10
	v_pack_b32_f16 v28, v11, v12
	v_pack_b32_f16 v26, v13, v14
	s_waitcnt vmcnt(47)
	v_cvt_f32_fp8_sdwa v3, v21 src0_sel:BYTE_0
	s_waitcnt vmcnt(46)
	v_cvt_f32_fp8_sdwa v4, v23 src0_sel:BYTE_0
	s_waitcnt vmcnt(45)
	v_cvt_f32_fp8_sdwa v5, v24 src0_sel:BYTE_0
	v_pack_b32_f16 v29, v15, v16
	v_pack_b32_f16 v27, v17, v19
	v_fma_mixlo_f16 v3, s12, v3, 0
	v_pk_mul_f32 v[4:5], s[12:13], v[4:5] op_sel_hi:[0,1]
	s_waitcnt vmcnt(44)
	v_cvt_f32_fp8_sdwa v6, v34 src0_sel:BYTE_0
	s_waitcnt vmcnt(43)
	v_cvt_f32_fp8_sdwa v7, v35 src0_sel:BYTE_0
	s_waitcnt vmcnt(42)
	v_cvt_f32_fp8_sdwa v8, v36 src0_sel:BYTE_0
	s_waitcnt vmcnt(41)
	v_cvt_f32_fp8_sdwa v9, v37 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v7
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v6
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v9
	v_pack_b32_f16 v6, v10, v8
	v_pack_b32_f16 v5, v5, v11
	s_waitcnt vmcnt(40)
	v_cvt_f32_fp8_sdwa v10, v38 src0_sel:BYTE_0
	s_waitcnt vmcnt(32)
	v_cvt_f32_fp8_sdwa v11, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v4, v3, v4
	v_fma_mixhi_f16 v7, s12, v10, 0
	v_fma_mixlo_f16 v3, s12, v11, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v39 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v14, v12
	v_pack_b32_f16 v9, v9, v15
	v_cvt_f32_fp8_sdwa v14, v45 src0_sel:BYTE_0
	s_waitcnt vmcnt(31)
	v_cvt_f32_fp8_sdwa v15, v47 src0_sel:BYTE_0
	s_waitcnt vmcnt(30)
	v_cvt_f32_fp8_sdwa v12, v48 src0_sel:BYTE_0
	s_waitcnt vmcnt(29)
	v_cvt_f32_fp8_sdwa v13, v49 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v3, v8
	v_fma_mixhi_f16 v11, s12, v14, 0
	v_fma_mixlo_f16 v3, s12, v15, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	s_waitcnt vmcnt(28)
	v_cvt_f32_fp8_sdwa v14, v50 src0_sel:BYTE_0
	s_waitcnt vmcnt(27)
	v_cvt_f32_fp8_sdwa v15, v51 src0_sel:BYTE_0
	s_waitcnt vmcnt(26)
	v_cvt_f32_fp8_sdwa v16, v52 src0_sel:BYTE_0
	s_waitcnt vmcnt(25)
	v_cvt_f32_fp8_sdwa v17, v53 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v21, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v19, v16
	v_pack_b32_f16 v13, v13, v21
	s_waitcnt vmcnt(24)
	v_cvt_f32_fp8_sdwa v19, v54 src0_sel:BYTE_0
	s_waitcnt vmcnt(16)
	v_cvt_f32_fp8_sdwa v21, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v60 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v12
	v_fma_mixhi_f16 v15, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v35, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v56 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v36
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v24, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v19, v21
	v_pack_b32_f16 v37, v17, v23
	v_cvt_f32_fp8_sdwa v19, v55 src0_sel:BYTE_0
	s_waitcnt vmcnt(15)
	v_cvt_f32_fp8_sdwa v21, v63 src0_sel:BYTE_0
	s_waitcnt vmcnt(14)
	v_cvt_f32_fp8_sdwa v16, v64 src0_sel:BYTE_0
	s_waitcnt vmcnt(13)
	v_cvt_f32_fp8_sdwa v17, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v3, v24
	v_fma_mixhi_f16 v39, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	s_waitcnt vmcnt(12)
	v_cvt_f32_fp8_sdwa v34, v66 src0_sel:BYTE_0
	s_waitcnt vmcnt(11)
	v_cvt_f32_fp8_sdwa v35, v67 src0_sel:BYTE_0
	s_waitcnt vmcnt(10)
	v_cvt_f32_fp8_sdwa v40, v68 src0_sel:BYTE_0
	s_waitcnt vmcnt(9)
	v_cvt_f32_fp8_sdwa v41, v69 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v40
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v24, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v19, v21
	v_pack_b32_f16 v41, v17, v23
	s_waitcnt vmcnt(8)
	v_cvt_f32_fp8_sdwa v19, v70 src0_sel:BYTE_0
	s_waitcnt vmcnt(0)
	v_cvt_f32_fp8_sdwa v21, v78 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v77 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v76 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v3, v24
	v_fma_mixhi_f16 v43, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v16
	v_cvt_f32_fp8_sdwa v34, v75 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v35, v74 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v73 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v72 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v71 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v23
	v_pack_b32_f16 v45, v21, v16
	v_pack_b32_f16 v44, v3, v19
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v0
	v_ashrrev_i32_e32 v0, 31, v1
	v_lshrrev_b32_e32 v0, 30, v0
	v_add_u32_e32 v0, v1, v0
	v_ashrrev_i32_e32 v3, 2, v0
	v_and_b32_e32 v0, -4, v0
	v_sub_u32_e32 v0, v1, v0
	v_add_u32_e32 v0, v34, v0
	v_lshrrev_b32_e32 v16, 29, v3
	v_add_u32_e32 v16, v3, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v3, v16
	v_xor_b32_e32 v0, v0, v16
	v_lshlrev_b32_e32 v16, 3, v0
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v3, v0, 4, v3
	ds_write_b128 v3, v[4:7] offset:32
	v_add_u32_e32 v3, 0x100, v1
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v4, 29, v5
	v_add_u32_e32 v4, v5, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v5, v4
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v0, v3, v0
	v_lshlrev_b32_e32 v0, 3, v0
	v_lshlrev_b32_e32 v4, 6, v5
	v_add3_u32 v0, v16, v4, v0
	v_lshlrev_b32_e32 v4, 1, v0
	ds_write_b128 v4, v[8:11] offset:32
	v_add_u32_e32 v6, 0x200, v1
	v_ashrrev_i32_e32 v7, 31, v6
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v6, v7
	v_ashrrev_i32_e32 v8, 2, v7
	v_sub_u32_e32 v5, v8, v5
	v_and_b32_e32 v7, -4, v7
	v_sub_u32_e32 v6, v6, v7
	v_add_u32_e32 v6, v6, v34
	v_lshrrev_b32_e32 v7, 29, v8
	v_add_u32_e32 v7, v8, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v8, v7
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v3, v6, v3
	v_lshlrev_b32_e32 v5, 6, v5
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshlrev_b32_e32 v5, 1, v3
	v_add3_u32 v4, v4, 32, v5
	ds_write_b128 v4, v[12:15]
	v_add_u32_e32 v5, 0x300, v1
	v_ashrrev_i32_e32 v7, 31, v5
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v5, v7
	v_ashrrev_i32_e32 v9, 2, v7
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v7, -4, v7
	v_sub_u32_e32 v5, v5, v7
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v7, 29, v9
	v_add_u32_e32 v7, v9, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v9, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v6, v5, v6
	v_lshlrev_b32_e32 v7, 6, v8
	v_lshl_add_u32 v6, v6, 3, v7
	v_add3_u32 v0, v3, v0, v6
	v_lshl_add_u32 v3, v6, 1, v4
	ds_write_b128 v3, v[36:39]
	v_add_u32_e32 v4, 0x400, v1
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v8, v7, v9
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v34
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v5, v4, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshl_add_u32 v3, v5, 1, v3
	ds_write_b128 v3, v[40:43]
	v_add_u32_e32 v1, 0x500, v1
	v_ashrrev_i32_e32 v3, 31, v1
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v1, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_sub_u32_e32 v7, v6, v7
	v_and_b32_e32 v3, 0xffffffc, v3
	v_sub_u32_e32 v1, v1, v3
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, 0xffffff8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v3, 7, v7
	v_add_lshl_u32 v0, v5, v0, 1
	v_add3_u32 v0, v1, v3, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v23, 3, v22
	v_lshrrev_b32_e32 v19, 6, v22
	v_add_u32_e32 v4, 8, v23
	s_cbranch_scc1 .LBB12_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES17_EELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES18_LS19_0EEENSR_IJNS1B_ILi1536EEES1D_EEEEENSJ_INSK_INSL_I
	v_lshrrev_b32_e32 v3, 6, v22
	v_lshlrev_b32_e32 v36, 2, v3
	v_lshrrev_b32_e32 v24, 3, v4
	v_sub_u32_e32 v0, v24, v3
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB12_3
.LBB12_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr29
                                        ; implicit-def: $vgpr3
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB12_3:                               ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v21, 63, v22
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s29
	v_mov_b32_e32 v1, s29
	v_mov_b32_e32 v0, s29
	s_cbranch_vccnz .LBB12_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v4
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 23, v2
	s_add_i32 s15, s25, 62
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB12_5:                               ; %.lr.ph.i560.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v45, -7, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v50, -6, v38
	v_add_u32_e32 v51, -5, v38
	v_add_u32_e32 v52, -4, v38
	v_add_u32_e32 v53, -3, v38
	v_add_u32_e32 v55, -2, v38
	v_add_u32_e32 v56, -1, v38
	v_add_u32_e32 v54, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v46, 0
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v60, 0
	s_sub_i32 s27, s15, 30
	s_sub_i32 s28, s15, 28
	s_sub_i32 s29, s15, 26
	s_sub_i32 s30, s15, 24
	s_sub_i32 s31, s15, 22
	s_sub_i32 s33, s15, 20
	s_sub_i32 s34, s15, 18
	s_add_i32 s35, s15, -16
	v_mov_b32_e32 v61, s15
	s_add_i32 s36, s15, -2
	s_add_i32 s37, s15, -4
	s_add_i32 s38, s15, -6
	s_add_i32 s39, s15, -8
	s_add_i32 s40, s15, -10
	s_add_i32 s41, s15, -12
	s_add_i32 s42, s15, -14
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_ubyte v82, v38, s[16:19], 0 offen
	buffer_load_ubyte v83, v45, s[16:19], 0 offen
	buffer_load_ubyte v84, v50, s[16:19], 0 offen
	buffer_load_ubyte v85, v51, s[16:19], 0 offen
	buffer_load_ubyte v86, v52, s[16:19], 0 offen
	buffer_load_ubyte v87, v53, s[16:19], 0 offen
	buffer_load_ubyte v88, v55, s[16:19], 0 offen
	buffer_load_ubyte v89, v56, s[16:19], 0 offen
	buffer_load_ubyte v90, v54, s[16:19], 0 offen
	v_add_u32_e32 v56, s24, v56
	v_add_u32_e32 v55, s24, v55
	v_add_u32_e32 v53, s24, v53
	v_add_u32_e32 v52, s24, v52
	v_add_u32_e32 v51, s24, v51
	v_add_u32_e32 v50, s24, v50
	v_add_u32_e32 v45, s24, v45
	v_add_u32_e32 v54, s24, v54
	s_ashr_i32 s43, s26, 31
	v_mov_b32_e32 v91, s27
	v_mov_b32_e32 v92, s28
	v_mov_b32_e32 v93, s29
	v_mov_b32_e32 v94, s30
	v_mov_b32_e32 v95, s31
	v_mov_b32_e32 v96, s33
	v_mov_b32_e32 v97, s34
	v_mov_b32_e32 v98, s35
	v_mov_b32_e32 v99, s36
	v_mov_b32_e32 v100, s37
	v_mov_b32_e32 v101, s38
	v_mov_b32_e32 v102, s39
	v_mov_b32_e32 v103, s40
	v_mov_b32_e32 v104, s41
	v_mov_b32_e32 v105, s42
	v_lshl_add_u32 v62, s26, 5, v25
	v_add_u32_e32 v63, s24, v45
	v_add_u32_e32 v64, s24, v50
	v_add_u32_e32 v65, s24, v51
	v_add_u32_e32 v66, s24, v52
	v_add_u32_e32 v67, s24, v53
	v_add_u32_e32 v68, s24, v55
	v_add_u32_e32 v69, s24, v56
	v_add_u32_e32 v70, s24, v54
	s_lshr_b32 s27, s43, 29
	v_ashrrev_i32_e32 v71, 31, v62
	v_add_u32_e32 v72, 0x100, v62
	v_add_u32_e32 v73, 0x200, v62
	v_add_u32_e32 v74, 0x300, v62
	v_add_u32_e32 v75, 0x400, v62
	v_add_u32_e32 v76, 0x500, v62
	buffer_load_ubyte v106, v56, s[16:19], 0 offen
	buffer_load_ubyte v107, v55, s[16:19], 0 offen
	buffer_load_ubyte v108, v53, s[16:19], 0 offen
	buffer_load_ubyte v109, v52, s[16:19], 0 offen
	buffer_load_ubyte v110, v51, s[16:19], 0 offen
	buffer_load_ubyte v111, v50, s[16:19], 0 offen
	buffer_load_ubyte v112, v45, s[16:19], 0 offen
	buffer_load_ubyte v113, v63, s[16:19], 0 offen
	buffer_load_ubyte v114, v64, s[16:19], 0 offen
	buffer_load_ubyte v115, v65, s[16:19], 0 offen
	buffer_load_ubyte v116, v66, s[16:19], 0 offen
	buffer_load_ubyte v117, v67, s[16:19], 0 offen
	buffer_load_ubyte v118, v68, s[16:19], 0 offen
	buffer_load_ubyte v119, v69, s[16:19], 0 offen
	buffer_load_ubyte v120, v54, s[16:19], 0 offen
                                        ; kill: killed $vgpr54
                                        ; kill: killed $vgpr55
                                        ; kill: killed $vgpr56
                                        ; kill: killed $vgpr45
                                        ; kill: killed $vgpr50
                                        ; kill: killed $vgpr51
                                        ; kill: killed $vgpr52
                                        ; kill: killed $vgpr53
	buffer_load_ubyte v45, v70, s[16:19], 0 offen
	v_add_u32_e32 v50, s24, v69
	v_add_u32_e32 v51, s24, v68
	v_add_u32_e32 v52, s24, v67
	v_add_u32_e32 v53, s24, v66
	v_add_u32_e32 v54, s24, v65
	v_add_u32_e32 v55, s24, v64
	v_add_u32_e32 v56, s24, v63
	v_add_u32_e32 v63, s24, v70
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v64, 30, v71
	v_ashrrev_i32_e32 v65, 31, v72
	v_ashrrev_i32_e32 v66, 31, v73
	v_ashrrev_i32_e32 v67, 31, v74
	v_ashrrev_i32_e32 v68, 31, v75
	v_ashrrev_i32_e32 v69, 31, v76
	v_add_u32_e32 v70, s24, v56
	v_add_u32_e32 v71, s24, v55
	v_add_u32_e32 v77, s24, v54
	v_add_u32_e32 v78, s24, v53
	v_add_u32_e32 v79, s24, v52
	v_add_u32_e32 v80, s24, v51
	v_add_u32_e32 v81, s24, v50
	v_add_u32_e32 v121, s24, v63
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v64, v62, v64
	v_lshrrev_b32_e32 v65, 30, v65
	v_lshrrev_b32_e32 v66, 30, v66
	v_lshrrev_b32_e32 v67, 30, v67
	v_lshrrev_b32_e32 v68, 30, v68
	v_lshrrev_b32_e32 v69, 30, v69
	buffer_load_ubyte v122, v50, s[16:19], 0 offen
	buffer_load_ubyte v123, v51, s[16:19], 0 offen
	buffer_load_ubyte v124, v52, s[16:19], 0 offen
	buffer_load_ubyte v125, v53, s[16:19], 0 offen
	buffer_load_ubyte v126, v54, s[16:19], 0 offen
	buffer_load_ubyte v127, v55, s[16:19], 0 offen
                                        ; kill: killed $vgpr54
                                        ; kill: killed $vgpr53
                                        ; kill: killed $vgpr52
                                        ; kill: killed $vgpr51
                                        ; kill: killed $vgpr50
                                        ; kill: killed $vgpr55
	s_nop 0
	buffer_load_ubyte v54, v56, s[16:19], 0 offen
	buffer_load_ubyte v55, v70, s[16:19], 0 offen
	buffer_load_ubyte v128, v71, s[16:19], 0 offen
	buffer_load_ubyte v129, v77, s[16:19], 0 offen
	buffer_load_ubyte v130, v78, s[16:19], 0 offen
	buffer_load_ubyte v131, v79, s[16:19], 0 offen
                                        ; kill: killed $vgpr56
	buffer_load_ubyte v56, v80, s[16:19], 0 offen
	buffer_load_ubyte v132, v81, s[16:19], 0 offen
	buffer_load_ubyte v133, v63, s[16:19], 0 offen
	s_nop 0
	buffer_load_ubyte v121, v121, s[16:19], 0 offen
	v_add_u32_e32 v50, s24, v81
	v_add_u32_e32 v51, s24, v80
	v_add_u32_e32 v52, s24, v79
	v_add_u32_e32 v53, s24, v78
	v_add_u32_e32 v63, s24, v77
	v_add_u32_e32 v71, s24, v71
	v_add_u32_e32 v70, s24, v70
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v77, 2, v64
	v_and_b32_e32 v64, -4, v64
	v_add_u32_e32 v65, v72, v65
	v_add_u32_e32 v66, v73, v66
	v_add_u32_e32 v67, v74, v67
	v_add_u32_e32 v68, v75, v68
	v_add_u32_e32 v69, v76, v69
	buffer_load_ubyte v134, v50, s[16:19], 0 offen
	buffer_load_ubyte v135, v51, s[16:19], 0 offen
	buffer_load_ubyte v136, v52, s[16:19], 0 offen
	buffer_load_ubyte v137, v53, s[16:19], 0 offen
	buffer_load_ubyte v138, v63, s[16:19], 0 offen
	buffer_load_ubyte v139, v71, s[16:19], 0 offen
	buffer_load_ubyte v140, v70, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v50, s26, 6, v21
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v51, v62, v64
	v_lshrrev_b32_e32 v52, 29, v77
	v_lshlrev_b32_e32 v53, 7, v77
	v_ashrrev_i32_e32 v62, 2, v65
	v_and_b32_e32 v63, -4, v65
	v_ashrrev_i32_e32 v64, 2, v66
	v_and_b32_e32 v65, -4, v66
	v_ashrrev_i32_e32 v66, 2, v67
	v_and_b32_e32 v67, -4, v67
	v_ashrrev_i32_e32 v70, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_ashrrev_i32_e32 v71, 2, v69
	v_and_b32_e32 v69, 0xffffffc, v69
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v78, 31, v50
	v_add_u32_e32 v79, 0x200, v50
	v_add_u32_e32 v80, 0x400, v50
	v_add_u32_e32 v51, v51, v34
	v_add_u32_e32 v52, v77, v52
	v_sub_u32_e32 v63, v72, v63
	v_lshrrev_b32_e32 v72, 29, v62
	v_lshlrev_b32_e32 v81, 6, v62
	v_sub_u32_e32 v141, v64, v62
	v_sub_u32_e32 v65, v73, v65
	v_lshrrev_b32_e32 v73, 29, v64
	v_sub_u32_e32 v142, v66, v64
	v_sub_u32_e32 v67, v74, v67
	v_lshrrev_b32_e32 v74, 29, v66
	v_sub_u32_e32 v143, v70, v66
	v_sub_u32_e32 v68, v75, v68
	v_lshrrev_b32_e32 v75, 29, v70
	v_sub_u32_e32 v144, v71, v70
	v_sub_u32_e32 v69, v76, v69
	v_lshrrev_b32_e32 v76, 29, v71
	v_lshrrev_b32_e32 v78, 30, v78
	v_ashrrev_i32_e32 v145, 31, v79
	v_ashrrev_i32_e32 v146, 31, v80
	v_and_b32_e32 v52, -8, v52
	v_add_u32_e32 v63, v63, v34
	v_add_u32_e32 v72, v62, v72
	v_add_u32_e32 v65, v65, v34
	v_add_u32_e32 v73, v64, v73
	v_lshlrev_b32_e32 v141, 6, v141
	v_add_u32_e32 v67, v67, v34
	v_add_u32_e32 v74, v66, v74
	v_lshlrev_b32_e32 v142, 6, v142
	v_add_u32_e32 v68, v68, v34
	v_add_u32_e32 v75, v70, v75
	v_lshlrev_b32_e32 v143, 6, v143
	v_add_u32_e32 v69, v69, v34
	v_add_u32_e32 v76, v71, v76
	v_lshlrev_b32_e32 v144, 7, v144
	v_add_u32_e32 v78, v50, v78
	v_lshrrev_b32_e32 v145, 30, v145
	v_lshrrev_b32_e32 v146, 30, v146
	v_sub_u32_e32 v52, v77, v52
	v_and_b32_e32 v72, -8, v72
	v_and_b32_e32 v73, -8, v73
	v_and_b32_e32 v74, -8, v74
	v_and_b32_e32 v75, -8, v75
	v_and_b32_e32 v76, 0xffffff8, v76
	v_ashrrev_i32_e32 v77, 2, v78
	v_and_b32_e32 v78, -4, v78
	v_add_u32_e32 v145, v79, v145
	v_add_u32_e32 v146, v80, v146
	v_xor_b32_e32 v51, v51, v52
	v_sub_u32_e32 v52, v62, v72
	v_sub_u32_e32 v62, v64, v73
	v_sub_u32_e32 v64, v66, v74
	v_sub_u32_e32 v66, v70, v75
	v_sub_u32_e32 v70, v71, v76
	v_sub_u32_e32 v50, v50, v78
	v_lshrrev_b32_e32 v71, 29, v77
	v_lshlrev_b32_e32 v72, 6, v77
	v_ashrrev_i32_e32 v73, 2, v145
	v_and_b32_e32 v74, -4, v145
	v_ashrrev_i32_e32 v75, 2, v146
	v_and_b32_e32 v76, -4, v146
	v_lshlrev_b32_e32 v78, 3, v51
	v_lshl_add_u32 v145, v51, 4, v53
	v_xor_b32_e32 v52, v63, v52
	v_xor_b32_e32 v53, v65, v62
	v_xor_b32_e32 v62, v67, v64
	v_xor_b32_e32 v63, v68, v66
	v_xor_b32_e32 v64, v69, v70
	v_add_u32_e32 v50, v50, v36
	v_add_u32_e32 v65, v77, v71
	v_sub_u32_e32 v66, v79, v74
	v_lshrrev_b32_e32 v67, 29, v73
	v_sub_u32_e32 v68, v80, v76
	v_lshrrev_b32_e32 v69, 29, v75
	v_sub_u32_e32 v51, v52, v51
	v_sub_u32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v62, v53
	v_sub_u32_e32 v62, v63, v62
	v_sub_u32_e32 v63, v64, v63
	v_and_b32_e32 v64, -8, v65
	v_add_u32_e32 v65, v50, v37
	v_add_u32_e32 v66, v66, v36
	v_add_u32_e32 v67, v73, v67
	v_add_u32_e32 v68, v68, v36
	v_add_u32_e32 v69, v75, v69
	v_lshlrev_b32_e32 v51, 3, v51
	v_lshl_add_u32 v52, v52, 3, v141
	v_lshl_add_u32 v53, v53, 3, v142
	v_lshl_add_u32 v62, v62, 3, v143
	v_lshlrev_b32_e32 v63, 4, v63
	v_sub_u32_e32 v64, v77, v64
	v_and_b32_e32 v67, -8, v67
	v_add_u32_e32 v70, v66, v37
	v_and_b32_e32 v69, -8, v69
	v_add_u32_e32 v71, v68, v37
	v_add3_u32 v51, v78, v81, v51
	v_lshlrev_b32_e32 v74, 1, v52
	v_xor_b32_e32 v50, v50, v64
	v_xor_b32_e32 v64, v65, v64
	v_sub_u32_e32 v65, v73, v67
	v_sub_u32_e32 v67, v75, v69
	v_lshlrev_b32_e32 v141, 1, v51
	v_add3_u32 v51, v52, v51, v53
	v_lshlrev_b32_e32 v52, 3, v50
	v_sub_u32_e32 v64, v64, v50
	v_xor_b32_e32 v66, v66, v65
	v_xor_b32_e32 v65, v70, v65
	v_xor_b32_e32 v68, v68, v67
	v_xor_b32_e32 v67, v71, v67
	v_lshl_add_u32 v69, v50, 4, 32
	v_add3_u32 v142, v141, 32, v74
	v_add_lshl_u32 v51, v62, v51, 1
	v_sub_u32_e32 v66, v66, v50
	v_sub_u32_e32 v65, v65, v50
	v_sub_u32_e32 v68, v68, v50
	v_sub_u32_e32 v50, v67, v50
	v_add_lshl_u32 v52, v52, v72, 1
	v_lshl_add_u32 v67, v73, 7, v69
	v_lshl_add_u32 v69, v75, 7, v69
	v_lshlrev_b32_e32 v64, 4, v64
	v_lshl_add_u32 v143, v53, 1, v142
	v_add3_u32 v144, v63, v144, v51
	v_lshl_add_u32 v63, v66, 4, v67
	v_lshl_add_u32 v66, v68, 4, v69
	v_add3_u32 v70, v52, 32, v64
	v_lshl_add_u32 v74, v65, 4, v67
	v_lshl_add_u32 v78, v50, 4, v69
	v_lshl_add_u32 v146, v62, 1, v143
	ds_read_b128 v[50:53], v52 offset:32
	ds_read_b128 v[62:65], v63
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	ds_read_b128 v[78:81], v78
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v91, v91, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v92, v92, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v93, v93, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v94, v94, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v95, v95, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v96, v96, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v97, v97, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v98, v98, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v61, v61, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v99, v99, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v100, v100, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v101, v101, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v102, v102, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v103, v103, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v104, v104, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v105, v105, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v50
	v_dot2c_f32_f16_e32 v6, v32, v51
	v_dot2c_f32_f16_e32 v4, v31, v52
	v_dot2c_f32_f16_e32 v2, v30, v53
	v_dot2c_f32_f16_e32 v9, v33, v62
	v_dot2c_f32_f16_e32 v7, v32, v63
	v_dot2c_f32_f16_e32 v5, v31, v64
	v_dot2c_f32_f16_e32 v3, v30, v65
	v_dot2c_f32_f16_e32 v46, v33, v66
	v_dot2c_f32_f16_e32 v47, v32, v67
	v_dot2c_f32_f16_e32 v48, v31, v68
	v_dot2c_f32_f16_e32 v49, v30, v69
	v_dot2c_f32_f16_e32 v16, v28, v70
	v_dot2c_f32_f16_e32 v14, v26, v71
	v_dot2c_f32_f16_e32 v12, v29, v72
	v_dot2c_f32_f16_e32 v10, v27, v73
	v_dot2c_f32_f16_e32 v17, v28, v74
	v_dot2c_f32_f16_e32 v15, v26, v75
	v_dot2c_f32_f16_e32 v13, v29, v76
	v_dot2c_f32_f16_e32 v11, v27, v77
	v_dot2c_f32_f16_e32 v57, v28, v78
	v_dot2c_f32_f16_e32 v58, v26, v79
	v_dot2c_f32_f16_e32 v59, v29, v80
	v_dot2c_f32_f16_e32 v60, v27, v81
	v_add_f32_e32 v26, v35, v46
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v47, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v48, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v49, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v57, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v58, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v59, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v60, v2
	s_waitcnt vmcnt(62)
	v_cvt_f32_fp8_sdwa v46, v83 src0_sel:BYTE_0
	s_waitcnt vmcnt(61)
	v_cvt_f32_fp8_sdwa v2, v84 src0_sel:BYTE_0
	s_waitcnt vmcnt(60)
	v_cvt_f32_fp8_sdwa v3, v85 src0_sel:BYTE_0
	s_waitcnt vmcnt(59)
	v_cvt_f32_fp8_sdwa v4, v86 src0_sel:BYTE_0
	s_waitcnt vmcnt(58)
	v_cvt_f32_fp8_sdwa v5, v87 src0_sel:BYTE_0
	s_waitcnt vmcnt(57)
	v_cvt_f32_fp8_sdwa v6, v88 src0_sel:BYTE_0
	s_waitcnt vmcnt(56)
	v_cvt_f32_fp8_sdwa v7, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v82 src0_sel:BYTE_0
	s_waitcnt vmcnt(55)
	v_cvt_f32_fp8_sdwa v58, v90 src0_sel:BYTE_0
	s_waitcnt vmcnt(48)
	v_cvt_f32_fp8_sdwa v52, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v106 src0_sel:BYTE_0
	s_waitcnt vmcnt(47)
	v_cvt_f32_fp8_sdwa v59, v113 src0_sel:BYTE_0
	s_waitcnt vmcnt(46)
	v_cvt_f32_fp8_sdwa v14, v114 src0_sel:BYTE_0
	s_waitcnt vmcnt(45)
	v_cvt_f32_fp8_sdwa v15, v115 src0_sel:BYTE_0
	s_waitcnt vmcnt(44)
	v_cvt_f32_fp8_sdwa v16, v116 src0_sel:BYTE_0
	s_waitcnt vmcnt(43)
	v_cvt_f32_fp8_sdwa v17, v117 src0_sel:BYTE_0
	s_waitcnt vmcnt(42)
	v_cvt_f32_fp8_sdwa v26, v118 src0_sel:BYTE_0
	s_waitcnt vmcnt(41)
	v_cvt_f32_fp8_sdwa v27, v119 src0_sel:BYTE_0
	s_waitcnt vmcnt(40)
	v_cvt_f32_fp8_sdwa v60, v120 src0_sel:BYTE_0
	s_waitcnt vmcnt(39)
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_waitcnt vmcnt(32)
	v_cvt_f32_fp8_sdwa v62, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v127 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v126 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v125 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v124 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v123 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v122 src0_sel:BYTE_0
	v_fma_mixlo_f16 v63, s12, v46, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	s_waitcnt vmcnt(31)
	v_cvt_f32_fp8_sdwa v64, v55 src0_sel:BYTE_0
	s_waitcnt vmcnt(30)
	v_cvt_f32_fp8_sdwa v46, v128 src0_sel:BYTE_0
	s_waitcnt vmcnt(29)
	v_cvt_f32_fp8_sdwa v47, v129 src0_sel:BYTE_0
	s_waitcnt vmcnt(28)
	v_cvt_f32_fp8_sdwa v48, v130 src0_sel:BYTE_0
	s_waitcnt vmcnt(27)
	v_cvt_f32_fp8_sdwa v49, v131 src0_sel:BYTE_0
	s_waitcnt vmcnt(26)
	v_cvt_f32_fp8_sdwa v50, v56 src0_sel:BYTE_0
	s_waitcnt vmcnt(25)
	v_cvt_f32_fp8_sdwa v51, v132 src0_sel:BYTE_0
	s_waitcnt vmcnt(24)
	v_cvt_f32_fp8_sdwa v56, v133 src0_sel:BYTE_0
	s_waitcnt vmcnt(23)
	v_cvt_f32_fp8_sdwa v65, v121 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v66, v2
	v_cvt_f16_f32_e32 v67, v3
	v_cvt_f16_f32_e32 v68, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v69, v6
	v_fma_mixlo_f16 v70, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[8:9]
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[8:9], s[6:7], v[12:13]
	s_waitcnt vmcnt(16)
	v_cvt_f32_fp8_sdwa v71, v140 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v139 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v138 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v137 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v136 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v135 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v134 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v72, v2
	v_cvt_f16_f32_e32 v73, v3
	v_cvt_f16_f32_e32 v74, v6
	v_cvt_f16_f32_e32 v75, v7
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_fma_mixlo_f16 v59, s12, v59, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v76, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v62, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[28:29]
	v_pk_mul_f32 v[6:7], s[6:7], v[30:31]
	v_pk_mul_f32 v[14:15], s[6:7], v[32:33]
	v_cvt_f16_f32_e32 v28, v2
	v_cvt_f16_f32_e32 v30, v3
	v_cvt_f16_f32_e32 v31, v6
	v_cvt_f16_f32_e32 v32, v7
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v77, v14
	v_fma_mixlo_f16 v64, s12, v64, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[46:47]
	v_pk_mul_f32 v[6:7], s[6:7], v[48:49]
	v_pk_mul_f32 v[14:15], s[6:7], v[50:51]
	v_cvt_f16_f32_e32 v46, v2
	v_cvt_f16_f32_e32 v47, v3
	v_cvt_f16_f32_e32 v48, v6
	v_cvt_f16_f32_e32 v49, v7
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v50, v14
	v_fma_mixlo_f16 v51, s12, v71, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[52:53]
	v_pk_mul_f32 v[14:15], s[6:7], v[54:55]
	v_pack_b32_f16 v4, v4, v69
	v_pack_b32_f16 v3, v67, v68
	v_pack_b32_f16 v2, v63, v66
	v_fma_mixhi_f16 v5, s12, v57, 0
	v_cvt_f16_f32_e32 v52, v6
	v_cvt_f16_f32_e32 v53, v7
	v_cvt_f16_f32_e32 v54, v10
	v_cvt_f16_f32_e32 v55, v11
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v57, v14
	v_pack_b32_f16 v8, v75, v8
	v_pack_b32_f16 v7, v73, v74
	v_pack_b32_f16 v6, v70, v72
	v_fma_mixhi_f16 v9, s12, v58, 0
	ds_write_b128 v145, v[2:5] offset:32
	v_pack_b32_f16 v12, v76, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v59, v16
	v_fma_mixhi_f16 v13, s12, v60, 0
	ds_write_b128 v141, v[6:9] offset:32
	v_pack_b32_f16 v16, v32, v77
	v_pack_b32_f16 v15, v30, v31
	v_pack_b32_f16 v14, v62, v28
	v_fma_mixhi_f16 v17, s12, v45, 0
	ds_write_b128 v142, v[10:13]
	v_pack_b32_f16 v28, v49, v50
	v_pack_b32_f16 v27, v47, v48
	v_pack_b32_f16 v26, v64, v46
	v_fma_mixhi_f16 v29, s12, v56, 0
	ds_write_b128 v143, v[14:17]
	v_pack_b32_f16 v32, v55, v57
	v_pack_b32_f16 v31, v53, v54
	v_pack_b32_f16 v30, v51, v52
	v_fma_mixhi_f16 v33, s12, v65, 0
	ds_write_b128 v146, v[26:29]
	ds_write_b128 v144, v[30:33] offset:32
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v2, 16, v91
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v3, 16, v92
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v4, 16, v93
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v5, 16, v94
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v6, 16, v95
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v7, 16, v96
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v8, 16, v97
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v9, 16, v98
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v105
	v_lshlrev_b32_e32 v11, 16, v104
	v_lshlrev_b32_e32 v12, 16, v103
	v_lshlrev_b32_e32 v13, 16, v102
	v_lshlrev_b32_e32 v14, 16, v101
	v_lshlrev_b32_e32 v15, 16, v100
	v_lshlrev_b32_e32 v16, 16, v99
	v_lshlrev_b32_e32 v17, 16, v61
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v17, v17
	v_pack_b32_f16 v33, v2, v3
	v_pack_b32_f16 v32, v4, v5
	v_pack_b32_f16 v31, v6, v7
	v_pack_b32_f16 v30, v8, v9
	v_pack_b32_f16 v28, v10, v11
	v_pack_b32_f16 v26, v12, v13
	v_pack_b32_f16 v29, v14, v15
	v_pack_b32_f16 v27, v16, v17
	s_cbranch_scc1 .LBB12_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES17_EELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES18_LS19_0EEENSR_IJNS1B_ILi1536EEES1D_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENSQ_INSR_IJNSS_INSR_IJiEEES1O_L1
	v_mov_b32_e32 v3, v19
.LBB12_7:                               ; %Flow128
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v2, s0, 6, v21
	v_ashrrev_i32_e32 v4, 31, v2
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v2, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v2, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v2
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v2, 0x400, v2
	v_ashrrev_i32_e32 v4, 31, v2
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v2, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v2, v2, v4
	v_add_u32_e32 v2, v2, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v2, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v2, v2, v37
	v_xor_b32_e32 v2, v2, v4
	v_sub_u32_e32 v2, v2, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v28, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v29, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v2, v2, 4, v14
	ds_read_b128 v[8:11], v2
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v28, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v26, v5
	s_nop 2
	v_add_f32_e32 v0, v2, v0
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v29, v6
	s_nop 2
	v_add_f32_e32 v0, v2, v0
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v27, v7
	s_nop 2
	v_add_f32_e32 v2, v2, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v28, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v29, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v22
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v2, v2, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v22
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v22
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB12_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB12_9:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v21
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v20
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v23
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v22
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v22, s1, v19
	v_or_b32_e32 v28, s5, v21
	v_mul_hi_u32 v29, v22, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v22, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v2, v2, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v2, v2, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v22, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v2
	v_or_b32_e32 v2, 0x80, v28
	v_xor_b32_e32 v2, v2, v6
	v_sub_u32_e32 v1, v2, v1
	v_add_lshl_u32 v2, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v2
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v2, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v23
	v_bfe_u32 v8, v20, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v3, v3, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v3
	v_or_b32_e32 v6, 16, v23
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v3
	v_add_u32_e32 v7, 24, v23
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v3
	v_or_b32_e32 v9, 32, v23
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v3
	v_add_u32_e32 v10, 40, v23
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v3
	v_or_b32_e32 v11, 48, v23
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v3
	v_add_u32_e32 v12, 56, v23
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v3
	v_lshlrev_b32_e32 v13, 7, v21
	v_lshl_add_u32 v3, v3, 4, v13
	v_lshl_add_u32 v5, v5, 4, v3
	v_lshl_add_u32 v6, v6, 4, v3
	v_lshl_add_u32 v7, v7, 4, v3
	v_lshl_add_u32 v9, v9, 4, v3
	v_lshl_add_u32 v10, v10, 4, v3
	v_lshl_add_u32 v11, v11, 4, v3
	v_lshl_add_u32 v12, v12, 4, v3
	v_add_u32_e32 v13, 64, v14
.LBB12_10:                              ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v2
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v3
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v23
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v20, v53, v15
	v_dot2c_f32_f16_e32 v22, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v20, 0xff, v85
	v_bfe_u32 v22, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v22, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB12_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v2
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v2
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v2
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v3
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v21
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 147
		.amdhsa_next_free_sgpr 44
		.amdhsa_accum_offset 148
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end12:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end12-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 11424
; NumSgprs: 50
; NumVgprs: 147
; NumAgprs: 0
; TotalNumVgprs: 147
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 6
; VGPRBlocks: 18
; NumSGPRsForWavesPerEU: 50
; NumVGPRsForWavesPerEU: 147
; AccumOffset: 148
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 36
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v0, s25
	buffer_load_ushort v4, v0, s[16:19], 0 offen
	buffer_load_ushort v5, v0, s[16:19], 0 offen offset:2
	buffer_load_ushort v6, v0, s[16:19], 0 offen offset:4
	buffer_load_ushort v7, v0, s[16:19], 0 offen offset:6
	buffer_load_ushort v8, v0, s[16:19], 0 offen offset:8
	buffer_load_ushort v9, v0, s[16:19], 0 offen offset:10
	buffer_load_ushort v10, v0, s[16:19], 0 offen offset:12
	buffer_load_ushort v11, v0, s[16:19], 0 offen offset:14
	buffer_load_ushort v12, v0, s[16:19], 0 offen offset:16
	buffer_load_ushort v13, v0, s[16:19], 0 offen offset:18
	buffer_load_ushort v14, v0, s[16:19], 0 offen offset:20
	buffer_load_ushort v15, v0, s[16:19], 0 offen offset:22
	buffer_load_ushort v16, v0, s[16:19], 0 offen offset:24
	buffer_load_ushort v17, v0, s[16:19], 0 offen offset:26
	buffer_load_ushort v19, v0, s[16:19], 0 offen offset:28
	buffer_load_ushort v21, v0, s[16:19], 0 offen offset:30
	s_mov_b32 s29, 0
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v22, -1, v0
	v_lshlrev_b32_e32 v20, 3, v22
	v_lshrrev_b32_e32 v25, 1, v22
	v_and_b32_e32 v0, 8, v20
	v_lshl_add_u32 v1, s23, 5, v25
	v_mad_u64_u32 v[2:3], s[4:5], v1, s9, v[0:1]
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v3, 16, v4
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v4, 16, v5
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v5, 16, v6
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v6, 16, v7
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v7, 16, v8
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v8, 16, v9
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v9, 16, v10
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v10, 16, v11
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v12
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v13
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v14
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v15
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v16
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v16, 16, v17
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v17, 16, v19
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v19, 16, v21
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v19, v19
	buffer_load_ubyte v21, v2, s[4:7], 0 offen
	buffer_load_ubyte v23, v2, s[4:7], 0 offen offset:1
	buffer_load_ubyte v24, v2, s[4:7], 0 offen offset:2
	buffer_load_ubyte v34, v2, s[4:7], 0 offen offset:3
	buffer_load_ubyte v35, v2, s[4:7], 0 offen offset:4
	buffer_load_ubyte v36, v2, s[4:7], 0 offen offset:5
	buffer_load_ubyte v37, v2, s[4:7], 0 offen offset:6
	buffer_load_ubyte v38, v2, s[4:7], 0 offen offset:7
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v26, s24, v2
	v_add_u32_e32 v27, 7, v26
	v_add_u32_e32 v28, 6, v26
	v_add_u32_e32 v29, 5, v26
	v_add_u32_e32 v30, 4, v26
	v_add_u32_e32 v31, 3, v26
	v_add_u32_e32 v32, 2, v26
	v_add_u32_e32 v33, 1, v26
	buffer_load_ubyte v39, v28, s[4:7], 0 offen
	buffer_load_ubyte v40, v29, s[4:7], 0 offen
	buffer_load_ubyte v41, v30, s[4:7], 0 offen
	buffer_load_ubyte v42, v31, s[4:7], 0 offen
	buffer_load_ubyte v43, v32, s[4:7], 0 offen
	buffer_load_ubyte v44, v33, s[4:7], 0 offen
	buffer_load_ubyte v45, v27, s[4:7], 0 offen
	buffer_load_ubyte v46, v26, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v26
	v_add_u32_e32 v33, s24, v33
	v_add_u32_e32 v32, s24, v32
	v_add_u32_e32 v31, s24, v31
	v_add_u32_e32 v30, s24, v30
	v_add_u32_e32 v29, s24, v29
	v_add_u32_e32 v28, s24, v28
	v_add_u32_e32 v27, s24, v27
	buffer_load_ubyte v47, v26, s[4:7], 0 offen
	buffer_load_ubyte v48, v33, s[4:7], 0 offen
	buffer_load_ubyte v49, v32, s[4:7], 0 offen
	buffer_load_ubyte v50, v31, s[4:7], 0 offen
	buffer_load_ubyte v51, v30, s[4:7], 0 offen
	buffer_load_ubyte v52, v29, s[4:7], 0 offen
	buffer_load_ubyte v53, v28, s[4:7], 0 offen
	buffer_load_ubyte v54, v27, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v27
	v_add_u32_e32 v27, -1, v26
	v_add_u32_e32 v28, -2, v26
	v_add_u32_e32 v29, -3, v26
	v_add_u32_e32 v30, -4, v26
	v_add_u32_e32 v31, -5, v26
	v_add_u32_e32 v32, -6, v26
	v_add_u32_e32 v33, -7, v26
	buffer_load_ubyte v55, v26, s[4:7], 0 offen
	buffer_load_ubyte v56, v27, s[4:7], 0 offen
	buffer_load_ubyte v57, v28, s[4:7], 0 offen
	buffer_load_ubyte v58, v29, s[4:7], 0 offen
	buffer_load_ubyte v59, v30, s[4:7], 0 offen
	buffer_load_ubyte v60, v31, s[4:7], 0 offen
	buffer_load_ubyte v61, v32, s[4:7], 0 offen
	buffer_load_ubyte v62, v33, s[4:7], 0 offen
	v_add_u32_e32 v33, s24, v33
	v_add_u32_e32 v32, s24, v32
	v_add_u32_e32 v31, s24, v31
	v_add_u32_e32 v30, s24, v30
	v_add_u32_e32 v29, s24, v29
	v_add_u32_e32 v28, s24, v28
	v_add_u32_e32 v27, s24, v27
	v_add_u32_e32 v26, s24, v26
	buffer_load_ubyte v63, v33, s[4:7], 0 offen
	buffer_load_ubyte v64, v32, s[4:7], 0 offen
	buffer_load_ubyte v65, v31, s[4:7], 0 offen
	buffer_load_ubyte v66, v30, s[4:7], 0 offen
	buffer_load_ubyte v67, v29, s[4:7], 0 offen
	buffer_load_ubyte v68, v28, s[4:7], 0 offen
	buffer_load_ubyte v69, v27, s[4:7], 0 offen
	buffer_load_ubyte v70, v26, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v26
	v_add_u32_e32 v27, -1, v26
	v_add_u32_e32 v28, -2, v26
	v_add_u32_e32 v29, -3, v26
	v_add_u32_e32 v30, -4, v26
	v_add_u32_e32 v31, -5, v26
	v_add_u32_e32 v32, -6, v26
	v_add_u32_e32 v33, -7, v26
	buffer_load_ubyte v71, v26, s[4:7], 0 offen
	buffer_load_ubyte v72, v27, s[4:7], 0 offen
	buffer_load_ubyte v73, v28, s[4:7], 0 offen
	buffer_load_ubyte v74, v29, s[4:7], 0 offen
	buffer_load_ubyte v75, v30, s[4:7], 0 offen
	buffer_load_ubyte v76, v31, s[4:7], 0 offen
	buffer_load_ubyte v77, v32, s[4:7], 0 offen
	buffer_load_ubyte v78, v33, s[4:7], 0 offen
	v_pack_b32_f16 v33, v3, v4
	v_pack_b32_f16 v32, v5, v6
	v_pack_b32_f16 v31, v7, v8
	v_pack_b32_f16 v30, v9, v10
	v_pack_b32_f16 v28, v11, v12
	v_pack_b32_f16 v26, v13, v14
	s_waitcnt vmcnt(47)
	v_cvt_f32_fp8_sdwa v3, v21 src0_sel:BYTE_0
	s_waitcnt vmcnt(46)
	v_cvt_f32_fp8_sdwa v4, v23 src0_sel:BYTE_0
	s_waitcnt vmcnt(45)
	v_cvt_f32_fp8_sdwa v5, v24 src0_sel:BYTE_0
	v_pack_b32_f16 v29, v15, v16
	v_pack_b32_f16 v27, v17, v19
	v_fma_mixlo_f16 v3, s12, v3, 0
	v_pk_mul_f32 v[4:5], s[12:13], v[4:5] op_sel_hi:[0,1]
	s_waitcnt vmcnt(44)
	v_cvt_f32_fp8_sdwa v6, v34 src0_sel:BYTE_0
	s_waitcnt vmcnt(43)
	v_cvt_f32_fp8_sdwa v7, v35 src0_sel:BYTE_0
	s_waitcnt vmcnt(42)
	v_cvt_f32_fp8_sdwa v8, v36 src0_sel:BYTE_0
	s_waitcnt vmcnt(41)
	v_cvt_f32_fp8_sdwa v9, v37 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v7
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v6
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v9
	v_pack_b32_f16 v6, v10, v8
	v_pack_b32_f16 v5, v5, v11
	s_waitcnt vmcnt(40)
	v_cvt_f32_fp8_sdwa v10, v38 src0_sel:BYTE_0
	s_waitcnt vmcnt(32)
	v_cvt_f32_fp8_sdwa v11, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v4, v3, v4
	v_fma_mixhi_f16 v7, s12, v10, 0
	v_fma_mixlo_f16 v3, s12, v11, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v39 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v14, v12
	v_pack_b32_f16 v9, v9, v15
	v_cvt_f32_fp8_sdwa v14, v45 src0_sel:BYTE_0
	s_waitcnt vmcnt(31)
	v_cvt_f32_fp8_sdwa v15, v47 src0_sel:BYTE_0
	s_waitcnt vmcnt(30)
	v_cvt_f32_fp8_sdwa v12, v48 src0_sel:BYTE_0
	s_waitcnt vmcnt(29)
	v_cvt_f32_fp8_sdwa v13, v49 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v3, v8
	v_fma_mixhi_f16 v11, s12, v14, 0
	v_fma_mixlo_f16 v3, s12, v15, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	s_waitcnt vmcnt(28)
	v_cvt_f32_fp8_sdwa v14, v50 src0_sel:BYTE_0
	s_waitcnt vmcnt(27)
	v_cvt_f32_fp8_sdwa v15, v51 src0_sel:BYTE_0
	s_waitcnt vmcnt(26)
	v_cvt_f32_fp8_sdwa v16, v52 src0_sel:BYTE_0
	s_waitcnt vmcnt(25)
	v_cvt_f32_fp8_sdwa v17, v53 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v21, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v19, v16
	v_pack_b32_f16 v13, v13, v21
	s_waitcnt vmcnt(24)
	v_cvt_f32_fp8_sdwa v19, v54 src0_sel:BYTE_0
	s_waitcnt vmcnt(16)
	v_cvt_f32_fp8_sdwa v21, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v60 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v12
	v_fma_mixhi_f16 v15, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v35, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v56 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v36
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v24, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v19, v21
	v_pack_b32_f16 v37, v17, v23
	v_cvt_f32_fp8_sdwa v19, v55 src0_sel:BYTE_0
	s_waitcnt vmcnt(15)
	v_cvt_f32_fp8_sdwa v21, v63 src0_sel:BYTE_0
	s_waitcnt vmcnt(14)
	v_cvt_f32_fp8_sdwa v16, v64 src0_sel:BYTE_0
	s_waitcnt vmcnt(13)
	v_cvt_f32_fp8_sdwa v17, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v3, v24
	v_fma_mixhi_f16 v39, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	s_waitcnt vmcnt(12)
	v_cvt_f32_fp8_sdwa v34, v66 src0_sel:BYTE_0
	s_waitcnt vmcnt(11)
	v_cvt_f32_fp8_sdwa v35, v67 src0_sel:BYTE_0
	s_waitcnt vmcnt(10)
	v_cvt_f32_fp8_sdwa v40, v68 src0_sel:BYTE_0
	s_waitcnt vmcnt(9)
	v_cvt_f32_fp8_sdwa v41, v69 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v40
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v24, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v19, v21
	v_pack_b32_f16 v41, v17, v23
	s_waitcnt vmcnt(8)
	v_cvt_f32_fp8_sdwa v19, v70 src0_sel:BYTE_0
	s_waitcnt vmcnt(0)
	v_cvt_f32_fp8_sdwa v21, v78 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v77 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v76 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v3, v24
	v_fma_mixhi_f16 v43, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v16
	v_cvt_f32_fp8_sdwa v34, v75 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v35, v74 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v73 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v72 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v71 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v23
	v_pack_b32_f16 v45, v21, v16
	v_pack_b32_f16 v44, v3, v19
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v0
	v_ashrrev_i32_e32 v0, 31, v1
	v_lshrrev_b32_e32 v0, 30, v0
	v_add_u32_e32 v0, v1, v0
	v_ashrrev_i32_e32 v3, 2, v0
	v_and_b32_e32 v0, -4, v0
	v_sub_u32_e32 v0, v1, v0
	v_add_u32_e32 v0, v34, v0
	v_lshrrev_b32_e32 v16, 29, v3
	v_add_u32_e32 v16, v3, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v3, v16
	v_xor_b32_e32 v0, v0, v16
	v_lshlrev_b32_e32 v16, 3, v0
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v3, v0, 4, v3
	ds_write_b128 v3, v[4:7] offset:32
	v_add_u32_e32 v3, 0x100, v1
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v4, 29, v5
	v_add_u32_e32 v4, v5, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v5, v4
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v0, v3, v0
	v_lshlrev_b32_e32 v0, 3, v0
	v_lshlrev_b32_e32 v4, 6, v5
	v_add3_u32 v0, v16, v4, v0
	v_lshlrev_b32_e32 v4, 1, v0
	ds_write_b128 v4, v[8:11] offset:32
	v_add_u32_e32 v6, 0x200, v1
	v_ashrrev_i32_e32 v7, 31, v6
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v6, v7
	v_ashrrev_i32_e32 v8, 2, v7
	v_sub_u32_e32 v5, v8, v5
	v_and_b32_e32 v7, -4, v7
	v_sub_u32_e32 v6, v6, v7
	v_add_u32_e32 v6, v6, v34
	v_lshrrev_b32_e32 v7, 29, v8
	v_add_u32_e32 v7, v8, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v8, v7
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v3, v6, v3
	v_lshlrev_b32_e32 v5, 6, v5
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshlrev_b32_e32 v5, 1, v3
	v_add3_u32 v4, v4, 32, v5
	ds_write_b128 v4, v[12:15]
	v_add_u32_e32 v5, 0x300, v1
	v_ashrrev_i32_e32 v7, 31, v5
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v5, v7
	v_ashrrev_i32_e32 v9, 2, v7
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v7, -4, v7
	v_sub_u32_e32 v5, v5, v7
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v7, 29, v9
	v_add_u32_e32 v7, v9, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v9, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v6, v5, v6
	v_lshlrev_b32_e32 v7, 6, v8
	v_lshl_add_u32 v6, v6, 3, v7
	v_add3_u32 v0, v3, v0, v6
	v_lshl_add_u32 v3, v6, 1, v4
	ds_write_b128 v3, v[36:39]
	v_add_u32_e32 v4, 0x400, v1
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v8, v7, v9
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v34
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v5, v4, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshl_add_u32 v3, v5, 1, v3
	ds_write_b128 v3, v[40:43]
	v_add_u32_e32 v1, 0x500, v1
	v_ashrrev_i32_e32 v3, 31, v1
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v1, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_sub_u32_e32 v7, v6, v7
	v_and_b32_e32 v3, 0xffffffc, v3
	v_sub_u32_e32 v1, v1, v3
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, 0xffffff8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v3, 7, v7
	v_add_lshl_u32 v0, v5, v0, 1
	v_add3_u32 v0, v1, v3, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v23, 3, v22
	v_lshrrev_b32_e32 v19, 6, v22
	v_add_u32_e32 v4, 8, v23
	s_cbranch_scc1 .LBB13_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES17_EELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES18_LS19_0EEENSR_IJNS1B_ILi1536EEES1D_EEEEENSJ_INSK_INSL_I
	v_lshrrev_b32_e32 v3, 6, v22
	v_lshlrev_b32_e32 v36, 2, v3
	v_lshrrev_b32_e32 v24, 3, v4
	v_sub_u32_e32 v0, v24, v3
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB13_3
.LBB13_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr29
                                        ; implicit-def: $vgpr3
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB13_3:                               ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v21, 63, v22
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s29
	v_mov_b32_e32 v1, s29
	v_mov_b32_e32 v0, s29
	s_cbranch_vccnz .LBB13_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v4
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 23, v2
	s_add_i32 s15, s25, 62
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB13_5:                               ; %.lr.ph.i560.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v45, -7, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v50, -6, v38
	v_add_u32_e32 v51, -5, v38
	v_add_u32_e32 v52, -4, v38
	v_add_u32_e32 v53, -3, v38
	v_add_u32_e32 v55, -2, v38
	v_add_u32_e32 v56, -1, v38
	v_add_u32_e32 v54, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v46, 0
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v60, 0
	s_sub_i32 s27, s15, 30
	s_sub_i32 s28, s15, 28
	s_sub_i32 s29, s15, 26
	s_sub_i32 s30, s15, 24
	s_sub_i32 s31, s15, 22
	s_sub_i32 s33, s15, 20
	s_sub_i32 s34, s15, 18
	s_add_i32 s35, s15, -16
	v_mov_b32_e32 v61, s15
	s_add_i32 s36, s15, -2
	s_add_i32 s37, s15, -4
	s_add_i32 s38, s15, -6
	s_add_i32 s39, s15, -8
	s_add_i32 s40, s15, -10
	s_add_i32 s41, s15, -12
	s_add_i32 s42, s15, -14
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_ubyte v82, v38, s[16:19], 0 offen
	buffer_load_ubyte v83, v45, s[16:19], 0 offen
	buffer_load_ubyte v84, v50, s[16:19], 0 offen
	buffer_load_ubyte v85, v51, s[16:19], 0 offen
	buffer_load_ubyte v86, v52, s[16:19], 0 offen
	buffer_load_ubyte v87, v53, s[16:19], 0 offen
	buffer_load_ubyte v88, v55, s[16:19], 0 offen
	buffer_load_ubyte v89, v56, s[16:19], 0 offen
	buffer_load_ubyte v90, v54, s[16:19], 0 offen
	v_add_u32_e32 v56, s24, v56
	v_add_u32_e32 v55, s24, v55
	v_add_u32_e32 v53, s24, v53
	v_add_u32_e32 v52, s24, v52
	v_add_u32_e32 v51, s24, v51
	v_add_u32_e32 v50, s24, v50
	v_add_u32_e32 v45, s24, v45
	v_add_u32_e32 v54, s24, v54
	s_ashr_i32 s43, s26, 31
	v_mov_b32_e32 v91, s27
	v_mov_b32_e32 v92, s28
	v_mov_b32_e32 v93, s29
	v_mov_b32_e32 v94, s30
	v_mov_b32_e32 v95, s31
	v_mov_b32_e32 v96, s33
	v_mov_b32_e32 v97, s34
	v_mov_b32_e32 v98, s35
	v_mov_b32_e32 v99, s36
	v_mov_b32_e32 v100, s37
	v_mov_b32_e32 v101, s38
	v_mov_b32_e32 v102, s39
	v_mov_b32_e32 v103, s40
	v_mov_b32_e32 v104, s41
	v_mov_b32_e32 v105, s42
	v_lshl_add_u32 v62, s26, 5, v25
	v_add_u32_e32 v63, s24, v45
	v_add_u32_e32 v64, s24, v50
	v_add_u32_e32 v65, s24, v51
	v_add_u32_e32 v66, s24, v52
	v_add_u32_e32 v67, s24, v53
	v_add_u32_e32 v68, s24, v55
	v_add_u32_e32 v69, s24, v56
	v_add_u32_e32 v70, s24, v54
	s_lshr_b32 s27, s43, 29
	v_ashrrev_i32_e32 v71, 31, v62
	v_add_u32_e32 v72, 0x100, v62
	v_add_u32_e32 v73, 0x200, v62
	v_add_u32_e32 v74, 0x300, v62
	v_add_u32_e32 v75, 0x400, v62
	v_add_u32_e32 v76, 0x500, v62
	buffer_load_ubyte v106, v56, s[16:19], 0 offen
	buffer_load_ubyte v107, v55, s[16:19], 0 offen
	buffer_load_ubyte v108, v53, s[16:19], 0 offen
	buffer_load_ubyte v109, v52, s[16:19], 0 offen
	buffer_load_ubyte v110, v51, s[16:19], 0 offen
	buffer_load_ubyte v111, v50, s[16:19], 0 offen
	buffer_load_ubyte v112, v45, s[16:19], 0 offen
	buffer_load_ubyte v113, v63, s[16:19], 0 offen
	buffer_load_ubyte v114, v64, s[16:19], 0 offen
	buffer_load_ubyte v115, v65, s[16:19], 0 offen
	buffer_load_ubyte v116, v66, s[16:19], 0 offen
	buffer_load_ubyte v117, v67, s[16:19], 0 offen
	buffer_load_ubyte v118, v68, s[16:19], 0 offen
	buffer_load_ubyte v119, v69, s[16:19], 0 offen
	buffer_load_ubyte v120, v54, s[16:19], 0 offen
                                        ; kill: killed $vgpr54
                                        ; kill: killed $vgpr55
                                        ; kill: killed $vgpr56
                                        ; kill: killed $vgpr45
                                        ; kill: killed $vgpr50
                                        ; kill: killed $vgpr51
                                        ; kill: killed $vgpr52
                                        ; kill: killed $vgpr53
	buffer_load_ubyte v45, v70, s[16:19], 0 offen
	v_add_u32_e32 v50, s24, v69
	v_add_u32_e32 v51, s24, v68
	v_add_u32_e32 v52, s24, v67
	v_add_u32_e32 v53, s24, v66
	v_add_u32_e32 v54, s24, v65
	v_add_u32_e32 v55, s24, v64
	v_add_u32_e32 v56, s24, v63
	v_add_u32_e32 v63, s24, v70
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v64, 30, v71
	v_ashrrev_i32_e32 v65, 31, v72
	v_ashrrev_i32_e32 v66, 31, v73
	v_ashrrev_i32_e32 v67, 31, v74
	v_ashrrev_i32_e32 v68, 31, v75
	v_ashrrev_i32_e32 v69, 31, v76
	v_add_u32_e32 v70, s24, v56
	v_add_u32_e32 v71, s24, v55
	v_add_u32_e32 v77, s24, v54
	v_add_u32_e32 v78, s24, v53
	v_add_u32_e32 v79, s24, v52
	v_add_u32_e32 v80, s24, v51
	v_add_u32_e32 v81, s24, v50
	v_add_u32_e32 v121, s24, v63
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v64, v62, v64
	v_lshrrev_b32_e32 v65, 30, v65
	v_lshrrev_b32_e32 v66, 30, v66
	v_lshrrev_b32_e32 v67, 30, v67
	v_lshrrev_b32_e32 v68, 30, v68
	v_lshrrev_b32_e32 v69, 30, v69
	buffer_load_ubyte v122, v50, s[16:19], 0 offen
	buffer_load_ubyte v123, v51, s[16:19], 0 offen
	buffer_load_ubyte v124, v52, s[16:19], 0 offen
	buffer_load_ubyte v125, v53, s[16:19], 0 offen
	buffer_load_ubyte v126, v54, s[16:19], 0 offen
	buffer_load_ubyte v127, v55, s[16:19], 0 offen
                                        ; kill: killed $vgpr54
                                        ; kill: killed $vgpr53
                                        ; kill: killed $vgpr52
                                        ; kill: killed $vgpr51
                                        ; kill: killed $vgpr50
                                        ; kill: killed $vgpr55
	s_nop 0
	buffer_load_ubyte v54, v56, s[16:19], 0 offen
	buffer_load_ubyte v55, v70, s[16:19], 0 offen
	buffer_load_ubyte v128, v71, s[16:19], 0 offen
	buffer_load_ubyte v129, v77, s[16:19], 0 offen
	buffer_load_ubyte v130, v78, s[16:19], 0 offen
	buffer_load_ubyte v131, v79, s[16:19], 0 offen
                                        ; kill: killed $vgpr56
	buffer_load_ubyte v56, v80, s[16:19], 0 offen
	buffer_load_ubyte v132, v81, s[16:19], 0 offen
	buffer_load_ubyte v133, v63, s[16:19], 0 offen
	s_nop 0
	buffer_load_ubyte v121, v121, s[16:19], 0 offen
	v_add_u32_e32 v50, s24, v81
	v_add_u32_e32 v51, s24, v80
	v_add_u32_e32 v52, s24, v79
	v_add_u32_e32 v53, s24, v78
	v_add_u32_e32 v63, s24, v77
	v_add_u32_e32 v71, s24, v71
	v_add_u32_e32 v70, s24, v70
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v77, 2, v64
	v_and_b32_e32 v64, -4, v64
	v_add_u32_e32 v65, v72, v65
	v_add_u32_e32 v66, v73, v66
	v_add_u32_e32 v67, v74, v67
	v_add_u32_e32 v68, v75, v68
	v_add_u32_e32 v69, v76, v69
	buffer_load_ubyte v134, v50, s[16:19], 0 offen
	buffer_load_ubyte v135, v51, s[16:19], 0 offen
	buffer_load_ubyte v136, v52, s[16:19], 0 offen
	buffer_load_ubyte v137, v53, s[16:19], 0 offen
	buffer_load_ubyte v138, v63, s[16:19], 0 offen
	buffer_load_ubyte v139, v71, s[16:19], 0 offen
	buffer_load_ubyte v140, v70, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v50, s26, 6, v21
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v51, v62, v64
	v_lshrrev_b32_e32 v52, 29, v77
	v_lshlrev_b32_e32 v53, 7, v77
	v_ashrrev_i32_e32 v62, 2, v65
	v_and_b32_e32 v63, -4, v65
	v_ashrrev_i32_e32 v64, 2, v66
	v_and_b32_e32 v65, -4, v66
	v_ashrrev_i32_e32 v66, 2, v67
	v_and_b32_e32 v67, -4, v67
	v_ashrrev_i32_e32 v70, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_ashrrev_i32_e32 v71, 2, v69
	v_and_b32_e32 v69, 0xffffffc, v69
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v78, 31, v50
	v_add_u32_e32 v79, 0x200, v50
	v_add_u32_e32 v80, 0x400, v50
	v_add_u32_e32 v51, v51, v34
	v_add_u32_e32 v52, v77, v52
	v_sub_u32_e32 v63, v72, v63
	v_lshrrev_b32_e32 v72, 29, v62
	v_lshlrev_b32_e32 v81, 6, v62
	v_sub_u32_e32 v141, v64, v62
	v_sub_u32_e32 v65, v73, v65
	v_lshrrev_b32_e32 v73, 29, v64
	v_sub_u32_e32 v142, v66, v64
	v_sub_u32_e32 v67, v74, v67
	v_lshrrev_b32_e32 v74, 29, v66
	v_sub_u32_e32 v143, v70, v66
	v_sub_u32_e32 v68, v75, v68
	v_lshrrev_b32_e32 v75, 29, v70
	v_sub_u32_e32 v144, v71, v70
	v_sub_u32_e32 v69, v76, v69
	v_lshrrev_b32_e32 v76, 29, v71
	v_lshrrev_b32_e32 v78, 30, v78
	v_ashrrev_i32_e32 v145, 31, v79
	v_ashrrev_i32_e32 v146, 31, v80
	v_and_b32_e32 v52, -8, v52
	v_add_u32_e32 v63, v63, v34
	v_add_u32_e32 v72, v62, v72
	v_add_u32_e32 v65, v65, v34
	v_add_u32_e32 v73, v64, v73
	v_lshlrev_b32_e32 v141, 6, v141
	v_add_u32_e32 v67, v67, v34
	v_add_u32_e32 v74, v66, v74
	v_lshlrev_b32_e32 v142, 6, v142
	v_add_u32_e32 v68, v68, v34
	v_add_u32_e32 v75, v70, v75
	v_lshlrev_b32_e32 v143, 6, v143
	v_add_u32_e32 v69, v69, v34
	v_add_u32_e32 v76, v71, v76
	v_lshlrev_b32_e32 v144, 7, v144
	v_add_u32_e32 v78, v50, v78
	v_lshrrev_b32_e32 v145, 30, v145
	v_lshrrev_b32_e32 v146, 30, v146
	v_sub_u32_e32 v52, v77, v52
	v_and_b32_e32 v72, -8, v72
	v_and_b32_e32 v73, -8, v73
	v_and_b32_e32 v74, -8, v74
	v_and_b32_e32 v75, -8, v75
	v_and_b32_e32 v76, 0xffffff8, v76
	v_ashrrev_i32_e32 v77, 2, v78
	v_and_b32_e32 v78, -4, v78
	v_add_u32_e32 v145, v79, v145
	v_add_u32_e32 v146, v80, v146
	v_xor_b32_e32 v51, v51, v52
	v_sub_u32_e32 v52, v62, v72
	v_sub_u32_e32 v62, v64, v73
	v_sub_u32_e32 v64, v66, v74
	v_sub_u32_e32 v66, v70, v75
	v_sub_u32_e32 v70, v71, v76
	v_sub_u32_e32 v50, v50, v78
	v_lshrrev_b32_e32 v71, 29, v77
	v_lshlrev_b32_e32 v72, 6, v77
	v_ashrrev_i32_e32 v73, 2, v145
	v_and_b32_e32 v74, -4, v145
	v_ashrrev_i32_e32 v75, 2, v146
	v_and_b32_e32 v76, -4, v146
	v_lshlrev_b32_e32 v78, 3, v51
	v_lshl_add_u32 v145, v51, 4, v53
	v_xor_b32_e32 v52, v63, v52
	v_xor_b32_e32 v53, v65, v62
	v_xor_b32_e32 v62, v67, v64
	v_xor_b32_e32 v63, v68, v66
	v_xor_b32_e32 v64, v69, v70
	v_add_u32_e32 v50, v50, v36
	v_add_u32_e32 v65, v77, v71
	v_sub_u32_e32 v66, v79, v74
	v_lshrrev_b32_e32 v67, 29, v73
	v_sub_u32_e32 v68, v80, v76
	v_lshrrev_b32_e32 v69, 29, v75
	v_sub_u32_e32 v51, v52, v51
	v_sub_u32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v62, v53
	v_sub_u32_e32 v62, v63, v62
	v_sub_u32_e32 v63, v64, v63
	v_and_b32_e32 v64, -8, v65
	v_add_u32_e32 v65, v50, v37
	v_add_u32_e32 v66, v66, v36
	v_add_u32_e32 v67, v73, v67
	v_add_u32_e32 v68, v68, v36
	v_add_u32_e32 v69, v75, v69
	v_lshlrev_b32_e32 v51, 3, v51
	v_lshl_add_u32 v52, v52, 3, v141
	v_lshl_add_u32 v53, v53, 3, v142
	v_lshl_add_u32 v62, v62, 3, v143
	v_lshlrev_b32_e32 v63, 4, v63
	v_sub_u32_e32 v64, v77, v64
	v_and_b32_e32 v67, -8, v67
	v_add_u32_e32 v70, v66, v37
	v_and_b32_e32 v69, -8, v69
	v_add_u32_e32 v71, v68, v37
	v_add3_u32 v51, v78, v81, v51
	v_lshlrev_b32_e32 v74, 1, v52
	v_xor_b32_e32 v50, v50, v64
	v_xor_b32_e32 v64, v65, v64
	v_sub_u32_e32 v65, v73, v67
	v_sub_u32_e32 v67, v75, v69
	v_lshlrev_b32_e32 v141, 1, v51
	v_add3_u32 v51, v52, v51, v53
	v_lshlrev_b32_e32 v52, 3, v50
	v_sub_u32_e32 v64, v64, v50
	v_xor_b32_e32 v66, v66, v65
	v_xor_b32_e32 v65, v70, v65
	v_xor_b32_e32 v68, v68, v67
	v_xor_b32_e32 v67, v71, v67
	v_lshl_add_u32 v69, v50, 4, 32
	v_add3_u32 v142, v141, 32, v74
	v_add_lshl_u32 v51, v62, v51, 1
	v_sub_u32_e32 v66, v66, v50
	v_sub_u32_e32 v65, v65, v50
	v_sub_u32_e32 v68, v68, v50
	v_sub_u32_e32 v50, v67, v50
	v_add_lshl_u32 v52, v52, v72, 1
	v_lshl_add_u32 v67, v73, 7, v69
	v_lshl_add_u32 v69, v75, 7, v69
	v_lshlrev_b32_e32 v64, 4, v64
	v_lshl_add_u32 v143, v53, 1, v142
	v_add3_u32 v144, v63, v144, v51
	v_lshl_add_u32 v63, v66, 4, v67
	v_lshl_add_u32 v66, v68, 4, v69
	v_add3_u32 v70, v52, 32, v64
	v_lshl_add_u32 v74, v65, 4, v67
	v_lshl_add_u32 v78, v50, 4, v69
	v_lshl_add_u32 v146, v62, 1, v143
	ds_read_b128 v[50:53], v52 offset:32
	ds_read_b128 v[62:65], v63
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	ds_read_b128 v[78:81], v78
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v91, v91, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v92, v92, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v93, v93, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v94, v94, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v95, v95, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v96, v96, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v97, v97, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v98, v98, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v61, v61, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v99, v99, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v100, v100, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v101, v101, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v102, v102, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v103, v103, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v104, v104, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v105, v105, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v50
	v_dot2c_f32_f16_e32 v6, v32, v51
	v_dot2c_f32_f16_e32 v4, v31, v52
	v_dot2c_f32_f16_e32 v2, v30, v53
	v_dot2c_f32_f16_e32 v9, v33, v62
	v_dot2c_f32_f16_e32 v7, v32, v63
	v_dot2c_f32_f16_e32 v5, v31, v64
	v_dot2c_f32_f16_e32 v3, v30, v65
	v_dot2c_f32_f16_e32 v46, v33, v66
	v_dot2c_f32_f16_e32 v47, v32, v67
	v_dot2c_f32_f16_e32 v48, v31, v68
	v_dot2c_f32_f16_e32 v49, v30, v69
	v_dot2c_f32_f16_e32 v16, v28, v70
	v_dot2c_f32_f16_e32 v14, v26, v71
	v_dot2c_f32_f16_e32 v12, v29, v72
	v_dot2c_f32_f16_e32 v10, v27, v73
	v_dot2c_f32_f16_e32 v17, v28, v74
	v_dot2c_f32_f16_e32 v15, v26, v75
	v_dot2c_f32_f16_e32 v13, v29, v76
	v_dot2c_f32_f16_e32 v11, v27, v77
	v_dot2c_f32_f16_e32 v57, v28, v78
	v_dot2c_f32_f16_e32 v58, v26, v79
	v_dot2c_f32_f16_e32 v59, v29, v80
	v_dot2c_f32_f16_e32 v60, v27, v81
	v_add_f32_e32 v26, v35, v46
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v47, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v48, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v49, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v57, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v58, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v59, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v60, v2
	s_waitcnt vmcnt(62)
	v_cvt_f32_fp8_sdwa v46, v83 src0_sel:BYTE_0
	s_waitcnt vmcnt(61)
	v_cvt_f32_fp8_sdwa v2, v84 src0_sel:BYTE_0
	s_waitcnt vmcnt(60)
	v_cvt_f32_fp8_sdwa v3, v85 src0_sel:BYTE_0
	s_waitcnt vmcnt(59)
	v_cvt_f32_fp8_sdwa v4, v86 src0_sel:BYTE_0
	s_waitcnt vmcnt(58)
	v_cvt_f32_fp8_sdwa v5, v87 src0_sel:BYTE_0
	s_waitcnt vmcnt(57)
	v_cvt_f32_fp8_sdwa v6, v88 src0_sel:BYTE_0
	s_waitcnt vmcnt(56)
	v_cvt_f32_fp8_sdwa v7, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v82 src0_sel:BYTE_0
	s_waitcnt vmcnt(55)
	v_cvt_f32_fp8_sdwa v58, v90 src0_sel:BYTE_0
	s_waitcnt vmcnt(48)
	v_cvt_f32_fp8_sdwa v52, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v106 src0_sel:BYTE_0
	s_waitcnt vmcnt(47)
	v_cvt_f32_fp8_sdwa v59, v113 src0_sel:BYTE_0
	s_waitcnt vmcnt(46)
	v_cvt_f32_fp8_sdwa v14, v114 src0_sel:BYTE_0
	s_waitcnt vmcnt(45)
	v_cvt_f32_fp8_sdwa v15, v115 src0_sel:BYTE_0
	s_waitcnt vmcnt(44)
	v_cvt_f32_fp8_sdwa v16, v116 src0_sel:BYTE_0
	s_waitcnt vmcnt(43)
	v_cvt_f32_fp8_sdwa v17, v117 src0_sel:BYTE_0
	s_waitcnt vmcnt(42)
	v_cvt_f32_fp8_sdwa v26, v118 src0_sel:BYTE_0
	s_waitcnt vmcnt(41)
	v_cvt_f32_fp8_sdwa v27, v119 src0_sel:BYTE_0
	s_waitcnt vmcnt(40)
	v_cvt_f32_fp8_sdwa v60, v120 src0_sel:BYTE_0
	s_waitcnt vmcnt(39)
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_waitcnt vmcnt(32)
	v_cvt_f32_fp8_sdwa v62, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v127 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v126 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v125 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v124 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v123 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v122 src0_sel:BYTE_0
	v_fma_mixlo_f16 v63, s12, v46, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	s_waitcnt vmcnt(31)
	v_cvt_f32_fp8_sdwa v64, v55 src0_sel:BYTE_0
	s_waitcnt vmcnt(30)
	v_cvt_f32_fp8_sdwa v46, v128 src0_sel:BYTE_0
	s_waitcnt vmcnt(29)
	v_cvt_f32_fp8_sdwa v47, v129 src0_sel:BYTE_0
	s_waitcnt vmcnt(28)
	v_cvt_f32_fp8_sdwa v48, v130 src0_sel:BYTE_0
	s_waitcnt vmcnt(27)
	v_cvt_f32_fp8_sdwa v49, v131 src0_sel:BYTE_0
	s_waitcnt vmcnt(26)
	v_cvt_f32_fp8_sdwa v50, v56 src0_sel:BYTE_0
	s_waitcnt vmcnt(25)
	v_cvt_f32_fp8_sdwa v51, v132 src0_sel:BYTE_0
	s_waitcnt vmcnt(24)
	v_cvt_f32_fp8_sdwa v56, v133 src0_sel:BYTE_0
	s_waitcnt vmcnt(23)
	v_cvt_f32_fp8_sdwa v65, v121 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v66, v2
	v_cvt_f16_f32_e32 v67, v3
	v_cvt_f16_f32_e32 v68, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v69, v6
	v_fma_mixlo_f16 v70, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[8:9]
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[8:9], s[6:7], v[12:13]
	s_waitcnt vmcnt(16)
	v_cvt_f32_fp8_sdwa v71, v140 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v139 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v138 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v137 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v136 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v135 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v134 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v72, v2
	v_cvt_f16_f32_e32 v73, v3
	v_cvt_f16_f32_e32 v74, v6
	v_cvt_f16_f32_e32 v75, v7
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_fma_mixlo_f16 v59, s12, v59, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v76, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v62, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[28:29]
	v_pk_mul_f32 v[6:7], s[6:7], v[30:31]
	v_pk_mul_f32 v[14:15], s[6:7], v[32:33]
	v_cvt_f16_f32_e32 v28, v2
	v_cvt_f16_f32_e32 v30, v3
	v_cvt_f16_f32_e32 v31, v6
	v_cvt_f16_f32_e32 v32, v7
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v77, v14
	v_fma_mixlo_f16 v64, s12, v64, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[46:47]
	v_pk_mul_f32 v[6:7], s[6:7], v[48:49]
	v_pk_mul_f32 v[14:15], s[6:7], v[50:51]
	v_cvt_f16_f32_e32 v46, v2
	v_cvt_f16_f32_e32 v47, v3
	v_cvt_f16_f32_e32 v48, v6
	v_cvt_f16_f32_e32 v49, v7
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v50, v14
	v_fma_mixlo_f16 v51, s12, v71, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[52:53]
	v_pk_mul_f32 v[14:15], s[6:7], v[54:55]
	v_pack_b32_f16 v4, v4, v69
	v_pack_b32_f16 v3, v67, v68
	v_pack_b32_f16 v2, v63, v66
	v_fma_mixhi_f16 v5, s12, v57, 0
	v_cvt_f16_f32_e32 v52, v6
	v_cvt_f16_f32_e32 v53, v7
	v_cvt_f16_f32_e32 v54, v10
	v_cvt_f16_f32_e32 v55, v11
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v57, v14
	v_pack_b32_f16 v8, v75, v8
	v_pack_b32_f16 v7, v73, v74
	v_pack_b32_f16 v6, v70, v72
	v_fma_mixhi_f16 v9, s12, v58, 0
	ds_write_b128 v145, v[2:5] offset:32
	v_pack_b32_f16 v12, v76, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v59, v16
	v_fma_mixhi_f16 v13, s12, v60, 0
	ds_write_b128 v141, v[6:9] offset:32
	v_pack_b32_f16 v16, v32, v77
	v_pack_b32_f16 v15, v30, v31
	v_pack_b32_f16 v14, v62, v28
	v_fma_mixhi_f16 v17, s12, v45, 0
	ds_write_b128 v142, v[10:13]
	v_pack_b32_f16 v28, v49, v50
	v_pack_b32_f16 v27, v47, v48
	v_pack_b32_f16 v26, v64, v46
	v_fma_mixhi_f16 v29, s12, v56, 0
	ds_write_b128 v143, v[14:17]
	v_pack_b32_f16 v32, v55, v57
	v_pack_b32_f16 v31, v53, v54
	v_pack_b32_f16 v30, v51, v52
	v_fma_mixhi_f16 v33, s12, v65, 0
	ds_write_b128 v146, v[26:29]
	ds_write_b128 v144, v[30:33] offset:32
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v2, 16, v91
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v3, 16, v92
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v4, 16, v93
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v5, 16, v94
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v6, 16, v95
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v7, 16, v96
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v8, 16, v97
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v9, 16, v98
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v105
	v_lshlrev_b32_e32 v11, 16, v104
	v_lshlrev_b32_e32 v12, 16, v103
	v_lshlrev_b32_e32 v13, 16, v102
	v_lshlrev_b32_e32 v14, 16, v101
	v_lshlrev_b32_e32 v15, 16, v100
	v_lshlrev_b32_e32 v16, 16, v99
	v_lshlrev_b32_e32 v17, 16, v61
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v17, v17
	v_pack_b32_f16 v33, v2, v3
	v_pack_b32_f16 v32, v4, v5
	v_pack_b32_f16 v31, v6, v7
	v_pack_b32_f16 v30, v8, v9
	v_pack_b32_f16 v28, v10, v11
	v_pack_b32_f16 v26, v12, v13
	v_pack_b32_f16 v29, v14, v15
	v_pack_b32_f16 v27, v16, v17
	s_cbranch_scc1 .LBB13_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES17_EELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES18_LS19_0EEENSR_IJNS1B_ILi1536EEES1D_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENSQ_INSR_IJNSS_INSR_IJiEEES1O_L1
	v_mov_b32_e32 v3, v19
.LBB13_7:                               ; %Flow128
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v2, s0, 6, v21
	v_ashrrev_i32_e32 v4, 31, v2
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v2, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v2, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v2
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v2, 0x400, v2
	v_ashrrev_i32_e32 v4, 31, v2
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v2, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v2, v2, v4
	v_add_u32_e32 v2, v2, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v2, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v2, v2, v37
	v_xor_b32_e32 v2, v2, v4
	v_sub_u32_e32 v2, v2, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v28, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v29, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v2, v2, 4, v14
	ds_read_b128 v[8:11], v2
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v28, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v26, v5
	s_nop 2
	v_add_f32_e32 v0, v2, v0
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v29, v6
	s_nop 2
	v_add_f32_e32 v0, v2, v0
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v27, v7
	s_nop 2
	v_add_f32_e32 v2, v2, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v28, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v29, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v22
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v2, v2, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v22
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v22
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB13_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB13_9:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v21
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v20
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v23
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v22
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v22, s1, v19
	v_or_b32_e32 v28, s5, v21
	v_mul_hi_u32 v29, v22, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v22, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v2, v2, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v2, v2, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v22, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v2
	v_or_b32_e32 v2, 0x80, v28
	v_xor_b32_e32 v2, v2, v6
	v_sub_u32_e32 v1, v2, v1
	v_add_lshl_u32 v2, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v2
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v2, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v23
	v_bfe_u32 v8, v20, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v3, v3, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v3
	v_or_b32_e32 v6, 16, v23
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v3
	v_add_u32_e32 v7, 24, v23
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v3
	v_or_b32_e32 v9, 32, v23
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v3
	v_add_u32_e32 v10, 40, v23
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v3
	v_or_b32_e32 v11, 48, v23
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v3
	v_add_u32_e32 v12, 56, v23
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v3
	v_lshlrev_b32_e32 v13, 7, v21
	v_lshl_add_u32 v3, v3, 4, v13
	v_lshl_add_u32 v5, v5, 4, v3
	v_lshl_add_u32 v6, v6, 4, v3
	v_lshl_add_u32 v7, v7, 4, v3
	v_lshl_add_u32 v9, v9, 4, v3
	v_lshl_add_u32 v10, v10, 4, v3
	v_lshl_add_u32 v11, v11, 4, v3
	v_lshl_add_u32 v12, v12, 4, v3
	v_add_u32_e32 v13, 64, v14
.LBB13_10:                              ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v2
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v3
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v23
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v20, v53, v15
	v_dot2c_f32_f16_e32 v22, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v20, 0xff, v85
	v_bfe_u32 v22, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v22, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB13_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v2
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v2
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v2
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v3
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v21
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 147
		.amdhsa_next_free_sgpr 44
		.amdhsa_accum_offset 148
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end13:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end13-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 11424
; NumSgprs: 50
; NumVgprs: 147
; NumAgprs: 0
; TotalNumVgprs: 147
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 6
; VGPRBlocks: 18
; NumSGPRsForWavesPerEU: 50
; NumVGPRsForWavesPerEU: 147
; AccumOffset: 148
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 36
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v0, s25
	buffer_load_ushort v4, v0, s[16:19], 0 offen
	buffer_load_ushort v5, v0, s[16:19], 0 offen offset:2
	buffer_load_ushort v6, v0, s[16:19], 0 offen offset:4
	buffer_load_ushort v7, v0, s[16:19], 0 offen offset:6
	buffer_load_ushort v8, v0, s[16:19], 0 offen offset:8
	buffer_load_ushort v9, v0, s[16:19], 0 offen offset:10
	buffer_load_ushort v10, v0, s[16:19], 0 offen offset:12
	buffer_load_ushort v11, v0, s[16:19], 0 offen offset:14
	buffer_load_ushort v12, v0, s[16:19], 0 offen offset:16
	buffer_load_ushort v13, v0, s[16:19], 0 offen offset:18
	buffer_load_ushort v14, v0, s[16:19], 0 offen offset:20
	buffer_load_ushort v15, v0, s[16:19], 0 offen offset:22
	buffer_load_ushort v16, v0, s[16:19], 0 offen offset:24
	buffer_load_ushort v17, v0, s[16:19], 0 offen offset:26
	buffer_load_ushort v19, v0, s[16:19], 0 offen offset:28
	buffer_load_ushort v21, v0, s[16:19], 0 offen offset:30
	s_mov_b32 s29, 0
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v22, -1, v0
	v_lshlrev_b32_e32 v20, 3, v22
	v_lshrrev_b32_e32 v25, 1, v22
	v_and_b32_e32 v0, 8, v20
	v_lshl_add_u32 v1, s23, 5, v25
	v_mad_u64_u32 v[2:3], s[4:5], v1, s9, v[0:1]
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v3, 16, v4
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v4, 16, v5
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v5, 16, v6
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v6, 16, v7
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v7, 16, v8
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v8, 16, v9
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v9, 16, v10
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v10, 16, v11
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v12
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v13
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v14
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v15
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v16
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v16, 16, v17
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v17, 16, v19
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v19, 16, v21
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v19, v19
	buffer_load_ubyte v21, v2, s[4:7], 0 offen
	buffer_load_ubyte v23, v2, s[4:7], 0 offen offset:1
	buffer_load_ubyte v24, v2, s[4:7], 0 offen offset:2
	buffer_load_ubyte v34, v2, s[4:7], 0 offen offset:3
	buffer_load_ubyte v35, v2, s[4:7], 0 offen offset:4
	buffer_load_ubyte v36, v2, s[4:7], 0 offen offset:5
	buffer_load_ubyte v37, v2, s[4:7], 0 offen offset:6
	buffer_load_ubyte v38, v2, s[4:7], 0 offen offset:7
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v26, s24, v2
	v_add_u32_e32 v27, 7, v26
	v_add_u32_e32 v28, 6, v26
	v_add_u32_e32 v29, 5, v26
	v_add_u32_e32 v30, 4, v26
	v_add_u32_e32 v31, 3, v26
	v_add_u32_e32 v32, 2, v26
	v_add_u32_e32 v33, 1, v26
	buffer_load_ubyte v39, v28, s[4:7], 0 offen
	buffer_load_ubyte v40, v29, s[4:7], 0 offen
	buffer_load_ubyte v41, v30, s[4:7], 0 offen
	buffer_load_ubyte v42, v31, s[4:7], 0 offen
	buffer_load_ubyte v43, v32, s[4:7], 0 offen
	buffer_load_ubyte v44, v33, s[4:7], 0 offen
	buffer_load_ubyte v45, v27, s[4:7], 0 offen
	buffer_load_ubyte v46, v26, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v26
	v_add_u32_e32 v33, s24, v33
	v_add_u32_e32 v32, s24, v32
	v_add_u32_e32 v31, s24, v31
	v_add_u32_e32 v30, s24, v30
	v_add_u32_e32 v29, s24, v29
	v_add_u32_e32 v28, s24, v28
	v_add_u32_e32 v27, s24, v27
	buffer_load_ubyte v47, v26, s[4:7], 0 offen
	buffer_load_ubyte v48, v33, s[4:7], 0 offen
	buffer_load_ubyte v49, v32, s[4:7], 0 offen
	buffer_load_ubyte v50, v31, s[4:7], 0 offen
	buffer_load_ubyte v51, v30, s[4:7], 0 offen
	buffer_load_ubyte v52, v29, s[4:7], 0 offen
	buffer_load_ubyte v53, v28, s[4:7], 0 offen
	buffer_load_ubyte v54, v27, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v27
	v_add_u32_e32 v27, -1, v26
	v_add_u32_e32 v28, -2, v26
	v_add_u32_e32 v29, -3, v26
	v_add_u32_e32 v30, -4, v26
	v_add_u32_e32 v31, -5, v26
	v_add_u32_e32 v32, -6, v26
	v_add_u32_e32 v33, -7, v26
	buffer_load_ubyte v55, v26, s[4:7], 0 offen
	buffer_load_ubyte v56, v27, s[4:7], 0 offen
	buffer_load_ubyte v57, v28, s[4:7], 0 offen
	buffer_load_ubyte v58, v29, s[4:7], 0 offen
	buffer_load_ubyte v59, v30, s[4:7], 0 offen
	buffer_load_ubyte v60, v31, s[4:7], 0 offen
	buffer_load_ubyte v61, v32, s[4:7], 0 offen
	buffer_load_ubyte v62, v33, s[4:7], 0 offen
	v_add_u32_e32 v33, s24, v33
	v_add_u32_e32 v32, s24, v32
	v_add_u32_e32 v31, s24, v31
	v_add_u32_e32 v30, s24, v30
	v_add_u32_e32 v29, s24, v29
	v_add_u32_e32 v28, s24, v28
	v_add_u32_e32 v27, s24, v27
	v_add_u32_e32 v26, s24, v26
	buffer_load_ubyte v63, v33, s[4:7], 0 offen
	buffer_load_ubyte v64, v32, s[4:7], 0 offen
	buffer_load_ubyte v65, v31, s[4:7], 0 offen
	buffer_load_ubyte v66, v30, s[4:7], 0 offen
	buffer_load_ubyte v67, v29, s[4:7], 0 offen
	buffer_load_ubyte v68, v28, s[4:7], 0 offen
	buffer_load_ubyte v69, v27, s[4:7], 0 offen
	buffer_load_ubyte v70, v26, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v26
	v_add_u32_e32 v27, -1, v26
	v_add_u32_e32 v28, -2, v26
	v_add_u32_e32 v29, -3, v26
	v_add_u32_e32 v30, -4, v26
	v_add_u32_e32 v31, -5, v26
	v_add_u32_e32 v32, -6, v26
	v_add_u32_e32 v33, -7, v26
	buffer_load_ubyte v71, v26, s[4:7], 0 offen
	buffer_load_ubyte v72, v27, s[4:7], 0 offen
	buffer_load_ubyte v73, v28, s[4:7], 0 offen
	buffer_load_ubyte v74, v29, s[4:7], 0 offen
	buffer_load_ubyte v75, v30, s[4:7], 0 offen
	buffer_load_ubyte v76, v31, s[4:7], 0 offen
	buffer_load_ubyte v77, v32, s[4:7], 0 offen
	buffer_load_ubyte v78, v33, s[4:7], 0 offen
	v_pack_b32_f16 v33, v3, v4
	v_pack_b32_f16 v32, v5, v6
	v_pack_b32_f16 v31, v7, v8
	v_pack_b32_f16 v30, v9, v10
	v_pack_b32_f16 v28, v11, v12
	v_pack_b32_f16 v26, v13, v14
	s_waitcnt vmcnt(47)
	v_cvt_f32_fp8_sdwa v3, v21 src0_sel:BYTE_0
	s_waitcnt vmcnt(46)
	v_cvt_f32_fp8_sdwa v4, v23 src0_sel:BYTE_0
	s_waitcnt vmcnt(45)
	v_cvt_f32_fp8_sdwa v5, v24 src0_sel:BYTE_0
	v_pack_b32_f16 v29, v15, v16
	v_pack_b32_f16 v27, v17, v19
	v_fma_mixlo_f16 v3, s12, v3, 0
	v_pk_mul_f32 v[4:5], s[12:13], v[4:5] op_sel_hi:[0,1]
	s_waitcnt vmcnt(44)
	v_cvt_f32_fp8_sdwa v6, v34 src0_sel:BYTE_0
	s_waitcnt vmcnt(43)
	v_cvt_f32_fp8_sdwa v7, v35 src0_sel:BYTE_0
	s_waitcnt vmcnt(42)
	v_cvt_f32_fp8_sdwa v8, v36 src0_sel:BYTE_0
	s_waitcnt vmcnt(41)
	v_cvt_f32_fp8_sdwa v9, v37 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v7
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v6
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v9
	v_pack_b32_f16 v6, v10, v8
	v_pack_b32_f16 v5, v5, v11
	s_waitcnt vmcnt(40)
	v_cvt_f32_fp8_sdwa v10, v38 src0_sel:BYTE_0
	s_waitcnt vmcnt(32)
	v_cvt_f32_fp8_sdwa v11, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v4, v3, v4
	v_fma_mixhi_f16 v7, s12, v10, 0
	v_fma_mixlo_f16 v3, s12, v11, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v39 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v14, v12
	v_pack_b32_f16 v9, v9, v15
	v_cvt_f32_fp8_sdwa v14, v45 src0_sel:BYTE_0
	s_waitcnt vmcnt(31)
	v_cvt_f32_fp8_sdwa v15, v47 src0_sel:BYTE_0
	s_waitcnt vmcnt(30)
	v_cvt_f32_fp8_sdwa v12, v48 src0_sel:BYTE_0
	s_waitcnt vmcnt(29)
	v_cvt_f32_fp8_sdwa v13, v49 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v3, v8
	v_fma_mixhi_f16 v11, s12, v14, 0
	v_fma_mixlo_f16 v3, s12, v15, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	s_waitcnt vmcnt(28)
	v_cvt_f32_fp8_sdwa v14, v50 src0_sel:BYTE_0
	s_waitcnt vmcnt(27)
	v_cvt_f32_fp8_sdwa v15, v51 src0_sel:BYTE_0
	s_waitcnt vmcnt(26)
	v_cvt_f32_fp8_sdwa v16, v52 src0_sel:BYTE_0
	s_waitcnt vmcnt(25)
	v_cvt_f32_fp8_sdwa v17, v53 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v21, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v19, v16
	v_pack_b32_f16 v13, v13, v21
	s_waitcnt vmcnt(24)
	v_cvt_f32_fp8_sdwa v19, v54 src0_sel:BYTE_0
	s_waitcnt vmcnt(16)
	v_cvt_f32_fp8_sdwa v21, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v60 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v12
	v_fma_mixhi_f16 v15, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v35, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v56 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v36
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v24, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v19, v21
	v_pack_b32_f16 v37, v17, v23
	v_cvt_f32_fp8_sdwa v19, v55 src0_sel:BYTE_0
	s_waitcnt vmcnt(15)
	v_cvt_f32_fp8_sdwa v21, v63 src0_sel:BYTE_0
	s_waitcnt vmcnt(14)
	v_cvt_f32_fp8_sdwa v16, v64 src0_sel:BYTE_0
	s_waitcnt vmcnt(13)
	v_cvt_f32_fp8_sdwa v17, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v3, v24
	v_fma_mixhi_f16 v39, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	s_waitcnt vmcnt(12)
	v_cvt_f32_fp8_sdwa v34, v66 src0_sel:BYTE_0
	s_waitcnt vmcnt(11)
	v_cvt_f32_fp8_sdwa v35, v67 src0_sel:BYTE_0
	s_waitcnt vmcnt(10)
	v_cvt_f32_fp8_sdwa v40, v68 src0_sel:BYTE_0
	s_waitcnt vmcnt(9)
	v_cvt_f32_fp8_sdwa v41, v69 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v40
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v24, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v19, v21
	v_pack_b32_f16 v41, v17, v23
	s_waitcnt vmcnt(8)
	v_cvt_f32_fp8_sdwa v19, v70 src0_sel:BYTE_0
	s_waitcnt vmcnt(0)
	v_cvt_f32_fp8_sdwa v21, v78 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v77 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v76 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v3, v24
	v_fma_mixhi_f16 v43, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v16
	v_cvt_f32_fp8_sdwa v34, v75 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v35, v74 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v73 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v72 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v71 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v23
	v_pack_b32_f16 v45, v21, v16
	v_pack_b32_f16 v44, v3, v19
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v0
	v_ashrrev_i32_e32 v0, 31, v1
	v_lshrrev_b32_e32 v0, 30, v0
	v_add_u32_e32 v0, v1, v0
	v_ashrrev_i32_e32 v3, 2, v0
	v_and_b32_e32 v0, -4, v0
	v_sub_u32_e32 v0, v1, v0
	v_add_u32_e32 v0, v34, v0
	v_lshrrev_b32_e32 v16, 29, v3
	v_add_u32_e32 v16, v3, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v3, v16
	v_xor_b32_e32 v0, v0, v16
	v_lshlrev_b32_e32 v16, 3, v0
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v3, v0, 4, v3
	ds_write_b128 v3, v[4:7] offset:32
	v_add_u32_e32 v3, 0x100, v1
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v4, 29, v5
	v_add_u32_e32 v4, v5, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v5, v4
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v0, v3, v0
	v_lshlrev_b32_e32 v0, 3, v0
	v_lshlrev_b32_e32 v4, 6, v5
	v_add3_u32 v0, v16, v4, v0
	v_lshlrev_b32_e32 v4, 1, v0
	ds_write_b128 v4, v[8:11] offset:32
	v_add_u32_e32 v6, 0x200, v1
	v_ashrrev_i32_e32 v7, 31, v6
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v6, v7
	v_ashrrev_i32_e32 v8, 2, v7
	v_sub_u32_e32 v5, v8, v5
	v_and_b32_e32 v7, -4, v7
	v_sub_u32_e32 v6, v6, v7
	v_add_u32_e32 v6, v6, v34
	v_lshrrev_b32_e32 v7, 29, v8
	v_add_u32_e32 v7, v8, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v8, v7
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v3, v6, v3
	v_lshlrev_b32_e32 v5, 6, v5
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshlrev_b32_e32 v5, 1, v3
	v_add3_u32 v4, v4, 32, v5
	ds_write_b128 v4, v[12:15]
	v_add_u32_e32 v5, 0x300, v1
	v_ashrrev_i32_e32 v7, 31, v5
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v5, v7
	v_ashrrev_i32_e32 v9, 2, v7
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v7, -4, v7
	v_sub_u32_e32 v5, v5, v7
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v7, 29, v9
	v_add_u32_e32 v7, v9, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v9, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v6, v5, v6
	v_lshlrev_b32_e32 v7, 6, v8
	v_lshl_add_u32 v6, v6, 3, v7
	v_add3_u32 v0, v3, v0, v6
	v_lshl_add_u32 v3, v6, 1, v4
	ds_write_b128 v3, v[36:39]
	v_add_u32_e32 v4, 0x400, v1
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v8, v7, v9
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v34
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v5, v4, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshl_add_u32 v3, v5, 1, v3
	ds_write_b128 v3, v[40:43]
	v_add_u32_e32 v1, 0x500, v1
	v_ashrrev_i32_e32 v3, 31, v1
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v1, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_sub_u32_e32 v7, v6, v7
	v_and_b32_e32 v3, 0xffffffc, v3
	v_sub_u32_e32 v1, v1, v3
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, 0xffffff8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v3, 7, v7
	v_add_lshl_u32 v0, v5, v0, 1
	v_add3_u32 v0, v1, v3, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v23, 3, v22
	v_lshrrev_b32_e32 v19, 6, v22
	v_add_u32_e32 v4, 8, v23
	s_cbranch_scc1 .LBB14_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES17_EELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES18_LS19_0EEENSR_IJNS1B_ILi1536EEES1D_EEEEENSJ_INSK_INSL_I
	v_lshrrev_b32_e32 v3, 6, v22
	v_lshlrev_b32_e32 v36, 2, v3
	v_lshrrev_b32_e32 v24, 3, v4
	v_sub_u32_e32 v0, v24, v3
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB14_3
.LBB14_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr29
                                        ; implicit-def: $vgpr3
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB14_3:                               ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v21, 63, v22
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s29
	v_mov_b32_e32 v1, s29
	v_mov_b32_e32 v0, s29
	s_cbranch_vccnz .LBB14_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v4
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 23, v2
	s_add_i32 s15, s25, 62
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB14_5:                               ; %.lr.ph.i560.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v45, -7, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v50, -6, v38
	v_add_u32_e32 v51, -5, v38
	v_add_u32_e32 v52, -4, v38
	v_add_u32_e32 v53, -3, v38
	v_add_u32_e32 v55, -2, v38
	v_add_u32_e32 v56, -1, v38
	v_add_u32_e32 v54, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v46, 0
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v60, 0
	s_sub_i32 s27, s15, 30
	s_sub_i32 s28, s15, 28
	s_sub_i32 s29, s15, 26
	s_sub_i32 s30, s15, 24
	s_sub_i32 s31, s15, 22
	s_sub_i32 s33, s15, 20
	s_sub_i32 s34, s15, 18
	s_add_i32 s35, s15, -16
	v_mov_b32_e32 v61, s15
	s_add_i32 s36, s15, -2
	s_add_i32 s37, s15, -4
	s_add_i32 s38, s15, -6
	s_add_i32 s39, s15, -8
	s_add_i32 s40, s15, -10
	s_add_i32 s41, s15, -12
	s_add_i32 s42, s15, -14
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_ubyte v82, v38, s[16:19], 0 offen
	buffer_load_ubyte v83, v45, s[16:19], 0 offen
	buffer_load_ubyte v84, v50, s[16:19], 0 offen
	buffer_load_ubyte v85, v51, s[16:19], 0 offen
	buffer_load_ubyte v86, v52, s[16:19], 0 offen
	buffer_load_ubyte v87, v53, s[16:19], 0 offen
	buffer_load_ubyte v88, v55, s[16:19], 0 offen
	buffer_load_ubyte v89, v56, s[16:19], 0 offen
	buffer_load_ubyte v90, v54, s[16:19], 0 offen
	v_add_u32_e32 v56, s24, v56
	v_add_u32_e32 v55, s24, v55
	v_add_u32_e32 v53, s24, v53
	v_add_u32_e32 v52, s24, v52
	v_add_u32_e32 v51, s24, v51
	v_add_u32_e32 v50, s24, v50
	v_add_u32_e32 v45, s24, v45
	v_add_u32_e32 v54, s24, v54
	s_ashr_i32 s43, s26, 31
	v_mov_b32_e32 v91, s27
	v_mov_b32_e32 v92, s28
	v_mov_b32_e32 v93, s29
	v_mov_b32_e32 v94, s30
	v_mov_b32_e32 v95, s31
	v_mov_b32_e32 v96, s33
	v_mov_b32_e32 v97, s34
	v_mov_b32_e32 v98, s35
	v_mov_b32_e32 v99, s36
	v_mov_b32_e32 v100, s37
	v_mov_b32_e32 v101, s38
	v_mov_b32_e32 v102, s39
	v_mov_b32_e32 v103, s40
	v_mov_b32_e32 v104, s41
	v_mov_b32_e32 v105, s42
	v_lshl_add_u32 v62, s26, 5, v25
	v_add_u32_e32 v63, s24, v45
	v_add_u32_e32 v64, s24, v50
	v_add_u32_e32 v65, s24, v51
	v_add_u32_e32 v66, s24, v52
	v_add_u32_e32 v67, s24, v53
	v_add_u32_e32 v68, s24, v55
	v_add_u32_e32 v69, s24, v56
	v_add_u32_e32 v70, s24, v54
	s_lshr_b32 s27, s43, 29
	v_ashrrev_i32_e32 v71, 31, v62
	v_add_u32_e32 v72, 0x100, v62
	v_add_u32_e32 v73, 0x200, v62
	v_add_u32_e32 v74, 0x300, v62
	v_add_u32_e32 v75, 0x400, v62
	v_add_u32_e32 v76, 0x500, v62
	buffer_load_ubyte v106, v56, s[16:19], 0 offen
	buffer_load_ubyte v107, v55, s[16:19], 0 offen
	buffer_load_ubyte v108, v53, s[16:19], 0 offen
	buffer_load_ubyte v109, v52, s[16:19], 0 offen
	buffer_load_ubyte v110, v51, s[16:19], 0 offen
	buffer_load_ubyte v111, v50, s[16:19], 0 offen
	buffer_load_ubyte v112, v45, s[16:19], 0 offen
	buffer_load_ubyte v113, v63, s[16:19], 0 offen
	buffer_load_ubyte v114, v64, s[16:19], 0 offen
	buffer_load_ubyte v115, v65, s[16:19], 0 offen
	buffer_load_ubyte v116, v66, s[16:19], 0 offen
	buffer_load_ubyte v117, v67, s[16:19], 0 offen
	buffer_load_ubyte v118, v68, s[16:19], 0 offen
	buffer_load_ubyte v119, v69, s[16:19], 0 offen
	buffer_load_ubyte v120, v54, s[16:19], 0 offen
                                        ; kill: killed $vgpr54
                                        ; kill: killed $vgpr55
                                        ; kill: killed $vgpr56
                                        ; kill: killed $vgpr45
                                        ; kill: killed $vgpr50
                                        ; kill: killed $vgpr51
                                        ; kill: killed $vgpr52
                                        ; kill: killed $vgpr53
	buffer_load_ubyte v45, v70, s[16:19], 0 offen
	v_add_u32_e32 v50, s24, v69
	v_add_u32_e32 v51, s24, v68
	v_add_u32_e32 v52, s24, v67
	v_add_u32_e32 v53, s24, v66
	v_add_u32_e32 v54, s24, v65
	v_add_u32_e32 v55, s24, v64
	v_add_u32_e32 v56, s24, v63
	v_add_u32_e32 v63, s24, v70
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v64, 30, v71
	v_ashrrev_i32_e32 v65, 31, v72
	v_ashrrev_i32_e32 v66, 31, v73
	v_ashrrev_i32_e32 v67, 31, v74
	v_ashrrev_i32_e32 v68, 31, v75
	v_ashrrev_i32_e32 v69, 31, v76
	v_add_u32_e32 v70, s24, v56
	v_add_u32_e32 v71, s24, v55
	v_add_u32_e32 v77, s24, v54
	v_add_u32_e32 v78, s24, v53
	v_add_u32_e32 v79, s24, v52
	v_add_u32_e32 v80, s24, v51
	v_add_u32_e32 v81, s24, v50
	v_add_u32_e32 v121, s24, v63
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v64, v62, v64
	v_lshrrev_b32_e32 v65, 30, v65
	v_lshrrev_b32_e32 v66, 30, v66
	v_lshrrev_b32_e32 v67, 30, v67
	v_lshrrev_b32_e32 v68, 30, v68
	v_lshrrev_b32_e32 v69, 30, v69
	buffer_load_ubyte v122, v50, s[16:19], 0 offen
	buffer_load_ubyte v123, v51, s[16:19], 0 offen
	buffer_load_ubyte v124, v52, s[16:19], 0 offen
	buffer_load_ubyte v125, v53, s[16:19], 0 offen
	buffer_load_ubyte v126, v54, s[16:19], 0 offen
	buffer_load_ubyte v127, v55, s[16:19], 0 offen
                                        ; kill: killed $vgpr54
                                        ; kill: killed $vgpr53
                                        ; kill: killed $vgpr52
                                        ; kill: killed $vgpr51
                                        ; kill: killed $vgpr50
                                        ; kill: killed $vgpr55
	s_nop 0
	buffer_load_ubyte v54, v56, s[16:19], 0 offen
	buffer_load_ubyte v55, v70, s[16:19], 0 offen
	buffer_load_ubyte v128, v71, s[16:19], 0 offen
	buffer_load_ubyte v129, v77, s[16:19], 0 offen
	buffer_load_ubyte v130, v78, s[16:19], 0 offen
	buffer_load_ubyte v131, v79, s[16:19], 0 offen
                                        ; kill: killed $vgpr56
	buffer_load_ubyte v56, v80, s[16:19], 0 offen
	buffer_load_ubyte v132, v81, s[16:19], 0 offen
	buffer_load_ubyte v133, v63, s[16:19], 0 offen
	s_nop 0
	buffer_load_ubyte v121, v121, s[16:19], 0 offen
	v_add_u32_e32 v50, s24, v81
	v_add_u32_e32 v51, s24, v80
	v_add_u32_e32 v52, s24, v79
	v_add_u32_e32 v53, s24, v78
	v_add_u32_e32 v63, s24, v77
	v_add_u32_e32 v71, s24, v71
	v_add_u32_e32 v70, s24, v70
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v77, 2, v64
	v_and_b32_e32 v64, -4, v64
	v_add_u32_e32 v65, v72, v65
	v_add_u32_e32 v66, v73, v66
	v_add_u32_e32 v67, v74, v67
	v_add_u32_e32 v68, v75, v68
	v_add_u32_e32 v69, v76, v69
	buffer_load_ubyte v134, v50, s[16:19], 0 offen
	buffer_load_ubyte v135, v51, s[16:19], 0 offen
	buffer_load_ubyte v136, v52, s[16:19], 0 offen
	buffer_load_ubyte v137, v53, s[16:19], 0 offen
	buffer_load_ubyte v138, v63, s[16:19], 0 offen
	buffer_load_ubyte v139, v71, s[16:19], 0 offen
	buffer_load_ubyte v140, v70, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v50, s26, 6, v21
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v51, v62, v64
	v_lshrrev_b32_e32 v52, 29, v77
	v_lshlrev_b32_e32 v53, 7, v77
	v_ashrrev_i32_e32 v62, 2, v65
	v_and_b32_e32 v63, -4, v65
	v_ashrrev_i32_e32 v64, 2, v66
	v_and_b32_e32 v65, -4, v66
	v_ashrrev_i32_e32 v66, 2, v67
	v_and_b32_e32 v67, -4, v67
	v_ashrrev_i32_e32 v70, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_ashrrev_i32_e32 v71, 2, v69
	v_and_b32_e32 v69, 0xffffffc, v69
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v78, 31, v50
	v_add_u32_e32 v79, 0x200, v50
	v_add_u32_e32 v80, 0x400, v50
	v_add_u32_e32 v51, v51, v34
	v_add_u32_e32 v52, v77, v52
	v_sub_u32_e32 v63, v72, v63
	v_lshrrev_b32_e32 v72, 29, v62
	v_lshlrev_b32_e32 v81, 6, v62
	v_sub_u32_e32 v141, v64, v62
	v_sub_u32_e32 v65, v73, v65
	v_lshrrev_b32_e32 v73, 29, v64
	v_sub_u32_e32 v142, v66, v64
	v_sub_u32_e32 v67, v74, v67
	v_lshrrev_b32_e32 v74, 29, v66
	v_sub_u32_e32 v143, v70, v66
	v_sub_u32_e32 v68, v75, v68
	v_lshrrev_b32_e32 v75, 29, v70
	v_sub_u32_e32 v144, v71, v70
	v_sub_u32_e32 v69, v76, v69
	v_lshrrev_b32_e32 v76, 29, v71
	v_lshrrev_b32_e32 v78, 30, v78
	v_ashrrev_i32_e32 v145, 31, v79
	v_ashrrev_i32_e32 v146, 31, v80
	v_and_b32_e32 v52, -8, v52
	v_add_u32_e32 v63, v63, v34
	v_add_u32_e32 v72, v62, v72
	v_add_u32_e32 v65, v65, v34
	v_add_u32_e32 v73, v64, v73
	v_lshlrev_b32_e32 v141, 6, v141
	v_add_u32_e32 v67, v67, v34
	v_add_u32_e32 v74, v66, v74
	v_lshlrev_b32_e32 v142, 6, v142
	v_add_u32_e32 v68, v68, v34
	v_add_u32_e32 v75, v70, v75
	v_lshlrev_b32_e32 v143, 6, v143
	v_add_u32_e32 v69, v69, v34
	v_add_u32_e32 v76, v71, v76
	v_lshlrev_b32_e32 v144, 7, v144
	v_add_u32_e32 v78, v50, v78
	v_lshrrev_b32_e32 v145, 30, v145
	v_lshrrev_b32_e32 v146, 30, v146
	v_sub_u32_e32 v52, v77, v52
	v_and_b32_e32 v72, -8, v72
	v_and_b32_e32 v73, -8, v73
	v_and_b32_e32 v74, -8, v74
	v_and_b32_e32 v75, -8, v75
	v_and_b32_e32 v76, 0xffffff8, v76
	v_ashrrev_i32_e32 v77, 2, v78
	v_and_b32_e32 v78, -4, v78
	v_add_u32_e32 v145, v79, v145
	v_add_u32_e32 v146, v80, v146
	v_xor_b32_e32 v51, v51, v52
	v_sub_u32_e32 v52, v62, v72
	v_sub_u32_e32 v62, v64, v73
	v_sub_u32_e32 v64, v66, v74
	v_sub_u32_e32 v66, v70, v75
	v_sub_u32_e32 v70, v71, v76
	v_sub_u32_e32 v50, v50, v78
	v_lshrrev_b32_e32 v71, 29, v77
	v_lshlrev_b32_e32 v72, 6, v77
	v_ashrrev_i32_e32 v73, 2, v145
	v_and_b32_e32 v74, -4, v145
	v_ashrrev_i32_e32 v75, 2, v146
	v_and_b32_e32 v76, -4, v146
	v_lshlrev_b32_e32 v78, 3, v51
	v_lshl_add_u32 v145, v51, 4, v53
	v_xor_b32_e32 v52, v63, v52
	v_xor_b32_e32 v53, v65, v62
	v_xor_b32_e32 v62, v67, v64
	v_xor_b32_e32 v63, v68, v66
	v_xor_b32_e32 v64, v69, v70
	v_add_u32_e32 v50, v50, v36
	v_add_u32_e32 v65, v77, v71
	v_sub_u32_e32 v66, v79, v74
	v_lshrrev_b32_e32 v67, 29, v73
	v_sub_u32_e32 v68, v80, v76
	v_lshrrev_b32_e32 v69, 29, v75
	v_sub_u32_e32 v51, v52, v51
	v_sub_u32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v62, v53
	v_sub_u32_e32 v62, v63, v62
	v_sub_u32_e32 v63, v64, v63
	v_and_b32_e32 v64, -8, v65
	v_add_u32_e32 v65, v50, v37
	v_add_u32_e32 v66, v66, v36
	v_add_u32_e32 v67, v73, v67
	v_add_u32_e32 v68, v68, v36
	v_add_u32_e32 v69, v75, v69
	v_lshlrev_b32_e32 v51, 3, v51
	v_lshl_add_u32 v52, v52, 3, v141
	v_lshl_add_u32 v53, v53, 3, v142
	v_lshl_add_u32 v62, v62, 3, v143
	v_lshlrev_b32_e32 v63, 4, v63
	v_sub_u32_e32 v64, v77, v64
	v_and_b32_e32 v67, -8, v67
	v_add_u32_e32 v70, v66, v37
	v_and_b32_e32 v69, -8, v69
	v_add_u32_e32 v71, v68, v37
	v_add3_u32 v51, v78, v81, v51
	v_lshlrev_b32_e32 v74, 1, v52
	v_xor_b32_e32 v50, v50, v64
	v_xor_b32_e32 v64, v65, v64
	v_sub_u32_e32 v65, v73, v67
	v_sub_u32_e32 v67, v75, v69
	v_lshlrev_b32_e32 v141, 1, v51
	v_add3_u32 v51, v52, v51, v53
	v_lshlrev_b32_e32 v52, 3, v50
	v_sub_u32_e32 v64, v64, v50
	v_xor_b32_e32 v66, v66, v65
	v_xor_b32_e32 v65, v70, v65
	v_xor_b32_e32 v68, v68, v67
	v_xor_b32_e32 v67, v71, v67
	v_lshl_add_u32 v69, v50, 4, 32
	v_add3_u32 v142, v141, 32, v74
	v_add_lshl_u32 v51, v62, v51, 1
	v_sub_u32_e32 v66, v66, v50
	v_sub_u32_e32 v65, v65, v50
	v_sub_u32_e32 v68, v68, v50
	v_sub_u32_e32 v50, v67, v50
	v_add_lshl_u32 v52, v52, v72, 1
	v_lshl_add_u32 v67, v73, 7, v69
	v_lshl_add_u32 v69, v75, 7, v69
	v_lshlrev_b32_e32 v64, 4, v64
	v_lshl_add_u32 v143, v53, 1, v142
	v_add3_u32 v144, v63, v144, v51
	v_lshl_add_u32 v63, v66, 4, v67
	v_lshl_add_u32 v66, v68, 4, v69
	v_add3_u32 v70, v52, 32, v64
	v_lshl_add_u32 v74, v65, 4, v67
	v_lshl_add_u32 v78, v50, 4, v69
	v_lshl_add_u32 v146, v62, 1, v143
	ds_read_b128 v[50:53], v52 offset:32
	ds_read_b128 v[62:65], v63
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	ds_read_b128 v[78:81], v78
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v91, v91, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v92, v92, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v93, v93, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v94, v94, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v95, v95, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v96, v96, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v97, v97, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v98, v98, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v61, v61, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v99, v99, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v100, v100, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v101, v101, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v102, v102, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v103, v103, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v104, v104, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v105, v105, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v50
	v_dot2c_f32_f16_e32 v6, v32, v51
	v_dot2c_f32_f16_e32 v4, v31, v52
	v_dot2c_f32_f16_e32 v2, v30, v53
	v_dot2c_f32_f16_e32 v9, v33, v62
	v_dot2c_f32_f16_e32 v7, v32, v63
	v_dot2c_f32_f16_e32 v5, v31, v64
	v_dot2c_f32_f16_e32 v3, v30, v65
	v_dot2c_f32_f16_e32 v46, v33, v66
	v_dot2c_f32_f16_e32 v47, v32, v67
	v_dot2c_f32_f16_e32 v48, v31, v68
	v_dot2c_f32_f16_e32 v49, v30, v69
	v_dot2c_f32_f16_e32 v16, v28, v70
	v_dot2c_f32_f16_e32 v14, v26, v71
	v_dot2c_f32_f16_e32 v12, v29, v72
	v_dot2c_f32_f16_e32 v10, v27, v73
	v_dot2c_f32_f16_e32 v17, v28, v74
	v_dot2c_f32_f16_e32 v15, v26, v75
	v_dot2c_f32_f16_e32 v13, v29, v76
	v_dot2c_f32_f16_e32 v11, v27, v77
	v_dot2c_f32_f16_e32 v57, v28, v78
	v_dot2c_f32_f16_e32 v58, v26, v79
	v_dot2c_f32_f16_e32 v59, v29, v80
	v_dot2c_f32_f16_e32 v60, v27, v81
	v_add_f32_e32 v26, v35, v46
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v47, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v48, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v49, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v57, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v58, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v59, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v60, v2
	s_waitcnt vmcnt(62)
	v_cvt_f32_fp8_sdwa v46, v83 src0_sel:BYTE_0
	s_waitcnt vmcnt(61)
	v_cvt_f32_fp8_sdwa v2, v84 src0_sel:BYTE_0
	s_waitcnt vmcnt(60)
	v_cvt_f32_fp8_sdwa v3, v85 src0_sel:BYTE_0
	s_waitcnt vmcnt(59)
	v_cvt_f32_fp8_sdwa v4, v86 src0_sel:BYTE_0
	s_waitcnt vmcnt(58)
	v_cvt_f32_fp8_sdwa v5, v87 src0_sel:BYTE_0
	s_waitcnt vmcnt(57)
	v_cvt_f32_fp8_sdwa v6, v88 src0_sel:BYTE_0
	s_waitcnt vmcnt(56)
	v_cvt_f32_fp8_sdwa v7, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v82 src0_sel:BYTE_0
	s_waitcnt vmcnt(55)
	v_cvt_f32_fp8_sdwa v58, v90 src0_sel:BYTE_0
	s_waitcnt vmcnt(48)
	v_cvt_f32_fp8_sdwa v52, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v106 src0_sel:BYTE_0
	s_waitcnt vmcnt(47)
	v_cvt_f32_fp8_sdwa v59, v113 src0_sel:BYTE_0
	s_waitcnt vmcnt(46)
	v_cvt_f32_fp8_sdwa v14, v114 src0_sel:BYTE_0
	s_waitcnt vmcnt(45)
	v_cvt_f32_fp8_sdwa v15, v115 src0_sel:BYTE_0
	s_waitcnt vmcnt(44)
	v_cvt_f32_fp8_sdwa v16, v116 src0_sel:BYTE_0
	s_waitcnt vmcnt(43)
	v_cvt_f32_fp8_sdwa v17, v117 src0_sel:BYTE_0
	s_waitcnt vmcnt(42)
	v_cvt_f32_fp8_sdwa v26, v118 src0_sel:BYTE_0
	s_waitcnt vmcnt(41)
	v_cvt_f32_fp8_sdwa v27, v119 src0_sel:BYTE_0
	s_waitcnt vmcnt(40)
	v_cvt_f32_fp8_sdwa v60, v120 src0_sel:BYTE_0
	s_waitcnt vmcnt(39)
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_waitcnt vmcnt(32)
	v_cvt_f32_fp8_sdwa v62, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v127 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v126 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v125 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v124 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v123 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v122 src0_sel:BYTE_0
	v_fma_mixlo_f16 v63, s12, v46, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	s_waitcnt vmcnt(31)
	v_cvt_f32_fp8_sdwa v64, v55 src0_sel:BYTE_0
	s_waitcnt vmcnt(30)
	v_cvt_f32_fp8_sdwa v46, v128 src0_sel:BYTE_0
	s_waitcnt vmcnt(29)
	v_cvt_f32_fp8_sdwa v47, v129 src0_sel:BYTE_0
	s_waitcnt vmcnt(28)
	v_cvt_f32_fp8_sdwa v48, v130 src0_sel:BYTE_0
	s_waitcnt vmcnt(27)
	v_cvt_f32_fp8_sdwa v49, v131 src0_sel:BYTE_0
	s_waitcnt vmcnt(26)
	v_cvt_f32_fp8_sdwa v50, v56 src0_sel:BYTE_0
	s_waitcnt vmcnt(25)
	v_cvt_f32_fp8_sdwa v51, v132 src0_sel:BYTE_0
	s_waitcnt vmcnt(24)
	v_cvt_f32_fp8_sdwa v56, v133 src0_sel:BYTE_0
	s_waitcnt vmcnt(23)
	v_cvt_f32_fp8_sdwa v65, v121 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v66, v2
	v_cvt_f16_f32_e32 v67, v3
	v_cvt_f16_f32_e32 v68, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v69, v6
	v_fma_mixlo_f16 v70, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[8:9]
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[8:9], s[6:7], v[12:13]
	s_waitcnt vmcnt(16)
	v_cvt_f32_fp8_sdwa v71, v140 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v139 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v138 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v137 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v136 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v135 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v134 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v72, v2
	v_cvt_f16_f32_e32 v73, v3
	v_cvt_f16_f32_e32 v74, v6
	v_cvt_f16_f32_e32 v75, v7
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_fma_mixlo_f16 v59, s12, v59, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v76, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v62, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[28:29]
	v_pk_mul_f32 v[6:7], s[6:7], v[30:31]
	v_pk_mul_f32 v[14:15], s[6:7], v[32:33]
	v_cvt_f16_f32_e32 v28, v2
	v_cvt_f16_f32_e32 v30, v3
	v_cvt_f16_f32_e32 v31, v6
	v_cvt_f16_f32_e32 v32, v7
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v77, v14
	v_fma_mixlo_f16 v64, s12, v64, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[46:47]
	v_pk_mul_f32 v[6:7], s[6:7], v[48:49]
	v_pk_mul_f32 v[14:15], s[6:7], v[50:51]
	v_cvt_f16_f32_e32 v46, v2
	v_cvt_f16_f32_e32 v47, v3
	v_cvt_f16_f32_e32 v48, v6
	v_cvt_f16_f32_e32 v49, v7
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v50, v14
	v_fma_mixlo_f16 v51, s12, v71, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[52:53]
	v_pk_mul_f32 v[14:15], s[6:7], v[54:55]
	v_pack_b32_f16 v4, v4, v69
	v_pack_b32_f16 v3, v67, v68
	v_pack_b32_f16 v2, v63, v66
	v_fma_mixhi_f16 v5, s12, v57, 0
	v_cvt_f16_f32_e32 v52, v6
	v_cvt_f16_f32_e32 v53, v7
	v_cvt_f16_f32_e32 v54, v10
	v_cvt_f16_f32_e32 v55, v11
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v57, v14
	v_pack_b32_f16 v8, v75, v8
	v_pack_b32_f16 v7, v73, v74
	v_pack_b32_f16 v6, v70, v72
	v_fma_mixhi_f16 v9, s12, v58, 0
	ds_write_b128 v145, v[2:5] offset:32
	v_pack_b32_f16 v12, v76, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v59, v16
	v_fma_mixhi_f16 v13, s12, v60, 0
	ds_write_b128 v141, v[6:9] offset:32
	v_pack_b32_f16 v16, v32, v77
	v_pack_b32_f16 v15, v30, v31
	v_pack_b32_f16 v14, v62, v28
	v_fma_mixhi_f16 v17, s12, v45, 0
	ds_write_b128 v142, v[10:13]
	v_pack_b32_f16 v28, v49, v50
	v_pack_b32_f16 v27, v47, v48
	v_pack_b32_f16 v26, v64, v46
	v_fma_mixhi_f16 v29, s12, v56, 0
	ds_write_b128 v143, v[14:17]
	v_pack_b32_f16 v32, v55, v57
	v_pack_b32_f16 v31, v53, v54
	v_pack_b32_f16 v30, v51, v52
	v_fma_mixhi_f16 v33, s12, v65, 0
	ds_write_b128 v146, v[26:29]
	ds_write_b128 v144, v[30:33] offset:32
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v2, 16, v91
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v3, 16, v92
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v4, 16, v93
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v5, 16, v94
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v6, 16, v95
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v7, 16, v96
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v8, 16, v97
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v9, 16, v98
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v105
	v_lshlrev_b32_e32 v11, 16, v104
	v_lshlrev_b32_e32 v12, 16, v103
	v_lshlrev_b32_e32 v13, 16, v102
	v_lshlrev_b32_e32 v14, 16, v101
	v_lshlrev_b32_e32 v15, 16, v100
	v_lshlrev_b32_e32 v16, 16, v99
	v_lshlrev_b32_e32 v17, 16, v61
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v17, v17
	v_pack_b32_f16 v33, v2, v3
	v_pack_b32_f16 v32, v4, v5
	v_pack_b32_f16 v31, v6, v7
	v_pack_b32_f16 v30, v8, v9
	v_pack_b32_f16 v28, v10, v11
	v_pack_b32_f16 v26, v12, v13
	v_pack_b32_f16 v29, v14, v15
	v_pack_b32_f16 v27, v16, v17
	s_cbranch_scc1 .LBB14_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES17_EELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES18_LS19_0EEENSR_IJNS1B_ILi1536EEES1D_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENSQ_INSR_IJNSS_INSR_IJiEEES1O_L1
	v_mov_b32_e32 v3, v19
.LBB14_7:                               ; %Flow128
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v2, s0, 6, v21
	v_ashrrev_i32_e32 v4, 31, v2
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v2, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v2, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v2
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v2, 0x400, v2
	v_ashrrev_i32_e32 v4, 31, v2
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v2, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v2, v2, v4
	v_add_u32_e32 v2, v2, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v2, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v2, v2, v37
	v_xor_b32_e32 v2, v2, v4
	v_sub_u32_e32 v2, v2, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v28, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v29, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v2, v2, 4, v14
	ds_read_b128 v[8:11], v2
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v28, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v26, v5
	s_nop 2
	v_add_f32_e32 v0, v2, v0
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v29, v6
	s_nop 2
	v_add_f32_e32 v0, v2, v0
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v27, v7
	s_nop 2
	v_add_f32_e32 v2, v2, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v28, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v29, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v22
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v2, v2, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v22
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v22
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB14_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB14_9:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v21
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v20
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v23
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v22
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v22, s1, v19
	v_or_b32_e32 v28, s5, v21
	v_mul_hi_u32 v29, v22, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v22, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v2, v2, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v2, v2, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v22, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v2
	v_or_b32_e32 v2, 0x80, v28
	v_xor_b32_e32 v2, v2, v6
	v_sub_u32_e32 v1, v2, v1
	v_add_lshl_u32 v2, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v2
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v2, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v23
	v_bfe_u32 v8, v20, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v3, v3, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v3
	v_or_b32_e32 v6, 16, v23
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v3
	v_add_u32_e32 v7, 24, v23
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v3
	v_or_b32_e32 v9, 32, v23
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v3
	v_add_u32_e32 v10, 40, v23
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v3
	v_or_b32_e32 v11, 48, v23
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v3
	v_add_u32_e32 v12, 56, v23
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v3
	v_lshlrev_b32_e32 v13, 7, v21
	v_lshl_add_u32 v3, v3, 4, v13
	v_lshl_add_u32 v5, v5, 4, v3
	v_lshl_add_u32 v6, v6, 4, v3
	v_lshl_add_u32 v7, v7, 4, v3
	v_lshl_add_u32 v9, v9, 4, v3
	v_lshl_add_u32 v10, v10, 4, v3
	v_lshl_add_u32 v11, v11, 4, v3
	v_lshl_add_u32 v12, v12, 4, v3
	v_add_u32_e32 v13, 64, v14
.LBB14_10:                              ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v2
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v3
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v23
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v20, v53, v15
	v_dot2c_f32_f16_e32 v22, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v20, 0xff, v85
	v_bfe_u32 v22, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v22, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB14_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v2
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v2
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v2
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v3
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v21
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 147
		.amdhsa_next_free_sgpr 44
		.amdhsa_accum_offset 148
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end14:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end14-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 11424
; NumSgprs: 50
; NumVgprs: 147
; NumAgprs: 0
; TotalNumVgprs: 147
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 6
; VGPRBlocks: 18
; NumSGPRsForWavesPerEU: 50
; NumVGPRsForWavesPerEU: 147
; AccumOffset: 148
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 36
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[16:19], s[0:1], 0x0
	s_load_dwordx4 s[12:15], s[0:1], 0x38
	s_load_dwordx2 s[20:21], s[0:1], 0x48
	s_load_dwordx4 s[8:11], s[0:1], 0x60
	s_lshl_b32 s22, s4, 6
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s14, -1
	s_mul_i32 s6, s8, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s15, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s24, s21, -1
	s_add_u32 s26, s18, s5
	s_addc_u32 s27, s19, s4
	s_add_i32 s6, s6, s7
	v_lshrrev_b32_e32 v18, 6, v0
	s_nop 0
	v_readfirstlane_b32 s23, v18
	s_lshr_b32 s4, s23, 3
	s_add_i32 s4, s4, s3
	s_mul_i32 s4, s4, s8
	s_lshl_b32 s18, s6, 1
	s_mov_b32 s19, 0x20000
	s_lshl_b32 s25, s4, 1
	v_mov_b32_e32 v0, s25
	buffer_load_ushort v4, v0, s[16:19], 0 offen
	buffer_load_ushort v5, v0, s[16:19], 0 offen offset:2
	buffer_load_ushort v6, v0, s[16:19], 0 offen offset:4
	buffer_load_ushort v7, v0, s[16:19], 0 offen offset:6
	buffer_load_ushort v8, v0, s[16:19], 0 offen offset:8
	buffer_load_ushort v9, v0, s[16:19], 0 offen offset:10
	buffer_load_ushort v10, v0, s[16:19], 0 offen offset:12
	buffer_load_ushort v11, v0, s[16:19], 0 offen offset:14
	buffer_load_ushort v12, v0, s[16:19], 0 offen offset:16
	buffer_load_ushort v13, v0, s[16:19], 0 offen offset:18
	buffer_load_ushort v14, v0, s[16:19], 0 offen offset:20
	buffer_load_ushort v15, v0, s[16:19], 0 offen offset:22
	buffer_load_ushort v16, v0, s[16:19], 0 offen offset:24
	buffer_load_ushort v17, v0, s[16:19], 0 offen offset:26
	buffer_load_ushort v19, v0, s[16:19], 0 offen offset:28
	buffer_load_ushort v21, v0, s[16:19], 0 offen offset:30
	s_mov_b32 s29, 0
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v22, -1, v0
	v_lshlrev_b32_e32 v20, 3, v22
	v_lshrrev_b32_e32 v25, 1, v22
	v_and_b32_e32 v0, 8, v20
	v_lshl_add_u32 v1, s23, 5, v25
	v_mad_u64_u32 v[2:3], s[4:5], v1, s9, v[0:1]
	s_mul_i32 s28, s9, s24
	s_add_i32 s28, s28, s7
	s_mov_b64 s[4:5], s[16:17]
	s_mov_b64 s[6:7], s[18:19]
	s_mov_b32 s4, s26
	s_mov_b32 s5, s27
	s_mov_b32 s6, s28
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v3, 16, v4
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v4, 16, v5
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v5, 16, v6
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v6, 16, v7
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v7, 16, v8
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v8, 16, v9
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v9, 16, v10
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v10, 16, v11
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v12
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v13
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v14
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v15
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v16
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v16, 16, v17
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v17, 16, v19
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v19, 16, v21
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v19, v19
	buffer_load_ubyte v21, v2, s[4:7], 0 offen
	buffer_load_ubyte v23, v2, s[4:7], 0 offen offset:1
	buffer_load_ubyte v24, v2, s[4:7], 0 offen offset:2
	buffer_load_ubyte v34, v2, s[4:7], 0 offen offset:3
	buffer_load_ubyte v35, v2, s[4:7], 0 offen offset:4
	buffer_load_ubyte v36, v2, s[4:7], 0 offen offset:5
	buffer_load_ubyte v37, v2, s[4:7], 0 offen offset:6
	buffer_load_ubyte v38, v2, s[4:7], 0 offen offset:7
	s_lshl_b32 s24, s9, 8
	v_add_u32_e32 v26, s24, v2
	v_add_u32_e32 v27, 7, v26
	v_add_u32_e32 v28, 6, v26
	v_add_u32_e32 v29, 5, v26
	v_add_u32_e32 v30, 4, v26
	v_add_u32_e32 v31, 3, v26
	v_add_u32_e32 v32, 2, v26
	v_add_u32_e32 v33, 1, v26
	buffer_load_ubyte v39, v28, s[4:7], 0 offen
	buffer_load_ubyte v40, v29, s[4:7], 0 offen
	buffer_load_ubyte v41, v30, s[4:7], 0 offen
	buffer_load_ubyte v42, v31, s[4:7], 0 offen
	buffer_load_ubyte v43, v32, s[4:7], 0 offen
	buffer_load_ubyte v44, v33, s[4:7], 0 offen
	buffer_load_ubyte v45, v27, s[4:7], 0 offen
	buffer_load_ubyte v46, v26, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v26
	v_add_u32_e32 v33, s24, v33
	v_add_u32_e32 v32, s24, v32
	v_add_u32_e32 v31, s24, v31
	v_add_u32_e32 v30, s24, v30
	v_add_u32_e32 v29, s24, v29
	v_add_u32_e32 v28, s24, v28
	v_add_u32_e32 v27, s24, v27
	buffer_load_ubyte v47, v26, s[4:7], 0 offen
	buffer_load_ubyte v48, v33, s[4:7], 0 offen
	buffer_load_ubyte v49, v32, s[4:7], 0 offen
	buffer_load_ubyte v50, v31, s[4:7], 0 offen
	buffer_load_ubyte v51, v30, s[4:7], 0 offen
	buffer_load_ubyte v52, v29, s[4:7], 0 offen
	buffer_load_ubyte v53, v28, s[4:7], 0 offen
	buffer_load_ubyte v54, v27, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v27
	v_add_u32_e32 v27, -1, v26
	v_add_u32_e32 v28, -2, v26
	v_add_u32_e32 v29, -3, v26
	v_add_u32_e32 v30, -4, v26
	v_add_u32_e32 v31, -5, v26
	v_add_u32_e32 v32, -6, v26
	v_add_u32_e32 v33, -7, v26
	buffer_load_ubyte v55, v26, s[4:7], 0 offen
	buffer_load_ubyte v56, v27, s[4:7], 0 offen
	buffer_load_ubyte v57, v28, s[4:7], 0 offen
	buffer_load_ubyte v58, v29, s[4:7], 0 offen
	buffer_load_ubyte v59, v30, s[4:7], 0 offen
	buffer_load_ubyte v60, v31, s[4:7], 0 offen
	buffer_load_ubyte v61, v32, s[4:7], 0 offen
	buffer_load_ubyte v62, v33, s[4:7], 0 offen
	v_add_u32_e32 v33, s24, v33
	v_add_u32_e32 v32, s24, v32
	v_add_u32_e32 v31, s24, v31
	v_add_u32_e32 v30, s24, v30
	v_add_u32_e32 v29, s24, v29
	v_add_u32_e32 v28, s24, v28
	v_add_u32_e32 v27, s24, v27
	v_add_u32_e32 v26, s24, v26
	buffer_load_ubyte v63, v33, s[4:7], 0 offen
	buffer_load_ubyte v64, v32, s[4:7], 0 offen
	buffer_load_ubyte v65, v31, s[4:7], 0 offen
	buffer_load_ubyte v66, v30, s[4:7], 0 offen
	buffer_load_ubyte v67, v29, s[4:7], 0 offen
	buffer_load_ubyte v68, v28, s[4:7], 0 offen
	buffer_load_ubyte v69, v27, s[4:7], 0 offen
	buffer_load_ubyte v70, v26, s[4:7], 0 offen
	v_add_u32_e32 v26, s24, v26
	v_add_u32_e32 v27, -1, v26
	v_add_u32_e32 v28, -2, v26
	v_add_u32_e32 v29, -3, v26
	v_add_u32_e32 v30, -4, v26
	v_add_u32_e32 v31, -5, v26
	v_add_u32_e32 v32, -6, v26
	v_add_u32_e32 v33, -7, v26
	buffer_load_ubyte v71, v26, s[4:7], 0 offen
	buffer_load_ubyte v72, v27, s[4:7], 0 offen
	buffer_load_ubyte v73, v28, s[4:7], 0 offen
	buffer_load_ubyte v74, v29, s[4:7], 0 offen
	buffer_load_ubyte v75, v30, s[4:7], 0 offen
	buffer_load_ubyte v76, v31, s[4:7], 0 offen
	buffer_load_ubyte v77, v32, s[4:7], 0 offen
	buffer_load_ubyte v78, v33, s[4:7], 0 offen
	v_pack_b32_f16 v33, v3, v4
	v_pack_b32_f16 v32, v5, v6
	v_pack_b32_f16 v31, v7, v8
	v_pack_b32_f16 v30, v9, v10
	v_pack_b32_f16 v28, v11, v12
	v_pack_b32_f16 v26, v13, v14
	s_waitcnt vmcnt(47)
	v_cvt_f32_fp8_sdwa v3, v21 src0_sel:BYTE_0
	s_waitcnt vmcnt(46)
	v_cvt_f32_fp8_sdwa v4, v23 src0_sel:BYTE_0
	s_waitcnt vmcnt(45)
	v_cvt_f32_fp8_sdwa v5, v24 src0_sel:BYTE_0
	v_pack_b32_f16 v29, v15, v16
	v_pack_b32_f16 v27, v17, v19
	v_fma_mixlo_f16 v3, s12, v3, 0
	v_pk_mul_f32 v[4:5], s[12:13], v[4:5] op_sel_hi:[0,1]
	s_waitcnt vmcnt(44)
	v_cvt_f32_fp8_sdwa v6, v34 src0_sel:BYTE_0
	s_waitcnt vmcnt(43)
	v_cvt_f32_fp8_sdwa v7, v35 src0_sel:BYTE_0
	s_waitcnt vmcnt(42)
	v_cvt_f32_fp8_sdwa v8, v36 src0_sel:BYTE_0
	s_waitcnt vmcnt(41)
	v_cvt_f32_fp8_sdwa v9, v37 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v7
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v6
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v7, v9
	v_pack_b32_f16 v6, v10, v8
	v_pack_b32_f16 v5, v5, v11
	s_waitcnt vmcnt(40)
	v_cvt_f32_fp8_sdwa v10, v38 src0_sel:BYTE_0
	s_waitcnt vmcnt(32)
	v_cvt_f32_fp8_sdwa v11, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v4, v3, v4
	v_fma_mixhi_f16 v7, s12, v10, 0
	v_fma_mixlo_f16 v3, s12, v11, 0
	v_pk_mul_f32 v[8:9], s[12:13], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v39 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[12:13], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v11
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v14, v12
	v_pack_b32_f16 v9, v9, v15
	v_cvt_f32_fp8_sdwa v14, v45 src0_sel:BYTE_0
	s_waitcnt vmcnt(31)
	v_cvt_f32_fp8_sdwa v15, v47 src0_sel:BYTE_0
	s_waitcnt vmcnt(30)
	v_cvt_f32_fp8_sdwa v12, v48 src0_sel:BYTE_0
	s_waitcnt vmcnt(29)
	v_cvt_f32_fp8_sdwa v13, v49 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v3, v8
	v_fma_mixhi_f16 v11, s12, v14, 0
	v_fma_mixlo_f16 v3, s12, v15, 0
	v_pk_mul_f32 v[12:13], s[12:13], v[12:13] op_sel_hi:[0,1]
	s_waitcnt vmcnt(28)
	v_cvt_f32_fp8_sdwa v14, v50 src0_sel:BYTE_0
	s_waitcnt vmcnt(27)
	v_cvt_f32_fp8_sdwa v15, v51 src0_sel:BYTE_0
	s_waitcnt vmcnt(26)
	v_cvt_f32_fp8_sdwa v16, v52 src0_sel:BYTE_0
	s_waitcnt vmcnt(25)
	v_cvt_f32_fp8_sdwa v17, v53 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[12:13], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v15
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v21, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v19, v16
	v_pack_b32_f16 v13, v13, v21
	s_waitcnt vmcnt(24)
	v_cvt_f32_fp8_sdwa v19, v54 src0_sel:BYTE_0
	s_waitcnt vmcnt(16)
	v_cvt_f32_fp8_sdwa v21, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v60 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v12
	v_fma_mixhi_f16 v15, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v34, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v35, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v56 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[36:37], s[12:13], v[36:37] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v36
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v24, v16
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v19, v21
	v_pack_b32_f16 v37, v17, v23
	v_cvt_f32_fp8_sdwa v19, v55 src0_sel:BYTE_0
	s_waitcnt vmcnt(15)
	v_cvt_f32_fp8_sdwa v21, v63 src0_sel:BYTE_0
	s_waitcnt vmcnt(14)
	v_cvt_f32_fp8_sdwa v16, v64 src0_sel:BYTE_0
	s_waitcnt vmcnt(13)
	v_cvt_f32_fp8_sdwa v17, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v3, v24
	v_fma_mixhi_f16 v39, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	s_waitcnt vmcnt(12)
	v_cvt_f32_fp8_sdwa v34, v66 src0_sel:BYTE_0
	s_waitcnt vmcnt(11)
	v_cvt_f32_fp8_sdwa v35, v67 src0_sel:BYTE_0
	s_waitcnt vmcnt(10)
	v_cvt_f32_fp8_sdwa v40, v68 src0_sel:BYTE_0
	s_waitcnt vmcnt(9)
	v_cvt_f32_fp8_sdwa v41, v69 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v35
	v_pk_mul_f32 v[40:41], s[12:13], v[40:41] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v40
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v24, v16
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v19, v21
	v_pack_b32_f16 v41, v17, v23
	s_waitcnt vmcnt(8)
	v_cvt_f32_fp8_sdwa v19, v70 src0_sel:BYTE_0
	s_waitcnt vmcnt(0)
	v_cvt_f32_fp8_sdwa v21, v78 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v77 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v76 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v3, v24
	v_fma_mixhi_f16 v43, s12, v19, 0
	v_fma_mixlo_f16 v3, s12, v21, 0
	v_pk_mul_f32 v[16:17], s[12:13], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v16
	v_cvt_f32_fp8_sdwa v34, v75 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v35, v74 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v73 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v72 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v17
	v_pk_mul_f32 v[16:17], s[12:13], v[34:35] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[34:35], s[12:13], v[44:45] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v23, v34
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v47, v35
	v_cvt_f32_fp8_sdwa v24, v71 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v17, v23
	v_pack_b32_f16 v45, v21, v16
	v_pack_b32_f16 v44, v3, v19
	v_fma_mixhi_f16 v47, s12, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v34, 1, v0
	v_ashrrev_i32_e32 v0, 31, v1
	v_lshrrev_b32_e32 v0, 30, v0
	v_add_u32_e32 v0, v1, v0
	v_ashrrev_i32_e32 v3, 2, v0
	v_and_b32_e32 v0, -4, v0
	v_sub_u32_e32 v0, v1, v0
	v_add_u32_e32 v0, v34, v0
	v_lshrrev_b32_e32 v16, 29, v3
	v_add_u32_e32 v16, v3, v16
	v_and_b32_e32 v16, -8, v16
	v_sub_u32_e32 v16, v3, v16
	v_xor_b32_e32 v0, v0, v16
	v_lshlrev_b32_e32 v16, 3, v0
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v3, v0, 4, v3
	ds_write_b128 v3, v[4:7] offset:32
	v_add_u32_e32 v3, 0x100, v1
	v_ashrrev_i32_e32 v4, 31, v3
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v3, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v3, v3, v4
	v_add_u32_e32 v3, v3, v34
	v_lshrrev_b32_e32 v4, 29, v5
	v_add_u32_e32 v4, v5, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v5, v4
	v_xor_b32_e32 v3, v3, v4
	v_sub_u32_e32 v0, v3, v0
	v_lshlrev_b32_e32 v0, 3, v0
	v_lshlrev_b32_e32 v4, 6, v5
	v_add3_u32 v0, v16, v4, v0
	v_lshlrev_b32_e32 v4, 1, v0
	ds_write_b128 v4, v[8:11] offset:32
	v_add_u32_e32 v6, 0x200, v1
	v_ashrrev_i32_e32 v7, 31, v6
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v6, v7
	v_ashrrev_i32_e32 v8, 2, v7
	v_sub_u32_e32 v5, v8, v5
	v_and_b32_e32 v7, -4, v7
	v_sub_u32_e32 v6, v6, v7
	v_add_u32_e32 v6, v6, v34
	v_lshrrev_b32_e32 v7, 29, v8
	v_add_u32_e32 v7, v8, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v8, v7
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v3, v6, v3
	v_lshlrev_b32_e32 v5, 6, v5
	v_lshl_add_u32 v3, v3, 3, v5
	v_lshlrev_b32_e32 v5, 1, v3
	v_add3_u32 v4, v4, 32, v5
	ds_write_b128 v4, v[12:15]
	v_add_u32_e32 v5, 0x300, v1
	v_ashrrev_i32_e32 v7, 31, v5
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v5, v7
	v_ashrrev_i32_e32 v9, 2, v7
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v7, -4, v7
	v_sub_u32_e32 v5, v5, v7
	v_add_u32_e32 v5, v5, v34
	v_lshrrev_b32_e32 v7, 29, v9
	v_add_u32_e32 v7, v9, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v9, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v6, v5, v6
	v_lshlrev_b32_e32 v7, 6, v8
	v_lshl_add_u32 v6, v6, 3, v7
	v_add3_u32 v0, v3, v0, v6
	v_lshl_add_u32 v3, v6, 1, v4
	ds_write_b128 v3, v[36:39]
	v_add_u32_e32 v4, 0x400, v1
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v8, v7, v9
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v34
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v5, v4, v5
	v_lshlrev_b32_e32 v6, 6, v8
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshl_add_u32 v3, v5, 1, v3
	ds_write_b128 v3, v[40:43]
	v_add_u32_e32 v1, 0x500, v1
	v_ashrrev_i32_e32 v3, 31, v1
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v1, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_sub_u32_e32 v7, v6, v7
	v_and_b32_e32 v3, 0xffffffc, v3
	v_sub_u32_e32 v1, v1, v3
	v_add_u32_e32 v1, v1, v34
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, 0xffffff8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_lshlrev_b32_e32 v3, 7, v7
	v_add_lshl_u32 v0, v5, v0, 1
	v_add3_u32 v0, v1, v3, v0
	ds_write_b128 v0, v[44:47] offset:32
	s_cmp_gt_i32 s15, 16
	v_lshrrev_b32_e32 v23, 3, v22
	v_lshrrev_b32_e32 v19, 6, v22
	v_add_u32_e32 v4, 8, v23
	s_cbranch_scc1 .LBB15_2
; %bb.1:                                ; %_ZN7ck_tile5arrayIiLi2EEC2ESt16initializer_listIiE.exit._ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES17_EELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES18_LS19_0EEENSR_IJNS1B_ILi1536EEES1D_EEEEENSJ_INSK_INSL_I
	v_lshrrev_b32_e32 v3, 6, v22
	v_lshlrev_b32_e32 v36, 2, v3
	v_lshrrev_b32_e32 v24, 3, v4
	v_sub_u32_e32 v0, v24, v3
	v_lshlrev_b32_e32 v37, 2, v0
	s_mov_b64 s[6:7], 0
	s_branch .LBB15_3
.LBB15_2:
	s_mov_b64 s[6:7], -1
                                        ; implicit-def: $sgpr29
                                        ; implicit-def: $vgpr3
                                        ; implicit-def: $vgpr36
                                        ; implicit-def: $vgpr24
                                        ; implicit-def: $vgpr37
.LBB15_3:                               ; %Flow
	s_load_dwordx2 s[4:5], s[0:1], 0x18
	s_load_dwordx2 s[8:9], s[0:1], 0x78
	v_and_b32_e32 v21, 63, v22
	s_andn2_b64 vcc, exec, s[6:7]
	v_mov_b32_e32 v35, s29
	v_mov_b32_e32 v1, s29
	v_mov_b32_e32 v0, s29
	s_cbranch_vccnz .LBB15_7
; %bb.4:                                ; %.preheader.i.i.i.i.i
	s_mov_b32 s6, s12
	s_mov_b32 s7, s12
	s_add_i32 s15, s15, 15
	s_lshr_b32 s19, s15, 4
	v_lshlrev_b32_e32 v36, 2, v19
	v_lshrrev_b32_e32 v24, 3, v4
	v_sub_u32_e32 v0, v24, v19
	v_lshlrev_b32_e32 v37, 2, v0
	v_add_u32_e32 v38, 23, v2
	s_add_i32 s15, s25, 62
	s_add_i32 s25, s19, -1
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v39, s26
	v_mov_b32_e32 v40, s27
	v_mov_b32_e32 v41, s28
	s_mov_b32 s19, 0x20000
	v_mov_b32_e32 v42, s16
	v_mov_b32_e32 v43, s17
	v_mov_b32_e32 v44, s18
	v_mov_b32_e32 v0, 0
	v_mov_b32_e32 v1, v35
.LBB15_5:                               ; %.lr.ph.i560.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v45, -7, v38
	v_readfirstlane_b32 s16, v39
	v_readfirstlane_b32 s17, v40
	v_readfirstlane_b32 s18, v41
	v_add_u32_e32 v50, -6, v38
	v_add_u32_e32 v51, -5, v38
	v_add_u32_e32 v52, -4, v38
	v_add_u32_e32 v53, -3, v38
	v_add_u32_e32 v55, -2, v38
	v_add_u32_e32 v56, -1, v38
	v_add_u32_e32 v54, s24, v38
	v_readfirstlane_b32 s26, v18
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v6, 0
	v_mov_b32_e32 v4, 0
	v_mov_b32_e32 v2, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v7, 0
	v_mov_b32_e32 v5, 0
	v_mov_b32_e32 v3, 0
	v_mov_b32_e32 v46, 0
	v_mov_b32_e32 v47, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v60, 0
	s_sub_i32 s27, s15, 30
	s_sub_i32 s28, s15, 28
	s_sub_i32 s29, s15, 26
	s_sub_i32 s30, s15, 24
	s_sub_i32 s31, s15, 22
	s_sub_i32 s33, s15, 20
	s_sub_i32 s34, s15, 18
	s_add_i32 s35, s15, -16
	v_mov_b32_e32 v61, s15
	s_add_i32 s36, s15, -2
	s_add_i32 s37, s15, -4
	s_add_i32 s38, s15, -6
	s_add_i32 s39, s15, -8
	s_add_i32 s40, s15, -10
	s_add_i32 s41, s15, -12
	s_add_i32 s42, s15, -14
	s_add_i32 s15, s15, 32
	s_add_i32 s25, s25, -1
	buffer_load_ubyte v82, v38, s[16:19], 0 offen
	buffer_load_ubyte v83, v45, s[16:19], 0 offen
	buffer_load_ubyte v84, v50, s[16:19], 0 offen
	buffer_load_ubyte v85, v51, s[16:19], 0 offen
	buffer_load_ubyte v86, v52, s[16:19], 0 offen
	buffer_load_ubyte v87, v53, s[16:19], 0 offen
	buffer_load_ubyte v88, v55, s[16:19], 0 offen
	buffer_load_ubyte v89, v56, s[16:19], 0 offen
	buffer_load_ubyte v90, v54, s[16:19], 0 offen
	v_add_u32_e32 v56, s24, v56
	v_add_u32_e32 v55, s24, v55
	v_add_u32_e32 v53, s24, v53
	v_add_u32_e32 v52, s24, v52
	v_add_u32_e32 v51, s24, v51
	v_add_u32_e32 v50, s24, v50
	v_add_u32_e32 v45, s24, v45
	v_add_u32_e32 v54, s24, v54
	s_ashr_i32 s43, s26, 31
	v_mov_b32_e32 v91, s27
	v_mov_b32_e32 v92, s28
	v_mov_b32_e32 v93, s29
	v_mov_b32_e32 v94, s30
	v_mov_b32_e32 v95, s31
	v_mov_b32_e32 v96, s33
	v_mov_b32_e32 v97, s34
	v_mov_b32_e32 v98, s35
	v_mov_b32_e32 v99, s36
	v_mov_b32_e32 v100, s37
	v_mov_b32_e32 v101, s38
	v_mov_b32_e32 v102, s39
	v_mov_b32_e32 v103, s40
	v_mov_b32_e32 v104, s41
	v_mov_b32_e32 v105, s42
	v_lshl_add_u32 v62, s26, 5, v25
	v_add_u32_e32 v63, s24, v45
	v_add_u32_e32 v64, s24, v50
	v_add_u32_e32 v65, s24, v51
	v_add_u32_e32 v66, s24, v52
	v_add_u32_e32 v67, s24, v53
	v_add_u32_e32 v68, s24, v55
	v_add_u32_e32 v69, s24, v56
	v_add_u32_e32 v70, s24, v54
	s_lshr_b32 s27, s43, 29
	v_ashrrev_i32_e32 v71, 31, v62
	v_add_u32_e32 v72, 0x100, v62
	v_add_u32_e32 v73, 0x200, v62
	v_add_u32_e32 v74, 0x300, v62
	v_add_u32_e32 v75, 0x400, v62
	v_add_u32_e32 v76, 0x500, v62
	buffer_load_ubyte v106, v56, s[16:19], 0 offen
	buffer_load_ubyte v107, v55, s[16:19], 0 offen
	buffer_load_ubyte v108, v53, s[16:19], 0 offen
	buffer_load_ubyte v109, v52, s[16:19], 0 offen
	buffer_load_ubyte v110, v51, s[16:19], 0 offen
	buffer_load_ubyte v111, v50, s[16:19], 0 offen
	buffer_load_ubyte v112, v45, s[16:19], 0 offen
	buffer_load_ubyte v113, v63, s[16:19], 0 offen
	buffer_load_ubyte v114, v64, s[16:19], 0 offen
	buffer_load_ubyte v115, v65, s[16:19], 0 offen
	buffer_load_ubyte v116, v66, s[16:19], 0 offen
	buffer_load_ubyte v117, v67, s[16:19], 0 offen
	buffer_load_ubyte v118, v68, s[16:19], 0 offen
	buffer_load_ubyte v119, v69, s[16:19], 0 offen
	buffer_load_ubyte v120, v54, s[16:19], 0 offen
                                        ; kill: killed $vgpr54
                                        ; kill: killed $vgpr55
                                        ; kill: killed $vgpr56
                                        ; kill: killed $vgpr45
                                        ; kill: killed $vgpr50
                                        ; kill: killed $vgpr51
                                        ; kill: killed $vgpr52
                                        ; kill: killed $vgpr53
	buffer_load_ubyte v45, v70, s[16:19], 0 offen
	v_add_u32_e32 v50, s24, v69
	v_add_u32_e32 v51, s24, v68
	v_add_u32_e32 v52, s24, v67
	v_add_u32_e32 v53, s24, v66
	v_add_u32_e32 v54, s24, v65
	v_add_u32_e32 v55, s24, v64
	v_add_u32_e32 v56, s24, v63
	v_add_u32_e32 v63, s24, v70
	s_add_i32 s27, s26, s27
	v_lshrrev_b32_e32 v64, 30, v71
	v_ashrrev_i32_e32 v65, 31, v72
	v_ashrrev_i32_e32 v66, 31, v73
	v_ashrrev_i32_e32 v67, 31, v74
	v_ashrrev_i32_e32 v68, 31, v75
	v_ashrrev_i32_e32 v69, 31, v76
	v_add_u32_e32 v70, s24, v56
	v_add_u32_e32 v71, s24, v55
	v_add_u32_e32 v77, s24, v54
	v_add_u32_e32 v78, s24, v53
	v_add_u32_e32 v79, s24, v52
	v_add_u32_e32 v80, s24, v51
	v_add_u32_e32 v81, s24, v50
	v_add_u32_e32 v121, s24, v63
	s_and_b32 s27, s27, 0x3fffff8
	v_add_u32_e32 v64, v62, v64
	v_lshrrev_b32_e32 v65, 30, v65
	v_lshrrev_b32_e32 v66, 30, v66
	v_lshrrev_b32_e32 v67, 30, v67
	v_lshrrev_b32_e32 v68, 30, v68
	v_lshrrev_b32_e32 v69, 30, v69
	buffer_load_ubyte v122, v50, s[16:19], 0 offen
	buffer_load_ubyte v123, v51, s[16:19], 0 offen
	buffer_load_ubyte v124, v52, s[16:19], 0 offen
	buffer_load_ubyte v125, v53, s[16:19], 0 offen
	buffer_load_ubyte v126, v54, s[16:19], 0 offen
	buffer_load_ubyte v127, v55, s[16:19], 0 offen
                                        ; kill: killed $vgpr54
                                        ; kill: killed $vgpr53
                                        ; kill: killed $vgpr52
                                        ; kill: killed $vgpr51
                                        ; kill: killed $vgpr50
                                        ; kill: killed $vgpr55
	s_nop 0
	buffer_load_ubyte v54, v56, s[16:19], 0 offen
	buffer_load_ubyte v55, v70, s[16:19], 0 offen
	buffer_load_ubyte v128, v71, s[16:19], 0 offen
	buffer_load_ubyte v129, v77, s[16:19], 0 offen
	buffer_load_ubyte v130, v78, s[16:19], 0 offen
	buffer_load_ubyte v131, v79, s[16:19], 0 offen
                                        ; kill: killed $vgpr56
	buffer_load_ubyte v56, v80, s[16:19], 0 offen
	buffer_load_ubyte v132, v81, s[16:19], 0 offen
	buffer_load_ubyte v133, v63, s[16:19], 0 offen
	s_nop 0
	buffer_load_ubyte v121, v121, s[16:19], 0 offen
	v_add_u32_e32 v50, s24, v81
	v_add_u32_e32 v51, s24, v80
	v_add_u32_e32 v52, s24, v79
	v_add_u32_e32 v53, s24, v78
	v_add_u32_e32 v63, s24, v77
	v_add_u32_e32 v71, s24, v71
	v_add_u32_e32 v70, s24, v70
	s_sub_i32 s26, s26, s27
	v_ashrrev_i32_e32 v77, 2, v64
	v_and_b32_e32 v64, -4, v64
	v_add_u32_e32 v65, v72, v65
	v_add_u32_e32 v66, v73, v66
	v_add_u32_e32 v67, v74, v67
	v_add_u32_e32 v68, v75, v68
	v_add_u32_e32 v69, v76, v69
	buffer_load_ubyte v134, v50, s[16:19], 0 offen
	buffer_load_ubyte v135, v51, s[16:19], 0 offen
	buffer_load_ubyte v136, v52, s[16:19], 0 offen
	buffer_load_ubyte v137, v53, s[16:19], 0 offen
	buffer_load_ubyte v138, v63, s[16:19], 0 offen
	buffer_load_ubyte v139, v71, s[16:19], 0 offen
	buffer_load_ubyte v140, v70, s[16:19], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshl_or_b32 v50, s26, 6, v21
	v_readfirstlane_b32 s16, v42
	v_readfirstlane_b32 s17, v43
	v_readfirstlane_b32 s18, v44
	v_sub_u32_e32 v51, v62, v64
	v_lshrrev_b32_e32 v52, 29, v77
	v_lshlrev_b32_e32 v53, 7, v77
	v_ashrrev_i32_e32 v62, 2, v65
	v_and_b32_e32 v63, -4, v65
	v_ashrrev_i32_e32 v64, 2, v66
	v_and_b32_e32 v65, -4, v66
	v_ashrrev_i32_e32 v66, 2, v67
	v_and_b32_e32 v67, -4, v67
	v_ashrrev_i32_e32 v70, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_ashrrev_i32_e32 v71, 2, v69
	v_and_b32_e32 v69, 0xffffffc, v69
	v_add_u32_e32 v38, 16, v38
	s_cmp_lg_u32 s25, 0
	v_ashrrev_i32_e32 v78, 31, v50
	v_add_u32_e32 v79, 0x200, v50
	v_add_u32_e32 v80, 0x400, v50
	v_add_u32_e32 v51, v51, v34
	v_add_u32_e32 v52, v77, v52
	v_sub_u32_e32 v63, v72, v63
	v_lshrrev_b32_e32 v72, 29, v62
	v_lshlrev_b32_e32 v81, 6, v62
	v_sub_u32_e32 v141, v64, v62
	v_sub_u32_e32 v65, v73, v65
	v_lshrrev_b32_e32 v73, 29, v64
	v_sub_u32_e32 v142, v66, v64
	v_sub_u32_e32 v67, v74, v67
	v_lshrrev_b32_e32 v74, 29, v66
	v_sub_u32_e32 v143, v70, v66
	v_sub_u32_e32 v68, v75, v68
	v_lshrrev_b32_e32 v75, 29, v70
	v_sub_u32_e32 v144, v71, v70
	v_sub_u32_e32 v69, v76, v69
	v_lshrrev_b32_e32 v76, 29, v71
	v_lshrrev_b32_e32 v78, 30, v78
	v_ashrrev_i32_e32 v145, 31, v79
	v_ashrrev_i32_e32 v146, 31, v80
	v_and_b32_e32 v52, -8, v52
	v_add_u32_e32 v63, v63, v34
	v_add_u32_e32 v72, v62, v72
	v_add_u32_e32 v65, v65, v34
	v_add_u32_e32 v73, v64, v73
	v_lshlrev_b32_e32 v141, 6, v141
	v_add_u32_e32 v67, v67, v34
	v_add_u32_e32 v74, v66, v74
	v_lshlrev_b32_e32 v142, 6, v142
	v_add_u32_e32 v68, v68, v34
	v_add_u32_e32 v75, v70, v75
	v_lshlrev_b32_e32 v143, 6, v143
	v_add_u32_e32 v69, v69, v34
	v_add_u32_e32 v76, v71, v76
	v_lshlrev_b32_e32 v144, 7, v144
	v_add_u32_e32 v78, v50, v78
	v_lshrrev_b32_e32 v145, 30, v145
	v_lshrrev_b32_e32 v146, 30, v146
	v_sub_u32_e32 v52, v77, v52
	v_and_b32_e32 v72, -8, v72
	v_and_b32_e32 v73, -8, v73
	v_and_b32_e32 v74, -8, v74
	v_and_b32_e32 v75, -8, v75
	v_and_b32_e32 v76, 0xffffff8, v76
	v_ashrrev_i32_e32 v77, 2, v78
	v_and_b32_e32 v78, -4, v78
	v_add_u32_e32 v145, v79, v145
	v_add_u32_e32 v146, v80, v146
	v_xor_b32_e32 v51, v51, v52
	v_sub_u32_e32 v52, v62, v72
	v_sub_u32_e32 v62, v64, v73
	v_sub_u32_e32 v64, v66, v74
	v_sub_u32_e32 v66, v70, v75
	v_sub_u32_e32 v70, v71, v76
	v_sub_u32_e32 v50, v50, v78
	v_lshrrev_b32_e32 v71, 29, v77
	v_lshlrev_b32_e32 v72, 6, v77
	v_ashrrev_i32_e32 v73, 2, v145
	v_and_b32_e32 v74, -4, v145
	v_ashrrev_i32_e32 v75, 2, v146
	v_and_b32_e32 v76, -4, v146
	v_lshlrev_b32_e32 v78, 3, v51
	v_lshl_add_u32 v145, v51, 4, v53
	v_xor_b32_e32 v52, v63, v52
	v_xor_b32_e32 v53, v65, v62
	v_xor_b32_e32 v62, v67, v64
	v_xor_b32_e32 v63, v68, v66
	v_xor_b32_e32 v64, v69, v70
	v_add_u32_e32 v50, v50, v36
	v_add_u32_e32 v65, v77, v71
	v_sub_u32_e32 v66, v79, v74
	v_lshrrev_b32_e32 v67, 29, v73
	v_sub_u32_e32 v68, v80, v76
	v_lshrrev_b32_e32 v69, 29, v75
	v_sub_u32_e32 v51, v52, v51
	v_sub_u32_e32 v52, v53, v52
	v_sub_u32_e32 v53, v62, v53
	v_sub_u32_e32 v62, v63, v62
	v_sub_u32_e32 v63, v64, v63
	v_and_b32_e32 v64, -8, v65
	v_add_u32_e32 v65, v50, v37
	v_add_u32_e32 v66, v66, v36
	v_add_u32_e32 v67, v73, v67
	v_add_u32_e32 v68, v68, v36
	v_add_u32_e32 v69, v75, v69
	v_lshlrev_b32_e32 v51, 3, v51
	v_lshl_add_u32 v52, v52, 3, v141
	v_lshl_add_u32 v53, v53, 3, v142
	v_lshl_add_u32 v62, v62, 3, v143
	v_lshlrev_b32_e32 v63, 4, v63
	v_sub_u32_e32 v64, v77, v64
	v_and_b32_e32 v67, -8, v67
	v_add_u32_e32 v70, v66, v37
	v_and_b32_e32 v69, -8, v69
	v_add_u32_e32 v71, v68, v37
	v_add3_u32 v51, v78, v81, v51
	v_lshlrev_b32_e32 v74, 1, v52
	v_xor_b32_e32 v50, v50, v64
	v_xor_b32_e32 v64, v65, v64
	v_sub_u32_e32 v65, v73, v67
	v_sub_u32_e32 v67, v75, v69
	v_lshlrev_b32_e32 v141, 1, v51
	v_add3_u32 v51, v52, v51, v53
	v_lshlrev_b32_e32 v52, 3, v50
	v_sub_u32_e32 v64, v64, v50
	v_xor_b32_e32 v66, v66, v65
	v_xor_b32_e32 v65, v70, v65
	v_xor_b32_e32 v68, v68, v67
	v_xor_b32_e32 v67, v71, v67
	v_lshl_add_u32 v69, v50, 4, 32
	v_add3_u32 v142, v141, 32, v74
	v_add_lshl_u32 v51, v62, v51, 1
	v_sub_u32_e32 v66, v66, v50
	v_sub_u32_e32 v65, v65, v50
	v_sub_u32_e32 v68, v68, v50
	v_sub_u32_e32 v50, v67, v50
	v_add_lshl_u32 v52, v52, v72, 1
	v_lshl_add_u32 v67, v73, 7, v69
	v_lshl_add_u32 v69, v75, 7, v69
	v_lshlrev_b32_e32 v64, 4, v64
	v_lshl_add_u32 v143, v53, 1, v142
	v_add3_u32 v144, v63, v144, v51
	v_lshl_add_u32 v63, v66, 4, v67
	v_lshl_add_u32 v66, v68, 4, v69
	v_add3_u32 v70, v52, 32, v64
	v_lshl_add_u32 v74, v65, 4, v67
	v_lshl_add_u32 v78, v50, 4, v69
	v_lshl_add_u32 v146, v62, 1, v143
	ds_read_b128 v[50:53], v52 offset:32
	ds_read_b128 v[62:65], v63
	ds_read_b128 v[66:69], v66
	ds_read_b128 v[70:73], v70
	ds_read_b128 v[74:77], v74
	ds_read_b128 v[78:81], v78
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v91, v91, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v92, v92, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v93, v93, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v94, v94, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v95, v95, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v96, v96, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v97, v97, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v98, v98, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v61, v61, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v99, v99, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v100, v100, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v101, v101, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v102, v102, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v103, v103, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v104, v104, s[16:19], 0 offen
	s_nop 0
	buffer_load_ushort v105, v105, s[16:19], 0 offen
	v_dot2c_f32_f16_e32 v8, v33, v50
	v_dot2c_f32_f16_e32 v6, v32, v51
	v_dot2c_f32_f16_e32 v4, v31, v52
	v_dot2c_f32_f16_e32 v2, v30, v53
	v_dot2c_f32_f16_e32 v9, v33, v62
	v_dot2c_f32_f16_e32 v7, v32, v63
	v_dot2c_f32_f16_e32 v5, v31, v64
	v_dot2c_f32_f16_e32 v3, v30, v65
	v_dot2c_f32_f16_e32 v46, v33, v66
	v_dot2c_f32_f16_e32 v47, v32, v67
	v_dot2c_f32_f16_e32 v48, v31, v68
	v_dot2c_f32_f16_e32 v49, v30, v69
	v_dot2c_f32_f16_e32 v16, v28, v70
	v_dot2c_f32_f16_e32 v14, v26, v71
	v_dot2c_f32_f16_e32 v12, v29, v72
	v_dot2c_f32_f16_e32 v10, v27, v73
	v_dot2c_f32_f16_e32 v17, v28, v74
	v_dot2c_f32_f16_e32 v15, v26, v75
	v_dot2c_f32_f16_e32 v13, v29, v76
	v_dot2c_f32_f16_e32 v11, v27, v77
	v_dot2c_f32_f16_e32 v57, v28, v78
	v_dot2c_f32_f16_e32 v58, v26, v79
	v_dot2c_f32_f16_e32 v59, v29, v80
	v_dot2c_f32_f16_e32 v60, v27, v81
	v_add_f32_e32 v26, v35, v46
	v_pk_add_f32 v[0:1], v[0:1], v[8:9]
	v_add_f32_e32 v8, v47, v26
	v_pk_add_f32 v[0:1], v[6:7], v[0:1]
	v_add_f32_e32 v6, v48, v8
	v_pk_add_f32 v[0:1], v[4:5], v[0:1]
	v_add_f32_e32 v4, v49, v6
	v_pk_add_f32 v[0:1], v[2:3], v[0:1]
	s_nop 0
	v_pk_add_f32 v[0:1], v[16:17], v[0:1]
	v_add_f32_e32 v2, v57, v4
	v_pk_add_f32 v[0:1], v[14:15], v[0:1]
	v_add_f32_e32 v2, v58, v2
	v_pk_add_f32 v[0:1], v[12:13], v[0:1]
	v_add_f32_e32 v2, v59, v2
	v_pk_add_f32 v[0:1], v[10:11], v[0:1]
	v_add_f32_e32 v35, v60, v2
	s_waitcnt vmcnt(62)
	v_cvt_f32_fp8_sdwa v46, v83 src0_sel:BYTE_0
	s_waitcnt vmcnt(61)
	v_cvt_f32_fp8_sdwa v2, v84 src0_sel:BYTE_0
	s_waitcnt vmcnt(60)
	v_cvt_f32_fp8_sdwa v3, v85 src0_sel:BYTE_0
	s_waitcnt vmcnt(59)
	v_cvt_f32_fp8_sdwa v4, v86 src0_sel:BYTE_0
	s_waitcnt vmcnt(58)
	v_cvt_f32_fp8_sdwa v5, v87 src0_sel:BYTE_0
	s_waitcnt vmcnt(57)
	v_cvt_f32_fp8_sdwa v6, v88 src0_sel:BYTE_0
	s_waitcnt vmcnt(56)
	v_cvt_f32_fp8_sdwa v7, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v82 src0_sel:BYTE_0
	s_waitcnt vmcnt(55)
	v_cvt_f32_fp8_sdwa v58, v90 src0_sel:BYTE_0
	s_waitcnt vmcnt(48)
	v_cvt_f32_fp8_sdwa v52, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v106 src0_sel:BYTE_0
	s_waitcnt vmcnt(47)
	v_cvt_f32_fp8_sdwa v59, v113 src0_sel:BYTE_0
	s_waitcnt vmcnt(46)
	v_cvt_f32_fp8_sdwa v14, v114 src0_sel:BYTE_0
	s_waitcnt vmcnt(45)
	v_cvt_f32_fp8_sdwa v15, v115 src0_sel:BYTE_0
	s_waitcnt vmcnt(44)
	v_cvt_f32_fp8_sdwa v16, v116 src0_sel:BYTE_0
	s_waitcnt vmcnt(43)
	v_cvt_f32_fp8_sdwa v17, v117 src0_sel:BYTE_0
	s_waitcnt vmcnt(42)
	v_cvt_f32_fp8_sdwa v26, v118 src0_sel:BYTE_0
	s_waitcnt vmcnt(41)
	v_cvt_f32_fp8_sdwa v27, v119 src0_sel:BYTE_0
	s_waitcnt vmcnt(40)
	v_cvt_f32_fp8_sdwa v60, v120 src0_sel:BYTE_0
	s_waitcnt vmcnt(39)
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_waitcnt vmcnt(32)
	v_cvt_f32_fp8_sdwa v62, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v127 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v126 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v125 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v124 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v32, v123 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v33, v122 src0_sel:BYTE_0
	v_fma_mixlo_f16 v63, s12, v46, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[2:3]
	v_pk_mul_f32 v[4:5], s[6:7], v[4:5]
	v_pk_mul_f32 v[6:7], s[6:7], v[6:7]
	s_waitcnt vmcnt(31)
	v_cvt_f32_fp8_sdwa v64, v55 src0_sel:BYTE_0
	s_waitcnt vmcnt(30)
	v_cvt_f32_fp8_sdwa v46, v128 src0_sel:BYTE_0
	s_waitcnt vmcnt(29)
	v_cvt_f32_fp8_sdwa v47, v129 src0_sel:BYTE_0
	s_waitcnt vmcnt(28)
	v_cvt_f32_fp8_sdwa v48, v130 src0_sel:BYTE_0
	s_waitcnt vmcnt(27)
	v_cvt_f32_fp8_sdwa v49, v131 src0_sel:BYTE_0
	s_waitcnt vmcnt(26)
	v_cvt_f32_fp8_sdwa v50, v56 src0_sel:BYTE_0
	s_waitcnt vmcnt(25)
	v_cvt_f32_fp8_sdwa v51, v132 src0_sel:BYTE_0
	s_waitcnt vmcnt(24)
	v_cvt_f32_fp8_sdwa v56, v133 src0_sel:BYTE_0
	s_waitcnt vmcnt(23)
	v_cvt_f32_fp8_sdwa v65, v121 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v66, v2
	v_cvt_f16_f32_e32 v67, v3
	v_cvt_f16_f32_e32 v68, v4
	v_cvt_f16_f32_e32 v4, v5
	v_cvt_f16_f32_e32 v5, v7
	v_cvt_f16_f32_e32 v69, v6
	v_fma_mixlo_f16 v70, s12, v52, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[8:9]
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[8:9], s[6:7], v[12:13]
	s_waitcnt vmcnt(16)
	v_cvt_f32_fp8_sdwa v71, v140 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v139 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v138 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v137 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v136 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v135 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v134 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v72, v2
	v_cvt_f16_f32_e32 v73, v3
	v_cvt_f16_f32_e32 v74, v6
	v_cvt_f16_f32_e32 v75, v7
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v8, v8
	v_fma_mixlo_f16 v59, s12, v59, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[14:15]
	v_pk_mul_f32 v[6:7], s[6:7], v[16:17]
	v_pk_mul_f32 v[12:13], s[6:7], v[26:27]
	v_cvt_f16_f32_e32 v16, v2
	v_cvt_f16_f32_e32 v26, v3
	v_cvt_f16_f32_e32 v27, v6
	v_cvt_f16_f32_e32 v76, v7
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v12, v12
	v_fma_mixlo_f16 v62, s12, v62, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[28:29]
	v_pk_mul_f32 v[6:7], s[6:7], v[30:31]
	v_pk_mul_f32 v[14:15], s[6:7], v[32:33]
	v_cvt_f16_f32_e32 v28, v2
	v_cvt_f16_f32_e32 v30, v3
	v_cvt_f16_f32_e32 v31, v6
	v_cvt_f16_f32_e32 v32, v7
	v_cvt_f16_f32_e32 v17, v15
	v_cvt_f16_f32_e32 v77, v14
	v_fma_mixlo_f16 v64, s12, v64, 0
	v_pk_mul_f32 v[2:3], s[6:7], v[46:47]
	v_pk_mul_f32 v[6:7], s[6:7], v[48:49]
	v_pk_mul_f32 v[14:15], s[6:7], v[50:51]
	v_cvt_f16_f32_e32 v46, v2
	v_cvt_f16_f32_e32 v47, v3
	v_cvt_f16_f32_e32 v48, v6
	v_cvt_f16_f32_e32 v49, v7
	v_cvt_f16_f32_e32 v29, v15
	v_cvt_f16_f32_e32 v50, v14
	v_fma_mixlo_f16 v51, s12, v71, 0
	v_pk_mul_f32 v[6:7], s[6:7], v[10:11]
	v_pk_mul_f32 v[10:11], s[6:7], v[52:53]
	v_pk_mul_f32 v[14:15], s[6:7], v[54:55]
	v_pack_b32_f16 v4, v4, v69
	v_pack_b32_f16 v3, v67, v68
	v_pack_b32_f16 v2, v63, v66
	v_fma_mixhi_f16 v5, s12, v57, 0
	v_cvt_f16_f32_e32 v52, v6
	v_cvt_f16_f32_e32 v53, v7
	v_cvt_f16_f32_e32 v54, v10
	v_cvt_f16_f32_e32 v55, v11
	v_cvt_f16_f32_e32 v33, v15
	v_cvt_f16_f32_e32 v57, v14
	v_pack_b32_f16 v8, v75, v8
	v_pack_b32_f16 v7, v73, v74
	v_pack_b32_f16 v6, v70, v72
	v_fma_mixhi_f16 v9, s12, v58, 0
	ds_write_b128 v145, v[2:5] offset:32
	v_pack_b32_f16 v12, v76, v12
	v_pack_b32_f16 v11, v26, v27
	v_pack_b32_f16 v10, v59, v16
	v_fma_mixhi_f16 v13, s12, v60, 0
	ds_write_b128 v141, v[6:9] offset:32
	v_pack_b32_f16 v16, v32, v77
	v_pack_b32_f16 v15, v30, v31
	v_pack_b32_f16 v14, v62, v28
	v_fma_mixhi_f16 v17, s12, v45, 0
	ds_write_b128 v142, v[10:13]
	v_pack_b32_f16 v28, v49, v50
	v_pack_b32_f16 v27, v47, v48
	v_pack_b32_f16 v26, v64, v46
	v_fma_mixhi_f16 v29, s12, v56, 0
	ds_write_b128 v143, v[14:17]
	v_pack_b32_f16 v32, v55, v57
	v_pack_b32_f16 v31, v53, v54
	v_pack_b32_f16 v30, v51, v52
	v_fma_mixhi_f16 v33, s12, v65, 0
	ds_write_b128 v146, v[26:29]
	ds_write_b128 v144, v[30:33] offset:32
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v2, 16, v91
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v3, 16, v92
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v4, 16, v93
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v5, 16, v94
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v6, 16, v95
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v7, 16, v96
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v8, 16, v97
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v9, 16, v98
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v10, 16, v105
	v_lshlrev_b32_e32 v11, 16, v104
	v_lshlrev_b32_e32 v12, 16, v103
	v_lshlrev_b32_e32 v13, 16, v102
	v_lshlrev_b32_e32 v14, 16, v101
	v_lshlrev_b32_e32 v15, 16, v100
	v_lshlrev_b32_e32 v16, 16, v99
	v_lshlrev_b32_e32 v17, 16, v61
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v7, v7
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v17, v17
	v_pack_b32_f16 v33, v2, v3
	v_pack_b32_f16 v32, v4, v5
	v_pack_b32_f16 v31, v6, v7
	v_pack_b32_f16 v30, v8, v9
	v_pack_b32_f16 v28, v10, v11
	v_pack_b32_f16 v26, v12, v13
	v_pack_b32_f16 v29, v14, v15
	v_pack_b32_f16 v27, v16, v17
	s_cbranch_scc1 .LBB15_5
; %bb.6:                                ; %_ZNK7ck_tile10static_forILi0ELi1ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS7_IJLi1ELi8ELi1EEEENS7_IJLi1ELi64ELi8EEEENS7_IJLi1ELi1ELi1EEEESA_EENS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSR_IJiiEEEST_Lb0EEENS_12pass_throughIiEESW_EEENSR_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSR_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES17_EELNS_21memory_operation_enumE0EEENSR_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSJ_INSK_INSL_ILSM_1EKS5_lLb1ELSO_0EEES18_LS19_0EEENSR_IJNS1B_ILi1536EEES1D_EEEEENSJ_INSK_INSL_ILSM_1EKDF16_lLb1ELSO_0EEENSQ_INSR_IJNSS_INSR_IJiEEES1O_L1
	v_mov_b32_e32 v3, v19
.LBB15_7:                               ; %Flow128
	s_load_dwordx4 s[16:19], s[0:1], 0x28
	s_mov_b32 s6, s21
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s7, v18
	s_ashr_i32 s0, s7, 31
	s_lshr_b32 s0, s0, 29
	s_add_i32 s15, s7, s0
	s_and_b32 s0, s15, 0x3fffff8
	s_sub_i32 s0, s7, s0
	v_lshl_or_b32 v2, s0, 6, v21
	v_ashrrev_i32_e32 v4, 31, v2
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v2, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v2, v4
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v5
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v8, v4, v6
	v_lshlrev_b32_e32 v7, 3, v8
	v_lshlrev_b32_e32 v5, 6, v5
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v12, v4, v8
	v_add_u32_e32 v4, 0x200, v2
	v_ashrrev_i32_e32 v6, 31, v4
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v4, v6
	v_ashrrev_i32_e32 v9, 2, v6
	v_and_b32_e32 v6, -4, v6
	v_sub_u32_e32 v4, v4, v6
	v_add_u32_e32 v4, v4, v36
	v_lshrrev_b32_e32 v6, 29, v9
	v_add_u32_e32 v6, v9, v6
	v_and_b32_e32 v6, -8, v6
	v_sub_u32_e32 v6, v9, v6
	v_xor_b32_e32 v10, v4, v6
	v_sub_u32_e32 v10, v10, v8
	v_add_u32_e32 v4, v4, v37
	v_xor_b32_e32 v4, v4, v6
	v_sub_u32_e32 v13, v4, v8
	v_add_u32_e32 v2, 0x400, v2
	v_ashrrev_i32_e32 v4, 31, v2
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v2, v4
	v_ashrrev_i32_e32 v14, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v2, v2, v4
	v_add_u32_e32 v2, v2, v36
	v_lshrrev_b32_e32 v4, 29, v14
	v_add_u32_e32 v4, v14, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v14, v4
	v_xor_b32_e32 v6, v2, v4
	v_sub_u32_e32 v15, v6, v8
	v_add_u32_e32 v2, v2, v37
	v_xor_b32_e32 v2, v2, v4
	v_sub_u32_e32 v2, v2, v8
	v_add_lshl_u32 v16, v7, v5, 1
	v_mov_b32_e32 v17, 0
	ds_read_b128 v[4:7], v16 offset:32
	v_lshl_add_u32 v25, v8, 4, 32
	v_lshl_add_u32 v34, v9, 7, v25
	v_lshl_add_u32 v8, v10, 4, v34
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v17, v33, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v33, v8
	s_nop 2
	v_add_f32_e32 v1, v1, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v9
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v10
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v11
	s_nop 2
	v_add_f32_e32 v17, v4, v1
	v_lshl_add_u32 v14, v14, 7, v25
	v_lshl_add_u32 v1, v15, 4, v14
	ds_read_b128 v[4:7], v1
	v_mov_b32_e32 v1, 0
	v_lshlrev_b32_e32 v8, 4, v12
	v_add3_u32 v8, v16, 32, v8
	ds_read_b128 v[8:11], v8
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v1, v33, v4
	s_nop 2
	v_add_f32_e32 v1, v35, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v32, v5
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v31, v6
	s_nop 2
	v_add_f32_e32 v1, v4, v1
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v30, v7
	s_nop 2
	v_add_f32_e32 v12, v4, v1
	v_mov_b32_e32 v1, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v1, v28, v8
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v26, v9
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v29, v10
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v27, v11
	v_lshl_add_u32 v4, v13, 4, v34
	ds_read_b128 v[4:7], v4
	s_nop 0
	v_add_f32_e32 v1, v1, v0
	v_mov_b32_e32 v0, 0
	v_lshl_add_u32 v2, v2, 4, v14
	ds_read_b128 v[8:11], v2
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v0, v28, v4
	s_nop 2
	v_add_f32_e32 v0, v0, v17
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v26, v5
	s_nop 2
	v_add_f32_e32 v0, v2, v0
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v29, v6
	s_nop 2
	v_add_f32_e32 v0, v2, v0
	v_mov_b32_e32 v2, 0
	v_dot2c_f32_f16_e32 v2, v27, v7
	s_nop 2
	v_add_f32_e32 v2, v2, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v28, v8
	s_nop 2
	v_add_f32_e32 v0, v0, v12
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v26, v9
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v29, v10
	s_nop 2
	v_add_f32_e32 v0, v4, v0
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v27, v11
	s_nop 2
	v_add_f32_e32 v4, v4, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s21, 31
	s_lshr_b32 s1, s0, 26
	s_add_i32 s1, s21, s1
	s_andn2_b32 s1, s1, 63
	s_sub_i32 s1, s21, s1
	s_lshr_b32 s0, s0, 23
	s_add_i32 s0, s21, s0
	s_ashr_i32 s0, s0, 9
	v_mov_b32_e32 v0, s0
	v_cmp_gt_i32_e32 vcc, s1, v22
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v5, 0x7fffffff, v1
	s_mov_b32 s0, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s0, v5
	s_nop 1
	v_cndmask_b32_e32 v5, 1.0, v1, vcc
	v_mul_f32_e32 v5, v1, v5
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s0, 0x7f800000
	v_fma_f32 v9, v2, v2, v5
	v_cmp_lt_u32_e32 vcc, s0, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v5, v5, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v4
	v_fma_f32 v8, v4, v4, v5
	v_cmp_lt_u32_e32 vcc, s0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v4, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v7, v5, v7, vcc
	v_addc_co_u32_e64 v5, s[0:1], 0, v6, vcc
	v_lshlrev_b32_e32 v9, 2, v22
	v_xor_b32_e32 v8, 4, v9
	ds_bpermute_b32 v0, v8, v5
	s_waitcnt lgkmcnt(0)
	v_addc_co_u32_e32 v6, vcc, v0, v6, vcc
	v_cvt_f32_i32_e32 v10, v6
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[0:1], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v8, v0
	ds_bpermute_b32 v8, v8, v7
	v_cvt_f32_ubyte0_e32 v15, v5
	v_fma_f32 v5, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v5, v13
	v_div_scale_f32 v5, vcc, v11, v10, v11
	v_mul_f32_e32 v16, v5, v13
	v_fma_f32 v17, -v12, v16, v5
	v_fmac_f32_e32 v16, v17, v13
	v_fma_f32 v5, -v12, v16, v5
	v_div_fmas_f32 v5, v5, v13, v16
	v_div_fixup_f32 v5, v5, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v5, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v5, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v12, v6
	v_cvt_f32_i32_e32 v16, v6
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v8, v14, v13
	v_div_scale_f32 v13, s[0:1], v16, v16, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v7, v8, v7
	ds_bpermute_b32 v8, v11, v5
	ds_bpermute_b32 v11, v11, v7
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v16, v12
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v25, -v13, v17, v15
	v_fmac_f32_e32 v17, v25, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v12, v13, v16, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v5
	v_fmac_f32_e32 v5, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v14, v6
	v_cvt_f32_i32_e32 v15, v6
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[0:1], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v7, v11, v7
	ds_bpermute_b32 v11, v13, v5
	ds_bpermute_b32 v12, v13, v7
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v17, v13, v10
	v_fma_f32 v25, -v8, v17, v13
	v_fmac_f32_e32 v17, v25, v10
	v_fma_f32 v8, -v8, v17, v13
	v_div_fmas_f32 v8, v8, v10, v17
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v5
	v_fmac_f32_e32 v5, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v6, v13, v6
	v_cvt_f32_i32_e32 v14, v6
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v16
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[0:1], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v7, v12
	ds_bpermute_b32 v7, v10, v5
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v16, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v16, v11
	v_div_scale_f32 v16, vcc, v13, v14, v13
	v_mul_f32_e32 v17, v16, v11
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v11
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v11, v17
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v6
	v_cmp_ne_u32_e32 vcc, 0, v6
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v7, v7, v5
	v_fmac_f32_e32 v5, v7, v8
	v_mul_f32_e32 v16, v7, v7
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v6
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v16, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[0:1], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v5
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v16, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v16, v15
	v_div_scale_f32 v16, vcc, v13, v6, v13
	v_mul_f32_e32 v17, v16, v15
	v_fma_f32 v25, -v8, v17, v16
	v_fmac_f32_e32 v17, v25, v15
	v_fma_f32 v8, -v8, v17, v16
	v_div_fmas_f32 v8, v8, v15, v17
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v5
	v_fmac_f32_e32 v5, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v5
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s15, s15, 3
	v_cmp_eq_u32_e32 vcc, 0, v22
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB15_9
; %bb.8:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[24:25], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v16, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v16, v14
	v_mul_f32_e32 v16, v15, v14
	v_fma_f32 v17, -v13, v16, v15
	v_fmac_f32_e32 v16, v17, v14
	v_fma_f32 v13, -v13, v16, v15
	v_div_fmas_f32 v13, v13, v14, v16
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v5, v10, v5
	v_mul_f32_e32 v5, v5, v5
	v_mul_f32_e32 v5, v5, v6
	v_fmac_f32_e32 v9, v7, v5
	v_add_f32_e32 v5, v8, v9
	v_div_scale_f32 v6, s[24:25], v12, v12, v5
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s7, s7, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v5, v12, v5
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v5, v6, v12, v5
	v_mov_b32_e32 v6, s7
	ds_write_b32 v6, v5
.LBB15_9:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi8EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi8ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s0, s8, s2
	s_mul_i32 s1, s8, s2
	s_add_i32 s7, s20, -1
	s_mul_i32 s7, s10, s7
	s_add_u32 s8, 0, 0
	s_addc_u32 s6, s6, -1
	s_add_i32 s8, s6, s7
	s_add_u32 s16, s16, s1
	s_addc_u32 s17, s17, s0
	s_lshl_b32 s0, s23, 6
	s_and_b32 s0, s0, 0x1c0
	v_or_b32_e32 v5, s0, v21
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s0, s15, 5
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[6:9], v10
	ds_read_b128 v[10:13], v10 offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s6, s21, 1
	s_mov_b32 s7, 0x20000
	v_lshlrev_b32_e32 v5, 1, v5
	buffer_load_ushort v25, v5, s[4:7], 0 offen offset:1024
	buffer_load_ushort v26, v5, s[4:7], 0 offen
	buffer_load_ushort v27, v5, s[4:7], 0 offen offset:2048
	s_add_i32 s15, s8, 1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_and_b32_e32 v14, 56, v20
	v_readfirstlane_b32 s21, v18
	s_lshl_b32 s23, s21, 3
	s_add_i32 s0, s23, s22
	v_add_u32_e32 v5, s0, v23
	v_mad_u64_u32 v[14:15], s[0:1], v5, s10, v[14:15]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s4, s16
	s_mov_b32 s5, s17
	s_mov_b32 s6, s15
	buffer_load_dwordx2 v[16:17], v14, s[4:7], 0 offen
	s_mov_b32 s8, 0
	v_mov_b32_e32 v5, 0x2b8cbccc
	v_and_b32_e32 v15, 7, v22
	s_mov_b32 s0, 0x2aaaaaab
	s_movk_i32 s4, 0x600
	s_lshr_b32 s1, s21, 3
	s_lshl_b32 s5, s21, 6
	s_and_b32 s5, s5, 0x1c0
	v_add_u32_e32 v22, s1, v19
	v_or_b32_e32 v28, s5, v21
	v_mul_hi_u32 v29, v22, s0
	v_lshrrev_b32_e32 v28, 3, v28
	v_lshrrev_b32_e32 v29, 5, v29
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_add_f32_e32 v6, v6, v10
	v_add_f32_e32 v6, v6, v11
	v_add_f32_e32 v6, v6, v12
	v_add_f32_e32 v6, v6, v13
	v_fmac_f32_e32 v5, 0x3e000000, v6
	v_sqrt_f32_e32 v5, v5
	v_mul_u32_u24_e32 v6, 0xc0, v29
	v_sub_u32_e32 v6, v22, v6
	v_div_scale_f32 v7, s[0:1], v5, v5, 1.0
	v_rcp_f32_e32 v8, v7
	v_xor_b32_e32 v9, v28, v6
	v_div_scale_f32 v10, vcc, 1.0, v5, 1.0
	v_fma_f32 v11, -v7, v8, 1.0
	v_fmac_f32_e32 v8, v11, v8
	v_mul_f32_e32 v11, v10, v8
	v_fma_f32 v12, -v7, v11, v10
	v_fmac_f32_e32 v11, v12, v8
	v_fma_f32 v7, -v7, v11, v10
	v_div_fmas_f32 v7, v7, v8, v11
	v_div_fixup_f32 v5, v7, v5, 1.0
	v_mul_f32_e32 v1, v1, v5
	v_mul_f32_e32 v2, v2, v5
	v_mul_f32_e32 v4, v4, v5
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v5, 16, v25
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v7, 16, v26
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v27
	v_fma_mixlo_f16 v1, v1, v7, 0
	v_fma_mixlo_f16 v2, v2, v5, 0
	v_fma_mixlo_f16 v4, v4, v8, 0
	v_mul_lo_u32 v5, v22, s4
	v_or_b32_e32 v5, v5, v15
	v_lshl_add_u32 v5, v9, 3, v5
	v_lshlrev_b32_e32 v7, 1, v5
	ds_write_b16 v7, v1 offset:8192
	v_or_b32_e32 v1, 64, v28
	v_xor_b32_e32 v1, v1, v6
	v_sub_u32_e32 v8, v1, v9
	v_lshlrev_b32_e32 v9, 3, v8
	v_lshlrev_b32_e32 v8, 4, v8
	s_movk_i32 s0, 0x2000
	v_add3_u32 v7, v7, s0, v8
	ds_write_b16 v7, v2
	v_or_b32_e32 v2, 0x80, v28
	v_xor_b32_e32 v2, v2, v6
	v_sub_u32_e32 v1, v2, v1
	v_add_lshl_u32 v2, v9, v5, 1
	v_lshl_add_u32 v1, v1, 4, v2
	ds_write_b16 v1, v4 offset:8192
	v_mov_b32_e32 v1, s16
	v_mov_b32_e32 v2, s17
	v_mov_b32_e32 v4, s15
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v5, 0xff, v16
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v6, v16, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v16, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s13, v5, 0
	s_mov_b32 s0, s13
	s_mov_b32 s1, s13
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f16_f32_e32 v11, v7
	v_lshrrev_b32_e32 v6, 24, v16
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v17, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v17, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[12:13], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v16, v6
	v_cvt_f16_f32_e32 v12, v7
	v_pk_mul_f32 v[6:7], s[12:13], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v13, v7
	v_lshrrev_b32_e32 v7, 24, v17
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v12, v6
	v_pack_b32_f16 v11, v11, v16
	v_pack_b32_f16 v10, v5, v10
	v_fma_mixhi_f16 v13, s13, v7, 0
	v_add_u32_e32 v5, s23, v23
	v_bfe_u32 v8, v20, 3, 3
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 29, v6
	v_add_u32_e32 v6, v5, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v5, v6
	v_xor_b32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshl_add_u32 v5, v5, 7, v6
	ds_write_b128 v5, v[10:13]
	v_xor_b32_e32 v3, v3, v15
	v_xor_b32_e32 v5, v24, v15
	v_sub_u32_e32 v5, v5, v3
	v_or_b32_e32 v6, 16, v23
	v_lshrrev_b32_e32 v6, 3, v6
	v_xor_b32_e32 v6, v6, v15
	v_sub_u32_e32 v6, v6, v3
	v_add_u32_e32 v7, 24, v23
	v_lshrrev_b32_e32 v7, 3, v7
	v_xor_b32_e32 v7, v7, v15
	v_sub_u32_e32 v7, v7, v3
	v_or_b32_e32 v9, 32, v23
	v_lshrrev_b32_e32 v9, 3, v9
	v_xor_b32_e32 v9, v9, v15
	v_sub_u32_e32 v9, v9, v3
	v_add_u32_e32 v10, 40, v23
	v_lshrrev_b32_e32 v10, 3, v10
	v_xor_b32_e32 v10, v10, v15
	v_sub_u32_e32 v10, v10, v3
	v_or_b32_e32 v11, 48, v23
	v_lshrrev_b32_e32 v11, 3, v11
	v_xor_b32_e32 v11, v11, v15
	v_sub_u32_e32 v11, v11, v3
	v_add_u32_e32 v12, 56, v23
	v_lshrrev_b32_e32 v12, 3, v12
	v_xor_b32_e32 v12, v12, v15
	v_sub_u32_e32 v12, v12, v3
	v_lshlrev_b32_e32 v13, 7, v21
	v_lshl_add_u32 v3, v3, 4, v13
	v_lshl_add_u32 v5, v5, 4, v3
	v_lshl_add_u32 v6, v6, 4, v3
	v_lshl_add_u32 v7, v7, 4, v3
	v_lshl_add_u32 v9, v9, 4, v3
	v_lshl_add_u32 v10, v10, 4, v3
	v_lshl_add_u32 v11, v11, 4, v3
	v_lshl_add_u32 v12, v12, 4, v3
	v_add_u32_e32 v13, 64, v14
.LBB15_10:                              ; %.lr.ph.i1241.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_readfirstlane_b32 s4, v1
	v_readfirstlane_b32 s5, v2
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s10, v18
	s_add_i32 s12, s8, 7
	s_add_i32 s15, s8, 6
	s_add_i32 s16, s8, 5
	s_add_i32 s17, s8, 4
	s_add_i32 s21, s8, 3
	s_add_i32 s23, s8, 2
	s_add_i32 s24, s8, 1
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v86, 0
	v_mov_b32_e32 v87, 0
	v_mov_b32_e32 v88, 0
	v_mov_b32_e32 v89, 0
	v_mov_b32_e32 v90, 0
	v_mov_b32_e32 v91, 0
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v108, 0
	v_mov_b32_e32 v109, 0
	v_mov_b32_e32 v110, 0
	v_mov_b32_e32 v111, 0
	v_mov_b32_e32 v112, 0
	v_mov_b32_e32 v113, 0
	v_mov_b32_e32 v114, 0
	v_mov_b32_e32 v115, 0
	buffer_load_dwordx2 v[84:85], v13, s[4:7], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mul_hi_i32 s4, s10, 0x2aaaaaab
	s_mul_i32 s5, s10, 0xc00
	ds_read_b128 v[14:17], v3
	ds_read_b128 v[24:27], v5
	ds_read_b128 v[28:31], v6
	ds_read_b128 v[32:35], v7
	ds_read_b128 v[36:39], v9
	ds_read_b128 v[40:43], v10
	ds_read_b128 v[44:47], v11
	ds_read_b128 v[48:51], v12
	v_lshl_add_u32 v52, s10, 3, v23
	v_add_u32_e32 v13, 64, v13
	s_lshr_b32 s6, s4, 31
	s_ashr_i32 s4, s4, 5
	v_ashrrev_i32_e32 v53, 31, v52
	s_add_i32 s4, s4, s6
	v_lshrrev_b32_e32 v53, 29, v53
	s_mulk_i32 s4, 0xc0
	v_add_u32_e32 v53, v52, v53
	s_sub_i32 s4, s10, s4
	v_and_b32_e32 v53, 0xffffff8, v53
	s_xor_b32 s6, s4, s12
	s_xor_b32 s10, s4, s8
	s_xor_b32 s12, s4, s15
	s_xor_b32 s15, s4, s16
	s_xor_b32 s16, s4, s17
	s_xor_b32 s17, s4, s21
	s_xor_b32 s21, s4, s23
	s_xor_b32 s4, s4, s24
	v_sub_u32_e32 v53, v52, v53
	s_add_i32 s8, s8, 8
	s_sub_i32 s6, s6, s10
	s_sub_i32 s12, s12, s10
	s_sub_i32 s15, s15, s10
	s_sub_i32 s16, s16, s10
	s_sub_i32 s17, s17, s10
	s_sub_i32 s21, s21, s10
	s_sub_i32 s4, s4, s10
	s_lshl_b32 s10, s10, 4
	v_xor_b32_e32 v53, v53, v8
	s_add_i32 s5, s10, s5
	s_lshl_b32 s4, s4, 4
	s_lshl_b32 s10, s21, 4
	s_lshl_b32 s17, s17, 4
	s_lshl_b32 s16, s16, 4
	s_lshl_b32 s15, s15, 4
	s_lshl_b32 s12, s12, 4
	s_lshl_b32 s6, s6, 4
	v_lshlrev_b32_e32 v53, 4, v53
	s_add_i32 s21, s5, 0x2000
	v_mov_b32_e32 v54, s5
	v_lshl_add_u32 v116, v52, 7, v53
	s_add_i32 s4, s21, s4
	s_add_i32 s5, s21, s10
	s_add_i32 s10, s21, s17
	s_add_i32 s16, s21, s16
	s_add_i32 s15, s21, s15
	s_add_i32 s12, s21, s12
	s_add_i32 s6, s21, s6
	ds_read_b128 v[52:55], v54 offset:8192
	v_mov_b32_e32 v56, s4
	v_mov_b32_e32 v60, s5
	v_mov_b32_e32 v64, s10
	v_mov_b32_e32 v68, s16
	v_mov_b32_e32 v72, s15
	v_mov_b32_e32 v76, s12
	v_mov_b32_e32 v80, s6
	s_cmpk_lg_i32 s8, 0xb8
	ds_read_b128 v[56:59], v56
	ds_read_b128 v[60:63], v60
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	ds_read_b128 v[72:75], v72
	ds_read_b128 v[76:79], v76
	ds_read_b128 v[80:83], v80
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v20, v53, v15
	v_dot2c_f32_f16_e32 v22, v54, v16
	v_dot2c_f32_f16_e32 v86, v55, v17
	v_dot2c_f32_f16_e32 v115, v52, v14
	s_nop 2
	v_add_f32_e32 v0, v0, v115
	v_dot2c_f32_f16_e32 v87, v56, v24
	v_dot2c_f32_f16_e32 v88, v57, v25
	v_dot2c_f32_f16_e32 v89, v58, v26
	v_dot2c_f32_f16_e32 v90, v59, v27
	v_dot2c_f32_f16_e32 v91, v60, v28
	v_dot2c_f32_f16_e32 v92, v61, v29
	v_dot2c_f32_f16_e32 v93, v62, v30
	v_dot2c_f32_f16_e32 v94, v63, v31
	v_dot2c_f32_f16_e32 v95, v64, v32
	v_dot2c_f32_f16_e32 v96, v65, v33
	v_dot2c_f32_f16_e32 v97, v66, v34
	v_dot2c_f32_f16_e32 v98, v67, v35
	v_dot2c_f32_f16_e32 v99, v68, v36
	v_dot2c_f32_f16_e32 v100, v69, v37
	v_dot2c_f32_f16_e32 v101, v70, v38
	v_dot2c_f32_f16_e32 v102, v71, v39
	v_dot2c_f32_f16_e32 v103, v72, v40
	v_dot2c_f32_f16_e32 v104, v73, v41
	v_dot2c_f32_f16_e32 v105, v74, v42
	v_dot2c_f32_f16_e32 v106, v75, v43
	v_dot2c_f32_f16_e32 v107, v76, v44
	v_dot2c_f32_f16_e32 v108, v77, v45
	v_dot2c_f32_f16_e32 v109, v78, v46
	v_dot2c_f32_f16_e32 v110, v79, v47
	v_dot2c_f32_f16_e32 v111, v80, v48
	v_dot2c_f32_f16_e32 v112, v81, v49
	v_dot2c_f32_f16_e32 v113, v82, v50
	v_dot2c_f32_f16_e32 v114, v83, v51
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v86, v0
	v_add_f32_e32 v0, v87, v0
	v_add_f32_e32 v0, v88, v0
	v_add_f32_e32 v0, v89, v0
	v_add_f32_e32 v0, v90, v0
	v_add_f32_e32 v0, v91, v0
	v_add_f32_e32 v0, v92, v0
	v_add_f32_e32 v0, v93, v0
	v_add_f32_e32 v0, v94, v0
	v_add_f32_e32 v0, v95, v0
	v_add_f32_e32 v0, v96, v0
	v_add_f32_e32 v0, v97, v0
	v_add_f32_e32 v0, v98, v0
	v_add_f32_e32 v0, v99, v0
	v_add_f32_e32 v0, v100, v0
	v_add_f32_e32 v0, v101, v0
	v_add_f32_e32 v0, v102, v0
	v_add_f32_e32 v0, v103, v0
	v_add_f32_e32 v0, v104, v0
	v_add_f32_e32 v0, v105, v0
	v_add_f32_e32 v0, v106, v0
	v_add_f32_e32 v0, v107, v0
	v_add_f32_e32 v0, v108, v0
	v_add_f32_e32 v0, v109, v0
	v_add_f32_e32 v0, v110, v0
	v_add_f32_e32 v0, v111, v0
	v_add_f32_e32 v0, v112, v0
	v_add_f32_e32 v0, v113, v0
	v_add_f32_e32 v0, v114, v0
	s_waitcnt vmcnt(0)
	v_and_b32_e32 v14, 0xff, v84
	v_bfe_u32 v15, v84, 8, 8
	v_bfe_u32 v16, v84, 16, 8
	v_lshrrev_b32_e32 v17, 24, v84
	v_and_b32_e32 v20, 0xff, v85
	v_bfe_u32 v22, v85, 8, 8
	v_bfe_u32 v25, v85, 16, 8
	v_lshrrev_b32_e32 v26, 24, v85
	v_cvt_f32_fp8_sdwa v27, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s13, v27, 0
	v_pk_mul_f32 v[14:15], s[0:1], v[14:15]
	v_pk_mul_f32 v[16:17], s[0:1], v[16:17]
	v_pk_mul_f32 v[24:25], s[0:1], v[24:25]
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v26, v17
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v25
	v_pack_b32_f16 v16, v26, v24
	v_pack_b32_f16 v15, v15, v27
	v_pack_b32_f16 v14, v22, v14
	v_fma_mixhi_f16 v17, s13, v20, 0
	ds_write_b128 v116, v[14:17]
	s_cbranch_scc1 .LBB15_10
; %bb.11:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS3_IJLi1ELi8ELi1EEEENS3_IJLi1ELi64ELi8EEEENS3_IJLi1ELi1ELi1EEEES6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEclENSM_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v18
	s_mul_hi_i32 s0, s4, 0x2aaaaaab
	s_lshr_b32 s1, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s1
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s4, s0
	s_xor_b32 s1, s0, 0xb8
	s_lshl_b32 s5, s1, 4
	s_mul_i32 s6, s4, 0xc00
	s_add_i32 s5, s5, s6
	s_add_i32 s6, s5, 0x2000
	s_xor_b32 s7, s0, 0xbf
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[12:15], v12
	ds_read_b128 v[22:25], v11
	s_xor_b32 s7, s0, 0xbe
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[26:29], v1
	ds_read_b128 v[30:33], v2
	s_xor_b32 s7, s0, 0xbd
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[34:37], v10
	ds_read_b128 v[8:11], v9
	s_xor_b32 s7, s0, 0xbc
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[38:41], v1
	ds_read_b128 v[42:45], v2
	s_xor_b32 s7, s0, 0xbb
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v1, s7
	ds_read_b128 v[46:49], v7
	ds_read_b128 v[50:53], v6
	s_xor_b32 s7, s0, 0xba
	s_sub_i32 s7, s7, s1
	s_lshl_b32 s7, s7, 4
	s_add_i32 s7, s6, s7
	v_mov_b32_e32 v2, s7
	ds_read_b128 v[54:57], v1
	ds_read_b128 v[58:61], v2
	s_xor_b32 s0, s0, 0xb9
	s_sub_i32 s0, s0, s1
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s6, s0
	v_mov_b32_e32 v1, s0
	ds_read_b128 v[4:7], v5
	ds_read_b128 v[62:65], v3
	v_mov_b32_e32 v2, s5
	ds_read_b128 v[66:69], v1
	ds_read_b128 v[70:73], v2 offset:8192
	s_mul_hi_i32 s1, s9, s2
	s_mul_i32 s0, s9, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s0, s18, s0
	s_addc_u32 s1, s19, s1
	s_add_u32 s2, 0, 0
	s_addc_u32 s2, s14, 0x7fffffff
	s_mul_i32 s2, s2, s11
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(13)
	v_dot2c_f32_f16_e32 v2, v29, v15
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v28, v14
	v_mov_b32_e32 v14, 0
	v_dot2c_f32_f16_e32 v14, v27, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v26, v12
	v_mov_b32_e32 v12, 0
	s_waitcnt lgkmcnt(12)
	v_dot2c_f32_f16_e32 v12, v33, v25
	v_mov_b32_e32 v15, 0
	v_dot2c_f32_f16_e32 v15, v32, v24
	v_mov_b32_e32 v16, 0
	v_dot2c_f32_f16_e32 v16, v31, v23
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v30, v22
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(9)
	v_dot2c_f32_f16_e32 v18, v41, v37
	v_mov_b32_e32 v20, 0
	v_dot2c_f32_f16_e32 v20, v40, v36
	v_mov_b32_e32 v22, 0
	v_dot2c_f32_f16_e32 v22, v39, v35
	v_mov_b32_e32 v23, 0
	v_dot2c_f32_f16_e32 v23, v38, v34
	v_mov_b32_e32 v24, 0
	s_waitcnt lgkmcnt(8)
	v_dot2c_f32_f16_e32 v24, v45, v11
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v44, v10
	v_mov_b32_e32 v10, 0
	v_dot2c_f32_f16_e32 v10, v43, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v42, v8
	v_mov_b32_e32 v8, 0
	s_waitcnt lgkmcnt(5)
	v_dot2c_f32_f16_e32 v8, v57, v49
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v56, v48
	v_mov_b32_e32 v26, 0
	v_dot2c_f32_f16_e32 v26, v55, v47
	v_mov_b32_e32 v27, 0
	v_dot2c_f32_f16_e32 v27, v54, v46
	v_mov_b32_e32 v28, 0
	s_waitcnt lgkmcnt(4)
	v_dot2c_f32_f16_e32 v28, v61, v53
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v60, v52
	v_mov_b32_e32 v30, 0
	v_dot2c_f32_f16_e32 v30, v59, v51
	v_mov_b32_e32 v31, 0
	v_dot2c_f32_f16_e32 v31, v58, v50
	v_mov_b32_e32 v32, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v32, v69, v7
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v68, v6
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v67, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v66, v4
	v_mov_b32_e32 v4, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v4, v73, v65
	v_mov_b32_e32 v33, 0
	v_dot2c_f32_f16_e32 v33, v72, v64
	v_mov_b32_e32 v34, 0
	v_dot2c_f32_f16_e32 v34, v71, v63
	v_dot2c_f32_f16_e32 v1, v70, v62
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v33, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v6, v0
	v_add_f32_e32 v0, v7, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v27, v0
	v_add_f32_e32 v0, v26, v0
	v_add_f32_e32 v0, v25, v0
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v10, v0
	v_add_f32_e32 v0, v11, v0
	v_add_f32_e32 v0, v24, v0
	v_add_f32_e32 v0, v23, v0
	v_add_f32_e32 v0, v22, v0
	v_add_f32_e32 v0, v20, v0
	v_add_f32_e32 v0, v18, v0
	v_add_f32_e32 v0, v17, v0
	v_add_f32_e32 v0, v16, v0
	v_add_f32_e32 v0, v15, v0
	v_add_f32_e32 v0, v12, v0
	v_add_f32_e32 v0, v13, v0
	v_add_f32_e32 v0, v14, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v2, v0
	v_lshrrev_b32_e32 v0, 16, v0
	s_add_i32 s4, s4, s3
	v_add_u32_e32 v1, s4, v19
	v_add_u32_e32 v2, s22, v21
	v_mul_lo_u32 v1, v1, s11
	s_add_i32 s2, s20, s2
	s_lshl_b32 s2, s2, 1
	s_mov_b32 s3, 0x20000
	v_add_lshl_u32 v1, v2, v1, 1
	buffer_store_short v0, v1, s[0:3], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 49184
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 147
		.amdhsa_next_free_sgpr 44
		.amdhsa_accum_offset 148
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end15:
	.size	_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end15-_ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 11424
; NumSgprs: 50
; NumVgprs: 147
; NumAgprs: 0
; TotalNumVgprs: 147
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 49184 bytes/workgroup (compile time only)
; SGPRBlocks: 6
; VGPRBlocks: 18
; NumSGPRsForWavesPerEU: 50
; NumVGPRsForWavesPerEU: 147
; AccumOffset: 148
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 36
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.text
	.p2alignl 6, 3212836864
	.fill 256, 4, 3212836864
	.type	__hip_cuid_6a1a262a431cf488,@object ; @__hip_cuid_6a1a262a431cf488
	.section	.bss,"aw",@nobits
	.globl	__hip_cuid_6a1a262a431cf488
__hip_cuid_6a1a262a431cf488:
	.byte	0                               ; 0x0
	.size	__hip_cuid_6a1a262a431cf488, 1

	.ident	"AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.0 24455 f24aa3b4a91f6ee2fcd15629ba0b49fa545d8d6b)"
	.section	".note.GNU-stack","",@progbits
	.addrsig
	.addrsig_sym __hip_cuid_6a1a262a431cf488
	.amdgpu_metadata
---
amdhsa.kernels:
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     35
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     117
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     35
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     117
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     35
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     117
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     35
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     117
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     37
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     117
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     37
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     117
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     37
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     117
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     37
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     117
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     42
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     124
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     42
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     124
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     42
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     124
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     42
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     124
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     50
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     147
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     50
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     147
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     50
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     147
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 49184
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 512
    .name:           _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     50
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi512ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi1536ELi16ELi64ELi64ELi1536EEEENS4_IJLi1ELi8ELi1EEEENS4_IJLi1ELi64ELi8EEEENS4_IJLi1ELi1ELi1EEEES7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SD_ftS9_NS_21TileGemmRmsGemmTraitsILb0ELb0ELb0ELb0ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSN_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     147
    .vgpr_spill_count: 0
    .wavefront_size: 64
amdhsa.target:   amdgcn-amd-amdhsa--gfx942
amdhsa.version:
  - 1
  - 2
...

	.end_amdgpu_metadata
