// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/31/2020 11:27:52"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP_System (
	GSENSOR_CS_n,
	GSENSOR_SDO,
	GSENSOR_SDI,
	clock_50,
	KEY0,
	SW,
	GSENSOR_SCLK,
	Arduino_IO,
	DP,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
output 	GSENSOR_CS_n;
output 	GSENSOR_SDO;
inout 	GSENSOR_SDI;
input 	clock_50;
input 	KEY0;
input 	[9:0] SW;
inout 	GSENSOR_SCLK;
output 	[0:0] Arduino_IO;
output 	[5:0] DP;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// GSENSOR_CS_n	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDO	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arduino_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[5]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[4]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DP[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDI	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SCLK	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY0	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \GSENSOR_SDI~input_o ;
wire \GSENSOR_SCLK~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \KEY0~input_o ;
wire \clock_50~input_o ;
wire \inst1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst16|addr_int[0]~16_combout ;
wire \~GND~combout ;
wire \inst1|altpll_component|auto_generated|wire_pll1_locked ;
wire \inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \inst1|altpll_component|auto_generated|pll_lock_sync~q ;
wire \inst1|altpll_component|auto_generated|locked~combout ;
wire \inst1|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ;
wire \inst16|addr_int[11]~_wirecell_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst14|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst14|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \inst16|counter[0]~15_combout ;
wire \inst16|counter[0]~16 ;
wire \inst16|counter[1]~17_combout ;
wire \inst16|counter[1]~18 ;
wire \inst16|counter[2]~19_combout ;
wire \inst16|counter[2]~20 ;
wire \inst16|counter[3]~21_combout ;
wire \inst16|counter[3]~22 ;
wire \inst16|counter[4]~23_combout ;
wire \inst16|counter[4]~24 ;
wire \inst16|counter[5]~25_combout ;
wire \inst16|counter[5]~26 ;
wire \inst16|counter[6]~27_combout ;
wire \inst16|counter[6]~28 ;
wire \inst16|counter[7]~29_combout ;
wire \inst16|counter[7]~30 ;
wire \inst16|counter[8]~31_combout ;
wire \inst16|counter[8]~32 ;
wire \inst16|counter[9]~33_combout ;
wire \inst16|counter[9]~34 ;
wire \inst16|counter[10]~35_combout ;
wire \inst16|counter[10]~36 ;
wire \inst16|counter[11]~37_combout ;
wire \inst16|counter[11]~38 ;
wire \inst16|counter[12]~39_combout ;
wire \inst16|counter[12]~40 ;
wire \inst16|counter[13]~41_combout ;
wire \inst16|counter[13]~42 ;
wire \inst16|counter[14]~43_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \inst16|LessThan0~1_cout ;
wire \inst16|LessThan0~3_cout ;
wire \inst16|LessThan0~5_cout ;
wire \inst16|LessThan0~7_cout ;
wire \inst16|LessThan0~9_cout ;
wire \inst16|LessThan0~11_cout ;
wire \inst16|LessThan0~13_cout ;
wire \inst16|LessThan0~15_cout ;
wire \inst16|LessThan0~17_cout ;
wire \inst16|LessThan0~19_cout ;
wire \inst16|LessThan0~21_cout ;
wire \inst16|LessThan0~23_cout ;
wire \inst16|LessThan0~25_cout ;
wire \inst16|LessThan0~27_cout ;
wire \inst16|LessThan0~28_combout ;
wire \inst16|rd_en~0_combout ;
wire \inst16|rd_en~q ;
wire \inst14|a_state~q ;
wire \inst14|process_0~0_combout ;
wire \inst16|Equal0~3_combout ;
wire \inst16|Equal0~1_combout ;
wire \inst16|Equal0~0_combout ;
wire \inst16|Equal0~2_combout ;
wire \inst16|Equal0~4_combout ;
wire \inst16|addr_int[0]~17 ;
wire \inst16|addr_int[1]~18_combout ;
wire \inst16|addr_int[1]~19 ;
wire \inst16|addr_int[2]~20_combout ;
wire \inst16|addr_int[2]~21 ;
wire \inst16|addr_int[3]~22_combout ;
wire \inst16|addr_int[3]~23 ;
wire \inst16|addr_int[4]~24_combout ;
wire \inst16|addr_int[4]~25 ;
wire \inst16|addr_int[5]~26_combout ;
wire \inst16|addr_int[5]~27 ;
wire \inst16|addr_int[6]~28_combout ;
wire \inst16|addr_int[6]~29 ;
wire \inst16|addr_int[7]~30_combout ;
wire \inst16|addr_int[7]~31 ;
wire \inst16|addr_int[8]~32_combout ;
wire \inst16|addr_int[8]~33 ;
wire \inst16|addr_int[9]~34_combout ;
wire \inst16|addr_int[9]~35 ;
wire \inst16|addr_int[10]~36_combout ;
wire \inst16|addr_int[10]~37 ;
wire \inst16|addr_int[11]~38_combout ;
wire \inst16|addr_int[11]~feeder_combout ;
wire \inst16|addr_int[11]~39 ;
wire \inst16|addr_int[12]~40_combout ;
wire \inst16|addr_int[12]~41 ;
wire \inst16|addr_int[13]~42_combout ;
wire \inst16|addr_int[13]~feeder_combout ;
wire \inst16|addr_int[13]~43 ;
wire \inst16|addr_int[14]~44_combout ;
wire \inst16|addr_int[14]~feeder_combout ;
wire \inst16|addr_int[14]~45 ;
wire \inst16|addr_int[15]~46_combout ;
wire \inst16|addr_int[15]~feeder_combout ;
wire \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst14|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \inst5|count_10Hz[0]~19_combout ;
wire \inst5|count_10Hz[0]~20 ;
wire \inst5|count_10Hz[1]~21_combout ;
wire \inst5|count_10Hz[1]~22 ;
wire \inst5|count_10Hz[2]~23_combout ;
wire \inst5|count_10Hz[2]~24 ;
wire \inst5|count_10Hz[3]~25_combout ;
wire \inst5|count_10Hz[3]~26 ;
wire \inst5|count_10Hz[4]~27_combout ;
wire \inst5|count_10Hz[4]~28 ;
wire \inst5|count_10Hz[5]~29_combout ;
wire \inst5|count_10Hz[5]~30 ;
wire \inst5|count_10Hz[6]~31_combout ;
wire \inst5|count_10Hz[6]~32 ;
wire \inst5|count_10Hz[7]~33_combout ;
wire \inst5|count_10Hz[7]~34 ;
wire \inst5|count_10Hz[8]~35_combout ;
wire \inst5|count_10Hz[8]~36 ;
wire \inst5|count_10Hz[9]~37_combout ;
wire \inst5|count_10Hz[9]~38 ;
wire \inst5|count_10Hz[10]~39_combout ;
wire \inst5|count_10Hz[10]~40 ;
wire \inst5|count_10Hz[11]~41_combout ;
wire \inst5|count_10Hz[11]~42 ;
wire \inst5|count_10Hz[12]~43_combout ;
wire \inst5|count_10Hz[12]~44 ;
wire \inst5|count_10Hz[13]~45_combout ;
wire \inst5|count_10Hz[13]~46 ;
wire \inst5|count_10Hz[14]~47_combout ;
wire \inst5|count_10Hz[14]~48 ;
wire \inst5|count_10Hz[15]~49_combout ;
wire \inst5|count_10Hz[15]~50 ;
wire \inst5|count_10Hz[16]~51_combout ;
wire \inst5|LessThan4~1_combout ;
wire \inst5|LessThan4~2_combout ;
wire \inst5|LessThan4~3_combout ;
wire \inst5|LessThan4~5_combout ;
wire \inst5|LessThan4~6_combout ;
wire \inst5|LessThan4~4_combout ;
wire \inst5|count_10Hz[16]~52 ;
wire \inst5|count_10Hz[17]~53_combout ;
wire \inst5|count_10Hz[17]~54 ;
wire \inst5|count_10Hz[18]~55_combout ;
wire \inst5|LessThan4~0_combout ;
wire \inst5|LessThan4~7_combout ;
wire \inst5|clock_10Hz_int~0_combout ;
wire \inst5|clock_10Hz_int~q ;
wire \inst5|clock_10Hz~feeder_combout ;
wire \inst5|clock_10Hz~q ;
wire \inst11|D~0_combout ;
wire \inst11|D~q ;
wire [3:0] \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w ;
wire [15:0] \inst14|a_data ;
wire [2:0] \inst14|altsyncram_component|auto_generated|address_reg_a ;
wire [18:0] \inst5|count_10Hz ;
wire [14:0] \inst16|counter ;
wire [15:0] \inst16|addr_int ;
wire [4:0] \inst1|altpll_component|auto_generated|wire_pll1_clk ;

wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [4:0] \inst1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;

assign \inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst1|altpll_component|auto_generated|wire_pll1_clk [0] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [1] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [2] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [3] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst1|altpll_component|auto_generated|wire_pll1_clk [4] = \inst1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GSENSOR_CS_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_CS_n),
	.obar());
// synopsys translate_off
defparam \GSENSOR_CS_n~output .bus_hold = "false";
defparam \GSENSOR_CS_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \GSENSOR_SDO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDO),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDO~output .bus_hold = "false";
defparam \GSENSOR_SDO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \Arduino_IO[0]~output (
	.i(\inst14|a_data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Arduino_IO[0]),
	.obar());
// synopsys translate_off
defparam \Arduino_IO[0]~output .bus_hold = "false";
defparam \Arduino_IO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \DP[5]~output (
	.i(\inst11|D~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[5]),
	.obar());
// synopsys translate_off
defparam \DP[5]~output .bus_hold = "false";
defparam \DP[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \DP[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[4]),
	.obar());
// synopsys translate_off
defparam \DP[4]~output .bus_hold = "false";
defparam \DP[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \DP[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[3]),
	.obar());
// synopsys translate_off
defparam \DP[3]~output .bus_hold = "false";
defparam \DP[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \DP[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[2]),
	.obar());
// synopsys translate_off
defparam \DP[2]~output .bus_hold = "false";
defparam \DP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \DP[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[1]),
	.obar());
// synopsys translate_off
defparam \DP[1]~output .bus_hold = "false";
defparam \DP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \DP[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP[0]),
	.obar());
// synopsys translate_off
defparam \DP[0]~output .bus_hold = "false";
defparam \DP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \GSENSOR_SDI~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDI),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDI~output .bus_hold = "false";
defparam \GSENSOR_SDI~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \GSENSOR_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SCLK),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SCLK~output .bus_hold = "false";
defparam \GSENSOR_SCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .listen_to_nsleep_signal = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .listen_to_nsleep_signal = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
fiftyfivenm_pll \inst1|altpll_component|auto_generated|pll1 (
	.areset(!\KEY0~input_o ),
	.pfdena(vcc),
	.fbin(\inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clock_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst1|altpll_component|auto_generated|pll1 .c0_high = 29;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_low = 29;
defparam \inst1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_high = 16;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_low = 16;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c2_high = 206;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_low = 205;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_mode = "odd";
defparam \inst1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "on";
defparam \inst1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_divide_by = 32880;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 29;
defparam \inst1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 19;
defparam \inst1|altpll_component|auto_generated|pll1 .m = 58;
defparam \inst1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .n = 5;
defparam \inst1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 215;
defparam \inst1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
fiftyfivenm_clkctrl \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
fiftyfivenm_clkctrl \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N0
fiftyfivenm_lcell_comb \inst16|addr_int[0]~16 (
// Equation(s):
// \inst16|addr_int[0]~16_combout  = \inst16|addr_int [0] $ (VCC)
// \inst16|addr_int[0]~17  = CARRY(\inst16|addr_int [0])

	.dataa(gnd),
	.datab(\inst16|addr_int [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|addr_int[0]~16_combout ),
	.cout(\inst16|addr_int[0]~17 ));
// synopsys translate_off
defparam \inst16|addr_int[0]~16 .lut_mask = 16'h33CC;
defparam \inst16|addr_int[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
fiftyfivenm_lcell_comb \inst1|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \inst1|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N19
dffeas \inst1|altpll_component|auto_generated|pll_lock_sync (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \inst1|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
fiftyfivenm_lcell_comb \inst1|altpll_component|auto_generated|locked (
// Equation(s):
// \inst1|altpll_component|auto_generated|locked~combout  = (!\inst1|altpll_component|auto_generated|wire_pll1_locked ) # (!\inst1|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\inst1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|locked .lut_mask = 16'h3F3F;
defparam \inst1|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
fiftyfivenm_clkctrl \inst1|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \inst1|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout  = (\inst16|addr_int [14] & (\inst16|addr_int [15] & !\inst16|addr_int [13]))

	.dataa(gnd),
	.datab(\inst16|addr_int [14]),
	.datac(\inst16|addr_int [15]),
	.datad(\inst16|addr_int [13]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .lut_mask = 16'h00C0;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
fiftyfivenm_lcell_comb \inst16|addr_int[11]~_wirecell (
// Equation(s):
// \inst16|addr_int[11]~_wirecell_combout  = !\inst16|addr_int [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|addr_int [11]),
	.cin(gnd),
	.combout(\inst16|addr_int[11]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int[11]~_wirecell .lut_mask = 16'h00FF;
defparam \inst16|addr_int[11]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout  = (!\inst16|addr_int [14] & (\inst16|addr_int [15] & \inst16|addr_int [13]))

	.dataa(gnd),
	.datab(\inst16|addr_int [14]),
	.datac(\inst16|addr_int [15]),
	.datad(\inst16|addr_int [13]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 16'h3000;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \inst16|addr_int [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|addr_int [14]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N31
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \inst16|addr_int [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|addr_int [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N29
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  = (!\inst16|addr_int [14] & (\inst16|addr_int [15] & !\inst16|addr_int [13]))

	.dataa(gnd),
	.datab(\inst16|addr_int [14]),
	.datac(\inst16|addr_int [15]),
	.datad(\inst16|addr_int [13]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .lut_mask = 16'h0030;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y41_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hE3E0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~5_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~5_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hEC2C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout  = (!\inst16|addr_int [15] & (!\inst16|addr_int [14] & \inst16|addr_int [13]))

	.dataa(gnd),
	.datab(\inst16|addr_int [15]),
	.datac(\inst16|addr_int [14]),
	.datad(\inst16|addr_int [13]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .lut_mask = 16'h0300;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y40_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3] = (!\inst16|addr_int [14] & (!\inst16|addr_int [15] & !\inst16|addr_int [13]))

	.dataa(gnd),
	.datab(\inst16|addr_int [14]),
	.datac(\inst16|addr_int [15]),
	.datad(\inst16|addr_int [13]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] .lut_mask = 16'h0003;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100001C80E40000000001999801002126614200045821C89B8010001100240018010A072000000484209A8000040;
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout  = (\inst16|addr_int [14] & (!\inst16|addr_int [15] & !\inst16|addr_int [13]))

	.dataa(gnd),
	.datab(\inst16|addr_int [14]),
	.datac(\inst16|addr_int [15]),
	.datad(\inst16|addr_int [13]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .lut_mask = 16'h000C;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hCEC2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout  = (\inst16|addr_int [13] & (\inst16|addr_int [14] & !\inst16|addr_int [15]))

	.dataa(\inst16|addr_int [13]),
	.datab(gnd),
	.datac(\inst16|addr_int [14]),
	.datad(\inst16|addr_int [15]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .lut_mask = 16'h00A0;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y48_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~8_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~7_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~7_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hEC2C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \inst16|addr_int [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|addr_int [15]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N3
dffeas \inst14|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst14|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~9_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~6_combout )) # (!\inst14|altsyncram_component|auto_generated|address_reg_a 
// [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~8_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hAACC;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
fiftyfivenm_lcell_comb \inst16|counter[0]~15 (
// Equation(s):
// \inst16|counter[0]~15_combout  = \inst16|counter [0] $ (VCC)
// \inst16|counter[0]~16  = CARRY(\inst16|counter [0])

	.dataa(gnd),
	.datab(\inst16|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|counter[0]~15_combout ),
	.cout(\inst16|counter[0]~16 ));
// synopsys translate_off
defparam \inst16|counter[0]~15 .lut_mask = 16'h33CC;
defparam \inst16|counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N3
dffeas \inst16|counter[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[0] .is_wysiwyg = "true";
defparam \inst16|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
fiftyfivenm_lcell_comb \inst16|counter[1]~17 (
// Equation(s):
// \inst16|counter[1]~17_combout  = (\inst16|counter [1] & (!\inst16|counter[0]~16 )) # (!\inst16|counter [1] & ((\inst16|counter[0]~16 ) # (GND)))
// \inst16|counter[1]~18  = CARRY((!\inst16|counter[0]~16 ) # (!\inst16|counter [1]))

	.dataa(gnd),
	.datab(\inst16|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[0]~16 ),
	.combout(\inst16|counter[1]~17_combout ),
	.cout(\inst16|counter[1]~18 ));
// synopsys translate_off
defparam \inst16|counter[1]~17 .lut_mask = 16'h3C3F;
defparam \inst16|counter[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N5
dffeas \inst16|counter[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[1] .is_wysiwyg = "true";
defparam \inst16|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
fiftyfivenm_lcell_comb \inst16|counter[2]~19 (
// Equation(s):
// \inst16|counter[2]~19_combout  = (\inst16|counter [2] & (\inst16|counter[1]~18  $ (GND))) # (!\inst16|counter [2] & (!\inst16|counter[1]~18  & VCC))
// \inst16|counter[2]~20  = CARRY((\inst16|counter [2] & !\inst16|counter[1]~18 ))

	.dataa(\inst16|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[1]~18 ),
	.combout(\inst16|counter[2]~19_combout ),
	.cout(\inst16|counter[2]~20 ));
// synopsys translate_off
defparam \inst16|counter[2]~19 .lut_mask = 16'hA50A;
defparam \inst16|counter[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \inst16|counter[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[2] .is_wysiwyg = "true";
defparam \inst16|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
fiftyfivenm_lcell_comb \inst16|counter[3]~21 (
// Equation(s):
// \inst16|counter[3]~21_combout  = (\inst16|counter [3] & (!\inst16|counter[2]~20 )) # (!\inst16|counter [3] & ((\inst16|counter[2]~20 ) # (GND)))
// \inst16|counter[3]~22  = CARRY((!\inst16|counter[2]~20 ) # (!\inst16|counter [3]))

	.dataa(gnd),
	.datab(\inst16|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[2]~20 ),
	.combout(\inst16|counter[3]~21_combout ),
	.cout(\inst16|counter[3]~22 ));
// synopsys translate_off
defparam \inst16|counter[3]~21 .lut_mask = 16'h3C3F;
defparam \inst16|counter[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N9
dffeas \inst16|counter[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[3] .is_wysiwyg = "true";
defparam \inst16|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
fiftyfivenm_lcell_comb \inst16|counter[4]~23 (
// Equation(s):
// \inst16|counter[4]~23_combout  = (\inst16|counter [4] & (\inst16|counter[3]~22  $ (GND))) # (!\inst16|counter [4] & (!\inst16|counter[3]~22  & VCC))
// \inst16|counter[4]~24  = CARRY((\inst16|counter [4] & !\inst16|counter[3]~22 ))

	.dataa(\inst16|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[3]~22 ),
	.combout(\inst16|counter[4]~23_combout ),
	.cout(\inst16|counter[4]~24 ));
// synopsys translate_off
defparam \inst16|counter[4]~23 .lut_mask = 16'hA50A;
defparam \inst16|counter[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N11
dffeas \inst16|counter[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[4] .is_wysiwyg = "true";
defparam \inst16|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
fiftyfivenm_lcell_comb \inst16|counter[5]~25 (
// Equation(s):
// \inst16|counter[5]~25_combout  = (\inst16|counter [5] & (!\inst16|counter[4]~24 )) # (!\inst16|counter [5] & ((\inst16|counter[4]~24 ) # (GND)))
// \inst16|counter[5]~26  = CARRY((!\inst16|counter[4]~24 ) # (!\inst16|counter [5]))

	.dataa(\inst16|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[4]~24 ),
	.combout(\inst16|counter[5]~25_combout ),
	.cout(\inst16|counter[5]~26 ));
// synopsys translate_off
defparam \inst16|counter[5]~25 .lut_mask = 16'h5A5F;
defparam \inst16|counter[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N13
dffeas \inst16|counter[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[5] .is_wysiwyg = "true";
defparam \inst16|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
fiftyfivenm_lcell_comb \inst16|counter[6]~27 (
// Equation(s):
// \inst16|counter[6]~27_combout  = (\inst16|counter [6] & (\inst16|counter[5]~26  $ (GND))) # (!\inst16|counter [6] & (!\inst16|counter[5]~26  & VCC))
// \inst16|counter[6]~28  = CARRY((\inst16|counter [6] & !\inst16|counter[5]~26 ))

	.dataa(gnd),
	.datab(\inst16|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[5]~26 ),
	.combout(\inst16|counter[6]~27_combout ),
	.cout(\inst16|counter[6]~28 ));
// synopsys translate_off
defparam \inst16|counter[6]~27 .lut_mask = 16'hC30C;
defparam \inst16|counter[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N15
dffeas \inst16|counter[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[6] .is_wysiwyg = "true";
defparam \inst16|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
fiftyfivenm_lcell_comb \inst16|counter[7]~29 (
// Equation(s):
// \inst16|counter[7]~29_combout  = (\inst16|counter [7] & (!\inst16|counter[6]~28 )) # (!\inst16|counter [7] & ((\inst16|counter[6]~28 ) # (GND)))
// \inst16|counter[7]~30  = CARRY((!\inst16|counter[6]~28 ) # (!\inst16|counter [7]))

	.dataa(gnd),
	.datab(\inst16|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[6]~28 ),
	.combout(\inst16|counter[7]~29_combout ),
	.cout(\inst16|counter[7]~30 ));
// synopsys translate_off
defparam \inst16|counter[7]~29 .lut_mask = 16'h3C3F;
defparam \inst16|counter[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \inst16|counter[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[7] .is_wysiwyg = "true";
defparam \inst16|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
fiftyfivenm_lcell_comb \inst16|counter[8]~31 (
// Equation(s):
// \inst16|counter[8]~31_combout  = (\inst16|counter [8] & (\inst16|counter[7]~30  $ (GND))) # (!\inst16|counter [8] & (!\inst16|counter[7]~30  & VCC))
// \inst16|counter[8]~32  = CARRY((\inst16|counter [8] & !\inst16|counter[7]~30 ))

	.dataa(gnd),
	.datab(\inst16|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[7]~30 ),
	.combout(\inst16|counter[8]~31_combout ),
	.cout(\inst16|counter[8]~32 ));
// synopsys translate_off
defparam \inst16|counter[8]~31 .lut_mask = 16'hC30C;
defparam \inst16|counter[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \inst16|counter[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[8] .is_wysiwyg = "true";
defparam \inst16|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
fiftyfivenm_lcell_comb \inst16|counter[9]~33 (
// Equation(s):
// \inst16|counter[9]~33_combout  = (\inst16|counter [9] & (!\inst16|counter[8]~32 )) # (!\inst16|counter [9] & ((\inst16|counter[8]~32 ) # (GND)))
// \inst16|counter[9]~34  = CARRY((!\inst16|counter[8]~32 ) # (!\inst16|counter [9]))

	.dataa(gnd),
	.datab(\inst16|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[8]~32 ),
	.combout(\inst16|counter[9]~33_combout ),
	.cout(\inst16|counter[9]~34 ));
// synopsys translate_off
defparam \inst16|counter[9]~33 .lut_mask = 16'h3C3F;
defparam \inst16|counter[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N21
dffeas \inst16|counter[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[9] .is_wysiwyg = "true";
defparam \inst16|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
fiftyfivenm_lcell_comb \inst16|counter[10]~35 (
// Equation(s):
// \inst16|counter[10]~35_combout  = (\inst16|counter [10] & (\inst16|counter[9]~34  $ (GND))) # (!\inst16|counter [10] & (!\inst16|counter[9]~34  & VCC))
// \inst16|counter[10]~36  = CARRY((\inst16|counter [10] & !\inst16|counter[9]~34 ))

	.dataa(\inst16|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[9]~34 ),
	.combout(\inst16|counter[10]~35_combout ),
	.cout(\inst16|counter[10]~36 ));
// synopsys translate_off
defparam \inst16|counter[10]~35 .lut_mask = 16'hA50A;
defparam \inst16|counter[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N23
dffeas \inst16|counter[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[10] .is_wysiwyg = "true";
defparam \inst16|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
fiftyfivenm_lcell_comb \inst16|counter[11]~37 (
// Equation(s):
// \inst16|counter[11]~37_combout  = (\inst16|counter [11] & (!\inst16|counter[10]~36 )) # (!\inst16|counter [11] & ((\inst16|counter[10]~36 ) # (GND)))
// \inst16|counter[11]~38  = CARRY((!\inst16|counter[10]~36 ) # (!\inst16|counter [11]))

	.dataa(gnd),
	.datab(\inst16|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[10]~36 ),
	.combout(\inst16|counter[11]~37_combout ),
	.cout(\inst16|counter[11]~38 ));
// synopsys translate_off
defparam \inst16|counter[11]~37 .lut_mask = 16'h3C3F;
defparam \inst16|counter[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \inst16|counter[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[11] .is_wysiwyg = "true";
defparam \inst16|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
fiftyfivenm_lcell_comb \inst16|counter[12]~39 (
// Equation(s):
// \inst16|counter[12]~39_combout  = (\inst16|counter [12] & (\inst16|counter[11]~38  $ (GND))) # (!\inst16|counter [12] & (!\inst16|counter[11]~38  & VCC))
// \inst16|counter[12]~40  = CARRY((\inst16|counter [12] & !\inst16|counter[11]~38 ))

	.dataa(\inst16|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[11]~38 ),
	.combout(\inst16|counter[12]~39_combout ),
	.cout(\inst16|counter[12]~40 ));
// synopsys translate_off
defparam \inst16|counter[12]~39 .lut_mask = 16'hA50A;
defparam \inst16|counter[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N27
dffeas \inst16|counter[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[12] .is_wysiwyg = "true";
defparam \inst16|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
fiftyfivenm_lcell_comb \inst16|counter[13]~41 (
// Equation(s):
// \inst16|counter[13]~41_combout  = (\inst16|counter [13] & (!\inst16|counter[12]~40 )) # (!\inst16|counter [13] & ((\inst16|counter[12]~40 ) # (GND)))
// \inst16|counter[13]~42  = CARRY((!\inst16|counter[12]~40 ) # (!\inst16|counter [13]))

	.dataa(gnd),
	.datab(\inst16|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|counter[12]~40 ),
	.combout(\inst16|counter[13]~41_combout ),
	.cout(\inst16|counter[13]~42 ));
// synopsys translate_off
defparam \inst16|counter[13]~41 .lut_mask = 16'h3C3F;
defparam \inst16|counter[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N29
dffeas \inst16|counter[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[13] .is_wysiwyg = "true";
defparam \inst16|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
fiftyfivenm_lcell_comb \inst16|counter[14]~43 (
// Equation(s):
// \inst16|counter[14]~43_combout  = \inst16|counter [14] $ (!\inst16|counter[13]~42 )

	.dataa(\inst16|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|counter[13]~42 ),
	.combout(\inst16|counter[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|counter[14]~43 .lut_mask = 16'hA5A5;
defparam \inst16|counter[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \inst16|counter[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|counter[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst16|LessThan0~28_combout ),
	.sload(gnd),
	.ena(!\inst1|altpll_component|auto_generated|locked~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|counter[14] .is_wysiwyg = "true";
defparam \inst16|counter[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hADA8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~11_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~10_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hBC8C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y43_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC300100400488244C00008A5688880410232224004C15286448988010001120255814C52201200000148432AC8093240;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~12_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hCBC8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y38_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~12_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hBC8C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~11_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~13_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hF5A0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N3
dffeas \inst14|a_data[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[13] .is_wysiwyg = "true";
defparam \inst14|a_data[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hE3E0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y8_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~15_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~15_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hEA62;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C50010015B11D88F88008A7BD23224F702A4C8898FC08F24D100054A572803501510CBA348452D0B4191E5A810236D94;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hD9C8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~18_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~17_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~17_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|mux2|_~17_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hEC64;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~19_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~16_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~18_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hF5A0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N17
dffeas \inst14|a_data[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[12] .is_wysiwyg = "true";
defparam \inst14|a_data[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E01001006AEA4A525120135AD04C5495903791526D4C135576A5750A5209732AEE227D17E34A88FA3E36DB36ECD9B7B80;
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hFC22;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hAFC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y44_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~20_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hE3E0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hBCB0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~21_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~23_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hEE44;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N31
dffeas \inst14|a_data[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[11] .is_wysiwyg = "true";
defparam \inst14|a_data[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y47_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C010010000000000000000000008000000210000000000002000000000000000000000000000000000040000800000000;
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hFC22;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~27_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~27_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hBC8C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y4_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hF2C2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~25_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~25_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout  & 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hE2CC;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~26_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~28_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hF0AA;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N21
dffeas \inst14|a_data[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[10] .is_wysiwyg = "true";
defparam \inst14|a_data[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hF2C2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~30_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hF588;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054010000000000000000000008000000210000000000002000000000000000000000000000000000040002800000000;
// synopsys translate_on

// Location: M9K_X73_Y16_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hFC22;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~32_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~32_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hBC8C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~31_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~33_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hF5A0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N7
dffeas \inst14|a_data[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[9] .is_wysiwyg = "true";
defparam \inst14|a_data[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y43_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~35_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hF2C2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~36_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~35_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~35_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~35_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hF388;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009C1201007FB903C81DA00AFDEF7F76DBE021000040040AD4A0800102B00A81000400080185C200280A040114800000034;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~37_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hEE30;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~38_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~37_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~37_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hDA8A;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~39_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~36_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~38_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hAFA0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N31
dffeas \inst14|a_data[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[8] .is_wysiwyg = "true";
defparam \inst14|a_data[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y7_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000008000000000000000000000000000000000000000000000000000000000010000400;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000400080004000800010000800000004200000000000000001000800000800004000000020000000000000000000004000000280001000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000200000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000004000000000000000000000000000000010000000000000000000000004000000000000000004000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000100000000000040000000000000000000000010000000400000000400000000000000000000000000000004000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000800000000000000000000008000040000004000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000020000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009010000027413E000000000080000002FDDDFBFB011227936467D4FF5447FB0FB4000100002D0B4041A02800024800;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~42_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hF0AC;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~43_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~42_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hBBC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y3_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001040000010000081000800000001000020010000000000000000000002100000000400000000000000010000000000000000000000000002000000000000000000000000000080000000000000000240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~40_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout  & 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hAAD8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~41_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~40_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~40_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hBBC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~44_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~41_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~43_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hFA50;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N9
dffeas \inst14|a_data[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[7] .is_wysiwyg = "true";
defparam \inst14|a_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040002008000002C1000009100008010000000400000000020200000000404000A010129000012A0100002000800000000A00000000080208000001000000100002000000000080000000000000000800004000840002000000420000002000000004024301000000400000100100000040000000000000000000000000000000000000080000000000000400000000003204904080080402048000200040100000000000810000008000040802000000008000000001A000000000800000000080000000000000002000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h0020000000040204000400000000000000100800000100000010000E0400000000400000040000000000000000000000000000000000000000000000002000000000000000000000000000000000800000004000800000000000000000000000000000000000000000000000000000000000400000000000010000000000000400000000400000000200100000000000000000000000004000800000080004008000800000000000100001100000000000000000000000000000000800000000000000000000000000000000000000408000000000800000800021200907E3C92780040020000000000000000000000000000000100000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h0000000000000000000800000000000000000000000000000000000000000000000000001800100030400000908020000000000002000000000000000004000000800100000000000000001000000000000000200000100000004000000040180000000000000000000000000100000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000100800000000000008000000000000420000000040040190000000000006100600000C000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000080000000000002000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~45_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout  & 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hCCB8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~46_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~45_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~45_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hE6A2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000001080000008000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000001000000008014000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000840000000000008004000000000000040000000002000000000000011000000807000001000012000020000000000002010000000008002000003800004;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hC000000000000000000001000000000000000000000000000000000080000000000000000000201000020010000000000010000110000000000000002000000004000400000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000400020000080001110000000000000C00008010000000200000000400081148002040000000210400400800100000000000000010000000A800000000000000000002080000000804000001000000000004000020000000000000000000000000000000000400002000000400000000001000000000000104084204000008010000000000000200000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h0000000100000000000000000000000000000000000801000000800000000000000000000000800000008001100280010000090080200100002020000120000000008800001002800400800001420000001000400000002000000000000C0001020000000000000000000000000000001000042000201000040000000000008008400800004000000000000000000000100100040002040002000000010000802900008400000000000000100020000040001A2400000080000000000008000000000000000000000000000100000000800000000000000000050000000000000000000000000000000000004000000000000010000000008000000400800000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00204800000000000000000000002100000000020000000000000000000000009002000900490401000000000000000000000000000800000010000100000000000020000020000000000000000000002000020002000020000000000080001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000080000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000000800000000002000000000020800040000201100000000008000400000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000004990040CE6100003000000000000028000040000081000000000040000000000000000010000000000000000000000000000000000000000000002000000000000020002000000000000000000000000000000000000000000001019800400000400000000000000000000000000000000000000000000000000400000002000000000000200F090000000000000804000000000000000000020000000000000000000000000000000000200000100200;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00800004000000002000000000000000000000000000000000000000010000000000002040000000000000000040000000000000000000000000000000012000000040000048100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000004100000000001004018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000004000000000000000000000000000000080004000A00000000000000000011000080001000000000010400000000500000005002000000000000000200020000004000000000000004000000000000000400040080000002400002000804010000800000000100800000000400000000000030100000000000000000000080000000000000000000000000000000000000000000000000000000000010000000000000000000000800000400020800000080087C0100100021010E0004008000001818180220000000000000000000000000000120927E4000030000100002400040000000100040000000000000000000000000000000000400;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000881007FBB7FDBFFE0040000081120002FDDDFFFB6112279B6455C4771589F852FCCCCADC6D52D4B04219480002481C;
// synopsys translate_on

// Location: M9K_X73_Y14_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000004000000000000000000000000200000000000000000000000000000000000000000000000001000000080400000010800400000000000800024000000100000000008000010418130000400104000220440020000010000000000000000000000000010000000000400000000000000000008000000000000000000000000000000000000000000000000000000000000400000000000000001000000080000000400010000000000000000000000080800000000000080000000000020000000010000002000000000000000001000000000C03304000020094800800000000000000000040000000000408000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000800000400000800000000000000000000000000010000200000000000008000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000040000000000020100000000000010000001033920000000000008000041080200000020010000033E00C04E0000408002000000000000000000000004010000000000C001020400000020000004400000020400000800000004801085000003800020010428806020803030000000801004000000000018002000000800010000000000040000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00A00000000000000000000000000000000000000000000000000000000000000000000000000000000400000000A0000000040000800000000100200000000000000080000000000000000001000000000000000000000000000000000000004000100000000000010000010008008000000000000000000000000000000000000000100000000201020500000002000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000400000004000000018000000080000001000008080000010008000000C000000000000000000000000000000200001000000002100002001001000000000000020;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000004000000002000008020400800008000000004000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000080000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~47_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hFC22;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y13_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000001000000000040000000000000000000000008000000000000000000000000000000040000000000000000000000000000000000000000000000000000000400000000000004400800000000004000000000000000800020000000800000902000001000804000000000000000000000100000800000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000006410000008000000000000000000000000000000000000000000000000000000000000002000100001018000000000000000000000000000010000000000000000000000000000000000800000000000004842100004000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h000000000000000000000040000000000000010000000000000000000000100000000000000400008000000000000000000400080000040000000000400020000000000400020000000000000800000000002000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000200000000000000000002000000000000001000000000000080400000800000000200600000000044001000010000000000000000000000000000000000000000000000000000000000000000000000000000000001090C2404000000000000000040010000840000000000003010000000000321C0000CC00000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000002480012406400000000000000804010014180000000000000C0008000000020440400200000000020000201000CF33D030810000000000609024E40000000000000C003004240242700000100000080000448000001040600603240000000000408080000080000000000000000000000008000000000080000020004200000000000000000000000000000000000000000000000000000000000000000000000002000000400000002000000000000002000000010000000000000020000000120000000008000004000000000000010000008000200000000000020100000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0080000400008402104300800C00008400003002000008000000000000000000000000000000000000010000000000400022000100080000183040042000010000880000000000002200000000002080000040200000000080020000222000000008000000400000000000020000000000200000000000080000000000080000000000020108000102000000100001000000000000400000000080000420000000000C000000000000000000000000000000000000000000000000000000000000100100000000000000000000001000000000000008000000002002000000000080000000000000200010000000000008000000000000010000800000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~48_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~47_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~47_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~47_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hBCB0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~49_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~46_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~48_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hF5A0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N13
dffeas \inst14|a_data[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[6] .is_wysiwyg = "true";
defparam \inst14|a_data[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y9_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000100001000800110004040F80400010140800020280203000009400088000000000002001000440008200000004000A0000280100034077000000092900000020424010418000001020108024000011B03600400A0801101408013D960A414004280000040109108428369110C8000008C00622800005002A0500804302801008000000000040004008000020010000800081000020202000A0000040081A94000024D180460C010041920A920100000802000041200A290214410002081114208004904008C00400400002106004500820010100080002220000000400;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h100A0801014008800025080000204020400002810190C8201050010E0400000120420301200000280200000000000001040000000C00000114004000A2C000400862200220510040800000010000010884200411168434540E861581ABB0114C2BB44DE888B301400080238941000080088490000800840010EA392154B02805882282051000820002001500008180A0105118820602200010000000040210018214300080000020000303000240200020100200080000100000010400000000000000000000000200000000020008020400A0000040003481A050240125C90007C0200305A305121820144C0021034000000800800500000000008C6C009A00;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h040C020C0C00100001A40210004000008000004000020C08000040000220000080021002004082350A69080910410058060268004001C500042000B0000080100000800004000000008014000802B004000588084D42028021004860C9008040808355042484515400202000D480000008830518A8841000AA200010000024201162280000054A02888014000A8200020001010100000000000000000008840000100400000000020001424002000008048092000001040002200400140800100000000000001200000000080000010001000000010000000000000000000008000000000000000000200000004021000800400000040200100040010C0C0860;
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~50_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout ) # 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout  & 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hCCE2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~51_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~50_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~50_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hEA62;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h041805A82000010011028801100023444024A01420008010000900004A40240000888000100000C800020240000000000000000000000012000000000002000040004000002804881000005A402084248802004404081200086D80680870F20000000830081046000001A060200C1306000020800302000E01000810820021000000084020400004000040008001210808018301800004048420004090814080008240010504005000098149625212068000100002022000400400800881000000500000800000040000000000000004000400010105018000211001190048000000082004100000002000001100000000080414000808802080808000500C20;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h000004000000020080000140802000800000000000000051080000A000400000008020040000000002002110080000800020002051C08080080000000001000000400000020800308800000000000100000001E0000800000000002402001008000000800000600000080020000001000000000000000000000000000000004004800005102221C00184105E6C13860E341AF6F61BB809C66A88090880890608820101002000000008000800401020080090012C12080008400300061000010100010010000120002480002000000009080010684000007000C0020E010063C01011C000000000C0010100A002000000100082800C0540200880201004800890;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h004110084C040808C20090401028800204111000000000029000084080004528020008000400A00210340080080080400608090800A8220848000020080040420000000800000400012808000008840000000000001000000000000000020040080402002100010004002000808000009205000000680040144808000020000402010204804000C0000000000203C2000001123800080000010C0800010000240110008000828C0218346030402424008000101000908800101C8081E009C9080BC0300210201308000041424B0B604860002D01040016841D0325026E020000004202804008408210841020200813FD002000840011A1818200000000000020;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E841003FBB5FDAF7E00EF5AF7F77FBE02DDDDFFFB00AD421B40337ADEE888025048CCD8DC200280A1F455E935324837;
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h08100000000000000800001000000000022000000200000400000050002000004000000000008000301000000020020A80404000012008800805001008000000000002810800410022004002040200000000619004100108C80100008488384000080104000800000040000020A4040000002A080000000088A0A04040022001100140008140440020B0C41000A81B0844488131040602A21014060088854414A2000000050002000A440000000000806000009202000000000000A000004400D000000508010502020100000010100000010008000000005000000040002010006000204242B2286044000D9000020005100000608330400082000002580000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h08010000000000020100308011000160400000C141CE00042000040C0C0A40001000000020000110090000803000000200000680102540A002020001040000900000200000000000000000010200000000000000000080400200000008200000000C000000004008800112500020808000000000000200002980001000000805804081009220046303380014060502000200192480805912000C440001021640C44008020D2100010D021000B1000404081B0802000080080004088400045000C000002004030008000B0053001030000809802300D046480860903300430410C2D8120121418C080C1981E3100001119302144000D90C2400C0009738904985;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h0000200000048000820002004091000000000000010000000000001100000000400000040000000010210000000022001010000320080810080100322080034040108000088111080208089000802C200008410020000002004010800020000500202808000102000000240000040000001200000000008008000001100800100030009000000000006000D0200010000400110B000000000002000000000000000000801000080000002A000000480000002810002010A0044500400840200214A41083047482211000100088000004400000080080106480080080500882280000010320008AA60140102A4858000802205001000220204308001900150000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h8100000001018880C0200010000020000000040000002C008200000010040004000520301010002028000020012901040000020100010024020000100010001000000000000401003000800080204D8080080000200000A900000000C0288022080901C470050000100C1D80000000001B92004050B040014300082200C109081000000001800002018404004000001800000008100020042000900011800624200C80021000200304000240400190004300004988000040000000000004043809861200001C0200080401802008008000102A2200004110000048F01400400E2004010004020001C40110802000880100044000900080014481080000034000;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~52_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hFC22;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h0602002210010000020220040404803213010100000808008011000200200800100040000200008041008802000244006020202001450000A28200000040400200020000900000A082000000002000000080100402200000000000050000042040800050800100000408000800004080004210000080000000000000000000830000080001000004000200211000000020C00084005000402C0000812000000100040A0421008010822808003126001008330180108C02000000000100000008230200022420830000200000400428809020226601840100120340100000001000000100200001980404000082010240000401000940001A44A0000080120200;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h090004310481240060002008000000000000040C080000030C0400200000010002002209018024800000010402000008180200009008C06208000004040C00000084000C40024000A000120002001000004110028000000000200028000001020200000055000A002204040800208000111000000000020041000800020280014000000802000000000801400000000020008000100800000A00000040000000000000022020000001A06410A8020100010044024C0000083000400000200810200000000002000000000000200000042C02B08802820CA3000400809088308006800002004000010A70404009200048200920C4C64444E0010C020080021010;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h8400024800188020000000000000000000000080408000000000100100000012500520804242DC42053600003060A5289E86C200C2124242010889100C9020D2E8608100800302005A5A05482400722E1824896106016C4C50606212002221C45D251340030009000268042485804004200081007200AA000001100A6B020010080440006800983020004842600009062008402270082305081281042810080024440000000040180000000001001000000000000080040001000000A42000000280820000000004020200010002001000220810043000A0008280208A01209010012A0424002000000040000820008220420000088004140000000000440000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h8000000400058002100220DA08008100080130000110001400000000000000020004000040080A0000000010000400020404C42081084D001C30C0080020090005C02C000180100000202000040008000000448802802015280800048000080800082200C104A808002114002204020200820042014050020030001314A234200440000201000000020100200002010020002210006084520000D4800440000204010000008008001000000400008224000004000820012400268804404100430200022121090764228000000C2240C46808210441302800001A600001440000004011000004001228031602800C21126B004018020A00108052020000046A00;
// synopsys translate_on

// Location: M9K_X53_Y2_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h032423900001DA865D918221D86E61921209199061D1840401089304202000C5C0060980900010000000044010000180000C610200800400080000003200464090D0010900220002000208000024C00000022C0345000408003908000800200C050800E8004000200080080010001000020000004000000800800104000000000080000020004000240138423C0B44410800000100500000803800400A20020005042000220004004002000000001080080A3518020220C014038000284005000C080010800000000000000000001000000844200000002010000100000022000040002408000008000000400101002388140010000000001200000010250008;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hC10E0000C4309604000A400040000080A011002080810009000000001C0004810883C00D812310C8008C04207E02101000008B02E20128380584880041E04000088630A028E0001DC82003141022031005200020080020278210000C032000000400100202800100040818182545C02581C1004200C218008000000000000004000A041401088020A00008010002400000100240004688020000001000C004000828000000000200000401411000000000000000000000011000800882202346626C41802808000401A000008044608208001000100000A8000008041000800001300040080108D00080004020000A4080000851200000180000000000000004;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h0000000000000208000210200400048088070101820000419820324104000820801010040010C011840A4800430060001418A60888040100000089104482B045001200202181243A403220008018000806403A12210040A104201121022820204800002004000004008104101004284481084004002000000002000400200000001024103CA00000020008D00002080040800000200404014000680113000044008A02008540080A200000043208000000000E08014A200001100002080000500288020000110000A100000040022000010004000880400000002008880000010000000120004000000A00A42100020801108000000080002000000402004000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h0000400202040000000C000000018180002001004000000000000040000005020000000402608880826800801124800202712404100118040002848007000380000044000C0041010001CC030047802000004002041615240840940010040000108002801006218E0020049280021084800818103026004004401080084401000020002203001000000000001004000000000000010000082404000000000000001000000000000000000040005000000000000004000000000000080000040000002000000000100000002800000000000000000000000002000020840000002000020008000400020000010014008800800000000040800000010100080208;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~53_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~52_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~52_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hEA62;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N14
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~54_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~51_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~53_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hDD88;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N11
dffeas \inst14|a_data[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[5] .is_wysiwyg = "true";
defparam \inst14|a_data[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h20000C044800440A2400320208001001A00801310260480801187020080EA03120445022A8202E005422498108006214C2264100080042601021030641400222442082001A4881000842C40002008806008A0110000A8000200400115028000080801010903110003000008A004000880000400000A00008000001040100408020124100108601880110064033008012490490F008A4A891810401708914A21C80850034A510615285019252680C10802C002438C1448412211949090C280304193444160810447B1415CA2705044234547935408000A27808C008E19888EC38000A620154202204482022240730A0CC2888A010A0623500C280808B8530C04B;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h5E6860490258842016416000201000826281878308119284010802498084838344440D120108C88149182106050202087CC1070482414095821C2A0126000200C02040020050010240008C0C9C198014008E064081704101301270024D7450380022C0B3C13123B30815417B02C4002330088780088C012B80380200082440020100420080010000000300000A000800000000000100000202041181002002004040100E08C0002005002900000C4080210243200812000885012206192152850B0C89839220626598CC827214430442014C49644D54A500430A161C8140A5E000290060A8082A812A069A221804080C80E3963A70F661091901EB2610601A84;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h080802CA011008E8C9A39E50A5980EC0992A19010108008666C83240002229418809C0248D3CE38482AB0A141891F67061B971C018100260D20E962109421C1C06124E194D58240675A470EDFC09815A40E7FA5282011504298030544020803CA2F8AB878A10BB5D288C024AB30B20500022B86521E80E0C413D20414368100AA10810003304680E11E9D3988A59D34990009CD15A01641203247C401104681407130810A203B48404042620BA20000001000CA0A002C1500500002400080200C6810200341C000802020000000C0038080610000030C0A240048615880490500689C0001B3A040E02C4110200806308015C000084002416C26A81500A100F20;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h80A882804082908248450840880A01E2001321030A9008410C0202010A0080061084049845A4F1812E1808242052A4110218018D2818791A050240A01004160034002D00228002000000040400642822631017108001112020180E04A4100124101020020AD8AE0202461D1A201C801030800821408040821860002050560221180084000010009104012004104301002102200488000042000694008040010C04491008200412801801412070CC00234B04418026E0E2528E00131A20A62008CD00014BEA8D9818CC7424776197AD2080368348A6C8401F0905830220BC602022B080000C15000F0CF0E98400911F10087DE8003822000847CD815304E38A28;
// synopsys translate_on

// Location: M9K_X53_Y1_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'hDD3100A7540529D2080001283616A944040BC73CDC230E8C52A32FBC0560120C344D0009BC162353B361E26010C2C84A1890B8084A5A6215940908185C183C306ABE0C1C301B610517E40100424701E03C0D5010A20D8A0018532414D20044C00394900C80A380C01221227821312C0F280F89A30553548B801801C070003008200000148D3100928630000C00C5865AE2C70308C1E21C9E0314D50828891106000202B287390A042C3289A2E8503E001C2D8E04340F1004188049027A82493012188805901818208129B050801630040000902A0012004A511000100022130111408060202010288000000A05000050184420130201004050060842037F0A00;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h8A050D2408E41900A2837862148206041B057F06134393050C92049100590004000600028303990401107B03C02C6C04600A66A35336A2126A134890003060CC4388CC835F4144000804039CA3A6082032010120012408163280E00404904F892E586D45884F29840405028841CA204E03584D2138850097400120008200011400A2000D0000C404000902004090C001001000009044800005000000A3404400A2800008102042000000010010000A0838040500000C021014A38E140E212D81223EB2003DB8100A02000E03293180000240009A84404006A02012000023002212B001300262585A07008C89040040430088D582A18011000804070482400010;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h10000020C5018000001B825041112182026D039040A502C64310C1840433C84217C00020840A2CAB130B0802E08930028088D2DC3842E9CB000250A16E142336020831040009016D1B844101583520E40D1E149019C480000020810544AD0814420F00C235400C400288830C01FA0C02A10000010022001030080800022100000858E50008012448028D024234261420A644028289610868090081142028360100084050C41A3384210180348800084A81007F407109CC0B5D6BA8202100934780079CCCC400603F00A38203588A81701D11200320B1A0812C0000206226F070C0202220D883000318010C0830508810820009805408B40182418A0012850008;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h0022540600806000204401042140010000000100400000000C00000002020000020011512204D022056C11400A0401B92024004286849954A20886C0C8CC82C8840241E880141A00880AA233A00A0C18D236D5B0F8002C12370C4228040C28B2984404050AB046154A461049018C85FC3C72C20E641BAD0C04A00C3011870201821000110D5922100831B4084140B0036A7674190C828201CAD131204006800C894124000410208280001C04010401308280400010811400082202204C5404805182000A02042404800041012A30410410A10A8029A45060301018031510400043218400511000E00C0809800004010200A494510414200A8C02C35004002000;
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h3F2647411840060118C18192806001094024800080800B100008108000604211000A0204110054004000000000020000000110108000800000008000040010888000488005202044121022020400308C018B601B210811028453689751144CA440A3F72432AE830B01EF423335903C8124225CCC801380700206480F4072A048808536880400C2012C00E1DB21401004CCD11D464ACCE7084008189844C3800D1817602780840841000902815003119502C030005140836E6509414201A10000911A01A022880300200400800008A1A806044132A82A02841303C012A39F9851A3A802081951C19002030080540781821E802D137B813891B002560808485000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hA2300004018004B84115011A0082FA2C44405AB7AA28914662A690089080668501002006500080C28A022200102420808540080010018A04509000C000388000000901004200328020210000420060000000000124000800091020042040C008058200401A0044200D20200490298603C13884AB987110801288800902A004B6CEA6C38E09115C800800282B9C0E88330885090984449705DD53E2753E527DF23DECE6B58510D4250982D850B224040944624030D079000429109A2202E5A0B00804080818020106020C1F478D3383C034EC1CD6E14408C01638247846980106E0880013080B0848083A4B2C02E03F0D1D0846304461A0470106108C07F82020;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h030214FE183018178242464188590820300C0520030028001C9D1080202D426400800600A80A1B25201888A00680808380DA20AC142D20003C02050508100040040040A0000001008000C80208024400088000340200040424200200011811100004800E281000001080301410C400003A0202400000420280C0488000004100080102014100214042400000402000144000858C10D646B382B81532226AECA92A2E4BD4005C1145A84A4009625A5A05104A494A1BD510C86C6082D2181010C1129010020B200081000E50C014132479809020A860180898414AB29018CF10263B1884806068C6823020C07A00485C432015CC42CA1040C012C00144102808A8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E82100000E7473E8000A75AB6F6EDFE02FFDFEBDF00ED639F6CEFFEFFFD45FB1AB44003007D7FDFF0F7FDEA42448862;
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00805040010600A2004861350020208268002504840B0802A030404D4880B12845100904E190AA20A642008400041480000801108DC88202528020080030084C22E92A008A4000061040412F20404000108067180002411241813040884026380A02E2838E920131D0001840818E04450222400380D4452540281C17010100000240A5E0EE2146121B002B80091400C73BB768CE84000141EFEB328000123A2B003808C008102C008180488400410C2263044A04A141807280390A0001638028014820A81008408082000C0502011608F01000C100410000100008004100005802200020520106052004046164A200A024440460A038849411A020A70607C630;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hDBC514003B0F000A40300080091240C2032081400620884A040200020804E8800121F082430000810800801082804402010804030D183844A1011F20013839839F0E05940086019622201486683030425290C610E2004160A814480182000100060010028004488008000340280000144052020100110080200040042000488488814000A000062000082084001400052A00808A21085418282D4929000374040265200009A09D440B22809801404044A4408D81045401A801C43EB7108240C00000048206884E1426418618C2004262809052211083424C0C2188E44D008092D240C90103428C4900084110180012E84B44000080B44B080012280A61C18080;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h8090000140034088E1000025011A8CA00501004C04106325A409CBA07090883211013453240E08A3488D05810081100000004004002004000105098E00001C90102C870C05907A100F900190008040902A414488801608B00E10C054312280A04042CA801956003002A808D164040E82015D040022C028AC0010000010200012032100E00028021C0002002033008010000D002B4609088B007C800001800601C82188002200950000084018123037060864C4803CA3240030801392708019011703286140010000801909911082703424040080241418446000300021000800C812000540010D4036C4004D8061207880580F018007121024C2A12028643028;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h063003020400008C298032601CA0C8C1CD82C5080400201800004001520C2000802100012001000088000000010800000000801800482002010004020081002040900010E8288220009C0009600082151C030162C380F750E21041F0201113853116C823C60AA1078905E2F03CBFFF09006921A4A14C229EAC4A34D03370021000AD012182CC485202B39A881081C0A4301E16908A0C5009400C28302A12130010080C104CA119170A8424A220C8008881A69880304842094842232A60280C106002000105213B89242192D706081A6C409C41C180C80A04C12024AA0C0118903308000250001002A00A404211000C0208350AA480804880D20818002484C105;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N20
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~57_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hFC22;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~58_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~57_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~57_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~57_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hF388;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y10_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000560101C0000021980046009000150A500C920810428200130000900000201001010000004D000440210910000504010A0005A8090C060211280008400100902080C241040D0120046210788028314018200809D22225E0010E4C40D000202023A600036C808C2814807803111000604000801A00E0005B2A18011188AD00000880030285404420288000D0002018190041A367130DC3D1C0E00F8061B0884A33206D82D3187C01C20457990108818014A0000C8410505000408C528021040396A680221D801C140231701A43081A40608324458030540012081010028048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h244416406880023C022800008228C200CC54481B00D0003040D10408005008103040010004000120410100044200200104100021002A02A00C400108284100404190048000924401682860E8108080020080016189E20FA801606A40140928B29408B208140C000803884216C252A008909128044224026481140283AB4CF4DA441B80220420820F0080912082020000080408021322384020800006080110404008A20001052020580587010020302000100001000020A00004200C02401801008A00000000A1000000000000000000008880005005006790936010086F03EFB09627A58051EA2C28E72AB0C858B1B00C80053F00080E28028D0805172164F9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h48924C10901016008011822024CE48AB041C2F01C046302510885218E44500A40D668018124E060090894281E040122804C914080040200C124098050CB10040829809008C400E400108079020A2100D5004290809001821876100433AD180740360A203DB1820AB7898120309083808370C01600F7B8F7955D80F041884B231873C013E431A3428474F00200400208086400012882A660980001910A084020808144C28C0C8018008140001020240200101128200010004003184801410001000400008014080400040002901040001008002006120000000040200000002C10A0C00D0041080C040220480C00080C1210C080356448940440A24C13C21C446;
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~55_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout  & 
// !\inst14|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hCCB8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~56_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~55_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~55_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~55_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hBBC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~59_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~56_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~58_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hFA50;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N9
dffeas \inst14|a_data[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[4] .is_wysiwyg = "true";
defparam \inst14|a_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y1_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h44C8746688700D292742131188508EDAE31002F848125058A399F88925F03D71A98002D36AA614816881C8CE81B1024916A5561185003919FA0678059700715005C001F4E8289235C84C16100298710A54A510B1B0015980F806560E9BF6D23246A5404B29CCCC5823801829020002EA587217C086A0AC48498C995144A2022012006838004A3924C0000A1A6AA84C298C0300B5020C1EDC8203CBC0037881458F380225E25E11D2428111B855118081323A1A31081A042C28905C0024A0AB61582413BD0878E4000054704040028907056102220B12A782388200D41170710803C820300B84513101803020212040D01441205004110204C2080000C38E0206;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h23EC3024969CAA4B7D660204291B38BB09AA46420AB46098D1A54E6801CD258310859C949E30633C6600981295DCAA342405E331D24824365D040022449802E0586A3A066994963ABC5F6679580897D00572E94405A4B05FA1650458286600F632A382E80550D0E4428A271448852001A5482E21410949C484A32240820082100020A5802048028C020460A10512D3058451020D9242209008110404835845C008080008910D22004002010004840682300095212220009244238E1C16792AC6278C66C25130505AC628287371F10A8010F60AC0067C4A88046808891703215E88521B201D32958721220007040000804800D8002D4A0024081C040024882092;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h10090A00030D410020A68C00380C187601844828954684474390B1020309A22004C85B6429086DB5072EB849A1C2003002947A000143890D4C03A1D9006E92C0022314050080817CD4AA990821F814AA6D20CAAC0921C00200194038A0A1C190218819A3C844C023224BE8A0117000827814A6E0400101D0040230201445601078583000C4820E22230324711E809059A04612CA4010909B98C1062438C884A3CD12658081000C0E000910D5AC048112800045EC92306CCF0914199111C8A190448331844418400A17720090C4C5508028210004012291C2BA014201354348422679E2FA0E03FA1596CBC930184087E9088388135C01882300C9100106885010;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h5E83304E0082093810041000014422002084010040C092000A0008408069050200381380245F9007A9BC0A14914249D842FEC4DA011846A164E08DB04FDF2040F8109B05110E09632207A5A8411A0F85B0606FC4F1E8009808B025F8EA56547306A5A48077CD0D1C60EE604862F40D3CB3A0379F1E5AABEC11BD8902429AC60000CC1CA256900EDCAE48281DDE50E1D0BB8B1B61246141C8AB1CFC80DA80F2360C3000F34CC2F2218322A50810607A780C181BCB0718009A84E2540A219D5D7E4E4423043A118A117E6E2EA58C8AAD6CBA8EAF0836DE7D6310B8080C3C5C09DCAEED286A1236D17E08CA291550A42465D3CD32CB6DAAE7123BA1C5C22C018760;
// synopsys translate_on

// Location: M9K_X73_Y6_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h2D1AC41450080613380001B06C2210080892200044024D9423080911A610240131A922459200004000028041040014040008010200000002A000024A0004114002020200C8187A80A680116D140E4F805912402F321A50001DB0ADC807A315E6A1CF26C47962C94C00DE4C5252B0071096D06C5E56C94129258CF10804684794830B100CE280230764793C21450066C22C223D0CABD986303850608A38150804248E34081F097A0C22088BD40223A5F6045901C022E110568E44708222B0681400520902CA8188291852014F12065020198B20520D48402C712158846806D10591CF1080F843D00B0B0B45EF3E3882C08922BB285808048051C3D2E220994E02;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h076028D4928609818BC80519414305347C4032E8DA3C035803FF011670143B801200C0246650C2EA888823461089017B20E01825C02408820800A1D04800A26138130460404020523A6141080402830540000101940002040988410410101402C00139C2C084005901C20468195878C82201E8B0068A364863645433E43B3B49230C8213B65F0225BE030C62F1B191F088072A8D3594B219981085A27734E416749EA0E68029323E684EF2A1CC40589028E80532E038707694A654C9540DCC026B2AEC12C09B5C599A9A2084BDD28E0E58217E3C31863776F14A051400D0BA8E66039809CA481C04858C9D102102021B8224000312F2A1021815D19721F22560;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hEDCC083629EC12876A03C161BA19812548025708A202E0F1407202E0B807400403C603B5D20F1FE00040019A940940870BC4509072F7B480D08308A14A3130702808008E0259402004E0200D242481A002C40238104114309144A1081297030512448A40340248001000001110141040021F0240240861020CA04B0A0002010041C10300100027A0C14A208210088048011B3000EA24AF11088669C419150101A4C840422AC3375023AB2071DC5550986075B09F50826831A00905E2A88C7831AB6420B1889CDA8E0890A8003829CBEBBDBC5EC10A06B0091A70801B88A0E21BB5E5712210D0488142854039402966810038488C0C68C100029010EF03504422;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C06811000006DC36AA40048948581920202FDFDFFDB60020257C8915056419A0050488C9A5C5F12C4B1F65DC242401022;
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h7C348D6B69A21C30A882C60DDC036D5AE78754C1038A16820C25E620AB70408D00041472804A430149100F0920810C1A520945A8C0699C4114A266F981E60004E6601240848411282010C108600460191200038882804298818010000D603D223127E092D085A91C08648228A421EC061492A8C4A95A03600439A420788804B822E0F523362B64F01F4D371303020087E8267802C7651A09238A588031118868322E06443090C001124636843000842CC3058802106025D5550DB8390092A071000401094408402780AD7C8B82713E0D4A4A01C190420282580060090014204000400C010B44A13C601208F50E404C88C4201700D1966203A8B3068876C0A103;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hB205C0C2201480B0B87014150302003A0446816828A0864D0493212E0C4179701201026C148010DBC13245C474EF00618560490B0A86CB00E5B17A260D9780A18D1142E3B8EE08445A13C85A7A2902A430824C880700DF046C4E55C0E3120020200400304028222A7AD0654A48147823882006430381000A200470010D81281089871D3721C115041729A095200102365AAAB32A8380ED00E9CE5DC8F842AF32C6489C8457324C5EF19F0010EB80506A0D212014AE0021B5508D12D05082303863C450008A85A71600008622F1889085008445A040003688396B17F3CBB631B71080C40002480E188C4AC1388ECC8EC17102B44988128DC844E2760CB9E84A14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h80072063082548818F960300721403D2469EB311510CE57B8404C95C8F6351A0E20658904099943860590001882E2211C210488124200084011C4100243003401018200C0250DE0A430081D0C107D02249CCB60668221640DE4808E26EFB251C850993965691860C4328A040409D1500035C22000160D440000860051968112A400099E0804C0810022006B1111C0C014648134801810C390958168010B186F810D89467CEC0016602312F41B8830BC01822D0897892A48711A3076468B4035102C008A712240A490058B8501A695028E81C080C2850000224C68040F34440024212C85992280982220E1225510008432E49AE5001214C32A08B8428325FC650;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h6450D8086A005A2820E44D9C0720887E512A04124500C04002014AA8521810C00004211100640022081200601000814412A0021861008106422006020882002200880000840A1604804C402D5511011D0506DAA5AD9A61680F273886114213DBB45DC2A3277267615C576858BA7161D1C36E0DA0132A824EC0C1994D69AE4DB5A0DC02AA50D1493240426B0441A27B1A13818219A511B1A0114770E00C181290100450DC4921B210E210D4808E26B0324456B90531E0496230A254DF2251984046880028237525E004E8AD14703E296EE59C6480206B12C1042881D0904CB959C8358C6138C18780C842F100120B80004D2CA10EC48D616001031468088B6424;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~62_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hF2C2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hCF0A11B1184F002A6341CA02A61E00F2F66044413C1C130419A114D09224285094041D42146648531028B000EB06406480DE120003829010006C8E80A0C5A6020EE4B140D68220A055884461881684B015A8C60081A00CF22040A755448A0E61506C448082201002080A20804043005E1244108A000051000200050420A0080704D000116080334A353721E2D0F8470C8420480B140A060BD2087C327C3760834DD9F0D3904E0C665B7B200D4ED2E25E137228416276E9A95AE031580859BC9A753A21B8620710AF3CB066A2A69415A82DB0B0A400874596A018E8413D20421B0B848808CAACC8606AC7B53588C8D421417B23C10182B8483B1186428209CBD4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h99EE00FA00D828280217201A748A048051411A11536A71571080E2B4077B3000008282D86031CAA1101065803192C00264C52A18B264028DCACD9B014E90CA188EE50010C00202086A098440567B009D0390B6020C11991025AA60061354742024212169482004EE9E090313200188004295C8801F6EE035A00A02C028C188714100208881C388290A0367C823188912652A1250901C00488B8969A1006130020063010A026080010404290028060100C140251A141285400425E18A1684B502D327BAA063D400188730E57EFA88BF11700700B7104938E510F826E012224CC504541E9F0A7A212CDE5249C1D3CB84206441194D2F3940BB9411E0517203F048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFEA11640A4545058043067ADDBE4110D66A5BA2BC8C6DC0489448572A4A4063EEB4C90486610665709070812865EC9AC23B802FA95DB01930F246AD00641251BAB2369D6F12107846510401202D0805450D9646A262A30EA14980A4A08450358FAD6FC01A4132CE55C50861BC8828F715243504414841EE110D1707408D0007261022F9248F04832213E74D85699D5046101056247F69C07385CB58181C087BDA0E0F56443802F310F14DB8C45A7A511165E5B4E2173200059543245842113048990000454020605300208000002491838280805741102430900880C75E100703580122C80E23418898A00C224456348511900A74443000D0C289801240266A2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hDF8803320A54144044E301508D8A60C6001C0302C9010844910210400B20000600000684B69010831437CA04008CB0B65E85011B751391C3DD51C1C4610602009C4C20C4814002003204A60122450222004043A09000593531054C87E0455062042223232054EB06230D9418608E90239085147C8016150A0108A050028298201401120A010A0081020080801100082621304600892044A62C0012318004800C02441448C1041804092AE04020FCC624F4684998951B1C0365513A0109D634CFBA0046E415ED49A9001DD03B190BE3490E622AE006C451210895D900A0789574008082CC0808942018E159C2859A3FD1A2CFD1100924010700E71FB39C67552C;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~63_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~62_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~62_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hBC8C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y11_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y37_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000445204460BC9049748012498C18C08C630C91802400C0C101082000010A00152441D142059410C60080020003940040A080128010002A11268800800692048208003028C1911140622106F01233282087A491AF0F21651AFD4800966DC3C8AE49C12364867A69223600C1C000040233214C8B40411024B018A8011027008808C88030001C0000C200208030436443888480C232206618781845BC8001B96B702106FDF04659E080840247207029208106810041E5820604E1098019003431301668A04624A186841014D8C093E326F20E011C08010400330419065CB0401;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h166B858118842A440A403121821E832245E8801E229008000410014C80100A12200212000600114C1040108A008081100000000818699302B90B508B2601885413060A261C12130B98EA894111201E09330785520822C1B3496110337841323070C8D0041CAF021301402104216DA47E45E6B846630F023001442FDC4B368740003E064494C310600030D2A830008166380C14100E100244184400108E230031C894240000D1002300060510020C140000508001000420B00000000400442800848200402800A003040004001040025700806000094001A4C230490CD26D41C3159791306A70495FE3D7B44C2890288214BCCF0968EAD5916F5D86E309136478;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h80538A0680A56A662BD4C4C0EB776D4C20ED10827801BA62C012E288162B700201144A0ACD05BE2287D2DC028F259D65244C549C0101A0307460A065352115E688200102E4442D0C426E318DF200AC01EC2809E6EA08012AD4B578E88C2044389359300BAB08AA00300A103126553C086BC401E0D2BD44612191899E76C0CA5AC500B40A4139A40D020F2BE12891D80300289044E62B234A80280500CE1BCA10481005904000448E20825103420240040EA10200048900B29428808004110800A0482A088084004208048002000001803091000081048840108410AC043042B101DA0A0380278C0882036A88A302545215842A229A88804832C936F000F67F90;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~60_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hCBC8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y5_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~61_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~60_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~60_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~60_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hF838;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~64_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~61_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~63_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hFA0A;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N7
dffeas \inst14|a_data[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[3] .is_wysiwyg = "true";
defparam \inst14|a_data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000004E4521CE18FE78AC4D6C181A96124216C8EF7062090BBF030024F194A202740239F20C304D164828A0013D644420416180E800291052E1B7198242CA0A200A6148606801501004000118C42743608681EFBF99730C00E391F8A4804F0A4364871E0E51780100638D4C7028480408688B140C072EC0004523140605C90842200A002A803120483000022580202040011C8D0253908FE18044EFDA0403ACC5215ED8F541EF434A69AE06A0232F10234800A3C0182A15C2E4B9271076B011080D1E8AD86CFDC6553A867A532E4AC01441488D5B406870F8C123CA4AC1C61648;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h8A4A061170501B938008CD0B9244222064EA0C0542C8403624AA055305102A8D4500400965000068512950200000A10C82AC050100CA4A822B09610F4190C41BDD0B4CA8E7B3E92EC17375020E32F42462C6C8824199D1E688530B2994F010EC1E6163750060A7941513320F91001C22A858604B75E2862FE96E0FD2B64A8886E0092459C4D12D66458BA0C5D22480B164F4803281F1197E0400C8921C8788466910B804C39E08B348001231100D0354611420A10158B2208204620A0A0494280628820028450108408004000200824D1400012068C24B11E8E7047FACCD10F22971664532C9DF5743D168B5CB4BD4186C17FBCABC34436867491C82164EBF09;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h8F94BB6D7148089D71E42CA393A958D5447E5A66522E1256AFA7684FB00464067590A3F7D878CA46C640E16B57A0EEA4193E78CCBA40A7625B26D5E7032E6301DB80834106AA76341DF5A33D253CB29FCE4669F017C70492AAF0B43D503DBE64218006830823015A286C436272CCC05878C251C76385191B01F88FD894051048DA25353C03BB514B97F7360D13C391C5C72820158A890C140AC833BC47622CA048F7DD28040B5B98012013014AA24D8804B00080546B20C49722D6401C5D91401201201C03A8100004201480008000002891A020012850000400220D0104D03380000F1A8BC87188C3641FB61E3A2C444931337C6AF485D381E4A321EE89981F;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~65_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hCBC8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~66_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~65_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~65_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hEC2C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h1553305E493F24822A0ABD947793F1D232BDAFBE9031DB410554660CF13B2F2A0DFE0071BC94A138BCF0AB77579E6B21594450CE8AA3F2D64F94B624615E975E17A49AC44BDE8FF9D5528BBC05435EC029345D83EC97F5F50B7EC6A4411AB440F9D238BD3F0043840162B6D0935FA38B7C408AAC12D6B82B93256C02680545FD099242664C8E2AA6E2C9904F5013D11B45F0070040059C1C07864A937D6C00E088FF79120B1B1680603010088670707A6E3604B9A3C9E3AF91F949380D80931F61A58DF63127F4301A444110017A18B451265C011460C73C48C93054414AB70A0642001842801B1C80350566AD4908F30A10427A014322003A160000C228526E;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hC16882791CEE98B49B504958223F536D46E42B846F2206421D20A1B73CF9BC6FE1E44CD51F48D087993EE921A11CA86428166206051989D1B6838101D1C04399384F495A0841B8AF40F9B6966E54A1E19F09D8B2327B6A8343E920379BB1FA72EB93A5D714DED85CE08404F18077820A20AF5158C8C1A6D098F2701E554801711514B7B52DBFFC2626AC00707490C4302314465154508A06C11161040AA2000480ADB0E61281A8AC9207151A51A95E2A1A04144449C19E2E52E28F60C8EA2A971622188D54E2040000317B2F03C78E3360722F817B6FCC2F5FC08193313206539E4103241FA1A99703908C43EB1038A28E6247C10850200000084F39240C4104;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h10088009D981401C0092053C3DE6AAF13C760BB1D102625834A06DDFC6319369931089A31B7E85211D1A4CCAC19765B1BE06EAFE90ACBA5A81DA37610A23A8B3AECB012C008532A61763D3086C36A04D93ABA46F0361D944B0707433FC501014E7245204BEF4B0081106E21C214440868204E9A100B3114020099CA01E2180C21042CFCD736F3C0315B1998E546F3002B10BC5983B490716440720A18FE3835222CB4E1CCDF70630307999BC3988CDC064270F4CA8E124315137874713E420B764208A0E14A8EE8E8A7344B00F5AA13402A754D2A748208E3E2200C4AC7EFB98A11258D14AC952238C4B94110FB6C083193DA01488987C808891C042BD44C100;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h4700DA2CC015C260202100132051020201018806801015002841043208208084C0104101E22F14A77000136FDC89A44C0C041B73AD60510CA9D5842611F589A1606211E2EDD881837D9E120D0BB04E1ADD39AF6B42754BDDEF06A935E2E5689E5CCDDDE73376FCEDD117A7BD95403D16766859B66E96C9E80365EA1567E04B497F596B15246194F59DCE1B5257CE5826D69BC69496AD5CACB768071E39A9AE597A0CD06DC18A3BD719028BB70D541C1C262001504D7BFA803C862D1FB7262E47A0CC5B910CA455B64958995280CFAED8D742F05CE788A2C5CA68E19B1B3BBCA6096211317064EA81F4BF5F6FD64AD2D32C508305F3244642352D0F4B87E71A50;
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h8A1B02F577DA824C78011099845D6AF520695502180A19B488095E0F737DF3532CF03C8B48500A64A0C7486F4B921D0E500B4EC7EEB8EF05869A1795C57941C273A3ABC8513261387311701F222470241624558EE820810C828060C208C83F88180385CB4FEE1CE14509DE62B875F0CA33B1569421F48C18A9029E2ED5C6BF69CA606BAF8A88966FD08E6AE488B44852C368B0D4D632CE49ED9419C00C3E7305E6720F649671B3980F9A31C5871E81096FD1114CCA82C9901A80D3402816911D12E06A591A6A4CB6F9B1D3D061C9E66B60BA1A0110700C2836984F404140286933440700A3F07A890A0786818D88891372C4AB81A1B4353809434FE8C3360881;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h1A31EC0CE3F0807D6C3162A4A7D229FC813B3BB00178A2A160C110C89628A07154BC5C526FC0BBAC1050092009D64013A3B290567B5E2913BCB91476EB40BD391C84CE021B9B1A556CA048D4E059623DFDBEE458B419531B26D9562E915828BD0285140E1014330F05D8C6A0449C0810C086A2010240408212005083EA0A287F01AD0E75E9E3E49DC322A10200C010AC226D2CDB189A733F43657F13AC9A9BD9B267225E31203025246460CE37C064015C4A940D94442860971A48AC30E79E90FC1E12B27E53D070226040D32B59C7D51FF4C62607B17984108054506204212A225097C5810046304CB3CAD2876E1F12AB1DC16741839666B408458644808053;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hAA87DCB6E2474911CC10058EF809582EAA780193BF70D3430106F26A834B20C7BC0B8E9D048A5C451064324A0082504C151448162839A9000A0940024022010C203C01C28E97017EA820907041031248B687D4FFD126092C64D09CE92711AE285299141778E3C2896381C2695999233BF3B523E329A1D4A0663027059C580163030004E00C2C51589443250D464002922E145A09010005308134211E8562C0B16E44A6E3F6F300E5A64455234FD0FF36AF8A1AE7DF48BA7E3B2731F26F513BA6A061A1969B3835B01B101530C04D66AC82C01328025D3A22A1818782C25019F848806919513DC9C902DC317F8728E2208188954204A741B87A577843042A13D4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h3277DF0011286A16025A1B97060899E384626A82405A1E6292205889120B22D318843025A480500A325845050424010040805218080A240009851E10529700286002C012E0085E840050204E82CC010A09A64BF4BEB4DB46327F8274C613A45964A8B35FD98834BABB97A1600C9A4423157510DD7ACFBFCD26F2F14C9309ACAE8EA327F3EC4A8C93F7316F37A9779EEF6A9D7E2D402A306208055E8BDDF21C78153C6BEC7F63DC48407A5490ED896E7480C4520E5757CA9C40241F18D1C86176145733D080A2402117327D82C25F719922ADD4204D324584D2C72108055EE7BEE9E6C611FAE4200CC488E5C42A081B6DBD23681D602C87C160578165B0904107;
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hE4014238B074CA8A807532452012B32059341018A014C440080A9090B6480601B0C9E205E058C040403240C10302100481C48100220406102000000205A00280580720071026C085ABC820358AA2415A64E5C94BCD034D2EA003D2FAB43C1C882F964232C9643A16CCE2BA88B529C8D5E0BF79A8E3B9576888EAC381EDB4D2E147CF032FF91C30840032B4C61A65C824031617E2BCF6DF1971415E718BCD12812B58005BA3742AA80105AD3C02A2F1E3C91C3312A43C800E838F208288F0B1E0D5318E3E555F349012CEECE55A4D4A1F90D734D1001400ADE631C88536CF7314A08924C1C2FDB343C443AD0C942D1A89F017C23812B7268572F173E2BBF0A7A2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h2A090ADD32B6A9878ACB14358748BB8CFA483F5C78E0134865013C2814903E59E262747A48C9A39890202F421020A081212018B4644088600D38441418A186C82D54004D442C22B31221934066D20209C440A4818416120040101A3034188880CA08423927730C21581ADA1864141140104EAC604F27BE4D696FDF6AF9ED53295E717E67D40860B85864243634FD394B11F19272EC2F1A50A569E4E7CB57FEE4C0022DC1A08D8770CAC8176B38E299F2586D5291FD97818340D2283D29F149D8FC868F0737F684D4B8BF752273AF70D76C0F893B61C23E244E158B048B5C07D80A29275EF015893B92C15E08B73AD441060647E343F1C4670AB2C2B95038329C;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h3BFA48723CB8A125D2DBFA4BAD30C6485D8539AFB49A6050D4A871E81C7E4354A3414704E28F64C431047A4128224293F31D5CE69165E0C96C1E243980155044973E27A9D93E66DA640C05621FEA51A08B991854182A023164409E800141E15D220D6845299251E084257004D4258C112ED8216A124845B23CA851D13C44950022044EC045040817572248C564AD14C06D172B156327FC4F035329DCE4DCDB5BE491CE700CE19112CA0EE4AC5858B9951A19A434E6910E32D451E183400DD800F78CD61A4545A2B52C48B3802AD3E6CD1B18413192A9AF51318AA1857A71D412B00746198B4C979A314466340461B05B8DEDB88B74A39B3DA4C7A555CB2D68C4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030809003FBB63DB57C00EAC612D39284029D30AD5B4002279B645EB0A8C09A9210D884B2002002000040016A172490DB;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~67_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hE3E0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h208E21A6F8C022828162AFAE9293908629E0E1841031C146ABB99540993AC568E333A935FA28A9A220CFE3BCA9A285424B06655C7623C0548532D63C2336EBA912CF228B11424310B2349028B0010841328B626A04E522948223F64DA6244A32D191387A144154A2110A844A60460008324218080009110C80800316068241C200560A029A0A2A872C8552421818C81CBA42EBD10C8117B860B8BA848EC89D34DD855044F11D1A9E90920DE08ED5C063190FC5FFA47238C9CC839AF0B380132C87D12054017B2876C933AB44E5F4E6650E5E44770A4C0CA7DD4E9B8A2E5AF06CFBE873D14BD00ABA4724F107240B7F719D5F12187F6D7307DF2A830569A1D039;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h2A8A1E803BB7026AF9089F22961F1030BA26CACB39C206D22E80A90755295297E9C5B6707E94264CD3ECC32D467C50CEF8374326339010DB9E0298C1352C8040AA50E2624AD307203C502463A7D1708EE90A465404471B78D5C488E6BCCA7A8CEC27AA1EA508142CD598D28F8FCDA951001821016139E102049C06A326E1D5A620272223C00992002549B410119C76062CA4A5406C2021E193B91119986086116854CA00A80088000CBD85C0F3060A84C0610C8341C800446104223800E308536CF8538019E59AB4C82ACCCB04B9AA0F01B84279EE27054E8C1A46919F726C99F987DFB43610CD034AC462E0CA111BC578D6C3760C8286C4AA38736FBAC948A3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h895AA14B6862B6A1F5BD32B313297932A2D2509EF181336B2C1BF28F740D57CFBD48A06A7FE69826CA1A6BC408280CC4002AE8916A107ED0C4FF11323CA0AEAC10B9DE4662CDBC12883BC732180AC25B253CCBD36C5A89A02E0AB4AEA2BB23ACB7ACC069B358EB581328204581CD3152C63BB9F5170C6E4AE14BF2750F4222688A5B45891E797F2D46D0D2FBE43236E51E77F2092F1AB2871F22151412C2C021619B3834855BC8E4ADBEF23344DC2E7E70A5A17F5B8D13F32240945BC45E4B8816E82A111D890505B052D2011227000079CE2A20065D6FC80120CB030AC84015133ED93C80A094A78382D5885C9EC31E83CE2300821A24A7154B96EEABC5E1F3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h92540C101103168490D4111126AA2B42D09D110340A51A4111810040014464CC588452262240BC19142D33EA5890E963BEDD754A09A5E337E893D5D406129BC23CA308C6422FE892E50183290324A0E92505E6C992905044104D63871BC8658E208025FB921823318273961C39A301AC33B1914B2B1A26481014BBC1CC50B6362D405536010D0051083004284880C9410C00A080C05112160880A890C202C62802599041894400C42C6128230422062C169D30C670959CC4BD4A34CD1B69768821BC03D2234CE59B7D1A505516CFF4741A4566148541C96F1FB230CBBD93740C1394CCAA803860642352EA84603AA55A13B0610247A4A527C22A0180E8F0F605;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~68_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~67_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~67_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hBC8C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~69_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~66_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~68_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hAFA0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N5
dffeas \inst14|a_data[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[2] .is_wysiwyg = "true";
defparam \inst14|a_data[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y3_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000006A914F77F4F4D26E958387F9C761A0A51F73958D5A3128F5A7DC977B68319BE492C9E55FD249BB5766FEE99BA31D3D056E967B866EA3DD44AA3BFD33B776C52CC7E8B044CA4653B6CDD388F2A9CC5BE37D79F3F499C9EC9A4D117D8109187C16FCD2B02191D8476BDEDF6E1FE7CEA460651616DCC6C8A419C8D6EC240B303D5B25E5BA4C3BE3668A98B3B07E093BDB23D7C90976BD5D7C79822FE5CDA69D1BC2F27AE486F7ADD3617A2C5994DF0F97BB308FC984A25FA5B69DA31DE7CDDAF27D1BA21D273C1DBF688C2A6AD59344757F50117E12BEB26B485C0DFA6BCCF6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h07E9840EC267B9F9DDDB47784F91747F0A6F9B785D537CCB1678D6594B355BD1FA9510223B74AD0F0C8EBA02D7FA9E41A8D1AA824681CAF85E2FEC637582F783F13833559134E5213E24835FF63D2908BFD8726C6E1366797B80EF40D5DFEB9082D9B862B191CBC0B78D4FF26E80CAA3A62E07B3D4B9F90883D7BFBD33C141E14B561BB6FEBC43E62E7C60900D3AFE5BF0382935C918D4A5C37DFD3F2D7BDEFA17ADC5F2EF1BB7DAB5FD917EDF11400955529855A643447E9CB5DAA9E8F91E9BBC237D7D4A9ABB3011AA615AA9B460B15BA4295799E4FE26DF05B2C2E023EC84620AF7EC37FC884EDF48BBE6F56C217D1329ACC3A7D5C877FA6077D090F05EBE;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h68FC43710649B019554B75865FF6FE551EE19A3F95F879D8ABF0BBA23761D36BCB0DBEAA3C8C7BA9610E575F07DE90EEC44ADF41247A7F8A65FDDEA2084558FA157FEEB5BD552429C8675C090B17997BF19A5712315FF25B8F2728C8451A6AFB6D3A3F34DFCA59C8B73534413EE613BFB564AEBA9985400F6435F11F7A3A3998112373E897296D3E16479521498EC53DB61767799A4DB18DDCDBB45BDC859D5EB712F3D5BBF2C8DB8E37EDB7F2EF5A6B9647FD6BBE3CA901BAD43837B9F4B69F98A873A818FB5F3AB3D4DB73DE1CB54B852AAF55B65283677136A44177632D0C1407317A5E4692638CC249F33C0D166C8D4F85C1D5079D3459B44FABB1E784C9;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~70_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hE3E0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~71_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~70_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~70_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~70_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hF388;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y46_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h24FDECD96FDBD441900E18FDBCEC3E9F757EC878E73632E9C44DE66D28D933ACCE0B1E9EBE313C5EA21B6A641C6D5ED56C8BB927BE3925437140C2835F1A890272114AF2F31CBFF463008B33A9EB47A5BADF2012BA3883E92FBEAC02AC5000C06EC78B7543248B8CFEDD4D1897D077E9C58A0EF7BAF989EA1B76F6F1A88D7E4E2A9619399833281B714636F7AADC1629283542CEEBD55946BE530C3EED1031C2DBF60D4B00A3D09B69FC6BA9BFCC1D4ECED34CB37F7C177EB11747E716E7B079B252BE0ADEA975EECF78B06B5D2D321F22D2D2D8F3A25263D4BC422F201DB4C00D086D26BF375EA33B4E8C5851AF717F425C44E799FC092A75EDBDBC144FB452;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hF5490D6FD2C20C97E3A56CA761F6EB4F871C07B1BB2D69E351ECE9ACED2EAF4D3DF639685463733B86FEF803EA930C1DEFA50D5B4FCEEC66269EF45A8CCF271717FF7CC534EEB0D6C4A1BC391C071FD210B69F5B39E8360442646DF192A97792F913B2FEA2BBE73B69186DCCD9204BE633C293BAC9F07DD29A5AB4D811F8AACEFD184ED63930B114BDD5FF66004B057C9B0CD9CB17059AC3F685FBE76A8FB6EE298064D83C3CCAB4B72A6B5E8FA3B476FA6D594861CD54F6284891B1F2B38FC47DC0EF1FEFE6F3989D885F8E0A67D2BFBAA5D6FF9AD34907C1BD3F87E49E8AEECC19DF8983B730D84B791C0BED6DC6C773B1988DAA1E11834A5B181CBD070F85;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hE855FB6816E1F216538320A8ECED7B094B395FF23E5A2D34DB30381CC116D535FC33F7513FD7245CF351C1F9F76D58D0F6FA9F46F0669B867511532811ADE771D64E92725FC3F5C725A7963473FC0AA995F653469692C0979DA77A4A7EDBEE6F285525AAF99E238995715CD1CC97F244D987E6AE987119FA0E265486F0949DF411E7FD5FE3B264F3EBDB323482AD7C24D392787752025F5ADAB2E8E3C77D03921E8942CDFA96AA5FFCD911DA91F87CBAD0728273B52B29CFF1AF67099B29F4F30E0E36BC9034ECE5A95561BEEED63C6F6FE5FCF8B1C71043175BF7DEB9F5DD17E282DC82573DDFE7D17523A70F14CD41CD25BC32F97C9E42E2BCFF314F38B0BD;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h282F7B3F94BA7B53978FF4A400662C2D3521D5AB29F6A32F8CD4FBBA3FD02FF88FD5115DD4AD9C2505E38461A94735BB08BE698531DA7104DA7CAB07CB64226C5120F9107048A94D0CB9591BCBB3D4024E2B3B06ACFDFF5AEFA3963234689114CFD4DFC7547ECB4254C963FB24E0DDA04EE96FA9544CC93FE46288B7EE2F7B4B53F7ED36EBEA748A22DD09AA643E1F9CA950289BB2A52D058B243EBDDDB71791B8E3E975B4385C376B274D90FBAB3C5BAF1CAB7DD2209CECB58B6CE984583ECCA6EFBAFA8397487B5745BBEFE0EFBA7941D39F6311E2B6A6F5D52E05D8DDAF87D7B9B049E3CDCBCEF962D853AF52BEC36A9C7F67A89FA66CFD74BA7D24595900;
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h38D67CC22F87D09431588555BFE6FD315292C7EA6EBA1DF512E12928E5A25569FC4517CD8703525DF996182D53E9D7531B9CBE5C4DDD1AC4D5B64ED3B13A992E60D5D427C2B167A2ED219C911F7B22905A8C9652CDFCFAD9FE5885B5FB934FB3D2218369AFF504389E8447DDBD68167A2C5BD467898C089458D96DE8D42B50B7DE1EF4B0646AD95A93B2D324DABCFABDDF1668386327DC8C5BA6D347087B4776229EDB92D41B8FDDCDF39913E51D0FC43AAB7DA930B2CD5E34D11F2F5DDA078D6A0565CBFF344EC3FDF0215E9093B7C8E133886B5BC9ADB2746EB57F98CEAFCA5F38540258ADEF87C6A57EF1D5E602716436FEA28C56FD2F4A57103A64A64CDC;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h632A78E8061239CEB166AAB37BD313223FB2CD862DC7C4D4FFA7AF49FACFC5AB4C57AF1514477E0E605353E1A51A4681CA3EA2193AABD09ABBEFF226AA0E4FA5EFBE369621237FF93F57E4928F3F74674B5678D54D61D1D174D13A39A2020EBD753C964C11DF29E3266C98FE22A67A0ED7843D4CAF8BCDF7BD90A8DC1D1C3F86983323655B9CED94045CDBC9A7D2E33D724F31D2002C5F14D603E9E162E08C9684B9DA18D7EA6F24576C4BED5B6FD645B7C088751322CA11AEDB3E5B8E2537DD86DEBADFCC422F2E4A470B58E4BB9D3236901AE23B95CB6EEB735C853E767FB220F139E0718BA205D1F0689A5BEDA91C6AFBD60CE58E3EBB74680443C3E5FD56;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hAE062D7BE167D9410769D1B744C41109B7F8CBFC006CCD713ED68B15F1E290C655BEBAF8323D5999DFDE3DAC677B336C82E6BCAC331D1ABEFF60A36ABFF13FB7047771D0248ABEF7AC5B3292457FD67574A2AE296BC7E37CEC91A861C968D4FBC9B390F799407293E1F3BDAE621644AC60E7C604CD8362F6DCDB4580D350CC2A50ABE7161EB3C2E99FD1FBBD0933ACB717BC6D58BCD9C11971AE759F8251EB73AA29A80FF12C41FD4D589B13FF8B8E3BF8C2B23A015D540013A3DF524D67A534B9A78B660E74A740C2D9B83B671D5C1D84CFF402774161ABEC362B62497D1F665646BD4C664FEB92EECB7F8417DB6443F83DD77CB0246EF04DC09EFDBDF7970E;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042E805002D3B75DBEA600E68C7082973002F5F9E3C200A0021B6029F657E5DE49194C0349842018C6B1F74CA32210000D;
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'hC7EE24358A9927FB92EEAAC785B396CB91F3E2F9E5D2ABE559C875C1550301F9EAF3FA7FB22FB7CE9959B6B602DD90714CD7D1839396163F7FE23933B23EB4B4FC463048E1B480E00C1E5BEBA6BDB7536016D4361197EFD1D9D497F97195AE04D356ED0473CA5EA960DAF8F469A2F375D2D920432DC171CB537C819A2317698FD7779912D0F1AF938F2A500679ED9C400E424F08FE4A22D58F51E69F83C69BC2C587F8A1412CBC26F2349AB6DD2A5025999F25071F995FDB5242BE8CCC2D0F53F22AD3267815BDD962DB1453194E8BCDE5C2FF135ACAFDF57A6A8B265AA1FBA638A8B75E6241A11FB29FFC8A75FFC50418450A061F486FCCCC3F5695B990636F;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h9C8BB1139B6D6B3803E6B008007D862F505E26E69BA9EFA19EBCD617579BE65FB5AB78B8CDFBE13BFCEE6C9BE3CE1BBCB591DBACBE4BD500E4F3892C311A6B7D383FC42C6F75D62CE3B8C922A7DCECF804A4E18FECFDA8E18435030F4785D6645992EDC66F66EF0ED09BC78CB30505E17BD268B5BB897CFD9CE30753DF795D6E52006662B9B77CA0DC63586AF77B6F9BA9BB6160B17D9FADAE3BB80802FB67448BC549B5C078D20043A98F2DA03F9DB5B70CEAF03D2F922B6837E56E0D1490A5BF6DDCE70280259DD6B7BF7C01812AC7F9C92D490138D22FEE14711CDAB5C92B7D7FC0AE85F4B496EF88A316664D63EC5CC25650FF9A08B24E4D873733FB3B0B;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h9D6FD679C30DB6621D6FBB25DC619A12D54BE521DDC1ADCD99BE4D24DB612FC0EDB343B08EFEFF38921B8DB7E62334E210CA936C620FCCF1F8E477E3DF6DF2C9FFB3D2B95C7B1F3081C166BEFF2C33A3441F393D9465C7F7177EFF5B347AD6AC2DA52EFAD19FBC68FD778F1352EA57642C68EC90B4AB033FF1EFA85B3937FE04F4EBC2B53971ECA3049BDF8A26AA985E81062FD0176F3E583E60D0FB1B4465F2672B736CA4E43BC7FD07BD8C4BBCD12E4898289A62D7CBC0389C7BBD82DEC80B3A5DE3AD21B5EA9F30A7DA9F0D1AF1232933EC16CD0FC69D2BB3607C89804921346D35A26EB03047F53DD1D8A3C7F1568C725EED288FB83CD1FB6ABF8CEBA27B;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h87C261F9E996CC7BF4F9F168F057E70FE73DB4341684063EE77E917F92D5CDE2D79CC2E07907AB48A2CC3718A2A01FFD1C9F85CB1258BAD3318964EB24676E5B2F859BC5E96B0CB67DBD8B207905D56A34918FBC6EBD8E2B35B2FFC9A8B55CB817146F8EA5C00C5309EF98BB41C519C71380BF76F35DCCBC622457E1E70A02088EE554B9DEA417C52A441D5EFEF804CD37342B7F88C719B1DAF2ADB6363DF337D8DE0369493FC2347613BB4D0AEC588EB72C8426993932F7E58FF7C1F90628F58077CCA6CA29BC777982534F9C934C08F852057E1CC4B01B4393EB1532A204691DA3728A311FF0B177104239E579C137E5CC3FCC39AED2FF6BA37382C5E18F6A;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N16
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~72_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hF2C2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y2_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h6B50A77870D2F55494C4448B30AD7E2126CEC85CBB1668304C40EAC3DC7AC34F8289D89E756D690CB5DE5438BB361C90AB460AED610AC21E97E617EE2CB8938D914C0C46679799149891FF8AFB92861399BECE0EF55ADA589C824FDD3EB931488034919244F9FCC6458DBF7C67DB68B09CEF52370ED98682AC2A2289977C1C05877FEAF576B8637E9D7B77E8FC3A7BF592E87FCA7968C71D7FD1C435E2986C1BE8A3B38A09FC6ED99D3E6CCC95ECD903F1C3E977227E2099FF55744DC868381F8072AC684D98756704C75E8FAE85C1D82E26B36421989BC491CCEA3988A70F70C324B9FBD99921542CBAACAA00449FE8D12B2C925DAE4C3703B477A4C92606B3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hD85CC89E31695B008664C6DCF0D8F9AEB46981BE7A1B0254629A1E05F07ECF8A249BF94C17CDA9AB5B213FCE7A111AAFB359E15EB3CA56E4DEBC56FB2046EE5E3C954D480FDE374113AF8149102E650EE8CCEEBDCEDC5E0F0E8BFFAFE65D897CADFD4E84E76D37171975EB16FFD11F9A6CC52AC44232452F77E79FBD6A22CD8AA7CCCFB15311F31039501A1986EC15493C1BD8F80AA27D6E2DCFD8B5F52DB83D7E0645316D5230528DBFCE96AA52B6938AE97A9D44044D85A136F9D3905EE42081BEF9A9FD511DFF95234732F2EED8431E27C0A607E32A942D4F36260FCC9C20F1D46544B29F8AE798134EEE4364079ADBAD1C888B3D9F48C5C69AACD70FEE7B;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h95F960B24972AB431A9C67A51F45D440693FFC523EF508FC136FA3222FD1E650E83F381E109F7E02A3DBD3BB4F8925FE7D00FEC95C43FCB37AEF2AA671FACC7A6AD44F796E6CB254A908D27EB6DA6559454613C6A1D6645FF3128E479D657F1B56B0E576C962635327B31D0F9D86B11A7CDDB482D3C85EEF1E72A2F6C1068EEE3F42608826883DC9CBF56D848AD7C7E68519A8AF75A4C6E2C5B3B3364B646A0F50B09FF3E787EDEF4C024BDA9DBB224DBA8FD6939C448BE5A4E1599935336C3D694288D39E47B1F4EC57D2D23C6A4E58565C8F9BF28FFED27CB3BB17AE2AE53E5CEFE7E830F3B7897D7625DC2789FA0F6A2B10B8EE6B0F48E7FC07944F0B5E93;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hB5BD64DD5877B20752014A70BEC35679AA74335C3B7B52EAE53DA2C461901B65AF628944447805DA73BECB27F6980AB00B6519A28D1A2DA2193279B1F034171A16B51896BFB53FFF31A1CCC215ABB5CD5AF459AB3DBF428BED2A5EC32D7AF34DA9D0304AC61054112927ED3F4B775E302C25F4E15B9503B19A3256BAEDF0BDE7C502866EECFFB627B210D0A5C2A3066B435118F8023D9916CA2B1AC55CDEA3A560D3FFCA1E7FC606744DD567F664CBB75B7297AAE458537553B46EF86817C37A0BDB8832F47C4F1142F325F8F0C3B5CFC32F336D9CFA021D2D9DDCCBC023ED891613E0B6A1FD43B4F09A9A30EF9A9CC2AE82786085C5B61C06B713B4FC774C93;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~73_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|mux2|_~72_combout  & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~72_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|mux2|_~72_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hF838;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~74_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~71_combout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~73_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'hAFA0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N3
dffeas \inst14|a_data[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[1] .is_wysiwyg = "true";
defparam \inst14|a_data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h3873091F0895B67A5E966A1847CDB3E6F6F9886751FEF2CBC4DEE6D7CD0DABE6EA996ABF9FEC6BAA17E96D1AF81E28A864E3D5E3F022E33D9F4975264BE576DDBD6A8358A55FC85E5ACF625EF087DD436C05B83235370B856AE520FAC1E9CD012160C084D9439392E7987B24BB4E90CC39E39FBB30B5B0427EE8EDD23B1BB92CB9B4BCEB5835B7FE19ED80C28A4F751E181C712E8904EA474DF01C323000AE29E5F161F46619268255C9EE564B43519E38F1C5846B091EC96078E4FAA557B80348F0B4FEC711251547A17706BDB0E49F181EBA4FDFD133F038F01EFDA63DE5EF96E981563067E6EAFA3E428632B96C0F127C3F5F410E3DC8F7BFEEA56809B0F5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hB236F9176C4B633984DAF79301C7BE7B48D741A8C2BB78AF78E47A6544320D429A0F73AEEBFEC71F27EE91CCC3773DB7B921D7767611AF8B40A87C49D760991201DDA9489D99D0E7EFBDB87F384CCB98F0A947CBA386246AC236D7C75DBFE1DAC1498D8B2936BF3EF2D789BD8A7B6A74CBB866C15024C334034ABB7C59E28D57F3C846200F8DDC77078C8243C88FF5805E715E18737377229A7FC2CD49D582FA23F45D279A4AA4F33FDD34D0E8E2A8F5733468CD76F2D65DCA58DFF186C763BB912885FDDD6450EFC357CD9F7366700CA90F3652853B0BAD783474D6362F70BF7BACE570056C5C4539D17EC309EF65F515D579B1091D1E0DE61C38325C1D302B;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h1AB3E7660B21D9BD4BAC96A63313FDBE38A36C404DAD93EEB9945503AB6E3F0F3CC6B89BF278010B03436812CED7FCAD3DD4C61F9A4A99FCD153DABE7FEB82BC60F5BF1543CA86253A08B6E3CDACFEAE0C3561B2CF9259A26B0AD69FACAFB90A160F0DAC56CF9E3E2A99125549AD27462517199D04F4985BAF4FF16421CB67D9F41E993D20DA5CC9A945F7C791D98394B2CCB61372FC7CBB7725AFF9C3CC7E2AF79D9A0A1F437CA4866A14FA76093E4E417A066540BD0D8F8300A43D7FD3938E0F63119FE987445DB53C3EF4D9E01DAD3FB006DEA82E08849E2DD6622AA0D6A6B0BB660234D71474ED91C205B8868A35268BD44B4D505E16987957FAA04EB639;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008030076A873439CA00EF4348BDE86C027FFFA76A004FC659611B2CED98892003214CC8A464240981E893EA8B182324;
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h03DE8914CE9C7638FDFD85D47E9C90F38200CAE651264AFECEEB26027D64AD8839AF35BAB623F45A723584DDB5B1E48FAB7D21A099A4099420B4A1A7C7750EBFC7FA567F952D5E4D92BD96B2592F0AB49B5B1D51D4FA11EC2F2E7C8503EA4099858B37BCCD6690D23243FDC592A5D5525837C37E775C8E9D09515E8361693349132B494E576F93C297C4042AA5AC202157642AC43F85B3936F8833AB634A1F7C9F7A55DF5B36AA671049081F3EE83278C13320B2625CA51029E3FF723ED441C03E1FE6198FED0BE0959745E08581A515401EF7FD27565222CF87F6DDE65A6420C67770B09C7F355B857C3F31B07537CEE75A431D98858F008EF0C4D31B1CFEA2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h036CA76BEFB5BEE15CBD19CFF8DF5CCAF9D64098DC1239B9932A9DEAE689D2A9F96F0B3720DE2C2AE2137AA412EDAF684C3D666B229F17682C561ECE6D703010E356511BBC332E6C706DAB40C706E121C3F1F230DACF0BF8D30AEBDADC28890AE3EB832591A5EAFE5AA53EFD1D7273A9A69D99CF4466C33A4A5FE97B13CD8A82255761E8D4BCCFB4A28F06047D618BFB4CE4298E5E6002F030A1208E70ECBDFE5156942B55AD659EB3C65E45103616BEE2FA558F5BCEEF8DC35016BB9B0C4F5BC98CB168CDFD3E19A992BBB895BE757F5E426D96E99DF635324411736F8ECAE158BCE33D59A3E78E533DF6BB4CB115DC573766AB89A6E96D01216F429AC6C572;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hF8BCD317FEB1CE6DD88CED523D387401802DD9BC3E2AE0586755D853E114D77F2EE07214FF637013C524E308BFF30B412F6DB632BB609E9BC4A69468222022AA52425B907A32C8835386041197F37B1CC62FD5D6078EA4143D432806916E846E7A63A7C0B85123FA24BF9444F3FCD5DB76FE37AC4B753A707980D1E352FCE5D86B17AD1ECAAA130BEDFE45EC9903EDA079E9EB4FFB90FDE4C185A994F1F858CC883D96D395ADDFD875BD99817EE3892D1C09F783B20B0D41F77AEF295FF4A53DD20174B9A93236B8740B71082080C94E5B86C0579BA6CD8298591C55E5EBB68E19075E65C8574092CDE24E8BC92277FB506EC632F6D887F1135B67D467824A4C;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h8DCA3834A3D0C15A9C46E8C9A54C6846B9A344F9AF612F8FDDA534DDFD23A28FE8661C8AB6093495ED35CDE2C9F66327B1E07E27ADED402DDFFBAD34D10B958DF261AE7CD2B4F16B32F21CF0A8F2EE425342FF89F479D752C2444B004E6CD2634F2247E6FEAB6D880CC3926CACB1A5E2277FE54AA7D3F9121936CFE641D53062F38598E59C47B9FAA239A49FCF5FC2688F4762128DD6AF3164414D69016877CAD2B15283E0D052C50B36EE80187595F75855C732A06EF5E03A355EC0E75EBB4B8A0645BFD2BC1B17983CC720E911E15111640C6CDA872A207CBE9BA1FC06773C52FA0B05F2826E5D1C7E6C4BECF56DB98B89CB46BF561745C5B07956834AF89F;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N10
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~77_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hF2C2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h85201C2EB3A8FF2709BA82CF98B972DF484C21C19F624A3790607447F21E27FB14B8F5D46D8E80A605C0FABB3FC2CFD50A727C11DC77C7A080B24DAB780191608923F582C6360E7C62C82AE3D051385592FE32C871AE03CA88E22E5870C0F86F7B4016C1F109FEB3FFD0E8370A694107A1752680A002697DEBE981E87250C26E6746D528FA96A7250526344343889C016904E911862B62F5EDF0AB513D7E154432EF0D72590781391FDAD22BFA52003703CD4613DD323A8C81FE8ECA0857C4E47AE475101A24AF9BE236287573215743A4FFECF4D95F6F8DF7A314572FF7588F289D76604EC28787F778677D7AD6F097E580F724B712B18D0653CA3DEF20FD64;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hED5E88A1AB99B82BDFB692DDCB2C22BFF012E6A3536A3C22F5F7D5A8EE53CABF9FB5CBB96B62B48F6264DE9D25B6F1BD03E2B33D9B12A53CF7C0EBF40BEFBB34B77107BD91902F1B37932AE2C1690B41E1D56143242445204867E8A3641723E407EFCCCB7257445E320B58F80C2AD4621768B597FC6DBC7BCEAD10640AB5AE7EECB1B0F6A96040E5400E852F6E617ECAF2B539C3B80B990376EC57EF0863D35BE5FB4E38EC80C7D73777606261E88BE7CDDBA56FF43E63CA0B79243D238A78CD6EB9A757FEE5F36E6C4F9FF2EF19D1CDC7DC8A240D975354A154FECDC30866B194CCBFFBF8092044566D3BDBF99F88B6E2FDBC77F58B538F377FA9D2EF101017;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h7A5F1DC5A44B97A0C54E4433B63C469A25ECB05FE1AF7FCC2A06EA0E9DC560A49934072F7C3CC642C675BC6460E62BC77E698064EA9009DCE1327958F84973A959027DBBF49A7920B780FEFDA2E30FD26281B25CD5BECAF4CF8F74F91527AA7FEB69C51A4DBD04D8D8D5907346F57AE30F2389DC7E15A1A0D18DC7893B9C7741A4F5ECBBD554CDF4BE39C13B0932214FB961CB4BC8B524FFE80D03F82F76422804954FE773E53D0BCF8626CBCE4E1774DFD51CDB339C536CF7E0B878ECCC816FB7F6416DA9696DD6C7D9AF9FD7B364EFD489BFA85B6D80A829ECA7785ED5C32966542D1FEBC53A75D3AD6366B37C7564F5D0C7D669450C74DCCAA8FC327C70E4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h9BCDC36AE5AA96819FBEFE9B63BDAC8E779AE7AFE404FD973F8259991C0CE558D29776EB3DFCB37FA0AFB717ED28D218BEA6B8ED40C8B7903E0215BEC2497187C9091838A8A96C1A1740D99407E3B45B93985E52CA889811EC451C7739661BF3BA9ABD3A1B55B382FCE7580F38C67BB75798D04CB284148778FD655A6D4068BD864F08000F0467006A71828E2387972F89EFE426554FBDB3333C2BB6CA8A60195D8FB20874B5522D4BB44210CC9F28D95EE5AFBFAC05B07123AFCF0EEE4620DA70307D616B02AA4C31C91512C19A507F645652B6D5449D04DC07A790DBD84FF7FFD828AC458E8A64CF6C39F365A9FF8EA5C70CB21389DD2D7D5874126425AF4D;
// synopsys translate_on

// Location: M9K_X53_Y45_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h13BE5791EAE89FB41F9D7957F98FFF2DF2D7FB160AED4F1148DFDC21D57481AF52F7CC0CB7D9846D0D91A684B6DB09DE1CA08AC229C5F9EF4BA42243771A977C996B75EFDD7DAB7B0915F3BDE5D2784FC1BD48E3797D55407A882774472DF5AF55B2255639EA30FBB9269FF7482C9D4EAABDE188CDA677F5FC290D5A50728939DD69A7E6A54DECE6EB8EAC5BDF2FE5FAC1FC0D85170FEAAB44F36630CE07ADE4A64D1B139FA5D17BD33D67A67F75966A068F7EBAAACD62CA9B7498064E077F59908C2189AA56EE070DA4091930A2DA7BB123FF58857C7B034A64F4CF44E291250C69FFBA0092CC0EF63B828088960FC80EAA13F3147B40CDCE18595E472838AE;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h11D5C555F209DBCB8D1A74DA0D786DEBA04D20807E8A179BE6D3F589DC6163A8D0FA4117A9A690BC280BA1F86EDA2BBC8C4DD5D29F5BC3D4F7688971A0E8D9F68B804F8595A42C2BD36ED7FF720089359C2790AA661608BBDF29869C9C63A64B8EDB64D825EFEF86D57AD2160EB3558B8DBDEEEECB30C04187F5E37CEF4800CBAFD6D5AD3C3F66CBE2F73E61F678828515FDC9B528D676361C57058BA775FF42BE4C9268E303355BFC4C51E193F21A096DD2A1E5D2B1FF1D5AB66CC2164A80BFDC5AD8740BBD16BFB0E1E56E6F8ECF2F9E7A55D5018D46DD2918BFBBC0051148A30BA35DA8EF029D1CC47B769A70BE72232891A15109FA55D7CE56BA4EDD3C7D;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h772AAC5649666941B55581A8FDCEE851918AED64C02BF894086C22D96AC6829F5AFABE9E030FFFBD06E25466A011C0DFCF49A693D4A45E1EE2F4F74DE388153B6A0A9D3D5AB2612AFF9AA940A6691D4D3B7AEB76530D1216EEE263371B581C0CFA6653BCB3B29CF3A7728D6A81348448FD98C861DBC66DB421CB4D8DE5D74A39833184B828414B16FB49CC87DB19D89CCBAD7AD0F962317E3811FCBC3AFA1041CD7D0526742473CD4A1FF31C6390815EFFEC59734934AF1E7DA418A652D124AEF870C3F202C6F4F3D7AEF4C4A380AFFB95339DDE2B009F15BA49A6A53366A31ADA6E9D79421104916CE49ABEE12FDAAB5F5FD4790873417AA0E3E7325B6DF402;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hD6C83DC42B405AECF2671614793DDFDEDB77597F161FD6C17AB8C60CDF0F9D87787FAF3D69F6114BFCD2C3C56697B6974141EA2AA3D3C8584D328FBC6289443D27D02EF96E980E70427F67A1764887DEFBB45FECE16A76AB050A5F7FCA0E66238741CD23D14DF1980CCCE2A2CCC0EEDE42A12C4F54B996E863D3C44B078719BCA8EFE5FB3FC7CFB5F5B7F375CA4120C67EAF516ECCBA469A5CFFD5FAA45CB976413B97CE8273B389AC9B568A61FF33C16FD283932EFCA55053F847EC54C7957307B995010C5C191154C2FDDFE61C212240B102A75E19F4B37A848EFC8A9A863F9F7E9F57111E964EA77C023955BE6CA624A879993043FC8263BEC4E12B2865D2;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~78_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~77_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~77_combout  & (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hE6A2;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y3_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000001FBAFDA5280A3A6FE3D441422AECB71E005B3713B6F1E0CCCA8D0A654FDFC009C62FE6FAA8EE6BA138AA4A819BD7FAF49B853EDEE7FDB37F46EC092F98FDF0DF74DCE76A3BAAC9FB4464AA787EF3F87C769114FB6318E04EF763EE52A6B2CAC85DD5BAA78AF121A7050CF8B88AF190CCFA63CC0DC8B522EF157D021251C7623253384732C41AC557276DDEB5F691C441255986AFF6897D86945577B88FBB2361D7A86DCABEAF359C9B6E9ECEAA583DE6977C6B5342745B52C6F2D7AD397EF4E96F65B4CE83B96D952FE11BB2B493BAE8129808643B615FC6D7608198E14C;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h721D7AE4942E5561B94C03B5A139FDCEDF39A7B7A9E427F6DB7CFBF63FDE8478B8BCEEF5C78BCFDDA3585757282D60AA57A270FDE1B564E7B2D21ABB4BEE0A288503C9D51778B4BB8F30F46B89FD9AD3FE48B03A635A1E6BC4FAD38E903FDEC5C6AB23FDE6E05B76FD3EF6219213977271D0E8C195138A922C74C6FBC7503F775AFFD863B39F6339917629AED8D4FAE83FFFEF6860B52E01B2D21B5DE38AF978AEF3103D57BAD0844B04EEE12CEE8B82EBAF7D8AFCA99B8563DB15DD1703DB64C7DC42E39773CEEDBEDF9BADD44FD73EB6733EA8877AF5EEE559C0BE70111A037F1BB832AC01C8C466044849F5D1CBCDB66C275C0E8BBF36AA4FE29933CEC68A;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h9D0B91BD9823390E716C9AC89B83B32E490336A7A31B547E3D3A1FD13FD67A9B6A6BD30B45CCDC94EEBC730686916B396D454FBE52A78587B57D376DC900B33CADCCDD5C5A7CCB836F2F07E34DC8C10B41D90B4FF5F0DF1FED3B4F81DCDDB91BCDD4376032CA448394C9D8AC224F94951F788C406B40A4C9E7763FA7915623BC79D88B9BAC7C43F9B1C3F5329D37426D98DB288599F07B692B04FD9166B28D9BE22C622ACB47E56451CCF97D1DF0BFF0E8A9BCFF8DD1568B50320F5AD71255F2E71EC7E764B43085CC4F20A63E674EBD72DED2AA89ADF4D8CB5D79B38CCC6038ED64C50EBFA3681E33B89397AA87F6ACB6B89BEEF1E4EF405A6C19DE6030AFB5;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N18
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~75_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout ) # 
// ((\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hCBC8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y17_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~76_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~75_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ) # 
// ((!\inst14|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~75_combout  & (((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hBC8C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N22
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~79_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~76_combout ))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~78_combout ))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.datac(gnd),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'hCCAA;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N1
dffeas \inst14|a_data[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst14|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[0] .is_wysiwyg = "true";
defparam \inst14|a_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N0
fiftyfivenm_lcell_comb \inst16|LessThan0~1 (
// Equation(s):
// \inst16|LessThan0~1_cout  = CARRY((!\inst16|counter [0] & \inst14|a_data [0]))

	.dataa(\inst16|counter [0]),
	.datab(\inst14|a_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst16|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst16|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N2
fiftyfivenm_lcell_comb \inst16|LessThan0~3 (
// Equation(s):
// \inst16|LessThan0~3_cout  = CARRY((\inst16|counter [1] & ((!\inst16|LessThan0~1_cout ) # (!\inst14|a_data [1]))) # (!\inst16|counter [1] & (!\inst14|a_data [1] & !\inst16|LessThan0~1_cout )))

	.dataa(\inst16|counter [1]),
	.datab(\inst14|a_data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~1_cout ),
	.combout(),
	.cout(\inst16|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N4
fiftyfivenm_lcell_comb \inst16|LessThan0~5 (
// Equation(s):
// \inst16|LessThan0~5_cout  = CARRY((\inst16|counter [2] & (\inst14|a_data [2] & !\inst16|LessThan0~3_cout )) # (!\inst16|counter [2] & ((\inst14|a_data [2]) # (!\inst16|LessThan0~3_cout ))))

	.dataa(\inst16|counter [2]),
	.datab(\inst14|a_data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~3_cout ),
	.combout(),
	.cout(\inst16|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N6
fiftyfivenm_lcell_comb \inst16|LessThan0~7 (
// Equation(s):
// \inst16|LessThan0~7_cout  = CARRY((\inst14|a_data [3] & (\inst16|counter [3] & !\inst16|LessThan0~5_cout )) # (!\inst14|a_data [3] & ((\inst16|counter [3]) # (!\inst16|LessThan0~5_cout ))))

	.dataa(\inst14|a_data [3]),
	.datab(\inst16|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~5_cout ),
	.combout(),
	.cout(\inst16|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N8
fiftyfivenm_lcell_comb \inst16|LessThan0~9 (
// Equation(s):
// \inst16|LessThan0~9_cout  = CARRY((\inst16|counter [4] & (\inst14|a_data [4] & !\inst16|LessThan0~7_cout )) # (!\inst16|counter [4] & ((\inst14|a_data [4]) # (!\inst16|LessThan0~7_cout ))))

	.dataa(\inst16|counter [4]),
	.datab(\inst14|a_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~7_cout ),
	.combout(),
	.cout(\inst16|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~9 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N10
fiftyfivenm_lcell_comb \inst16|LessThan0~11 (
// Equation(s):
// \inst16|LessThan0~11_cout  = CARRY((\inst14|a_data [5] & (\inst16|counter [5] & !\inst16|LessThan0~9_cout )) # (!\inst14|a_data [5] & ((\inst16|counter [5]) # (!\inst16|LessThan0~9_cout ))))

	.dataa(\inst14|a_data [5]),
	.datab(\inst16|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~9_cout ),
	.combout(),
	.cout(\inst16|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N12
fiftyfivenm_lcell_comb \inst16|LessThan0~13 (
// Equation(s):
// \inst16|LessThan0~13_cout  = CARRY((\inst14|a_data [6] & ((!\inst16|LessThan0~11_cout ) # (!\inst16|counter [6]))) # (!\inst14|a_data [6] & (!\inst16|counter [6] & !\inst16|LessThan0~11_cout )))

	.dataa(\inst14|a_data [6]),
	.datab(\inst16|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~11_cout ),
	.combout(),
	.cout(\inst16|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N14
fiftyfivenm_lcell_comb \inst16|LessThan0~15 (
// Equation(s):
// \inst16|LessThan0~15_cout  = CARRY((\inst16|counter [7] & ((!\inst16|LessThan0~13_cout ) # (!\inst14|a_data [7]))) # (!\inst16|counter [7] & (!\inst14|a_data [7] & !\inst16|LessThan0~13_cout )))

	.dataa(\inst16|counter [7]),
	.datab(\inst14|a_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~13_cout ),
	.combout(),
	.cout(\inst16|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~15 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N16
fiftyfivenm_lcell_comb \inst16|LessThan0~17 (
// Equation(s):
// \inst16|LessThan0~17_cout  = CARRY((\inst14|a_data [8] & ((!\inst16|LessThan0~15_cout ) # (!\inst16|counter [8]))) # (!\inst14|a_data [8] & (!\inst16|counter [8] & !\inst16|LessThan0~15_cout )))

	.dataa(\inst14|a_data [8]),
	.datab(\inst16|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~15_cout ),
	.combout(),
	.cout(\inst16|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~17 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N18
fiftyfivenm_lcell_comb \inst16|LessThan0~19 (
// Equation(s):
// \inst16|LessThan0~19_cout  = CARRY((\inst14|a_data [9] & (\inst16|counter [9] & !\inst16|LessThan0~17_cout )) # (!\inst14|a_data [9] & ((\inst16|counter [9]) # (!\inst16|LessThan0~17_cout ))))

	.dataa(\inst14|a_data [9]),
	.datab(\inst16|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~17_cout ),
	.combout(),
	.cout(\inst16|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~19 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N20
fiftyfivenm_lcell_comb \inst16|LessThan0~21 (
// Equation(s):
// \inst16|LessThan0~21_cout  = CARRY((\inst14|a_data [10] & ((!\inst16|LessThan0~19_cout ) # (!\inst16|counter [10]))) # (!\inst14|a_data [10] & (!\inst16|counter [10] & !\inst16|LessThan0~19_cout )))

	.dataa(\inst14|a_data [10]),
	.datab(\inst16|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~19_cout ),
	.combout(),
	.cout(\inst16|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~21 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N22
fiftyfivenm_lcell_comb \inst16|LessThan0~23 (
// Equation(s):
// \inst16|LessThan0~23_cout  = CARRY((\inst14|a_data [11] & (\inst16|counter [11] & !\inst16|LessThan0~21_cout )) # (!\inst14|a_data [11] & ((\inst16|counter [11]) # (!\inst16|LessThan0~21_cout ))))

	.dataa(\inst14|a_data [11]),
	.datab(\inst16|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~21_cout ),
	.combout(),
	.cout(\inst16|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~23 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N24
fiftyfivenm_lcell_comb \inst16|LessThan0~25 (
// Equation(s):
// \inst16|LessThan0~25_cout  = CARRY((\inst16|counter [12] & (\inst14|a_data [12] & !\inst16|LessThan0~23_cout )) # (!\inst16|counter [12] & ((\inst14|a_data [12]) # (!\inst16|LessThan0~23_cout ))))

	.dataa(\inst16|counter [12]),
	.datab(\inst14|a_data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~23_cout ),
	.combout(),
	.cout(\inst16|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~25 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N26
fiftyfivenm_lcell_comb \inst16|LessThan0~27 (
// Equation(s):
// \inst16|LessThan0~27_cout  = CARRY((\inst14|a_data [13] & (\inst16|counter [13] & !\inst16|LessThan0~25_cout )) # (!\inst14|a_data [13] & ((\inst16|counter [13]) # (!\inst16|LessThan0~25_cout ))))

	.dataa(\inst14|a_data [13]),
	.datab(\inst16|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~25_cout ),
	.combout(),
	.cout(\inst16|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~27 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N28
fiftyfivenm_lcell_comb \inst16|LessThan0~28 (
// Equation(s):
// \inst16|LessThan0~28_combout  = (\inst16|counter [14] & (!\inst16|LessThan0~27_cout  & \inst14|a_data [14])) # (!\inst16|counter [14] & ((\inst14|a_data [14]) # (!\inst16|LessThan0~27_cout )))

	.dataa(gnd),
	.datab(\inst16|counter [14]),
	.datac(gnd),
	.datad(\inst14|a_data [14]),
	.cin(\inst16|LessThan0~27_cout ),
	.combout(\inst16|LessThan0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LessThan0~28 .lut_mask = 16'h3F03;
defparam \inst16|LessThan0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
fiftyfivenm_lcell_comb \inst16|rd_en~0 (
// Equation(s):
// \inst16|rd_en~0_combout  = (\inst1|altpll_component|auto_generated|wire_pll1_locked  & ((\inst1|altpll_component|auto_generated|pll_lock_sync~q  & ((!\inst16|LessThan0~28_combout ))) # (!\inst1|altpll_component|auto_generated|pll_lock_sync~q  & 
// (\inst16|rd_en~q )))) # (!\inst1|altpll_component|auto_generated|wire_pll1_locked  & (((\inst16|rd_en~q ))))

	.dataa(\inst1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\inst1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\inst16|rd_en~q ),
	.datad(\inst16|LessThan0~28_combout ),
	.cin(gnd),
	.combout(\inst16|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|rd_en~0 .lut_mask = 16'h70F8;
defparam \inst16|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N25
dffeas \inst16|rd_en (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|rd_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|rd_en .is_wysiwyg = "true";
defparam \inst16|rd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N15
dffeas \inst14|a_state (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst16|rd_en~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_state .is_wysiwyg = "true";
defparam \inst14|a_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
fiftyfivenm_lcell_comb \inst14|process_0~0 (
// Equation(s):
// \inst14|process_0~0_combout  = (\inst16|rd_en~q  & !\inst14|a_state~q )

	.dataa(gnd),
	.datab(\inst16|rd_en~q ),
	.datac(\inst14|a_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|process_0~0 .lut_mask = 16'h0C0C;
defparam \inst14|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N25
dffeas \inst14|a_data[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[14] .is_wysiwyg = "true";
defparam \inst14|a_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
fiftyfivenm_lcell_comb \inst16|Equal0~3 (
// Equation(s):
// \inst16|Equal0~3_combout  = (!\inst14|a_data [14] & (!\inst14|a_data [13] & (!\inst14|a_data [15] & !\inst14|a_data [12])))

	.dataa(\inst14|a_data [14]),
	.datab(\inst14|a_data [13]),
	.datac(\inst14|a_data [15]),
	.datad(\inst14|a_data [12]),
	.cin(gnd),
	.combout(\inst16|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~3 .lut_mask = 16'h0001;
defparam \inst16|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
fiftyfivenm_lcell_comb \inst16|Equal0~1 (
// Equation(s):
// \inst16|Equal0~1_combout  = (!\inst14|a_data [6] & (!\inst14|a_data [7] & (!\inst14|a_data [4] & !\inst14|a_data [5])))

	.dataa(\inst14|a_data [6]),
	.datab(\inst14|a_data [7]),
	.datac(\inst14|a_data [4]),
	.datad(\inst14|a_data [5]),
	.cin(gnd),
	.combout(\inst16|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~1 .lut_mask = 16'h0001;
defparam \inst16|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
fiftyfivenm_lcell_comb \inst16|Equal0~0 (
// Equation(s):
// \inst16|Equal0~0_combout  = (!\inst14|a_data [0] & (!\inst14|a_data [3] & (!\inst14|a_data [2] & !\inst14|a_data [1])))

	.dataa(\inst14|a_data [0]),
	.datab(\inst14|a_data [3]),
	.datac(\inst14|a_data [2]),
	.datad(\inst14|a_data [1]),
	.cin(gnd),
	.combout(\inst16|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~0 .lut_mask = 16'h0001;
defparam \inst16|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
fiftyfivenm_lcell_comb \inst16|Equal0~2 (
// Equation(s):
// \inst16|Equal0~2_combout  = (!\inst14|a_data [9] & (!\inst14|a_data [10] & (!\inst14|a_data [11] & !\inst14|a_data [8])))

	.dataa(\inst14|a_data [9]),
	.datab(\inst14|a_data [10]),
	.datac(\inst14|a_data [11]),
	.datad(\inst14|a_data [8]),
	.cin(gnd),
	.combout(\inst16|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~2 .lut_mask = 16'h0001;
defparam \inst16|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
fiftyfivenm_lcell_comb \inst16|Equal0~4 (
// Equation(s):
// \inst16|Equal0~4_combout  = (\inst16|Equal0~3_combout  & (\inst16|Equal0~1_combout  & (\inst16|Equal0~0_combout  & \inst16|Equal0~2_combout )))

	.dataa(\inst16|Equal0~3_combout ),
	.datab(\inst16|Equal0~1_combout ),
	.datac(\inst16|Equal0~0_combout ),
	.datad(\inst16|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst16|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~4 .lut_mask = 16'h8000;
defparam \inst16|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N1
dffeas \inst16|addr_int[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[0]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[0] .is_wysiwyg = "true";
defparam \inst16|addr_int[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N2
fiftyfivenm_lcell_comb \inst16|addr_int[1]~18 (
// Equation(s):
// \inst16|addr_int[1]~18_combout  = (\inst16|addr_int [1] & (!\inst16|addr_int[0]~17 )) # (!\inst16|addr_int [1] & ((\inst16|addr_int[0]~17 ) # (GND)))
// \inst16|addr_int[1]~19  = CARRY((!\inst16|addr_int[0]~17 ) # (!\inst16|addr_int [1]))

	.dataa(gnd),
	.datab(\inst16|addr_int [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[0]~17 ),
	.combout(\inst16|addr_int[1]~18_combout ),
	.cout(\inst16|addr_int[1]~19 ));
// synopsys translate_off
defparam \inst16|addr_int[1]~18 .lut_mask = 16'h3C3F;
defparam \inst16|addr_int[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N3
dffeas \inst16|addr_int[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[1] .is_wysiwyg = "true";
defparam \inst16|addr_int[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N4
fiftyfivenm_lcell_comb \inst16|addr_int[2]~20 (
// Equation(s):
// \inst16|addr_int[2]~20_combout  = (\inst16|addr_int [2] & (\inst16|addr_int[1]~19  $ (GND))) # (!\inst16|addr_int [2] & (!\inst16|addr_int[1]~19  & VCC))
// \inst16|addr_int[2]~21  = CARRY((\inst16|addr_int [2] & !\inst16|addr_int[1]~19 ))

	.dataa(gnd),
	.datab(\inst16|addr_int [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[1]~19 ),
	.combout(\inst16|addr_int[2]~20_combout ),
	.cout(\inst16|addr_int[2]~21 ));
// synopsys translate_off
defparam \inst16|addr_int[2]~20 .lut_mask = 16'hC30C;
defparam \inst16|addr_int[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N5
dffeas \inst16|addr_int[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[2] .is_wysiwyg = "true";
defparam \inst16|addr_int[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N6
fiftyfivenm_lcell_comb \inst16|addr_int[3]~22 (
// Equation(s):
// \inst16|addr_int[3]~22_combout  = (\inst16|addr_int [3] & (!\inst16|addr_int[2]~21 )) # (!\inst16|addr_int [3] & ((\inst16|addr_int[2]~21 ) # (GND)))
// \inst16|addr_int[3]~23  = CARRY((!\inst16|addr_int[2]~21 ) # (!\inst16|addr_int [3]))

	.dataa(\inst16|addr_int [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[2]~21 ),
	.combout(\inst16|addr_int[3]~22_combout ),
	.cout(\inst16|addr_int[3]~23 ));
// synopsys translate_off
defparam \inst16|addr_int[3]~22 .lut_mask = 16'h5A5F;
defparam \inst16|addr_int[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N7
dffeas \inst16|addr_int[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[3] .is_wysiwyg = "true";
defparam \inst16|addr_int[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N8
fiftyfivenm_lcell_comb \inst16|addr_int[4]~24 (
// Equation(s):
// \inst16|addr_int[4]~24_combout  = (\inst16|addr_int [4] & (\inst16|addr_int[3]~23  $ (GND))) # (!\inst16|addr_int [4] & (!\inst16|addr_int[3]~23  & VCC))
// \inst16|addr_int[4]~25  = CARRY((\inst16|addr_int [4] & !\inst16|addr_int[3]~23 ))

	.dataa(gnd),
	.datab(\inst16|addr_int [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[3]~23 ),
	.combout(\inst16|addr_int[4]~24_combout ),
	.cout(\inst16|addr_int[4]~25 ));
// synopsys translate_off
defparam \inst16|addr_int[4]~24 .lut_mask = 16'hC30C;
defparam \inst16|addr_int[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N9
dffeas \inst16|addr_int[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[4] .is_wysiwyg = "true";
defparam \inst16|addr_int[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N10
fiftyfivenm_lcell_comb \inst16|addr_int[5]~26 (
// Equation(s):
// \inst16|addr_int[5]~26_combout  = (\inst16|addr_int [5] & (!\inst16|addr_int[4]~25 )) # (!\inst16|addr_int [5] & ((\inst16|addr_int[4]~25 ) # (GND)))
// \inst16|addr_int[5]~27  = CARRY((!\inst16|addr_int[4]~25 ) # (!\inst16|addr_int [5]))

	.dataa(\inst16|addr_int [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[4]~25 ),
	.combout(\inst16|addr_int[5]~26_combout ),
	.cout(\inst16|addr_int[5]~27 ));
// synopsys translate_off
defparam \inst16|addr_int[5]~26 .lut_mask = 16'h5A5F;
defparam \inst16|addr_int[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N11
dffeas \inst16|addr_int[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[5] .is_wysiwyg = "true";
defparam \inst16|addr_int[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N12
fiftyfivenm_lcell_comb \inst16|addr_int[6]~28 (
// Equation(s):
// \inst16|addr_int[6]~28_combout  = (\inst16|addr_int [6] & (\inst16|addr_int[5]~27  $ (GND))) # (!\inst16|addr_int [6] & (!\inst16|addr_int[5]~27  & VCC))
// \inst16|addr_int[6]~29  = CARRY((\inst16|addr_int [6] & !\inst16|addr_int[5]~27 ))

	.dataa(\inst16|addr_int [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[5]~27 ),
	.combout(\inst16|addr_int[6]~28_combout ),
	.cout(\inst16|addr_int[6]~29 ));
// synopsys translate_off
defparam \inst16|addr_int[6]~28 .lut_mask = 16'hA50A;
defparam \inst16|addr_int[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N13
dffeas \inst16|addr_int[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[6]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[6] .is_wysiwyg = "true";
defparam \inst16|addr_int[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N14
fiftyfivenm_lcell_comb \inst16|addr_int[7]~30 (
// Equation(s):
// \inst16|addr_int[7]~30_combout  = (\inst16|addr_int [7] & (!\inst16|addr_int[6]~29 )) # (!\inst16|addr_int [7] & ((\inst16|addr_int[6]~29 ) # (GND)))
// \inst16|addr_int[7]~31  = CARRY((!\inst16|addr_int[6]~29 ) # (!\inst16|addr_int [7]))

	.dataa(gnd),
	.datab(\inst16|addr_int [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[6]~29 ),
	.combout(\inst16|addr_int[7]~30_combout ),
	.cout(\inst16|addr_int[7]~31 ));
// synopsys translate_off
defparam \inst16|addr_int[7]~30 .lut_mask = 16'h3C3F;
defparam \inst16|addr_int[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N15
dffeas \inst16|addr_int[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[7]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[7] .is_wysiwyg = "true";
defparam \inst16|addr_int[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N16
fiftyfivenm_lcell_comb \inst16|addr_int[8]~32 (
// Equation(s):
// \inst16|addr_int[8]~32_combout  = (\inst16|addr_int [8] & (\inst16|addr_int[7]~31  $ (GND))) # (!\inst16|addr_int [8] & (!\inst16|addr_int[7]~31  & VCC))
// \inst16|addr_int[8]~33  = CARRY((\inst16|addr_int [8] & !\inst16|addr_int[7]~31 ))

	.dataa(gnd),
	.datab(\inst16|addr_int [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[7]~31 ),
	.combout(\inst16|addr_int[8]~32_combout ),
	.cout(\inst16|addr_int[8]~33 ));
// synopsys translate_off
defparam \inst16|addr_int[8]~32 .lut_mask = 16'hC30C;
defparam \inst16|addr_int[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N17
dffeas \inst16|addr_int[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[8]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[8] .is_wysiwyg = "true";
defparam \inst16|addr_int[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N18
fiftyfivenm_lcell_comb \inst16|addr_int[9]~34 (
// Equation(s):
// \inst16|addr_int[9]~34_combout  = (\inst16|addr_int [9] & (!\inst16|addr_int[8]~33 )) # (!\inst16|addr_int [9] & ((\inst16|addr_int[8]~33 ) # (GND)))
// \inst16|addr_int[9]~35  = CARRY((!\inst16|addr_int[8]~33 ) # (!\inst16|addr_int [9]))

	.dataa(gnd),
	.datab(\inst16|addr_int [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[8]~33 ),
	.combout(\inst16|addr_int[9]~34_combout ),
	.cout(\inst16|addr_int[9]~35 ));
// synopsys translate_off
defparam \inst16|addr_int[9]~34 .lut_mask = 16'h3C3F;
defparam \inst16|addr_int[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N19
dffeas \inst16|addr_int[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[9]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[9] .is_wysiwyg = "true";
defparam \inst16|addr_int[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N20
fiftyfivenm_lcell_comb \inst16|addr_int[10]~36 (
// Equation(s):
// \inst16|addr_int[10]~36_combout  = (\inst16|addr_int [10] & (\inst16|addr_int[9]~35  $ (GND))) # (!\inst16|addr_int [10] & (!\inst16|addr_int[9]~35  & VCC))
// \inst16|addr_int[10]~37  = CARRY((\inst16|addr_int [10] & !\inst16|addr_int[9]~35 ))

	.dataa(gnd),
	.datab(\inst16|addr_int [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[9]~35 ),
	.combout(\inst16|addr_int[10]~36_combout ),
	.cout(\inst16|addr_int[10]~37 ));
// synopsys translate_off
defparam \inst16|addr_int[10]~36 .lut_mask = 16'hC30C;
defparam \inst16|addr_int[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N21
dffeas \inst16|addr_int[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[10]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[10] .is_wysiwyg = "true";
defparam \inst16|addr_int[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N22
fiftyfivenm_lcell_comb \inst16|addr_int[11]~38 (
// Equation(s):
// \inst16|addr_int[11]~38_combout  = (\inst16|addr_int [11] & ((GND) # (!\inst16|addr_int[10]~37 ))) # (!\inst16|addr_int [11] & (\inst16|addr_int[10]~37  $ (GND)))
// \inst16|addr_int[11]~39  = CARRY((\inst16|addr_int [11]) # (!\inst16|addr_int[10]~37 ))

	.dataa(\inst16|addr_int [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[10]~37 ),
	.combout(\inst16|addr_int[11]~38_combout ),
	.cout(\inst16|addr_int[11]~39 ));
// synopsys translate_off
defparam \inst16|addr_int[11]~38 .lut_mask = 16'h5AAF;
defparam \inst16|addr_int[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
fiftyfivenm_lcell_comb \inst16|addr_int[11]~feeder (
// Equation(s):
// \inst16|addr_int[11]~feeder_combout  = \inst16|addr_int[11]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|addr_int[11]~38_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int[11]~feeder .lut_mask = 16'hFF00;
defparam \inst16|addr_int[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N29
dffeas \inst16|addr_int[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[11]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[11] .is_wysiwyg = "true";
defparam \inst16|addr_int[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N24
fiftyfivenm_lcell_comb \inst16|addr_int[12]~40 (
// Equation(s):
// \inst16|addr_int[12]~40_combout  = (\inst16|addr_int [12] & (\inst16|addr_int[11]~39  $ (GND))) # (!\inst16|addr_int [12] & (!\inst16|addr_int[11]~39  & VCC))
// \inst16|addr_int[12]~41  = CARRY((\inst16|addr_int [12] & !\inst16|addr_int[11]~39 ))

	.dataa(gnd),
	.datab(\inst16|addr_int [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[11]~39 ),
	.combout(\inst16|addr_int[12]~40_combout ),
	.cout(\inst16|addr_int[12]~41 ));
// synopsys translate_off
defparam \inst16|addr_int[12]~40 .lut_mask = 16'hC30C;
defparam \inst16|addr_int[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y21_N25
dffeas \inst16|addr_int[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[12]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[12] .is_wysiwyg = "true";
defparam \inst16|addr_int[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N26
fiftyfivenm_lcell_comb \inst16|addr_int[13]~42 (
// Equation(s):
// \inst16|addr_int[13]~42_combout  = (\inst16|addr_int [13] & (!\inst16|addr_int[12]~41 )) # (!\inst16|addr_int [13] & ((\inst16|addr_int[12]~41 ) # (GND)))
// \inst16|addr_int[13]~43  = CARRY((!\inst16|addr_int[12]~41 ) # (!\inst16|addr_int [13]))

	.dataa(gnd),
	.datab(\inst16|addr_int [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[12]~41 ),
	.combout(\inst16|addr_int[13]~42_combout ),
	.cout(\inst16|addr_int[13]~43 ));
// synopsys translate_off
defparam \inst16|addr_int[13]~42 .lut_mask = 16'h3C3F;
defparam \inst16|addr_int[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N12
fiftyfivenm_lcell_comb \inst16|addr_int[13]~feeder (
// Equation(s):
// \inst16|addr_int[13]~feeder_combout  = \inst16|addr_int[13]~42_combout 

	.dataa(gnd),
	.datab(\inst16|addr_int[13]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|addr_int[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int[13]~feeder .lut_mask = 16'hCCCC;
defparam \inst16|addr_int[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N13
dffeas \inst16|addr_int[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[13]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[13] .is_wysiwyg = "true";
defparam \inst16|addr_int[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N28
fiftyfivenm_lcell_comb \inst16|addr_int[14]~44 (
// Equation(s):
// \inst16|addr_int[14]~44_combout  = (\inst16|addr_int [14] & (\inst16|addr_int[13]~43  $ (GND))) # (!\inst16|addr_int [14] & (!\inst16|addr_int[13]~43  & VCC))
// \inst16|addr_int[14]~45  = CARRY((\inst16|addr_int [14] & !\inst16|addr_int[13]~43 ))

	.dataa(\inst16|addr_int [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|addr_int[13]~43 ),
	.combout(\inst16|addr_int[14]~44_combout ),
	.cout(\inst16|addr_int[14]~45 ));
// synopsys translate_off
defparam \inst16|addr_int[14]~44 .lut_mask = 16'hA50A;
defparam \inst16|addr_int[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N14
fiftyfivenm_lcell_comb \inst16|addr_int[14]~feeder (
// Equation(s):
// \inst16|addr_int[14]~feeder_combout  = \inst16|addr_int[14]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|addr_int[14]~44_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int[14]~feeder .lut_mask = 16'hFF00;
defparam \inst16|addr_int[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N15
dffeas \inst16|addr_int[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[14]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[14] .is_wysiwyg = "true";
defparam \inst16|addr_int[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N30
fiftyfivenm_lcell_comb \inst16|addr_int[15]~46 (
// Equation(s):
// \inst16|addr_int[15]~46_combout  = \inst16|addr_int [15] $ (\inst16|addr_int[14]~45 )

	.dataa(\inst16|addr_int [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|addr_int[14]~45 ),
	.combout(\inst16|addr_int[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int[15]~46 .lut_mask = 16'h5A5A;
defparam \inst16|addr_int[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N4
fiftyfivenm_lcell_comb \inst16|addr_int[15]~feeder (
// Equation(s):
// \inst16|addr_int[15]~feeder_combout  = \inst16|addr_int[15]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|addr_int[15]~46_combout ),
	.cin(gnd),
	.combout(\inst16|addr_int[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|addr_int[15]~feeder .lut_mask = 16'hFF00;
defparam \inst16|addr_int[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N5
dffeas \inst16|addr_int[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst16|addr_int[15]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\inst1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|Equal0~4_combout ),
	.ena(!\inst16|LessThan0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|addr_int [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|addr_int[15] .is_wysiwyg = "true";
defparam \inst16|addr_int[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout  = (\inst16|addr_int [15] & (\inst16|addr_int [14] & \inst16|addr_int [13]))

	.dataa(gnd),
	.datab(\inst16|addr_int [15]),
	.datac(\inst16|addr_int [14]),
	.datad(\inst16|addr_int [13]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 16'hC000;
defparam \inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y37_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hB9A8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst14|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # (!\inst14|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst14|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hBBC0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000402801424015021000012410100000004800018603202108842EC05A84A13250080FD7F5203A90C02C7EDAB;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [0] & (\inst14|altsyncram_component|auto_generated|address_reg_a [1])) # (!\inst14|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\inst14|altsyncram_component|auto_generated|address_reg_a [1] & (\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (!\inst14|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst14|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst14|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hD9C8;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y42_N0
fiftyfivenm_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst14|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst16|addr_int [12],\inst16|addr_int[11]~_wirecell_combout ,\inst16|addr_int [10],\inst16|addr_int [9],\inst16|addr_int [8],\inst16|addr_int [7],\inst16|addr_int [6],\inst16|addr_int [5],\inst16|addr_int [4],\inst16|addr_int [3],\inst16|addr_int [2],\inst16|addr_int [1],\inst16|addr_int [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .init_file = "TestDone.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "MemPeripheral:inst14|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst14|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # 
// (!\inst14|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst14|altsyncram_component|auto_generated|mux2|_~2_combout  & (\inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout  & 
// (\inst14|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst14|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\inst14|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datac(\inst14|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst14|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hEC2C;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
fiftyfivenm_lcell_comb \inst14|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst14|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst14|altsyncram_component|auto_generated|address_reg_a [2] & (\inst14|altsyncram_component|auto_generated|mux2|_~1_combout )) # (!\inst14|altsyncram_component|auto_generated|address_reg_a 
// [2] & ((\inst14|altsyncram_component|auto_generated|mux2|_~3_combout )))

	.dataa(\inst14|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datab(gnd),
	.datac(\inst14|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\inst14|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst14|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hAAF0;
defparam \inst14|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N5
dffeas \inst14|a_data[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst14|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|a_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|a_data[15] .is_wysiwyg = "true";
defparam \inst14|a_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
fiftyfivenm_lcell_comb \inst5|count_10Hz[0]~19 (
// Equation(s):
// \inst5|count_10Hz[0]~19_combout  = \inst5|count_10Hz [0] $ (VCC)
// \inst5|count_10Hz[0]~20  = CARRY(\inst5|count_10Hz [0])

	.dataa(gnd),
	.datab(\inst5|count_10Hz [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|count_10Hz[0]~19_combout ),
	.cout(\inst5|count_10Hz[0]~20 ));
// synopsys translate_off
defparam \inst5|count_10Hz[0]~19 .lut_mask = 16'h33CC;
defparam \inst5|count_10Hz[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N15
dffeas \inst5|count_10Hz[0] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[0] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
fiftyfivenm_lcell_comb \inst5|count_10Hz[1]~21 (
// Equation(s):
// \inst5|count_10Hz[1]~21_combout  = (\inst5|count_10Hz [1] & (!\inst5|count_10Hz[0]~20 )) # (!\inst5|count_10Hz [1] & ((\inst5|count_10Hz[0]~20 ) # (GND)))
// \inst5|count_10Hz[1]~22  = CARRY((!\inst5|count_10Hz[0]~20 ) # (!\inst5|count_10Hz [1]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[0]~20 ),
	.combout(\inst5|count_10Hz[1]~21_combout ),
	.cout(\inst5|count_10Hz[1]~22 ));
// synopsys translate_off
defparam \inst5|count_10Hz[1]~21 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N17
dffeas \inst5|count_10Hz[1] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
fiftyfivenm_lcell_comb \inst5|count_10Hz[2]~23 (
// Equation(s):
// \inst5|count_10Hz[2]~23_combout  = (\inst5|count_10Hz [2] & (\inst5|count_10Hz[1]~22  $ (GND))) # (!\inst5|count_10Hz [2] & (!\inst5|count_10Hz[1]~22  & VCC))
// \inst5|count_10Hz[2]~24  = CARRY((\inst5|count_10Hz [2] & !\inst5|count_10Hz[1]~22 ))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[1]~22 ),
	.combout(\inst5|count_10Hz[2]~23_combout ),
	.cout(\inst5|count_10Hz[2]~24 ));
// synopsys translate_off
defparam \inst5|count_10Hz[2]~23 .lut_mask = 16'hC30C;
defparam \inst5|count_10Hz[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N19
dffeas \inst5|count_10Hz[2] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[2] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
fiftyfivenm_lcell_comb \inst5|count_10Hz[3]~25 (
// Equation(s):
// \inst5|count_10Hz[3]~25_combout  = (\inst5|count_10Hz [3] & (!\inst5|count_10Hz[2]~24 )) # (!\inst5|count_10Hz [3] & ((\inst5|count_10Hz[2]~24 ) # (GND)))
// \inst5|count_10Hz[3]~26  = CARRY((!\inst5|count_10Hz[2]~24 ) # (!\inst5|count_10Hz [3]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[2]~24 ),
	.combout(\inst5|count_10Hz[3]~25_combout ),
	.cout(\inst5|count_10Hz[3]~26 ));
// synopsys translate_off
defparam \inst5|count_10Hz[3]~25 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N21
dffeas \inst5|count_10Hz[3] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
fiftyfivenm_lcell_comb \inst5|count_10Hz[4]~27 (
// Equation(s):
// \inst5|count_10Hz[4]~27_combout  = (\inst5|count_10Hz [4] & (\inst5|count_10Hz[3]~26  $ (GND))) # (!\inst5|count_10Hz [4] & (!\inst5|count_10Hz[3]~26  & VCC))
// \inst5|count_10Hz[4]~28  = CARRY((\inst5|count_10Hz [4] & !\inst5|count_10Hz[3]~26 ))

	.dataa(\inst5|count_10Hz [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[3]~26 ),
	.combout(\inst5|count_10Hz[4]~27_combout ),
	.cout(\inst5|count_10Hz[4]~28 ));
// synopsys translate_off
defparam \inst5|count_10Hz[4]~27 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N23
dffeas \inst5|count_10Hz[4] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[4] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N24
fiftyfivenm_lcell_comb \inst5|count_10Hz[5]~29 (
// Equation(s):
// \inst5|count_10Hz[5]~29_combout  = (\inst5|count_10Hz [5] & (!\inst5|count_10Hz[4]~28 )) # (!\inst5|count_10Hz [5] & ((\inst5|count_10Hz[4]~28 ) # (GND)))
// \inst5|count_10Hz[5]~30  = CARRY((!\inst5|count_10Hz[4]~28 ) # (!\inst5|count_10Hz [5]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[4]~28 ),
	.combout(\inst5|count_10Hz[5]~29_combout ),
	.cout(\inst5|count_10Hz[5]~30 ));
// synopsys translate_off
defparam \inst5|count_10Hz[5]~29 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N25
dffeas \inst5|count_10Hz[5] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
fiftyfivenm_lcell_comb \inst5|count_10Hz[6]~31 (
// Equation(s):
// \inst5|count_10Hz[6]~31_combout  = (\inst5|count_10Hz [6] & (\inst5|count_10Hz[5]~30  $ (GND))) # (!\inst5|count_10Hz [6] & (!\inst5|count_10Hz[5]~30  & VCC))
// \inst5|count_10Hz[6]~32  = CARRY((\inst5|count_10Hz [6] & !\inst5|count_10Hz[5]~30 ))

	.dataa(\inst5|count_10Hz [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[5]~30 ),
	.combout(\inst5|count_10Hz[6]~31_combout ),
	.cout(\inst5|count_10Hz[6]~32 ));
// synopsys translate_off
defparam \inst5|count_10Hz[6]~31 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N27
dffeas \inst5|count_10Hz[6] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[6] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N28
fiftyfivenm_lcell_comb \inst5|count_10Hz[7]~33 (
// Equation(s):
// \inst5|count_10Hz[7]~33_combout  = (\inst5|count_10Hz [7] & (!\inst5|count_10Hz[6]~32 )) # (!\inst5|count_10Hz [7] & ((\inst5|count_10Hz[6]~32 ) # (GND)))
// \inst5|count_10Hz[7]~34  = CARRY((!\inst5|count_10Hz[6]~32 ) # (!\inst5|count_10Hz [7]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[6]~32 ),
	.combout(\inst5|count_10Hz[7]~33_combout ),
	.cout(\inst5|count_10Hz[7]~34 ));
// synopsys translate_off
defparam \inst5|count_10Hz[7]~33 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N29
dffeas \inst5|count_10Hz[7] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N30
fiftyfivenm_lcell_comb \inst5|count_10Hz[8]~35 (
// Equation(s):
// \inst5|count_10Hz[8]~35_combout  = (\inst5|count_10Hz [8] & (\inst5|count_10Hz[7]~34  $ (GND))) # (!\inst5|count_10Hz [8] & (!\inst5|count_10Hz[7]~34  & VCC))
// \inst5|count_10Hz[8]~36  = CARRY((\inst5|count_10Hz [8] & !\inst5|count_10Hz[7]~34 ))

	.dataa(\inst5|count_10Hz [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[7]~34 ),
	.combout(\inst5|count_10Hz[8]~35_combout ),
	.cout(\inst5|count_10Hz[8]~36 ));
// synopsys translate_off
defparam \inst5|count_10Hz[8]~35 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y37_N31
dffeas \inst5|count_10Hz[8] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[8] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
fiftyfivenm_lcell_comb \inst5|count_10Hz[9]~37 (
// Equation(s):
// \inst5|count_10Hz[9]~37_combout  = (\inst5|count_10Hz [9] & (!\inst5|count_10Hz[8]~36 )) # (!\inst5|count_10Hz [9] & ((\inst5|count_10Hz[8]~36 ) # (GND)))
// \inst5|count_10Hz[9]~38  = CARRY((!\inst5|count_10Hz[8]~36 ) # (!\inst5|count_10Hz [9]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[8]~36 ),
	.combout(\inst5|count_10Hz[9]~37_combout ),
	.cout(\inst5|count_10Hz[9]~38 ));
// synopsys translate_off
defparam \inst5|count_10Hz[9]~37 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N1
dffeas \inst5|count_10Hz[9] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[9] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
fiftyfivenm_lcell_comb \inst5|count_10Hz[10]~39 (
// Equation(s):
// \inst5|count_10Hz[10]~39_combout  = (\inst5|count_10Hz [10] & (\inst5|count_10Hz[9]~38  $ (GND))) # (!\inst5|count_10Hz [10] & (!\inst5|count_10Hz[9]~38  & VCC))
// \inst5|count_10Hz[10]~40  = CARRY((\inst5|count_10Hz [10] & !\inst5|count_10Hz[9]~38 ))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[9]~38 ),
	.combout(\inst5|count_10Hz[10]~39_combout ),
	.cout(\inst5|count_10Hz[10]~40 ));
// synopsys translate_off
defparam \inst5|count_10Hz[10]~39 .lut_mask = 16'hC30C;
defparam \inst5|count_10Hz[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N3
dffeas \inst5|count_10Hz[10] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[10] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
fiftyfivenm_lcell_comb \inst5|count_10Hz[11]~41 (
// Equation(s):
// \inst5|count_10Hz[11]~41_combout  = (\inst5|count_10Hz [11] & (!\inst5|count_10Hz[10]~40 )) # (!\inst5|count_10Hz [11] & ((\inst5|count_10Hz[10]~40 ) # (GND)))
// \inst5|count_10Hz[11]~42  = CARRY((!\inst5|count_10Hz[10]~40 ) # (!\inst5|count_10Hz [11]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[10]~40 ),
	.combout(\inst5|count_10Hz[11]~41_combout ),
	.cout(\inst5|count_10Hz[11]~42 ));
// synopsys translate_off
defparam \inst5|count_10Hz[11]~41 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N5
dffeas \inst5|count_10Hz[11] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
fiftyfivenm_lcell_comb \inst5|count_10Hz[12]~43 (
// Equation(s):
// \inst5|count_10Hz[12]~43_combout  = (\inst5|count_10Hz [12] & (\inst5|count_10Hz[11]~42  $ (GND))) # (!\inst5|count_10Hz [12] & (!\inst5|count_10Hz[11]~42  & VCC))
// \inst5|count_10Hz[12]~44  = CARRY((\inst5|count_10Hz [12] & !\inst5|count_10Hz[11]~42 ))

	.dataa(\inst5|count_10Hz [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[11]~42 ),
	.combout(\inst5|count_10Hz[12]~43_combout ),
	.cout(\inst5|count_10Hz[12]~44 ));
// synopsys translate_off
defparam \inst5|count_10Hz[12]~43 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N7
dffeas \inst5|count_10Hz[12] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[12] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
fiftyfivenm_lcell_comb \inst5|count_10Hz[13]~45 (
// Equation(s):
// \inst5|count_10Hz[13]~45_combout  = (\inst5|count_10Hz [13] & (!\inst5|count_10Hz[12]~44 )) # (!\inst5|count_10Hz [13] & ((\inst5|count_10Hz[12]~44 ) # (GND)))
// \inst5|count_10Hz[13]~46  = CARRY((!\inst5|count_10Hz[12]~44 ) # (!\inst5|count_10Hz [13]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[12]~44 ),
	.combout(\inst5|count_10Hz[13]~45_combout ),
	.cout(\inst5|count_10Hz[13]~46 ));
// synopsys translate_off
defparam \inst5|count_10Hz[13]~45 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N9
dffeas \inst5|count_10Hz[13] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[13] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
fiftyfivenm_lcell_comb \inst5|count_10Hz[14]~47 (
// Equation(s):
// \inst5|count_10Hz[14]~47_combout  = (\inst5|count_10Hz [14] & (\inst5|count_10Hz[13]~46  $ (GND))) # (!\inst5|count_10Hz [14] & (!\inst5|count_10Hz[13]~46  & VCC))
// \inst5|count_10Hz[14]~48  = CARRY((\inst5|count_10Hz [14] & !\inst5|count_10Hz[13]~46 ))

	.dataa(\inst5|count_10Hz [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[13]~46 ),
	.combout(\inst5|count_10Hz[14]~47_combout ),
	.cout(\inst5|count_10Hz[14]~48 ));
// synopsys translate_off
defparam \inst5|count_10Hz[14]~47 .lut_mask = 16'hA50A;
defparam \inst5|count_10Hz[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N11
dffeas \inst5|count_10Hz[14] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[14] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
fiftyfivenm_lcell_comb \inst5|count_10Hz[15]~49 (
// Equation(s):
// \inst5|count_10Hz[15]~49_combout  = (\inst5|count_10Hz [15] & (!\inst5|count_10Hz[14]~48 )) # (!\inst5|count_10Hz [15] & ((\inst5|count_10Hz[14]~48 ) # (GND)))
// \inst5|count_10Hz[15]~50  = CARRY((!\inst5|count_10Hz[14]~48 ) # (!\inst5|count_10Hz [15]))

	.dataa(\inst5|count_10Hz [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[14]~48 ),
	.combout(\inst5|count_10Hz[15]~49_combout ),
	.cout(\inst5|count_10Hz[15]~50 ));
// synopsys translate_off
defparam \inst5|count_10Hz[15]~49 .lut_mask = 16'h5A5F;
defparam \inst5|count_10Hz[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N13
dffeas \inst5|count_10Hz[15] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[15] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N14
fiftyfivenm_lcell_comb \inst5|count_10Hz[16]~51 (
// Equation(s):
// \inst5|count_10Hz[16]~51_combout  = (\inst5|count_10Hz [16] & (\inst5|count_10Hz[15]~50  $ (GND))) # (!\inst5|count_10Hz [16] & (!\inst5|count_10Hz[15]~50  & VCC))
// \inst5|count_10Hz[16]~52  = CARRY((\inst5|count_10Hz [16] & !\inst5|count_10Hz[15]~50 ))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[15]~50 ),
	.combout(\inst5|count_10Hz[16]~51_combout ),
	.cout(\inst5|count_10Hz[16]~52 ));
// synopsys translate_off
defparam \inst5|count_10Hz[16]~51 .lut_mask = 16'hC30C;
defparam \inst5|count_10Hz[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N15
dffeas \inst5|count_10Hz[16] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[16] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
fiftyfivenm_lcell_comb \inst5|LessThan4~1 (
// Equation(s):
// \inst5|LessThan4~1_combout  = (((!\inst5|count_10Hz [13] & !\inst5|count_10Hz [14])) # (!\inst5|count_10Hz [16])) # (!\inst5|count_10Hz [15])

	.dataa(\inst5|count_10Hz [15]),
	.datab(\inst5|count_10Hz [16]),
	.datac(\inst5|count_10Hz [13]),
	.datad(\inst5|count_10Hz [14]),
	.cin(gnd),
	.combout(\inst5|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~1 .lut_mask = 16'h777F;
defparam \inst5|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
fiftyfivenm_lcell_comb \inst5|LessThan4~2 (
// Equation(s):
// \inst5|LessThan4~2_combout  = (!\inst5|count_10Hz [12] & (!\inst5|count_10Hz [10] & (!\inst5|count_10Hz [11] & !\inst5|count_10Hz [9])))

	.dataa(\inst5|count_10Hz [12]),
	.datab(\inst5|count_10Hz [10]),
	.datac(\inst5|count_10Hz [11]),
	.datad(\inst5|count_10Hz [9]),
	.cin(gnd),
	.combout(\inst5|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~2 .lut_mask = 16'h0001;
defparam \inst5|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N30
fiftyfivenm_lcell_comb \inst5|LessThan4~3 (
// Equation(s):
// \inst5|LessThan4~3_combout  = (\inst5|LessThan4~1_combout ) # ((\inst5|LessThan4~2_combout  & (!\inst5|count_10Hz [8] & !\inst5|count_10Hz [14])))

	.dataa(\inst5|LessThan4~1_combout ),
	.datab(\inst5|LessThan4~2_combout ),
	.datac(\inst5|count_10Hz [8]),
	.datad(\inst5|count_10Hz [14]),
	.cin(gnd),
	.combout(\inst5|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~3 .lut_mask = 16'hAAAE;
defparam \inst5|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
fiftyfivenm_lcell_comb \inst5|LessThan4~5 (
// Equation(s):
// \inst5|LessThan4~5_combout  = (((!\inst5|count_10Hz [1]) # (!\inst5|count_10Hz [0])) # (!\inst5|count_10Hz [2])) # (!\inst5|count_10Hz [3])

	.dataa(\inst5|count_10Hz [3]),
	.datab(\inst5|count_10Hz [2]),
	.datac(\inst5|count_10Hz [0]),
	.datad(\inst5|count_10Hz [1]),
	.cin(gnd),
	.combout(\inst5|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~5 .lut_mask = 16'h7FFF;
defparam \inst5|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
fiftyfivenm_lcell_comb \inst5|LessThan4~6 (
// Equation(s):
// \inst5|LessThan4~6_combout  = (!\inst5|count_10Hz [14] & (\inst5|LessThan4~2_combout  & ((\inst5|LessThan4~5_combout ) # (!\inst5|count_10Hz [4]))))

	.dataa(\inst5|count_10Hz [14]),
	.datab(\inst5|LessThan4~2_combout ),
	.datac(\inst5|count_10Hz [4]),
	.datad(\inst5|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\inst5|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~6 .lut_mask = 16'h4404;
defparam \inst5|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
fiftyfivenm_lcell_comb \inst5|LessThan4~4 (
// Equation(s):
// \inst5|LessThan4~4_combout  = (!\inst5|count_10Hz [7] & (!\inst5|count_10Hz [6] & !\inst5|count_10Hz [5]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [7]),
	.datac(\inst5|count_10Hz [6]),
	.datad(\inst5|count_10Hz [5]),
	.cin(gnd),
	.combout(\inst5|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~4 .lut_mask = 16'h0003;
defparam \inst5|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N16
fiftyfivenm_lcell_comb \inst5|count_10Hz[17]~53 (
// Equation(s):
// \inst5|count_10Hz[17]~53_combout  = (\inst5|count_10Hz [17] & (!\inst5|count_10Hz[16]~52 )) # (!\inst5|count_10Hz [17] & ((\inst5|count_10Hz[16]~52 ) # (GND)))
// \inst5|count_10Hz[17]~54  = CARRY((!\inst5|count_10Hz[16]~52 ) # (!\inst5|count_10Hz [17]))

	.dataa(gnd),
	.datab(\inst5|count_10Hz [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|count_10Hz[16]~52 ),
	.combout(\inst5|count_10Hz[17]~53_combout ),
	.cout(\inst5|count_10Hz[17]~54 ));
// synopsys translate_off
defparam \inst5|count_10Hz[17]~53 .lut_mask = 16'h3C3F;
defparam \inst5|count_10Hz[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N17
dffeas \inst5|count_10Hz[17] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[17] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
fiftyfivenm_lcell_comb \inst5|count_10Hz[18]~55 (
// Equation(s):
// \inst5|count_10Hz[18]~55_combout  = \inst5|count_10Hz[17]~54  $ (!\inst5|count_10Hz [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|count_10Hz [18]),
	.cin(\inst5|count_10Hz[17]~54 ),
	.combout(\inst5|count_10Hz[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|count_10Hz[18]~55 .lut_mask = 16'hF00F;
defparam \inst5|count_10Hz[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y36_N19
dffeas \inst5|count_10Hz[18] (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|count_10Hz[18]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[18] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
fiftyfivenm_lcell_comb \inst5|LessThan4~0 (
// Equation(s):
// \inst5|LessThan4~0_combout  = (!\inst5|count_10Hz [17]) # (!\inst5|count_10Hz [18])

	.dataa(gnd),
	.datab(\inst5|count_10Hz [18]),
	.datac(gnd),
	.datad(\inst5|count_10Hz [17]),
	.cin(gnd),
	.combout(\inst5|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~0 .lut_mask = 16'h33FF;
defparam \inst5|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
fiftyfivenm_lcell_comb \inst5|LessThan4~7 (
// Equation(s):
// \inst5|LessThan4~7_combout  = (!\inst5|LessThan4~3_combout  & (!\inst5|LessThan4~0_combout  & ((!\inst5|LessThan4~4_combout ) # (!\inst5|LessThan4~6_combout ))))

	.dataa(\inst5|LessThan4~3_combout ),
	.datab(\inst5|LessThan4~6_combout ),
	.datac(\inst5|LessThan4~4_combout ),
	.datad(\inst5|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst5|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan4~7 .lut_mask = 16'h0015;
defparam \inst5|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N6
fiftyfivenm_lcell_comb \inst5|clock_10Hz_int~0 (
// Equation(s):
// \inst5|clock_10Hz_int~0_combout  = \inst5|LessThan4~7_combout  $ (\inst5|clock_10Hz_int~q )

	.dataa(gnd),
	.datab(\inst5|LessThan4~7_combout ),
	.datac(\inst5|clock_10Hz_int~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|clock_10Hz_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clock_10Hz_int~0 .lut_mask = 16'h3C3C;
defparam \inst5|clock_10Hz_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N7
dffeas \inst5|clock_10Hz_int (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|clock_10Hz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz_int .is_wysiwyg = "true";
defparam \inst5|clock_10Hz_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
fiftyfivenm_lcell_comb \inst5|clock_10Hz~feeder (
// Equation(s):
// \inst5|clock_10Hz~feeder_combout  = \inst5|clock_10Hz_int~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|clock_10Hz_int~q ),
	.cin(gnd),
	.combout(\inst5|clock_10Hz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|clock_10Hz~feeder .lut_mask = 16'hFF00;
defparam \inst5|clock_10Hz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N5
dffeas \inst5|clock_10Hz (
	.clk(\inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|clock_10Hz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz .is_wysiwyg = "true";
defparam \inst5|clock_10Hz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
fiftyfivenm_lcell_comb \inst11|D~0 (
// Equation(s):
// \inst11|D~0_combout  = !\inst11|D~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|D~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|D~0 .lut_mask = 16'h0F0F;
defparam \inst11|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N13
dffeas \inst11|D (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst11|D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|D .is_wysiwyg = "true";
defparam \inst11|D .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
fiftyfivenm_io_ibuf \GSENSOR_SDI~input (
	.i(GSENSOR_SDI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDI~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDI~input .bus_hold = "false";
defparam \GSENSOR_SDI~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N15
fiftyfivenm_io_ibuf \GSENSOR_SCLK~input (
	.i(GSENSOR_SCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SCLK~input_o ));
// synopsys translate_off
defparam \GSENSOR_SCLK~input .bus_hold = "false";
defparam \GSENSOR_SCLK~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
