
raspbian-preinstalled/gpg-agent:     file format elf32-littlearm


Disassembly of section .init:

00014644 <.init>:
   14644:	push	{r3, lr}
   14648:	bl	17188 <npth_sleep@plt+0x1a98>
   1464c:	pop	{r3, pc}

Disassembly of section .plt:

00014650 <pthread_mutex_unlock@plt-0x14>:
   14650:	push	{lr}		; (str lr, [sp, #-4]!)
   14654:	ldr	lr, [pc, #4]	; 14660 <pthread_mutex_unlock@plt-0x4>
   14658:	add	lr, pc, lr
   1465c:	ldr	pc, [lr, #8]!
   14660:	andeq	r8, r5, r8, lsl #8

00014664 <pthread_mutex_unlock@plt>:
   14664:	add	ip, pc, #0, 12
   14668:	add	ip, ip, #88, 20	; 0x58000
   1466c:	ldr	pc, [ip, #1032]!	; 0x408

00014670 <gcry_mpi_get_nbits@plt>:
   14670:	add	ip, pc, #0, 12
   14674:	add	ip, ip, #88, 20	; 0x58000
   14678:	ldr	pc, [ip, #1024]!	; 0x400

0001467c <gcry_xmalloc@plt>:
   1467c:	add	ip, pc, #0, 12
   14680:	add	ip, ip, #88, 20	; 0x58000
   14684:	ldr	pc, [ip, #1016]!	; 0x3f8

00014688 <calloc@plt>:
   14688:	add	ip, pc, #0, 12
   1468c:	add	ip, ip, #88, 20	; 0x58000
   14690:	ldr	pc, [ip, #1008]!	; 0x3f0

00014694 <strstr@plt>:
   14694:	add	ip, pc, #0, 12
   14698:	add	ip, ip, #88, 20	; 0x58000
   1469c:	ldr	pc, [ip, #1000]!	; 0x3e8

000146a0 <raise@plt>:
   146a0:	add	ip, pc, #0, 12
   146a4:	add	ip, ip, #88, 20	; 0x58000
   146a8:	ldr	pc, [ip, #992]!	; 0x3e0

000146ac <gpgrt_funlockfile@plt>:
   146ac:	add	ip, pc, #0, 12
   146b0:	add	ip, ip, #88, 20	; 0x58000
   146b4:	ldr	pc, [ip, #984]!	; 0x3d8

000146b8 <gcry_sexp_build_array@plt>:
   146b8:	add	ip, pc, #0, 12
   146bc:	add	ip, ip, #88, 20	; 0x58000
   146c0:	ldr	pc, [ip, #976]!	; 0x3d0

000146c4 <npth_mutex_lock@plt>:
   146c4:	add	ip, pc, #0, 12
   146c8:	add	ip, ip, #88, 20	; 0x58000
   146cc:	ldr	pc, [ip, #968]!	; 0x3c8

000146d0 <gcry_malloc@plt>:
   146d0:	add	ip, pc, #0, 12
   146d4:	add	ip, ip, #88, 20	; 0x58000
   146d8:	ldr	pc, [ip, #960]!	; 0x3c0

000146dc <gmtime_r@plt>:
   146dc:	add	ip, pc, #0, 12
   146e0:	add	ip, ip, #88, 20	; 0x58000
   146e4:	ldr	pc, [ip, #952]!	; 0x3b8

000146e8 <gpgrt_write@plt>:
   146e8:	add	ip, pc, #0, 12
   146ec:	add	ip, ip, #88, 20	; 0x58000
   146f0:	ldr	pc, [ip, #944]!	; 0x3b0

000146f4 <gpgrt_read_line@plt>:
   146f4:	add	ip, pc, #0, 12
   146f8:	add	ip, ip, #88, 20	; 0x58000
   146fc:	ldr	pc, [ip, #936]!	; 0x3a8

00014700 <gcry_pk_algo_info@plt>:
   14700:	add	ip, pc, #0, 12
   14704:	add	ip, ip, #88, 20	; 0x58000
   14708:	ldr	pc, [ip, #928]!	; 0x3a0

0001470c <gcry_mpi_cmp@plt>:
   1470c:	add	ip, pc, #0, 12
   14710:	add	ip, ip, #88, 20	; 0x58000
   14714:	ldr	pc, [ip, #920]!	; 0x398

00014718 <getpwnam@plt>:
   14718:	add	ip, pc, #0, 12
   1471c:	add	ip, ip, #88, 20	; 0x58000
   14720:	ldr	pc, [ip, #912]!	; 0x390

00014724 <fsync@plt>:
   14724:	add	ip, pc, #0, 12
   14728:	add	ip, ip, #88, 20	; 0x58000
   1472c:	ldr	pc, [ip, #904]!	; 0x388

00014730 <iconv_close@plt>:
   14730:	add	ip, pc, #0, 12
   14734:	add	ip, ip, #88, 20	; 0x58000
   14738:	ldr	pc, [ip, #896]!	; 0x380

0001473c <gcry_log_debugsxp@plt>:
   1473c:	add	ip, pc, #0, 12
   14740:	add	ip, ip, #88, 20	; 0x58000
   14744:	ldr	pc, [ip, #888]!	; 0x378

00014748 <iconv@plt>:
   14748:	add	ip, pc, #0, 12
   1474c:	add	ip, ip, #88, 20	; 0x58000
   14750:	ldr	pc, [ip, #880]!	; 0x370

00014754 <gcry_md_get_algo_dlen@plt>:
   14754:	add	ip, pc, #0, 12
   14758:	add	ip, ip, #88, 20	; 0x58000
   1475c:	ldr	pc, [ip, #872]!	; 0x368

00014760 <strcmp@plt>:
   14760:	add	ip, pc, #0, 12
   14764:	add	ip, ip, #88, 20	; 0x58000
   14768:	ldr	pc, [ip, #864]!	; 0x360

0001476c <npth_clock_gettime@plt>:
   1476c:	add	ip, pc, #0, 12
   14770:	add	ip, ip, #88, 20	; 0x58000
   14774:	ldr	pc, [ip, #856]!	; 0x358

00014778 <gpgrt_vfprintf_unlocked@plt>:
   14778:	add	ip, pc, #0, 12
   1477c:	add	ip, ip, #88, 20	; 0x58000
   14780:	ldr	pc, [ip, #848]!	; 0x350

00014784 <strtol@plt>:
   14784:	add	ip, pc, #0, 12
   14788:	add	ip, ip, #88, 20	; 0x58000
   1478c:	ldr	pc, [ip, #840]!	; 0x348

00014790 <npth_usleep@plt>:
   14790:	add	ip, pc, #0, 12
   14794:	add	ip, ip, #88, 20	; 0x58000
   14798:	ldr	pc, [ip, #832]!	; 0x340

0001479c <getpwuid@plt>:
   1479c:	add	ip, pc, #0, 12
   147a0:	add	ip, ip, #88, 20	; 0x58000
   147a4:	ldr	pc, [ip, #824]!	; 0x338

000147a8 <strcspn@plt>:
   147a8:	add	ip, pc, #0, 12
   147ac:	add	ip, ip, #88, 20	; 0x58000
   147b0:	ldr	pc, [ip, #816]!	; 0x330

000147b4 <npth_setname_np@plt>:
   147b4:	add	ip, pc, #0, 12
   147b8:	add	ip, ip, #88, 20	; 0x58000
   147bc:	ldr	pc, [ip, #808]!	; 0x328

000147c0 <gcry_sexp_cadr@plt>:
   147c0:	add	ip, pc, #0, 12
   147c4:	add	ip, ip, #88, 20	; 0x58000
   147c8:	ldr	pc, [ip, #800]!	; 0x320

000147cc <gcry_md_close@plt>:
   147cc:	add	ip, pc, #0, 12
   147d0:	add	ip, ip, #88, 20	; 0x58000
   147d4:	ldr	pc, [ip, #792]!	; 0x318

000147d8 <__assuan_sendmsg@plt>:
   147d8:	add	ip, pc, #0, 12
   147dc:	add	ip, ip, #88, 20	; 0x58000
   147e0:	ldr	pc, [ip, #784]!	; 0x310

000147e4 <pthread_attr_destroy@plt>:
   147e4:	add	ip, pc, #0, 12
   147e8:	add	ip, ip, #88, 20	; 0x58000
   147ec:	ldr	pc, [ip, #776]!	; 0x308

000147f0 <setrlimit64@plt>:
   147f0:	add	ip, pc, #0, 12
   147f4:	add	ip, ip, #88, 20	; 0x58000
   147f8:	ldr	pc, [ip, #768]!	; 0x300

000147fc <read@plt>:
   147fc:	add	ip, pc, #0, 12
   14800:	add	ip, ip, #88, 20	; 0x58000
   14804:	ldr	pc, [ip, #760]!	; 0x2f8

00014808 <gcry_calloc_secure@plt>:
   14808:	add	ip, pc, #0, 12
   1480c:	add	ip, ip, #88, 20	; 0x58000
   14810:	ldr	pc, [ip, #752]!	; 0x2f0

00014814 <mktime@plt>:
   14814:	add	ip, pc, #0, 12
   14818:	add	ip, ip, #88, 20	; 0x58000
   1481c:	ldr	pc, [ip, #744]!	; 0x2e8

00014820 <fflush@plt>:
   14820:	add	ip, pc, #0, 12
   14824:	add	ip, ip, #88, 20	; 0x58000
   14828:	ldr	pc, [ip, #736]!	; 0x2e0

0001482c <getuid@plt>:
   1482c:	add	ip, pc, #0, 12
   14830:	add	ip, ip, #88, 20	; 0x58000
   14834:	ldr	pc, [ip, #728]!	; 0x2d8

00014838 <__assuan_write@plt>:
   14838:	add	ip, pc, #0, 12
   1483c:	add	ip, ip, #88, 20	; 0x58000
   14840:	ldr	pc, [ip, #720]!	; 0x2d0

00014844 <sigprocmask@plt>:
   14844:	add	ip, pc, #0, 12
   14848:	add	ip, ip, #88, 20	; 0x58000
   1484c:	ldr	pc, [ip, #712]!	; 0x2c8

00014850 <memmove@plt>:
   14850:	add	ip, pc, #0, 12
   14854:	add	ip, ip, #88, 20	; 0x58000
   14858:	ldr	pc, [ip, #704]!	; 0x2c0

0001485c <gcry_random_bytes@plt>:
   1485c:	add	ip, pc, #0, 12
   14860:	add	ip, ip, #88, 20	; 0x58000
   14864:	ldr	pc, [ip, #696]!	; 0x2b8

00014868 <gcry_pk_decrypt@plt>:
   14868:	add	ip, pc, #0, 12
   1486c:	add	ip, ip, #88, 20	; 0x58000
   14870:	ldr	pc, [ip, #688]!	; 0x2b0

00014874 <gcry_md_read@plt>:
   14874:	add	ip, pc, #0, 12
   14878:	add	ip, ip, #88, 20	; 0x58000
   1487c:	ldr	pc, [ip, #680]!	; 0x2a8

00014880 <free@plt>:
   14880:	add	ip, pc, #0, 12
   14884:	add	ip, ip, #88, 20	; 0x58000
   14888:	ldr	pc, [ip, #672]!	; 0x2a0

0001488c <fgets@plt>:
   1488c:	add	ip, pc, #0, 12
   14890:	add	ip, ip, #88, 20	; 0x58000
   14894:	ldr	pc, [ip, #664]!	; 0x298

00014898 <_gpgrt_putc_overflow@plt>:
   14898:	add	ip, pc, #0, 12
   1489c:	add	ip, ip, #88, 20	; 0x58000
   148a0:	ldr	pc, [ip, #656]!	; 0x290

000148a4 <gcry_cipher_setkey@plt>:
   148a4:	add	ip, pc, #0, 12
   148a8:	add	ip, ip, #88, 20	; 0x58000
   148ac:	ldr	pc, [ip, #648]!	; 0x288

000148b0 <npth_sigev_sigmask@plt>:
   148b0:	add	ip, pc, #0, 12
   148b4:	add	ip, ip, #88, 20	; 0x58000
   148b8:	ldr	pc, [ip, #640]!	; 0x280

000148bc <ferror@plt>:
   148bc:	add	ip, pc, #0, 12
   148c0:	add	ip, ip, #88, 20	; 0x58000
   148c4:	ldr	pc, [ip, #632]!	; 0x278

000148c8 <assuan_set_log_cb@plt>:
   148c8:	add	ip, pc, #0, 12
   148cc:	add	ip, ip, #88, 20	; 0x58000
   148d0:	ldr	pc, [ip, #624]!	; 0x270

000148d4 <gcry_sexp_release@plt>:
   148d4:	add	ip, pc, #0, 12
   148d8:	add	ip, ip, #88, 20	; 0x58000
   148dc:	ldr	pc, [ip, #616]!	; 0x268

000148e0 <gcry_mpi_get_flag@plt>:
   148e0:	add	ip, pc, #0, 12
   148e4:	add	ip, ip, #88, 20	; 0x58000
   148e8:	ldr	pc, [ip, #608]!	; 0x260

000148ec <inet_pton@plt>:
   148ec:	add	ip, pc, #0, 12
   148f0:	add	ip, ip, #88, 20	; 0x58000
   148f4:	ldr	pc, [ip, #600]!	; 0x258

000148f8 <clock_gettime@plt>:
   148f8:	add	ip, pc, #0, 12
   148fc:	add	ip, ip, #88, 20	; 0x58000
   14900:	ldr	pc, [ip, #592]!	; 0x250

00014904 <_exit@plt>:
   14904:	add	ip, pc, #0, 12
   14908:	add	ip, ip, #88, 20	; 0x58000
   1490c:	ldr	pc, [ip, #584]!	; 0x248

00014910 <pthread_self@plt>:
   14910:	add	ip, pc, #0, 12
   14914:	add	ip, ip, #88, 20	; 0x58000
   14918:	ldr	pc, [ip, #576]!	; 0x240

0001491c <memcpy@plt>:
   1491c:	add	ip, pc, #0, 12
   14920:	add	ip, ip, #88, 20	; 0x58000
   14924:	ldr	pc, [ip, #568]!	; 0x238

00014928 <execvp@plt>:
   14928:	add	ip, pc, #0, 12
   1492c:	add	ip, ip, #88, 20	; 0x58000
   14930:	ldr	pc, [ip, #560]!	; 0x230

00014934 <gcry_sexp_sscan@plt>:
   14934:	add	ip, pc, #0, 12
   14938:	add	ip, ip, #88, 20	; 0x58000
   1493c:	ldr	pc, [ip, #552]!	; 0x228

00014940 <npth_join@plt>:
   14940:	add	ip, pc, #0, 12
   14944:	add	ip, ip, #88, 20	; 0x58000
   14948:	ldr	pc, [ip, #544]!	; 0x220

0001494c <gcry_set_progress_handler@plt>:
   1494c:	add	ip, pc, #0, 12
   14950:	add	ip, ip, #88, 20	; 0x58000
   14954:	ldr	pc, [ip, #536]!	; 0x218

00014958 <pthread_mutex_init@plt>:
   14958:	add	ip, pc, #0, 12
   1495c:	add	ip, ip, #88, 20	; 0x58000
   14960:	ldr	pc, [ip, #528]!	; 0x210

00014964 <gcry_md_open@plt>:
   14964:	add	ip, pc, #0, 12
   14968:	add	ip, ip, #88, 20	; 0x58000
   1496c:	ldr	pc, [ip, #520]!	; 0x208

00014970 <gpgrt_read@plt>:
   14970:	add	ip, pc, #0, 12
   14974:	add	ip, ip, #88, 20	; 0x58000
   14978:	ldr	pc, [ip, #512]!	; 0x200

0001497c <time@plt>:
   1497c:	add	ip, pc, #0, 12
   14980:	add	ip, ip, #88, 20	; 0x58000
   14984:	ldr	pc, [ip, #504]!	; 0x1f8

00014988 <assuan_write_status@plt>:
   14988:	add	ip, pc, #0, 12
   1498c:	add	ip, ip, #88, 20	; 0x58000
   14990:	ldr	pc, [ip, #496]!	; 0x1f0

00014994 <__assuan_usleep@plt>:
   14994:	add	ip, pc, #0, 12
   14998:	add	ip, ip, #88, 20	; 0x58000
   1499c:	ldr	pc, [ip, #488]!	; 0x1e8

000149a0 <pthread_mutex_trylock@plt>:
   149a0:	add	ip, pc, #0, 12
   149a4:	add	ip, ip, #88, 20	; 0x58000
   149a8:	ldr	pc, [ip, #480]!	; 0x1e0

000149ac <gcry_md_write@plt>:
   149ac:	add	ip, pc, #0, 12
   149b0:	add	ip, ip, #88, 20	; 0x58000
   149b4:	ldr	pc, [ip, #472]!	; 0x1d8

000149b8 <ftruncate64@plt>:
   149b8:	add	ip, pc, #0, 12
   149bc:	add	ip, ip, #88, 20	; 0x58000
   149c0:	ldr	pc, [ip, #464]!	; 0x1d0

000149c4 <gcry_cipher_encrypt@plt>:
   149c4:	add	ip, pc, #0, 12
   149c8:	add	ip, ip, #88, 20	; 0x58000
   149cc:	ldr	pc, [ip, #456]!	; 0x1c8

000149d0 <assuan_sock_bind@plt>:
   149d0:	add	ip, pc, #0, 12
   149d4:	add	ip, ip, #88, 20	; 0x58000
   149d8:	ldr	pc, [ip, #448]!	; 0x1c0

000149dc <gcry_free@plt>:
   149dc:	add	ip, pc, #0, 12
   149e0:	add	ip, ip, #88, 20	; 0x58000
   149e4:	ldr	pc, [ip, #440]!	; 0x1b8

000149e8 <memcmp@plt>:
   149e8:	add	ip, pc, #0, 12
   149ec:	add	ip, ip, #88, 20	; 0x58000
   149f0:	ldr	pc, [ip, #432]!	; 0x1b0

000149f4 <select@plt>:
   149f4:	add	ip, pc, #0, 12
   149f8:	add	ip, ip, #88, 20	; 0x58000
   149fc:	ldr	pc, [ip, #424]!	; 0x1a8

00014a00 <assuan_process@plt>:
   14a00:	add	ip, pc, #0, 12
   14a04:	add	ip, ip, #88, 20	; 0x58000
   14a08:	ldr	pc, [ip, #416]!	; 0x1a0

00014a0c <stpcpy@plt>:
   14a0c:	add	ip, pc, #0, 12
   14a10:	add	ip, ip, #88, 20	; 0x58000
   14a14:	ldr	pc, [ip, #408]!	; 0x198

00014a18 <gpgrt_fwrite@plt>:
   14a18:	add	ip, pc, #0, 12
   14a1c:	add	ip, ip, #88, 20	; 0x58000
   14a20:	ldr	pc, [ip, #400]!	; 0x190

00014a24 <uname@plt>:
   14a24:	add	ip, pc, #0, 12
   14a28:	add	ip, ip, #88, 20	; 0x58000
   14a2c:	ldr	pc, [ip, #392]!	; 0x188

00014a30 <assuan_register_reset_notify@plt>:
   14a30:	add	ip, pc, #0, 12
   14a34:	add	ip, ip, #88, 20	; 0x58000
   14a38:	ldr	pc, [ip, #384]!	; 0x180

00014a3c <dcgettext@plt>:
   14a3c:	add	ip, pc, #0, 12
   14a40:	add	ip, ip, #88, 20	; 0x58000
   14a44:	ldr	pc, [ip, #376]!	; 0x178

00014a48 <__strncpy_chk@plt>:
   14a48:	add	ip, pc, #0, 12
   14a4c:	add	ip, ip, #88, 20	; 0x58000
   14a50:	ldr	pc, [ip, #368]!	; 0x170

00014a54 <gcry_mpi_set_flag@plt>:
   14a54:	add	ip, pc, #0, 12
   14a58:	add	ip, ip, #88, 20	; 0x58000
   14a5c:	ldr	pc, [ip, #360]!	; 0x168

00014a60 <__stack_chk_fail@plt>:
   14a60:	add	ip, pc, #0, 12
   14a64:	add	ip, ip, #88, 20	; 0x58000
   14a68:	ldr	pc, [ip, #352]!	; 0x160

00014a6c <gcry_strerror@plt>:
   14a6c:	add	ip, pc, #0, 12
   14a70:	add	ip, ip, #88, 20	; 0x58000
   14a74:	ldr	pc, [ip, #344]!	; 0x158

00014a78 <gpgrt_set_alloc_func@plt>:
   14a78:	add	ip, pc, #0, 12
   14a7c:	add	ip, ip, #88, 20	; 0x58000
   14a80:	ldr	pc, [ip, #336]!	; 0x150

00014a84 <sysconf@plt>:
   14a84:	add	ip, pc, #0, 12
   14a88:	add	ip, ip, #88, 20	; 0x58000
   14a8c:	ldr	pc, [ip, #328]!	; 0x148

00014a90 <unlink@plt>:
   14a90:	add	ip, pc, #0, 12
   14a94:	add	ip, ip, #88, 20	; 0x58000
   14a98:	ldr	pc, [ip, #320]!	; 0x140

00014a9c <gpgrt_clearerr@plt>:
   14a9c:	add	ip, pc, #0, 12
   14aa0:	add	ip, ip, #88, 20	; 0x58000
   14aa4:	ldr	pc, [ip, #312]!	; 0x138

00014aa8 <assuan_write_line@plt>:
   14aa8:	add	ip, pc, #0, 12
   14aac:	add	ip, ip, #88, 20	; 0x58000
   14ab0:	ldr	pc, [ip, #304]!	; 0x130

00014ab4 <dup2@plt>:
   14ab4:	add	ip, pc, #0, 12
   14ab8:	add	ip, ip, #88, 20	; 0x58000
   14abc:	ldr	pc, [ip, #296]!	; 0x128

00014ac0 <gpgrt_ferror@plt>:
   14ac0:	add	ip, pc, #0, 12
   14ac4:	add	ip, ip, #88, 20	; 0x58000
   14ac8:	ldr	pc, [ip, #288]!	; 0x120

00014acc <getrlimit64@plt>:
   14acc:	add	ip, pc, #0, 12
   14ad0:	add	ip, ip, #88, 20	; 0x58000
   14ad4:	ldr	pc, [ip, #280]!	; 0x118

00014ad8 <realloc@plt>:
   14ad8:	add	ip, pc, #0, 12
   14adc:	add	ip, ip, #88, 20	; 0x58000
   14ae0:	ldr	pc, [ip, #272]!	; 0x110

00014ae4 <gpgrt_fflush@plt>:
   14ae4:	add	ip, pc, #0, 12
   14ae8:	add	ip, ip, #88, 20	; 0x58000
   14aec:	ldr	pc, [ip, #264]!	; 0x108

00014af0 <gpgrt_ftello@plt>:
   14af0:	add	ip, pc, #0, 12
   14af4:	add	ip, ip, #88, 20	; 0x58000
   14af8:	ldr	pc, [ip, #256]!	; 0x100

00014afc <dup@plt>:
   14afc:	add	ip, pc, #0, 12
   14b00:	add	ip, ip, #88, 20	; 0x58000
   14b04:	ldr	pc, [ip, #248]!	; 0xf8

00014b08 <__fdelt_chk@plt>:
   14b08:	add	ip, pc, #0, 12
   14b0c:	add	ip, ip, #88, 20	; 0x58000
   14b10:	ldr	pc, [ip, #240]!	; 0xf0

00014b14 <textdomain@plt>:
   14b14:	add	ip, pc, #0, 12
   14b18:	add	ip, ip, #88, 20	; 0x58000
   14b1c:	ldr	pc, [ip, #232]!	; 0xe8

00014b20 <gcry_sexp_nth_data@plt>:
   14b20:	add	ip, pc, #0, 12
   14b24:	add	ip, ip, #88, 20	; 0x58000
   14b28:	ldr	pc, [ip, #224]!	; 0xe0

00014b2c <tmpfile64@plt>:
   14b2c:	add	ip, pc, #0, 12
   14b30:	add	ip, ip, #88, 20	; 0x58000
   14b34:	ldr	pc, [ip, #216]!	; 0xd8

00014b38 <chdir@plt>:
   14b38:	add	ip, pc, #0, 12
   14b3c:	add	ip, ip, #88, 20	; 0x58000
   14b40:	ldr	pc, [ip, #208]!	; 0xd0

00014b44 <npth_sigev_add@plt>:
   14b44:	add	ip, pc, #0, 12
   14b48:	add	ip, ip, #88, 20	; 0x58000
   14b4c:	ldr	pc, [ip, #200]!	; 0xc8

00014b50 <geteuid@plt>:
   14b50:	add	ip, pc, #0, 12
   14b54:	add	ip, ip, #88, 20	; 0x58000
   14b58:	ldr	pc, [ip, #192]!	; 0xc0

00014b5c <assuan_begin_confidential@plt>:
   14b5c:	add	ip, pc, #0, 12
   14b60:	add	ip, ip, #88, 20	; 0x58000
   14b64:	ldr	pc, [ip, #184]!	; 0xb8

00014b68 <gpgrt_fclose_snatch@plt>:
   14b68:	add	ip, pc, #0, 12
   14b6c:	add	ip, ip, #88, 20	; 0x58000
   14b70:	ldr	pc, [ip, #176]!	; 0xb0

00014b74 <gpgrt_fputs_unlocked@plt>:
   14b74:	add	ip, pc, #0, 12
   14b78:	add	ip, ip, #88, 20	; 0x58000
   14b7c:	ldr	pc, [ip, #168]!	; 0xa8

00014b80 <__assuan_socket@plt>:
   14b80:	add	ip, pc, #0, 12
   14b84:	add	ip, ip, #88, 20	; 0x58000
   14b88:	ldr	pc, [ip, #160]!	; 0xa0

00014b8c <assuan_inquire@plt>:
   14b8c:	add	ip, pc, #0, 12
   14b90:	add	ip, ip, #88, 20	; 0x58000
   14b94:	ldr	pc, [ip, #152]!	; 0x98

00014b98 <npth_sigev_get_pending@plt>:
   14b98:	add	ip, pc, #0, 12
   14b9c:	add	ip, ip, #88, 20	; 0x58000
   14ba0:	ldr	pc, [ip, #144]!	; 0x90

00014ba4 <gpgrt_fread@plt>:
   14ba4:	add	ip, pc, #0, 12
   14ba8:	add	ip, ip, #88, 20	; 0x58000
   14bac:	ldr	pc, [ip, #136]!	; 0x88

00014bb0 <__fxstat64@plt>:
   14bb0:	add	ip, pc, #0, 12
   14bb4:	add	ip, ip, #88, 20	; 0x58000
   14bb8:	ldr	pc, [ip, #128]!	; 0x80

00014bbc <assuan_end_confidential@plt>:
   14bbc:	add	ip, pc, #0, 12
   14bc0:	add	ip, ip, #88, 20	; 0x58000
   14bc4:	ldr	pc, [ip, #120]!	; 0x78

00014bc8 <sigaction@plt>:
   14bc8:	add	ip, pc, #0, 12
   14bcc:	add	ip, ip, #88, 20	; 0x58000
   14bd0:	ldr	pc, [ip, #112]!	; 0x70

00014bd4 <__memcpy_chk@plt>:
   14bd4:	add	ip, pc, #0, 12
   14bd8:	add	ip, ip, #88, 20	; 0x58000
   14bdc:	ldr	pc, [ip, #104]!	; 0x68

00014be0 <gpgrt_set_syscall_clamp@plt>:
   14be0:	add	ip, pc, #0, 12
   14be4:	add	ip, ip, #88, 20	; 0x58000
   14be8:	ldr	pc, [ip, #96]!	; 0x60

00014bec <gpgrt_feof@plt>:
   14bec:	add	ip, pc, #0, 12
   14bf0:	add	ip, ip, #88, 20	; 0x58000
   14bf4:	ldr	pc, [ip, #88]!	; 0x58

00014bf8 <gpg_err_code_from_errno@plt>:
   14bf8:	add	ip, pc, #0, 12
   14bfc:	add	ip, ip, #88, 20	; 0x58000
   14c00:	ldr	pc, [ip, #80]!	; 0x50

00014c04 <fwrite@plt>:
   14c04:	add	ip, pc, #0, 12
   14c08:	add	ip, ip, #88, 20	; 0x58000
   14c0c:	ldr	pc, [ip, #72]!	; 0x48

00014c10 <getsockopt@plt>:
   14c10:	add	ip, pc, #0, 12
   14c14:	add	ip, ip, #88, 20	; 0x58000
   14c18:	ldr	pc, [ip, #64]!	; 0x40

00014c1c <__assuan_connect@plt>:
   14c1c:	add	ip, pc, #0, 12
   14c20:	add	ip, ip, #88, 20	; 0x58000
   14c24:	ldr	pc, [ip, #56]!	; 0x38

00014c28 <lseek64@plt>:
   14c28:	add	ip, pc, #0, 12
   14c2c:	add	ip, ip, #88, 20	; 0x58000
   14c30:	ldr	pc, [ip, #48]!	; 0x30

00014c34 <assuan_set_pointer@plt>:
   14c34:	add	ip, pc, #0, 12
   14c38:	add	ip, ip, #88, 20	; 0x58000
   14c3c:	ldr	pc, [ip, #40]!	; 0x28

00014c40 <gcry_check_version@plt>:
   14c40:	add	ip, pc, #0, 12
   14c44:	add	ip, ip, #88, 20	; 0x58000
   14c48:	ldr	pc, [ip, #32]!

00014c4c <assuan_set_okay_line@plt>:
   14c4c:	add	ip, pc, #0, 12
   14c50:	add	ip, ip, #88, 20	; 0x58000
   14c54:	ldr	pc, [ip, #24]!

00014c58 <waitpid@plt>:
   14c58:	add	ip, pc, #0, 12
   14c5c:	add	ip, ip, #88, 20	; 0x58000
   14c60:	ldr	pc, [ip, #16]!

00014c64 <__assuan_pipe@plt>:
   14c64:	add	ip, pc, #0, 12
   14c68:	add	ip, ip, #88, 20	; 0x58000
   14c6c:	ldr	pc, [ip, #8]!

00014c70 <gcry_sexp_sprint@plt>:
   14c70:	add	ip, pc, #0, 12
   14c74:	add	ip, ip, #88, 20	; 0x58000
   14c78:	ldr	pc, [ip, #0]!

00014c7c <gcry_pk_get_nbits@plt>:
   14c7c:	add	ip, pc, #0, 12
   14c80:	add	ip, ip, #356352	; 0x57000
   14c84:	ldr	pc, [ip, #4088]!	; 0xff8

00014c88 <strcpy@plt>:
   14c88:	add	ip, pc, #0, 12
   14c8c:	add	ip, ip, #356352	; 0x57000
   14c90:	ldr	pc, [ip, #4080]!	; 0xff0

00014c94 <assuan_register_post_cmd_notify@plt>:
   14c94:	add	ip, pc, #0, 12
   14c98:	add	ip, ip, #356352	; 0x57000
   14c9c:	ldr	pc, [ip, #4072]!	; 0xfe8

00014ca0 <gcry_sexp_find_token@plt>:
   14ca0:	add	ip, pc, #0, 12
   14ca4:	add	ip, ip, #356352	; 0x57000
   14ca8:	ldr	pc, [ip, #4064]!	; 0xfe0

00014cac <bind_textdomain_codeset@plt>:
   14cac:	add	ip, pc, #0, 12
   14cb0:	add	ip, ip, #356352	; 0x57000
   14cb4:	ldr	pc, [ip, #4056]!	; 0xfd8

00014cb8 <gpgrt_fputc@plt>:
   14cb8:	add	ip, pc, #0, 12
   14cbc:	add	ip, ip, #356352	; 0x57000
   14cc0:	ldr	pc, [ip, #4048]!	; 0xfd0

00014cc4 <gpgrt_flockfile@plt>:
   14cc4:	add	ip, pc, #0, 12
   14cc8:	add	ip, ip, #356352	; 0x57000
   14ccc:	ldr	pc, [ip, #4040]!	; 0xfc8

00014cd0 <gpgrt_fclose@plt>:
   14cd0:	add	ip, pc, #0, 12
   14cd4:	add	ip, ip, #356352	; 0x57000
   14cd8:	ldr	pc, [ip, #4032]!	; 0xfc0

00014cdc <gpgrt_setvbuf@plt>:
   14cdc:	add	ip, pc, #0, 12
   14ce0:	add	ip, ip, #356352	; 0x57000
   14ce4:	ldr	pc, [ip, #4024]!	; 0xfb8

00014ce8 <gpgrt_printf@plt>:
   14ce8:	add	ip, pc, #0, 12
   14cec:	add	ip, ip, #356352	; 0x57000
   14cf0:	ldr	pc, [ip, #4016]!	; 0xfb0

00014cf4 <assuan_get_flag@plt>:
   14cf4:	add	ip, pc, #0, 12
   14cf8:	add	ip, ip, #356352	; 0x57000
   14cfc:	ldr	pc, [ip, #4008]!	; 0xfa8

00014d00 <assuan_set_io_monitor@plt>:
   14d00:	add	ip, pc, #0, 12
   14d04:	add	ip, ip, #356352	; 0x57000
   14d08:	ldr	pc, [ip, #4000]!	; 0xfa0

00014d0c <opendir@plt>:
   14d0c:	add	ip, pc, #0, 12
   14d10:	add	ip, ip, #356352	; 0x57000
   14d14:	ldr	pc, [ip, #3992]!	; 0xf98

00014d18 <gcry_cipher_ctl@plt>:
   14d18:	add	ip, pc, #0, 12
   14d1c:	add	ip, ip, #356352	; 0x57000
   14d20:	ldr	pc, [ip, #3984]!	; 0xf90

00014d24 <assuan_transact@plt>:
   14d24:	add	ip, pc, #0, 12
   14d28:	add	ip, ip, #356352	; 0x57000
   14d2c:	ldr	pc, [ip, #3976]!	; 0xf88

00014d30 <open64@plt>:
   14d30:	add	ip, pc, #0, 12
   14d34:	add	ip, ip, #356352	; 0x57000
   14d38:	ldr	pc, [ip, #3968]!	; 0xf80

00014d3c <gcry_sexp_nth_buffer@plt>:
   14d3c:	add	ip, pc, #0, 12
   14d40:	add	ip, ip, #356352	; 0x57000
   14d44:	ldr	pc, [ip, #3960]!	; 0xf78

00014d48 <getenv@plt>:
   14d48:	add	ip, pc, #0, 12
   14d4c:	add	ip, ip, #356352	; 0x57000
   14d50:	ldr	pc, [ip, #3952]!	; 0xf70

00014d54 <gcry_malloc_secure@plt>:
   14d54:	add	ip, pc, #0, 12
   14d58:	add	ip, ip, #356352	; 0x57000
   14d5c:	ldr	pc, [ip, #3944]!	; 0xf68

00014d60 <gpgrt_fdopen@plt>:
   14d60:	add	ip, pc, #0, 12
   14d64:	add	ip, ip, #356352	; 0x57000
   14d68:	ldr	pc, [ip, #3936]!	; 0xf60

00014d6c <assuan_sock_get_nonce@plt>:
   14d6c:	add	ip, pc, #0, 12
   14d70:	add	ip, ip, #356352	; 0x57000
   14d74:	ldr	pc, [ip, #3928]!	; 0xf58

00014d78 <gcry_xrealloc@plt>:
   14d78:	add	ip, pc, #0, 12
   14d7c:	add	ip, ip, #356352	; 0x57000
   14d80:	ldr	pc, [ip, #3920]!	; 0xf50

00014d84 <assuan_pipe_connect@plt>:
   14d84:	add	ip, pc, #0, 12
   14d88:	add	ip, ip, #356352	; 0x57000
   14d8c:	ldr	pc, [ip, #3912]!	; 0xf48

00014d90 <malloc@plt>:
   14d90:	add	ip, pc, #0, 12
   14d94:	add	ip, ip, #356352	; 0x57000
   14d98:	ldr	pc, [ip, #3904]!	; 0xf40

00014d9c <gcry_pk_map_name@plt>:
   14d9c:	add	ip, pc, #0, 12
   14da0:	add	ip, ip, #356352	; 0x57000
   14da4:	ldr	pc, [ip, #3896]!	; 0xf38

00014da8 <__assuan_spawn@plt>:
   14da8:	add	ip, pc, #0, 12
   14dac:	add	ip, ip, #356352	; 0x57000
   14db0:	ldr	pc, [ip, #3888]!	; 0xf30

00014db4 <iconv_open@plt>:
   14db4:	add	ip, pc, #0, 12
   14db8:	add	ip, ip, #356352	; 0x57000
   14dbc:	ldr	pc, [ip, #3880]!	; 0xf28

00014dc0 <__libc_start_main@plt>:
   14dc0:	add	ip, pc, #0, 12
   14dc4:	add	ip, ip, #356352	; 0x57000
   14dc8:	ldr	pc, [ip, #3872]!	; 0xf20

00014dcc <strerror@plt>:
   14dcc:	add	ip, pc, #0, 12
   14dd0:	add	ip, ip, #356352	; 0x57000
   14dd4:	ldr	pc, [ip, #3864]!	; 0xf18

00014dd8 <strftime@plt>:
   14dd8:	add	ip, pc, #0, 12
   14ddc:	add	ip, ip, #356352	; 0x57000
   14de0:	ldr	pc, [ip, #3856]!	; 0xf10

00014de4 <gpgrt_fopenmem_init@plt>:
   14de4:	add	ip, pc, #0, 12
   14de8:	add	ip, ip, #356352	; 0x57000
   14dec:	ldr	pc, [ip, #3848]!	; 0xf08

00014df0 <gcry_cipher_open@plt>:
   14df0:	add	ip, pc, #0, 12
   14df4:	add	ip, ip, #356352	; 0x57000
   14df8:	ldr	pc, [ip, #3840]!	; 0xf00

00014dfc <gcry_sexp_nth_mpi@plt>:
   14dfc:	add	ip, pc, #0, 12
   14e00:	add	ip, ip, #356352	; 0x57000
   14e04:	ldr	pc, [ip, #3832]!	; 0xef8

00014e08 <npth_init@plt>:
   14e08:	add	ip, pc, #0, 12
   14e0c:	add	ip, ip, #356352	; 0x57000
   14e10:	ldr	pc, [ip, #3824]!	; 0xef0

00014e14 <localtime@plt>:
   14e14:	add	ip, pc, #0, 12
   14e18:	add	ip, ip, #356352	; 0x57000
   14e1c:	ldr	pc, [ip, #3816]!	; 0xee8

00014e20 <assuan_fdopen@plt>:
   14e20:	add	ip, pc, #0, 12
   14e24:	add	ip, ip, #356352	; 0x57000
   14e28:	ldr	pc, [ip, #3808]!	; 0xee0

00014e2c <__ctype_tolower_loc@plt>:
   14e2c:	add	ip, pc, #0, 12
   14e30:	add	ip, ip, #356352	; 0x57000
   14e34:	ldr	pc, [ip, #3800]!	; 0xed8

00014e38 <__ctype_toupper_loc@plt>:
   14e38:	add	ip, pc, #0, 12
   14e3c:	add	ip, ip, #356352	; 0x57000
   14e40:	ldr	pc, [ip, #3792]!	; 0xed0

00014e44 <gcry_pk_verify@plt>:
   14e44:	add	ip, pc, #0, 12
   14e48:	add	ip, ip, #356352	; 0x57000
   14e4c:	ldr	pc, [ip, #3784]!	; 0xec8

00014e50 <__gmon_start__@plt>:
   14e50:	add	ip, pc, #0, 12
   14e54:	add	ip, ip, #356352	; 0x57000
   14e58:	ldr	pc, [ip, #3776]!	; 0xec0

00014e5c <gcry_kdf_derive@plt>:
   14e5c:	add	ip, pc, #0, 12
   14e60:	add	ip, ip, #356352	; 0x57000
   14e64:	ldr	pc, [ip, #3768]!	; 0xeb8

00014e68 <npth_accept@plt>:
   14e68:	add	ip, pc, #0, 12
   14e6c:	add	ip, ip, #356352	; 0x57000
   14e70:	ldr	pc, [ip, #3760]!	; 0xeb0

00014e74 <gcry_sexp_extract_param@plt>:
   14e74:	add	ip, pc, #0, 12
   14e78:	add	ip, ip, #356352	; 0x57000
   14e7c:	ldr	pc, [ip, #3752]!	; 0xea8

00014e80 <rename@plt>:
   14e80:	add	ip, pc, #0, 12
   14e84:	add	ip, ip, #356352	; 0x57000
   14e88:	ldr	pc, [ip, #3744]!	; 0xea0

00014e8c <npth_unprotect@plt>:
   14e8c:	add	ip, pc, #0, 12
   14e90:	add	ip, ip, #356352	; 0x57000
   14e94:	ldr	pc, [ip, #3736]!	; 0xe98

00014e98 <kill@plt>:
   14e98:	add	ip, pc, #0, 12
   14e9c:	add	ip, ip, #356352	; 0x57000
   14ea0:	ldr	pc, [ip, #3728]!	; 0xe90

00014ea4 <__ctype_b_loc@plt>:
   14ea4:	add	ip, pc, #0, 12
   14ea8:	add	ip, ip, #356352	; 0x57000
   14eac:	ldr	pc, [ip, #3720]!	; 0xe88

00014eb0 <_gpgrt_get_std_stream@plt>:
   14eb0:	add	ip, pc, #0, 12
   14eb4:	add	ip, ip, #356352	; 0x57000
   14eb8:	ldr	pc, [ip, #3712]!	; 0xe80

00014ebc <getcwd@plt>:
   14ebc:	add	ip, pc, #0, 12
   14ec0:	add	ip, ip, #356352	; 0x57000
   14ec4:	ldr	pc, [ip, #3704]!	; 0xe78

00014ec8 <getpid@plt>:
   14ec8:	add	ip, pc, #0, 12
   14ecc:	add	ip, ip, #356352	; 0x57000
   14ed0:	ldr	pc, [ip, #3696]!	; 0xe70

00014ed4 <exit@plt>:
   14ed4:	add	ip, pc, #0, 12
   14ed8:	add	ip, ip, #356352	; 0x57000
   14edc:	ldr	pc, [ip, #3688]!	; 0xe68

00014ee0 <assuan_register_command@plt>:
   14ee0:	add	ip, pc, #0, 12
   14ee4:	add	ip, ip, #356352	; 0x57000
   14ee8:	ldr	pc, [ip, #3680]!	; 0xe60

00014eec <feof@plt>:
   14eec:	add	ip, pc, #0, 12
   14ef0:	add	ip, ip, #356352	; 0x57000
   14ef4:	ldr	pc, [ip, #3672]!	; 0xe58

00014ef8 <assuan_get_command_name@plt>:
   14ef8:	add	ip, pc, #0, 12
   14efc:	add	ip, ip, #356352	; 0x57000
   14f00:	ldr	pc, [ip, #3664]!	; 0xe50

00014f04 <gpg_strsource@plt>:
   14f04:	add	ip, pc, #0, 12
   14f08:	add	ip, ip, #356352	; 0x57000
   14f0c:	ldr	pc, [ip, #3656]!	; 0xe48

00014f10 <gcry_md_map_name@plt>:
   14f10:	add	ip, pc, #0, 12
   14f14:	add	ip, ip, #356352	; 0x57000
   14f18:	ldr	pc, [ip, #3648]!	; 0xe40

00014f1c <gpgrt_fprintf_unlocked@plt>:
   14f1c:	add	ip, pc, #0, 12
   14f20:	add	ip, ip, #356352	; 0x57000
   14f24:	ldr	pc, [ip, #3640]!	; 0xe38

00014f28 <npth_protect@plt>:
   14f28:	add	ip, pc, #0, 12
   14f2c:	add	ip, ip, #356352	; 0x57000
   14f30:	ldr	pc, [ip, #3632]!	; 0xe30

00014f34 <assuan_new@plt>:
   14f34:	add	ip, pc, #0, 12
   14f38:	add	ip, ip, #356352	; 0x57000
   14f3c:	ldr	pc, [ip, #3624]!	; 0xe28

00014f40 <strtoul@plt>:
   14f40:	add	ip, pc, #0, 12
   14f44:	add	ip, ip, #356352	; 0x57000
   14f48:	ldr	pc, [ip, #3616]!	; 0xe20

00014f4c <ttyname@plt>:
   14f4c:	add	ip, pc, #0, 12
   14f50:	add	ip, ip, #356352	; 0x57000
   14f54:	ldr	pc, [ip, #3608]!	; 0xe18

00014f58 <strlen@plt>:
   14f58:	add	ip, pc, #0, 12
   14f5c:	add	ip, ip, #356352	; 0x57000
   14f60:	ldr	pc, [ip, #3600]!	; 0xe10

00014f64 <inotify_init@plt>:
   14f64:	add	ip, pc, #0, 12
   14f68:	add	ip, ip, #356352	; 0x57000
   14f6c:	ldr	pc, [ip, #3592]!	; 0xe08

00014f70 <setsid@plt>:
   14f70:	add	ip, pc, #0, 12
   14f74:	add	ip, ip, #356352	; 0x57000
   14f78:	ldr	pc, [ip, #3584]!	; 0xe00

00014f7c <gcry_cipher_authenticate@plt>:
   14f7c:	add	ip, pc, #0, 12
   14f80:	add	ip, ip, #356352	; 0x57000
   14f84:	ldr	pc, [ip, #3576]!	; 0xdf8

00014f88 <gcry_cipher_checktag@plt>:
   14f88:	add	ip, pc, #0, 12
   14f8c:	add	ip, ip, #356352	; 0x57000
   14f90:	ldr	pc, [ip, #3568]!	; 0xdf0

00014f94 <gcry_cipher_get_algo_blklen@plt>:
   14f94:	add	ip, pc, #0, 12
   14f98:	add	ip, ip, #356352	; 0x57000
   14f9c:	ldr	pc, [ip, #3560]!	; 0xde8

00014fa0 <strchr@plt>:
   14fa0:	add	ip, pc, #0, 12
   14fa4:	add	ip, ip, #356352	; 0x57000
   14fa8:	ldr	pc, [ip, #3552]!	; 0xde0

00014fac <assuan_sock_close@plt>:
   14fac:	add	ip, pc, #0, 12
   14fb0:	add	ip, ip, #356352	; 0x57000
   14fb4:	ldr	pc, [ip, #3544]!	; 0xdd8

00014fb8 <setenv@plt>:
   14fb8:	add	ip, pc, #0, 12
   14fbc:	add	ip, ip, #356352	; 0x57000
   14fc0:	ldr	pc, [ip, #3536]!	; 0xdd0

00014fc4 <gpg_err_code_from_syserror@plt>:
   14fc4:	add	ip, pc, #0, 12
   14fc8:	add	ip, ip, #356352	; 0x57000
   14fcc:	ldr	pc, [ip, #3528]!	; 0xdc8

00014fd0 <gcry_get_config@plt>:
   14fd0:	add	ip, pc, #0, 12
   14fd4:	add	ip, ip, #356352	; 0x57000
   14fd8:	ldr	pc, [ip, #3520]!	; 0xdc0

00014fdc <gcry_md_algo_info@plt>:
   14fdc:	add	ip, pc, #0, 12
   14fe0:	add	ip, ip, #356352	; 0x57000
   14fe4:	ldr	pc, [ip, #3512]!	; 0xdb8

00014fe8 <assuan_init_pipe_server@plt>:
   14fe8:	add	ip, pc, #0, 12
   14fec:	add	ip, ip, #356352	; 0x57000
   14ff0:	ldr	pc, [ip, #3504]!	; 0xdb0

00014ff4 <gpgrt_fopenmem@plt>:
   14ff4:	add	ip, pc, #0, 12
   14ff8:	add	ip, ip, #356352	; 0x57000
   14ffc:	ldr	pc, [ip, #3496]!	; 0xda8

00015000 <gpgrt_fgets@plt>:
   15000:	add	ip, pc, #0, 12
   15004:	add	ip, ip, #356352	; 0x57000
   15008:	ldr	pc, [ip, #3488]!	; 0xda0

0001500c <execv@plt>:
   1500c:	add	ip, pc, #0, 12
   15010:	add	ip, ip, #356352	; 0x57000
   15014:	ldr	pc, [ip, #3480]!	; 0xd98

00015018 <__open64_2@plt>:
   15018:	add	ip, pc, #0, 12
   1501c:	add	ip, ip, #356352	; 0x57000
   15020:	ldr	pc, [ip, #3472]!	; 0xd90

00015024 <gcry_md_algo_name@plt>:
   15024:	add	ip, pc, #0, 12
   15028:	add	ip, ip, #356352	; 0x57000
   1502c:	ldr	pc, [ip, #3464]!	; 0xd88

00015030 <pthread_attr_init@plt>:
   15030:	add	ip, pc, #0, 12
   15034:	add	ip, ip, #356352	; 0x57000
   15038:	ldr	pc, [ip, #3456]!	; 0xd80

0001503c <__assuan_close@plt>:
   1503c:	add	ip, pc, #0, 12
   15040:	add	ip, ip, #356352	; 0x57000
   15044:	ldr	pc, [ip, #3448]!	; 0xd78

00015048 <sigfillset@plt>:
   15048:	add	ip, pc, #0, 12
   1504c:	add	ip, ip, #356352	; 0x57000
   15050:	ldr	pc, [ip, #3440]!	; 0xd70

00015054 <assuan_sock_new@plt>:
   15054:	add	ip, pc, #0, 12
   15058:	add	ip, ip, #356352	; 0x57000
   1505c:	ldr	pc, [ip, #3432]!	; 0xd68

00015060 <assuan_send_data@plt>:
   15060:	add	ip, pc, #0, 12
   15064:	add	ip, ip, #356352	; 0x57000
   15068:	ldr	pc, [ip, #3424]!	; 0xd60

0001506c <inotify_add_watch@plt>:
   1506c:	add	ip, pc, #0, 12
   15070:	add	ip, ip, #356352	; 0x57000
   15074:	ldr	pc, [ip, #3416]!	; 0xd58

00015078 <gcry_cipher_map_name@plt>:
   15078:	add	ip, pc, #0, 12
   1507c:	add	ip, ip, #356352	; 0x57000
   15080:	ldr	pc, [ip, #3408]!	; 0xd50

00015084 <__errno_location@plt>:
   15084:	add	ip, pc, #0, 12
   15088:	add	ip, ip, #356352	; 0x57000
   1508c:	ldr	pc, [ip, #3400]!	; 0xd48

00015090 <__strcat_chk@plt>:
   15090:	add	ip, pc, #0, 12
   15094:	add	ip, ip, #356352	; 0x57000
   15098:	ldr	pc, [ip, #3392]!	; 0xd40

0001509c <strncasecmp@plt>:
   1509c:	add	ip, pc, #0, 12
   150a0:	add	ip, ip, #356352	; 0x57000
   150a4:	ldr	pc, [ip, #3384]!	; 0xd38

000150a8 <__sprintf_chk@plt>:
   150a8:	add	ip, pc, #0, 12
   150ac:	add	ip, ip, #356352	; 0x57000
   150b0:	ldr	pc, [ip, #3376]!	; 0xd30

000150b4 <npth_pselect@plt>:
   150b4:	add	ip, pc, #0, 12
   150b8:	add	ip, ip, #356352	; 0x57000
   150bc:	ldr	pc, [ip, #3368]!	; 0xd28

000150c0 <__cxa_atexit@plt>:
   150c0:	add	ip, pc, #0, 12
   150c4:	add	ip, ip, #356352	; 0x57000
   150c8:	ldr	pc, [ip, #3360]!	; 0xd20

000150cc <mkdir@plt>:
   150cc:	add	ip, pc, #0, 12
   150d0:	add	ip, ip, #356352	; 0x57000
   150d4:	ldr	pc, [ip, #3352]!	; 0xd18

000150d8 <gcry_cipher_setiv@plt>:
   150d8:	add	ip, pc, #0, 12
   150dc:	add	ip, ip, #356352	; 0x57000
   150e0:	ldr	pc, [ip, #3344]!	; 0xd10

000150e4 <assuan_register_option_handler@plt>:
   150e4:	add	ip, pc, #0, 12
   150e8:	add	ip, ip, #356352	; 0x57000
   150ec:	ldr	pc, [ip, #3336]!	; 0xd08

000150f0 <memset@plt>:
   150f0:	add	ip, pc, #0, 12
   150f4:	add	ip, ip, #356352	; 0x57000
   150f8:	ldr	pc, [ip, #3328]!	; 0xd00

000150fc <gcry_calloc@plt>:
   150fc:	add	ip, pc, #0, 12
   15100:	add	ip, ip, #356352	; 0x57000
   15104:	ldr	pc, [ip, #3320]!	; 0xcf8

00015108 <strncpy@plt>:
   15108:	add	ip, pc, #0, 12
   1510c:	add	ip, ip, #356352	; 0x57000
   15110:	ldr	pc, [ip, #3312]!	; 0xcf0

00015114 <gpgrt_vasprintf@plt>:
   15114:	add	ip, pc, #0, 12
   15118:	add	ip, ip, #356352	; 0x57000
   1511c:	ldr	pc, [ip, #3304]!	; 0xce8

00015120 <__assuan_read@plt>:
   15120:	add	ip, pc, #0, 12
   15124:	add	ip, ip, #356352	; 0x57000
   15128:	ldr	pc, [ip, #3296]!	; 0xce0

0001512c <gcry_pk_testkey@plt>:
   1512c:	add	ip, pc, #0, 12
   15130:	add	ip, ip, #356352	; 0x57000
   15134:	ldr	pc, [ip, #3288]!	; 0xcd8

00015138 <gcry_cipher_algo_name@plt>:
   15138:	add	ip, pc, #0, 12
   1513c:	add	ip, ip, #356352	; 0x57000
   15140:	ldr	pc, [ip, #3280]!	; 0xcd0

00015144 <gmtime@plt>:
   15144:	add	ip, pc, #0, 12
   15148:	add	ip, ip, #356352	; 0x57000
   1514c:	ldr	pc, [ip, #3272]!	; 0xcc8

00015150 <gpgrt_write_sanitized@plt>:
   15150:	add	ip, pc, #0, 12
   15154:	add	ip, ip, #356352	; 0x57000
   15158:	ldr	pc, [ip, #3264]!	; 0xcc0

0001515c <gcry_mpi_release@plt>:
   1515c:	add	ip, pc, #0, 12
   15160:	add	ip, ip, #356352	; 0x57000
   15164:	ldr	pc, [ip, #3256]!	; 0xcb8

00015168 <prctl@plt>:
   15168:	add	ip, pc, #0, 12
   1516c:	add	ip, ip, #356352	; 0x57000
   15170:	ldr	pc, [ip, #3248]!	; 0xcb0

00015174 <gpgrt_fopen@plt>:
   15174:	add	ip, pc, #0, 12
   15178:	add	ip, ip, #356352	; 0x57000
   1517c:	ldr	pc, [ip, #3240]!	; 0xca8

00015180 <link@plt>:
   15180:	add	ip, pc, #0, 12
   15184:	add	ip, ip, #356352	; 0x57000
   15188:	ldr	pc, [ip, #3232]!	; 0xca0

0001518c <write@plt>:
   1518c:	add	ip, pc, #0, 12
   15190:	add	ip, ip, #356352	; 0x57000
   15194:	ldr	pc, [ip, #3224]!	; 0xc98

00015198 <assuan_accept@plt>:
   15198:	add	ip, pc, #0, 12
   1519c:	add	ip, ip, #356352	; 0x57000
   151a0:	ldr	pc, [ip, #3216]!	; 0xc90

000151a4 <gpgrt_fgetc@plt>:
   151a4:	add	ip, pc, #0, 12
   151a8:	add	ip, ip, #356352	; 0x57000
   151ac:	ldr	pc, [ip, #3208]!	; 0xc88

000151b0 <fileno@plt>:
   151b0:	add	ip, pc, #0, 12
   151b4:	add	ip, ip, #356352	; 0x57000
   151b8:	ldr	pc, [ip, #3200]!	; 0xc80

000151bc <gcry_sexp_nth_string@plt>:
   151bc:	add	ip, pc, #0, 12
   151c0:	add	ip, ip, #356352	; 0x57000
   151c4:	ldr	pc, [ip, #3192]!	; 0xc78

000151c8 <assuan_sock_set_flag@plt>:
   151c8:	add	ip, pc, #0, 12
   151cc:	add	ip, ip, #356352	; 0x57000
   151d0:	ldr	pc, [ip, #3184]!	; 0xc70

000151d4 <difftime@plt>:
   151d4:	add	ip, pc, #0, 12
   151d8:	add	ip, ip, #356352	; 0x57000
   151dc:	ldr	pc, [ip, #3176]!	; 0xc68

000151e0 <__fprintf_chk@plt>:
   151e0:	add	ip, pc, #0, 12
   151e4:	add	ip, ip, #356352	; 0x57000
   151e8:	ldr	pc, [ip, #3168]!	; 0xc60

000151ec <gcry_pk_sign@plt>:
   151ec:	add	ip, pc, #0, 12
   151f0:	add	ip, ip, #356352	; 0x57000
   151f4:	ldr	pc, [ip, #3160]!	; 0xc58

000151f8 <gcry_xstrdup@plt>:
   151f8:	add	ip, pc, #0, 12
   151fc:	add	ip, ip, #356352	; 0x57000
   15200:	ldr	pc, [ip, #3152]!	; 0xc50

00015204 <access@plt>:
   15204:	add	ip, pc, #0, 12
   15208:	add	ip, ip, #356352	; 0x57000
   1520c:	ldr	pc, [ip, #3144]!	; 0xc48

00015210 <gcry_realloc@plt>:
   15210:	add	ip, pc, #0, 12
   15214:	add	ip, ip, #356352	; 0x57000
   15218:	ldr	pc, [ip, #3136]!	; 0xc40

0001521c <fclose@plt>:
   1521c:	add	ip, pc, #0, 12
   15220:	add	ip, ip, #356352	; 0x57000
   15224:	ldr	pc, [ip, #3128]!	; 0xc38

00015228 <gpgrt_fputs@plt>:
   15228:	add	ip, pc, #0, 12
   1522c:	add	ip, ip, #356352	; 0x57000
   15230:	ldr	pc, [ip, #3120]!	; 0xc30

00015234 <gcry_pk_algo_name@plt>:
   15234:	add	ip, pc, #0, 12
   15238:	add	ip, ip, #356352	; 0x57000
   1523c:	ldr	pc, [ip, #3112]!	; 0xc28

00015240 <gcry_sexp_build@plt>:
   15240:	add	ip, pc, #0, 12
   15244:	add	ip, ip, #356352	; 0x57000
   15248:	ldr	pc, [ip, #3104]!	; 0xc20

0001524c <pipe@plt>:
   1524c:	add	ip, pc, #0, 12
   15250:	add	ip, ip, #356352	; 0x57000
   15254:	ldr	pc, [ip, #3096]!	; 0xc18

00015258 <assuan_set_error@plt>:
   15258:	add	ip, pc, #0, 12
   1525c:	add	ip, ip, #356352	; 0x57000
   15260:	ldr	pc, [ip, #3088]!	; 0xc10

00015264 <gpgrt_snprintf@plt>:
   15264:	add	ip, pc, #0, 12
   15268:	add	ip, ip, #356352	; 0x57000
   1526c:	ldr	pc, [ip, #3080]!	; 0xc08

00015270 <gcry_mpi_scan@plt>:
   15270:	add	ip, pc, #0, 12
   15274:	add	ip, ip, #356352	; 0x57000
   15278:	ldr	pc, [ip, #3072]!	; 0xc00

0001527c <gcry_cipher_get_algo_keylen@plt>:
   1527c:	add	ip, pc, #0, 12
   15280:	add	ip, ip, #356352	; 0x57000
   15284:	ldr	pc, [ip, #3064]!	; 0xbf8

00015288 <fcntl64@plt>:
   15288:	add	ip, pc, #0, 12
   1528c:	add	ip, ip, #356352	; 0x57000
   15290:	ldr	pc, [ip, #3056]!	; 0xbf0

00015294 <__assuan_socketpair@plt>:
   15294:	add	ip, pc, #0, 12
   15298:	add	ip, ip, #356352	; 0x57000
   1529c:	ldr	pc, [ip, #3048]!	; 0xbe8

000152a0 <gcry_md_hash_buffer@plt>:
   152a0:	add	ip, pc, #0, 12
   152a4:	add	ip, ip, #356352	; 0x57000
   152a8:	ldr	pc, [ip, #3040]!	; 0xbe0

000152ac <npth_read@plt>:
   152ac:	add	ip, pc, #0, 12
   152b0:	add	ip, ip, #356352	; 0x57000
   152b4:	ldr	pc, [ip, #3032]!	; 0xbd8

000152b8 <gcry_mpi_aprint@plt>:
   152b8:	add	ip, pc, #0, 12
   152bc:	add	ip, ip, #356352	; 0x57000
   152c0:	ldr	pc, [ip, #3024]!	; 0xbd0

000152c4 <assuan_init_socket_server@plt>:
   152c4:	add	ip, pc, #0, 12
   152c8:	add	ip, ip, #356352	; 0x57000
   152cc:	ldr	pc, [ip, #3016]!	; 0xbc8

000152d0 <setlocale@plt>:
   152d0:	add	ip, pc, #0, 12
   152d4:	add	ip, ip, #356352	; 0x57000
   152d8:	ldr	pc, [ip, #3008]!	; 0xbc0

000152dc <gcry_cipher_decrypt@plt>:
   152dc:	add	ip, pc, #0, 12
   152e0:	add	ip, ip, #356352	; 0x57000
   152e4:	ldr	pc, [ip, #3000]!	; 0xbb8

000152e8 <sigemptyset@plt>:
   152e8:	add	ip, pc, #0, 12
   152ec:	add	ip, ip, #356352	; 0x57000
   152f0:	ldr	pc, [ip, #2992]!	; 0xbb0

000152f4 <__assuan_waitpid@plt>:
   152f4:	add	ip, pc, #0, 12
   152f8:	add	ip, ip, #356352	; 0x57000
   152fc:	ldr	pc, [ip, #2984]!	; 0xba8

00015300 <fork@plt>:
   15300:	add	ip, pc, #0, 12
   15304:	add	ip, ip, #356352	; 0x57000
   15308:	ldr	pc, [ip, #2976]!	; 0xba0

0001530c <gcry_md_ctl@plt>:
   1530c:	add	ip, pc, #0, 12
   15310:	add	ip, ip, #356352	; 0x57000
   15314:	ldr	pc, [ip, #2968]!	; 0xb98

00015318 <assuan_release@plt>:
   15318:	add	ip, pc, #0, 12
   1531c:	add	ip, ip, #356352	; 0x57000
   15320:	ldr	pc, [ip, #2960]!	; 0xb90

00015324 <putenv@plt>:
   15324:	add	ip, pc, #0, 12
   15328:	add	ip, ip, #356352	; 0x57000
   1532c:	ldr	pc, [ip, #2952]!	; 0xb88

00015330 <__explicit_bzero_chk@plt>:
   15330:	add	ip, pc, #0, 12
   15334:	add	ip, ip, #356352	; 0x57000
   15338:	ldr	pc, [ip, #2944]!	; 0xb80

0001533c <strrchr@plt>:
   1533c:	add	ip, pc, #0, 12
   15340:	add	ip, ip, #356352	; 0x57000
   15344:	ldr	pc, [ip, #2936]!	; 0xb78

00015348 <listen@plt>:
   15348:	add	ip, pc, #0, 12
   1534c:	add	ip, ip, #356352	; 0x57000
   15350:	ldr	pc, [ip, #2928]!	; 0xb70

00015354 <gcry_cipher_gettag@plt>:
   15354:	add	ip, pc, #0, 12
   15358:	add	ip, ip, #356352	; 0x57000
   1535c:	ldr	pc, [ip, #2920]!	; 0xb68

00015360 <gcry_set_outofcore_handler@plt>:
   15360:	add	ip, pc, #0, 12
   15364:	add	ip, ip, #356352	; 0x57000
   15368:	ldr	pc, [ip, #2912]!	; 0xb60

0001536c <npth_mutex_timedlock@plt>:
   1536c:	add	ip, pc, #0, 12
   15370:	add	ip, ip, #356352	; 0x57000
   15374:	ldr	pc, [ip, #2904]!	; 0xb58

00015378 <nl_langinfo@plt>:
   15378:	add	ip, pc, #0, 12
   1537c:	add	ip, ip, #356352	; 0x57000
   15380:	ldr	pc, [ip, #2896]!	; 0xb50

00015384 <gpgrt_free@plt>:
   15384:	add	ip, pc, #0, 12
   15388:	add	ip, ip, #356352	; 0x57000
   1538c:	ldr	pc, [ip, #2888]!	; 0xb48

00015390 <gpgrt_asprintf@plt>:
   15390:	add	ip, pc, #0, 12
   15394:	add	ip, ip, #356352	; 0x57000
   15398:	ldr	pc, [ip, #2880]!	; 0xb40

0001539c <clearerr@plt>:
   1539c:	add	ip, pc, #0, 12
   153a0:	add	ip, ip, #356352	; 0x57000
   153a4:	ldr	pc, [ip, #2872]!	; 0xb38

000153a8 <assuan_set_gpg_err_source@plt>:
   153a8:	add	ip, pc, #0, 12
   153ac:	add	ip, ip, #356352	; 0x57000
   153b0:	ldr	pc, [ip, #2864]!	; 0xb30

000153b4 <gpg_err_set_errno@plt>:
   153b4:	add	ip, pc, #0, 12
   153b8:	add	ip, ip, #356352	; 0x57000
   153bc:	ldr	pc, [ip, #2856]!	; 0xb28

000153c0 <gcry_pk_get_keygrip@plt>:
   153c0:	add	ip, pc, #0, 12
   153c4:	add	ip, ip, #356352	; 0x57000
   153c8:	ldr	pc, [ip, #2848]!	; 0xb20

000153cc <gpgrt_fseek@plt>:
   153cc:	add	ip, pc, #0, 12
   153d0:	add	ip, ip, #356352	; 0x57000
   153d4:	ldr	pc, [ip, #2840]!	; 0xb18

000153d8 <readdir64@plt>:
   153d8:	add	ip, pc, #0, 12
   153dc:	add	ip, ip, #356352	; 0x57000
   153e0:	ldr	pc, [ip, #2832]!	; 0xb10

000153e4 <assuan_sock_check_nonce@plt>:
   153e4:	add	ip, pc, #0, 12
   153e8:	add	ip, ip, #356352	; 0x57000
   153ec:	ldr	pc, [ip, #2824]!	; 0xb08

000153f0 <gcry_sexp_nth@plt>:
   153f0:	add	ip, pc, #0, 12
   153f4:	add	ip, ip, #356352	; 0x57000
   153f8:	ldr	pc, [ip, #2816]!	; 0xb00

000153fc <timegm@plt>:
   153fc:	add	ip, pc, #0, 12
   15400:	add	ip, ip, #356352	; 0x57000
   15404:	ldr	pc, [ip, #2808]!	; 0xaf8

00015408 <gpg_strerror@plt>:
   15408:	add	ip, pc, #0, 12
   1540c:	add	ip, ip, #356352	; 0x57000
   15410:	ldr	pc, [ip, #2800]!	; 0xaf0

00015414 <assuan_set_malloc_hooks@plt>:
   15414:	add	ip, pc, #0, 12
   15418:	add	ip, ip, #356352	; 0x57000
   1541c:	ldr	pc, [ip, #2792]!	; 0xae8

00015420 <gpgrt_fopencookie@plt>:
   15420:	add	ip, pc, #0, 12
   15424:	add	ip, ip, #356352	; 0x57000
   15428:	ldr	pc, [ip, #2784]!	; 0xae0

0001542c <putc@plt>:
   1542c:	add	ip, pc, #0, 12
   15430:	add	ip, ip, #356352	; 0x57000
   15434:	ldr	pc, [ip, #2776]!	; 0xad8

00015438 <__assuan_recvmsg@plt>:
   15438:	add	ip, pc, #0, 12
   1543c:	add	ip, ip, #356352	; 0x57000
   15440:	ldr	pc, [ip, #2768]!	; 0xad0

00015444 <assuan_set_flag@plt>:
   15444:	add	ip, pc, #0, 12
   15448:	add	ip, ip, #356352	; 0x57000
   1544c:	ldr	pc, [ip, #2760]!	; 0xac8

00015450 <getsockname@plt>:
   15450:	add	ip, pc, #0, 12
   15454:	add	ip, ip, #356352	; 0x57000
   15458:	ldr	pc, [ip, #2752]!	; 0xac0

0001545c <npth_create@plt>:
   1545c:	add	ip, pc, #0, 12
   15460:	add	ip, ip, #356352	; 0x57000
   15464:	ldr	pc, [ip, #2744]!	; 0xab8

00015468 <gpg_err_init@plt>:
   15468:	add	ip, pc, #0, 12
   1546c:	add	ip, ip, #356352	; 0x57000
   15470:	ldr	pc, [ip, #2736]!	; 0xab0

00015474 <remove@plt>:
   15474:	add	ip, pc, #0, 12
   15478:	add	ip, ip, #356352	; 0x57000
   1547c:	ldr	pc, [ip, #2728]!	; 0xaa8

00015480 <fopen64@plt>:
   15480:	add	ip, pc, #0, 12
   15484:	add	ip, ip, #356352	; 0x57000
   15488:	ldr	pc, [ip, #2720]!	; 0xaa0

0001548c <gcry_create_nonce@plt>:
   1548c:	add	ip, pc, #0, 12
   15490:	add	ip, ip, #356352	; 0x57000
   15494:	ldr	pc, [ip, #2712]!	; 0xa98

00015498 <gcry_control@plt>:
   15498:	add	ip, pc, #0, 12
   1549c:	add	ip, ip, #356352	; 0x57000
   154a0:	ldr	pc, [ip, #2704]!	; 0xa90

000154a4 <strpbrk@plt>:
   154a4:	add	ip, pc, #0, 12
   154a8:	add	ip, ip, #356352	; 0x57000
   154ac:	ldr	pc, [ip, #2696]!	; 0xa88

000154b0 <assuan_set_system_hooks@plt>:
   154b0:	add	ip, pc, #0, 12
   154b4:	add	ip, ip, #356352	; 0x57000
   154b8:	ldr	pc, [ip, #2688]!	; 0xa80

000154bc <assuan_sock_set_sockaddr_un@plt>:
   154bc:	add	ip, pc, #0, 12
   154c0:	add	ip, ip, #356352	; 0x57000
   154c4:	ldr	pc, [ip, #2680]!	; 0xa78

000154c8 <gcry_mpi_get_opaque@plt>:
   154c8:	add	ip, pc, #0, 12
   154cc:	add	ip, ip, #356352	; 0x57000
   154d0:	ldr	pc, [ip, #2672]!	; 0xa70

000154d4 <gcry_sexp_dump@plt>:
   154d4:	add	ip, pc, #0, 12
   154d8:	add	ip, ip, #356352	; 0x57000
   154dc:	ldr	pc, [ip, #2664]!	; 0xa68

000154e0 <assuan_get_pointer@plt>:
   154e0:	add	ip, pc, #0, 12
   154e4:	add	ip, ip, #356352	; 0x57000
   154e8:	ldr	pc, [ip, #2656]!	; 0xa60

000154ec <socket@plt>:
   154ec:	add	ip, pc, #0, 12
   154f0:	add	ip, ip, #356352	; 0x57000
   154f4:	ldr	pc, [ip, #2648]!	; 0xa58

000154f8 <gpgrt_rewind@plt>:
   154f8:	add	ip, pc, #0, 12
   154fc:	add	ip, ip, #356352	; 0x57000
   15500:	ldr	pc, [ip, #2640]!	; 0xa50

00015504 <npth_sigev_fini@plt>:
   15504:	add	ip, pc, #0, 12
   15508:	add	ip, ip, #356352	; 0x57000
   1550c:	ldr	pc, [ip, #2632]!	; 0xa48

00015510 <gpgrt_fprintf@plt>:
   15510:	add	ip, pc, #0, 12
   15514:	add	ip, ip, #356352	; 0x57000
   15518:	ldr	pc, [ip, #2624]!	; 0xa40

0001551c <bindtextdomain@plt>:
   1551c:	add	ip, pc, #0, 12
   15520:	add	ip, ip, #356352	; 0x57000
   15524:	ldr	pc, [ip, #2616]!	; 0xa38

00015528 <gcry_xcalloc@plt>:
   15528:	add	ip, pc, #0, 12
   1552c:	add	ip, ip, #356352	; 0x57000
   15530:	ldr	pc, [ip, #2608]!	; 0xa30

00015534 <gcry_pk_genkey@plt>:
   15534:	add	ip, pc, #0, 12
   15538:	add	ip, ip, #356352	; 0x57000
   1553c:	ldr	pc, [ip, #2600]!	; 0xa28

00015540 <gpgrt_ungetc@plt>:
   15540:	add	ip, pc, #0, 12
   15544:	add	ip, ip, #356352	; 0x57000
   15548:	ldr	pc, [ip, #2592]!	; 0xa20

0001554c <assuan_get_pid@plt>:
   1554c:	add	ip, pc, #0, 12
   15550:	add	ip, ip, #356352	; 0x57000
   15554:	ldr	pc, [ip, #2584]!	; 0xa18

00015558 <gcry_cipher_algo_info@plt>:
   15558:	add	ip, pc, #0, 12
   1555c:	add	ip, ip, #356352	; 0x57000
   15560:	ldr	pc, [ip, #2576]!	; 0xa10

00015564 <gcry_cipher_close@plt>:
   15564:	add	ip, pc, #0, 12
   15568:	add	ip, ip, #356352	; 0x57000
   1556c:	ldr	pc, [ip, #2568]!	; 0xa08

00015570 <gcry_sexp_length@plt>:
   15570:	add	ip, pc, #0, 12
   15574:	add	ip, ip, #356352	; 0x57000
   15578:	ldr	pc, [ip, #2560]!	; 0xa00

0001557c <gcry_set_log_handler@plt>:
   1557c:	add	ip, pc, #0, 12
   15580:	add	ip, ip, #356352	; 0x57000
   15584:	ldr	pc, [ip, #2552]!	; 0x9f8

00015588 <npth_waitpid@plt>:
   15588:	add	ip, pc, #0, 12
   1558c:	add	ip, ip, #356352	; 0x57000
   15590:	ldr	pc, [ip, #2544]!	; 0x9f0

00015594 <gcry_mpi_invm@plt>:
   15594:	add	ip, pc, #0, 12
   15598:	add	ip, ip, #356352	; 0x57000
   1559c:	ldr	pc, [ip, #2536]!	; 0x9e8

000155a0 <gcry_set_fatalerror_handler@plt>:
   155a0:	add	ip, pc, #0, 12
   155a4:	add	ip, ip, #356352	; 0x57000
   155a8:	ldr	pc, [ip, #2528]!	; 0x9e0

000155ac <chmod@plt>:
   155ac:	add	ip, pc, #0, 12
   155b0:	add	ip, ip, #356352	; 0x57000
   155b4:	ldr	pc, [ip, #2520]!	; 0x9d8

000155b8 <fseek@plt>:
   155b8:	add	ip, pc, #0, 12
   155bc:	add	ip, ip, #356352	; 0x57000
   155c0:	ldr	pc, [ip, #2512]!	; 0x9d0

000155c4 <__xstat64@plt>:
   155c4:	add	ip, pc, #0, 12
   155c8:	add	ip, ip, #356352	; 0x57000
   155cc:	ldr	pc, [ip, #2504]!	; 0x9c8

000155d0 <isatty@plt>:
   155d0:	add	ip, pc, #0, 12
   155d4:	add	ip, ip, #356352	; 0x57000
   155d8:	ldr	pc, [ip, #2496]!	; 0x9c0

000155dc <pthread_attr_setdetachstate@plt>:
   155dc:	add	ip, pc, #0, 12
   155e0:	add	ip, ip, #356352	; 0x57000
   155e4:	ldr	pc, [ip, #2488]!	; 0x9b8

000155e8 <unsetenv@plt>:
   155e8:	add	ip, pc, #0, 12
   155ec:	add	ip, ip, #356352	; 0x57000
   155f0:	ldr	pc, [ip, #2480]!	; 0x9b0

000155f4 <gcry_mpi_set_opaque@plt>:
   155f4:	add	ip, pc, #0, 12
   155f8:	add	ip, ip, #356352	; 0x57000
   155fc:	ldr	pc, [ip, #2472]!	; 0x9a8

00015600 <gpgrt_ftell@plt>:
   15600:	add	ip, pc, #0, 12
   15604:	add	ip, ip, #356352	; 0x57000
   15608:	ldr	pc, [ip, #2464]!	; 0x9a0

0001560c <assuan_sock_set_system_hooks@plt>:
   1560c:	add	ip, pc, #0, 12
   15610:	add	ip, ip, #356352	; 0x57000
   15614:	ldr	pc, [ip, #2456]!	; 0x998

00015618 <fputs@plt>:
   15618:	add	ip, pc, #0, 12
   1561c:	add	ip, ip, #356352	; 0x57000
   15620:	ldr	pc, [ip, #2448]!	; 0x990

00015624 <strncmp@plt>:
   15624:	add	ip, pc, #0, 12
   15628:	add	ip, ip, #356352	; 0x57000
   1562c:	ldr	pc, [ip, #2440]!	; 0x988

00015630 <abort@plt>:
   15630:	add	ip, pc, #0, 12
   15634:	add	ip, ip, #356352	; 0x57000
   15638:	ldr	pc, [ip, #2432]!	; 0x980

0001563c <getc@plt>:
   1563c:	add	ip, pc, #0, 12
   15640:	add	ip, ip, #356352	; 0x57000
   15644:	ldr	pc, [ip, #2424]!	; 0x978

00015648 <gpgrt_fileno@plt>:
   15648:	add	ip, pc, #0, 12
   1564c:	add	ip, ip, #356352	; 0x57000
   15650:	ldr	pc, [ip, #2416]!	; 0x970

00015654 <gcry_mpi_set_opaque_copy@plt>:
   15654:	add	ip, pc, #0, 12
   15658:	add	ip, ip, #356352	; 0x57000
   1565c:	ldr	pc, [ip, #2408]!	; 0x968

00015660 <close@plt>:
   15660:	add	ip, pc, #0, 12
   15664:	add	ip, ip, #356352	; 0x57000
   15668:	ldr	pc, [ip, #2400]!	; 0x960

0001566c <dcngettext@plt>:
   1566c:	add	ip, pc, #0, 12
   15670:	add	ip, ip, #356352	; 0x57000
   15674:	ldr	pc, [ip, #2392]!	; 0x958

00015678 <gcry_sexp_canon_len@plt>:
   15678:	add	ip, pc, #0, 12
   1567c:	add	ip, ip, #356352	; 0x57000
   15680:	ldr	pc, [ip, #2384]!	; 0x950

00015684 <gcry_strdup@plt>:
   15684:	add	ip, pc, #0, 12
   15688:	add	ip, ip, #356352	; 0x57000
   1568c:	ldr	pc, [ip, #2376]!	; 0x948

00015690 <connect@plt>:
   15690:	add	ip, pc, #0, 12
   15694:	add	ip, ip, #356352	; 0x57000
   15698:	ldr	pc, [ip, #2368]!	; 0x940

0001569c <closedir@plt>:
   1569c:	add	ip, pc, #0, 12
   156a0:	add	ip, ip, #356352	; 0x57000
   156a4:	ldr	pc, [ip, #2360]!	; 0x938

000156a8 <assuan_sock_init@plt>:
   156a8:	add	ip, pc, #0, 12
   156ac:	add	ip, ip, #356352	; 0x57000
   156b0:	ldr	pc, [ip, #2352]!	; 0x930

000156b4 <assuan_socket_connect@plt>:
   156b4:	add	ip, pc, #0, 12
   156b8:	add	ip, ip, #356352	; 0x57000
   156bc:	ldr	pc, [ip, #2344]!	; 0x928

000156c0 <gpgrt_mopen@plt>:
   156c0:	add	ip, pc, #0, 12
   156c4:	add	ip, ip, #356352	; 0x57000
   156c8:	ldr	pc, [ip, #2336]!	; 0x920

000156cc <npth_sigev_init@plt>:
   156cc:	add	ip, pc, #0, 12
   156d0:	add	ip, ip, #356352	; 0x57000
   156d4:	ldr	pc, [ip, #2328]!	; 0x918

000156d8 <strspn@plt>:
   156d8:	add	ip, pc, #0, 12
   156dc:	add	ip, ip, #356352	; 0x57000
   156e0:	ldr	pc, [ip, #2320]!	; 0x910

000156e4 <__assert_fail@plt>:
   156e4:	add	ip, pc, #0, 12
   156e8:	add	ip, ip, #356352	; 0x57000
   156ec:	ldr	pc, [ip, #2312]!	; 0x908

000156f0 <npth_sleep@plt>:
   156f0:	add	ip, pc, #0, 12
   156f4:	add	ip, ip, #356352	; 0x57000
   156f8:	ldr	pc, [ip, #2304]!	; 0x900

Disassembly of section .text:

00015700 <.text>:
   15700:	ldr	r3, [pc, #4024]	; 166c0 <npth_sleep@plt+0xfd0>
   15704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15708:	sub	sp, sp, #404	; 0x194
   1570c:	ldr	r3, [r3]
   15710:	str	r0, [sp, #44]	; 0x2c
   15714:	str	r3, [sp, #396]	; 0x18c
   15718:	str	r1, [sp, #40]	; 0x28
   1571c:	bl	3d9e0 <npth_sleep@plt+0x282f0>
   15720:	mov	r1, #0
   15724:	mov	r0, #4
   15728:	bl	15168 <prctl@plt>
   1572c:	bl	4be64 <npth_sleep@plt+0x36774>
   15730:	ldr	sl, [pc, #3980]	; 166c4 <npth_sleep@plt+0xfd4>
   15734:	mov	r1, #0
   15738:	add	r2, sl, #132	; 0x84
   1573c:	add	r5, sp, #40	; 0x28
   15740:	add	r6, sp, #44	; 0x2c
   15744:	str	r0, [sl, #128]	; 0x80
   15748:	mov	r0, #1
   1574c:	bl	14844 <sigprocmask@plt>
   15750:	cmp	r0, #0
   15754:	moveq	r3, #1
   15758:	ldr	r0, [pc, #3944]	; 166c8 <npth_sleep@plt+0xfd8>
   1575c:	streq	r3, [sl, #260]	; 0x104
   15760:	bl	3c198 <npth_sleep@plt+0x26aa8>
   15764:	mov	r0, #28
   15768:	bl	15498 <gcry_control@plt>
   1576c:	mov	r1, #5
   15770:	ldr	r0, [pc, #3924]	; 166cc <npth_sleep@plt+0xfdc>
   15774:	bl	3d1dc <npth_sleep@plt+0x27aec>
   15778:	bl	36e44 <npth_sleep@plt+0x21754>
   1577c:	mov	r2, r5
   15780:	mov	r1, r6
   15784:	mov	r0, #4
   15788:	bl	3d9e4 <npth_sleep@plt+0x282f4>
   1578c:	ldr	r2, [pc, #3900]	; 166d0 <npth_sleep@plt+0xfe0>
   15790:	ldr	r3, [pc, #3900]	; 166d4 <npth_sleep@plt+0xfe4>
   15794:	ldr	r1, [pc, #3900]	; 166d8 <npth_sleep@plt+0xfe8>
   15798:	add	r0, sp, #84	; 0x54
   1579c:	strd	r2, [sp, #88]	; 0x58
   157a0:	str	r1, [sp, #84]	; 0x54
   157a4:	bl	15414 <assuan_set_malloc_hooks@plt>
   157a8:	mov	r0, #4
   157ac:	bl	153a8 <assuan_set_gpg_err_source@plt>
   157b0:	bl	156a8 <assuan_sock_init@plt>
   157b4:	ldr	r0, [pc, #3872]	; 166dc <npth_sleep@plt+0xfec>
   157b8:	bl	1560c <assuan_sock_set_system_hooks@plt>
   157bc:	mov	r1, #0
   157c0:	ldr	r0, [pc, #3864]	; 166e0 <npth_sleep@plt+0xff0>
   157c4:	bl	47a18 <npth_sleep@plt+0x32328>
   157c8:	bl	43134 <npth_sleep@plt+0x2da44>
   157cc:	mov	r0, #22
   157d0:	bl	15498 <gcry_control@plt>
   157d4:	mov	r1, #0
   157d8:	ldr	r0, [pc, #3844]	; 166e4 <npth_sleep@plt+0xff4>
   157dc:	bl	1494c <gcry_set_progress_handler@plt>
   157e0:	bl	3edcc <npth_sleep@plt+0x296dc>
   157e4:	mov	r1, #0
   157e8:	mov	r0, r1
   157ec:	bl	17474 <npth_sleep@plt+0x1d84>
   157f0:	ldr	r0, [pc, #3824]	; 166e8 <npth_sleep@plt+0xff8>
   157f4:	bl	14d48 <getenv@plt>
   157f8:	subs	r8, r0, #0
   157fc:	beq	15810 <npth_sleep@plt+0x120>
   15800:	bl	14f58 <strlen@plt>
   15804:	cmp	r0, #2
   15808:	movls	r8, #0
   1580c:	bhi	15978 <npth_sleep@plt+0x288>
   15810:	bl	4908c <npth_sleep@plt+0x3399c>
   15814:	ldr	r3, [pc, #3780]	; 166e0 <npth_sleep@plt+0xff0>
   15818:	cmp	r0, #0
   1581c:	str	r0, [r3, #24]
   15820:	beq	16b50 <npth_sleep@plt+0x1460>
   15824:	ldr	r7, [pc, #3776]	; 166ec <npth_sleep@plt+0xffc>
   15828:	ldr	r4, [pc, #4060]	; 1680c <npth_sleep@plt+0x111c>
   1582c:	b	15840 <npth_sleep@plt+0x150>
   15830:	ldr	r4, [r7, #4]
   15834:	cmp	r4, #0
   15838:	beq	15874 <npth_sleep@plt+0x184>
   1583c:	add	r7, r7, #4
   15840:	mov	r0, r4
   15844:	bl	14d48 <getenv@plt>
   15848:	subs	r2, r0, #0
   1584c:	beq	15830 <npth_sleep@plt+0x140>
   15850:	ldr	r3, [pc, #3720]	; 166e0 <npth_sleep@plt+0xff0>
   15854:	mov	r1, r4
   15858:	ldr	r0, [r3, #24]
   1585c:	bl	491e4 <npth_sleep@plt+0x33af4>
   15860:	cmp	r0, #0
   15864:	bne	16b64 <npth_sleep@plt+0x1474>
   15868:	ldr	r4, [r7, #4]
   1586c:	cmp	r4, #0
   15870:	bne	1583c <npth_sleep@plt+0x14c>
   15874:	mov	r0, #0
   15878:	bl	14f4c <ttyname@plt>
   1587c:	subs	r2, r0, #0
   15880:	beq	1589c <npth_sleep@plt+0x1ac>
   15884:	ldr	r3, [pc, #3668]	; 166e0 <npth_sleep@plt+0xff0>
   15888:	ldr	r1, [pc, #3680]	; 166f0 <npth_sleep@plt+0x1000>
   1588c:	ldr	r0, [r3, #24]
   15890:	bl	491e4 <npth_sleep@plt+0x33af4>
   15894:	cmp	r0, #0
   15898:	bne	16b64 <npth_sleep@plt+0x1474>
   1589c:	ldr	r0, [pc, #3664]	; 166f4 <npth_sleep@plt+0x1004>
   158a0:	bl	14d48 <getenv@plt>
   158a4:	ldr	r2, [pc, #3636]	; 166e0 <npth_sleep@plt+0xff0>
   158a8:	mov	r4, r2
   158ac:	cmp	r0, #0
   158b0:	str	r0, [r2, #28]
   158b4:	beq	158c0 <npth_sleep@plt+0x1d0>
   158b8:	bl	151f8 <gcry_xstrdup@plt>
   158bc:	str	r0, [r4, #28]
   158c0:	ldr	r0, [pc, #3632]	; 166f8 <npth_sleep@plt+0x1008>
   158c4:	bl	14d48 <getenv@plt>
   158c8:	ldr	r2, [pc, #3600]	; 166e0 <npth_sleep@plt+0xff0>
   158cc:	mov	r4, r2
   158d0:	cmp	r0, #0
   158d4:	str	r0, [r2, #32]
   158d8:	beq	158e4 <npth_sleep@plt+0x1f4>
   158dc:	bl	151f8 <gcry_xstrdup@plt>
   158e0:	str	r0, [r4, #32]
   158e4:	mov	r3, #65	; 0x41
   158e8:	ldr	r2, [pc, #3816]	; 167d8 <npth_sleep@plt+0x10e8>
   158ec:	str	r3, [sp, #104]	; 0x68
   158f0:	ldr	r3, [sp, #44]	; 0x2c
   158f4:	ldr	r7, [pc, #3584]	; 166fc <npth_sleep@plt+0x100c>
   158f8:	ldr	r9, [pc, #3584]	; 16700 <npth_sleep@plt+0x1010>
   158fc:	str	r3, [sp, #12]
   15900:	mov	r0, #0
   15904:	ldr	r3, [sp, #40]	; 0x28
   15908:	mov	r1, #1
   1590c:	add	r4, r2, #132	; 0x84
   15910:	str	r6, [sp, #96]	; 0x60
   15914:	str	r5, [sp, #100]	; 0x64
   15918:	str	r3, [sp, #16]
   1591c:	strd	r0, [sp, #24]
   15920:	mov	r1, r4
   15924:	add	r0, sp, #96	; 0x60
   15928:	bl	3ac20 <npth_sleep@plt+0x25530>
   1592c:	cmp	r0, #0
   15930:	beq	159a4 <npth_sleep@plt+0x2b4>
   15934:	ldr	r2, [sp, #112]	; 0x70
   15938:	sub	r3, r2, #504	; 0x1f8
   1593c:	sub	r3, r3, #1
   15940:	cmp	r3, #1
   15944:	bls	15994 <npth_sleep@plt+0x2a4>
   15948:	sub	r3, r2, #504	; 0x1f8
   1594c:	bics	r3, r3, #8
   15950:	streq	r3, [sp, #28]
   15954:	beq	15920 <npth_sleep@plt+0x230>
   15958:	cmp	r2, r7
   1595c:	beq	163b4 <npth_sleep@plt+0xcc4>
   15960:	cmp	r2, r9
   15964:	bne	15920 <npth_sleep@plt+0x230>
   15968:	mov	r1, #0
   1596c:	mov	r0, #44	; 0x2c
   15970:	bl	15498 <gcry_control@plt>
   15974:	b	15920 <npth_sleep@plt+0x230>
   15978:	sub	r0, r0, #3
   1597c:	add	r0, r8, r0
   15980:	ldr	r1, [pc, #3452]	; 16704 <npth_sleep@plt+0x1014>
   15984:	bl	14760 <strcmp@plt>
   15988:	clz	r8, r0
   1598c:	lsr	r8, r8, #5
   15990:	b	15810 <npth_sleep@plt+0x120>
   15994:	ldr	r3, [sp, #24]
   15998:	add	r3, r3, #1
   1599c:	str	r3, [sp, #24]
   159a0:	b	15920 <npth_sleep@plt+0x230>
   159a4:	mov	fp, r0
   159a8:	mov	r2, r0
   159ac:	mov	r1, #65536	; 0x10000
   159b0:	mov	r0, #24
   159b4:	bl	15498 <gcry_control@plt>
   159b8:	ldr	r3, [sp, #28]
   159bc:	cmp	r3, #0
   159c0:	ldr	r3, [pc, #3600]	; 167d8 <npth_sleep@plt+0x10e8>
   159c4:	ldreq	r4, [sp, #28]
   159c8:	str	fp, [r3, #120]	; 0x78
   159cc:	bne	1643c <npth_sleep@plt+0xd4c>
   159d0:	ldr	r2, [sp, #12]
   159d4:	mov	r9, #0
   159d8:	str	r6, [sp, #96]	; 0x60
   159dc:	ldr	r6, [pc, #3364]	; 16708 <npth_sleep@plt+0x1018>
   159e0:	str	r2, [sp, #44]	; 0x2c
   159e4:	mov	fp, r9
   159e8:	ldr	r2, [sp, #16]
   159ec:	mov	r3, #1
   159f0:	str	r2, [sp, #40]	; 0x28
   159f4:	str	r5, [sp, #100]	; 0x64
   159f8:	str	r3, [sp, #104]	; 0x68
   159fc:	str	r9, [sp, #36]	; 0x24
   15a00:	str	r9, [sp, #20]
   15a04:	str	r9, [sp, #12]
   15a08:	str	r9, [sp, #32]
   15a0c:	cmp	r4, #0
   15a10:	beq	15d08 <npth_sleep@plt+0x618>
   15a14:	mov	r7, #0
   15a18:	ldr	r1, [pc, #3308]	; 1670c <npth_sleep@plt+0x101c>
   15a1c:	mov	r0, r4
   15a20:	str	r7, [sp, #48]	; 0x30
   15a24:	bl	15480 <fopen64@plt>
   15a28:	subs	r5, r0, #0
   15a2c:	beq	15e3c <npth_sleep@plt+0x74c>
   15a30:	ldr	r3, [sp, #24]
   15a34:	cmp	r3, #0
   15a38:	bne	15e1c <npth_sleep@plt+0x72c>
   15a3c:	ldr	r3, [sp, #24]
   15a40:	str	r3, [sp, #28]
   15a44:	ldr	r7, [pc, #3268]	; 16710 <npth_sleep@plt+0x1020>
   15a48:	cmp	r5, #0
   15a4c:	movne	r3, #1
   15a50:	moveq	r3, #2
   15a54:	str	r3, [sp, #16]
   15a58:	str	r6, [sp]
   15a5c:	add	r3, sp, #96	; 0x60
   15a60:	add	r2, sp, #48	; 0x30
   15a64:	mov	r1, r4
   15a68:	mov	r0, r5
   15a6c:	bl	3b63c <npth_sleep@plt+0x25f4c>
   15a70:	cmp	r0, #0
   15a74:	beq	15cd4 <npth_sleep@plt+0x5e4>
   15a78:	mov	r1, #0
   15a7c:	add	r0, sp, #96	; 0x60
   15a80:	bl	17474 <npth_sleep@plt+0x1d84>
   15a84:	cmp	r0, #0
   15a88:	bne	15a58 <npth_sleep@plt+0x368>
   15a8c:	ldr	r3, [sp, #112]	; 0x70
   15a90:	cmp	r3, r7
   15a94:	beq	15d74 <npth_sleep@plt+0x684>
   15a98:	ble	15af0 <npth_sleep@plt+0x400>
   15a9c:	ldr	r1, [pc, #3184]	; 16714 <npth_sleep@plt+0x1024>
   15aa0:	cmp	r3, r1
   15aa4:	beq	15d90 <npth_sleep@plt+0x6a0>
   15aa8:	ble	15bd8 <npth_sleep@plt+0x4e8>
   15aac:	ldr	r1, [pc, #3172]	; 16718 <npth_sleep@plt+0x1028>
   15ab0:	cmp	r3, r1
   15ab4:	beq	15d84 <npth_sleep@plt+0x694>
   15ab8:	bgt	15bac <npth_sleep@plt+0x4bc>
   15abc:	cmp	r3, #548	; 0x224
   15ac0:	beq	15de0 <npth_sleep@plt+0x6f0>
   15ac4:	blt	15dc8 <npth_sleep@plt+0x6d8>
   15ac8:	ldr	r2, [pc, #3148]	; 1671c <npth_sleep@plt+0x102c>
   15acc:	cmp	r3, r2
   15ad0:	beq	15dfc <npth_sleep@plt+0x70c>
   15ad4:	add	r2, r2, #1
   15ad8:	cmp	r3, r2
   15adc:	bne	15b38 <npth_sleep@plt+0x448>
   15ae0:	ldr	r2, [pc, #3064]	; 166e0 <npth_sleep@plt+0xff0>
   15ae4:	mov	r3, #1
   15ae8:	str	r3, [r2, #144]	; 0x90
   15aec:	b	15a58 <npth_sleep@plt+0x368>
   15af0:	ldr	r2, [pc, #3080]	; 16700 <npth_sleep@plt+0x1010>
   15af4:	cmp	r3, r2
   15af8:	beq	15a58 <npth_sleep@plt+0x368>
   15afc:	bgt	15b68 <npth_sleep@plt+0x478>
   15b00:	ldr	r1, [pc, #3096]	; 16720 <npth_sleep@plt+0x1030>
   15b04:	cmp	r3, r1
   15b08:	beq	15ccc <npth_sleep@plt+0x5dc>
   15b0c:	ble	15b44 <npth_sleep@plt+0x454>
   15b10:	ldr	r2, [pc, #3084]	; 16724 <npth_sleep@plt+0x1034>
   15b14:	cmp	r3, r2
   15b18:	beq	15cac <npth_sleep@plt+0x5bc>
   15b1c:	blt	15ca4 <npth_sleep@plt+0x5b4>
   15b20:	cmp	r3, #504	; 0x1f8
   15b24:	beq	15d54 <npth_sleep@plt+0x664>
   15b28:	cmp	r3, #508	; 0x1fc
   15b2c:	ldreq	r3, [sp, #120]	; 0x78
   15b30:	streq	r3, [sp, #36]	; 0x24
   15b34:	beq	15a58 <npth_sleep@plt+0x368>
   15b38:	ldr	r3, [sp, #16]
   15b3c:	str	r3, [sp, #108]	; 0x6c
   15b40:	b	15a58 <npth_sleep@plt+0x368>
   15b44:	cmp	r3, #115	; 0x73
   15b48:	moveq	r8, r0
   15b4c:	beq	15a58 <npth_sleep@plt+0x368>
   15b50:	cmp	r3, #500	; 0x1f4
   15b54:	beq	15e0c <npth_sleep@plt+0x71c>
   15b58:	cmp	r3, #99	; 0x63
   15b5c:	bne	15b38 <npth_sleep@plt+0x448>
   15b60:	mov	r8, #1
   15b64:	b	15a58 <npth_sleep@plt+0x368>
   15b68:	ldr	r2, [pc, #3000]	; 16728 <npth_sleep@plt+0x1038>
   15b6c:	cmp	r3, r2
   15b70:	beq	15cc0 <npth_sleep@plt+0x5d0>
   15b74:	ble	15c58 <npth_sleep@plt+0x568>
   15b78:	ldr	r2, [pc, #2988]	; 1672c <npth_sleep@plt+0x103c>
   15b7c:	cmp	r3, r2
   15b80:	beq	15cb4 <npth_sleep@plt+0x5c4>
   15b84:	ble	15c40 <npth_sleep@plt+0x550>
   15b88:	ldr	r2, [pc, #2976]	; 16730 <npth_sleep@plt+0x1040>
   15b8c:	cmp	r3, r2
   15b90:	moveq	fp, #1
   15b94:	beq	15a58 <npth_sleep@plt+0x368>
   15b98:	cmp	r3, #520	; 0x208
   15b9c:	moveq	r3, #1
   15ba0:	streq	r3, [sl, #80]	; 0x50
   15ba4:	beq	15a58 <npth_sleep@plt+0x368>
   15ba8:	b	15b38 <npth_sleep@plt+0x448>
   15bac:	ldr	r1, [pc, #2944]	; 16734 <npth_sleep@plt+0x1044>
   15bb0:	cmp	r3, r1
   15bb4:	beq	15d10 <npth_sleep@plt+0x620>
   15bb8:	ble	15c30 <npth_sleep@plt+0x540>
   15bbc:	ldr	r2, [pc, #2932]	; 16738 <npth_sleep@plt+0x1048>
   15bc0:	cmp	r3, r2
   15bc4:	bne	15c14 <npth_sleep@plt+0x524>
   15bc8:	ldr	r2, [pc, #3080]	; 167d8 <npth_sleep@plt+0x10e8>
   15bcc:	ldr	r3, [sp, #120]	; 0x78
   15bd0:	str	r3, [r2, #124]	; 0x7c
   15bd4:	b	15a58 <npth_sleep@plt+0x368>
   15bd8:	ldr	r2, [pc, #2908]	; 1673c <npth_sleep@plt+0x104c>
   15bdc:	cmp	r3, r2
   15be0:	beq	15d24 <npth_sleep@plt+0x634>
   15be4:	bgt	15c78 <npth_sleep@plt+0x588>
   15be8:	sub	r2, r2, #2
   15bec:	cmp	r3, r2
   15bf0:	beq	15d44 <npth_sleep@plt+0x654>
   15bf4:	bgt	15d34 <npth_sleep@plt+0x644>
   15bf8:	sub	r2, r2, #1
   15bfc:	cmp	r3, r2
   15c00:	bne	15b38 <npth_sleep@plt+0x448>
   15c04:	ldr	r0, [sp, #120]	; 0x78
   15c08:	bl	151f8 <gcry_xstrdup@plt>
   15c0c:	str	r0, [sl, #16]
   15c10:	b	15a58 <npth_sleep@plt+0x368>
   15c14:	cmp	r3, #568	; 0x238
   15c18:	bne	15b38 <npth_sleep@plt+0x448>
   15c1c:	ldr	r2, [pc, #2844]	; 16740 <npth_sleep@plt+0x1050>
   15c20:	ldr	r1, [sp, #48]	; 0x30
   15c24:	mov	r0, r4
   15c28:	bl	431d8 <npth_sleep@plt+0x2dae8>
   15c2c:	b	15a58 <npth_sleep@plt+0x368>
   15c30:	ldr	r2, [pc, #2828]	; 16744 <npth_sleep@plt+0x1054>
   15c34:	cmp	r3, r2
   15c38:	beq	15a58 <npth_sleep@plt+0x368>
   15c3c:	b	15b38 <npth_sleep@plt+0x448>
   15c40:	sub	r2, r2, #1
   15c44:	cmp	r3, r2
   15c48:	ldreq	r3, [sp, #120]	; 0x78
   15c4c:	streq	r3, [sp, #32]
   15c50:	beq	15a58 <npth_sleep@plt+0x368>
   15c54:	b	15b38 <npth_sleep@plt+0x448>
   15c58:	sub	r2, r2, #3
   15c5c:	cmp	r3, r2
   15c60:	blt	15b38 <npth_sleep@plt+0x448>
   15c64:	cmp	r3, #512	; 0x200
   15c68:	ble	15a58 <npth_sleep@plt+0x368>
   15c6c:	ldr	r0, [sp, #120]	; 0x78
   15c70:	bl	3fcb4 <npth_sleep@plt+0x2a5c4>
   15c74:	b	15a58 <npth_sleep@plt+0x368>
   15c78:	ldr	r2, [pc, #2760]	; 16748 <npth_sleep@plt+0x1058>
   15c7c:	cmp	r3, r2
   15c80:	beq	15db8 <npth_sleep@plt+0x6c8>
   15c84:	blt	15da8 <npth_sleep@plt+0x6b8>
   15c88:	cmp	r3, #544	; 0x220
   15c8c:	blt	15b38 <npth_sleep@plt+0x448>
   15c90:	ldr	r2, [pc, #2740]	; 1674c <npth_sleep@plt+0x105c>
   15c94:	ldr	r1, [sp, #48]	; 0x30
   15c98:	mov	r0, r4
   15c9c:	bl	431d8 <npth_sleep@plt+0x2dae8>
   15ca0:	b	15a58 <npth_sleep@plt+0x368>
   15ca4:	mov	r9, #2
   15ca8:	b	15a58 <npth_sleep@plt+0x368>
   15cac:	mov	r9, #3
   15cb0:	b	15a58 <npth_sleep@plt+0x368>
   15cb4:	mov	r3, #1
   15cb8:	str	r3, [sp, #12]
   15cbc:	b	15a58 <npth_sleep@plt+0x368>
   15cc0:	mov	r3, #1
   15cc4:	str	r3, [sp, #20]
   15cc8:	b	15a58 <npth_sleep@plt+0x368>
   15ccc:	mov	r9, #1
   15cd0:	b	15a58 <npth_sleep@plt+0x368>
   15cd4:	cmp	r5, #0
   15cd8:	str	r0, [sp, #16]
   15cdc:	beq	15ea0 <npth_sleep@plt+0x7b0>
   15ce0:	mov	r0, r5
   15ce4:	bl	1521c <fclose@plt>
   15ce8:	ldr	r0, [sl, #124]	; 0x7c
   15cec:	ldr	r3, [sp, #16]
   15cf0:	cmp	r0, r4
   15cf4:	beq	15d04 <npth_sleep@plt+0x614>
   15cf8:	bl	149dc <gcry_free@plt>
   15cfc:	ldr	r3, [sp, #16]
   15d00:	str	r4, [sl, #124]	; 0x7c
   15d04:	mov	r4, r3
   15d08:	mov	r5, #0
   15d0c:	b	15a44 <npth_sleep@plt+0x354>
   15d10:	mov	r2, r0
   15d14:	ldr	r1, [sp, #120]	; 0x78
   15d18:	mov	r0, #78	; 0x4e
   15d1c:	bl	15498 <gcry_control@plt>
   15d20:	b	15a58 <npth_sleep@plt+0x368>
   15d24:	ldr	r0, [sp, #120]	; 0x78
   15d28:	bl	151f8 <gcry_xstrdup@plt>
   15d2c:	str	r0, [sl, #32]
   15d30:	b	15a58 <npth_sleep@plt+0x368>
   15d34:	ldr	r0, [sp, #120]	; 0x78
   15d38:	bl	151f8 <gcry_xstrdup@plt>
   15d3c:	str	r0, [sl, #24]
   15d40:	b	15a58 <npth_sleep@plt+0x368>
   15d44:	ldr	r0, [sp, #120]	; 0x78
   15d48:	bl	151f8 <gcry_xstrdup@plt>
   15d4c:	str	r0, [sl, #20]
   15d50:	b	15a58 <npth_sleep@plt+0x368>
   15d54:	cmp	r5, #0
   15d58:	bne	15a58 <npth_sleep@plt+0x368>
   15d5c:	mov	r0, r4
   15d60:	bl	149dc <gcry_free@plt>
   15d64:	ldr	r0, [sp, #120]	; 0x78
   15d68:	bl	151f8 <gcry_xstrdup@plt>
   15d6c:	mov	r4, r0
   15d70:	b	15a0c <npth_sleep@plt+0x31c>
   15d74:	ldr	r2, [pc, #2404]	; 166e0 <npth_sleep@plt+0xff0>
   15d78:	mov	r3, #1
   15d7c:	str	r3, [r2, #16]
   15d80:	b	15a58 <npth_sleep@plt+0x368>
   15d84:	mov	r3, #1
   15d88:	str	r3, [sl, #264]	; 0x108
   15d8c:	b	15a58 <npth_sleep@plt+0x368>
   15d90:	ldr	r2, [sp, #120]	; 0x78
   15d94:	mov	r3, #1
   15d98:	str	r2, [sl, #92]	; 0x5c
   15d9c:	ldr	r2, [pc, #2364]	; 166e0 <npth_sleep@plt+0xff0>
   15da0:	str	r3, [r2, #148]	; 0x94
   15da4:	b	15a58 <npth_sleep@plt+0x368>
   15da8:	ldr	r0, [sp, #120]	; 0x78
   15dac:	bl	151f8 <gcry_xstrdup@plt>
   15db0:	str	r0, [sl, #36]	; 0x24
   15db4:	b	15a58 <npth_sleep@plt+0x368>
   15db8:	ldr	r0, [sp, #120]	; 0x78
   15dbc:	bl	151f8 <gcry_xstrdup@plt>
   15dc0:	str	r0, [sl, #28]
   15dc4:	b	15a58 <npth_sleep@plt+0x368>
   15dc8:	ldr	r2, [sp, #120]	; 0x78
   15dcc:	mov	r3, #1
   15dd0:	str	r2, [sl, #100]	; 0x64
   15dd4:	ldr	r2, [pc, #2308]	; 166e0 <npth_sleep@plt+0xff0>
   15dd8:	str	r3, [r2, #152]	; 0x98
   15ddc:	b	15a58 <npth_sleep@plt+0x368>
   15de0:	ldr	r0, [sp, #120]	; 0x78
   15de4:	bl	410bc <npth_sleep@plt+0x2b9cc>
   15de8:	cmn	r0, #1
   15dec:	beq	15e74 <npth_sleep@plt+0x784>
   15df0:	mov	r1, #0
   15df4:	bl	40d24 <npth_sleep@plt+0x2b634>
   15df8:	b	15a58 <npth_sleep@plt+0x368>
   15dfc:	ldr	r2, [pc, #2268]	; 166e0 <npth_sleep@plt+0xff0>
   15e00:	mov	r3, #1
   15e04:	str	r3, [r2, #140]	; 0x8c
   15e08:	b	15a58 <npth_sleep@plt+0x368>
   15e0c:	ldr	r2, [pc, #2252]	; 166e0 <npth_sleep@plt+0xff0>
   15e10:	mov	r3, #0
   15e14:	str	r3, [r2, #4]
   15e18:	b	15a58 <npth_sleep@plt+0x368>
   15e1c:	mov	r2, #5
   15e20:	ldr	r1, [pc, #2344]	; 16750 <npth_sleep@plt+0x1060>
   15e24:	mov	r0, r7
   15e28:	bl	14a3c <dcgettext@plt>
   15e2c:	mov	r1, r4
   15e30:	str	r7, [sp, #28]
   15e34:	bl	3d420 <npth_sleep@plt+0x27d30>
   15e38:	b	15a44 <npth_sleep@plt+0x354>
   15e3c:	ldr	r3, [sp, #28]
   15e40:	cmp	r3, r7
   15e44:	beq	17098 <npth_sleep@plt+0x19a8>
   15e48:	ldr	r3, [sp, #24]
   15e4c:	cmp	r3, r7
   15e50:	bne	15e88 <npth_sleep@plt+0x798>
   15e54:	ldr	r0, [sl, #124]	; 0x7c
   15e58:	bl	149dc <gcry_free@plt>
   15e5c:	mov	r0, #0
   15e60:	str	r4, [sl, #124]	; 0x7c
   15e64:	mov	r4, r0
   15e68:	bl	149dc <gcry_free@plt>
   15e6c:	str	r4, [sp, #28]
   15e70:	b	15a44 <npth_sleep@plt+0x354>
   15e74:	mov	r2, #10
   15e78:	mov	r1, #0
   15e7c:	ldr	r0, [sp, #120]	; 0x78
   15e80:	bl	14f40 <strtoul@plt>
   15e84:	b	15df0 <npth_sleep@plt+0x700>
   15e88:	mov	r2, #5
   15e8c:	ldr	r1, [pc, #2240]	; 16754 <npth_sleep@plt+0x1064>
   15e90:	bl	14a3c <dcgettext@plt>
   15e94:	mov	r1, r4
   15e98:	bl	3d420 <npth_sleep@plt+0x27d30>
   15e9c:	b	15e54 <npth_sleep@plt+0x764>
   15ea0:	mov	r0, r4
   15ea4:	bl	149dc <gcry_free@plt>
   15ea8:	mov	r0, r5
   15eac:	bl	3d170 <npth_sleep@plt+0x27a80>
   15eb0:	subs	r4, r0, #0
   15eb4:	bne	17078 <npth_sleep@plt+0x1988>
   15eb8:	ldr	r2, [pc, #2080]	; 166e0 <npth_sleep@plt+0xff0>
   15ebc:	ldr	r3, [r2, #52]	; 0x34
   15ec0:	tst	r3, #2
   15ec4:	strne	r5, [r2, #52]	; 0x34
   15ec8:	ldr	r2, [pc, #2064]	; 166e0 <npth_sleep@plt+0xff0>
   15ecc:	ldr	r3, [sp, #104]	; 0x68
   15ed0:	ldr	r2, [r2, #8]
   15ed4:	and	r3, r3, #256	; 0x100
   15ed8:	orrs	r3, r3, r2
   15edc:	bne	15f48 <npth_sleep@plt+0x858>
   15ee0:	ldr	r1, [sp, #44]	; 0x2c
   15ee4:	cmp	r1, #0
   15ee8:	ble	15f48 <npth_sleep@plt+0x858>
   15eec:	ldr	r6, [pc, #2148]	; 16758 <npth_sleep@plt+0x1068>
   15ef0:	b	15f00 <npth_sleep@plt+0x810>
   15ef4:	add	r4, r4, #1
   15ef8:	cmp	r1, r4
   15efc:	ble	15f48 <npth_sleep@plt+0x858>
   15f00:	ldr	r3, [sp, #40]	; 0x28
   15f04:	lsl	r5, r4, #2
   15f08:	ldr	r3, [r3, r4, lsl #2]
   15f0c:	ldrb	r2, [r3]
   15f10:	cmp	r2, #45	; 0x2d
   15f14:	bne	15ef4 <npth_sleep@plt+0x804>
   15f18:	ldrb	r3, [r3, #1]
   15f1c:	cmp	r3, #45	; 0x2d
   15f20:	bne	15ef4 <npth_sleep@plt+0x804>
   15f24:	mov	r2, #5
   15f28:	mov	r1, r6
   15f2c:	mov	r0, #0
   15f30:	bl	14a3c <dcgettext@plt>
   15f34:	ldr	r3, [sp, #40]	; 0x28
   15f38:	ldr	r1, [r3, r5]
   15f3c:	bl	3d420 <npth_sleep@plt+0x27d30>
   15f40:	ldr	r1, [sp, #44]	; 0x2c
   15f44:	b	15ef4 <npth_sleep@plt+0x804>
   15f48:	ldr	r1, [pc, #2060]	; 1675c <npth_sleep@plt+0x106c>
   15f4c:	ldr	r0, [pc, #2060]	; 16760 <npth_sleep@plt+0x1070>
   15f50:	bl	14cac <bind_textdomain_codeset@plt>
   15f54:	ldr	r3, [sp, #12]
   15f58:	ldr	r4, [sl, #80]	; 0x50
   15f5c:	orr	r3, r3, fp
   15f60:	orrs	r3, r3, r9
   15f64:	bne	16018 <npth_sleep@plt+0x928>
   15f68:	cmp	r4, #0
   15f6c:	beq	1704c <npth_sleep@plt+0x195c>
   15f70:	bl	17bd8 <npth_sleep@plt+0x24e8>
   15f74:	ldr	r0, [pc, #2024]	; 16764 <npth_sleep@plt+0x1074>
   15f78:	bl	4f098 <npth_sleep@plt+0x399a8>
   15f7c:	subs	r6, r0, #0
   15f80:	bne	16fec <npth_sleep@plt+0x18fc>
   15f84:	bl	3fc40 <npth_sleep@plt+0x2a550>
   15f88:	mov	r5, r0
   15f8c:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   15f90:	mov	r1, r6
   15f94:	bl	37f7c <npth_sleep@plt+0x2288c>
   15f98:	add	r2, sp, #152	; 0x98
   15f9c:	mov	r1, r0
   15fa0:	mov	r4, r0
   15fa4:	mov	r0, #3
   15fa8:	bl	155c4 <__xstat64@plt>
   15fac:	cmp	r0, #0
   15fb0:	beq	1608c <npth_sleep@plt+0x99c>
   15fb4:	bl	15084 <__errno_location@plt>
   15fb8:	ldr	r3, [r0]
   15fbc:	mov	r7, r0
   15fc0:	cmp	r3, #2
   15fc4:	bne	1649c <npth_sleep@plt+0xdac>
   15fc8:	ldrb	r3, [r5]
   15fcc:	cmp	r3, #126	; 0x7e
   15fd0:	beq	169c8 <npth_sleep@plt+0x12d8>
   15fd4:	mov	r1, r5
   15fd8:	mov	r0, r4
   15fdc:	bl	14760 <strcmp@plt>
   15fe0:	cmp	r0, #0
   15fe4:	bne	160b0 <npth_sleep@plt+0x9c0>
   15fe8:	ldr	r1, [pc, #1912]	; 16768 <npth_sleep@plt+0x1078>
   15fec:	mov	r0, r4
   15ff0:	bl	3f37c <npth_sleep@plt+0x29c8c>
   15ff4:	cmp	r0, #0
   15ff8:	bne	16d8c <npth_sleep@plt+0x169c>
   15ffc:	ldr	r3, [pc, #1756]	; 166e0 <npth_sleep@plt+0xff0>
   16000:	ldr	r3, [r3, #8]
   16004:	cmp	r3, #0
   16008:	beq	16d18 <npth_sleep@plt+0x1628>
   1600c:	mov	r0, r4
   16010:	bl	17e30 <npth_sleep@plt+0x2740>
   16014:	b	160b0 <npth_sleep@plt+0x9c0>
   16018:	cmp	r4, #0
   1601c:	bne	15f70 <npth_sleep@plt+0x880>
   16020:	ldr	r2, [pc, #1720]	; 166e0 <npth_sleep@plt+0xff0>
   16024:	ldr	r3, [r2, #148]	; 0x94
   16028:	cmp	r3, #0
   1602c:	moveq	r3, #1
   16030:	streq	r3, [r2, #148]	; 0x94
   16034:	beq	1606c <npth_sleep@plt+0x97c>
   16038:	ldr	r4, [sl, #92]	; 0x5c
   1603c:	cmp	r4, #0
   16040:	beq	1606c <npth_sleep@plt+0x97c>
   16044:	ldr	r1, [pc, #1824]	; 1676c <npth_sleep@plt+0x107c>
   16048:	mov	r0, r4
   1604c:	bl	14760 <strcmp@plt>
   16050:	cmp	r0, #0
   16054:	beq	16a2c <npth_sleep@plt+0x133c>
   16058:	mov	r0, r4
   1605c:	ldr	r1, [pc, #1944]	; 167fc <npth_sleep@plt+0x110c>
   16060:	bl	14760 <strcmp@plt>
   16064:	cmp	r0, #0
   16068:	beq	16a2c <npth_sleep@plt+0x133c>
   1606c:	ldr	r3, [pc, #1644]	; 166e0 <npth_sleep@plt+0xff0>
   16070:	ldr	r3, [r3, #152]	; 0x98
   16074:	cmp	r3, #0
   16078:	bne	16454 <npth_sleep@plt+0xd64>
   1607c:	ldr	r2, [pc, #1628]	; 166e0 <npth_sleep@plt+0xff0>
   16080:	mov	r3, #1
   16084:	str	r3, [r2, #152]	; 0x98
   16088:	b	15f70 <npth_sleep@plt+0x880>
   1608c:	ldr	r3, [sp, #168]	; 0xa8
   16090:	and	r3, r3, #61440	; 0xf000
   16094:	cmp	r3, #16384	; 0x4000
   16098:	beq	1600c <npth_sleep@plt+0x91c>
   1609c:	ldr	r1, [pc, #1740]	; 16770 <npth_sleep@plt+0x1080>
   160a0:	mov	r2, #5
   160a4:	bl	14a3c <dcgettext@plt>
   160a8:	mov	r1, r4
   160ac:	bl	3d484 <npth_sleep@plt+0x27d94>
   160b0:	mov	r0, r4
   160b4:	bl	149dc <gcry_free@plt>
   160b8:	ldr	r2, [sp, #36]	; 0x24
   160bc:	ldr	r3, [sp, #12]
   160c0:	cmp	r2, #0
   160c4:	moveq	r3, #0
   160c8:	cmp	r3, #0
   160cc:	bne	16414 <npth_sleep@plt+0xd24>
   160d0:	sub	r3, r9, #2
   160d4:	cmp	r3, #1
   160d8:	bls	16fd0 <npth_sleep@plt+0x18e0>
   160dc:	cmp	r9, #0
   160e0:	bne	16e44 <npth_sleep@plt+0x1754>
   160e4:	ldr	r4, [sp, #32]
   160e8:	cmp	r4, #0
   160ec:	beq	16110 <npth_sleep@plt+0xa20>
   160f0:	mov	r0, r4
   160f4:	bl	3d1a4 <npth_sleep@plt+0x27ab4>
   160f8:	mov	r0, r9
   160fc:	mov	r1, #7
   16100:	bl	3d1dc <npth_sleep@plt+0x27aec>
   16104:	mov	r0, r4
   16108:	bl	151f8 <gcry_xstrdup@plt>
   1610c:	str	r0, [sl, #8]
   16110:	ldr	r3, [sl, #20]
   16114:	cmp	r3, #0
   16118:	beq	16b74 <npth_sleep@plt+0x1484>
   1611c:	ldr	r3, [sl, #24]
   16120:	cmp	r3, #0
   16124:	beq	16b2c <npth_sleep@plt+0x143c>
   16128:	ldr	r3, [sp, #12]
   1612c:	cmp	r3, #0
   16130:	bne	163c0 <npth_sleep@plt+0xcd0>
   16134:	ldr	r3, [sl, #80]	; 0x50
   16138:	cmp	r3, #0
   1613c:	bne	164cc <npth_sleep@plt+0xddc>
   16140:	cmp	fp, #0
   16144:	beq	16394 <npth_sleep@plt+0xca4>
   16148:	ldr	r3, [pc, #1424]	; 166e0 <npth_sleep@plt+0xff0>
   1614c:	ldr	r2, [r3, #144]	; 0x90
   16150:	ldr	r3, [sp, #44]	; 0x2c
   16154:	orrs	r3, r2, r3
   16158:	beq	16cb0 <npth_sleep@plt+0x15c0>
   1615c:	ldr	r0, [pc, #1552]	; 16774 <npth_sleep@plt+0x1084>
   16160:	bl	3f5f8 <npth_sleep@plt+0x29f08>
   16164:	mov	r1, #1
   16168:	ldr	r0, [pc, #1544]	; 16778 <npth_sleep@plt+0x1088>
   1616c:	bl	18af8 <npth_sleep@plt+0x3408>
   16170:	ldr	r3, [pc, #1540]	; 1677c <npth_sleep@plt+0x108c>
   16174:	mov	r2, #0
   16178:	str	r3, [sp]
   1617c:	mov	r1, #1
   16180:	add	r3, r3, #20
   16184:	str	r0, [sl, #84]	; 0x54
   16188:	bl	18b60 <npth_sleep@plt+0x3470>
   1618c:	ldr	r3, [pc, #1356]	; 166e0 <npth_sleep@plt+0xff0>
   16190:	ldr	r3, [r3, #148]	; 0x94
   16194:	cmp	r3, #0
   16198:	mvneq	r6, #0
   1619c:	mov	r5, r0
   161a0:	beq	161ec <npth_sleep@plt+0xafc>
   161a4:	ldr	r0, [sl, #92]	; 0x5c
   161a8:	cmp	r0, #0
   161ac:	movne	r1, #0
   161b0:	moveq	r1, #1
   161b4:	ldreq	r0, [pc, #1476]	; 16780 <npth_sleep@plt+0x1090>
   161b8:	bl	18af8 <npth_sleep@plt+0x3408>
   161bc:	ldr	lr, [pc, #1308]	; 166e0 <npth_sleep@plt+0xff0>
   161c0:	ldr	r3, [pc, #1468]	; 16784 <npth_sleep@plt+0x1094>
   161c4:	mov	r2, #0
   161c8:	mov	ip, #2
   161cc:	str	r3, [sp]
   161d0:	mov	r1, r2
   161d4:	add	r3, r3, #32
   161d8:	str	ip, [lr, #148]	; 0x94
   161dc:	str	r0, [sl, #92]	; 0x5c
   161e0:	ldr	r0, [sl, #92]	; 0x5c
   161e4:	bl	18b60 <npth_sleep@plt+0x3470>
   161e8:	mov	r6, r0
   161ec:	ldr	r3, [pc, #1260]	; 166e0 <npth_sleep@plt+0xff0>
   161f0:	ldr	r3, [r3, #152]	; 0x98
   161f4:	cmp	r3, #0
   161f8:	mvneq	r7, #0
   161fc:	beq	16248 <npth_sleep@plt+0xb58>
   16200:	ldr	r0, [sl, #100]	; 0x64
   16204:	cmp	r0, #0
   16208:	movne	r1, #0
   1620c:	moveq	r1, #1
   16210:	ldreq	r0, [pc, #1392]	; 16788 <npth_sleep@plt+0x1098>
   16214:	bl	18af8 <npth_sleep@plt+0x3408>
   16218:	ldr	lr, [pc, #1216]	; 166e0 <npth_sleep@plt+0xff0>
   1621c:	ldr	r3, [pc, #1384]	; 1678c <npth_sleep@plt+0x109c>
   16220:	mov	r2, #0
   16224:	mov	ip, #2
   16228:	str	r3, [sp]
   1622c:	mov	r1, r2
   16230:	add	r3, r3, #44	; 0x2c
   16234:	str	ip, [lr, #152]	; 0x98
   16238:	str	r0, [sl, #100]	; 0x64
   1623c:	ldr	r0, [sl, #100]	; 0x64
   16240:	bl	18b60 <npth_sleep@plt+0x3470>
   16244:	mov	r7, r0
   16248:	mov	r1, #1
   1624c:	ldr	r0, [pc, #1340]	; 16790 <npth_sleep@plt+0x10a0>
   16250:	bl	18af8 <npth_sleep@plt+0x3408>
   16254:	ldr	r3, [pc, #1336]	; 16794 <npth_sleep@plt+0x10a4>
   16258:	mov	r2, #1
   1625c:	str	r3, [sp]
   16260:	mov	r1, #0
   16264:	add	r3, r3, #56	; 0x38
   16268:	str	r0, [sl, #108]	; 0x6c
   1626c:	bl	18b60 <npth_sleep@plt+0x3470>
   16270:	ldr	r3, [sp, #44]	; 0x2c
   16274:	cmp	r3, #0
   16278:	mov	r9, r0
   1627c:	bne	16a1c <npth_sleep@plt+0x132c>
   16280:	mov	r0, #0
   16284:	bl	14820 <fflush@plt>
   16288:	bl	15300 <fork@plt>
   1628c:	cmn	r0, #1
   16290:	mov	r4, r0
   16294:	beq	17080 <npth_sleep@plt+0x1990>
   16298:	cmp	r0, #0
   1629c:	bne	168e8 <npth_sleep@plt+0x11f8>
   162a0:	bl	18234 <npth_sleep@plt+0x2b44>
   162a4:	ldr	r8, [sp, #20]
   162a8:	cmp	r8, #0
   162ac:	bne	1631c <npth_sleep@plt+0xc2c>
   162b0:	ldr	r4, [pc, #1348]	; 167fc <npth_sleep@plt+0x110c>
   162b4:	mov	r0, r8
   162b8:	bl	3d294 <npth_sleep@plt+0x27ba4>
   162bc:	subs	r3, r5, r8
   162c0:	movne	r3, #1
   162c4:	cmp	r0, #0
   162c8:	movne	r3, #0
   162cc:	cmp	r3, #0
   162d0:	bne	16c10 <npth_sleep@plt+0x1520>
   162d4:	add	r8, r8, #1
   162d8:	cmp	r8, #3
   162dc:	bne	162b4 <npth_sleep@plt+0xbc4>
   162e0:	bl	14f70 <setsid@plt>
   162e4:	cmn	r0, #1
   162e8:	beq	17128 <npth_sleep@plt+0x1a38>
   162ec:	add	r0, sp, #152	; 0x98
   162f0:	bl	3d230 <npth_sleep@plt+0x27b40>
   162f4:	ldr	r1, [sp, #152]	; 0x98
   162f8:	mov	r0, #0
   162fc:	orr	r1, r1, #256	; 0x100
   16300:	bl	3d1dc <npth_sleep@plt+0x27aec>
   16304:	ldr	r2, [sp, #44]	; 0x2c
   16308:	mov	r3, #1
   1630c:	cmp	r2, #0
   16310:	ldr	r2, [pc, #968]	; 166e0 <npth_sleep@plt+0xff0>
   16314:	streq	r3, [sl, #120]	; 0x78
   16318:	str	r3, [r2, #112]	; 0x70
   1631c:	mov	r4, #1
   16320:	add	r0, sp, #260	; 0x104
   16324:	str	r4, [sp, #256]	; 0x100
   16328:	bl	152e8 <sigemptyset@plt>
   1632c:	mov	r3, #0
   16330:	add	r1, sp, #256	; 0x100
   16334:	mov	r2, r3
   16338:	mov	r0, #13
   1633c:	str	r3, [sp, #388]	; 0x184
   16340:	bl	14bc8 <sigaction@plt>
   16344:	bl	3fd80 <npth_sleep@plt+0x2a690>
   16348:	bl	3f3b4 <npth_sleep@plt+0x29cc4>
   1634c:	cmp	r0, #0
   16350:	bne	170fc <npth_sleep@plt+0x1a0c>
   16354:	mov	r0, #11
   16358:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   1635c:	mov	r4, r0
   16360:	mov	r0, #13
   16364:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   16368:	mov	r1, r4
   1636c:	mov	r2, r0
   16370:	ldr	r0, [pc, #1056]	; 16798 <npth_sleep@plt+0x10a8>
   16374:	bl	3d420 <npth_sleep@plt+0x27d30>
   16378:	mov	r0, r5
   1637c:	mov	r3, r9
   16380:	mov	r2, r7
   16384:	mov	r1, r6
   16388:	bl	193fc <npth_sleep@plt+0x3d0c>
   1638c:	mov	r0, r5
   16390:	bl	14fac <assuan_sock_close@plt>
   16394:	ldr	r3, [pc, #804]	; 166c0 <npth_sleep@plt+0xfd0>
   16398:	ldr	r2, [sp, #396]	; 0x18c
   1639c:	mov	r0, #0
   163a0:	ldr	r3, [r3]
   163a4:	cmp	r2, r3
   163a8:	bne	17000 <npth_sleep@plt+0x1910>
   163ac:	add	sp, sp, #404	; 0x194
   163b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   163b4:	ldr	r0, [sp, #120]	; 0x78
   163b8:	bl	3fcb4 <npth_sleep@plt+0x2a5c4>
   163bc:	b	15920 <npth_sleep@plt+0x230>
   163c0:	bl	18234 <npth_sleep@plt+0x2b44>
   163c4:	mov	r1, #156	; 0x9c
   163c8:	mov	r0, #1
   163cc:	bl	150fc <gcry_calloc@plt>
   163d0:	subs	r4, r0, #0
   163d4:	beq	17004 <npth_sleep@plt+0x1914>
   163d8:	bl	4908c <npth_sleep@plt+0x3399c>
   163dc:	cmp	r0, #0
   163e0:	str	r0, [r4, #16]
   163e4:	beq	17024 <npth_sleep@plt+0x1934>
   163e8:	mov	r0, r4
   163ec:	bl	17fc4 <npth_sleep@plt+0x28d4>
   163f0:	mvn	r2, #0
   163f4:	mov	r1, r2
   163f8:	mov	r0, r4
   163fc:	bl	1f3d0 <npth_sleep@plt+0x9ce0>
   16400:	mov	r0, r4
   16404:	bl	180bc <npth_sleep@plt+0x29cc>
   16408:	mov	r0, r4
   1640c:	bl	149dc <gcry_free@plt>
   16410:	b	16394 <npth_sleep@plt+0xca4>
   16414:	bl	17f74 <npth_sleep@plt+0x2884>
   16418:	bl	14ec8 <getpid@plt>
   1641c:	mov	r1, r0
   16420:	ldr	r0, [pc, #884]	; 1679c <npth_sleep@plt+0x10ac>
   16424:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   16428:	ldr	r0, [sp, #36]	; 0x24
   1642c:	bl	3ef84 <npth_sleep@plt+0x29894>
   16430:	ldr	r0, [pc, #872]	; 167a0 <npth_sleep@plt+0x10b0>
   16434:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   16438:	b	160d0 <npth_sleep@plt+0x9e0>
   1643c:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   16440:	mov	r2, fp
   16444:	ldr	r1, [pc, #1008]	; 1683c <npth_sleep@plt+0x114c>
   16448:	bl	37f7c <npth_sleep@plt+0x2288c>
   1644c:	mov	r4, r0
   16450:	b	159d0 <npth_sleep@plt+0x2e0>
   16454:	ldr	r4, [sl, #100]	; 0x64
   16458:	cmp	r4, #0
   1645c:	beq	15f70 <npth_sleep@plt+0x880>
   16460:	ldr	r1, [pc, #772]	; 1676c <npth_sleep@plt+0x107c>
   16464:	mov	r0, r4
   16468:	bl	14760 <strcmp@plt>
   1646c:	cmp	r0, #0
   16470:	beq	16488 <npth_sleep@plt+0xd98>
   16474:	mov	r0, r4
   16478:	ldr	r1, [pc, #892]	; 167fc <npth_sleep@plt+0x110c>
   1647c:	bl	14760 <strcmp@plt>
   16480:	cmp	r0, #0
   16484:	bne	15f70 <npth_sleep@plt+0x880>
   16488:	ldr	r2, [pc, #592]	; 166e0 <npth_sleep@plt+0xff0>
   1648c:	mov	r3, #0
   16490:	str	r3, [sl, #100]	; 0x64
   16494:	str	r3, [r2, #152]	; 0x98
   16498:	b	15f70 <npth_sleep@plt+0x880>
   1649c:	ldr	r1, [pc, #768]	; 167a4 <npth_sleep@plt+0x10b4>
   164a0:	mov	r0, r6
   164a4:	mov	r2, #5
   164a8:	bl	14a3c <dcgettext@plt>
   164ac:	mov	r5, r0
   164b0:	ldr	r0, [r7]
   164b4:	bl	14dcc <strerror@plt>
   164b8:	mov	r1, r4
   164bc:	mov	r2, r0
   164c0:	mov	r0, r5
   164c4:	bl	3d484 <npth_sleep@plt+0x27d94>
   164c8:	b	160b0 <npth_sleep@plt+0x9c0>
   164cc:	bl	18234 <npth_sleep@plt+0x2b44>
   164d0:	ldr	r3, [sp, #32]
   164d4:	cmp	r3, #0
   164d8:	beq	16cbc <npth_sleep@plt+0x15cc>
   164dc:	mov	r0, #11
   164e0:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   164e4:	mov	r4, r0
   164e8:	mov	r0, #13
   164ec:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   164f0:	mov	r1, r4
   164f4:	mov	r2, r0
   164f8:	ldr	r0, [pc, #680]	; 167a8 <npth_sleep@plt+0x10b8>
   164fc:	bl	3d420 <npth_sleep@plt+0x27d30>
   16500:	ldr	r3, [pc, #472]	; 166e0 <npth_sleep@plt+0xff0>
   16504:	ldr	r3, [r3, #144]	; 0x90
   16508:	cmp	r3, #0
   1650c:	beq	16a10 <npth_sleep@plt+0x1320>
   16510:	ldr	r0, [pc, #604]	; 16774 <npth_sleep@plt+0x1084>
   16514:	bl	3f5f8 <npth_sleep@plt+0x29f08>
   16518:	ldr	r3, [pc, #652]	; 167ac <npth_sleep@plt+0x10bc>
   1651c:	ldr	r1, [pc, #652]	; 167b0 <npth_sleep@plt+0x10c0>
   16520:	sub	r2, r3, #8
   16524:	str	r3, [sp, #264]	; 0x108
   16528:	str	r2, [sp, #276]	; 0x114
   1652c:	sub	r2, r3, #16
   16530:	sub	r3, r3, #24
   16534:	str	r2, [sp, #288]	; 0x120
   16538:	str	r3, [sp, #300]	; 0x12c
   1653c:	ldr	r2, [pc, #624]	; 167b4 <npth_sleep@plt+0x10c4>
   16540:	ldr	r3, [pc, #624]	; 167b8 <npth_sleep@plt+0x10c8>
   16544:	ldr	r0, [pc, #624]	; 167bc <npth_sleep@plt+0x10cc>
   16548:	str	r1, [sp, #268]	; 0x10c
   1654c:	str	r2, [sp, #280]	; 0x118
   16550:	add	r1, sp, #52	; 0x34
   16554:	add	r2, sp, #56	; 0x38
   16558:	str	r3, [sp, #292]	; 0x124
   1655c:	add	r3, sp, #60	; 0x3c
   16560:	str	r1, [sp, #68]	; 0x44
   16564:	str	r2, [sp, #72]	; 0x48
   16568:	add	r1, sp, #64	; 0x40
   1656c:	add	r2, sp, #80	; 0x50
   16570:	str	r3, [sp, #76]	; 0x4c
   16574:	add	r3, sp, #76	; 0x4c
   16578:	str	r0, [sp, #256]	; 0x100
   1657c:	str	r1, [sp, #80]	; 0x50
   16580:	str	r2, [sp, #260]	; 0x104
   16584:	add	r1, sp, #72	; 0x48
   16588:	add	r2, sp, #68	; 0x44
   1658c:	str	r3, [sp, #272]	; 0x110
   16590:	ldr	r0, [pc, #552]	; 167c0 <npth_sleep@plt+0x10d0>
   16594:	mvn	r3, #0
   16598:	str	r1, [sp, #284]	; 0x11c
   1659c:	str	r2, [sp, #296]	; 0x128
   165a0:	str	r3, [sp, #64]	; 0x40
   165a4:	str	r3, [sp, #60]	; 0x3c
   165a8:	str	r3, [sp, #56]	; 0x38
   165ac:	str	r3, [sp, #52]	; 0x34
   165b0:	bl	14d48 <getenv@plt>
   165b4:	subs	r4, r0, #0
   165b8:	beq	16a04 <npth_sleep@plt+0x1314>
   165bc:	mov	r2, #10
   165c0:	mov	r1, #0
   165c4:	bl	14f40 <strtoul@plt>
   165c8:	mov	r5, r0
   165cc:	bl	14ec8 <getpid@plt>
   165d0:	cmp	r5, r0
   165d4:	beq	16600 <npth_sleep@plt+0xf10>
   165d8:	mov	r2, #10
   165dc:	mov	r1, #0
   165e0:	mov	r0, r4
   165e4:	bl	14f40 <strtoul@plt>
   165e8:	mov	r4, r0
   165ec:	bl	14ec8 <getpid@plt>
   165f0:	mov	r1, r4
   165f4:	mov	r2, r0
   165f8:	ldr	r0, [pc, #452]	; 167c4 <npth_sleep@plt+0x10d4>
   165fc:	bl	3d484 <npth_sleep@plt+0x27d94>
   16600:	ldr	r0, [pc, #448]	; 167c8 <npth_sleep@plt+0x10d8>
   16604:	bl	14d48 <getenv@plt>
   16608:	subs	r3, r0, #0
   1660c:	str	r3, [sp, #12]
   16610:	beq	16c60 <npth_sleep@plt+0x1570>
   16614:	ldr	r1, [pc, #432]	; 167cc <npth_sleep@plt+0x10dc>
   16618:	bl	38754 <npth_sleep@plt+0x23064>
   1661c:	subs	r3, r0, #0
   16620:	str	r3, [sp, #12]
   16624:	beq	170cc <npth_sleep@plt+0x19dc>
   16628:	ldr	r5, [r3]
   1662c:	cmp	r5, #0
   16630:	movne	r5, #0
   16634:	ldrne	r3, [sp, #12]
   16638:	beq	16db0 <npth_sleep@plt+0x16c0>
   1663c:	ldr	r2, [r3, #4]!
   16640:	add	r5, r5, #1
   16644:	cmp	r2, #0
   16648:	bne	1663c <npth_sleep@plt+0xf4c>
   1664c:	ldr	r0, [pc, #460]	; 16820 <npth_sleep@plt+0x1130>
   16650:	bl	14d48 <getenv@plt>
   16654:	subs	r4, r0, #0
   16658:	beq	16ca4 <npth_sleep@plt+0x15b4>
   1665c:	mov	r2, #10
   16660:	mov	r0, r4
   16664:	mov	r1, #0
   16668:	bl	14784 <strtol@plt>
   1666c:	subs	r2, r0, #0
   16670:	ble	16d9c <npth_sleep@plt+0x16ac>
   16674:	cmp	r5, r2
   16678:	bne	16ddc <npth_sleep@plt+0x16ec>
   1667c:	ldr	r3, [sp, #12]
   16680:	mov	r7, #0
   16684:	sub	r9, r3, #4
   16688:	ldr	fp, [r9, #4]!
   1668c:	add	r6, sp, #256	; 0x100
   16690:	mov	r4, #0
   16694:	ldr	r8, [r6]
   16698:	mov	r0, fp
   1669c:	mov	r1, r8
   166a0:	bl	14760 <strcmp@plt>
   166a4:	cmp	r0, #0
   166a8:	beq	16a40 <npth_sleep@plt+0x1350>
   166ac:	cmp	r4, #3
   166b0:	add	r6, r6, #12
   166b4:	beq	16a40 <npth_sleep@plt+0x1350>
   166b8:	add	r4, r4, #1
   166bc:	b	16694 <npth_sleep@plt+0xfa4>
   166c0:	andeq	ip, r6, r8, lsr r8
   166c4:	andeq	sp, r6, r4, ror #10
   166c8:	andeq	r8, r1, r8, ror r7
   166cc:	muleq	r4, r8, sl
   166d0:	andeq	r5, r1, r0, lsl r2
   166d4:	ldrdeq	r4, [r1], -ip
   166d8:	ldrdeq	r4, [r1], -r0
   166dc:	andeq	sp, r6, ip, asr #32
   166e0:	muleq	r6, r8, r9
   166e4:	andeq	r7, r1, r4, lsl #8
   166e8:	andeq	pc, r4, r4, lsr #21
   166ec:	ldrdeq	pc, [r4], -r4
   166f0:	andeq	pc, r4, r4, ror #4
   166f4:	ldrdeq	pc, [r4], -ip
   166f8:	andeq	pc, r4, r8, ror #21
   166fc:	andeq	r0, r0, r1, lsl #4
   16700:	strdeq	r0, [r0], -sp
   16704:	andeq	pc, r4, ip, lsr #21
   16708:	andeq	sp, r6, ip, lsl #1
   1670c:	andeq	r7, r5, r0, asr pc
   16710:	andeq	r0, r0, r9, lsl #4
   16714:	andeq	r0, r0, r2, lsr #4
   16718:	andeq	r0, r0, pc, lsr #4
   1671c:	andeq	r0, r0, sp, lsr #4
   16720:	strdeq	r0, [r0], -r5
   16724:	strdeq	r0, [r0], -r7
   16728:	andeq	r0, r0, r2, lsl #4
   1672c:	andeq	r0, r0, r6, lsl #4
   16730:	andeq	r0, r0, r7, lsl #4
   16734:	andeq	r0, r0, r6, lsr r2
   16738:	andeq	r0, r0, r7, lsr r2
   1673c:	andeq	r0, r0, r1, lsl r2
   16740:	andeq	pc, r4, r8, asr fp	; <UNPREDICTABLE>
   16744:	andeq	r0, r0, r1, lsr r2
   16748:	andeq	r0, r0, r3, lsl r2
   1674c:	andeq	pc, r4, r4, asr #22
   16750:	andeq	pc, r4, r8, lsr #22
   16754:	andeq	pc, r4, r4, lsl #22
   16758:	andeq	pc, r4, r8, ror fp	; <UNPREDICTABLE>
   1675c:	andeq	pc, r4, r8, ror #22
   16760:	andeq	pc, r4, r0, ror fp	; <UNPREDICTABLE>
   16764:	andeq	r8, r1, r0, asr r9
   16768:	andeq	pc, r4, r8, asr #3
   1676c:	andeq	pc, r4, r8, ror #2
   16770:	ldrdeq	pc, [r4], -r8
   16774:	andeq	pc, r4, r0, lsr #31
   16778:	andeq	pc, r4, r0, lsl r1	; <UNPREDICTABLE>
   1677c:	andeq	sp, r6, r8, lsr #11
   16780:	muleq	r5, r8, r3
   16784:	andeq	sp, r6, r4, lsr #11
   16788:	andeq	r0, r5, ip, lsr #7
   1678c:	andeq	sp, r6, r0, lsr #11
   16790:	andeq	r0, r5, r0, asr #7
   16794:	muleq	r6, ip, r5
   16798:	ldrdeq	r0, [r5], -ip
   1679c:	strdeq	pc, [r4], -ip
   167a0:	andeq	pc, r4, r8, lsr #24
   167a4:			; <UNDEFINED> instruction: 0x0004fbbc
   167a8:	andeq	pc, r4, ip, ror pc	; <UNPREDICTABLE>
   167ac:	ldrdeq	sp, [r6], -r0
   167b0:			; <UNDEFINED> instruction: 0x000503b8
   167b4:	andeq	r0, r5, r4, lsr #7
   167b8:	ldrdeq	pc, [r4], -r0
   167bc:	andeq	r0, r5, ip, asr #7
   167c0:			; <UNDEFINED> instruction: 0x0004ffb0
   167c4:	andeq	r0, r5, r8
   167c8:	andeq	r0, r5, ip, rrx
   167cc:	andeq	r7, r5, r0, asr #15
   167d0:	andeq	r0, r5, r4, lsr #8
   167d4:			; <UNDEFINED> instruction: 0x0004ffbc
   167d8:	andeq	sp, r6, r8
   167dc:	ldrdeq	r0, [r5], -ip
   167e0:	andeq	sp, r6, r8, ror #11
   167e4:	andeq	r0, r5, r4, ror #6
   167e8:	muleq	r5, r4, r2
   167ec:	andeq	pc, r4, ip, ror #4
   167f0:			; <UNDEFINED> instruction: 0x0004fab0
   167f4:			; <UNDEFINED> instruction: 0x000502b4
   167f8:	andeq	r0, r5, r4, ror #8
   167fc:	andeq	pc, r4, r0, lsr #23
   16800:	andeq	r0, r5, ip, lsl #9
   16804:	andeq	r0, r5, r8, ror r1
   16808:	andeq	r0, r5, ip, asr #6
   1680c:	andeq	pc, r4, ip, asr r2	; <UNPREDICTABLE>
   16810:	andeq	r0, r5, r4, asr #8
   16814:	strdeq	pc, [r4], -r4
   16818:	andeq	r0, r5, r4, lsl #2
   1681c:	ldrdeq	pc, [r4], -r0
   16820:	muleq	r5, r4, r0
   16824:	andeq	r0, r5, r0, lsr #1
   16828:	andeq	r0, r5, r8, lsr r2
   1682c:	andeq	r0, r5, r8, lsr #6
   16830:	andeq	r0, r5, r4, ror #7
   16834:	andeq	r0, r5, r8, lsl #8
   16838:	strdeq	r0, [r5], -r8
   1683c:	strdeq	pc, [r4], -r4
   16840:	muleq	r4, r8, sl
   16844:	andeq	pc, r4, r4, lsr ip	; <UNPREDICTABLE>
   16848:	andeq	pc, r4, ip, lsr ip	; <UNPREDICTABLE>
   1684c:	andeq	pc, r4, r0, asr ip	; <UNPREDICTABLE>
   16850:	muleq	r4, r0, ip
   16854:	andeq	r0, r0, r8, lsl #14
   16858:	andeq	pc, r4, ip, lsr #25
   1685c:	andeq	pc, r4, ip, asr #25
   16860:	andeq	r1, r0, r0, lsr #24
   16864:	andeq	pc, r4, r4, ror #25
   16868:	andeq	pc, r4, r0, lsl #26
   1686c:	andeq	pc, r4, r8, lsr #26
   16870:	andeq	pc, r4, r4, asr #26
   16874:	andeq	pc, r4, r8, ror #26
   16878:	andeq	pc, r4, r8, lsl #27
   1687c:	andeq	pc, r4, r8, lsr #27
   16880:	andeq	pc, r4, r8, asr #27
   16884:	ldrdeq	pc, [r4], -r8
   16888:	strdeq	pc, [r4], -r8
   1688c:	andeq	pc, r4, r8, lsl lr	; <UNPREDICTABLE>
   16890:	andeq	pc, r4, r4, lsr lr	; <UNPREDICTABLE>
   16894:	andeq	pc, r4, ip, asr #28
   16898:	andeq	pc, r4, r8, ror #28
   1689c:	andeq	pc, r4, ip, ror #28
   168a0:	muleq	r4, r0, lr
   168a4:			; <UNDEFINED> instruction: 0x0004feb4
   168a8:	ldrdeq	pc, [r4], -r0
   168ac:	andeq	pc, r4, ip, ror #29
   168b0:	andeq	pc, r4, r0, lsl pc	; <UNPREDICTABLE>
   168b4:	andeq	r0, r5, r4, ror #3
   168b8:	andeq	r0, r5, ip, ror #9
   168bc:	andeq	pc, r4, ip, lsr #23
   168c0:	andeq	pc, r4, ip, lsl pc	; <UNPREDICTABLE>
   168c4:	andeq	pc, r4, ip, asr #30
   168c8:	muleq	r6, r8, r9
   168cc:	andeq	r0, r5, r0, ror r4
   168d0:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   168d4:			; <UNDEFINED> instruction: 0x0004f7b8
   168d8:	andeq	r0, r5, ip, ror r0
   168dc:	andeq	r0, r5, r8, lsl #6
   168e0:	andeq	r0, r5, r0, asr #9
   168e4:	andeq	r0, r5, r8, lsr #9
   168e8:	mov	r0, r5
   168ec:	bl	15660 <close@plt>
   168f0:	ldr	r3, [sl, #260]	; 0x104
   168f4:	cmp	r3, #0
   168f8:	beq	16c98 <npth_sleep@plt+0x15a8>
   168fc:	mov	r2, #0
   16900:	ldr	r1, [pc, #-296]	; 167e0 <npth_sleep@plt+0x10f0>
   16904:	mov	r0, #2
   16908:	bl	14844 <sigprocmask@plt>
   1690c:	cmp	r0, #0
   16910:	bne	16cfc <npth_sleep@plt+0x160c>
   16914:	ldr	r3, [sl, #264]	; 0x108
   16918:	cmp	r3, #0
   1691c:	bne	16e04 <npth_sleep@plt+0x1714>
   16920:	ldr	r2, [sl, #84]	; 0x54
   16924:	mov	r3, #0
   16928:	mov	r1, #0
   1692c:	strb	r3, [r2]
   16930:	ldr	r2, [pc, #-112]	; 168c8 <npth_sleep@plt+0x11d8>
   16934:	ldr	r2, [r2, #148]	; 0x94
   16938:	cmp	r2, r3
   1693c:	ldrne	r2, [sl, #92]	; 0x5c
   16940:	strbne	r3, [r2]
   16944:	ldr	r3, [pc, #-132]	; 168c8 <npth_sleep@plt+0x11d8>
   16948:	ldr	r3, [r3, #152]	; 0x98
   1694c:	cmp	r3, #0
   16950:	movne	r2, #0
   16954:	ldrne	r3, [sl, #100]	; 0x64
   16958:	strbne	r2, [r3]
   1695c:	ldr	r2, [sl, #108]	; 0x6c
   16960:	ldr	r3, [sl, #264]	; 0x108
   16964:	strb	r1, [r2]
   16968:	ldr	r2, [sp, #44]	; 0x2c
   1696c:	cmp	r2, r1
   16970:	beq	16bc0 <npth_sleep@plt+0x14d0>
   16974:	cmp	r3, r1
   16978:	beq	16ccc <npth_sleep@plt+0x15dc>
   1697c:	ldr	r0, [sp, #80]	; 0x50
   16980:	bl	15324 <putenv@plt>
   16984:	cmp	r0, #0
   16988:	bne	1699c <npth_sleep@plt+0x12ac>
   1698c:	ldr	r0, [sp, #152]	; 0x98
   16990:	bl	15324 <putenv@plt>
   16994:	cmp	r0, #0
   16998:	beq	16ccc <npth_sleep@plt+0x15dc>
   1699c:	bl	15084 <__errno_location@plt>
   169a0:	ldr	r0, [r0]
   169a4:	bl	14dcc <strerror@plt>
   169a8:	mov	r1, r0
   169ac:	ldr	r0, [pc, #-484]	; 167d0 <npth_sleep@plt+0x10e0>
   169b0:	bl	3d484 <npth_sleep@plt+0x27d94>
   169b4:	mov	r0, r4
   169b8:	mov	r1, #15
   169bc:	bl	14e98 <kill@plt>
   169c0:	mov	r0, #1
   169c4:	bl	14ed4 <exit@plt>
   169c8:	mov	r0, r4
   169cc:	bl	14f58 <strlen@plt>
   169d0:	add	r5, r5, #1
   169d4:	mov	r6, r0
   169d8:	mov	r0, r5
   169dc:	bl	14f58 <strlen@plt>
   169e0:	cmp	r6, r0
   169e4:	bcc	160b0 <npth_sleep@plt+0x9c0>
   169e8:	sub	r0, r6, r0
   169ec:	add	r0, r4, r0
   169f0:	mov	r1, r5
   169f4:	bl	14760 <strcmp@plt>
   169f8:	cmp	r0, #0
   169fc:	beq	15fe8 <npth_sleep@plt+0x8f8>
   16a00:	b	160b0 <npth_sleep@plt+0x9c0>
   16a04:	ldr	r0, [pc, #-568]	; 167d4 <npth_sleep@plt+0x10e4>
   16a08:	bl	3d484 <npth_sleep@plt+0x27d94>
   16a0c:	b	16600 <npth_sleep@plt+0xf10>
   16a10:	ldr	r0, [pc, #-524]	; 1680c <npth_sleep@plt+0x111c>
   16a14:	bl	3f5f8 <npth_sleep@plt+0x29f08>
   16a18:	b	16510 <npth_sleep@plt+0xe20>
   16a1c:	bl	14ec8 <getpid@plt>
   16a20:	ldr	r3, [pc, #-592]	; 167d8 <npth_sleep@plt+0x10e8>
   16a24:	str	r0, [r3, #128]	; 0x80
   16a28:	b	16280 <npth_sleep@plt+0xb90>
   16a2c:	ldr	r2, [pc, #-364]	; 168c8 <npth_sleep@plt+0x11d8>
   16a30:	mov	r3, #0
   16a34:	str	r3, [sl, #92]	; 0x5c
   16a38:	str	r3, [r2, #148]	; 0x94
   16a3c:	b	1606c <npth_sleep@plt+0x97c>
   16a40:	add	r3, r4, r4, lsl #1
   16a44:	add	r2, sp, #400	; 0x190
   16a48:	add	r3, r2, r3, lsl #2
   16a4c:	add	r6, r7, #3
   16a50:	ldr	fp, [r3, #-140]	; 0xffffff74
   16a54:	ldr	r3, [fp]
   16a58:	ldr	r3, [r3]
   16a5c:	cmn	r3, #1
   16a60:	beq	16ae8 <npth_sleep@plt+0x13f8>
   16a64:	ldr	r0, [pc, #-656]	; 167dc <npth_sleep@plt+0x10ec>
   16a68:	mov	r1, r8
   16a6c:	bl	3d484 <npth_sleep@plt+0x27d94>
   16a70:	mov	r0, r6
   16a74:	bl	15660 <close@plt>
   16a78:	add	r7, r7, #1
   16a7c:	cmp	r7, r5
   16a80:	blt	16688 <npth_sleep@plt+0xf98>
   16a84:	ldr	r0, [sp, #12]
   16a88:	bl	149dc <gcry_free@plt>
   16a8c:	ldr	r3, [sp, #52]	; 0x34
   16a90:	cmn	r3, #1
   16a94:	beq	170f4 <npth_sleep@plt+0x1a04>
   16a98:	ldr	r3, [sl, #260]	; 0x104
   16a9c:	cmp	r3, #0
   16aa0:	beq	16bb4 <npth_sleep@plt+0x14c4>
   16aa4:	mov	r2, #0
   16aa8:	ldr	r1, [pc, #-720]	; 167e0 <npth_sleep@plt+0x10f0>
   16aac:	mov	r0, #2
   16ab0:	bl	14844 <sigprocmask@plt>
   16ab4:	cmp	r0, #0
   16ab8:	bne	16de8 <npth_sleep@plt+0x16f8>
   16abc:	ldr	r2, [sp, #64]	; 0x40
   16ac0:	ldr	r3, [sp, #60]	; 0x3c
   16ac4:	str	r2, [sp]
   16ac8:	ldr	r1, [sp, #52]	; 0x34
   16acc:	ldr	r2, [sp, #56]	; 0x38
   16ad0:	ldr	r0, [pc, #-756]	; 167e4 <npth_sleep@plt+0x10f4>
   16ad4:	bl	3d420 <npth_sleep@plt+0x27d30>
   16ad8:	ldrd	r2, [sp, #60]	; 0x3c
   16adc:	ldrd	r0, [sp, #52]	; 0x34
   16ae0:	bl	193fc <npth_sleep@plt+0x3d0c>
   16ae4:	b	16394 <npth_sleep@plt+0xca4>
   16ae8:	mov	r0, r6
   16aec:	bl	3f91c <npth_sleep@plt+0x2a22c>
   16af0:	cmp	r0, #0
   16af4:	beq	16b98 <npth_sleep@plt+0x14a8>
   16af8:	mov	r3, #12
   16afc:	add	r1, sp, #400	; 0x190
   16b00:	mla	r4, r3, r4, r1
   16b04:	ldr	r2, [fp]
   16b08:	mov	r3, r0
   16b0c:	ldr	ip, [r4, #-136]	; 0xffffff78
   16b10:	str	r6, [r2]
   16b14:	mov	r1, r6
   16b18:	str	r0, [ip]
   16b1c:	mov	r2, r8
   16b20:	ldr	r0, [pc, #-832]	; 167e8 <npth_sleep@plt+0x10f8>
   16b24:	bl	3d420 <npth_sleep@plt+0x27d30>
   16b28:	b	16a78 <npth_sleep@plt+0x1388>
   16b2c:	ldr	r0, [pc, #-840]	; 167ec <npth_sleep@plt+0x10fc>
   16b30:	bl	14d48 <getenv@plt>
   16b34:	cmp	r0, #0
   16b38:	beq	16128 <npth_sleep@plt+0xa38>
   16b3c:	ldr	r0, [pc, #-856]	; 167ec <npth_sleep@plt+0x10fc>
   16b40:	bl	14d48 <getenv@plt>
   16b44:	bl	151f8 <gcry_xstrdup@plt>
   16b48:	str	r0, [sl, #24]
   16b4c:	b	16128 <npth_sleep@plt+0xa38>
   16b50:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   16b54:	cmp	r0, #0
   16b58:	uxthne	r0, r0
   16b5c:	orrne	r0, r0, #67108864	; 0x4000000
   16b60:	beq	15824 <npth_sleep@plt+0x134>
   16b64:	bl	15408 <gpg_strerror@plt>
   16b68:	mov	r1, r0
   16b6c:	ldr	r0, [pc, #-900]	; 167f0 <npth_sleep@plt+0x1100>
   16b70:	bl	3d508 <npth_sleep@plt+0x27e18>
   16b74:	mov	r0, #1
   16b78:	bl	14f4c <ttyname@plt>
   16b7c:	cmp	r0, #0
   16b80:	beq	1611c <npth_sleep@plt+0xa2c>
   16b84:	mov	r0, #1
   16b88:	bl	14f4c <ttyname@plt>
   16b8c:	bl	151f8 <gcry_xstrdup@plt>
   16b90:	str	r0, [sl, #20]
   16b94:	b	1611c <npth_sleep@plt+0xa2c>
   16b98:	mov	r2, r8
   16b9c:	mov	r1, r6
   16ba0:	ldr	r0, [pc, #-948]	; 167f4 <npth_sleep@plt+0x1104>
   16ba4:	bl	3d484 <npth_sleep@plt+0x27d94>
   16ba8:	mov	r0, r6
   16bac:	bl	15660 <close@plt>
   16bb0:	b	16a78 <npth_sleep@plt+0x1388>
   16bb4:	ldr	r0, [pc, #-948]	; 16808 <npth_sleep@plt+0x1118>
   16bb8:	bl	3d420 <npth_sleep@plt+0x27d30>
   16bbc:	b	16abc <npth_sleep@plt+0x13cc>
   16bc0:	cmp	r8, #0
   16bc4:	beq	16d7c <npth_sleep@plt+0x168c>
   16bc8:	cmp	r3, #0
   16bcc:	beq	16d84 <npth_sleep@plt+0x1694>
   16bd0:	mov	r1, #61	; 0x3d
   16bd4:	ldr	r0, [sp, #80]	; 0x50
   16bd8:	bl	14fa0 <strchr@plt>
   16bdc:	mov	r3, #32
   16be0:	strb	r3, [r0]
   16be4:	ldr	r1, [sp, #80]	; 0x50
   16be8:	ldr	r0, [pc, #-1016]	; 167f8 <npth_sleep@plt+0x1108>
   16bec:	bl	14ce8 <gpgrt_printf@plt>
   16bf0:	ldr	r3, [sl, #264]	; 0x108
   16bf4:	cmp	r3, #0
   16bf8:	beq	16d84 <npth_sleep@plt+0x1694>
   16bfc:	ldr	r0, [sp, #80]	; 0x50
   16c00:	bl	149dc <gcry_free@plt>
   16c04:	ldr	r0, [sp, #152]	; 0x98
   16c08:	bl	149dc <gcry_free@plt>
   16c0c:	b	16d84 <npth_sleep@plt+0x1694>
   16c10:	mov	r0, r8
   16c14:	bl	15660 <close@plt>
   16c18:	cmp	r0, #0
   16c1c:	bne	162d4 <npth_sleep@plt+0xbe4>
   16c20:	adds	r1, r8, #0
   16c24:	movne	r1, #1
   16c28:	mov	r0, r4
   16c2c:	bl	15018 <__open64_2@plt>
   16c30:	cmn	r0, #1
   16c34:	bne	162d4 <npth_sleep@plt+0xbe4>
   16c38:	bl	15084 <__errno_location@plt>
   16c3c:	ldr	r0, [r0]
   16c40:	bl	14dcc <strerror@plt>
   16c44:	ldr	r1, [pc, #-1104]	; 167fc <npth_sleep@plt+0x110c>
   16c48:	mov	r2, r0
   16c4c:	ldr	r0, [pc, #-1108]	; 16800 <npth_sleep@plt+0x1110>
   16c50:	bl	3d484 <npth_sleep@plt+0x27d94>
   16c54:	bl	18950 <npth_sleep@plt+0x3260>
   16c58:	mov	r0, #1
   16c5c:	bl	14ed4 <exit@plt>
   16c60:	ldr	r0, [pc, #-1096]	; 16820 <npth_sleep@plt+0x1130>
   16c64:	bl	14d48 <getenv@plt>
   16c68:	cmp	r0, #0
   16c6c:	beq	16d30 <npth_sleep@plt+0x1640>
   16c70:	ldr	r1, [sp, #12]
   16c74:	mov	r2, #10
   16c78:	bl	14784 <strtol@plt>
   16c7c:	subs	r1, r0, #0
   16c80:	ble	16fe0 <npth_sleep@plt+0x18f0>
   16c84:	cmp	r1, #1
   16c88:	beq	16d38 <npth_sleep@plt+0x1648>
   16c8c:	ldr	r0, [pc, #-1168]	; 16804 <npth_sleep@plt+0x1114>
   16c90:	bl	3d484 <npth_sleep@plt+0x27d94>
   16c94:	b	16d38 <npth_sleep@plt+0x1648>
   16c98:	ldr	r0, [pc, #-1176]	; 16808 <npth_sleep@plt+0x1118>
   16c9c:	bl	3d420 <npth_sleep@plt+0x27d30>
   16ca0:	b	16914 <npth_sleep@plt+0x1224>
   16ca4:	ldr	r0, [pc, #-1160]	; 16824 <npth_sleep@plt+0x1134>
   16ca8:	bl	3d484 <npth_sleep@plt+0x27d94>
   16cac:	b	1667c <npth_sleep@plt+0xf8c>
   16cb0:	ldr	r0, [pc, #-1196]	; 1680c <npth_sleep@plt+0x111c>
   16cb4:	bl	3f5f8 <npth_sleep@plt+0x29f08>
   16cb8:	b	1615c <npth_sleep@plt+0xa6c>
   16cbc:	mov	r1, r3
   16cc0:	mov	r0, r3
   16cc4:	bl	3d1dc <npth_sleep@plt+0x27aec>
   16cc8:	b	164dc <npth_sleep@plt+0xdec>
   16ccc:	ldr	r1, [sl, #128]	; 0x80
   16cd0:	mov	r0, #3
   16cd4:	bl	4bbc8 <npth_sleep@plt+0x364d8>
   16cd8:	ldr	r1, [sp, #40]	; 0x28
   16cdc:	ldr	r0, [r1]
   16ce0:	bl	14928 <execvp@plt>
   16ce4:	bl	15084 <__errno_location@plt>
   16ce8:	ldr	r0, [r0]
   16cec:	bl	14dcc <strerror@plt>
   16cf0:	mov	r1, r0
   16cf4:	ldr	r0, [pc, #-1260]	; 16810 <npth_sleep@plt+0x1120>
   16cf8:	b	169b0 <npth_sleep@plt+0x12c0>
   16cfc:	bl	15084 <__errno_location@plt>
   16d00:	ldr	r0, [r0]
   16d04:	bl	14dcc <strerror@plt>
   16d08:	mov	r1, r0
   16d0c:	ldr	r0, [pc, #-1256]	; 1682c <npth_sleep@plt+0x113c>
   16d10:	bl	3d484 <npth_sleep@plt+0x27d94>
   16d14:	b	16914 <npth_sleep@plt+0x1224>
   16d18:	mov	r2, #5
   16d1c:	ldr	r1, [pc, #-1296]	; 16814 <npth_sleep@plt+0x1124>
   16d20:	bl	14a3c <dcgettext@plt>
   16d24:	mov	r1, r4
   16d28:	bl	3d420 <npth_sleep@plt+0x27d30>
   16d2c:	b	1600c <npth_sleep@plt+0x91c>
   16d30:	ldr	r0, [pc, #-1312]	; 16818 <npth_sleep@plt+0x1128>
   16d34:	bl	3d484 <npth_sleep@plt+0x27d94>
   16d38:	mov	r1, #3
   16d3c:	add	r2, sp, #152	; 0x98
   16d40:	mov	r0, r1
   16d44:	bl	14bb0 <__fxstat64@plt>
   16d48:	cmn	r0, #1
   16d4c:	bne	16d60 <npth_sleep@plt+0x1670>
   16d50:	bl	15084 <__errno_location@plt>
   16d54:	ldr	r3, [r0]
   16d58:	cmp	r3, #9
   16d5c:	beq	16fd8 <npth_sleep@plt+0x18e8>
   16d60:	ldr	r2, [sp, #68]	; 0x44
   16d64:	mov	r3, #3
   16d68:	mov	r0, r3
   16d6c:	str	r3, [r2]
   16d70:	bl	3f91c <npth_sleep@plt+0x2a22c>
   16d74:	str	r0, [sl, #84]	; 0x54
   16d78:	b	16a84 <npth_sleep@plt+0x1394>
   16d7c:	cmp	r3, #0
   16d80:	bne	17068 <npth_sleep@plt+0x1978>
   16d84:	mov	r0, #0
   16d88:	bl	14ed4 <exit@plt>
   16d8c:	mov	r2, #5
   16d90:	ldr	r1, [pc, #-1404]	; 1681c <npth_sleep@plt+0x112c>
   16d94:	mov	r0, #0
   16d98:	b	164a8 <npth_sleep@plt+0xdb8>
   16d9c:	mov	r1, r2
   16da0:	ldr	r0, [pc, #-1264]	; 168b8 <npth_sleep@plt+0x11c8>
   16da4:	bl	3d484 <npth_sleep@plt+0x27d94>
   16da8:	mov	r2, #1
   16dac:	b	16674 <npth_sleep@plt+0xf84>
   16db0:	ldr	r0, [pc, #-1432]	; 16820 <npth_sleep@plt+0x1130>
   16db4:	bl	14d48 <getenv@plt>
   16db8:	subs	r4, r0, #0
   16dbc:	bne	1665c <npth_sleep@plt+0xf6c>
   16dc0:	ldr	r0, [pc, #-1444]	; 16824 <npth_sleep@plt+0x1134>
   16dc4:	bl	3d484 <npth_sleep@plt+0x27d94>
   16dc8:	mov	r1, r4
   16dcc:	ldr	r0, [pc, #-1308]	; 168b8 <npth_sleep@plt+0x11c8>
   16dd0:	bl	3d484 <npth_sleep@plt+0x27d94>
   16dd4:	mov	r5, r4
   16dd8:	mov	r2, #1
   16ddc:	mov	r1, r5
   16de0:	ldr	r0, [pc, #-1472]	; 16828 <npth_sleep@plt+0x1138>
   16de4:	bl	3d508 <npth_sleep@plt+0x27e18>
   16de8:	bl	15084 <__errno_location@plt>
   16dec:	ldr	r0, [r0]
   16df0:	bl	14dcc <strerror@plt>
   16df4:	mov	r1, r0
   16df8:	ldr	r0, [pc, #-1492]	; 1682c <npth_sleep@plt+0x113c>
   16dfc:	bl	3d484 <npth_sleep@plt+0x27d94>
   16e00:	b	16abc <npth_sleep@plt+0x13cc>
   16e04:	ldr	r2, [sl, #108]	; 0x6c
   16e08:	ldr	r1, [pc, #-1504]	; 16830 <npth_sleep@plt+0x1140>
   16e0c:	add	r0, sp, #80	; 0x50
   16e10:	bl	15390 <gpgrt_asprintf@plt>
   16e14:	cmp	r0, #0
   16e18:	blt	16e38 <npth_sleep@plt+0x1748>
   16e1c:	bl	14ec8 <getpid@plt>
   16e20:	ldr	r1, [pc, #-1524]	; 16834 <npth_sleep@plt+0x1144>
   16e24:	mov	r2, r0
   16e28:	add	r0, sp, #152	; 0x98
   16e2c:	bl	15390 <gpgrt_asprintf@plt>
   16e30:	cmp	r0, #0
   16e34:	bge	16920 <npth_sleep@plt+0x1230>
   16e38:	ldr	r0, [pc, #-1544]	; 16838 <npth_sleep@plt+0x1148>
   16e3c:	bl	3d484 <npth_sleep@plt+0x27d94>
   16e40:	b	169b4 <npth_sleep@plt+0x12c4>
   16e44:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   16e48:	mov	r2, #0
   16e4c:	ldr	r1, [pc, #-1560]	; 1683c <npth_sleep@plt+0x114c>
   16e50:	bl	37f7c <npth_sleep@plt+0x2288c>
   16e54:	mov	r1, #0
   16e58:	mov	r5, r0
   16e5c:	bl	38558 <npth_sleep@plt+0x22e68>
   16e60:	mov	r3, #16
   16e64:	ldr	r2, [pc, #-1580]	; 16840 <npth_sleep@plt+0x1150>
   16e68:	ldr	r1, [pc, #-1580]	; 16844 <npth_sleep@plt+0x1154>
   16e6c:	mov	r4, r0
   16e70:	str	r0, [sp]
   16e74:	ldr	r0, [pc, #-1588]	; 16848 <npth_sleep@plt+0x1158>
   16e78:	bl	14ce8 <gpgrt_printf@plt>
   16e7c:	mov	r0, r5
   16e80:	bl	149dc <gcry_free@plt>
   16e84:	mov	r0, r4
   16e88:	mov	r4, #8
   16e8c:	bl	149dc <gcry_free@plt>
   16e90:	mov	r3, #24
   16e94:	mov	r2, r4
   16e98:	mov	r1, r4
   16e9c:	str	r4, [sp]
   16ea0:	ldr	r0, [pc, #-1628]	; 1684c <npth_sleep@plt+0x115c>
   16ea4:	bl	14ce8 <gpgrt_printf@plt>
   16ea8:	mov	r2, #600	; 0x258
   16eac:	mov	r1, #24
   16eb0:	ldr	r0, [pc, #-1640]	; 16850 <npth_sleep@plt+0x1160>
   16eb4:	bl	14ce8 <gpgrt_printf@plt>
   16eb8:	ldr	r2, [pc, #-1644]	; 16854 <npth_sleep@plt+0x1164>
   16ebc:	mov	r1, #24
   16ec0:	ldr	r0, [pc, #-1648]	; 16858 <npth_sleep@plt+0x1168>
   16ec4:	bl	14ce8 <gpgrt_printf@plt>
   16ec8:	ldr	r2, [pc, #-1648]	; 16860 <npth_sleep@plt+0x1170>
   16ecc:	mov	r1, #24
   16ed0:	ldr	r0, [pc, #-1660]	; 1685c <npth_sleep@plt+0x116c>
   16ed4:	bl	14ce8 <gpgrt_printf@plt>
   16ed8:	ldr	r2, [pc, #-1664]	; 16860 <npth_sleep@plt+0x1170>
   16edc:	mov	r1, #24
   16ee0:	ldr	r0, [pc, #-1668]	; 16864 <npth_sleep@plt+0x1174>
   16ee4:	bl	14ce8 <gpgrt_printf@plt>
   16ee8:	mov	r1, r4
   16eec:	ldr	r0, [pc, #-1676]	; 16868 <npth_sleep@plt+0x1178>
   16ef0:	bl	14ce8 <gpgrt_printf@plt>
   16ef4:	mov	r2, r4
   16ef8:	mov	r1, #24
   16efc:	ldr	r0, [pc, #-1688]	; 1686c <npth_sleep@plt+0x117c>
   16f00:	bl	14ce8 <gpgrt_printf@plt>
   16f04:	mov	r2, #1
   16f08:	mov	r1, #24
   16f0c:	ldr	r0, [pc, #-1700]	; 16870 <npth_sleep@plt+0x1180>
   16f10:	bl	14ce8 <gpgrt_printf@plt>
   16f14:	mov	r1, #24
   16f18:	ldr	r0, [pc, #-1708]	; 16874 <npth_sleep@plt+0x1184>
   16f1c:	bl	14ce8 <gpgrt_printf@plt>
   16f20:	mov	r2, #0
   16f24:	mov	r1, #24
   16f28:	ldr	r0, [pc, #-1720]	; 16878 <npth_sleep@plt+0x1188>
   16f2c:	bl	14ce8 <gpgrt_printf@plt>
   16f30:	mov	r1, r4
   16f34:	ldr	r0, [pc, #-1728]	; 1687c <npth_sleep@plt+0x118c>
   16f38:	bl	14ce8 <gpgrt_printf@plt>
   16f3c:	mov	r1, r4
   16f40:	ldr	r0, [pc, #-1736]	; 16880 <npth_sleep@plt+0x1190>
   16f44:	bl	14ce8 <gpgrt_printf@plt>
   16f48:	mov	r1, r4
   16f4c:	ldr	r0, [pc, #-1744]	; 16884 <npth_sleep@plt+0x1194>
   16f50:	bl	14ce8 <gpgrt_printf@plt>
   16f54:	mov	r1, r4
   16f58:	ldr	r0, [pc, #-1752]	; 16888 <npth_sleep@plt+0x1198>
   16f5c:	bl	14ce8 <gpgrt_printf@plt>
   16f60:	mov	r1, r4
   16f64:	ldr	r0, [pc, #-1760]	; 1688c <npth_sleep@plt+0x119c>
   16f68:	bl	14ce8 <gpgrt_printf@plt>
   16f6c:	mov	r1, r4
   16f70:	ldr	r0, [pc, #-1768]	; 16890 <npth_sleep@plt+0x11a0>
   16f74:	bl	14ce8 <gpgrt_printf@plt>
   16f78:	mov	r1, #0
   16f7c:	ldr	r0, [pc, #-1776]	; 16894 <npth_sleep@plt+0x11a4>
   16f80:	bl	14ce8 <gpgrt_printf@plt>
   16f84:	ldr	r2, [pc, #-1780]	; 16898 <npth_sleep@plt+0x11a8>
   16f88:	mov	r1, #24
   16f8c:	ldr	r0, [pc, #-1784]	; 1689c <npth_sleep@plt+0x11ac>
   16f90:	bl	14ce8 <gpgrt_printf@plt>
   16f94:	mov	r1, r4
   16f98:	ldr	r0, [pc, #-1792]	; 168a0 <npth_sleep@plt+0x11b0>
   16f9c:	bl	14ce8 <gpgrt_printf@plt>
   16fa0:	mov	r1, r4
   16fa4:	ldr	r0, [pc, #-1800]	; 168a4 <npth_sleep@plt+0x11b4>
   16fa8:	bl	14ce8 <gpgrt_printf@plt>
   16fac:	mov	r1, #24
   16fb0:	ldr	r0, [pc, #-1808]	; 168a8 <npth_sleep@plt+0x11b8>
   16fb4:	bl	14ce8 <gpgrt_printf@plt>
   16fb8:	mov	r1, r4
   16fbc:	ldr	r0, [pc, #-1816]	; 168ac <npth_sleep@plt+0x11bc>
   16fc0:	bl	14ce8 <gpgrt_printf@plt>
   16fc4:	mov	r1, r4
   16fc8:	ldr	r0, [pc, #-1824]	; 168b0 <npth_sleep@plt+0x11c0>
   16fcc:	bl	14ce8 <gpgrt_printf@plt>
   16fd0:	mov	r0, #0
   16fd4:	bl	18a80 <npth_sleep@plt+0x3390>
   16fd8:	ldr	r0, [pc, #-1836]	; 168b4 <npth_sleep@plt+0x11c4>
   16fdc:	bl	3d508 <npth_sleep@plt+0x27e18>
   16fe0:	ldr	r0, [pc, #-1840]	; 168b8 <npth_sleep@plt+0x11c8>
   16fe4:	bl	3d484 <npth_sleep@plt+0x27d94>
   16fe8:	b	16d38 <npth_sleep@plt+0x1648>
   16fec:	ldr	r0, [pc, #-1848]	; 168bc <npth_sleep@plt+0x11cc>
   16ff0:	bl	3d484 <npth_sleep@plt+0x27d94>
   16ff4:	bl	18950 <npth_sleep@plt+0x3260>
   16ff8:	mov	r0, #1
   16ffc:	bl	14ed4 <exit@plt>
   17000:	bl	14a60 <__stack_chk_fail@plt>
   17004:	bl	15084 <__errno_location@plt>
   17008:	ldr	r0, [r0]
   1700c:	bl	14dcc <strerror@plt>
   17010:	mov	r1, r0
   17014:	ldr	r0, [pc, #-1884]	; 168c0 <npth_sleep@plt+0x11d0>
   17018:	bl	3d484 <npth_sleep@plt+0x27d94>
   1701c:	mov	r0, #1
   17020:	bl	18a80 <npth_sleep@plt+0x3390>
   17024:	bl	15084 <__errno_location@plt>
   17028:	ldr	r0, [r0]
   1702c:	bl	14dcc <strerror@plt>
   17030:	mov	r1, r0
   17034:	ldr	r0, [pc, #-1912]	; 168c4 <npth_sleep@plt+0x11d4>
   17038:	bl	3d484 <npth_sleep@plt+0x27d94>
   1703c:	mov	r0, r4
   17040:	bl	149dc <gcry_free@plt>
   17044:	mov	r0, #1
   17048:	bl	18a80 <npth_sleep@plt+0x3390>
   1704c:	ldr	r3, [pc, #-1932]	; 168c8 <npth_sleep@plt+0x11d8>
   17050:	str	r4, [r3]
   17054:	bl	17bd8 <npth_sleep@plt+0x24e8>
   17058:	mov	r0, r4
   1705c:	bl	17abc <npth_sleep@plt+0x23cc>
   17060:	mov	r0, r4
   17064:	bl	18a80 <npth_sleep@plt+0x3390>
   17068:	ldr	r1, [sp, #80]	; 0x50
   1706c:	ldr	r0, [pc, #-1960]	; 168cc <npth_sleep@plt+0x11dc>
   17070:	bl	14ce8 <gpgrt_printf@plt>
   17074:	b	16bf0 <npth_sleep@plt+0x1500>
   17078:	mov	r0, #2
   1707c:	bl	14ed4 <exit@plt>
   17080:	bl	15084 <__errno_location@plt>
   17084:	ldr	r0, [r0]
   17088:	bl	14dcc <strerror@plt>
   1708c:	mov	r1, r0
   17090:	ldr	r0, [pc, #-1992]	; 168d0 <npth_sleep@plt+0x11e0>
   17094:	bl	3d508 <npth_sleep@plt+0x27e18>
   17098:	mov	r2, #5
   1709c:	ldr	r1, [pc, #-2000]	; 168d4 <npth_sleep@plt+0x11e4>
   170a0:	bl	14a3c <dcgettext@plt>
   170a4:	mov	r5, r0
   170a8:	bl	15084 <__errno_location@plt>
   170ac:	ldr	r0, [r0]
   170b0:	bl	14dcc <strerror@plt>
   170b4:	mov	r1, r4
   170b8:	mov	r2, r0
   170bc:	mov	r0, r5
   170c0:	bl	3d484 <npth_sleep@plt+0x27d94>
   170c4:	mov	r0, #2
   170c8:	bl	14ed4 <exit@plt>
   170cc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   170d0:	cmp	r0, #0
   170d4:	uxthne	r0, r0
   170d8:	orrne	r0, r0, #67108864	; 0x4000000
   170dc:	bl	15408 <gpg_strerror@plt>
   170e0:	mov	r1, r0
   170e4:	ldr	r0, [pc, #-2068]	; 168d8 <npth_sleep@plt+0x11e8>
   170e8:	bl	3d484 <npth_sleep@plt+0x27d94>
   170ec:	mov	r0, #1
   170f0:	bl	18a80 <npth_sleep@plt+0x3390>
   170f4:	ldr	r0, [pc, #-2080]	; 168dc <npth_sleep@plt+0x11ec>
   170f8:	bl	3d508 <npth_sleep@plt+0x27e18>
   170fc:	bl	3fd80 <npth_sleep@plt+0x2a690>
   17100:	mov	r5, r0
   17104:	bl	15084 <__errno_location@plt>
   17108:	ldr	r0, [r0]
   1710c:	bl	14dcc <strerror@plt>
   17110:	mov	r1, r5
   17114:	mov	r2, r0
   17118:	ldr	r0, [pc, #-2112]	; 168e0 <npth_sleep@plt+0x11f0>
   1711c:	bl	3d484 <npth_sleep@plt+0x27d94>
   17120:	mov	r0, r4
   17124:	bl	14ed4 <exit@plt>
   17128:	bl	15084 <__errno_location@plt>
   1712c:	ldr	r0, [r0]
   17130:	bl	14dcc <strerror@plt>
   17134:	mov	r1, r0
   17138:	ldr	r0, [pc, #-2140]	; 168e4 <npth_sleep@plt+0x11f4>
   1713c:	bl	3d484 <npth_sleep@plt+0x27d94>
   17140:	bl	18950 <npth_sleep@plt+0x3260>
   17144:	mov	r0, #1
   17148:	bl	14ed4 <exit@plt>
   1714c:	mov	fp, #0
   17150:	mov	lr, #0
   17154:	pop	{r1}		; (ldr r1, [sp], #4)
   17158:	mov	r2, sp
   1715c:	push	{r2}		; (str r2, [sp, #-4]!)
   17160:	push	{r0}		; (str r0, [sp, #-4]!)
   17164:	ldr	ip, [pc, #16]	; 1717c <npth_sleep@plt+0x1a8c>
   17168:	push	{ip}		; (str ip, [sp, #-4]!)
   1716c:	ldr	r0, [pc, #12]	; 17180 <npth_sleep@plt+0x1a90>
   17170:	ldr	r3, [pc, #12]	; 17184 <npth_sleep@plt+0x1a94>
   17174:	bl	14dc0 <__libc_start_main@plt>
   17178:	bl	15630 <abort@plt>
   1717c:	muleq	r4, r4, r0
   17180:	andeq	r5, r1, r0, lsl #14
   17184:	andeq	pc, r4, r4, lsr r0	; <UNPREDICTABLE>
   17188:	ldr	r3, [pc, #20]	; 171a4 <npth_sleep@plt+0x1ab4>
   1718c:	ldr	r2, [pc, #20]	; 171a8 <npth_sleep@plt+0x1ab8>
   17190:	add	r3, pc, r3
   17194:	ldr	r2, [r3, r2]
   17198:	cmp	r2, #0
   1719c:	bxeq	lr
   171a0:	b	14e50 <__gmon_start__@plt>
   171a4:	ldrdeq	r5, [r5], -r0
   171a8:	muleq	r0, r4, r5
   171ac:	ldr	r0, [pc, #24]	; 171cc <npth_sleep@plt+0x1adc>
   171b0:	ldr	r3, [pc, #24]	; 171d0 <npth_sleep@plt+0x1ae0>
   171b4:	cmp	r3, r0
   171b8:	bxeq	lr
   171bc:	ldr	r3, [pc, #16]	; 171d4 <npth_sleep@plt+0x1ae4>
   171c0:	cmp	r3, #0
   171c4:	bxeq	lr
   171c8:	bx	r3
   171cc:	andeq	sp, r6, r8, asr r5
   171d0:	andeq	sp, r6, r8, asr r5
   171d4:	andeq	r0, r0, r0
   171d8:	ldr	r0, [pc, #36]	; 17204 <npth_sleep@plt+0x1b14>
   171dc:	ldr	r1, [pc, #36]	; 17208 <npth_sleep@plt+0x1b18>
   171e0:	sub	r1, r1, r0
   171e4:	asr	r1, r1, #2
   171e8:	add	r1, r1, r1, lsr #31
   171ec:	asrs	r1, r1, #1
   171f0:	bxeq	lr
   171f4:	ldr	r3, [pc, #16]	; 1720c <npth_sleep@plt+0x1b1c>
   171f8:	cmp	r3, #0
   171fc:	bxeq	lr
   17200:	bx	r3
   17204:	andeq	sp, r6, r8, asr r5
   17208:	andeq	sp, r6, r8, asr r5
   1720c:	andeq	r0, r0, r0
   17210:	push	{r4, lr}
   17214:	ldr	r4, [pc, #24]	; 17234 <npth_sleep@plt+0x1b44>
   17218:	ldrb	r3, [r4]
   1721c:	cmp	r3, #0
   17220:	popne	{r4, pc}
   17224:	bl	171ac <npth_sleep@plt+0x1abc>
   17228:	mov	r3, #1
   1722c:	strb	r3, [r4]
   17230:	pop	{r4, pc}
   17234:	andeq	sp, r6, r0, ror #10
   17238:	b	171d8 <npth_sleep@plt+0x1ae8>
   1723c:	push	{r4, r5, r6, r7, r8, lr}
   17240:	mov	r4, r0
   17244:	mov	r5, r1
   17248:	mov	r6, r2
   1724c:	mov	r7, r3
   17250:	bl	14e8c <npth_unprotect@plt>
   17254:	mov	r3, r7
   17258:	mov	r2, r6
   1725c:	mov	r1, r5
   17260:	mov	r0, r4
   17264:	bl	14c1c <__assuan_connect@plt>
   17268:	mov	r4, r0
   1726c:	bl	14f28 <npth_protect@plt>
   17270:	mov	r0, r4
   17274:	pop	{r4, r5, r6, r7, r8, pc}
   17278:	push	{r4, r5, r6, r7, r8, lr}
   1727c:	sub	sp, sp, #8
   17280:	mov	r4, r0
   17284:	ldr	r8, [sp, #32]
   17288:	mov	r5, r1
   1728c:	mov	r6, r2
   17290:	mov	r7, r3
   17294:	bl	14e8c <npth_unprotect@plt>
   17298:	mov	r3, r7
   1729c:	mov	r2, r6
   172a0:	mov	r1, r5
   172a4:	str	r8, [sp]
   172a8:	mov	r0, r4
   172ac:	bl	152f4 <__assuan_waitpid@plt>
   172b0:	mov	r4, r0
   172b4:	bl	14f28 <npth_protect@plt>
   172b8:	mov	r0, r4
   172bc:	add	sp, sp, #8
   172c0:	pop	{r4, r5, r6, r7, r8, pc}
   172c4:	push	{r4, r5, r6, r7, r8, lr}
   172c8:	mov	r4, r0
   172cc:	mov	r5, r1
   172d0:	mov	r6, r2
   172d4:	mov	r7, r3
   172d8:	bl	14e8c <npth_unprotect@plt>
   172dc:	mov	r3, r7
   172e0:	mov	r2, r6
   172e4:	mov	r1, r5
   172e8:	mov	r0, r4
   172ec:	bl	147d8 <__assuan_sendmsg@plt>
   172f0:	mov	r4, r0
   172f4:	bl	14f28 <npth_protect@plt>
   172f8:	mov	r0, r4
   172fc:	pop	{r4, r5, r6, r7, r8, pc}
   17300:	push	{r4, r5, r6, r7, r8, lr}
   17304:	mov	r4, r0
   17308:	mov	r5, r1
   1730c:	mov	r6, r2
   17310:	mov	r7, r3
   17314:	bl	14e8c <npth_unprotect@plt>
   17318:	mov	r3, r7
   1731c:	mov	r2, r6
   17320:	mov	r1, r5
   17324:	mov	r0, r4
   17328:	bl	15438 <__assuan_recvmsg@plt>
   1732c:	mov	r4, r0
   17330:	bl	14f28 <npth_protect@plt>
   17334:	mov	r0, r4
   17338:	pop	{r4, r5, r6, r7, r8, pc}
   1733c:	push	{r4, r5, r6, r7, r8, lr}
   17340:	mov	r4, r0
   17344:	mov	r5, r1
   17348:	mov	r6, r2
   1734c:	mov	r7, r3
   17350:	bl	14e8c <npth_unprotect@plt>
   17354:	mov	r3, r7
   17358:	mov	r2, r6
   1735c:	mov	r1, r5
   17360:	mov	r0, r4
   17364:	bl	14838 <__assuan_write@plt>
   17368:	mov	r4, r0
   1736c:	bl	14f28 <npth_protect@plt>
   17370:	mov	r0, r4
   17374:	pop	{r4, r5, r6, r7, r8, pc}
   17378:	push	{r4, r5, r6, r7, r8, lr}
   1737c:	mov	r4, r0
   17380:	mov	r5, r1
   17384:	mov	r6, r2
   17388:	mov	r7, r3
   1738c:	bl	14e8c <npth_unprotect@plt>
   17390:	mov	r3, r7
   17394:	mov	r2, r6
   17398:	mov	r1, r5
   1739c:	mov	r0, r4
   173a0:	bl	15120 <__assuan_read@plt>
   173a4:	mov	r4, r0
   173a8:	bl	14f28 <npth_protect@plt>
   173ac:	mov	r0, r4
   173b0:	pop	{r4, r5, r6, r7, r8, pc}
   173b4:	push	{r4, r5, r6, lr}
   173b8:	mov	r4, r0
   173bc:	mov	r5, r1
   173c0:	bl	14e8c <npth_unprotect@plt>
   173c4:	mov	r1, r5
   173c8:	mov	r0, r4
   173cc:	bl	1503c <__assuan_close@plt>
   173d0:	mov	r4, r0
   173d4:	bl	14f28 <npth_protect@plt>
   173d8:	mov	r0, r4
   173dc:	pop	{r4, r5, r6, pc}
   173e0:	push	{r4, r5, r6, lr}
   173e4:	mov	r4, r0
   173e8:	mov	r5, r1
   173ec:	bl	14e8c <npth_unprotect@plt>
   173f0:	mov	r1, r5
   173f4:	mov	r0, r4
   173f8:	bl	14994 <__assuan_usleep@plt>
   173fc:	pop	{r4, r5, r6, lr}
   17400:	b	14f28 <npth_protect@plt>
   17404:	push	{r4, r5, r6, r7, r8, lr}
   17408:	mov	r7, r3
   1740c:	mov	r5, r1
   17410:	mov	r6, r2
   17414:	bl	14910 <pthread_self@plt>
   17418:	ldr	ip, [pc, #80]	; 17470 <npth_sleep@plt+0x1d80>
   1741c:	ldr	r3, [sp, #24]
   17420:	ldr	ip, [ip]
   17424:	cmp	ip, #0
   17428:	popeq	{r4, r5, r6, r7, r8, pc}
   1742c:	ldr	lr, [ip, #4]
   17430:	cmp	lr, #0
   17434:	beq	17420 <npth_sleep@plt+0x1d30>
   17438:	ldr	r4, [ip, #8]
   1743c:	cmp	r4, r0
   17440:	bne	17420 <npth_sleep@plt+0x1d30>
   17444:	ldr	r4, [ip, #12]
   17448:	cmp	r4, #0
   1744c:	popeq	{r4, r5, r6, r7, r8, pc}
   17450:	str	r3, [sp, #24]
   17454:	mov	r2, r6
   17458:	mov	r3, r7
   1745c:	mov	r1, r5
   17460:	mov	r0, lr
   17464:	mov	ip, r4
   17468:	pop	{r4, r5, r6, r7, r8, lr}
   1746c:	bx	ip
   17470:	muleq	r6, r4, r9
   17474:	push	{r4, r5, r6, r7, r8, lr}
   17478:	subs	r4, r0, #0
   1747c:	beq	17720 <npth_sleep@plt+0x2030>
   17480:	ldr	r3, [r4, #16]
   17484:	ldr	r2, [pc, #1512]	; 17a74 <npth_sleep@plt+0x2384>
   17488:	cmp	r3, r2
   1748c:	beq	178c8 <npth_sleep@plt+0x21d8>
   17490:	ble	175a0 <npth_sleep@plt+0x1eb0>
   17494:	cmp	r3, #552	; 0x228
   17498:	beq	178b4 <npth_sleep@plt+0x21c4>
   1749c:	bgt	174ec <npth_sleep@plt+0x1dfc>
   174a0:	ldr	r2, [pc, #1488]	; 17a78 <npth_sleep@plt+0x2388>
   174a4:	cmp	r3, r2
   174a8:	beq	17a18 <npth_sleep@plt+0x2328>
   174ac:	bgt	17564 <npth_sleep@plt+0x1e74>
   174b0:	sub	r2, r2, #3
   174b4:	cmp	r3, r2
   174b8:	beq	17904 <npth_sleep@plt+0x2214>
   174bc:	blt	17940 <npth_sleep@plt+0x2250>
   174c0:	cmp	r3, #540	; 0x21c
   174c4:	beq	17840 <npth_sleep@plt+0x2150>
   174c8:	add	r2, r2, #2
   174cc:	cmp	r3, r2
   174d0:	bne	17694 <npth_sleep@plt+0x1fa4>
   174d4:	ldr	r3, [pc, #1440]	; 17a7c <npth_sleep@plt+0x238c>
   174d8:	ldr	r2, [r4, #24]
   174dc:	mov	r1, #1
   174e0:	str	r2, [r3, #100]	; 0x64
   174e4:	mov	r0, r1
   174e8:	pop	{r4, r5, r6, r7, r8, pc}
   174ec:	cmp	r3, #560	; 0x230
   174f0:	beq	17894 <npth_sleep@plt+0x21a4>
   174f4:	bgt	17530 <npth_sleep@plt+0x1e40>
   174f8:	ldr	r2, [pc, #1408]	; 17a80 <npth_sleep@plt+0x2390>
   174fc:	cmp	r3, r2
   17500:	beq	17918 <npth_sleep@plt+0x2228>
   17504:	blt	179d8 <npth_sleep@plt+0x22e8>
   17508:	add	r2, r2, #1
   1750c:	cmp	r3, r2
   17510:	beq	17854 <npth_sleep@plt+0x2164>
   17514:	cmp	r3, #556	; 0x22c
   17518:	bne	17694 <npth_sleep@plt+0x1fa4>
   1751c:	ldr	r2, [pc, #1368]	; 17a7c <npth_sleep@plt+0x238c>
   17520:	mov	r3, #1
   17524:	mov	r1, r3
   17528:	str	r3, [r2, #136]	; 0x88
   1752c:	b	174e4 <npth_sleep@plt+0x1df4>
   17530:	ldr	r2, [pc, #1356]	; 17a84 <npth_sleep@plt+0x2394>
   17534:	cmp	r3, r2
   17538:	beq	179c4 <npth_sleep@plt+0x22d4>
   1753c:	ble	17700 <npth_sleep@plt+0x2010>
   17540:	cmp	r3, #564	; 0x234
   17544:	beq	17818 <npth_sleep@plt+0x2128>
   17548:	ldr	r2, [pc, #1336]	; 17a88 <npth_sleep@plt+0x2398>
   1754c:	cmp	r3, r2
   17550:	bne	17694 <npth_sleep@plt+0x1fa4>
   17554:	ldr	r0, [r4, #24]
   17558:	bl	2bd94 <npth_sleep@plt+0x166a4>
   1755c:	mov	r1, #1
   17560:	b	174e4 <npth_sleep@plt+0x1df4>
   17564:	ldr	r2, [pc, #1312]	; 17a8c <npth_sleep@plt+0x239c>
   17568:	cmp	r3, r2
   1756c:	beq	17a40 <npth_sleep@plt+0x2350>
   17570:	ble	176e0 <npth_sleep@plt+0x1ff0>
   17574:	ldr	r2, [pc, #1300]	; 17a90 <npth_sleep@plt+0x23a0>
   17578:	cmp	r3, r2
   1757c:	beq	17804 <npth_sleep@plt+0x2114>
   17580:	add	r2, r2, #1
   17584:	cmp	r3, r2
   17588:	bne	17694 <npth_sleep@plt+0x1fa4>
   1758c:	ldr	r3, [pc, #1256]	; 17a7c <npth_sleep@plt+0x238c>
   17590:	mov	r2, #0
   17594:	mov	r1, #1
   17598:	str	r2, [r3, #120]	; 0x78
   1759c:	b	174e4 <npth_sleep@plt+0x1df4>
   175a0:	sub	r2, r2, #20
   175a4:	cmp	r3, r2
   175a8:	beq	17968 <npth_sleep@plt+0x2278>
   175ac:	ble	1762c <npth_sleep@plt+0x1f3c>
   175b0:	cmp	r3, #532	; 0x214
   175b4:	beq	17954 <npth_sleep@plt+0x2264>
   175b8:	bgt	175f4 <npth_sleep@plt+0x1f04>
   175bc:	ldr	r2, [pc, #1232]	; 17a94 <npth_sleep@plt+0x23a4>
   175c0:	cmp	r3, r2
   175c4:	beq	179ec <npth_sleep@plt+0x22fc>
   175c8:	ble	176c0 <npth_sleep@plt+0x1fd0>
   175cc:	cmp	r3, #524	; 0x20c
   175d0:	beq	177e4 <npth_sleep@plt+0x20f4>
   175d4:	ldr	r2, [pc, #1212]	; 17a98 <npth_sleep@plt+0x23a8>
   175d8:	cmp	r3, r2
   175dc:	bne	17694 <npth_sleep@plt+0x1fa4>
   175e0:	ldr	r3, [pc, #1172]	; 17a7c <npth_sleep@plt+0x238c>
   175e4:	ldr	r2, [r4, #24]
   175e8:	mov	r1, #1
   175ec:	str	r2, [r3, #64]	; 0x40
   175f0:	b	174e4 <npth_sleep@plt+0x1df4>
   175f4:	ldr	r2, [pc, #1184]	; 17a9c <npth_sleep@plt+0x23ac>
   175f8:	cmp	r3, r2
   175fc:	beq	178f0 <npth_sleep@plt+0x2200>
   17600:	blt	178dc <npth_sleep@plt+0x21ec>
   17604:	add	r2, r2, #1
   17608:	cmp	r3, r2
   1760c:	beq	1782c <npth_sleep@plt+0x213c>
   17610:	cmp	r3, #536	; 0x218
   17614:	bne	17694 <npth_sleep@plt+0x1fa4>
   17618:	ldr	r3, [pc, #1116]	; 17a7c <npth_sleep@plt+0x238c>
   1761c:	ldr	r2, [r4, #24]
   17620:	mov	r1, #1
   17624:	str	r2, [r3, #80]	; 0x50
   17628:	b	174e4 <npth_sleep@plt+0x1df4>
   1762c:	sub	r2, r2, #11
   17630:	cmp	r3, r2
   17634:	beq	17a2c <npth_sleep@plt+0x233c>
   17638:	ble	17678 <npth_sleep@plt+0x1f88>
   1763c:	ldr	r2, [pc, #1116]	; 17aa0 <npth_sleep@plt+0x23b0>
   17640:	cmp	r3, r2
   17644:	beq	1792c <npth_sleep@plt+0x223c>
   17648:	ble	176a0 <npth_sleep@plt+0x1fb0>
   1764c:	ldr	r2, [pc, #1104]	; 17aa4 <npth_sleep@plt+0x23b4>
   17650:	cmp	r3, r2
   17654:	beq	177cc <npth_sleep@plt+0x20dc>
   17658:	cmp	r3, #516	; 0x204
   1765c:	bne	17694 <npth_sleep@plt+0x1fa4>
   17660:	ldr	r2, [pc, #1044]	; 17a7c <npth_sleep@plt+0x238c>
   17664:	mov	r1, #1
   17668:	ldr	r3, [r2, #52]	; 0x34
   1766c:	orr	r3, r3, r1
   17670:	str	r3, [r2, #52]	; 0x34
   17674:	b	174e4 <npth_sleep@plt+0x1df4>
   17678:	cmp	r3, #118	; 0x76
   1767c:	beq	17a00 <npth_sleep@plt+0x2310>
   17680:	sub	r2, r2, #1
   17684:	cmp	r3, r2
   17688:	beq	1787c <npth_sleep@plt+0x218c>
   1768c:	cmp	r3, #113	; 0x71
   17690:	beq	17868 <npth_sleep@plt+0x2178>
   17694:	mov	r1, #0
   17698:	mov	r0, r1
   1769c:	pop	{r4, r5, r6, r7, r8, pc}
   176a0:	sub	r2, r2, #3
   176a4:	cmp	r3, r2
   176a8:	bne	17694 <npth_sleep@plt+0x1fa4>
   176ac:	ldr	r3, [pc, #1012]	; 17aa8 <npth_sleep@plt+0x23b8>
   176b0:	ldr	r2, [r4, #24]
   176b4:	mov	r1, #1
   176b8:	str	r2, [r3, #4]
   176bc:	b	174e4 <npth_sleep@plt+0x1df4>
   176c0:	sub	r2, r2, #1
   176c4:	cmp	r3, r2
   176c8:	bne	17694 <npth_sleep@plt+0x1fa4>
   176cc:	ldr	r3, [pc, #936]	; 17a7c <npth_sleep@plt+0x238c>
   176d0:	ldr	r2, [r4, #24]
   176d4:	mov	r1, #1
   176d8:	str	r2, [r3, #40]	; 0x28
   176dc:	b	174e4 <npth_sleep@plt+0x1df4>
   176e0:	sub	r2, r2, #6
   176e4:	cmp	r3, r2
   176e8:	bne	17694 <npth_sleep@plt+0x1fa4>
   176ec:	ldr	r2, [pc, #904]	; 17a7c <npth_sleep@plt+0x238c>
   176f0:	mov	r3, #1
   176f4:	mov	r1, r3
   176f8:	str	r3, [r2, #108]	; 0x6c
   176fc:	b	174e4 <npth_sleep@plt+0x1df4>
   17700:	sub	r2, r2, #1
   17704:	cmp	r3, r2
   17708:	bne	17694 <npth_sleep@plt+0x1fa4>
   1770c:	ldr	r2, [pc, #872]	; 17a7c <npth_sleep@plt+0x238c>
   17710:	mov	r3, #1
   17714:	mov	r1, r3
   17718:	str	r3, [r2, #48]	; 0x30
   1771c:	b	174e4 <npth_sleep@plt+0x1df4>
   17720:	ldr	r5, [pc, #852]	; 17a7c <npth_sleep@plt+0x238c>
   17724:	mov	r6, #1
   17728:	ldr	r0, [r5, #60]	; 0x3c
   1772c:	str	r4, [r5, #8]
   17730:	str	r4, [r5, #4]
   17734:	str	r4, [r5]
   17738:	str	r4, [r5, #36]	; 0x24
   1773c:	str	r4, [r5, #40]	; 0x28
   17740:	str	r4, [r5, #56]	; 0x38
   17744:	str	r6, [r5, #52]	; 0x34
   17748:	bl	149dc <gcry_free@plt>
   1774c:	ldr	r2, [pc, #852]	; 17aa8 <npth_sleep@plt+0x23b8>
   17750:	ldr	r1, [pc, #852]	; 17aac <npth_sleep@plt+0x23bc>
   17754:	mov	r3, #600	; 0x258
   17758:	str	r3, [r5, #68]	; 0x44
   1775c:	ldr	r3, [pc, #844]	; 17ab0 <npth_sleep@plt+0x23c0>
   17760:	str	r1, [r5, #72]	; 0x48
   17764:	mov	r0, r4
   17768:	mov	r1, #8
   1776c:	str	r1, [r5, #88]	; 0x58
   17770:	str	r4, [r5, #60]	; 0x3c
   17774:	str	r4, [r5, #64]	; 0x40
   17778:	str	r4, [r5, #44]	; 0x2c
   1777c:	str	r4, [r5, #84]	; 0x54
   17780:	str	r6, [r5, #92]	; 0x5c
   17784:	str	r4, [r5, #96]	; 0x60
   17788:	str	r4, [r5, #100]	; 0x64
   1778c:	str	r4, [r5, #104]	; 0x68
   17790:	str	r4, [r5, #108]	; 0x6c
   17794:	str	r4, [r5, #116]	; 0x74
   17798:	str	r6, [r5, #120]	; 0x78
   1779c:	str	r6, [r5, #132]	; 0x84
   177a0:	str	r6, [r5, #128]	; 0x80
   177a4:	str	r4, [r5, #136]	; 0x88
   177a8:	str	r4, [r5, #48]	; 0x30
   177ac:	str	r6, [r5, #156]	; 0x9c
   177b0:	str	r4, [r5, #160]	; 0xa0
   177b4:	str	r3, [r5, #76]	; 0x4c
   177b8:	str	r3, [r5, #80]	; 0x50
   177bc:	str	r4, [r2]
   177c0:	bl	2bd94 <npth_sleep@plt+0x166a4>
   177c4:	mov	r1, r6
   177c8:	b	174e4 <npth_sleep@plt+0x1df4>
   177cc:	ldr	r2, [pc, #680]	; 17a7c <npth_sleep@plt+0x238c>
   177d0:	mov	r1, #1
   177d4:	ldr	r3, [r2, #52]	; 0x34
   177d8:	orr	r3, r3, #2
   177dc:	str	r3, [r2, #52]	; 0x34
   177e0:	b	174e4 <npth_sleep@plt+0x1df4>
   177e4:	ldr	r5, [pc, #656]	; 17a7c <npth_sleep@plt+0x238c>
   177e8:	ldr	r0, [r5, #60]	; 0x3c
   177ec:	bl	149dc <gcry_free@plt>
   177f0:	ldr	r0, [r4, #24]
   177f4:	bl	15684 <gcry_strdup@plt>
   177f8:	mov	r1, #1
   177fc:	str	r0, [r5, #60]	; 0x3c
   17800:	b	174e4 <npth_sleep@plt+0x1df4>
   17804:	ldr	r2, [pc, #624]	; 17a7c <npth_sleep@plt+0x238c>
   17808:	mov	r3, #1
   1780c:	mov	r1, r3
   17810:	str	r3, [r2, #120]	; 0x78
   17814:	b	174e4 <npth_sleep@plt+0x1df4>
   17818:	ldr	r3, [pc, #604]	; 17a7c <npth_sleep@plt+0x238c>
   1781c:	ldr	r2, [r4, #24]
   17820:	mov	r1, #1
   17824:	str	r2, [r3, #160]	; 0xa0
   17828:	b	174e4 <npth_sleep@plt+0x1df4>
   1782c:	ldr	r3, [pc, #584]	; 17a7c <npth_sleep@plt+0x238c>
   17830:	ldr	r2, [r4, #24]
   17834:	mov	r1, #1
   17838:	str	r2, [r3, #76]	; 0x4c
   1783c:	b	174e4 <npth_sleep@plt+0x1df4>
   17840:	ldr	r3, [pc, #564]	; 17a7c <npth_sleep@plt+0x238c>
   17844:	ldr	r2, [r4, #24]
   17848:	mov	r1, #1
   1784c:	str	r2, [r3, #96]	; 0x60
   17850:	b	174e4 <npth_sleep@plt+0x1df4>
   17854:	ldr	r3, [pc, #544]	; 17a7c <npth_sleep@plt+0x238c>
   17858:	mov	r2, #0
   1785c:	mov	r1, #1
   17860:	str	r2, [r3, #132]	; 0x84
   17864:	b	174e4 <npth_sleep@plt+0x1df4>
   17868:	ldr	r2, [pc, #524]	; 17a7c <npth_sleep@plt+0x238c>
   1786c:	mov	r3, #1
   17870:	mov	r1, r3
   17874:	str	r3, [r2, #8]
   17878:	b	174e4 <npth_sleep@plt+0x1df4>
   1787c:	ldr	r1, [pc, #504]	; 17a7c <npth_sleep@plt+0x238c>
   17880:	ldr	r0, [r4, #24]
   17884:	ldr	r2, [pc, #552]	; 17ab4 <npth_sleep@plt+0x23c4>
   17888:	bl	43864 <npth_sleep@plt+0x2e174>
   1788c:	mov	r1, #1
   17890:	b	174e4 <npth_sleep@plt+0x1df4>
   17894:	ldr	r0, [r4, #24]
   17898:	bl	14f10 <gcry_md_map_name@plt>
   1789c:	subs	r3, r0, #0
   178a0:	beq	17a5c <npth_sleep@plt+0x236c>
   178a4:	ldr	r2, [pc, #464]	; 17a7c <npth_sleep@plt+0x238c>
   178a8:	mov	r1, #1
   178ac:	str	r3, [r2, #156]	; 0x9c
   178b0:	b	174e4 <npth_sleep@plt+0x1df4>
   178b4:	ldr	r2, [pc, #448]	; 17a7c <npth_sleep@plt+0x238c>
   178b8:	mov	r3, #1
   178bc:	mov	r1, r3
   178c0:	str	r3, [r2, #124]	; 0x7c
   178c4:	b	174e4 <npth_sleep@plt+0x1df4>
   178c8:	ldr	r2, [pc, #428]	; 17a7c <npth_sleep@plt+0x238c>
   178cc:	mov	r3, #1
   178d0:	mov	r1, r3
   178d4:	str	r3, [r2, #84]	; 0x54
   178d8:	b	174e4 <npth_sleep@plt+0x1df4>
   178dc:	ldr	r3, [pc, #408]	; 17a7c <npth_sleep@plt+0x238c>
   178e0:	ldr	r2, [r4, #24]
   178e4:	mov	r1, #1
   178e8:	str	r2, [r3, #68]	; 0x44
   178ec:	b	174e4 <npth_sleep@plt+0x1df4>
   178f0:	ldr	r3, [pc, #388]	; 17a7c <npth_sleep@plt+0x238c>
   178f4:	ldr	r2, [r4, #24]
   178f8:	mov	r1, #1
   178fc:	str	r2, [r3, #72]	; 0x48
   17900:	b	174e4 <npth_sleep@plt+0x1df4>
   17904:	ldr	r3, [pc, #368]	; 17a7c <npth_sleep@plt+0x238c>
   17908:	ldr	r2, [r4, #24]
   1790c:	mov	r1, #1
   17910:	str	r2, [r3, #92]	; 0x5c
   17914:	b	174e4 <npth_sleep@plt+0x1df4>
   17918:	ldr	r3, [pc, #348]	; 17a7c <npth_sleep@plt+0x238c>
   1791c:	mov	r2, #0
   17920:	mov	r1, #1
   17924:	str	r2, [r3, #128]	; 0x80
   17928:	b	174e4 <npth_sleep@plt+0x1df4>
   1792c:	ldr	r2, [pc, #328]	; 17a7c <npth_sleep@plt+0x238c>
   17930:	mov	r3, #1
   17934:	mov	r1, r3
   17938:	str	r3, [r2, #36]	; 0x24
   1793c:	b	174e4 <npth_sleep@plt+0x1df4>
   17940:	ldr	r3, [pc, #308]	; 17a7c <npth_sleep@plt+0x238c>
   17944:	ldr	r2, [r4, #24]
   17948:	mov	r1, #1
   1794c:	str	r2, [r3, #88]	; 0x58
   17950:	b	174e4 <npth_sleep@plt+0x1df4>
   17954:	ldr	r3, [pc, #288]	; 17a7c <npth_sleep@plt+0x238c>
   17958:	ldr	r2, [r4, #24]
   1795c:	mov	r1, #1
   17960:	str	r2, [r3, #44]	; 0x2c
   17964:	b	174e4 <npth_sleep@plt+0x1df4>
   17968:	cmp	r1, #0
   1796c:	mov	r5, r1
   17970:	beq	17a54 <npth_sleep@plt+0x2364>
   17974:	ldr	r6, [pc, #300]	; 17aa8 <npth_sleep@plt+0x23b8>
   17978:	ldr	r7, [r4, #24]
   1797c:	ldr	r0, [r6, #8]
   17980:	cmp	r0, #0
   17984:	beq	179a0 <npth_sleep@plt+0x22b0>
   17988:	cmp	r7, #0
   1798c:	beq	179a0 <npth_sleep@plt+0x22b0>
   17990:	mov	r1, r7
   17994:	bl	14760 <strcmp@plt>
   17998:	cmp	r0, #0
   1799c:	beq	17a54 <npth_sleep@plt+0x2364>
   179a0:	mov	r0, r7
   179a4:	bl	3d1a4 <npth_sleep@plt+0x27ab4>
   179a8:	ldr	r0, [r6, #8]
   179ac:	bl	149dc <gcry_free@plt>
   179b0:	ldr	r0, [r4, #24]
   179b4:	bl	15684 <gcry_strdup@plt>
   179b8:	mov	r1, r5
   179bc:	str	r0, [r6, #8]
   179c0:	b	174e4 <npth_sleep@plt+0x1df4>
   179c4:	ldr	r2, [pc, #220]	; 17aa8 <npth_sleep@plt+0x23b8>
   179c8:	mov	r3, #1
   179cc:	mov	r1, r3
   179d0:	str	r3, [r2]
   179d4:	b	174e4 <npth_sleep@plt+0x1df4>
   179d8:	ldr	r2, [pc, #156]	; 17a7c <npth_sleep@plt+0x238c>
   179dc:	mov	r3, #1
   179e0:	mov	r1, r3
   179e4:	str	r3, [r2, #128]	; 0x80
   179e8:	b	174e4 <npth_sleep@plt+0x1df4>
   179ec:	ldr	r3, [pc, #136]	; 17a7c <npth_sleep@plt+0x238c>
   179f0:	ldr	r2, [r4, #24]
   179f4:	mov	r1, #1
   179f8:	str	r2, [r3, #56]	; 0x38
   179fc:	b	174e4 <npth_sleep@plt+0x1df4>
   17a00:	ldr	r2, [pc, #116]	; 17a7c <npth_sleep@plt+0x238c>
   17a04:	mov	r1, #1
   17a08:	ldr	r3, [r2, #4]
   17a0c:	add	r3, r3, r1
   17a10:	str	r3, [r2, #4]
   17a14:	b	174e4 <npth_sleep@plt+0x1df4>
   17a18:	ldr	r2, [pc, #92]	; 17a7c <npth_sleep@plt+0x238c>
   17a1c:	mov	r3, #1
   17a20:	mov	r1, r3
   17a24:	str	r3, [r2, #104]	; 0x68
   17a28:	b	174e4 <npth_sleep@plt+0x1df4>
   17a2c:	ldr	r3, [pc, #72]	; 17a7c <npth_sleep@plt+0x238c>
   17a30:	mvn	r2, #0
   17a34:	mov	r1, #1
   17a38:	str	r2, [r3]
   17a3c:	b	174e4 <npth_sleep@plt+0x1df4>
   17a40:	ldr	r2, [pc, #52]	; 17a7c <npth_sleep@plt+0x238c>
   17a44:	mov	r3, #1
   17a48:	mov	r1, r3
   17a4c:	str	r3, [r2, #116]	; 0x74
   17a50:	b	174e4 <npth_sleep@plt+0x1df4>
   17a54:	mov	r1, r5
   17a58:	b	174e4 <npth_sleep@plt+0x1df4>
   17a5c:	ldr	r1, [pc, #84]	; 17ab8 <npth_sleep@plt+0x23c8>
   17a60:	mov	r2, #5
   17a64:	bl	14a3c <dcgettext@plt>
   17a68:	bl	3d484 <npth_sleep@plt+0x27d94>
   17a6c:	mov	r1, #1
   17a70:	b	174e4 <npth_sleep@plt+0x1df4>
   17a74:	andeq	r0, r0, r9, lsl r2
   17a78:	andeq	r0, r0, lr, lsl r2
   17a7c:	muleq	r6, r8, r9
   17a80:	andeq	r0, r0, sl, lsr #4
   17a84:	andeq	r0, r0, r3, lsr r2
   17a88:	andeq	r0, r0, r5, lsr r2
   17a8c:	andeq	r0, r0, r5, lsr #4
   17a90:	andeq	r0, r0, r6, lsr #4
   17a94:	andeq	r0, r0, fp, lsl #4
   17a98:	andeq	r0, r0, sp, lsl #4
   17a9c:	andeq	r0, r0, r6, lsl r2
   17aa0:	strdeq	r0, [r0], -lr
   17aa4:	andeq	r0, r0, r3, lsl #4
   17aa8:	andeq	sp, r6, r4, ror #10
   17aac:	andeq	r0, r0, r8, lsl #14
   17ab0:	andeq	r1, r0, r0, lsr #24
   17ab4:	andeq	sp, r6, r8
   17ab8:	andeq	pc, r4, r8, ror #1
   17abc:	push	{r4, r5, r6, r7, lr}
   17ac0:	sub	sp, sp, #12
   17ac4:	ldr	r4, [pc, #248]	; 17bc4 <npth_sleep@plt+0x24d4>
   17ac8:	mov	r5, #0
   17acc:	str	r5, [sp]
   17ad0:	ldr	r3, [r4]
   17ad4:	mov	r6, r0
   17ad8:	str	r3, [sp, #4]
   17adc:	bl	40130 <npth_sleep@plt+0x2aa40>
   17ae0:	mov	r2, r5
   17ae4:	ldr	r1, [pc, #220]	; 17bc8 <npth_sleep@plt+0x24d8>
   17ae8:	bl	37fd4 <npth_sleep@plt+0x228e4>
   17aec:	subs	r5, r0, #0
   17af0:	beq	17b94 <npth_sleep@plt+0x24a4>
   17af4:	mov	r0, sp
   17af8:	bl	14f34 <assuan_new@plt>
   17afc:	subs	r3, r0, #0
   17b00:	beq	17b30 <npth_sleep@plt+0x2440>
   17b04:	mov	r0, r5
   17b08:	bl	149dc <gcry_free@plt>
   17b0c:	cmp	r6, #0
   17b10:	beq	17ba8 <npth_sleep@plt+0x24b8>
   17b14:	ldr	r0, [sp]
   17b18:	cmp	r0, #0
   17b1c:	mvneq	r0, #0
   17b20:	beq	17b70 <npth_sleep@plt+0x2480>
   17b24:	bl	15318 <assuan_release@plt>
   17b28:	mvn	r0, #0
   17b2c:	b	17b70 <npth_sleep@plt+0x2480>
   17b30:	mvn	r2, #0
   17b34:	mov	r1, r5
   17b38:	ldr	r0, [sp]
   17b3c:	bl	156b4 <assuan_socket_connect@plt>
   17b40:	mov	r7, r0
   17b44:	mov	r0, r5
   17b48:	bl	149dc <gcry_free@plt>
   17b4c:	cmp	r7, #0
   17b50:	bne	17b0c <npth_sleep@plt+0x241c>
   17b54:	ldr	r3, [pc, #112]	; 17bcc <npth_sleep@plt+0x24dc>
   17b58:	ldr	r3, [r3, #8]
   17b5c:	orrs	r3, r6, r3
   17b60:	beq	17b88 <npth_sleep@plt+0x2498>
   17b64:	ldr	r0, [sp]
   17b68:	bl	15318 <assuan_release@plt>
   17b6c:	mov	r0, #0
   17b70:	ldr	r2, [sp, #4]
   17b74:	ldr	r3, [r4]
   17b78:	cmp	r2, r3
   17b7c:	bne	17bc0 <npth_sleep@plt+0x24d0>
   17b80:	add	sp, sp, #12
   17b84:	pop	{r4, r5, r6, r7, pc}
   17b88:	ldr	r0, [pc, #64]	; 17bd0 <npth_sleep@plt+0x24e0>
   17b8c:	bl	3d420 <npth_sleep@plt+0x27d30>
   17b90:	b	17b64 <npth_sleep@plt+0x2474>
   17b94:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   17b98:	cmp	r0, #0
   17b9c:	uxthne	r0, r0
   17ba0:	orrne	r0, r0, #67108864	; 0x4000000
   17ba4:	b	17b70 <npth_sleep@plt+0x2480>
   17ba8:	mov	r2, #5
   17bac:	ldr	r1, [pc, #32]	; 17bd4 <npth_sleep@plt+0x24e4>
   17bb0:	mov	r0, r6
   17bb4:	bl	14a3c <dcgettext@plt>
   17bb8:	bl	3d484 <npth_sleep@plt+0x27d94>
   17bbc:	b	17b14 <npth_sleep@plt+0x2424>
   17bc0:	bl	14a60 <__stack_chk_fail@plt>
   17bc4:	andeq	ip, r6, r8, lsr r8
   17bc8:	andeq	pc, r4, r0, lsl r1	; <UNPREDICTABLE>
   17bcc:	muleq	r6, r8, r9
   17bd0:	andeq	pc, r4, r4, asr #2
   17bd4:	andeq	pc, r4, ip, lsl r1	; <UNPREDICTABLE>
   17bd8:	ldr	r3, [pc, #556]	; 17e0c <npth_sleep@plt+0x271c>
   17bdc:	push	{r4, r5, r6, r7, r8, lr}
   17be0:	ldr	r5, [r3, #4]
   17be4:	cmp	r5, #0
   17be8:	beq	17cbc <npth_sleep@plt+0x25cc>
   17bec:	ldrb	r3, [r5]
   17bf0:	sub	r3, r3, #48	; 0x30
   17bf4:	cmp	r3, #9
   17bf8:	bls	17c48 <npth_sleep@plt+0x2558>
   17bfc:	ldr	r1, [pc, #524]	; 17e10 <npth_sleep@plt+0x2720>
   17c00:	mov	r0, r5
   17c04:	bl	14760 <strcmp@plt>
   17c08:	cmp	r0, #0
   17c0c:	bne	17d20 <npth_sleep@plt+0x2630>
   17c10:	ldr	r4, [pc, #508]	; 17e14 <npth_sleep@plt+0x2724>
   17c14:	mov	r3, #0
   17c18:	str	r3, [r4]
   17c1c:	ldr	r1, [r4, #4]
   17c20:	mov	r0, #19
   17c24:	bl	15498 <gcry_control@plt>
   17c28:	ldr	r3, [r4]
   17c2c:	cmp	r3, #0
   17c30:	popeq	{r4, r5, r6, r7, r8, pc}
   17c34:	ldr	r2, [pc, #476]	; 17e18 <npth_sleep@plt+0x2728>
   17c38:	ldr	r1, [pc, #468]	; 17e14 <npth_sleep@plt+0x2724>
   17c3c:	mov	r0, #0
   17c40:	pop	{r4, r5, r6, r7, r8, lr}
   17c44:	b	43864 <npth_sleep@plt+0x2e174>
   17c48:	mov	r2, #10
   17c4c:	mov	r1, #0
   17c50:	mov	r0, r5
   17c54:	bl	14784 <strtol@plt>
   17c58:	ldr	r1, [pc, #432]	; 17e10 <npth_sleep@plt+0x2720>
   17c5c:	mov	r4, r0
   17c60:	mov	r0, r5
   17c64:	bl	14760 <strcmp@plt>
   17c68:	cmp	r0, #0
   17c6c:	beq	17c10 <npth_sleep@plt+0x2520>
   17c70:	cmp	r4, #0
   17c74:	ble	17c10 <npth_sleep@plt+0x2520>
   17c78:	ldr	r1, [pc, #412]	; 17e1c <npth_sleep@plt+0x272c>
   17c7c:	mov	r0, r5
   17c80:	bl	14760 <strcmp@plt>
   17c84:	cmp	r0, #0
   17c88:	beq	17d34 <npth_sleep@plt+0x2644>
   17c8c:	cmp	r4, #2
   17c90:	ble	17d34 <npth_sleep@plt+0x2644>
   17c94:	ldr	r1, [pc, #388]	; 17e20 <npth_sleep@plt+0x2730>
   17c98:	mov	r0, r5
   17c9c:	bl	14760 <strcmp@plt>
   17ca0:	cmp	r0, #0
   17ca4:	beq	17d34 <npth_sleep@plt+0x2644>
   17ca8:	cmp	r4, #5
   17cac:	ble	17d34 <npth_sleep@plt+0x2644>
   17cb0:	mov	r6, #1
   17cb4:	mov	r7, r6
   17cb8:	b	17d68 <npth_sleep@plt+0x2678>
   17cbc:	ldr	r4, [pc, #336]	; 17e14 <npth_sleep@plt+0x2724>
   17cc0:	ldr	r3, [r4]
   17cc4:	cmp	r3, #0
   17cc8:	beq	17c1c <npth_sleep@plt+0x252c>
   17ccc:	and	r3, r3, #2
   17cd0:	ldr	r2, [r4, #4]
   17cd4:	cmp	r2, #0
   17cd8:	moveq	r2, #1
   17cdc:	streq	r2, [r4, #4]
   17ce0:	ldr	r2, [r4, #8]
   17ce4:	cmp	r2, #0
   17ce8:	movne	r2, #0
   17cec:	strne	r2, [r4, #8]
   17cf0:	cmp	r3, #0
   17cf4:	beq	17d04 <npth_sleep@plt+0x2614>
   17cf8:	mov	r1, #2
   17cfc:	mov	r0, #20
   17d00:	bl	15498 <gcry_control@plt>
   17d04:	ldr	r3, [r4]
   17d08:	tst	r3, #4
   17d0c:	beq	17c1c <npth_sleep@plt+0x252c>
   17d10:	mov	r1, #1
   17d14:	mov	r0, #20
   17d18:	bl	15498 <gcry_control@plt>
   17d1c:	b	17c1c <npth_sleep@plt+0x252c>
   17d20:	ldr	r1, [pc, #244]	; 17e1c <npth_sleep@plt+0x272c>
   17d24:	mov	r0, r5
   17d28:	bl	14760 <strcmp@plt>
   17d2c:	cmp	r0, #0
   17d30:	bne	17d48 <npth_sleep@plt+0x2658>
   17d34:	ldr	r4, [pc, #216]	; 17e14 <npth_sleep@plt+0x2724>
   17d38:	mov	r2, #1024	; 0x400
   17d3c:	mov	r3, #0
   17d40:	str	r2, [r4]
   17d44:	b	17cd0 <npth_sleep@plt+0x25e0>
   17d48:	ldr	r1, [pc, #208]	; 17e20 <npth_sleep@plt+0x2730>
   17d4c:	mov	r0, r5
   17d50:	bl	14760 <strcmp@plt>
   17d54:	cmp	r0, #0
   17d58:	movne	r6, #0
   17d5c:	movne	r7, r6
   17d60:	movne	r4, r6
   17d64:	beq	17d34 <npth_sleep@plt+0x2644>
   17d68:	ldr	r1, [pc, #180]	; 17e24 <npth_sleep@plt+0x2734>
   17d6c:	mov	r0, r5
   17d70:	bl	14760 <strcmp@plt>
   17d74:	cmp	r0, #0
   17d78:	beq	17dc0 <npth_sleep@plt+0x26d0>
   17d7c:	cmp	r4, #8
   17d80:	movgt	r4, #0
   17d84:	andle	r4, r7, #1
   17d88:	cmp	r4, #0
   17d8c:	bne	17dc0 <npth_sleep@plt+0x26d0>
   17d90:	ldr	r1, [pc, #144]	; 17e28 <npth_sleep@plt+0x2738>
   17d94:	mov	r0, r5
   17d98:	bl	14760 <strcmp@plt>
   17d9c:	ldr	r4, [pc, #112]	; 17e14 <npth_sleep@plt+0x2724>
   17da0:	cmp	r0, #0
   17da4:	beq	17dd4 <npth_sleep@plt+0x26e4>
   17da8:	cmp	r6, #0
   17dac:	beq	17dec <npth_sleep@plt+0x26fc>
   17db0:	mvn	r3, #512	; 0x200
   17db4:	str	r3, [r4]
   17db8:	mov	r3, #2
   17dbc:	b	17cd0 <npth_sleep@plt+0x25e0>
   17dc0:	ldr	r4, [pc, #76]	; 17e14 <npth_sleep@plt+0x2724>
   17dc4:	mov	r2, #1088	; 0x440
   17dc8:	mov	r3, #0
   17dcc:	str	r2, [r4]
   17dd0:	b	17cd0 <npth_sleep@plt+0x25e0>
   17dd4:	mvn	r3, #0
   17dd8:	cmp	r6, #0
   17ddc:	str	r3, [r4]
   17de0:	moveq	r3, #2
   17de4:	beq	17cd0 <npth_sleep@plt+0x25e0>
   17de8:	b	17db0 <npth_sleep@plt+0x26c0>
   17dec:	mov	r2, #5
   17df0:	ldr	r1, [pc, #52]	; 17e2c <npth_sleep@plt+0x273c>
   17df4:	mov	r0, r6
   17df8:	bl	14a3c <dcgettext@plt>
   17dfc:	mov	r1, r5
   17e00:	bl	3d484 <npth_sleep@plt+0x27d94>
   17e04:	str	r6, [r4]
   17e08:	b	17c1c <npth_sleep@plt+0x252c>
   17e0c:	andeq	sp, r6, r4, ror #10
   17e10:	andeq	pc, r4, r8, ror #2
   17e14:	muleq	r6, r8, r9
   17e18:	andeq	sp, r6, r8
   17e1c:	andeq	pc, r4, r0, ror r1	; <UNPREDICTABLE>
   17e20:	andeq	pc, r4, r8, ror r1	; <UNPREDICTABLE>
   17e24:	andeq	pc, r4, r4, lsl #3
   17e28:	andeq	pc, r4, ip, lsl #3
   17e2c:	muleq	r4, r4, r1
   17e30:	push	{r4, r5, r6, r7, lr}
   17e34:	sub	sp, sp, #116	; 0x74
   17e38:	ldr	r5, [pc, #280]	; 17f58 <npth_sleep@plt+0x2868>
   17e3c:	mov	r2, #0
   17e40:	ldr	r1, [pc, #276]	; 17f5c <npth_sleep@plt+0x286c>
   17e44:	ldr	r3, [r5]
   17e48:	str	r3, [sp, #108]	; 0x6c
   17e4c:	bl	37f7c <npth_sleep@plt+0x2288c>
   17e50:	mov	r2, sp
   17e54:	mov	r1, r0
   17e58:	mov	r4, r0
   17e5c:	mov	r0, #3
   17e60:	bl	155c4 <__xstat64@plt>
   17e64:	cmp	r0, #0
   17e68:	beq	17e80 <npth_sleep@plt+0x2790>
   17e6c:	bl	15084 <__errno_location@plt>
   17e70:	ldr	r3, [r0]
   17e74:	mov	r6, r0
   17e78:	cmp	r3, #2
   17e7c:	beq	17ee8 <npth_sleep@plt+0x27f8>
   17e80:	ldr	r1, [pc, #216]	; 17f60 <npth_sleep@plt+0x2870>
   17e84:	mov	r0, r4
   17e88:	bl	3f3b8 <npth_sleep@plt+0x29cc8>
   17e8c:	cmp	r0, #0
   17e90:	bne	17eb4 <npth_sleep@plt+0x27c4>
   17e94:	mov	r0, r4
   17e98:	bl	149dc <gcry_free@plt>
   17e9c:	ldr	r2, [sp, #108]	; 0x6c
   17ea0:	ldr	r3, [r5]
   17ea4:	cmp	r2, r3
   17ea8:	bne	17f54 <npth_sleep@plt+0x2864>
   17eac:	add	sp, sp, #116	; 0x74
   17eb0:	pop	{r4, r5, r6, r7, pc}
   17eb4:	mov	r2, #5
   17eb8:	ldr	r1, [pc, #164]	; 17f64 <npth_sleep@plt+0x2874>
   17ebc:	mov	r0, #0
   17ec0:	bl	14a3c <dcgettext@plt>
   17ec4:	mov	r6, r0
   17ec8:	bl	15084 <__errno_location@plt>
   17ecc:	ldr	r0, [r0]
   17ed0:	bl	14dcc <strerror@plt>
   17ed4:	mov	r1, r4
   17ed8:	mov	r2, r0
   17edc:	mov	r0, r6
   17ee0:	bl	3d484 <npth_sleep@plt+0x27d94>
   17ee4:	b	17e94 <npth_sleep@plt+0x27a4>
   17ee8:	ldr	r1, [pc, #112]	; 17f60 <npth_sleep@plt+0x2870>
   17eec:	mov	r0, r4
   17ef0:	bl	3f37c <npth_sleep@plt+0x29c8c>
   17ef4:	cmp	r0, #0
   17ef8:	bne	17f24 <npth_sleep@plt+0x2834>
   17efc:	ldr	r3, [pc, #100]	; 17f68 <npth_sleep@plt+0x2878>
   17f00:	ldr	r3, [r3, #8]
   17f04:	cmp	r3, #0
   17f08:	bne	17e80 <npth_sleep@plt+0x2790>
   17f0c:	mov	r2, #5
   17f10:	ldr	r1, [pc, #84]	; 17f6c <npth_sleep@plt+0x287c>
   17f14:	bl	14a3c <dcgettext@plt>
   17f18:	mov	r1, r4
   17f1c:	bl	3d420 <npth_sleep@plt+0x27d30>
   17f20:	b	17e80 <npth_sleep@plt+0x2790>
   17f24:	mov	r2, #5
   17f28:	ldr	r1, [pc, #64]	; 17f70 <npth_sleep@plt+0x2880>
   17f2c:	mov	r0, #0
   17f30:	bl	14a3c <dcgettext@plt>
   17f34:	mov	r7, r0
   17f38:	ldr	r0, [r6]
   17f3c:	bl	14dcc <strerror@plt>
   17f40:	mov	r1, r4
   17f44:	mov	r2, r0
   17f48:	mov	r0, r7
   17f4c:	bl	3d484 <npth_sleep@plt+0x27d94>
   17f50:	b	17e80 <npth_sleep@plt+0x2790>
   17f54:	bl	14a60 <__stack_chk_fail@plt>
   17f58:	andeq	ip, r6, r8, lsr r8
   17f5c:			; <UNDEFINED> instruction: 0x0004f1b4
   17f60:	andeq	pc, r4, r8, asr #3
   17f64:	andeq	pc, r4, ip, lsl #4
   17f68:	muleq	r6, r8, r9
   17f6c:	strdeq	pc, [r4], -r4
   17f70:	ldrdeq	pc, [r4], -r0
   17f74:	ldr	r3, [pc, #60]	; 17fb8 <npth_sleep@plt+0x28c8>
   17f78:	push	{r4, lr}
   17f7c:	ldr	r2, [r3, #12]
   17f80:	cmp	r2, #0
   17f84:	beq	17fa8 <npth_sleep@plt+0x28b8>
   17f88:	ldr	r1, [pc, #44]	; 17fbc <npth_sleep@plt+0x28cc>
   17f8c:	ldr	r0, [pc, #44]	; 17fc0 <npth_sleep@plt+0x28d0>
   17f90:	bl	14be0 <gpgrt_set_syscall_clamp@plt>
   17f94:	mov	r2, #0
   17f98:	mov	r1, r2
   17f9c:	mov	r0, #77	; 0x4d
   17fa0:	pop	{r4, lr}
   17fa4:	b	15498 <gcry_control@plt>
   17fa8:	mov	r2, #1
   17fac:	str	r2, [r3, #12]
   17fb0:	bl	14e08 <npth_init@plt>
   17fb4:	b	17f88 <npth_sleep@plt+0x2898>
   17fb8:	andeq	sp, r6, r4, ror #10
   17fbc:	andeq	r4, r1, r8, lsr #30
   17fc0:	andeq	r4, r1, ip, lsl #29
   17fc4:	push	{r4, r5, r6, lr}
   17fc8:	mov	r4, r0
   17fcc:	ldr	r0, [r0, #16]
   17fd0:	cmp	r0, #0
   17fd4:	beq	18080 <npth_sleep@plt+0x2990>
   17fd8:	ldr	r5, [pc, #180]	; 18094 <npth_sleep@plt+0x29a4>
   17fdc:	ldr	r1, [pc, #180]	; 18098 <npth_sleep@plt+0x29a8>
   17fe0:	ldr	r2, [r5, #16]
   17fe4:	bl	491e4 <npth_sleep@plt+0x33af4>
   17fe8:	ldr	r2, [r5, #20]
   17fec:	ldr	r1, [pc, #168]	; 1809c <npth_sleep@plt+0x29ac>
   17ff0:	ldr	r0, [r4, #16]
   17ff4:	bl	491e4 <npth_sleep@plt+0x33af4>
   17ff8:	ldr	r2, [r5, #24]
   17ffc:	ldr	r1, [pc, #156]	; 180a0 <npth_sleep@plt+0x29b0>
   18000:	ldr	r0, [r4, #16]
   18004:	bl	491e4 <npth_sleep@plt+0x33af4>
   18008:	ldr	r2, [r5, #28]
   1800c:	ldr	r1, [pc, #144]	; 180a4 <npth_sleep@plt+0x29b4>
   18010:	ldr	r0, [r4, #16]
   18014:	bl	491e4 <npth_sleep@plt+0x33af4>
   18018:	mov	r2, #0
   1801c:	ldr	r1, [pc, #132]	; 180a8 <npth_sleep@plt+0x29b8>
   18020:	ldr	r0, [r4, #16]
   18024:	bl	491e4 <npth_sleep@plt+0x33af4>
   18028:	ldr	r0, [r4, #20]
   1802c:	cmp	r0, #0
   18030:	beq	18038 <npth_sleep@plt+0x2948>
   18034:	bl	149dc <gcry_free@plt>
   18038:	ldr	r0, [r5, #32]
   1803c:	cmp	r0, #0
   18040:	beq	18048 <npth_sleep@plt+0x2958>
   18044:	bl	15684 <gcry_strdup@plt>
   18048:	ldr	r3, [r4, #24]
   1804c:	str	r0, [r4, #20]
   18050:	cmp	r3, #0
   18054:	beq	18060 <npth_sleep@plt+0x2970>
   18058:	mov	r0, r3
   1805c:	bl	149dc <gcry_free@plt>
   18060:	ldr	r0, [r5, #36]	; 0x24
   18064:	cmp	r0, #0
   18068:	beq	18070 <npth_sleep@plt+0x2980>
   1806c:	bl	15684 <gcry_strdup@plt>
   18070:	mov	r3, #900	; 0x384
   18074:	str	r0, [r4, #24]
   18078:	str	r3, [r4, #36]	; 0x24
   1807c:	pop	{r4, r5, r6, pc}
   18080:	ldr	r3, [pc, #36]	; 180ac <npth_sleep@plt+0x29bc>
   18084:	ldr	r2, [pc, #36]	; 180b0 <npth_sleep@plt+0x29c0>
   18088:	ldr	r1, [pc, #36]	; 180b4 <npth_sleep@plt+0x29c4>
   1808c:	ldr	r0, [pc, #36]	; 180b8 <npth_sleep@plt+0x29c8>
   18090:	bl	156e4 <__assert_fail@plt>
   18094:	andeq	sp, r6, r4, ror #10
   18098:	andeq	pc, r4, ip, asr r2	; <UNPREDICTABLE>
   1809c:	andeq	pc, r4, r4, ror #4
   180a0:	andeq	pc, r4, ip, ror #4
   180a4:	andeq	pc, r4, r4, ror r2	; <UNPREDICTABLE>
   180a8:	andeq	pc, r4, r0, lsl #5
   180ac:	strheq	pc, [r4], -ip	; <UNPREDICTABLE>
   180b0:	andeq	r0, r0, r3, lsr #15
   180b4:	andeq	pc, r4, r0, lsr r2	; <UNPREDICTABLE>
   180b8:	andeq	pc, r4, r8, asr #4
   180bc:	push	{r4, lr}
   180c0:	mov	r4, r0
   180c4:	bl	14910 <pthread_self@plt>
   180c8:	ldr	r3, [pc, #88]	; 18128 <npth_sleep@plt+0x2a38>
   180cc:	ldr	r3, [r3]
   180d0:	cmp	r3, #0
   180d4:	beq	180fc <npth_sleep@plt+0x2a0c>
   180d8:	ldr	r2, [r3, #4]
   180dc:	cmp	r2, #0
   180e0:	beq	180cc <npth_sleep@plt+0x29dc>
   180e4:	ldr	r2, [r3, #8]
   180e8:	cmp	r0, r2
   180ec:	bne	180cc <npth_sleep@plt+0x29dc>
   180f0:	mov	r2, #0
   180f4:	str	r2, [r3, #4]
   180f8:	str	r2, [r3, #12]
   180fc:	ldr	r0, [r4, #16]
   18100:	bl	490ec <npth_sleep@plt+0x339fc>
   18104:	ldr	r0, [r4, #20]
   18108:	cmp	r0, #0
   1810c:	beq	18114 <npth_sleep@plt+0x2a24>
   18110:	bl	149dc <gcry_free@plt>
   18114:	ldr	r0, [r4, #24]
   18118:	cmp	r0, #0
   1811c:	popeq	{r4, pc}
   18120:	pop	{r4, lr}
   18124:	b	149dc <gcry_free@plt>
   18128:	muleq	r6, r4, r9
   1812c:	push	{r4, r5, r6, r7, r8, lr}
   18130:	mov	r4, r0
   18134:	ldr	r5, [pc, #228]	; 18220 <npth_sleep@plt+0x2b30>
   18138:	ldr	r6, [pc, #228]	; 18224 <npth_sleep@plt+0x2b34>
   1813c:	ldr	r3, [r5, #40]	; 0x28
   18140:	add	r3, r3, #1
   18144:	str	r3, [r5, #40]	; 0x28
   18148:	bl	17fc4 <npth_sleep@plt+0x28d4>
   1814c:	ldr	r3, [r6, #4]
   18150:	cmp	r3, #0
   18154:	beq	18164 <npth_sleep@plt+0x2a74>
   18158:	ldr	r0, [r6]
   1815c:	ands	r0, r0, #1024	; 0x400
   18160:	beq	181f8 <npth_sleep@plt+0x2b08>
   18164:	ldr	r2, [r4]
   18168:	mvn	r1, #0
   1816c:	mov	r0, r4
   18170:	bl	1f3d0 <npth_sleep@plt+0x9ce0>
   18174:	ldr	r3, [r6, #4]
   18178:	cmp	r3, #0
   1817c:	beq	1818c <npth_sleep@plt+0x2a9c>
   18180:	ldr	r0, [r6]
   18184:	ands	r0, r0, #1024	; 0x400
   18188:	beq	181d0 <npth_sleep@plt+0x2ae0>
   1818c:	mov	r0, r4
   18190:	bl	180bc <npth_sleep@plt+0x29cc>
   18194:	mov	r0, r4
   18198:	bl	149dc <gcry_free@plt>
   1819c:	ldr	r3, [r5, #40]	; 0x28
   181a0:	sub	r3, r3, #1
   181a4:	cmp	r3, #0
   181a8:	str	r3, [r5, #40]	; 0x28
   181ac:	beq	181b8 <npth_sleep@plt+0x2ac8>
   181b0:	mov	r0, #0
   181b4:	pop	{r4, r5, r6, r7, r8, pc}
   181b8:	ldr	r3, [pc, #104]	; 18228 <npth_sleep@plt+0x2b38>
   181bc:	mov	r1, #18
   181c0:	ldr	r0, [r3, #64]	; 0x40
   181c4:	bl	14e98 <kill@plt>
   181c8:	mov	r0, #0
   181cc:	pop	{r4, r5, r6, r7, r8, pc}
   181d0:	mov	r2, #5
   181d4:	ldr	r1, [pc, #80]	; 1822c <npth_sleep@plt+0x2b3c>
   181d8:	bl	14a3c <dcgettext@plt>
   181dc:	mov	r6, r0
   181e0:	bl	14910 <pthread_self@plt>
   181e4:	ldr	r2, [r4]
   181e8:	mov	r1, r0
   181ec:	mov	r0, r6
   181f0:	bl	3d420 <npth_sleep@plt+0x27d30>
   181f4:	b	1818c <npth_sleep@plt+0x2a9c>
   181f8:	mov	r2, #5
   181fc:	ldr	r1, [pc, #44]	; 18230 <npth_sleep@plt+0x2b40>
   18200:	bl	14a3c <dcgettext@plt>
   18204:	mov	r7, r0
   18208:	bl	14910 <pthread_self@plt>
   1820c:	ldr	r2, [r4]
   18210:	mov	r1, r0
   18214:	mov	r0, r7
   18218:	bl	3d420 <npth_sleep@plt+0x27d30>
   1821c:	b	18164 <npth_sleep@plt+0x2a74>
   18220:	andeq	sp, r6, r4, ror #10
   18224:	muleq	r6, r8, r9
   18228:	andeq	sp, r6, r8
   1822c:	andeq	pc, r4, r8, lsl r4	; <UNPREDICTABLE>
   18230:	strdeq	pc, [r4], -r0
   18234:	push	{r4, lr}
   18238:	bl	17f74 <npth_sleep@plt+0x2884>
   1823c:	ldr	r0, [pc, #20]	; 18258 <npth_sleep@plt+0x2b68>
   18240:	bl	154b0 <assuan_set_system_hooks@plt>
   18244:	bl	2682c <npth_sleep@plt+0x1113c>
   18248:	bl	24e60 <npth_sleep@plt+0xf770>
   1824c:	bl	350bc <npth_sleep@plt+0x1f9cc>
   18250:	pop	{r4, lr}
   18254:	b	2fe90 <npth_sleep@plt+0x1a7a0>
   18258:	andeq	sp, r6, ip, asr #32
   1825c:	ldr	r3, [pc, #180]	; 18318 <npth_sleep@plt+0x2c28>
   18260:	push	{r4, r5, lr}
   18264:	sub	sp, sp, #52	; 0x34
   18268:	ldr	r5, [pc, #172]	; 1831c <npth_sleep@plt+0x2c2c>
   1826c:	ldr	r2, [r3]
   18270:	ldr	r1, [r3, #44]	; 0x2c
   18274:	ldr	r4, [r3, #48]	; 0x30
   18278:	orr	r2, r2, r1
   1827c:	ldr	r3, [r5]
   18280:	orrs	r4, r2, r4
   18284:	str	r3, [sp, #44]	; 0x2c
   18288:	beq	182a4 <npth_sleep@plt+0x2bb4>
   1828c:	ldr	r2, [sp, #44]	; 0x2c
   18290:	ldr	r3, [r5]
   18294:	cmp	r2, r3
   18298:	bne	18314 <npth_sleep@plt+0x2c24>
   1829c:	add	sp, sp, #52	; 0x34
   182a0:	pop	{r4, r5, pc}
   182a4:	bl	40130 <npth_sleep@plt+0x2aa40>
   182a8:	mov	r2, r4
   182ac:	ldr	r1, [pc, #108]	; 18320 <npth_sleep@plt+0x2c30>
   182b0:	bl	37fd4 <npth_sleep@plt+0x228e4>
   182b4:	subs	r4, r0, #0
   182b8:	beq	1828c <npth_sleep@plt+0x2b9c>
   182bc:	add	r0, sp, #8
   182c0:	bl	15030 <pthread_attr_init@plt>
   182c4:	cmp	r0, #0
   182c8:	bne	1828c <npth_sleep@plt+0x2b9c>
   182cc:	mov	r1, #1
   182d0:	add	r0, sp, #8
   182d4:	bl	155dc <pthread_attr_setdetachstate@plt>
   182d8:	mov	r3, r4
   182dc:	ldr	r2, [pc, #64]	; 18324 <npth_sleep@plt+0x2c34>
   182e0:	add	r1, sp, #8
   182e4:	add	r0, sp, #4
   182e8:	bl	1545c <npth_create@plt>
   182ec:	cmp	r0, #0
   182f0:	bne	18300 <npth_sleep@plt+0x2c10>
   182f4:	add	r0, sp, #8
   182f8:	bl	147e4 <pthread_attr_destroy@plt>
   182fc:	b	1828c <npth_sleep@plt+0x2b9c>
   18300:	bl	14dcc <strerror@plt>
   18304:	mov	r1, r0
   18308:	ldr	r0, [pc, #24]	; 18328 <npth_sleep@plt+0x2c38>
   1830c:	bl	3d484 <npth_sleep@plt+0x27d94>
   18310:	b	182f4 <npth_sleep@plt+0x2c04>
   18314:	bl	14a60 <__stack_chk_fail@plt>
   18318:	andeq	sp, r6, r4, ror #10
   1831c:	andeq	ip, r6, r8, lsr r8
   18320:	andeq	pc, r4, r0, lsl r1	; <UNPREDICTABLE>
   18324:	andeq	r8, r1, ip, lsr r3
   18328:	muleq	r4, r4, r2
   1832c:	push	{r4, lr}
   18330:	bl	43cec <npth_sleep@plt+0x2e5fc>
   18334:	mov	r0, #0
   18338:	pop	{r4, pc}
   1833c:	push	{r4, r5, r6, r7, r8, lr}
   18340:	sub	sp, sp, #40	; 0x28
   18344:	ldr	r4, [pc, #460]	; 18518 <npth_sleep@plt+0x2e28>
   18348:	ldr	r5, [pc, #460]	; 1851c <npth_sleep@plt+0x2e2c>
   1834c:	mov	r2, #0
   18350:	ldr	r3, [r4, #44]	; 0x2c
   18354:	ldr	r1, [r5]
   18358:	add	r3, r3, #1
   1835c:	mov	r7, r0
   18360:	add	r0, sp, #16
   18364:	str	r3, [r4, #44]	; 0x2c
   18368:	str	r1, [sp, #36]	; 0x24
   1836c:	str	r2, [sp, #16]
   18370:	bl	14f34 <assuan_new@plt>
   18374:	subs	r6, r0, #0
   18378:	bne	184a0 <npth_sleep@plt+0x2db0>
   1837c:	mov	r2, #1
   18380:	mov	r1, #5
   18384:	ldr	r0, [sp, #16]
   18388:	bl	15444 <assuan_set_flag@plt>
   1838c:	mov	r3, r6
   18390:	mvn	r2, #0
   18394:	mov	r1, r7
   18398:	ldr	r0, [sp, #16]
   1839c:	bl	156b4 <assuan_socket_connect@plt>
   183a0:	subs	r6, r0, #0
   183a4:	bne	1848c <npth_sleep@plt+0x2d9c>
   183a8:	add	r0, sp, #20
   183ac:	mov	r1, #100	; 0x64
   183b0:	bl	43c3c <npth_sleep@plt+0x2e54c>
   183b4:	add	r3, sp, #20
   183b8:	str	r6, [sp, #12]
   183bc:	str	r6, [sp, #8]
   183c0:	str	r6, [sp, #4]
   183c4:	str	r6, [sp]
   183c8:	ldr	r2, [pc, #336]	; 18520 <npth_sleep@plt+0x2e30>
   183cc:	ldr	r1, [pc, #336]	; 18524 <npth_sleep@plt+0x2e34>
   183d0:	ldr	r0, [sp, #16]
   183d4:	bl	14d24 <assuan_transact@plt>
   183d8:	mov	r2, #1
   183dc:	ldr	r1, [pc, #324]	; 18528 <npth_sleep@plt+0x2e38>
   183e0:	mov	r8, r0
   183e4:	add	r0, sp, #20
   183e8:	bl	43cec <npth_sleep@plt+0x2e5fc>
   183ec:	mov	r1, r6
   183f0:	add	r0, sp, #20
   183f4:	bl	43e7c <npth_sleep@plt+0x2e78c>
   183f8:	cmp	r8, #0
   183fc:	clz	r1, r0
   18400:	lsr	r1, r1, #5
   18404:	movne	r1, #1
   18408:	cmp	r1, #0
   1840c:	mov	r6, r0
   18410:	beq	184b4 <npth_sleep@plt+0x2dc4>
   18414:	mov	r0, r8
   18418:	bl	15408 <gpg_strerror@plt>
   1841c:	ldr	r1, [pc, #256]	; 18524 <npth_sleep@plt+0x2e34>
   18420:	mov	r2, r0
   18424:	ldr	r0, [pc, #256]	; 1852c <npth_sleep@plt+0x2e3c>
   18428:	bl	3d484 <npth_sleep@plt+0x27d94>
   1842c:	mov	r0, r6
   18430:	bl	149dc <gcry_free@plt>
   18434:	mov	r0, r7
   18438:	bl	149dc <gcry_free@plt>
   1843c:	ldr	r0, [sp, #16]
   18440:	cmp	r0, #0
   18444:	beq	1844c <npth_sleep@plt+0x2d5c>
   18448:	bl	15318 <assuan_release@plt>
   1844c:	mov	r2, #1
   18450:	mov	r3, #2
   18454:	ldr	r0, [pc, #212]	; 18530 <npth_sleep@plt+0x2e40>
   18458:	str	r2, [r4, #52]	; 0x34
   1845c:	str	r3, [r4, #48]	; 0x30
   18460:	bl	3d420 <npth_sleep@plt+0x27d30>
   18464:	ldr	r3, [r4, #44]	; 0x2c
   18468:	ldr	r1, [sp, #36]	; 0x24
   1846c:	ldr	r2, [r5]
   18470:	sub	r3, r3, #1
   18474:	cmp	r1, r2
   18478:	str	r3, [r4, #44]	; 0x2c
   1847c:	mov	r0, #0
   18480:	bne	18514 <npth_sleep@plt+0x2e24>
   18484:	add	sp, sp, #40	; 0x28
   18488:	pop	{r4, r5, r6, r7, r8, pc}
   1848c:	bl	15408 <gpg_strerror@plt>
   18490:	mov	r1, r0
   18494:	ldr	r0, [pc, #152]	; 18534 <npth_sleep@plt+0x2e44>
   18498:	bl	3d484 <npth_sleep@plt+0x27d94>
   1849c:	b	18434 <npth_sleep@plt+0x2d44>
   184a0:	bl	15408 <gpg_strerror@plt>
   184a4:	mov	r1, r0
   184a8:	ldr	r0, [pc, #136]	; 18538 <npth_sleep@plt+0x2e48>
   184ac:	bl	3d484 <npth_sleep@plt+0x27d94>
   184b0:	b	18434 <npth_sleep@plt+0x2d44>
   184b4:	mov	r2, #10
   184b8:	bl	14f40 <strtoul@plt>
   184bc:	mov	r8, r0
   184c0:	bl	14ec8 <getpid@plt>
   184c4:	cmp	r8, r0
   184c8:	bne	18508 <npth_sleep@plt+0x2e18>
   184cc:	ldr	r3, [pc, #104]	; 1853c <npth_sleep@plt+0x2e4c>
   184d0:	ldr	r3, [r3, #4]
   184d4:	cmp	r3, #1
   184d8:	ble	184e4 <npth_sleep@plt+0x2df4>
   184dc:	ldr	r0, [pc, #92]	; 18540 <npth_sleep@plt+0x2e50>
   184e0:	bl	3d484 <npth_sleep@plt+0x27d94>
   184e4:	mov	r0, r6
   184e8:	bl	149dc <gcry_free@plt>
   184ec:	mov	r0, r7
   184f0:	bl	149dc <gcry_free@plt>
   184f4:	ldr	r0, [sp, #16]
   184f8:	cmp	r0, #0
   184fc:	beq	18464 <npth_sleep@plt+0x2d74>
   18500:	bl	15318 <assuan_release@plt>
   18504:	b	18464 <npth_sleep@plt+0x2d74>
   18508:	ldr	r0, [pc, #52]	; 18544 <npth_sleep@plt+0x2e54>
   1850c:	bl	3d484 <npth_sleep@plt+0x27d94>
   18510:	b	1842c <npth_sleep@plt+0x2d3c>
   18514:	bl	14a60 <__stack_chk_fail@plt>
   18518:	andeq	sp, r6, r4, ror #10
   1851c:	andeq	ip, r6, r8, lsr r8
   18520:	andeq	r8, r1, ip, lsr #6
   18524:	andeq	pc, r4, r8, lsl #6
   18528:	andeq	r5, r5, r8, asr r2
   1852c:	andeq	pc, r4, r4, lsl r3	; <UNPREDICTABLE>
   18530:	muleq	r4, ip, r3
   18534:	andeq	pc, r4, r4, ror #5
   18538:	andeq	pc, r4, r0, asr #5
   1853c:	muleq	r6, r8, r9
   18540:	andeq	pc, r4, r4, ror r3	; <UNPREDICTABLE>
   18544:	andeq	pc, r4, r8, asr #6
   18548:	push	{r4, r5, r6, lr}
   1854c:	mov	r4, r0
   18550:	ldr	r0, [r0]
   18554:	bl	153e4 <assuan_sock_check_nonce@plt>
   18558:	cmp	r0, #0
   1855c:	popeq	{r4, r5, r6, pc}
   18560:	mov	r2, #5
   18564:	ldr	r1, [pc, #64]	; 185ac <npth_sleep@plt+0x2ebc>
   18568:	mov	r0, #0
   1856c:	bl	14a3c <dcgettext@plt>
   18570:	mov	r5, r0
   18574:	bl	15084 <__errno_location@plt>
   18578:	ldr	r6, [r4]
   1857c:	ldr	r0, [r0]
   18580:	bl	14dcc <strerror@plt>
   18584:	mov	r1, r6
   18588:	mov	r2, r0
   1858c:	mov	r0, r5
   18590:	bl	3d420 <npth_sleep@plt+0x27d30>
   18594:	ldr	r0, [r4]
   18598:	bl	14fac <assuan_sock_close@plt>
   1859c:	mov	r0, r4
   185a0:	bl	149dc <gcry_free@plt>
   185a4:	mvn	r0, #0
   185a8:	pop	{r4, r5, r6, pc}
   185ac:	andeq	pc, r4, r8, asr #7
   185b0:	push	{r4, r5, r6, r7, r8, lr}
   185b4:	mov	r5, r0
   185b8:	ldr	r4, [pc, #228]	; 186a4 <npth_sleep@plt+0x2fb4>
   185bc:	add	r1, r4, #56	; 0x38
   185c0:	bl	18548 <npth_sleep@plt+0x2e58>
   185c4:	subs	r7, r0, #0
   185c8:	beq	185d4 <npth_sleep@plt+0x2ee4>
   185cc:	mov	r0, #0
   185d0:	pop	{r4, r5, r6, r7, r8, pc}
   185d4:	ldr	r3, [r4, #40]	; 0x28
   185d8:	ldr	r6, [pc, #200]	; 186a8 <npth_sleep@plt+0x2fb8>
   185dc:	add	r3, r3, #1
   185e0:	mov	r0, r5
   185e4:	str	r3, [r4, #40]	; 0x28
   185e8:	bl	17fc4 <npth_sleep@plt+0x28d4>
   185ec:	ldr	r3, [r6, #4]
   185f0:	cmp	r3, #0
   185f4:	bne	18678 <npth_sleep@plt+0x2f88>
   185f8:	ldr	r1, [r5]
   185fc:	mov	r0, r5
   18600:	bl	23604 <npth_sleep@plt+0xdf14>
   18604:	ldr	r3, [r6, #4]
   18608:	cmp	r3, #0
   1860c:	bne	1864c <npth_sleep@plt+0x2f5c>
   18610:	mov	r0, r5
   18614:	bl	180bc <npth_sleep@plt+0x29cc>
   18618:	mov	r0, r5
   1861c:	bl	149dc <gcry_free@plt>
   18620:	ldr	r3, [r4, #40]	; 0x28
   18624:	sub	r3, r3, #1
   18628:	cmp	r3, #0
   1862c:	str	r3, [r4, #40]	; 0x28
   18630:	bne	185cc <npth_sleep@plt+0x2edc>
   18634:	ldr	r3, [pc, #112]	; 186ac <npth_sleep@plt+0x2fbc>
   18638:	mov	r1, #18
   1863c:	ldr	r0, [r3, #64]	; 0x40
   18640:	bl	14e98 <kill@plt>
   18644:	mov	r0, #0
   18648:	pop	{r4, r5, r6, r7, r8, pc}
   1864c:	mov	r2, #5
   18650:	ldr	r1, [pc, #88]	; 186b0 <npth_sleep@plt+0x2fc0>
   18654:	mov	r0, #0
   18658:	bl	14a3c <dcgettext@plt>
   1865c:	mov	r6, r0
   18660:	bl	14910 <pthread_self@plt>
   18664:	ldr	r2, [r5]
   18668:	mov	r1, r0
   1866c:	mov	r0, r6
   18670:	bl	3d420 <npth_sleep@plt+0x27d30>
   18674:	b	18610 <npth_sleep@plt+0x2f20>
   18678:	mov	r2, #5
   1867c:	ldr	r1, [pc, #48]	; 186b4 <npth_sleep@plt+0x2fc4>
   18680:	mov	r0, r7
   18684:	bl	14a3c <dcgettext@plt>
   18688:	mov	r7, r0
   1868c:	bl	14910 <pthread_self@plt>
   18690:	ldr	r2, [r5]
   18694:	mov	r1, r0
   18698:	mov	r0, r7
   1869c:	bl	3d420 <npth_sleep@plt+0x27d30>
   186a0:	b	185f8 <npth_sleep@plt+0x2f08>
   186a4:	andeq	sp, r6, r4, ror #10
   186a8:	muleq	r6, r8, r9
   186ac:	andeq	sp, r6, r8
   186b0:	andeq	pc, r4, r4, lsl r4	; <UNPREDICTABLE>
   186b4:	andeq	pc, r4, ip, ror #7
   186b8:	push	{r4, lr}
   186bc:	bl	14910 <pthread_self@plt>
   186c0:	mov	r1, r0
   186c4:	ldr	r0, [pc, #8]	; 186d4 <npth_sleep@plt+0x2fe4>
   186c8:	bl	3d484 <npth_sleep@plt+0x27d94>
   186cc:	mov	r0, #0
   186d0:	pop	{r4, pc}
   186d4:	andeq	pc, r4, ip, lsr r4	; <UNPREDICTABLE>
   186d8:	push	{r4, lr}
   186dc:	mov	r4, r0
   186e0:	ldr	r1, [pc, #36]	; 1870c <npth_sleep@plt+0x301c>
   186e4:	bl	18548 <npth_sleep@plt+0x2e58>
   186e8:	cmp	r0, #0
   186ec:	bne	18704 <npth_sleep@plt+0x3014>
   186f0:	mov	r3, #2
   186f4:	str	r3, [r4, #4]
   186f8:	mov	r0, r4
   186fc:	pop	{r4, lr}
   18700:	b	1812c <npth_sleep@plt+0x2a3c>
   18704:	pop	{r4, lr}
   18708:	b	186b8 <npth_sleep@plt+0x2fc8>
   1870c:	andeq	sp, r6, r0, lsr #11
   18710:	push	{r4, lr}
   18714:	mov	r4, r0
   18718:	ldr	r1, [pc, #36]	; 18744 <npth_sleep@plt+0x3054>
   1871c:	bl	18548 <npth_sleep@plt+0x2e58>
   18720:	cmp	r0, #0
   18724:	bne	1873c <npth_sleep@plt+0x304c>
   18728:	mov	r3, #1
   1872c:	str	r3, [r4, #4]
   18730:	mov	r0, r4
   18734:	pop	{r4, lr}
   18738:	b	1812c <npth_sleep@plt+0x2a3c>
   1873c:	pop	{r4, lr}
   18740:	b	186b8 <npth_sleep@plt+0x2fc8>
   18744:	andeq	sp, r6, r4, lsr #11
   18748:	push	{r4, lr}
   1874c:	mov	r4, r0
   18750:	ldr	r1, [pc, #28]	; 18774 <npth_sleep@plt+0x3084>
   18754:	bl	18548 <npth_sleep@plt+0x2e58>
   18758:	cmp	r0, #0
   1875c:	bne	1876c <npth_sleep@plt+0x307c>
   18760:	mov	r0, r4
   18764:	pop	{r4, lr}
   18768:	b	1812c <npth_sleep@plt+0x2a3c>
   1876c:	pop	{r4, lr}
   18770:	b	186b8 <npth_sleep@plt+0x2fc8>
   18774:	andeq	sp, r6, r8, lsr #11
   18778:	sub	r0, r0, #1
   1877c:	push	{r4, r5, r6, lr}
   18780:	cmp	r0, #40	; 0x28
   18784:	ldrls	pc, [pc, r0, lsl #2]
   18788:	b	18904 <npth_sleep@plt+0x3214>
   1878c:	strdeq	r8, [r1], -r0
   18790:	andeq	r8, r1, r4, lsl #18
   18794:	andeq	r8, r1, r4, lsl #18
   18798:	andeq	r8, r1, r4, lsl #18
   1879c:	andeq	r8, r1, r4, lsl #18
   187a0:	andeq	r8, r1, r4, lsl #18
   187a4:	andeq	r8, r1, r4, lsl #18
   187a8:	andeq	r8, r1, r4, lsl #18
   187ac:	andeq	r8, r1, r4, lsl #18
   187b0:	andeq	r8, r1, r4, lsl #18
   187b4:	andeq	r8, r1, r0, lsr r8
   187b8:	andeq	r8, r1, r4, lsl #18
   187bc:	andeq	r8, r1, ip, lsr r8
   187c0:	andeq	r8, r1, r4, lsl #18
   187c4:	andeq	r8, r1, r4, lsl #18
   187c8:	andeq	r8, r1, r4, lsl #18
   187cc:	andeq	r8, r1, r8, asr #16
   187d0:	andeq	r8, r1, r4, lsl #18
   187d4:	andeq	r8, r1, r4, asr r8
   187d8:	andeq	r8, r1, r8, ror #16
   187dc:	andeq	r8, r1, r4, lsl #18
   187e0:	andeq	r8, r1, r4, lsl #18
   187e4:	andeq	r8, r1, r4, lsl #18
   187e8:	andeq	r8, r1, r4, lsl #18
   187ec:	andeq	r8, r1, r4, lsl #18
   187f0:	andeq	r8, r1, r4, lsl #18
   187f4:	andeq	r8, r1, r4, lsl #18
   187f8:	andeq	r8, r1, r4, lsl #18
   187fc:	andeq	r8, r1, r4, lsl #18
   18800:	andeq	r8, r1, r4, lsl #18
   18804:	andeq	r8, r1, r4, lsl #18
   18808:	andeq	r8, r1, r4, lsl #18
   1880c:	andeq	r8, r1, r4, lsl #18
   18810:	andeq	r8, r1, r4, lsl #18
   18814:	andeq	r8, r1, r4, lsl #18
   18818:	andeq	r8, r1, r4, lsl #18
   1881c:	andeq	r8, r1, r4, lsl #18
   18820:	andeq	r8, r1, r4, lsl #18
   18824:	andeq	r8, r1, r4, lsl #18
   18828:	strdeq	r8, [r1], -r0
   1882c:	ldrdeq	r8, [r1], -ip
   18830:	ldr	r4, [pc, #240]	; 18928 <npth_sleep@plt+0x3238>
   18834:	mov	r0, r4
   18838:	pop	{r4, r5, r6, pc}
   1883c:	ldr	r4, [pc, #232]	; 1892c <npth_sleep@plt+0x323c>
   18840:	mov	r0, r4
   18844:	pop	{r4, r5, r6, pc}
   18848:	ldr	r4, [pc, #224]	; 18930 <npth_sleep@plt+0x3240>
   1884c:	mov	r0, r4
   18850:	pop	{r4, r5, r6, pc}
   18854:	mov	r2, #5
   18858:	ldr	r1, [pc, #212]	; 18934 <npth_sleep@plt+0x3244>
   1885c:	mov	r0, #0
   18860:	pop	{r4, r5, r6, lr}
   18864:	b	14a3c <dcgettext@plt>
   18868:	ldr	r5, [pc, #200]	; 18938 <npth_sleep@plt+0x3248>
   1886c:	ldr	r4, [r5, #72]	; 0x48
   18870:	cmp	r4, #0
   18874:	bne	18834 <npth_sleep@plt+0x3144>
   18878:	ldr	r6, [pc, #188]	; 1893c <npth_sleep@plt+0x324c>
   1887c:	ldr	r3, [r6, #120]	; 0x78
   18880:	cmp	r3, #0
   18884:	bne	18910 <npth_sleep@plt+0x3220>
   18888:	mov	r0, #0
   1888c:	bl	14c40 <gcry_check_version@plt>
   18890:	mov	r6, r0
   18894:	bl	14f58 <strlen@plt>
   18898:	add	r0, r0, #11
   1889c:	bl	1467c <gcry_xmalloc@plt>
   188a0:	ldr	r3, [pc, #152]	; 18940 <npth_sleep@plt+0x3250>
   188a4:	ldr	r2, [pc, #152]	; 18944 <npth_sleep@plt+0x3254>
   188a8:	ldrh	r2, [r2]
   188ac:	mov	r4, r0
   188b0:	ldm	r3!, {r0, r1}
   188b4:	strh	r2, [r4, #9]
   188b8:	ldrb	r3, [r3]
   188bc:	str	r0, [r4]
   188c0:	str	r1, [r4, #4]
   188c4:	strb	r3, [r4, #8]
   188c8:	mov	r1, r6
   188cc:	add	r0, r4, #10
   188d0:	bl	14c88 <strcpy@plt>
   188d4:	str	r4, [r5, #72]	; 0x48
   188d8:	b	18834 <npth_sleep@plt+0x3144>
   188dc:	mov	r2, #5
   188e0:	ldr	r1, [pc, #96]	; 18948 <npth_sleep@plt+0x3258>
   188e4:	mov	r0, #0
   188e8:	pop	{r4, r5, r6, lr}
   188ec:	b	14a3c <dcgettext@plt>
   188f0:	mov	r2, #5
   188f4:	ldr	r1, [pc, #80]	; 1894c <npth_sleep@plt+0x325c>
   188f8:	mov	r0, #0
   188fc:	pop	{r4, r5, r6, lr}
   18900:	b	14a3c <dcgettext@plt>
   18904:	mov	r4, #0
   18908:	mov	r0, r4
   1890c:	pop	{r4, r5, r6, pc}
   18910:	mov	r2, r4
   18914:	mov	r1, r4
   18918:	mov	r0, #24
   1891c:	bl	15498 <gcry_control@plt>
   18920:	str	r4, [r6, #120]	; 0x78
   18924:	b	18888 <npth_sleep@plt+0x3198>
   18928:	andeq	pc, r4, r0, ror #8
   1892c:	andeq	pc, r4, r4, lsl #9
   18930:	andeq	pc, r4, r8, ror r4	; <UNPREDICTABLE>
   18934:	andeq	pc, r4, ip, lsl #9
   18938:	andeq	sp, r6, r4, ror #10
   1893c:	andeq	sp, r6, r8
   18940:			; <UNDEFINED> instruction: 0x0004f4b0
   18944:	andeq	r9, r5, r4, lsr #14
   18948:	andeq	pc, r4, r8, ror #9
   1894c:			; <UNDEFINED> instruction: 0x0004f4bc
   18950:	push	{r4, r5, r6, lr}
   18954:	ldr	r4, [pc, #284]	; 18a78 <npth_sleep@plt+0x3388>
   18958:	ldr	r3, [r4, #76]	; 0x4c
   1895c:	cmp	r3, #0
   18960:	popne	{r4, r5, r6, pc}
   18964:	mov	r3, #1
   18968:	str	r3, [r4, #76]	; 0x4c
   1896c:	bl	2685c <npth_sleep@plt+0x1116c>
   18970:	ldr	r3, [r4, #80]	; 0x50
   18974:	ldr	r5, [r4, #52]	; 0x34
   18978:	orrs	r5, r3, r5
   1897c:	popne	{r4, r5, r6, pc}
   18980:	ldr	r3, [r4, #84]	; 0x54
   18984:	cmp	r3, #0
   18988:	beq	18998 <npth_sleep@plt+0x32a8>
   1898c:	ldrb	r2, [r3]
   18990:	cmp	r2, #0
   18994:	bne	18a1c <npth_sleep@plt+0x332c>
   18998:	ldr	r5, [pc, #220]	; 18a7c <npth_sleep@plt+0x338c>
   1899c:	ldr	r3, [r5, #148]	; 0x94
   189a0:	cmp	r3, #1
   189a4:	ble	189c0 <npth_sleep@plt+0x32d0>
   189a8:	ldr	r3, [r4, #92]	; 0x5c
   189ac:	cmp	r3, #0
   189b0:	beq	189c0 <npth_sleep@plt+0x32d0>
   189b4:	ldrb	r2, [r3]
   189b8:	cmp	r2, #0
   189bc:	bne	18a58 <npth_sleep@plt+0x3368>
   189c0:	ldr	r3, [r5, #152]	; 0x98
   189c4:	cmp	r3, #1
   189c8:	ble	189e4 <npth_sleep@plt+0x32f4>
   189cc:	ldr	r3, [r4, #100]	; 0x64
   189d0:	cmp	r3, #0
   189d4:	beq	189e4 <npth_sleep@plt+0x32f4>
   189d8:	ldrb	r2, [r3]
   189dc:	cmp	r2, #0
   189e0:	bne	18a38 <npth_sleep@plt+0x3348>
   189e4:	ldr	r3, [r4, #108]	; 0x6c
   189e8:	cmp	r3, #0
   189ec:	popeq	{r4, r5, r6, pc}
   189f0:	ldrb	r2, [r3]
   189f4:	cmp	r2, #0
   189f8:	popeq	{r4, r5, r6, pc}
   189fc:	ldr	r4, [r4, #112]	; 0x70
   18a00:	cmp	r4, #0
   18a04:	moveq	r4, r3
   18a08:	mov	r0, r4
   18a0c:	bl	3f270 <npth_sleep@plt+0x29b80>
   18a10:	mov	r3, #0
   18a14:	strb	r3, [r4]
   18a18:	pop	{r4, r5, r6, pc}
   18a1c:	ldr	r6, [r4, #88]	; 0x58
   18a20:	cmp	r6, #0
   18a24:	moveq	r6, r3
   18a28:	mov	r0, r6
   18a2c:	bl	3f270 <npth_sleep@plt+0x29b80>
   18a30:	strb	r5, [r6]
   18a34:	b	18998 <npth_sleep@plt+0x32a8>
   18a38:	ldr	r5, [r4, #104]	; 0x68
   18a3c:	cmp	r5, #0
   18a40:	moveq	r5, r3
   18a44:	mov	r0, r5
   18a48:	bl	3f270 <npth_sleep@plt+0x29b80>
   18a4c:	mov	r3, #0
   18a50:	strb	r3, [r5]
   18a54:	b	189e4 <npth_sleep@plt+0x32f4>
   18a58:	ldr	r6, [r4, #96]	; 0x60
   18a5c:	cmp	r6, #0
   18a60:	moveq	r6, r3
   18a64:	mov	r0, r6
   18a68:	bl	3f270 <npth_sleep@plt+0x29b80>
   18a6c:	mov	r3, #0
   18a70:	strb	r3, [r6]
   18a74:	b	189c0 <npth_sleep@plt+0x32d0>
   18a78:	andeq	sp, r6, r4, ror #10
   18a7c:	muleq	r6, r8, r9
   18a80:	ldr	r5, [pc, #108]	; 18af4 <npth_sleep@plt+0x3404>
   18a84:	push	{r4, lr}
   18a88:	mov	r4, r0
   18a8c:	bl	18950 <npth_sleep@plt+0x3260>
   18a90:	ldr	r3, [r5]
   18a94:	tst	r3, #128	; 0x80
   18a98:	bne	18abc <npth_sleep@plt+0x33cc>
   18a9c:	cmp	r3, #0
   18aa0:	bne	18ae8 <npth_sleep@plt+0x33f8>
   18aa4:	mov	r0, #25
   18aa8:	bl	15498 <gcry_control@plt>
   18aac:	cmp	r4, #0
   18ab0:	beq	18ad4 <npth_sleep@plt+0x33e4>
   18ab4:	mov	r0, r4
   18ab8:	bl	14ed4 <exit@plt>
   18abc:	mov	r0, #23
   18ac0:	bl	15498 <gcry_control@plt>
   18ac4:	mov	r0, #13
   18ac8:	bl	15498 <gcry_control@plt>
   18acc:	ldr	r3, [r5]
   18ad0:	b	18a9c <npth_sleep@plt+0x33ac>
   18ad4:	mov	r0, r4
   18ad8:	bl	3d170 <npth_sleep@plt+0x27a80>
   18adc:	subs	r4, r0, #0
   18ae0:	movne	r4, #2
   18ae4:	b	18ab4 <npth_sleep@plt+0x33c4>
   18ae8:	mov	r0, #14
   18aec:	bl	15498 <gcry_control@plt>
   18af0:	b	18aa4 <npth_sleep@plt+0x33b4>
   18af4:	muleq	r6, r8, r9
   18af8:	cmp	r1, #0
   18afc:	push	{r4, lr}
   18b00:	beq	18b38 <npth_sleep@plt+0x3448>
   18b04:	mov	r4, r0
   18b08:	bl	40130 <npth_sleep@plt+0x2aa40>
   18b0c:	mov	r1, r4
   18b10:	mov	r2, #0
   18b14:	bl	37f7c <npth_sleep@plt+0x2288c>
   18b18:	mov	r4, r0
   18b1c:	mov	r1, #58	; 0x3a
   18b20:	mov	r0, r4
   18b24:	bl	14fa0 <strchr@plt>
   18b28:	cmp	r0, #0
   18b2c:	bne	18b44 <npth_sleep@plt+0x3454>
   18b30:	mov	r0, r4
   18b34:	pop	{r4, pc}
   18b38:	bl	37f7c <npth_sleep@plt+0x2288c>
   18b3c:	mov	r4, r0
   18b40:	b	18b1c <npth_sleep@plt+0x342c>
   18b44:	ldr	r0, [pc, #12]	; 18b58 <npth_sleep@plt+0x3468>
   18b48:	ldr	r1, [pc, #12]	; 18b5c <npth_sleep@plt+0x346c>
   18b4c:	bl	3d484 <npth_sleep@plt+0x27d94>
   18b50:	mov	r0, #2
   18b54:	bl	18a80 <npth_sleep@plt+0x3390>
   18b58:	andeq	pc, r4, ip, lsr r5	; <UNPREDICTABLE>
   18b5c:	andeq	r7, r5, r0, asr #15
   18b60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b64:	mov	r7, r3
   18b68:	ldr	r8, [pc, #876]	; 18edc <npth_sleep@plt+0x37ec>
   18b6c:	sub	sp, sp, #12
   18b70:	mov	r9, r0
   18b74:	ldr	r3, [r8]
   18b78:	ldr	r0, [r7]
   18b7c:	mov	fp, r1
   18b80:	mov	r6, r2
   18b84:	str	r3, [sp, #4]
   18b88:	mov	r4, #0
   18b8c:	ldr	sl, [sp, #48]	; 0x30
   18b90:	bl	149dc <gcry_free@plt>
   18b94:	mov	r1, #1
   18b98:	str	r4, [r7]
   18b9c:	mov	r2, r4
   18ba0:	mov	r0, r1
   18ba4:	bl	15054 <assuan_sock_new@plt>
   18ba8:	cmn	r0, #1
   18bac:	beq	18e54 <npth_sleep@plt+0x3764>
   18bb0:	cmp	r6, #0
   18bb4:	mov	r5, r0
   18bb8:	bne	18d50 <npth_sleep@plt+0x3660>
   18bbc:	mov	r0, #110	; 0x6e
   18bc0:	bl	1467c <gcry_xmalloc@plt>
   18bc4:	mov	r2, sp
   18bc8:	mov	r1, r0
   18bcc:	mov	r4, r0
   18bd0:	mov	r0, r9
   18bd4:	bl	154bc <assuan_sock_set_sockaddr_un@plt>
   18bd8:	cmp	r0, #0
   18bdc:	bne	18de0 <npth_sleep@plt+0x36f0>
   18be0:	ldr	r3, [sp]
   18be4:	add	r6, r4, #2
   18be8:	cmp	r3, #0
   18bec:	bne	18d60 <npth_sleep@plt+0x3670>
   18bf0:	mov	r0, r6
   18bf4:	bl	14f58 <strlen@plt>
   18bf8:	mov	r1, r4
   18bfc:	add	r7, r0, #2
   18c00:	mov	r2, r7
   18c04:	mov	r0, r5
   18c08:	bl	149d0 <assuan_sock_bind@plt>
   18c0c:	cmn	r0, #1
   18c10:	beq	18d04 <npth_sleep@plt+0x3614>
   18c14:	mov	r1, r7
   18c18:	mov	r2, sl
   18c1c:	mov	r0, r4
   18c20:	bl	14d6c <assuan_sock_get_nonce@plt>
   18c24:	subs	r7, r0, #0
   18c28:	bne	18c90 <npth_sleep@plt+0x35a0>
   18c2c:	ldr	r1, [pc, #684]	; 18ee0 <npth_sleep@plt+0x37f0>
   18c30:	mov	r0, r6
   18c34:	bl	3f3b8 <npth_sleep@plt+0x29cc8>
   18c38:	cmp	r0, #0
   18c3c:	bne	18d90 <npth_sleep@plt+0x36a0>
   18c40:	ldr	r3, [pc, #668]	; 18ee4 <npth_sleep@plt+0x37f4>
   18c44:	mov	r0, r5
   18c48:	ldr	r7, [r3, #124]	; 0x7c
   18c4c:	mov	r1, r7
   18c50:	bl	15348 <listen@plt>
   18c54:	cmn	r0, #1
   18c58:	beq	18e18 <npth_sleep@plt+0x3728>
   18c5c:	ldr	r3, [pc, #644]	; 18ee8 <npth_sleep@plt+0x37f8>
   18c60:	ldr	r3, [r3, #4]
   18c64:	cmp	r3, #0
   18c68:	bne	18dc4 <npth_sleep@plt+0x36d4>
   18c6c:	mov	r0, r4
   18c70:	bl	149dc <gcry_free@plt>
   18c74:	ldr	r2, [sp, #4]
   18c78:	ldr	r3, [r8]
   18c7c:	mov	r0, r5
   18c80:	cmp	r2, r3
   18c84:	bne	18e8c <npth_sleep@plt+0x379c>
   18c88:	add	sp, sp, #12
   18c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c90:	mov	r2, #5
   18c94:	ldr	r1, [pc, #592]	; 18eec <npth_sleep@plt+0x37fc>
   18c98:	mov	r0, #0
   18c9c:	bl	14a3c <dcgettext@plt>
   18ca0:	bl	3d484 <npth_sleep@plt+0x27d94>
   18ca4:	cmn	r7, #1
   18ca8:	bne	18c2c <npth_sleep@plt+0x353c>
   18cac:	mov	r2, #5
   18cb0:	ldr	r1, [pc, #568]	; 18ef0 <npth_sleep@plt+0x3800>
   18cb4:	mov	r0, #0
   18cb8:	bl	14a3c <dcgettext@plt>
   18cbc:	mov	r7, r0
   18cc0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   18cc4:	cmp	r0, #0
   18cc8:	uxthne	r0, r0
   18ccc:	orrne	r0, r0, #67108864	; 0x4000000
   18cd0:	bl	15408 <gpg_strerror@plt>
   18cd4:	mov	r1, r6
   18cd8:	mov	r2, r0
   18cdc:	mov	r0, r7
   18ce0:	bl	3d484 <npth_sleep@plt+0x27d94>
   18ce4:	mov	r0, r5
   18ce8:	bl	14fac <assuan_sock_close@plt>
   18cec:	mov	r3, #0
   18cf0:	mov	r0, r4
   18cf4:	strb	r3, [r9]
   18cf8:	bl	149dc <gcry_free@plt>
   18cfc:	mov	r0, #2
   18d00:	bl	18a80 <npth_sleep@plt+0x3390>
   18d04:	bl	15084 <__errno_location@plt>
   18d08:	ldr	r3, [r0]
   18d0c:	cmp	r3, #98	; 0x62
   18d10:	bne	18cac <npth_sleep@plt+0x35bc>
   18d14:	cmp	fp, #0
   18d18:	beq	18d2c <npth_sleep@plt+0x363c>
   18d1c:	mov	r0, #1
   18d20:	bl	17abc <npth_sleep@plt+0x23cc>
   18d24:	subs	fp, r0, #0
   18d28:	beq	18eac <npth_sleep@plt+0x37bc>
   18d2c:	mov	r0, r6
   18d30:	bl	3f270 <npth_sleep@plt+0x29b80>
   18d34:	mov	r2, r7
   18d38:	mov	r1, r4
   18d3c:	mov	r0, r5
   18d40:	bl	149d0 <assuan_sock_bind@plt>
   18d44:	cmn	r0, #1
   18d48:	beq	18cac <npth_sleep@plt+0x35bc>
   18d4c:	b	18c14 <npth_sleep@plt+0x3524>
   18d50:	mov	r2, #1
   18d54:	ldr	r1, [pc, #408]	; 18ef4 <npth_sleep@plt+0x3804>
   18d58:	bl	151c8 <assuan_sock_set_flag@plt>
   18d5c:	b	18bbc <npth_sleep@plt+0x34cc>
   18d60:	mov	r0, r6
   18d64:	bl	151f8 <gcry_xstrdup@plt>
   18d68:	ldr	r3, [pc, #376]	; 18ee8 <npth_sleep@plt+0x37f8>
   18d6c:	ldr	r3, [r3, #4]
   18d70:	cmp	r3, #0
   18d74:	str	r0, [r7]
   18d78:	beq	18bf0 <npth_sleep@plt+0x3500>
   18d7c:	mov	r2, r0
   18d80:	mov	r1, r9
   18d84:	ldr	r0, [pc, #364]	; 18ef8 <npth_sleep@plt+0x3808>
   18d88:	bl	3d420 <npth_sleep@plt+0x27d30>
   18d8c:	b	18bf0 <npth_sleep@plt+0x3500>
   18d90:	mov	r2, #5
   18d94:	ldr	r1, [pc, #352]	; 18efc <npth_sleep@plt+0x380c>
   18d98:	mov	r0, #0
   18d9c:	bl	14a3c <dcgettext@plt>
   18da0:	mov	r7, r0
   18da4:	bl	15084 <__errno_location@plt>
   18da8:	ldr	r0, [r0]
   18dac:	bl	14dcc <strerror@plt>
   18db0:	mov	r1, r6
   18db4:	mov	r2, r0
   18db8:	mov	r0, r7
   18dbc:	bl	3d484 <npth_sleep@plt+0x27d94>
   18dc0:	b	18c40 <npth_sleep@plt+0x3550>
   18dc4:	mov	r2, #5
   18dc8:	ldr	r1, [pc, #304]	; 18f00 <npth_sleep@plt+0x3810>
   18dcc:	mov	r0, #0
   18dd0:	bl	14a3c <dcgettext@plt>
   18dd4:	mov	r1, r6
   18dd8:	bl	3d420 <npth_sleep@plt+0x27d30>
   18ddc:	b	18c6c <npth_sleep@plt+0x357c>
   18de0:	bl	15084 <__errno_location@plt>
   18de4:	ldr	r3, [r0]
   18de8:	cmp	r3, #36	; 0x24
   18dec:	beq	18e90 <npth_sleep@plt+0x37a0>
   18df0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   18df4:	cmp	r0, #0
   18df8:	uxthne	r0, r0
   18dfc:	orrne	r0, r0, #67108864	; 0x4000000
   18e00:	bl	15408 <gpg_strerror@plt>
   18e04:	mov	r1, r9
   18e08:	mov	r2, r0
   18e0c:	ldr	r0, [pc, #240]	; 18f04 <npth_sleep@plt+0x3814>
   18e10:	bl	3d484 <npth_sleep@plt+0x27d94>
   18e14:	b	18cec <npth_sleep@plt+0x35fc>
   18e18:	bl	15084 <__errno_location@plt>
   18e1c:	ldr	r0, [r0]
   18e20:	bl	14dcc <strerror@plt>
   18e24:	mov	r1, r7
   18e28:	mov	r2, r0
   18e2c:	ldr	r0, [pc, #212]	; 18f08 <npth_sleep@plt+0x3818>
   18e30:	bl	3d484 <npth_sleep@plt+0x27d94>
   18e34:	mov	r0, r5
   18e38:	mov	r3, #0
   18e3c:	strb	r3, [r9]
   18e40:	bl	14fac <assuan_sock_close@plt>
   18e44:	mov	r0, r4
   18e48:	bl	149dc <gcry_free@plt>
   18e4c:	mov	r0, #2
   18e50:	bl	18a80 <npth_sleep@plt+0x3390>
   18e54:	mov	r2, #5
   18e58:	ldr	r1, [pc, #172]	; 18f0c <npth_sleep@plt+0x381c>
   18e5c:	mov	r0, r4
   18e60:	bl	14a3c <dcgettext@plt>
   18e64:	mov	r5, r0
   18e68:	bl	15084 <__errno_location@plt>
   18e6c:	ldr	r0, [r0]
   18e70:	bl	14dcc <strerror@plt>
   18e74:	mov	r1, r0
   18e78:	mov	r0, r5
   18e7c:	bl	3d484 <npth_sleep@plt+0x27d94>
   18e80:	strb	r4, [r9]
   18e84:	mov	r0, #2
   18e88:	bl	18a80 <npth_sleep@plt+0x3390>
   18e8c:	bl	14a60 <__stack_chk_fail@plt>
   18e90:	mov	r2, #5
   18e94:	ldr	r1, [pc, #116]	; 18f10 <npth_sleep@plt+0x3820>
   18e98:	mov	r0, #0
   18e9c:	bl	14a3c <dcgettext@plt>
   18ea0:	mov	r1, r9
   18ea4:	bl	3d484 <npth_sleep@plt+0x27d94>
   18ea8:	b	18cec <npth_sleep@plt+0x35fc>
   18eac:	mov	r1, #1
   18eb0:	bl	3d1dc <npth_sleep@plt+0x27aec>
   18eb4:	mov	r0, fp
   18eb8:	bl	3d1a4 <npth_sleep@plt+0x27ab4>
   18ebc:	mov	r2, #5
   18ec0:	ldr	r1, [pc, #76]	; 18f14 <npth_sleep@plt+0x3824>
   18ec4:	mov	r0, fp
   18ec8:	bl	14a3c <dcgettext@plt>
   18ecc:	bl	3d484 <npth_sleep@plt+0x27d94>
   18ed0:	strb	fp, [r9]
   18ed4:	mov	r0, r5
   18ed8:	b	18e40 <npth_sleep@plt+0x3750>
   18edc:	andeq	ip, r6, r8, lsr r8
   18ee0:	andeq	pc, r4, r8, asr #3
   18ee4:	andeq	sp, r6, r8
   18ee8:	muleq	r6, r8, r9
   18eec:	andeq	pc, r4, r4, asr r6	; <UNPREDICTABLE>
   18ef0:	strdeq	pc, [r4], -r4
   18ef4:	andeq	pc, r4, r4, lsl #11
   18ef8:	ldrdeq	pc, [r4], -r0
   18efc:	andeq	pc, r4, ip, lsl #4
   18f00:	muleq	r4, r4, r6
   18f04:	andeq	pc, r4, ip, lsr #11
   18f08:	andeq	pc, r4, r8, ror r6	; <UNPREDICTABLE>
   18f0c:	andeq	pc, r4, r8, ror #10
   18f10:	andeq	pc, r4, ip, lsl #11
   18f14:	andeq	pc, r4, r8, lsl r6	; <UNPREDICTABLE>
   18f18:	push	{r4, r5, lr}
   18f1c:	sub	sp, sp, #116	; 0x74
   18f20:	ldr	r4, [pc, #244]	; 1901c <npth_sleep@plt+0x392c>
   18f24:	ldr	r3, [r4]
   18f28:	str	r3, [sp, #108]	; 0x6c
   18f2c:	bl	35168 <npth_sleep@plt+0x1fa78>
   18f30:	ldr	r3, [pc, #232]	; 19020 <npth_sleep@plt+0x3930>
   18f34:	ldr	r0, [r3, #128]	; 0x80
   18f38:	cmn	r0, #1
   18f3c:	beq	18f50 <npth_sleep@plt+0x3860>
   18f40:	mov	r1, #0
   18f44:	bl	14e98 <kill@plt>
   18f48:	cmp	r0, #0
   18f4c:	bne	18fd8 <npth_sleep@plt+0x38e8>
   18f50:	ldr	r5, [pc, #204]	; 19024 <npth_sleep@plt+0x3934>
   18f54:	bl	2687c <npth_sleep@plt+0x1118c>
   18f58:	ldr	r3, [r5, #48]	; 0x30
   18f5c:	cmp	r3, #0
   18f60:	bne	18f7c <npth_sleep@plt+0x388c>
   18f64:	ldr	r3, [r5, #116]	; 0x74
   18f68:	cmp	r3, #0
   18f6c:	beq	18f94 <npth_sleep@plt+0x38a4>
   18f70:	ldr	r3, [r5, #120]	; 0x78
   18f74:	cmp	r3, #0
   18f78:	beq	18f94 <npth_sleep@plt+0x38a4>
   18f7c:	ldr	r2, [sp, #108]	; 0x6c
   18f80:	ldr	r3, [r4]
   18f84:	cmp	r2, r3
   18f88:	bne	18fd4 <npth_sleep@plt+0x38e4>
   18f8c:	add	sp, sp, #116	; 0x74
   18f90:	pop	{r4, r5, pc}
   18f94:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   18f98:	mov	r2, sp
   18f9c:	mov	r1, r0
   18fa0:	mov	r0, #3
   18fa4:	bl	155c4 <__xstat64@plt>
   18fa8:	cmp	r0, #0
   18fac:	beq	18f7c <npth_sleep@plt+0x388c>
   18fb0:	bl	15084 <__errno_location@plt>
   18fb4:	ldr	r3, [r0]
   18fb8:	cmp	r3, #2
   18fbc:	bne	18f7c <npth_sleep@plt+0x388c>
   18fc0:	mov	r3, #1
   18fc4:	ldr	r0, [pc, #92]	; 19028 <npth_sleep@plt+0x3938>
   18fc8:	str	r3, [r5, #48]	; 0x30
   18fcc:	bl	3d420 <npth_sleep@plt+0x27d30>
   18fd0:	b	18f7c <npth_sleep@plt+0x388c>
   18fd4:	bl	14a60 <__stack_chk_fail@plt>
   18fd8:	ldr	r3, [pc, #68]	; 19024 <npth_sleep@plt+0x3934>
   18fdc:	mov	r2, #2
   18fe0:	ldr	r0, [pc, #68]	; 1902c <npth_sleep@plt+0x393c>
   18fe4:	str	r2, [r3, #48]	; 0x30
   18fe8:	bl	3d420 <npth_sleep@plt+0x27d30>
   18fec:	mov	r0, #11
   18ff0:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   18ff4:	mov	r4, r0
   18ff8:	mov	r0, #13
   18ffc:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   19000:	mov	r1, r4
   19004:	mov	r2, r0
   19008:	ldr	r0, [pc, #32]	; 19030 <npth_sleep@plt+0x3940>
   1900c:	bl	3d420 <npth_sleep@plt+0x27d30>
   19010:	bl	18950 <npth_sleep@plt+0x3260>
   19014:	mov	r0, #0
   19018:	bl	18a80 <npth_sleep@plt+0x3390>
   1901c:	andeq	ip, r6, r8, lsr r8
   19020:	andeq	sp, r6, r8
   19024:	andeq	sp, r6, r4, ror #10
   19028:	andeq	pc, r4, r8, ror #13
   1902c:			; <UNDEFINED> instruction: 0x0004f6b0
   19030:	ldrdeq	pc, [r4], -r8
   19034:	push	{r4, r5, r6, r7, r8, lr}
   19038:	mov	r6, r0
   1903c:	mov	r7, r1
   19040:	bl	14910 <pthread_self@plt>
   19044:	ldr	r5, [pc, #172]	; 190f8 <npth_sleep@plt+0x3a08>
   19048:	ldr	r3, [r5]
   1904c:	cmp	r3, #0
   19050:	mov	r4, r0
   19054:	beq	190b4 <npth_sleep@plt+0x39c4>
   19058:	mov	r0, #0
   1905c:	b	19078 <npth_sleep@plt+0x3988>
   19060:	ldr	r2, [r3, #8]
   19064:	cmp	r2, r4
   19068:	beq	190ac <npth_sleep@plt+0x39bc>
   1906c:	ldr	r3, [r3]
   19070:	cmp	r3, #0
   19074:	beq	19098 <npth_sleep@plt+0x39a8>
   19078:	ldr	r2, [r3, #4]
   1907c:	cmp	r2, #0
   19080:	bne	19060 <npth_sleep@plt+0x3970>
   19084:	cmp	r0, #0
   19088:	moveq	r0, r3
   1908c:	ldr	r3, [r3]
   19090:	cmp	r3, #0
   19094:	bne	19078 <npth_sleep@plt+0x3988>
   19098:	cmp	r0, #0
   1909c:	beq	190b4 <npth_sleep@plt+0x39c4>
   190a0:	mov	r3, r0
   190a4:	str	r7, [r0, #4]
   190a8:	str	r4, [r0, #8]
   190ac:	str	r6, [r3, #12]
   190b0:	pop	{r4, r5, r6, r7, r8, pc}
   190b4:	mov	r1, #16
   190b8:	mov	r0, #1
   190bc:	bl	150fc <gcry_calloc@plt>
   190c0:	cmp	r0, #0
   190c4:	ldrne	r3, [r5]
   190c8:	strne	r0, [r5]
   190cc:	strne	r3, [r0]
   190d0:	bne	190a0 <npth_sleep@plt+0x39b0>
   190d4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   190d8:	cmp	r0, #0
   190dc:	uxthne	r0, r0
   190e0:	orrne	r0, r0, #67108864	; 0x4000000
   190e4:	bl	15408 <gpg_strerror@plt>
   190e8:	pop	{r4, r5, r6, r7, r8, lr}
   190ec:	mov	r1, r0
   190f0:	ldr	r0, [pc, #4]	; 190fc <npth_sleep@plt+0x3a0c>
   190f4:	b	3d484 <npth_sleep@plt+0x27d94>
   190f8:	muleq	r6, r4, r9
   190fc:	andeq	pc, r4, r4, lsl r7	; <UNPREDICTABLE>
   19100:	push	{r4, r5, r6, r7, lr}
   19104:	sub	sp, sp, #12
   19108:	ldr	r6, [pc, #284]	; 1922c <npth_sleep@plt+0x3b3c>
   1910c:	mov	r2, #0
   19110:	mov	r7, r0
   19114:	ldr	r3, [r6]
   19118:	str	r2, [sp]
   1911c:	str	r3, [sp, #4]
   19120:	ldr	r5, [pc, #264]	; 19230 <npth_sleep@plt+0x3b40>
   19124:	b	1913c <npth_sleep@plt+0x3a4c>
   19128:	mov	r1, r4
   1912c:	ldr	r0, [r5, #24]
   19130:	bl	49260 <npth_sleep@plt+0x33b70>
   19134:	cmp	r0, #0
   19138:	bne	1918c <npth_sleep@plt+0x3a9c>
   1913c:	mov	r1, #0
   19140:	mov	r0, sp
   19144:	bl	49050 <npth_sleep@plt+0x33960>
   19148:	subs	r4, r0, #0
   1914c:	bne	19128 <npth_sleep@plt+0x3a38>
   19150:	ldr	r3, [r7, #20]
   19154:	cmp	r3, #0
   19158:	beq	191bc <npth_sleep@plt+0x3acc>
   1915c:	ldr	r3, [r7, #24]
   19160:	cmp	r3, #0
   19164:	ldreq	r5, [pc, #196]	; 19230 <npth_sleep@plt+0x3b40>
   19168:	beq	191f4 <npth_sleep@plt+0x3b04>
   1916c:	mov	r4, #0
   19170:	ldr	r2, [sp, #4]
   19174:	ldr	r3, [r6]
   19178:	mov	r0, r4
   1917c:	cmp	r2, r3
   19180:	bne	19228 <npth_sleep@plt+0x3b38>
   19184:	add	sp, sp, #12
   19188:	pop	{r4, r5, r6, r7, pc}
   1918c:	mov	r2, r0
   19190:	mov	r1, r4
   19194:	ldr	r0, [r7, #16]
   19198:	bl	491e4 <npth_sleep@plt+0x33af4>
   1919c:	subs	r4, r0, #0
   191a0:	beq	1913c <npth_sleep@plt+0x3a4c>
   191a4:	mov	r0, r4
   191a8:	bl	15408 <gpg_strerror@plt>
   191ac:	mov	r1, r0
   191b0:	ldr	r0, [pc, #124]	; 19234 <npth_sleep@plt+0x3b44>
   191b4:	bl	3d484 <npth_sleep@plt+0x27d94>
   191b8:	b	19170 <npth_sleep@plt+0x3a80>
   191bc:	ldr	r5, [pc, #108]	; 19230 <npth_sleep@plt+0x3b40>
   191c0:	ldr	r0, [r5, #28]
   191c4:	cmp	r0, #0
   191c8:	beq	1915c <npth_sleep@plt+0x3a6c>
   191cc:	bl	15684 <gcry_strdup@plt>
   191d0:	cmp	r0, #0
   191d4:	str	r0, [r7, #20]
   191d8:	bne	1915c <npth_sleep@plt+0x3a6c>
   191dc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   191e0:	subs	r4, r0, #0
   191e4:	bne	1921c <npth_sleep@plt+0x3b2c>
   191e8:	ldr	r3, [r7, #24]
   191ec:	cmp	r3, #0
   191f0:	bne	1916c <npth_sleep@plt+0x3a7c>
   191f4:	ldr	r0, [r5, #32]
   191f8:	cmp	r0, #0
   191fc:	beq	1916c <npth_sleep@plt+0x3a7c>
   19200:	bl	15684 <gcry_strdup@plt>
   19204:	cmp	r0, #0
   19208:	str	r0, [r7, #24]
   1920c:	bne	1916c <npth_sleep@plt+0x3a7c>
   19210:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   19214:	subs	r4, r0, #0
   19218:	beq	1916c <npth_sleep@plt+0x3a7c>
   1921c:	uxth	r4, r4
   19220:	orr	r4, r4, #67108864	; 0x4000000
   19224:	b	191a4 <npth_sleep@plt+0x3ab4>
   19228:	bl	14a60 <__stack_chk_fail@plt>
   1922c:	andeq	ip, r6, r8, lsr r8
   19230:	muleq	r6, r8, r9
   19234:	andeq	pc, r4, r8, asr #14
   19238:	ldr	r3, [pc, #24]	; 19258 <npth_sleep@plt+0x3b68>
   1923c:	ldr	r0, [r3, #84]	; 0x54
   19240:	cmp	r0, #0
   19244:	bxeq	lr
   19248:	ldrb	r3, [r0]
   1924c:	cmp	r3, #0
   19250:	moveq	r0, #0
   19254:	bx	lr
   19258:	andeq	sp, r6, r4, ror #10
   1925c:	ldr	r3, [pc, #24]	; 1927c <npth_sleep@plt+0x3b8c>
   19260:	ldr	r0, [r3, #108]	; 0x6c
   19264:	cmp	r0, #0
   19268:	bxeq	lr
   1926c:	ldrb	r3, [r0]
   19270:	cmp	r3, #0
   19274:	moveq	r0, #0
   19278:	bx	lr
   1927c:	andeq	sp, r6, r4, ror #10
   19280:	ldr	r3, [pc, #4]	; 1928c <npth_sleep@plt+0x3b9c>
   19284:	ldr	r0, [r3, #40]	; 0x28
   19288:	bx	lr
   1928c:	andeq	sp, r6, r4, ror #10
   19290:	push	{r4, r5, r6, r7, r8, r9, lr}
   19294:	sub	sp, sp, #84	; 0x54
   19298:	ldr	r6, [pc, #320]	; 193e0 <npth_sleep@plt+0x3cf0>
   1929c:	ldr	r5, [pc, #320]	; 193e4 <npth_sleep@plt+0x3cf4>
   192a0:	ldr	r0, [pc, #320]	; 193e8 <npth_sleep@plt+0x3cf8>
   192a4:	ldr	r3, [r6]
   192a8:	mov	r4, #0
   192ac:	str	r3, [sp, #76]	; 0x4c
   192b0:	bl	3d420 <npth_sleep@plt+0x27d30>
   192b4:	bl	268f4 <npth_sleep@plt+0x11204>
   192b8:	ldr	r0, [r5, #124]	; 0x7c
   192bc:	str	r4, [sp, #12]
   192c0:	cmp	r0, r4
   192c4:	ldreq	r4, [pc, #288]	; 193ec <npth_sleep@plt+0x3cfc>
   192c8:	beq	19370 <npth_sleep@plt+0x3c80>
   192cc:	ldr	r1, [pc, #284]	; 193f0 <npth_sleep@plt+0x3d00>
   192d0:	bl	15480 <fopen64@plt>
   192d4:	subs	r7, r0, #0
   192d8:	beq	193a4 <npth_sleep@plt+0x3cb4>
   192dc:	mov	r1, #1
   192e0:	mov	r0, r4
   192e4:	bl	17474 <npth_sleep@plt+0x1d84>
   192e8:	mov	r2, #52	; 0x34
   192ec:	mov	r1, r4
   192f0:	add	r0, sp, #24
   192f4:	bl	150f0 <memset@plt>
   192f8:	ldr	r8, [pc, #244]	; 193f4 <npth_sleep@plt+0x3d04>
   192fc:	mov	r3, #1
   19300:	str	r4, [sp, #16]
   19304:	mov	r4, r3
   19308:	add	r2, sp, #16
   1930c:	str	r2, [sp, #20]
   19310:	str	r3, [sp, #28]
   19314:	str	r8, [sp]
   19318:	add	r3, sp, #20
   1931c:	add	r2, sp, #12
   19320:	ldr	r1, [r5, #124]	; 0x7c
   19324:	mov	r0, r7
   19328:	bl	3b63c <npth_sleep@plt+0x25f4c>
   1932c:	subs	r9, r0, #0
   19330:	beq	19354 <npth_sleep@plt+0x3c64>
   19334:	ldr	r3, [sp, #36]	; 0x24
   19338:	cmn	r3, #1
   1933c:	strlt	r4, [sp, #32]
   19340:	blt	19314 <npth_sleep@plt+0x3c24>
   19344:	mov	r1, #1
   19348:	add	r0, sp, #20
   1934c:	bl	17474 <npth_sleep@plt+0x1d84>
   19350:	b	19314 <npth_sleep@plt+0x3c24>
   19354:	ldr	r4, [pc, #144]	; 193ec <npth_sleep@plt+0x3cfc>
   19358:	mov	r0, r7
   1935c:	bl	1521c <fclose@plt>
   19360:	ldr	r3, [r4, #52]	; 0x34
   19364:	tst	r3, #2
   19368:	strne	r9, [r4, #52]	; 0x34
   1936c:	bl	17bd8 <npth_sleep@plt+0x24e8>
   19370:	bl	30714 <npth_sleep@plt+0x1b024>
   19374:	bl	405d4 <npth_sleep@plt+0x2aee4>
   19378:	ldr	r3, [r4, #48]	; 0x30
   1937c:	cmp	r3, #0
   19380:	bne	1939c <npth_sleep@plt+0x3cac>
   19384:	ldr	r2, [sp, #76]	; 0x4c
   19388:	ldr	r3, [r6]
   1938c:	cmp	r2, r3
   19390:	bne	193dc <npth_sleep@plt+0x3cec>
   19394:	add	sp, sp, #84	; 0x54
   19398:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1939c:	bl	3645c <npth_sleep@plt+0x20d6c>
   193a0:	b	19384 <npth_sleep@plt+0x3c94>
   193a4:	mov	r2, #5
   193a8:	ldr	r1, [pc, #72]	; 193f8 <npth_sleep@plt+0x3d08>
   193ac:	bl	14a3c <dcgettext@plt>
   193b0:	ldr	r4, [pc, #52]	; 193ec <npth_sleep@plt+0x3cfc>
   193b4:	mov	r7, r0
   193b8:	bl	15084 <__errno_location@plt>
   193bc:	ldr	r5, [r5, #124]	; 0x7c
   193c0:	ldr	r0, [r0]
   193c4:	bl	14dcc <strerror@plt>
   193c8:	mov	r1, r5
   193cc:	mov	r2, r0
   193d0:	mov	r0, r7
   193d4:	bl	3d420 <npth_sleep@plt+0x27d30>
   193d8:	b	19370 <npth_sleep@plt+0x3c80>
   193dc:	bl	14a60 <__stack_chk_fail@plt>
   193e0:	andeq	ip, r6, r8, lsr r8
   193e4:	andeq	sp, r6, r4, ror #10
   193e8:	andeq	pc, r4, r8, ror r7	; <UNPREDICTABLE>
   193ec:	muleq	r6, r8, r9
   193f0:	andeq	r7, r5, r0, asr pc
   193f4:	andeq	sp, r6, ip, lsl #1
   193f8:			; <UNDEFINED> instruction: 0x0004f7b8
   193fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19400:	mov	r7, r1
   19404:	ldr	r1, [pc, #2732]	; 19eb8 <npth_sleep@plt+0x47c8>
   19408:	sub	sp, sp, #548	; 0x224
   1940c:	mvn	r8, #0
   19410:	ldr	ip, [r1]
   19414:	mov	r4, r0
   19418:	mov	r1, #0
   1941c:	mov	r6, r2
   19420:	add	r0, sp, #132	; 0x84
   19424:	mov	r2, #40	; 0x28
   19428:	str	ip, [sp, #540]	; 0x21c
   1942c:	mov	r5, r3
   19430:	str	r8, [sp, #20]
   19434:	str	r8, [sp, #24]
   19438:	bl	150f0 <memset@plt>
   1943c:	ldr	r2, [pc, #2680]	; 19ebc <npth_sleep@plt+0x47cc>
   19440:	ldr	r1, [pc, #2680]	; 19ec0 <npth_sleep@plt+0x47d0>
   19444:	ldr	r0, [pc, #2680]	; 19ec4 <npth_sleep@plt+0x47d4>
   19448:	ldr	r3, [pc, #2680]	; 19ec8 <npth_sleep@plt+0x47d8>
   1944c:	str	r2, [sp, #124]	; 0x7c
   19450:	str	r1, [sp, #128]	; 0x80
   19454:	ldr	r2, [pc, #2672]	; 19ecc <npth_sleep@plt+0x47dc>
   19458:	ldr	r1, [pc, #2672]	; 19ed0 <npth_sleep@plt+0x47e0>
   1945c:	str	r0, [sp, #136]	; 0x88
   19460:	ldr	r0, [pc, #2668]	; 19ed4 <npth_sleep@plt+0x47e4>
   19464:	str	r3, [sp, #140]	; 0x8c
   19468:	ldr	r3, [pc, #2664]	; 19ed8 <npth_sleep@plt+0x47e8>
   1946c:	str	r2, [sp, #148]	; 0x94
   19470:	str	r1, [sp, #152]	; 0x98
   19474:	mov	r2, #36	; 0x24
   19478:	mov	r1, #0
   1947c:	str	r0, [sp, #160]	; 0xa0
   19480:	add	r0, sp, #88	; 0x58
   19484:	str	r3, [sp, #164]	; 0xa4
   19488:	bl	150f0 <memset@plt>
   1948c:	ldr	r2, [pc, #2632]	; 19edc <npth_sleep@plt+0x47ec>
   19490:	ldr	r3, [pc, #2632]	; 19ee0 <npth_sleep@plt+0x47f0>
   19494:	str	r2, [sp, #92]	; 0x5c
   19498:	str	r3, [sp, #112]	; 0x70
   1949c:	mov	r2, #4
   194a0:	mov	r3, #60	; 0x3c
   194a4:	add	r0, sp, #48	; 0x30
   194a8:	str	r2, [sp, #84]	; 0x54
   194ac:	str	r3, [sp, #104]	; 0x68
   194b0:	bl	15030 <pthread_attr_init@plt>
   194b4:	cmp	r0, #0
   194b8:	bne	19ea8 <npth_sleep@plt+0x47b8>
   194bc:	mov	r1, #1
   194c0:	add	r0, sp, #48	; 0x30
   194c4:	bl	155dc <pthread_attr_setdetachstate@plt>
   194c8:	bl	156cc <npth_sigev_init@plt>
   194cc:	mov	r0, #1
   194d0:	bl	14b44 <npth_sigev_add@plt>
   194d4:	mov	r0, #10
   194d8:	bl	14b44 <npth_sigev_add@plt>
   194dc:	mov	r0, #12
   194e0:	bl	14b44 <npth_sigev_add@plt>
   194e4:	mov	r0, #2
   194e8:	bl	14b44 <npth_sigev_add@plt>
   194ec:	mov	r0, #18
   194f0:	bl	14b44 <npth_sigev_add@plt>
   194f4:	mov	r0, #15
   194f8:	bl	14b44 <npth_sigev_add@plt>
   194fc:	bl	15504 <npth_sigev_fini@plt>
   19500:	bl	14ec8 <getpid@plt>
   19504:	ldr	fp, [pc, #2520]	; 19ee4 <npth_sleep@plt+0x47f4>
   19508:	ldr	r3, [fp]
   1950c:	cmp	r3, #0
   19510:	ldr	r3, [pc, #2512]	; 19ee8 <npth_sleep@plt+0x47f8>
   19514:	strne	r8, [sp, #20]
   19518:	str	r0, [r3, #64]	; 0x40
   1951c:	beq	19df0 <npth_sleep@plt+0x4700>
   19520:	mvn	r3, #0
   19524:	str	r3, [sp, #24]
   19528:	ldr	r0, [pc, #2492]	; 19eec <npth_sleep@plt+0x47fc>
   1952c:	add	r3, sp, #280	; 0x118
   19530:	add	sl, sp, #408	; 0x198
   19534:	mov	r2, #0
   19538:	mov	r1, #1
   1953c:	str	r1, [r0, #20]
   19540:	str	r2, [r3, #4]!
   19544:	cmp	sl, r3
   19548:	bne	19540 <npth_sleep@plt+0x3e50>
   1954c:	mov	r0, r4
   19550:	bl	14b08 <__fdelt_chk@plt>
   19554:	rsbs	r3, r4, #0
   19558:	and	r3, r3, #31
   1955c:	and	r2, r4, #31
   19560:	rsbpl	r2, r3, #0
   19564:	add	r3, sp, #544	; 0x220
   19568:	mov	r8, #1
   1956c:	cmn	r7, #1
   19570:	moveq	r9, r4
   19574:	add	r0, r3, r0, lsl #2
   19578:	ldr	r3, [r0, #-260]	; 0xfffffefc
   1957c:	orr	r3, r3, r8, lsl r2
   19580:	str	r3, [r0, #-260]	; 0xfffffefc
   19584:	beq	195c0 <npth_sleep@plt+0x3ed0>
   19588:	mov	r0, r7
   1958c:	bl	14b08 <__fdelt_chk@plt>
   19590:	rsbs	r3, r7, #0
   19594:	and	r3, r3, #31
   19598:	and	r2, r7, #31
   1959c:	rsbpl	r2, r3, #0
   195a0:	add	r3, sp, #544	; 0x220
   195a4:	cmp	r4, r7
   195a8:	movge	r9, r4
   195ac:	movlt	r9, r7
   195b0:	add	r0, r3, r0, lsl #2
   195b4:	ldr	r3, [r0, #-260]	; 0xfffffefc
   195b8:	orr	r8, r3, r8, lsl r2
   195bc:	str	r8, [r0, #-260]	; 0xfffffefc
   195c0:	cmn	r6, #1
   195c4:	beq	19600 <npth_sleep@plt+0x3f10>
   195c8:	mov	r0, r6
   195cc:	bl	14b08 <__fdelt_chk@plt>
   195d0:	rsbs	r3, r6, #0
   195d4:	and	r3, r3, #31
   195d8:	and	r2, r6, #31
   195dc:	rsbpl	r2, r3, #0
   195e0:	add	r3, sp, #544	; 0x220
   195e4:	mov	r1, #1
   195e8:	cmp	r9, r6
   195ec:	movlt	r9, r6
   195f0:	add	r0, r3, r0, lsl #2
   195f4:	ldr	r3, [r0, #-260]	; 0xfffffefc
   195f8:	orr	r3, r3, r1, lsl r2
   195fc:	str	r3, [r0, #-260]	; 0xfffffefc
   19600:	cmn	r5, #1
   19604:	beq	19640 <npth_sleep@plt+0x3f50>
   19608:	mov	r0, r5
   1960c:	bl	14b08 <__fdelt_chk@plt>
   19610:	rsbs	r3, r5, #0
   19614:	and	r3, r3, #31
   19618:	and	r2, r5, #31
   1961c:	rsbpl	r2, r3, #0
   19620:	add	r3, sp, #544	; 0x220
   19624:	mov	r1, #1
   19628:	cmp	r9, r5
   1962c:	movlt	r9, r5
   19630:	add	r0, r3, r0, lsl #2
   19634:	ldr	r3, [r0, #-260]	; 0xfffffefc
   19638:	orr	r3, r3, r1, lsl r2
   1963c:	str	r3, [r0, #-260]	; 0xfffffefc
   19640:	ldr	r0, [sp, #20]
   19644:	cmn	r0, #1
   19648:	beq	19684 <npth_sleep@plt+0x3f94>
   1964c:	bl	14b08 <__fdelt_chk@plt>
   19650:	ldr	r3, [sp, #20]
   19654:	mov	ip, #1
   19658:	rsbs	r1, r3, #0
   1965c:	and	r1, r1, #31
   19660:	and	r2, r3, #31
   19664:	rsbpl	r2, r1, #0
   19668:	cmp	r9, r3
   1966c:	movlt	r9, r3
   19670:	add	r3, sp, #544	; 0x220
   19674:	add	r0, r3, r0, lsl #2
   19678:	ldr	r3, [r0, #-260]	; 0xfffffefc
   1967c:	orr	r3, r3, ip, lsl r2
   19680:	str	r3, [r0, #-260]	; 0xfffffefc
   19684:	ldr	r0, [sp, #24]
   19688:	cmn	r0, #1
   1968c:	beq	196c8 <npth_sleep@plt+0x3fd8>
   19690:	bl	14b08 <__fdelt_chk@plt>
   19694:	ldr	r3, [sp, #24]
   19698:	mov	ip, #1
   1969c:	rsbs	r1, r3, #0
   196a0:	and	r1, r1, #31
   196a4:	and	r2, r3, #31
   196a8:	rsbpl	r2, r1, #0
   196ac:	cmp	r9, r3
   196b0:	movlt	r9, r3
   196b4:	add	r3, sp, #544	; 0x220
   196b8:	add	r0, r3, r0, lsl #2
   196bc:	ldr	r3, [r0, #-260]	; 0xfffffefc
   196c0:	orr	r3, r3, ip, lsl r2
   196c4:	str	r3, [r0, #-260]	; 0xfffffefc
   196c8:	ldr	r3, [fp, #48]	; 0x30
   196cc:	str	r4, [sp, #132]	; 0x84
   196d0:	str	r7, [sp, #144]	; 0x90
   196d4:	str	r6, [sp, #156]	; 0x9c
   196d8:	str	r5, [sp, #168]	; 0xa8
   196dc:	cmp	r3, #0
   196e0:	beq	19788 <npth_sleep@plt+0x4098>
   196e4:	ldr	r3, [fp, #40]	; 0x28
   196e8:	cmp	r3, #0
   196ec:	beq	19cdc <npth_sleep@plt+0x45ec>
   196f0:	add	r3, sp, #280	; 0x118
   196f4:	mov	r2, #0
   196f8:	str	r2, [r3, #4]!
   196fc:	cmp	sl, r3
   19700:	bne	196f8 <npth_sleep@plt+0x4008>
   19704:	ldr	r9, [sp, #20]
   19708:	cmn	r9, #1
   1970c:	beq	19744 <npth_sleep@plt+0x4054>
   19710:	mov	r0, r9
   19714:	bl	14b08 <__fdelt_chk@plt>
   19718:	ldr	r9, [sp, #20]
   1971c:	add	r3, sp, #544	; 0x220
   19720:	rsbs	r1, r9, #0
   19724:	and	r1, r1, #31
   19728:	and	r2, r9, #31
   1972c:	mov	ip, #1
   19730:	rsbpl	r2, r1, #0
   19734:	add	r0, r3, r0, lsl #2
   19738:	ldr	r3, [r0, #-260]	; 0xfffffefc
   1973c:	orr	r3, r3, ip, lsl r2
   19740:	str	r3, [r0, #-260]	; 0xfffffefc
   19744:	ldr	r0, [sp, #24]
   19748:	cmn	r0, #1
   1974c:	beq	19788 <npth_sleep@plt+0x4098>
   19750:	bl	14b08 <__fdelt_chk@plt>
   19754:	ldr	r3, [sp, #24]
   19758:	mov	ip, #1
   1975c:	rsbs	r1, r3, #0
   19760:	and	r1, r1, #31
   19764:	and	r2, r3, #31
   19768:	rsbpl	r2, r1, #0
   1976c:	cmp	r9, r3
   19770:	movlt	r9, r3
   19774:	add	r3, sp, #544	; 0x220
   19778:	add	r0, r3, r0, lsl #2
   1977c:	ldr	r3, [r0, #-260]	; 0xfffffefc
   19780:	orr	r3, r3, ip, lsl r2
   19784:	str	r3, [r0, #-260]	; 0xfffffefc
   19788:	add	r0, sp, #412	; 0x19c
   1978c:	mov	r2, #128	; 0x80
   19790:	add	r1, sp, #284	; 0x11c
   19794:	bl	1491c <memcpy@plt>
   19798:	ldr	r3, [pc, #1864]	; 19ee8 <npth_sleep@plt+0x47f8>
   1979c:	ldr	r3, [r3, #128]	; 0x80
   197a0:	cmn	r3, #1
   197a4:	beq	19c24 <npth_sleep@plt+0x4534>
   197a8:	mov	r3, #4
   197ac:	ldr	r2, [sp, #20]
   197b0:	add	r4, sp, #84	; 0x54
   197b4:	cmn	r2, #1
   197b8:	moveq	r2, #60	; 0x3c
   197bc:	movne	r2, #0
   197c0:	add	r0, sp, #32
   197c4:	str	r3, [sp, #84]	; 0x54
   197c8:	str	r2, [sp, #104]	; 0x68
   197cc:	bl	1476c <npth_clock_gettime@plt>
   197d0:	ldr	r3, [r4, #12]
   197d4:	ldr	r2, [r4, #16]
   197d8:	mov	r5, #0
   197dc:	orrs	r1, r3, r2
   197e0:	mov	r6, r5
   197e4:	mov	r8, r5
   197e8:	beq	198bc <npth_sleep@plt+0x41cc>
   197ec:	ldr	r1, [sp, #32]
   197f0:	cmp	r1, r3
   197f4:	beq	19bec <npth_sleep@plt+0x44fc>
   197f8:	movge	r1, #1
   197fc:	movlt	r1, #0
   19800:	cmp	r1, #0
   19804:	orr	r7, r6, r5
   19808:	beq	1987c <npth_sleep@plt+0x418c>
   1980c:	ldr	r3, [r4, #8]
   19810:	blx	r3
   19814:	add	r0, sp, #32
   19818:	bl	1476c <npth_clock_gettime@plt>
   1981c:	ldrd	r2, [r4]
   19820:	orrs	r1, r2, r3
   19824:	streq	r1, [r4, #16]
   19828:	streq	r1, [r4, #12]
   1982c:	beq	1986c <npth_sleep@plt+0x417c>
   19830:	ldr	r0, [sp, #36]	; 0x24
   19834:	ldr	r1, [sp, #32]
   19838:	add	r3, r3, r0
   1983c:	ldr	r0, [pc, #1708]	; 19ef0 <npth_sleep@plt+0x4800>
   19840:	add	r1, r2, r1
   19844:	cmp	r3, r0
   19848:	str	r3, [r4, #16]
   1984c:	str	r1, [r4, #12]
   19850:	ble	1986c <npth_sleep@plt+0x417c>
   19854:	add	r3, r3, #-1006632960	; 0xc4000000
   19858:	add	r3, r3, #6619136	; 0x650000
   1985c:	add	r1, r1, #1
   19860:	add	r3, r3, #13824	; 0x3600
   19864:	str	r1, [r4, #12]
   19868:	str	r3, [r4, #16]
   1986c:	ldr	r3, [r4, #12]
   19870:	ldr	r2, [r4, #16]
   19874:	orrs	r1, r3, r2
   19878:	beq	1989c <npth_sleep@plt+0x41ac>
   1987c:	cmp	r7, #0
   19880:	beq	19890 <npth_sleep@plt+0x41a0>
   19884:	cmp	r3, r5
   19888:	beq	19c10 <npth_sleep@plt+0x4520>
   1988c:	bge	1989c <npth_sleep@plt+0x41ac>
   19890:	orr	r7, r3, r2
   19894:	mov	r6, r2
   19898:	mov	r5, r3
   1989c:	cmp	r8, #1
   198a0:	add	r4, r4, #20
   198a4:	beq	19918 <npth_sleep@plt+0x4228>
   198a8:	ldr	r3, [r4, #12]
   198ac:	ldr	r2, [r4, #16]
   198b0:	mov	r8, #1
   198b4:	orrs	r1, r3, r2
   198b8:	bne	197ec <npth_sleep@plt+0x40fc>
   198bc:	ldrd	r2, [r4]
   198c0:	orrs	r1, r3, r2
   198c4:	beq	19908 <npth_sleep@plt+0x4218>
   198c8:	ldr	r0, [sp, #36]	; 0x24
   198cc:	ldr	r1, [sp, #32]
   198d0:	add	r3, r3, r0
   198d4:	ldr	r0, [pc, #1556]	; 19ef0 <npth_sleep@plt+0x4800>
   198d8:	add	r2, r2, r1
   198dc:	cmp	r3, r0
   198e0:	strd	r2, [r4, #12]
   198e4:	addgt	r3, r3, #-1006632960	; 0xc4000000
   198e8:	addgt	r3, r3, #6619136	; 0x650000
   198ec:	addgt	r2, r2, #1
   198f0:	addgt	r3, r3, #13824	; 0x3600
   198f4:	strdgt	r2, [r4, #12]
   198f8:	ldr	r3, [r4, #12]
   198fc:	ldr	r2, [r4, #16]
   19900:	orrs	r0, r3, r2
   19904:	bne	197f0 <npth_sleep@plt+0x4100>
   19908:	cmp	r8, #1
   1990c:	orr	r7, r6, r5
   19910:	add	r4, r4, #20
   19914:	bne	198a8 <npth_sleep@plt+0x41b8>
   19918:	cmp	r7, #0
   1991c:	beq	19958 <npth_sleep@plt+0x4268>
   19920:	ldr	r2, [sp, #36]	; 0x24
   19924:	ldr	r3, [sp, #32]
   19928:	sub	r6, r6, r2
   1992c:	cmp	r6, #0
   19930:	str	r6, [sp, #44]	; 0x2c
   19934:	addlt	r6, r6, #998244352	; 0x3b800000
   19938:	sub	r5, r5, r3
   1993c:	addlt	r6, r6, #1753088	; 0x1ac000
   19940:	add	r7, sp, #40	; 0x28
   19944:	str	r5, [sp, #40]	; 0x28
   19948:	addlt	r6, r6, #2560	; 0xa00
   1994c:	sublt	r5, r5, #1
   19950:	strlt	r5, [sp, #40]	; 0x28
   19954:	strlt	r6, [sp, #44]	; 0x2c
   19958:	bl	148b0 <npth_sigev_sigmask@plt>
   1995c:	mov	r3, #0
   19960:	str	r7, [sp]
   19964:	add	r1, sp, #412	; 0x19c
   19968:	mov	r2, r3
   1996c:	ldr	r7, [pc, #1408]	; 19ef4 <npth_sleep@plt+0x4804>
   19970:	ldr	r5, [pc, #1408]	; 19ef8 <npth_sleep@plt+0x4808>
   19974:	str	r0, [sp, #4]
   19978:	add	r0, r9, #1
   1997c:	bl	150b4 <npth_pselect@plt>
   19980:	mov	r4, r0
   19984:	bl	15084 <__errno_location@plt>
   19988:	ldr	r6, [r0]
   1998c:	mov	r8, r0
   19990:	add	r0, sp, #28
   19994:	bl	14b98 <npth_sigev_get_pending@plt>
   19998:	cmp	r0, #0
   1999c:	beq	19a50 <npth_sleep@plt+0x4360>
   199a0:	ldr	r1, [sp, #28]
   199a4:	sub	r3, r1, #1
   199a8:	cmp	r3, #17
   199ac:	ldrls	pc, [pc, r3, lsl #2]
   199b0:	b	19bd0 <npth_sleep@plt+0x44e0>
   199b4:			; <UNDEFINED> instruction: 0x00019bb4
   199b8:	andeq	r9, r1, ip, ror #28
   199bc:	ldrdeq	r9, [r1], -r0
   199c0:	ldrdeq	r9, [r1], -r0
   199c4:	ldrdeq	r9, [r1], -r0
   199c8:	ldrdeq	r9, [r1], -r0
   199cc:	ldrdeq	r9, [r1], -r0
   199d0:	ldrdeq	r9, [r1], -r0
   199d4:	ldrdeq	r9, [r1], -r0
   199d8:			; <UNDEFINED> instruction: 0x00019bbc
   199dc:	ldrdeq	r9, [r1], -r0
   199e0:	andeq	r9, r1, ip, lsr #20
   199e4:	ldrdeq	r9, [r1], -r0
   199e8:	ldrdeq	r9, [r1], -r0
   199ec:	strdeq	r9, [r1], -ip
   199f0:	ldrdeq	r9, [r1], -r0
   199f4:	ldrdeq	r9, [r1], -r0
   199f8:	muleq	r1, r0, r9
   199fc:	ldr	r3, [fp, #48]	; 0x30
   19a00:	cmp	r3, #0
   19a04:	bne	19bdc <npth_sleep@plt+0x44ec>
   19a08:	mov	r0, r7
   19a0c:	bl	3d420 <npth_sleep@plt+0x27d30>
   19a10:	ldr	r3, [fp, #48]	; 0x30
   19a14:	add	r3, r3, #1
   19a18:	cmp	r3, #2
   19a1c:	str	r3, [fp, #48]	; 0x30
   19a20:	ble	19990 <npth_sleep@plt+0x42a0>
   19a24:	ldr	r0, [pc, #1232]	; 19efc <npth_sleep@plt+0x480c>
   19a28:	b	19e70 <npth_sleep@plt+0x4780>
   19a2c:	ldr	r3, [pc, #1208]	; 19eec <npth_sleep@plt+0x47fc>
   19a30:	ldr	r3, [r3, #4]
   19a34:	cmp	r3, #0
   19a38:	bne	19c04 <npth_sleep@plt+0x4514>
   19a3c:	bl	1f3ac <npth_sleep@plt+0x9cbc>
   19a40:	add	r0, sp, #28
   19a44:	bl	14b98 <npth_sigev_get_pending@plt>
   19a48:	cmp	r0, #0
   19a4c:	bne	199a0 <npth_sleep@plt+0x42b0>
   19a50:	subs	r3, r6, #4
   19a54:	movne	r3, #1
   19a58:	cmn	r4, #1
   19a5c:	movne	r3, #0
   19a60:	cmp	r3, #0
   19a64:	bne	19c34 <npth_sleep@plt+0x4544>
   19a68:	cmp	r4, #0
   19a6c:	ble	19bac <npth_sleep@plt+0x44bc>
   19a70:	ldr	r0, [sp, #20]
   19a74:	cmn	r0, #1
   19a78:	beq	19aac <npth_sleep@plt+0x43bc>
   19a7c:	bl	14b08 <__fdelt_chk@plt>
   19a80:	ldr	r3, [sp, #20]
   19a84:	mov	r4, #1
   19a88:	rsbs	r1, r3, #0
   19a8c:	and	r1, r1, #31
   19a90:	and	r2, r3, #31
   19a94:	rsbpl	r2, r1, #0
   19a98:	add	r1, sp, #544	; 0x220
   19a9c:	add	r0, r1, r0, lsl #2
   19aa0:	ldr	r1, [r0, #-132]	; 0xffffff7c
   19aa4:	ands	r2, r1, r4, lsl r2
   19aa8:	bne	19c68 <npth_sleep@plt+0x4578>
   19aac:	ldr	r0, [sp, #24]
   19ab0:	cmn	r0, #1
   19ab4:	beq	19ae8 <npth_sleep@plt+0x43f8>
   19ab8:	bl	14b08 <__fdelt_chk@plt>
   19abc:	ldr	r3, [sp, #24]
   19ac0:	mov	ip, #1
   19ac4:	rsbs	r1, r3, #0
   19ac8:	and	r1, r1, #31
   19acc:	and	r2, r3, #31
   19ad0:	rsbpl	r2, r1, #0
   19ad4:	add	r1, sp, #544	; 0x220
   19ad8:	add	r0, r1, r0, lsl #2
   19adc:	ldr	r1, [r0, #-132]	; 0xffffff7c
   19ae0:	ands	r2, r1, ip, lsl r2
   19ae4:	bne	19c9c <npth_sleep@plt+0x45ac>
   19ae8:	ldr	r3, [fp, #48]	; 0x30
   19aec:	cmp	r3, #0
   19af0:	bne	196dc <npth_sleep@plt+0x3fec>
   19af4:	add	r4, sp, #124	; 0x7c
   19af8:	add	r5, sp, #172	; 0xac
   19afc:	ldr	r6, [r4, #8]
   19b00:	cmn	r6, #1
   19b04:	beq	19ba0 <npth_sleep@plt+0x44b0>
   19b08:	mov	r0, r6
   19b0c:	bl	14b08 <__fdelt_chk@plt>
   19b10:	rsbs	r2, r6, #0
   19b14:	and	r2, r2, #31
   19b18:	and	r3, r6, #31
   19b1c:	rsbpl	r3, r2, #0
   19b20:	add	r2, sp, #544	; 0x220
   19b24:	mov	r7, #1
   19b28:	add	r0, r2, r0, lsl #2
   19b2c:	ldr	r2, [r0, #-132]	; 0xffffff7c
   19b30:	ands	r3, r2, r7, lsl r3
   19b34:	beq	19ba0 <npth_sleep@plt+0x44b0>
   19b38:	mov	r0, r6
   19b3c:	mov	r3, #110	; 0x6e
   19b40:	add	r2, sp, #16
   19b44:	mov	r1, r5
   19b48:	str	r3, [sp, #16]
   19b4c:	bl	14e68 <npth_accept@plt>
   19b50:	cmn	r0, #1
   19b54:	mov	r6, r0
   19b58:	beq	19cbc <npth_sleep@plt+0x45cc>
   19b5c:	mov	r0, r7
   19b60:	mov	r1, #156	; 0x9c
   19b64:	bl	150fc <gcry_calloc@plt>
   19b68:	subs	r7, r0, #0
   19b6c:	beq	19d54 <npth_sleep@plt+0x4664>
   19b70:	bl	4908c <npth_sleep@plt+0x3399c>
   19b74:	cmp	r0, #0
   19b78:	str	r0, [r7, #16]
   19b7c:	beq	19d7c <npth_sleep@plt+0x468c>
   19b80:	str	r6, [r7]
   19b84:	mov	r3, r7
   19b88:	ldr	r2, [r4, #4]
   19b8c:	add	r1, sp, #48	; 0x30
   19b90:	add	r0, sp, #28
   19b94:	bl	1545c <npth_create@plt>
   19b98:	cmp	r0, #0
   19b9c:	bne	19dc0 <npth_sleep@plt+0x46d0>
   19ba0:	add	r4, r4, #12
   19ba4:	cmp	r4, r5
   19ba8:	bne	19afc <npth_sleep@plt+0x440c>
   19bac:	ldr	r3, [fp, #48]	; 0x30
   19bb0:	b	196dc <npth_sleep@plt+0x3fec>
   19bb4:	bl	19290 <npth_sleep@plt+0x3ba0>
   19bb8:	b	19990 <npth_sleep@plt+0x42a0>
   19bbc:	mov	r0, r5
   19bc0:	bl	3d420 <npth_sleep@plt+0x27d30>
   19bc4:	bl	24ea8 <npth_sleep@plt+0xf7b8>
   19bc8:	bl	35104 <npth_sleep@plt+0x1fa14>
   19bcc:	b	19990 <npth_sleep@plt+0x42a0>
   19bd0:	ldr	r0, [pc, #808]	; 19f00 <npth_sleep@plt+0x4810>
   19bd4:	bl	3d420 <npth_sleep@plt+0x27d30>
   19bd8:	b	19990 <npth_sleep@plt+0x42a0>
   19bdc:	ldr	r1, [fp, #40]	; 0x28
   19be0:	ldr	r0, [pc, #796]	; 19f04 <npth_sleep@plt+0x4814>
   19be4:	bl	3d420 <npth_sleep@plt+0x27d30>
   19be8:	b	19a10 <npth_sleep@plt+0x4320>
   19bec:	ldr	r1, [sp, #36]	; 0x24
   19bf0:	ldr	r0, [r4, #16]
   19bf4:	cmp	r1, r0
   19bf8:	movlt	r1, #0
   19bfc:	movge	r1, #1
   19c00:	b	19800 <npth_sleep@plt+0x4110>
   19c04:	ldr	r0, [pc, #764]	; 19f08 <npth_sleep@plt+0x4818>
   19c08:	bl	3d420 <npth_sleep@plt+0x27d30>
   19c0c:	b	19a3c <npth_sleep@plt+0x434c>
   19c10:	ldr	r3, [r4, #16]
   19c14:	cmp	r3, r6
   19c18:	orrlt	r7, r5, r2
   19c1c:	movlt	r6, r2
   19c20:	b	1989c <npth_sleep@plt+0x41ac>
   19c24:	bl	35150 <npth_sleep@plt+0x1fa60>
   19c28:	subs	r3, r0, #0
   19c2c:	beq	197ac <npth_sleep@plt+0x40bc>
   19c30:	b	197a8 <npth_sleep@plt+0x40b8>
   19c34:	mov	r2, #5
   19c38:	ldr	r1, [pc, #716]	; 19f0c <npth_sleep@plt+0x481c>
   19c3c:	bl	14a3c <dcgettext@plt>
   19c40:	mov	r4, r0
   19c44:	mov	r0, r6
   19c48:	bl	14dcc <strerror@plt>
   19c4c:	mov	r1, r0
   19c50:	mov	r0, r4
   19c54:	bl	3d484 <npth_sleep@plt+0x27d94>
   19c58:	mov	r0, #1
   19c5c:	bl	156f0 <npth_sleep@plt>
   19c60:	ldr	r3, [fp, #48]	; 0x30
   19c64:	b	196dc <npth_sleep@plt+0x3fec>
   19c68:	mov	r0, r3
   19c6c:	ldr	r1, [pc, #668]	; 19f10 <npth_sleep@plt+0x4820>
   19c70:	bl	3f834 <npth_sleep@plt+0x2a144>
   19c74:	cmp	r0, #0
   19c78:	beq	19aac <npth_sleep@plt+0x43bc>
   19c7c:	ldr	r0, [sp, #20]
   19c80:	str	r4, [fp, #48]	; 0x30
   19c84:	bl	15660 <close@plt>
   19c88:	mvn	r3, #0
   19c8c:	ldr	r0, [pc, #640]	; 19f14 <npth_sleep@plt+0x4824>
   19c90:	str	r3, [sp, #20]
   19c94:	bl	3d420 <npth_sleep@plt+0x27d30>
   19c98:	b	19aac <npth_sleep@plt+0x43bc>
   19c9c:	mov	r0, r3
   19ca0:	str	ip, [fp, #48]	; 0x30
   19ca4:	bl	15660 <close@plt>
   19ca8:	mvn	r3, #0
   19cac:	ldr	r0, [pc, #612]	; 19f18 <npth_sleep@plt+0x4828>
   19cb0:	str	r3, [sp, #24]
   19cb4:	bl	3d420 <npth_sleep@plt+0x27d30>
   19cb8:	b	19ae8 <npth_sleep@plt+0x43f8>
   19cbc:	ldr	r0, [r8]
   19cc0:	ldr	r6, [r4]
   19cc4:	bl	14dcc <strerror@plt>
   19cc8:	mov	r1, r6
   19ccc:	mov	r2, r0
   19cd0:	ldr	r0, [pc, #580]	; 19f1c <npth_sleep@plt+0x482c>
   19cd4:	bl	3d484 <npth_sleep@plt+0x27d94>
   19cd8:	b	19ba0 <npth_sleep@plt+0x44b0>
   19cdc:	ldr	r0, [sp, #20]
   19ce0:	cmn	r0, #1
   19ce4:	bne	19db8 <npth_sleep@plt+0x46c8>
   19ce8:	ldr	r0, [sp, #24]
   19cec:	cmn	r0, #1
   19cf0:	bne	19db0 <npth_sleep@plt+0x46c0>
   19cf4:	bl	18950 <npth_sleep@plt+0x3260>
   19cf8:	mov	r2, #5
   19cfc:	ldr	r1, [pc, #540]	; 19f20 <npth_sleep@plt+0x4830>
   19d00:	mov	r0, #0
   19d04:	bl	14a3c <dcgettext@plt>
   19d08:	mov	r4, r0
   19d0c:	mov	r0, #11
   19d10:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   19d14:	mov	r5, r0
   19d18:	mov	r0, #13
   19d1c:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   19d20:	mov	r1, r5
   19d24:	mov	r2, r0
   19d28:	mov	r0, r4
   19d2c:	bl	3d420 <npth_sleep@plt+0x27d30>
   19d30:	add	r0, sp, #48	; 0x30
   19d34:	bl	147e4 <pthread_attr_destroy@plt>
   19d38:	ldr	r3, [pc, #376]	; 19eb8 <npth_sleep@plt+0x47c8>
   19d3c:	ldr	r2, [sp, #540]	; 0x21c
   19d40:	ldr	r3, [r3]
   19d44:	cmp	r2, r3
   19d48:	bne	19ea4 <npth_sleep@plt+0x47b4>
   19d4c:	add	sp, sp, #548	; 0x224
   19d50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d54:	ldr	r0, [r8]
   19d58:	ldr	r7, [r4]
   19d5c:	bl	14dcc <strerror@plt>
   19d60:	mov	r1, r7
   19d64:	mov	r2, r0
   19d68:	ldr	r0, [pc, #436]	; 19f24 <npth_sleep@plt+0x4834>
   19d6c:	bl	3d484 <npth_sleep@plt+0x27d94>
   19d70:	mov	r0, r6
   19d74:	bl	14fac <assuan_sock_close@plt>
   19d78:	b	19ba0 <npth_sleep@plt+0x44b0>
   19d7c:	ldr	r1, [r4]
   19d80:	ldr	r0, [r8]
   19d84:	str	r1, [sp, #12]
   19d88:	bl	14dcc <strerror@plt>
   19d8c:	ldr	r1, [sp, #12]
   19d90:	mov	r2, r0
   19d94:	ldr	r0, [pc, #396]	; 19f28 <npth_sleep@plt+0x4838>
   19d98:	bl	3d484 <npth_sleep@plt+0x27d94>
   19d9c:	mov	r0, r7
   19da0:	bl	149dc <gcry_free@plt>
   19da4:	mov	r0, r6
   19da8:	bl	14fac <assuan_sock_close@plt>
   19dac:	b	19ba0 <npth_sleep@plt+0x44b0>
   19db0:	bl	15660 <close@plt>
   19db4:	b	19cf4 <npth_sleep@plt+0x4604>
   19db8:	bl	15660 <close@plt>
   19dbc:	b	19ce8 <npth_sleep@plt+0x45f8>
   19dc0:	ldr	r1, [r4]
   19dc4:	str	r1, [sp, #12]
   19dc8:	bl	14dcc <strerror@plt>
   19dcc:	ldr	r1, [sp, #12]
   19dd0:	mov	r2, r0
   19dd4:	ldr	r0, [pc, #336]	; 19f2c <npth_sleep@plt+0x483c>
   19dd8:	bl	3d484 <npth_sleep@plt+0x27d94>
   19ddc:	mov	r0, r6
   19de0:	bl	14fac <assuan_sock_close@plt>
   19de4:	mov	r0, r7
   19de8:	bl	149dc <gcry_free@plt>
   19dec:	b	19ba0 <npth_sleep@plt+0x44b0>
   19df0:	ldr	r1, [fp, #84]	; 0x54
   19df4:	add	r0, sp, #20
   19df8:	bl	3f710 <npth_sleep@plt+0x2a020>
   19dfc:	subs	r3, r0, #0
   19e00:	beq	19e20 <npth_sleep@plt+0x4730>
   19e04:	uxth	r3, r3
   19e08:	cmp	r3, #60	; 0x3c
   19e0c:	beq	19e20 <npth_sleep@plt+0x4730>
   19e10:	bl	15408 <gpg_strerror@plt>
   19e14:	mov	r1, r0
   19e18:	ldr	r0, [pc, #272]	; 19f30 <npth_sleep@plt+0x4840>
   19e1c:	bl	3d420 <npth_sleep@plt+0x27d30>
   19e20:	ldr	r3, [fp]
   19e24:	cmp	r3, #0
   19e28:	bne	19520 <npth_sleep@plt+0x3e30>
   19e2c:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   19e30:	mov	r1, r0
   19e34:	add	r0, sp, #24
   19e38:	bl	3f654 <npth_sleep@plt+0x29f64>
   19e3c:	subs	r3, r0, #0
   19e40:	moveq	r3, #1
   19e44:	streq	r3, [fp, #116]	; 0x74
   19e48:	beq	19528 <npth_sleep@plt+0x3e38>
   19e4c:	uxth	r3, r3
   19e50:	cmp	r3, #60	; 0x3c
   19e54:	beq	19528 <npth_sleep@plt+0x3e38>
   19e58:	bl	15408 <gpg_strerror@plt>
   19e5c:	mov	r1, r0
   19e60:	ldr	r0, [pc, #204]	; 19f34 <npth_sleep@plt+0x4844>
   19e64:	bl	3d420 <npth_sleep@plt+0x27d30>
   19e68:	b	19528 <npth_sleep@plt+0x3e38>
   19e6c:	ldr	r0, [pc, #196]	; 19f38 <npth_sleep@plt+0x4848>
   19e70:	bl	3d420 <npth_sleep@plt+0x27d30>
   19e74:	mov	r0, #11
   19e78:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   19e7c:	mov	r4, r0
   19e80:	mov	r0, #13
   19e84:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   19e88:	mov	r1, r4
   19e8c:	mov	r2, r0
   19e90:	ldr	r0, [pc, #136]	; 19f20 <npth_sleep@plt+0x4830>
   19e94:	bl	3d420 <npth_sleep@plt+0x27d30>
   19e98:	bl	18950 <npth_sleep@plt+0x3260>
   19e9c:	mov	r0, #0
   19ea0:	bl	18a80 <npth_sleep@plt+0x3390>
   19ea4:	bl	14a60 <__stack_chk_fail@plt>
   19ea8:	bl	14dcc <strerror@plt>
   19eac:	mov	r1, r0
   19eb0:	ldr	r0, [pc, #132]	; 19f3c <npth_sleep@plt+0x484c>
   19eb4:	bl	3d508 <npth_sleep@plt+0x27e18>
   19eb8:	andeq	ip, r6, r8, lsr r8
   19ebc:	ldrdeq	pc, [r4], -r0
   19ec0:	andeq	r8, r1, r8, asr #14
   19ec4:	andeq	r0, r5, r4, lsr #7
   19ec8:	andeq	r8, r1, r0, lsl r7
   19ecc:			; <UNDEFINED> instruction: 0x000503b8
   19ed0:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   19ed4:	andeq	r0, r5, ip, asr #7
   19ed8:			; <UNDEFINED> instruction: 0x000185b0
   19edc:	andeq	r8, r1, r8, lsl pc
   19ee0:	andeq	r8, r1, ip, asr r2
   19ee4:	andeq	sp, r6, r4, ror #10
   19ee8:	andeq	sp, r6, r8
   19eec:	muleq	r6, r8, r9
   19ef0:	blcc	fe6cc6f4 <stdout@@GLIBC_2.4+0xfe65f198>
   19ef4:	ldrdeq	pc, [r4], -r8
   19ef8:	andeq	pc, r4, r4, ror r8	; <UNPREDICTABLE>
   19efc:	andeq	pc, r4, r0, lsr r9	; <UNPREDICTABLE>
   19f00:	andeq	pc, r4, ip, ror #18
   19f04:	andeq	pc, r4, r0, lsl #18
   19f08:	andeq	pc, r4, r8, lsr #17
   19f0c:	muleq	r4, r4, r9
   19f10:	andeq	pc, r4, r0, lsl r1	; <UNPREDICTABLE>
   19f14:			; <UNDEFINED> instruction: 0x0004f9bc
   19f18:	andeq	pc, r4, r8, ror #13
   19f1c:	andeq	pc, r4, ip, ror #19
   19f20:	ldrdeq	pc, [r4], -r8
   19f24:	andeq	pc, r4, r8, lsl #20
   19f28:	andeq	pc, r4, r8, lsr sl	; <UNPREDICTABLE>
   19f2c:	andeq	pc, r4, r8, ror #20
   19f30:	strdeq	pc, [r4], -ip
   19f34:	andeq	pc, r4, r8, lsr r8	; <UNPREDICTABLE>
   19f38:	andeq	pc, r4, r4, asr #18
   19f3c:	ldrdeq	pc, [r4], -r4
   19f40:	ldr	r3, [pc, #8]	; 19f50 <npth_sleep@plt+0x4860>
   19f44:	mov	r1, #18
   19f48:	ldr	r0, [r3, #64]	; 0x40
   19f4c:	b	14e98 <kill@plt>
   19f50:	andeq	sp, r6, r8
   19f54:	push	{r4, lr}
   19f58:	bl	154e0 <assuan_get_pointer@plt>
   19f5c:	ldr	r2, [r0, #8]
   19f60:	ldrb	r3, [r2, #4]
   19f64:	bic	r3, r3, #2
   19f68:	strb	r3, [r2, #4]
   19f6c:	pop	{r4, pc}
   19f70:	push	{r4, r5, r6, r7, r8, lr}
   19f74:	mov	r4, r0
   19f78:	mov	r5, r2
   19f7c:	mov	r7, r3
   19f80:	bl	154e0 <assuan_get_pointer@plt>
   19f84:	cmp	r4, #0
   19f88:	mov	r6, r0
   19f8c:	beq	1a048 <npth_sleep@plt+0x4958>
   19f90:	ldr	r8, [r0, #8]
   19f94:	ldrb	r4, [r8, #4]
   19f98:	lsr	r3, r4, #3
   19f9c:	eor	r3, r3, #1
   19fa0:	cmp	r5, #1
   19fa4:	movne	r3, #0
   19fa8:	andeq	r3, r3, #1
   19fac:	cmp	r3, #0
   19fb0:	bne	19fe8 <npth_sleep@plt+0x48f8>
   19fb4:	tst	r4, #4
   19fb8:	bne	1a040 <npth_sleep@plt+0x4950>
   19fbc:	ldr	r3, [sp, #24]
   19fc0:	cmp	r3, #14
   19fc4:	movls	r2, #0
   19fc8:	movhi	r2, #1
   19fcc:	cmp	r5, #0
   19fd0:	movne	r2, #0
   19fd4:	cmp	r2, #0
   19fd8:	bne	1a054 <npth_sleep@plt+0x4964>
   19fdc:	lsr	r0, r4, #1
   19fe0:	and	r0, r0, #1
   19fe4:	pop	{r4, r5, r6, r7, r8, pc}
   19fe8:	ldr	r3, [sp, #24]
   19fec:	orr	r4, r4, #8
   19ff0:	cmp	r3, #32
   19ff4:	strb	r4, [r8, #4]
   19ff8:	bls	1a034 <npth_sleep@plt+0x4944>
   19ffc:	ldr	r1, [pc, #152]	; 1a09c <npth_sleep@plt+0x49ac>
   1a000:	mov	r2, #32
   1a004:	mov	r0, r7
   1a008:	bl	15624 <strncmp@plt>
   1a00c:	subs	r1, r0, #0
   1a010:	bne	1a034 <npth_sleep@plt+0x4944>
   1a014:	mov	r2, #10
   1a018:	add	r0, r7, #32
   1a01c:	bl	14f40 <strtoul@plt>
   1a020:	mov	r4, r0
   1a024:	bl	14ec8 <getpid@plt>
   1a028:	cmp	r4, r0
   1a02c:	ldrne	r8, [r6, #8]
   1a030:	beq	1a040 <npth_sleep@plt+0x4950>
   1a034:	ldrb	r4, [r8, #4]
   1a038:	tst	r4, #4
   1a03c:	beq	19fdc <npth_sleep@plt+0x48ec>
   1a040:	mov	r0, #1
   1a044:	pop	{r4, r5, r6, r7, r8, pc}
   1a048:	ldr	r3, [r0, #8]
   1a04c:	ldrb	r4, [r3, #4]
   1a050:	b	19fdc <npth_sleep@plt+0x48ec>
   1a054:	mov	r2, #15
   1a058:	ldr	r1, [pc, #64]	; 1a0a0 <npth_sleep@plt+0x49b0>
   1a05c:	mov	r0, r7
   1a060:	bl	15624 <strncmp@plt>
   1a064:	cmp	r0, #0
   1a068:	bne	19fdc <npth_sleep@plt+0x48ec>
   1a06c:	ldr	r3, [sp, #24]
   1a070:	cmp	r3, #15
   1a074:	beq	1a088 <npth_sleep@plt+0x4998>
   1a078:	ldrb	r3, [r7, #15]
   1a07c:	cmp	r3, #9
   1a080:	cmpne	r3, #32
   1a084:	bne	19fdc <npth_sleep@plt+0x48ec>
   1a088:	ldrb	r3, [r8, #4]
   1a08c:	orr	r3, r3, #2
   1a090:	mov	r4, r3
   1a094:	strb	r3, [r8, #4]
   1a098:	b	19fdc <npth_sleep@plt+0x48ec>
   1a09c:	andeq	r4, r5, r8, ror #1
   1a0a0:	andeq	r4, r5, ip, lsl #2
   1a0a4:	push	{r4, r5, r6, r7, r8, lr}
   1a0a8:	mov	r4, r1
   1a0ac:	mov	r7, r2
   1a0b0:	bl	154e0 <assuan_get_pointer@plt>
   1a0b4:	ldr	r1, [pc, #956]	; 1a478 <npth_sleep@plt+0x4d88>
   1a0b8:	mov	r6, r0
   1a0bc:	mov	r0, r4
   1a0c0:	bl	14760 <strcmp@plt>
   1a0c4:	subs	r5, r0, #0
   1a0c8:	beq	1a13c <npth_sleep@plt+0x4a4c>
   1a0cc:	ldr	r3, [r6, #4]
   1a0d0:	cmp	r3, #0
   1a0d4:	bne	1a130 <npth_sleep@plt+0x4a40>
   1a0d8:	ldr	r1, [pc, #924]	; 1a47c <npth_sleep@plt+0x4d8c>
   1a0dc:	mov	r0, r4
   1a0e0:	bl	14760 <strcmp@plt>
   1a0e4:	cmp	r0, #0
   1a0e8:	beq	1a16c <npth_sleep@plt+0x4a7c>
   1a0ec:	ldr	r1, [pc, #908]	; 1a480 <npth_sleep@plt+0x4d90>
   1a0f0:	mov	r0, r4
   1a0f4:	bl	14760 <strcmp@plt>
   1a0f8:	cmp	r0, #0
   1a0fc:	beq	1a158 <npth_sleep@plt+0x4a68>
   1a100:	ldr	r1, [pc, #892]	; 1a484 <npth_sleep@plt+0x4d94>
   1a104:	mov	r0, r4
   1a108:	bl	14760 <strcmp@plt>
   1a10c:	cmp	r0, #0
   1a110:	bne	1a17c <npth_sleep@plt+0x4a8c>
   1a114:	ldr	r3, [pc, #876]	; 1a488 <npth_sleep@plt+0x4d98>
   1a118:	ldr	r3, [r3, #140]	; 0x8c
   1a11c:	cmp	r3, #0
   1a120:	beq	1a204 <npth_sleep@plt+0x4b14>
   1a124:	mov	r5, #0
   1a128:	mov	r0, r5
   1a12c:	pop	{r4, r5, r6, r7, r8, pc}
   1a130:	ldr	r5, [pc, #852]	; 1a48c <npth_sleep@plt+0x4d9c>
   1a134:	mov	r0, r5
   1a138:	pop	{r4, r5, r6, r7, r8, pc}
   1a13c:	mov	r0, r7
   1a140:	ldr	r1, [pc, #840]	; 1a490 <npth_sleep@plt+0x4da0>
   1a144:	ldr	r4, [r6, #8]
   1a148:	bl	4378c <npth_sleep@plt+0x2e09c>
   1a14c:	str	r0, [r4, #20]
   1a150:	mov	r0, r5
   1a154:	pop	{r4, r5, r6, r7, r8, pc}
   1a158:	mov	r2, r7
   1a15c:	ldr	r0, [r6, #16]
   1a160:	ldr	r1, [pc, #812]	; 1a494 <npth_sleep@plt+0x4da4>
   1a164:	pop	{r4, r5, r6, r7, r8, lr}
   1a168:	b	491e4 <npth_sleep@plt+0x33af4>
   1a16c:	mov	r1, r7
   1a170:	ldr	r0, [r6, #16]
   1a174:	pop	{r4, r5, r6, r7, r8, lr}
   1a178:	b	49164 <npth_sleep@plt+0x33a74>
   1a17c:	ldr	r1, [pc, #788]	; 1a498 <npth_sleep@plt+0x4da8>
   1a180:	mov	r0, r4
   1a184:	bl	14760 <strcmp@plt>
   1a188:	cmp	r0, #0
   1a18c:	beq	1a1e0 <npth_sleep@plt+0x4af0>
   1a190:	ldr	r1, [pc, #772]	; 1a49c <npth_sleep@plt+0x4dac>
   1a194:	mov	r0, r4
   1a198:	bl	14760 <strcmp@plt>
   1a19c:	cmp	r0, #0
   1a1a0:	bne	1a218 <npth_sleep@plt+0x4b28>
   1a1a4:	ldr	r0, [r6, #20]
   1a1a8:	cmp	r0, #0
   1a1ac:	beq	1a1b4 <npth_sleep@plt+0x4ac4>
   1a1b0:	bl	149dc <gcry_free@plt>
   1a1b4:	mov	r0, r7
   1a1b8:	bl	15684 <gcry_strdup@plt>
   1a1bc:	cmp	r0, #0
   1a1c0:	str	r0, [r6, #20]
   1a1c4:	bne	1a124 <npth_sleep@plt+0x4a34>
   1a1c8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1a1cc:	cmp	r0, #0
   1a1d0:	uxthne	r3, r0
   1a1d4:	orrne	r5, r3, #67108864	; 0x4000000
   1a1d8:	bne	1a134 <npth_sleep@plt+0x4a44>
   1a1dc:	b	1a124 <npth_sleep@plt+0x4a34>
   1a1e0:	ldr	r3, [pc, #672]	; 1a488 <npth_sleep@plt+0x4d98>
   1a1e4:	ldr	r3, [r3, #140]	; 0x8c
   1a1e8:	cmp	r3, #0
   1a1ec:	bne	1a124 <npth_sleep@plt+0x4a34>
   1a1f0:	mov	r2, r7
   1a1f4:	ldr	r0, [r6, #16]
   1a1f8:	ldr	r1, [pc, #672]	; 1a4a0 <npth_sleep@plt+0x4db0>
   1a1fc:	pop	{r4, r5, r6, r7, r8, lr}
   1a200:	b	491e4 <npth_sleep@plt+0x33af4>
   1a204:	mov	r2, r7
   1a208:	ldr	r0, [r6, #16]
   1a20c:	ldr	r1, [pc, #656]	; 1a4a4 <npth_sleep@plt+0x4db4>
   1a210:	pop	{r4, r5, r6, r7, r8, lr}
   1a214:	b	491e4 <npth_sleep@plt+0x33af4>
   1a218:	ldr	r1, [pc, #648]	; 1a4a8 <npth_sleep@plt+0x4db8>
   1a21c:	mov	r0, r4
   1a220:	bl	14760 <strcmp@plt>
   1a224:	cmp	r0, #0
   1a228:	bne	1a268 <npth_sleep@plt+0x4b78>
   1a22c:	ldr	r0, [r6, #24]
   1a230:	cmp	r0, #0
   1a234:	beq	1a23c <npth_sleep@plt+0x4b4c>
   1a238:	bl	149dc <gcry_free@plt>
   1a23c:	mov	r0, r7
   1a240:	bl	15684 <gcry_strdup@plt>
   1a244:	cmp	r0, #0
   1a248:	str	r0, [r6, #24]
   1a24c:	bne	1a124 <npth_sleep@plt+0x4a34>
   1a250:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1a254:	subs	r3, r0, #0
   1a258:	uxthne	r3, r3
   1a25c:	orrne	r5, r3, #67108864	; 0x4000000
   1a260:	bne	1a134 <npth_sleep@plt+0x4a44>
   1a264:	b	1a124 <npth_sleep@plt+0x4a34>
   1a268:	ldr	r1, [pc, #572]	; 1a4ac <npth_sleep@plt+0x4dbc>
   1a26c:	mov	r0, r4
   1a270:	bl	14760 <strcmp@plt>
   1a274:	cmp	r0, #0
   1a278:	beq	1a2d0 <npth_sleep@plt+0x4be0>
   1a27c:	ldr	r1, [pc, #556]	; 1a4b0 <npth_sleep@plt+0x4dc0>
   1a280:	mov	r0, r4
   1a284:	bl	14760 <strcmp@plt>
   1a288:	cmp	r0, #0
   1a28c:	beq	1a310 <npth_sleep@plt+0x4c20>
   1a290:	ldr	r1, [pc, #540]	; 1a4b4 <npth_sleep@plt+0x4dc4>
   1a294:	mov	r0, r4
   1a298:	bl	14760 <strcmp@plt>
   1a29c:	subs	r1, r0, #0
   1a2a0:	bne	1a2e4 <npth_sleep@plt+0x4bf4>
   1a2a4:	ldrb	r3, [r7]
   1a2a8:	cmp	r3, #0
   1a2ac:	moveq	r2, r3
   1a2b0:	bne	1a364 <npth_sleep@plt+0x4c74>
   1a2b4:	ldr	r0, [r6, #8]
   1a2b8:	mov	r5, #0
   1a2bc:	ldrb	r1, [r0, #4]
   1a2c0:	bic	r1, r1, #1
   1a2c4:	orr	r2, r2, r1
   1a2c8:	strb	r2, [r0, #4]
   1a2cc:	b	1a134 <npth_sleep@plt+0x4a44>
   1a2d0:	mov	r2, r7
   1a2d4:	ldr	r0, [r6, #16]
   1a2d8:	ldr	r1, [pc, #472]	; 1a4b8 <npth_sleep@plt+0x4dc8>
   1a2dc:	pop	{r4, r5, r6, r7, r8, lr}
   1a2e0:	b	491e4 <npth_sleep@plt+0x33af4>
   1a2e4:	ldr	r1, [pc, #464]	; 1a4bc <npth_sleep@plt+0x4dcc>
   1a2e8:	mov	r0, r4
   1a2ec:	bl	14760 <strcmp@plt>
   1a2f0:	cmp	r0, #0
   1a2f4:	bne	1a324 <npth_sleep@plt+0x4c34>
   1a2f8:	ldr	r1, [r6, #8]
   1a2fc:	mov	r5, r0
   1a300:	ldrb	r2, [r1, #4]
   1a304:	orr	r2, r2, #32
   1a308:	strb	r2, [r1, #4]
   1a30c:	b	1a134 <npth_sleep@plt+0x4a44>
   1a310:	mov	r2, r7
   1a314:	ldr	r0, [r6, #16]
   1a318:	ldr	r1, [pc, #416]	; 1a4c0 <npth_sleep@plt+0x4dd0>
   1a31c:	pop	{r4, r5, r6, r7, r8, lr}
   1a320:	b	491e4 <npth_sleep@plt+0x33af4>
   1a324:	ldr	r1, [pc, #408]	; 1a4c4 <npth_sleep@plt+0x4dd4>
   1a328:	mov	r0, r4
   1a32c:	bl	14760 <strcmp@plt>
   1a330:	cmp	r0, #0
   1a334:	beq	1a3d0 <npth_sleep@plt+0x4ce0>
   1a338:	ldr	r1, [pc, #392]	; 1a4c8 <npth_sleep@plt+0x4dd8>
   1a33c:	mov	r0, r4
   1a340:	bl	14760 <strcmp@plt>
   1a344:	cmp	r0, #0
   1a348:	bne	1a37c <npth_sleep@plt+0x4c8c>
   1a34c:	ldrb	r3, [r7]
   1a350:	cmp	r3, #0
   1a354:	bne	1a3f0 <npth_sleep@plt+0x4d00>
   1a358:	str	r0, [r6, #36]	; 0x24
   1a35c:	mov	r5, #0
   1a360:	b	1a134 <npth_sleep@plt+0x4a44>
   1a364:	mov	r2, #10
   1a368:	mov	r0, r7
   1a36c:	bl	14784 <strtol@plt>
   1a370:	adds	r2, r0, #0
   1a374:	movne	r2, #1
   1a378:	b	1a2b4 <npth_sleep@plt+0x4bc4>
   1a37c:	ldr	r1, [pc, #328]	; 1a4cc <npth_sleep@plt+0x4ddc>
   1a380:	mov	r0, r4
   1a384:	bl	14760 <strcmp@plt>
   1a388:	subs	r5, r0, #0
   1a38c:	bne	1a404 <npth_sleep@plt+0x4d14>
   1a390:	ldrb	r2, [r7]
   1a394:	cmp	r2, #0
   1a398:	moveq	r5, r2
   1a39c:	streq	r2, [r6, #148]	; 0x94
   1a3a0:	beq	1a134 <npth_sleep@plt+0x4a44>
   1a3a4:	mov	r2, #10
   1a3a8:	mov	r0, r7
   1a3ac:	mov	r1, r5
   1a3b0:	bl	14f40 <strtoul@plt>
   1a3b4:	ldr	r3, [pc, #276]	; 1a4d0 <npth_sleep@plt+0x4de0>
   1a3b8:	sub	r2, r0, #1
   1a3bc:	cmp	r2, r3
   1a3c0:	strhi	r0, [r6, #148]	; 0x94
   1a3c4:	bhi	1a124 <npth_sleep@plt+0x4a34>
   1a3c8:	str	r5, [r6, #148]	; 0x94
   1a3cc:	b	1a134 <npth_sleep@plt+0x4a44>
   1a3d0:	mov	r0, r7
   1a3d4:	bl	49d14 <npth_sleep@plt+0x34624>
   1a3d8:	cmn	r0, #1
   1a3dc:	beq	1a468 <npth_sleep@plt+0x4d78>
   1a3e0:	cmp	r0, #3
   1a3e4:	beq	1a450 <npth_sleep@plt+0x4d60>
   1a3e8:	str	r0, [r6, #32]
   1a3ec:	b	1a124 <npth_sleep@plt+0x4a34>
   1a3f0:	mov	r1, r0
   1a3f4:	mov	r2, #10
   1a3f8:	mov	r0, r7
   1a3fc:	bl	14784 <strtol@plt>
   1a400:	b	1a358 <npth_sleep@plt+0x4c68>
   1a404:	mov	r0, r4
   1a408:	ldr	r1, [pc, #196]	; 1a4d4 <npth_sleep@plt+0x4de4>
   1a40c:	bl	14760 <strcmp@plt>
   1a410:	subs	r5, r0, #0
   1a414:	ldrne	r5, [pc, #188]	; 1a4d8 <npth_sleep@plt+0x4de8>
   1a418:	bne	1a134 <npth_sleep@plt+0x4a44>
   1a41c:	mov	r0, r7
   1a420:	bl	49dc4 <npth_sleep@plt+0x346d4>
   1a424:	cmp	r0, #1
   1a428:	beq	1a470 <npth_sleep@plt+0x4d80>
   1a42c:	cmp	r0, #2
   1a430:	beq	1a470 <npth_sleep@plt+0x4d80>
   1a434:	cmp	r0, #0
   1a438:	streq	r0, [r6, #4]
   1a43c:	moveq	r5, r0
   1a440:	movne	r3, #1
   1a444:	strne	r3, [r6, #4]
   1a448:	ldrne	r5, [pc, #140]	; 1a4dc <npth_sleep@plt+0x4dec>
   1a44c:	b	1a134 <npth_sleep@plt+0x4a44>
   1a450:	ldr	r3, [pc, #48]	; 1a488 <npth_sleep@plt+0x4d98>
   1a454:	ldr	r3, [r3, #128]	; 0x80
   1a458:	cmp	r3, #0
   1a45c:	bne	1a3e8 <npth_sleep@plt+0x4cf8>
   1a460:	ldr	r5, [pc, #120]	; 1a4e0 <npth_sleep@plt+0x4df0>
   1a464:	b	1a134 <npth_sleep@plt+0x4a44>
   1a468:	ldr	r5, [pc, #108]	; 1a4dc <npth_sleep@plt+0x4dec>
   1a46c:	b	1a134 <npth_sleep@plt+0x4a44>
   1a470:	str	r0, [r6, #4]
   1a474:	b	1a134 <npth_sleep@plt+0x4a44>
   1a478:	andeq	r4, r5, ip, lsl r1
   1a47c:	andeq	r4, r5, r4, lsr r1
   1a480:	andeq	r0, r5, r0, ror r9
   1a484:	ldrdeq	r0, [r5], -ip
   1a488:	muleq	r6, r8, r9
   1a48c:	streq	r0, [r0], #-251	; 0xffffff05
   1a490:	andeq	r4, r5, ip, lsr #2
   1a494:	andeq	pc, r4, ip, asr r2	; <UNPREDICTABLE>
   1a498:	andeq	r0, r5, r4, ror #17
   1a49c:	andeq	r0, r5, ip, ror #17
   1a4a0:	andeq	pc, r4, ip, ror #4
   1a4a4:	andeq	pc, r4, r4, ror #4
   1a4a8:	strdeq	r0, [r5], -r8
   1a4ac:	andeq	r0, r5, r4, lsl #18
   1a4b0:	andeq	r4, r5, ip, lsr r1
   1a4b4:	andeq	r4, r5, r0, asr r1
   1a4b8:	andeq	pc, r4, r4, ror r2	; <UNPREDICTABLE>
   1a4bc:	andeq	r4, r5, r8, ror #2
   1a4c0:	andeq	pc, r4, r0, lsl #5
   1a4c4:	andeq	r4, r5, r0, lsl #3
   1a4c8:	muleq	r5, r0, r1
   1a4cc:	andeq	r0, r5, r4, ror #25
   1a4d0:	strdeq	pc, [r0], -lr
   1a4d4:	andeq	r4, r5, r8, lsr #3
   1a4d8:	streq	r0, [r0], #-174	; 0xffffff52
   1a4dc:	streq	r0, [r0], #-55	; 0xffffffc9
   1a4e0:	streq	r0, [r0], #-60	; 0xffffffc4
   1a4e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a4e8:	sub	sp, sp, #84	; 0x54
   1a4ec:	ldr	r5, [pc, #1292]	; 1aa00 <npth_sleep@plt+0x5310>
   1a4f0:	mov	r4, r1
   1a4f4:	mov	r6, r0
   1a4f8:	ldr	r3, [r5]
   1a4fc:	str	r3, [sp, #76]	; 0x4c
   1a500:	bl	154e0 <assuan_get_pointer@plt>
   1a504:	ldr	r1, [pc, #1272]	; 1aa04 <npth_sleep@plt+0x5314>
   1a508:	mov	r7, r0
   1a50c:	mov	r0, r4
   1a510:	bl	14760 <strcmp@plt>
   1a514:	cmp	r0, #0
   1a518:	beq	1a63c <npth_sleep@plt+0x4f4c>
   1a51c:	mov	r2, #14
   1a520:	ldr	r1, [pc, #1248]	; 1aa08 <npth_sleep@plt+0x5318>
   1a524:	mov	r0, r4
   1a528:	bl	15624 <strncmp@plt>
   1a52c:	cmp	r0, #0
   1a530:	bne	1a600 <npth_sleep@plt+0x4f10>
   1a534:	ldrb	r3, [r4, #14]
   1a538:	tst	r3, #223	; 0xdf
   1a53c:	sub	r2, r3, #9
   1a540:	clz	r2, r2
   1a544:	lsr	r2, r2, #5
   1a548:	movne	r1, r2
   1a54c:	moveq	r1, #1
   1a550:	cmp	r1, #0
   1a554:	beq	1a600 <npth_sleep@plt+0x4f10>
   1a558:	cmp	r3, #32
   1a55c:	orreq	r2, r2, #1
   1a560:	cmp	r2, #0
   1a564:	add	r0, r4, #14
   1a568:	beq	1a57c <npth_sleep@plt+0x4e8c>
   1a56c:	ldrb	r3, [r0, #1]!
   1a570:	cmp	r3, #9
   1a574:	cmpne	r3, #32
   1a578:	beq	1a56c <npth_sleep@plt+0x4e7c>
   1a57c:	cmp	r3, #0
   1a580:	beq	1a5e4 <npth_sleep@plt+0x4ef4>
   1a584:	ldrb	r3, [r0]
   1a588:	cmp	r3, #0
   1a58c:	beq	1a5e4 <npth_sleep@plt+0x4ef4>
   1a590:	mov	r2, r0
   1a594:	b	1a5a4 <npth_sleep@plt+0x4eb4>
   1a598:	ldrb	r3, [r2, #1]!
   1a59c:	cmp	r3, #0
   1a5a0:	beq	1a5e4 <npth_sleep@plt+0x4ef4>
   1a5a4:	cmp	r3, #32
   1a5a8:	cmpne	r3, #9
   1a5ac:	bne	1a598 <npth_sleep@plt+0x4ea8>
   1a5b0:	mov	r4, r2
   1a5b4:	mov	r3, #0
   1a5b8:	strb	r3, [r4], #1
   1a5bc:	ldrb	r3, [r2, #1]
   1a5c0:	cmp	r3, #32
   1a5c4:	cmpne	r3, #9
   1a5c8:	bne	1a5dc <npth_sleep@plt+0x4eec>
   1a5cc:	ldrb	r3, [r4, #1]!
   1a5d0:	cmp	r3, #9
   1a5d4:	cmpne	r3, #32
   1a5d8:	beq	1a5cc <npth_sleep@plt+0x4edc>
   1a5dc:	cmp	r3, #0
   1a5e0:	bne	1a7b0 <npth_sleep@plt+0x50c0>
   1a5e4:	ldr	r0, [pc, #1056]	; 1aa0c <npth_sleep@plt+0x531c>
   1a5e8:	ldr	r2, [sp, #76]	; 0x4c
   1a5ec:	ldr	r3, [r5]
   1a5f0:	cmp	r2, r3
   1a5f4:	bne	1a968 <npth_sleep@plt+0x5278>
   1a5f8:	add	sp, sp, #84	; 0x54
   1a5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a600:	ldr	r1, [pc, #1032]	; 1aa10 <npth_sleep@plt+0x5320>
   1a604:	mov	r0, r4
   1a608:	bl	14760 <strcmp@plt>
   1a60c:	cmp	r0, #0
   1a610:	beq	1a77c <npth_sleep@plt+0x508c>
   1a614:	ldr	r1, [pc, #1016]	; 1aa14 <npth_sleep@plt+0x5324>
   1a618:	mov	r0, r4
   1a61c:	bl	14760 <strcmp@plt>
   1a620:	ldr	r3, [r7, #4]
   1a624:	cmp	r0, #0
   1a628:	bne	1a650 <npth_sleep@plt+0x4f60>
   1a62c:	cmp	r3, #0
   1a630:	beq	1a7d4 <npth_sleep@plt+0x50e4>
   1a634:	mov	r0, #0
   1a638:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a63c:	mov	r0, r6
   1a640:	mov	r2, #6
   1a644:	ldr	r1, [pc, #972]	; 1aa18 <npth_sleep@plt+0x5328>
   1a648:	bl	15060 <assuan_send_data@plt>
   1a64c:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a650:	cmp	r3, #0
   1a654:	ldrne	r0, [pc, #960]	; 1aa1c <npth_sleep@plt+0x532c>
   1a658:	bne	1a5e8 <npth_sleep@plt+0x4ef8>
   1a65c:	ldr	r1, [pc, #956]	; 1aa20 <npth_sleep@plt+0x5330>
   1a660:	mov	r0, r4
   1a664:	bl	14760 <strcmp@plt>
   1a668:	cmp	r0, #0
   1a66c:	beq	1a828 <npth_sleep@plt+0x5138>
   1a670:	ldr	r1, [pc, #940]	; 1aa24 <npth_sleep@plt+0x5334>
   1a674:	mov	r0, r4
   1a678:	bl	14760 <strcmp@plt>
   1a67c:	cmp	r0, #0
   1a680:	beq	1a830 <npth_sleep@plt+0x5140>
   1a684:	ldr	r1, [pc, #924]	; 1aa28 <npth_sleep@plt+0x5338>
   1a688:	mov	r0, r4
   1a68c:	bl	14760 <strcmp@plt>
   1a690:	cmp	r0, #0
   1a694:	beq	1a844 <npth_sleep@plt+0x5154>
   1a698:	ldr	r1, [pc, #908]	; 1aa2c <npth_sleep@plt+0x533c>
   1a69c:	mov	r0, r4
   1a6a0:	bl	14760 <strcmp@plt>
   1a6a4:	cmp	r0, #0
   1a6a8:	beq	1a854 <npth_sleep@plt+0x5164>
   1a6ac:	ldr	r1, [pc, #892]	; 1aa30 <npth_sleep@plt+0x5340>
   1a6b0:	mov	r0, r4
   1a6b4:	bl	14760 <strcmp@plt>
   1a6b8:	cmp	r0, #0
   1a6bc:	streq	r0, [sp]
   1a6c0:	moveq	r8, sp
   1a6c4:	beq	1a7f4 <npth_sleep@plt+0x5104>
   1a6c8:	ldr	r1, [pc, #868]	; 1aa34 <npth_sleep@plt+0x5344>
   1a6cc:	mov	r0, r4
   1a6d0:	bl	14760 <strcmp@plt>
   1a6d4:	cmp	r0, #0
   1a6d8:	beq	1a864 <npth_sleep@plt+0x5174>
   1a6dc:	ldr	r1, [pc, #852]	; 1aa38 <npth_sleep@plt+0x5348>
   1a6e0:	mov	r0, r4
   1a6e4:	bl	14760 <strcmp@plt>
   1a6e8:	cmp	r0, #0
   1a6ec:	beq	1a864 <npth_sleep@plt+0x5174>
   1a6f0:	mov	r2, #6
   1a6f4:	ldr	r1, [pc, #832]	; 1aa3c <npth_sleep@plt+0x534c>
   1a6f8:	mov	r0, r4
   1a6fc:	bl	15624 <strncmp@plt>
   1a700:	cmp	r0, #0
   1a704:	bne	1a910 <npth_sleep@plt+0x5220>
   1a708:	ldrb	r3, [r4, #6]
   1a70c:	tst	r3, #223	; 0xdf
   1a710:	sub	r2, r3, #9
   1a714:	clz	r2, r2
   1a718:	lsr	r2, r2, #5
   1a71c:	movne	r1, r2
   1a720:	moveq	r1, #1
   1a724:	cmp	r1, #0
   1a728:	beq	1a910 <npth_sleep@plt+0x5220>
   1a72c:	cmp	r3, #32
   1a730:	orreq	r2, r2, #1
   1a734:	cmp	r2, #0
   1a738:	add	r0, r4, #6
   1a73c:	beq	1a750 <npth_sleep@plt+0x5060>
   1a740:	ldrb	r3, [r0, #1]!
   1a744:	cmp	r3, #9
   1a748:	cmpne	r3, #32
   1a74c:	beq	1a740 <npth_sleep@plt+0x5050>
   1a750:	cmp	r3, #0
   1a754:	beq	1a5e4 <npth_sleep@plt+0x4ef4>
   1a758:	bl	14d48 <getenv@plt>
   1a75c:	subs	r4, r0, #0
   1a760:	beq	1a9d0 <npth_sleep@plt+0x52e0>
   1a764:	bl	14f58 <strlen@plt>
   1a768:	mov	r1, r4
   1a76c:	mov	r2, r0
   1a770:	mov	r0, r6
   1a774:	bl	15060 <assuan_send_data@plt>
   1a778:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a77c:	bl	2be00 <npth_sleep@plt+0x16710>
   1a780:	ldr	r2, [pc, #696]	; 1aa40 <npth_sleep@plt+0x5350>
   1a784:	mov	r1, #50	; 0x32
   1a788:	mov	r3, r0
   1a78c:	add	r0, sp, #24
   1a790:	bl	15264 <gpgrt_snprintf@plt>
   1a794:	add	r0, sp, #24
   1a798:	bl	14f58 <strlen@plt>
   1a79c:	add	r1, sp, #24
   1a7a0:	mov	r2, r0
   1a7a4:	mov	r0, r6
   1a7a8:	bl	15060 <assuan_send_data@plt>
   1a7ac:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a7b0:	ldr	r1, [pc, #652]	; 1aa44 <npth_sleep@plt+0x5354>
   1a7b4:	bl	14760 <strcmp@plt>
   1a7b8:	cmp	r0, #0
   1a7bc:	bne	1a7d4 <npth_sleep@plt+0x50e4>
   1a7c0:	mov	r0, r4
   1a7c4:	ldr	r1, [pc, #636]	; 1aa48 <npth_sleep@plt+0x5358>
   1a7c8:	bl	14760 <strcmp@plt>
   1a7cc:	cmp	r0, #0
   1a7d0:	beq	1a634 <npth_sleep@plt+0x4f44>
   1a7d4:	ldr	r0, [pc, #624]	; 1aa4c <npth_sleep@plt+0x535c>
   1a7d8:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a7dc:	mov	r2, r0
   1a7e0:	mov	r1, r0
   1a7e4:	mov	r0, r6
   1a7e8:	bl	15060 <assuan_send_data@plt>
   1a7ec:	cmp	r0, #0
   1a7f0:	bne	1a5e8 <npth_sleep@plt+0x4ef8>
   1a7f4:	mov	r1, #0
   1a7f8:	mov	r0, r8
   1a7fc:	bl	49050 <npth_sleep@plt+0x33960>
   1a800:	subs	r4, r0, #0
   1a804:	beq	1a634 <npth_sleep@plt+0x4f44>
   1a808:	bl	14f58 <strlen@plt>
   1a80c:	mov	r1, r4
   1a810:	add	r2, r0, #1
   1a814:	mov	r0, r6
   1a818:	bl	15060 <assuan_send_data@plt>
   1a81c:	cmp	r0, #0
   1a820:	bne	1a5e8 <npth_sleep@plt+0x4ef8>
   1a824:	b	1a7dc <npth_sleep@plt+0x50ec>
   1a828:	bl	14ec8 <getpid@plt>
   1a82c:	b	1a780 <npth_sleep@plt+0x5090>
   1a830:	bl	19238 <npth_sleep@plt+0x3b48>
   1a834:	subs	r4, r0, #0
   1a838:	bne	1a764 <npth_sleep@plt+0x5074>
   1a83c:	ldr	r0, [pc, #524]	; 1aa50 <npth_sleep@plt+0x5360>
   1a840:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a844:	bl	1925c <npth_sleep@plt+0x3b6c>
   1a848:	subs	r4, r0, #0
   1a84c:	bne	1a764 <npth_sleep@plt+0x5074>
   1a850:	b	1a83c <npth_sleep@plt+0x514c>
   1a854:	bl	35150 <npth_sleep@plt+0x1fa60>
   1a858:	cmp	r0, #0
   1a85c:	beq	1a7d4 <npth_sleep@plt+0x50e4>
   1a860:	b	1a634 <npth_sleep@plt+0x4f44>
   1a864:	ldr	r9, [pc, #488]	; 1aa54 <npth_sleep@plt+0x5364>
   1a868:	ldr	sl, [pc, #488]	; 1aa58 <npth_sleep@plt+0x5368>
   1a86c:	mov	r8, sp
   1a870:	mov	r3, #0
   1a874:	str	r3, [sp]
   1a878:	mov	r1, #0
   1a87c:	mov	r0, r8
   1a880:	bl	49050 <npth_sleep@plt+0x33960>
   1a884:	subs	fp, r0, #0
   1a888:	beq	1a634 <npth_sleep@plt+0x4f44>
   1a88c:	ldrb	r3, [r4, #5]
   1a890:	mov	r2, #0
   1a894:	mov	r1, fp
   1a898:	cmp	r3, #116	; 0x74
   1a89c:	ldreq	r0, [r9, #24]
   1a8a0:	ldrne	r0, [r7, #16]
   1a8a4:	bl	492e4 <npth_sleep@plt+0x33bf4>
   1a8a8:	subs	r2, r0, #0
   1a8ac:	beq	1a878 <npth_sleep@plt+0x5188>
   1a8b0:	mov	r1, fp
   1a8b4:	mov	r0, sl
   1a8b8:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   1a8bc:	subs	fp, r0, #0
   1a8c0:	beq	1a8fc <npth_sleep@plt+0x520c>
   1a8c4:	bl	14f58 <strlen@plt>
   1a8c8:	mov	r1, fp
   1a8cc:	add	r2, r0, #1
   1a8d0:	mov	r0, r6
   1a8d4:	bl	15060 <assuan_send_data@plt>
   1a8d8:	cmp	r0, #0
   1a8dc:	bne	1a5e8 <npth_sleep@plt+0x4ef8>
   1a8e0:	mov	r2, r0
   1a8e4:	mov	r1, r0
   1a8e8:	mov	r0, r6
   1a8ec:	bl	15060 <assuan_send_data@plt>
   1a8f0:	cmp	r0, #0
   1a8f4:	beq	1a878 <npth_sleep@plt+0x5188>
   1a8f8:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a8fc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1a900:	cmp	r0, #0
   1a904:	uxthne	r0, r0
   1a908:	orrne	r0, r0, #67108864	; 0x4000000
   1a90c:	b	1a8f0 <npth_sleep@plt+0x5200>
   1a910:	ldr	r1, [pc, #324]	; 1aa5c <npth_sleep@plt+0x536c>
   1a914:	mov	r0, r4
   1a918:	bl	14760 <strcmp@plt>
   1a91c:	cmp	r0, #0
   1a920:	beq	1a96c <npth_sleep@plt+0x527c>
   1a924:	ldr	r1, [pc, #308]	; 1aa60 <npth_sleep@plt+0x5370>
   1a928:	mov	r0, r4
   1a92c:	bl	14760 <strcmp@plt>
   1a930:	subs	r7, r0, #0
   1a934:	beq	1a97c <npth_sleep@plt+0x528c>
   1a938:	ldr	r1, [pc, #292]	; 1aa64 <npth_sleep@plt+0x5374>
   1a93c:	mov	r0, r4
   1a940:	bl	14760 <strcmp@plt>
   1a944:	cmp	r0, #0
   1a948:	beq	1a9c8 <npth_sleep@plt+0x52d8>
   1a94c:	mov	r0, r4
   1a950:	ldr	r1, [pc, #272]	; 1aa68 <npth_sleep@plt+0x5378>
   1a954:	bl	14760 <strcmp@plt>
   1a958:	cmp	r0, #0
   1a95c:	bne	1a9b4 <npth_sleep@plt+0x52c4>
   1a960:	bl	2be24 <npth_sleep@plt+0x16734>
   1a964:	b	1a780 <npth_sleep@plt+0x5090>
   1a968:	bl	14a60 <__stack_chk_fail@plt>
   1a96c:	bl	19280 <npth_sleep@plt+0x3b90>
   1a970:	ldr	r2, [pc, #244]	; 1aa6c <npth_sleep@plt+0x537c>
   1a974:	mov	r1, #20
   1a978:	b	1a788 <npth_sleep@plt+0x5098>
   1a97c:	ldr	r1, [pc, #236]	; 1aa70 <npth_sleep@plt+0x5380>
   1a980:	bl	14fd0 <gcry_get_config@plt>
   1a984:	subs	r4, r0, #0
   1a988:	beq	1a9a0 <npth_sleep@plt+0x52b0>
   1a98c:	mov	r2, #5
   1a990:	add	r1, sp, #4
   1a994:	bl	389c4 <npth_sleep@plt+0x232d4>
   1a998:	cmp	r0, #4
   1a99c:	bgt	1a9e4 <npth_sleep@plt+0x52f4>
   1a9a0:	ldr	r7, [pc, #164]	; 1aa4c <npth_sleep@plt+0x535c>
   1a9a4:	mov	r0, r4
   1a9a8:	bl	149dc <gcry_free@plt>
   1a9ac:	mov	r0, r7
   1a9b0:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a9b4:	mov	r0, r6
   1a9b8:	ldr	r2, [pc, #180]	; 1aa74 <npth_sleep@plt+0x5384>
   1a9bc:	ldr	r1, [pc, #180]	; 1aa78 <npth_sleep@plt+0x5388>
   1a9c0:	bl	15258 <assuan_set_error@plt>
   1a9c4:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a9c8:	bl	2bdd0 <npth_sleep@plt+0x166e0>
   1a9cc:	b	1a780 <npth_sleep@plt+0x5090>
   1a9d0:	mov	r0, r6
   1a9d4:	ldr	r2, [pc, #160]	; 1aa7c <npth_sleep@plt+0x538c>
   1a9d8:	ldr	r1, [pc, #160]	; 1aa80 <npth_sleep@plt+0x5390>
   1a9dc:	bl	15258 <assuan_set_error@plt>
   1a9e0:	b	1a5e8 <npth_sleep@plt+0x4ef8>
   1a9e4:	mov	r2, #10
   1a9e8:	mov	r1, r7
   1a9ec:	ldr	r0, [sp, #20]
   1a9f0:	bl	14784 <strtol@plt>
   1a9f4:	cmp	r0, #0
   1a9f8:	bgt	1a9a4 <npth_sleep@plt+0x52b4>
   1a9fc:	b	1a9a0 <npth_sleep@plt+0x52b0>
   1aa00:	andeq	ip, r6, r8, lsr r8
   1aa04:	andeq	fp, r5, r0, asr #7
   1aa08:	andeq	r4, r5, r0, asr #3
   1aa0c:	streq	r0, [r0], #-128	; 0xffffff80
   1aa10:	andeq	r4, r5, r8, ror #3
   1aa14:	andeq	fp, r5, r8, asr #5
   1aa18:	andeq	pc, r4, r4, lsl #9
   1aa1c:	streq	r0, [r0], #-251	; 0xffffff05
   1aa20:	andeq	pc, r4, r0, lsl r3	; <UNPREDICTABLE>
   1aa24:	andeq	r8, r5, r8, ror sl
   1aa28:	strdeq	r4, [r5], -r8
   1aa2c:	andeq	r4, r5, r8, lsl #4
   1aa30:	andeq	r4, r5, r4, lsl r2
   1aa34:	andeq	r4, r5, r4, lsr #4
   1aa38:	andeq	r4, r5, r4, lsr r2
   1aa3c:	andeq	r4, r5, ip, asr #4
   1aa40:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   1aa44:	ldrdeq	r4, [r5], -r0
   1aa48:	andeq	r4, r5, r0, ror #3
   1aa4c:	streq	r0, [r0], #-256	; 0xffffff00
   1aa50:	streq	r0, [r0], #-58	; 0xffffffc6
   1aa54:	muleq	r6, r8, r9
   1aa58:	andeq	r4, r5, r4, asr #4
   1aa5c:	andeq	r4, r5, r4, ror #4
   1aa60:	andeq	r4, r5, r0, ror r2
   1aa64:	andeq	r4, r5, r8, lsl #5
   1aa68:	muleq	r5, r8, r2
   1aa6c:	ldrdeq	r4, [r5], -ip
   1aa70:	andeq	r4, r5, ip, ror r2
   1aa74:	andeq	r4, r5, r4, lsr #5
   1aa78:	streq	r0, [r0], #-280	; 0xfffffee8
   1aa7c:	andeq	r4, r5, r4, asr r2
   1aa80:	streq	r0, [r0], #-27	; 0xffffffe5
   1aa84:	ldr	r3, [r0, #8]
   1aa88:	push	{r4, r5, lr}
   1aa8c:	mov	r4, r0
   1aa90:	ldr	r1, [r3, #24]
   1aa94:	sub	sp, sp, #12
   1aa98:	cmp	r1, #0
   1aa9c:	beq	1aac8 <npth_sleep@plt+0x53d8>
   1aaa0:	mov	r5, #0
   1aaa4:	mov	r3, r5
   1aaa8:	mov	r2, #5
   1aaac:	str	r5, [sp]
   1aab0:	bl	269d0 <npth_sleep@plt+0x112e0>
   1aab4:	ldr	r3, [r4, #8]
   1aab8:	ldr	r0, [r3, #24]
   1aabc:	bl	149dc <gcry_free@plt>
   1aac0:	ldr	r3, [r4, #8]
   1aac4:	str	r5, [r3, #24]
   1aac8:	ldr	r1, [r3, #28]
   1aacc:	cmp	r1, #0
   1aad0:	beq	1ab00 <npth_sleep@plt+0x5410>
   1aad4:	mov	r5, #0
   1aad8:	mov	r3, r5
   1aadc:	mov	r2, #5
   1aae0:	str	r5, [sp]
   1aae4:	mov	r0, r4
   1aae8:	bl	269d0 <npth_sleep@plt+0x112e0>
   1aaec:	ldr	r3, [r4, #8]
   1aaf0:	ldr	r0, [r3, #28]
   1aaf4:	bl	149dc <gcry_free@plt>
   1aaf8:	ldr	r3, [r4, #8]
   1aafc:	str	r5, [r3, #28]
   1ab00:	add	sp, sp, #12
   1ab04:	pop	{r4, r5, pc}
   1ab08:	push	{r4, r5, r6, lr}
   1ab0c:	bl	154e0 <assuan_get_pointer@plt>
   1ab10:	mov	r4, #0
   1ab14:	ldr	r3, [r0, #8]
   1ab18:	mov	r5, r0
   1ab1c:	str	r4, [r0, #116]	; 0x74
   1ab20:	str	r4, [r0, #120]	; 0x78
   1ab24:	str	r4, [r0, #124]	; 0x7c
   1ab28:	str	r4, [r0, #128]	; 0x80
   1ab2c:	str	r4, [r0, #132]	; 0x84
   1ab30:	str	r4, [r0, #136]	; 0x88
   1ab34:	str	r4, [r0, #108]	; 0x6c
   1ab38:	ldr	r0, [r3, #8]
   1ab3c:	bl	149dc <gcry_free@plt>
   1ab40:	ldr	r3, [r5, #8]
   1ab44:	mov	r0, r5
   1ab48:	str	r4, [r3, #8]
   1ab4c:	bl	1aa84 <npth_sleep@plt+0x5394>
   1ab50:	mov	r0, r4
   1ab54:	pop	{r4, r5, r6, pc}
   1ab58:	push	{r4, r5, lr}
   1ab5c:	sub	sp, sp, #12
   1ab60:	ldr	r4, [pc, #64]	; 1aba8 <npth_sleep@plt+0x54b8>
   1ab64:	mov	r1, sp
   1ab68:	ldr	r3, [r4]
   1ab6c:	str	r3, [sp, #4]
   1ab70:	bl	43e7c <npth_sleep@plt+0x2e78c>
   1ab74:	subs	r5, r0, #0
   1ab78:	beq	1ab8c <npth_sleep@plt+0x549c>
   1ab7c:	ldr	r1, [sp]
   1ab80:	bl	3d830 <npth_sleep@plt+0x28140>
   1ab84:	mov	r0, r5
   1ab88:	bl	149dc <gcry_free@plt>
   1ab8c:	ldr	r2, [sp, #4]
   1ab90:	ldr	r3, [r4]
   1ab94:	cmp	r2, r3
   1ab98:	bne	1aba4 <npth_sleep@plt+0x54b4>
   1ab9c:	add	sp, sp, #12
   1aba0:	pop	{r4, r5, pc}
   1aba4:	bl	14a60 <__stack_chk_fail@plt>
   1aba8:	andeq	ip, r6, r8, lsr r8
   1abac:	push	{r4, r5, r6, r7, r8, lr}
   1abb0:	mov	r5, r1
   1abb4:	mov	r7, r0
   1abb8:	bl	154e0 <assuan_get_pointer@plt>
   1abbc:	ldrb	r3, [r5]
   1abc0:	cmp	r3, #32
   1abc4:	mov	r6, r0
   1abc8:	bne	1abd8 <npth_sleep@plt+0x54e8>
   1abcc:	ldrb	r3, [r5, #1]!
   1abd0:	cmp	r3, #32
   1abd4:	beq	1abcc <npth_sleep@plt+0x54dc>
   1abd8:	mov	r1, #32
   1abdc:	mov	r0, r5
   1abe0:	bl	14fa0 <strchr@plt>
   1abe4:	cmp	r0, #0
   1abe8:	movne	r3, #0
   1abec:	strbne	r3, [r0]
   1abf0:	ldrb	r4, [r5]
   1abf4:	cmp	r4, #0
   1abf8:	movne	r3, r5
   1abfc:	movne	r2, #32
   1ac00:	beq	1ac8c <npth_sleep@plt+0x559c>
   1ac04:	cmp	r4, #43	; 0x2b
   1ac08:	strbeq	r2, [r3]
   1ac0c:	ldrb	r4, [r3, #1]!
   1ac10:	cmp	r4, #0
   1ac14:	bne	1ac04 <npth_sleep@plt+0x5514>
   1ac18:	ldr	r3, [r6, #8]
   1ac1c:	ldr	r0, [r3, #8]
   1ac20:	bl	149dc <gcry_free@plt>
   1ac24:	ldr	r3, [r6, #4]
   1ac28:	cmp	r3, #0
   1ac2c:	beq	1ac78 <npth_sleep@plt+0x5588>
   1ac30:	cmp	r3, #2
   1ac34:	mov	r0, r4
   1ac38:	ldreq	r1, [pc, #120]	; 1acb8 <npth_sleep@plt+0x55c8>
   1ac3c:	ldrne	r1, [pc, #120]	; 1acbc <npth_sleep@plt+0x55cc>
   1ac40:	mov	r2, #5
   1ac44:	bl	14a3c <dcgettext@plt>
   1ac48:	mov	r2, r5
   1ac4c:	mov	r3, #0
   1ac50:	ldr	r1, [pc, #104]	; 1acc0 <npth_sleep@plt+0x55d0>
   1ac54:	ldr	r4, [r6, #8]
   1ac58:	bl	38578 <npth_sleep@plt+0x22e88>
   1ac5c:	str	r0, [r4, #8]
   1ac60:	ldr	r3, [r6, #8]
   1ac64:	ldr	r3, [r3, #8]
   1ac68:	cmp	r3, #0
   1ac6c:	beq	1aca0 <npth_sleep@plt+0x55b0>
   1ac70:	mov	r0, #0
   1ac74:	pop	{r4, r5, r6, r7, r8, pc}
   1ac78:	mov	r0, r5
   1ac7c:	ldr	r4, [r6, #8]
   1ac80:	bl	15684 <gcry_strdup@plt>
   1ac84:	str	r0, [r4, #8]
   1ac88:	b	1ac60 <npth_sleep@plt+0x5570>
   1ac8c:	mov	r0, r7
   1ac90:	ldr	r2, [pc, #44]	; 1acc4 <npth_sleep@plt+0x55d4>
   1ac94:	ldr	r1, [pc, #44]	; 1acc8 <npth_sleep@plt+0x55d8>
   1ac98:	pop	{r4, r5, r6, r7, r8, lr}
   1ac9c:	b	15258 <assuan_set_error@plt>
   1aca0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1aca4:	cmp	r0, #0
   1aca8:	beq	1ac70 <npth_sleep@plt+0x5580>
   1acac:	uxth	r0, r0
   1acb0:	orr	r0, r0, #67108864	; 0x4000000
   1acb4:	pop	{r4, r5, r6, r7, r8, pc}
   1acb8:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   1acbc:	strdeq	r4, [r5], -r8
   1acc0:	andeq	r4, r5, ip, lsl r3
   1acc4:			; <UNDEFINED> instruction: 0x000542bc
   1acc8:	streq	r0, [r0], #-280	; 0xfffffee8
   1accc:	push	{r4, r5, r6, lr}
   1acd0:	mov	r4, r1
   1acd4:	mov	r6, r0
   1acd8:	bl	14ef8 <assuan_get_command_name@plt>
   1acdc:	uxth	r2, r4
   1ace0:	ldr	r5, [pc, #196]	; 1adac <npth_sleep@plt+0x56bc>
   1ace4:	cmp	r0, #0
   1ace8:	movne	r5, r0
   1acec:	cmp	r2, #198	; 0xc6
   1acf0:	beq	1ad68 <npth_sleep@plt+0x5678>
   1acf4:	lsr	r3, r4, #24
   1acf8:	ands	r3, r3, #127	; 0x7f
   1acfc:	bne	1ad40 <npth_sleep@plt+0x5650>
   1ad00:	cmp	r2, #0
   1ad04:	orrne	r4, r2, #67108864	; 0x4000000
   1ad08:	bne	1ad48 <npth_sleep@plt+0x5658>
   1ad0c:	mov	r4, r2
   1ad10:	mov	r0, r4
   1ad14:	bl	15408 <gpg_strerror@plt>
   1ad18:	mov	r6, r0
   1ad1c:	mov	r0, r4
   1ad20:	bl	14f04 <gpg_strsource@plt>
   1ad24:	mov	r2, r6
   1ad28:	mov	r1, r5
   1ad2c:	mov	r3, r0
   1ad30:	ldr	r0, [pc, #120]	; 1adb0 <npth_sleep@plt+0x56c0>
   1ad34:	bl	3d484 <npth_sleep@plt+0x27d94>
   1ad38:	mov	r0, r4
   1ad3c:	pop	{r4, r5, r6, pc}
   1ad40:	cmp	r3, #4
   1ad44:	bne	1ad10 <npth_sleep@plt+0x5620>
   1ad48:	mov	r0, r4
   1ad4c:	bl	15408 <gpg_strerror@plt>
   1ad50:	mov	r1, r5
   1ad54:	mov	r2, r0
   1ad58:	ldr	r0, [pc, #84]	; 1adb4 <npth_sleep@plt+0x56c4>
   1ad5c:	bl	3d484 <npth_sleep@plt+0x27d94>
   1ad60:	mov	r0, r4
   1ad64:	pop	{r4, r5, r6, pc}
   1ad68:	mov	r0, r6
   1ad6c:	bl	154e0 <assuan_get_pointer@plt>
   1ad70:	ldr	r3, [r0, #8]
   1ad74:	ldr	r3, [r3, #20]
   1ad78:	cmp	r3, #0
   1ad7c:	bne	1ad98 <npth_sleep@plt+0x56a8>
   1ad80:	and	r4, r4, #2130706432	; 0x7f000000
   1ad84:	orr	r4, r4, #99	; 0x63
   1ad88:	lsrs	r3, r4, #24
   1ad8c:	bne	1ad40 <npth_sleep@plt+0x5650>
   1ad90:	ldr	r4, [pc, #32]	; 1adb8 <npth_sleep@plt+0x56c8>
   1ad94:	b	1ad48 <npth_sleep@plt+0x5658>
   1ad98:	lsr	r3, r4, #24
   1ad9c:	ands	r3, r3, #127	; 0x7f
   1ada0:	bne	1ad40 <npth_sleep@plt+0x5650>
   1ada4:	ldr	r4, [pc, #16]	; 1adbc <npth_sleep@plt+0x56cc>
   1ada8:	b	1ad48 <npth_sleep@plt+0x5658>
   1adac:	andeq	r6, r5, ip, lsr r0
   1adb0:	andeq	r4, r5, r0, asr #6
   1adb4:	andeq	r4, r5, r4, lsr #6
   1adb8:	streq	r0, [r0], #-99	; 0xffffff9d
   1adbc:	streq	r0, [r0], #-198	; 0xffffff3a
   1adc0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1adc4:	sub	sp, sp, #12
   1adc8:	ldr	r6, [pc, #384]	; 1af50 <npth_sleep@plt+0x5860>
   1adcc:	mov	r4, r0
   1add0:	ldr	r3, [r6]
   1add4:	str	r3, [sp, #4]
   1add8:	bl	154e0 <assuan_get_pointer@plt>
   1addc:	ldr	r3, [r0, #4]
   1ade0:	cmp	r3, #0
   1ade4:	bne	1ae8c <npth_sleep@plt+0x579c>
   1ade8:	mov	r5, r0
   1adec:	bl	4908c <npth_sleep@plt+0x3399c>
   1adf0:	subs	r7, r0, #0
   1adf4:	beq	1aefc <npth_sleep@plt+0x580c>
   1adf8:	mov	r3, #0
   1adfc:	str	r3, [sp]
   1ae00:	b	1ae18 <npth_sleep@plt+0x5728>
   1ae04:	mov	r1, r4
   1ae08:	ldr	r0, [r5, #16]
   1ae0c:	bl	49260 <npth_sleep@plt+0x33b70>
   1ae10:	cmp	r0, #0
   1ae14:	bne	1aeb8 <npth_sleep@plt+0x57c8>
   1ae18:	mov	r1, #0
   1ae1c:	mov	r0, sp
   1ae20:	bl	49050 <npth_sleep@plt+0x33960>
   1ae24:	subs	r4, r0, #0
   1ae28:	bne	1ae04 <npth_sleep@plt+0x5714>
   1ae2c:	ldr	r0, [r5, #20]
   1ae30:	cmp	r0, #0
   1ae34:	beq	1aee4 <npth_sleep@plt+0x57f4>
   1ae38:	bl	15684 <gcry_strdup@plt>
   1ae3c:	subs	r8, r0, #0
   1ae40:	beq	1aed8 <npth_sleep@plt+0x57e8>
   1ae44:	ldr	r0, [r5, #24]
   1ae48:	cmp	r0, #0
   1ae4c:	beq	1aef4 <npth_sleep@plt+0x5804>
   1ae50:	bl	15684 <gcry_strdup@plt>
   1ae54:	subs	r9, r0, #0
   1ae58:	beq	1af34 <npth_sleep@plt+0x5844>
   1ae5c:	ldr	r5, [pc, #240]	; 1af54 <npth_sleep@plt+0x5864>
   1ae60:	mov	r4, #0
   1ae64:	ldr	r0, [r5, #24]
   1ae68:	bl	490ec <npth_sleep@plt+0x339fc>
   1ae6c:	ldr	r0, [r5, #28]
   1ae70:	str	r7, [r5, #24]
   1ae74:	bl	149dc <gcry_free@plt>
   1ae78:	ldr	r0, [r5, #32]
   1ae7c:	str	r8, [r5, #28]
   1ae80:	bl	149dc <gcry_free@plt>
   1ae84:	str	r9, [r5, #32]
   1ae88:	b	1ae9c <npth_sleep@plt+0x57ac>
   1ae8c:	mov	r0, r4
   1ae90:	ldr	r1, [pc, #192]	; 1af58 <npth_sleep@plt+0x5868>
   1ae94:	bl	1accc <npth_sleep@plt+0x55dc>
   1ae98:	mov	r4, r0
   1ae9c:	ldr	r2, [sp, #4]
   1aea0:	ldr	r3, [r6]
   1aea4:	mov	r0, r4
   1aea8:	cmp	r2, r3
   1aeac:	bne	1af4c <npth_sleep@plt+0x585c>
   1aeb0:	add	sp, sp, #12
   1aeb4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1aeb8:	mov	r2, r0
   1aebc:	mov	r1, r4
   1aec0:	mov	r0, r7
   1aec4:	bl	491e4 <npth_sleep@plt+0x33af4>
   1aec8:	subs	r4, r0, #0
   1aecc:	beq	1ae18 <npth_sleep@plt+0x5728>
   1aed0:	mov	r8, #0
   1aed4:	b	1af18 <npth_sleep@plt+0x5828>
   1aed8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1aedc:	cmp	r0, #0
   1aee0:	bne	1af40 <npth_sleep@plt+0x5850>
   1aee4:	ldr	r0, [r5, #24]
   1aee8:	mov	r8, #0
   1aeec:	cmp	r0, #0
   1aef0:	bne	1ae50 <npth_sleep@plt+0x5760>
   1aef4:	mov	r9, #0
   1aef8:	b	1ae5c <npth_sleep@plt+0x576c>
   1aefc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1af00:	cmp	r0, #0
   1af04:	beq	1adf8 <npth_sleep@plt+0x5708>
   1af08:	uxth	r0, r0
   1af0c:	orr	r4, r0, #67108864	; 0x4000000
   1af10:	mov	r8, r7
   1af14:	str	r7, [sp]
   1af18:	mov	r0, r7
   1af1c:	bl	490ec <npth_sleep@plt+0x339fc>
   1af20:	mov	r0, r8
   1af24:	bl	149dc <gcry_free@plt>
   1af28:	mov	r0, #0
   1af2c:	bl	149dc <gcry_free@plt>
   1af30:	b	1ae9c <npth_sleep@plt+0x57ac>
   1af34:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1af38:	cmp	r0, #0
   1af3c:	beq	1aef4 <npth_sleep@plt+0x5804>
   1af40:	uxth	r0, r0
   1af44:	orr	r4, r0, #67108864	; 0x4000000
   1af48:	b	1af18 <npth_sleep@plt+0x5828>
   1af4c:	bl	14a60 <__stack_chk_fail@plt>
   1af50:	andeq	ip, r6, r8, lsr r8
   1af54:	muleq	r6, r8, r9
   1af58:	streq	r0, [r0], #-251	; 0xffffff05
   1af5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af60:	sub	sp, sp, #92	; 0x5c
   1af64:	ldr	r6, [pc, #1348]	; 1b4b0 <npth_sleep@plt+0x5dc0>
   1af68:	mov	sl, r1
   1af6c:	mov	r5, r0
   1af70:	ldr	r3, [r6]
   1af74:	str	r3, [sp, #84]	; 0x54
   1af78:	bl	154e0 <assuan_get_pointer@plt>
   1af7c:	mov	r3, #0
   1af80:	str	r3, [sp, #20]
   1af84:	str	r3, [sp, #28]
   1af88:	str	r3, [sp, #32]
   1af8c:	str	r3, [sp, #36]	; 0x24
   1af90:	str	r3, [sp, #40]	; 0x28
   1af94:	str	r3, [sp, #44]	; 0x2c
   1af98:	ldr	r2, [r0, #4]
   1af9c:	cmp	r2, r3
   1afa0:	bne	1b124 <npth_sleep@plt+0x5a34>
   1afa4:	ldr	r3, [r0, #8]
   1afa8:	mov	r4, r0
   1afac:	ldr	r9, [r3, #12]
   1afb0:	cmp	r9, #0
   1afb4:	beq	1b114 <npth_sleep@plt+0x5a24>
   1afb8:	ldr	r1, [pc, #1268]	; 1b4b4 <npth_sleep@plt+0x5dc4>
   1afbc:	mov	r0, sl
   1afc0:	bl	4a554 <npth_sleep@plt+0x34e64>
   1afc4:	ldr	r1, [pc, #1260]	; 1b4b8 <npth_sleep@plt+0x5dc8>
   1afc8:	mov	r8, r0
   1afcc:	mov	r0, sl
   1afd0:	bl	4a554 <npth_sleep@plt+0x34e64>
   1afd4:	mov	r7, r0
   1afd8:	mov	r0, sl
   1afdc:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1afe0:	ldrb	r3, [r0]
   1afe4:	and	r2, r3, #223	; 0xdf
   1afe8:	cmp	r3, #9
   1afec:	cmpne	r2, #0
   1aff0:	mov	r2, r0
   1aff4:	beq	1b00c <npth_sleep@plt+0x591c>
   1aff8:	ldrb	r3, [r2, #1]!
   1affc:	and	r1, r3, #223	; 0xdf
   1b000:	cmp	r3, #9
   1b004:	cmpne	r1, #0
   1b008:	bne	1aff8 <npth_sleep@plt+0x5908>
   1b00c:	mov	r3, #0
   1b010:	strb	r3, [r2]
   1b014:	ldrb	r9, [r0]
   1b018:	cmp	r9, r3
   1b01c:	bne	1b134 <npth_sleep@plt+0x5a44>
   1b020:	mov	r0, r5
   1b024:	bl	14b5c <assuan_begin_confidential@plt>
   1b028:	mov	r3, #8192	; 0x2000
   1b02c:	str	r3, [sp]
   1b030:	add	r2, sp, #20
   1b034:	add	r3, sp, #24
   1b038:	ldr	r1, [pc, #1148]	; 1b4bc <npth_sleep@plt+0x5dcc>
   1b03c:	mov	r0, r5
   1b040:	bl	14b8c <assuan_inquire@plt>
   1b044:	str	r0, [sp, #16]
   1b048:	mov	r0, r5
   1b04c:	bl	14bbc <assuan_end_confidential@plt>
   1b050:	ldr	sl, [sp, #16]
   1b054:	cmp	sl, #0
   1b058:	bne	1b08c <npth_sleep@plt+0x599c>
   1b05c:	ldr	r3, [sp, #24]
   1b060:	cmp	r3, #23
   1b064:	bhi	1b140 <npth_sleep@plt+0x5a50>
   1b068:	ldr	r2, [pc, #1104]	; 1b4c0 <npth_sleep@plt+0x5dd0>
   1b06c:	ldr	r3, [sp, #44]	; 0x2c
   1b070:	str	r2, [sp, #16]
   1b074:	b	1b090 <npth_sleep@plt+0x59a0>
   1b078:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1b07c:	cmp	r0, #0
   1b080:	uxthne	r0, r0
   1b084:	orrne	r0, r0, #67108864	; 0x4000000
   1b088:	str	r0, [sp, #16]
   1b08c:	ldr	r3, [sp, #44]	; 0x2c
   1b090:	mov	r0, r3
   1b094:	bl	148d4 <gcry_sexp_release@plt>
   1b098:	ldr	r0, [sp, #40]	; 0x28
   1b09c:	bl	149dc <gcry_free@plt>
   1b0a0:	ldr	r0, [sp, #36]	; 0x24
   1b0a4:	bl	149dc <gcry_free@plt>
   1b0a8:	ldr	r0, [sp, #32]
   1b0ac:	bl	149dc <gcry_free@plt>
   1b0b0:	ldr	r0, [sp, #28]
   1b0b4:	bl	15564 <gcry_cipher_close@plt>
   1b0b8:	ldr	r0, [sp, #20]
   1b0bc:	bl	149dc <gcry_free@plt>
   1b0c0:	mov	r0, r9
   1b0c4:	bl	149dc <gcry_free@plt>
   1b0c8:	ldr	r3, [r4, #8]
   1b0cc:	ldr	r0, [r3, #8]
   1b0d0:	bl	149dc <gcry_free@plt>
   1b0d4:	ldr	r3, [r4, #8]
   1b0d8:	ldr	r0, [sp, #16]
   1b0dc:	mov	r2, #0
   1b0e0:	cmp	r0, r2
   1b0e4:	str	r2, [r3, #8]
   1b0e8:	bne	1b104 <npth_sleep@plt+0x5a14>
   1b0ec:	ldr	r2, [sp, #84]	; 0x54
   1b0f0:	ldr	r3, [r6]
   1b0f4:	cmp	r2, r3
   1b0f8:	bne	1b470 <npth_sleep@plt+0x5d80>
   1b0fc:	add	sp, sp, #92	; 0x5c
   1b100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b104:	mov	r1, r0
   1b108:	mov	r0, r5
   1b10c:	bl	1accc <npth_sleep@plt+0x55dc>
   1b110:	b	1b0ec <npth_sleep@plt+0x59fc>
   1b114:	ldr	r2, [pc, #936]	; 1b4c4 <npth_sleep@plt+0x5dd4>
   1b118:	mov	r3, r9
   1b11c:	str	r2, [sp, #16]
   1b120:	b	1b090 <npth_sleep@plt+0x59a0>
   1b124:	mov	r0, r5
   1b128:	ldr	r1, [pc, #920]	; 1b4c8 <npth_sleep@plt+0x5dd8>
   1b12c:	bl	1accc <npth_sleep@plt+0x55dc>
   1b130:	b	1b0ec <npth_sleep@plt+0x59fc>
   1b134:	bl	15684 <gcry_strdup@plt>
   1b138:	mov	r9, r0
   1b13c:	b	1b020 <npth_sleep@plt+0x5930>
   1b140:	sub	fp, r3, #8
   1b144:	mov	r0, fp
   1b148:	bl	14d54 <gcry_malloc_secure@plt>
   1b14c:	cmp	r0, #0
   1b150:	str	r0, [sp, #32]
   1b154:	beq	1b078 <npth_sleep@plt+0x5988>
   1b158:	mov	r2, #7
   1b15c:	mov	r3, sl
   1b160:	mov	r1, r2
   1b164:	add	r0, sp, #28
   1b168:	bl	14df0 <gcry_cipher_open@plt>
   1b16c:	cmp	r0, #0
   1b170:	str	r0, [sp, #16]
   1b174:	bne	1b08c <npth_sleep@plt+0x599c>
   1b178:	ldr	r3, [r4, #8]
   1b17c:	mov	r2, #16
   1b180:	ldr	r0, [sp, #28]
   1b184:	ldr	r1, [r3, #12]
   1b188:	bl	148a4 <gcry_cipher_setkey@plt>
   1b18c:	cmp	r0, #0
   1b190:	str	r0, [sp, #16]
   1b194:	bne	1b08c <npth_sleep@plt+0x599c>
   1b198:	ldr	r2, [sp, #24]
   1b19c:	ldr	r3, [sp, #20]
   1b1a0:	str	r2, [sp]
   1b1a4:	ldrd	r0, [sp, #28]
   1b1a8:	mov	r2, fp
   1b1ac:	bl	152dc <gcry_cipher_decrypt@plt>
   1b1b0:	cmp	r0, #0
   1b1b4:	mov	sl, r0
   1b1b8:	str	r0, [sp, #16]
   1b1bc:	bne	1b08c <npth_sleep@plt+0x599c>
   1b1c0:	ldr	r0, [sp, #28]
   1b1c4:	bl	15564 <gcry_cipher_close@plt>
   1b1c8:	ldr	r0, [sp, #20]
   1b1cc:	str	sl, [sp, #28]
   1b1d0:	bl	149dc <gcry_free@plt>
   1b1d4:	mov	r1, fp
   1b1d8:	add	r3, sp, #16
   1b1dc:	mov	r2, sl
   1b1e0:	ldr	r0, [sp, #32]
   1b1e4:	str	sl, [sp, #20]
   1b1e8:	bl	15678 <gcry_sexp_canon_len@plt>
   1b1ec:	subs	fp, r0, #0
   1b1f0:	beq	1b08c <npth_sleep@plt+0x599c>
   1b1f4:	add	r2, sp, #64	; 0x40
   1b1f8:	mov	r1, fp
   1b1fc:	ldr	r0, [sp, #32]
   1b200:	bl	3de88 <npth_sleep@plt+0x28798>
   1b204:	cmp	r0, #0
   1b208:	str	r0, [sp, #16]
   1b20c:	bne	1b24c <npth_sleep@plt+0x5b5c>
   1b210:	ldr	r3, [sp, #44]	; 0x2c
   1b214:	cmp	r3, #0
   1b218:	bne	1b274 <npth_sleep@plt+0x5b84>
   1b21c:	cmp	r8, #0
   1b220:	bne	1b440 <npth_sleep@plt+0x5d50>
   1b224:	cmp	r7, #0
   1b228:	bne	1b378 <npth_sleep@plt+0x5c88>
   1b22c:	add	r0, sp, #64	; 0x40
   1b230:	bl	29118 <npth_sleep@plt+0x13a28>
   1b234:	cmp	r0, #0
   1b238:	bne	1b378 <npth_sleep@plt+0x5c88>
   1b23c:	ldr	r2, [pc, #648]	; 1b4cc <npth_sleep@plt+0x5ddc>
   1b240:	ldr	r3, [sp, #44]	; 0x2c
   1b244:	str	r2, [sp, #16]
   1b248:	b	1b090 <npth_sleep@plt+0x59a0>
   1b24c:	mov	r1, sl
   1b250:	mov	r3, fp
   1b254:	ldr	r2, [sp, #32]
   1b258:	add	r0, sp, #44	; 0x2c
   1b25c:	bl	14934 <gcry_sexp_sscan@plt>
   1b260:	subs	r1, r0, #0
   1b264:	beq	1b3c4 <npth_sleep@plt+0x5cd4>
   1b268:	ldr	r3, [sp, #44]	; 0x2c
   1b26c:	cmp	r3, #0
   1b270:	beq	1b090 <npth_sleep@plt+0x59a0>
   1b274:	ldr	r0, [sp, #32]
   1b278:	bl	149dc <gcry_free@plt>
   1b27c:	ldr	r2, [r4, #8]
   1b280:	mov	r3, #0
   1b284:	cmp	r8, #0
   1b288:	ldr	r0, [r2, #8]
   1b28c:	str	r3, [sp, #32]
   1b290:	add	r2, sp, #32
   1b294:	addeq	r3, sp, #36	; 0x24
   1b298:	str	r3, [sp, #12]
   1b29c:	stm	sp, {r0, r9}
   1b2a0:	str	r2, [sp, #8]
   1b2a4:	ldr	r1, [sp, #44]	; 0x2c
   1b2a8:	mov	r2, r7
   1b2ac:	add	r3, sp, #64	; 0x40
   1b2b0:	mov	r0, r4
   1b2b4:	bl	33658 <npth_sleep@plt+0x1df68>
   1b2b8:	cmp	r0, #0
   1b2bc:	mov	r2, r0
   1b2c0:	str	r0, [sp, #16]
   1b2c4:	bne	1b08c <npth_sleep@plt+0x599c>
   1b2c8:	mov	r1, r0
   1b2cc:	add	r3, sp, #16
   1b2d0:	ldr	r0, [sp, #32]
   1b2d4:	bl	15678 <gcry_sexp_canon_len@plt>
   1b2d8:	subs	fp, r0, #0
   1b2dc:	beq	1b08c <npth_sleep@plt+0x599c>
   1b2e0:	ldr	r3, [sp, #36]	; 0x24
   1b2e4:	cmp	r3, #0
   1b2e8:	beq	1b3f8 <npth_sleep@plt+0x5d08>
   1b2ec:	cmp	r8, #0
   1b2f0:	bne	1b488 <npth_sleep@plt+0x5d98>
   1b2f4:	cmp	r9, #0
   1b2f8:	beq	1b418 <npth_sleep@plt+0x5d28>
   1b2fc:	mov	r3, #120	; 0x78
   1b300:	str	r3, [sp]
   1b304:	mov	r2, #5
   1b308:	ldr	r3, [sp, #36]	; 0x24
   1b30c:	mov	r1, r9
   1b310:	mov	r0, r4
   1b314:	bl	269d0 <npth_sleep@plt+0x112e0>
   1b318:	cmp	r0, #0
   1b31c:	beq	1b49c <npth_sleep@plt+0x5dac>
   1b320:	ldr	r1, [sp, #36]	; 0x24
   1b324:	cmp	r1, #0
   1b328:	beq	1b3f8 <npth_sleep@plt+0x5d08>
   1b32c:	mvn	r3, #0
   1b330:	str	r3, [sp, #4]
   1b334:	ldr	r3, [r4, #148]	; 0x94
   1b338:	add	r2, sp, #40	; 0x28
   1b33c:	str	r3, [sp]
   1b340:	ldr	r0, [sp, #32]
   1b344:	add	r3, sp, #48	; 0x30
   1b348:	bl	2bef4 <npth_sleep@plt+0x16804>
   1b34c:	cmp	r0, #0
   1b350:	str	r0, [sp, #16]
   1b354:	bne	1b08c <npth_sleep@plt+0x599c>
   1b358:	mov	r3, r7
   1b35c:	add	r0, sp, #64	; 0x40
   1b360:	ldr	r2, [sp, #48]	; 0x30
   1b364:	ldr	r1, [sp, #40]	; 0x28
   1b368:	bl	27a9c <npth_sleep@plt+0x123ac>
   1b36c:	ldr	r3, [sp, #44]	; 0x2c
   1b370:	str	r0, [sp, #16]
   1b374:	b	1b090 <npth_sleep@plt+0x59a0>
   1b378:	mov	r2, #5
   1b37c:	ldr	r1, [pc, #332]	; 1b4d0 <npth_sleep@plt+0x5de0>
   1b380:	mov	r0, #0
   1b384:	bl	14a3c <dcgettext@plt>
   1b388:	ldr	r1, [pc, #324]	; 1b4d4 <npth_sleep@plt+0x5de4>
   1b38c:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   1b390:	subs	r8, r0, #0
   1b394:	beq	1b45c <npth_sleep@plt+0x5d6c>
   1b398:	add	r2, sp, #36	; 0x24
   1b39c:	mov	r1, r8
   1b3a0:	mov	r0, r4
   1b3a4:	bl	2b1cc <npth_sleep@plt+0x15adc>
   1b3a8:	str	r0, [sp, #16]
   1b3ac:	mov	r0, r8
   1b3b0:	bl	149dc <gcry_free@plt>
   1b3b4:	ldr	r3, [sp, #16]
   1b3b8:	cmp	r3, #0
   1b3bc:	beq	1b320 <npth_sleep@plt+0x5c30>
   1b3c0:	b	1b08c <npth_sleep@plt+0x599c>
   1b3c4:	add	r2, sp, #48	; 0x30
   1b3c8:	ldr	r0, [sp, #44]	; 0x2c
   1b3cc:	bl	14b20 <gcry_sexp_nth_data@plt>
   1b3d0:	cmp	r0, #0
   1b3d4:	beq	1b3e4 <npth_sleep@plt+0x5cf4>
   1b3d8:	ldr	r2, [sp, #48]	; 0x30
   1b3dc:	cmp	r2, #19
   1b3e0:	beq	1b474 <npth_sleep@plt+0x5d84>
   1b3e4:	ldr	r0, [sp, #44]	; 0x2c
   1b3e8:	bl	148d4 <gcry_sexp_release@plt>
   1b3ec:	mov	r3, #0
   1b3f0:	str	r3, [sp, #44]	; 0x2c
   1b3f4:	b	1b268 <npth_sleep@plt+0x5b78>
   1b3f8:	mov	r3, r7
   1b3fc:	mov	r2, fp
   1b400:	add	r0, sp, #64	; 0x40
   1b404:	ldr	r1, [sp, #32]
   1b408:	bl	27a9c <npth_sleep@plt+0x123ac>
   1b40c:	ldr	r3, [sp, #44]	; 0x2c
   1b410:	str	r0, [sp, #16]
   1b414:	b	1b090 <npth_sleep@plt+0x59a0>
   1b418:	add	r0, sp, #52	; 0x34
   1b41c:	mov	r1, #12
   1b420:	bl	1548c <gcry_create_nonce@plt>
   1b424:	mov	r2, r9
   1b428:	add	r0, sp, #52	; 0x34
   1b42c:	mov	r1, #12
   1b430:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   1b434:	subs	r9, r0, #0
   1b438:	beq	1b320 <npth_sleep@plt+0x5c30>
   1b43c:	b	1b2fc <npth_sleep@plt+0x5c0c>
   1b440:	ldr	r2, [pc, #144]	; 1b4d8 <npth_sleep@plt+0x5de8>
   1b444:	ldr	r1, [pc, #144]	; 1b4dc <npth_sleep@plt+0x5dec>
   1b448:	mov	r0, r5
   1b44c:	bl	15258 <assuan_set_error@plt>
   1b450:	ldr	r3, [sp, #44]	; 0x2c
   1b454:	str	r0, [sp, #16]
   1b458:	b	1b090 <npth_sleep@plt+0x59a0>
   1b45c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1b460:	cmp	r0, #0
   1b464:	uxthne	r0, r0
   1b468:	orrne	r0, r0, #67108864	; 0x4000000
   1b46c:	b	1b3a8 <npth_sleep@plt+0x5cb8>
   1b470:	bl	14a60 <__stack_chk_fail@plt>
   1b474:	ldr	r1, [pc, #100]	; 1b4e0 <npth_sleep@plt+0x5df0>
   1b478:	bl	149e8 <memcmp@plt>
   1b47c:	cmp	r0, #0
   1b480:	beq	1b268 <npth_sleep@plt+0x5b78>
   1b484:	b	1b3e4 <npth_sleep@plt+0x5cf4>
   1b488:	ldr	r3, [pc, #84]	; 1b4e4 <npth_sleep@plt+0x5df4>
   1b48c:	ldr	r2, [pc, #84]	; 1b4e8 <npth_sleep@plt+0x5df8>
   1b490:	ldr	r1, [pc, #84]	; 1b4ec <npth_sleep@plt+0x5dfc>
   1b494:	ldr	r0, [pc, #84]	; 1b4f0 <npth_sleep@plt+0x5e00>
   1b498:	bl	156e4 <__assert_fail@plt>
   1b49c:	mov	r2, r9
   1b4a0:	ldr	r1, [pc, #76]	; 1b4f4 <npth_sleep@plt+0x5e04>
   1b4a4:	mov	r0, r5
   1b4a8:	bl	14988 <assuan_write_status@plt>
   1b4ac:	b	1b320 <npth_sleep@plt+0x5c30>
   1b4b0:	andeq	ip, r6, r8, lsr r8
   1b4b4:	andeq	r4, r5, r0, ror #6
   1b4b8:	andeq	r4, r5, r0, ror r3
   1b4bc:	andeq	r4, r5, r8, ror r3
   1b4c0:	streq	r0, [r0], #-139	; 0xffffff75
   1b4c4:	streq	r0, [r0], #-181	; 0xffffff4b
   1b4c8:	streq	r0, [r0], #-251	; 0xffffff05
   1b4cc:	streq	r8, [r0], #-35	; 0xffffffdd
   1b4d0:	strdeq	r4, [r5], -ip
   1b4d4:	andeq	r4, r5, r0, asr r4
   1b4d8:	andeq	r4, r5, r8, asr #7
   1b4dc:	streq	r0, [r0], #-280	; 0xfffffee8
   1b4e0:	andeq	r4, r5, r0, lsl #7
   1b4e4:	andeq	r0, r5, ip, lsr sp
   1b4e8:	andeq	r0, r0, ip, lsl #17
   1b4ec:	muleq	r5, r4, r3
   1b4f0:	andeq	r4, r5, ip, lsr #7
   1b4f4:			; <UNDEFINED> instruction: 0x000543bc
   1b4f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b4fc:	mov	r6, r1
   1b500:	mov	r4, r0
   1b504:	bl	154e0 <assuan_get_pointer@plt>
   1b508:	ldr	r1, [pc, #384]	; 1b690 <npth_sleep@plt+0x5fa0>
   1b50c:	mov	r5, r0
   1b510:	mov	r0, r6
   1b514:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b518:	ldr	r7, [r5, #4]
   1b51c:	cmp	r7, #0
   1b520:	bne	1b5b8 <npth_sleep@plt+0x5ec8>
   1b524:	mov	r8, r0
   1b528:	mov	r0, r4
   1b52c:	bl	14b5c <assuan_begin_confidential@plt>
   1b530:	ldr	r1, [pc, #348]	; 1b694 <npth_sleep@plt+0x5fa4>
   1b534:	mov	r0, r6
   1b538:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b53c:	subs	r9, r0, #0
   1b540:	beq	1b570 <npth_sleep@plt+0x5e80>
   1b544:	ldr	r3, [r5, #8]
   1b548:	ldr	r0, [r3, #12]
   1b54c:	bl	149dc <gcry_free@plt>
   1b550:	cmp	r8, #0
   1b554:	beq	1b5f4 <npth_sleep@plt+0x5f04>
   1b558:	ldr	r3, [r5, #8]
   1b55c:	mov	r0, r4
   1b560:	str	r7, [r3, #12]
   1b564:	bl	14bbc <assuan_end_confidential@plt>
   1b568:	mov	r0, #0
   1b56c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b570:	mov	r0, r6
   1b574:	ldr	r1, [pc, #284]	; 1b698 <npth_sleep@plt+0x5fa8>
   1b578:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b57c:	cmp	r0, #0
   1b580:	bne	1b5c8 <npth_sleep@plt+0x5ed8>
   1b584:	ldr	r2, [pc, #272]	; 1b69c <npth_sleep@plt+0x5fac>
   1b588:	ldr	r1, [pc, #272]	; 1b6a0 <npth_sleep@plt+0x5fb0>
   1b58c:	mov	r0, r4
   1b590:	bl	15258 <assuan_set_error@plt>
   1b594:	mov	r5, r0
   1b598:	mov	r0, r4
   1b59c:	bl	14bbc <assuan_end_confidential@plt>
   1b5a0:	cmp	r5, #0
   1b5a4:	beq	1b568 <npth_sleep@plt+0x5e78>
   1b5a8:	mov	r1, r5
   1b5ac:	mov	r0, r4
   1b5b0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b5b4:	b	1accc <npth_sleep@plt+0x55dc>
   1b5b8:	mov	r0, r4
   1b5bc:	ldr	r1, [pc, #224]	; 1b6a4 <npth_sleep@plt+0x5fb4>
   1b5c0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b5c4:	b	1accc <npth_sleep@plt+0x55dc>
   1b5c8:	ldr	r3, [r5, #8]
   1b5cc:	ldr	r0, [r3, #16]
   1b5d0:	bl	149dc <gcry_free@plt>
   1b5d4:	cmp	r8, #0
   1b5d8:	beq	1b62c <npth_sleep@plt+0x5f3c>
   1b5dc:	ldr	r3, [r5, #8]
   1b5e0:	mov	r0, r4
   1b5e4:	str	r9, [r3, #16]
   1b5e8:	bl	14bbc <assuan_end_confidential@plt>
   1b5ec:	mov	r0, #0
   1b5f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b5f4:	mov	r1, #1
   1b5f8:	mov	r0, #16
   1b5fc:	ldr	r6, [r5, #8]
   1b600:	bl	1485c <gcry_random_bytes@plt>
   1b604:	cmp	r0, #0
   1b608:	str	r0, [r6, #12]
   1b60c:	beq	1b664 <npth_sleep@plt+0x5f74>
   1b610:	ldr	r3, [r5, #8]
   1b614:	mov	r2, #16
   1b618:	mov	r0, r4
   1b61c:	ldr	r1, [r3, #12]
   1b620:	bl	15060 <assuan_send_data@plt>
   1b624:	mov	r5, r0
   1b628:	b	1b598 <npth_sleep@plt+0x5ea8>
   1b62c:	mov	r1, #1
   1b630:	mov	r0, #16
   1b634:	ldr	r6, [r5, #8]
   1b638:	bl	1485c <gcry_random_bytes@plt>
   1b63c:	cmp	r0, #0
   1b640:	str	r0, [r6, #16]
   1b644:	beq	1b664 <npth_sleep@plt+0x5f74>
   1b648:	ldr	r3, [r5, #8]
   1b64c:	mov	r2, #16
   1b650:	mov	r0, r4
   1b654:	ldr	r1, [r3, #16]
   1b658:	bl	15060 <assuan_send_data@plt>
   1b65c:	mov	r5, r0
   1b660:	b	1b598 <npth_sleep@plt+0x5ea8>
   1b664:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1b668:	cmp	r0, #0
   1b66c:	bne	1b67c <npth_sleep@plt+0x5f8c>
   1b670:	mov	r0, r4
   1b674:	bl	14bbc <assuan_end_confidential@plt>
   1b678:	b	1b568 <npth_sleep@plt+0x5e78>
   1b67c:	uxth	r0, r0
   1b680:	orr	r5, r0, #67108864	; 0x4000000
   1b684:	mov	r0, r4
   1b688:	bl	14bbc <assuan_end_confidential@plt>
   1b68c:	b	1b5a8 <npth_sleep@plt+0x5eb8>
   1b690:	andeq	r4, r5, r8, asr r4
   1b694:	andeq	r4, r5, r0, ror #8
   1b698:	andeq	r4, r5, ip, ror #8
   1b69c:	andeq	r4, r5, r8, ror r4
   1b6a0:	streq	r0, [r0], #-280	; 0xfffffee8
   1b6a4:	streq	r0, [r0], #-251	; 0xffffff05
   1b6a8:	push	{r4, r5, r6, r7, lr}
   1b6ac:	sub	sp, sp, #12
   1b6b0:	mov	r4, r1
   1b6b4:	mov	r7, r0
   1b6b8:	bl	154e0 <assuan_get_pointer@plt>
   1b6bc:	ldr	r3, [r0, #4]
   1b6c0:	cmp	r3, #0
   1b6c4:	bne	1b774 <npth_sleep@plt+0x6084>
   1b6c8:	ldrb	r3, [r4]
   1b6cc:	mov	r6, r0
   1b6d0:	cmp	r3, #32
   1b6d4:	bne	1b6e4 <npth_sleep@plt+0x5ff4>
   1b6d8:	ldrb	r3, [r4, #1]!
   1b6dc:	cmp	r3, #32
   1b6e0:	beq	1b6d8 <npth_sleep@plt+0x5fe8>
   1b6e4:	mov	r1, #32
   1b6e8:	mov	r0, r4
   1b6ec:	bl	14fa0 <strchr@plt>
   1b6f0:	cmp	r0, #0
   1b6f4:	movne	r3, #0
   1b6f8:	strbne	r3, [r0]
   1b6fc:	ldrb	r5, [r4]
   1b700:	cmp	r5, #0
   1b704:	beq	1b788 <npth_sleep@plt+0x6098>
   1b708:	mov	r0, r4
   1b70c:	ldr	r1, [pc, #140]	; 1b7a0 <npth_sleep@plt+0x60b0>
   1b710:	bl	14760 <strcmp@plt>
   1b714:	cmp	r0, #0
   1b718:	moveq	r4, r0
   1b71c:	beq	1b73c <npth_sleep@plt+0x604c>
   1b720:	mov	r3, r4
   1b724:	mov	r2, #32
   1b728:	cmp	r5, #43	; 0x2b
   1b72c:	strbeq	r2, [r3]
   1b730:	ldrb	r5, [r3, #1]!
   1b734:	cmp	r5, #0
   1b738:	bne	1b728 <npth_sleep@plt+0x6038>
   1b73c:	mov	r3, #0
   1b740:	mov	r1, r4
   1b744:	mov	r0, r6
   1b748:	str	r3, [sp]
   1b74c:	mov	r2, r3
   1b750:	bl	25c3c <npth_sleep@plt+0x1054c>
   1b754:	subs	r1, r0, #0
   1b758:	bne	1b764 <npth_sleep@plt+0x6074>
   1b75c:	add	sp, sp, #12
   1b760:	pop	{r4, r5, r6, r7, pc}
   1b764:	mov	r0, r7
   1b768:	add	sp, sp, #12
   1b76c:	pop	{r4, r5, r6, r7, lr}
   1b770:	b	1accc <npth_sleep@plt+0x55dc>
   1b774:	mov	r0, r7
   1b778:	ldr	r1, [pc, #36]	; 1b7a4 <npth_sleep@plt+0x60b4>
   1b77c:	add	sp, sp, #12
   1b780:	pop	{r4, r5, r6, r7, lr}
   1b784:	b	1accc <npth_sleep@plt+0x55dc>
   1b788:	mov	r0, r7
   1b78c:	ldr	r2, [pc, #20]	; 1b7a8 <npth_sleep@plt+0x60b8>
   1b790:	ldr	r1, [pc, #20]	; 1b7ac <npth_sleep@plt+0x60bc>
   1b794:	add	sp, sp, #12
   1b798:	pop	{r4, r5, r6, r7, lr}
   1b79c:	b	15258 <assuan_set_error@plt>
   1b7a0:	andeq	r9, r5, r0, asr #16
   1b7a4:	streq	r0, [r0], #-251	; 0xffffff05
   1b7a8:			; <UNDEFINED> instruction: 0x000542bc
   1b7ac:	streq	r0, [r0], #-280	; 0xfffffee8
   1b7b0:	push	{r4, r5, r6, r7, lr}
   1b7b4:	sub	sp, sp, #12
   1b7b8:	mov	r4, r1
   1b7bc:	mov	r6, r0
   1b7c0:	bl	154e0 <assuan_get_pointer@plt>
   1b7c4:	ldr	r3, [r0, #4]
   1b7c8:	cmp	r3, #0
   1b7cc:	bne	1b8b0 <npth_sleep@plt+0x61c0>
   1b7d0:	mov	r5, r0
   1b7d4:	ldr	r1, [pc, #232]	; 1b8c4 <npth_sleep@plt+0x61d4>
   1b7d8:	mov	r0, r4
   1b7dc:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b7e0:	cmp	r0, #0
   1b7e4:	movne	r7, #2
   1b7e8:	beq	1b894 <npth_sleep@plt+0x61a4>
   1b7ec:	mov	r0, r4
   1b7f0:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1b7f4:	ldrb	r3, [r0]
   1b7f8:	mov	r4, r0
   1b7fc:	cmp	r3, #32
   1b800:	bne	1b810 <npth_sleep@plt+0x6120>
   1b804:	ldrb	r3, [r4, #1]!
   1b808:	cmp	r3, #32
   1b80c:	beq	1b804 <npth_sleep@plt+0x6114>
   1b810:	mov	r1, #32
   1b814:	mov	r0, r4
   1b818:	bl	14fa0 <strchr@plt>
   1b81c:	cmp	r0, #0
   1b820:	movne	r3, #0
   1b824:	strbne	r3, [r0]
   1b828:	ldrb	r3, [r4]
   1b82c:	cmp	r3, #0
   1b830:	beq	1b844 <npth_sleep@plt+0x6154>
   1b834:	mov	r0, r4
   1b838:	bl	14f58 <strlen@plt>
   1b83c:	cmp	r0, #50	; 0x32
   1b840:	bls	1b85c <npth_sleep@plt+0x616c>
   1b844:	mov	r0, r6
   1b848:	ldr	r2, [pc, #120]	; 1b8c8 <npth_sleep@plt+0x61d8>
   1b84c:	ldr	r1, [pc, #120]	; 1b8cc <npth_sleep@plt+0x61dc>
   1b850:	add	sp, sp, #12
   1b854:	pop	{r4, r5, r6, r7, lr}
   1b858:	b	15258 <assuan_set_error@plt>
   1b85c:	mov	r6, #0
   1b860:	mov	r3, r6
   1b864:	mov	r2, r7
   1b868:	mov	r1, r4
   1b86c:	str	r6, [sp]
   1b870:	mov	r0, r5
   1b874:	bl	269d0 <npth_sleep@plt+0x112e0>
   1b878:	mov	r2, r7
   1b87c:	mov	r1, r4
   1b880:	mov	r0, r5
   1b884:	bl	263a8 <npth_sleep@plt+0x10cb8>
   1b888:	mov	r0, r6
   1b88c:	add	sp, sp, #12
   1b890:	pop	{r4, r5, r6, r7, pc}
   1b894:	ldr	r1, [pc, #52]	; 1b8d0 <npth_sleep@plt+0x61e0>
   1b898:	mov	r0, r4
   1b89c:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b8a0:	cmp	r0, #0
   1b8a4:	moveq	r7, #3
   1b8a8:	movne	r7, #4
   1b8ac:	b	1b7ec <npth_sleep@plt+0x60fc>
   1b8b0:	mov	r0, r6
   1b8b4:	ldr	r1, [pc, #24]	; 1b8d4 <npth_sleep@plt+0x61e4>
   1b8b8:	add	sp, sp, #12
   1b8bc:	pop	{r4, r5, r6, r7, lr}
   1b8c0:	b	1accc <npth_sleep@plt+0x55dc>
   1b8c4:	muleq	r5, r0, r4
   1b8c8:	andeq	r4, r5, ip, lsr #9
   1b8cc:	streq	r0, [r0], #-280	; 0xfffffee8
   1b8d0:	andeq	r4, r5, r0, lsr #9
   1b8d4:	streq	r0, [r0], #-251	; 0xffffff05
   1b8d8:	push	{r4, r5, r6, r7, r8, lr}
   1b8dc:	mov	r4, r1
   1b8e0:	mov	r6, r0
   1b8e4:	bl	154e0 <assuan_get_pointer@plt>
   1b8e8:	ldr	r1, [pc, #152]	; 1b988 <npth_sleep@plt+0x6298>
   1b8ec:	mov	r5, r0
   1b8f0:	mov	r0, r4
   1b8f4:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b8f8:	subs	r7, r0, #0
   1b8fc:	beq	1b940 <npth_sleep@plt+0x6250>
   1b900:	mov	r0, r4
   1b904:	ldr	r1, [pc, #128]	; 1b98c <npth_sleep@plt+0x629c>
   1b908:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b90c:	ldr	r3, [r5, #4]
   1b910:	cmp	r3, #0
   1b914:	moveq	r2, r6
   1b918:	bne	1b978 <npth_sleep@plt+0x6288>
   1b91c:	mov	r3, r0
   1b920:	mov	r1, r7
   1b924:	mov	r0, r5
   1b928:	bl	369f0 <npth_sleep@plt+0x21300>
   1b92c:	subs	r1, r0, #0
   1b930:	popeq	{r4, r5, r6, r7, r8, pc}
   1b934:	mov	r0, r6
   1b938:	pop	{r4, r5, r6, r7, r8, lr}
   1b93c:	b	1accc <npth_sleep@plt+0x55dc>
   1b940:	ldr	r1, [pc, #72]	; 1b990 <npth_sleep@plt+0x62a0>
   1b944:	mov	r0, r4
   1b948:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b94c:	ldr	r1, [pc, #56]	; 1b98c <npth_sleep@plt+0x629c>
   1b950:	mov	r8, r0
   1b954:	mov	r0, r4
   1b958:	bl	4a554 <npth_sleep@plt+0x34e64>
   1b95c:	ldr	r3, [r5, #4]
   1b960:	cmp	r3, #0
   1b964:	bne	1b978 <npth_sleep@plt+0x6288>
   1b968:	cmp	r8, #0
   1b96c:	movne	r2, r6
   1b970:	moveq	r2, #0
   1b974:	b	1b91c <npth_sleep@plt+0x622c>
   1b978:	mov	r0, r6
   1b97c:	ldr	r1, [pc, #16]	; 1b994 <npth_sleep@plt+0x62a4>
   1b980:	pop	{r4, r5, r6, r7, r8, lr}
   1b984:	b	1accc <npth_sleep@plt+0x55dc>
   1b988:	andeq	r4, r5, r8, asr #9
   1b98c:	andeq	r4, r5, r0, ror r3
   1b990:	ldrdeq	r4, [r5], -r0
   1b994:	streq	r0, [r0], #-251	; 0xffffff05
   1b998:	push	{r4, r5, r6, r7, r8, lr}
   1b99c:	mov	r4, r1
   1b9a0:	mov	r7, r0
   1b9a4:	bl	154e0 <assuan_get_pointer@plt>
   1b9a8:	ldr	r3, [r0, #4]
   1b9ac:	cmp	r3, #0
   1b9b0:	bne	1ba80 <npth_sleep@plt+0x6390>
   1b9b4:	ldrb	r3, [r4]
   1b9b8:	cmp	r3, #32
   1b9bc:	bne	1b9cc <npth_sleep@plt+0x62dc>
   1b9c0:	ldrb	r3, [r4, #1]!
   1b9c4:	cmp	r3, #32
   1b9c8:	beq	1b9c0 <npth_sleep@plt+0x62d0>
   1b9cc:	mov	r1, #32
   1b9d0:	mov	r0, r4
   1b9d4:	bl	14fa0 <strchr@plt>
   1b9d8:	cmp	r0, #0
   1b9dc:	beq	1ba0c <npth_sleep@plt+0x631c>
   1b9e0:	mov	r2, r0
   1b9e4:	mov	r3, #0
   1b9e8:	strb	r3, [r2], #1
   1b9ec:	ldrb	r3, [r0, #1]
   1b9f0:	cmp	r3, #32
   1b9f4:	bne	1ba04 <npth_sleep@plt+0x6314>
   1b9f8:	ldrb	r3, [r2, #1]!
   1b9fc:	cmp	r3, #32
   1ba00:	beq	1b9f8 <npth_sleep@plt+0x6308>
   1ba04:	cmp	r3, #0
   1ba08:	bne	1ba90 <npth_sleep@plt+0x63a0>
   1ba0c:	ldrb	r3, [r4]
   1ba10:	cmp	r3, #0
   1ba14:	beq	1baa4 <npth_sleep@plt+0x63b4>
   1ba18:	ldr	r3, [pc, #152]	; 1bab8 <npth_sleep@plt+0x63c8>
   1ba1c:	ldr	r5, [r3]
   1ba20:	cmp	r5, #0
   1ba24:	bne	1ba38 <npth_sleep@plt+0x6348>
   1ba28:	b	1ba78 <npth_sleep@plt+0x6388>
   1ba2c:	ldr	r5, [r5]
   1ba30:	cmp	r5, #0
   1ba34:	beq	1ba78 <npth_sleep@plt+0x6388>
   1ba38:	add	r6, r5, #12
   1ba3c:	mov	r0, r6
   1ba40:	mov	r1, r4
   1ba44:	bl	14760 <strcmp@plt>
   1ba48:	cmp	r0, #0
   1ba4c:	bne	1ba2c <npth_sleep@plt+0x633c>
   1ba50:	ldmib	r5, {r1, r2}
   1ba54:	mov	r0, r7
   1ba58:	add	r1, r6, r1
   1ba5c:	bl	15060 <assuan_send_data@plt>
   1ba60:	cmp	r0, #0
   1ba64:	popeq	{r4, r5, r6, r7, r8, pc}
   1ba68:	mov	r1, r0
   1ba6c:	mov	r0, r7
   1ba70:	pop	{r4, r5, r6, r7, r8, lr}
   1ba74:	b	1accc <npth_sleep@plt+0x55dc>
   1ba78:	ldr	r0, [pc, #60]	; 1babc <npth_sleep@plt+0x63cc>
   1ba7c:	pop	{r4, r5, r6, r7, r8, pc}
   1ba80:	mov	r0, r7
   1ba84:	ldr	r1, [pc, #52]	; 1bac0 <npth_sleep@plt+0x63d0>
   1ba88:	pop	{r4, r5, r6, r7, r8, lr}
   1ba8c:	b	1accc <npth_sleep@plt+0x55dc>
   1ba90:	mov	r0, r7
   1ba94:	ldr	r2, [pc, #40]	; 1bac4 <npth_sleep@plt+0x63d4>
   1ba98:	ldr	r1, [pc, #40]	; 1bac8 <npth_sleep@plt+0x63d8>
   1ba9c:	pop	{r4, r5, r6, r7, r8, lr}
   1baa0:	b	15258 <assuan_set_error@plt>
   1baa4:	mov	r0, r7
   1baa8:	ldr	r2, [pc, #28]	; 1bacc <npth_sleep@plt+0x63dc>
   1baac:	ldr	r1, [pc, #20]	; 1bac8 <npth_sleep@plt+0x63d8>
   1bab0:	pop	{r4, r5, r6, r7, r8, lr}
   1bab4:	b	15258 <assuan_set_error@plt>
   1bab8:	andeq	sp, r6, r0, ror r6
   1babc:	streq	r0, [r0], #-58	; 0xffffffc6
   1bac0:	streq	r0, [r0], #-251	; 0xffffff05
   1bac4:	ldrdeq	r4, [r5], -ip
   1bac8:	streq	r0, [r0], #-280	; 0xfffffee8
   1bacc:	strdeq	r4, [r5], -r0
   1bad0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bad4:	mov	r5, r1
   1bad8:	mov	r8, r0
   1badc:	bl	154e0 <assuan_get_pointer@plt>
   1bae0:	ldr	r3, [r0, #4]
   1bae4:	cmp	r3, #0
   1bae8:	bne	1bc94 <npth_sleep@plt+0x65a4>
   1baec:	ldrb	r3, [r5]
   1baf0:	cmp	r3, #32
   1baf4:	bne	1bb04 <npth_sleep@plt+0x6414>
   1baf8:	ldrb	r3, [r5, #1]!
   1bafc:	cmp	r3, #32
   1bb00:	beq	1baf8 <npth_sleep@plt+0x6408>
   1bb04:	mov	r1, #32
   1bb08:	mov	r0, r5
   1bb0c:	bl	14fa0 <strchr@plt>
   1bb10:	cmp	r0, #0
   1bb14:	beq	1bc04 <npth_sleep@plt+0x6514>
   1bb18:	mov	r6, r0
   1bb1c:	mov	r3, #0
   1bb20:	strb	r3, [r6], #1
   1bb24:	ldrb	r3, [r0, #1]
   1bb28:	cmp	r3, #32
   1bb2c:	bne	1bb3c <npth_sleep@plt+0x644c>
   1bb30:	ldrb	r3, [r6, #1]!
   1bb34:	cmp	r3, #32
   1bb38:	beq	1bb30 <npth_sleep@plt+0x6440>
   1bb3c:	cmp	r3, #0
   1bb40:	bne	1bbbc <npth_sleep@plt+0x64cc>
   1bb44:	ldrb	r2, [r5]
   1bb48:	cmp	r2, #0
   1bb4c:	beq	1bcc4 <npth_sleep@plt+0x65d4>
   1bb50:	ldr	r9, [pc, #392]	; 1bce0 <npth_sleep@plt+0x65f0>
   1bb54:	ldr	r4, [r9]
   1bb58:	cmp	r4, #0
   1bb5c:	movne	r6, r3
   1bb60:	movne	sl, r6
   1bb64:	beq	1bbb4 <npth_sleep@plt+0x64c4>
   1bb68:	mov	r7, #0
   1bb6c:	b	1bb80 <npth_sleep@plt+0x6490>
   1bb70:	cmp	r3, #0
   1bb74:	mov	r7, r4
   1bb78:	mov	r4, r3
   1bb7c:	beq	1bbac <npth_sleep@plt+0x64bc>
   1bb80:	mov	r1, r5
   1bb84:	add	r0, r4, #12
   1bb88:	bl	14760 <strcmp@plt>
   1bb8c:	ldr	r3, [r4]
   1bb90:	cmp	r0, #0
   1bb94:	bne	1bb70 <npth_sleep@plt+0x6480>
   1bb98:	cmp	r7, #0
   1bb9c:	strne	r3, [r7]
   1bba0:	beq	1bcd8 <npth_sleep@plt+0x65e8>
   1bba4:	mov	r0, r4
   1bba8:	bl	149dc <gcry_free@plt>
   1bbac:	cmp	sl, #0
   1bbb0:	bne	1bc2c <npth_sleep@plt+0x653c>
   1bbb4:	mov	r0, #0
   1bbb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bbbc:	mov	r1, #32
   1bbc0:	mov	r0, r6
   1bbc4:	bl	14fa0 <strchr@plt>
   1bbc8:	mov	r1, #0
   1bbcc:	cmp	r0, #0
   1bbd0:	movne	r3, #0
   1bbd4:	strbne	r3, [r0]
   1bbd8:	mov	r0, r6
   1bbdc:	bl	42e08 <npth_sleep@plt+0x2d718>
   1bbe0:	ldrb	r3, [r5]
   1bbe4:	cmp	r3, #0
   1bbe8:	mov	sl, r0
   1bbec:	beq	1bcc4 <npth_sleep@plt+0x65d4>
   1bbf0:	ldr	r9, [pc, #232]	; 1bce0 <npth_sleep@plt+0x65f0>
   1bbf4:	ldr	r4, [r9]
   1bbf8:	cmp	r4, #0
   1bbfc:	bne	1bb68 <npth_sleep@plt+0x6478>
   1bc00:	b	1bbac <npth_sleep@plt+0x64bc>
   1bc04:	ldrb	r3, [r5]
   1bc08:	cmp	r3, #0
   1bc0c:	beq	1bcc4 <npth_sleep@plt+0x65d4>
   1bc10:	ldr	r9, [pc, #200]	; 1bce0 <npth_sleep@plt+0x65f0>
   1bc14:	ldr	r4, [r9]
   1bc18:	cmp	r4, #0
   1bc1c:	movne	r6, r0
   1bc20:	movne	sl, r6
   1bc24:	bne	1bb68 <npth_sleep@plt+0x6478>
   1bc28:	b	1bbb4 <npth_sleep@plt+0x64c4>
   1bc2c:	mov	r0, r5
   1bc30:	bl	14f58 <strlen@plt>
   1bc34:	add	r3, sl, #16
   1bc38:	add	r0, r3, r0
   1bc3c:	bl	146d0 <gcry_malloc@plt>
   1bc40:	subs	r4, r0, #0
   1bc44:	beq	1bca4 <npth_sleep@plt+0x65b4>
   1bc48:	str	sl, [r4, #8]
   1bc4c:	mov	r0, r5
   1bc50:	bl	14f58 <strlen@plt>
   1bc54:	add	r3, r4, #12
   1bc58:	mov	r1, r5
   1bc5c:	add	r5, r0, #1
   1bc60:	mov	r2, r5
   1bc64:	mov	r0, r3
   1bc68:	str	r5, [r4, #4]
   1bc6c:	bl	1491c <memcpy@plt>
   1bc70:	mov	r2, sl
   1bc74:	mov	r1, r6
   1bc78:	add	r0, r0, r5
   1bc7c:	bl	1491c <memcpy@plt>
   1bc80:	ldr	r3, [r9]
   1bc84:	mov	r0, #0
   1bc88:	str	r4, [r9]
   1bc8c:	str	r3, [r4]
   1bc90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bc94:	mov	r0, r8
   1bc98:	ldr	r1, [pc, #68]	; 1bce4 <npth_sleep@plt+0x65f4>
   1bc9c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bca0:	b	1accc <npth_sleep@plt+0x55dc>
   1bca4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1bca8:	subs	r1, r0, #0
   1bcac:	beq	1bbb4 <npth_sleep@plt+0x64c4>
   1bcb0:	uxth	r1, r1
   1bcb4:	mov	r0, r8
   1bcb8:	orr	r1, r1, #67108864	; 0x4000000
   1bcbc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bcc0:	b	1accc <npth_sleep@plt+0x55dc>
   1bcc4:	mov	r0, r8
   1bcc8:	ldr	r2, [pc, #24]	; 1bce8 <npth_sleep@plt+0x65f8>
   1bccc:	ldr	r1, [pc, #24]	; 1bcec <npth_sleep@plt+0x65fc>
   1bcd0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bcd4:	b	15258 <assuan_set_error@plt>
   1bcd8:	str	r3, [r9]
   1bcdc:	b	1bba4 <npth_sleep@plt+0x64b4>
   1bce0:	andeq	sp, r6, r0, ror r6
   1bce4:	streq	r0, [r0], #-251	; 0xffffff05
   1bce8:	strdeq	r4, [r5], -r0
   1bcec:	streq	r0, [r0], #-280	; 0xfffffee8
   1bcf0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1bcf4:	sub	sp, sp, #52	; 0x34
   1bcf8:	ldr	r4, [pc, #396]	; 1be8c <npth_sleep@plt+0x679c>
   1bcfc:	mov	r6, r1
   1bd00:	mov	r5, r0
   1bd04:	ldr	r3, [r4]
   1bd08:	str	r3, [sp, #44]	; 0x2c
   1bd0c:	bl	154e0 <assuan_get_pointer@plt>
   1bd10:	ldr	r7, [r0, #4]
   1bd14:	cmp	r7, #0
   1bd18:	bne	1be64 <npth_sleep@plt+0x6774>
   1bd1c:	sub	lr, r6, #1
   1bd20:	mov	ip, r0
   1bd24:	mov	r1, lr
   1bd28:	rsb	r9, r6, #1
   1bd2c:	add	r8, r9, r1
   1bd30:	ldrb	r3, [r1, #1]!
   1bd34:	bic	r2, r3, #32
   1bd38:	sub	r2, r2, #65	; 0x41
   1bd3c:	sub	r0, r3, #48	; 0x30
   1bd40:	cmp	r0, #9
   1bd44:	cmphi	r2, #5
   1bd48:	bls	1bd2c <npth_sleep@plt+0x663c>
   1bd4c:	cmp	r3, #32
   1bd50:	cmpne	r3, #9
   1bd54:	bne	1be3c <npth_sleep@plt+0x674c>
   1bd58:	bic	r3, r8, #8
   1bd5c:	cmp	r3, #32
   1bd60:	bne	1be3c <npth_sleep@plt+0x674c>
   1bd64:	cmp	r8, #32
   1bd68:	moveq	r8, sp
   1bd6c:	ldreq	r2, [pc, #284]	; 1be90 <npth_sleep@plt+0x67a0>
   1bd70:	moveq	r3, r8
   1bd74:	moveq	r7, #8
   1bd78:	ldmeq	r2, {r0, r1, r2}
   1bd7c:	movne	r8, sp
   1bd80:	stmiaeq	r3!, {r0, r1}
   1bd84:	add	r1, r6, #39	; 0x27
   1bd88:	strbeq	r2, [r3]
   1bd8c:	sub	r1, r1, r7
   1bd90:	add	r2, r8, r7
   1bd94:	ldrb	r3, [lr, #1]!
   1bd98:	cmp	r3, #96	; 0x60
   1bd9c:	andhi	r3, r3, #223	; 0xdf
   1bda0:	cmp	r1, lr
   1bda4:	strb	r3, [r2], #1
   1bda8:	bne	1bd94 <npth_sleep@plt+0x66a4>
   1bdac:	rsb	r2, r7, #40	; 0x28
   1bdb0:	mov	r1, #0
   1bdb4:	ldrb	r3, [r6, r2]
   1bdb8:	strb	r1, [sp, #40]	; 0x28
   1bdbc:	add	r2, r6, r2
   1bdc0:	cmp	r3, #32
   1bdc4:	cmpne	r3, #9
   1bdc8:	bne	1bddc <npth_sleep@plt+0x66ec>
   1bdcc:	ldrb	r3, [r2, #1]!
   1bdd0:	cmp	r3, #9
   1bdd4:	cmpne	r3, #32
   1bdd8:	beq	1bdcc <npth_sleep@plt+0x66dc>
   1bddc:	cmp	r3, #83	; 0x53
   1bde0:	cmpne	r3, #80	; 0x50
   1bde4:	bne	1be74 <npth_sleep@plt+0x6784>
   1bde8:	ldrb	r1, [r2, #1]
   1bdec:	cmp	r1, #32
   1bdf0:	cmpne	r1, #9
   1bdf4:	bne	1be74 <npth_sleep@plt+0x6784>
   1bdf8:	cmp	r1, #9
   1bdfc:	cmpne	r1, #32
   1be00:	add	r1, r2, #1
   1be04:	bne	1be18 <npth_sleep@plt+0x6728>
   1be08:	ldrb	r2, [r1, #1]!
   1be0c:	cmp	r2, #9
   1be10:	cmpne	r2, #32
   1be14:	beq	1be08 <npth_sleep@plt+0x6718>
   1be18:	mov	r2, r8
   1be1c:	mov	r0, ip
   1be20:	bl	30014 <npth_sleep@plt+0x1a924>
   1be24:	cmp	r0, #0
   1be28:	beq	1be4c <npth_sleep@plt+0x675c>
   1be2c:	mov	r1, r0
   1be30:	mov	r0, r5
   1be34:	bl	1accc <npth_sleep@plt+0x55dc>
   1be38:	b	1be4c <npth_sleep@plt+0x675c>
   1be3c:	mov	r0, r5
   1be40:	ldr	r2, [pc, #76]	; 1be94 <npth_sleep@plt+0x67a4>
   1be44:	ldr	r1, [pc, #76]	; 1be98 <npth_sleep@plt+0x67a8>
   1be48:	bl	15258 <assuan_set_error@plt>
   1be4c:	ldr	r2, [sp, #44]	; 0x2c
   1be50:	ldr	r3, [r4]
   1be54:	cmp	r2, r3
   1be58:	bne	1be88 <npth_sleep@plt+0x6798>
   1be5c:	add	sp, sp, #52	; 0x34
   1be60:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1be64:	mov	r0, r5
   1be68:	ldr	r1, [pc, #44]	; 1be9c <npth_sleep@plt+0x67ac>
   1be6c:	bl	1accc <npth_sleep@plt+0x55dc>
   1be70:	b	1be4c <npth_sleep@plt+0x675c>
   1be74:	mov	r0, r5
   1be78:	ldr	r2, [pc, #32]	; 1bea0 <npth_sleep@plt+0x67b0>
   1be7c:	ldr	r1, [pc, #20]	; 1be98 <npth_sleep@plt+0x67a8>
   1be80:	bl	15258 <assuan_set_error@plt>
   1be84:	b	1be4c <npth_sleep@plt+0x675c>
   1be88:	bl	14a60 <__stack_chk_fail@plt>
   1be8c:	andeq	ip, r6, r8, lsr r8
   1be90:	andeq	r4, r5, r4, lsl r5
   1be94:	andeq	r4, r5, r0, lsl #10
   1be98:	streq	r0, [r0], #-280	; 0xfffffee8
   1be9c:	streq	r0, [r0], #-251	; 0xffffff05
   1bea0:	andeq	r4, r5, r0, lsr #10
   1bea4:	push	{r4, r5, r6, r7, r8, lr}
   1bea8:	sub	sp, sp, #48	; 0x30
   1beac:	ldr	r4, [pc, #284]	; 1bfd0 <npth_sleep@plt+0x68e0>
   1beb0:	mov	r6, r1
   1beb4:	mov	r5, r0
   1beb8:	ldr	r3, [r4]
   1bebc:	rsb	r8, r6, #1
   1bec0:	str	r3, [sp, #44]	; 0x2c
   1bec4:	bl	154e0 <assuan_get_pointer@plt>
   1bec8:	sub	ip, r6, #1
   1becc:	mov	r1, ip
   1bed0:	mov	lr, r0
   1bed4:	add	r7, r8, r1
   1bed8:	ldrb	r3, [r1, #1]!
   1bedc:	bic	r2, r3, #32
   1bee0:	sub	r2, r2, #65	; 0x41
   1bee4:	sub	r0, r3, #48	; 0x30
   1bee8:	cmp	r0, #9
   1beec:	cmphi	r2, #5
   1bef0:	bls	1bed4 <npth_sleep@plt+0x67e4>
   1bef4:	cmp	r3, #0
   1bef8:	bne	1bfb0 <npth_sleep@plt+0x68c0>
   1befc:	bic	r2, r7, #8
   1bf00:	cmp	r2, #32
   1bf04:	bne	1bfb0 <npth_sleep@plt+0x68c0>
   1bf08:	cmp	r7, #32
   1bf0c:	moveq	r7, sp
   1bf10:	ldreq	r3, [pc, #188]	; 1bfd4 <npth_sleep@plt+0x68e4>
   1bf14:	movne	r7, sp
   1bf18:	add	r6, r6, #39	; 0x27
   1bf1c:	ldmeq	r3, {r0, r1, r2}
   1bf20:	moveq	r3, #8
   1bf24:	moveq	r8, r7
   1bf28:	sub	r6, r6, r3
   1bf2c:	add	r3, r7, r3
   1bf30:	stmiaeq	r8!, {r0, r1}
   1bf34:	strbeq	r2, [r8]
   1bf38:	ldrb	r2, [ip, #1]!
   1bf3c:	cmp	r2, #96	; 0x60
   1bf40:	andhi	r2, r2, #223	; 0xdf
   1bf44:	cmp	r6, ip
   1bf48:	strb	r2, [r3], #1
   1bf4c:	bne	1bf38 <npth_sleep@plt+0x6848>
   1bf50:	mov	r3, #0
   1bf54:	mov	r1, r7
   1bf58:	mov	r0, lr
   1bf5c:	mov	r2, r3
   1bf60:	strb	r3, [sp, #40]	; 0x28
   1bf64:	bl	2fee0 <npth_sleep@plt+0x1a7f0>
   1bf68:	cmp	r0, #0
   1bf6c:	beq	1bf98 <npth_sleep@plt+0x68a8>
   1bf70:	uxth	r3, r0
   1bf74:	cmp	r3, #98	; 0x62
   1bf78:	beq	1bf98 <npth_sleep@plt+0x68a8>
   1bf7c:	ldr	r2, [pc, #84]	; 1bfd8 <npth_sleep@plt+0x68e8>
   1bf80:	cmn	r0, #1
   1bf84:	cmpne	r3, r2
   1bf88:	beq	1bfc4 <npth_sleep@plt+0x68d4>
   1bf8c:	mov	r1, r0
   1bf90:	mov	r0, r5
   1bf94:	bl	1accc <npth_sleep@plt+0x55dc>
   1bf98:	ldr	r2, [sp, #44]	; 0x2c
   1bf9c:	ldr	r3, [r4]
   1bfa0:	cmp	r2, r3
   1bfa4:	bne	1bfcc <npth_sleep@plt+0x68dc>
   1bfa8:	add	sp, sp, #48	; 0x30
   1bfac:	pop	{r4, r5, r6, r7, r8, pc}
   1bfb0:	mov	r0, r5
   1bfb4:	ldr	r2, [pc, #32]	; 1bfdc <npth_sleep@plt+0x68ec>
   1bfb8:	ldr	r1, [pc, #32]	; 1bfe0 <npth_sleep@plt+0x68f0>
   1bfbc:	bl	15258 <assuan_set_error@plt>
   1bfc0:	b	1bf98 <npth_sleep@plt+0x68a8>
   1bfc4:	ldr	r0, [pc, #24]	; 1bfe4 <npth_sleep@plt+0x68f4>
   1bfc8:	b	1bf98 <npth_sleep@plt+0x68a8>
   1bfcc:	bl	14a60 <__stack_chk_fail@plt>
   1bfd0:	andeq	ip, r6, r8, lsr r8
   1bfd4:	andeq	r4, r5, r4, lsl r5
   1bfd8:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   1bfdc:	andeq	r4, r5, r0, lsl #10
   1bfe0:	streq	r0, [r0], #-280	; 0xfffffee8
   1bfe4:	streq	r0, [r0], #-98	; 0xffffff9e
   1bfe8:	push	{r4, r5, r6, r7, r8, lr}
   1bfec:	mov	r4, r2
   1bff0:	mov	r6, r1
   1bff4:	mov	r7, r0
   1bff8:	bl	14b5c <assuan_begin_confidential@plt>
   1bffc:	mov	r0, r4
   1c000:	bl	14f58 <strlen@plt>
   1c004:	cmp	r6, #0
   1c008:	mov	r5, r0
   1c00c:	beq	1c024 <npth_sleep@plt+0x6934>
   1c010:	mov	r2, r0
   1c014:	mov	r1, r4
   1c018:	mov	r0, r7
   1c01c:	pop	{r4, r5, r6, r7, r8, lr}
   1c020:	b	15060 <assuan_send_data@plt>
   1c024:	lsl	r0, r0, #1
   1c028:	add	r0, r0, #1
   1c02c:	bl	14d54 <gcry_malloc_secure@plt>
   1c030:	subs	r6, r0, #0
   1c034:	beq	1c068 <npth_sleep@plt+0x6978>
   1c038:	mov	r2, r6
   1c03c:	mov	r1, r5
   1c040:	mov	r0, r4
   1c044:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   1c048:	mov	r1, r6
   1c04c:	mov	r0, r7
   1c050:	bl	14c4c <assuan_set_okay_line@plt>
   1c054:	mov	r4, r0
   1c058:	mov	r0, r6
   1c05c:	bl	149dc <gcry_free@plt>
   1c060:	mov	r0, r4
   1c064:	pop	{r4, r5, r6, r7, r8, pc}
   1c068:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1c06c:	subs	r4, r0, #0
   1c070:	uxthne	r4, r4
   1c074:	orrne	r4, r4, #67108864	; 0x4000000
   1c078:	mov	r0, r4
   1c07c:	pop	{r4, r5, r6, r7, r8, pc}
   1c080:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c084:	sub	sp, sp, #68	; 0x44
   1c088:	ldr	r7, [pc, #1276]	; 1c58c <npth_sleep@plt+0x6e9c>
   1c08c:	mov	r4, r1
   1c090:	str	r0, [sp, #24]
   1c094:	ldr	r3, [r7]
   1c098:	str	r3, [sp, #60]	; 0x3c
   1c09c:	bl	154e0 <assuan_get_pointer@plt>
   1c0a0:	mov	r2, #5
   1c0a4:	ldr	r1, [pc, #1252]	; 1c590 <npth_sleep@plt+0x6ea0>
   1c0a8:	mov	r9, r0
   1c0ac:	mov	r0, #0
   1c0b0:	bl	14a3c <dcgettext@plt>
   1c0b4:	ldr	fp, [r9, #4]
   1c0b8:	mov	r3, #0
   1c0bc:	cmp	fp, r3
   1c0c0:	str	r3, [sp, #52]	; 0x34
   1c0c4:	str	r0, [sp, #20]
   1c0c8:	bne	1c4e0 <npth_sleep@plt+0x6df0>
   1c0cc:	ldr	r1, [pc, #1216]	; 1c594 <npth_sleep@plt+0x6ea4>
   1c0d0:	mov	r0, r4
   1c0d4:	bl	4a554 <npth_sleep@plt+0x34e64>
   1c0d8:	ldr	r1, [pc, #1208]	; 1c598 <npth_sleep@plt+0x6ea8>
   1c0dc:	str	r0, [sp, #40]	; 0x28
   1c0e0:	mov	r0, r4
   1c0e4:	bl	4a554 <npth_sleep@plt+0x34e64>
   1c0e8:	ldr	r1, [pc, #1196]	; 1c59c <npth_sleep@plt+0x6eac>
   1c0ec:	str	r0, [sp, #36]	; 0x24
   1c0f0:	mov	r0, r4
   1c0f4:	bl	4a554 <npth_sleep@plt+0x34e64>
   1c0f8:	ldr	r1, [pc, #1184]	; 1c5a0 <npth_sleep@plt+0x6eb0>
   1c0fc:	mov	r6, r0
   1c100:	mov	r0, r4
   1c104:	bl	4a6d0 <npth_sleep@plt+0x34fe0>
   1c108:	cmp	r0, #0
   1c10c:	beq	1c138 <npth_sleep@plt+0x6a48>
   1c110:	ldr	r1, [pc, #1160]	; 1c5a0 <npth_sleep@plt+0x6eb0>
   1c114:	mov	r0, r4
   1c118:	bl	4a73c <npth_sleep@plt+0x3504c>
   1c11c:	cmp	r0, #0
   1c120:	moveq	fp, #1
   1c124:	beq	1c138 <npth_sleep@plt+0x6a48>
   1c128:	mov	r1, fp
   1c12c:	mov	r2, #10
   1c130:	bl	14784 <strtol@plt>
   1c134:	mov	fp, r0
   1c138:	ldr	r1, [pc, #1124]	; 1c5a4 <npth_sleep@plt+0x6eb4>
   1c13c:	mov	r0, r4
   1c140:	bl	4a554 <npth_sleep@plt+0x34e64>
   1c144:	str	r0, [sp, #32]
   1c148:	mov	r0, r4
   1c14c:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1c150:	mov	r1, #32
   1c154:	mov	sl, r0
   1c158:	bl	14fa0 <strchr@plt>
   1c15c:	subs	r5, r0, #0
   1c160:	mov	r4, r5
   1c164:	moveq	r8, r5
   1c168:	beq	1c214 <npth_sleep@plt+0x6b24>
   1c16c:	mov	r3, #0
   1c170:	strb	r3, [r4], #1
   1c174:	ldrb	r3, [r5, #1]
   1c178:	cmp	r3, #32
   1c17c:	bne	1c18c <npth_sleep@plt+0x6a9c>
   1c180:	ldrb	r3, [r4, #1]!
   1c184:	cmp	r3, #32
   1c188:	beq	1c180 <npth_sleep@plt+0x6a90>
   1c18c:	mov	r1, #32
   1c190:	mov	r0, r4
   1c194:	bl	14fa0 <strchr@plt>
   1c198:	subs	r8, r0, #0
   1c19c:	mov	r5, r8
   1c1a0:	beq	1c214 <npth_sleep@plt+0x6b24>
   1c1a4:	mov	r3, #0
   1c1a8:	strb	r3, [r5], #1
   1c1ac:	ldrb	r3, [r8, #1]
   1c1b0:	cmp	r3, #32
   1c1b4:	bne	1c1c4 <npth_sleep@plt+0x6ad4>
   1c1b8:	ldrb	r3, [r5, #1]!
   1c1bc:	cmp	r3, #32
   1c1c0:	beq	1c1b8 <npth_sleep@plt+0x6ac8>
   1c1c4:	mov	r1, #32
   1c1c8:	mov	r0, r5
   1c1cc:	bl	14fa0 <strchr@plt>
   1c1d0:	cmp	r0, #0
   1c1d4:	mov	r8, r0
   1c1d8:	beq	1c214 <npth_sleep@plt+0x6b24>
   1c1dc:	mov	r3, #0
   1c1e0:	strb	r3, [r8], #1
   1c1e4:	ldrb	r3, [r0, #1]
   1c1e8:	cmp	r3, #32
   1c1ec:	bne	1c1fc <npth_sleep@plt+0x6b0c>
   1c1f0:	ldrb	r3, [r8, #1]!
   1c1f4:	cmp	r3, #32
   1c1f8:	beq	1c1f0 <npth_sleep@plt+0x6b00>
   1c1fc:	mov	r1, #32
   1c200:	mov	r0, r8
   1c204:	bl	14fa0 <strchr@plt>
   1c208:	cmp	r0, #0
   1c20c:	movne	r3, #0
   1c210:	strbne	r3, [r0]
   1c214:	ldrb	r3, [sl]
   1c218:	cmp	r3, #0
   1c21c:	beq	1c2d8 <npth_sleep@plt+0x6be8>
   1c220:	mov	r0, sl
   1c224:	bl	14f58 <strlen@plt>
   1c228:	cmp	r0, #50	; 0x32
   1c22c:	bhi	1c2d8 <npth_sleep@plt+0x6be8>
   1c230:	cmp	r8, #0
   1c234:	beq	1c524 <npth_sleep@plt+0x6e34>
   1c238:	ldr	r1, [pc, #872]	; 1c5a8 <npth_sleep@plt+0x6eb8>
   1c23c:	mov	r0, sl
   1c240:	bl	14760 <strcmp@plt>
   1c244:	ldr	r1, [pc, #860]	; 1c5a8 <npth_sleep@plt+0x6eb8>
   1c248:	cmp	r0, #0
   1c24c:	mov	r0, r4
   1c250:	moveq	sl, #0
   1c254:	bl	14760 <strcmp@plt>
   1c258:	ldr	r1, [pc, #840]	; 1c5a8 <npth_sleep@plt+0x6eb8>
   1c25c:	cmp	r0, #0
   1c260:	mov	r0, r5
   1c264:	moveq	r4, #0
   1c268:	bl	14760 <strcmp@plt>
   1c26c:	ldr	r1, [pc, #820]	; 1c5a8 <npth_sleep@plt+0x6eb8>
   1c270:	cmp	r0, #0
   1c274:	mov	r0, r8
   1c278:	moveq	r5, #0
   1c27c:	bl	14760 <strcmp@plt>
   1c280:	cmp	r0, #0
   1c284:	moveq	r8, #0
   1c288:	cmp	sl, #0
   1c28c:	beq	1c308 <npth_sleep@plt+0x6c18>
   1c290:	mov	r2, #3
   1c294:	mov	r1, sl
   1c298:	mov	r0, r9
   1c29c:	bl	26c68 <npth_sleep@plt+0x11578>
   1c2a0:	subs	r3, r0, #0
   1c2a4:	beq	1c308 <npth_sleep@plt+0x6c18>
   1c2a8:	mov	r2, r3
   1c2ac:	ldr	r1, [sp, #40]	; 0x28
   1c2b0:	ldr	r0, [sp, #24]
   1c2b4:	str	r3, [sp, #20]
   1c2b8:	bl	1bfe8 <npth_sleep@plt+0x68f8>
   1c2bc:	ldr	r3, [sp, #20]
   1c2c0:	mov	r6, r0
   1c2c4:	mov	r0, r3
   1c2c8:	bl	149dc <gcry_free@plt>
   1c2cc:	cmp	r6, #0
   1c2d0:	beq	1c2ec <npth_sleep@plt+0x6bfc>
   1c2d4:	b	1c4f8 <npth_sleep@plt+0x6e08>
   1c2d8:	ldr	r0, [sp, #24]
   1c2dc:	ldr	r2, [pc, #712]	; 1c5ac <npth_sleep@plt+0x6ebc>
   1c2e0:	ldr	r1, [pc, #712]	; 1c5b0 <npth_sleep@plt+0x6ec0>
   1c2e4:	bl	15258 <assuan_set_error@plt>
   1c2e8:	mov	r6, r0
   1c2ec:	ldr	r2, [sp, #60]	; 0x3c
   1c2f0:	ldr	r3, [r7]
   1c2f4:	mov	r0, r6
   1c2f8:	cmp	r2, r3
   1c2fc:	bne	1c588 <npth_sleep@plt+0x6e98>
   1c300:	add	sp, sp, #68	; 0x44
   1c304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c308:	cmp	r6, #0
   1c30c:	bne	1c4f4 <npth_sleep@plt+0x6e04>
   1c310:	cmp	r4, #0
   1c314:	beq	1c340 <npth_sleep@plt+0x6c50>
   1c318:	ldrb	r3, [r4]
   1c31c:	cmp	r3, #0
   1c320:	beq	1c340 <npth_sleep@plt+0x6c50>
   1c324:	mov	r2, r4
   1c328:	mov	r1, #32
   1c32c:	cmp	r3, #43	; 0x2b
   1c330:	strbeq	r1, [r2]
   1c334:	ldrb	r3, [r2, #1]!
   1c338:	cmp	r3, #0
   1c33c:	bne	1c32c <npth_sleep@plt+0x6c3c>
   1c340:	cmp	r5, #0
   1c344:	beq	1c370 <npth_sleep@plt+0x6c80>
   1c348:	ldrb	r3, [r5]
   1c34c:	cmp	r3, #0
   1c350:	beq	1c370 <npth_sleep@plt+0x6c80>
   1c354:	mov	r2, r5
   1c358:	mov	r1, #32
   1c35c:	cmp	r3, #43	; 0x2b
   1c360:	strbeq	r1, [r2]
   1c364:	ldrb	r3, [r2, #1]!
   1c368:	cmp	r3, #0
   1c36c:	bne	1c35c <npth_sleep@plt+0x6c6c>
   1c370:	cmp	r8, #0
   1c374:	beq	1c3a0 <npth_sleep@plt+0x6cb0>
   1c378:	ldrb	r3, [r8]
   1c37c:	cmp	r3, #0
   1c380:	beq	1c3a0 <npth_sleep@plt+0x6cb0>
   1c384:	mov	r2, r8
   1c388:	mov	r1, #32
   1c38c:	cmp	r3, #43	; 0x2b
   1c390:	strbeq	r1, [r2]
   1c394:	ldrb	r3, [r2, #1]!
   1c398:	cmp	r3, #0
   1c39c:	bne	1c38c <npth_sleep@plt+0x6c9c>
   1c3a0:	ldr	r0, [sp, #52]	; 0x34
   1c3a4:	str	r8, [sp, #44]	; 0x2c
   1c3a8:	mov	r3, #3
   1c3ac:	cmp	r0, #0
   1c3b0:	str	r3, [sp, #12]
   1c3b4:	ldr	r3, [sp, #32]
   1c3b8:	moveq	r0, r4
   1c3bc:	str	r0, [sp]
   1c3c0:	str	r3, [sp, #4]
   1c3c4:	ldr	r2, [sp, #44]	; 0x2c
   1c3c8:	mov	r3, r5
   1c3cc:	add	r1, sp, #48	; 0x30
   1c3d0:	str	sl, [sp, #8]
   1c3d4:	mov	r0, r9
   1c3d8:	bl	257d8 <npth_sleep@plt+0x100e8>
   1c3dc:	mov	r6, r0
   1c3e0:	ldr	r0, [sp, #52]	; 0x34
   1c3e4:	bl	149dc <gcry_free@plt>
   1c3e8:	mov	r3, #0
   1c3ec:	cmp	r6, #0
   1c3f0:	str	r3, [sp, #52]	; 0x34
   1c3f4:	bne	1c4f8 <npth_sleep@plt+0x6e08>
   1c3f8:	ldr	r3, [sp, #36]	; 0x24
   1c3fc:	cmp	r3, #0
   1c400:	beq	1c41c <npth_sleep@plt+0x6d2c>
   1c404:	add	r2, sp, #52	; 0x34
   1c408:	ldr	r1, [sp, #48]	; 0x30
   1c40c:	mov	r0, r9
   1c410:	bl	2aa98 <npth_sleep@plt+0x153a8>
   1c414:	cmp	r0, #0
   1c418:	bne	1c50c <npth_sleep@plt+0x6e1c>
   1c41c:	cmp	fp, #0
   1c420:	bgt	1c48c <npth_sleep@plt+0x6d9c>
   1c424:	b	1c498 <npth_sleep@plt+0x6da8>
   1c428:	mov	r3, #3
   1c42c:	str	r3, [sp, #12]
   1c430:	mov	r3, #0
   1c434:	str	r3, [sp, #4]
   1c438:	str	sl, [sp, #8]
   1c43c:	mov	r3, r5
   1c440:	str	r4, [sp]
   1c444:	ldr	r2, [sp, #20]
   1c448:	add	r1, sp, #56	; 0x38
   1c44c:	mov	r0, r9
   1c450:	bl	257d8 <npth_sleep@plt+0x100e8>
   1c454:	subs	r3, r0, #0
   1c458:	str	r3, [sp, #28]
   1c45c:	bne	1c51c <npth_sleep@plt+0x6e2c>
   1c460:	ldr	r8, [sp, #56]	; 0x38
   1c464:	ldr	r1, [sp, #48]	; 0x30
   1c468:	mov	r0, r8
   1c46c:	bl	14760 <strcmp@plt>
   1c470:	cmp	r0, #0
   1c474:	mov	r0, r8
   1c478:	bne	1c53c <npth_sleep@plt+0x6e4c>
   1c47c:	add	r6, r6, #1
   1c480:	bl	149dc <gcry_free@plt>
   1c484:	cmp	fp, r6
   1c488:	beq	1c498 <npth_sleep@plt+0x6da8>
   1c48c:	ldr	r3, [r9, #32]
   1c490:	cmp	r3, #3
   1c494:	bne	1c428 <npth_sleep@plt+0x6d38>
   1c498:	cmp	sl, #0
   1c49c:	ldr	r2, [sp, #48]	; 0x30
   1c4a0:	beq	1c4c4 <npth_sleep@plt+0x6dd4>
   1c4a4:	mov	ip, #0
   1c4a8:	mov	r3, r2
   1c4ac:	mov	r1, sl
   1c4b0:	mov	r2, #3
   1c4b4:	mov	r0, r9
   1c4b8:	str	ip, [sp]
   1c4bc:	bl	269d0 <npth_sleep@plt+0x112e0>
   1c4c0:	ldr	r2, [sp, #48]	; 0x30
   1c4c4:	ldr	r1, [sp, #40]	; 0x28
   1c4c8:	ldr	r0, [sp, #24]
   1c4cc:	bl	1bfe8 <npth_sleep@plt+0x68f8>
   1c4d0:	mov	r6, r0
   1c4d4:	ldr	r0, [sp, #48]	; 0x30
   1c4d8:	bl	149dc <gcry_free@plt>
   1c4dc:	b	1c2cc <npth_sleep@plt+0x6bdc>
   1c4e0:	ldr	r0, [sp, #24]
   1c4e4:	ldr	r1, [pc, #200]	; 1c5b4 <npth_sleep@plt+0x6ec4>
   1c4e8:	bl	1accc <npth_sleep@plt+0x55dc>
   1c4ec:	mov	r6, r0
   1c4f0:	b	1c2ec <npth_sleep@plt+0x6bfc>
   1c4f4:	ldr	r6, [pc, #188]	; 1c5b8 <npth_sleep@plt+0x6ec8>
   1c4f8:	mov	r1, r6
   1c4fc:	ldr	r0, [sp, #24]
   1c500:	bl	1accc <npth_sleep@plt+0x55dc>
   1c504:	mov	r6, r0
   1c508:	b	1c2ec <npth_sleep@plt+0x6bfc>
   1c50c:	ldr	r0, [sp, #48]	; 0x30
   1c510:	bl	149dc <gcry_free@plt>
   1c514:	ldr	r0, [sp, #52]	; 0x34
   1c518:	b	1c3a8 <npth_sleep@plt+0x6cb8>
   1c51c:	ldr	r6, [sp, #28]
   1c520:	b	1c4d4 <npth_sleep@plt+0x6de4>
   1c524:	ldr	r0, [sp, #24]
   1c528:	ldr	r2, [pc, #140]	; 1c5bc <npth_sleep@plt+0x6ecc>
   1c52c:	ldr	r1, [pc, #124]	; 1c5b0 <npth_sleep@plt+0x6ec0>
   1c530:	bl	15258 <assuan_set_error@plt>
   1c534:	mov	r6, r0
   1c538:	b	1c2ec <npth_sleep@plt+0x6bfc>
   1c53c:	bl	149dc <gcry_free@plt>
   1c540:	ldr	r0, [sp, #48]	; 0x30
   1c544:	bl	149dc <gcry_free@plt>
   1c548:	ldr	r6, [sp, #28]
   1c54c:	mov	r2, #5
   1c550:	ldr	r1, [pc, #104]	; 1c5c0 <npth_sleep@plt+0x6ed0>
   1c554:	mov	r0, r6
   1c558:	bl	14a3c <dcgettext@plt>
   1c55c:	mov	r1, r6
   1c560:	bl	38568 <npth_sleep@plt+0x22e78>
   1c564:	cmp	r0, #0
   1c568:	str	r0, [sp, #52]	; 0x34
   1c56c:	bne	1c3a8 <npth_sleep@plt+0x6cb8>
   1c570:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1c574:	cmp	r0, #0
   1c578:	uxthne	r3, r0
   1c57c:	orrne	r6, r3, #67108864	; 0x4000000
   1c580:	bne	1c4d4 <npth_sleep@plt+0x6de4>
   1c584:	b	1c498 <npth_sleep@plt+0x6da8>
   1c588:	bl	14a60 <__stack_chk_fail@plt>
   1c58c:	andeq	ip, r6, r8, lsr r8
   1c590:	andeq	r4, r5, r0, asr #10
   1c594:	andeq	r4, r5, r0, ror #10
   1c598:	andeq	r4, r5, r8, ror #10
   1c59c:	andeq	r4, r5, r0, ror r5
   1c5a0:	andeq	r4, r5, ip, ror r5
   1c5a4:	andeq	r4, r5, r8, lsl #11
   1c5a8:	andeq	r9, r5, r0, asr #16
   1c5ac:	andeq	r4, r5, ip, lsr #9
   1c5b0:	streq	r0, [r0], #-280	; 0xfffffee8
   1c5b4:	streq	r0, [r0], #-251	; 0xffffff05
   1c5b8:	streq	r0, [r0], #-58	; 0xffffffc6
   1c5bc:			; <UNDEFINED> instruction: 0x000542bc
   1c5c0:	muleq	r5, r8, r5
   1c5c4:	push	{r4, r5, r6, lr}
   1c5c8:	sub	sp, sp, #8
   1c5cc:	ldr	r5, [pc, #124]	; 1c650 <npth_sleep@plt+0x6f60>
   1c5d0:	mov	r6, r0
   1c5d4:	mov	r0, r1
   1c5d8:	ldr	r3, [r5]
   1c5dc:	mov	r1, sp
   1c5e0:	str	r3, [sp, #4]
   1c5e4:	bl	43e7c <npth_sleep@plt+0x2e78c>
   1c5e8:	subs	r4, r0, #0
   1c5ec:	beq	1c638 <npth_sleep@plt+0x6f48>
   1c5f0:	mov	r0, r6
   1c5f4:	ldr	r2, [sp]
   1c5f8:	mov	r1, r4
   1c5fc:	bl	15060 <assuan_send_data@plt>
   1c600:	ldr	r2, [sp]
   1c604:	mov	r1, #0
   1c608:	mov	r6, r0
   1c60c:	mov	r0, r4
   1c610:	bl	150f0 <memset@plt>
   1c614:	mov	r0, r4
   1c618:	bl	149dc <gcry_free@plt>
   1c61c:	ldr	r2, [sp, #4]
   1c620:	ldr	r3, [r5]
   1c624:	mov	r0, r6
   1c628:	cmp	r2, r3
   1c62c:	bne	1c64c <npth_sleep@plt+0x6f5c>
   1c630:	add	sp, sp, #8
   1c634:	pop	{r4, r5, r6, pc}
   1c638:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1c63c:	subs	r6, r0, #0
   1c640:	uxthne	r6, r6
   1c644:	orrne	r6, r6, #67108864	; 0x4000000
   1c648:	b	1c61c <npth_sleep@plt+0x6f2c>
   1c64c:	bl	14a60 <__stack_chk_fail@plt>
   1c650:	andeq	ip, r6, r8, lsr r8
   1c654:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c658:	sub	sp, sp, #76	; 0x4c
   1c65c:	ldr	r6, [pc, #788]	; 1c978 <npth_sleep@plt+0x7288>
   1c660:	mov	r7, r1
   1c664:	mov	r8, r0
   1c668:	ldr	r3, [r6]
   1c66c:	str	r3, [sp, #68]	; 0x44
   1c670:	bl	154e0 <assuan_get_pointer@plt>
   1c674:	mov	r3, #0
   1c678:	str	r3, [sp, #36]	; 0x24
   1c67c:	str	r3, [sp, #44]	; 0x2c
   1c680:	ldr	r4, [r0, #4]
   1c684:	cmp	r4, r3
   1c688:	bne	1c8ac <npth_sleep@plt+0x71bc>
   1c68c:	ldr	r1, [pc, #744]	; 1c97c <npth_sleep@plt+0x728c>
   1c690:	mov	r9, r0
   1c694:	mov	r0, r7
   1c698:	bl	4a554 <npth_sleep@plt+0x34e64>
   1c69c:	ldr	r1, [pc, #732]	; 1c980 <npth_sleep@plt+0x7290>
   1c6a0:	mov	sl, r0
   1c6a4:	mov	r0, r7
   1c6a8:	bl	4a554 <npth_sleep@plt+0x34e64>
   1c6ac:	ldr	r1, [pc, #720]	; 1c984 <npth_sleep@plt+0x7294>
   1c6b0:	str	r0, [sp, #28]
   1c6b4:	mov	r0, r7
   1c6b8:	bl	4a554 <npth_sleep@plt+0x34e64>
   1c6bc:	ldr	r1, [pc, #708]	; 1c988 <npth_sleep@plt+0x7298>
   1c6c0:	str	r0, [sp, #24]
   1c6c4:	mov	r0, r7
   1c6c8:	bl	4a73c <npth_sleep@plt+0x3504c>
   1c6cc:	subs	r5, r0, #0
   1c6d0:	beq	1c724 <npth_sleep@plt+0x7034>
   1c6d4:	ldrb	fp, [r5]
   1c6d8:	mov	r3, r5
   1c6dc:	cmp	fp, #0
   1c6e0:	bne	1c6f4 <npth_sleep@plt+0x7004>
   1c6e4:	b	1c700 <npth_sleep@plt+0x7010>
   1c6e8:	ldrb	fp, [r3, #1]!
   1c6ec:	cmp	fp, #0
   1c6f0:	beq	1c700 <npth_sleep@plt+0x7010>
   1c6f4:	cmp	fp, #32
   1c6f8:	cmpne	fp, #9
   1c6fc:	bne	1c6e8 <npth_sleep@plt+0x6ff8>
   1c700:	mov	r2, #0
   1c704:	mov	r0, r5
   1c708:	strb	r2, [r3]
   1c70c:	str	r3, [sp, #20]
   1c710:	bl	15684 <gcry_strdup@plt>
   1c714:	ldr	r3, [sp, #20]
   1c718:	strb	fp, [r3]
   1c71c:	subs	r5, r0, #0
   1c720:	beq	1c920 <npth_sleep@plt+0x7230>
   1c724:	mov	r0, r7
   1c728:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1c72c:	ldrb	r3, [r0]
   1c730:	and	r2, r3, #223	; 0xdf
   1c734:	cmp	r3, #9
   1c738:	cmpne	r2, #0
   1c73c:	mov	r2, r0
   1c740:	beq	1c758 <npth_sleep@plt+0x7068>
   1c744:	ldrb	r3, [r2, #1]!
   1c748:	and	r1, r3, #223	; 0xdf
   1c74c:	cmp	r3, #9
   1c750:	cmpne	r1, #0
   1c754:	bne	1c744 <npth_sleep@plt+0x7054>
   1c758:	mov	r3, #0
   1c75c:	strb	r3, [r2]
   1c760:	ldrb	r7, [r0]
   1c764:	cmp	r7, r3
   1c768:	bne	1c8a0 <npth_sleep@plt+0x71b0>
   1c76c:	mov	r3, #1024	; 0x400
   1c770:	ldr	r2, [pc, #532]	; 1c98c <npth_sleep@plt+0x729c>
   1c774:	ldr	r1, [pc, #532]	; 1c990 <npth_sleep@plt+0x72a0>
   1c778:	mov	r0, r8
   1c77c:	bl	48828 <npth_sleep@plt+0x33138>
   1c780:	subs	r4, r0, #0
   1c784:	beq	1c7a4 <npth_sleep@plt+0x70b4>
   1c788:	ldr	r2, [sp, #68]	; 0x44
   1c78c:	ldr	r3, [r6]
   1c790:	mov	r0, r4
   1c794:	cmp	r2, r3
   1c798:	bne	1c974 <npth_sleep@plt+0x7284>
   1c79c:	add	sp, sp, #76	; 0x4c
   1c7a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c7a4:	mov	r3, #1024	; 0x400
   1c7a8:	str	r3, [sp]
   1c7ac:	add	r2, sp, #36	; 0x24
   1c7b0:	add	r3, sp, #40	; 0x28
   1c7b4:	ldr	r1, [pc, #472]	; 1c994 <npth_sleep@plt+0x72a4>
   1c7b8:	mov	r0, r8
   1c7bc:	bl	14b8c <assuan_inquire@plt>
   1c7c0:	subs	r4, r0, #0
   1c7c4:	bne	1c788 <npth_sleep@plt+0x7098>
   1c7c8:	add	fp, sp, #52	; 0x34
   1c7cc:	mov	r0, fp
   1c7d0:	mov	r1, #512	; 0x200
   1c7d4:	bl	43c3c <npth_sleep@plt+0x2e54c>
   1c7d8:	ldr	r2, [sp, #24]
   1c7dc:	clz	r3, sl
   1c7e0:	cmp	r2, #0
   1c7e4:	lsr	r3, r3, #5
   1c7e8:	moveq	r3, #0
   1c7ec:	cmp	r3, #0
   1c7f0:	bne	1c8c0 <npth_sleep@plt+0x71d0>
   1c7f4:	cmp	r5, #0
   1c7f8:	beq	1c950 <npth_sleep@plt+0x7260>
   1c7fc:	mov	r2, #5
   1c800:	mov	r1, r5
   1c804:	mov	r0, r9
   1c808:	bl	26c68 <npth_sleep@plt+0x11578>
   1c80c:	str	r0, [sp, #44]	; 0x2c
   1c810:	ldr	r3, [sp, #28]
   1c814:	str	fp, [sp, #12]
   1c818:	str	sl, [sp]
   1c81c:	stmib	sp, {r0, r3}
   1c820:	mov	r1, r7
   1c824:	mov	r0, r9
   1c828:	ldrd	r2, [sp, #36]	; 0x24
   1c82c:	bl	2b488 <npth_sleep@plt+0x15d98>
   1c830:	mov	r4, r0
   1c834:	ldr	r9, [sp, #44]	; 0x2c
   1c838:	cmp	r9, #0
   1c83c:	beq	1c85c <npth_sleep@plt+0x716c>
   1c840:	mov	r0, r9
   1c844:	bl	14f58 <strlen@plt>
   1c848:	mov	r1, r0
   1c84c:	mov	r0, r9
   1c850:	bl	3d830 <npth_sleep@plt+0x28140>
   1c854:	ldr	r0, [sp, #44]	; 0x2c
   1c858:	bl	149dc <gcry_free@plt>
   1c85c:	ldr	r0, [sp, #36]	; 0x24
   1c860:	bl	149dc <gcry_free@plt>
   1c864:	cmp	r4, #0
   1c868:	beq	1c93c <npth_sleep@plt+0x724c>
   1c86c:	mov	r0, fp
   1c870:	bl	1ab58 <npth_sleep@plt+0x5468>
   1c874:	mov	r0, r7
   1c878:	bl	149dc <gcry_free@plt>
   1c87c:	mov	r0, r5
   1c880:	bl	149dc <gcry_free@plt>
   1c884:	cmp	r4, #0
   1c888:	beq	1c788 <npth_sleep@plt+0x7098>
   1c88c:	mov	r1, r4
   1c890:	mov	r0, r8
   1c894:	bl	1accc <npth_sleep@plt+0x55dc>
   1c898:	mov	r4, r0
   1c89c:	b	1c788 <npth_sleep@plt+0x7098>
   1c8a0:	bl	15684 <gcry_strdup@plt>
   1c8a4:	mov	r7, r0
   1c8a8:	b	1c76c <npth_sleep@plt+0x707c>
   1c8ac:	mov	r0, r8
   1c8b0:	ldr	r1, [pc, #224]	; 1c998 <npth_sleep@plt+0x72a8>
   1c8b4:	bl	1accc <npth_sleep@plt+0x55dc>
   1c8b8:	mov	r4, r0
   1c8bc:	b	1c788 <npth_sleep@plt+0x7098>
   1c8c0:	mov	r0, r8
   1c8c4:	bl	14b5c <assuan_begin_confidential@plt>
   1c8c8:	mov	r3, #256	; 0x100
   1c8cc:	str	r3, [sp]
   1c8d0:	add	r2, sp, #44	; 0x2c
   1c8d4:	add	r3, sp, #48	; 0x30
   1c8d8:	ldr	r1, [pc, #188]	; 1c99c <npth_sleep@plt+0x72ac>
   1c8dc:	mov	r0, r8
   1c8e0:	bl	14b8c <assuan_inquire@plt>
   1c8e4:	mov	sl, r0
   1c8e8:	mov	r0, r8
   1c8ec:	bl	14bbc <assuan_end_confidential@plt>
   1c8f0:	cmp	sl, #0
   1c8f4:	mov	r4, sl
   1c8f8:	bne	1c958 <npth_sleep@plt+0x7268>
   1c8fc:	ldr	r0, [sp, #44]	; 0x2c
   1c900:	ldrb	r3, [r0]
   1c904:	cmp	r3, #0
   1c908:	bne	1c810 <npth_sleep@plt+0x7120>
   1c90c:	bl	149dc <gcry_free@plt>
   1c910:	str	sl, [sp, #44]	; 0x2c
   1c914:	mov	r0, sl
   1c918:	mov	sl, #1
   1c91c:	b	1c810 <npth_sleep@plt+0x7120>
   1c920:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1c924:	mov	r7, #0
   1c928:	add	fp, sp, #52	; 0x34
   1c92c:	cmp	r0, #0
   1c930:	uxthne	r0, r0
   1c934:	orrne	r4, r0, #67108864	; 0x4000000
   1c938:	b	1c834 <npth_sleep@plt+0x7144>
   1c93c:	mov	r1, fp
   1c940:	mov	r0, r8
   1c944:	bl	1c5c4 <npth_sleep@plt+0x6ed4>
   1c948:	mov	r4, r0
   1c94c:	b	1c874 <npth_sleep@plt+0x7184>
   1c950:	ldr	r0, [sp, #44]	; 0x2c
   1c954:	b	1c810 <npth_sleep@plt+0x7120>
   1c958:	ldr	r9, [sp, #44]	; 0x2c
   1c95c:	cmp	r9, #0
   1c960:	movne	r4, sl
   1c964:	bne	1c840 <npth_sleep@plt+0x7150>
   1c968:	ldr	r0, [sp, #36]	; 0x24
   1c96c:	bl	149dc <gcry_free@plt>
   1c970:	b	1c86c <npth_sleep@plt+0x717c>
   1c974:	bl	14a60 <__stack_chk_fail@plt>
   1c978:	andeq	ip, r6, r8, lsr r8
   1c97c:			; <UNDEFINED> instruction: 0x000545b4
   1c980:	andeq	r4, r5, r4, asr #11
   1c984:	ldrdeq	r4, [r5], -r0
   1c988:	andeq	r4, r5, r0, ror #11
   1c98c:	andeq	r9, r5, r4, ror ip
   1c990:	strdeq	r4, [r5], -r0
   1c994:	andeq	r4, r5, r0, lsl #12
   1c998:	streq	r0, [r0], #-251	; 0xffffff05
   1c99c:	andeq	r4, r5, ip, lsl #12
   1c9a0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c9a4:	sub	sp, sp, #44	; 0x2c
   1c9a8:	ldr	r6, [pc, #324]	; 1caf4 <npth_sleep@plt+0x7404>
   1c9ac:	mov	r5, r0
   1c9b0:	ldr	r3, [r6]
   1c9b4:	str	r3, [sp, #36]	; 0x24
   1c9b8:	bl	154e0 <assuan_get_pointer@plt>
   1c9bc:	mov	r3, #4096	; 0x1000
   1c9c0:	ldr	r2, [pc, #304]	; 1caf8 <npth_sleep@plt+0x7408>
   1c9c4:	ldr	r1, [pc, #304]	; 1cafc <npth_sleep@plt+0x740c>
   1c9c8:	mov	r7, r0
   1c9cc:	mov	r0, r5
   1c9d0:	bl	48828 <npth_sleep@plt+0x33138>
   1c9d4:	subs	r4, r0, #0
   1c9d8:	beq	1c9f8 <npth_sleep@plt+0x7308>
   1c9dc:	ldr	r2, [sp, #36]	; 0x24
   1c9e0:	ldr	r3, [r6]
   1c9e4:	mov	r0, r4
   1c9e8:	cmp	r2, r3
   1c9ec:	bne	1caf0 <npth_sleep@plt+0x7400>
   1c9f0:	add	sp, sp, #44	; 0x2c
   1c9f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1c9f8:	mov	r3, #4096	; 0x1000
   1c9fc:	str	r3, [sp]
   1ca00:	add	r2, sp, #8
   1ca04:	add	r3, sp, #12
   1ca08:	ldr	r1, [pc, #240]	; 1cb00 <npth_sleep@plt+0x7410>
   1ca0c:	mov	r0, r5
   1ca10:	bl	14b8c <assuan_inquire@plt>
   1ca14:	subs	r4, r0, #0
   1ca18:	bne	1c9dc <npth_sleep@plt+0x72ec>
   1ca1c:	add	r8, sp, #20
   1ca20:	mov	r0, r8
   1ca24:	mov	r1, #512	; 0x200
   1ca28:	bl	43c3c <npth_sleep@plt+0x2e54c>
   1ca2c:	ldr	r2, [r7, #8]
   1ca30:	add	r0, sp, #16
   1ca34:	ldr	r3, [sp, #12]
   1ca38:	ldr	r1, [r2, #8]
   1ca3c:	ldr	r2, [sp, #8]
   1ca40:	str	r0, [sp, #4]
   1ca44:	str	r8, [sp]
   1ca48:	mov	r0, r7
   1ca4c:	bl	2a4e0 <npth_sleep@plt+0x14df0>
   1ca50:	mov	r9, r0
   1ca54:	ldr	r0, [sp, #8]
   1ca58:	bl	149dc <gcry_free@plt>
   1ca5c:	cmp	r9, #0
   1ca60:	bne	1cabc <npth_sleep@plt+0x73cc>
   1ca64:	ldr	r3, [sp, #16]
   1ca68:	cmn	r3, #1
   1ca6c:	beq	1ca88 <npth_sleep@plt+0x7398>
   1ca70:	ldr	r2, [pc, #140]	; 1cb04 <npth_sleep@plt+0x7414>
   1ca74:	ldr	r1, [pc, #140]	; 1cb08 <npth_sleep@plt+0x7418>
   1ca78:	mov	r0, r5
   1ca7c:	bl	48828 <npth_sleep@plt+0x33138>
   1ca80:	subs	r4, r0, #0
   1ca84:	bne	1ca98 <npth_sleep@plt+0x73a8>
   1ca88:	mov	r1, r8
   1ca8c:	mov	r0, r5
   1ca90:	bl	1c5c4 <npth_sleep@plt+0x6ed4>
   1ca94:	mov	r4, r0
   1ca98:	ldr	r3, [r7, #8]
   1ca9c:	ldr	r0, [r3, #8]
   1caa0:	bl	149dc <gcry_free@plt>
   1caa4:	ldr	r3, [r7, #8]
   1caa8:	mov	r2, #0
   1caac:	cmp	r4, #0
   1cab0:	str	r2, [r3, #8]
   1cab4:	beq	1c9dc <npth_sleep@plt+0x72ec>
   1cab8:	b	1cadc <npth_sleep@plt+0x73ec>
   1cabc:	mov	r0, r8
   1cac0:	bl	1ab58 <npth_sleep@plt+0x5468>
   1cac4:	ldr	r3, [r7, #8]
   1cac8:	ldr	r0, [r3, #8]
   1cacc:	bl	149dc <gcry_free@plt>
   1cad0:	ldr	r3, [r7, #8]
   1cad4:	str	r4, [r3, #8]
   1cad8:	mov	r4, r9
   1cadc:	mov	r1, r4
   1cae0:	mov	r0, r5
   1cae4:	bl	1accc <npth_sleep@plt+0x55dc>
   1cae8:	mov	r4, r0
   1caec:	b	1c9dc <npth_sleep@plt+0x72ec>
   1caf0:	bl	14a60 <__stack_chk_fail@plt>
   1caf4:	andeq	ip, r6, r8, lsr r8
   1caf8:	andeq	r9, r5, r4, ror ip
   1cafc:	strdeq	r4, [r5], -r0
   1cb00:	andeq	r4, r5, r8, lsl r6
   1cb04:	ldrdeq	r4, [r5], -ip
   1cb08:	andeq	r4, r5, r4, lsr #12
   1cb0c:	push	{r4, r5, r6, r7, r8, lr}
   1cb10:	sub	sp, sp, #32
   1cb14:	ldr	r6, [pc, #340]	; 1cc70 <npth_sleep@plt+0x7580>
   1cb18:	mov	r5, r1
   1cb1c:	mov	r7, r0
   1cb20:	ldr	r3, [r6]
   1cb24:	str	r3, [sp, #28]
   1cb28:	bl	154e0 <assuan_get_pointer@plt>
   1cb2c:	mov	r4, r0
   1cb30:	mov	r0, r5
   1cb34:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1cb38:	ldrb	r3, [r0]
   1cb3c:	and	r2, r3, #223	; 0xdf
   1cb40:	cmp	r3, #9
   1cb44:	cmpne	r2, #0
   1cb48:	mov	r2, r0
   1cb4c:	beq	1cb64 <npth_sleep@plt+0x7474>
   1cb50:	ldrb	r3, [r2, #1]!
   1cb54:	and	r1, r3, #223	; 0xdf
   1cb58:	cmp	r3, #9
   1cb5c:	cmpne	r1, #0
   1cb60:	bne	1cb50 <npth_sleep@plt+0x7460>
   1cb64:	mov	r3, #0
   1cb68:	strb	r3, [r2]
   1cb6c:	ldrb	r5, [r0]
   1cb70:	cmp	r5, r3
   1cb74:	bne	1cc60 <npth_sleep@plt+0x7570>
   1cb78:	ldr	r3, [pc, #244]	; 1cc74 <npth_sleep@plt+0x7584>
   1cb7c:	ldr	r3, [r3, #116]	; 0x74
   1cb80:	cmp	r3, #0
   1cb84:	movne	r8, #0
   1cb88:	bne	1cba0 <npth_sleep@plt+0x74b0>
   1cb8c:	ldr	r3, [r4, #8]
   1cb90:	ldrb	r3, [r3, #4]
   1cb94:	tst	r3, #1
   1cb98:	moveq	r8, #0
   1cb9c:	movne	r8, #2
   1cba0:	add	r0, sp, #12
   1cba4:	mov	r1, #512	; 0x200
   1cba8:	bl	43c3c <npth_sleep@plt+0x2e54c>
   1cbac:	ldr	r2, [r4, #8]
   1cbb0:	add	r3, sp, #12
   1cbb4:	mov	r1, r5
   1cbb8:	ldr	r2, [r2, #8]
   1cbbc:	mov	r0, r4
   1cbc0:	str	r8, [sp]
   1cbc4:	bl	2a3c4 <npth_sleep@plt+0x14cd4>
   1cbc8:	subs	r8, r0, #0
   1cbcc:	beq	1cc24 <npth_sleep@plt+0x7534>
   1cbd0:	add	r0, sp, #12
   1cbd4:	bl	1ab58 <npth_sleep@plt+0x5468>
   1cbd8:	mov	r0, r5
   1cbdc:	bl	149dc <gcry_free@plt>
   1cbe0:	ldr	r3, [r4, #8]
   1cbe4:	ldr	r0, [r3, #8]
   1cbe8:	bl	149dc <gcry_free@plt>
   1cbec:	ldr	r3, [r4, #8]
   1cbf0:	mov	r2, #0
   1cbf4:	str	r2, [r3, #8]
   1cbf8:	mov	r1, r8
   1cbfc:	mov	r0, r7
   1cc00:	bl	1accc <npth_sleep@plt+0x55dc>
   1cc04:	mov	r8, r0
   1cc08:	ldr	r2, [sp, #28]
   1cc0c:	ldr	r3, [r6]
   1cc10:	mov	r0, r8
   1cc14:	cmp	r2, r3
   1cc18:	bne	1cc6c <npth_sleep@plt+0x757c>
   1cc1c:	add	sp, sp, #32
   1cc20:	pop	{r4, r5, r6, r7, r8, pc}
   1cc24:	add	r1, sp, #12
   1cc28:	mov	r0, r7
   1cc2c:	bl	1c5c4 <npth_sleep@plt+0x6ed4>
   1cc30:	mov	r8, r0
   1cc34:	mov	r0, r5
   1cc38:	bl	149dc <gcry_free@plt>
   1cc3c:	ldr	r3, [r4, #8]
   1cc40:	ldr	r0, [r3, #8]
   1cc44:	bl	149dc <gcry_free@plt>
   1cc48:	ldr	r3, [r4, #8]
   1cc4c:	mov	r2, #0
   1cc50:	cmp	r8, #0
   1cc54:	str	r2, [r3, #8]
   1cc58:	beq	1cc08 <npth_sleep@plt+0x7518>
   1cc5c:	b	1cbf8 <npth_sleep@plt+0x7508>
   1cc60:	bl	15684 <gcry_strdup@plt>
   1cc64:	mov	r5, r0
   1cc68:	b	1cb78 <npth_sleep@plt+0x7488>
   1cc6c:	bl	14a60 <__stack_chk_fail@plt>
   1cc70:	andeq	ip, r6, r8, lsr r8
   1cc74:	muleq	r6, r8, r9
   1cc78:	sub	ip, r1, #1
   1cc7c:	rsb	r1, r1, #1
   1cc80:	push	{r4, r5, r6, lr}
   1cc84:	add	r6, r1, ip
   1cc88:	ldrb	r3, [ip, #1]!
   1cc8c:	and	lr, r3, #223	; 0xdf
   1cc90:	sub	r4, lr, #65	; 0x41
   1cc94:	sub	r5, r3, #48	; 0x30
   1cc98:	cmp	r4, #5
   1cc9c:	cmphi	r5, #9
   1cca0:	bls	1cc84 <npth_sleep@plt+0x7594>
   1cca4:	cmp	r3, #9
   1cca8:	cmpne	lr, #0
   1ccac:	bne	1ccd4 <npth_sleep@plt+0x75e4>
   1ccb0:	ands	r3, r6, #1
   1ccb4:	bne	1ccc4 <npth_sleep@plt+0x75d4>
   1ccb8:	str	r6, [r2]
   1ccbc:	mov	r0, r3
   1ccc0:	pop	{r4, r5, r6, pc}
   1ccc4:	ldr	r2, [pc, #24]	; 1cce4 <npth_sleep@plt+0x75f4>
   1ccc8:	ldr	r1, [pc, #24]	; 1cce8 <npth_sleep@plt+0x75f8>
   1cccc:	pop	{r4, r5, r6, lr}
   1ccd0:	b	15258 <assuan_set_error@plt>
   1ccd4:	ldr	r2, [pc, #16]	; 1ccec <npth_sleep@plt+0x75fc>
   1ccd8:	ldr	r1, [pc, #8]	; 1cce8 <npth_sleep@plt+0x75f8>
   1ccdc:	pop	{r4, r5, r6, lr}
   1cce0:	b	15258 <assuan_set_error@plt>
   1cce4:	andeq	r4, r5, r0, asr #12
   1cce8:	streq	r0, [r0], #-280	; 0xfffffee8
   1ccec:	andeq	r4, r5, ip, lsr #12
   1ccf0:	push	{r4, r5, r6, r7, r8, lr}
   1ccf4:	sub	sp, sp, #16
   1ccf8:	ldr	r5, [pc, #980]	; 1d0d4 <npth_sleep@plt+0x79e4>
   1ccfc:	mov	r6, r1
   1cd00:	mov	r7, r0
   1cd04:	ldr	r3, [r5]
   1cd08:	str	r3, [sp, #12]
   1cd0c:	bl	154e0 <assuan_get_pointer@plt>
   1cd10:	ldr	r1, [pc, #960]	; 1d0d8 <npth_sleep@plt+0x79e8>
   1cd14:	mov	r4, r0
   1cd18:	mov	r0, r6
   1cd1c:	bl	4a6d0 <npth_sleep@plt+0x34fe0>
   1cd20:	cmp	r0, #0
   1cd24:	beq	1cdbc <npth_sleep@plt+0x76cc>
   1cd28:	ldr	r1, [pc, #940]	; 1d0dc <npth_sleep@plt+0x79ec>
   1cd2c:	mov	r0, r6
   1cd30:	bl	4a554 <npth_sleep@plt+0x34e64>
   1cd34:	cmp	r0, #0
   1cd38:	beq	1cd94 <npth_sleep@plt+0x76a4>
   1cd3c:	mov	r0, r6
   1cd40:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1cd44:	mov	r2, #2
   1cd48:	mov	r6, r0
   1cd4c:	ldrb	r3, [r4, #112]	; 0x70
   1cd50:	str	r2, [r4, #40]	; 0x28
   1cd54:	mov	ip, #0
   1cd58:	bic	r3, r3, #1
   1cd5c:	strb	r3, [r4, #112]	; 0x70
   1cd60:	add	r2, sp, #4
   1cd64:	mov	r1, r6
   1cd68:	mov	r0, r7
   1cd6c:	str	ip, [sp, #4]
   1cd70:	bl	1cc78 <npth_sleep@plt+0x7588>
   1cd74:	cmp	r0, #0
   1cd78:	beq	1ce84 <npth_sleep@plt+0x7794>
   1cd7c:	ldr	r2, [sp, #12]
   1cd80:	ldr	r3, [r5]
   1cd84:	cmp	r2, r3
   1cd88:	bne	1d05c <npth_sleep@plt+0x796c>
   1cd8c:	add	sp, sp, #16
   1cd90:	pop	{r4, r5, r6, r7, r8, pc}
   1cd94:	ldr	r1, [pc, #836]	; 1d0e0 <npth_sleep@plt+0x79f0>
   1cd98:	mov	r0, r6
   1cd9c:	bl	4a554 <npth_sleep@plt+0x34e64>
   1cda0:	cmp	r0, #0
   1cda4:	beq	1cf6c <npth_sleep@plt+0x787c>
   1cda8:	mov	r0, r6
   1cdac:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1cdb0:	mov	r2, #11
   1cdb4:	mov	r6, r0
   1cdb8:	b	1cd4c <npth_sleep@plt+0x765c>
   1cdbc:	mov	r0, r6
   1cdc0:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1cdc4:	mov	r2, #10
   1cdc8:	add	r1, sp, #8
   1cdcc:	bl	14f40 <strtoul@plt>
   1cdd0:	ldr	r6, [sp, #8]
   1cdd4:	ldrb	r3, [r6]
   1cdd8:	cmp	r3, #32
   1cddc:	cmpne	r3, #9
   1cde0:	mov	r8, r0
   1cde4:	bne	1cdf8 <npth_sleep@plt+0x7708>
   1cde8:	ldrb	r3, [r6, #1]!
   1cdec:	cmp	r3, #9
   1cdf0:	cmpne	r3, #32
   1cdf4:	beq	1cde8 <npth_sleep@plt+0x76f8>
   1cdf8:	cmp	r8, #0
   1cdfc:	beq	1cf58 <npth_sleep@plt+0x7868>
   1ce00:	mov	r3, #0
   1ce04:	mov	r2, r3
   1ce08:	mov	r1, #8
   1ce0c:	mov	r0, r8
   1ce10:	bl	14fdc <gcry_md_algo_info@plt>
   1ce14:	subs	r3, r0, #0
   1ce18:	bne	1cf58 <npth_sleep@plt+0x7868>
   1ce1c:	ldrb	r1, [r4, #112]	; 0x70
   1ce20:	str	r8, [r4, #40]	; 0x28
   1ce24:	add	r2, sp, #4
   1ce28:	bic	r1, r1, #1
   1ce2c:	strb	r1, [r4, #112]	; 0x70
   1ce30:	mov	r0, r7
   1ce34:	mov	r1, r6
   1ce38:	str	r3, [sp, #4]
   1ce3c:	bl	1cc78 <npth_sleep@plt+0x7588>
   1ce40:	cmp	r0, #0
   1ce44:	bne	1cd7c <npth_sleep@plt+0x768c>
   1ce48:	ldr	r1, [sp, #4]
   1ce4c:	ldr	r3, [pc, #656]	; 1d0e4 <npth_sleep@plt+0x79f4>
   1ce50:	lsr	r2, r1, #1
   1ce54:	cmp	r8, r3
   1ce58:	str	r2, [sp, #4]
   1ce5c:	bne	1ce90 <npth_sleep@plt+0x77a0>
   1ce60:	cmp	r2, #36	; 0x24
   1ce64:	bne	1ce90 <npth_sleep@plt+0x77a0>
   1ce68:	cmp	r1, #129	; 0x81
   1ce6c:	bhi	1cf94 <npth_sleep@plt+0x78a4>
   1ce70:	mov	r3, #0
   1ce74:	str	r2, [r4, #108]	; 0x6c
   1ce78:	str	r3, [sp, #4]
   1ce7c:	add	ip, r4, #44	; 0x2c
   1ce80:	b	1ced8 <npth_sleep@plt+0x77e8>
   1ce84:	ldr	r1, [sp, #4]
   1ce88:	lsr	r2, r1, #1
   1ce8c:	str	r2, [sp, #4]
   1ce90:	bic	r3, r2, #12
   1ce94:	bic	r0, r2, #16
   1ce98:	cmp	r3, #16
   1ce9c:	cmpne	r0, #32
   1cea0:	movne	r3, #1
   1cea4:	moveq	r3, #0
   1cea8:	cmp	r2, #64	; 0x40
   1ceac:	moveq	r3, #0
   1ceb0:	andne	r3, r3, #1
   1ceb4:	cmp	r3, #0
   1ceb8:	bne	1cfd0 <npth_sleep@plt+0x78e0>
   1cebc:	cmp	r1, #129	; 0x81
   1cec0:	bhi	1cf94 <npth_sleep@plt+0x78a4>
   1cec4:	cmp	r2, #0
   1cec8:	str	r2, [r4, #108]	; 0x6c
   1cecc:	str	r3, [sp, #4]
   1ced0:	add	ip, r4, #44	; 0x2c
   1ced4:	beq	1cf50 <npth_sleep@plt+0x7860>
   1ced8:	add	r2, r6, #2
   1cedc:	mov	r0, #0
   1cee0:	ldrb	r3, [r2, #-2]
   1cee4:	cmp	r3, #57	; 0x39
   1cee8:	lslls	r3, r3, #4
   1ceec:	andls	r3, r3, #240	; 0xf0
   1cef0:	bls	1cf08 <npth_sleep@plt+0x7818>
   1cef4:	cmp	r3, #70	; 0x46
   1cef8:	subls	r3, r3, #55	; 0x37
   1cefc:	subhi	r3, r3, #87	; 0x57
   1cf00:	lsl	r3, r3, #4
   1cf04:	uxtb	r3, r3
   1cf08:	ldrb	r1, [r2, #-1]
   1cf0c:	cmp	r1, #57	; 0x39
   1cf10:	subls	r1, r1, #48	; 0x30
   1cf14:	uxtbls	r1, r1
   1cf18:	bls	1cf2c <npth_sleep@plt+0x783c>
   1cf1c:	cmp	r1, #70	; 0x46
   1cf20:	subls	r1, r1, #55	; 0x37
   1cf24:	subhi	r1, r1, #87	; 0x57
   1cf28:	uxtb	r1, r1
   1cf2c:	add	r3, r3, r1
   1cf30:	strb	r3, [ip, r0]
   1cf34:	ldr	r0, [sp, #4]
   1cf38:	ldr	r3, [r4, #108]	; 0x6c
   1cf3c:	add	r0, r0, #1
   1cf40:	cmp	r0, r3
   1cf44:	add	r2, r2, #2
   1cf48:	str	r0, [sp, #4]
   1cf4c:	bcc	1cee0 <npth_sleep@plt+0x77f0>
   1cf50:	mov	r0, #0
   1cf54:	b	1cd7c <npth_sleep@plt+0x768c>
   1cf58:	mov	r0, r7
   1cf5c:	mov	r2, #0
   1cf60:	ldr	r1, [pc, #384]	; 1d0e8 <npth_sleep@plt+0x79f8>
   1cf64:	bl	15258 <assuan_set_error@plt>
   1cf68:	b	1cd7c <npth_sleep@plt+0x768c>
   1cf6c:	ldr	r1, [pc, #376]	; 1d0ec <npth_sleep@plt+0x79fc>
   1cf70:	mov	r0, r6
   1cf74:	bl	4a554 <npth_sleep@plt+0x34e64>
   1cf78:	cmp	r0, #0
   1cf7c:	beq	1cfa8 <npth_sleep@plt+0x78b8>
   1cf80:	mov	r0, r6
   1cf84:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1cf88:	mov	r2, #8
   1cf8c:	mov	r6, r0
   1cf90:	b	1cd4c <npth_sleep@plt+0x765c>
   1cf94:	mov	r0, r7
   1cf98:	ldr	r2, [pc, #336]	; 1d0f0 <npth_sleep@plt+0x7a00>
   1cf9c:	ldr	r1, [pc, #336]	; 1d0f4 <npth_sleep@plt+0x7a04>
   1cfa0:	bl	15258 <assuan_set_error@plt>
   1cfa4:	b	1cd7c <npth_sleep@plt+0x768c>
   1cfa8:	ldr	r1, [pc, #328]	; 1d0f8 <npth_sleep@plt+0x7a08>
   1cfac:	mov	r0, r6
   1cfb0:	bl	4a554 <npth_sleep@plt+0x34e64>
   1cfb4:	cmp	r0, #0
   1cfb8:	beq	1cfe4 <npth_sleep@plt+0x78f4>
   1cfbc:	mov	r0, r6
   1cfc0:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1cfc4:	mov	r2, #9
   1cfc8:	mov	r6, r0
   1cfcc:	b	1cd4c <npth_sleep@plt+0x765c>
   1cfd0:	mov	r0, r7
   1cfd4:	ldr	r2, [pc, #288]	; 1d0fc <npth_sleep@plt+0x7a0c>
   1cfd8:	ldr	r1, [pc, #276]	; 1d0f4 <npth_sleep@plt+0x7a04>
   1cfdc:	bl	15258 <assuan_set_error@plt>
   1cfe0:	b	1cd7c <npth_sleep@plt+0x768c>
   1cfe4:	ldr	r1, [pc, #276]	; 1d100 <npth_sleep@plt+0x7a10>
   1cfe8:	mov	r0, r6
   1cfec:	bl	4a554 <npth_sleep@plt+0x34e64>
   1cff0:	cmp	r0, #0
   1cff4:	beq	1d00c <npth_sleep@plt+0x791c>
   1cff8:	mov	r0, r6
   1cffc:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1d000:	mov	r2, #10
   1d004:	mov	r6, r0
   1d008:	b	1cd4c <npth_sleep@plt+0x765c>
   1d00c:	ldr	r1, [pc, #240]	; 1d104 <npth_sleep@plt+0x7a14>
   1d010:	mov	r0, r6
   1d014:	bl	4a554 <npth_sleep@plt+0x34e64>
   1d018:	cmp	r0, #0
   1d01c:	beq	1d034 <npth_sleep@plt+0x7944>
   1d020:	mov	r0, r6
   1d024:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1d028:	mov	r2, #3
   1d02c:	mov	r6, r0
   1d030:	b	1cd4c <npth_sleep@plt+0x765c>
   1d034:	ldr	r1, [pc, #204]	; 1d108 <npth_sleep@plt+0x7a18>
   1d038:	mov	r0, r6
   1d03c:	bl	4a554 <npth_sleep@plt+0x34e64>
   1d040:	subs	r8, r0, #0
   1d044:	beq	1d060 <npth_sleep@plt+0x7970>
   1d048:	mov	r0, r6
   1d04c:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1d050:	mov	r2, #1
   1d054:	mov	r6, r0
   1d058:	b	1cd4c <npth_sleep@plt+0x765c>
   1d05c:	bl	14a60 <__stack_chk_fail@plt>
   1d060:	ldr	r1, [pc, #164]	; 1d10c <npth_sleep@plt+0x7a1c>
   1d064:	mov	r0, r6
   1d068:	bl	4a554 <npth_sleep@plt+0x34e64>
   1d06c:	cmp	r0, #0
   1d070:	beq	1d0c0 <npth_sleep@plt+0x79d0>
   1d074:	mov	r0, r6
   1d078:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1d07c:	ldrb	r3, [r4, #112]	; 0x70
   1d080:	ldr	r2, [pc, #92]	; 1d0e4 <npth_sleep@plt+0x79f4>
   1d084:	str	r8, [sp, #4]
   1d088:	bic	r3, r3, #1
   1d08c:	str	r2, [r4, #40]	; 0x28
   1d090:	strb	r3, [r4, #112]	; 0x70
   1d094:	add	r2, sp, #4
   1d098:	mov	r1, r0
   1d09c:	mov	r6, r0
   1d0a0:	mov	r0, r7
   1d0a4:	bl	1cc78 <npth_sleep@plt+0x7588>
   1d0a8:	cmp	r0, #0
   1d0ac:	ldreq	r1, [sp, #4]
   1d0b0:	lsreq	r2, r1, #1
   1d0b4:	streq	r2, [sp, #4]
   1d0b8:	beq	1ce60 <npth_sleep@plt+0x7770>
   1d0bc:	b	1cd7c <npth_sleep@plt+0x768c>
   1d0c0:	mov	r0, r7
   1d0c4:	ldr	r2, [pc, #68]	; 1d110 <npth_sleep@plt+0x7a20>
   1d0c8:	ldr	r1, [pc, #36]	; 1d0f4 <npth_sleep@plt+0x7a04>
   1d0cc:	bl	15258 <assuan_set_error@plt>
   1d0d0:	b	1cd7c <npth_sleep@plt+0x768c>
   1d0d4:	andeq	ip, r6, r8, lsr r8
   1d0d8:	andeq	r4, r5, r8, asr r6
   1d0dc:	andeq	r4, r5, r0, ror #12
   1d0e0:	andeq	r4, r5, ip, ror #12
   1d0e4:	andeq	r0, r0, r1, lsl #8
   1d0e8:	streq	r0, [r0], #-84	; 0xffffffac
   1d0ec:	andeq	r4, r5, ip, ror r6
   1d0f0:	andeq	r4, r5, r0, lsl r7
   1d0f4:	streq	r0, [r0], #-280	; 0xfffffee8
   1d0f8:	andeq	r4, r5, ip, lsl #13
   1d0fc:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   1d100:	muleq	r5, ip, r6
   1d104:	andeq	r4, r5, ip, lsr #13
   1d108:			; <UNDEFINED> instruction: 0x000546bc
   1d10c:	andeq	r4, r5, r8, asr #13
   1d110:	ldrdeq	r4, [r5], -ip
   1d114:	push	{r4, r5, r6, r7, r8, r9, lr}
   1d118:	sub	sp, sp, #28
   1d11c:	ldr	r4, [pc, #652]	; 1d3b0 <npth_sleep@plt+0x7cc0>
   1d120:	mov	r7, r1
   1d124:	mov	r6, r0
   1d128:	ldr	r3, [r4]
   1d12c:	str	r3, [sp, #20]
   1d130:	bl	154e0 <assuan_get_pointer@plt>
   1d134:	mov	r2, #0
   1d138:	str	r2, [sp, #12]
   1d13c:	ldr	r3, [r0, #4]
   1d140:	cmp	r3, r2
   1d144:	bne	1d2e0 <npth_sleep@plt+0x7bf0>
   1d148:	ldr	r3, [pc, #612]	; 1d3b4 <npth_sleep@plt+0x7cc4>
   1d14c:	ldr	r3, [r3, #124]	; 0x7c
   1d150:	cmp	r3, #0
   1d154:	beq	1d2cc <npth_sleep@plt+0x7bdc>
   1d158:	ldr	r1, [pc, #600]	; 1d3b8 <npth_sleep@plt+0x7cc8>
   1d15c:	mov	r5, r0
   1d160:	mov	r0, r7
   1d164:	bl	4a554 <npth_sleep@plt+0x34e64>
   1d168:	mov	r8, r0
   1d16c:	mov	r0, r7
   1d170:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1d174:	ldrb	r3, [r0]
   1d178:	mov	r7, r0
   1d17c:	cmp	r3, #0
   1d180:	beq	1d2c4 <npth_sleep@plt+0x7bd4>
   1d184:	mov	r1, r0
   1d188:	b	1d198 <npth_sleep@plt+0x7aa8>
   1d18c:	ldrb	r3, [r1, #1]!
   1d190:	cmp	r3, #0
   1d194:	beq	1d2c4 <npth_sleep@plt+0x7bd4>
   1d198:	cmp	r3, #9
   1d19c:	cmpne	r3, #32
   1d1a0:	bne	1d18c <npth_sleep@plt+0x7a9c>
   1d1a4:	mov	r2, r1
   1d1a8:	mov	r3, #0
   1d1ac:	strb	r3, [r2], #1
   1d1b0:	ldrb	r3, [r1, #1]
   1d1b4:	cmp	r3, #0
   1d1b8:	bne	1d1cc <npth_sleep@plt+0x7adc>
   1d1bc:	b	1d2a8 <npth_sleep@plt+0x7bb8>
   1d1c0:	ldrb	r3, [r2, #1]!
   1d1c4:	cmp	r3, #0
   1d1c8:	beq	1d2a8 <npth_sleep@plt+0x7bb8>
   1d1cc:	cmp	r3, #32
   1d1d0:	cmpne	r3, #9
   1d1d4:	beq	1d1c0 <npth_sleep@plt+0x7ad0>
   1d1d8:	cmp	r3, #45	; 0x2d
   1d1dc:	bne	1d2a8 <npth_sleep@plt+0x7bb8>
   1d1e0:	ldrb	r3, [r2, #1]
   1d1e4:	cmp	r3, #49	; 0x31
   1d1e8:	bne	1d2a8 <npth_sleep@plt+0x7bb8>
   1d1ec:	ldrb	r3, [r2, #2]
   1d1f0:	add	r9, r2, #2
   1d1f4:	cmp	r3, #32
   1d1f8:	cmpne	r3, #9
   1d1fc:	bne	1d210 <npth_sleep@plt+0x7b20>
   1d200:	ldrb	r3, [r9, #1]!
   1d204:	cmp	r3, #9
   1d208:	cmpne	r3, #32
   1d20c:	beq	1d200 <npth_sleep@plt+0x7b10>
   1d210:	mov	r3, #0
   1d214:	add	r2, sp, #16
   1d218:	mov	r1, r9
   1d21c:	mov	r0, r6
   1d220:	str	r3, [sp, #16]
   1d224:	bl	1cc78 <npth_sleep@plt+0x7588>
   1d228:	cmp	r0, #0
   1d22c:	bne	1d2ac <npth_sleep@plt+0x7bbc>
   1d230:	ldr	r3, [sp, #16]
   1d234:	strb	r0, [r9, r3]
   1d238:	ldrb	r3, [r9]
   1d23c:	cmp	r3, #0
   1d240:	beq	1d2f0 <npth_sleep@plt+0x7c00>
   1d244:	cmp	r8, #0
   1d248:	bne	1d384 <npth_sleep@plt+0x7c94>
   1d24c:	mov	r0, r9
   1d250:	str	r9, [sp, #12]
   1d254:	bl	14f58 <strlen@plt>
   1d258:	mov	r3, r8
   1d25c:	mov	r1, r9
   1d260:	add	r2, r0, #1
   1d264:	mov	r0, r9
   1d268:	bl	427f0 <npth_sleep@plt+0x2d100>
   1d26c:	cmp	r0, #0
   1d270:	beq	1d398 <npth_sleep@plt+0x7ca8>
   1d274:	mvn	r3, #0
   1d278:	str	r3, [sp]
   1d27c:	mov	r1, r7
   1d280:	mov	r0, r5
   1d284:	ldr	r3, [sp, #12]
   1d288:	mov	r2, #1
   1d28c:	bl	269d0 <npth_sleep@plt+0x112e0>
   1d290:	cmp	r0, #0
   1d294:	beq	1d2ac <npth_sleep@plt+0x7bbc>
   1d298:	mov	r1, r0
   1d29c:	mov	r0, r6
   1d2a0:	bl	1accc <npth_sleep@plt+0x55dc>
   1d2a4:	b	1d2ac <npth_sleep@plt+0x7bbc>
   1d2a8:	ldr	r0, [pc, #268]	; 1d3bc <npth_sleep@plt+0x7ccc>
   1d2ac:	ldr	r2, [sp, #20]
   1d2b0:	ldr	r3, [r4]
   1d2b4:	cmp	r2, r3
   1d2b8:	bne	1d3ac <npth_sleep@plt+0x7cbc>
   1d2bc:	add	sp, sp, #28
   1d2c0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d2c4:	ldr	r0, [pc, #244]	; 1d3c0 <npth_sleep@plt+0x7cd0>
   1d2c8:	b	1d2ac <npth_sleep@plt+0x7bbc>
   1d2cc:	mov	r0, r6
   1d2d0:	ldr	r2, [pc, #236]	; 1d3c4 <npth_sleep@plt+0x7cd4>
   1d2d4:	ldr	r1, [pc, #236]	; 1d3c8 <npth_sleep@plt+0x7cd8>
   1d2d8:	bl	15258 <assuan_set_error@plt>
   1d2dc:	b	1d2ac <npth_sleep@plt+0x7bbc>
   1d2e0:	mov	r0, r6
   1d2e4:	ldr	r1, [pc, #224]	; 1d3cc <npth_sleep@plt+0x7cdc>
   1d2e8:	bl	1accc <npth_sleep@plt+0x55dc>
   1d2ec:	b	1d2ac <npth_sleep@plt+0x7bbc>
   1d2f0:	cmp	r8, #0
   1d2f4:	beq	1d368 <npth_sleep@plt+0x7c78>
   1d2f8:	mov	r3, #480	; 0x1e0
   1d2fc:	ldr	r2, [pc, #204]	; 1d3d0 <npth_sleep@plt+0x7ce0>
   1d300:	ldr	r1, [pc, #204]	; 1d3d4 <npth_sleep@plt+0x7ce4>
   1d304:	mov	r0, r6
   1d308:	bl	48828 <npth_sleep@plt+0x33138>
   1d30c:	cmp	r0, #0
   1d310:	bne	1d298 <npth_sleep@plt+0x7ba8>
   1d314:	mov	r2, #480	; 0x1e0
   1d318:	str	r2, [sp]
   1d31c:	add	r3, sp, #16
   1d320:	add	r2, sp, #12
   1d324:	ldr	r1, [pc, #172]	; 1d3d8 <npth_sleep@plt+0x7ce8>
   1d328:	mov	r0, r6
   1d32c:	bl	14b8c <assuan_inquire@plt>
   1d330:	cmp	r0, #0
   1d334:	bne	1d298 <npth_sleep@plt+0x7ba8>
   1d338:	mvn	r3, #0
   1d33c:	mov	r1, r7
   1d340:	mov	r0, r5
   1d344:	str	r3, [sp]
   1d348:	mov	r2, #1
   1d34c:	ldr	r3, [sp, #12]
   1d350:	bl	269d0 <npth_sleep@plt+0x112e0>
   1d354:	mov	r5, r0
   1d358:	ldr	r0, [sp, #12]
   1d35c:	bl	149dc <gcry_free@plt>
   1d360:	mov	r0, r5
   1d364:	b	1d290 <npth_sleep@plt+0x7ba0>
   1d368:	ldr	r2, [pc, #108]	; 1d3dc <npth_sleep@plt+0x7cec>
   1d36c:	ldr	r1, [pc, #72]	; 1d3bc <npth_sleep@plt+0x7ccc>
   1d370:	mov	r0, r6
   1d374:	bl	15258 <assuan_set_error@plt>
   1d378:	cmp	r0, #0
   1d37c:	bne	1d298 <npth_sleep@plt+0x7ba8>
   1d380:	b	1d274 <npth_sleep@plt+0x7b84>
   1d384:	ldr	r2, [pc, #84]	; 1d3e0 <npth_sleep@plt+0x7cf0>
   1d388:	ldr	r1, [pc, #84]	; 1d3e4 <npth_sleep@plt+0x7cf4>
   1d38c:	mov	r0, r6
   1d390:	bl	15258 <assuan_set_error@plt>
   1d394:	b	1d290 <npth_sleep@plt+0x7ba0>
   1d398:	ldr	r2, [pc, #72]	; 1d3e8 <npth_sleep@plt+0x7cf8>
   1d39c:	ldr	r1, [pc, #64]	; 1d3e4 <npth_sleep@plt+0x7cf4>
   1d3a0:	mov	r0, r6
   1d3a4:	bl	15258 <assuan_set_error@plt>
   1d3a8:	b	1d378 <npth_sleep@plt+0x7c88>
   1d3ac:	bl	14a60 <__stack_chk_fail@plt>
   1d3b0:	andeq	ip, r6, r8, lsr r8
   1d3b4:	muleq	r6, r8, r9
   1d3b8:	andeq	r4, r5, r4, asr #14
   1d3bc:	streq	r0, [r0], #-69	; 0xffffffbb
   1d3c0:	streq	r0, [r0], #-128	; 0xffffff80
   1d3c4:	andeq	r4, r5, r4, lsr #14
   1d3c8:	streq	r0, [r0], #-60	; 0xffffffc4
   1d3cc:	streq	r0, [r0], #-251	; 0xffffff05
   1d3d0:	andeq	r4, r5, r8, ror r7
   1d3d4:	strdeq	r4, [r5], -r0
   1d3d8:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   1d3dc:	andeq	r4, r5, ip, ror r7
   1d3e0:	andeq	r4, r5, r0, asr r7
   1d3e4:	streq	r0, [r0], #-280	; 0xfffffee8
   1d3e8:	andeq	r4, r5, ip, lsr #12
   1d3ec:	push	{r4, r5, r6, r7, r8, lr}
   1d3f0:	sub	sp, sp, #8
   1d3f4:	ldr	r4, [pc, #156]	; 1d498 <npth_sleep@plt+0x7da8>
   1d3f8:	mov	r3, #0
   1d3fc:	mov	r7, r2
   1d400:	ldr	ip, [r4]
   1d404:	mov	r2, sp
   1d408:	str	ip, [sp, #4]
   1d40c:	str	r3, [sp]
   1d410:	mov	r6, r0
   1d414:	mov	r8, r1
   1d418:	bl	1cc78 <npth_sleep@plt+0x7588>
   1d41c:	subs	r5, r0, #0
   1d420:	bne	1d44c <npth_sleep@plt+0x7d5c>
   1d424:	ldr	r2, [sp]
   1d428:	lsr	r2, r2, #1
   1d42c:	cmp	r2, #20
   1d430:	str	r2, [sp]
   1d434:	beq	1d468 <npth_sleep@plt+0x7d78>
   1d438:	mov	r0, r6
   1d43c:	ldr	r2, [pc, #88]	; 1d49c <npth_sleep@plt+0x7dac>
   1d440:	ldr	r1, [pc, #88]	; 1d4a0 <npth_sleep@plt+0x7db0>
   1d444:	bl	15258 <assuan_set_error@plt>
   1d448:	mov	r5, r0
   1d44c:	ldr	r2, [sp, #4]
   1d450:	ldr	r3, [r4]
   1d454:	mov	r0, r5
   1d458:	cmp	r2, r3
   1d45c:	bne	1d494 <npth_sleep@plt+0x7da4>
   1d460:	add	sp, sp, #8
   1d464:	pop	{r4, r5, r6, r7, r8, pc}
   1d468:	mov	r1, r7
   1d46c:	mov	r0, r8
   1d470:	bl	42514 <npth_sleep@plt+0x2ce24>
   1d474:	cmp	r0, #0
   1d478:	bge	1d44c <npth_sleep@plt+0x7d5c>
   1d47c:	mov	r0, r6
   1d480:	ldr	r2, [pc, #28]	; 1d4a4 <npth_sleep@plt+0x7db4>
   1d484:	ldr	r1, [pc, #28]	; 1d4a8 <npth_sleep@plt+0x7db8>
   1d488:	bl	15258 <assuan_set_error@plt>
   1d48c:	mov	r5, r0
   1d490:	b	1d44c <npth_sleep@plt+0x7d5c>
   1d494:	bl	14a60 <__stack_chk_fail@plt>
   1d498:	andeq	ip, r6, r8, lsr r8
   1d49c:	muleq	r5, r4, r7
   1d4a0:	streq	r0, [r0], #-280	; 0xfffffee8
   1d4a4:			; <UNDEFINED> instruction: 0x000547b0
   1d4a8:	streq	r0, [r0], #-59	; 0xffffffc5
   1d4ac:	push	{r4, r5, r6, lr}
   1d4b0:	mov	r6, r1
   1d4b4:	mov	r5, r0
   1d4b8:	bl	154e0 <assuan_get_pointer@plt>
   1d4bc:	mov	r1, r6
   1d4c0:	mov	r4, r0
   1d4c4:	add	r2, r4, #116	; 0x74
   1d4c8:	mov	r0, r5
   1d4cc:	bl	1d3ec <npth_sleep@plt+0x7cfc>
   1d4d0:	cmp	r0, #0
   1d4d4:	moveq	r3, #1
   1d4d8:	streq	r3, [r4, #136]	; 0x88
   1d4dc:	pop	{r4, r5, r6, pc}
   1d4e0:	push	{r4, r5, r6, r7, lr}
   1d4e4:	mov	r6, r0
   1d4e8:	ldr	r7, [pc, #164]	; 1d594 <npth_sleep@plt+0x7ea4>
   1d4ec:	sub	sp, sp, #28
   1d4f0:	mov	r4, r1
   1d4f4:	ldr	r3, [r7]
   1d4f8:	str	r3, [sp, #20]
   1d4fc:	mov	r2, sp
   1d500:	mov	r1, r4
   1d504:	mov	r0, r6
   1d508:	bl	1d3ec <npth_sleep@plt+0x7cfc>
   1d50c:	subs	r5, r0, #0
   1d510:	bne	1d574 <npth_sleep@plt+0x7e84>
   1d514:	mov	r0, sp
   1d518:	bl	29118 <npth_sleep@plt+0x13a28>
   1d51c:	cmp	r0, #0
   1d520:	beq	1d574 <npth_sleep@plt+0x7e84>
   1d524:	ldrb	r3, [r4]
   1d528:	and	r2, r3, #223	; 0xdf
   1d52c:	cmp	r3, #9
   1d530:	cmpne	r2, #0
   1d534:	beq	1d55c <npth_sleep@plt+0x7e6c>
   1d538:	ldrb	r3, [r4, #1]!
   1d53c:	and	r2, r3, #223	; 0xdf
   1d540:	cmp	r3, #9
   1d544:	cmpne	r2, #0
   1d548:	bne	1d538 <npth_sleep@plt+0x7e48>
   1d54c:	cmp	r3, #9
   1d550:	cmpne	r3, #32
   1d554:	bne	1d568 <npth_sleep@plt+0x7e78>
   1d558:	ldrb	r3, [r4, #1]!
   1d55c:	cmp	r3, #9
   1d560:	cmpne	r3, #32
   1d564:	beq	1d558 <npth_sleep@plt+0x7e68>
   1d568:	cmp	r3, #0
   1d56c:	bne	1d4fc <npth_sleep@plt+0x7e0c>
   1d570:	ldr	r5, [pc, #32]	; 1d598 <npth_sleep@plt+0x7ea8>
   1d574:	ldr	r2, [sp, #20]
   1d578:	ldr	r3, [r7]
   1d57c:	mov	r0, r5
   1d580:	cmp	r2, r3
   1d584:	bne	1d590 <npth_sleep@plt+0x7ea0>
   1d588:	add	sp, sp, #28
   1d58c:	pop	{r4, r5, r6, r7, pc}
   1d590:	bl	14a60 <__stack_chk_fail@plt>
   1d594:	andeq	ip, r6, r8, lsr r8
   1d598:	streq	r0, [r0], #-17	; 0xffffffef
   1d59c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d5a0:	sub	sp, sp, #68	; 0x44
   1d5a4:	ldr	r6, [pc, #832]	; 1d8ec <npth_sleep@plt+0x81fc>
   1d5a8:	mov	r4, r1
   1d5ac:	mov	r7, r0
   1d5b0:	ldr	r3, [r6]
   1d5b4:	str	r3, [sp, #60]	; 0x3c
   1d5b8:	bl	154e0 <assuan_get_pointer@plt>
   1d5bc:	mov	r3, #0
   1d5c0:	str	r3, [sp, #32]
   1d5c4:	str	r3, [sp, #36]	; 0x24
   1d5c8:	ldr	r2, [r0, #4]
   1d5cc:	cmp	r2, r3
   1d5d0:	bne	1d6ac <npth_sleep@plt+0x7fbc>
   1d5d4:	ldr	r1, [pc, #788]	; 1d8f0 <npth_sleep@plt+0x8200>
   1d5d8:	mov	r8, r0
   1d5dc:	mov	r0, r4
   1d5e0:	bl	4a554 <npth_sleep@plt+0x34e64>
   1d5e4:	mov	fp, r0
   1d5e8:	mov	r0, r4
   1d5ec:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1d5f0:	add	r2, sp, #40	; 0x28
   1d5f4:	mov	r1, r0
   1d5f8:	mov	r5, r0
   1d5fc:	mov	r0, r7
   1d600:	bl	1d3ec <npth_sleep@plt+0x7cfc>
   1d604:	subs	r9, r0, #0
   1d608:	beq	1d638 <npth_sleep@plt+0x7f48>
   1d60c:	mov	r1, r9
   1d610:	mov	r0, r7
   1d614:	bl	1accc <npth_sleep@plt+0x55dc>
   1d618:	mov	r9, r0
   1d61c:	ldr	r2, [sp, #60]	; 0x3c
   1d620:	ldr	r3, [r6]
   1d624:	mov	r0, r9
   1d628:	cmp	r2, r3
   1d62c:	bne	1d8e8 <npth_sleep@plt+0x81f8>
   1d630:	add	sp, sp, #68	; 0x44
   1d634:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d638:	add	r0, sp, #40	; 0x28
   1d63c:	bl	29118 <npth_sleep@plt+0x13a28>
   1d640:	cmp	r0, #0
   1d644:	bne	1d700 <npth_sleep@plt+0x8010>
   1d648:	ldrb	r3, [r5, #40]	; 0x28
   1d64c:	add	r5, r5, #40	; 0x28
   1d650:	cmp	r3, #0
   1d654:	bne	1d668 <npth_sleep@plt+0x7f78>
   1d658:	b	1d6a4 <npth_sleep@plt+0x7fb4>
   1d65c:	ldrb	r3, [r5, #1]!
   1d660:	cmp	r3, #0
   1d664:	beq	1d6a4 <npth_sleep@plt+0x7fb4>
   1d668:	cmp	r3, #9
   1d66c:	cmpne	r3, #32
   1d670:	beq	1d65c <npth_sleep@plt+0x7f6c>
   1d674:	mov	r4, r5
   1d678:	b	1d694 <npth_sleep@plt+0x7fa4>
   1d67c:	cmp	r3, #32
   1d680:	cmpne	r3, #9
   1d684:	movne	r3, #1
   1d688:	moveq	r3, #0
   1d68c:	beq	1d6c0 <npth_sleep@plt+0x7fd0>
   1d690:	mov	r4, r2
   1d694:	ldrb	r3, [r4, #1]
   1d698:	add	r2, r4, #1
   1d69c:	cmp	r3, #0
   1d6a0:	bne	1d67c <npth_sleep@plt+0x7f8c>
   1d6a4:	ldr	r9, [pc, #584]	; 1d8f4 <npth_sleep@plt+0x8204>
   1d6a8:	b	1d60c <npth_sleep@plt+0x7f1c>
   1d6ac:	mov	r0, r7
   1d6b0:	ldr	r1, [pc, #576]	; 1d8f8 <npth_sleep@plt+0x8208>
   1d6b4:	bl	1accc <npth_sleep@plt+0x55dc>
   1d6b8:	mov	r9, r0
   1d6bc:	b	1d61c <npth_sleep@plt+0x7f2c>
   1d6c0:	ldrb	r1, [r2, #1]
   1d6c4:	strb	r3, [r2]
   1d6c8:	add	r4, r4, #2
   1d6cc:	cmp	r1, #0
   1d6d0:	beq	1d6a4 <npth_sleep@plt+0x7fb4>
   1d6d4:	cmp	r1, #32
   1d6d8:	cmpne	r1, #9
   1d6dc:	beq	1d6f0 <npth_sleep@plt+0x8000>
   1d6e0:	b	1d708 <npth_sleep@plt+0x8018>
   1d6e4:	cmp	r3, #9
   1d6e8:	cmpne	r3, #32
   1d6ec:	bne	1d708 <npth_sleep@plt+0x8018>
   1d6f0:	ldrb	r3, [r4, #1]!
   1d6f4:	cmp	r3, #0
   1d6f8:	bne	1d6e4 <npth_sleep@plt+0x7ff4>
   1d6fc:	b	1d6a4 <npth_sleep@plt+0x7fb4>
   1d700:	ldr	r9, [pc, #500]	; 1d8fc <npth_sleep@plt+0x820c>
   1d704:	b	1d60c <npth_sleep@plt+0x7f1c>
   1d708:	mov	r0, r4
   1d70c:	b	1d728 <npth_sleep@plt+0x8038>
   1d710:	cmp	r3, #32
   1d714:	cmpne	r3, #9
   1d718:	movne	r3, #1
   1d71c:	moveq	r3, #0
   1d720:	beq	1d73c <npth_sleep@plt+0x804c>
   1d724:	mov	r0, r2
   1d728:	ldrb	r3, [r0, #1]
   1d72c:	add	r2, r0, #1
   1d730:	cmp	r3, #0
   1d734:	bne	1d710 <npth_sleep@plt+0x8020>
   1d738:	b	1d6a4 <npth_sleep@plt+0x7fb4>
   1d73c:	ldrb	r1, [r2, #1]
   1d740:	strb	r3, [r2]
   1d744:	add	r0, r0, #2
   1d748:	cmp	r1, #0
   1d74c:	beq	1d778 <npth_sleep@plt+0x8088>
   1d750:	cmp	r1, #9
   1d754:	cmpne	r1, #32
   1d758:	beq	1d76c <npth_sleep@plt+0x807c>
   1d75c:	b	1d7ec <npth_sleep@plt+0x80fc>
   1d760:	cmp	r3, #9
   1d764:	cmpne	r3, #32
   1d768:	bne	1d7ec <npth_sleep@plt+0x80fc>
   1d76c:	ldrb	r3, [r0, #1]!
   1d770:	cmp	r3, #0
   1d774:	bne	1d760 <npth_sleep@plt+0x8070>
   1d778:	bl	410bc <npth_sleep@plt+0x2b9cc>
   1d77c:	cmn	r0, #1
   1d780:	str	r0, [sp, #28]
   1d784:	beq	1d820 <npth_sleep@plt+0x8130>
   1d788:	ldr	r3, [r8, #8]
   1d78c:	mov	r1, #0
   1d790:	add	ip, sp, #32
   1d794:	add	r0, sp, #36	; 0x24
   1d798:	ldr	r2, [r3, #8]
   1d79c:	str	r0, [sp]
   1d7a0:	add	r3, sp, #40	; 0x28
   1d7a4:	str	r1, [sp, #16]
   1d7a8:	str	r1, [sp, #8]
   1d7ac:	str	r1, [sp, #4]
   1d7b0:	str	ip, [sp, #12]
   1d7b4:	mov	r0, r8
   1d7b8:	bl	2825c <npth_sleep@plt+0x12b6c>
   1d7bc:	subs	r9, r0, #0
   1d7c0:	ldr	r0, [sp, #36]	; 0x24
   1d7c4:	bne	1d7e4 <npth_sleep@plt+0x80f4>
   1d7c8:	cmp	r0, #0
   1d7cc:	beq	1d828 <npth_sleep@plt+0x8138>
   1d7d0:	bl	149dc <gcry_free@plt>
   1d7d4:	ldr	r0, [sp, #32]
   1d7d8:	bl	148d4 <gcry_sexp_release@plt>
   1d7dc:	ldr	r9, [pc, #284]	; 1d900 <npth_sleep@plt+0x8210>
   1d7e0:	b	1d60c <npth_sleep@plt+0x7f1c>
   1d7e4:	bl	149dc <gcry_free@plt>
   1d7e8:	b	1d60c <npth_sleep@plt+0x7f1c>
   1d7ec:	mov	r2, r0
   1d7f0:	b	1d808 <npth_sleep@plt+0x8118>
   1d7f4:	cmp	r3, #32
   1d7f8:	cmpne	r3, #9
   1d7fc:	movne	r3, #1
   1d800:	moveq	r3, #0
   1d804:	beq	1d818 <npth_sleep@plt+0x8128>
   1d808:	ldrb	r3, [r2, #1]!
   1d80c:	cmp	r3, #0
   1d810:	bne	1d7f4 <npth_sleep@plt+0x8104>
   1d814:	b	1d778 <npth_sleep@plt+0x8088>
   1d818:	strb	r3, [r2]
   1d81c:	b	1d778 <npth_sleep@plt+0x8088>
   1d820:	ldr	r9, [pc, #220]	; 1d904 <npth_sleep@plt+0x8214>
   1d824:	b	1d60c <npth_sleep@plt+0x7f1c>
   1d828:	mov	r3, r9
   1d82c:	mov	r2, r9
   1d830:	mov	r1, #1
   1d834:	ldr	r0, [sp, #32]
   1d838:	bl	14c70 <gcry_sexp_sprint@plt>
   1d83c:	mov	r9, r0
   1d840:	add	r0, r0, #30
   1d844:	bl	14d54 <gcry_malloc_secure@plt>
   1d848:	subs	sl, r0, #0
   1d84c:	beq	1d8bc <npth_sleep@plt+0x81cc>
   1d850:	mov	r3, r9
   1d854:	mov	r2, sl
   1d858:	mov	r1, #1
   1d85c:	ldr	r0, [sp, #32]
   1d860:	bl	14c70 <gcry_sexp_sprint@plt>
   1d864:	ldr	r0, [sp, #32]
   1d868:	bl	148d4 <gcry_sexp_release@plt>
   1d86c:	sub	r0, r9, #2
   1d870:	ldr	r3, [sp, #28]
   1d874:	ldr	r2, [pc, #140]	; 1d908 <npth_sleep@plt+0x8218>
   1d878:	mov	r1, #30
   1d87c:	add	r9, r9, #27
   1d880:	add	r0, sl, r0
   1d884:	bl	15264 <gpgrt_snprintf@plt>
   1d888:	str	r9, [sp, #4]
   1d88c:	mov	r3, r4
   1d890:	mov	r2, r5
   1d894:	mov	r1, fp
   1d898:	str	sl, [sp]
   1d89c:	mov	r0, r8
   1d8a0:	bl	31abc <npth_sleep@plt+0x1c3cc>
   1d8a4:	mov	r9, r0
   1d8a8:	mov	r0, sl
   1d8ac:	bl	149dc <gcry_free@plt>
   1d8b0:	cmp	r9, #0
   1d8b4:	beq	1d61c <npth_sleep@plt+0x7f2c>
   1d8b8:	b	1d60c <npth_sleep@plt+0x7f1c>
   1d8bc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1d8c0:	subs	r9, r0, #0
   1d8c4:	bne	1d8d4 <npth_sleep@plt+0x81e4>
   1d8c8:	ldr	r0, [sp, #32]
   1d8cc:	bl	148d4 <gcry_sexp_release@plt>
   1d8d0:	b	1d61c <npth_sleep@plt+0x7f2c>
   1d8d4:	uxth	r9, r9
   1d8d8:	ldr	r0, [sp, #32]
   1d8dc:	orr	r9, r9, #67108864	; 0x4000000
   1d8e0:	bl	148d4 <gcry_sexp_release@plt>
   1d8e4:	b	1d60c <npth_sleep@plt+0x7f1c>
   1d8e8:	bl	14a60 <__stack_chk_fail@plt>
   1d8ec:	andeq	ip, r6, r8, lsr r8
   1d8f0:	andeq	r4, r5, r0, ror r3
   1d8f4:	streq	r0, [r0], #-128	; 0xffffff80
   1d8f8:	streq	r0, [r0], #-251	; 0xffffff05
   1d8fc:	streq	r0, [r0], #-17	; 0xffffffef
   1d900:	streq	r0, [r0], #-54	; 0xffffffca
   1d904:	streq	r0, [r0], #-161	; 0xffffff5f
   1d908:			; <UNDEFINED> instruction: 0x000547b8
   1d90c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d910:	sub	sp, sp, #36	; 0x24
   1d914:	ldr	r6, [pc, #272]	; 1da2c <npth_sleep@plt+0x833c>
   1d918:	mov	r4, r1
   1d91c:	mov	r9, r0
   1d920:	ldr	r3, [r6]
   1d924:	str	r3, [sp, #28]
   1d928:	bl	154e0 <assuan_get_pointer@plt>
   1d92c:	ldr	r8, [r0, #4]
   1d930:	cmp	r8, #0
   1d934:	bne	1da14 <npth_sleep@plt+0x8324>
   1d938:	ldr	r1, [pc, #240]	; 1da30 <npth_sleep@plt+0x8340>
   1d93c:	mov	r5, r0
   1d940:	mov	r0, r4
   1d944:	bl	4a554 <npth_sleep@plt+0x34e64>
   1d948:	ldr	r1, [pc, #228]	; 1da34 <npth_sleep@plt+0x8344>
   1d94c:	mov	r7, r0
   1d950:	mov	r0, r4
   1d954:	bl	4a554 <npth_sleep@plt+0x34e64>
   1d958:	mov	sl, r0
   1d95c:	mov	r0, r4
   1d960:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1d964:	ldr	r3, [pc, #204]	; 1da38 <npth_sleep@plt+0x8348>
   1d968:	add	r2, sp, #8
   1d96c:	ldr	r3, [r3, #128]	; 0x80
   1d970:	cmp	r3, #0
   1d974:	moveq	r7, #0
   1d978:	mov	r1, r0
   1d97c:	mov	r0, r9
   1d980:	bl	1d3ec <npth_sleep@plt+0x7cfc>
   1d984:	cmp	r0, #0
   1d988:	mov	r4, r0
   1d98c:	mov	fp, r0
   1d990:	beq	1d9d4 <npth_sleep@plt+0x82e4>
   1d994:	ldr	r3, [r5, #8]
   1d998:	ldr	r0, [r3, #8]
   1d99c:	bl	149dc <gcry_free@plt>
   1d9a0:	ldr	r3, [r5, #8]
   1d9a4:	str	r8, [r3, #8]
   1d9a8:	mov	r1, r4
   1d9ac:	mov	r0, r9
   1d9b0:	bl	1accc <npth_sleep@plt+0x55dc>
   1d9b4:	mov	r4, r0
   1d9b8:	ldr	r2, [sp, #28]
   1d9bc:	ldr	r3, [r6]
   1d9c0:	mov	r0, r4
   1d9c4:	cmp	r2, r3
   1d9c8:	bne	1da28 <npth_sleep@plt+0x8338>
   1d9cc:	add	sp, sp, #36	; 0x24
   1d9d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9d4:	ldr	r1, [r5, #8]
   1d9d8:	mov	r3, r7
   1d9dc:	add	r2, sp, #8
   1d9e0:	ldr	r1, [r1, #8]
   1d9e4:	mov	r0, r5
   1d9e8:	str	sl, [sp]
   1d9ec:	bl	29364 <npth_sleep@plt+0x13c74>
   1d9f0:	ldr	r3, [r5, #8]
   1d9f4:	mov	r4, r0
   1d9f8:	ldr	r0, [r3, #8]
   1d9fc:	bl	149dc <gcry_free@plt>
   1da00:	ldr	r3, [r5, #8]
   1da04:	cmp	r4, #0
   1da08:	str	fp, [r3, #8]
   1da0c:	beq	1d9b8 <npth_sleep@plt+0x82c8>
   1da10:	b	1d9a8 <npth_sleep@plt+0x82b8>
   1da14:	mov	r0, r9
   1da18:	ldr	r1, [pc, #28]	; 1da3c <npth_sleep@plt+0x834c>
   1da1c:	bl	1accc <npth_sleep@plt+0x55dc>
   1da20:	mov	r4, r0
   1da24:	b	1d9b8 <npth_sleep@plt+0x82c8>
   1da28:	bl	14a60 <__stack_chk_fail@plt>
   1da2c:	andeq	ip, r6, r8, lsr r8
   1da30:	andeq	r4, r5, r0, ror r3
   1da34:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   1da38:	muleq	r6, r8, r9
   1da3c:	streq	r0, [r0], #-251	; 0xffffff05
   1da40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da44:	sub	sp, sp, #92	; 0x5c
   1da48:	ldr	r8, [pc, #1032]	; 1de58 <npth_sleep@plt+0x8768>
   1da4c:	mov	r9, r1
   1da50:	mov	sl, r0
   1da54:	ldr	r3, [r8]
   1da58:	str	r3, [sp, #84]	; 0x54
   1da5c:	bl	154e0 <assuan_get_pointer@plt>
   1da60:	mov	r3, #0
   1da64:	str	r3, [sp, #28]
   1da68:	str	r3, [sp, #32]
   1da6c:	str	r3, [sp, #40]	; 0x28
   1da70:	str	r3, [sp, #44]	; 0x2c
   1da74:	str	r3, [sp, #48]	; 0x30
   1da78:	ldr	r2, [r0, #4]
   1da7c:	cmp	r2, r3
   1da80:	bne	1dc08 <npth_sleep@plt+0x8518>
   1da84:	ldr	r1, [pc, #976]	; 1de5c <npth_sleep@plt+0x876c>
   1da88:	mov	r6, r0
   1da8c:	mov	r0, r9
   1da90:	bl	4a554 <npth_sleep@plt+0x34e64>
   1da94:	ldr	r1, [pc, #964]	; 1de60 <npth_sleep@plt+0x8770>
   1da98:	mov	fp, r0
   1da9c:	mov	r0, r9
   1daa0:	bl	4a73c <npth_sleep@plt+0x3504c>
   1daa4:	subs	r7, r0, #0
   1daa8:	beq	1daf4 <npth_sleep@plt+0x8404>
   1daac:	ldrb	r4, [r7]
   1dab0:	mov	r5, r7
   1dab4:	cmp	r4, #0
   1dab8:	bne	1dacc <npth_sleep@plt+0x83dc>
   1dabc:	b	1dad8 <npth_sleep@plt+0x83e8>
   1dac0:	ldrb	r4, [r5, #1]!
   1dac4:	cmp	r4, #0
   1dac8:	beq	1dad8 <npth_sleep@plt+0x83e8>
   1dacc:	cmp	r4, #32
   1dad0:	cmpne	r4, #9
   1dad4:	bne	1dac0 <npth_sleep@plt+0x83d0>
   1dad8:	mov	r3, #0
   1dadc:	mov	r0, r7
   1dae0:	strb	r3, [r5]
   1dae4:	bl	15684 <gcry_strdup@plt>
   1dae8:	strb	r4, [r5]
   1daec:	subs	r7, r0, #0
   1daf0:	beq	1dc54 <npth_sleep@plt+0x8564>
   1daf4:	mov	r0, r9
   1daf8:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1dafc:	ldr	r3, [r6, #8]
   1db00:	ldr	r5, [r3, #16]
   1db04:	cmp	r5, #0
   1db08:	beq	1dc30 <npth_sleep@plt+0x8540>
   1db0c:	mov	r1, r0
   1db10:	add	r2, sp, #64	; 0x40
   1db14:	mov	r0, sl
   1db18:	bl	1d3ec <npth_sleep@plt+0x7cfc>
   1db1c:	subs	r4, r0, #0
   1db20:	movne	r5, #0
   1db24:	bne	1db94 <npth_sleep@plt+0x84a4>
   1db28:	add	r0, sp, #64	; 0x40
   1db2c:	bl	29118 <npth_sleep@plt+0x13a28>
   1db30:	cmp	r0, #0
   1db34:	bne	1dc48 <npth_sleep@plt+0x8558>
   1db38:	ldr	r3, [r6, #8]
   1db3c:	cmp	fp, #0
   1db40:	mov	r5, #0
   1db44:	add	r1, sp, #48	; 0x30
   1db48:	ldr	r2, [r3, #8]
   1db4c:	add	r0, sp, #28
   1db50:	moveq	r3, fp
   1db54:	addne	r3, sp, #44	; 0x2c
   1db58:	str	r3, [sp, #16]
   1db5c:	str	r0, [sp, #12]
   1db60:	stm	sp, {r1, r5}
   1db64:	add	r3, sp, #64	; 0x40
   1db68:	str	r5, [sp, #8]
   1db6c:	mov	r1, r7
   1db70:	mov	r0, r6
   1db74:	bl	2825c <npth_sleep@plt+0x12b6c>
   1db78:	subs	r4, r0, #0
   1db7c:	bne	1db94 <npth_sleep@plt+0x84a4>
   1db80:	ldr	r5, [sp, #48]	; 0x30
   1db84:	cmp	r5, #0
   1db88:	beq	1dc70 <npth_sleep@plt+0x8580>
   1db8c:	mov	r5, r4
   1db90:	ldr	r4, [pc, #716]	; 1de64 <npth_sleep@plt+0x8774>
   1db94:	mov	r0, r7
   1db98:	bl	149dc <gcry_free@plt>
   1db9c:	ldr	r0, [sp, #44]	; 0x2c
   1dba0:	bl	149dc <gcry_free@plt>
   1dba4:	mov	r0, r5
   1dba8:	bl	149dc <gcry_free@plt>
   1dbac:	ldr	r0, [sp, #40]	; 0x28
   1dbb0:	bl	15564 <gcry_cipher_close@plt>
   1dbb4:	ldr	r0, [sp, #32]
   1dbb8:	bl	149dc <gcry_free@plt>
   1dbbc:	ldr	r0, [sp, #28]
   1dbc0:	bl	148d4 <gcry_sexp_release@plt>
   1dbc4:	ldr	r3, [r6, #8]
   1dbc8:	ldr	r0, [r3, #8]
   1dbcc:	bl	149dc <gcry_free@plt>
   1dbd0:	ldr	r3, [r6, #8]
   1dbd4:	mov	r2, #0
   1dbd8:	ldr	r0, [sp, #48]	; 0x30
   1dbdc:	str	r2, [r3, #8]
   1dbe0:	bl	149dc <gcry_free@plt>
   1dbe4:	cmp	r4, #0
   1dbe8:	bne	1dc1c <npth_sleep@plt+0x852c>
   1dbec:	ldr	r2, [sp, #84]	; 0x54
   1dbf0:	ldr	r3, [r8]
   1dbf4:	mov	r0, r4
   1dbf8:	cmp	r2, r3
   1dbfc:	bne	1de54 <npth_sleep@plt+0x8764>
   1dc00:	add	sp, sp, #92	; 0x5c
   1dc04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc08:	mov	r0, sl
   1dc0c:	ldr	r1, [pc, #596]	; 1de68 <npth_sleep@plt+0x8778>
   1dc10:	bl	1accc <npth_sleep@plt+0x55dc>
   1dc14:	mov	r4, r0
   1dc18:	b	1dbec <npth_sleep@plt+0x84fc>
   1dc1c:	mov	r1, r4
   1dc20:	mov	r0, sl
   1dc24:	bl	1accc <npth_sleep@plt+0x55dc>
   1dc28:	mov	r4, r0
   1dc2c:	b	1dbec <npth_sleep@plt+0x84fc>
   1dc30:	ldr	r2, [pc, #564]	; 1de6c <npth_sleep@plt+0x877c>
   1dc34:	ldr	r1, [pc, #564]	; 1de70 <npth_sleep@plt+0x8780>
   1dc38:	mov	r0, sl
   1dc3c:	bl	15258 <assuan_set_error@plt>
   1dc40:	mov	r4, r0
   1dc44:	b	1db94 <npth_sleep@plt+0x84a4>
   1dc48:	mov	r5, r4
   1dc4c:	ldr	r4, [pc, #544]	; 1de74 <npth_sleep@plt+0x8784>
   1dc50:	b	1db94 <npth_sleep@plt+0x84a4>
   1dc54:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1dc58:	subs	r4, r0, #0
   1dc5c:	moveq	r5, r7
   1dc60:	uxthne	r4, r4
   1dc64:	orrne	r4, r4, #67108864	; 0x4000000
   1dc68:	movne	r5, r7
   1dc6c:	b	1db94 <npth_sleep@plt+0x84a4>
   1dc70:	cmp	fp, #0
   1dc74:	beq	1dd9c <npth_sleep@plt+0x86ac>
   1dc78:	ldr	r2, [sp, #44]	; 0x2c
   1dc7c:	cmp	r2, #0
   1dc80:	beq	1ddbc <npth_sleep@plt+0x86cc>
   1dc84:	add	r3, sp, #36	; 0x24
   1dc88:	str	r3, [sp]
   1dc8c:	ldr	r1, [sp, #28]
   1dc90:	add	r3, sp, #32
   1dc94:	mov	r0, r6
   1dc98:	bl	33b6c <npth_sleep@plt+0x1e47c>
   1dc9c:	subs	r4, r0, #0
   1dca0:	bne	1db94 <npth_sleep@plt+0x84a4>
   1dca4:	ldr	r3, [sp, #44]	; 0x2c
   1dca8:	cmp	r3, #0
   1dcac:	beq	1dcd8 <npth_sleep@plt+0x85e8>
   1dcb0:	cmp	r7, #0
   1dcb4:	beq	1dde8 <npth_sleep@plt+0x86f8>
   1dcb8:	mov	r2, #120	; 0x78
   1dcbc:	str	r2, [sp]
   1dcc0:	mov	r1, r7
   1dcc4:	mov	r2, #5
   1dcc8:	mov	r0, r6
   1dccc:	bl	269d0 <npth_sleep@plt+0x112e0>
   1dcd0:	subs	r4, r0, #0
   1dcd4:	beq	1de14 <npth_sleep@plt+0x8724>
   1dcd8:	ldr	r0, [sp, #28]
   1dcdc:	bl	148d4 <gcry_sexp_release@plt>
   1dce0:	mov	ip, #0
   1dce4:	mov	r2, #7
   1dce8:	mov	r3, ip
   1dcec:	mov	r1, r2
   1dcf0:	add	r0, sp, #40	; 0x28
   1dcf4:	str	ip, [sp, #28]
   1dcf8:	bl	14df0 <gcry_cipher_open@plt>
   1dcfc:	subs	r4, r0, #0
   1dd00:	bne	1db94 <npth_sleep@plt+0x84a4>
   1dd04:	ldr	r3, [r6, #8]
   1dd08:	mov	r2, #16
   1dd0c:	ldr	r0, [sp, #40]	; 0x28
   1dd10:	ldr	r1, [r3, #16]
   1dd14:	bl	148a4 <gcry_cipher_setkey@plt>
   1dd18:	subs	r4, r0, #0
   1dd1c:	bne	1db94 <npth_sleep@plt+0x84a4>
   1dd20:	ldr	r9, [sp, #36]	; 0x24
   1dd24:	add	r9, r9, #8
   1dd28:	mov	r0, r9
   1dd2c:	bl	146d0 <gcry_malloc@plt>
   1dd30:	subs	r5, r0, #0
   1dd34:	beq	1de40 <npth_sleep@plt+0x8750>
   1dd38:	ldr	r2, [sp, #36]	; 0x24
   1dd3c:	ldr	r3, [sp, #32]
   1dd40:	str	r2, [sp]
   1dd44:	mov	r1, r5
   1dd48:	mov	r2, r9
   1dd4c:	ldr	r0, [sp, #40]	; 0x28
   1dd50:	bl	149c4 <gcry_cipher_encrypt@plt>
   1dd54:	subs	r4, r0, #0
   1dd58:	bne	1db94 <npth_sleep@plt+0x84a4>
   1dd5c:	ldr	r0, [sp, #32]
   1dd60:	bl	149dc <gcry_free@plt>
   1dd64:	ldr	r0, [sp, #40]	; 0x28
   1dd68:	str	r4, [sp, #32]
   1dd6c:	bl	15564 <gcry_cipher_close@plt>
   1dd70:	mov	r0, sl
   1dd74:	str	r4, [sp, #40]	; 0x28
   1dd78:	bl	14b5c <assuan_begin_confidential@plt>
   1dd7c:	mov	r2, r9
   1dd80:	mov	r1, r5
   1dd84:	mov	r0, sl
   1dd88:	bl	15060 <assuan_send_data@plt>
   1dd8c:	mov	r4, r0
   1dd90:	mov	r0, sl
   1dd94:	bl	14bbc <assuan_end_confidential@plt>
   1dd98:	b	1db94 <npth_sleep@plt+0x84a4>
   1dd9c:	add	r3, sp, #36	; 0x24
   1dda0:	add	r2, sp, #32
   1dda4:	mov	r1, #1
   1dda8:	ldr	r0, [sp, #28]
   1ddac:	bl	3ddd0 <npth_sleep@plt+0x286e0>
   1ddb0:	subs	r4, r0, #0
   1ddb4:	bne	1db94 <npth_sleep@plt+0x84a4>
   1ddb8:	b	1dcd8 <npth_sleep@plt+0x85e8>
   1ddbc:	mov	r2, #5
   1ddc0:	ldr	r1, [pc, #176]	; 1de78 <npth_sleep@plt+0x8788>
   1ddc4:	bl	14a3c <dcgettext@plt>
   1ddc8:	add	r2, sp, #44	; 0x2c
   1ddcc:	mov	r1, r0
   1ddd0:	mov	r0, r6
   1ddd4:	bl	2b1cc <npth_sleep@plt+0x15adc>
   1ddd8:	subs	r4, r0, #0
   1dddc:	bne	1db94 <npth_sleep@plt+0x84a4>
   1dde0:	ldr	r2, [sp, #44]	; 0x2c
   1dde4:	b	1dc84 <npth_sleep@plt+0x8594>
   1dde8:	add	r0, sp, #52	; 0x34
   1ddec:	mov	r1, #12
   1ddf0:	bl	1548c <gcry_create_nonce@plt>
   1ddf4:	mov	r2, r7
   1ddf8:	add	r0, sp, #52	; 0x34
   1ddfc:	mov	r1, #12
   1de00:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   1de04:	subs	r7, r0, #0
   1de08:	beq	1dcd8 <npth_sleep@plt+0x85e8>
   1de0c:	ldr	r3, [sp, #44]	; 0x2c
   1de10:	b	1dcb8 <npth_sleep@plt+0x85c8>
   1de14:	mov	r2, r7
   1de18:	ldr	r1, [pc, #92]	; 1de7c <npth_sleep@plt+0x878c>
   1de1c:	mov	r0, sl
   1de20:	bl	14988 <assuan_write_status@plt>
   1de24:	ldr	r3, [r6, #8]
   1de28:	ldr	r0, [r3, #24]
   1de2c:	bl	149dc <gcry_free@plt>
   1de30:	ldr	r3, [r6, #8]
   1de34:	str	r7, [r3, #24]
   1de38:	mov	r7, r4
   1de3c:	b	1dcd8 <npth_sleep@plt+0x85e8>
   1de40:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1de44:	subs	r4, r0, #0
   1de48:	uxthne	r4, r4
   1de4c:	orrne	r4, r4, #67108864	; 0x4000000
   1de50:	b	1db94 <npth_sleep@plt+0x84a4>
   1de54:	bl	14a60 <__stack_chk_fail@plt>
   1de58:	andeq	ip, r6, r8, lsr r8
   1de5c:	andeq	r4, r5, r0, ror #15
   1de60:	andeq	r4, r5, ip, ror #15
   1de64:	streq	r0, [r0], #-54	; 0xffffffca
   1de68:	streq	r0, [r0], #-251	; 0xffffff05
   1de6c:	strdeq	r4, [r5], -ip
   1de70:	streq	r0, [r0], #-181	; 0xffffff4b
   1de74:	streq	r0, [r0], #-17	; 0xffffffef
   1de78:	andeq	r4, r5, r8, lsl r8
   1de7c:			; <UNDEFINED> instruction: 0x000543bc
   1de80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1de84:	sub	sp, sp, #124	; 0x7c
   1de88:	ldr	r8, [pc, #1268]	; 1e384 <npth_sleep@plt+0x8c94>
   1de8c:	mov	r7, r1
   1de90:	mov	r9, r0
   1de94:	ldr	r3, [r8]
   1de98:	str	r3, [sp, #116]	; 0x74
   1de9c:	bl	154e0 <assuan_get_pointer@plt>
   1dea0:	mov	r3, #0
   1dea4:	str	r3, [sp, #36]	; 0x24
   1dea8:	str	r3, [sp, #40]	; 0x28
   1deac:	str	r3, [sp, #44]	; 0x2c
   1deb0:	ldr	r2, [r0, #4]
   1deb4:	cmp	r2, r3
   1deb8:	bne	1e0dc <npth_sleep@plt+0x89ec>
   1debc:	ldr	r1, [pc, #1220]	; 1e388 <npth_sleep@plt+0x8c98>
   1dec0:	mov	r5, r0
   1dec4:	mov	r0, r7
   1dec8:	bl	4a554 <npth_sleep@plt+0x34e64>
   1decc:	ldr	r1, [pc, #1208]	; 1e38c <npth_sleep@plt+0x8c9c>
   1ded0:	str	r0, [sp, #28]
   1ded4:	mov	r0, r7
   1ded8:	bl	4a73c <npth_sleep@plt+0x3504c>
   1dedc:	ldr	r1, [pc, #1196]	; 1e390 <npth_sleep@plt+0x8ca0>
   1dee0:	mov	r6, r0
   1dee4:	mov	r0, r7
   1dee8:	bl	4a554 <npth_sleep@plt+0x34e64>
   1deec:	cmp	r6, #0
   1def0:	mov	sl, r0
   1def4:	beq	1df40 <npth_sleep@plt+0x8850>
   1def8:	ldrb	r4, [r6]
   1defc:	mov	fp, r6
   1df00:	cmp	r4, #0
   1df04:	bne	1df18 <npth_sleep@plt+0x8828>
   1df08:	b	1df24 <npth_sleep@plt+0x8834>
   1df0c:	ldrb	r4, [fp, #1]!
   1df10:	cmp	r4, #0
   1df14:	beq	1df24 <npth_sleep@plt+0x8834>
   1df18:	cmp	r4, #9
   1df1c:	cmpne	r4, #32
   1df20:	bne	1df0c <npth_sleep@plt+0x881c>
   1df24:	mov	r2, #0
   1df28:	mov	r0, r6
   1df2c:	strb	r2, [fp]
   1df30:	bl	15684 <gcry_strdup@plt>
   1df34:	strb	r4, [fp]
   1df38:	subs	r6, r0, #0
   1df3c:	beq	1e070 <npth_sleep@plt+0x8980>
   1df40:	ldr	r1, [pc, #1100]	; 1e394 <npth_sleep@plt+0x8ca4>
   1df44:	mov	r0, r7
   1df48:	bl	4a73c <npth_sleep@plt+0x3504c>
   1df4c:	subs	r4, r0, #0
   1df50:	beq	1df88 <npth_sleep@plt+0x8898>
   1df54:	ldrb	r3, [r4]
   1df58:	mov	fp, r4
   1df5c:	cmp	r3, #0
   1df60:	bne	1e060 <npth_sleep@plt+0x8970>
   1df64:	mov	r1, #0
   1df68:	mov	r0, r4
   1df6c:	strb	r1, [fp]
   1df70:	str	r3, [sp, #24]
   1df74:	bl	15684 <gcry_strdup@plt>
   1df78:	ldr	r3, [sp, #24]
   1df7c:	strb	r3, [fp]
   1df80:	subs	r4, r0, #0
   1df84:	beq	1e110 <npth_sleep@plt+0x8a20>
   1df88:	mov	r0, r7
   1df8c:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1df90:	add	r2, sp, #52	; 0x34
   1df94:	mov	r1, r0
   1df98:	mov	r0, r9
   1df9c:	bl	1d3ec <npth_sleep@plt+0x7cfc>
   1dfa0:	subs	r7, r0, #0
   1dfa4:	bne	1e088 <npth_sleep@plt+0x8998>
   1dfa8:	ldr	r3, [r5, #144]	; 0x90
   1dfac:	ldr	r2, [r5, #8]
   1dfb0:	add	r3, r3, #1
   1dfb4:	cmp	sl, #0
   1dfb8:	ldr	r2, [r2, #8]
   1dfbc:	add	ip, sp, #44	; 0x2c
   1dfc0:	str	r3, [r5, #144]	; 0x90
   1dfc4:	add	r0, sp, #36	; 0x24
   1dfc8:	add	r3, sp, #40	; 0x28
   1dfcc:	str	r7, [sp, #8]
   1dfd0:	str	r7, [sp, #4]
   1dfd4:	moveq	r1, r6
   1dfd8:	movne	r1, #0
   1dfdc:	str	r0, [sp, #12]
   1dfe0:	str	r3, [sp]
   1dfe4:	str	ip, [sp, #16]
   1dfe8:	add	r3, sp, #52	; 0x34
   1dfec:	mov	r0, r5
   1dff0:	bl	2825c <npth_sleep@plt+0x12b6c>
   1dff4:	subs	r7, r0, #0
   1dff8:	beq	1e0f0 <npth_sleep@plt+0x8a00>
   1dffc:	ldr	r2, [r5, #8]
   1e000:	ldr	r3, [r5, #144]	; 0x90
   1e004:	ldr	r0, [r2, #8]
   1e008:	sub	r3, r3, #1
   1e00c:	str	r3, [r5, #144]	; 0x90
   1e010:	bl	149dc <gcry_free@plt>
   1e014:	ldr	r3, [r5, #8]
   1e018:	mov	r2, #0
   1e01c:	ldr	r0, [sp, #44]	; 0x2c
   1e020:	str	r2, [r3, #8]
   1e024:	bl	149dc <gcry_free@plt>
   1e028:	ldr	r0, [sp, #36]	; 0x24
   1e02c:	bl	148d4 <gcry_sexp_release@plt>
   1e030:	ldr	r0, [sp, #40]	; 0x28
   1e034:	bl	149dc <gcry_free@plt>
   1e038:	mov	r0, r6
   1e03c:	bl	149dc <gcry_free@plt>
   1e040:	mov	r0, r4
   1e044:	bl	149dc <gcry_free@plt>
   1e048:	cmp	r7, #0
   1e04c:	beq	1e0c0 <npth_sleep@plt+0x89d0>
   1e050:	b	1e0b0 <npth_sleep@plt+0x89c0>
   1e054:	ldrb	r3, [fp, #1]!
   1e058:	cmp	r3, #0
   1e05c:	beq	1df64 <npth_sleep@plt+0x8874>
   1e060:	cmp	r3, #32
   1e064:	cmpne	r3, #9
   1e068:	bne	1e054 <npth_sleep@plt+0x8964>
   1e06c:	b	1df64 <npth_sleep@plt+0x8874>
   1e070:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1e074:	cmp	r0, #0
   1e078:	beq	1e124 <npth_sleep@plt+0x8a34>
   1e07c:	uxth	r0, r0
   1e080:	orr	r7, r0, #67108864	; 0x4000000
   1e084:	mov	r4, r6
   1e088:	ldr	r0, [sp, #44]	; 0x2c
   1e08c:	bl	149dc <gcry_free@plt>
   1e090:	ldr	r0, [sp, #36]	; 0x24
   1e094:	bl	148d4 <gcry_sexp_release@plt>
   1e098:	ldr	r0, [sp, #40]	; 0x28
   1e09c:	bl	149dc <gcry_free@plt>
   1e0a0:	mov	r0, r6
   1e0a4:	bl	149dc <gcry_free@plt>
   1e0a8:	mov	r0, r4
   1e0ac:	bl	149dc <gcry_free@plt>
   1e0b0:	mov	r1, r7
   1e0b4:	mov	r0, r9
   1e0b8:	bl	1accc <npth_sleep@plt+0x55dc>
   1e0bc:	mov	r7, r0
   1e0c0:	ldr	r2, [sp, #116]	; 0x74
   1e0c4:	ldr	r3, [r8]
   1e0c8:	mov	r0, r7
   1e0cc:	cmp	r2, r3
   1e0d0:	bne	1e380 <npth_sleep@plt+0x8c90>
   1e0d4:	add	sp, sp, #124	; 0x7c
   1e0d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e0dc:	mov	r0, r9
   1e0e0:	ldr	r1, [pc, #688]	; 1e398 <npth_sleep@plt+0x8ca8>
   1e0e4:	bl	1accc <npth_sleep@plt+0x55dc>
   1e0e8:	mov	r7, r0
   1e0ec:	b	1e0c0 <npth_sleep@plt+0x89d0>
   1e0f0:	ldr	r3, [sp, #40]	; 0x28
   1e0f4:	cmp	r3, #0
   1e0f8:	beq	1e154 <npth_sleep@plt+0x8a64>
   1e0fc:	ldr	r0, [pc, #664]	; 1e39c <npth_sleep@plt+0x8cac>
   1e100:	bl	3d484 <npth_sleep@plt+0x27d94>
   1e104:	ldr	r7, [pc, #660]	; 1e3a0 <npth_sleep@plt+0x8cb0>
   1e108:	ldr	r2, [r5, #8]
   1e10c:	b	1e000 <npth_sleep@plt+0x8910>
   1e110:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1e114:	cmp	r0, #0
   1e118:	uxthne	r0, r0
   1e11c:	orrne	r7, r0, #67108864	; 0x4000000
   1e120:	bne	1e088 <npth_sleep@plt+0x8998>
   1e124:	ldr	r0, [sp, #44]	; 0x2c
   1e128:	bl	149dc <gcry_free@plt>
   1e12c:	ldr	r0, [sp, #36]	; 0x24
   1e130:	bl	148d4 <gcry_sexp_release@plt>
   1e134:	ldr	r0, [sp, #40]	; 0x28
   1e138:	bl	149dc <gcry_free@plt>
   1e13c:	mov	r0, r6
   1e140:	bl	149dc <gcry_free@plt>
   1e144:	mov	r0, #0
   1e148:	bl	149dc <gcry_free@plt>
   1e14c:	mov	r7, #0
   1e150:	b	1e0c0 <npth_sleep@plt+0x89d0>
   1e154:	cmp	sl, #0
   1e158:	bne	1e244 <npth_sleep@plt+0x8b54>
   1e15c:	cmp	r4, #0
   1e160:	str	sl, [sp, #48]	; 0x30
   1e164:	beq	1e17c <npth_sleep@plt+0x8a8c>
   1e168:	mov	r2, #5
   1e16c:	mov	r1, r4
   1e170:	mov	r0, r5
   1e174:	bl	26c68 <npth_sleep@plt+0x11578>
   1e178:	str	r0, [sp, #48]	; 0x30
   1e17c:	add	r2, sp, #48	; 0x30
   1e180:	ldr	r1, [sp, #36]	; 0x24
   1e184:	mov	r0, r5
   1e188:	bl	2b8c0 <npth_sleep@plt+0x161d0>
   1e18c:	subs	r7, r0, #0
   1e190:	bne	1e238 <npth_sleep@plt+0x8b48>
   1e194:	ldr	r3, [sp, #44]	; 0x2c
   1e198:	cmp	r3, #0
   1e19c:	beq	1e1fc <npth_sleep@plt+0x8b0c>
   1e1a0:	cmp	r6, #0
   1e1a4:	beq	1e2d0 <npth_sleep@plt+0x8be0>
   1e1a8:	mov	r2, #120	; 0x78
   1e1ac:	str	r2, [sp]
   1e1b0:	mov	r1, r6
   1e1b4:	mov	r2, #5
   1e1b8:	mov	r0, r5
   1e1bc:	bl	269d0 <npth_sleep@plt+0x112e0>
   1e1c0:	subs	sl, r0, #0
   1e1c4:	beq	1e328 <npth_sleep@plt+0x8c38>
   1e1c8:	ldr	r3, [sp, #48]	; 0x30
   1e1cc:	cmp	r3, #0
   1e1d0:	beq	1e1fc <npth_sleep@plt+0x8b0c>
   1e1d4:	cmp	r4, #0
   1e1d8:	beq	1e2fc <npth_sleep@plt+0x8c0c>
   1e1dc:	mov	r2, #120	; 0x78
   1e1e0:	str	r2, [sp]
   1e1e4:	mov	r1, r4
   1e1e8:	mov	r2, #5
   1e1ec:	mov	r0, r5
   1e1f0:	bl	269d0 <npth_sleep@plt+0x112e0>
   1e1f4:	subs	sl, r0, #0
   1e1f8:	beq	1e354 <npth_sleep@plt+0x8c64>
   1e1fc:	ldr	r3, [sp, #28]
   1e200:	cmp	r3, #0
   1e204:	beq	1e238 <npth_sleep@plt+0x8b48>
   1e208:	add	r2, sp, #72	; 0x48
   1e20c:	mov	r1, #20
   1e210:	add	r0, sp, #52	; 0x34
   1e214:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   1e218:	ldr	r3, [r5, #36]	; 0x24
   1e21c:	add	r1, sp, #72	; 0x48
   1e220:	str	r3, [sp]
   1e224:	mov	r2, #1
   1e228:	ldr	r3, [sp, #48]	; 0x30
   1e22c:	mov	r0, r5
   1e230:	bl	269d0 <npth_sleep@plt+0x112e0>
   1e234:	mov	r7, r0
   1e238:	ldr	r0, [sp, #48]	; 0x30
   1e23c:	bl	149dc <gcry_free@plt>
   1e240:	b	1dffc <npth_sleep@plt+0x890c>
   1e244:	ldr	r3, [sp, #44]	; 0x2c
   1e248:	cmp	r3, #0
   1e24c:	beq	1dffc <npth_sleep@plt+0x890c>
   1e250:	cmp	r4, #0
   1e254:	beq	1e2a4 <npth_sleep@plt+0x8bb4>
   1e258:	mov	r2, #120	; 0x78
   1e25c:	str	r2, [sp]
   1e260:	mov	r1, r4
   1e264:	mov	r2, #5
   1e268:	mov	r0, r5
   1e26c:	bl	269d0 <npth_sleep@plt+0x112e0>
   1e270:	subs	sl, r0, #0
   1e274:	bne	1dffc <npth_sleep@plt+0x890c>
   1e278:	mov	r2, r4
   1e27c:	ldr	r1, [pc, #288]	; 1e3a4 <npth_sleep@plt+0x8cb4>
   1e280:	mov	r0, r9
   1e284:	bl	14988 <assuan_write_status@plt>
   1e288:	ldr	r3, [r5, #8]
   1e28c:	ldr	r0, [r3, #28]
   1e290:	bl	149dc <gcry_free@plt>
   1e294:	ldr	r2, [r5, #8]
   1e298:	str	r4, [r2, #28]
   1e29c:	mov	r4, sl
   1e2a0:	b	1e000 <npth_sleep@plt+0x8910>
   1e2a4:	add	r0, sp, #72	; 0x48
   1e2a8:	mov	r1, #12
   1e2ac:	bl	1548c <gcry_create_nonce@plt>
   1e2b0:	mov	r2, r4
   1e2b4:	add	r0, sp, #72	; 0x48
   1e2b8:	mov	r1, #12
   1e2bc:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   1e2c0:	subs	r4, r0, #0
   1e2c4:	beq	1dffc <npth_sleep@plt+0x890c>
   1e2c8:	ldr	r3, [sp, #44]	; 0x2c
   1e2cc:	b	1e258 <npth_sleep@plt+0x8b68>
   1e2d0:	add	r0, sp, #72	; 0x48
   1e2d4:	mov	r1, #12
   1e2d8:	bl	1548c <gcry_create_nonce@plt>
   1e2dc:	mov	r2, r6
   1e2e0:	add	r0, sp, #72	; 0x48
   1e2e4:	mov	r1, #12
   1e2e8:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   1e2ec:	subs	r6, r0, #0
   1e2f0:	beq	1e1c8 <npth_sleep@plt+0x8ad8>
   1e2f4:	ldr	r3, [sp, #44]	; 0x2c
   1e2f8:	b	1e1a8 <npth_sleep@plt+0x8ab8>
   1e2fc:	add	r0, sp, #72	; 0x48
   1e300:	mov	r1, #12
   1e304:	bl	1548c <gcry_create_nonce@plt>
   1e308:	mov	r2, r4
   1e30c:	add	r0, sp, #72	; 0x48
   1e310:	mov	r1, #12
   1e314:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   1e318:	subs	r4, r0, #0
   1e31c:	beq	1e1fc <npth_sleep@plt+0x8b0c>
   1e320:	ldr	r3, [sp, #48]	; 0x30
   1e324:	b	1e1dc <npth_sleep@plt+0x8aec>
   1e328:	mov	r2, r6
   1e32c:	ldr	r1, [pc, #116]	; 1e3a8 <npth_sleep@plt+0x8cb8>
   1e330:	mov	r0, r9
   1e334:	bl	14988 <assuan_write_status@plt>
   1e338:	ldr	r3, [r5, #8]
   1e33c:	ldr	r0, [r3, #24]
   1e340:	bl	149dc <gcry_free@plt>
   1e344:	ldr	r3, [r5, #8]
   1e348:	str	r6, [r3, #24]
   1e34c:	mov	r6, sl
   1e350:	b	1e1c8 <npth_sleep@plt+0x8ad8>
   1e354:	mov	r2, r4
   1e358:	ldr	r1, [pc, #68]	; 1e3a4 <npth_sleep@plt+0x8cb4>
   1e35c:	mov	r0, r9
   1e360:	bl	14988 <assuan_write_status@plt>
   1e364:	ldr	r3, [r5, #8]
   1e368:	ldr	r0, [r3, #28]
   1e36c:	bl	149dc <gcry_free@plt>
   1e370:	ldr	r3, [r5, #8]
   1e374:	str	r4, [r3, #28]
   1e378:	mov	r4, sl
   1e37c:	b	1e1fc <npth_sleep@plt+0x8b0c>
   1e380:	bl	14a60 <__stack_chk_fail@plt>
   1e384:	andeq	ip, r6, r8, lsr r8
   1e388:	andeq	r4, r5, r4, asr #11
   1e38c:	andeq	r4, r5, ip, ror #15
   1e390:	andeq	r4, r5, r0, lsl #17
   1e394:	andeq	r4, r5, r0, ror #11
   1e398:	streq	r0, [r0], #-251	; 0xffffff05
   1e39c:	andeq	r4, r5, ip, lsl #17
   1e3a0:	streq	r0, [r0], #-69	; 0xffffffbb
   1e3a4:			; <UNDEFINED> instruction: 0x000548bc
   1e3a8:			; <UNDEFINED> instruction: 0x000543bc
   1e3ac:	push	{r4, r5, r6, r7, r8, r9, lr}
   1e3b0:	sub	sp, sp, #52	; 0x34
   1e3b4:	ldr	r5, [pc, #688]	; 1e66c <npth_sleep@plt+0x8f7c>
   1e3b8:	mov	r4, r1
   1e3bc:	mov	r8, r0
   1e3c0:	ldr	r3, [r5]
   1e3c4:	str	r3, [sp, #44]	; 0x2c
   1e3c8:	bl	154e0 <assuan_get_pointer@plt>
   1e3cc:	mov	r3, #0
   1e3d0:	str	r3, [sp, #12]
   1e3d4:	str	r3, [sp, #16]
   1e3d8:	str	r3, [sp, #20]
   1e3dc:	ldr	r7, [r0, #4]
   1e3e0:	cmp	r7, r3
   1e3e4:	bne	1e484 <npth_sleep@plt+0x8d94>
   1e3e8:	ldr	r1, [pc, #640]	; 1e670 <npth_sleep@plt+0x8f80>
   1e3ec:	mov	r6, r0
   1e3f0:	mov	r0, r4
   1e3f4:	bl	4a6d0 <npth_sleep@plt+0x34fe0>
   1e3f8:	mov	r9, r0
   1e3fc:	mov	r0, r4
   1e400:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1e404:	cmp	r9, #0
   1e408:	beq	1e498 <npth_sleep@plt+0x8da8>
   1e40c:	add	r2, sp, #20
   1e410:	ldr	r1, [pc, #604]	; 1e674 <npth_sleep@plt+0x8f84>
   1e414:	mov	r0, r6
   1e418:	bl	36014 <npth_sleep@plt+0x20924>
   1e41c:	subs	r4, r0, #0
   1e420:	bne	1e56c <npth_sleep@plt+0x8e7c>
   1e424:	mov	r0, r6
   1e428:	add	r2, sp, #16
   1e42c:	mov	r1, r9
   1e430:	bl	35d28 <npth_sleep@plt+0x20638>
   1e434:	cmp	r0, #0
   1e438:	movne	r4, r0
   1e43c:	beq	1e4ec <npth_sleep@plt+0x8dfc>
   1e440:	ldr	r0, [sp, #20]
   1e444:	bl	149dc <gcry_free@plt>
   1e448:	ldr	r0, [sp, #16]
   1e44c:	bl	149dc <gcry_free@plt>
   1e450:	ldr	r0, [sp, #12]
   1e454:	bl	148d4 <gcry_sexp_release@plt>
   1e458:	mov	r1, r4
   1e45c:	mov	r0, r8
   1e460:	bl	1accc <npth_sleep@plt+0x55dc>
   1e464:	mov	r4, r0
   1e468:	ldr	r2, [sp, #44]	; 0x2c
   1e46c:	ldr	r3, [r5]
   1e470:	mov	r0, r4
   1e474:	cmp	r2, r3
   1e478:	bne	1e654 <npth_sleep@plt+0x8f64>
   1e47c:	add	sp, sp, #52	; 0x34
   1e480:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e484:	mov	r0, r8
   1e488:	ldr	r1, [pc, #488]	; 1e678 <npth_sleep@plt+0x8f88>
   1e48c:	bl	1accc <npth_sleep@plt+0x55dc>
   1e490:	mov	r4, r0
   1e494:	b	1e468 <npth_sleep@plt+0x8d78>
   1e498:	mov	r1, r0
   1e49c:	add	r2, sp, #24
   1e4a0:	mov	r0, r8
   1e4a4:	bl	1d3ec <npth_sleep@plt+0x7cfc>
   1e4a8:	subs	r4, r0, #0
   1e4ac:	bne	1e440 <npth_sleep@plt+0x8d50>
   1e4b0:	add	r1, sp, #24
   1e4b4:	mov	r0, r6
   1e4b8:	add	r2, sp, #12
   1e4bc:	bl	28c10 <npth_sleep@plt+0x13520>
   1e4c0:	subs	r4, r0, #0
   1e4c4:	beq	1e598 <npth_sleep@plt+0x8ea8>
   1e4c8:	ldr	r0, [sp, #20]
   1e4cc:	bl	149dc <gcry_free@plt>
   1e4d0:	ldr	r0, [sp, #16]
   1e4d4:	bl	149dc <gcry_free@plt>
   1e4d8:	ldr	r0, [sp, #12]
   1e4dc:	bl	148d4 <gcry_sexp_release@plt>
   1e4e0:	cmp	r4, #0
   1e4e4:	beq	1e468 <npth_sleep@plt+0x8d78>
   1e4e8:	b	1e458 <npth_sleep@plt+0x8d68>
   1e4ec:	mov	r3, r4
   1e4f0:	mov	r2, r4
   1e4f4:	mov	r1, r4
   1e4f8:	ldr	r0, [sp, #16]
   1e4fc:	bl	15678 <gcry_sexp_canon_len@plt>
   1e500:	mov	r1, r4
   1e504:	ldr	r2, [sp, #16]
   1e508:	mov	r3, r0
   1e50c:	mov	r6, r0
   1e510:	add	r0, sp, #12
   1e514:	bl	14934 <gcry_sexp_sscan@plt>
   1e518:	subs	r4, r0, #0
   1e51c:	bne	1e4c8 <npth_sleep@plt+0x8dd8>
   1e520:	add	r1, sp, #24
   1e524:	ldr	r0, [sp, #12]
   1e528:	bl	153c0 <gcry_pk_get_keygrip@plt>
   1e52c:	cmp	r0, #0
   1e530:	beq	1e5f0 <npth_sleep@plt+0x8f00>
   1e534:	str	r4, [sp]
   1e538:	mov	r2, r9
   1e53c:	add	r0, sp, #24
   1e540:	ldr	r3, [sp, #16]
   1e544:	ldr	r1, [sp, #20]
   1e548:	bl	29728 <npth_sleep@plt+0x14038>
   1e54c:	subs	r4, r0, #0
   1e550:	bne	1e4c8 <npth_sleep@plt+0x8dd8>
   1e554:	mov	r2, r6
   1e558:	ldr	r1, [sp, #16]
   1e55c:	mov	r0, r8
   1e560:	bl	15060 <assuan_send_data@plt>
   1e564:	mov	r4, r0
   1e568:	b	1e4c8 <npth_sleep@plt+0x8dd8>
   1e56c:	mov	r2, #5
   1e570:	ldr	r1, [pc, #260]	; 1e67c <npth_sleep@plt+0x8f8c>
   1e574:	mov	r0, r7
   1e578:	bl	14a3c <dcgettext@plt>
   1e57c:	mov	r6, r0
   1e580:	mov	r0, r4
   1e584:	bl	15408 <gpg_strerror@plt>
   1e588:	mov	r1, r0
   1e58c:	mov	r0, r6
   1e590:	bl	3d484 <npth_sleep@plt+0x27d94>
   1e594:	b	1e440 <npth_sleep@plt+0x8d50>
   1e598:	mov	r3, r4
   1e59c:	mov	r2, r4
   1e5a0:	mov	r1, #1
   1e5a4:	ldr	r0, [sp, #12]
   1e5a8:	bl	14c70 <gcry_sexp_sprint@plt>
   1e5ac:	subs	r4, r0, #0
   1e5b0:	beq	1e658 <npth_sleep@plt+0x8f68>
   1e5b4:	bl	146d0 <gcry_malloc@plt>
   1e5b8:	cmp	r0, #0
   1e5bc:	str	r0, [sp, #16]
   1e5c0:	beq	1e620 <npth_sleep@plt+0x8f30>
   1e5c4:	mov	r3, r4
   1e5c8:	mov	r2, r0
   1e5cc:	mov	r1, #1
   1e5d0:	ldr	r0, [sp, #12]
   1e5d4:	bl	14c70 <gcry_sexp_sprint@plt>
   1e5d8:	ldr	r1, [sp, #16]
   1e5dc:	mov	r2, r0
   1e5e0:	mov	r0, r8
   1e5e4:	bl	15060 <assuan_send_data@plt>
   1e5e8:	mov	r4, r0
   1e5ec:	b	1e4c8 <npth_sleep@plt+0x8dd8>
   1e5f0:	ldr	r0, [sp, #12]
   1e5f4:	bl	1512c <gcry_pk_testkey@plt>
   1e5f8:	subs	r4, r0, #0
   1e5fc:	bne	1e4c8 <npth_sleep@plt+0x8dd8>
   1e600:	ldr	r0, [sp, #20]
   1e604:	bl	149dc <gcry_free@plt>
   1e608:	ldr	r0, [sp, #16]
   1e60c:	bl	149dc <gcry_free@plt>
   1e610:	ldr	r0, [sp, #12]
   1e614:	bl	148d4 <gcry_sexp_release@plt>
   1e618:	ldr	r4, [pc, #96]	; 1e680 <npth_sleep@plt+0x8f90>
   1e61c:	b	1e458 <npth_sleep@plt+0x8d68>
   1e620:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1e624:	subs	r4, r0, #0
   1e628:	uxthne	r4, r4
   1e62c:	ldrne	r0, [sp, #20]
   1e630:	orrne	r4, r4, #67108864	; 0x4000000
   1e634:	bne	1e444 <npth_sleep@plt+0x8d54>
   1e638:	ldr	r0, [sp, #20]
   1e63c:	bl	149dc <gcry_free@plt>
   1e640:	ldr	r0, [sp, #16]
   1e644:	bl	149dc <gcry_free@plt>
   1e648:	ldr	r0, [sp, #12]
   1e64c:	bl	148d4 <gcry_sexp_release@plt>
   1e650:	b	1e468 <npth_sleep@plt+0x8d78>
   1e654:	bl	14a60 <__stack_chk_fail@plt>
   1e658:	ldr	r3, [pc, #36]	; 1e684 <npth_sleep@plt+0x8f94>
   1e65c:	ldr	r2, [pc, #36]	; 1e688 <npth_sleep@plt+0x8f98>
   1e660:	ldr	r1, [pc, #36]	; 1e68c <npth_sleep@plt+0x8f9c>
   1e664:	ldr	r0, [pc, #36]	; 1e690 <npth_sleep@plt+0x8fa0>
   1e668:	bl	3d80c <npth_sleep@plt+0x2811c>
   1e66c:	andeq	ip, r6, r8, lsr r8
   1e670:	andeq	r4, r5, ip, asr #17
   1e674:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   1e678:	streq	r0, [r0], #-251	; 0xffffff05
   1e67c:	andeq	r4, r5, r0, ror #17
   1e680:	streq	r0, [r0], #-63	; 0xffffffc1
   1e684:	andeq	r0, r5, ip, asr #26
   1e688:	andeq	r0, r0, r4, lsl #8
   1e68c:	muleq	r5, r4, r3
   1e690:	andeq	r4, r5, ip, lsl #18
   1e694:	push	{r4, r5, r6, lr}
   1e698:	mov	r5, r0
   1e69c:	bl	154e0 <assuan_get_pointer@plt>
   1e6a0:	ldr	r4, [r0, #4]
   1e6a4:	cmp	r4, #0
   1e6a8:	bne	1e6b8 <npth_sleep@plt+0x8fc8>
   1e6ac:	bl	19290 <npth_sleep@plt+0x3ba0>
   1e6b0:	mov	r0, r4
   1e6b4:	pop	{r4, r5, r6, pc}
   1e6b8:	mov	r0, r5
   1e6bc:	ldr	r1, [pc, #4]	; 1e6c8 <npth_sleep@plt+0x8fd8>
   1e6c0:	pop	{r4, r5, r6, lr}
   1e6c4:	b	1accc <npth_sleep@plt+0x55dc>
   1e6c8:	streq	r0, [r0], #-251	; 0xffffff05
   1e6cc:	push	{r4, r5, r6, lr}
   1e6d0:	mov	r5, r1
   1e6d4:	mov	r4, r0
   1e6d8:	bl	154e0 <assuan_get_pointer@plt>
   1e6dc:	ldr	r3, [r0, #4]
   1e6e0:	cmp	r3, #0
   1e6e4:	bne	1e6f8 <npth_sleep@plt+0x9008>
   1e6e8:	mov	r2, r4
   1e6ec:	mov	r1, r5
   1e6f0:	pop	{r4, r5, r6, lr}
   1e6f4:	b	31af0 <npth_sleep@plt+0x1c400>
   1e6f8:	mov	r0, r4
   1e6fc:	ldr	r1, [pc, #4]	; 1e708 <npth_sleep@plt+0x9018>
   1e700:	pop	{r4, r5, r6, lr}
   1e704:	b	1accc <npth_sleep@plt+0x55dc>
   1e708:	streq	r0, [r0], #-251	; 0xffffff05
   1e70c:	push	{r4, r5, r6, lr}
   1e710:	mov	r5, r0
   1e714:	bl	154e0 <assuan_get_pointer@plt>
   1e718:	ldr	r4, [r0, #4]
   1e71c:	cmp	r4, #0
   1e720:	bne	1e74c <npth_sleep@plt+0x905c>
   1e724:	ldr	ip, [r0, #8]
   1e728:	mov	r2, #1
   1e72c:	mov	r0, r5
   1e730:	ldrb	r3, [ip, #4]
   1e734:	mov	r1, #6
   1e738:	orr	r3, r3, #16
   1e73c:	strb	r3, [ip, #4]
   1e740:	bl	15444 <assuan_set_flag@plt>
   1e744:	mov	r0, r4
   1e748:	pop	{r4, r5, r6, pc}
   1e74c:	mov	r0, r5
   1e750:	ldr	r1, [pc, #4]	; 1e75c <npth_sleep@plt+0x906c>
   1e754:	pop	{r4, r5, r6, lr}
   1e758:	b	1accc <npth_sleep@plt+0x55dc>
   1e75c:	streq	r0, [r0], #-251	; 0xffffff05
   1e760:	push	{r4, lr}
   1e764:	mov	r4, r0
   1e768:	bl	154e0 <assuan_get_pointer@plt>
   1e76c:	ldr	r3, [r0, #4]
   1e770:	mov	r0, r4
   1e774:	cmp	r3, #0
   1e778:	bne	1e794 <npth_sleep@plt+0x90a4>
   1e77c:	bl	2fee8 <npth_sleep@plt+0x1a7f8>
   1e780:	subs	r1, r0, #0
   1e784:	popeq	{r4, pc}
   1e788:	mov	r0, r4
   1e78c:	pop	{r4, lr}
   1e790:	b	1accc <npth_sleep@plt+0x55dc>
   1e794:	ldr	r1, [pc, #4]	; 1e7a0 <npth_sleep@plt+0x90b0>
   1e798:	pop	{r4, lr}
   1e79c:	b	1accc <npth_sleep@plt+0x55dc>
   1e7a0:	streq	r0, [r0], #-251	; 0xffffff05
   1e7a4:	push	{r1, r2, r3}
   1e7a8:	push	{r4, lr}
   1e7ac:	sub	sp, sp, #12
   1e7b0:	ldr	r4, [pc, #68]	; 1e7fc <npth_sleep@plt+0x910c>
   1e7b4:	ldr	r2, [r0, #8]
   1e7b8:	add	r3, sp, #24
   1e7bc:	ldr	ip, [r4]
   1e7c0:	ldr	r0, [r2]
   1e7c4:	ldr	r1, [sp, #20]
   1e7c8:	mov	r2, r3
   1e7cc:	str	r3, [sp]
   1e7d0:	str	ip, [sp, #4]
   1e7d4:	bl	48878 <npth_sleep@plt+0x33188>
   1e7d8:	ldr	r2, [sp, #4]
   1e7dc:	ldr	r3, [r4]
   1e7e0:	cmp	r2, r3
   1e7e4:	bne	1e7f8 <npth_sleep@plt+0x9108>
   1e7e8:	add	sp, sp, #12
   1e7ec:	pop	{r4, lr}
   1e7f0:	add	sp, sp, #12
   1e7f4:	bx	lr
   1e7f8:	bl	14a60 <__stack_chk_fail@plt>
   1e7fc:	andeq	ip, r6, r8, lsr r8
   1e800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e804:	sub	sp, sp, #140	; 0x8c
   1e808:	ldr	r5, [pc, #780]	; 1eb1c <npth_sleep@plt+0x942c>
   1e80c:	mov	ip, #0
   1e810:	mov	r9, r2
   1e814:	ldr	lr, [r5]
   1e818:	mov	r8, r3
   1e81c:	add	r2, sp, #40	; 0x28
   1e820:	add	r3, sp, #44	; 0x2c
   1e824:	str	lr, [sp, #132]	; 0x84
   1e828:	str	ip, [sp, #36]	; 0x24
   1e82c:	str	ip, [sp, #44]	; 0x2c
   1e830:	str	ip, [sp, #48]	; 0x30
   1e834:	str	ip, [sp, #52]	; 0x34
   1e838:	mov	r7, r0
   1e83c:	mov	sl, r1
   1e840:	ldr	r6, [sp, #180]	; 0xb4
   1e844:	bl	291a8 <npth_sleep@plt+0x13ab8>
   1e848:	subs	r4, r0, #0
   1e84c:	beq	1e868 <npth_sleep@plt+0x9178>
   1e850:	cmp	r6, #0
   1e854:	beq	1e9a8 <npth_sleep@plt+0x92b8>
   1e858:	uxth	r3, r4
   1e85c:	cmp	r3, #27
   1e860:	bne	1e9a8 <npth_sleep@plt+0x92b8>
   1e864:	mov	r4, r6
   1e868:	add	r2, sp, #88	; 0x58
   1e86c:	mov	r1, #20
   1e870:	mov	r0, sl
   1e874:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   1e878:	ldr	r3, [sp, #184]	; 0xb8
   1e87c:	cmp	r3, #0
   1e880:	movle	r3, #45	; 0x2d
   1e884:	strhle	r3, [sp, #68]	; 0x44
   1e888:	ble	1e89c <npth_sleep@plt+0x91ac>
   1e88c:	ldr	r2, [pc, #652]	; 1eb20 <npth_sleep@plt+0x9430>
   1e890:	mov	r1, #20
   1e894:	add	r0, sp, #68	; 0x44
   1e898:	bl	15264 <gpgrt_snprintf@plt>
   1e89c:	ldr	r3, [sp, #188]	; 0xbc
   1e8a0:	cmp	r3, #0
   1e8a4:	mov	r3, #0
   1e8a8:	strb	r3, [sp, #60]	; 0x3c
   1e8ac:	movne	r3, #68	; 0x44
   1e8b0:	strhne	r3, [sp, #60]	; 0x3c
   1e8b4:	cmp	r6, #0
   1e8b8:	bne	1ead0 <npth_sleep@plt+0x93e0>
   1e8bc:	ldr	r3, [sp, #192]	; 0xc0
   1e8c0:	cmp	r3, #0
   1e8c4:	bne	1eabc <npth_sleep@plt+0x93cc>
   1e8c8:	ldrb	r3, [sp, #60]	; 0x3c
   1e8cc:	cmp	r3, #0
   1e8d0:	moveq	r3, #45	; 0x2d
   1e8d4:	strheq	r3, [sp, #60]	; 0x3c
   1e8d8:	cmp	r4, #0
   1e8dc:	beq	1e9e4 <npth_sleep@plt+0x92f4>
   1e8e0:	ldr	r6, [pc, #572]	; 1eb24 <npth_sleep@plt+0x9434>
   1e8e4:	mov	fp, r6
   1e8e8:	ldr	r3, [sp, #176]	; 0xb0
   1e8ec:	cmp	r3, #0
   1e8f0:	bne	1ea08 <npth_sleep@plt+0x9318>
   1e8f4:	mov	r2, #2
   1e8f8:	add	r1, sp, #88	; 0x58
   1e8fc:	mov	r0, r7
   1e900:	bl	26c68 <npth_sleep@plt+0x11578>
   1e904:	ldr	r3, [pc, #536]	; 1eb24 <npth_sleep@plt+0x9434>
   1e908:	ldr	sl, [pc, #536]	; 1eb28 <npth_sleep@plt+0x9438>
   1e90c:	cmp	r0, #0
   1e910:	moveq	sl, r3
   1e914:	bl	149dc <gcry_free@plt>
   1e918:	ldr	r0, [sp, #44]	; 0x2c
   1e91c:	cmp	r0, #0
   1e920:	beq	1e93c <npth_sleep@plt+0x924c>
   1e924:	mov	r3, #0
   1e928:	add	r2, sp, #52	; 0x34
   1e92c:	add	r1, sp, #48	; 0x30
   1e930:	bl	2f078 <npth_sleep@plt+0x19988>
   1e934:	subs	r4, r0, #0
   1e938:	bne	1e9a8 <npth_sleep@plt+0x92b8>
   1e93c:	cmp	r8, #0
   1e940:	ldr	ip, [sp, #48]	; 0x30
   1e944:	bne	1ea3c <npth_sleep@plt+0x934c>
   1e948:	ldr	r3, [pc, #468]	; 1eb24 <npth_sleep@plt+0x9434>
   1e94c:	ldr	lr, [sp, #52]	; 0x34
   1e950:	ldr	r1, [sp, #36]	; 0x24
   1e954:	cmp	ip, #0
   1e958:	moveq	ip, r3
   1e95c:	cmp	lr, #0
   1e960:	moveq	lr, r3
   1e964:	cmp	r1, #0
   1e968:	moveq	r1, r3
   1e96c:	str	r6, [sp, #12]
   1e970:	add	r4, sp, #68	; 0x44
   1e974:	add	r6, sp, #60	; 0x3c
   1e978:	str	r1, [sp, #16]
   1e97c:	str	r4, [sp, #20]
   1e980:	str	r8, [sp, #28]
   1e984:	str	sl, [sp, #8]
   1e988:	mov	r3, fp
   1e98c:	add	r2, sp, #88	; 0x58
   1e990:	mov	r0, r7
   1e994:	stm	sp, {ip, lr}
   1e998:	str	r6, [sp, #24]
   1e99c:	ldr	r1, [pc, #392]	; 1eb2c <npth_sleep@plt+0x943c>
   1e9a0:	bl	1e7a4 <npth_sleep@plt+0x90b4>
   1e9a4:	mov	r4, r0
   1e9a8:	ldr	r0, [sp, #36]	; 0x24
   1e9ac:	bl	149dc <gcry_free@plt>
   1e9b0:	ldr	r0, [sp, #44]	; 0x2c
   1e9b4:	bl	149dc <gcry_free@plt>
   1e9b8:	ldr	r0, [sp, #48]	; 0x30
   1e9bc:	bl	149dc <gcry_free@plt>
   1e9c0:	ldr	r0, [sp, #52]	; 0x34
   1e9c4:	bl	149dc <gcry_free@plt>
   1e9c8:	ldr	r2, [sp, #132]	; 0x84
   1e9cc:	ldr	r3, [r5]
   1e9d0:	mov	r0, r4
   1e9d4:	cmp	r2, r3
   1e9d8:	bne	1eb18 <npth_sleep@plt+0x9428>
   1e9dc:	add	sp, sp, #140	; 0x8c
   1e9e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e9e4:	ldr	r3, [sp, #40]	; 0x28
   1e9e8:	sub	r3, r3, #1
   1e9ec:	cmp	r3, #4
   1e9f0:	bls	1eaf0 <npth_sleep@plt+0x9400>
   1e9f4:	ldr	r3, [sp, #176]	; 0xb0
   1e9f8:	ldr	r6, [pc, #292]	; 1eb24 <npth_sleep@plt+0x9434>
   1e9fc:	cmp	r3, #0
   1ea00:	ldr	fp, [pc, #296]	; 1eb30 <npth_sleep@plt+0x9440>
   1ea04:	beq	1e8f4 <npth_sleep@plt+0x9204>
   1ea08:	mov	r1, sl
   1ea0c:	add	r2, sp, #56	; 0x38
   1ea10:	mov	r0, r7
   1ea14:	bl	28bb8 <npth_sleep@plt+0x134c8>
   1ea18:	cmp	r0, #0
   1ea1c:	bne	1e8f4 <npth_sleep@plt+0x9204>
   1ea20:	add	r2, sp, #36	; 0x24
   1ea24:	ldr	r1, [sp, #176]	; 0xb0
   1ea28:	ldr	r0, [sp, #56]	; 0x38
   1ea2c:	bl	49cc0 <npth_sleep@plt+0x345d0>
   1ea30:	ldr	r0, [sp, #56]	; 0x38
   1ea34:	bl	148d4 <gcry_sexp_release@plt>
   1ea38:	b	1e8f4 <npth_sleep@plt+0x9204>
   1ea3c:	ldr	lr, [sp, #52]	; 0x34
   1ea40:	ldr	r0, [sp, #36]	; 0x24
   1ea44:	ldr	r3, [pc, #216]	; 1eb24 <npth_sleep@plt+0x9434>
   1ea48:	cmp	lr, #0
   1ea4c:	moveq	lr, r3
   1ea50:	cmp	r0, #0
   1ea54:	moveq	r0, r3
   1ea58:	cmp	ip, #0
   1ea5c:	movne	r3, ip
   1ea60:	add	r4, sp, #60	; 0x3c
   1ea64:	add	ip, sp, #68	; 0x44
   1ea68:	str	r6, [sp, #8]
   1ea6c:	str	r0, [sp, #12]
   1ea70:	str	sl, [sp, #4]
   1ea74:	mov	r2, fp
   1ea78:	add	r1, sp, #88	; 0x58
   1ea7c:	str	lr, [sp]
   1ea80:	str	r4, [sp, #20]
   1ea84:	str	ip, [sp, #16]
   1ea88:	ldr	r0, [pc, #164]	; 1eb34 <npth_sleep@plt+0x9444>
   1ea8c:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   1ea90:	subs	r6, r0, #0
   1ea94:	beq	1eb04 <npth_sleep@plt+0x9414>
   1ea98:	bl	14f58 <strlen@plt>
   1ea9c:	mov	r1, r6
   1eaa0:	mov	r2, r0
   1eaa4:	mov	r0, r9
   1eaa8:	bl	15060 <assuan_send_data@plt>
   1eaac:	mov	r4, r0
   1eab0:	mov	r0, r6
   1eab4:	bl	149dc <gcry_free@plt>
   1eab8:	b	1e9a8 <npth_sleep@plt+0x92b8>
   1eabc:	mov	r2, #5
   1eac0:	ldr	r1, [pc, #112]	; 1eb38 <npth_sleep@plt+0x9448>
   1eac4:	add	r0, sp, #60	; 0x3c
   1eac8:	bl	15090 <__strcat_chk@plt>
   1eacc:	b	1e8c8 <npth_sleep@plt+0x91d8>
   1ead0:	mov	r2, #5
   1ead4:	ldr	r1, [pc, #96]	; 1eb3c <npth_sleep@plt+0x944c>
   1ead8:	add	r0, sp, #60	; 0x3c
   1eadc:	bl	15090 <__strcat_chk@plt>
   1eae0:	ldr	r3, [sp, #192]	; 0xc0
   1eae4:	cmp	r3, #0
   1eae8:	beq	1e8c8 <npth_sleep@plt+0x91d8>
   1eaec:	b	1eabc <npth_sleep@plt+0x93cc>
   1eaf0:	ldr	r2, [pc, #72]	; 1eb40 <npth_sleep@plt+0x9450>
   1eaf4:	add	r3, r2, r3, lsl #2
   1eaf8:	ldr	fp, [r3, #28]
   1eafc:	ldr	r6, [r3, #48]	; 0x30
   1eb00:	b	1e8e8 <npth_sleep@plt+0x91f8>
   1eb04:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1eb08:	subs	r4, r0, #0
   1eb0c:	uxthne	r4, r4
   1eb10:	orrne	r4, r4, #67108864	; 0x4000000
   1eb14:	b	1eab0 <npth_sleep@plt+0x93c0>
   1eb18:	bl	14a60 <__stack_chk_fail@plt>
   1eb1c:	andeq	ip, r6, r8, lsr r8
   1eb20:	ldrdeq	r4, [r5], -ip
   1eb24:	andeq	r4, r5, r8, lsl r9
   1eb28:	andeq	r7, r5, r4, lsl r9
   1eb2c:	andeq	r4, r5, ip, lsl r9
   1eb30:	andeq	r9, r5, r0, asr #16
   1eb34:	andeq	r4, r5, r4, lsr #18
   1eb38:	ldrdeq	ip, [r5], -r0
   1eb3c:	andeq	r4, r5, ip, lsr r5
   1eb40:	andeq	r0, r5, ip, lsr sp
   1eb44:	ldr	r3, [pc, #1500]	; 1f128 <npth_sleep@plt+0x9a38>
   1eb48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eb4c:	sub	sp, sp, #116	; 0x74
   1eb50:	ldr	r3, [r3]
   1eb54:	mov	r8, r1
   1eb58:	mov	fp, r0
   1eb5c:	str	r3, [sp, #108]	; 0x6c
   1eb60:	bl	154e0 <assuan_get_pointer@plt>
   1eb64:	ldr	r5, [r0, #4]
   1eb68:	cmp	r5, #0
   1eb6c:	bne	1edc4 <npth_sleep@plt+0x96d4>
   1eb70:	mov	r9, r0
   1eb74:	ldr	r1, [pc, #1456]	; 1f12c <npth_sleep@plt+0x9a3c>
   1eb78:	mov	r0, r8
   1eb7c:	bl	4a554 <npth_sleep@plt+0x34e64>
   1eb80:	subs	r3, r0, #0
   1eb84:	str	r3, [sp, #24]
   1eb88:	beq	1ec04 <npth_sleep@plt+0x9514>
   1eb8c:	ldr	r1, [pc, #1436]	; 1f130 <npth_sleep@plt+0x9a40>
   1eb90:	mov	r0, r8
   1eb94:	bl	4a554 <npth_sleep@plt+0x34e64>
   1eb98:	ldr	r1, [pc, #1428]	; 1f134 <npth_sleep@plt+0x9a44>
   1eb9c:	str	r0, [sp, #28]
   1eba0:	mov	r0, r8
   1eba4:	bl	4a6d0 <npth_sleep@plt+0x34fe0>
   1eba8:	cmp	r0, #0
   1ebac:	beq	1edf4 <npth_sleep@plt+0x9704>
   1ebb0:	ldr	r1, [pc, #1408]	; 1f138 <npth_sleep@plt+0x9a48>
   1ebb4:	mov	r0, r8
   1ebb8:	bl	4a554 <npth_sleep@plt+0x34e64>
   1ebbc:	cmp	r0, #0
   1ebc0:	bne	1f058 <npth_sleep@plt+0x9968>
   1ebc4:	ldr	r1, [pc, #1392]	; 1f13c <npth_sleep@plt+0x9a4c>
   1ebc8:	mov	r0, r8
   1ebcc:	bl	4a554 <npth_sleep@plt+0x34e64>
   1ebd0:	cmp	r0, #0
   1ebd4:	bne	1f0c4 <npth_sleep@plt+0x99d4>
   1ebd8:	ldr	r1, [pc, #1376]	; 1f140 <npth_sleep@plt+0x9a50>
   1ebdc:	mov	r0, r8
   1ebe0:	bl	4a554 <npth_sleep@plt+0x34e64>
   1ebe4:	cmp	r0, #0
   1ebe8:	bne	1f084 <npth_sleep@plt+0x9994>
   1ebec:	mov	r6, #1
   1ebf0:	mov	r4, #2
   1ebf4:	ldr	r3, [pc, #1352]	; 1f144 <npth_sleep@plt+0x9a54>
   1ebf8:	ldr	r3, [r3, #156]	; 0x9c
   1ebfc:	str	r3, [sp, #24]
   1ec00:	b	1ec60 <npth_sleep@plt+0x9570>
   1ec04:	ldr	r1, [pc, #1340]	; 1f148 <npth_sleep@plt+0x9a58>
   1ec08:	mov	r0, r8
   1ec0c:	bl	4a554 <npth_sleep@plt+0x34e64>
   1ec10:	ldr	r1, [pc, #1304]	; 1f130 <npth_sleep@plt+0x9a40>
   1ec14:	mov	r4, r0
   1ec18:	mov	r0, r8
   1ec1c:	bl	4a554 <npth_sleep@plt+0x34e64>
   1ec20:	ldr	r1, [pc, #1292]	; 1f134 <npth_sleep@plt+0x9a44>
   1ec24:	str	r0, [sp, #28]
   1ec28:	mov	r0, r8
   1ec2c:	bl	4a6d0 <npth_sleep@plt+0x34fe0>
   1ec30:	cmp	r0, #0
   1ec34:	beq	1eecc <npth_sleep@plt+0x97dc>
   1ec38:	ldr	r1, [pc, #1272]	; 1f138 <npth_sleep@plt+0x9a48>
   1ec3c:	mov	r0, r8
   1ec40:	bl	4a554 <npth_sleep@plt+0x34e64>
   1ec44:	sub	r6, r4, #2
   1ec48:	clz	r6, r6
   1ec4c:	lsr	r6, r6, #5
   1ec50:	cmp	r0, #0
   1ec54:	movne	r3, #1
   1ec58:	strne	r3, [sp, #24]
   1ec5c:	beq	1f0ec <npth_sleep@plt+0x99fc>
   1ec60:	ldr	r1, [pc, #1252]	; 1f14c <npth_sleep@plt+0x9a5c>
   1ec64:	mov	r0, r8
   1ec68:	bl	4a554 <npth_sleep@plt+0x34e64>
   1ec6c:	mov	r7, r0
   1ec70:	mov	r0, r8
   1ec74:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1ec78:	cmp	r7, #0
   1ec7c:	moveq	r3, r6
   1ec80:	movne	r3, #1
   1ec84:	cmp	r3, #0
   1ec88:	moveq	r7, r3
   1ec8c:	mov	r8, r0
   1ec90:	moveq	sl, r7
   1ec94:	bne	1f0b0 <npth_sleep@plt+0x99c0>
   1ec98:	cmp	r4, #0
   1ec9c:	beq	1eef0 <npth_sleep@plt+0x9800>
   1eca0:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   1eca4:	mov	r2, #0
   1eca8:	ldr	r1, [pc, #1184]	; 1f150 <npth_sleep@plt+0x9a60>
   1ecac:	bl	37fd4 <npth_sleep@plt+0x228e4>
   1ecb0:	subs	r4, r0, #0
   1ecb4:	beq	1eff0 <npth_sleep@plt+0x9900>
   1ecb8:	bl	14d0c <opendir@plt>
   1ecbc:	subs	r8, r0, #0
   1ecc0:	beq	1f010 <npth_sleep@plt+0x9920>
   1ecc4:	mov	r0, r4
   1ecc8:	bl	149dc <gcry_free@plt>
   1eccc:	mov	r0, r8
   1ecd0:	bl	153d8 <readdir64@plt>
   1ecd4:	subs	r4, r0, #0
   1ecd8:	beq	1edb0 <npth_sleep@plt+0x96c0>
   1ecdc:	add	r6, r4, #19
   1ece0:	mov	r0, r6
   1ece4:	bl	14f58 <strlen@plt>
   1ece8:	cmp	r0, #44	; 0x2c
   1ecec:	bne	1eccc <npth_sleep@plt+0x95dc>
   1ecf0:	add	r0, r4, #59	; 0x3b
   1ecf4:	ldr	r1, [pc, #1112]	; 1f154 <npth_sleep@plt+0x9a64>
   1ecf8:	bl	14760 <strcmp@plt>
   1ecfc:	subs	r4, r0, #0
   1ed00:	bne	1eccc <npth_sleep@plt+0x95dc>
   1ed04:	mov	r1, r6
   1ed08:	mov	r2, #40	; 0x28
   1ed0c:	add	r0, sp, #64	; 0x40
   1ed10:	add	r6, sp, #44	; 0x2c
   1ed14:	bl	15108 <strncpy@plt>
   1ed18:	add	r0, sp, #64	; 0x40
   1ed1c:	mov	r1, r6
   1ed20:	mov	r2, #20
   1ed24:	strb	r4, [sp, #104]	; 0x68
   1ed28:	bl	42514 <npth_sleep@plt+0x2ce24>
   1ed2c:	cmp	r0, #0
   1ed30:	blt	1eccc <npth_sleep@plt+0x95dc>
   1ed34:	cmp	r7, #0
   1ed38:	str	r4, [sp, #40]	; 0x28
   1ed3c:	str	r4, [sp, #36]	; 0x24
   1ed40:	str	r4, [sp, #32]
   1ed44:	beq	1eedc <npth_sleep@plt+0x97ec>
   1ed48:	add	r3, sp, #40	; 0x28
   1ed4c:	str	r3, [sp]
   1ed50:	add	r1, sp, #64	; 0x40
   1ed54:	add	r3, sp, #36	; 0x24
   1ed58:	add	r2, sp, #32
   1ed5c:	mov	r0, sl
   1ed60:	bl	23560 <npth_sleep@plt+0xde70>
   1ed64:	cmp	r0, #0
   1ed68:	bne	1ef60 <npth_sleep@plt+0x9870>
   1ed6c:	ldrd	r2, [sp, #32]
   1ed70:	ldr	r1, [sp, #40]	; 0x28
   1ed74:	mov	r4, #1
   1ed78:	str	r3, [sp, #8]
   1ed7c:	ldr	r3, [sp, #24]
   1ed80:	str	r1, [sp, #16]
   1ed84:	str	r2, [sp, #12]
   1ed88:	str	r3, [sp]
   1ed8c:	str	r4, [sp, #4]
   1ed90:	mov	r1, r6
   1ed94:	ldr	r3, [sp, #28]
   1ed98:	mov	r2, fp
   1ed9c:	mov	r0, r9
   1eda0:	bl	1e800 <npth_sleep@plt+0x9110>
   1eda4:	cmp	r0, #0
   1eda8:	beq	1eccc <npth_sleep@plt+0x95dc>
   1edac:	mov	r5, r0
   1edb0:	mov	r0, sl
   1edb4:	bl	234cc <npth_sleep@plt+0xdddc>
   1edb8:	mov	r0, r8
   1edbc:	bl	1569c <closedir@plt>
   1edc0:	b	1eea8 <npth_sleep@plt+0x97b8>
   1edc4:	mov	r0, fp
   1edc8:	ldr	r1, [pc, #904]	; 1f158 <npth_sleep@plt+0x9a68>
   1edcc:	bl	1accc <npth_sleep@plt+0x55dc>
   1edd0:	mov	r5, r0
   1edd4:	ldr	r3, [pc, #844]	; 1f128 <npth_sleep@plt+0x9a38>
   1edd8:	ldr	r2, [sp, #108]	; 0x6c
   1eddc:	mov	r0, r5
   1ede0:	ldr	r3, [r3]
   1ede4:	cmp	r2, r3
   1ede8:	bne	1f080 <npth_sleep@plt+0x9990>
   1edec:	add	sp, sp, #116	; 0x74
   1edf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1edf4:	ldr	r1, [pc, #848]	; 1f14c <npth_sleep@plt+0x9a5c>
   1edf8:	mov	r0, r8
   1edfc:	bl	4a554 <npth_sleep@plt+0x34e64>
   1ee00:	mov	r0, r8
   1ee04:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1ee08:	str	r5, [sp, #24]
   1ee0c:	bl	23480 <npth_sleep@plt+0xdd90>
   1ee10:	mov	sl, r0
   1ee14:	cmp	sl, #0
   1ee18:	beq	1efe0 <npth_sleep@plt+0x98f0>
   1ee1c:	add	r4, sp, #40	; 0x28
   1ee20:	str	r4, [sp]
   1ee24:	add	r3, sp, #36	; 0x24
   1ee28:	add	r2, sp, #32
   1ee2c:	add	r1, sp, #64	; 0x40
   1ee30:	mov	r0, sl
   1ee34:	bl	234d8 <npth_sleep@plt+0xdde8>
   1ee38:	cmp	r0, #0
   1ee3c:	bne	1eea0 <npth_sleep@plt+0x97b0>
   1ee40:	mov	r2, #20
   1ee44:	add	r1, sp, #44	; 0x2c
   1ee48:	add	r0, sp, #64	; 0x40
   1ee4c:	bl	42514 <npth_sleep@plt+0x2ce24>
   1ee50:	cmp	r0, #0
   1ee54:	blt	1ee20 <npth_sleep@plt+0x9730>
   1ee58:	ldr	r0, [sp, #40]	; 0x28
   1ee5c:	ldr	r1, [sp, #32]
   1ee60:	ldr	r2, [sp, #36]	; 0x24
   1ee64:	ldr	ip, [sp, #24]
   1ee68:	mov	r3, #1
   1ee6c:	str	r0, [sp, #16]
   1ee70:	str	r1, [sp, #12]
   1ee74:	str	r2, [sp, #8]
   1ee78:	str	r3, [sp, #4]
   1ee7c:	str	ip, [sp]
   1ee80:	ldr	r3, [sp, #28]
   1ee84:	mov	r2, fp
   1ee88:	add	r1, sp, #44	; 0x2c
   1ee8c:	mov	r0, r9
   1ee90:	bl	1e800 <npth_sleep@plt+0x9110>
   1ee94:	cmp	r0, #0
   1ee98:	beq	1ee20 <npth_sleep@plt+0x9730>
   1ee9c:	mov	r5, r0
   1eea0:	mov	r0, sl
   1eea4:	bl	234cc <npth_sleep@plt+0xdddc>
   1eea8:	cmp	r5, #0
   1eeac:	beq	1edd4 <npth_sleep@plt+0x96e4>
   1eeb0:	uxth	r3, r5
   1eeb4:	cmp	r3, #27
   1eeb8:	beq	1edd4 <npth_sleep@plt+0x96e4>
   1eebc:	mov	r0, fp
   1eec0:	mov	r1, r5
   1eec4:	bl	1accc <npth_sleep@plt+0x55dc>
   1eec8:	b	1edd4 <npth_sleep@plt+0x96e4>
   1eecc:	sub	r6, r4, #2
   1eed0:	clz	r6, r6
   1eed4:	lsr	r6, r6, #5
   1eed8:	b	1ec60 <npth_sleep@plt+0x9570>
   1eedc:	mov	r1, r7
   1eee0:	mov	r2, r7
   1eee4:	mov	r3, r7
   1eee8:	mov	r4, r7
   1eeec:	b	1ed78 <npth_sleep@plt+0x9688>
   1eef0:	add	r6, sp, #44	; 0x2c
   1eef4:	mov	r2, r6
   1eef8:	mov	r1, r8
   1eefc:	mov	r0, fp
   1ef00:	bl	1d3ec <npth_sleep@plt+0x7cfc>
   1ef04:	subs	r5, r0, #0
   1ef08:	bne	1ef78 <npth_sleep@plt+0x9888>
   1ef0c:	cmp	r7, #0
   1ef10:	str	r4, [sp, #40]	; 0x28
   1ef14:	str	r4, [sp, #36]	; 0x24
   1ef18:	str	r4, [sp, #32]
   1ef1c:	beq	1ef88 <npth_sleep@plt+0x9898>
   1ef20:	add	r3, sp, #40	; 0x28
   1ef24:	str	r3, [sp]
   1ef28:	mov	r1, r8
   1ef2c:	add	r3, sp, #36	; 0x24
   1ef30:	add	r2, sp, #32
   1ef34:	mov	r0, sl
   1ef38:	bl	23560 <npth_sleep@plt+0xde70>
   1ef3c:	subs	r5, r0, #0
   1ef40:	beq	1efd0 <npth_sleep@plt+0x98e0>
   1ef44:	uxth	r3, r5
   1ef48:	cmp	r3, #27
   1ef4c:	bne	1f030 <npth_sleep@plt+0x9940>
   1ef50:	mov	r7, r4
   1ef54:	ldrd	r2, [sp, #32]
   1ef58:	ldr	r1, [sp, #40]	; 0x28
   1ef5c:	b	1ef94 <npth_sleep@plt+0x98a4>
   1ef60:	uxth	r3, r0
   1ef64:	cmp	r3, #27
   1ef68:	bne	1edac <npth_sleep@plt+0x96bc>
   1ef6c:	ldrd	r2, [sp, #32]
   1ef70:	ldr	r1, [sp, #40]	; 0x28
   1ef74:	b	1ed78 <npth_sleep@plt+0x9688>
   1ef78:	mov	r0, sl
   1ef7c:	bl	234cc <npth_sleep@plt+0xdddc>
   1ef80:	uxth	r3, r5
   1ef84:	b	1eeb4 <npth_sleep@plt+0x97c4>
   1ef88:	mov	r1, r7
   1ef8c:	mov	r2, r7
   1ef90:	mov	r3, r7
   1ef94:	str	r3, [sp, #8]
   1ef98:	ldr	r3, [sp, #24]
   1ef9c:	str	r1, [sp, #16]
   1efa0:	str	r2, [sp, #12]
   1efa4:	str	r3, [sp]
   1efa8:	str	r7, [sp, #4]
   1efac:	ldr	r3, [sp, #28]
   1efb0:	mov	r1, r6
   1efb4:	mov	r0, r9
   1efb8:	mov	r2, fp
   1efbc:	bl	1e800 <npth_sleep@plt+0x9110>
   1efc0:	mov	r5, r0
   1efc4:	mov	r0, sl
   1efc8:	bl	234cc <npth_sleep@plt+0xdddc>
   1efcc:	b	1eea8 <npth_sleep@plt+0x97b8>
   1efd0:	ldrd	r2, [sp, #32]
   1efd4:	ldr	r1, [sp, #40]	; 0x28
   1efd8:	mov	r7, #1
   1efdc:	b	1ef94 <npth_sleep@plt+0x98a4>
   1efe0:	mov	r0, sl
   1efe4:	bl	234cc <npth_sleep@plt+0xdddc>
   1efe8:	mov	r5, sl
   1efec:	b	1edd4 <npth_sleep@plt+0x96e4>
   1eff0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1eff4:	subs	r5, r0, #0
   1eff8:	beq	1f024 <npth_sleep@plt+0x9934>
   1effc:	uxth	r5, r5
   1f000:	mov	r0, sl
   1f004:	orr	r5, r5, #67108864	; 0x4000000
   1f008:	bl	234cc <npth_sleep@plt+0xdddc>
   1f00c:	b	1eeb0 <npth_sleep@plt+0x97c0>
   1f010:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1f014:	subs	r5, r0, #0
   1f018:	bne	1f03c <npth_sleep@plt+0x994c>
   1f01c:	mov	r0, r4
   1f020:	bl	149dc <gcry_free@plt>
   1f024:	mov	r0, sl
   1f028:	bl	234cc <npth_sleep@plt+0xdddc>
   1f02c:	b	1edd4 <npth_sleep@plt+0x96e4>
   1f030:	mov	r0, sl
   1f034:	bl	234cc <npth_sleep@plt+0xdddc>
   1f038:	b	1eebc <npth_sleep@plt+0x97cc>
   1f03c:	mov	r0, r4
   1f040:	bl	149dc <gcry_free@plt>
   1f044:	uxth	r5, r5
   1f048:	mov	r0, sl
   1f04c:	orr	r5, r5, #67108864	; 0x4000000
   1f050:	bl	234cc <npth_sleep@plt+0xdddc>
   1f054:	b	1eeb0 <npth_sleep@plt+0x97c0>
   1f058:	ldr	r1, [pc, #236]	; 1f14c <npth_sleep@plt+0x9a5c>
   1f05c:	mov	r0, r8
   1f060:	bl	4a554 <npth_sleep@plt+0x34e64>
   1f064:	mov	r0, r8
   1f068:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1f06c:	mov	r3, #1
   1f070:	str	r3, [sp, #24]
   1f074:	bl	23480 <npth_sleep@plt+0xdd90>
   1f078:	mov	sl, r0
   1f07c:	b	1ee14 <npth_sleep@plt+0x9724>
   1f080:	bl	14a60 <__stack_chk_fail@plt>
   1f084:	ldr	r1, [pc, #192]	; 1f14c <npth_sleep@plt+0x9a5c>
   1f088:	mov	r0, r8
   1f08c:	bl	4a554 <npth_sleep@plt+0x34e64>
   1f090:	mov	r4, #2
   1f094:	mov	r6, #1
   1f098:	mov	r7, r0
   1f09c:	mov	r0, r8
   1f0a0:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1f0a4:	mov	r3, #8
   1f0a8:	str	r3, [sp, #24]
   1f0ac:	mov	r8, r0
   1f0b0:	bl	23480 <npth_sleep@plt+0xdd90>
   1f0b4:	cmp	r6, #0
   1f0b8:	mov	sl, r0
   1f0bc:	beq	1ec98 <npth_sleep@plt+0x95a8>
   1f0c0:	b	1ee14 <npth_sleep@plt+0x9724>
   1f0c4:	ldr	r1, [pc, #128]	; 1f14c <npth_sleep@plt+0x9a5c>
   1f0c8:	mov	r0, r8
   1f0cc:	bl	4a554 <npth_sleep@plt+0x34e64>
   1f0d0:	mov	r0, r8
   1f0d4:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   1f0d8:	mov	r3, #2
   1f0dc:	str	r3, [sp, #24]
   1f0e0:	bl	23480 <npth_sleep@plt+0xdd90>
   1f0e4:	mov	sl, r0
   1f0e8:	b	1ee14 <npth_sleep@plt+0x9724>
   1f0ec:	ldr	r1, [pc, #72]	; 1f13c <npth_sleep@plt+0x9a4c>
   1f0f0:	mov	r0, r8
   1f0f4:	bl	4a554 <npth_sleep@plt+0x34e64>
   1f0f8:	cmp	r0, #0
   1f0fc:	movne	r3, #2
   1f100:	strne	r3, [sp, #24]
   1f104:	bne	1ec60 <npth_sleep@plt+0x9570>
   1f108:	ldr	r1, [pc, #48]	; 1f140 <npth_sleep@plt+0x9a50>
   1f10c:	mov	r0, r8
   1f110:	bl	4a554 <npth_sleep@plt+0x34e64>
   1f114:	cmp	r0, #0
   1f118:	movne	r3, #8
   1f11c:	strne	r3, [sp, #24]
   1f120:	bne	1ec60 <npth_sleep@plt+0x9570>
   1f124:	b	1ebf4 <npth_sleep@plt+0x9504>
   1f128:	andeq	ip, r6, r8, lsr r8
   1f12c:	andeq	r4, r5, r0, asr #18
   1f130:	andeq	r4, r5, r0, ror #10
   1f134:	andeq	r4, r5, r4, asr r9
   1f138:	andeq	r4, r5, r0, ror #18
   1f13c:	andeq	r4, r5, r0, ror r9
   1f140:	andeq	r4, r5, r0, lsl #19
   1f144:	muleq	r6, r8, r9
   1f148:	andeq	r4, r5, ip, asr #18
   1f14c:	muleq	r5, r4, r9
   1f150:			; <UNDEFINED> instruction: 0x0004f1b4
   1f154:	andeq	r4, r5, r0, lsr #19
   1f158:	streq	r0, [r0], #-251	; 0xffffff05
   1f15c:	push	{r2, r3}
   1f160:	push	{r4, lr}
   1f164:	sub	sp, sp, #8
   1f168:	ldr	r4, [pc, #68]	; 1f1b4 <npth_sleep@plt+0x9ac4>
   1f16c:	ldr	r3, [r0, #8]
   1f170:	add	ip, sp, #20
   1f174:	ldr	r2, [r4]
   1f178:	ldr	r0, [r3]
   1f17c:	str	r2, [sp, #4]
   1f180:	mov	r3, ip
   1f184:	ldr	r2, [sp, #16]
   1f188:	str	ip, [sp]
   1f18c:	bl	48788 <npth_sleep@plt+0x33098>
   1f190:	ldr	r2, [sp, #4]
   1f194:	ldr	r3, [r4]
   1f198:	cmp	r2, r3
   1f19c:	bne	1f1b0 <npth_sleep@plt+0x9ac0>
   1f1a0:	add	sp, sp, #8
   1f1a4:	pop	{r4, lr}
   1f1a8:	add	sp, sp, #8
   1f1ac:	bx	lr
   1f1b0:	bl	14a60 <__stack_chk_fail@plt>
   1f1b4:	andeq	ip, r6, r8, lsr r8
   1f1b8:	push	{r4, r5, r6, lr}
   1f1bc:	sub	sp, sp, #24
   1f1c0:	subs	r4, r0, #0
   1f1c4:	ldr	r6, [sp, #40]	; 0x28
   1f1c8:	beq	1f260 <npth_sleep@plt+0x9b70>
   1f1cc:	mov	r5, r1
   1f1d0:	ldr	r1, [r4, #8]
   1f1d4:	cmp	r1, #0
   1f1d8:	beq	1f260 <npth_sleep@plt+0x9b70>
   1f1dc:	ldr	r1, [r1]
   1f1e0:	cmp	r1, #0
   1f1e4:	beq	1f260 <npth_sleep@plt+0x9b70>
   1f1e8:	cmp	r5, #0
   1f1ec:	sub	r1, r2, #10
   1f1f0:	clz	r1, r1
   1f1f4:	lsr	r1, r1, #5
   1f1f8:	moveq	r1, #0
   1f1fc:	cmp	r1, #0
   1f200:	beq	1f240 <npth_sleep@plt+0x9b50>
   1f204:	ldr	r1, [pc, #92]	; 1f268 <npth_sleep@plt+0x9b78>
   1f208:	mov	r0, r5
   1f20c:	str	r3, [sp, #20]
   1f210:	bl	14760 <strcmp@plt>
   1f214:	ldr	r3, [sp, #20]
   1f218:	cmp	r0, #0
   1f21c:	movne	r2, #88	; 0x58
   1f220:	bne	1f248 <npth_sleep@plt+0x9b58>
   1f224:	mov	r3, r5
   1f228:	mov	r0, r4
   1f22c:	ldr	r2, [pc, #56]	; 1f26c <npth_sleep@plt+0x9b7c>
   1f230:	ldr	r1, [pc, #56]	; 1f270 <npth_sleep@plt+0x9b80>
   1f234:	add	sp, sp, #24
   1f238:	pop	{r4, r5, r6, lr}
   1f23c:	b	1f15c <npth_sleep@plt+0x9a6c>
   1f240:	cmp	r2, #10
   1f244:	moveq	r2, #88	; 0x58
   1f248:	stm	sp, {r2, r3, r6}
   1f24c:	mov	r0, r4
   1f250:	mov	r3, r5
   1f254:	ldr	r2, [pc, #24]	; 1f274 <npth_sleep@plt+0x9b84>
   1f258:	ldr	r1, [pc, #16]	; 1f270 <npth_sleep@plt+0x9b80>
   1f25c:	bl	1f15c <npth_sleep@plt+0x9a6c>
   1f260:	add	sp, sp, #24
   1f264:	pop	{r4, r5, r6, pc}
   1f268:	andeq	r4, r5, r8, lsr #19
   1f26c:			; <UNDEFINED> instruction: 0x000549b4
   1f270:	andeq	r4, r5, r4, asr #19
   1f274:	ldrdeq	r4, [r5], -r0
   1f278:	push	{r4, lr}
   1f27c:	sub	sp, sp, #8
   1f280:	mov	r4, r0
   1f284:	bl	154e0 <assuan_get_pointer@plt>
   1f288:	ldr	r3, [r0, #4]
   1f28c:	cmp	r3, #0
   1f290:	bne	1f2b8 <npth_sleep@plt+0x9bc8>
   1f294:	ldr	r3, [pc, #48]	; 1f2cc <npth_sleep@plt+0x9bdc>
   1f298:	ldr	r2, [pc, #48]	; 1f2d0 <npth_sleep@plt+0x9be0>
   1f29c:	ldr	r1, [pc, #48]	; 1f2d4 <npth_sleep@plt+0x9be4>
   1f2a0:	ldmib	r3, {ip, lr}
   1f2a4:	stm	sp, {ip, lr}
   1f2a8:	ldr	r3, [r3]
   1f2ac:	bl	1f15c <npth_sleep@plt+0x9a6c>
   1f2b0:	add	sp, sp, #8
   1f2b4:	pop	{r4, pc}
   1f2b8:	mov	r0, r4
   1f2bc:	ldr	r1, [pc, #20]	; 1f2d8 <npth_sleep@plt+0x9be8>
   1f2c0:	add	sp, sp, #8
   1f2c4:	pop	{r4, lr}
   1f2c8:	b	1accc <npth_sleep@plt+0x55dc>
   1f2cc:	andeq	sp, r6, ip, lsr sl
   1f2d0:	andeq	r4, r5, r0, ror #19
   1f2d4:	andeq	r4, r5, ip, ror #19
   1f2d8:	streq	r0, [r0], #-251	; 0xffffff05
   1f2dc:	push	{r4, r5, lr}
   1f2e0:	subs	r5, r0, #0
   1f2e4:	ldr	r4, [pc, #140]	; 1f378 <npth_sleep@plt+0x9c88>
   1f2e8:	sub	sp, sp, #276	; 0x114
   1f2ec:	ldr	r0, [r4]
   1f2f0:	str	r0, [sp, #268]	; 0x10c
   1f2f4:	moveq	r0, r5
   1f2f8:	beq	1f35c <npth_sleep@plt+0x9c6c>
   1f2fc:	ldr	r0, [r5, #8]
   1f300:	cmp	r0, #0
   1f304:	beq	1f35c <npth_sleep@plt+0x9c6c>
   1f308:	ldrb	ip, [r0, #4]
   1f30c:	ands	r0, ip, #32
   1f310:	beq	1f35c <npth_sleep@plt+0x9c6c>
   1f314:	cmp	r2, #0
   1f318:	add	r0, sp, #12
   1f31c:	ldreq	r3, [pc, #88]	; 1f37c <npth_sleep@plt+0x9c8c>
   1f320:	ldrne	r3, [pc, #88]	; 1f380 <npth_sleep@plt+0x9c90>
   1f324:	moveq	r2, r3
   1f328:	str	r2, [sp, #4]
   1f32c:	str	r3, [sp]
   1f330:	ldr	r2, [pc, #76]	; 1f384 <npth_sleep@plt+0x9c94>
   1f334:	mov	r3, r1
   1f338:	mov	r1, #256	; 0x100
   1f33c:	bl	15264 <gpgrt_snprintf@plt>
   1f340:	ldr	r2, [r5, #8]
   1f344:	mov	r3, #0
   1f348:	add	r1, sp, #12
   1f34c:	ldr	r0, [r2]
   1f350:	str	r3, [sp]
   1f354:	mov	r2, r3
   1f358:	bl	14b8c <assuan_inquire@plt>
   1f35c:	ldr	r2, [sp, #268]	; 0x10c
   1f360:	ldr	r3, [r4]
   1f364:	cmp	r2, r3
   1f368:	bne	1f374 <npth_sleep@plt+0x9c84>
   1f36c:	add	sp, sp, #276	; 0x114
   1f370:	pop	{r4, r5, pc}
   1f374:	bl	14a60 <__stack_chk_fail@plt>
   1f378:	andeq	ip, r6, r8, lsr r8
   1f37c:	andeq	r5, r5, r8, asr r2
   1f380:	andeq	r9, r5, r4, lsr #14
   1f384:	strdeq	r4, [r5], -ip
   1f388:	ldr	r3, [pc, #24]	; 1f3a8 <npth_sleep@plt+0x9cb8>
   1f38c:	ldr	r1, [r3, #4]
   1f390:	ldr	r2, [r3]
   1f394:	add	r1, r1, #1
   1f398:	add	r2, r2, #1
   1f39c:	str	r1, [r3, #4]
   1f3a0:	str	r2, [r3]
   1f3a4:	bx	lr
   1f3a8:	andeq	sp, r6, ip, lsr sl
   1f3ac:	ldr	r3, [pc, #24]	; 1f3cc <npth_sleep@plt+0x9cdc>
   1f3b0:	ldr	r1, [r3, #8]
   1f3b4:	ldr	r2, [r3]
   1f3b8:	add	r1, r1, #1
   1f3bc:	add	r2, r2, #1
   1f3c0:	str	r1, [r3, #8]
   1f3c4:	str	r2, [r3]
   1f3c8:	bx	lr
   1f3cc:	andeq	sp, r6, ip, lsr sl
   1f3d0:	push	{r4, r5, r6, r7, r8, lr}
   1f3d4:	mov	r3, #0
   1f3d8:	ldr	r7, [pc, #684]	; 1f68c <npth_sleep@plt+0x9f9c>
   1f3dc:	ldr	ip, [r0, #4]
   1f3e0:	sub	sp, sp, #16
   1f3e4:	cmp	ip, r3
   1f3e8:	ldr	ip, [r7]
   1f3ec:	mov	r5, r0
   1f3f0:	mov	r4, r1
   1f3f4:	mov	r6, r2
   1f3f8:	str	ip, [sp, #12]
   1f3fc:	str	r3, [sp]
   1f400:	beq	1f410 <npth_sleep@plt+0x9d20>
   1f404:	bl	19100 <npth_sleep@plt+0x3a10>
   1f408:	cmp	r0, #0
   1f40c:	bne	1f50c <npth_sleep@plt+0x9e1c>
   1f410:	mov	r0, sp
   1f414:	bl	14f34 <assuan_new@plt>
   1f418:	subs	r2, r0, #0
   1f41c:	bne	1f674 <npth_sleep@plt+0x9f84>
   1f420:	and	r3, r4, r6
   1f424:	cmn	r3, #1
   1f428:	beq	1f62c <npth_sleep@plt+0x9f3c>
   1f42c:	cmn	r4, #1
   1f430:	ldr	r0, [sp]
   1f434:	movne	r1, r4
   1f438:	moveq	r1, r6
   1f43c:	moveq	r2, #2
   1f440:	bl	152c4 <assuan_init_socket_server@plt>
   1f444:	cmp	r0, #0
   1f448:	bne	1f65c <npth_sleep@plt+0x9f6c>
   1f44c:	ldr	r4, [pc, #572]	; 1f690 <npth_sleep@plt+0x9fa0>
   1f450:	ldr	r8, [sp]
   1f454:	ldr	r2, [pc, #568]	; 1f694 <npth_sleep@plt+0x9fa4>
   1f458:	ldr	r6, [pc, #568]	; 1f698 <npth_sleep@plt+0x9fa8>
   1f45c:	sub	r3, r4, #496	; 0x1f0
   1f460:	b	1f474 <npth_sleep@plt+0x9d84>
   1f464:	ldr	r6, [r4, #12]!
   1f468:	cmp	r6, #0
   1f46c:	beq	1f524 <npth_sleep@plt+0x9e34>
   1f470:	ldrd	r2, [r4, #4]
   1f474:	mov	r1, r6
   1f478:	mov	r0, r8
   1f47c:	bl	14ee0 <assuan_register_command@plt>
   1f480:	cmp	r0, #0
   1f484:	beq	1f464 <npth_sleep@plt+0x9d74>
   1f488:	bl	15408 <gpg_strerror@plt>
   1f48c:	mov	r1, r0
   1f490:	ldr	r0, [pc, #516]	; 1f69c <npth_sleep@plt+0x9fac>
   1f494:	bl	3d484 <npth_sleep@plt+0x27d94>
   1f498:	mov	r0, #2
   1f49c:	bl	18a80 <npth_sleep@plt+0x3390>
   1f4a0:	bl	15408 <gpg_strerror@plt>
   1f4a4:	mov	r1, r0
   1f4a8:	ldr	r0, [pc, #496]	; 1f6a0 <npth_sleep@plt+0x9fb0>
   1f4ac:	bl	3d420 <npth_sleep@plt+0x27d30>
   1f4b0:	mov	r0, r5
   1f4b4:	bl	1aa84 <npth_sleep@plt+0x5394>
   1f4b8:	mov	r0, r5
   1f4bc:	bl	352f0 <npth_sleep@plt+0x1fc00>
   1f4c0:	mov	r0, r5
   1f4c4:	bl	26378 <npth_sleep@plt+0x10c88>
   1f4c8:	ldr	r0, [sp]
   1f4cc:	bl	15318 <assuan_release@plt>
   1f4d0:	ldr	r3, [r5, #8]
   1f4d4:	ldr	r0, [r3, #8]
   1f4d8:	bl	149dc <gcry_free@plt>
   1f4dc:	ldr	r3, [r5, #8]
   1f4e0:	ldr	r0, [r3, #12]
   1f4e4:	bl	149dc <gcry_free@plt>
   1f4e8:	ldr	r3, [r5, #8]
   1f4ec:	ldr	r0, [r3, #16]
   1f4f0:	bl	149dc <gcry_free@plt>
   1f4f4:	ldr	r0, [r5, #8]
   1f4f8:	ldrb	r3, [r0, #4]
   1f4fc:	ands	r4, r3, #16
   1f500:	bne	1f650 <npth_sleep@plt+0x9f60>
   1f504:	bl	149dc <gcry_free@plt>
   1f508:	str	r4, [r5, #8]
   1f50c:	ldr	r2, [sp, #12]
   1f510:	ldr	r3, [r7]
   1f514:	cmp	r2, r3
   1f518:	bne	1f658 <npth_sleep@plt+0x9f68>
   1f51c:	add	sp, sp, #16
   1f520:	pop	{r4, r5, r6, r7, r8, pc}
   1f524:	ldr	r1, [pc, #376]	; 1f6a4 <npth_sleep@plt+0x9fb4>
   1f528:	mov	r0, r8
   1f52c:	bl	14c94 <assuan_register_post_cmd_notify@plt>
   1f530:	ldr	r1, [pc, #368]	; 1f6a8 <npth_sleep@plt+0x9fb8>
   1f534:	mov	r0, r8
   1f538:	bl	14a30 <assuan_register_reset_notify@plt>
   1f53c:	mov	r0, r8
   1f540:	ldr	r1, [pc, #356]	; 1f6ac <npth_sleep@plt+0x9fbc>
   1f544:	bl	150e4 <assuan_register_option_handler@plt>
   1f548:	mov	r1, r5
   1f54c:	ldr	r0, [sp]
   1f550:	bl	14c34 <assuan_set_pointer@plt>
   1f554:	mov	r1, #32
   1f558:	mov	r0, #1
   1f55c:	bl	15528 <gcry_xcalloc@plt>
   1f560:	ldr	ip, [sp]
   1f564:	mov	r2, r6
   1f568:	ldr	r8, [pc, #320]	; 1f6b0 <npth_sleep@plt+0x9fc0>
   1f56c:	ldr	r6, [pc, #320]	; 1f6b4 <npth_sleep@plt+0x9fc4>
   1f570:	mov	r3, r0
   1f574:	ldrb	r0, [r5, #112]	; 0x70
   1f578:	ldrb	r1, [r3, #4]
   1f57c:	str	r3, [r5, #8]
   1f580:	bic	r0, r0, #1
   1f584:	orr	r1, r1, #1
   1f588:	strb	r1, [r3, #4]
   1f58c:	strb	r0, [r5, #112]	; 0x70
   1f590:	ldr	r1, [pc, #288]	; 1f6b8 <npth_sleep@plt+0x9fc8>
   1f594:	mov	r0, ip
   1f598:	str	ip, [r3]
   1f59c:	bl	14d00 <assuan_set_io_monitor@plt>
   1f5a0:	mov	r1, r5
   1f5a4:	ldr	r0, [pc, #272]	; 1f6bc <npth_sleep@plt+0x9fcc>
   1f5a8:	bl	19034 <npth_sleep@plt+0x3944>
   1f5ac:	ldr	r0, [sp]
   1f5b0:	bl	15198 <assuan_accept@plt>
   1f5b4:	uxth	r2, r0
   1f5b8:	cmn	r0, #1
   1f5bc:	cmpne	r2, r6
   1f5c0:	beq	1f4b0 <npth_sleep@plt+0x9dc0>
   1f5c4:	cmp	r0, #0
   1f5c8:	bne	1f4a0 <npth_sleep@plt+0x9db0>
   1f5cc:	ldr	r0, [sp]
   1f5d0:	bl	1554c <assuan_get_pid@plt>
   1f5d4:	mov	r4, r0
   1f5d8:	bl	14ec8 <getpid@plt>
   1f5dc:	ldr	r2, [r5, #8]
   1f5e0:	cmn	r4, #1
   1f5e4:	ldrb	r3, [r2, #4]
   1f5e8:	bic	r3, r3, #4
   1f5ec:	sub	r0, r0, r4
   1f5f0:	clz	r0, r0
   1f5f4:	lsr	r0, r0, #5
   1f5f8:	moveq	r4, #0
   1f5fc:	orr	r3, r3, r0, lsl #2
   1f600:	strb	r3, [r2, #4]
   1f604:	ldr	r0, [sp]
   1f608:	str	r4, [r5, #28]
   1f60c:	bl	14a00 <assuan_process@plt>
   1f610:	cmp	r0, #0
   1f614:	beq	1f5ac <npth_sleep@plt+0x9ebc>
   1f618:	bl	15408 <gpg_strerror@plt>
   1f61c:	mov	r1, r0
   1f620:	mov	r0, r8
   1f624:	bl	3d420 <npth_sleep@plt+0x27d30>
   1f628:	b	1f5ac <npth_sleep@plt+0x9ebc>
   1f62c:	bl	14e20 <assuan_fdopen@plt>
   1f630:	str	r0, [sp, #4]
   1f634:	mov	r0, #1
   1f638:	bl	14e20 <assuan_fdopen@plt>
   1f63c:	add	r1, sp, #4
   1f640:	str	r0, [sp, #8]
   1f644:	ldr	r0, [sp]
   1f648:	bl	14fe8 <assuan_init_pipe_server@plt>
   1f64c:	b	1f444 <npth_sleep@plt+0x9d54>
   1f650:	mov	r0, #0
   1f654:	bl	18a80 <npth_sleep@plt+0x3390>
   1f658:	bl	14a60 <__stack_chk_fail@plt>
   1f65c:	bl	15408 <gpg_strerror@plt>
   1f660:	mov	r1, r0
   1f664:	ldr	r0, [pc, #84]	; 1f6c0 <npth_sleep@plt+0x9fd0>
   1f668:	bl	3d484 <npth_sleep@plt+0x27d94>
   1f66c:	mov	r0, #2
   1f670:	bl	18a80 <npth_sleep@plt+0x3390>
   1f674:	bl	15408 <gpg_strerror@plt>
   1f678:	mov	r1, r0
   1f67c:	ldr	r0, [pc, #64]	; 1f6c4 <npth_sleep@plt+0x9fd4>
   1f680:	bl	3d484 <npth_sleep@plt+0x27d94>
   1f684:	mov	r0, #2
   1f688:	bl	18a80 <npth_sleep@plt+0x3390>
   1f68c:	andeq	ip, r6, r8, lsr r8
   1f690:	andeq	r0, r5, r0, ror pc
   1f694:	andeq	pc, r1, r8, ror r2	; <UNPREDICTABLE>
   1f698:	andeq	r4, r5, ip, lsl #2
   1f69c:	andeq	r4, r5, r8, ror #20
   1f6a0:	muleq	r5, r8, sl
   1f6a4:	andeq	r9, r1, r4, asr pc
   1f6a8:	andeq	sl, r1, r8, lsl #22
   1f6ac:	andeq	sl, r1, r4, lsr #1
   1f6b0:			; <UNDEFINED> instruction: 0x00054ab4
   1f6b4:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   1f6b8:	andeq	r9, r1, r0, ror pc
   1f6bc:			; <UNDEFINED> instruction: 0x0001f1b8
   1f6c0:	andeq	r4, r5, r0, asr #20
   1f6c4:	andeq	r4, r5, r8, lsl sl
   1f6c8:	ldr	r0, [r0, #8]
   1f6cc:	push	{r4, r5, r6, r7, r8, lr}
   1f6d0:	sub	sp, sp, #8
   1f6d4:	ldr	r4, [r0]
   1f6d8:	mov	r6, r1
   1f6dc:	mov	r7, r2
   1f6e0:	mov	r8, r3
   1f6e4:	mov	r0, r4
   1f6e8:	ldr	r3, [sp, #32]
   1f6ec:	ldr	r2, [pc, #72]	; 1f73c <npth_sleep@plt+0xa04c>
   1f6f0:	ldr	r1, [pc, #72]	; 1f740 <npth_sleep@plt+0xa050>
   1f6f4:	bl	48828 <npth_sleep@plt+0x33138>
   1f6f8:	subs	r5, r0, #0
   1f6fc:	bne	1f730 <npth_sleep@plt+0xa040>
   1f700:	mov	r0, r4
   1f704:	bl	14b5c <assuan_begin_confidential@plt>
   1f708:	ldr	r3, [sp, #32]
   1f70c:	mov	r2, r7
   1f710:	str	r3, [sp]
   1f714:	mov	r1, r6
   1f718:	mov	r3, r8
   1f71c:	mov	r0, r4
   1f720:	bl	14b8c <assuan_inquire@plt>
   1f724:	mov	r5, r0
   1f728:	mov	r0, r4
   1f72c:	bl	14bbc <assuan_end_confidential@plt>
   1f730:	mov	r0, r5
   1f734:	add	sp, sp, #8
   1f738:	pop	{r4, r5, r6, r7, r8, pc}
   1f73c:	andeq	r4, r5, r8, ror r7
   1f740:	strdeq	r4, [r5], -r0
   1f744:	push	{r4, r5, r6, r7, r8, lr}
   1f748:	mov	r6, r0
   1f74c:	mov	r7, r1
   1f750:	mov	r0, #1
   1f754:	mov	r1, #72	; 0x48
   1f758:	bl	150fc <gcry_calloc@plt>
   1f75c:	subs	r4, r0, #0
   1f760:	beq	1f834 <npth_sleep@plt+0xa144>
   1f764:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   1f768:	mov	r2, #0
   1f76c:	ldr	r1, [pc, #336]	; 1f8c4 <npth_sleep@plt+0xa1d4>
   1f770:	bl	37fd4 <npth_sleep@plt+0x228e4>
   1f774:	cmp	r0, #0
   1f778:	str	r0, [r4]
   1f77c:	beq	1f84c <npth_sleep@plt+0xa15c>
   1f780:	ldr	r3, [pc, #320]	; 1f8c8 <npth_sleep@plt+0xa1d8>
   1f784:	cmp	r7, #0
   1f788:	ldr	r5, [pc, #316]	; 1f8cc <npth_sleep@plt+0xa1dc>
   1f78c:	moveq	r5, r3
   1f790:	mov	r1, r5
   1f794:	bl	15480 <fopen64@plt>
   1f798:	cmp	r0, #0
   1f79c:	str	r0, [r4, #4]
   1f7a0:	beq	1f7b4 <npth_sleep@plt+0xa0c4>
   1f7a4:	mov	r5, #0
   1f7a8:	str	r4, [r6]
   1f7ac:	mov	r0, r5
   1f7b0:	pop	{r4, r5, r6, r7, r8, pc}
   1f7b4:	bl	15084 <__errno_location@plt>
   1f7b8:	ldr	r3, [r0]
   1f7bc:	cmp	r3, #2
   1f7c0:	beq	1f864 <npth_sleep@plt+0xa174>
   1f7c4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1f7c8:	ldr	r1, [pc, #256]	; 1f8d0 <npth_sleep@plt+0xa1e0>
   1f7cc:	mov	r2, #5
   1f7d0:	subs	r5, r0, #0
   1f7d4:	uxthne	r5, r5
   1f7d8:	orrne	r5, r5, #67108864	; 0x4000000
   1f7dc:	mov	r0, #0
   1f7e0:	bl	14a3c <dcgettext@plt>
   1f7e4:	ldr	r8, [r4]
   1f7e8:	mov	r7, r0
   1f7ec:	mov	r0, r5
   1f7f0:	bl	15408 <gpg_strerror@plt>
   1f7f4:	mov	r1, r8
   1f7f8:	mov	r2, r0
   1f7fc:	mov	r0, r7
   1f800:	bl	3d484 <npth_sleep@plt+0x27d94>
   1f804:	cmp	r5, #0
   1f808:	beq	1f7a4 <npth_sleep@plt+0xa0b4>
   1f80c:	ldr	r0, [r4, #4]
   1f810:	cmp	r0, #0
   1f814:	beq	1f81c <npth_sleep@plt+0xa12c>
   1f818:	bl	1521c <fclose@plt>
   1f81c:	ldr	r0, [r4]
   1f820:	bl	149dc <gcry_free@plt>
   1f824:	mov	r0, r4
   1f828:	bl	149dc <gcry_free@plt>
   1f82c:	mov	r0, r5
   1f830:	pop	{r4, r5, r6, r7, r8, pc}
   1f834:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1f838:	cmp	r0, #0
   1f83c:	uxthne	r0, r0
   1f840:	orrne	r5, r0, #67108864	; 0x4000000
   1f844:	bne	1f7a8 <npth_sleep@plt+0xa0b8>
   1f848:	b	1f7a4 <npth_sleep@plt+0xa0b4>
   1f84c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1f850:	cmp	r0, #0
   1f854:	uxthne	r0, r0
   1f858:	orrne	r5, r0, #67108864	; 0x4000000
   1f85c:	bne	1f80c <npth_sleep@plt+0xa11c>
   1f860:	b	1f7a4 <npth_sleep@plt+0xa0b4>
   1f864:	ldr	r1, [pc, #104]	; 1f8d4 <npth_sleep@plt+0xa1e4>
   1f868:	ldr	r0, [r4]
   1f86c:	bl	15174 <gpgrt_fopen@plt>
   1f870:	subs	r7, r0, #0
   1f874:	beq	1f8a8 <npth_sleep@plt+0xa1b8>
   1f878:	mov	r1, r7
   1f87c:	ldr	r0, [pc, #84]	; 1f8d8 <npth_sleep@plt+0xa1e8>
   1f880:	bl	15228 <gpgrt_fputs@plt>
   1f884:	mov	r0, r7
   1f888:	bl	14cd0 <gpgrt_fclose@plt>
   1f88c:	mov	r1, r5
   1f890:	ldr	r0, [r4]
   1f894:	bl	15480 <fopen64@plt>
   1f898:	cmp	r0, #0
   1f89c:	str	r0, [r4, #4]
   1f8a0:	bne	1f7a4 <npth_sleep@plt+0xa0b4>
   1f8a4:	b	1f7c4 <npth_sleep@plt+0xa0d4>
   1f8a8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1f8ac:	mov	r2, #5
   1f8b0:	ldr	r1, [pc, #36]	; 1f8dc <npth_sleep@plt+0xa1ec>
   1f8b4:	subs	r5, r0, #0
   1f8b8:	uxthne	r5, r5
   1f8bc:	orrne	r5, r5, #67108864	; 0x4000000
   1f8c0:	b	1f7dc <npth_sleep@plt+0xa0ec>
   1f8c4:	andeq	r5, r5, r0, asr #3
   1f8c8:	andeq	r7, r5, r0, asr pc
   1f8cc:			; <UNDEFINED> instruction: 0x000551bc
   1f8d0:	strdeq	r5, [r5], -r4
   1f8d4:	andeq	r5, r5, ip, asr #3
   1f8d8:	andeq	r4, r5, r0, lsr #24
   1f8dc:	ldrdeq	r5, [r5], -ip
   1f8e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f8e4:	mov	r2, #0
   1f8e8:	ldr	r6, [pc, #808]	; 1fc18 <npth_sleep@plt+0xa528>
   1f8ec:	sub	sp, sp, #276	; 0x114
   1f8f0:	mov	r4, r0
   1f8f4:	ldr	r3, [r6]
   1f8f8:	str	r2, [r0, #12]
   1f8fc:	ldr	r0, [r0, #4]
   1f900:	str	r3, [sp, #268]	; 0x10c
   1f904:	bl	1539c <clearerr@plt>
   1f908:	ldr	r2, [r4, #4]
   1f90c:	mov	r1, #255	; 0xff
   1f910:	add	r0, sp, #12
   1f914:	bl	1488c <fgets@plt>
   1f918:	cmp	r0, #0
   1f91c:	beq	1fac0 <npth_sleep@plt+0xa3d0>
   1f920:	ldrb	r5, [sp, #12]
   1f924:	ldr	r7, [r4, #8]
   1f928:	cmp	r5, #0
   1f92c:	add	r7, r7, #1
   1f930:	str	r7, [r4, #8]
   1f934:	beq	1fa80 <npth_sleep@plt+0xa390>
   1f938:	add	r0, sp, #12
   1f93c:	bl	14f58 <strlen@plt>
   1f940:	add	r3, sp, #272	; 0x110
   1f944:	add	r0, r3, r0
   1f948:	ldrb	r3, [r0, #-261]	; 0xfffffefb
   1f94c:	cmp	r3, #10
   1f950:	bne	1fa80 <npth_sleep@plt+0xa390>
   1f954:	cmp	r5, #9
   1f958:	cmpne	r5, #32
   1f95c:	add	r3, sp, #12
   1f960:	bne	1f974 <npth_sleep@plt+0xa284>
   1f964:	ldrb	r5, [r3, #1]!
   1f968:	cmp	r5, #9
   1f96c:	cmpne	r5, #32
   1f970:	beq	1f964 <npth_sleep@plt+0xa274>
   1f974:	cmp	r5, #0
   1f978:	sub	r1, r5, #10
   1f97c:	clz	r1, r1
   1f980:	lsr	r1, r1, #5
   1f984:	moveq	r1, #1
   1f988:	cmp	r5, #35	; 0x23
   1f98c:	orreq	r1, r1, #1
   1f990:	cmp	r1, #0
   1f994:	bne	1f908 <npth_sleep@plt+0xa218>
   1f998:	cmp	r5, #33	; 0x21
   1f99c:	str	r1, [r4, #16]
   1f9a0:	ldrbne	r2, [r3]
   1f9a4:	beq	1fbe4 <npth_sleep@plt+0xa4f4>
   1f9a8:	add	r5, r4, #27
   1f9ac:	mov	ip, #0
   1f9b0:	and	r1, r2, #223	; 0xdf
   1f9b4:	sub	r0, r2, #48	; 0x30
   1f9b8:	sub	lr, r1, #65	; 0x41
   1f9bc:	cmp	lr, #5
   1f9c0:	cmphi	r0, #9
   1f9c4:	movls	r0, #1
   1f9c8:	movhi	r0, #0
   1f9cc:	bls	1fae8 <npth_sleep@plt+0xa3f8>
   1f9d0:	add	r1, r4, ip
   1f9d4:	cmp	ip, #40	; 0x28
   1f9d8:	strb	r0, [r1, #28]
   1f9dc:	bne	1fb70 <npth_sleep@plt+0xa480>
   1f9e0:	sub	r1, r2, #9
   1f9e4:	cmp	r2, #32
   1f9e8:	cmpne	r1, #1
   1f9ec:	bhi	1fb70 <npth_sleep@plt+0xa480>
   1f9f0:	mov	r0, r3
   1f9f4:	mov	r2, #10
   1f9f8:	add	r1, sp, #8
   1f9fc:	bl	14784 <strtol@plt>
   1fa00:	ldr	r5, [sp, #8]
   1fa04:	ldrb	r3, [r5]
   1fa08:	sub	r2, r3, #9
   1fa0c:	cmp	r3, #32
   1fa10:	cmpne	r2, #1
   1fa14:	mov	r7, r0
   1fa18:	bhi	1fbd0 <npth_sleep@plt+0xa4e0>
   1fa1c:	cmn	r0, #1
   1fa20:	blt	1fbd0 <npth_sleep@plt+0xa4e0>
   1fa24:	mov	r3, #0
   1fa28:	str	r7, [r4, #20]
   1fa2c:	str	r3, [r4, #24]
   1fa30:	ldrb	r3, [r5]
   1fa34:	cmp	r3, #0
   1fa38:	beq	1fa70 <npth_sleep@plt+0xa380>
   1fa3c:	ldr	r8, [pc, #472]	; 1fc1c <npth_sleep@plt+0xa52c>
   1fa40:	ldr	r9, [pc, #472]	; 1fc20 <npth_sleep@plt+0xa530>
   1fa44:	ldr	sl, [pc, #472]	; 1fc24 <npth_sleep@plt+0xa534>
   1fa48:	cmp	r3, #9
   1fa4c:	cmpne	r3, #32
   1fa50:	beq	1fa68 <npth_sleep@plt+0xa378>
   1fa54:	b	1fb08 <npth_sleep@plt+0xa418>
   1fa58:	ldrb	r3, [r5, #1]!
   1fa5c:	cmp	r3, #9
   1fa60:	cmpne	r3, #32
   1fa64:	bne	1fb08 <npth_sleep@plt+0xa418>
   1fa68:	cmp	r3, #10
   1fa6c:	bne	1fa58 <npth_sleep@plt+0xa368>
   1fa70:	mov	r3, #1
   1fa74:	str	r3, [r4, #12]
   1fa78:	mov	r0, #0
   1fa7c:	b	1faa8 <npth_sleep@plt+0xa3b8>
   1fa80:	ldr	r0, [r4, #4]
   1fa84:	bl	1563c <getc@plt>
   1fa88:	cmp	r0, #10
   1fa8c:	cmnne	r0, #1
   1fa90:	bne	1fa80 <npth_sleep@plt+0xa390>
   1fa94:	ldrb	r2, [sp, #12]
   1fa98:	ldr	r3, [pc, #392]	; 1fc28 <npth_sleep@plt+0xa538>
   1fa9c:	ldr	r0, [pc, #392]	; 1fc2c <npth_sleep@plt+0xa53c>
   1faa0:	cmp	r2, #0
   1faa4:	moveq	r0, r3
   1faa8:	ldr	r2, [sp, #268]	; 0x10c
   1faac:	ldr	r3, [r6]
   1fab0:	cmp	r2, r3
   1fab4:	bne	1fc14 <npth_sleep@plt+0xa524>
   1fab8:	add	sp, sp, #276	; 0x114
   1fabc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fac0:	ldr	r0, [r4, #4]
   1fac4:	bl	14eec <feof@plt>
   1fac8:	cmp	r0, #0
   1facc:	ldrne	r0, [pc, #348]	; 1fc30 <npth_sleep@plt+0xa540>
   1fad0:	bne	1faa8 <npth_sleep@plt+0xa3b8>
   1fad4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1fad8:	cmp	r0, #0
   1fadc:	uxthne	r0, r0
   1fae0:	orrne	r0, r0, #67108864	; 0x4000000
   1fae4:	b	1faa8 <npth_sleep@plt+0xa3b8>
   1fae8:	cmp	ip, #40	; 0x28
   1faec:	beq	1fbc4 <npth_sleep@plt+0xa4d4>
   1faf0:	cmp	r2, #96	; 0x60
   1faf4:	movls	r1, r2
   1faf8:	add	ip, ip, #1
   1fafc:	ldrb	r2, [r3, #1]!
   1fb00:	strb	r1, [r5, #1]!
   1fb04:	b	1f9b0 <npth_sleep@plt+0xa2c0>
   1fb08:	cmp	r3, #10
   1fb0c:	cmpne	r3, #0
   1fb10:	beq	1fa70 <npth_sleep@plt+0xa380>
   1fb14:	mov	r1, r8
   1fb18:	mov	r0, r5
   1fb1c:	bl	147a8 <strcspn@plt>
   1fb20:	ldrb	r3, [r5, r0]
   1fb24:	mov	r7, r0
   1fb28:	add	fp, r5, r0
   1fb2c:	cmp	r3, #61	; 0x3d
   1fb30:	beq	1fba8 <npth_sleep@plt+0xa4b8>
   1fb34:	cmp	r0, #7
   1fb38:	bne	1fb88 <npth_sleep@plt+0xa498>
   1fb3c:	mov	r2, r0
   1fb40:	mov	r1, sl
   1fb44:	mov	r0, r5
   1fb48:	bl	149e8 <memcmp@plt>
   1fb4c:	cmp	r0, #0
   1fb50:	bne	1fb88 <npth_sleep@plt+0xa498>
   1fb54:	mov	r5, fp
   1fb58:	mov	r3, #1
   1fb5c:	str	r3, [r4, #24]
   1fb60:	ldrb	r3, [r5]
   1fb64:	cmp	r3, #0
   1fb68:	bne	1fa48 <npth_sleep@plt+0xa358>
   1fb6c:	b	1fa70 <npth_sleep@plt+0xa380>
   1fb70:	ldr	r0, [pc, #188]	; 1fc34 <npth_sleep@plt+0xa544>
   1fb74:	mov	r2, r7
   1fb78:	ldr	r1, [r4]
   1fb7c:	bl	3d484 <npth_sleep@plt+0x27d94>
   1fb80:	ldr	r0, [pc, #176]	; 1fc38 <npth_sleep@plt+0xa548>
   1fb84:	b	1faa8 <npth_sleep@plt+0xa3b8>
   1fb88:	str	r5, [sp]
   1fb8c:	mov	r3, r7
   1fb90:	ldr	r2, [r4, #8]
   1fb94:	ldr	r1, [r4]
   1fb98:	mov	r0, r9
   1fb9c:	bl	3d484 <npth_sleep@plt+0x27d94>
   1fba0:	mov	r5, fp
   1fba4:	b	1fb60 <npth_sleep@plt+0xa470>
   1fba8:	ldr	r2, [r4, #8]
   1fbac:	ldr	r1, [r4]
   1fbb0:	ldr	r0, [pc, #132]	; 1fc3c <npth_sleep@plt+0xa54c>
   1fbb4:	add	r7, r7, #1
   1fbb8:	bl	3d484 <npth_sleep@plt+0x27d94>
   1fbbc:	add	r5, r5, r7
   1fbc0:	b	1fb60 <npth_sleep@plt+0xa470>
   1fbc4:	mov	r1, #0
   1fbc8:	strb	r1, [r4, #68]	; 0x44
   1fbcc:	b	1f9e0 <npth_sleep@plt+0xa2f0>
   1fbd0:	ldr	r2, [r4, #8]
   1fbd4:	ldr	r1, [r4]
   1fbd8:	ldr	r0, [pc, #96]	; 1fc40 <npth_sleep@plt+0xa550>
   1fbdc:	bl	3d484 <npth_sleep@plt+0x27d94>
   1fbe0:	b	1fa24 <npth_sleep@plt+0xa334>
   1fbe4:	ldrb	r2, [r3, #1]
   1fbe8:	mov	r1, #1
   1fbec:	add	r3, r3, r1
   1fbf0:	cmp	r2, #32
   1fbf4:	cmpne	r2, #9
   1fbf8:	str	r1, [r4, #16]
   1fbfc:	bne	1f9a8 <npth_sleep@plt+0xa2b8>
   1fc00:	ldrb	r2, [r3, #1]!
   1fc04:	cmp	r2, #9
   1fc08:	cmpne	r2, #32
   1fc0c:	beq	1fc00 <npth_sleep@plt+0xa510>
   1fc10:	b	1f9a8 <npth_sleep@plt+0xa2b8>
   1fc14:	bl	14a60 <__stack_chk_fail@plt>
   1fc18:	andeq	ip, r6, r8, lsr r8
   1fc1c:	andeq	r5, r5, r4, asr r2
   1fc20:	andeq	r5, r5, ip, lsr #5
   1fc24:	andeq	r5, r5, r4, lsr #5
   1fc28:	streq	r0, [r0], #-75	; 0xffffffb5
   1fc2c:	streq	r0, [r0], #-97	; 0xffffff9f
   1fc30:	streq	r3, [r0], #-4095	; 0xfffff001
   1fc34:	andeq	r5, r5, ip, lsl #4
   1fc38:	streq	r0, [r0], #-89	; 0xffffffa7
   1fc3c:	andeq	r5, r5, ip, asr r2
   1fc40:	andeq	r5, r5, ip, lsr #4
   1fc44:	push	{r4, r5, r6, r7, r8, lr}
   1fc48:	mov	r7, r0
   1fc4c:	ldr	r4, [pc, #128]	; 1fcd4 <npth_sleep@plt+0xa5e4>
   1fc50:	mov	r8, r1
   1fc54:	mov	r6, r2
   1fc58:	mov	r5, #0
   1fc5c:	subs	r0, r7, #0
   1fc60:	beq	1fc74 <npth_sleep@plt+0xa584>
   1fc64:	ldr	r1, [r4]
   1fc68:	bl	14760 <strcmp@plt>
   1fc6c:	cmp	r0, #0
   1fc70:	beq	1fc9c <npth_sleep@plt+0xa5ac>
   1fc74:	ldr	r3, [r4, #8]
   1fc78:	add	r4, r4, #48	; 0x30
   1fc7c:	cmp	r3, r8
   1fc80:	beq	1fc9c <npth_sleep@plt+0xa5ac>
   1fc84:	add	r5, r5, #1
   1fc88:	cmp	r5, #12
   1fc8c:	bne	1fc5c <npth_sleep@plt+0xa56c>
   1fc90:	ldr	lr, [pc, #64]	; 1fcd8 <npth_sleep@plt+0xa5e8>
   1fc94:	mov	r0, lr
   1fc98:	pop	{r4, r5, r6, r7, r8, pc}
   1fc9c:	ldr	r3, [pc, #56]	; 1fcdc <npth_sleep@plt+0xa5ec>
   1fca0:	add	r5, r5, r5, lsl #1
   1fca4:	mov	ip, r6
   1fca8:	add	r5, r3, r5, lsl #4
   1fcac:	add	r5, r5, #680	; 0x2a8
   1fcb0:	mov	lr, #0
   1fcb4:	ldm	r5!, {r0, r1, r2, r3}
   1fcb8:	stmia	ip!, {r0, r1, r2, r3}
   1fcbc:	ldm	r5!, {r0, r1, r2, r3}
   1fcc0:	stmia	ip!, {r0, r1, r2, r3}
   1fcc4:	ldm	r5, {r0, r1, r2, r3}
   1fcc8:	stm	ip, {r0, r1, r2, r3}
   1fccc:	mov	r0, lr
   1fcd0:	pop	{r4, r5, r6, r7, r8, pc}
   1fcd4:	andeq	r4, r5, r8, asr #29
   1fcd8:	streq	r0, [r0], #-27	; 0xffffffe5
   1fcdc:	andeq	r4, r5, r0, lsr #24
   1fce0:	add	r1, r0, #48	; 0x30
   1fce4:	push	{r4, lr}
   1fce8:	ldr	r0, [r0, #36]	; 0x24
   1fcec:	bl	14760 <strcmp@plt>
   1fcf0:	ldr	r3, [pc, #12]	; 1fd04 <npth_sleep@plt+0xa614>
   1fcf4:	cmp	r0, #0
   1fcf8:	movne	r0, r3
   1fcfc:	moveq	r0, #0
   1fd00:	pop	{r4, pc}
   1fd04:	streq	r0, [r0], #-11
   1fd08:	cmp	r0, #0
   1fd0c:	beq	1fd14 <npth_sleep@plt+0xa624>
   1fd10:	b	15210 <gcry_realloc@plt>
   1fd14:	mov	r0, r1
   1fd18:	b	14d54 <gcry_malloc_secure@plt>
   1fd1c:	push	{r4, r5, r6, lr}
   1fd20:	mov	r4, #0
   1fd24:	str	r4, [r1]
   1fd28:	mov	r5, r1
   1fd2c:	mov	r2, r4
   1fd30:	ldr	r1, [pc, #56]	; 1fd70 <npth_sleep@plt+0xa680>
   1fd34:	bl	14ca0 <gcry_sexp_find_token@plt>
   1fd38:	subs	r6, r0, #0
   1fd3c:	beq	1fd68 <npth_sleep@plt+0xa678>
   1fd40:	mov	r1, #1
   1fd44:	bl	151bc <gcry_sexp_nth_string@plt>
   1fd48:	str	r0, [r5]
   1fd4c:	mov	r0, r6
   1fd50:	bl	148d4 <gcry_sexp_release@plt>
   1fd54:	ldr	r3, [r5]
   1fd58:	cmp	r3, r4
   1fd5c:	beq	1fd68 <npth_sleep@plt+0xa678>
   1fd60:	mov	r0, r4
   1fd64:	pop	{r4, r5, r6, pc}
   1fd68:	ldr	r0, [pc, #4]	; 1fd74 <npth_sleep@plt+0xa684>
   1fd6c:	pop	{r4, r5, r6, pc}
   1fd70:	ldrdeq	r5, [r5], -r4
   1fd74:	streq	r0, [r0], #-83	; 0xffffffad
   1fd78:	push	{r4, lr}
   1fd7c:	mov	r4, r0
   1fd80:	ldr	r0, [r0, #4]
   1fd84:	bl	1521c <fclose@plt>
   1fd88:	ldr	r0, [r4]
   1fd8c:	bl	149dc <gcry_free@plt>
   1fd90:	mov	r0, r4
   1fd94:	pop	{r4, lr}
   1fd98:	b	149dc <gcry_free@plt>
   1fd9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fda0:	mov	r4, r0
   1fda4:	mov	r0, r1
   1fda8:	mov	r6, r1
   1fdac:	mov	sl, r2
   1fdb0:	mov	r8, r3
   1fdb4:	bl	14f58 <strlen@plt>
   1fdb8:	ldr	r9, [sp, #32]
   1fdbc:	cmp	r0, #40	; 0x28
   1fdc0:	bne	1fe68 <npth_sleep@plt+0xa778>
   1fdc4:	cmp	sl, #0
   1fdc8:	movne	r3, #0
   1fdcc:	strne	r3, [sl]
   1fdd0:	cmp	r8, #0
   1fdd4:	movne	r3, #0
   1fdd8:	strne	r3, [r8]
   1fddc:	cmp	r9, #0
   1fde0:	movne	r3, #0
   1fde4:	mov	r2, #0
   1fde8:	strne	r3, [r9]
   1fdec:	mov	r1, r2
   1fdf0:	ldr	r0, [r4, #4]
   1fdf4:	bl	155b8 <fseek@plt>
   1fdf8:	mov	r3, #0
   1fdfc:	str	r3, [r4, #8]
   1fe00:	ldr	r0, [r4, #4]
   1fe04:	bl	1539c <clearerr@plt>
   1fe08:	add	r7, r4, #28
   1fe0c:	mov	r0, r4
   1fe10:	bl	1f8e0 <npth_sleep@plt+0xa1f0>
   1fe14:	subs	r5, r0, #0
   1fe18:	bne	1fe60 <npth_sleep@plt+0xa770>
   1fe1c:	ldr	r3, [r4, #12]
   1fe20:	cmp	r3, #0
   1fe24:	beq	1fe0c <npth_sleep@plt+0xa71c>
   1fe28:	mov	r1, r7
   1fe2c:	mov	r0, r6
   1fe30:	bl	14760 <strcmp@plt>
   1fe34:	cmp	r0, #0
   1fe38:	bne	1fe0c <npth_sleep@plt+0xa71c>
   1fe3c:	cmp	sl, #0
   1fe40:	ldrne	r3, [r4, #16]
   1fe44:	strne	r3, [sl]
   1fe48:	cmp	r8, #0
   1fe4c:	ldrne	r3, [r4, #20]
   1fe50:	strne	r3, [r8]
   1fe54:	cmp	r9, #0
   1fe58:	ldrne	r3, [r4, #24]
   1fe5c:	strne	r3, [r9]
   1fe60:	mov	r0, r5
   1fe64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe68:	ldr	r3, [pc, #12]	; 1fe7c <npth_sleep@plt+0xa78c>
   1fe6c:	mov	r2, #1012	; 0x3f4
   1fe70:	ldr	r1, [pc, #8]	; 1fe80 <npth_sleep@plt+0xa790>
   1fe74:	ldr	r0, [pc, #8]	; 1fe84 <npth_sleep@plt+0xa794>
   1fe78:	bl	156e4 <__assert_fail@plt>
   1fe7c:	andeq	r5, r5, r8, lsl #2
   1fe80:	ldrdeq	r5, [r5], -ip
   1fe84:	strdeq	r5, [r5], -r8
   1fe88:	push	{r4, r5, r6, lr}
   1fe8c:	sub	sp, sp, #24
   1fe90:	ldr	r5, [pc, #136]	; 1ff20 <npth_sleep@plt+0xa830>
   1fe94:	subs	r4, r0, #0
   1fe98:	ldr	r3, [r5]
   1fe9c:	str	r3, [sp, #20]
   1fea0:	beq	1feb0 <npth_sleep@plt+0xa7c0>
   1fea4:	bl	14f58 <strlen@plt>
   1fea8:	cmp	r0, #40	; 0x28
   1feac:	beq	1fecc <npth_sleep@plt+0xa7dc>
   1feb0:	mov	r0, #0
   1feb4:	ldr	r2, [sp, #20]
   1feb8:	ldr	r3, [r5]
   1febc:	cmp	r2, r3
   1fec0:	bne	1ff1c <npth_sleep@plt+0xa82c>
   1fec4:	add	sp, sp, #24
   1fec8:	pop	{r4, r5, r6, pc}
   1fecc:	mov	r1, #0
   1fed0:	add	r0, sp, #8
   1fed4:	bl	1f744 <npth_sleep@plt+0xa054>
   1fed8:	subs	r6, r0, #0
   1fedc:	bne	1feb0 <npth_sleep@plt+0xa7c0>
   1fee0:	add	r3, sp, #16
   1fee4:	str	r6, [sp]
   1fee8:	mov	r1, r4
   1feec:	add	r2, sp, #12
   1fef0:	ldr	r0, [sp, #8]
   1fef4:	bl	1fd9c <npth_sleep@plt+0xa6ac>
   1fef8:	ldr	r3, [sp, #12]
   1fefc:	orrs	r3, r0, r3
   1ff00:	ldr	r0, [sp, #8]
   1ff04:	strne	r6, [sp, #16]
   1ff08:	cmp	r0, #0
   1ff0c:	beq	1ff14 <npth_sleep@plt+0xa824>
   1ff10:	bl	1fd78 <npth_sleep@plt+0xa688>
   1ff14:	ldr	r0, [sp, #16]
   1ff18:	b	1feb4 <npth_sleep@plt+0xa7c4>
   1ff1c:	bl	14a60 <__stack_chk_fail@plt>
   1ff20:	andeq	ip, r6, r8, lsr r8
   1ff24:	push	{r4, r5, lr}
   1ff28:	sub	sp, sp, #20
   1ff2c:	ldr	r4, [pc, #104]	; 1ff9c <npth_sleep@plt+0xa8ac>
   1ff30:	mov	r5, r1
   1ff34:	add	r3, sp, #4
   1ff38:	ldr	ip, [r4]
   1ff3c:	mov	r2, #4
   1ff40:	add	r1, sp, #8
   1ff44:	str	ip, [sp, #12]
   1ff48:	bl	14970 <gpgrt_read@plt>
   1ff4c:	cmp	r0, #0
   1ff50:	bne	1ff84 <npth_sleep@plt+0xa894>
   1ff54:	ldr	r3, [sp, #4]
   1ff58:	cmp	r3, #4
   1ff5c:	ldreq	r3, [sp, #8]
   1ff60:	ldrne	r0, [pc, #56]	; 1ffa0 <npth_sleep@plt+0xa8b0>
   1ff64:	reveq	r3, r3
   1ff68:	streq	r3, [r5]
   1ff6c:	ldr	r2, [sp, #12]
   1ff70:	ldr	r3, [r4]
   1ff74:	cmp	r2, r3
   1ff78:	bne	1ff98 <npth_sleep@plt+0xa8a8>
   1ff7c:	add	sp, sp, #20
   1ff80:	pop	{r4, r5, pc}
   1ff84:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1ff88:	cmp	r0, #0
   1ff8c:	uxthne	r0, r0
   1ff90:	orrne	r0, r0, #67108864	; 0x4000000
   1ff94:	b	1ff6c <npth_sleep@plt+0xa87c>
   1ff98:	bl	14a60 <__stack_chk_fail@plt>
   1ff9c:	andeq	ip, r6, r8, lsr r8
   1ffa0:	streq	r3, [r0], #-4095	; 0xfffff001
   1ffa4:	push	{r4, r5, lr}
   1ffa8:	sub	sp, sp, #12
   1ffac:	ldr	r4, [pc, #96]	; 20014 <npth_sleep@plt+0xa924>
   1ffb0:	mov	r3, sp
   1ffb4:	mov	r5, r2
   1ffb8:	ldr	ip, [r4]
   1ffbc:	str	ip, [sp, #4]
   1ffc0:	bl	14970 <gpgrt_read@plt>
   1ffc4:	cmp	r0, #0
   1ffc8:	bne	1fff4 <npth_sleep@plt+0xa904>
   1ffcc:	ldr	r3, [sp]
   1ffd0:	cmp	r3, r5
   1ffd4:	beq	20008 <npth_sleep@plt+0xa918>
   1ffd8:	ldr	r0, [pc, #56]	; 20018 <npth_sleep@plt+0xa928>
   1ffdc:	ldr	r2, [sp, #4]
   1ffe0:	ldr	r3, [r4]
   1ffe4:	cmp	r2, r3
   1ffe8:	bne	20010 <npth_sleep@plt+0xa920>
   1ffec:	add	sp, sp, #12
   1fff0:	pop	{r4, r5, pc}
   1fff4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   1fff8:	cmp	r0, #0
   1fffc:	uxthne	r0, r0
   20000:	orrne	r0, r0, #67108864	; 0x4000000
   20004:	bne	1ffdc <npth_sleep@plt+0xa8ec>
   20008:	mov	r0, #0
   2000c:	b	1ffdc <npth_sleep@plt+0xa8ec>
   20010:	bl	14a60 <__stack_chk_fail@plt>
   20014:	andeq	ip, r6, r8, lsr r8
   20018:	streq	r3, [r0], #-4095	; 0xfffff001
   2001c:	push	{r4, r5, r6, r7, lr}
   20020:	sub	sp, sp, #140	; 0x8c
   20024:	ldr	r7, [pc, #140]	; 200b8 <npth_sleep@plt+0xa9c8>
   20028:	mov	r6, r0
   2002c:	mov	r4, r1
   20030:	ldr	r3, [r7]
   20034:	str	r3, [sp, #132]	; 0x84
   20038:	b	20050 <npth_sleep@plt+0xa960>
   2003c:	ldr	r3, [sp]
   20040:	cmp	r3, r5
   20044:	bne	200ac <npth_sleep@plt+0xa9bc>
   20048:	subs	r4, r4, r3
   2004c:	beq	200a4 <npth_sleep@plt+0xa9b4>
   20050:	cmp	r4, #128	; 0x80
   20054:	movcc	r5, r4
   20058:	movcs	r5, #128	; 0x80
   2005c:	mov	r2, r5
   20060:	mov	r3, sp
   20064:	add	r1, sp, #4
   20068:	mov	r0, r6
   2006c:	bl	14970 <gpgrt_read@plt>
   20070:	cmp	r0, #0
   20074:	beq	2003c <npth_sleep@plt+0xa94c>
   20078:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2007c:	cmp	r0, #0
   20080:	uxthne	r0, r0
   20084:	orrne	r0, r0, #67108864	; 0x4000000
   20088:	beq	200a4 <npth_sleep@plt+0xa9b4>
   2008c:	ldr	r2, [sp, #132]	; 0x84
   20090:	ldr	r3, [r7]
   20094:	cmp	r2, r3
   20098:	bne	200b4 <npth_sleep@plt+0xa9c4>
   2009c:	add	sp, sp, #140	; 0x8c
   200a0:	pop	{r4, r5, r6, r7, pc}
   200a4:	mov	r0, #0
   200a8:	b	2008c <npth_sleep@plt+0xa99c>
   200ac:	ldr	r0, [pc, #8]	; 200bc <npth_sleep@plt+0xa9cc>
   200b0:	b	2008c <npth_sleep@plt+0xa99c>
   200b4:	bl	14a60 <__stack_chk_fail@plt>
   200b8:	andeq	ip, r6, r8, lsr r8
   200bc:	streq	r3, [r0], #-4095	; 0xfffff001
   200c0:	push	{r4, r5, r6, r7, r8, r9, lr}
   200c4:	subs	r7, r3, #0
   200c8:	ldr	r4, [pc, #268]	; 201dc <npth_sleep@plt+0xaaec>
   200cc:	sub	sp, sp, #12
   200d0:	mov	r6, r0
   200d4:	ldr	r0, [r4]
   200d8:	mov	r3, #0
   200dc:	str	r0, [sp, #4]
   200e0:	strne	r3, [r7]
   200e4:	mov	r5, r1
   200e8:	mov	r0, r6
   200ec:	mov	r1, sp
   200f0:	mov	r8, r2
   200f4:	str	r3, [sp]
   200f8:	bl	1ff24 <npth_sleep@plt+0xa834>
   200fc:	subs	r9, r0, #0
   20100:	bne	20184 <npth_sleep@plt+0xaa94>
   20104:	cmp	r8, #0
   20108:	ldr	r1, [sp]
   2010c:	beq	201a0 <npth_sleep@plt+0xaab0>
   20110:	cmp	r5, #0
   20114:	add	r0, r1, #1
   20118:	bne	20178 <npth_sleep@plt+0xaa88>
   2011c:	bl	146d0 <gcry_malloc@plt>
   20120:	mov	r5, r0
   20124:	cmp	r5, #0
   20128:	beq	201c0 <npth_sleep@plt+0xaad0>
   2012c:	mov	r0, r6
   20130:	ldr	r2, [sp]
   20134:	mov	r1, r5
   20138:	bl	1ffa4 <npth_sleep@plt+0xa8b4>
   2013c:	cmp	r0, #0
   20140:	bne	20198 <npth_sleep@plt+0xaaa8>
   20144:	ldr	r3, [sp]
   20148:	cmp	r7, #0
   2014c:	str	r5, [r8]
   20150:	strb	r0, [r5, r3]
   20154:	beq	2015c <npth_sleep@plt+0xaa6c>
   20158:	str	r3, [r7]
   2015c:	ldr	r2, [sp, #4]
   20160:	ldr	r3, [r4]
   20164:	mov	r0, r9
   20168:	cmp	r2, r3
   2016c:	bne	201d8 <npth_sleep@plt+0xaae8>
   20170:	add	sp, sp, #12
   20174:	pop	{r4, r5, r6, r7, r8, r9, pc}
   20178:	bl	14d54 <gcry_malloc_secure@plt>
   2017c:	mov	r5, r0
   20180:	b	20124 <npth_sleep@plt+0xaa34>
   20184:	mov	r5, #0
   20188:	mov	r0, r5
   2018c:	bl	149dc <gcry_free@plt>
   20190:	b	2015c <npth_sleep@plt+0xaa6c>
   20194:	mov	r5, r9
   20198:	mov	r9, r0
   2019c:	b	20188 <npth_sleep@plt+0xaa98>
   201a0:	mov	r0, r6
   201a4:	bl	2001c <npth_sleep@plt+0xa92c>
   201a8:	cmp	r0, #0
   201ac:	bne	20194 <npth_sleep@plt+0xaaa4>
   201b0:	cmp	r7, #0
   201b4:	beq	2015c <npth_sleep@plt+0xaa6c>
   201b8:	ldr	r3, [sp]
   201bc:	b	20158 <npth_sleep@plt+0xaa68>
   201c0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   201c4:	cmp	r0, #0
   201c8:	uxthne	r0, r0
   201cc:	orrne	r9, r0, #67108864	; 0x4000000
   201d0:	bne	20188 <npth_sleep@plt+0xaa98>
   201d4:	b	2015c <npth_sleep@plt+0xaa6c>
   201d8:	bl	14a60 <__stack_chk_fail@plt>
   201dc:	andeq	ip, r6, r8, lsr r8
   201e0:	push	{r4, r5, r6, lr}
   201e4:	mov	r6, r2
   201e8:	ldr	r5, [pc, #148]	; 20284 <npth_sleep@plt+0xab94>
   201ec:	sub	sp, sp, #24
   201f0:	mov	ip, #0
   201f4:	ldr	r2, [r5]
   201f8:	add	r3, sp, #12
   201fc:	str	r2, [sp, #20]
   20200:	add	r2, sp, #8
   20204:	str	ip, [sp, #8]
   20208:	bl	200c0 <npth_sleep@plt+0xa9d0>
   2020c:	subs	r4, r0, #0
   20210:	bne	20240 <npth_sleep@plt+0xab50>
   20214:	ldr	r3, [sp, #12]
   20218:	cmp	r3, #520	; 0x208
   2021c:	bhi	20264 <npth_sleep@plt+0xab74>
   20220:	str	r4, [sp]
   20224:	ldr	r2, [sp, #8]
   20228:	mov	r1, #1
   2022c:	add	r0, sp, #16
   20230:	bl	15270 <gcry_mpi_scan@plt>
   20234:	subs	r4, r0, #0
   20238:	ldreq	r3, [sp, #16]
   2023c:	streq	r3, [r6]
   20240:	ldr	r0, [sp, #8]
   20244:	bl	149dc <gcry_free@plt>
   20248:	ldr	r2, [sp, #20]
   2024c:	ldr	r3, [r5]
   20250:	mov	r0, r4
   20254:	cmp	r2, r3
   20258:	bne	20280 <npth_sleep@plt+0xab90>
   2025c:	add	sp, sp, #24
   20260:	pop	{r4, r5, r6, pc}
   20264:	mov	r2, #5
   20268:	ldr	r1, [pc, #24]	; 20288 <npth_sleep@plt+0xab98>
   2026c:	bl	14a3c <dcgettext@plt>
   20270:	mov	r1, #4096	; 0x1000
   20274:	bl	3d484 <npth_sleep@plt+0x27d94>
   20278:	mov	r4, #67	; 0x43
   2027c:	b	20240 <npth_sleep@plt+0xab50>
   20280:	bl	14a60 <__stack_chk_fail@plt>
   20284:	andeq	ip, r6, r8, lsr r8
   20288:	andeq	r5, r5, r0, lsl r3
   2028c:	push	{r4, r5, r6, r7, r8, lr}
   20290:	mov	r4, r1
   20294:	ldr	r1, [pc, #92]	; 202f8 <npth_sleep@plt+0xac08>
   20298:	bl	14760 <strcmp@plt>
   2029c:	cmp	r0, #0
   202a0:	beq	202ac <npth_sleep@plt+0xabbc>
   202a4:	mov	r0, #0
   202a8:	pop	{r4, r5, r6, r7, r8, pc}
   202ac:	ldr	r5, [r4, #16]
   202b0:	ldr	r6, [r4, #20]
   202b4:	mov	r0, r5
   202b8:	mov	r1, r6
   202bc:	ldr	r7, [r4, #12]
   202c0:	bl	1470c <gcry_mpi_cmp@plt>
   202c4:	cmp	r0, #0
   202c8:	ble	202e0 <npth_sleep@plt+0xabf0>
   202cc:	ldrd	r2, [r4, #16]
   202d0:	mov	r0, #0
   202d4:	str	r2, [r4, #20]
   202d8:	str	r3, [r4, #16]
   202dc:	pop	{r4, r5, r6, r7, r8, pc}
   202e0:	mov	r2, r6
   202e4:	mov	r1, r5
   202e8:	mov	r0, r7
   202ec:	bl	15594 <gcry_mpi_invm@plt>
   202f0:	mov	r0, #0
   202f4:	pop	{r4, r5, r6, r7, r8, pc}
   202f8:	andeq	r5, r5, r4, asr #6
   202fc:	push	{r4, lr}
   20300:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   20304:	cmp	r0, #0
   20308:	uxthne	r0, r0
   2030c:	orrne	r0, r0, #67108864	; 0x4000000
   20310:	pop	{r4, pc}
   20314:	push	{r4, lr}
   20318:	mov	r4, r2
   2031c:	ldr	r0, [pc, #36]	; 20348 <npth_sleep@plt+0xac58>
   20320:	bl	3d484 <npth_sleep@plt+0x27d94>
   20324:	mov	r1, r4
   20328:	mov	r0, #6
   2032c:	bl	14cb8 <gpgrt_fputc@plt>
   20330:	cmn	r0, #1
   20334:	beq	20340 <npth_sleep@plt+0xac50>
   20338:	mov	r0, #0
   2033c:	pop	{r4, pc}
   20340:	pop	{r4, lr}
   20344:	b	202fc <npth_sleep@plt+0xac0c>
   20348:	andeq	r5, r5, ip, asr #6
   2034c:	push	{r4, lr}
   20350:	mov	r4, r2
   20354:	ldr	r0, [pc, #36]	; 20380 <npth_sleep@plt+0xac90>
   20358:	bl	3d484 <npth_sleep@plt+0x27d94>
   2035c:	mov	r1, r4
   20360:	mov	r0, #6
   20364:	bl	14cb8 <gpgrt_fputc@plt>
   20368:	cmn	r0, #1
   2036c:	beq	20378 <npth_sleep@plt+0xac88>
   20370:	mov	r0, #0
   20374:	pop	{r4, pc}
   20378:	pop	{r4, lr}
   2037c:	b	202fc <npth_sleep@plt+0xac0c>
   20380:	andeq	r5, r5, ip, ror r3
   20384:	push	{r4, lr}
   20388:	mov	r1, r2
   2038c:	mov	r0, #6
   20390:	bl	14cb8 <gpgrt_fputc@plt>
   20394:	cmn	r0, #1
   20398:	beq	203a4 <npth_sleep@plt+0xacb4>
   2039c:	mov	r0, #0
   203a0:	pop	{r4, pc}
   203a4:	pop	{r4, lr}
   203a8:	b	202fc <npth_sleep@plt+0xac0c>
   203ac:	push	{r4, r5, r6, lr}
   203b0:	mov	r5, r0
   203b4:	ldr	r0, [r0]
   203b8:	cmp	r0, #0
   203bc:	beq	203d4 <npth_sleep@plt+0xace4>
   203c0:	mov	r4, r5
   203c4:	bl	1515c <gcry_mpi_release@plt>
   203c8:	ldr	r0, [r4, #4]!
   203cc:	cmp	r0, #0
   203d0:	bne	203c4 <npth_sleep@plt+0xacd4>
   203d4:	mov	r0, r5
   203d8:	pop	{r4, r5, r6, lr}
   203dc:	b	149dc <gcry_free@plt>
   203e0:	ldr	ip, [r2, #44]	; 0x2c
   203e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   203e8:	subs	r7, r1, #0
   203ec:	lsr	ip, ip, #7
   203f0:	ldr	r6, [r2, #16]
   203f4:	eor	ip, ip, #1
   203f8:	ldr	r4, [r2, #12]
   203fc:	and	ip, ip, #1
   20400:	clz	r2, r3
   20404:	lsr	r2, r2, #5
   20408:	moveq	r4, r6
   2040c:	cmp	r2, ip
   20410:	sub	sp, sp, #12
   20414:	ldrne	r2, [pc, #252]	; 20518 <npth_sleep@plt+0xae28>
   20418:	beq	20428 <npth_sleep@plt+0xad38>
   2041c:	mov	r0, r2
   20420:	add	sp, sp, #12
   20424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20428:	mov	r8, r0
   2042c:	mov	r0, r4
   20430:	str	r3, [sp]
   20434:	bl	14f58 <strlen@plt>
   20438:	mov	r1, #4
   2043c:	mov	r9, r0
   20440:	add	r0, r0, #1
   20444:	bl	150fc <gcry_calloc@plt>
   20448:	subs	r3, r0, #0
   2044c:	str	r3, [sp, #4]
   20450:	beq	20504 <npth_sleep@plt+0xae14>
   20454:	cmp	r9, #0
   20458:	beq	204e8 <npth_sleep@plt+0xadf8>
   2045c:	ldr	r3, [sp]
   20460:	add	r9, r4, r9
   20464:	adds	fp, r3, #0
   20468:	movne	fp, #1
   2046c:	ldr	sl, [sp, #4]
   20470:	mov	r5, #0
   20474:	b	20484 <npth_sleep@plt+0xad94>
   20478:	cmp	r9, r4
   2047c:	add	sl, sl, #4
   20480:	beq	204e8 <npth_sleep@plt+0xadf8>
   20484:	cmp	r7, #0
   20488:	mov	r0, r6
   2048c:	beq	204a0 <npth_sleep@plt+0xadb0>
   20490:	ldrb	r1, [r4]
   20494:	bl	14fa0 <strchr@plt>
   20498:	clz	r5, r0
   2049c:	lsr	r5, r5, #5
   204a0:	eor	ip, r5, #1
   204a4:	tst	fp, ip
   204a8:	mov	r1, r5
   204ac:	mov	r0, r8
   204b0:	movne	r1, #0
   204b4:	ldrne	r0, [sp]
   204b8:	mov	r2, sl
   204bc:	bl	201e0 <npth_sleep@plt+0xaaf0>
   204c0:	add	r4, r4, #1
   204c4:	cmp	r0, #0
   204c8:	beq	20478 <npth_sleep@plt+0xad88>
   204cc:	str	r0, [sp]
   204d0:	ldr	r0, [sp, #4]
   204d4:	bl	203ac <npth_sleep@plt+0xacbc>
   204d8:	ldr	r2, [sp]
   204dc:	mov	r0, r2
   204e0:	add	sp, sp, #12
   204e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   204e8:	ldr	r3, [sp, #48]	; 0x30
   204ec:	ldr	r2, [sp, #4]
   204f0:	str	r2, [r3]
   204f4:	mov	r2, #0
   204f8:	mov	r0, r2
   204fc:	add	sp, sp, #12
   20500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20504:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   20508:	subs	r2, r0, #0
   2050c:	uxthne	r2, r2
   20510:	orrne	r2, r2, #67108864	; 0x4000000
   20514:	b	2041c <npth_sleep@plt+0xad2c>
   20518:	streq	r0, [r0], #-164	; 0xffffff5c
   2051c:	push	{r4, lr}
   20520:	mov	r4, r0
   20524:	bl	153c0 <gcry_pk_get_keygrip@plt>
   20528:	cmp	r0, #0
   2052c:	beq	20538 <npth_sleep@plt+0xae48>
   20530:	mov	r0, #0
   20534:	pop	{r4, pc}
   20538:	mov	r0, r4
   2053c:	bl	1512c <gcry_pk_testkey@plt>
   20540:	ldr	r3, [pc, #8]	; 20550 <npth_sleep@plt+0xae60>
   20544:	cmp	r0, #0
   20548:	moveq	r0, r3
   2054c:	pop	{r4, pc}
   20550:	streq	r0, [r0], #-63	; 0xffffffc1
   20554:	push	{r4, lr}
   20558:	mov	r3, #0
   2055c:	bl	146e8 <gpgrt_write@plt>
   20560:	cmp	r0, #0
   20564:	popeq	{r4, pc}
   20568:	pop	{r4, lr}
   2056c:	b	202fc <npth_sleep@plt+0xac0c>
   20570:	push	{r4, r5, r6, lr}
   20574:	sub	sp, sp, #8192	; 0x2000
   20578:	ldr	r6, [pc, #156]	; 2061c <npth_sleep@plt+0xaf2c>
   2057c:	sub	sp, sp, #8
   20580:	add	r2, sp, #8192	; 0x2000
   20584:	ldr	r3, [r6]
   20588:	add	r2, r2, #4
   2058c:	mov	r5, r0
   20590:	mov	r4, r1
   20594:	str	r3, [r2]
   20598:	b	205bc <npth_sleep@plt+0xaecc>
   2059c:	ldr	r2, [sp]
   205a0:	cmp	r2, #0
   205a4:	beq	205e4 <npth_sleep@plt+0xaef4>
   205a8:	add	r1, sp, #4
   205ac:	mov	r0, r5
   205b0:	bl	146e8 <gpgrt_write@plt>
   205b4:	cmp	r0, #0
   205b8:	bne	205d8 <npth_sleep@plt+0xaee8>
   205bc:	mov	r3, sp
   205c0:	mov	r2, #8192	; 0x2000
   205c4:	add	r1, sp, #4
   205c8:	mov	r0, r4
   205cc:	bl	14970 <gpgrt_read@plt>
   205d0:	subs	r3, r0, #0
   205d4:	beq	2059c <npth_sleep@plt+0xaeac>
   205d8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   205dc:	cmp	r0, #0
   205e0:	bne	2060c <npth_sleep@plt+0xaf1c>
   205e4:	mov	r0, #0
   205e8:	add	r3, sp, #8192	; 0x2000
   205ec:	add	r3, r3, #4
   205f0:	ldr	r2, [r3]
   205f4:	ldr	r3, [r6]
   205f8:	cmp	r2, r3
   205fc:	bne	20618 <npth_sleep@plt+0xaf28>
   20600:	add	sp, sp, #8192	; 0x2000
   20604:	add	sp, sp, #8
   20608:	pop	{r4, r5, r6, pc}
   2060c:	uxth	r0, r0
   20610:	orr	r0, r0, #67108864	; 0x4000000
   20614:	b	205e8 <npth_sleep@plt+0xaef8>
   20618:	bl	14a60 <__stack_chk_fail@plt>
   2061c:	andeq	ip, r6, r8, lsr r8
   20620:	push	{r4, lr}
   20624:	sub	sp, sp, #8
   20628:	ldr	r4, [pc, #92]	; 2068c <npth_sleep@plt+0xaf9c>
   2062c:	rev	r1, r1
   20630:	str	r1, [sp]
   20634:	ldr	ip, [r4]
   20638:	mov	r3, #0
   2063c:	mov	r2, #4
   20640:	mov	r1, sp
   20644:	str	ip, [sp, #4]
   20648:	bl	146e8 <gpgrt_write@plt>
   2064c:	cmp	r0, #0
   20650:	bne	20670 <npth_sleep@plt+0xaf80>
   20654:	mov	r0, #0
   20658:	ldr	r2, [sp, #4]
   2065c:	ldr	r3, [r4]
   20660:	cmp	r2, r3
   20664:	bne	20688 <npth_sleep@plt+0xaf98>
   20668:	add	sp, sp, #8
   2066c:	pop	{r4, pc}
   20670:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   20674:	cmp	r0, #0
   20678:	beq	20654 <npth_sleep@plt+0xaf64>
   2067c:	uxth	r0, r0
   20680:	orr	r0, r0, #67108864	; 0x4000000
   20684:	b	20658 <npth_sleep@plt+0xaf68>
   20688:	bl	14a60 <__stack_chk_fail@plt>
   2068c:	andeq	ip, r6, r8, lsr r8
   20690:	push	{r4, r5, r6, lr}
   20694:	mov	r6, r1
   20698:	mov	r1, r2
   2069c:	mov	r4, r2
   206a0:	mov	r5, r0
   206a4:	bl	20620 <npth_sleep@plt+0xaf30>
   206a8:	cmp	r0, #0
   206ac:	popne	{r4, r5, r6, pc}
   206b0:	mov	r2, r4
   206b4:	mov	r1, r6
   206b8:	mov	r0, r5
   206bc:	pop	{r4, r5, r6, lr}
   206c0:	b	20554 <npth_sleep@plt+0xae64>
   206c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   206c8:	sub	sp, sp, #76	; 0x4c
   206cc:	ldr	r9, [pc, #528]	; 208e4 <npth_sleep@plt+0xb1f4>
   206d0:	str	r1, [sp, #8]
   206d4:	mov	sl, r0
   206d8:	ldr	r3, [r9]
   206dc:	mov	r0, r2
   206e0:	mov	r5, #0
   206e4:	mov	r1, #1
   206e8:	str	r3, [sp, #68]	; 0x44
   206ec:	str	r5, [sp, #20]
   206f0:	bl	153f0 <gcry_sexp_nth@plt>
   206f4:	subs	r4, r0, #0
   206f8:	beq	20880 <npth_sleep@plt+0xb190>
   206fc:	ldr	r0, [sl, #20]
   20700:	bl	14f58 <strlen@plt>
   20704:	mov	r1, #4
   20708:	mov	r8, r0
   2070c:	add	r0, r0, #1
   20710:	bl	150fc <gcry_calloc@plt>
   20714:	subs	r3, r0, #0
   20718:	str	r3, [sp, #4]
   2071c:	beq	208a0 <npth_sleep@plt+0xb1b0>
   20720:	cmp	r8, r5
   20724:	beq	207c4 <npth_sleep@plt+0xb0d4>
   20728:	ldr	r3, [sp, #4]
   2072c:	sub	r7, r3, #4
   20730:	str	r7, [sp, #12]
   20734:	b	20764 <npth_sleep@plt+0xb074>
   20738:	mov	r2, #5
   2073c:	mov	r1, #1
   20740:	bl	14dfc <gcry_sexp_nth_mpi@plt>
   20744:	subs	fp, r0, #0
   20748:	beq	20874 <npth_sleep@plt+0xb184>
   2074c:	mov	r0, r6
   20750:	add	r5, r5, #1
   20754:	bl	148d4 <gcry_sexp_release@plt>
   20758:	cmp	r8, r5
   2075c:	str	fp, [r7, #4]!
   20760:	beq	207cc <npth_sleep@plt+0xb0dc>
   20764:	ldr	r1, [sl, #20]
   20768:	mov	r2, #1
   2076c:	add	r1, r1, r5
   20770:	mov	r0, r4
   20774:	bl	14ca0 <gcry_sexp_find_token@plt>
   20778:	subs	r6, r0, #0
   2077c:	bne	20738 <npth_sleep@plt+0xb048>
   20780:	ldr	r7, [sp, #20]
   20784:	ldr	r5, [pc, #348]	; 208e8 <npth_sleep@plt+0xb1f8>
   20788:	mov	r0, r7
   2078c:	bl	149dc <gcry_free@plt>
   20790:	mov	r0, r4
   20794:	bl	148d4 <gcry_sexp_release@plt>
   20798:	mov	r0, r6
   2079c:	bl	148d4 <gcry_sexp_release@plt>
   207a0:	ldr	r0, [sp, #4]
   207a4:	bl	203ac <npth_sleep@plt+0xacbc>
   207a8:	ldr	r2, [sp, #68]	; 0x44
   207ac:	ldr	r3, [r9]
   207b0:	mov	r0, r5
   207b4:	cmp	r2, r3
   207b8:	bne	208e0 <npth_sleep@plt+0xb1f0>
   207bc:	add	sp, sp, #76	; 0x4c
   207c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   207c4:	sub	r3, r3, #4
   207c8:	str	r3, [sp, #12]
   207cc:	add	sl, sp, #28
   207d0:	mov	r8, #0
   207d4:	ldr	fp, [sp, #12]
   207d8:	str	r4, [sp, #12]
   207dc:	ldr	r3, [fp, #4]!
   207e0:	add	r2, sp, #24
   207e4:	add	r1, sp, #20
   207e8:	mov	r0, #5
   207ec:	bl	152b8 <gcry_mpi_aprint@plt>
   207f0:	subs	r4, r0, #0
   207f4:	bne	208b4 <npth_sleep@plt+0xb1c4>
   207f8:	ldr	r7, [sp, #24]
   207fc:	ldr	r5, [sp, #20]
   20800:	cmp	r7, #20
   20804:	bhi	208c8 <npth_sleep@plt+0xb1d8>
   20808:	rsb	r6, r7, #20
   2080c:	mov	r2, r6
   20810:	mov	r1, r4
   20814:	mov	r0, sl
   20818:	bl	150f0 <memset@plt>
   2081c:	add	r3, sp, #28
   20820:	add	r0, r6, r8
   20824:	add	r0, r3, r0
   20828:	mov	r2, r7
   2082c:	mov	r1, r5
   20830:	bl	1491c <memcpy@plt>
   20834:	add	r8, r8, #20
   20838:	mov	r0, r5
   2083c:	bl	149dc <gcry_free@plt>
   20840:	cmp	r8, #40	; 0x28
   20844:	add	sl, sl, #20
   20848:	str	r4, [sp, #20]
   2084c:	bne	207dc <npth_sleep@plt+0xb0ec>
   20850:	mov	r2, r8
   20854:	add	r1, sp, #28
   20858:	ldr	r0, [sp, #8]
   2085c:	ldr	r4, [sp, #12]
   20860:	bl	20690 <npth_sleep@plt+0xafa0>
   20864:	mov	r6, #0
   20868:	ldr	r7, [sp, #20]
   2086c:	mov	r5, r0
   20870:	b	20788 <npth_sleep@plt+0xb098>
   20874:	ldr	r7, [sp, #20]
   20878:	ldr	r5, [pc, #108]	; 208ec <npth_sleep@plt+0xb1fc>
   2087c:	b	20788 <npth_sleep@plt+0xb098>
   20880:	ldr	r5, [pc, #96]	; 208e8 <npth_sleep@plt+0xb1f8>
   20884:	ldr	r0, [sp, #20]
   20888:	bl	149dc <gcry_free@plt>
   2088c:	mov	r0, r4
   20890:	bl	148d4 <gcry_sexp_release@plt>
   20894:	mov	r0, #0
   20898:	bl	148d4 <gcry_sexp_release@plt>
   2089c:	b	207a8 <npth_sleep@plt+0xb0b8>
   208a0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   208a4:	subs	r5, r0, #0
   208a8:	uxthne	r5, r5
   208ac:	orrne	r5, r5, #67108864	; 0x4000000
   208b0:	b	20884 <npth_sleep@plt+0xb194>
   208b4:	mov	r5, r4
   208b8:	ldr	r7, [sp, #20]
   208bc:	ldr	r4, [sp, #12]
   208c0:	mov	r6, #0
   208c4:	b	20788 <npth_sleep@plt+0xb098>
   208c8:	mov	r7, r5
   208cc:	mov	r5, r4
   208d0:	mov	r6, r5
   208d4:	ldr	r4, [sp, #12]
   208d8:	ldr	r5, [pc, #12]	; 208ec <npth_sleep@plt+0xb1fc>
   208dc:	b	20788 <npth_sleep@plt+0xb098>
   208e0:	bl	14a60 <__stack_chk_fail@plt>
   208e4:	andeq	ip, r6, r8, lsr r8
   208e8:	streq	r0, [r0], #-83	; 0xffffffad
   208ec:	streq	r0, [r0], #-63	; 0xffffffc1
   208f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   208f4:	sub	sp, sp, #28
   208f8:	ldr	sl, [pc, #384]	; 20a80 <npth_sleep@plt+0xb390>
   208fc:	str	r1, [sp, #4]
   20900:	mov	r9, r0
   20904:	ldr	r3, [sl]
   20908:	mov	r0, r2
   2090c:	mov	r1, #1
   20910:	str	r3, [sp, #20]
   20914:	bl	153f0 <gcry_sexp_nth@plt>
   20918:	subs	r7, r0, #0
   2091c:	beq	20a2c <npth_sleep@plt+0xb33c>
   20920:	ldr	r0, [r9, #20]
   20924:	bl	14f58 <strlen@plt>
   20928:	mov	r1, #4
   2092c:	mov	r8, r0
   20930:	add	r0, r0, #1
   20934:	bl	150fc <gcry_calloc@plt>
   20938:	subs	r3, r0, #0
   2093c:	str	r3, [sp]
   20940:	beq	20a40 <npth_sleep@plt+0xb350>
   20944:	cmp	r8, #0
   20948:	beq	209dc <npth_sleep@plt+0xb2ec>
   2094c:	ldr	r3, [sp]
   20950:	mov	r4, #0
   20954:	sub	r6, r3, #4
   20958:	b	20988 <npth_sleep@plt+0xb298>
   2095c:	mov	r2, #5
   20960:	mov	r1, #1
   20964:	bl	14dfc <gcry_sexp_nth_mpi@plt>
   20968:	subs	fp, r0, #0
   2096c:	beq	20a24 <npth_sleep@plt+0xb334>
   20970:	mov	r0, r5
   20974:	add	r4, r4, #1
   20978:	bl	148d4 <gcry_sexp_release@plt>
   2097c:	cmp	r4, r8
   20980:	str	fp, [r6, #4]!
   20984:	beq	209dc <npth_sleep@plt+0xb2ec>
   20988:	ldr	r1, [r9, #20]
   2098c:	mov	r2, #1
   20990:	add	r1, r1, r4
   20994:	mov	r0, r7
   20998:	bl	14ca0 <gcry_sexp_find_token@plt>
   2099c:	subs	r5, r0, #0
   209a0:	bne	2095c <npth_sleep@plt+0xb26c>
   209a4:	ldr	r4, [pc, #216]	; 20a84 <npth_sleep@plt+0xb394>
   209a8:	mov	r0, r7
   209ac:	bl	148d4 <gcry_sexp_release@plt>
   209b0:	mov	r0, r5
   209b4:	bl	148d4 <gcry_sexp_release@plt>
   209b8:	ldr	r0, [sp]
   209bc:	bl	203ac <npth_sleep@plt+0xacbc>
   209c0:	ldr	r2, [sp, #20]
   209c4:	ldr	r3, [sl]
   209c8:	mov	r0, r4
   209cc:	cmp	r2, r3
   209d0:	bne	20a7c <npth_sleep@plt+0xb38c>
   209d4:	add	sp, sp, #28
   209d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   209dc:	ldr	r3, [sp]
   209e0:	add	r2, sp, #16
   209e4:	add	r1, sp, #12
   209e8:	ldr	r3, [r3]
   209ec:	mov	r0, #5
   209f0:	bl	152b8 <gcry_mpi_aprint@plt>
   209f4:	subs	r4, r0, #0
   209f8:	movne	r5, #0
   209fc:	bne	209a8 <npth_sleep@plt+0xb2b8>
   20a00:	ldr	r2, [sp, #16]
   20a04:	ldr	r1, [sp, #12]
   20a08:	ldr	r0, [sp, #4]
   20a0c:	bl	20690 <npth_sleep@plt+0xafa0>
   20a10:	mov	r5, #0
   20a14:	mov	r4, r0
   20a18:	ldr	r0, [sp, #12]
   20a1c:	bl	149dc <gcry_free@plt>
   20a20:	b	209a8 <npth_sleep@plt+0xb2b8>
   20a24:	ldr	r4, [pc, #92]	; 20a88 <npth_sleep@plt+0xb398>
   20a28:	b	209a8 <npth_sleep@plt+0xb2b8>
   20a2c:	bl	148d4 <gcry_sexp_release@plt>
   20a30:	mov	r0, r7
   20a34:	bl	148d4 <gcry_sexp_release@plt>
   20a38:	ldr	r4, [pc, #68]	; 20a84 <npth_sleep@plt+0xb394>
   20a3c:	b	209c0 <npth_sleep@plt+0xb2d0>
   20a40:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   20a44:	subs	r4, r0, #0
   20a48:	beq	20a68 <npth_sleep@plt+0xb378>
   20a4c:	mov	r0, r7
   20a50:	bl	148d4 <gcry_sexp_release@plt>
   20a54:	uxth	r4, r4
   20a58:	ldr	r0, [sp]
   20a5c:	orr	r4, r4, #67108864	; 0x4000000
   20a60:	bl	148d4 <gcry_sexp_release@plt>
   20a64:	b	209c0 <npth_sleep@plt+0xb2d0>
   20a68:	mov	r0, r7
   20a6c:	bl	148d4 <gcry_sexp_release@plt>
   20a70:	mov	r0, r4
   20a74:	bl	148d4 <gcry_sexp_release@plt>
   20a78:	b	209c0 <npth_sleep@plt+0xb2d0>
   20a7c:	bl	14a60 <__stack_chk_fail@plt>
   20a80:	andeq	ip, r6, r8, lsr r8
   20a84:	streq	r0, [r0], #-83	; 0xffffffad
   20a88:	streq	r0, [r0], #-63	; 0xffffffc1
   20a8c:	ldr	r3, [pc, #472]	; 20c6c <npth_sleep@plt+0xb57c>
   20a90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a94:	sub	sp, sp, #36	; 0x24
   20a98:	ldr	r3, [r3]
   20a9c:	str	r1, [sp, #4]
   20aa0:	mov	r4, #0
   20aa4:	mov	r9, r0
   20aa8:	mov	r1, #1
   20aac:	mov	r0, r2
   20ab0:	str	r3, [sp, #28]
   20ab4:	str	r4, [sp, #12]
   20ab8:	str	r4, [sp, #16]
   20abc:	bl	153f0 <gcry_sexp_nth@plt>
   20ac0:	subs	r7, r0, #0
   20ac4:	beq	20c2c <npth_sleep@plt+0xb53c>
   20ac8:	ldr	r0, [r9, #20]
   20acc:	bl	14f58 <strlen@plt>
   20ad0:	mov	r1, #4
   20ad4:	mov	r8, r0
   20ad8:	add	r0, r0, #1
   20adc:	bl	150fc <gcry_calloc@plt>
   20ae0:	subs	sl, r0, #0
   20ae4:	beq	20c54 <npth_sleep@plt+0xb564>
   20ae8:	cmp	r8, r4
   20aec:	subne	r6, sl, #4
   20af0:	bne	20b24 <npth_sleep@plt+0xb434>
   20af4:	b	20b8c <npth_sleep@plt+0xb49c>
   20af8:	mov	r2, #5
   20afc:	mov	r1, #1
   20b00:	bl	14dfc <gcry_sexp_nth_mpi@plt>
   20b04:	subs	fp, r0, #0
   20b08:	beq	20c1c <npth_sleep@plt+0xb52c>
   20b0c:	mov	r0, r5
   20b10:	add	r4, r4, #1
   20b14:	bl	148d4 <gcry_sexp_release@plt>
   20b18:	cmp	r8, r4
   20b1c:	str	fp, [r6, #4]!
   20b20:	beq	20b8c <npth_sleep@plt+0xb49c>
   20b24:	ldr	r1, [r9, #20]
   20b28:	mov	r2, #1
   20b2c:	add	r1, r1, r4
   20b30:	mov	r0, r7
   20b34:	bl	14ca0 <gcry_sexp_find_token@plt>
   20b38:	subs	r5, r0, #0
   20b3c:	bne	20af8 <npth_sleep@plt+0xb408>
   20b40:	ldr	r4, [pc, #296]	; 20c70 <npth_sleep@plt+0xb580>
   20b44:	ldr	r0, [sp, #12]
   20b48:	bl	149dc <gcry_free@plt>
   20b4c:	ldr	r0, [sp, #16]
   20b50:	bl	149dc <gcry_free@plt>
   20b54:	mov	r0, r7
   20b58:	bl	148d4 <gcry_sexp_release@plt>
   20b5c:	mov	r0, r5
   20b60:	bl	148d4 <gcry_sexp_release@plt>
   20b64:	mov	r0, sl
   20b68:	bl	203ac <npth_sleep@plt+0xacbc>
   20b6c:	ldr	r3, [pc, #248]	; 20c6c <npth_sleep@plt+0xb57c>
   20b70:	ldr	r2, [sp, #28]
   20b74:	mov	r0, r4
   20b78:	ldr	r3, [r3]
   20b7c:	cmp	r2, r3
   20b80:	bne	20c68 <npth_sleep@plt+0xb578>
   20b84:	add	sp, sp, #36	; 0x24
   20b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b8c:	ldr	r3, [sl]
   20b90:	add	r2, sp, #20
   20b94:	add	r1, sp, #12
   20b98:	mov	r0, #1
   20b9c:	bl	152b8 <gcry_mpi_aprint@plt>
   20ba0:	subs	r4, r0, #0
   20ba4:	bne	20c24 <npth_sleep@plt+0xb534>
   20ba8:	ldr	r3, [sl, #4]
   20bac:	add	r2, sp, #24
   20bb0:	add	r1, sp, #16
   20bb4:	mov	r0, #1
   20bb8:	ldr	r5, [sp, #20]
   20bbc:	bl	152b8 <gcry_mpi_aprint@plt>
   20bc0:	subs	r4, r0, #0
   20bc4:	bne	20c24 <npth_sleep@plt+0xb534>
   20bc8:	ldr	r1, [sp, #24]
   20bcc:	ldr	r6, [sp, #4]
   20bd0:	add	r1, r5, r1
   20bd4:	mov	r0, r6
   20bd8:	add	r1, r1, #8
   20bdc:	bl	20620 <npth_sleep@plt+0xaf30>
   20be0:	subs	r4, r0, #0
   20be4:	bne	20c24 <npth_sleep@plt+0xb534>
   20be8:	ldr	r2, [sp, #20]
   20bec:	ldr	r1, [sp, #12]
   20bf0:	mov	r0, r6
   20bf4:	bl	20690 <npth_sleep@plt+0xafa0>
   20bf8:	subs	r4, r0, #0
   20bfc:	bne	20c24 <npth_sleep@plt+0xb534>
   20c00:	mov	r0, r6
   20c04:	ldr	r2, [sp, #24]
   20c08:	ldr	r1, [sp, #16]
   20c0c:	bl	20690 <npth_sleep@plt+0xafa0>
   20c10:	mov	r5, #0
   20c14:	mov	r4, r0
   20c18:	b	20b44 <npth_sleep@plt+0xb454>
   20c1c:	ldr	r4, [pc, #80]	; 20c74 <npth_sleep@plt+0xb584>
   20c20:	b	20b44 <npth_sleep@plt+0xb454>
   20c24:	mov	r5, #0
   20c28:	b	20b44 <npth_sleep@plt+0xb454>
   20c2c:	ldr	r4, [pc, #60]	; 20c70 <npth_sleep@plt+0xb580>
   20c30:	ldr	r0, [sp, #12]
   20c34:	bl	149dc <gcry_free@plt>
   20c38:	ldr	r0, [sp, #16]
   20c3c:	bl	149dc <gcry_free@plt>
   20c40:	mov	r0, r7
   20c44:	bl	148d4 <gcry_sexp_release@plt>
   20c48:	mov	r0, #0
   20c4c:	bl	148d4 <gcry_sexp_release@plt>
   20c50:	b	20b6c <npth_sleep@plt+0xb47c>
   20c54:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   20c58:	subs	r4, r0, #0
   20c5c:	uxthne	r4, r4
   20c60:	orrne	r4, r4, #67108864	; 0x4000000
   20c64:	b	20c30 <npth_sleep@plt+0xb540>
   20c68:	bl	14a60 <__stack_chk_fail@plt>
   20c6c:	andeq	ip, r6, r8, lsr r8
   20c70:	streq	r0, [r0], #-83	; 0xffffffad
   20c74:	streq	r0, [r0], #-63	; 0xffffffc1
   20c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c7c:	sub	sp, sp, #28
   20c80:	ldr	r9, [pc, #412]	; 20e24 <npth_sleep@plt+0xb734>
   20c84:	mov	r6, #0
   20c88:	mov	r5, r0
   20c8c:	ldr	r3, [r9]
   20c90:	mov	fp, r1
   20c94:	mov	r0, r2
   20c98:	mov	r1, #1
   20c9c:	str	r3, [sp, #20]
   20ca0:	str	r6, [sp, #4]
   20ca4:	str	r6, [sp, #8]
   20ca8:	bl	153f0 <gcry_sexp_nth@plt>
   20cac:	subs	r7, r0, #0
   20cb0:	beq	20dec <npth_sleep@plt+0xb6fc>
   20cb4:	ldr	r4, [r5, #20]
   20cb8:	mov	r0, r4
   20cbc:	bl	14f58 <strlen@plt>
   20cc0:	cmp	r0, #2
   20cc4:	bne	20d98 <npth_sleep@plt+0xb6a8>
   20cc8:	mov	r1, r4
   20ccc:	mov	r2, #1
   20cd0:	mov	r0, r7
   20cd4:	bl	14ca0 <gcry_sexp_find_token@plt>
   20cd8:	subs	r4, r0, #0
   20cdc:	beq	20e00 <npth_sleep@plt+0xb710>
   20ce0:	add	r2, sp, #12
   20ce4:	mov	r1, #1
   20ce8:	bl	14d3c <gcry_sexp_nth_buffer@plt>
   20cec:	cmp	r0, r6
   20cf0:	mov	r8, r0
   20cf4:	str	r0, [sp, #4]
   20cf8:	beq	20e14 <npth_sleep@plt+0xb724>
   20cfc:	mov	r0, r4
   20d00:	ldr	sl, [sp, #12]
   20d04:	bl	148d4 <gcry_sexp_release@plt>
   20d08:	ldr	r1, [r5, #20]
   20d0c:	mov	r2, #1
   20d10:	add	r1, r1, r2
   20d14:	mov	r0, r7
   20d18:	bl	14ca0 <gcry_sexp_find_token@plt>
   20d1c:	subs	r4, r0, #0
   20d20:	beq	20e00 <npth_sleep@plt+0xb710>
   20d24:	add	r2, sp, #16
   20d28:	mov	r1, #1
   20d2c:	bl	14d3c <gcry_sexp_nth_buffer@plt>
   20d30:	cmp	r0, #0
   20d34:	mov	r5, r0
   20d38:	str	r0, [sp, #8]
   20d3c:	beq	20e14 <npth_sleep@plt+0xb724>
   20d40:	ldr	r1, [sp, #16]
   20d44:	mov	r0, r4
   20d48:	add	sl, sl, r1
   20d4c:	bl	148d4 <gcry_sexp_release@plt>
   20d50:	mov	r1, sl
   20d54:	mov	r0, fp
   20d58:	bl	20620 <npth_sleep@plt+0xaf30>
   20d5c:	subs	sl, r0, #0
   20d60:	bne	20de4 <npth_sleep@plt+0xb6f4>
   20d64:	ldr	r2, [sp, #12]
   20d68:	mov	r1, r8
   20d6c:	mov	r0, fp
   20d70:	bl	20554 <npth_sleep@plt+0xae64>
   20d74:	subs	sl, r0, #0
   20d78:	bne	20de4 <npth_sleep@plt+0xb6f4>
   20d7c:	mov	r0, fp
   20d80:	ldr	r2, [sp, #16]
   20d84:	mov	r1, r5
   20d88:	bl	20554 <npth_sleep@plt+0xae64>
   20d8c:	mov	r4, r6
   20d90:	mov	sl, r0
   20d94:	b	20da8 <npth_sleep@plt+0xb6b8>
   20d98:	ldr	sl, [pc, #136]	; 20e28 <npth_sleep@plt+0xb738>
   20d9c:	mov	r5, r6
   20da0:	mov	r8, r6
   20da4:	mov	r4, r6
   20da8:	mov	r0, r8
   20dac:	bl	149dc <gcry_free@plt>
   20db0:	mov	r0, r5
   20db4:	bl	149dc <gcry_free@plt>
   20db8:	mov	r0, r7
   20dbc:	bl	148d4 <gcry_sexp_release@plt>
   20dc0:	mov	r0, r4
   20dc4:	bl	148d4 <gcry_sexp_release@plt>
   20dc8:	ldr	r2, [sp, #20]
   20dcc:	ldr	r3, [r9]
   20dd0:	mov	r0, sl
   20dd4:	cmp	r2, r3
   20dd8:	bne	20e20 <npth_sleep@plt+0xb730>
   20ddc:	add	sp, sp, #28
   20de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20de4:	mov	r4, r6
   20de8:	b	20da8 <npth_sleep@plt+0xb6b8>
   20dec:	mov	r5, r7
   20df0:	mov	r8, r7
   20df4:	mov	r4, r7
   20df8:	ldr	sl, [pc, #40]	; 20e28 <npth_sleep@plt+0xb738>
   20dfc:	b	20da8 <npth_sleep@plt+0xb6b8>
   20e00:	mov	r5, #0
   20e04:	mov	r4, r5
   20e08:	ldr	r8, [sp, #4]
   20e0c:	ldr	sl, [pc, #20]	; 20e28 <npth_sleep@plt+0xb738>
   20e10:	b	20da8 <npth_sleep@plt+0xb6b8>
   20e14:	ldr	r5, [sp, #8]
   20e18:	ldr	sl, [pc, #12]	; 20e2c <npth_sleep@plt+0xb73c>
   20e1c:	b	20da8 <npth_sleep@plt+0xb6b8>
   20e20:	bl	14a60 <__stack_chk_fail@plt>
   20e24:	andeq	ip, r6, r8, lsr r8
   20e28:	streq	r0, [r0], #-83	; 0xffffffad
   20e2c:	streq	r0, [r0], #-63	; 0xffffffc1
   20e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20e34:	sub	sp, sp, #148	; 0x94
   20e38:	ldr	r5, [pc, #2340]	; 21764 <npth_sleep@plt+0xc074>
   20e3c:	mov	r9, #0
   20e40:	str	r1, [sp, #8]
   20e44:	ldr	ip, [r5]
   20e48:	mov	fp, r2
   20e4c:	mov	r8, r3
   20e50:	mov	r1, r9
   20e54:	mov	r3, r9
   20e58:	add	r2, sp, #48	; 0x30
   20e5c:	str	ip, [sp, #140]	; 0x8c
   20e60:	str	r9, [sp, #48]	; 0x30
   20e64:	str	r9, [sp, #52]	; 0x34
   20e68:	str	r9, [sp, #56]	; 0x38
   20e6c:	str	r9, [sp, #60]	; 0x3c
   20e70:	mov	r7, r0
   20e74:	ldr	sl, [sp, #184]	; 0xb8
   20e78:	bl	200c0 <npth_sleep@plt+0xa9d0>
   20e7c:	subs	r4, r0, #0
   20e80:	beq	20ed4 <npth_sleep@plt+0xb7e4>
   20e84:	mov	r6, r9
   20e88:	mov	r0, r6
   20e8c:	bl	14cd0 <gpgrt_fclose@plt>
   20e90:	ldr	r0, [sp, #60]	; 0x3c
   20e94:	cmp	r0, #0
   20e98:	beq	20ea0 <npth_sleep@plt+0xb7b0>
   20e9c:	bl	203ac <npth_sleep@plt+0xacbc>
   20ea0:	mov	r0, r9
   20ea4:	bl	149dc <gcry_free@plt>
   20ea8:	ldr	r0, [sp, #48]	; 0x30
   20eac:	bl	149dc <gcry_free@plt>
   20eb0:	ldr	r0, [sp, #52]	; 0x34
   20eb4:	bl	149dc <gcry_free@plt>
   20eb8:	ldr	r2, [sp, #140]	; 0x8c
   20ebc:	ldr	r3, [r5]
   20ec0:	mov	r0, r4
   20ec4:	cmp	r2, r3
   20ec8:	bne	21758 <npth_sleep@plt+0xc068>
   20ecc:	add	sp, sp, #148	; 0x94
   20ed0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ed4:	mov	r1, r4
   20ed8:	add	r2, sp, #84	; 0x54
   20edc:	ldr	r0, [sp, #48]	; 0x30
   20ee0:	bl	1fc44 <npth_sleep@plt+0xa554>
   20ee4:	subs	r4, r0, #0
   20ee8:	bne	20e84 <npth_sleep@plt+0xb794>
   20eec:	ldr	r3, [sp, #128]	; 0x80
   20ef0:	ands	r2, r3, #128	; 0x80
   20ef4:	bne	210ac <npth_sleep@plt+0xb9bc>
   20ef8:	ands	r6, r3, #4
   20efc:	bne	21060 <npth_sleep@plt+0xb970>
   20f00:	ands	r3, r3, #2
   20f04:	moveq	r6, r3
   20f08:	beq	21248 <npth_sleep@plt+0xbb58>
   20f0c:	mov	r0, r7
   20f10:	add	r9, sp, #80	; 0x50
   20f14:	mov	r3, #0
   20f18:	mov	r2, r9
   20f1c:	mov	r1, r3
   20f20:	bl	200c0 <npth_sleep@plt+0xa9d0>
   20f24:	subs	r4, r0, #0
   20f28:	bne	210fc <npth_sleep@plt+0xba0c>
   20f2c:	ldr	r9, [sp, #80]	; 0x50
   20f30:	ldr	r1, [pc, #2096]	; 21768 <npth_sleep@plt+0xc078>
   20f34:	mov	r0, r9
   20f38:	bl	14760 <strcmp@plt>
   20f3c:	cmp	r0, #0
   20f40:	beq	212a0 <npth_sleep@plt+0xbbb0>
   20f44:	ldr	r1, [pc, #2080]	; 2176c <npth_sleep@plt+0xc07c>
   20f48:	mov	r0, r9
   20f4c:	bl	14760 <strcmp@plt>
   20f50:	cmp	r0, #0
   20f54:	beq	2147c <npth_sleep@plt+0xbd8c>
   20f58:	ldr	r1, [pc, #2064]	; 21770 <npth_sleep@plt+0xc080>
   20f5c:	mov	r0, r9
   20f60:	bl	14760 <strcmp@plt>
   20f64:	cmp	r0, #0
   20f68:	bne	20f88 <npth_sleep@plt+0xb898>
   20f6c:	ldr	r4, [pc, #2048]	; 21774 <npth_sleep@plt+0xc084>
   20f70:	mov	r0, r9
   20f74:	bl	149dc <gcry_free@plt>
   20f78:	mov	r0, r4
   20f7c:	bl	15684 <gcry_strdup@plt>
   20f80:	subs	r9, r0, #0
   20f84:	beq	216b8 <npth_sleep@plt+0xbfc8>
   20f88:	add	r3, sp, #60	; 0x3c
   20f8c:	str	r3, [sp]
   20f90:	add	r2, sp, #84	; 0x54
   20f94:	mov	r3, r6
   20f98:	mov	r1, fp
   20f9c:	mov	r0, r7
   20fa0:	bl	203e0 <npth_sleep@plt+0xacf0>
   20fa4:	subs	r4, r0, #0
   20fa8:	bne	20e88 <npth_sleep@plt+0xb798>
   20fac:	cmp	r8, #0
   20fb0:	bne	2145c <npth_sleep@plt+0xbd6c>
   20fb4:	cmp	fp, #0
   20fb8:	beq	211c8 <npth_sleep@plt+0xbad8>
   20fbc:	ldr	r0, [sp, #96]	; 0x60
   20fc0:	ldr	r3, [sp, #112]	; 0x70
   20fc4:	ldr	r8, [sp, #60]	; 0x3c
   20fc8:	cmp	r3, #0
   20fcc:	beq	20fe4 <npth_sleep@plt+0xb8f4>
   20fd0:	mov	r1, r8
   20fd4:	blx	r3
   20fd8:	subs	r4, r0, #0
   20fdc:	bne	20e88 <npth_sleep@plt+0xb798>
   20fe0:	ldr	r8, [sp, #60]	; 0x3c
   20fe4:	ldr	r4, [sp, #128]	; 0x80
   20fe8:	ldr	r2, [sp, #52]	; 0x34
   20fec:	ands	r4, r4, #4
   20ff0:	beq	212a8 <npth_sleep@plt+0xbbb8>
   20ff4:	cmp	fp, #0
   20ff8:	ldr	r3, [r8]
   20ffc:	beq	21484 <npth_sleep@plt+0xbd94>
   21000:	ldr	r0, [pc, #1904]	; 21778 <npth_sleep@plt+0xc088>
   21004:	ldr	r1, [r8, #4]
   21008:	cmp	r2, #0
   2100c:	moveq	r2, r0
   21010:	add	r0, sp, #56	; 0x38
   21014:	stm	sp, {r1, r2}
   21018:	ldr	r2, [pc, #1884]	; 2177c <npth_sleep@plt+0xc08c>
   2101c:	mov	r1, #0
   21020:	bl	15240 <gcry_sexp_build@plt>
   21024:	mov	r4, r0
   21028:	cmp	sl, #0
   2102c:	beq	21050 <npth_sleep@plt+0xb960>
   21030:	add	lr, sp, #84	; 0x54
   21034:	mov	ip, sl
   21038:	ldm	lr!, {r0, r1, r2, r3}
   2103c:	stmia	ip!, {r0, r1, r2, r3}
   21040:	ldm	lr!, {r0, r1, r2, r3}
   21044:	stmia	ip!, {r0, r1, r2, r3}
   21048:	ldm	lr, {r0, r1, r2, r3}
   2104c:	stm	ip, {r0, r1, r2, r3}
   21050:	ldr	r2, [sp, #8]
   21054:	ldr	r3, [sp, #56]	; 0x38
   21058:	str	r3, [r2]
   2105c:	b	20e88 <npth_sleep@plt+0xb798>
   21060:	mov	r1, #4
   21064:	mov	r0, #3
   21068:	str	r2, [sp, #16]
   2106c:	bl	150fc <gcry_calloc@plt>
   21070:	ldr	r2, [sp, #16]
   21074:	cmp	r0, #0
   21078:	str	r0, [sp, #12]
   2107c:	str	r0, [sp, #60]	; 0x3c
   21080:	movne	r6, r2
   21084:	strne	r7, [sp, #16]
   21088:	addne	r9, sp, #80	; 0x50
   2108c:	bne	21124 <npth_sleep@plt+0xba34>
   21090:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   21094:	mov	r9, #0
   21098:	ldr	r6, [sp, #12]
   2109c:	subs	r4, r0, #0
   210a0:	uxthne	r4, r4
   210a4:	orrne	r4, r4, #67108864	; 0x4000000
   210a8:	b	20e88 <npth_sleep@plt+0xb798>
   210ac:	mov	r1, r4
   210b0:	add	r3, sp, #76	; 0x4c
   210b4:	add	r2, sp, #72	; 0x48
   210b8:	mov	r0, r7
   210bc:	bl	200c0 <npth_sleep@plt+0xa9d0>
   210c0:	subs	r4, r0, #0
   210c4:	movne	r6, r9
   210c8:	bne	210fc <npth_sleep@plt+0xba0c>
   210cc:	ldrd	r2, [sp, #72]	; 0x48
   210d0:	ldr	r1, [pc, #1704]	; 21780 <npth_sleep@plt+0xc090>
   210d4:	bl	14de4 <gpgrt_fopenmem_init@plt>
   210d8:	mov	r6, r0
   210dc:	ldr	r0, [sp, #72]	; 0x48
   210e0:	bl	149dc <gcry_free@plt>
   210e4:	cmp	r6, r9
   210e8:	bne	211d0 <npth_sleep@plt+0xbae0>
   210ec:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   210f0:	subs	r4, r0, #0
   210f4:	uxthne	r4, r4
   210f8:	orrne	r4, r4, #67108864	; 0x4000000
   210fc:	mov	r9, #0
   21100:	b	20e88 <npth_sleep@plt+0xb798>
   21104:	mov	r1, #4
   21108:	mov	r0, #3
   2110c:	bl	150fc <gcry_calloc@plt>
   21110:	cmp	r0, #0
   21114:	str	r0, [sp, #12]
   21118:	str	r0, [sp, #60]	; 0x3c
   2111c:	beq	2175c <npth_sleep@plt+0xc06c>
   21120:	str	r6, [sp, #16]
   21124:	ldr	r2, [sp, #12]
   21128:	mov	r3, #0
   2112c:	mov	r1, r9
   21130:	str	r3, [r2]
   21134:	ldr	r0, [sp, #16]
   21138:	str	r3, [sp, #80]	; 0x50
   2113c:	bl	1ff24 <npth_sleep@plt+0xa834>
   21140:	mov	r3, #0
   21144:	subs	r4, r0, #0
   21148:	bne	21290 <npth_sleep@plt+0xbba0>
   2114c:	ldr	r3, [sp, #80]	; 0x50
   21150:	cmp	r3, #520	; 0x208
   21154:	bhi	216cc <npth_sleep@plt+0xbfdc>
   21158:	add	r0, r3, #1
   2115c:	bl	146d0 <gcry_malloc@plt>
   21160:	subs	r3, r0, #0
   21164:	beq	21274 <npth_sleep@plt+0xbb84>
   21168:	ldr	r0, [sp, #16]
   2116c:	add	r1, r3, #1
   21170:	ldr	r2, [sp, #80]	; 0x50
   21174:	str	r3, [sp, #16]
   21178:	bl	1ffa4 <npth_sleep@plt+0xa8b4>
   2117c:	ldr	r3, [sp, #16]
   21180:	subs	r4, r0, #0
   21184:	bne	21290 <npth_sleep@plt+0xbba0>
   21188:	ldr	r2, [sp, #80]	; 0x50
   2118c:	mov	r1, #64	; 0x40
   21190:	add	r2, r2, #1
   21194:	strb	r1, [r3]
   21198:	lsl	r2, r2, #3
   2119c:	mov	r1, r3
   211a0:	bl	155f4 <gcry_mpi_set_opaque@plt>
   211a4:	ldr	r3, [sp, #12]
   211a8:	str	r0, [r3]
   211ac:	mov	r0, r4
   211b0:	bl	149dc <gcry_free@plt>
   211b4:	cmp	fp, #0
   211b8:	bne	214ac <npth_sleep@plt+0xbdbc>
   211bc:	cmp	r8, #0
   211c0:	bne	21554 <npth_sleep@plt+0xbe64>
   211c4:	mov	r9, fp
   211c8:	ldr	r0, [sp, #100]	; 0x64
   211cc:	b	20fc0 <npth_sleep@plt+0xb8d0>
   211d0:	add	r9, sp, #80	; 0x50
   211d4:	mov	r3, r4
   211d8:	mov	r1, r4
   211dc:	mov	r2, r9
   211e0:	mov	r0, r6
   211e4:	bl	200c0 <npth_sleep@plt+0xa9d0>
   211e8:	subs	r4, r0, #0
   211ec:	bne	210fc <npth_sleep@plt+0xba0c>
   211f0:	ldr	r4, [sp, #80]	; 0x50
   211f4:	ldr	r1, [sp, #48]	; 0x30
   211f8:	mov	r0, r4
   211fc:	bl	14760 <strcmp@plt>
   21200:	subs	r3, r0, #0
   21204:	bne	21644 <npth_sleep@plt+0xbf54>
   21208:	mov	r0, r4
   2120c:	str	r3, [sp, #12]
   21210:	bl	149dc <gcry_free@plt>
   21214:	ldr	r3, [sp, #12]
   21218:	mov	r0, r6
   2121c:	mov	r2, r3
   21220:	mov	r1, r3
   21224:	bl	200c0 <npth_sleep@plt+0xa9d0>
   21228:	subs	r4, r0, #0
   2122c:	bne	210fc <npth_sleep@plt+0xba0c>
   21230:	ldr	r3, [sp, #128]	; 0x80
   21234:	tst	r3, #4
   21238:	bne	21104 <npth_sleep@plt+0xba14>
   2123c:	tst	r3, #2
   21240:	movne	r0, r6
   21244:	bne	20f14 <npth_sleep@plt+0xb824>
   21248:	add	r3, sp, #60	; 0x3c
   2124c:	str	r3, [sp]
   21250:	add	r2, sp, #84	; 0x54
   21254:	mov	r3, r6
   21258:	mov	r1, fp
   2125c:	mov	r0, r7
   21260:	bl	203e0 <npth_sleep@plt+0xacf0>
   21264:	subs	r4, r0, #0
   21268:	bne	210fc <npth_sleep@plt+0xba0c>
   2126c:	mov	r9, r4
   21270:	b	20fac <npth_sleep@plt+0xb8bc>
   21274:	str	r3, [sp, #12]
   21278:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2127c:	ldr	r3, [sp, #12]
   21280:	subs	r2, r0, #0
   21284:	beq	211b0 <npth_sleep@plt+0xbac0>
   21288:	uxth	r2, r2
   2128c:	orr	r4, r2, #67108864	; 0x4000000
   21290:	mov	r0, r3
   21294:	bl	149dc <gcry_free@plt>
   21298:	mov	r9, #0
   2129c:	b	20e88 <npth_sleep@plt+0xb798>
   212a0:	ldr	r4, [pc, #1244]	; 21784 <npth_sleep@plt+0xc094>
   212a4:	b	20f70 <npth_sleep@plt+0xb880>
   212a8:	ldr	r1, [sp, #100]	; 0x64
   212ac:	ldr	r7, [sp, #108]	; 0x6c
   212b0:	ldr	lr, [pc, #1216]	; 21778 <npth_sleep@plt+0xc088>
   212b4:	cmp	fp, #0
   212b8:	moveq	r7, r1
   212bc:	ldr	ip, [pc, #1220]	; 21788 <npth_sleep@plt+0xc098>
   212c0:	cmp	r2, #0
   212c4:	ldr	r1, [pc, #1216]	; 2178c <npth_sleep@plt+0xc09c>
   212c8:	moveq	r2, lr
   212cc:	mov	r0, r7
   212d0:	str	r2, [sp, #68]	; 0x44
   212d4:	str	ip, [sp, #132]	; 0x84
   212d8:	str	r1, [sp, #136]	; 0x88
   212dc:	str	r9, [sp, #64]	; 0x40
   212e0:	str	r4, [sp, #72]	; 0x48
   212e4:	str	r4, [sp, #76]	; 0x4c
   212e8:	str	r4, [sp, #80]	; 0x50
   212ec:	bl	14f58 <strlen@plt>
   212f0:	ldr	r3, [sp, #92]	; 0x5c
   212f4:	ldr	r1, [pc, #1172]	; 21790 <npth_sleep@plt+0xc0a0>
   212f8:	str	r3, [sp, #28]
   212fc:	ldr	r3, [sp, #96]	; 0x60
   21300:	str	r3, [sp, #24]
   21304:	str	r0, [sp, #20]
   21308:	mov	r0, r4
   2130c:	bl	14ff4 <gpgrt_fopenmem@plt>
   21310:	subs	r3, r0, #0
   21314:	str	r3, [sp, #12]
   21318:	beq	21714 <npth_sleep@plt+0xc024>
   2131c:	ldr	r3, [sp, #20]
   21320:	add	r0, r3, #5
   21324:	lsl	r0, r0, #2
   21328:	bl	146d0 <gcry_malloc@plt>
   2132c:	subs	r3, r0, #0
   21330:	str	r3, [sp, #16]
   21334:	beq	21694 <npth_sleep@plt+0xbfa4>
   21338:	ldr	r1, [sp, #12]
   2133c:	ldr	r0, [pc, #1104]	; 21794 <npth_sleep@plt+0xc0a4>
   21340:	bl	15228 <gpgrt_fputs@plt>
   21344:	add	r3, sp, #132	; 0x84
   21348:	add	r2, r3, fp, lsl #2
   2134c:	ldr	r3, [sp, #16]
   21350:	ldr	r0, [sp, #28]
   21354:	str	r2, [r3]
   21358:	bl	15234 <gcry_pk_algo_name@plt>
   2135c:	bl	15684 <gcry_strdup@plt>
   21360:	cmp	r0, #0
   21364:	str	r0, [sp, #80]	; 0x50
   21368:	beq	2165c <npth_sleep@plt+0xbf6c>
   2136c:	bl	384bc <npth_sleep@plt+0x22dcc>
   21370:	ldr	r1, [sp, #64]	; 0x40
   21374:	ldr	r3, [sp, #16]
   21378:	add	r2, sp, #80	; 0x50
   2137c:	cmp	r1, #0
   21380:	str	r2, [r3, #4]
   21384:	beq	216f4 <npth_sleep@plt+0xc004>
   21388:	ldr	r1, [sp, #12]
   2138c:	ldr	r0, [pc, #1028]	; 21798 <npth_sleep@plt+0xc0a8>
   21390:	bl	15228 <gpgrt_fputs@plt>
   21394:	ldr	r3, [sp, #16]
   21398:	add	r2, sp, #64	; 0x40
   2139c:	mov	r0, #12
   213a0:	mov	r1, #16
   213a4:	str	r2, [r3, #8]
   213a8:	mov	r3, #3
   213ac:	strd	r0, [sp, #28]
   213b0:	str	r3, [sp, #36]	; 0x24
   213b4:	ldr	r2, [sp, #20]
   213b8:	cmp	r2, #0
   213bc:	beq	215a0 <npth_sleep@plt+0xbeb0>
   213c0:	ldr	r3, [sp, #36]	; 0x24
   213c4:	ldr	r0, [sp, #16]
   213c8:	sub	r3, r3, #-1073741823	; 0xc0000001
   213cc:	sub	r1, r7, #1
   213d0:	add	r3, r0, r3, lsl #2
   213d4:	str	r6, [sp, #28]
   213d8:	str	r9, [sp, #32]
   213dc:	str	r4, [sp, #40]	; 0x28
   213e0:	str	sl, [sp, #44]	; 0x2c
   213e4:	mov	r7, #0
   213e8:	ldr	r9, [sp, #12]
   213ec:	mov	r6, r3
   213f0:	mov	r4, r2
   213f4:	mov	sl, r1
   213f8:	b	21410 <npth_sleep@plt+0xbd20>
   213fc:	add	r7, r7, #1
   21400:	add	r2, r8, r2, lsl #2
   21404:	cmp	r4, r7
   21408:	str	r2, [r6, #4]!
   2140c:	beq	21574 <npth_sleep@plt+0xbe84>
   21410:	ldrb	r2, [sl, #1]!
   21414:	ldr	r1, [pc, #896]	; 2179c <npth_sleep@plt+0xc0ac>
   21418:	mov	r0, r9
   2141c:	bl	15510 <gpgrt_fprintf@plt>
   21420:	cmp	fp, #0
   21424:	moveq	r2, r7
   21428:	beq	213fc <npth_sleep@plt+0xbd0c>
   2142c:	ldr	r3, [sp, #24]
   21430:	ldrb	ip, [sl]
   21434:	sub	r1, r3, #1
   21438:	mov	r2, #0
   2143c:	ldrb	r3, [r1, #1]!
   21440:	cmp	r3, ip
   21444:	beq	213fc <npth_sleep@plt+0xbd0c>
   21448:	add	r2, r2, #1
   2144c:	cmp	r4, r2
   21450:	bne	2143c <npth_sleep@plt+0xbd4c>
   21454:	mov	r2, r4
   21458:	b	213fc <npth_sleep@plt+0xbd0c>
   2145c:	mov	r3, #0
   21460:	mov	r0, r7
   21464:	mov	r1, r3
   21468:	add	r2, sp, #52	; 0x34
   2146c:	bl	200c0 <npth_sleep@plt+0xa9d0>
   21470:	subs	r4, r0, #0
   21474:	beq	20fb4 <npth_sleep@plt+0xb8c4>
   21478:	b	20e88 <npth_sleep@plt+0xb798>
   2147c:	ldr	r4, [pc, #796]	; 217a0 <npth_sleep@plt+0xc0b0>
   21480:	b	20f70 <npth_sleep@plt+0xb880>
   21484:	ldr	r1, [pc, #748]	; 21778 <npth_sleep@plt+0xc088>
   21488:	cmp	r2, #0
   2148c:	moveq	r2, r1
   21490:	str	r2, [sp]
   21494:	mov	r1, fp
   21498:	ldr	r2, [pc, #772]	; 217a4 <npth_sleep@plt+0xc0b4>
   2149c:	add	r0, sp, #56	; 0x38
   214a0:	bl	15240 <gcry_sexp_build@plt>
   214a4:	mov	r4, r0
   214a8:	b	21028 <npth_sleep@plt+0xb938>
   214ac:	mov	r3, #0
   214b0:	mov	r1, r9
   214b4:	mov	r0, r7
   214b8:	str	r3, [sp, #80]	; 0x50
   214bc:	bl	1ff24 <npth_sleep@plt+0xa834>
   214c0:	subs	r4, r0, #0
   214c4:	bne	210fc <npth_sleep@plt+0xba0c>
   214c8:	ldr	r3, [sp, #80]	; 0x50
   214cc:	sub	r3, r3, #32
   214d0:	bics	r3, r3, #32
   214d4:	ldrne	r4, [pc, #716]	; 217a8 <npth_sleep@plt+0xc0b8>
   214d8:	bne	210fc <npth_sleep@plt+0xba0c>
   214dc:	mov	r0, #32
   214e0:	bl	14d54 <gcry_malloc_secure@plt>
   214e4:	subs	r9, r0, #0
   214e8:	beq	210ec <npth_sleep@plt+0xb9fc>
   214ec:	mov	r2, #32
   214f0:	mov	r1, r9
   214f4:	mov	r0, r7
   214f8:	bl	1ffa4 <npth_sleep@plt+0xa8b4>
   214fc:	subs	r4, r0, #0
   21500:	bne	21734 <npth_sleep@plt+0xc044>
   21504:	mov	r1, r9
   21508:	mov	r2, #256	; 0x100
   2150c:	ldr	r4, [sp, #60]	; 0x3c
   21510:	bl	155f4 <gcry_mpi_set_opaque@plt>
   21514:	ldr	r3, [sp, #80]	; 0x50
   21518:	cmp	r3, #64	; 0x40
   2151c:	str	r0, [r4, #4]
   21520:	beq	21740 <npth_sleep@plt+0xc050>
   21524:	cmp	r8, #0
   21528:	moveq	r9, r8
   2152c:	beq	20fbc <npth_sleep@plt+0xb8cc>
   21530:	mov	r3, #0
   21534:	mov	r0, r7
   21538:	mov	r1, r3
   2153c:	add	r2, sp, #52	; 0x34
   21540:	bl	200c0 <npth_sleep@plt+0xa9d0>
   21544:	subs	r4, r0, #0
   21548:	moveq	r9, r4
   2154c:	beq	20fbc <npth_sleep@plt+0xb8cc>
   21550:	b	210fc <npth_sleep@plt+0xba0c>
   21554:	mov	r0, r7
   21558:	mov	r3, fp
   2155c:	add	r2, sp, #52	; 0x34
   21560:	mov	r1, fp
   21564:	bl	200c0 <npth_sleep@plt+0xa9d0>
   21568:	subs	r4, r0, #0
   2156c:	beq	211c4 <npth_sleep@plt+0xbad4>
   21570:	b	210fc <npth_sleep@plt+0xba0c>
   21574:	ldr	r3, [sp, #20]
   21578:	ldr	r2, [sp, #36]	; 0x24
   2157c:	ldr	r4, [sp, #40]	; 0x28
   21580:	add	r7, r3, r2
   21584:	ldr	sl, [sp, #44]	; 0x2c
   21588:	lsl	r3, r7, #2
   2158c:	ldr	r6, [sp, #28]
   21590:	str	r3, [sp, #28]
   21594:	add	r3, r3, #4
   21598:	ldr	r9, [sp, #32]
   2159c:	str	r3, [sp, #32]
   215a0:	ldr	r7, [sp, #12]
   215a4:	ldr	r0, [pc, #512]	; 217ac <npth_sleep@plt+0xc0bc>
   215a8:	mov	r1, r7
   215ac:	bl	15228 <gpgrt_fputs@plt>
   215b0:	ldr	r1, [sp, #16]
   215b4:	ldr	r0, [sp, #28]
   215b8:	add	r2, sp, #68	; 0x44
   215bc:	mov	r3, #0
   215c0:	str	r2, [r1, r0]
   215c4:	ldr	r2, [sp, #32]
   215c8:	mov	r0, r3
   215cc:	str	r3, [r1, r2]
   215d0:	mov	r1, r7
   215d4:	bl	14cb8 <gpgrt_fputc@plt>
   215d8:	mov	r0, r7
   215dc:	bl	14ac0 <gpgrt_ferror@plt>
   215e0:	subs	r2, r0, #0
   215e4:	bne	2165c <npth_sleep@plt+0xbf6c>
   215e8:	add	r1, sp, #76	; 0x4c
   215ec:	ldr	r0, [sp, #12]
   215f0:	bl	14b68 <gpgrt_fclose_snatch@plt>
   215f4:	subs	r7, r0, #0
   215f8:	bne	2165c <npth_sleep@plt+0xbf6c>
   215fc:	ldr	r8, [sp, #16]
   21600:	ldr	r2, [sp, #76]	; 0x4c
   21604:	mov	r3, r8
   21608:	mov	r1, r7
   2160c:	add	r0, sp, #72	; 0x48
   21610:	bl	146b8 <gcry_sexp_build_array@plt>
   21614:	subs	r4, r0, #0
   21618:	bne	2170c <npth_sleep@plt+0xc01c>
   2161c:	ldr	r3, [sp, #72]	; 0x48
   21620:	str	r3, [sp, #56]	; 0x38
   21624:	bl	14cd0 <gpgrt_fclose@plt>
   21628:	mov	r0, r8
   2162c:	bl	149dc <gcry_free@plt>
   21630:	ldr	r0, [sp, #76]	; 0x4c
   21634:	bl	149dc <gcry_free@plt>
   21638:	ldr	r0, [sp, #80]	; 0x50
   2163c:	bl	149dc <gcry_free@plt>
   21640:	b	21028 <npth_sleep@plt+0xb938>
   21644:	mov	r0, r4
   21648:	bl	149dc <gcry_free@plt>
   2164c:	ldr	r0, [pc, #348]	; 217b0 <npth_sleep@plt+0xc0c0>
   21650:	bl	3d484 <npth_sleep@plt+0x27d94>
   21654:	ldr	r4, [pc, #344]	; 217b4 <npth_sleep@plt+0xc0c4>
   21658:	b	210fc <npth_sleep@plt+0xba0c>
   2165c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   21660:	cmp	r0, #0
   21664:	beq	216a8 <npth_sleep@plt+0xbfb8>
   21668:	uxth	r0, r0
   2166c:	orr	r4, r0, #67108864	; 0x4000000
   21670:	ldr	r0, [sp, #12]
   21674:	bl	14cd0 <gpgrt_fclose@plt>
   21678:	ldr	r0, [sp, #16]
   2167c:	bl	149dc <gcry_free@plt>
   21680:	ldr	r0, [sp, #76]	; 0x4c
   21684:	bl	149dc <gcry_free@plt>
   21688:	ldr	r0, [sp, #80]	; 0x50
   2168c:	bl	149dc <gcry_free@plt>
   21690:	b	20e88 <npth_sleep@plt+0xb798>
   21694:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   21698:	cmp	r0, #0
   2169c:	bne	21668 <npth_sleep@plt+0xbf78>
   216a0:	mov	r3, #0
   216a4:	str	r3, [sp, #16]
   216a8:	ldr	r0, [sp, #12]
   216ac:	bl	14cd0 <gpgrt_fclose@plt>
   216b0:	ldr	r0, [sp, #16]
   216b4:	b	2162c <npth_sleep@plt+0xbf3c>
   216b8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   216bc:	subs	r4, r0, #0
   216c0:	uxthne	r4, r4
   216c4:	orrne	r4, r4, #67108864	; 0x4000000
   216c8:	b	20e88 <npth_sleep@plt+0xb798>
   216cc:	mov	r2, #5
   216d0:	ldr	r1, [pc, #224]	; 217b8 <npth_sleep@plt+0xc0c8>
   216d4:	bl	14a3c <dcgettext@plt>
   216d8:	mov	r1, #4096	; 0x1000
   216dc:	bl	3d484 <npth_sleep@plt+0x27d94>
   216e0:	mov	r0, r4
   216e4:	mov	r9, r4
   216e8:	bl	149dc <gcry_free@plt>
   216ec:	mov	r4, #67	; 0x43
   216f0:	b	20e88 <npth_sleep@plt+0xb798>
   216f4:	mov	r0, #8
   216f8:	mov	r1, #12
   216fc:	mov	r3, #2
   21700:	strd	r0, [sp, #28]
   21704:	str	r3, [sp, #36]	; 0x24
   21708:	b	213b4 <npth_sleep@plt+0xbcc4>
   2170c:	mov	r0, r7
   21710:	b	21674 <npth_sleep@plt+0xbf84>
   21714:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   21718:	cmp	r0, #0
   2171c:	beq	216a0 <npth_sleep@plt+0xbfb0>
   21720:	ldr	r3, [sp, #12]
   21724:	uxth	r0, r0
   21728:	orr	r4, r0, #67108864	; 0x4000000
   2172c:	str	r3, [sp, #16]
   21730:	b	21670 <npth_sleep@plt+0xbf80>
   21734:	mov	r0, r9
   21738:	bl	149dc <gcry_free@plt>
   2173c:	b	210fc <npth_sleep@plt+0xba0c>
   21740:	mov	r1, #32
   21744:	mov	r0, r7
   21748:	bl	2001c <npth_sleep@plt+0xa92c>
   2174c:	subs	r4, r0, #0
   21750:	beq	21524 <npth_sleep@plt+0xbe34>
   21754:	b	210fc <npth_sleep@plt+0xba0c>
   21758:	bl	14a60 <__stack_chk_fail@plt>
   2175c:	str	r6, [sp, #12]
   21760:	b	21090 <npth_sleep@plt+0xb9a0>
   21764:	andeq	ip, r6, r8, lsr r8
   21768:	andeq	r5, r5, r8, lsl #8
   2176c:	andeq	r5, r5, r4, lsl r4
   21770:	andeq	r5, r5, r0, lsr #8
   21774:	andeq	r5, r5, r4, asr #7
   21778:	andeq	r5, r5, r8, asr r2
   2177c:	andeq	r5, r5, ip, lsr #8
   21780:	ldrdeq	r5, [r5], -r0
   21784:	andeq	r5, r5, ip, lsr #7
   21788:			; <UNDEFINED> instruction: 0x000554b8
   2178c:	andeq	r4, r5, r8, lsl #7
   21790:	andeq	r5, r5, r4, asr #9
   21794:	andeq	r5, r5, r8, asr #9
   21798:	ldrdeq	r5, [r5], -r0
   2179c:	ldrdeq	r5, [r5], -ip
   217a0:			; <UNDEFINED> instruction: 0x000553b8
   217a4:	andeq	r5, r5, r4, ror r4
   217a8:	streq	r0, [r0], #-7
   217ac:	andeq	r5, r5, r4, ror #9
   217b0:	ldrdeq	r5, [r5], -r4
   217b4:	streq	r0, [r0], #-164	; 0xffffff5c
   217b8:	andeq	r5, r5, r0, lsl r3
   217bc:	push	{r4, r5, r6, r7, r8, lr}
   217c0:	mov	r4, r0
   217c4:	sub	sp, sp, #8
   217c8:	mov	r6, r1
   217cc:	mov	r0, #0
   217d0:	ldr	r1, [pc, #132]	; 2185c <npth_sleep@plt+0xc16c>
   217d4:	mov	r7, r2
   217d8:	mov	r8, r3
   217dc:	bl	14ff4 <gpgrt_fopenmem@plt>
   217e0:	subs	r5, r0, #0
   217e4:	beq	21848 <npth_sleep@plt+0xc158>
   217e8:	mov	r1, r4
   217ec:	mov	r2, r6
   217f0:	bl	20554 <npth_sleep@plt+0xae64>
   217f4:	subs	r4, r0, #0
   217f8:	beq	21810 <npth_sleep@plt+0xc120>
   217fc:	mov	r0, r5
   21800:	bl	14cd0 <gpgrt_fclose@plt>
   21804:	mov	r0, r4
   21808:	add	sp, sp, #8
   2180c:	pop	{r4, r5, r6, r7, r8, pc}
   21810:	mov	r2, r4
   21814:	mov	r1, r4
   21818:	mov	r0, r5
   2181c:	bl	153cc <gpgrt_fseek@plt>
   21820:	subs	r4, r0, #0
   21824:	bne	217fc <npth_sleep@plt+0xc10c>
   21828:	mov	r3, r4
   2182c:	mov	r2, r4
   21830:	str	r8, [sp]
   21834:	mov	r1, r7
   21838:	mov	r0, r5
   2183c:	bl	20e30 <npth_sleep@plt+0xb740>
   21840:	mov	r4, r0
   21844:	b	217fc <npth_sleep@plt+0xc10c>
   21848:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2184c:	subs	r4, r0, #0
   21850:	uxthne	r4, r4
   21854:	orrne	r4, r4, #67108864	; 0x4000000
   21858:	b	217fc <npth_sleep@plt+0xc10c>
   2185c:	strdeq	r5, [r5], -r4
   21860:	push	{r4, r5, r6, lr}
   21864:	mov	ip, #0
   21868:	ldr	r4, [pc, #228]	; 21954 <npth_sleep@plt+0xc264>
   2186c:	sub	sp, sp, #40	; 0x28
   21870:	mov	r0, r1
   21874:	ldr	lr, [r4]
   21878:	add	r3, sp, #4
   2187c:	mov	r5, r2
   21880:	mov	r1, ip
   21884:	mov	r2, sp
   21888:	str	lr, [sp, #36]	; 0x24
   2188c:	str	ip, [sp]
   21890:	str	ip, [sp, #8]
   21894:	bl	200c0 <npth_sleep@plt+0xa9d0>
   21898:	subs	r3, r0, #0
   2189c:	beq	218e0 <npth_sleep@plt+0xc1f0>
   218a0:	ldr	r0, [sp]
   218a4:	bl	149dc <gcry_free@plt>
   218a8:	ldr	r0, [sp, #8]
   218ac:	bl	148d4 <gcry_sexp_release@plt>
   218b0:	mov	r1, r5
   218b4:	mov	r0, #5
   218b8:	bl	14cb8 <gpgrt_fputc@plt>
   218bc:	cmn	r0, #1
   218c0:	beq	21948 <npth_sleep@plt+0xc258>
   218c4:	mov	r0, #0
   218c8:	ldr	r2, [sp, #36]	; 0x24
   218cc:	ldr	r3, [r4]
   218d0:	cmp	r2, r3
   218d4:	bne	21950 <npth_sleep@plt+0xc260>
   218d8:	add	sp, sp, #40	; 0x28
   218dc:	pop	{r4, r5, r6, pc}
   218e0:	add	r2, sp, #8
   218e4:	ldrd	r0, [sp]
   218e8:	bl	217bc <npth_sleep@plt+0xc0cc>
   218ec:	subs	r3, r0, #0
   218f0:	bne	218a0 <npth_sleep@plt+0xc1b0>
   218f4:	add	r1, sp, #12
   218f8:	ldr	r0, [sp, #8]
   218fc:	str	r3, [sp, #12]
   21900:	str	r3, [sp, #16]
   21904:	str	r3, [sp, #20]
   21908:	str	r3, [sp, #24]
   2190c:	str	r3, [sp, #28]
   21910:	strb	r3, [sp, #32]
   21914:	bl	2051c <npth_sleep@plt+0xae2c>
   21918:	mov	r6, r0
   2191c:	ldr	r0, [sp]
   21920:	bl	149dc <gcry_free@plt>
   21924:	ldr	r0, [sp, #8]
   21928:	bl	148d4 <gcry_sexp_release@plt>
   2192c:	cmp	r6, #0
   21930:	bne	218b0 <npth_sleep@plt+0xc1c0>
   21934:	mov	r1, r5
   21938:	mov	r0, #6
   2193c:	bl	14cb8 <gpgrt_fputc@plt>
   21940:	cmn	r0, #1
   21944:	bne	218c4 <npth_sleep@plt+0xc1d4>
   21948:	bl	202fc <npth_sleep@plt+0xac0c>
   2194c:	b	218c8 <npth_sleep@plt+0xc1d8>
   21950:	bl	14a60 <__stack_chk_fail@plt>
   21954:	andeq	ip, r6, r8, lsr r8
   21958:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2195c:	sub	sp, sp, #100	; 0x64
   21960:	ldr	r6, [pc, #1592]	; 21fa0 <npth_sleep@plt+0xc8b0>
   21964:	mov	r4, #0
   21968:	str	r0, [sp]
   2196c:	ldr	r3, [r6]
   21970:	mov	r0, r1
   21974:	mov	r7, r1
   21978:	str	r4, [sp, #24]
   2197c:	str	r2, [sp, #4]
   21980:	str	r3, [sp, #92]	; 0x5c
   21984:	bl	3eb6c <npth_sleep@plt+0x2947c>
   21988:	subs	r1, r0, #0
   2198c:	moveq	r4, r1
   21990:	moveq	r5, r4
   21994:	bne	219c4 <npth_sleep@plt+0xc2d4>
   21998:	ldr	r0, [sp, #24]
   2199c:	bl	149dc <gcry_free@plt>
   219a0:	mov	r0, r4
   219a4:	bl	15384 <gpgrt_free@plt>
   219a8:	ldr	r2, [sp, #92]	; 0x5c
   219ac:	ldr	r3, [r6]
   219b0:	mov	r0, r5
   219b4:	cmp	r2, r3
   219b8:	bne	21f9c <npth_sleep@plt+0xc8ac>
   219bc:	add	sp, sp, #100	; 0x64
   219c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219c4:	add	r2, sp, #44	; 0x2c
   219c8:	mov	r0, r4
   219cc:	bl	1fc44 <npth_sleep@plt+0xa554>
   219d0:	subs	r5, r0, #0
   219d4:	bne	21998 <npth_sleep@plt+0xc2a8>
   219d8:	ldr	r3, [sp, #88]	; 0x58
   219dc:	ldr	r1, [pc, #1472]	; 21fa4 <npth_sleep@plt+0xc8b4>
   219e0:	str	r3, [sp, #16]
   219e4:	str	r5, [sp, #28]
   219e8:	ldr	r4, [sp, #44]	; 0x2c
   219ec:	ldr	r8, [sp, #60]	; 0x3c
   219f0:	bl	14ff4 <gpgrt_fopenmem@plt>
   219f4:	subs	r3, r0, #0
   219f8:	str	r3, [sp, #8]
   219fc:	beq	21d2c <npth_sleep@plt+0xc63c>
   21a00:	add	r2, sp, #32
   21a04:	mov	r1, r5
   21a08:	mov	r0, r7
   21a0c:	bl	14b20 <gcry_sexp_nth_data@plt>
   21a10:	subs	sl, r0, #0
   21a14:	beq	21dcc <npth_sleep@plt+0xc6dc>
   21a18:	ldr	r2, [sp, #32]
   21a1c:	cmp	r2, #10
   21a20:	beq	21bf4 <npth_sleep@plt+0xc504>
   21a24:	cmp	r2, #21
   21a28:	beq	21b4c <npth_sleep@plt+0xc45c>
   21a2c:	cmp	r2, #20
   21a30:	beq	21db8 <npth_sleep@plt+0xc6c8>
   21a34:	cmp	r2, #11
   21a38:	bne	21b5c <npth_sleep@plt+0xc46c>
   21a3c:	ldr	r1, [pc, #1380]	; 21fa8 <npth_sleep@plt+0xc8b8>
   21a40:	bl	15624 <strncmp@plt>
   21a44:	cmp	r0, #0
   21a48:	bne	21b5c <npth_sleep@plt+0xc46c>
   21a4c:	mov	r0, r7
   21a50:	bl	147c0 <gcry_sexp_cadr@plt>
   21a54:	subs	sl, r0, #0
   21a58:	beq	21dcc <npth_sleep@plt+0xc6dc>
   21a5c:	ldr	r3, [sp, #16]
   21a60:	ands	r9, r3, #2
   21a64:	beq	21c08 <npth_sleep@plt+0xc518>
   21a68:	mov	r0, #0
   21a6c:	bl	148d4 <gcry_sexp_release@plt>
   21a70:	mov	r2, #5
   21a74:	ldr	r1, [pc, #1328]	; 21fac <npth_sleep@plt+0xc8bc>
   21a78:	mov	r0, sl
   21a7c:	bl	14ca0 <gcry_sexp_find_token@plt>
   21a80:	subs	r9, r0, #0
   21a84:	beq	21d68 <npth_sleep@plt+0xc678>
   21a88:	mov	r1, #1
   21a8c:	bl	151bc <gcry_sexp_nth_string@plt>
   21a90:	subs	r3, r0, #0
   21a94:	mov	r4, r3
   21a98:	str	r3, [sp, #12]
   21a9c:	beq	21f78 <npth_sleep@plt+0xc888>
   21aa0:	ldr	r1, [pc, #1288]	; 21fb0 <npth_sleep@plt+0xc8c0>
   21aa4:	bl	14760 <strcmp@plt>
   21aa8:	cmp	r0, #0
   21aac:	beq	21ecc <npth_sleep@plt+0xc7dc>
   21ab0:	ldr	r1, [pc, #1276]	; 21fb4 <npth_sleep@plt+0xc8c4>
   21ab4:	mov	r0, r4
   21ab8:	bl	14760 <strcmp@plt>
   21abc:	cmp	r0, #0
   21ac0:	beq	21ec4 <npth_sleep@plt+0xc7d4>
   21ac4:	ldr	r1, [pc, #1260]	; 21fb8 <npth_sleep@plt+0xc8c8>
   21ac8:	mov	r0, r4
   21acc:	bl	14760 <strcmp@plt>
   21ad0:	cmp	r0, #0
   21ad4:	bne	21af8 <npth_sleep@plt+0xc408>
   21ad8:	ldr	r4, [pc, #1244]	; 21fbc <npth_sleep@plt+0xc8cc>
   21adc:	ldr	r0, [sp, #12]
   21ae0:	bl	149dc <gcry_free@plt>
   21ae4:	mov	r0, r4
   21ae8:	bl	15684 <gcry_strdup@plt>
   21aec:	subs	r3, r0, #0
   21af0:	str	r3, [sp, #12]
   21af4:	beq	21f84 <npth_sleep@plt+0xc894>
   21af8:	ldr	fp, [pc, #1216]	; 21fc0 <npth_sleep@plt+0xc8d0>
   21afc:	str	r8, [sp, #20]
   21b00:	ldr	r0, [pc, #1212]	; 21fc4 <npth_sleep@plt+0xc8d4>
   21b04:	mov	r8, fp
   21b08:	mov	r4, #0
   21b0c:	ldr	fp, [sp, #12]
   21b10:	b	21b18 <npth_sleep@plt+0xc428>
   21b14:	ldr	r0, [r8, #-48]	; 0xffffffd0
   21b18:	cmp	r0, #0
   21b1c:	beq	21b30 <npth_sleep@plt+0xc440>
   21b20:	mov	r1, fp
   21b24:	bl	14760 <strcmp@plt>
   21b28:	cmp	r0, #0
   21b2c:	beq	21de0 <npth_sleep@plt+0xc6f0>
   21b30:	add	r4, r4, #1
   21b34:	cmp	r4, #12
   21b38:	add	r8, r8, #48	; 0x30
   21b3c:	bne	21b14 <npth_sleep@plt+0xc424>
   21b40:	mov	r4, #0
   21b44:	ldr	r3, [pc, #1148]	; 21fc8 <npth_sleep@plt+0xc8d8>
   21b48:	b	21b70 <npth_sleep@plt+0xc480>
   21b4c:	ldr	r1, [pc, #1144]	; 21fcc <npth_sleep@plt+0xc8dc>
   21b50:	bl	15624 <strncmp@plt>
   21b54:	cmp	r0, #0
   21b58:	beq	21a4c <npth_sleep@plt+0xc35c>
   21b5c:	ldr	r3, [pc, #1132]	; 21fd0 <npth_sleep@plt+0xc8e0>
   21b60:	mov	r4, r5
   21b64:	mov	r9, r5
   21b68:	mov	sl, r5
   21b6c:	str	r5, [sp, #12]
   21b70:	mov	r0, sl
   21b74:	str	r3, [sp, #16]
   21b78:	bl	148d4 <gcry_sexp_release@plt>
   21b7c:	mov	r0, r9
   21b80:	bl	148d4 <gcry_sexp_release@plt>
   21b84:	ldr	r0, [sp, #12]
   21b88:	bl	149dc <gcry_free@plt>
   21b8c:	ldr	r0, [sp, #8]
   21b90:	bl	14cd0 <gpgrt_fclose@plt>
   21b94:	ldr	r0, [sp, #28]
   21b98:	bl	15384 <gpgrt_free@plt>
   21b9c:	ldr	r3, [sp, #16]
   21ba0:	cmp	r3, #0
   21ba4:	movne	r5, r3
   21ba8:	bne	21998 <npth_sleep@plt+0xc2a8>
   21bac:	ldr	r8, [sp]
   21bb0:	mov	r2, r5
   21bb4:	mov	r1, r4
   21bb8:	mov	r0, r8
   21bbc:	bl	20690 <npth_sleep@plt+0xafa0>
   21bc0:	subs	r5, r0, #0
   21bc4:	bne	21998 <npth_sleep@plt+0xc2a8>
   21bc8:	ldr	r5, [sp, #4]
   21bcc:	cmp	r5, #0
   21bd0:	beq	21e5c <npth_sleep@plt+0xc76c>
   21bd4:	mov	r0, r5
   21bd8:	bl	14f58 <strlen@plt>
   21bdc:	mov	r1, r5
   21be0:	mov	r2, r0
   21be4:	mov	r0, r8
   21be8:	bl	20690 <npth_sleep@plt+0xafa0>
   21bec:	mov	r5, r0
   21bf0:	b	21998 <npth_sleep@plt+0xc2a8>
   21bf4:	ldr	r1, [pc, #984]	; 21fd4 <npth_sleep@plt+0xc8e4>
   21bf8:	bl	15624 <strncmp@plt>
   21bfc:	cmp	r0, #0
   21c00:	beq	21a4c <npth_sleep@plt+0xc35c>
   21c04:	b	21b5c <npth_sleep@plt+0xc46c>
   21c08:	mov	r0, r4
   21c0c:	bl	14f58 <strlen@plt>
   21c10:	mov	r1, r4
   21c14:	mov	r2, r0
   21c18:	ldr	r0, [sp, #8]
   21c1c:	bl	20690 <npth_sleep@plt+0xafa0>
   21c20:	subs	r3, r0, #0
   21c24:	bne	21d58 <npth_sleep@plt+0xc668>
   21c28:	mov	r9, r3
   21c2c:	str	r3, [sp, #12]
   21c30:	ldrb	r3, [r8]
   21c34:	cmp	r3, #0
   21c38:	beq	21edc <npth_sleep@plt+0xc7ec>
   21c3c:	ldr	r3, [sp, #16]
   21c40:	str	r5, [sp, #20]
   21c44:	and	fp, r3, #4
   21c48:	ldr	r5, [sp, #8]
   21c4c:	str	r7, [sp, #16]
   21c50:	b	21ca8 <npth_sleep@plt+0xc5b8>
   21c54:	add	r2, sp, #32
   21c58:	mov	r1, #1
   21c5c:	bl	14b20 <gcry_sexp_nth_data@plt>
   21c60:	subs	r4, r0, #0
   21c64:	beq	21f54 <npth_sleep@plt+0xc864>
   21c68:	ldrb	r3, [r8]
   21c6c:	ldr	r2, [sp, #32]
   21c70:	cmp	r3, #113	; 0x71
   21c74:	bne	21c88 <npth_sleep@plt+0xc598>
   21c78:	cmp	r2, #0
   21c7c:	addne	r4, r4, #1
   21c80:	subne	r2, r2, #1
   21c84:	strne	r2, [sp, #32]
   21c88:	mov	r1, r4
   21c8c:	mov	r0, r5
   21c90:	bl	20690 <npth_sleep@plt+0xafa0>
   21c94:	cmp	r0, #0
   21c98:	bne	21f64 <npth_sleep@plt+0xc874>
   21c9c:	ldrb	r3, [r8, #1]!
   21ca0:	cmp	r3, #0
   21ca4:	beq	21ed4 <npth_sleep@plt+0xc7e4>
   21ca8:	mov	r0, r9
   21cac:	bl	148d4 <gcry_sexp_release@plt>
   21cb0:	mov	r2, #1
   21cb4:	mov	r1, r8
   21cb8:	mov	r0, sl
   21cbc:	bl	14ca0 <gcry_sexp_find_token@plt>
   21cc0:	subs	r9, r0, #0
   21cc4:	beq	21f0c <npth_sleep@plt+0xc81c>
   21cc8:	cmp	fp, #0
   21ccc:	bne	21c54 <npth_sleep@plt+0xc564>
   21cd0:	mov	r2, #1
   21cd4:	mov	r1, r2
   21cd8:	bl	14dfc <gcry_sexp_nth_mpi@plt>
   21cdc:	subs	r4, r0, #0
   21ce0:	beq	21f44 <npth_sleep@plt+0xc854>
   21ce4:	mov	r3, r4
   21ce8:	add	r2, sp, #40	; 0x28
   21cec:	add	r1, sp, #36	; 0x24
   21cf0:	mov	r0, #1
   21cf4:	str	fp, [sp, #36]	; 0x24
   21cf8:	bl	152b8 <gcry_mpi_aprint@plt>
   21cfc:	cmp	r0, #0
   21d00:	beq	21d78 <npth_sleep@plt+0xc688>
   21d04:	str	r0, [sp, #20]
   21d08:	ldr	r0, [sp, #36]	; 0x24
   21d0c:	ldr	r7, [sp, #16]
   21d10:	bl	149dc <gcry_free@plt>
   21d14:	mov	r0, r4
   21d18:	bl	1515c <gcry_mpi_release@plt>
   21d1c:	mov	r5, fp
   21d20:	mov	r4, fp
   21d24:	ldr	r3, [sp, #20]
   21d28:	b	21b70 <npth_sleep@plt+0xc480>
   21d2c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   21d30:	subs	r3, r0, #0
   21d34:	beq	21e88 <npth_sleep@plt+0xc798>
   21d38:	ldr	r2, [sp, #8]
   21d3c:	uxth	r3, r3
   21d40:	orr	r3, r3, #67108864	; 0x4000000
   21d44:	mov	r4, r2
   21d48:	str	r2, [sp, #12]
   21d4c:	mov	r9, r2
   21d50:	mov	sl, r2
   21d54:	b	21b70 <npth_sleep@plt+0xc480>
   21d58:	mov	r5, r9
   21d5c:	mov	r4, r9
   21d60:	str	r9, [sp, #12]
   21d64:	b	21b70 <npth_sleep@plt+0xc480>
   21d68:	mov	r4, r9
   21d6c:	str	r9, [sp, #12]
   21d70:	ldr	r3, [pc, #608]	; 21fd8 <npth_sleep@plt+0xc8e8>
   21d74:	b	21b70 <npth_sleep@plt+0xc480>
   21d78:	ldr	r2, [sp, #40]	; 0x28
   21d7c:	ldr	r1, [sp, #36]	; 0x24
   21d80:	mov	r0, r5
   21d84:	bl	20690 <npth_sleep@plt+0xafa0>
   21d88:	mov	r7, r0
   21d8c:	ldr	r0, [sp, #36]	; 0x24
   21d90:	bl	149dc <gcry_free@plt>
   21d94:	mov	r0, r4
   21d98:	bl	1515c <gcry_mpi_release@plt>
   21d9c:	cmp	r7, #0
   21da0:	beq	21c9c <npth_sleep@plt+0xc5ac>
   21da4:	mov	r3, r7
   21da8:	mov	r5, fp
   21dac:	ldr	r7, [sp, #16]
   21db0:	mov	r4, fp
   21db4:	b	21b70 <npth_sleep@plt+0xc480>
   21db8:	ldr	r1, [pc, #540]	; 21fdc <npth_sleep@plt+0xc8ec>
   21dbc:	bl	15624 <strncmp@plt>
   21dc0:	cmp	r0, #0
   21dc4:	beq	21a4c <npth_sleep@plt+0xc35c>
   21dc8:	b	21b5c <npth_sleep@plt+0xc46c>
   21dcc:	mov	r4, sl
   21dd0:	str	sl, [sp, #12]
   21dd4:	mov	r9, sl
   21dd8:	ldr	r3, [pc, #496]	; 21fd0 <npth_sleep@plt+0xc8e0>
   21ddc:	b	21b70 <npth_sleep@plt+0xc480>
   21de0:	add	r4, r4, r4, lsl #1
   21de4:	ldr	r3, [pc, #500]	; 21fe0 <npth_sleep@plt+0xc8f0>
   21de8:	ldr	r8, [sp, #20]
   21dec:	add	r4, r3, r4, lsl #4
   21df0:	ldr	r4, [r4, #680]	; 0x2a8
   21df4:	cmp	r4, #0
   21df8:	beq	21b44 <npth_sleep@plt+0xc454>
   21dfc:	mov	r0, r4
   21e00:	bl	14f58 <strlen@plt>
   21e04:	mov	r1, r4
   21e08:	ldr	r4, [sp, #8]
   21e0c:	mov	r2, r0
   21e10:	mov	r0, r4
   21e14:	bl	20690 <npth_sleep@plt+0xafa0>
   21e18:	subs	r3, r0, #0
   21e1c:	bne	21ebc <npth_sleep@plt+0xc7cc>
   21e20:	ldr	fp, [sp, #12]
   21e24:	str	r3, [sp, #20]
   21e28:	mov	r0, fp
   21e2c:	bl	14f58 <strlen@plt>
   21e30:	mov	r1, fp
   21e34:	mov	r2, r0
   21e38:	mov	r0, r4
   21e3c:	bl	20690 <npth_sleep@plt+0xafa0>
   21e40:	ldr	r3, [sp, #20]
   21e44:	cmp	r0, #0
   21e48:	beq	21c30 <npth_sleep@plt+0xc540>
   21e4c:	mov	r5, r3
   21e50:	mov	r4, r3
   21e54:	mov	r3, r0
   21e58:	b	21b70 <npth_sleep@plt+0xc480>
   21e5c:	mov	r0, r7
   21e60:	add	r1, sp, #24
   21e64:	bl	1fd1c <npth_sleep@plt+0xa62c>
   21e68:	cmp	r0, #0
   21e6c:	beq	21f20 <npth_sleep@plt+0xc830>
   21e70:	ldr	r0, [sp]
   21e74:	mov	r2, #6
   21e78:	ldr	r1, [pc, #356]	; 21fe4 <npth_sleep@plt+0xc8f4>
   21e7c:	bl	20690 <npth_sleep@plt+0xafa0>
   21e80:	mov	r5, r0
   21e84:	b	21998 <npth_sleep@plt+0xc2a8>
   21e88:	mov	r5, r3
   21e8c:	mov	r4, r3
   21e90:	str	r3, [sp, #12]
   21e94:	mov	r9, r3
   21e98:	mov	sl, r3
   21e9c:	b	21b70 <npth_sleep@plt+0xc480>
   21ea0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   21ea4:	subs	r3, r0, #0
   21ea8:	moveq	r5, r3
   21eac:	moveq	r4, r5
   21eb0:	beq	21b70 <npth_sleep@plt+0xc480>
   21eb4:	uxth	r3, r3
   21eb8:	orr	r3, r3, #67108864	; 0x4000000
   21ebc:	mov	r4, #0
   21ec0:	b	21b70 <npth_sleep@plt+0xc480>
   21ec4:	ldr	r4, [pc, #284]	; 21fe8 <npth_sleep@plt+0xc8f8>
   21ec8:	b	21adc <npth_sleep@plt+0xc3ec>
   21ecc:	ldr	r4, [pc, #280]	; 21fec <npth_sleep@plt+0xc8fc>
   21ed0:	b	21adc <npth_sleep@plt+0xc3ec>
   21ed4:	ldr	r5, [sp, #20]
   21ed8:	ldr	r7, [sp, #16]
   21edc:	add	r2, sp, #40	; 0x28
   21ee0:	add	r1, sp, #28
   21ee4:	ldr	r0, [sp, #8]
   21ee8:	bl	14b68 <gpgrt_fclose_snatch@plt>
   21eec:	cmp	r0, #0
   21ef0:	bne	21ea0 <npth_sleep@plt+0xc7b0>
   21ef4:	ldr	r4, [sp, #28]
   21ef8:	mov	r3, r0
   21efc:	str	r0, [sp, #8]
   21f00:	str	r0, [sp, #28]
   21f04:	ldr	r5, [sp, #40]	; 0x28
   21f08:	b	21b70 <npth_sleep@plt+0xc480>
   21f0c:	ldr	r5, [sp, #20]
   21f10:	ldr	r7, [sp, #16]
   21f14:	mov	r4, r9
   21f18:	ldr	r3, [pc, #176]	; 21fd0 <npth_sleep@plt+0xc8e0>
   21f1c:	b	21b70 <npth_sleep@plt+0xc480>
   21f20:	ldr	r5, [sp, #24]
   21f24:	mov	r0, r5
   21f28:	bl	14f58 <strlen@plt>
   21f2c:	mov	r1, r5
   21f30:	mov	r2, r0
   21f34:	ldr	r0, [sp]
   21f38:	bl	20690 <npth_sleep@plt+0xafa0>
   21f3c:	mov	r5, r0
   21f40:	b	21998 <npth_sleep@plt+0xc2a8>
   21f44:	ldr	r7, [sp, #16]
   21f48:	mov	r5, fp
   21f4c:	ldr	r3, [pc, #124]	; 21fd0 <npth_sleep@plt+0xc8e0>
   21f50:	b	21b70 <npth_sleep@plt+0xc480>
   21f54:	ldr	r5, [sp, #20]
   21f58:	ldr	r7, [sp, #16]
   21f5c:	ldr	r3, [pc, #108]	; 21fd0 <npth_sleep@plt+0xc8e0>
   21f60:	b	21b70 <npth_sleep@plt+0xc480>
   21f64:	mov	r3, r0
   21f68:	ldr	r5, [sp, #20]
   21f6c:	ldr	r7, [sp, #16]
   21f70:	mov	r4, #0
   21f74:	b	21b70 <npth_sleep@plt+0xc480>
   21f78:	ldr	r4, [sp, #12]
   21f7c:	ldr	r3, [pc, #84]	; 21fd8 <npth_sleep@plt+0xc8e8>
   21f80:	b	21b70 <npth_sleep@plt+0xc480>
   21f84:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   21f88:	subs	r3, r0, #0
   21f8c:	bne	21eb4 <npth_sleep@plt+0xc7c4>
   21f90:	ldr	r4, [sp, #12]
   21f94:	mov	r5, r4
   21f98:	b	21b70 <npth_sleep@plt+0xc480>
   21f9c:	bl	14a60 <__stack_chk_fail@plt>
   21fa0:	andeq	ip, r6, r8, lsr r8
   21fa4:	strdeq	r5, [r5], -r4
   21fa8:	andeq	r4, r5, r8, lsl #7
   21fac:	andeq	r5, r5, r8, lsl r5
   21fb0:	andeq	r5, r5, ip, lsr #7
   21fb4:			; <UNDEFINED> instruction: 0x000553b8
   21fb8:	andeq	r5, r5, r4, asr #7
   21fbc:	andeq	r5, r5, r0, lsr #8
   21fc0:	andeq	r4, r5, ip, lsl pc
   21fc4:	strdeq	r5, [r5], -r8
   21fc8:	streq	r0, [r0], #-188	; 0xffffff44
   21fcc:	andeq	r5, r5, r0, lsl #10
   21fd0:	streq	r0, [r0], #-83	; 0xffffffad
   21fd4:			; <UNDEFINED> instruction: 0x000554b8
   21fd8:	streq	r0, [r0], #-187	; 0xffffff45
   21fdc:	ldrdeq	r7, [r5], -r8
   21fe0:	andeq	r4, r5, r0, lsr #24
   21fe4:	andeq	r5, r5, r0, lsr #10
   21fe8:	andeq	r5, r5, r4, lsl r4
   21fec:	andeq	r5, r5, r8, lsl #8
   21ff0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21ff4:	mov	r6, #0
   21ff8:	ldr	sl, [pc, #1748]	; 226d4 <npth_sleep@plt+0xcfe4>
   21ffc:	sub	sp, sp, #84	; 0x54
   22000:	mov	r5, r0
   22004:	ldr	r3, [sl]
   22008:	mov	r0, r6
   2200c:	ldr	r1, [pc, #1732]	; 226d8 <npth_sleep@plt+0xcfe8>
   22010:	mov	fp, r2
   22014:	str	r3, [sp, #76]	; 0x4c
   22018:	str	r6, [sp, #20]
   2201c:	str	r6, [sp, #16]
   22020:	bl	14ff4 <gpgrt_fopenmem@plt>
   22024:	subs	r8, r0, #0
   22028:	beq	22660 <npth_sleep@plt+0xcf70>
   2202c:	ldr	r9, [pc, #1704]	; 226dc <npth_sleep@plt+0xcfec>
   22030:	ldr	r4, [r9, #48]	; 0x30
   22034:	cmp	r4, #0
   22038:	beq	221a4 <npth_sleep@plt+0xcab4>
   2203c:	mov	r1, #0
   22040:	add	r0, sp, #20
   22044:	bl	1f744 <npth_sleep@plt+0xa054>
   22048:	cmp	r0, #0
   2204c:	bne	22404 <npth_sleep@plt+0xcd14>
   22050:	ldr	r0, [sp, #20]
   22054:	bl	1f8e0 <npth_sleep@plt+0xa1f0>
   22058:	cmp	r0, #0
   2205c:	bne	220ec <npth_sleep@plt+0xc9fc>
   22060:	ldr	r0, [sp, #20]
   22064:	ldr	r3, [r0, #12]
   22068:	cmp	r3, #0
   2206c:	beq	22054 <npth_sleep@plt+0xc964>
   22070:	ldr	r3, [r0, #16]
   22074:	cmp	r3, #0
   22078:	bne	22054 <npth_sleep@plt+0xc964>
   2207c:	add	r4, r0, #28
   22080:	mov	r0, r4
   22084:	bl	14f58 <strlen@plt>
   22088:	cmp	r0, #40	; 0x28
   2208c:	bne	226bc <npth_sleep@plt+0xcfcc>
   22090:	mov	r2, #20
   22094:	add	r1, sp, #56	; 0x38
   22098:	mov	r0, r4
   2209c:	bl	42514 <npth_sleep@plt+0x2ce24>
   220a0:	add	r2, sp, #16
   220a4:	add	r1, sp, #56	; 0x38
   220a8:	mov	r0, r5
   220ac:	bl	28c10 <npth_sleep@plt+0x13520>
   220b0:	subs	r2, r0, #0
   220b4:	bne	22178 <npth_sleep@plt+0xca88>
   220b8:	ldr	r1, [sp, #16]
   220bc:	mov	r0, r8
   220c0:	bl	21958 <npth_sleep@plt+0xc268>
   220c4:	subs	r4, r0, #0
   220c8:	bne	22404 <npth_sleep@plt+0xcd14>
   220cc:	ldr	r0, [sp, #16]
   220d0:	bl	148d4 <gcry_sexp_release@plt>
   220d4:	ldr	r0, [sp, #20]
   220d8:	str	r4, [sp, #16]
   220dc:	bl	1f8e0 <npth_sleep@plt+0xa1f0>
   220e0:	add	r6, r6, #1
   220e4:	cmp	r0, #0
   220e8:	beq	22060 <npth_sleep@plt+0xc970>
   220ec:	mov	r2, #0
   220f0:	mov	r1, r2
   220f4:	mov	r0, r8
   220f8:	bl	153cc <gpgrt_fseek@plt>
   220fc:	cmp	r0, #0
   22100:	bne	22670 <npth_sleep@plt+0xcf80>
   22104:	ldr	r0, [sp, #16]
   22108:	bl	148d4 <gcry_sexp_release@plt>
   2210c:	mov	r1, fp
   22110:	mov	r0, #12
   22114:	bl	14cb8 <gpgrt_fputc@plt>
   22118:	cmn	r0, #1
   2211c:	beq	22650 <npth_sleep@plt+0xcf60>
   22120:	mov	r1, r6
   22124:	mov	r0, fp
   22128:	bl	20620 <npth_sleep@plt+0xaf30>
   2212c:	subs	r4, r0, #0
   22130:	bne	22144 <npth_sleep@plt+0xca54>
   22134:	mov	r0, fp
   22138:	mov	r1, r8
   2213c:	bl	20570 <npth_sleep@plt+0xae80>
   22140:	mov	r4, r0
   22144:	mov	r0, r8
   22148:	bl	14cd0 <gpgrt_fclose@plt>
   2214c:	ldr	r0, [sp, #20]
   22150:	cmp	r0, #0
   22154:	beq	2215c <npth_sleep@plt+0xca6c>
   22158:	bl	1fd78 <npth_sleep@plt+0xa688>
   2215c:	ldr	r2, [sp, #76]	; 0x4c
   22160:	ldr	r3, [sl]
   22164:	mov	r0, r4
   22168:	cmp	r2, r3
   2216c:	bne	226d0 <npth_sleep@plt+0xcfe0>
   22170:	add	sp, sp, #84	; 0x54
   22174:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22178:	ldr	r4, [sp, #20]
   2217c:	ldr	r7, [r4]
   22180:	ldr	r9, [r4, #8]
   22184:	bl	15408 <gpg_strerror@plt>
   22188:	mov	r2, r9
   2218c:	mov	r1, r7
   22190:	add	r3, r4, #28
   22194:	str	r0, [sp]
   22198:	ldr	r0, [pc, #1344]	; 226e0 <npth_sleep@plt+0xcff0>
   2219c:	bl	3d484 <npth_sleep@plt+0x27d94>
   221a0:	b	22050 <npth_sleep@plt+0xc960>
   221a4:	mov	r2, r4
   221a8:	add	r1, sp, #24
   221ac:	mov	r0, r5
   221b0:	str	r4, [sp, #24]
   221b4:	str	r4, [sp, #28]
   221b8:	bl	35510 <npth_sleep@plt+0x1fe20>
   221bc:	subs	r6, r0, #0
   221c0:	beq	22558 <npth_sleep@plt+0xce68>
   221c4:	ldr	r3, [pc, #1304]	; 226e4 <npth_sleep@plt+0xcff4>
   221c8:	uxth	r2, r6
   221cc:	cmp	r2, r3
   221d0:	beq	22208 <npth_sleep@plt+0xcb18>
   221d4:	ldr	r3, [r9, #4]
   221d8:	cmp	r3, #0
   221dc:	beq	22208 <npth_sleep@plt+0xcb18>
   221e0:	ldr	r1, [pc, #1280]	; 226e8 <npth_sleep@plt+0xcff8>
   221e4:	mov	r0, r4
   221e8:	mov	r2, #5
   221ec:	bl	14a3c <dcgettext@plt>
   221f0:	mov	r4, r0
   221f4:	mov	r0, r6
   221f8:	bl	15408 <gpg_strerror@plt>
   221fc:	mov	r1, r0
   22200:	mov	r0, r4
   22204:	bl	3d420 <npth_sleep@plt+0x27d30>
   22208:	ldr	r4, [sp, #28]
   2220c:	cmp	r4, #0
   22210:	beq	226b4 <npth_sleep@plt+0xcfc4>
   22214:	mov	r6, #0
   22218:	str	fp, [sp, #12]
   2221c:	b	22238 <npth_sleep@plt+0xcb48>
   22220:	ldr	r3, [r9, #4]
   22224:	cmp	r3, #0
   22228:	bne	222ec <npth_sleep@plt+0xcbfc>
   2222c:	ldr	r4, [r4]
   22230:	cmp	r4, #0
   22234:	beq	222d4 <npth_sleep@plt+0xcbe4>
   22238:	add	r2, r4, #8
   2223c:	add	r1, sp, #32
   22240:	mov	r0, r5
   22244:	bl	35510 <npth_sleep@plt+0x1fe20>
   22248:	subs	r7, r0, #0
   2224c:	bne	22220 <npth_sleep@plt+0xcb30>
   22250:	ldr	r0, [sp, #32]
   22254:	bl	149dc <gcry_free@plt>
   22258:	add	r2, sp, #36	; 0x24
   2225c:	ldr	r1, [pc, #1160]	; 226ec <npth_sleep@plt+0xcffc>
   22260:	mov	r0, r5
   22264:	str	r7, [sp, #40]	; 0x28
   22268:	str	r7, [sp, #16]
   2226c:	bl	36014 <npth_sleep@plt+0x20924>
   22270:	uxth	r2, r0
   22274:	cmp	r2, #110	; 0x6e
   22278:	mov	fp, r0
   2227c:	beq	2247c <npth_sleep@plt+0xcd8c>
   22280:	cmp	fp, #0
   22284:	bne	224cc <npth_sleep@plt+0xcddc>
   22288:	ldr	r2, [sp, #40]	; 0x28
   2228c:	cmp	r2, #0
   22290:	beq	22430 <npth_sleep@plt+0xcd40>
   22294:	add	r2, sp, #44	; 0x2c
   22298:	ldr	r1, [sp, #36]	; 0x24
   2229c:	mov	r0, r5
   222a0:	bl	35d28 <npth_sleep@plt+0x20638>
   222a4:	subs	r7, r0, #0
   222a8:	beq	22318 <npth_sleep@plt+0xcc28>
   222ac:	ldr	r3, [r9, #4]
   222b0:	cmp	r3, #0
   222b4:	bne	22500 <npth_sleep@plt+0xce10>
   222b8:	ldr	r0, [sp, #40]	; 0x28
   222bc:	bl	149dc <gcry_free@plt>
   222c0:	ldr	r0, [sp, #36]	; 0x24
   222c4:	bl	149dc <gcry_free@plt>
   222c8:	ldr	r4, [r4]
   222cc:	cmp	r4, #0
   222d0:	bne	22238 <npth_sleep@plt+0xcb48>
   222d4:	ldr	fp, [sp, #12]
   222d8:	ldr	r0, [sp, #24]
   222dc:	bl	149dc <gcry_free@plt>
   222e0:	ldr	r0, [sp, #28]
   222e4:	bl	38d18 <npth_sleep@plt+0x23628>
   222e8:	b	2203c <npth_sleep@plt+0xc94c>
   222ec:	mov	r2, #5
   222f0:	ldr	r1, [pc, #1008]	; 226e8 <npth_sleep@plt+0xcff8>
   222f4:	mov	r0, #0
   222f8:	bl	14a3c <dcgettext@plt>
   222fc:	mov	fp, r0
   22300:	mov	r0, r7
   22304:	bl	15408 <gpg_strerror@plt>
   22308:	mov	r1, r0
   2230c:	mov	r0, fp
   22310:	bl	3d420 <npth_sleep@plt+0x27d30>
   22314:	b	2222c <npth_sleep@plt+0xcb3c>
   22318:	mov	r3, r7
   2231c:	mov	r2, r7
   22320:	mov	r1, r7
   22324:	ldr	r0, [sp, #44]	; 0x2c
   22328:	bl	15678 <gcry_sexp_canon_len@plt>
   2232c:	mov	r1, r7
   22330:	ldr	r2, [sp, #44]	; 0x2c
   22334:	mov	r3, r0
   22338:	add	r0, sp, #48	; 0x30
   2233c:	bl	14934 <gcry_sexp_sscan@plt>
   22340:	cmp	r0, #0
   22344:	bne	2252c <npth_sleep@plt+0xce3c>
   22348:	add	r1, sp, #56	; 0x38
   2234c:	ldr	r0, [sp, #48]	; 0x30
   22350:	bl	2051c <npth_sleep@plt+0xae2c>
   22354:	subs	r7, r0, #0
   22358:	bne	2262c <npth_sleep@plt+0xcf3c>
   2235c:	add	r0, sp, #56	; 0x38
   22360:	bl	29118 <npth_sleep@plt+0x13a28>
   22364:	cmp	r0, #0
   22368:	bne	225f8 <npth_sleep@plt+0xcf08>
   2236c:	add	r2, sp, #52	; 0x34
   22370:	ldr	r1, [pc, #888]	; 226f0 <npth_sleep@plt+0xd000>
   22374:	mov	r0, r5
   22378:	bl	36014 <npth_sleep@plt+0x20924>
   2237c:	cmp	r0, #0
   22380:	beq	225dc <npth_sleep@plt+0xceec>
   22384:	ldr	r1, [sp, #40]	; 0x28
   22388:	ldr	r0, [pc, #868]	; 226f4 <npth_sleep@plt+0xd004>
   2238c:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   22390:	mov	r7, r0
   22394:	cmp	r7, #0
   22398:	beq	22680 <npth_sleep@plt+0xcf90>
   2239c:	ldr	r0, [sp, #44]	; 0x2c
   223a0:	bl	149dc <gcry_free@plt>
   223a4:	ldr	r0, [sp, #40]	; 0x28
   223a8:	bl	149dc <gcry_free@plt>
   223ac:	ldr	r0, [sp, #36]	; 0x24
   223b0:	bl	149dc <gcry_free@plt>
   223b4:	ldr	r1, [sp, #48]	; 0x30
   223b8:	str	r1, [sp, #16]
   223bc:	mov	r2, r7
   223c0:	mov	r0, r8
   223c4:	bl	21958 <npth_sleep@plt+0xc268>
   223c8:	mov	fp, r0
   223cc:	ldr	r0, [sp, #16]
   223d0:	bl	148d4 <gcry_sexp_release@plt>
   223d4:	mov	r2, #0
   223d8:	mov	r0, r7
   223dc:	str	r2, [sp, #16]
   223e0:	bl	149dc <gcry_free@plt>
   223e4:	cmp	fp, #0
   223e8:	addeq	r6, r6, #1
   223ec:	beq	2222c <npth_sleep@plt+0xcb3c>
   223f0:	ldr	r0, [sp, #24]
   223f4:	ldr	fp, [sp, #12]
   223f8:	bl	149dc <gcry_free@plt>
   223fc:	ldr	r0, [sp, #28]
   22400:	bl	38d18 <npth_sleep@plt+0x23628>
   22404:	ldr	r0, [sp, #16]
   22408:	bl	148d4 <gcry_sexp_release@plt>
   2240c:	mov	r1, fp
   22410:	mov	r0, #5
   22414:	bl	14cb8 <gpgrt_fputc@plt>
   22418:	cmn	r0, #1
   2241c:	movne	r4, #0
   22420:	bne	22144 <npth_sleep@plt+0xca54>
   22424:	bl	202fc <npth_sleep@plt+0xac0c>
   22428:	mov	r4, r0
   2242c:	b	22144 <npth_sleep@plt+0xca54>
   22430:	add	r2, sp, #40	; 0x28
   22434:	ldr	r1, [pc, #700]	; 226f8 <npth_sleep@plt+0xd008>
   22438:	mov	r0, r5
   2243c:	bl	36014 <npth_sleep@plt+0x20924>
   22440:	subs	r7, r0, #0
   22444:	beq	22294 <npth_sleep@plt+0xcba4>
   22448:	mov	r2, #5
   2244c:	ldr	r1, [pc, #660]	; 226e8 <npth_sleep@plt+0xcff8>
   22450:	mov	r0, fp
   22454:	bl	14a3c <dcgettext@plt>
   22458:	mov	fp, r0
   2245c:	mov	r0, r7
   22460:	bl	15408 <gpg_strerror@plt>
   22464:	mov	r1, r0
   22468:	mov	r0, fp
   2246c:	bl	3d484 <npth_sleep@plt+0x27d94>
   22470:	ldr	r0, [sp, #36]	; 0x24
   22474:	bl	149dc <gcry_free@plt>
   22478:	b	2222c <npth_sleep@plt+0xcb3c>
   2247c:	mov	r2, r7
   22480:	add	r1, sp, #40	; 0x28
   22484:	mov	r0, r5
   22488:	bl	35510 <npth_sleep@plt+0x1fe20>
   2248c:	subs	fp, r0, #0
   22490:	beq	225b0 <npth_sleep@plt+0xcec0>
   22494:	ldr	r2, [r9, #4]
   22498:	cmp	r2, #0
   2249c:	beq	2222c <npth_sleep@plt+0xcb3c>
   224a0:	mov	r2, #5
   224a4:	ldr	r1, [pc, #572]	; 226e8 <npth_sleep@plt+0xcff8>
   224a8:	mov	r0, r7
   224ac:	bl	14a3c <dcgettext@plt>
   224b0:	mov	r7, r0
   224b4:	mov	r0, fp
   224b8:	bl	15408 <gpg_strerror@plt>
   224bc:	mov	r1, r0
   224c0:	mov	r0, r7
   224c4:	bl	3d420 <npth_sleep@plt+0x27d30>
   224c8:	b	2222c <npth_sleep@plt+0xcb3c>
   224cc:	mov	r2, #5
   224d0:	ldr	r1, [pc, #548]	; 226fc <npth_sleep@plt+0xd00c>
   224d4:	mov	r0, #0
   224d8:	bl	14a3c <dcgettext@plt>
   224dc:	mov	r7, r0
   224e0:	mov	r0, fp
   224e4:	bl	15408 <gpg_strerror@plt>
   224e8:	mov	r1, r0
   224ec:	mov	r0, r7
   224f0:	bl	3d484 <npth_sleep@plt+0x27d94>
   224f4:	ldr	r0, [sp, #40]	; 0x28
   224f8:	bl	149dc <gcry_free@plt>
   224fc:	b	2222c <npth_sleep@plt+0xcb3c>
   22500:	mov	r2, #5
   22504:	ldr	r1, [pc, #500]	; 22700 <npth_sleep@plt+0xd010>
   22508:	mov	r0, #0
   2250c:	bl	14a3c <dcgettext@plt>
   22510:	mov	fp, r0
   22514:	mov	r0, r7
   22518:	bl	15408 <gpg_strerror@plt>
   2251c:	mov	r1, r0
   22520:	mov	r0, fp
   22524:	bl	3d420 <npth_sleep@plt+0x27d30>
   22528:	b	222b8 <npth_sleep@plt+0xcbc8>
   2252c:	bl	15408 <gpg_strerror@plt>
   22530:	mov	r1, r0
   22534:	ldr	r0, [pc, #456]	; 22704 <npth_sleep@plt+0xd014>
   22538:	bl	3d484 <npth_sleep@plt+0x27d94>
   2253c:	ldr	r0, [sp, #44]	; 0x2c
   22540:	bl	149dc <gcry_free@plt>
   22544:	ldr	r0, [sp, #40]	; 0x28
   22548:	bl	149dc <gcry_free@plt>
   2254c:	ldr	r0, [sp, #36]	; 0x24
   22550:	bl	149dc <gcry_free@plt>
   22554:	b	2222c <npth_sleep@plt+0xcb3c>
   22558:	add	r1, sp, #28
   2255c:	mov	r0, r5
   22560:	bl	361cc <npth_sleep@plt+0x20adc>
   22564:	subs	r4, r0, #0
   22568:	beq	22208 <npth_sleep@plt+0xcb18>
   2256c:	ldr	r0, [sp, #24]
   22570:	bl	149dc <gcry_free@plt>
   22574:	ldr	r3, [r9, #4]
   22578:	str	r6, [sp, #24]
   2257c:	cmp	r3, #0
   22580:	beq	2203c <npth_sleep@plt+0xc94c>
   22584:	mov	r2, #5
   22588:	ldr	r1, [pc, #376]	; 22708 <npth_sleep@plt+0xd018>
   2258c:	mov	r0, r6
   22590:	bl	14a3c <dcgettext@plt>
   22594:	mov	r7, r0
   22598:	mov	r0, r4
   2259c:	bl	15408 <gpg_strerror@plt>
   225a0:	mov	r1, r0
   225a4:	mov	r0, r7
   225a8:	bl	3d420 <npth_sleep@plt+0x27d30>
   225ac:	b	2203c <npth_sleep@plt+0xc94c>
   225b0:	mov	r2, #5
   225b4:	ldr	r1, [pc, #336]	; 2270c <npth_sleep@plt+0xd01c>
   225b8:	bl	14a3c <dcgettext@plt>
   225bc:	ldr	r1, [sp, #40]	; 0x28
   225c0:	bl	3d420 <npth_sleep@plt+0x27d30>
   225c4:	add	r2, sp, #36	; 0x24
   225c8:	ldr	r1, [pc, #284]	; 226ec <npth_sleep@plt+0xcffc>
   225cc:	mov	r0, r5
   225d0:	bl	36014 <npth_sleep@plt+0x20924>
   225d4:	mov	fp, r0
   225d8:	b	22280 <npth_sleep@plt+0xcb90>
   225dc:	ldr	r1, [sp, #52]	; 0x34
   225e0:	ldr	r0, [pc, #268]	; 226f4 <npth_sleep@plt+0xd004>
   225e4:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   225e8:	mov	r7, r0
   225ec:	ldr	r0, [sp, #52]	; 0x34
   225f0:	bl	149dc <gcry_free@plt>
   225f4:	b	22394 <npth_sleep@plt+0xcca4>
   225f8:	str	r7, [sp]
   225fc:	add	r0, sp, #56	; 0x38
   22600:	ldr	r3, [sp, #44]	; 0x2c
   22604:	ldr	r2, [sp, #36]	; 0x24
   22608:	ldr	r1, [sp, #40]	; 0x28
   2260c:	bl	29728 <npth_sleep@plt+0x14038>
   22610:	cmp	r0, #0
   22614:	ldrne	r0, [sp, #44]	; 0x2c
   22618:	beq	2236c <npth_sleep@plt+0xcc7c>
   2261c:	bl	149dc <gcry_free@plt>
   22620:	ldr	r0, [sp, #48]	; 0x30
   22624:	bl	148d4 <gcry_sexp_release@plt>
   22628:	b	222b8 <npth_sleep@plt+0xcbc8>
   2262c:	bl	14a6c <gcry_strerror@plt>
   22630:	mov	r1, r0
   22634:	ldr	r0, [pc, #212]	; 22710 <npth_sleep@plt+0xd020>
   22638:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   2263c:	ldr	r0, [sp, #44]	; 0x2c
   22640:	bl	149dc <gcry_free@plt>
   22644:	ldr	r0, [sp, #48]	; 0x30
   22648:	bl	148d4 <gcry_sexp_release@plt>
   2264c:	b	222b8 <npth_sleep@plt+0xcbc8>
   22650:	bl	202fc <npth_sleep@plt+0xac0c>
   22654:	subs	r4, r0, #0
   22658:	beq	22120 <npth_sleep@plt+0xca30>
   2265c:	b	22144 <npth_sleep@plt+0xca54>
   22660:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   22664:	subs	r6, r0, #0
   22668:	bne	22404 <npth_sleep@plt+0xcd14>
   2266c:	b	22104 <npth_sleep@plt+0xca14>
   22670:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   22674:	cmp	r0, #0
   22678:	bne	22404 <npth_sleep@plt+0xcd14>
   2267c:	b	22104 <npth_sleep@plt+0xca14>
   22680:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   22684:	cmp	r0, #0
   22688:	ldr	r0, [sp, #44]	; 0x2c
   2268c:	bne	2261c <npth_sleep@plt+0xcf2c>
   22690:	bl	149dc <gcry_free@plt>
   22694:	ldr	r0, [sp, #48]	; 0x30
   22698:	bl	148d4 <gcry_sexp_release@plt>
   2269c:	ldr	r0, [sp, #40]	; 0x28
   226a0:	bl	149dc <gcry_free@plt>
   226a4:	ldr	r0, [sp, #36]	; 0x24
   226a8:	bl	149dc <gcry_free@plt>
   226ac:	ldr	r1, [sp, #16]
   226b0:	b	223bc <npth_sleep@plt+0xcccc>
   226b4:	mov	r6, r4
   226b8:	b	222d8 <npth_sleep@plt+0xcbe8>
   226bc:	ldr	r3, [pc, #80]	; 22714 <npth_sleep@plt+0xd024>
   226c0:	ldr	r2, [pc, #80]	; 22718 <npth_sleep@plt+0xd028>
   226c4:	ldr	r1, [pc, #80]	; 2271c <npth_sleep@plt+0xd02c>
   226c8:	ldr	r0, [pc, #80]	; 22720 <npth_sleep@plt+0xd030>
   226cc:	bl	156e4 <__assert_fail@plt>
   226d0:	bl	14a60 <__stack_chk_fail@plt>
   226d4:	andeq	ip, r6, r8, lsr r8
   226d8:	strdeq	r5, [r5], -r4
   226dc:	muleq	r6, r8, r9
   226e0:	andeq	r5, r5, r4, ror #12
   226e4:	andeq	r8, r0, r0, asr r0
   226e8:	andeq	r4, r5, r0, ror #17
   226ec:	andeq	r5, r5, ip, asr #10
   226f0:	andeq	r5, r5, r8, lsr #12
   226f4:	andeq	r5, r5, r8, lsr r6
   226f8:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   226fc:	andeq	r5, r5, r4, ror r5
   22700:	andeq	r5, r5, r0, lsr #11
   22704:	andeq	r5, r5, r0, asr #11
   22708:	andeq	r5, r5, r8, lsr #10
   2270c:	andeq	r5, r5, r8, asr r5
   22710:	strdeq	r5, [r5], -r4
   22714:	andeq	r5, r5, ip, lsl r1
   22718:	andeq	r0, r0, r4, ror sl
   2271c:	ldrdeq	r5, [r5], -ip
   22720:	andeq	r5, r5, r4, asr #12
   22724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22728:	mov	r9, r1
   2272c:	ldr	r6, [pc, #1712]	; 22de4 <npth_sleep@plt+0xd6f4>
   22730:	sub	sp, sp, #228	; 0xe4
   22734:	add	ip, sp, #108	; 0x6c
   22738:	ldr	r1, [r6]
   2273c:	mov	r3, #1
   22740:	str	ip, [sp]
   22744:	str	r1, [sp, #220]	; 0xdc
   22748:	mov	ip, #0
   2274c:	mov	r7, r0
   22750:	mov	r8, r2
   22754:	mov	r0, r9
   22758:	mov	r2, r3
   2275c:	add	r1, sp, #64	; 0x40
   22760:	str	ip, [sp, #64]	; 0x40
   22764:	bl	20e30 <npth_sleep@plt+0xb740>
   22768:	subs	r5, r0, #0
   2276c:	bne	228a4 <npth_sleep@plt+0xd1b4>
   22770:	mov	r4, r5
   22774:	mov	sl, r5
   22778:	mov	r0, r9
   2277c:	bl	151a4 <gpgrt_fgetc@plt>
   22780:	cmn	r0, #1
   22784:	beq	227ac <npth_sleep@plt+0xd0bc>
   22788:	uxtb	r0, r0
   2278c:	cmp	r0, #1
   22790:	beq	2286c <npth_sleep@plt+0xd17c>
   22794:	cmp	r0, #2
   22798:	mov	r0, r9
   2279c:	moveq	r4, #1
   227a0:	bl	151a4 <gpgrt_fgetc@plt>
   227a4:	cmn	r0, #1
   227a8:	bne	22788 <npth_sleep@plt+0xd098>
   227ac:	mov	r0, r9
   227b0:	bl	14ac0 <gpgrt_ferror@plt>
   227b4:	cmp	r0, #0
   227b8:	bne	22888 <npth_sleep@plt+0xd198>
   227bc:	mov	r3, #0
   227c0:	cmp	r7, #0
   227c4:	str	r3, [sp, #68]	; 0x44
   227c8:	str	r3, [sp, #76]	; 0x4c
   227cc:	ldr	r9, [sp, #64]	; 0x40
   227d0:	beq	229d8 <npth_sleep@plt+0xd2e8>
   227d4:	ldr	r1, [pc, #1548]	; 22de8 <npth_sleep@plt+0xd6f8>
   227d8:	ldr	r0, [r7, #24]
   227dc:	bl	36f60 <npth_sleep@plt+0x21870>
   227e0:	mov	fp, r0
   227e4:	mov	r3, #0
   227e8:	add	r1, sp, #156	; 0x9c
   227ec:	mov	r0, r9
   227f0:	str	r3, [sp, #80]	; 0x50
   227f4:	str	r3, [sp, #84]	; 0x54
   227f8:	bl	2051c <npth_sleep@plt+0xae2c>
   227fc:	subs	r3, r0, #0
   22800:	str	r3, [sp, #48]	; 0x30
   22804:	beq	228dc <npth_sleep@plt+0xd1ec>
   22808:	mov	r0, #0
   2280c:	ldr	fp, [sp, #48]	; 0x30
   22810:	bl	149dc <gcry_free@plt>
   22814:	mov	sl, #0
   22818:	mov	r0, sl
   2281c:	bl	149dc <gcry_free@plt>
   22820:	ldr	r0, [sp, #68]	; 0x44
   22824:	bl	149dc <gcry_free@plt>
   22828:	ldr	r0, [sp, #80]	; 0x50
   2282c:	bl	149dc <gcry_free@plt>
   22830:	ldr	r0, [sp, #84]	; 0x54
   22834:	bl	149dc <gcry_free@plt>
   22838:	ldr	r0, [sp, #76]	; 0x4c
   2283c:	bl	149dc <gcry_free@plt>
   22840:	ldr	r0, [sp, #64]	; 0x40
   22844:	bl	148d4 <gcry_sexp_release@plt>
   22848:	cmp	fp, #0
   2284c:	bne	228ac <npth_sleep@plt+0xd1bc>
   22850:	mov	r1, r8
   22854:	mov	r0, #6
   22858:	bl	14cb8 <gpgrt_fputc@plt>
   2285c:	cmn	r0, #1
   22860:	bne	228c0 <npth_sleep@plt+0xd1d0>
   22864:	bl	202fc <npth_sleep@plt+0xac0c>
   22868:	b	228c4 <npth_sleep@plt+0xd1d4>
   2286c:	add	r1, sp, #104	; 0x68
   22870:	mov	r0, r9
   22874:	str	sl, [sp, #104]	; 0x68
   22878:	bl	1ff24 <npth_sleep@plt+0xa834>
   2287c:	cmp	r0, #0
   22880:	ldreq	r5, [sp, #104]	; 0x68
   22884:	b	22778 <npth_sleep@plt+0xd088>
   22888:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2288c:	cmp	r0, #0
   22890:	beq	22778 <npth_sleep@plt+0xd088>
   22894:	ldr	r3, [pc, #1360]	; 22dec <npth_sleep@plt+0xd6fc>
   22898:	uxth	r0, r0
   2289c:	cmp	r0, r3
   228a0:	beq	227bc <npth_sleep@plt+0xd0cc>
   228a4:	ldr	r0, [sp, #64]	; 0x40
   228a8:	bl	148d4 <gcry_sexp_release@plt>
   228ac:	mov	r1, r8
   228b0:	mov	r0, #5
   228b4:	bl	14cb8 <gpgrt_fputc@plt>
   228b8:	cmn	r0, #1
   228bc:	beq	22864 <npth_sleep@plt+0xd174>
   228c0:	mov	r0, #0
   228c4:	ldr	r2, [sp, #220]	; 0xdc
   228c8:	ldr	r3, [r6]
   228cc:	cmp	r2, r3
   228d0:	bne	22dd8 <npth_sleep@plt+0xd6e8>
   228d4:	add	sp, sp, #228	; 0xe4
   228d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   228dc:	add	r2, sp, #176	; 0xb0
   228e0:	mov	r1, #20
   228e4:	add	r0, sp, #156	; 0x9c
   228e8:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   228ec:	ldr	r3, [pc, #1276]	; 22df0 <npth_sleep@plt+0xd700>
   228f0:	add	r2, sp, #84	; 0x54
   228f4:	mov	r0, r9
   228f8:	ldr	r1, [r3, #156]	; 0x9c
   228fc:	bl	49cc0 <npth_sleep@plt+0x345d0>
   22900:	subs	r3, r0, #0
   22904:	str	r3, [sp, #48]	; 0x30
   22908:	bne	22808 <npth_sleep@plt+0xd118>
   2290c:	add	r0, sp, #156	; 0x9c
   22910:	bl	29118 <npth_sleep@plt+0x13a28>
   22914:	subs	sl, r0, #0
   22918:	bne	229f0 <npth_sleep@plt+0xd300>
   2291c:	ldr	r7, [sp, #48]	; 0x30
   22920:	mov	r1, #1
   22924:	add	r0, sp, #88	; 0x58
   22928:	str	r7, [sp, #96]	; 0x60
   2292c:	str	r7, [sp, #100]	; 0x64
   22930:	bl	1f744 <npth_sleep@plt+0xa054>
   22934:	subs	fp, r0, #0
   22938:	bne	22db0 <npth_sleep@plt+0xd6c0>
   2293c:	mov	sl, r7
   22940:	str	r7, [sp, #52]	; 0x34
   22944:	mov	r7, #0
   22948:	str	r7, [sp]
   2294c:	mov	r3, r7
   22950:	add	r2, sp, #92	; 0x5c
   22954:	add	r1, sp, #176	; 0xb0
   22958:	ldr	r0, [sp, #88]	; 0x58
   2295c:	bl	1fd9c <npth_sleep@plt+0xa6ac>
   22960:	cmp	r0, #0
   22964:	beq	22978 <npth_sleep@plt+0xd288>
   22968:	ldr	r3, [pc, #1148]	; 22dec <npth_sleep@plt+0xd6fc>
   2296c:	uxth	r0, r0
   22970:	cmp	r0, r3
   22974:	beq	22ce4 <npth_sleep@plt+0xd5f4>
   22978:	ldr	r0, [sp, #96]	; 0x60
   2297c:	bl	149dc <gcry_free@plt>
   22980:	ldr	r0, [sp, #100]	; 0x64
   22984:	bl	149dc <gcry_free@plt>
   22988:	ldr	r0, [sp, #88]	; 0x58
   2298c:	cmp	r0, #0
   22990:	beq	22998 <npth_sleep@plt+0xd2a8>
   22994:	bl	1fd78 <npth_sleep@plt+0xa688>
   22998:	ldr	r3, [sp, #52]	; 0x34
   2299c:	cmp	r3, #0
   229a0:	beq	22ddc <npth_sleep@plt+0xd6ec>
   229a4:	ldr	fp, [r3, #44]	; 0x2c
   229a8:	cmp	fp, #0
   229ac:	bne	22b30 <npth_sleep@plt+0xd440>
   229b0:	ldr	r0, [sp, #52]	; 0x34
   229b4:	bl	149dc <gcry_free@plt>
   229b8:	cmp	sl, #0
   229bc:	beq	22818 <npth_sleep@plt+0xd128>
   229c0:	ldr	r1, [sl, #44]	; 0x2c
   229c4:	cmp	r1, #0
   229c8:	beq	22818 <npth_sleep@plt+0xd128>
   229cc:	add	r0, sl, #48	; 0x30
   229d0:	bl	3d830 <npth_sleep@plt+0x28140>
   229d4:	b	22818 <npth_sleep@plt+0xd128>
   229d8:	mov	r2, #5
   229dc:	ldr	r1, [pc, #1028]	; 22de8 <npth_sleep@plt+0xd6f8>
   229e0:	mov	r0, r7
   229e4:	bl	14a3c <dcgettext@plt>
   229e8:	mov	fp, r0
   229ec:	b	227e4 <npth_sleep@plt+0xd0f4>
   229f0:	add	r1, sp, #80	; 0x50
   229f4:	mov	r0, r9
   229f8:	bl	1fd1c <npth_sleep@plt+0xa62c>
   229fc:	subs	r3, r0, #0
   22a00:	strne	r3, [sp, #48]	; 0x30
   22a04:	bne	22808 <npth_sleep@plt+0xd118>
   22a08:	cmp	r7, #0
   22a0c:	beq	22c88 <npth_sleep@plt+0xd598>
   22a10:	ldr	r1, [pc, #988]	; 22df4 <npth_sleep@plt+0xd704>
   22a14:	ldr	r0, [r7, #24]
   22a18:	bl	36f60 <npth_sleep@plt+0x21870>
   22a1c:	mov	r1, r0
   22a20:	ldr	r3, [sp, #80]	; 0x50
   22a24:	ldr	r2, [pc, #972]	; 22df8 <npth_sleep@plt+0xd708>
   22a28:	cmp	r3, #0
   22a2c:	moveq	r3, r2
   22a30:	add	r0, sp, #76	; 0x4c
   22a34:	ldr	r2, [sp, #84]	; 0x54
   22a38:	bl	15390 <gpgrt_asprintf@plt>
   22a3c:	cmp	r0, #0
   22a40:	blt	22c30 <npth_sleep@plt+0xd540>
   22a44:	mov	r1, #308	; 0x134
   22a48:	mov	r0, #1
   22a4c:	bl	14808 <gcry_calloc_secure@plt>
   22a50:	subs	sl, r0, #0
   22a54:	beq	22c30 <npth_sleep@plt+0xd540>
   22a58:	mov	r1, #308	; 0x134
   22a5c:	mov	r0, #1
   22a60:	bl	14808 <gcry_calloc_secure@plt>
   22a64:	subs	r3, r0, #0
   22a68:	str	r3, [sp, #52]	; 0x34
   22a6c:	beq	22dbc <npth_sleep@plt+0xd6cc>
   22a70:	ldr	r0, [sp, #52]	; 0x34
   22a74:	ldr	r2, [pc, #896]	; 22dfc <npth_sleep@plt+0xd70c>
   22a78:	mov	r1, #256	; 0x100
   22a7c:	mov	r3, #0
   22a80:	str	r2, [r0, #32]
   22a84:	str	r1, [sl, #44]	; 0x2c
   22a88:	mov	r2, #1
   22a8c:	str	r1, [r0, #44]	; 0x2c
   22a90:	add	r1, sl, #48	; 0x30
   22a94:	str	r1, [sp, #60]	; 0x3c
   22a98:	str	r2, [sl, #8]
   22a9c:	str	r2, [sl, #20]
   22aa0:	str	r2, [r0, #8]
   22aa4:	str	r1, [r0, #36]	; 0x24
   22aa8:	mov	r2, #0
   22aac:	str	r2, [sp, #8]
   22ab0:	str	r2, [sp, #4]
   22ab4:	str	sl, [sp]
   22ab8:	ldr	r1, [sp, #76]	; 0x4c
   22abc:	mov	r0, r7
   22ac0:	bl	24fbc <npth_sleep@plt+0xf8cc>
   22ac4:	cmp	r0, #0
   22ac8:	bne	22c9c <npth_sleep@plt+0xd5ac>
   22acc:	ldrb	r3, [sl, #48]	; 0x30
   22ad0:	cmp	r3, #0
   22ad4:	beq	22b60 <npth_sleep@plt+0xd470>
   22ad8:	ldr	r3, [sl, #24]
   22adc:	cmp	r3, #0
   22ae0:	bne	22b60 <npth_sleep@plt+0xd470>
   22ae4:	ldr	r2, [sp, #52]	; 0x34
   22ae8:	str	r3, [sp, #8]
   22aec:	str	r2, [sp]
   22af0:	str	r3, [sp, #4]
   22af4:	mov	r2, r3
   22af8:	mov	r1, fp
   22afc:	mov	r0, r7
   22b00:	bl	24fbc <npth_sleep@plt+0xf8cc>
   22b04:	uxth	r0, r0
   22b08:	cmp	r0, #11
   22b0c:	bne	22b60 <npth_sleep@plt+0xd470>
   22b10:	cmp	r7, #0
   22b14:	beq	22b48 <npth_sleep@plt+0xd458>
   22b18:	ldr	r1, [pc, #736]	; 22e00 <npth_sleep@plt+0xd710>
   22b1c:	ldr	r0, [r7, #24]
   22b20:	bl	36f60 <npth_sleep@plt+0x21870>
   22b24:	mov	r3, r0
   22b28:	b	22aa8 <npth_sleep@plt+0xd3b8>
   22b2c:	str	r7, [sp, #48]	; 0x30
   22b30:	ldr	r3, [sp, #52]	; 0x34
   22b34:	mov	r1, fp
   22b38:	add	r0, r3, #48	; 0x30
   22b3c:	ldr	fp, [sp, #48]	; 0x30
   22b40:	bl	3d830 <npth_sleep@plt+0x28140>
   22b44:	b	229b0 <npth_sleep@plt+0xd2c0>
   22b48:	mov	r2, #5
   22b4c:	ldr	r1, [pc, #684]	; 22e00 <npth_sleep@plt+0xd710>
   22b50:	mov	r0, r7
   22b54:	bl	14a3c <dcgettext@plt>
   22b58:	mov	r3, r0
   22b5c:	b	22aa8 <npth_sleep@plt+0xd3b8>
   22b60:	mov	r3, #0
   22b64:	mov	r2, r3
   22b68:	mov	r1, #1
   22b6c:	mov	r0, r9
   22b70:	bl	14c70 <gcry_sexp_sprint@plt>
   22b74:	mov	fp, r0
   22b78:	bl	14d54 <gcry_malloc_secure@plt>
   22b7c:	subs	r3, r0, #0
   22b80:	str	r3, [sp, #56]	; 0x38
   22b84:	beq	22c50 <npth_sleep@plt+0xd560>
   22b88:	mov	r3, fp
   22b8c:	ldr	r2, [sp, #56]	; 0x38
   22b90:	mov	r1, #1
   22b94:	mov	r0, r9
   22b98:	bl	14c70 <gcry_sexp_sprint@plt>
   22b9c:	mov	r3, r0
   22ba0:	ldrb	r0, [sl, #48]	; 0x30
   22ba4:	cmp	r0, #0
   22ba8:	bne	22cb0 <npth_sleep@plt+0xd5c0>
   22bac:	ldr	r2, [sp, #56]	; 0x38
   22bb0:	strd	r2, [sp, #68]	; 0x44
   22bb4:	bl	149dc <gcry_free@plt>
   22bb8:	add	r0, sp, #156	; 0x9c
   22bbc:	mov	r3, #0
   22bc0:	ldr	r2, [sp, #72]	; 0x48
   22bc4:	ldr	r1, [sp, #68]	; 0x44
   22bc8:	bl	27a9c <npth_sleep@plt+0x123ac>
   22bcc:	subs	fp, r0, #0
   22bd0:	bne	22c6c <npth_sleep@plt+0xd57c>
   22bd4:	str	r5, [sp]
   22bd8:	ldr	r3, [sp, #60]	; 0x3c
   22bdc:	mov	r0, r7
   22be0:	mov	r2, #4
   22be4:	add	r1, sp, #176	; 0xb0
   22be8:	bl	269d0 <npth_sleep@plt+0x112e0>
   22bec:	subs	fp, r0, #0
   22bf0:	bne	22c6c <npth_sleep@plt+0xd57c>
   22bf4:	mov	r1, #1
   22bf8:	add	r0, sp, #88	; 0x58
   22bfc:	str	fp, [sp, #96]	; 0x60
   22c00:	str	fp, [sp, #100]	; 0x64
   22c04:	bl	1f744 <npth_sleep@plt+0xa054>
   22c08:	subs	r7, r0, #0
   22c0c:	beq	22944 <npth_sleep@plt+0xd254>
   22c10:	ldr	r3, [sp, #52]	; 0x34
   22c14:	ldr	fp, [r3, #44]	; 0x2c
   22c18:	cmp	fp, #0
   22c1c:	bne	22b2c <npth_sleep@plt+0xd43c>
   22c20:	ldr	r0, [sp, #52]	; 0x34
   22c24:	bl	149dc <gcry_free@plt>
   22c28:	mov	fp, r7
   22c2c:	b	229c0 <npth_sleep@plt+0xd2d0>
   22c30:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   22c34:	subs	r3, r0, #0
   22c38:	moveq	r3, #0
   22c3c:	streq	r3, [sp, #48]	; 0x30
   22c40:	uxthne	r3, r3
   22c44:	orrne	r3, r3, #67108864	; 0x4000000
   22c48:	strne	r3, [sp, #48]	; 0x30
   22c4c:	b	22808 <npth_sleep@plt+0xd118>
   22c50:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   22c54:	subs	fp, r0, #0
   22c58:	beq	22bb4 <npth_sleep@plt+0xd4c4>
   22c5c:	uxth	fp, fp
   22c60:	ldr	r0, [sp, #56]	; 0x38
   22c64:	orr	fp, fp, #67108864	; 0x4000000
   22c68:	bl	149dc <gcry_free@plt>
   22c6c:	ldr	r3, [sp, #52]	; 0x34
   22c70:	ldr	r3, [r3, #44]	; 0x2c
   22c74:	cmp	r3, #0
   22c78:	bne	22ca4 <npth_sleep@plt+0xd5b4>
   22c7c:	ldr	r0, [sp, #52]	; 0x34
   22c80:	bl	149dc <gcry_free@plt>
   22c84:	b	229c0 <npth_sleep@plt+0xd2d0>
   22c88:	ldr	r1, [pc, #356]	; 22df4 <npth_sleep@plt+0xd704>
   22c8c:	mov	r2, #5
   22c90:	bl	14a3c <dcgettext@plt>
   22c94:	mov	r1, r0
   22c98:	b	22a20 <npth_sleep@plt+0xd330>
   22c9c:	mov	fp, r0
   22ca0:	b	22c6c <npth_sleep@plt+0xd57c>
   22ca4:	str	fp, [sp, #48]	; 0x30
   22ca8:	mov	fp, r3
   22cac:	b	22b30 <npth_sleep@plt+0xd440>
   22cb0:	mov	r2, #0
   22cb4:	mvn	r3, #0
   22cb8:	ldrd	r0, [sp, #56]	; 0x38
   22cbc:	strd	r2, [sp]
   22cc0:	add	r3, sp, #72	; 0x48
   22cc4:	add	r2, sp, #68	; 0x44
   22cc8:	bl	2bef4 <npth_sleep@plt+0x16804>
   22ccc:	mov	fp, r0
   22cd0:	ldr	r0, [sp, #56]	; 0x38
   22cd4:	bl	149dc <gcry_free@plt>
   22cd8:	cmp	fp, #0
   22cdc:	bne	22c6c <npth_sleep@plt+0xd57c>
   22ce0:	b	22bb8 <npth_sleep@plt+0xd4c8>
   22ce4:	mov	r0, r7
   22ce8:	bl	1497c <time@plt>
   22cec:	add	r2, sp, #96	; 0x60
   22cf0:	mov	r1, #1
   22cf4:	str	r0, [sp, #104]	; 0x68
   22cf8:	mov	r0, r9
   22cfc:	bl	49cc0 <npth_sleep@plt+0x345d0>
   22d00:	cmp	r0, r7
   22d04:	bne	22978 <npth_sleep@plt+0xd288>
   22d08:	mov	r0, r9
   22d0c:	add	r2, sp, #100	; 0x64
   22d10:	mov	r1, #8
   22d14:	bl	49cc0 <npth_sleep@plt+0x345d0>
   22d18:	cmp	r0, r7
   22d1c:	bne	22978 <npth_sleep@plt+0xd288>
   22d20:	add	r0, sp, #104	; 0x68
   22d24:	bl	14e14 <localtime@plt>
   22d28:	ldr	r9, [sp, #88]	; 0x58
   22d2c:	cmp	r4, #0
   22d30:	ldr	r2, [r0, #20]
   22d34:	ldm	r0, {r7, lr}
   22d38:	ldr	r3, [r0, #16]
   22d3c:	add	r2, r2, #1888	; 0x760
   22d40:	ldr	r1, [r0, #12]
   22d44:	add	r2, r2, #12
   22d48:	add	r3, r3, #1
   22d4c:	ldr	ip, [r0, #8]
   22d50:	ldr	r0, [r9, #4]
   22d54:	ldr	r9, [pc, #168]	; 22e04 <npth_sleep@plt+0xd714>
   22d58:	str	r2, [sp]
   22d5c:	str	r3, [sp, #4]
   22d60:	ldr	r2, [pc, #144]	; 22df8 <npth_sleep@plt+0xd708>
   22d64:	ldr	r3, [sp, #96]	; 0x60
   22d68:	str	r7, [sp, #20]
   22d6c:	ldr	r7, [sp, #100]	; 0x64
   22d70:	str	r1, [sp, #8]
   22d74:	add	r1, sp, #176	; 0xb0
   22d78:	moveq	r4, r2
   22d7c:	str	r1, [sp, #32]
   22d80:	movne	r4, r9
   22d84:	str	r3, [sp, #24]
   22d88:	str	lr, [sp, #16]
   22d8c:	str	ip, [sp, #12]
   22d90:	str	r5, [sp, #36]	; 0x24
   22d94:	str	r7, [sp, #28]
   22d98:	ldr	r3, [sp, #112]	; 0x70
   22d9c:	ldr	r2, [pc, #100]	; 22e08 <npth_sleep@plt+0xd718>
   22da0:	mov	r1, #1
   22da4:	str	r4, [sp, #40]	; 0x28
   22da8:	bl	151e0 <__fprintf_chk@plt>
   22dac:	b	22978 <npth_sleep@plt+0xd288>
   22db0:	mov	r0, sl
   22db4:	bl	149dc <gcry_free@plt>
   22db8:	b	22818 <npth_sleep@plt+0xd128>
   22dbc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   22dc0:	subs	fp, r0, #0
   22dc4:	mov	r0, #0
   22dc8:	uxthne	fp, fp
   22dcc:	orrne	fp, fp, #67108864	; 0x4000000
   22dd0:	bl	149dc <gcry_free@plt>
   22dd4:	b	229c0 <npth_sleep@plt+0xd2d0>
   22dd8:	bl	14a60 <__stack_chk_fail@plt>
   22ddc:	ldr	fp, [sp, #52]	; 0x34
   22de0:	b	229b0 <npth_sleep@plt+0xd2c0>
   22de4:	andeq	ip, r6, r8, lsr r8
   22de8:	andeq	r4, r5, r0, asr #10
   22dec:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   22df0:	muleq	r6, r8, r9
   22df4:	muleq	r5, r0, r6
   22df8:	andeq	r5, r5, r8, asr r2
   22dfc:	andeq	pc, r1, r0, ror #25
   22e00:	muleq	r5, r8, r5
   22e04:	andeq	r5, r5, r4, lsl #13
   22e08:	andeq	r5, r5, r4, lsl #14
   22e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22e10:	sub	sp, sp, #108	; 0x6c
   22e14:	ldr	r6, [pc, #836]	; 23160 <npth_sleep@plt+0xda70>
   22e18:	ldr	r7, [sp, #144]	; 0x90
   22e1c:	ldr	r8, [sp, #148]	; 0x94
   22e20:	mov	r4, #0
   22e24:	ldr	ip, [r6]
   22e28:	mov	r5, r0
   22e2c:	str	r4, [r7]
   22e30:	str	r4, [r8]
   22e34:	ldr	r0, [r0, #136]	; 0x88
   22e38:	str	r1, [sp, #20]
   22e3c:	cmp	r0, r4
   22e40:	str	ip, [sp, #100]	; 0x64
   22e44:	str	r4, [sp, #36]	; 0x24
   22e48:	str	r4, [sp, #40]	; 0x28
   22e4c:	beq	22fdc <npth_sleep@plt+0xd8ec>
   22e50:	add	r9, r5, #116	; 0x74
   22e54:	mov	r1, #20
   22e58:	mov	sl, r2
   22e5c:	mov	r0, r9
   22e60:	add	r2, sp, #56	; 0x38
   22e64:	mov	fp, r3
   22e68:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   22e6c:	add	r0, sp, #56	; 0x38
   22e70:	bl	14f58 <strlen@plt>
   22e74:	cmp	r0, #40	; 0x28
   22e78:	addne	r4, sp, #48	; 0x30
   22e7c:	beq	22ed0 <npth_sleep@plt+0xd7e0>
   22e80:	mov	r1, r9
   22e84:	mov	r2, r4
   22e88:	mov	r0, r5
   22e8c:	bl	28bb8 <npth_sleep@plt+0x134c8>
   22e90:	subs	r9, r0, #0
   22e94:	beq	22fe8 <npth_sleep@plt+0xd8f8>
   22e98:	ldr	r0, [sp, #40]	; 0x28
   22e9c:	mov	r4, #0
   22ea0:	bl	149dc <gcry_free@plt>
   22ea4:	mov	r0, r4
   22ea8:	bl	14cd0 <gpgrt_fclose@plt>
   22eac:	ldr	r0, [sp, #36]	; 0x24
   22eb0:	bl	148d4 <gcry_sexp_release@plt>
   22eb4:	ldr	r2, [sp, #100]	; 0x64
   22eb8:	ldr	r3, [r6]
   22ebc:	mov	r0, r9
   22ec0:	cmp	r2, r3
   22ec4:	bne	2315c <npth_sleep@plt+0xda6c>
   22ec8:	add	sp, sp, #108	; 0x6c
   22ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ed0:	mov	r1, r4
   22ed4:	add	r0, sp, #44	; 0x2c
   22ed8:	bl	1f744 <npth_sleep@plt+0xa054>
   22edc:	add	r4, sp, #48	; 0x30
   22ee0:	subs	r3, r0, #0
   22ee4:	str	r3, [sp, #24]
   22ee8:	bne	22e80 <npth_sleep@plt+0xd790>
   22eec:	add	r3, sp, #52	; 0x34
   22ef0:	str	r3, [sp, #28]
   22ef4:	mov	r2, r4
   22ef8:	str	r3, [sp]
   22efc:	add	r1, sp, #56	; 0x38
   22f00:	ldr	r3, [sp, #24]
   22f04:	ldr	r0, [sp, #44]	; 0x2c
   22f08:	bl	1fd9c <npth_sleep@plt+0xa6ac>
   22f0c:	ldr	r3, [sp, #48]	; 0x30
   22f10:	orrs	r2, r0, r3
   22f14:	ldr	r0, [sp, #44]	; 0x2c
   22f18:	bne	23014 <npth_sleep@plt+0xd924>
   22f1c:	cmp	r0, #0
   22f20:	beq	22f28 <npth_sleep@plt+0xd838>
   22f24:	bl	1fd78 <npth_sleep@plt+0xa688>
   22f28:	ldr	r3, [sp, #52]	; 0x34
   22f2c:	cmp	r3, #0
   22f30:	bne	22e80 <npth_sleep@plt+0xd790>
   22f34:	mov	r3, #1
   22f38:	str	r3, [r5, #140]	; 0x8c
   22f3c:	ldr	r1, [pc, #544]	; 23164 <npth_sleep@plt+0xda74>
   22f40:	ldr	r0, [r5, #24]
   22f44:	bl	36f60 <npth_sleep@plt+0x21870>
   22f48:	ldr	r2, [pc, #536]	; 23168 <npth_sleep@plt+0xda78>
   22f4c:	mov	r3, #4
   22f50:	str	r2, [sp, #4]
   22f54:	str	r3, [sp]
   22f58:	strd	sl, [sp, #8]
   22f5c:	add	r3, sp, #36	; 0x24
   22f60:	mov	r1, #0
   22f64:	mov	r4, #0
   22f68:	mov	r2, r0
   22f6c:	mov	r0, r5
   22f70:	bl	29a78 <npth_sleep@plt+0x14388>
   22f74:	str	r4, [r5, #140]	; 0x8c
   22f78:	subs	r9, r0, #0
   22f7c:	bne	22fd4 <npth_sleep@plt+0xd8e4>
   22f80:	ldr	r1, [pc, #484]	; 2316c <npth_sleep@plt+0xda7c>
   22f84:	bl	14ff4 <gpgrt_fopenmem@plt>
   22f88:	subs	r4, r0, #0
   22f8c:	beq	23140 <npth_sleep@plt+0xda50>
   22f90:	ldr	r3, [sp, #20]
   22f94:	ldr	r5, [r3]
   22f98:	mov	r0, r5
   22f9c:	bl	14f58 <strlen@plt>
   22fa0:	mov	r1, r5
   22fa4:	mov	r2, r0
   22fa8:	mov	r0, r4
   22fac:	bl	20690 <npth_sleep@plt+0xafa0>
   22fb0:	subs	r9, r0, #0
   22fb4:	bne	22fd4 <npth_sleep@plt+0xd8e4>
   22fb8:	ldr	r0, [sp, #20]
   22fbc:	ldr	r2, [sp, #36]	; 0x24
   22fc0:	mov	r1, r4
   22fc4:	ldr	r3, [r0, #32]
   22fc8:	blx	r3
   22fcc:	subs	r9, r0, #0
   22fd0:	beq	23108 <npth_sleep@plt+0xda18>
   22fd4:	ldr	r0, [sp, #40]	; 0x28
   22fd8:	b	22ea0 <npth_sleep@plt+0xd7b0>
   22fdc:	ldr	r9, [pc, #396]	; 23170 <npth_sleep@plt+0xda80>
   22fe0:	mov	r4, r0
   22fe4:	b	22ea0 <npth_sleep@plt+0xd7b0>
   22fe8:	ldr	r3, [pc, #388]	; 23174 <npth_sleep@plt+0xda84>
   22fec:	add	r2, sp, #52	; 0x34
   22ff0:	ldr	r0, [sp, #48]	; 0x30
   22ff4:	ldr	r1, [r3, #156]	; 0x9c
   22ff8:	str	r2, [sp, #28]
   22ffc:	bl	49cc0 <npth_sleep@plt+0x345d0>
   23000:	subs	r9, r0, #0
   23004:	beq	23028 <npth_sleep@plt+0xd938>
   23008:	ldr	r0, [sp, #48]	; 0x30
   2300c:	bl	148d4 <gcry_sexp_release@plt>
   23010:	b	22e98 <npth_sleep@plt+0xd7a8>
   23014:	ldr	r3, [sp, #24]
   23018:	cmp	r0, #0
   2301c:	str	r3, [sp, #52]	; 0x34
   23020:	bne	22f24 <npth_sleep@plt+0xd834>
   23024:	b	22f34 <npth_sleep@plt+0xd844>
   23028:	mov	r2, r9
   2302c:	ldr	r1, [pc, #324]	; 23178 <npth_sleep@plt+0xda88>
   23030:	ldr	r0, [sp, #48]	; 0x30
   23034:	bl	14ca0 <gcry_sexp_find_token@plt>
   23038:	subs	r4, r0, #0
   2303c:	beq	230e0 <npth_sleep@plt+0xd9f0>
   23040:	mov	r1, #1
   23044:	bl	151bc <gcry_sexp_nth_string@plt>
   23048:	mov	r9, r0
   2304c:	mov	r0, r4
   23050:	bl	148d4 <gcry_sexp_release@plt>
   23054:	ldr	r0, [sp, #48]	; 0x30
   23058:	bl	148d4 <gcry_sexp_release@plt>
   2305c:	ldr	r1, [pc, #280]	; 2317c <npth_sleep@plt+0xda8c>
   23060:	ldr	r0, [r5, #24]
   23064:	bl	36f60 <npth_sleep@plt+0x21870>
   23068:	cmp	r9, #0
   2306c:	ldr	r1, [sp, #52]	; 0x34
   23070:	ldr	r2, [pc, #264]	; 23180 <npth_sleep@plt+0xda90>
   23074:	movne	r2, r9
   23078:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   2307c:	mov	r4, r0
   23080:	ldr	r0, [sp, #52]	; 0x34
   23084:	bl	149dc <gcry_free@plt>
   23088:	mov	r0, r9
   2308c:	bl	149dc <gcry_free@plt>
   23090:	ldr	r1, [pc, #236]	; 23184 <npth_sleep@plt+0xda94>
   23094:	ldr	r0, [r5, #24]
   23098:	bl	36f60 <npth_sleep@plt+0x21870>
   2309c:	ldr	r1, [pc, #228]	; 23188 <npth_sleep@plt+0xda98>
   230a0:	mov	r9, r0
   230a4:	ldr	r0, [r5, #24]
   230a8:	bl	36f60 <npth_sleep@plt+0x21870>
   230ac:	mov	r3, #0
   230b0:	mov	r2, r9
   230b4:	mov	r1, r4
   230b8:	str	r3, [sp]
   230bc:	mov	r3, r0
   230c0:	mov	r0, r5
   230c4:	bl	25c3c <npth_sleep@plt+0x1054c>
   230c8:	mov	r9, r0
   230cc:	mov	r0, r4
   230d0:	bl	149dc <gcry_free@plt>
   230d4:	cmp	r9, #0
   230d8:	beq	22f34 <npth_sleep@plt+0xd844>
   230dc:	b	22e98 <npth_sleep@plt+0xd7a8>
   230e0:	bl	148d4 <gcry_sexp_release@plt>
   230e4:	ldr	r0, [sp, #48]	; 0x30
   230e8:	bl	148d4 <gcry_sexp_release@plt>
   230ec:	ldr	r1, [pc, #136]	; 2317c <npth_sleep@plt+0xda8c>
   230f0:	ldr	r0, [r5, #24]
   230f4:	bl	36f60 <npth_sleep@plt+0x21870>
   230f8:	mov	r9, r4
   230fc:	ldr	r1, [sp, #52]	; 0x34
   23100:	ldr	r2, [pc, #120]	; 23180 <npth_sleep@plt+0xda90>
   23104:	b	23078 <npth_sleep@plt+0xd988>
   23108:	ldr	r2, [sp, #28]
   2310c:	add	r1, sp, #40	; 0x28
   23110:	mov	r0, r4
   23114:	bl	14b68 <gpgrt_fclose_snatch@plt>
   23118:	subs	r9, r0, #0
   2311c:	bne	22fd4 <npth_sleep@plt+0xd8e4>
   23120:	ldr	r2, [sp, #40]	; 0x28
   23124:	ldr	r3, [sp, #52]	; 0x34
   23128:	str	r2, [r7]
   2312c:	str	r9, [sp, #40]	; 0x28
   23130:	str	r3, [r8]
   23134:	mov	r0, r9
   23138:	mov	r4, r9
   2313c:	b	22ea0 <npth_sleep@plt+0xd7b0>
   23140:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   23144:	subs	r9, r0, #0
   23148:	beq	22fd4 <npth_sleep@plt+0xd8e4>
   2314c:	uxth	r9, r9
   23150:	orr	r9, r9, #67108864	; 0x4000000
   23154:	ldr	r0, [sp, #40]	; 0x28
   23158:	b	22ea0 <npth_sleep@plt+0xd7b0>
   2315c:	bl	14a60 <__stack_chk_fail@plt>
   23160:	andeq	ip, r6, r8, lsr r8
   23164:	andeq	r5, r5, r0, asr #15
   23168:	andeq	pc, r1, r8, lsl #29
   2316c:	strdeq	r5, [r5], -r4
   23170:	streq	r0, [r0], #-17	; 0xffffffef
   23174:	muleq	r6, r8, r9
   23178:	ldrdeq	r5, [r5], -r4
   2317c:	andeq	r5, r5, r8, ror #14
   23180:	andeq	r5, r5, r8, asr r2
   23184:	andeq	r5, r5, r0, lsl #16
   23188:	andeq	r5, r5, r8, lsl #16
   2318c:	push	{r4, r5, r6, r7, r8, r9, lr}
   23190:	mov	ip, #0
   23194:	ldr	r5, [pc, #716]	; 23468 <npth_sleep@plt+0xdd78>
   23198:	sub	sp, sp, #180	; 0xb4
   2319c:	mov	r6, r1
   231a0:	ldr	lr, [r5]
   231a4:	mov	r8, r0
   231a8:	mov	r7, r2
   231ac:	mov	r0, r1
   231b0:	add	r3, sp, #20
   231b4:	mov	r1, ip
   231b8:	add	r2, sp, #16
   231bc:	str	lr, [sp, #172]	; 0xac
   231c0:	str	ip, [sp, #12]
   231c4:	str	ip, [sp, #16]
   231c8:	str	ip, [sp, #24]
   231cc:	str	ip, [sp, #28]
   231d0:	bl	200c0 <npth_sleep@plt+0xa9d0>
   231d4:	subs	r4, r0, #0
   231d8:	beq	23254 <npth_sleep@plt+0xdb64>
   231dc:	mov	r0, r4
   231e0:	bl	15408 <gpg_strerror@plt>
   231e4:	mov	r6, r0
   231e8:	mov	r0, r4
   231ec:	bl	14f04 <gpg_strsource@plt>
   231f0:	mov	r1, r6
   231f4:	mov	r2, r0
   231f8:	ldr	r0, [pc, #620]	; 2346c <npth_sleep@plt+0xdd7c>
   231fc:	bl	3d484 <npth_sleep@plt+0x27d94>
   23200:	mov	r1, r7
   23204:	mov	r0, #5
   23208:	bl	14cb8 <gpgrt_fputc@plt>
   2320c:	cmn	r0, #1
   23210:	movne	r4, #0
   23214:	beq	23390 <npth_sleep@plt+0xdca0>
   23218:	ldr	r0, [sp, #12]
   2321c:	bl	148d4 <gcry_sexp_release@plt>
   23220:	ldr	r0, [sp, #16]
   23224:	bl	149dc <gcry_free@plt>
   23228:	ldr	r0, [sp, #24]
   2322c:	bl	149dc <gcry_free@plt>
   23230:	ldr	r0, [sp, #28]
   23234:	bl	15384 <gpgrt_free@plt>
   23238:	ldr	r2, [sp, #172]	; 0xac
   2323c:	ldr	r3, [r5]
   23240:	mov	r0, r4
   23244:	cmp	r2, r3
   23248:	bne	23464 <npth_sleep@plt+0xdd74>
   2324c:	add	sp, sp, #180	; 0xb4
   23250:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23254:	add	r3, sp, #40	; 0x28
   23258:	add	r2, sp, #12
   2325c:	ldrd	r0, [sp, #16]
   23260:	bl	217bc <npth_sleep@plt+0xc0cc>
   23264:	subs	r4, r0, #0
   23268:	bne	231dc <npth_sleep@plt+0xdaec>
   2326c:	mov	r1, r4
   23270:	add	r3, sp, #32
   23274:	add	r2, sp, #24
   23278:	mov	r0, r6
   2327c:	bl	200c0 <npth_sleep@plt+0xa9d0>
   23280:	subs	r4, r0, #0
   23284:	bne	231dc <npth_sleep@plt+0xdaec>
   23288:	mov	r0, r6
   2328c:	add	r1, sp, #36	; 0x24
   23290:	bl	1ff24 <npth_sleep@plt+0xa834>
   23294:	subs	r4, r0, #0
   23298:	bne	231dc <npth_sleep@plt+0xdaec>
   2329c:	ldr	r3, [sp, #48]	; 0x30
   232a0:	ldr	r6, [sp, #36]	; 0x24
   232a4:	cmp	r3, #1
   232a8:	beq	233ac <npth_sleep@plt+0xdcbc>
   232ac:	cmp	r6, #0
   232b0:	ldrne	r4, [pc, #440]	; 23470 <npth_sleep@plt+0xdd80>
   232b4:	bne	231dc <npth_sleep@plt+0xdaec>
   232b8:	ldrb	r2, [r8, #112]	; 0x70
   232bc:	ldr	r3, [sp, #84]	; 0x54
   232c0:	ldr	r9, [sp, #80]	; 0x50
   232c4:	mvn	r3, r3
   232c8:	cmp	r9, #0
   232cc:	bic	r2, r2, #1
   232d0:	and	r3, r3, #1
   232d4:	moveq	r9, #2
   232d8:	orr	r3, r3, r2
   232dc:	strb	r3, [r8, #112]	; 0x70
   232e0:	str	r9, [r8, #40]	; 0x28
   232e4:	add	r1, sp, #88	; 0x58
   232e8:	ldr	r0, [sp, #12]
   232ec:	bl	2051c <npth_sleep@plt+0xae2c>
   232f0:	subs	r4, r0, #0
   232f4:	bne	231dc <npth_sleep@plt+0xdaec>
   232f8:	add	ip, sp, #88	; 0x58
   232fc:	ldr	lr, [sp, #84]	; 0x54
   23300:	ldm	ip!, {r0, r1, r2, r3}
   23304:	tst	lr, #4
   23308:	add	lr, r8, #116	; 0x74
   2330c:	str	r0, [r8, #116]	; 0x74
   23310:	ldr	r0, [ip]
   23314:	mov	ip, #1
   23318:	str	ip, [r8, #136]	; 0x88
   2331c:	str	r0, [lr, #16]
   23320:	str	r1, [lr, #4]
   23324:	str	r2, [lr, #8]
   23328:	str	r3, [lr, #12]
   2332c:	strne	r6, [r8, #108]	; 0x6c
   23330:	beq	233f0 <npth_sleep@plt+0xdd00>
   23334:	add	r3, sp, #28
   23338:	add	r2, sp, #36	; 0x24
   2333c:	str	r2, [sp, #4]
   23340:	str	r3, [sp]
   23344:	add	r1, sp, #40	; 0x28
   23348:	mov	r0, r8
   2334c:	ldr	r3, [sp, #32]
   23350:	ldr	r2, [sp, #24]
   23354:	bl	22e0c <npth_sleep@plt+0xd71c>
   23358:	mov	r4, r0
   2335c:	cmp	r4, #0
   23360:	bne	231dc <npth_sleep@plt+0xdaec>
   23364:	mov	r1, r7
   23368:	mov	r0, #14
   2336c:	bl	14cb8 <gpgrt_fputc@plt>
   23370:	cmn	r0, #1
   23374:	beq	2339c <npth_sleep@plt+0xdcac>
   23378:	mov	r0, r7
   2337c:	ldr	r2, [sp, #36]	; 0x24
   23380:	ldr	r1, [sp, #28]
   23384:	bl	20690 <npth_sleep@plt+0xafa0>
   23388:	mov	r4, r0
   2338c:	b	23218 <npth_sleep@plt+0xdb28>
   23390:	bl	202fc <npth_sleep@plt+0xac0c>
   23394:	mov	r4, r0
   23398:	b	23218 <npth_sleep@plt+0xdb28>
   2339c:	bl	202fc <npth_sleep@plt+0xac0c>
   233a0:	subs	r4, r0, #0
   233a4:	beq	23378 <npth_sleep@plt+0xdc88>
   233a8:	b	23218 <npth_sleep@plt+0xdb28>
   233ac:	tst	r6, #4
   233b0:	beq	233cc <npth_sleep@plt+0xdcdc>
   233b4:	ldr	r2, [pc, #184]	; 23474 <npth_sleep@plt+0xdd84>
   233b8:	bic	r6, r6, #4
   233bc:	mov	r3, #10
   233c0:	str	r6, [sp, #36]	; 0x24
   233c4:	str	r2, [sp, #40]	; 0x28
   233c8:	str	r3, [sp, #80]	; 0x50
   233cc:	tst	r6, #2
   233d0:	beq	232ac <npth_sleep@plt+0xdbbc>
   233d4:	ldr	r2, [pc, #156]	; 23478 <npth_sleep@plt+0xdd88>
   233d8:	bic	r6, r6, #2
   233dc:	mov	r3, #8
   233e0:	str	r6, [sp, #36]	; 0x24
   233e4:	str	r2, [sp, #40]	; 0x28
   233e8:	str	r3, [sp, #80]	; 0x50
   233ec:	b	232ac <npth_sleep@plt+0xdbbc>
   233f0:	mov	r0, r9
   233f4:	bl	14754 <gcry_md_get_algo_dlen@plt>
   233f8:	subs	r6, r0, #0
   233fc:	ldreq	r4, [pc, #120]	; 2347c <npth_sleep@plt+0xdd8c>
   23400:	beq	231dc <npth_sleep@plt+0xdaec>
   23404:	ldr	r3, [sp, #32]
   23408:	mov	r0, r9
   2340c:	add	r1, sp, #108	; 0x6c
   23410:	ldr	r2, [sp, #24]
   23414:	bl	152a0 <gcry_md_hash_buffer@plt>
   23418:	mov	r2, r6
   2341c:	add	r1, sp, #108	; 0x6c
   23420:	add	r0, r8, #44	; 0x2c
   23424:	bl	1491c <memcpy@plt>
   23428:	ldr	r3, [sp, #84]	; 0x54
   2342c:	str	r6, [r8, #108]	; 0x6c
   23430:	tst	r3, #4
   23434:	bne	23334 <npth_sleep@plt+0xdc44>
   23438:	add	r3, sp, #28
   2343c:	add	r2, sp, #36	; 0x24
   23440:	str	r2, [sp, #4]
   23444:	str	r3, [sp]
   23448:	mov	r2, r4
   2344c:	mov	r3, r4
   23450:	add	r1, sp, #40	; 0x28
   23454:	mov	r0, r8
   23458:	bl	22e0c <npth_sleep@plt+0xd71c>
   2345c:	mov	r4, r0
   23460:	b	2335c <npth_sleep@plt+0xdc6c>
   23464:	bl	14a60 <__stack_chk_fail@plt>
   23468:	andeq	ip, r6, r8, lsr r8
   2346c:	andeq	r5, r5, r0, lsr r8
   23470:	streq	r0, [r0], #-174	; 0xffffff52
   23474:	andeq	r5, r5, r0, lsl r8
   23478:	andeq	r5, r5, r0, lsr #16
   2347c:	streq	r0, [r0], #-63	; 0xffffffc1
   23480:	push	{r4, lr}
   23484:	sub	sp, sp, #8
   23488:	ldr	r4, [pc, #56]	; 234c8 <npth_sleep@plt+0xddd8>
   2348c:	mov	r1, #0
   23490:	mov	r0, sp
   23494:	ldr	r3, [r4]
   23498:	str	r3, [sp, #4]
   2349c:	bl	1f744 <npth_sleep@plt+0xa054>
   234a0:	ldr	r2, [sp, #4]
   234a4:	ldr	r3, [r4]
   234a8:	cmp	r0, #0
   234ac:	movne	r0, #0
   234b0:	ldreq	r0, [sp]
   234b4:	cmp	r2, r3
   234b8:	bne	234c4 <npth_sleep@plt+0xddd4>
   234bc:	add	sp, sp, #8
   234c0:	pop	{r4, pc}
   234c4:	bl	14a60 <__stack_chk_fail@plt>
   234c8:	andeq	ip, r6, r8, lsr r8
   234cc:	cmp	r0, #0
   234d0:	bxeq	lr
   234d4:	b	1fd78 <npth_sleep@plt+0xa688>
   234d8:	push	{r4, r5, r6, r7, r8, lr}
   234dc:	mov	r4, r0
   234e0:	mov	r8, r1
   234e4:	mov	r6, r2
   234e8:	mov	r7, r3
   234ec:	b	234fc <npth_sleep@plt+0xde0c>
   234f0:	ldr	r3, [r4, #12]
   234f4:	cmp	r3, #0
   234f8:	bne	23514 <npth_sleep@plt+0xde24>
   234fc:	mov	r0, r4
   23500:	bl	1f8e0 <npth_sleep@plt+0xa1f0>
   23504:	subs	r5, r0, #0
   23508:	beq	234f0 <npth_sleep@plt+0xde00>
   2350c:	mov	r0, r5
   23510:	pop	{r4, r5, r6, r7, r8, pc}
   23514:	cmp	r8, #0
   23518:	beq	23528 <npth_sleep@plt+0xde38>
   2351c:	mov	r0, r8
   23520:	add	r1, r4, #28
   23524:	bl	14c88 <strcpy@plt>
   23528:	cmp	r6, #0
   2352c:	ldrne	r3, [r4, #16]
   23530:	strne	r3, [r6]
   23534:	cmp	r7, #0
   23538:	ldrne	r3, [r4, #20]
   2353c:	strne	r3, [r7]
   23540:	ldr	r3, [sp, #24]
   23544:	cmp	r3, #0
   23548:	beq	2350c <npth_sleep@plt+0xde1c>
   2354c:	ldr	r2, [sp, #24]
   23550:	ldr	r3, [r4, #24]
   23554:	mov	r0, r5
   23558:	str	r3, [r2]
   2355c:	pop	{r4, r5, r6, r7, r8, pc}
   23560:	push	{r4, r5, r6, lr}
   23564:	sub	sp, sp, #56	; 0x38
   23568:	ldr	r5, [pc, #132]	; 235f4 <npth_sleep@plt+0xdf04>
   2356c:	sub	lr, r1, #1
   23570:	ldr	r6, [sp, #72]	; 0x48
   23574:	ldr	ip, [r5]
   23578:	add	r1, r1, #39	; 0x27
   2357c:	str	ip, [sp, #52]	; 0x34
   23580:	add	r4, sp, #7
   23584:	b	2359c <npth_sleep@plt+0xdeac>
   23588:	cmp	ip, #96	; 0x60
   2358c:	andhi	ip, ip, #223	; 0xdf
   23590:	cmp	lr, r1
   23594:	strb	ip, [r4, #1]!
   23598:	beq	235c4 <npth_sleep@plt+0xded4>
   2359c:	ldrb	ip, [lr, #1]!
   235a0:	cmp	ip, #0
   235a4:	bne	23588 <npth_sleep@plt+0xde98>
   235a8:	ldr	r0, [pc, #72]	; 235f8 <npth_sleep@plt+0xdf08>
   235ac:	ldr	r2, [sp, #52]	; 0x34
   235b0:	ldr	r3, [r5]
   235b4:	cmp	r2, r3
   235b8:	bne	235f0 <npth_sleep@plt+0xdf00>
   235bc:	add	sp, sp, #56	; 0x38
   235c0:	pop	{r4, r5, r6, pc}
   235c4:	mov	ip, #0
   235c8:	add	r1, sp, #8
   235cc:	str	r6, [sp]
   235d0:	strb	ip, [sp, #48]	; 0x30
   235d4:	bl	1fd9c <npth_sleep@plt+0xa6ac>
   235d8:	ldr	r2, [pc, #28]	; 235fc <npth_sleep@plt+0xdf0c>
   235dc:	ldr	r3, [pc, #28]	; 23600 <npth_sleep@plt+0xdf10>
   235e0:	uxth	r1, r0
   235e4:	cmp	r1, r2
   235e8:	moveq	r0, r3
   235ec:	b	235ac <npth_sleep@plt+0xdebc>
   235f0:	bl	14a60 <__stack_chk_fail@plt>
   235f4:	andeq	ip, r6, r8, lsr r8
   235f8:	streq	r0, [r0], #-139	; 0xffffff75
   235fc:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   23600:	streq	r0, [r0], #-27	; 0xffffffe5
   23604:	ldr	r3, [pc, #1292]	; 23b18 <npth_sleep@plt+0xe428>
   23608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2360c:	sub	sp, sp, #52	; 0x34
   23610:	ldr	r3, [r3]
   23614:	mov	r4, r1
   23618:	str	r0, [sp, #16]
   2361c:	str	r3, [sp, #44]	; 0x2c
   23620:	bl	19100 <npth_sleep@plt+0x3a10>
   23624:	subs	r5, r0, #0
   23628:	beq	23648 <npth_sleep@plt+0xdf58>
   2362c:	ldr	r3, [pc, #1252]	; 23b18 <npth_sleep@plt+0xe428>
   23630:	ldr	r2, [sp, #44]	; 0x2c
   23634:	ldr	r3, [r3]
   23638:	cmp	r2, r3
   2363c:	bne	23b14 <npth_sleep@plt+0xe424>
   23640:	add	sp, sp, #52	; 0x34
   23644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23648:	add	sl, sp, #28
   2364c:	mov	ip, #12
   23650:	add	r3, sp, #32
   23654:	mov	r2, #17
   23658:	mov	r1, #1
   2365c:	str	sl, [sp]
   23660:	mov	r0, r4
   23664:	str	ip, [sp, #28]
   23668:	bl	14c10 <getsockopt@plt>
   2366c:	ldr	r3, [sp, #16]
   23670:	ldr	r1, [pc, #1188]	; 23b1c <npth_sleep@plt+0xe42c>
   23674:	cmp	r0, #0
   23678:	mov	r0, r4
   2367c:	ldreq	r5, [sp, #32]
   23680:	str	r5, [r3, #28]
   23684:	bl	14d60 <gpgrt_fdopen@plt>
   23688:	subs	r5, r0, #0
   2368c:	beq	23a6c <npth_sleep@plt+0xe37c>
   23690:	mov	r3, #0
   23694:	mov	r1, r3
   23698:	mov	r2, #2
   2369c:	bl	14cdc <gpgrt_setvbuf@plt>
   236a0:	cmp	r0, #0
   236a4:	bne	23aa8 <npth_sleep@plt+0xe3b8>
   236a8:	ldr	r8, [pc, #1136]	; 23b20 <npth_sleep@plt+0xe430>
   236ac:	ldr	r7, [pc, #1136]	; 23b24 <npth_sleep@plt+0xe434>
   236b0:	mov	r4, #0
   236b4:	add	r3, sp, #32
   236b8:	mov	r2, sl
   236bc:	mov	r1, #1
   236c0:	mov	r0, r5
   236c4:	str	r4, [sp, #28]
   236c8:	bl	200c0 <npth_sleep@plt+0xa9d0>
   236cc:	subs	fp, r0, #0
   236d0:	bne	23734 <npth_sleep@plt+0xe044>
   236d4:	ldr	r3, [r8, #4]
   236d8:	ldr	r1, [sp, #32]
   236dc:	cmp	r3, #1
   236e0:	bgt	237a8 <npth_sleep@plt+0xe0b8>
   236e4:	cmp	r1, #0
   236e8:	bne	23760 <npth_sleep@plt+0xe070>
   236ec:	mov	r4, #0
   236f0:	mov	r6, r4
   236f4:	mov	r1, #1
   236f8:	mov	r0, r5
   236fc:	bl	20620 <npth_sleep@plt+0xaf30>
   23700:	cmp	r0, #0
   23704:	beq	237dc <npth_sleep@plt+0xe0ec>
   23708:	mov	r0, r6
   2370c:	bl	14cd0 <gpgrt_fclose@plt>
   23710:	mov	r0, r4
   23714:	bl	14cd0 <gpgrt_fclose@plt>
   23718:	ldr	r0, [sp, #28]
   2371c:	bl	149dc <gcry_free@plt>
   23720:	ldr	r0, [sp, #16]
   23724:	bl	352f0 <npth_sleep@plt+0x1fc00>
   23728:	mov	r0, r5
   2372c:	bl	14cd0 <gpgrt_fclose@plt>
   23730:	b	2362c <npth_sleep@plt+0xdf3c>
   23734:	mov	r6, r4
   23738:	mov	r0, r5
   2373c:	bl	14bec <gpgrt_feof@plt>
   23740:	cmp	r0, #0
   23744:	beq	23708 <npth_sleep@plt+0xe018>
   23748:	mov	r0, fp
   2374c:	bl	15408 <gpg_strerror@plt>
   23750:	mov	r1, r0
   23754:	ldr	r0, [pc, #972]	; 23b28 <npth_sleep@plt+0xe438>
   23758:	bl	3d484 <npth_sleep@plt+0x27d94>
   2375c:	b	23708 <npth_sleep@plt+0xe018>
   23760:	ldr	r2, [sp, #28]
   23764:	mov	r3, #11
   23768:	ldrb	r1, [r2]
   2376c:	b	23774 <npth_sleep@plt+0xe084>
   23770:	ldrb	r3, [r7, fp, lsl #4]
   23774:	cmp	r1, r3
   23778:	beq	23850 <npth_sleep@plt+0xe160>
   2377c:	add	fp, fp, #1
   23780:	cmp	fp, #8
   23784:	bne	23770 <npth_sleep@plt+0xe080>
   23788:	ldr	r3, [r8, #4]
   2378c:	cmp	r3, #0
   23790:	beq	236ec <npth_sleep@plt+0xdffc>
   23794:	ldr	r0, [pc, #912]	; 23b2c <npth_sleep@plt+0xe43c>
   23798:	mov	r4, #0
   2379c:	bl	3d420 <npth_sleep@plt+0x27d30>
   237a0:	mov	r6, r4
   237a4:	b	237c4 <npth_sleep@plt+0xe0d4>
   237a8:	ldr	r0, [pc, #896]	; 23b30 <npth_sleep@plt+0xe440>
   237ac:	bl	3d420 <npth_sleep@plt+0x27d30>
   237b0:	ldr	r3, [sp, #32]
   237b4:	cmp	r3, r4
   237b8:	bne	23760 <npth_sleep@plt+0xe070>
   237bc:	mov	r4, #0
   237c0:	mov	r6, r4
   237c4:	ldr	r3, [r8, #4]
   237c8:	cmp	r3, #1
   237cc:	ble	236f4 <npth_sleep@plt+0xe004>
   237d0:	ldr	r0, [pc, #860]	; 23b34 <npth_sleep@plt+0xe444>
   237d4:	bl	3d420 <npth_sleep@plt+0x27d30>
   237d8:	b	236f4 <npth_sleep@plt+0xe004>
   237dc:	mov	r1, r5
   237e0:	mov	r0, #5
   237e4:	bl	14cb8 <gpgrt_fputc@plt>
   237e8:	cmn	r0, #1
   237ec:	beq	23824 <npth_sleep@plt+0xe134>
   237f0:	mov	r0, r6
   237f4:	bl	14cd0 <gpgrt_fclose@plt>
   237f8:	mov	r0, r4
   237fc:	bl	14cd0 <gpgrt_fclose@plt>
   23800:	ldr	r0, [sp, #28]
   23804:	bl	149dc <gcry_free@plt>
   23808:	mov	r0, r5
   2380c:	bl	151a4 <gpgrt_fgetc@plt>
   23810:	cmn	r0, #1
   23814:	beq	23720 <npth_sleep@plt+0xe030>
   23818:	mov	r1, r5
   2381c:	bl	15540 <gpgrt_ungetc@plt>
   23820:	b	236b0 <npth_sleep@plt+0xdfc0>
   23824:	bl	202fc <npth_sleep@plt+0xac0c>
   23828:	mov	r9, r0
   2382c:	mov	r0, r6
   23830:	bl	14cd0 <gpgrt_fclose@plt>
   23834:	mov	r0, r4
   23838:	bl	14cd0 <gpgrt_fclose@plt>
   2383c:	ldr	r0, [sp, #28]
   23840:	bl	149dc <gcry_free@plt>
   23844:	cmp	r9, #0
   23848:	beq	23808 <npth_sleep@plt+0xe118>
   2384c:	b	23720 <npth_sleep@plt+0xe030>
   23850:	lsl	r3, fp, #4
   23854:	adds	r9, r7, r3
   23858:	str	r3, [sp, #20]
   2385c:	beq	237bc <npth_sleep@plt+0xe0cc>
   23860:	ldr	r2, [r9, #12]
   23864:	ldr	r1, [pc, #716]	; 23b38 <npth_sleep@plt+0xe448>
   23868:	cmp	r2, #0
   2386c:	beq	23984 <npth_sleep@plt+0xe294>
   23870:	ldr	r3, [pc, #708]	; 23b3c <npth_sleep@plt+0xe44c>
   23874:	ldr	r0, [pc, #708]	; 23b40 <npth_sleep@plt+0xe450>
   23878:	mov	r2, #0
   2387c:	str	r0, [sp, #8]
   23880:	str	r1, [sp, #4]
   23884:	str	r3, [sp]
   23888:	mov	r1, r2
   2388c:	mov	r0, r2
   23890:	mov	r3, #1
   23894:	bl	156c0 <gpgrt_mopen@plt>
   23898:	mov	r6, r0
   2389c:	cmp	r6, #0
   238a0:	beq	239b4 <npth_sleep@plt+0xe2c4>
   238a4:	mov	r3, #0
   238a8:	mov	r1, r3
   238ac:	mov	r2, #2
   238b0:	mov	r0, r6
   238b4:	bl	14cdc <gpgrt_setvbuf@plt>
   238b8:	subs	r4, r0, #0
   238bc:	bne	239d0 <npth_sleep@plt+0xe2e0>
   238c0:	ldr	r2, [sp, #32]
   238c4:	ldr	r1, [sp, #28]
   238c8:	sub	r2, r2, #1
   238cc:	add	r1, r1, #1
   238d0:	mov	r0, r6
   238d4:	bl	20554 <npth_sleep@plt+0xae64>
   238d8:	subs	fp, r0, #0
   238dc:	bne	23738 <npth_sleep@plt+0xe048>
   238e0:	mov	r0, r6
   238e4:	bl	154f8 <gpgrt_rewind@plt>
   238e8:	ldr	r1, [pc, #592]	; 23b40 <npth_sleep@plt+0xe450>
   238ec:	mov	r0, fp
   238f0:	bl	14ff4 <gpgrt_fopenmem@plt>
   238f4:	subs	r4, r0, #0
   238f8:	beq	23afc <npth_sleep@plt+0xe40c>
   238fc:	ldr	r3, [r8, #4]
   23900:	cmp	r3, #0
   23904:	bne	23ad4 <npth_sleep@plt+0xe3e4>
   23908:	ldr	r3, [r9, #4]
   2390c:	mov	r2, r4
   23910:	mov	r1, r6
   23914:	ldr	r0, [sp, #16]
   23918:	blx	r3
   2391c:	ldr	r3, [r8, #4]
   23920:	cmp	r3, #0
   23924:	mov	fp, r0
   23928:	beq	239ec <npth_sleep@plt+0xe2fc>
   2392c:	ldr	r3, [sp, #20]
   23930:	cmp	r0, #0
   23934:	ldr	r9, [r9, #8]
   23938:	ldrb	r2, [r7, r3]
   2393c:	beq	23aec <npth_sleep@plt+0xe3fc>
   23940:	str	r2, [sp, #20]
   23944:	bl	15408 <gpg_strerror@plt>
   23948:	ldr	r2, [sp, #20]
   2394c:	mov	r1, r9
   23950:	mov	r3, r0
   23954:	ldr	r0, [pc, #488]	; 23b44 <npth_sleep@plt+0xe454>
   23958:	bl	3d420 <npth_sleep@plt+0x27d30>
   2395c:	mov	r0, r5
   23960:	bl	14bec <gpgrt_feof@plt>
   23964:	cmp	r0, #0
   23968:	beq	237c4 <npth_sleep@plt+0xe0d4>
   2396c:	mov	r0, fp
   23970:	bl	15408 <gpg_strerror@plt>
   23974:	mov	r1, r0
   23978:	ldr	r0, [pc, #424]	; 23b28 <npth_sleep@plt+0xe438>
   2397c:	bl	3d484 <npth_sleep@plt+0x27d94>
   23980:	b	237c4 <npth_sleep@plt+0xe0d4>
   23984:	ldr	r3, [pc, #444]	; 23b48 <npth_sleep@plt+0xe458>
   23988:	ldr	r0, [pc, #432]	; 23b40 <npth_sleep@plt+0xe450>
   2398c:	str	r1, [sp, #4]
   23990:	str	r0, [sp, #8]
   23994:	str	r3, [sp]
   23998:	mov	r1, r2
   2399c:	mov	r3, #1
   239a0:	mov	r0, r2
   239a4:	bl	156c0 <gpgrt_mopen@plt>
   239a8:	mov	r6, r0
   239ac:	cmp	r6, #0
   239b0:	bne	238a4 <npth_sleep@plt+0xe1b4>
   239b4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   239b8:	cmp	r0, #0
   239bc:	beq	23acc <npth_sleep@plt+0xe3dc>
   239c0:	uxth	r0, r0
   239c4:	orr	fp, r0, #67108864	; 0x4000000
   239c8:	mov	r4, r6
   239cc:	b	23738 <npth_sleep@plt+0xe048>
   239d0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   239d4:	subs	r4, r0, #0
   239d8:	beq	237f0 <npth_sleep@plt+0xe100>
   239dc:	uxth	r4, r4
   239e0:	orr	fp, r4, #67108864	; 0x4000000
   239e4:	mov	r4, #0
   239e8:	b	23738 <npth_sleep@plt+0xe048>
   239ec:	cmp	r0, #0
   239f0:	bne	2395c <npth_sleep@plt+0xe26c>
   239f4:	mov	r0, r4
   239f8:	bl	15600 <gpgrt_ftell@plt>
   239fc:	ldr	r3, [r8, #4]
   23a00:	cmp	r3, #1
   23a04:	mov	r9, r0
   23a08:	ble	23a18 <npth_sleep@plt+0xe328>
   23a0c:	mov	r1, r0
   23a10:	ldr	r0, [pc, #308]	; 23b4c <npth_sleep@plt+0xe45c>
   23a14:	bl	3d420 <npth_sleep@plt+0x27d30>
   23a18:	mov	r2, #0
   23a1c:	mov	r1, r2
   23a20:	mov	r0, r4
   23a24:	bl	153cc <gpgrt_fseek@plt>
   23a28:	subs	fp, r0, #0
   23a2c:	bne	2395c <npth_sleep@plt+0xe26c>
   23a30:	mov	r1, r9
   23a34:	mov	r0, r5
   23a38:	bl	20620 <npth_sleep@plt+0xaf30>
   23a3c:	subs	fp, r0, #0
   23a40:	bne	2395c <npth_sleep@plt+0xe26c>
   23a44:	mov	r1, r4
   23a48:	mov	r0, r5
   23a4c:	bl	20570 <npth_sleep@plt+0xae80>
   23a50:	subs	fp, r0, #0
   23a54:	bne	23738 <npth_sleep@plt+0xe048>
   23a58:	mov	r0, r5
   23a5c:	bl	14ae4 <gpgrt_fflush@plt>
   23a60:	subs	fp, r0, #0
   23a64:	beq	237f0 <npth_sleep@plt+0xe100>
   23a68:	b	23738 <npth_sleep@plt+0xe048>
   23a6c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   23a70:	mov	r2, #5
   23a74:	ldr	r1, [pc, #212]	; 23b50 <npth_sleep@plt+0xe460>
   23a78:	subs	r4, r0, #0
   23a7c:	mov	r0, #0
   23a80:	uxthne	r4, r4
   23a84:	orrne	r4, r4, #67108864	; 0x4000000
   23a88:	bl	14a3c <dcgettext@plt>
   23a8c:	mov	r5, r0
   23a90:	mov	r0, r4
   23a94:	bl	15408 <gpg_strerror@plt>
   23a98:	mov	r1, r0
   23a9c:	mov	r0, r5
   23aa0:	bl	3d484 <npth_sleep@plt+0x27d94>
   23aa4:	b	2362c <npth_sleep@plt+0xdf3c>
   23aa8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   23aac:	cmp	r0, #0
   23ab0:	uxthne	r0, r0
   23ab4:	orrne	r0, r0, #67108864	; 0x4000000
   23ab8:	bl	15408 <gpg_strerror@plt>
   23abc:	mov	r1, r0
   23ac0:	ldr	r0, [pc, #140]	; 23b54 <npth_sleep@plt+0xe464>
   23ac4:	bl	3d484 <npth_sleep@plt+0x27d94>
   23ac8:	b	23728 <npth_sleep@plt+0xe038>
   23acc:	mov	r4, r6
   23ad0:	b	237f0 <npth_sleep@plt+0xe100>
   23ad4:	ldr	r3, [sp, #20]
   23ad8:	ldr	r1, [r9, #8]
   23adc:	ldr	r0, [pc, #116]	; 23b58 <npth_sleep@plt+0xe468>
   23ae0:	ldrb	r2, [r7, r3]
   23ae4:	bl	3d420 <npth_sleep@plt+0x27d30>
   23ae8:	b	23908 <npth_sleep@plt+0xe218>
   23aec:	mov	r1, r9
   23af0:	ldr	r0, [pc, #100]	; 23b5c <npth_sleep@plt+0xe46c>
   23af4:	bl	3d420 <npth_sleep@plt+0x27d30>
   23af8:	b	239f4 <npth_sleep@plt+0xe304>
   23afc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   23b00:	cmp	r0, #0
   23b04:	beq	237f0 <npth_sleep@plt+0xe100>
   23b08:	uxth	r0, r0
   23b0c:	orr	fp, r0, #67108864	; 0x4000000
   23b10:	b	23738 <npth_sleep@plt+0xe048>
   23b14:	bl	14a60 <__stack_chk_fail@plt>
   23b18:	andeq	ip, r6, r8, lsr r8
   23b1c:	andeq	r5, r5, r4, asr r8
   23b20:	muleq	r6, r8, r9
   23b24:	andeq	r5, r5, ip, lsr r1
   23b28:	andeq	r5, r5, r0, asr #19
   23b2c:	ldrdeq	r5, [r5], -ip
   23b30:			; <UNDEFINED> instruction: 0x000558b8
   23b34:	andeq	r5, r5, r4, lsr #19
   23b38:	ldrdeq	r4, [r1], -ip
   23b3c:	andeq	pc, r1, r8, lsl #26
   23b40:	strdeq	r5, [r5], -r4
   23b44:	andeq	r5, r5, ip, lsr #18
   23b48:	andeq	r5, r1, r0, lsl r2
   23b4c:	andeq	r5, r5, r0, lsl #19
   23b50:	andeq	r5, r5, r8, asr r8
   23b54:	andeq	r5, r5, r4, lsl #17
   23b58:	andeq	r5, r5, r0, lsl #18
   23b5c:	andeq	r5, r5, r8, asr r9
   23b60:	push	{r4, r5, lr}
   23b64:	sub	sp, sp, #20
   23b68:	ldr	r5, [pc, #56]	; 23ba8 <npth_sleep@plt+0xe4b8>
   23b6c:	mov	r4, #0
   23b70:	mov	r3, r4
   23b74:	str	r4, [sp, #12]
   23b78:	ldr	r0, [r5]
   23b7c:	str	r4, [sp, #8]
   23b80:	str	r4, [sp, #4]
   23b84:	str	r4, [sp]
   23b88:	mov	r2, r4
   23b8c:	ldr	r1, [pc, #24]	; 23bac <npth_sleep@plt+0xe4bc>
   23b90:	bl	14d24 <assuan_transact@plt>
   23b94:	mov	r3, #1
   23b98:	mov	r0, r4
   23b9c:	str	r3, [r5, #4]
   23ba0:	add	sp, sp, #20
   23ba4:	pop	{r4, r5, pc}
   23ba8:	andeq	sp, r6, r4, ror r6
   23bac:	andeq	r5, r5, r8, asr #24
   23bb0:	push	{r4, r5, r6, r7, lr}
   23bb4:	sub	sp, sp, #28
   23bb8:	ldr	r6, [pc, #512]	; 23dc0 <npth_sleep@plt+0xe6d0>
   23bbc:	mov	r5, r1
   23bc0:	mov	r7, r0
   23bc4:	ldr	r3, [r6]
   23bc8:	mov	r0, r1
   23bcc:	ldr	r1, [pc, #496]	; 23dc4 <npth_sleep@plt+0xe6d4>
   23bd0:	str	r3, [sp, #20]
   23bd4:	bl	37a68 <npth_sleep@plt+0x22378>
   23bd8:	subs	r4, r0, #0
   23bdc:	beq	23d94 <npth_sleep@plt+0xe6a4>
   23be0:	bl	14f58 <strlen@plt>
   23be4:	add	r0, r0, #1
   23be8:	bl	14d54 <gcry_malloc_secure@plt>
   23bec:	subs	r5, r0, #0
   23bf0:	movne	r2, r5
   23bf4:	movne	r1, #32
   23bf8:	beq	23da8 <npth_sleep@plt+0xe6b8>
   23bfc:	ldrb	ip, [r4]
   23c00:	tst	ip, #223	; 0xdf
   23c04:	beq	23c3c <npth_sleep@plt+0xe54c>
   23c08:	cmp	ip, #9
   23c0c:	beq	23c3c <npth_sleep@plt+0xe54c>
   23c10:	cmp	ip, #37	; 0x25
   23c14:	add	r2, r2, #1
   23c18:	beq	23d18 <npth_sleep@plt+0xe628>
   23c1c:	cmp	ip, #43	; 0x2b
   23c20:	add	r4, r4, #1
   23c24:	strbeq	r1, [r2, #-1]
   23c28:	beq	23bfc <npth_sleep@plt+0xe50c>
   23c2c:	strb	ip, [r2, #-1]
   23c30:	ldrb	ip, [r4]
   23c34:	tst	ip, #223	; 0xdf
   23c38:	bne	23c08 <npth_sleep@plt+0xe518>
   23c3c:	ldr	r1, [pc, #388]	; 23dc8 <npth_sleep@plt+0xe6d8>
   23c40:	ldr	r3, [pc, #388]	; 23dcc <npth_sleep@plt+0xe6dc>
   23c44:	mov	r0, #0
   23c48:	ldr	r1, [r1, #88]	; 0x58
   23c4c:	strb	r0, [r2]
   23c50:	umull	r2, r3, r3, r1
   23c54:	add	r1, r1, r3, lsr #1
   23c58:	cmp	r1, r0
   23c5c:	movle	r4, r0
   23c60:	ble	23cac <npth_sleep@plt+0xe5bc>
   23c64:	ldrb	r4, [r5]
   23c68:	cmp	r4, r0
   23c6c:	movne	r3, r5
   23c70:	beq	23cac <npth_sleep@plt+0xe5bc>
   23c74:	cmp	r4, #32
   23c78:	cmpne	r4, #9
   23c7c:	ldrb	r4, [r3, #1]!
   23c80:	addne	r0, r0, #1
   23c84:	cmp	r4, #0
   23c88:	bne	23c74 <npth_sleep@plt+0xe584>
   23c8c:	cmp	r1, r0
   23c90:	movlt	r4, #100	; 0x64
   23c94:	blt	23cac <npth_sleep@plt+0xe5bc>
   23c98:	add	r0, r0, r0, lsl #2
   23c9c:	lsl	r0, r0, #1
   23ca0:	bl	4ebac <npth_sleep@plt+0x394bc>
   23ca4:	add	r0, r0, r0, lsl #2
   23ca8:	lsl	r4, r0, #1
   23cac:	mov	r2, #0
   23cb0:	mov	r0, r2
   23cb4:	mov	r1, r5
   23cb8:	bl	2aa98 <npth_sleep@plt+0x153a8>
   23cbc:	ldr	r2, [pc, #268]	; 23dd0 <npth_sleep@plt+0xe6e0>
   23cc0:	mov	r1, #20
   23cc4:	cmp	r0, #0
   23cc8:	rsbne	r4, r4, #0
   23ccc:	mov	r3, r4
   23cd0:	mov	r0, sp
   23cd4:	bl	15264 <gpgrt_snprintf@plt>
   23cd8:	mov	r0, sp
   23cdc:	bl	14f58 <strlen@plt>
   23ce0:	mov	r1, sp
   23ce4:	mov	r2, r0
   23ce8:	mov	r0, r7
   23cec:	bl	15060 <assuan_send_data@plt>
   23cf0:	mov	r4, r0
   23cf4:	mov	r0, r5
   23cf8:	bl	149dc <gcry_free@plt>
   23cfc:	ldr	r2, [sp, #20]
   23d00:	ldr	r3, [r6]
   23d04:	mov	r0, r4
   23d08:	cmp	r2, r3
   23d0c:	bne	23dbc <npth_sleep@plt+0xe6cc>
   23d10:	add	sp, sp, #28
   23d14:	pop	{r4, r5, r6, r7, pc}
   23d18:	ldrb	r3, [r4, #1]
   23d1c:	cmp	r3, #0
   23d20:	beq	23d8c <npth_sleep@plt+0xe69c>
   23d24:	ldrb	r0, [r4, #2]
   23d28:	cmp	r0, #0
   23d2c:	beq	23d8c <npth_sleep@plt+0xe69c>
   23d30:	cmp	r3, #57	; 0x39
   23d34:	lslls	r3, r3, #4
   23d38:	andls	r3, r3, #240	; 0xf0
   23d3c:	bls	23d54 <npth_sleep@plt+0xe664>
   23d40:	cmp	r3, #70	; 0x46
   23d44:	subls	r3, r3, #55	; 0x37
   23d48:	subhi	r3, r3, #87	; 0x57
   23d4c:	lsl	r3, r3, #4
   23d50:	uxtb	r3, r3
   23d54:	cmp	r0, #57	; 0x39
   23d58:	subls	r0, r0, #48	; 0x30
   23d5c:	uxtbls	r0, r0
   23d60:	bls	23d74 <npth_sleep@plt+0xe684>
   23d64:	cmp	r0, #70	; 0x46
   23d68:	subls	r0, r0, #55	; 0x37
   23d6c:	subhi	r0, r0, #87	; 0x57
   23d70:	uxtb	r0, r0
   23d74:	add	r3, r3, r0
   23d78:	ands	r3, r3, #255	; 0xff
   23d7c:	moveq	r3, #255	; 0xff
   23d80:	strb	r3, [r2, #-1]
   23d84:	add	r4, r4, #3
   23d88:	b	23bfc <npth_sleep@plt+0xe50c>
   23d8c:	add	r4, r4, #1
   23d90:	b	23c2c <npth_sleep@plt+0xe53c>
   23d94:	mov	r1, r5
   23d98:	ldr	r0, [pc, #52]	; 23dd4 <npth_sleep@plt+0xe6e4>
   23d9c:	bl	3d484 <npth_sleep@plt+0x27d94>
   23da0:	ldr	r4, [pc, #48]	; 23dd8 <npth_sleep@plt+0xe6e8>
   23da4:	b	23cfc <npth_sleep@plt+0xe60c>
   23da8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   23dac:	subs	r4, r0, #0
   23db0:	uxthne	r4, r4
   23db4:	orrne	r4, r4, #67108864	; 0x4000000
   23db8:	b	23cfc <npth_sleep@plt+0xe60c>
   23dbc:	bl	14a60 <__stack_chk_fail@plt>
   23dc0:	andeq	ip, r6, r8, lsr r8
   23dc4:	andeq	r5, r5, r0, ror #24
   23dc8:	muleq	r6, r8, r9
   23dcc:	bge	feace880 <stdout@@GLIBC_2.4+0xfea61324>
   23dd0:	ldrdeq	r4, [r5], -ip
   23dd4:	andeq	r5, r5, r8, ror #24
   23dd8:	streq	r0, [r0], #-281	; 0xfffffee7
   23ddc:	push	{r4, r5, r6, lr}
   23de0:	sub	sp, sp, #56	; 0x38
   23de4:	ldr	r5, [pc, #120]	; 23e64 <npth_sleep@plt+0xe774>
   23de8:	cmp	r2, #49	; 0x31
   23dec:	mov	r6, r0
   23df0:	ldr	r3, [r5]
   23df4:	str	r3, [sp, #52]	; 0x34
   23df8:	bhi	23e24 <npth_sleep@plt+0xe734>
   23dfc:	cmp	r2, #0
   23e00:	mov	r4, r2
   23e04:	bne	23e28 <npth_sleep@plt+0xe738>
   23e08:	ldr	r2, [sp, #52]	; 0x34
   23e0c:	ldr	r3, [r5]
   23e10:	mov	r0, #0
   23e14:	cmp	r2, r3
   23e18:	bne	23e60 <npth_sleep@plt+0xe770>
   23e1c:	add	sp, sp, #56	; 0x38
   23e20:	pop	{r4, r5, r6, pc}
   23e24:	mov	r4, #49	; 0x31
   23e28:	mov	r2, r4
   23e2c:	mov	r3, #50	; 0x32
   23e30:	mov	r0, sp
   23e34:	bl	14a48 <__strncpy_chk@plt>
   23e38:	add	r3, sp, #56	; 0x38
   23e3c:	add	r4, r3, r4
   23e40:	mov	r3, #0
   23e44:	mov	r0, sp
   23e48:	mov	r1, r3
   23e4c:	mov	r2, #10
   23e50:	strb	r3, [r4, #-56]	; 0xffffffc8
   23e54:	bl	14f40 <strtoul@plt>
   23e58:	str	r0, [r6]
   23e5c:	b	23e08 <npth_sleep@plt+0xe718>
   23e60:	bl	14a60 <__stack_chk_fail@plt>
   23e64:	andeq	ip, r6, r8, lsr r8
   23e68:	subs	r3, r1, #0
   23e6c:	beq	23ec0 <npth_sleep@plt+0xe7d0>
   23e70:	push	{r4, r5, r6, lr}
   23e74:	ldr	r6, [r0]
   23e78:	cmp	r6, #0
   23e7c:	bne	23eb8 <npth_sleep@plt+0xe7c8>
   23e80:	ldr	r3, [r0, #4]
   23e84:	mov	r5, r2
   23e88:	cmp	r3, r2
   23e8c:	bls	23eb8 <npth_sleep@plt+0xe7c8>
   23e90:	mov	r4, r0
   23e94:	ldr	r0, [r0, #8]
   23e98:	bl	1491c <memcpy@plt>
   23e9c:	ldr	r3, [r4, #8]
   23ea0:	mov	r0, r6
   23ea4:	strb	r6, [r3, r5]
   23ea8:	ldr	r3, [r4]
   23eac:	add	r3, r3, #1
   23eb0:	str	r3, [r4]
   23eb4:	pop	{r4, r5, r6, pc}
   23eb8:	ldr	r0, [pc, #8]	; 23ec8 <npth_sleep@plt+0xe7d8>
   23ebc:	pop	{r4, r5, r6, pc}
   23ec0:	mov	r0, r3
   23ec4:	bx	lr
   23ec8:	streq	r0, [r0], #-273	; 0xfffffeef
   23ecc:	push	{r4, r5, r6, lr}
   23ed0:	mov	r4, r1
   23ed4:	mov	r5, r0
   23ed8:	ldr	r1, [pc, #116]	; 23f54 <npth_sleep@plt+0xe864>
   23edc:	mov	r0, r4
   23ee0:	bl	37a68 <npth_sleep@plt+0x22378>
   23ee4:	cmp	r0, #0
   23ee8:	beq	23f0c <npth_sleep@plt+0xe81c>
   23eec:	ldr	r1, [pc, #100]	; 23f58 <npth_sleep@plt+0xe868>
   23ef0:	bl	14760 <strcmp@plt>
   23ef4:	cmp	r0, #0
   23ef8:	ldreq	r3, [r5]
   23efc:	orreq	r3, r3, #1
   23f00:	streq	r3, [r5]
   23f04:	mov	r0, #0
   23f08:	pop	{r4, r5, r6, pc}
   23f0c:	ldr	r1, [pc, #72]	; 23f5c <npth_sleep@plt+0xe86c>
   23f10:	mov	r0, r4
   23f14:	bl	37a68 <npth_sleep@plt+0x22378>
   23f18:	cmp	r0, #0
   23f1c:	beq	23f34 <npth_sleep@plt+0xe844>
   23f20:	ldr	r3, [r5]
   23f24:	mov	r0, #0
   23f28:	orr	r3, r3, #256	; 0x100
   23f2c:	str	r3, [r5]
   23f30:	pop	{r4, r5, r6, pc}
   23f34:	mov	r0, r4
   23f38:	ldr	r1, [pc, #32]	; 23f60 <npth_sleep@plt+0xe870>
   23f3c:	bl	37a68 <npth_sleep@plt+0x22378>
   23f40:	cmp	r0, #0
   23f44:	ldrne	r3, [r5]
   23f48:	orrne	r3, r3, #512	; 0x200
   23f4c:	strne	r3, [r5]
   23f50:	b	23f04 <npth_sleep@plt+0xe814>
   23f54:	muleq	r5, r0, ip
   23f58:	muleq	r5, ip, ip
   23f5c:	andeq	r5, r5, r4, lsr #25
   23f60:			; <UNDEFINED> instruction: 0x00055cb4
   23f64:	mov	r0, r1
   23f68:	push	{r4, r5, r6, r7, r8, lr}
   23f6c:	ldr	r1, [pc, #124]	; 23ff0 <npth_sleep@plt+0xe900>
   23f70:	bl	37a68 <npth_sleep@plt+0x22378>
   23f74:	cmp	r0, #0
   23f78:	beq	23fd0 <npth_sleep@plt+0xe8e0>
   23f7c:	ldr	r1, [pc, #112]	; 23ff4 <npth_sleep@plt+0xe904>
   23f80:	bl	38754 <npth_sleep@plt+0x23064>
   23f84:	subs	r7, r0, #0
   23f88:	beq	23fd8 <npth_sleep@plt+0xe8e8>
   23f8c:	ldr	r0, [r7]
   23f90:	cmp	r0, #0
   23f94:	beq	23fc8 <npth_sleep@plt+0xe8d8>
   23f98:	ldr	r6, [pc, #88]	; 23ff8 <npth_sleep@plt+0xe908>
   23f9c:	ldr	r5, [pc, #88]	; 23ffc <npth_sleep@plt+0xe90c>
   23fa0:	mov	r4, r7
   23fa4:	mov	r1, r6
   23fa8:	bl	14760 <strcmp@plt>
   23fac:	cmp	r0, #0
   23fb0:	ldr	r0, [r4, #4]!
   23fb4:	ldrbeq	r3, [r5, #8]
   23fb8:	orreq	r3, r3, #1
   23fbc:	strbeq	r3, [r5, #8]
   23fc0:	cmp	r0, #0
   23fc4:	bne	23fa4 <npth_sleep@plt+0xe8b4>
   23fc8:	mov	r0, r7
   23fcc:	bl	149dc <gcry_free@plt>
   23fd0:	mov	r0, #0
   23fd4:	pop	{r4, r5, r6, r7, r8, pc}
   23fd8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   23fdc:	cmp	r0, #0
   23fe0:	beq	23fd0 <npth_sleep@plt+0xe8e0>
   23fe4:	uxth	r0, r0
   23fe8:	orr	r0, r0, #67108864	; 0x4000000
   23fec:	pop	{r4, r5, r6, r7, r8, pc}
   23ff0:	andeq	r5, r5, r8, asr #25
   23ff4:	andeq	r9, r5, r4, lsr #14
   23ff8:	ldrdeq	r5, [r5], -r4
   23ffc:	andeq	sp, r6, r4, ror r6
   24000:	push	{r4, r5, r6, r7, r8, lr}
   24004:	sub	sp, sp, #16
   24008:	ldr	r6, [pc, #168]	; 240b8 <npth_sleep@plt+0xe9c8>
   2400c:	cmp	r1, #0
   24010:	ldr	r3, [r6]
   24014:	str	r3, [sp, #12]
   24018:	beq	24034 <npth_sleep@plt+0xe944>
   2401c:	ldr	r2, [sp, #12]
   24020:	ldr	r3, [r6]
   24024:	cmp	r2, r3
   24028:	bne	240b4 <npth_sleep@plt+0xe9c4>
   2402c:	add	sp, sp, #16
   24030:	pop	{r4, r5, r6, r7, r8, pc}
   24034:	mov	r5, r0
   24038:	mov	r0, #25
   2403c:	str	r1, [sp, #4]
   24040:	bl	15498 <gcry_control@plt>
   24044:	ldr	r7, [pc, #112]	; 240bc <npth_sleep@plt+0xe9cc>
   24048:	ldr	r8, [pc, #112]	; 240c0 <npth_sleep@plt+0xe9d0>
   2404c:	add	r1, sp, #8
   24050:	add	r0, sp, #4
   24054:	bl	49050 <npth_sleep@plt+0x33960>
   24058:	subs	r4, r0, #0
   2405c:	beq	2401c <npth_sleep@plt+0xe92c>
   24060:	ldr	r3, [sp, #8]
   24064:	cmp	r3, #0
   24068:	beq	24090 <npth_sleep@plt+0xe9a0>
   2406c:	mov	r1, r7
   24070:	bl	14760 <strcmp@plt>
   24074:	cmp	r0, #0
   24078:	beq	24090 <npth_sleep@plt+0xe9a0>
   2407c:	mov	r1, r8
   24080:	mov	r0, r4
   24084:	bl	14760 <strcmp@plt>
   24088:	cmp	r0, #0
   2408c:	bne	2404c <npth_sleep@plt+0xe95c>
   24090:	mov	r1, r4
   24094:	ldr	r0, [r5, #16]
   24098:	bl	49260 <npth_sleep@plt+0x33b70>
   2409c:	subs	r1, r0, #0
   240a0:	beq	2404c <npth_sleep@plt+0xe95c>
   240a4:	mov	r0, r4
   240a8:	mov	r2, #1
   240ac:	bl	3f5f4 <npth_sleep@plt+0x29f04>
   240b0:	b	2404c <npth_sleep@plt+0xe95c>
   240b4:	bl	14a60 <__stack_chk_fail@plt>
   240b8:	andeq	ip, r6, r8, lsr r8
   240bc:	andeq	pc, r4, r4, ror r2	; <UNPREDICTABLE>
   240c0:	andeq	pc, r4, r0, lsl #5
   240c4:	push	{r4, r5, r6, r7, r8, lr}
   240c8:	subs	r4, r1, #0
   240cc:	ldr	r6, [pc, #308]	; 24208 <npth_sleep@plt+0xeb18>
   240d0:	mov	r5, r0
   240d4:	ldr	r7, [r6]
   240d8:	beq	24120 <npth_sleep@plt+0xea30>
   240dc:	ldr	r3, [pc, #296]	; 2420c <npth_sleep@plt+0xeb1c>
   240e0:	ldr	r3, [r3]
   240e4:	tst	r3, #1024	; 0x400
   240e8:	bne	241b0 <npth_sleep@plt+0xeac0>
   240ec:	uxth	r3, r4
   240f0:	cmp	r3, #106	; 0x6a
   240f4:	beq	24124 <npth_sleep@plt+0xea34>
   240f8:	bhi	24158 <npth_sleep@plt+0xea68>
   240fc:	cmp	r3, #85	; 0x55
   24100:	beq	24124 <npth_sleep@plt+0xea34>
   24104:	bls	24140 <npth_sleep@plt+0xea50>
   24108:	cmp	r3, #87	; 0x57
   2410c:	beq	24124 <npth_sleep@plt+0xea34>
   24110:	cmp	r3, #99	; 0x63
   24114:	beq	24124 <npth_sleep@plt+0xea34>
   24118:	cmp	r3, #0
   2411c:	bne	24150 <npth_sleep@plt+0xea60>
   24120:	mov	r4, #0
   24124:	ldr	r3, [r5]
   24128:	sub	r3, r3, #1
   2412c:	cmp	r3, #0
   24130:	str	r3, [r5]
   24134:	beq	2418c <npth_sleep@plt+0xea9c>
   24138:	mov	r0, r4
   2413c:	pop	{r4, r5, r6, r7, r8, pc}
   24140:	cmp	r3, #11
   24144:	beq	24124 <npth_sleep@plt+0xea34>
   24148:	cmp	r3, #0
   2414c:	beq	24120 <npth_sleep@plt+0xea30>
   24150:	orr	r4, r3, #83886080	; 0x5000000
   24154:	b	24124 <npth_sleep@plt+0xea34>
   24158:	cmp	r3, #198	; 0xc6
   2415c:	beq	24124 <npth_sleep@plt+0xea34>
   24160:	bls	24180 <npth_sleep@plt+0xea90>
   24164:	ldr	r2, [pc, #164]	; 24210 <npth_sleep@plt+0xeb20>
   24168:	cmp	r3, r2
   2416c:	beq	24124 <npth_sleep@plt+0xea34>
   24170:	add	r2, r2, #8
   24174:	cmp	r3, r2
   24178:	bne	24118 <npth_sleep@plt+0xea28>
   2417c:	b	24124 <npth_sleep@plt+0xea34>
   24180:	cmp	r3, #177	; 0xb1
   24184:	bne	24118 <npth_sleep@plt+0xea28>
   24188:	b	24124 <npth_sleep@plt+0xea34>
   2418c:	ldr	r0, [pc, #128]	; 24214 <npth_sleep@plt+0xeb24>
   24190:	str	r3, [r6]
   24194:	bl	14664 <pthread_mutex_unlock@plt>
   24198:	subs	r5, r0, #0
   2419c:	bne	241d8 <npth_sleep@plt+0xeae8>
   241a0:	mov	r0, r7
   241a4:	bl	15318 <assuan_release@plt>
   241a8:	mov	r0, r4
   241ac:	pop	{r4, r5, r6, r7, r8, pc}
   241b0:	mov	r0, r4
   241b4:	bl	15408 <gpg_strerror@plt>
   241b8:	mov	r8, r0
   241bc:	mov	r0, r4
   241c0:	bl	14f04 <gpg_strsource@plt>
   241c4:	mov	r1, r8
   241c8:	mov	r2, r0
   241cc:	ldr	r0, [pc, #68]	; 24218 <npth_sleep@plt+0xeb28>
   241d0:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   241d4:	b	240ec <npth_sleep@plt+0xe9fc>
   241d8:	bl	14dcc <strerror@plt>
   241dc:	mov	r1, r0
   241e0:	ldr	r0, [pc, #52]	; 2421c <npth_sleep@plt+0xeb2c>
   241e4:	bl	3d484 <npth_sleep@plt+0x27d94>
   241e8:	cmp	r4, #0
   241ec:	bne	241a0 <npth_sleep@plt+0xeab0>
   241f0:	mov	r0, r5
   241f4:	bl	14bf8 <gpg_err_code_from_errno@plt>
   241f8:	subs	r4, r0, #0
   241fc:	uxthne	r4, r4
   24200:	orrne	r4, r4, #67108864	; 0x4000000
   24204:	b	241a0 <npth_sleep@plt+0xeab0>
   24208:	andeq	sp, r6, r4, ror r6
   2420c:	muleq	r6, r8, r9
   24210:	andeq	r0, r0, r1, lsl r1
   24214:	andeq	sp, r6, r0, lsl #13
   24218:	ldrdeq	r5, [r5], -ip
   2421c:	andeq	r5, r5, r0, lsl #26
   24220:	mov	r3, r1
   24224:	push	{r4, r5, r6, r7, r8, lr}
   24228:	mov	r5, r0
   2422c:	ldr	r2, [pc, #84]	; 24288 <npth_sleep@plt+0xeb98>
   24230:	ldr	r1, [pc, #84]	; 2428c <npth_sleep@plt+0xeb9c>
   24234:	bl	15264 <gpgrt_snprintf@plt>
   24238:	ldr	r3, [pc, #80]	; 24290 <npth_sleep@plt+0xeba0>
   2423c:	ldrb	r3, [r3, #8]
   24240:	tst	r3, #1
   24244:	popne	{r4, r5, r6, r7, r8, pc}
   24248:	ldrb	r4, [r5]
   2424c:	cmp	r4, #0
   24250:	beq	2427c <npth_sleep@plt+0xeb8c>
   24254:	ldr	r7, [pc, #56]	; 24294 <npth_sleep@plt+0xeba4>
   24258:	mov	r6, r5
   2425c:	mov	r1, r4
   24260:	mov	r0, r7
   24264:	bl	14fa0 <strchr@plt>
   24268:	cmp	r0, #0
   2426c:	strbeq	r4, [r5], #1
   24270:	ldrb	r4, [r6, #1]!
   24274:	cmp	r4, #0
   24278:	bne	2425c <npth_sleep@plt+0xeb6c>
   2427c:	mov	r3, #0
   24280:	strb	r3, [r5]
   24284:	pop	{r4, r5, r6, r7, r8, pc}
   24288:	andeq	r5, r5, r8, lsr #26
   2428c:	andeq	r0, r0, sl, ror #7
   24290:	andeq	sp, r6, r4, ror r6
   24294:	andeq	r5, r5, r4, lsr sp
   24298:	push	{r4, r5, r6, r7, r8, lr}
   2429c:	sub	sp, sp, #1024	; 0x400
   242a0:	ldr	r5, [pc, #408]	; 24440 <npth_sleep@plt+0xed50>
   242a4:	subs	r8, r0, #0
   242a8:	ldr	r3, [r5]
   242ac:	str	r3, [sp, #1020]	; 0x3fc
   242b0:	beq	243e4 <npth_sleep@plt+0xecf4>
   242b4:	ldr	r1, [pc, #392]	; 24444 <npth_sleep@plt+0xed54>
   242b8:	ldr	r0, [r8, #24]
   242bc:	bl	36f60 <npth_sleep@plt+0x21870>
   242c0:	ldr	r1, [pc, #384]	; 24448 <npth_sleep@plt+0xed58>
   242c4:	bl	38568 <npth_sleep@plt+0x22e78>
   242c8:	ldr	r6, [pc, #380]	; 2444c <npth_sleep@plt+0xed5c>
   242cc:	ldr	r3, [pc, #380]	; 24450 <npth_sleep@plt+0xed60>
   242d0:	ldr	r2, [pc, #380]	; 24454 <npth_sleep@plt+0xed64>
   242d4:	ldr	r1, [pc, #380]	; 24458 <npth_sleep@plt+0xed68>
   242d8:	subs	r4, r0, #0
   242dc:	movne	r3, r4
   242e0:	add	r0, sp, #16
   242e4:	bl	15264 <gpgrt_snprintf@plt>
   242e8:	mov	r0, r4
   242ec:	bl	149dc <gcry_free@plt>
   242f0:	mov	r3, #0
   242f4:	add	r1, sp, #16
   242f8:	ldr	r0, [r6]
   242fc:	str	r3, [sp, #12]
   24300:	str	r3, [sp, #8]
   24304:	str	r3, [sp, #4]
   24308:	str	r3, [sp]
   2430c:	mov	r2, r3
   24310:	bl	14d24 <assuan_transact@plt>
   24314:	cmp	r0, #103	; 0x67
   24318:	beq	24330 <npth_sleep@plt+0xec40>
   2431c:	ldr	r3, [pc, #312]	; 2445c <npth_sleep@plt+0xed6c>
   24320:	uxth	r2, r0
   24324:	cmp	r2, r3
   24328:	cmpne	r0, #0
   2432c:	bne	243cc <npth_sleep@plt+0xecdc>
   24330:	mov	r1, #0
   24334:	ldr	r0, [pc, #292]	; 24460 <npth_sleep@plt+0xed70>
   24338:	bl	4a3b0 <npth_sleep@plt+0x34cc0>
   2433c:	subs	r7, r0, #0
   24340:	movne	r4, r7
   24344:	beq	243f4 <npth_sleep@plt+0xed04>
   24348:	ldr	r1, [pc, #248]	; 24448 <npth_sleep@plt+0xed58>
   2434c:	mov	r0, r4
   24350:	bl	38568 <npth_sleep@plt+0x22e78>
   24354:	mov	r4, r0
   24358:	mov	r0, r7
   2435c:	bl	149dc <gcry_free@plt>
   24360:	cmp	r4, #0
   24364:	ldr	r3, [pc, #228]	; 24450 <npth_sleep@plt+0xed60>
   24368:	ldr	r2, [pc, #244]	; 24464 <npth_sleep@plt+0xed74>
   2436c:	movne	r3, r4
   24370:	ldr	r1, [pc, #224]	; 24458 <npth_sleep@plt+0xed68>
   24374:	add	r0, sp, #16
   24378:	bl	15264 <gpgrt_snprintf@plt>
   2437c:	mov	r0, r4
   24380:	mov	r4, #0
   24384:	bl	149dc <gcry_free@plt>
   24388:	add	r1, sp, #16
   2438c:	ldr	r0, [r6]
   24390:	str	r4, [sp, #12]
   24394:	str	r4, [sp, #8]
   24398:	str	r4, [sp, #4]
   2439c:	str	r4, [sp]
   243a0:	mov	r3, r4
   243a4:	mov	r2, r4
   243a8:	bl	14d24 <assuan_transact@plt>
   243ac:	cmp	r0, #103	; 0x67
   243b0:	moveq	r0, r4
   243b4:	beq	243cc <npth_sleep@plt+0xecdc>
   243b8:	ldr	r3, [pc, #156]	; 2445c <npth_sleep@plt+0xed6c>
   243bc:	uxth	r2, r0
   243c0:	cmp	r2, r3
   243c4:	cmpne	r0, r4
   243c8:	moveq	r0, r4
   243cc:	ldr	r2, [sp, #1020]	; 0x3fc
   243d0:	ldr	r3, [r5]
   243d4:	cmp	r2, r3
   243d8:	bne	2443c <npth_sleep@plt+0xed4c>
   243dc:	add	sp, sp, #1024	; 0x400
   243e0:	pop	{r4, r5, r6, r7, r8, pc}
   243e4:	mov	r2, #5
   243e8:	ldr	r1, [pc, #84]	; 24444 <npth_sleep@plt+0xed54>
   243ec:	bl	14a3c <dcgettext@plt>
   243f0:	b	242c0 <npth_sleep@plt+0xebd0>
   243f4:	cmp	r8, #0
   243f8:	beq	24428 <npth_sleep@plt+0xed38>
   243fc:	ldr	r0, [r8, #24]
   24400:	ldr	r1, [pc, #88]	; 24460 <npth_sleep@plt+0xed70>
   24404:	bl	36f60 <npth_sleep@plt+0x21870>
   24408:	mov	r4, r0
   2440c:	mov	r1, r4
   24410:	ldr	r0, [pc, #72]	; 24460 <npth_sleep@plt+0xed70>
   24414:	bl	14760 <strcmp@plt>
   24418:	ldr	r3, [pc, #72]	; 24468 <npth_sleep@plt+0xed78>
   2441c:	cmp	r0, #0
   24420:	moveq	r4, r3
   24424:	b	24348 <npth_sleep@plt+0xec58>
   24428:	mov	r2, #5
   2442c:	ldr	r1, [pc, #44]	; 24460 <npth_sleep@plt+0xed70>
   24430:	bl	14a3c <dcgettext@plt>
   24434:	mov	r4, r0
   24438:	b	2440c <npth_sleep@plt+0xed1c>
   2443c:	bl	14a60 <__stack_chk_fail@plt>
   24440:	andeq	ip, r6, r8, lsr r8
   24444:	andeq	r5, r5, r0, lsr #27
   24448:	andeq	r5, r5, ip, lsr #27
   2444c:	andeq	sp, r6, r4, ror r6
   24450:	andeq	r5, r5, r8, asr r2
   24454:			; <UNDEFINED> instruction: 0x00055db4
   24458:	andeq	r0, r0, sl, ror #7
   2445c:	andeq	r0, r0, r3, lsl r1
   24460:	andeq	r5, r5, r8, asr #27
   24464:	andeq	r5, r5, r4, ror #27
   24468:	andeq	r5, r5, r8, lsr sp
   2446c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24470:	sub	sp, sp, #484	; 0x1e4
   24474:	ldr	r6, [pc, #2340]	; 24da0 <npth_sleep@plt+0xf6b0>
   24478:	mov	r7, r0
   2447c:	add	r0, sp, #28
   24480:	ldr	r3, [r6]
   24484:	ldr	r5, [pc, #2328]	; 24da4 <npth_sleep@plt+0xf6b4>
   24488:	str	r3, [sp, #476]	; 0x1dc
   2448c:	bl	1476c <npth_clock_gettime@plt>
   24490:	ldr	r3, [sp, #28]
   24494:	add	r1, sp, #28
   24498:	add	r3, r3, #60	; 0x3c
   2449c:	add	r0, r5, #12
   244a0:	str	r3, [sp, #28]
   244a4:	bl	1536c <npth_mutex_timedlock@plt>
   244a8:	subs	r4, r0, #0
   244ac:	bne	24658 <npth_sleep@plt+0xef68>
   244b0:	ldr	r3, [r5]
   244b4:	cmp	r3, #0
   244b8:	beq	244d8 <npth_sleep@plt+0xede8>
   244bc:	ldr	r2, [sp, #476]	; 0x1dc
   244c0:	ldr	r3, [r6]
   244c4:	mov	r0, r4
   244c8:	cmp	r2, r3
   244cc:	bne	24d9c <npth_sleep@plt+0xf6ac>
   244d0:	add	sp, sp, #484	; 0x1e4
   244d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244d8:	ldr	r8, [pc, #2248]	; 24da8 <npth_sleep@plt+0xf6b8>
   244dc:	ldr	r3, [r8, #4]
   244e0:	cmp	r3, #0
   244e4:	bne	24b2c <npth_sleep@plt+0xf43c>
   244e8:	mov	r0, #0
   244ec:	bl	14820 <fflush@plt>
   244f0:	subs	r4, r0, #0
   244f4:	bne	24ba0 <npth_sleep@plt+0xf4b0>
   244f8:	ldr	r9, [r8, #40]	; 0x28
   244fc:	cmp	r9, #0
   24500:	beq	24510 <npth_sleep@plt+0xee20>
   24504:	ldrb	r3, [r9]
   24508:	cmp	r3, #0
   2450c:	bne	2451c <npth_sleep@plt+0xee2c>
   24510:	mov	r0, #2
   24514:	bl	402bc <npth_sleep@plt+0x2abcc>
   24518:	mov	r9, r0
   2451c:	mov	r1, #47	; 0x2f
   24520:	mov	r0, r9
   24524:	bl	1533c <strrchr@plt>
   24528:	ldr	sl, [r8, #144]	; 0x90
   2452c:	cmp	r0, #0
   24530:	addne	r0, r0, #1
   24534:	moveq	r0, r9
   24538:	cmp	sl, #0
   2453c:	str	r0, [sp, #64]	; 0x40
   24540:	beq	24b78 <npth_sleep@plt+0xf488>
   24544:	mov	r3, #0
   24548:	str	r3, [sp, #68]	; 0x44
   2454c:	ldr	sl, [r8, #112]	; 0x70
   24550:	cmp	sl, #0
   24554:	beq	24b4c <npth_sleep@plt+0xf45c>
   24558:	add	r3, sp, #480	; 0x1e0
   2455c:	add	r4, r3, r4, lsl #2
   24560:	add	r0, sp, #24
   24564:	mvn	r3, #0
   24568:	str	r3, [r4, #-428]	; 0xfffffe54
   2456c:	bl	14f34 <assuan_new@plt>
   24570:	subs	r4, r0, #0
   24574:	bne	24b38 <npth_sleep@plt+0xf448>
   24578:	ldr	r3, [sp, #24]
   2457c:	mov	r1, #1
   24580:	mov	r0, r3
   24584:	ldr	r2, [r8, #36]	; 0x24
   24588:	str	r1, [r7, #152]	; 0x98
   2458c:	clz	r2, r2
   24590:	mov	r1, #5
   24594:	lsr	r2, r2, #5
   24598:	str	r3, [r5]
   2459c:	bl	15444 <assuan_set_flag@plt>
   245a0:	ldr	r2, [pc, #2052]	; 24dac <npth_sleep@plt+0xf6bc>
   245a4:	mov	r3, #128	; 0x80
   245a8:	str	r3, [sp, #8]
   245ac:	stm	sp, {r2, r7}
   245b0:	add	r3, sp, #52	; 0x34
   245b4:	add	r2, sp, #64	; 0x40
   245b8:	mov	r1, r9
   245bc:	ldr	r0, [r5]
   245c0:	bl	14d84 <assuan_pipe_connect@plt>
   245c4:	cmp	r0, #0
   245c8:	bne	24c04 <npth_sleep@plt+0xf514>
   245cc:	ldr	r3, [r8]
   245d0:	tst	r3, #1024	; 0x400
   245d4:	bne	24bf8 <npth_sleep@plt+0xf508>
   245d8:	ldr	r1, [pc, #2000]	; 24db0 <npth_sleep@plt+0xf6c0>
   245dc:	ldr	r0, [r7, #16]
   245e0:	bl	49260 <npth_sleep@plt+0x33b70>
   245e4:	subs	r2, r0, #0
   245e8:	beq	246c0 <npth_sleep@plt+0xefd0>
   245ec:	ldr	r1, [pc, #1984]	; 24db4 <npth_sleep@plt+0xf6c4>
   245f0:	add	r0, sp, #36	; 0x24
   245f4:	bl	15390 <gpgrt_asprintf@plt>
   245f8:	cmp	r0, #0
   245fc:	blt	246a8 <npth_sleep@plt+0xefb8>
   24600:	mov	r3, #0
   24604:	str	r3, [sp, #12]
   24608:	str	r3, [sp, #8]
   2460c:	str	r3, [sp, #4]
   24610:	str	r3, [sp]
   24614:	mov	r2, r3
   24618:	ldr	r1, [sp, #36]	; 0x24
   2461c:	ldr	r0, [r5]
   24620:	bl	14d24 <assuan_transact@plt>
   24624:	mov	r4, r0
   24628:	ldr	r0, [sp, #36]	; 0x24
   2462c:	bl	149dc <gcry_free@plt>
   24630:	cmp	r4, #0
   24634:	beq	246c0 <npth_sleep@plt+0xefd0>
   24638:	uxth	r3, r4
   2463c:	cmp	r3, #174	; 0xae
   24640:	beq	246c0 <npth_sleep@plt+0xefd0>
   24644:	mov	r1, r4
   24648:	add	r0, r7, #152	; 0x98
   2464c:	bl	240c4 <npth_sleep@plt+0xe9d4>
   24650:	mov	r4, r0
   24654:	b	244bc <npth_sleep@plt+0xedcc>
   24658:	cmp	r4, #110	; 0x6e
   2465c:	ldreq	r4, [pc, #1876]	; 24db8 <npth_sleep@plt+0xf6c8>
   24660:	bne	24690 <npth_sleep@plt+0xefa0>
   24664:	mov	r2, #5
   24668:	ldr	r1, [pc, #1868]	; 24dbc <npth_sleep@plt+0xf6cc>
   2466c:	mov	r0, #0
   24670:	bl	14a3c <dcgettext@plt>
   24674:	mov	r5, r0
   24678:	mov	r0, r4
   2467c:	bl	15408 <gpg_strerror@plt>
   24680:	mov	r1, r0
   24684:	mov	r0, r5
   24688:	bl	3d484 <npth_sleep@plt+0x27d94>
   2468c:	b	244bc <npth_sleep@plt+0xedcc>
   24690:	mov	r0, #0
   24694:	bl	14bf8 <gpg_err_code_from_errno@plt>
   24698:	subs	r4, r0, #0
   2469c:	uxthne	r4, r4
   246a0:	orrne	r4, r4, #67108864	; 0x4000000
   246a4:	b	24664 <npth_sleep@plt+0xef74>
   246a8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   246ac:	subs	r1, r0, #0
   246b0:	beq	24648 <npth_sleep@plt+0xef58>
   246b4:	uxth	r1, r1
   246b8:	orr	r1, r1, #67108864	; 0x4000000
   246bc:	b	24648 <npth_sleep@plt+0xef58>
   246c0:	ldr	r0, [r8, #52]	; 0x34
   246c4:	mov	r3, #0
   246c8:	ldr	r2, [pc, #1776]	; 24dc0 <npth_sleep@plt+0xf6d0>
   246cc:	cmp	r0, r3
   246d0:	ldr	r1, [pc, #1772]	; 24dc4 <npth_sleep@plt+0xf6d4>
   246d4:	str	r3, [sp, #12]
   246d8:	moveq	r1, r2
   246dc:	str	r3, [sp, #8]
   246e0:	str	r3, [sp, #4]
   246e4:	str	r3, [sp]
   246e8:	mov	r2, r3
   246ec:	ldr	r0, [r5]
   246f0:	bl	14d24 <assuan_transact@plt>
   246f4:	subs	r4, r0, #0
   246f8:	bne	24644 <npth_sleep@plt+0xef54>
   246fc:	ldr	r1, [pc, #1732]	; 24dc8 <npth_sleep@plt+0xf6d8>
   24700:	ldr	r0, [r7, #16]
   24704:	bl	49260 <npth_sleep@plt+0x33b70>
   24708:	subs	r2, r0, #0
   2470c:	beq	2475c <npth_sleep@plt+0xf06c>
   24710:	ldr	r1, [pc, #1716]	; 24dcc <npth_sleep@plt+0xf6dc>
   24714:	add	r0, sp, #36	; 0x24
   24718:	bl	15390 <gpgrt_asprintf@plt>
   2471c:	cmp	r0, #0
   24720:	blt	246a8 <npth_sleep@plt+0xefb8>
   24724:	str	r4, [sp, #12]
   24728:	str	r4, [sp, #8]
   2472c:	str	r4, [sp, #4]
   24730:	str	r4, [sp]
   24734:	mov	r3, r4
   24738:	mov	r2, r4
   2473c:	ldr	r1, [sp, #36]	; 0x24
   24740:	ldr	r0, [r5]
   24744:	bl	14d24 <assuan_transact@plt>
   24748:	mov	r9, r0
   2474c:	ldr	r0, [sp, #36]	; 0x24
   24750:	bl	149dc <gcry_free@plt>
   24754:	cmp	r9, #0
   24758:	bne	24c2c <npth_sleep@plt+0xf53c>
   2475c:	ldr	r1, [pc, #1644]	; 24dd0 <npth_sleep@plt+0xf6e0>
   24760:	ldr	r0, [r7, #16]
   24764:	bl	49260 <npth_sleep@plt+0x33b70>
   24768:	subs	r2, r0, #0
   2476c:	beq	247bc <npth_sleep@plt+0xf0cc>
   24770:	ldr	r1, [pc, #1628]	; 24dd4 <npth_sleep@plt+0xf6e4>
   24774:	add	r0, sp, #36	; 0x24
   24778:	bl	15390 <gpgrt_asprintf@plt>
   2477c:	cmp	r0, #0
   24780:	blt	246a8 <npth_sleep@plt+0xefb8>
   24784:	mov	r3, #0
   24788:	str	r3, [sp, #12]
   2478c:	str	r3, [sp, #8]
   24790:	str	r3, [sp, #4]
   24794:	str	r3, [sp]
   24798:	mov	r2, r3
   2479c:	ldr	r1, [sp, #36]	; 0x24
   247a0:	ldr	r0, [r5]
   247a4:	bl	14d24 <assuan_transact@plt>
   247a8:	mov	r9, r0
   247ac:	ldr	r0, [sp, #36]	; 0x24
   247b0:	bl	149dc <gcry_free@plt>
   247b4:	cmp	r9, #0
   247b8:	bne	24c2c <npth_sleep@plt+0xf53c>
   247bc:	ldr	r2, [r7, #20]
   247c0:	cmp	r2, #0
   247c4:	beq	24814 <npth_sleep@plt+0xf124>
   247c8:	ldr	r1, [pc, #1544]	; 24dd8 <npth_sleep@plt+0xf6e8>
   247cc:	add	r0, sp, #36	; 0x24
   247d0:	bl	15390 <gpgrt_asprintf@plt>
   247d4:	cmp	r0, #0
   247d8:	blt	246a8 <npth_sleep@plt+0xefb8>
   247dc:	mov	r3, #0
   247e0:	str	r3, [sp, #12]
   247e4:	str	r3, [sp, #8]
   247e8:	str	r3, [sp, #4]
   247ec:	str	r3, [sp]
   247f0:	mov	r2, r3
   247f4:	ldr	r1, [sp, #36]	; 0x24
   247f8:	ldr	r0, [r5]
   247fc:	bl	14d24 <assuan_transact@plt>
   24800:	mov	r9, r0
   24804:	ldr	r0, [sp, #36]	; 0x24
   24808:	bl	149dc <gcry_free@plt>
   2480c:	cmp	r9, #0
   24810:	bne	24c2c <npth_sleep@plt+0xf53c>
   24814:	ldr	r2, [r7, #24]
   24818:	cmp	r2, #0
   2481c:	beq	2486c <npth_sleep@plt+0xf17c>
   24820:	ldr	r1, [pc, #1460]	; 24ddc <npth_sleep@plt+0xf6ec>
   24824:	add	r0, sp, #36	; 0x24
   24828:	bl	15390 <gpgrt_asprintf@plt>
   2482c:	cmp	r0, #0
   24830:	blt	246a8 <npth_sleep@plt+0xefb8>
   24834:	mov	r3, #0
   24838:	str	r3, [sp, #12]
   2483c:	str	r3, [sp, #8]
   24840:	str	r3, [sp, #4]
   24844:	str	r3, [sp]
   24848:	mov	r2, r3
   2484c:	ldr	r1, [sp, #36]	; 0x24
   24850:	ldr	r0, [r5]
   24854:	bl	14d24 <assuan_transact@plt>
   24858:	mov	r9, r0
   2485c:	ldr	r0, [sp, #36]	; 0x24
   24860:	bl	149dc <gcry_free@plt>
   24864:	cmp	r9, #0
   24868:	bne	24c2c <npth_sleep@plt+0xf53c>
   2486c:	ldr	r3, [r8, #132]	; 0x84
   24870:	cmp	r3, #0
   24874:	bne	24c34 <npth_sleep@plt+0xf544>
   24878:	ldr	r3, [r8, #136]	; 0x88
   2487c:	cmp	r3, #0
   24880:	bne	24c70 <npth_sleep@plt+0xf580>
   24884:	ldr	r9, [pc, #1364]	; 24de0 <npth_sleep@plt+0xf6f0>
   24888:	ldr	fp, [pc, #1364]	; 24de4 <npth_sleep@plt+0xf6f4>
   2488c:	mov	sl, #0
   24890:	ldr	r3, [r8, #132]	; 0x84
   24894:	cmp	r3, #0
   24898:	bne	248a8 <npth_sleep@plt+0xf1b8>
   2489c:	ldr	r3, [r9, #8]
   248a0:	cmp	r3, #1
   248a4:	beq	24920 <npth_sleep@plt+0xf230>
   248a8:	ldr	r1, [r9, #4]
   248ac:	ldr	r0, [r7, #24]
   248b0:	bl	36f60 <npth_sleep@plt+0x21870>
   248b4:	ldrb	r1, [r0]
   248b8:	mov	r3, r0
   248bc:	cmp	r1, #124	; 0x7c
   248c0:	bne	248dc <npth_sleep@plt+0xf1ec>
   248c4:	add	r0, r3, #1
   248c8:	str	r3, [sp, #20]
   248cc:	bl	14fa0 <strchr@plt>
   248d0:	ldr	r3, [sp, #20]
   248d4:	cmp	r0, #0
   248d8:	addne	r3, r0, #1
   248dc:	mov	r2, fp
   248e0:	ldr	r1, [pc, #1280]	; 24de8 <npth_sleep@plt+0xf6f8>
   248e4:	add	r0, sp, #36	; 0x24
   248e8:	bl	15390 <gpgrt_asprintf@plt>
   248ec:	cmp	r0, #0
   248f0:	blt	246a8 <npth_sleep@plt+0xefb8>
   248f4:	mov	r3, #0
   248f8:	str	sl, [sp, #12]
   248fc:	str	sl, [sp, #8]
   24900:	str	sl, [sp, #4]
   24904:	str	sl, [sp]
   24908:	mov	r2, r3
   2490c:	ldr	r1, [sp, #36]	; 0x24
   24910:	ldr	r0, [r5]
   24914:	bl	14d24 <assuan_transact@plt>
   24918:	ldr	r0, [sp, #36]	; 0x24
   2491c:	bl	149dc <gcry_free@plt>
   24920:	ldr	fp, [r9, #12]!
   24924:	cmp	fp, #0
   24928:	bne	24890 <npth_sleep@plt+0xf1a0>
   2492c:	ldr	r1, [r8, #60]	; 0x3c
   24930:	cmp	r1, #0
   24934:	beq	24974 <npth_sleep@plt+0xf284>
   24938:	ldr	r0, [pc, #1196]	; 24dec <npth_sleep@plt+0xf6fc>
   2493c:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   24940:	subs	r9, r0, #0
   24944:	beq	24974 <npth_sleep@plt+0xf284>
   24948:	str	fp, [sp, #12]
   2494c:	str	fp, [sp, #8]
   24950:	str	fp, [sp, #4]
   24954:	str	fp, [sp]
   24958:	mov	r3, fp
   2495c:	mov	r2, fp
   24960:	mov	r1, r9
   24964:	ldr	r0, [r5]
   24968:	bl	14d24 <assuan_transact@plt>
   2496c:	mov	r0, r9
   24970:	bl	149dc <gcry_free@plt>
   24974:	ldr	r1, [r8, #64]	; 0x40
   24978:	cmp	r1, #0
   2497c:	bne	24cb8 <npth_sleep@plt+0xf5c8>
   24980:	ldr	r8, [r8, #56]	; 0x38
   24984:	cmp	r8, #0
   24988:	beq	24d80 <npth_sleep@plt+0xf690>
   2498c:	ldr	r1, [pc, #1116]	; 24df0 <npth_sleep@plt+0xf700>
   24990:	mov	r0, r8
   24994:	bl	14760 <strcmp@plt>
   24998:	cmp	r0, #0
   2499c:	beq	249e4 <npth_sleep@plt+0xf2f4>
   249a0:	mov	r2, r8
   249a4:	ldr	r1, [pc, #1096]	; 24df4 <npth_sleep@plt+0xf704>
   249a8:	add	r0, sp, #36	; 0x24
   249ac:	bl	15390 <gpgrt_asprintf@plt>
   249b0:	cmp	r0, #0
   249b4:	blt	249e4 <npth_sleep@plt+0xf2f4>
   249b8:	mov	r3, #0
   249bc:	str	r3, [sp, #12]
   249c0:	str	r3, [sp, #8]
   249c4:	str	r3, [sp, #4]
   249c8:	str	r3, [sp]
   249cc:	mov	r2, r3
   249d0:	ldr	r1, [sp, #36]	; 0x24
   249d4:	ldr	r0, [r5]
   249d8:	bl	14d24 <assuan_transact@plt>
   249dc:	ldr	r0, [sp, #36]	; 0x24
   249e0:	bl	149dc <gcry_free@plt>
   249e4:	ldr	r3, [r7, #28]
   249e8:	cmp	r3, #0
   249ec:	bne	24d28 <npth_sleep@plt+0xf638>
   249f0:	mov	r1, #256	; 0x100
   249f4:	add	r0, sp, #36	; 0x24
   249f8:	bl	43c3c <npth_sleep@plt+0x2e54c>
   249fc:	ldr	r2, [pc, #1012]	; 24df8 <npth_sleep@plt+0xf708>
   24a00:	mov	r3, #0
   24a04:	str	r3, [sp, #4]
   24a08:	strd	r2, [sp, #8]
   24a0c:	str	r3, [sp]
   24a10:	ldr	r2, [pc, #996]	; 24dfc <npth_sleep@plt+0xf70c>
   24a14:	add	r3, sp, #36	; 0x24
   24a18:	ldr	r1, [pc, #992]	; 24e00 <npth_sleep@plt+0xf710>
   24a1c:	ldr	r0, [r5]
   24a20:	bl	14d24 <assuan_transact@plt>
   24a24:	cmp	r0, #0
   24a28:	bne	24d18 <npth_sleep@plt+0xf628>
   24a2c:	ldr	r1, [pc, #976]	; 24e04 <npth_sleep@plt+0xf714>
   24a30:	add	r0, sp, #36	; 0x24
   24a34:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   24a38:	mov	r3, #0
   24a3c:	str	r3, [sp, #12]
   24a40:	str	r3, [sp, #8]
   24a44:	str	r3, [sp, #4]
   24a48:	str	r3, [sp]
   24a4c:	ldr	r2, [pc, #936]	; 24dfc <npth_sleep@plt+0xf70c>
   24a50:	add	r3, sp, #36	; 0x24
   24a54:	ldr	r1, [pc, #940]	; 24e08 <npth_sleep@plt+0xf718>
   24a58:	ldr	r0, [r5]
   24a5c:	bl	14d24 <assuan_transact@plt>
   24a60:	cmp	r0, #0
   24a64:	bne	24d08 <npth_sleep@plt+0xf618>
   24a68:	ldr	r1, [pc, #916]	; 24e04 <npth_sleep@plt+0xf714>
   24a6c:	add	r0, sp, #36	; 0x24
   24a70:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   24a74:	mov	r3, #0
   24a78:	str	r3, [sp, #12]
   24a7c:	str	r3, [sp, #8]
   24a80:	str	r3, [sp, #4]
   24a84:	str	r3, [sp]
   24a88:	ldr	r2, [pc, #876]	; 24dfc <npth_sleep@plt+0xf70c>
   24a8c:	add	r3, sp, #36	; 0x24
   24a90:	ldr	r1, [pc, #884]	; 24e0c <npth_sleep@plt+0xf71c>
   24a94:	ldr	r0, [r5]
   24a98:	bl	14d24 <assuan_transact@plt>
   24a9c:	cmp	r0, #0
   24aa0:	bne	24cf8 <npth_sleep@plt+0xf608>
   24aa4:	mov	r2, #1
   24aa8:	ldr	r1, [pc, #864]	; 24e10 <npth_sleep@plt+0xf720>
   24aac:	add	r0, sp, #36	; 0x24
   24ab0:	bl	43cec <npth_sleep@plt+0x2e5fc>
   24ab4:	mov	r1, #0
   24ab8:	add	r0, sp, #36	; 0x24
   24abc:	bl	43e7c <npth_sleep@plt+0x2e78c>
   24ac0:	mov	r2, #0
   24ac4:	add	r3, sp, #36	; 0x24
   24ac8:	ldr	r1, [pc, #836]	; 24e14 <npth_sleep@plt+0xf724>
   24acc:	mov	r8, r0
   24ad0:	ldr	r0, [r5]
   24ad4:	str	r2, [sp, #12]
   24ad8:	str	r2, [sp, #8]
   24adc:	str	r2, [sp, #4]
   24ae0:	str	r2, [sp]
   24ae4:	ldr	r2, [pc, #812]	; 24e18 <npth_sleep@plt+0xf728>
   24ae8:	bl	14d24 <assuan_transact@plt>
   24aec:	cmp	r0, #0
   24af0:	bne	24cac <npth_sleep@plt+0xf5bc>
   24af4:	ldr	r1, [sp, #36]	; 0x24
   24af8:	cmn	r1, #1
   24afc:	beq	24d90 <npth_sleep@plt+0xf6a0>
   24b00:	mov	r2, r8
   24b04:	mov	r0, r7
   24b08:	bl	1f2dc <npth_sleep@plt+0x9bec>
   24b0c:	uxth	r1, r0
   24b10:	cmp	r1, #99	; 0x63
   24b14:	beq	246b8 <npth_sleep@plt+0xefc8>
   24b18:	cmp	r1, #198	; 0xc6
   24b1c:	beq	246b8 <npth_sleep@plt+0xefc8>
   24b20:	mov	r0, r8
   24b24:	bl	149dc <gcry_free@plt>
   24b28:	b	244bc <npth_sleep@plt+0xedcc>
   24b2c:	ldr	r0, [pc, #744]	; 24e1c <npth_sleep@plt+0xf72c>
   24b30:	bl	3d420 <npth_sleep@plt+0x27d30>
   24b34:	b	244e8 <npth_sleep@plt+0xedf8>
   24b38:	bl	15408 <gpg_strerror@plt>
   24b3c:	mov	r1, r0
   24b40:	ldr	r0, [pc, #728]	; 24e20 <npth_sleep@plt+0xf730>
   24b44:	bl	3d484 <npth_sleep@plt+0x27d94>
   24b48:	b	244bc <npth_sleep@plt+0xedcc>
   24b4c:	bl	3d2fc <npth_sleep@plt+0x27c0c>
   24b50:	cmn	r0, #1
   24b54:	moveq	r4, #1
   24b58:	bne	24be4 <npth_sleep@plt+0xf4f4>
   24b5c:	ldr	r3, [pc, #704]	; 24e24 <npth_sleep@plt+0xf734>
   24b60:	ldr	r0, [r3]
   24b64:	bl	151b0 <fileno@plt>
   24b68:	add	r3, sp, #480	; 0x1e0
   24b6c:	add	sl, r3, sl, lsl #2
   24b70:	str	r0, [sl, #-428]	; 0xfffffe54
   24b74:	b	24558 <npth_sleep@plt+0xee68>
   24b78:	ldr	r1, [pc, #680]	; 24e28 <npth_sleep@plt+0xf738>
   24b7c:	ldr	r0, [r7, #16]
   24b80:	bl	49260 <npth_sleep@plt+0x33b70>
   24b84:	cmp	r0, #0
   24b88:	beq	24544 <npth_sleep@plt+0xee54>
   24b8c:	ldr	r3, [pc, #664]	; 24e2c <npth_sleep@plt+0xf73c>
   24b90:	str	r0, [sp, #72]	; 0x48
   24b94:	str	sl, [sp, #76]	; 0x4c
   24b98:	str	r3, [sp, #68]	; 0x44
   24b9c:	b	2454c <npth_sleep@plt+0xee5c>
   24ba0:	bl	15084 <__errno_location@plt>
   24ba4:	mov	r5, r0
   24ba8:	ldr	r0, [r0]
   24bac:	bl	14bf8 <gpg_err_code_from_errno@plt>
   24bb0:	subs	r4, r0, #0
   24bb4:	ldr	r0, [r5]
   24bb8:	uxthne	r4, r4
   24bbc:	orrne	r4, r4, #67108864	; 0x4000000
   24bc0:	bl	14dcc <strerror@plt>
   24bc4:	mov	r1, r0
   24bc8:	ldr	r0, [pc, #608]	; 24e30 <npth_sleep@plt+0xf740>
   24bcc:	bl	3d484 <npth_sleep@plt+0x27d94>
   24bd0:	mov	r1, r4
   24bd4:	add	r0, r7, #152	; 0x98
   24bd8:	bl	240c4 <npth_sleep@plt+0xe9d4>
   24bdc:	mov	r4, r0
   24be0:	b	244bc <npth_sleep@plt+0xedcc>
   24be4:	bl	3d2fc <npth_sleep@plt+0x27c0c>
   24be8:	mov	r4, #2
   24bec:	mov	sl, #1
   24bf0:	str	r0, [sp, #52]	; 0x34
   24bf4:	b	24b5c <npth_sleep@plt+0xf46c>
   24bf8:	ldr	r0, [pc, #564]	; 24e34 <npth_sleep@plt+0xf744>
   24bfc:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   24c00:	b	245d8 <npth_sleep@plt+0xeee8>
   24c04:	bl	15408 <gpg_strerror@plt>
   24c08:	mov	r1, r9
   24c0c:	mov	r2, r0
   24c10:	ldr	r0, [pc, #544]	; 24e38 <npth_sleep@plt+0xf748>
   24c14:	bl	3d484 <npth_sleep@plt+0x27d94>
   24c18:	add	r0, r7, #152	; 0x98
   24c1c:	ldr	r1, [pc, #536]	; 24e3c <npth_sleep@plt+0xf74c>
   24c20:	bl	240c4 <npth_sleep@plt+0xe9d4>
   24c24:	mov	r4, r0
   24c28:	b	244bc <npth_sleep@plt+0xedcc>
   24c2c:	mov	r1, r9
   24c30:	b	24648 <npth_sleep@plt+0xef58>
   24c34:	mov	r3, #0
   24c38:	str	r3, [sp, #12]
   24c3c:	str	r3, [sp, #8]
   24c40:	str	r3, [sp, #4]
   24c44:	str	r3, [sp]
   24c48:	ldr	r1, [pc, #496]	; 24e40 <npth_sleep@plt+0xf750>
   24c4c:	mov	r2, r3
   24c50:	ldr	r0, [r5]
   24c54:	bl	14d24 <assuan_transact@plt>
   24c58:	subs	r1, r0, #0
   24c5c:	beq	24878 <npth_sleep@plt+0xf188>
   24c60:	uxth	r3, r1
   24c64:	cmp	r3, #174	; 0xae
   24c68:	beq	24878 <npth_sleep@plt+0xf188>
   24c6c:	b	24648 <npth_sleep@plt+0xef58>
   24c70:	mov	r3, #0
   24c74:	str	r3, [sp, #12]
   24c78:	str	r3, [sp, #8]
   24c7c:	str	r3, [sp, #4]
   24c80:	str	r3, [sp]
   24c84:	ldr	r1, [pc, #440]	; 24e44 <npth_sleep@plt+0xf754>
   24c88:	mov	r2, r3
   24c8c:	ldr	r0, [r5]
   24c90:	bl	14d24 <assuan_transact@plt>
   24c94:	subs	r1, r0, #0
   24c98:	beq	24884 <npth_sleep@plt+0xf194>
   24c9c:	uxth	r3, r1
   24ca0:	cmp	r3, #174	; 0xae
   24ca4:	beq	24884 <npth_sleep@plt+0xf194>
   24ca8:	b	24648 <npth_sleep@plt+0xef58>
   24cac:	ldr	r0, [pc, #404]	; 24e48 <npth_sleep@plt+0xf758>
   24cb0:	bl	3d420 <npth_sleep@plt+0x27d30>
   24cb4:	b	24b20 <npth_sleep@plt+0xf430>
   24cb8:	ldr	r0, [pc, #396]	; 24e4c <npth_sleep@plt+0xf75c>
   24cbc:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   24cc0:	subs	r9, r0, #0
   24cc4:	beq	24980 <npth_sleep@plt+0xf290>
   24cc8:	mov	r3, #0
   24ccc:	str	r3, [sp, #12]
   24cd0:	str	r3, [sp, #8]
   24cd4:	str	r3, [sp, #4]
   24cd8:	str	r3, [sp]
   24cdc:	mov	r2, r3
   24ce0:	mov	r1, r9
   24ce4:	ldr	r0, [r5]
   24ce8:	bl	14d24 <assuan_transact@plt>
   24cec:	mov	r0, r9
   24cf0:	bl	149dc <gcry_free@plt>
   24cf4:	b	24980 <npth_sleep@plt+0xf290>
   24cf8:	ldr	r1, [pc, #336]	; 24e50 <npth_sleep@plt+0xf760>
   24cfc:	add	r0, sp, #36	; 0x24
   24d00:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   24d04:	b	24aa4 <npth_sleep@plt+0xf3b4>
   24d08:	ldr	r1, [pc, #324]	; 24e54 <npth_sleep@plt+0xf764>
   24d0c:	add	r0, sp, #36	; 0x24
   24d10:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   24d14:	b	24a68 <npth_sleep@plt+0xf378>
   24d18:	ldr	r1, [pc, #308]	; 24e54 <npth_sleep@plt+0xf764>
   24d1c:	add	r0, sp, #36	; 0x24
   24d20:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   24d24:	b	24a2c <npth_sleep@plt+0xf33c>
   24d28:	add	r0, sp, #84	; 0x54
   24d2c:	bl	14a24 <uname@plt>
   24d30:	ldr	r1, [r7, #28]
   24d34:	cmp	r0, #0
   24d38:	addeq	r2, sp, #149	; 0x95
   24d3c:	ldrne	r2, [pc, #204]	; 24e10 <npth_sleep@plt+0xf720>
   24d40:	ldr	r0, [pc, #272]	; 24e58 <npth_sleep@plt+0xf768>
   24d44:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   24d48:	subs	r8, r0, #0
   24d4c:	beq	249f0 <npth_sleep@plt+0xf300>
   24d50:	mov	r3, #0
   24d54:	str	r3, [sp, #12]
   24d58:	str	r3, [sp, #8]
   24d5c:	str	r3, [sp, #4]
   24d60:	str	r3, [sp]
   24d64:	mov	r2, r3
   24d68:	mov	r1, r8
   24d6c:	ldr	r0, [r5]
   24d70:	bl	14d24 <assuan_transact@plt>
   24d74:	mov	r0, r8
   24d78:	bl	149dc <gcry_free@plt>
   24d7c:	b	249f0 <npth_sleep@plt+0xf300>
   24d80:	bl	19238 <npth_sleep@plt+0x3b48>
   24d84:	subs	r8, r0, #0
   24d88:	beq	249e4 <npth_sleep@plt+0xf2f4>
   24d8c:	b	249a0 <npth_sleep@plt+0xf2b0>
   24d90:	ldr	r0, [pc, #196]	; 24e5c <npth_sleep@plt+0xf76c>
   24d94:	bl	3d484 <npth_sleep@plt+0x27d94>
   24d98:	b	24b20 <npth_sleep@plt+0xf430>
   24d9c:	bl	14a60 <__stack_chk_fail@plt>
   24da0:	andeq	ip, r6, r8, lsr r8
   24da4:	andeq	sp, r6, r4, ror r6
   24da8:	muleq	r6, r8, r9
   24dac:	andeq	r4, r2, r0
   24db0:	andeq	pc, r4, r0, lsl #5
   24db4:	andeq	r5, r5, r8, ror #29
   24db8:	streq	r0, [r0], #-62	; 0xffffffc2
   24dbc:	andeq	r5, r5, r8, lsl lr
   24dc0:	andeq	r5, r5, r8, lsl #28
   24dc4:	strdeq	r5, [r5], -r8
   24dc8:	andeq	pc, r4, r4, ror #4
   24dcc:	andeq	r5, r5, r8, lsl #30
   24dd0:	andeq	pc, r4, ip, ror #4
   24dd4:	andeq	r5, r5, ip, lsl pc
   24dd8:	andeq	r5, r5, r0, lsr pc
   24ddc:	andeq	r5, r5, r4, asr #30
   24de0:	ldrdeq	r5, [r5], -r0
   24de4:	andeq	r5, r5, r4, lsl lr
   24de8:	andeq	r5, r5, r0, lsr #31
   24dec:			; <UNDEFINED> instruction: 0x00055fb8
   24df0:	andeq	pc, r4, r0, lsr #23
   24df4:	andeq	r5, r5, r4, ror #31
   24df8:	andeq	r3, r2, r4, ror #30
   24dfc:	muleq	r4, r4, sp
   24e00:	andeq	r6, r5, r0, lsl r0
   24e04:	andeq	r9, r5, r4, lsr #14
   24e08:			; <UNDEFINED> instruction: 0x0005b3b8
   24e0c:	andeq	r6, r5, r8, lsr #32
   24e10:	andeq	r5, r5, r8, asr r2
   24e14:	andeq	pc, r4, r8, lsl #6
   24e18:	ldrdeq	r3, [r2], -ip
   24e1c:	andeq	r5, r5, r4, asr #28
   24e20:	andeq	pc, r4, r0, asr #5
   24e24:	andeq	sp, r6, r8, asr r5
   24e28:	andeq	pc, r4, ip, asr r2	; <UNPREDICTABLE>
   24e2c:	andeq	r5, r5, r4, lsl #29
   24e30:	andeq	r5, r5, r0, ror #28
   24e34:	andeq	r5, r5, r0, asr #29
   24e38:	muleq	r5, r0, lr
   24e3c:	streq	r0, [r0], #-85	; 0xffffffab
   24e40:	andeq	r5, r5, ip, asr pc
   24e44:	andeq	r5, r5, r4, lsl #31
   24e48:	andeq	r6, r5, r0, asr #32
   24e4c:	ldrdeq	r5, [r5], -r4
   24e50:	andeq	r6, r5, r8, lsr r0
   24e54:	andeq	r6, r5, r0, lsr #32
   24e58:	strdeq	r5, [r5], -ip
   24e5c:	andeq	r6, r5, ip, rrx
   24e60:	push	{r4, lr}
   24e64:	ldr	r4, [pc, #52]	; 24ea0 <npth_sleep@plt+0xf7b0>
   24e68:	ldr	r1, [r4, #36]	; 0x24
   24e6c:	cmp	r1, #0
   24e70:	popne	{r4, pc}
   24e74:	add	r0, r4, #12
   24e78:	bl	14958 <pthread_mutex_init@plt>
   24e7c:	cmp	r0, #0
   24e80:	bne	24e90 <npth_sleep@plt+0xf7a0>
   24e84:	mov	r3, #1
   24e88:	str	r3, [r4, #36]	; 0x24
   24e8c:	pop	{r4, pc}
   24e90:	bl	14dcc <strerror@plt>
   24e94:	mov	r1, r0
   24e98:	ldr	r0, [pc, #4]	; 24ea4 <npth_sleep@plt+0xf7b4>
   24e9c:	bl	3d508 <npth_sleep@plt+0x27e18>
   24ea0:	andeq	sp, r6, r4, ror r6
   24ea4:	andeq	r6, r5, ip, lsl #1
   24ea8:	push	{r4, r5, r6, lr}
   24eac:	ldr	r4, [pc, #32]	; 24ed4 <npth_sleep@plt+0xf7e4>
   24eb0:	ldr	r5, [r4]
   24eb4:	mov	r0, r5
   24eb8:	bl	1554c <assuan_get_pid@plt>
   24ebc:	mov	r1, r5
   24ec0:	ldr	r3, [r4, #40]	; 0x28
   24ec4:	pop	{r4, r5, r6, lr}
   24ec8:	mov	r2, r0
   24ecc:	ldr	r0, [pc, #4]	; 24ed8 <npth_sleep@plt+0xf7e8>
   24ed0:	b	3d420 <npth_sleep@plt+0x27d30>
   24ed4:	andeq	sp, r6, r4, ror r6
   24ed8:	andeq	r6, r5, ip, lsr #1
   24edc:	push	{r4, r5, lr}
   24ee0:	sub	sp, sp, #20
   24ee4:	ldr	r4, [pc, #180]	; 24fa0 <npth_sleep@plt+0xf8b0>
   24ee8:	subs	r5, r1, #0
   24eec:	ldr	r2, [r4]
   24ef0:	str	r2, [sp, #12]
   24ef4:	ble	24f84 <npth_sleep@plt+0xf894>
   24ef8:	add	r0, sp, #4
   24efc:	bl	1476c <npth_clock_gettime@plt>
   24f00:	ldr	r3, [sp, #4]
   24f04:	add	r1, sp, #4
   24f08:	add	r3, r3, r5
   24f0c:	ldr	r0, [pc, #144]	; 24fa4 <npth_sleep@plt+0xf8b4>
   24f10:	str	r3, [sp, #4]
   24f14:	bl	1536c <npth_mutex_timedlock@plt>
   24f18:	cmp	r0, #0
   24f1c:	bne	24f6c <npth_sleep@plt+0xf87c>
   24f20:	ldr	r0, [pc, #124]	; 24fa4 <npth_sleep@plt+0xf8b4>
   24f24:	bl	14664 <pthread_mutex_unlock@plt>
   24f28:	cmp	r0, #0
   24f2c:	bne	24f48 <npth_sleep@plt+0xf858>
   24f30:	ldr	r2, [sp, #12]
   24f34:	ldr	r3, [r4]
   24f38:	cmp	r2, r3
   24f3c:	bne	24f9c <npth_sleep@plt+0xf8ac>
   24f40:	add	sp, sp, #20
   24f44:	pop	{r4, r5, pc}
   24f48:	bl	15084 <__errno_location@plt>
   24f4c:	ldr	r0, [r0]
   24f50:	bl	14dcc <strerror@plt>
   24f54:	ldr	r1, [pc, #76]	; 24fa8 <npth_sleep@plt+0xf8b8>
   24f58:	mov	r2, r0
   24f5c:	ldr	r0, [pc, #72]	; 24fac <npth_sleep@plt+0xf8bc>
   24f60:	bl	3d484 <npth_sleep@plt+0x27d94>
   24f64:	mov	r0, #0
   24f68:	b	24f30 <npth_sleep@plt+0xf840>
   24f6c:	ldr	r3, [pc, #60]	; 24fb0 <npth_sleep@plt+0xf8c0>
   24f70:	ldr	r2, [pc, #60]	; 24fb4 <npth_sleep@plt+0xf8c4>
   24f74:	cmp	r0, #110	; 0x6e
   24f78:	moveq	r0, r3
   24f7c:	movne	r0, r2
   24f80:	b	24f30 <npth_sleep@plt+0xf840>
   24f84:	ldr	r0, [pc, #24]	; 24fa4 <npth_sleep@plt+0xf8b4>
   24f88:	bl	149a0 <pthread_mutex_trylock@plt>
   24f8c:	cmp	r0, #0
   24f90:	beq	24f20 <npth_sleep@plt+0xf830>
   24f94:	ldr	r0, [pc, #28]	; 24fb8 <npth_sleep@plt+0xf8c8>
   24f98:	b	24f30 <npth_sleep@plt+0xf840>
   24f9c:	bl	14a60 <__stack_chk_fail@plt>
   24fa0:	andeq	ip, r6, r8, lsr r8
   24fa4:	andeq	sp, r6, r0, lsl #13
   24fa8:	andeq	r0, r0, r5, asr #5
   24fac:	andeq	r6, r5, r8, ror #1
   24fb0:	streq	r0, [r0], #-62	; 0xffffffc2
   24fb4:	streq	r0, [r0], #-63	; 0xffffffc1
   24fb8:	streq	r0, [r0], #-173	; 0xffffff53
   24fbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24fc0:	sub	sp, sp, #1056	; 0x420
   24fc4:	ldr	r8, [pc, #1912]	; 25744 <npth_sleep@plt+0x10054>
   24fc8:	ldr	r7, [pc, #1912]	; 25748 <npth_sleep@plt+0x10058>
   24fcc:	sub	sp, sp, #4
   24fd0:	ldr	fp, [r8, #16]
   24fd4:	str	r1, [sp, #20]
   24fd8:	ldr	r1, [r7]
   24fdc:	cmp	fp, #0
   24fe0:	mov	r9, r2
   24fe4:	str	r3, [sp, #24]
   24fe8:	str	r1, [sp, #1052]	; 0x41c
   24fec:	ldr	r4, [sp, #1096]	; 0x448
   24ff0:	ldr	r2, [sp, #1100]	; 0x44c
   24ff4:	movne	r5, #0
   24ff8:	bne	25358 <npth_sleep@plt+0xfc68>
   24ffc:	ldr	r3, [r0, #32]
   25000:	mov	r6, r0
   25004:	cmp	r3, #0
   25008:	bne	25378 <npth_sleep@plt+0xfc88>
   2500c:	cmp	r4, #0
   25010:	beq	255f0 <npth_sleep@plt+0xff00>
   25014:	ldr	r3, [r4, #44]	; 0x2c
   25018:	cmp	r3, #0
   2501c:	beq	255f0 <npth_sleep@plt+0xff00>
   25020:	ldr	r3, [sp, #20]
   25024:	cmp	r3, #0
   25028:	beq	253fc <npth_sleep@plt+0xfd0c>
   2502c:	cmp	r9, #0
   25030:	beq	25434 <npth_sleep@plt+0xfd44>
   25034:	ldr	r1, [pc, #1808]	; 2574c <npth_sleep@plt+0x1005c>
   25038:	mov	r0, r9
   2503c:	str	r2, [sp, #28]
   25040:	bl	14694 <strstr@plt>
   25044:	ldr	r2, [sp, #28]
   25048:	adds	fp, r0, #0
   2504c:	movne	fp, #1
   25050:	ldr	r3, [r6, #152]	; 0x98
   25054:	cmp	r3, #0
   25058:	addne	r3, r3, #1
   2505c:	strne	r3, [r6, #152]	; 0x98
   25060:	bne	2507c <npth_sleep@plt+0xf98c>
   25064:	mov	r0, r6
   25068:	str	r2, [sp, #28]
   2506c:	bl	2446c <npth_sleep@plt+0xed7c>
   25070:	ldr	r2, [sp, #28]
   25074:	subs	r5, r0, #0
   25078:	bne	25358 <npth_sleep@plt+0xfc68>
   2507c:	cmp	r2, #0
   25080:	beq	255d8 <npth_sleep@plt+0xfee8>
   25084:	ldr	r3, [sp, #1104]	; 0x450
   25088:	sub	r3, r3, #2
   2508c:	cmp	r3, #2
   25090:	bhi	255d8 <npth_sleep@plt+0xfee8>
   25094:	ldr	r3, [sp, #1104]	; 0x450
   25098:	cmp	r3, #3
   2509c:	moveq	r3, #117	; 0x75
   250a0:	beq	250b0 <npth_sleep@plt+0xf9c0>
   250a4:	cmp	r3, #4
   250a8:	moveq	r3, #115	; 0x73
   250ac:	movne	r3, #110	; 0x6e
   250b0:	add	sl, sp, #48	; 0x30
   250b4:	str	r2, [sp]
   250b8:	mov	r0, sl
   250bc:	ldr	r2, [pc, #1676]	; 25750 <npth_sleep@plt+0x10060>
   250c0:	ldr	r1, [pc, #1676]	; 25754 <npth_sleep@plt+0x10064>
   250c4:	bl	15264 <gpgrt_snprintf@plt>
   250c8:	ldr	r5, [pc, #1672]	; 25758 <npth_sleep@plt+0x10068>
   250cc:	mov	r3, #0
   250d0:	str	r3, [sp, #12]
   250d4:	mov	r2, r3
   250d8:	ldr	r0, [r5]
   250dc:	mov	r1, sl
   250e0:	str	r3, [sp, #8]
   250e4:	str	r3, [sp, #4]
   250e8:	str	r3, [sp]
   250ec:	bl	14d24 <assuan_transact@plt>
   250f0:	add	r3, r6, #152	; 0x98
   250f4:	str	r3, [sp, #28]
   250f8:	subs	r1, r0, #0
   250fc:	beq	25110 <npth_sleep@plt+0xfa20>
   25100:	ldr	r3, [pc, #1620]	; 2575c <npth_sleep@plt+0x1006c>
   25104:	uxth	r2, r1
   25108:	cmp	r2, r3
   2510c:	bne	25514 <npth_sleep@plt+0xfe24>
   25110:	ldr	r1, [sp, #20]
   25114:	mov	r0, sl
   25118:	bl	24220 <npth_sleep@plt+0xeb30>
   2511c:	mov	r3, #0
   25120:	str	r3, [sp, #12]
   25124:	str	r3, [sp, #8]
   25128:	str	r3, [sp, #4]
   2512c:	str	r3, [sp]
   25130:	mov	r1, sl
   25134:	mov	r2, r3
   25138:	ldr	r0, [r5]
   2513c:	bl	14d24 <assuan_transact@plt>
   25140:	subs	r1, r0, #0
   25144:	bne	25514 <npth_sleep@plt+0xfe24>
   25148:	cmp	r9, #0
   2514c:	beq	25680 <npth_sleep@plt+0xff90>
   25150:	mov	r3, r9
   25154:	ldr	r2, [pc, #1540]	; 25760 <npth_sleep@plt+0x10070>
   25158:	ldr	r1, [pc, #1524]	; 25754 <npth_sleep@plt+0x10064>
   2515c:	mov	r0, sl
   25160:	bl	15264 <gpgrt_snprintf@plt>
   25164:	mov	r3, #0
   25168:	str	r3, [sp, #12]
   2516c:	str	r3, [sp, #8]
   25170:	str	r3, [sp, #4]
   25174:	str	r3, [sp]
   25178:	mov	r1, sl
   2517c:	mov	r2, r3
   25180:	ldr	r0, [r5]
   25184:	bl	14d24 <assuan_transact@plt>
   25188:	subs	r1, r0, #0
   2518c:	bne	25514 <npth_sleep@plt+0xfe24>
   25190:	ldr	r3, [r4, #16]
   25194:	cmp	r3, #0
   25198:	beq	251b8 <npth_sleep@plt+0xfac8>
   2519c:	ldr	r3, [r8, #88]	; 0x58
   251a0:	cmp	r3, #0
   251a4:	beq	251b8 <npth_sleep@plt+0xfac8>
   251a8:	mov	r0, r6
   251ac:	bl	24298 <npth_sleep@plt+0xeba8>
   251b0:	subs	r1, r0, #0
   251b4:	bne	25514 <npth_sleep@plt+0xfe24>
   251b8:	ldr	r3, [sp, #24]
   251bc:	cmp	r3, #0
   251c0:	beq	25200 <npth_sleep@plt+0xfb10>
   251c4:	ldr	r2, [pc, #1432]	; 25764 <npth_sleep@plt+0x10074>
   251c8:	ldr	r1, [pc, #1412]	; 25754 <npth_sleep@plt+0x10064>
   251cc:	mov	r0, sl
   251d0:	bl	15264 <gpgrt_snprintf@plt>
   251d4:	mov	r3, #0
   251d8:	str	r3, [sp, #12]
   251dc:	str	r3, [sp, #8]
   251e0:	str	r3, [sp, #4]
   251e4:	str	r3, [sp]
   251e8:	mov	r1, sl
   251ec:	mov	r2, r3
   251f0:	ldr	r0, [r5]
   251f4:	bl	14d24 <assuan_transact@plt>
   251f8:	subs	r1, r0, #0
   251fc:	bne	25514 <npth_sleep@plt+0xfe24>
   25200:	ldr	r3, [r4, #20]
   25204:	cmp	r3, #0
   25208:	bne	2569c <npth_sleep@plt+0xffac>
   2520c:	ldr	r1, [r4, #8]
   25210:	ldr	r2, [r4, #12]
   25214:	mov	r3, #0
   25218:	cmp	r1, r2
   2521c:	str	r3, [r4, #24]
   25220:	str	r3, [r4, #28]
   25224:	ble	256f0 <npth_sleep@plt+0x10000>
   25228:	ldr	r2, [r4, #44]	; 0x2c
   2522c:	mov	r9, fp
   25230:	str	r2, [sp, #40]	; 0x28
   25234:	mov	r2, r4
   25238:	str	r3, [sp, #36]	; 0x24
   2523c:	strb	r3, [r2, #48]!	; 0x30
   25240:	str	r2, [sp, #20]
   25244:	str	r2, [sp, #44]	; 0x2c
   25248:	ldr	r3, [r4, #20]
   2524c:	cmp	r3, #0
   25250:	bne	25524 <npth_sleep@plt+0xfe34>
   25254:	mov	r1, #2
   25258:	ldr	r0, [r5]
   2525c:	bl	14cf4 <assuan_get_flag@plt>
   25260:	mov	r8, r0
   25264:	ldr	r0, [r5]
   25268:	bl	14b5c <assuan_begin_confidential@plt>
   2526c:	ldr	r3, [pc, #1268]	; 25768 <npth_sleep@plt+0x10078>
   25270:	ldr	r0, [r5]
   25274:	str	r3, [sp, #8]
   25278:	ldr	r3, [pc, #1260]	; 2576c <npth_sleep@plt+0x1007c>
   2527c:	add	r2, r4, #28
   25280:	str	r3, [sp]
   25284:	str	r2, [sp, #12]
   25288:	add	r3, sp, #36	; 0x24
   2528c:	ldr	r2, [pc, #1244]	; 25770 <npth_sleep@plt+0x10080>
   25290:	ldr	r1, [pc, #1244]	; 25774 <npth_sleep@plt+0x10084>
   25294:	str	r0, [sp, #4]
   25298:	bl	14d24 <assuan_transact@plt>
   2529c:	mov	r2, r8
   252a0:	mov	r1, #2
   252a4:	mov	fp, r0
   252a8:	ldr	r0, [r5]
   252ac:	bl	15444 <assuan_set_flag@plt>
   252b0:	cmp	fp, #0
   252b4:	bne	25574 <npth_sleep@plt+0xfe84>
   252b8:	ldr	r8, [r4]
   252bc:	cmp	r8, #0
   252c0:	bne	25614 <npth_sleep@plt+0xff24>
   252c4:	ldr	r3, [r4, #32]
   252c8:	cmp	r3, #0
   252cc:	beq	2532c <npth_sleep@plt+0xfc3c>
   252d0:	mov	r2, #0
   252d4:	str	r2, [r4, #40]	; 0x28
   252d8:	mov	r0, r4
   252dc:	blx	r3
   252e0:	cmp	r0, #0
   252e4:	beq	2532c <npth_sleep@plt+0xfc3c>
   252e8:	ldr	r2, [r4, #28]
   252ec:	tst	r2, #512	; 0x200
   252f0:	bne	25510 <npth_sleep@plt+0xfe20>
   252f4:	uxth	r3, r0
   252f8:	cmp	r3, #11
   252fc:	bne	25510 <npth_sleep@plt+0xfe20>
   25300:	ldr	fp, [r4, #40]	; 0x28
   25304:	cmp	fp, #0
   25308:	bne	25478 <npth_sleep@plt+0xfd88>
   2530c:	cmp	r9, #0
   25310:	ldr	r0, [r6, #24]
   25314:	ldrne	r1, [pc, #1116]	; 25778 <npth_sleep@plt+0x10088>
   25318:	ldreq	r1, [pc, #1116]	; 2577c <npth_sleep@plt+0x1008c>
   2531c:	bl	36f60 <npth_sleep@plt+0x21870>
   25320:	cmp	r0, #0
   25324:	mov	fp, r0
   25328:	bne	25474 <npth_sleep@plt+0xfd84>
   2532c:	ldr	r3, [r4, #20]
   25330:	cmp	r3, #0
   25334:	beq	25348 <npth_sleep@plt+0xfc58>
   25338:	ldr	r3, [r4, #28]
   2533c:	tst	r3, #256	; 0x100
   25340:	movne	r3, #1
   25344:	strne	r3, [r4, #24]
   25348:	ldr	r0, [sp, #28]
   2534c:	mov	r1, #0
   25350:	bl	240c4 <npth_sleep@plt+0xe9d4>
   25354:	mov	r5, r0
   25358:	ldr	r2, [sp, #1052]	; 0x41c
   2535c:	ldr	r3, [r7]
   25360:	mov	r0, r5
   25364:	cmp	r2, r3
   25368:	bne	25740 <npth_sleep@plt+0x10050>
   2536c:	add	sp, sp, #1056	; 0x420
   25370:	add	sp, sp, #4
   25374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25378:	cmp	r3, #1
   2537c:	beq	2560c <npth_sleep@plt+0xff1c>
   25380:	cmp	r3, #3
   25384:	ldrne	r5, [pc, #1012]	; 25780 <npth_sleep@plt+0x10090>
   25388:	bne	25358 <npth_sleep@plt+0xfc68>
   2538c:	ldr	r3, [r4, #44]	; 0x2c
   25390:	strb	fp, [r4, #48]	; 0x30
   25394:	sub	r3, r3, #1
   25398:	str	r3, [sp]
   2539c:	add	r2, sp, #32
   253a0:	add	r3, sp, #36	; 0x24
   253a4:	ldr	r1, [pc, #984]	; 25784 <npth_sleep@plt+0x10094>
   253a8:	bl	1f6c8 <npth_sleep@plt+0x9fd8>
   253ac:	subs	r5, r0, #0
   253b0:	bne	25358 <npth_sleep@plt+0xfc68>
   253b4:	ldr	r6, [sp, #32]
   253b8:	ldr	r2, [sp, #36]	; 0x24
   253bc:	mov	r1, r6
   253c0:	add	r0, r4, #48	; 0x30
   253c4:	bl	1491c <memcpy@plt>
   253c8:	mov	r0, r6
   253cc:	bl	149dc <gcry_free@plt>
   253d0:	ldr	r3, [sp, #36]	; 0x24
   253d4:	add	r3, r4, r3
   253d8:	strb	r5, [r3, #48]	; 0x30
   253dc:	ldr	r3, [r4, #32]
   253e0:	cmp	r3, #0
   253e4:	beq	25358 <npth_sleep@plt+0xfc68>
   253e8:	str	r5, [r4, #40]	; 0x28
   253ec:	mov	r0, r4
   253f0:	blx	r3
   253f4:	mov	r5, r0
   253f8:	b	25358 <npth_sleep@plt+0xfc68>
   253fc:	ldr	r3, [r4]
   25400:	ldr	r0, [r0, #24]
   25404:	cmp	r3, #0
   25408:	str	r2, [sp, #28]
   2540c:	ldrne	r1, [pc, #884]	; 25788 <npth_sleep@plt+0x10098>
   25410:	ldreq	r1, [pc, #884]	; 2578c <npth_sleep@plt+0x1009c>
   25414:	bl	36f60 <npth_sleep@plt+0x21870>
   25418:	cmp	r9, #0
   2541c:	ldr	r2, [sp, #28]
   25420:	str	r0, [sp, #20]
   25424:	bne	25034 <npth_sleep@plt+0xf944>
   25428:	ldr	r3, [sp, #20]
   2542c:	cmp	r3, #0
   25430:	beq	25050 <npth_sleep@plt+0xf960>
   25434:	ldr	r1, [pc, #784]	; 2574c <npth_sleep@plt+0x1005c>
   25438:	ldr	r0, [sp, #20]
   2543c:	str	r2, [sp, #28]
   25440:	bl	14694 <strstr@plt>
   25444:	ldr	r2, [sp, #28]
   25448:	adds	fp, r0, #0
   2544c:	movne	fp, #1
   25450:	b	25050 <npth_sleep@plt+0xf960>
   25454:	cmp	r9, #0
   25458:	ldr	r0, [r6, #24]
   2545c:	ldrne	r1, [pc, #812]	; 25790 <npth_sleep@plt+0x100a0>
   25460:	ldreq	r1, [pc, #812]	; 25794 <npth_sleep@plt+0x100a4>
   25464:	bl	36f60 <npth_sleep@plt+0x21870>
   25468:	cmp	r0, #0
   2546c:	mov	fp, r0
   25470:	beq	252b8 <npth_sleep@plt+0xfbc8>
   25474:	ldr	r2, [r4, #28]
   25478:	tst	r2, #512	; 0x200
   2547c:	ldr	r2, [r4, #12]
   25480:	ldr	r1, [r4, #8]
   25484:	addeq	r2, r2, #1
   25488:	cmp	r1, r2
   2548c:	str	r2, [r4, #12]
   25490:	ble	256f0 <npth_sleep@plt+0x10000>
   25494:	mov	r8, #0
   25498:	ldr	r2, [r4, #44]	; 0x2c
   2549c:	ldr	r3, [sp, #20]
   254a0:	strb	r8, [r4, #48]	; 0x30
   254a4:	ldr	r1, [pc, #748]	; 25798 <npth_sleep@plt+0x100a8>
   254a8:	ldr	r0, [r6, #24]
   254ac:	str	r3, [sp, #44]	; 0x2c
   254b0:	str	r2, [sp, #40]	; 0x28
   254b4:	str	r8, [sp, #36]	; 0x24
   254b8:	bl	36f60 <npth_sleep@plt+0x21870>
   254bc:	ldr	r2, [r4, #12]
   254c0:	ldr	r1, [r4, #8]
   254c4:	add	r2, r2, #1
   254c8:	mov	r3, fp
   254cc:	str	r2, [sp]
   254d0:	str	r1, [sp, #4]
   254d4:	ldr	r1, [pc, #632]	; 25754 <npth_sleep@plt+0x10064>
   254d8:	mov	r2, r0
   254dc:	mov	r0, sl
   254e0:	bl	15264 <gpgrt_snprintf@plt>
   254e4:	str	r8, [sp, #12]
   254e8:	str	r8, [sp, #8]
   254ec:	str	r8, [sp, #4]
   254f0:	str	r8, [sp]
   254f4:	mov	r3, r8
   254f8:	mov	r2, r8
   254fc:	mov	r1, sl
   25500:	ldr	r0, [r5]
   25504:	bl	14d24 <assuan_transact@plt>
   25508:	cmp	r0, #0
   2550c:	beq	25248 <npth_sleep@plt+0xfb58>
   25510:	mov	r1, r0
   25514:	ldr	r0, [sp, #28]
   25518:	bl	240c4 <npth_sleep@plt+0xe9d4>
   2551c:	mov	r5, r0
   25520:	b	25358 <npth_sleep@plt+0xfc68>
   25524:	ldr	r1, [pc, #624]	; 2579c <npth_sleep@plt+0x100ac>
   25528:	ldr	r0, [r6, #24]
   2552c:	bl	36f60 <npth_sleep@plt+0x21870>
   25530:	ldr	r2, [pc, #616]	; 257a0 <npth_sleep@plt+0x100b0>
   25534:	ldr	r1, [pc, #536]	; 25754 <npth_sleep@plt+0x10064>
   25538:	mov	r3, r0
   2553c:	mov	r0, sl
   25540:	bl	15264 <gpgrt_snprintf@plt>
   25544:	mov	r3, #0
   25548:	str	r3, [sp, #12]
   2554c:	str	r3, [sp, #8]
   25550:	str	r3, [sp, #4]
   25554:	str	r3, [sp]
   25558:	mov	r2, r3
   2555c:	mov	r1, sl
   25560:	ldr	r0, [r5]
   25564:	bl	14d24 <assuan_transact@plt>
   25568:	cmp	r0, #0
   2556c:	beq	25254 <npth_sleep@plt+0xfb64>
   25570:	b	25510 <npth_sleep@plt+0xfe20>
   25574:	lsr	r2, fp, #24
   25578:	ldr	r1, [r4, #28]
   2557c:	ands	r2, r2, #127	; 0x7f
   25580:	and	r1, r1, #1
   25584:	uxth	r0, fp
   25588:	beq	25598 <npth_sleep@plt+0xfea8>
   2558c:	ldr	ip, [pc, #528]	; 257a4 <npth_sleep@plt+0x100b4>
   25590:	cmp	r0, ip
   25594:	beq	255f8 <npth_sleep@plt+0xff08>
   25598:	cmp	r1, #0
   2559c:	beq	255c4 <npth_sleep@plt+0xfed4>
   255a0:	cmp	r0, #99	; 0x63
   255a4:	bne	255c4 <npth_sleep@plt+0xfed4>
   255a8:	and	r2, fp, #2130706432	; 0x7f000000
   255ac:	orr	r9, r2, #198	; 0xc6
   255b0:	mov	r1, r9
   255b4:	ldr	r0, [sp, #28]
   255b8:	bl	240c4 <npth_sleep@plt+0xe9d4>
   255bc:	mov	r5, r0
   255c0:	b	25358 <npth_sleep@plt+0xfc68>
   255c4:	ldr	r2, [pc, #476]	; 257a8 <npth_sleep@plt+0x100b8>
   255c8:	cmp	r0, r2
   255cc:	beq	25454 <npth_sleep@plt+0xfd64>
   255d0:	mov	r9, fp
   255d4:	b	255b0 <npth_sleep@plt+0xfec0>
   255d8:	add	sl, sp, #48	; 0x30
   255dc:	mov	r0, sl
   255e0:	ldr	r2, [pc, #452]	; 257ac <npth_sleep@plt+0x100bc>
   255e4:	ldr	r1, [pc, #360]	; 25754 <npth_sleep@plt+0x10064>
   255e8:	bl	15264 <gpgrt_snprintf@plt>
   255ec:	b	250c8 <npth_sleep@plt+0xf9d8>
   255f0:	ldr	r5, [pc, #440]	; 257b0 <npth_sleep@plt+0x100c0>
   255f4:	b	25358 <npth_sleep@plt+0xfc68>
   255f8:	lsl	r2, r2, #24
   255fc:	cmp	r1, #0
   25600:	orr	r9, r2, #99	; 0x63
   25604:	bne	255ac <npth_sleep@plt+0xfebc>
   25608:	b	255b0 <npth_sleep@plt+0xfec0>
   2560c:	ldr	r5, [pc, #416]	; 257b4 <npth_sleep@plt+0x100c4>
   25610:	b	25358 <npth_sleep@plt+0xfc68>
   25614:	ldrb	r3, [r4, #48]	; 0x30
   25618:	sub	r2, r3, #48	; 0x30
   2561c:	cmp	r2, #9
   25620:	bhi	25638 <npth_sleep@plt+0xff48>
   25624:	ldr	r2, [sp, #20]
   25628:	ldrb	r3, [r2, #1]!
   2562c:	sub	r1, r3, #48	; 0x30
   25630:	cmp	r1, #9
   25634:	bls	25628 <npth_sleep@plt+0xff38>
   25638:	cmp	r3, #0
   2563c:	bne	25718 <npth_sleep@plt+0x10028>
   25640:	ldr	fp, [r4, #4]
   25644:	ldr	r0, [sp, #20]
   25648:	bl	14f58 <strlen@plt>
   2564c:	cmp	fp, #0
   25650:	beq	2565c <npth_sleep@plt+0xff6c>
   25654:	cmp	fp, r0
   25658:	bcc	2572c <npth_sleep@plt+0x1003c>
   2565c:	cmp	r8, r0
   25660:	bls	252c4 <npth_sleep@plt+0xfbd4>
   25664:	ldr	r1, [pc, #332]	; 257b8 <npth_sleep@plt+0x100c8>
   25668:	ldr	r0, [r6, #24]
   2566c:	bl	36f60 <npth_sleep@plt+0x21870>
   25670:	mov	fp, r0
   25674:	cmp	fp, #0
   25678:	bne	25474 <npth_sleep@plt+0xfd84>
   2567c:	b	252c4 <npth_sleep@plt+0xfbd4>
   25680:	cmp	fp, #0
   25684:	ldr	r0, [r6, #24]
   25688:	ldrne	r1, [pc, #300]	; 257bc <npth_sleep@plt+0x100cc>
   2568c:	ldreq	r1, [pc, #300]	; 257c0 <npth_sleep@plt+0x100d0>
   25690:	bl	36f60 <npth_sleep@plt+0x21870>
   25694:	mov	r9, r0
   25698:	b	25150 <npth_sleep@plt+0xfa60>
   2569c:	ldr	r1, [pc, #288]	; 257c4 <npth_sleep@plt+0x100d4>
   256a0:	ldr	r0, [r6, #24]
   256a4:	bl	36f60 <npth_sleep@plt+0x21870>
   256a8:	mov	r8, #0
   256ac:	ldr	r2, [pc, #276]	; 257c8 <npth_sleep@plt+0x100d8>
   256b0:	ldr	r1, [pc, #156]	; 25754 <npth_sleep@plt+0x10064>
   256b4:	mov	r3, r0
   256b8:	mov	r0, sl
   256bc:	bl	15264 <gpgrt_snprintf@plt>
   256c0:	str	r8, [sp, #12]
   256c4:	str	r8, [sp, #8]
   256c8:	str	r8, [sp, #4]
   256cc:	str	r8, [sp]
   256d0:	mov	r3, r8
   256d4:	mov	r2, r8
   256d8:	mov	r1, sl
   256dc:	ldr	r0, [r5]
   256e0:	bl	14d24 <assuan_transact@plt>
   256e4:	cmp	r0, r8
   256e8:	strne	r8, [r4, #20]
   256ec:	b	2520c <npth_sleep@plt+0xfb1c>
   256f0:	ldr	r1, [r4]
   256f4:	ldr	r2, [pc, #208]	; 257cc <npth_sleep@plt+0x100dc>
   256f8:	ldr	r3, [pc, #208]	; 257d0 <npth_sleep@plt+0x100e0>
   256fc:	cmp	r1, #0
   25700:	ldr	r0, [sp, #28]
   25704:	movne	r1, r2
   25708:	moveq	r1, r3
   2570c:	bl	240c4 <npth_sleep@plt+0xe9d4>
   25710:	mov	r5, r0
   25714:	b	25358 <npth_sleep@plt+0xfc68>
   25718:	ldr	r1, [pc, #180]	; 257d4 <npth_sleep@plt+0x100e4>
   2571c:	ldr	r0, [r6, #24]
   25720:	bl	36f60 <npth_sleep@plt+0x21870>
   25724:	mov	fp, r0
   25728:	b	25674 <npth_sleep@plt+0xff84>
   2572c:	ldr	r1, [pc, #92]	; 25790 <npth_sleep@plt+0x100a0>
   25730:	ldr	r0, [r6, #24]
   25734:	bl	36f60 <npth_sleep@plt+0x21870>
   25738:	mov	fp, r0
   2573c:	b	25674 <npth_sleep@plt+0xff84>
   25740:	bl	14a60 <__stack_chk_fail@plt>
   25744:	muleq	r6, r8, r9
   25748:	andeq	ip, r6, r8, lsr r8
   2574c:	muleq	r5, r4, r2
   25750:			; <UNDEFINED> instruction: 0x000561bc
   25754:	andeq	r0, r0, sl, ror #7
   25758:	andeq	sp, r6, r4, ror r6
   2575c:	andeq	r0, r0, r3, lsl r1
   25760:	strdeq	r6, [r5], -r0
   25764:	andeq	r6, r5, r0, lsl #4
   25768:	andeq	r3, r2, ip, asr #29
   2576c:			; <UNDEFINED> instruction: 0x00023bb0
   25770:	andeq	r3, r2, r8, ror #28
   25774:	andeq	r6, r5, r8, lsr r2
   25778:	muleq	r5, r0, r2
   2577c:	muleq	r5, r8, r2
   25780:	streq	r0, [r0], #-85	; 0xffffffab
   25784:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   25788:	andeq	r6, r5, r4, lsl r1
   2578c:	andeq	r6, r5, r4, ror #2
   25790:	andeq	r6, r5, r0, asr #4
   25794:	andeq	r6, r5, r0, asr r2
   25798:	andeq	r6, r5, r8, lsr #5
   2579c:	andeq	r6, r5, r0, lsr #4
   257a0:	andeq	r6, r5, r8, lsr #4
   257a4:	andeq	r0, r0, r5, lsl r1
   257a8:	andeq	r0, r0, r1, lsl r1
   257ac:	ldrdeq	r6, [r5], -r0
   257b0:	streq	r0, [r0], #-55	; 0xffffffc9
   257b4:	streq	r0, [r0], #-99	; 0xffffff9d
   257b8:	andeq	r6, r5, r0, lsl #5
   257bc:	andeq	r6, r5, r8, lsr r4
   257c0:	andeq	r6, r5, r4, ror #3
   257c4:	muleq	r5, r8, r5
   257c8:	andeq	r6, r5, ip, lsl #4
   257cc:	streq	r0, [r0], #-87	; 0xffffffa9
   257d0:	streq	r0, [r0], #-11
   257d4:	andeq	r6, r5, r4, ror #4
   257d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   257dc:	sub	sp, sp, #1040	; 0x410
   257e0:	ldr	r7, [pc, #1016]	; 25be0 <npth_sleep@plt+0x104f0>
   257e4:	ldr	r4, [pc, #1016]	; 25be4 <npth_sleep@plt+0x104f4>
   257e8:	sub	sp, sp, #12
   257ec:	ldr	lr, [r7, #16]
   257f0:	mov	r6, r1
   257f4:	ldr	ip, [r4]
   257f8:	mov	r1, #0
   257fc:	mov	sl, r3
   25800:	ldr	r3, [sp, #1088]	; 0x440
   25804:	cmp	lr, r1
   25808:	str	ip, [sp, #1044]	; 0x414
   2580c:	str	r1, [r6]
   25810:	str	r3, [sp, #16]
   25814:	ldr	fp, [sp, #1096]	; 0x448
   25818:	bne	25a9c <npth_sleep@plt+0x103ac>
   2581c:	ldr	r3, [r0, #32]
   25820:	mov	r5, r0
   25824:	cmp	r3, r1
   25828:	beq	2585c <npth_sleep@plt+0x1016c>
   2582c:	cmp	r3, #1
   25830:	beq	25ba0 <npth_sleep@plt+0x104b0>
   25834:	cmp	r3, #3
   25838:	ldrne	r0, [pc, #936]	; 25be8 <npth_sleep@plt+0x104f8>
   2583c:	beq	25b48 <npth_sleep@plt+0x10458>
   25840:	ldr	r2, [sp, #1044]	; 0x414
   25844:	ldr	r3, [r4]
   25848:	cmp	r2, r3
   2584c:	bne	25bdc <npth_sleep@plt+0x104ec>
   25850:	add	sp, sp, #1040	; 0x410
   25854:	add	sp, sp, #12
   25858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2585c:	ldr	r3, [r0, #152]	; 0x98
   25860:	mov	r9, r2
   25864:	cmp	r3, #0
   25868:	addne	r3, r3, #1
   2586c:	strne	r3, [r0, #152]	; 0x98
   25870:	beq	25b28 <npth_sleep@plt+0x10438>
   25874:	cmp	sl, #0
   25878:	beq	25adc <npth_sleep@plt+0x103ec>
   2587c:	cmp	fp, #0
   25880:	beq	25894 <npth_sleep@plt+0x101a4>
   25884:	ldr	r3, [sp, #1100]	; 0x44c
   25888:	sub	r3, r3, #2
   2588c:	cmp	r3, #2
   25890:	bls	25aa4 <npth_sleep@plt+0x103b4>
   25894:	add	r8, sp, #40	; 0x28
   25898:	mov	r0, r8
   2589c:	ldr	r2, [pc, #840]	; 25bec <npth_sleep@plt+0x104fc>
   258a0:	ldr	r1, [pc, #840]	; 25bf0 <npth_sleep@plt+0x10500>
   258a4:	bl	15264 <gpgrt_snprintf@plt>
   258a8:	ldr	fp, [pc, #836]	; 25bf4 <npth_sleep@plt+0x10504>
   258ac:	mov	r3, #0
   258b0:	str	r3, [sp, #12]
   258b4:	ldr	r0, [fp]
   258b8:	mov	r2, r3
   258bc:	str	r3, [sp, #8]
   258c0:	str	r3, [sp, #4]
   258c4:	str	r3, [sp]
   258c8:	mov	r1, r8
   258cc:	bl	14d24 <assuan_transact@plt>
   258d0:	add	r3, r5, #152	; 0x98
   258d4:	str	r3, [sp, #20]
   258d8:	subs	r1, r0, #0
   258dc:	beq	258f0 <npth_sleep@plt+0x10200>
   258e0:	ldr	r3, [pc, #784]	; 25bf8 <npth_sleep@plt+0x10508>
   258e4:	uxth	r2, r1
   258e8:	cmp	r2, r3
   258ec:	bne	25b3c <npth_sleep@plt+0x1044c>
   258f0:	cmp	r9, #0
   258f4:	beq	25b64 <npth_sleep@plt+0x10474>
   258f8:	mov	r1, r9
   258fc:	mov	r0, r8
   25900:	bl	24220 <npth_sleep@plt+0xeb30>
   25904:	mov	r3, #0
   25908:	str	r3, [sp, #12]
   2590c:	str	r3, [sp, #8]
   25910:	str	r3, [sp, #4]
   25914:	str	r3, [sp]
   25918:	mov	r2, r3
   2591c:	mov	r1, r8
   25920:	ldr	r0, [fp]
   25924:	bl	14d24 <assuan_transact@plt>
   25928:	subs	r9, r0, #0
   2592c:	bne	25b38 <npth_sleep@plt+0x10448>
   25930:	mov	r3, sl
   25934:	ldr	r2, [pc, #704]	; 25bfc <npth_sleep@plt+0x1050c>
   25938:	ldr	r1, [pc, #688]	; 25bf0 <npth_sleep@plt+0x10500>
   2593c:	mov	r0, r8
   25940:	bl	15264 <gpgrt_snprintf@plt>
   25944:	str	r9, [sp, #12]
   25948:	str	r9, [sp, #8]
   2594c:	str	r9, [sp, #4]
   25950:	str	r9, [sp]
   25954:	mov	r1, r8
   25958:	mov	r3, r9
   2595c:	mov	r2, r9
   25960:	ldr	r0, [fp]
   25964:	bl	14d24 <assuan_transact@plt>
   25968:	subs	r1, r0, #0
   2596c:	bne	25b3c <npth_sleep@plt+0x1044c>
   25970:	ldr	r3, [sp, #1092]	; 0x444
   25974:	cmp	r3, #0
   25978:	beq	25988 <npth_sleep@plt+0x10298>
   2597c:	ldr	r3, [r7, #88]	; 0x58
   25980:	cmp	r3, #0
   25984:	bne	25b8c <npth_sleep@plt+0x1049c>
   25988:	ldr	r3, [sp, #16]
   2598c:	cmp	r3, #0
   25990:	beq	259d0 <npth_sleep@plt+0x102e0>
   25994:	ldr	r2, [pc, #612]	; 25c00 <npth_sleep@plt+0x10510>
   25998:	ldr	r1, [pc, #592]	; 25bf0 <npth_sleep@plt+0x10500>
   2599c:	mov	r0, r8
   259a0:	bl	15264 <gpgrt_snprintf@plt>
   259a4:	mov	r3, #0
   259a8:	str	r3, [sp, #12]
   259ac:	str	r3, [sp, #8]
   259b0:	str	r3, [sp, #4]
   259b4:	str	r3, [sp]
   259b8:	mov	r1, r8
   259bc:	mov	r2, r3
   259c0:	ldr	r0, [fp]
   259c4:	bl	14d24 <assuan_transact@plt>
   259c8:	subs	r1, r0, #0
   259cc:	bne	25b3c <npth_sleep@plt+0x1044c>
   259d0:	mov	r5, #0
   259d4:	mov	r3, #496	; 0x1f0
   259d8:	ldr	r0, [pc, #548]	; 25c04 <npth_sleep@plt+0x10514>
   259dc:	str	r5, [sp, #36]	; 0x24
   259e0:	str	r5, [sp, #28]
   259e4:	str	r3, [sp, #32]
   259e8:	bl	14d54 <gcry_malloc_secure@plt>
   259ec:	cmp	r0, r5
   259f0:	str	r0, [sp, #36]	; 0x24
   259f4:	beq	25ba8 <npth_sleep@plt+0x104b8>
   259f8:	mov	r1, #2
   259fc:	ldr	r0, [fp]
   25a00:	bl	14cf4 <assuan_get_flag@plt>
   25a04:	mov	r7, r0
   25a08:	ldr	r0, [fp]
   25a0c:	bl	14b5c <assuan_begin_confidential@plt>
   25a10:	ldr	r0, [fp]
   25a14:	ldr	r2, [pc, #492]	; 25c08 <npth_sleep@plt+0x10518>
   25a18:	ldr	r1, [pc, #492]	; 25c0c <npth_sleep@plt+0x1051c>
   25a1c:	add	r3, sp, #28
   25a20:	stmib	sp, {r0, r2}
   25a24:	add	r2, sp, #24
   25a28:	str	r1, [sp]
   25a2c:	str	r2, [sp, #12]
   25a30:	ldr	r1, [pc, #472]	; 25c10 <npth_sleep@plt+0x10520>
   25a34:	ldr	r2, [pc, #472]	; 25c14 <npth_sleep@plt+0x10524>
   25a38:	str	r5, [sp, #24]
   25a3c:	bl	14d24 <assuan_transact@plt>
   25a40:	mov	r2, r7
   25a44:	mov	r1, #2
   25a48:	mov	r5, r0
   25a4c:	ldr	r0, [fp]
   25a50:	bl	15444 <assuan_set_flag@plt>
   25a54:	cmp	r5, #0
   25a58:	beq	25b10 <npth_sleep@plt+0x10420>
   25a5c:	lsr	r3, r5, #24
   25a60:	ands	r3, r3, #127	; 0x7f
   25a64:	beq	25a78 <npth_sleep@plt+0x10388>
   25a68:	ldr	r2, [pc, #424]	; 25c18 <npth_sleep@plt+0x10528>
   25a6c:	uxth	r1, r5
   25a70:	cmp	r1, r2
   25a74:	beq	25bbc <npth_sleep@plt+0x104cc>
   25a78:	ldr	r3, [sp, #24]
   25a7c:	tst	r3, #1
   25a80:	beq	25a90 <npth_sleep@plt+0x103a0>
   25a84:	uxth	r3, r5
   25a88:	cmp	r3, #99	; 0x63
   25a8c:	beq	25bd0 <npth_sleep@plt+0x104e0>
   25a90:	ldr	r0, [sp, #36]	; 0x24
   25a94:	bl	149dc <gcry_free@plt>
   25a98:	b	25b18 <npth_sleep@plt+0x10428>
   25a9c:	ldr	r0, [pc, #376]	; 25c1c <npth_sleep@plt+0x1052c>
   25aa0:	b	25840 <npth_sleep@plt+0x10150>
   25aa4:	ldr	r3, [sp, #1100]	; 0x44c
   25aa8:	cmp	r3, #3
   25aac:	moveq	r3, #117	; 0x75
   25ab0:	beq	25ac0 <npth_sleep@plt+0x103d0>
   25ab4:	cmp	r3, #4
   25ab8:	moveq	r3, #115	; 0x73
   25abc:	movne	r3, #110	; 0x6e
   25ac0:	add	r8, sp, #40	; 0x28
   25ac4:	str	fp, [sp]
   25ac8:	mov	r0, r8
   25acc:	ldr	r2, [pc, #332]	; 25c20 <npth_sleep@plt+0x10530>
   25ad0:	ldr	r1, [pc, #280]	; 25bf0 <npth_sleep@plt+0x10500>
   25ad4:	bl	15264 <gpgrt_snprintf@plt>
   25ad8:	b	258a8 <npth_sleep@plt+0x101b8>
   25adc:	cmp	r9, #0
   25ae0:	ldr	r8, [r5, #24]
   25ae4:	beq	25b78 <npth_sleep@plt+0x10488>
   25ae8:	ldr	r1, [pc, #308]	; 25c24 <npth_sleep@plt+0x10534>
   25aec:	mov	r0, r9
   25af0:	bl	14694 <strstr@plt>
   25af4:	cmp	r0, #0
   25af8:	beq	25b78 <npth_sleep@plt+0x10488>
   25afc:	mov	r0, r8
   25b00:	ldr	r1, [pc, #288]	; 25c28 <npth_sleep@plt+0x10538>
   25b04:	bl	36f60 <npth_sleep@plt+0x21870>
   25b08:	mov	sl, r0
   25b0c:	b	2587c <npth_sleep@plt+0x1018c>
   25b10:	ldr	r3, [sp, #36]	; 0x24
   25b14:	str	r3, [r6]
   25b18:	mov	r1, r5
   25b1c:	ldr	r0, [sp, #20]
   25b20:	bl	240c4 <npth_sleep@plt+0xe9d4>
   25b24:	b	25840 <npth_sleep@plt+0x10150>
   25b28:	bl	2446c <npth_sleep@plt+0xed7c>
   25b2c:	cmp	r0, #0
   25b30:	bne	25840 <npth_sleep@plt+0x10150>
   25b34:	b	25874 <npth_sleep@plt+0x10184>
   25b38:	mov	r1, r9
   25b3c:	ldr	r0, [sp, #20]
   25b40:	bl	240c4 <npth_sleep@plt+0xe9d4>
   25b44:	b	25840 <npth_sleep@plt+0x10150>
   25b48:	mov	r3, #255	; 0xff
   25b4c:	str	r3, [sp]
   25b50:	mov	r2, r6
   25b54:	add	r3, sp, #28
   25b58:	ldr	r1, [pc, #204]	; 25c2c <npth_sleep@plt+0x1053c>
   25b5c:	bl	1f6c8 <npth_sleep@plt+0x9fd8>
   25b60:	b	25840 <npth_sleep@plt+0x10150>
   25b64:	ldr	r2, [pc, #196]	; 25c30 <npth_sleep@plt+0x10540>
   25b68:	ldr	r1, [pc, #128]	; 25bf0 <npth_sleep@plt+0x10500>
   25b6c:	mov	r0, r8
   25b70:	bl	15264 <gpgrt_snprintf@plt>
   25b74:	b	25904 <npth_sleep@plt+0x10214>
   25b78:	mov	r0, r8
   25b7c:	ldr	r1, [pc, #176]	; 25c34 <npth_sleep@plt+0x10544>
   25b80:	bl	36f60 <npth_sleep@plt+0x21870>
   25b84:	mov	sl, r0
   25b88:	b	2587c <npth_sleep@plt+0x1018c>
   25b8c:	mov	r0, r5
   25b90:	bl	24298 <npth_sleep@plt+0xeba8>
   25b94:	subs	r1, r0, #0
   25b98:	beq	25988 <npth_sleep@plt+0x10298>
   25b9c:	b	25b3c <npth_sleep@plt+0x1044c>
   25ba0:	ldr	r0, [pc, #144]	; 25c38 <npth_sleep@plt+0x10548>
   25ba4:	b	25840 <npth_sleep@plt+0x10150>
   25ba8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   25bac:	subs	r1, r0, #0
   25bb0:	uxthne	r1, r1
   25bb4:	orrne	r1, r1, #67108864	; 0x4000000
   25bb8:	b	25b3c <npth_sleep@plt+0x1044c>
   25bbc:	ldr	r2, [sp, #24]
   25bc0:	lsl	r3, r3, #24
   25bc4:	tst	r2, #1
   25bc8:	orr	r5, r3, #99	; 0x63
   25bcc:	beq	25a90 <npth_sleep@plt+0x103a0>
   25bd0:	and	r5, r5, #2130706432	; 0x7f000000
   25bd4:	orr	r5, r5, #198	; 0xc6
   25bd8:	b	25a90 <npth_sleep@plt+0x103a0>
   25bdc:	bl	14a60 <__stack_chk_fail@plt>
   25be0:	muleq	r6, r8, r9
   25be4:	andeq	ip, r6, r8, lsr r8
   25be8:	streq	r0, [r0], #-85	; 0xffffffab
   25bec:	ldrdeq	r6, [r5], -r0
   25bf0:	andeq	r0, r0, sl, ror #7
   25bf4:	andeq	sp, r6, r4, ror r6
   25bf8:	andeq	r0, r0, r3, lsl r1
   25bfc:	strdeq	r6, [r5], -r0
   25c00:	andeq	r6, r5, r0, lsl #4
   25c04:	strdeq	r0, [r0], -sl
   25c08:	andeq	r3, r2, ip, asr #29
   25c0c:			; <UNDEFINED> instruction: 0x00023bb0
   25c10:	andeq	r6, r5, r8, lsr r2
   25c14:	andeq	r3, r2, r8, ror #28
   25c18:	andeq	r0, r0, r5, lsl r1
   25c1c:	streq	r0, [r0], #-11
   25c20:			; <UNDEFINED> instruction: 0x000561bc
   25c24:	muleq	r5, r4, r2
   25c28:	andeq	r6, r5, r8, lsr r4
   25c2c:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   25c30:	andeq	r6, r5, r4, asr #5
   25c34:	andeq	r6, r5, r4, ror #3
   25c38:	streq	r0, [r0], #-99	; 0xffffff9d
   25c3c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25c40:	sub	sp, sp, #1024	; 0x400
   25c44:	ldr	r5, [pc, #584]	; 25e94 <npth_sleep@plt+0x107a4>
   25c48:	ldr	ip, [r0, #32]
   25c4c:	sub	sp, sp, #8
   25c50:	ldr	lr, [r5]
   25c54:	cmp	ip, #0
   25c58:	str	lr, [sp, #1028]	; 0x404
   25c5c:	beq	25c8c <npth_sleep@plt+0x1059c>
   25c60:	ldr	r3, [pc, #560]	; 25e98 <npth_sleep@plt+0x107a8>
   25c64:	cmp	ip, #1
   25c68:	ldr	r0, [pc, #556]	; 25e9c <npth_sleep@plt+0x107ac>
   25c6c:	movne	r0, r3
   25c70:	ldr	r2, [sp, #1028]	; 0x404
   25c74:	ldr	r3, [r5]
   25c78:	cmp	r2, r3
   25c7c:	bne	25e90 <npth_sleep@plt+0x107a0>
   25c80:	add	sp, sp, #1024	; 0x400
   25c84:	add	sp, sp, #8
   25c88:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c8c:	mov	r6, r3
   25c90:	ldr	r3, [r0, #152]	; 0x98
   25c94:	mov	r4, r0
   25c98:	cmp	r3, #0
   25c9c:	addne	r3, r3, #1
   25ca0:	mov	r7, r2
   25ca4:	strne	r3, [r0, #152]	; 0x98
   25ca8:	bne	25cc0 <npth_sleep@plt+0x105d0>
   25cac:	str	r1, [sp, #20]
   25cb0:	bl	2446c <npth_sleep@plt+0xed7c>
   25cb4:	ldr	r1, [sp, #20]
   25cb8:	cmp	r0, #0
   25cbc:	bne	25c70 <npth_sleep@plt+0x10580>
   25cc0:	add	r8, sp, #24
   25cc4:	cmp	r1, #0
   25cc8:	mov	r0, r8
   25ccc:	beq	25e24 <npth_sleep@plt+0x10734>
   25cd0:	bl	24220 <npth_sleep@plt+0xeb30>
   25cd4:	ldr	sl, [pc, #452]	; 25ea0 <npth_sleep@plt+0x107b0>
   25cd8:	mov	r3, #0
   25cdc:	str	r3, [sp, #12]
   25ce0:	ldr	r0, [sl]
   25ce4:	str	r3, [sp, #8]
   25ce8:	str	r3, [sp, #4]
   25cec:	str	r3, [sp]
   25cf0:	mov	r2, r3
   25cf4:	mov	r1, r8
   25cf8:	bl	14d24 <assuan_transact@plt>
   25cfc:	add	r4, r4, #152	; 0x98
   25d00:	subs	r9, r0, #0
   25d04:	beq	25d38 <npth_sleep@plt+0x10648>
   25d08:	lsr	r3, r9, #24
   25d0c:	ands	r3, r3, #127	; 0x7f
   25d10:	beq	25d28 <npth_sleep@plt+0x10638>
   25d14:	ldr	r2, [pc, #392]	; 25ea4 <npth_sleep@plt+0x107b4>
   25d18:	uxth	r1, r9
   25d1c:	cmp	r1, r2
   25d20:	lsleq	r3, r3, #24
   25d24:	orreq	r9, r3, #99	; 0x63
   25d28:	mov	r1, r9
   25d2c:	mov	r0, r4
   25d30:	bl	240c4 <npth_sleep@plt+0xe9d4>
   25d34:	b	25c70 <npth_sleep@plt+0x10580>
   25d38:	cmp	r7, #0
   25d3c:	beq	25d80 <npth_sleep@plt+0x10690>
   25d40:	mov	r3, r7
   25d44:	ldr	r2, [pc, #348]	; 25ea8 <npth_sleep@plt+0x107b8>
   25d48:	ldr	r1, [pc, #348]	; 25eac <npth_sleep@plt+0x107bc>
   25d4c:	mov	r0, r8
   25d50:	bl	15264 <gpgrt_snprintf@plt>
   25d54:	mov	r1, r8
   25d58:	str	r9, [sp, #12]
   25d5c:	str	r9, [sp, #8]
   25d60:	str	r9, [sp, #4]
   25d64:	str	r9, [sp]
   25d68:	mov	r3, r9
   25d6c:	mov	r2, r9
   25d70:	ldr	r0, [sl]
   25d74:	bl	14d24 <assuan_transact@plt>
   25d78:	subs	r1, r0, #0
   25d7c:	bne	25d2c <npth_sleep@plt+0x1063c>
   25d80:	cmp	r6, #0
   25d84:	beq	25dd4 <npth_sleep@plt+0x106e4>
   25d88:	ldr	r3, [sp, #1064]	; 0x428
   25d8c:	cmp	r3, #0
   25d90:	bne	25e34 <npth_sleep@plt+0x10744>
   25d94:	mov	r3, r6
   25d98:	ldr	r2, [pc, #272]	; 25eb0 <npth_sleep@plt+0x107c0>
   25d9c:	ldr	r1, [pc, #264]	; 25eac <npth_sleep@plt+0x107bc>
   25da0:	mov	r0, r8
   25da4:	bl	15264 <gpgrt_snprintf@plt>
   25da8:	mov	r3, #0
   25dac:	mov	r1, r8
   25db0:	str	r3, [sp, #12]
   25db4:	str	r3, [sp, #8]
   25db8:	str	r3, [sp, #4]
   25dbc:	str	r3, [sp]
   25dc0:	mov	r2, r3
   25dc4:	ldr	r0, [sl]
   25dc8:	bl	14d24 <assuan_transact@plt>
   25dcc:	cmp	r0, #0
   25dd0:	bne	25e80 <npth_sleep@plt+0x10790>
   25dd4:	mov	r3, #0
   25dd8:	ldr	r1, [pc, #212]	; 25eb4 <npth_sleep@plt+0x107c4>
   25ddc:	ldr	r0, [sl]
   25de0:	str	r3, [sp, #12]
   25de4:	str	r3, [sp, #8]
   25de8:	str	r3, [sp, #4]
   25dec:	str	r3, [sp]
   25df0:	mov	r2, r3
   25df4:	bl	14d24 <assuan_transact@plt>
   25df8:	subs	r1, r0, #0
   25dfc:	beq	25d2c <npth_sleep@plt+0x1063c>
   25e00:	lsr	r3, r1, #24
   25e04:	ands	r3, r3, #127	; 0x7f
   25e08:	beq	25d2c <npth_sleep@plt+0x1063c>
   25e0c:	ldr	r2, [pc, #144]	; 25ea4 <npth_sleep@plt+0x107b4>
   25e10:	uxth	r0, r1
   25e14:	cmp	r0, r2
   25e18:	lsleq	r3, r3, #24
   25e1c:	orreq	r1, r3, #99	; 0x63
   25e20:	b	25d2c <npth_sleep@plt+0x1063c>
   25e24:	ldr	r2, [pc, #140]	; 25eb8 <npth_sleep@plt+0x107c8>
   25e28:	ldr	r1, [pc, #124]	; 25eac <npth_sleep@plt+0x107bc>
   25e2c:	bl	15264 <gpgrt_snprintf@plt>
   25e30:	b	25cd4 <npth_sleep@plt+0x105e4>
   25e34:	mov	r3, r6
   25e38:	ldr	r2, [pc, #124]	; 25ebc <npth_sleep@plt+0x107cc>
   25e3c:	ldr	r1, [pc, #104]	; 25eac <npth_sleep@plt+0x107bc>
   25e40:	mov	r0, r8
   25e44:	bl	15264 <gpgrt_snprintf@plt>
   25e48:	mov	r3, #0
   25e4c:	mov	r2, r3
   25e50:	str	r3, [sp, #12]
   25e54:	str	r3, [sp, #8]
   25e58:	str	r3, [sp, #4]
   25e5c:	str	r3, [sp]
   25e60:	mov	r1, r8
   25e64:	ldr	r0, [sl]
   25e68:	bl	14d24 <assuan_transact@plt>
   25e6c:	ldr	r3, [pc, #76]	; 25ec0 <npth_sleep@plt+0x107d0>
   25e70:	uxth	r2, r0
   25e74:	cmp	r2, r3
   25e78:	bne	25dcc <npth_sleep@plt+0x106dc>
   25e7c:	b	25d94 <npth_sleep@plt+0x106a4>
   25e80:	mov	r1, r0
   25e84:	mov	r0, r4
   25e88:	bl	240c4 <npth_sleep@plt+0xe9d4>
   25e8c:	b	25c70 <npth_sleep@plt+0x10580>
   25e90:	bl	14a60 <__stack_chk_fail@plt>
   25e94:	andeq	ip, r6, r8, lsr r8
   25e98:	streq	r0, [r0], #-85	; 0xffffffab
   25e9c:	streq	r0, [r0], #-99	; 0xffffff9d
   25ea0:	andeq	sp, r6, r4, ror r6
   25ea4:	andeq	r0, r0, r5, lsl r1
   25ea8:	andeq	r6, r5, ip, asr #5
   25eac:	andeq	r0, r0, sl, ror #7
   25eb0:	ldrdeq	r6, [r5], -r8
   25eb4:	strdeq	r6, [r5], -r4
   25eb8:	andeq	r6, r5, r4, asr #5
   25ebc:	andeq	r6, r5, r8, ror #5
   25ec0:	andeq	r0, r0, r3, lsl r1
   25ec4:	push	{r4, r5, r6, r7, r8, r9, lr}
   25ec8:	sub	sp, sp, #1024	; 0x400
   25ecc:	ldr	r5, [pc, #400]	; 26064 <npth_sleep@plt+0x10974>
   25ed0:	ldr	ip, [r0, #32]
   25ed4:	sub	sp, sp, #4
   25ed8:	ldr	r3, [r5]
   25edc:	cmp	ip, #0
   25ee0:	str	r3, [sp, #1020]	; 0x3fc
   25ee4:	bne	26044 <npth_sleep@plt+0x10954>
   25ee8:	ldr	r3, [r0, #152]	; 0x98
   25eec:	mov	r4, r0
   25ef0:	cmp	r3, #0
   25ef4:	addne	r3, r3, #1
   25ef8:	mov	r6, r1
   25efc:	mov	r8, r2
   25f00:	strne	r3, [r0, #152]	; 0x98
   25f04:	beq	25f84 <npth_sleep@plt+0x10894>
   25f08:	cmp	r6, #0
   25f0c:	add	r7, sp, #16
   25f10:	beq	2604c <npth_sleep@plt+0x1095c>
   25f14:	mov	r1, r6
   25f18:	mov	r0, r7
   25f1c:	bl	24220 <npth_sleep@plt+0xeb30>
   25f20:	ldr	r9, [pc, #320]	; 26068 <npth_sleep@plt+0x10978>
   25f24:	mov	r3, #0
   25f28:	str	r3, [sp, #12]
   25f2c:	ldr	r0, [r9]
   25f30:	str	r3, [sp, #8]
   25f34:	str	r3, [sp, #4]
   25f38:	str	r3, [sp]
   25f3c:	mov	r2, r3
   25f40:	mov	r1, r7
   25f44:	bl	14d24 <assuan_transact@plt>
   25f48:	add	r4, r4, #152	; 0x98
   25f4c:	subs	r6, r0, #0
   25f50:	beq	25fac <npth_sleep@plt+0x108bc>
   25f54:	lsr	r3, r6, #24
   25f58:	ands	r3, r3, #127	; 0x7f
   25f5c:	beq	25f74 <npth_sleep@plt+0x10884>
   25f60:	ldr	r2, [pc, #260]	; 2606c <npth_sleep@plt+0x1097c>
   25f64:	uxth	r1, r6
   25f68:	cmp	r1, r2
   25f6c:	lsleq	r3, r3, #24
   25f70:	orreq	r6, r3, #99	; 0x63
   25f74:	mov	r1, r6
   25f78:	mov	r0, r4
   25f7c:	bl	240c4 <npth_sleep@plt+0xe9d4>
   25f80:	b	25f90 <npth_sleep@plt+0x108a0>
   25f84:	bl	2446c <npth_sleep@plt+0xed7c>
   25f88:	cmp	r0, #0
   25f8c:	beq	25f08 <npth_sleep@plt+0x10818>
   25f90:	ldr	r2, [sp, #1020]	; 0x3fc
   25f94:	ldr	r3, [r5]
   25f98:	cmp	r2, r3
   25f9c:	bne	26060 <npth_sleep@plt+0x10970>
   25fa0:	add	sp, sp, #1024	; 0x400
   25fa4:	add	sp, sp, #4
   25fa8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   25fac:	cmp	r8, #0
   25fb0:	beq	25ff4 <npth_sleep@plt+0x10904>
   25fb4:	mov	r3, r8
   25fb8:	ldr	r2, [pc, #176]	; 26070 <npth_sleep@plt+0x10980>
   25fbc:	ldr	r1, [pc, #176]	; 26074 <npth_sleep@plt+0x10984>
   25fc0:	mov	r0, r7
   25fc4:	bl	15264 <gpgrt_snprintf@plt>
   25fc8:	mov	r1, r7
   25fcc:	str	r6, [sp, #12]
   25fd0:	str	r6, [sp, #8]
   25fd4:	str	r6, [sp, #4]
   25fd8:	str	r6, [sp]
   25fdc:	mov	r3, r6
   25fe0:	mov	r2, r6
   25fe4:	ldr	r0, [r9]
   25fe8:	bl	14d24 <assuan_transact@plt>
   25fec:	subs	r1, r0, #0
   25ff0:	bne	25f78 <npth_sleep@plt+0x10888>
   25ff4:	mov	r3, #0
   25ff8:	ldr	r1, [pc, #120]	; 26078 <npth_sleep@plt+0x10988>
   25ffc:	ldr	r0, [r9]
   26000:	str	r3, [sp, #12]
   26004:	str	r3, [sp, #8]
   26008:	str	r3, [sp, #4]
   2600c:	str	r3, [sp]
   26010:	mov	r2, r3
   26014:	bl	14d24 <assuan_transact@plt>
   26018:	subs	r1, r0, #0
   2601c:	beq	25f78 <npth_sleep@plt+0x10888>
   26020:	lsr	r3, r1, #24
   26024:	ands	r3, r3, #127	; 0x7f
   26028:	beq	25f78 <npth_sleep@plt+0x10888>
   2602c:	ldr	r2, [pc, #56]	; 2606c <npth_sleep@plt+0x1097c>
   26030:	uxth	r0, r1
   26034:	cmp	r0, r2
   26038:	lsleq	r3, r3, #24
   2603c:	orreq	r1, r3, #99	; 0x63
   26040:	b	25f78 <npth_sleep@plt+0x10888>
   26044:	ldr	r0, [pc, #48]	; 2607c <npth_sleep@plt+0x1098c>
   26048:	b	25f90 <npth_sleep@plt+0x108a0>
   2604c:	mov	r0, r7
   26050:	ldr	r2, [pc, #40]	; 26080 <npth_sleep@plt+0x10990>
   26054:	ldr	r1, [pc, #24]	; 26074 <npth_sleep@plt+0x10984>
   26058:	bl	15264 <gpgrt_snprintf@plt>
   2605c:	b	25f20 <npth_sleep@plt+0x10830>
   26060:	bl	14a60 <__stack_chk_fail@plt>
   26064:	andeq	ip, r6, r8, lsr r8
   26068:	andeq	sp, r6, r4, ror r6
   2606c:	andeq	r0, r0, r5, lsl r1
   26070:	andeq	r6, r5, ip, asr #5
   26074:	andeq	r0, r0, sl, ror #7
   26078:	andeq	r5, r5, r8, asr #24
   2607c:	streq	r0, [r0], #-99	; 0xffffff9d
   26080:	andeq	r6, r5, r4, asr #5
   26084:	push	{r4, r5, r6, r7, r8, r9, lr}
   26088:	sub	sp, sp, #1056	; 0x420
   2608c:	ldr	r5, [pc, #472]	; 2626c <npth_sleep@plt+0x10b7c>
   26090:	ldr	ip, [r0, #32]
   26094:	sub	sp, sp, #12
   26098:	ldr	r3, [r5]
   2609c:	cmp	ip, #0
   260a0:	str	r3, [sp, #1060]	; 0x424
   260a4:	bne	26218 <npth_sleep@plt+0x10b28>
   260a8:	ldr	r3, [r0, #152]	; 0x98
   260ac:	mov	r4, r0
   260b0:	cmp	r3, #0
   260b4:	addne	r3, r3, #1
   260b8:	mov	r8, r1
   260bc:	mov	r7, r2
   260c0:	strne	r3, [r0, #152]	; 0x98
   260c4:	beq	261b0 <npth_sleep@plt+0x10ac0>
   260c8:	cmp	r8, #0
   260cc:	add	r6, sp, #56	; 0x38
   260d0:	beq	26220 <npth_sleep@plt+0x10b30>
   260d4:	mov	r1, r8
   260d8:	mov	r0, r6
   260dc:	bl	24220 <npth_sleep@plt+0xeb30>
   260e0:	ldr	r9, [pc, #392]	; 26270 <npth_sleep@plt+0x10b80>
   260e4:	mov	r3, #0
   260e8:	str	r3, [sp, #12]
   260ec:	ldr	r0, [r9]
   260f0:	str	r3, [sp, #8]
   260f4:	str	r3, [sp, #4]
   260f8:	str	r3, [sp]
   260fc:	mov	r2, r3
   26100:	mov	r1, r6
   26104:	bl	14d24 <assuan_transact@plt>
   26108:	subs	r8, r0, #0
   2610c:	bne	26254 <npth_sleep@plt+0x10b64>
   26110:	cmp	r7, #0
   26114:	beq	26158 <npth_sleep@plt+0x10a68>
   26118:	mov	r3, r7
   2611c:	ldr	r2, [pc, #336]	; 26274 <npth_sleep@plt+0x10b84>
   26120:	ldr	r1, [pc, #336]	; 26278 <npth_sleep@plt+0x10b88>
   26124:	mov	r0, r6
   26128:	bl	15264 <gpgrt_snprintf@plt>
   2612c:	mov	r1, r6
   26130:	str	r8, [sp, #12]
   26134:	str	r8, [sp, #8]
   26138:	str	r8, [sp, #4]
   2613c:	str	r8, [sp]
   26140:	mov	r3, r8
   26144:	mov	r2, r8
   26148:	ldr	r0, [r9]
   2614c:	bl	14d24 <assuan_transact@plt>
   26150:	subs	r1, r0, #0
   26154:	bne	26208 <npth_sleep@plt+0x10b18>
   26158:	add	r0, sp, #20
   2615c:	bl	15030 <pthread_attr_init@plt>
   26160:	subs	r6, r0, #0
   26164:	bne	26234 <npth_sleep@plt+0x10b44>
   26168:	mov	r1, r6
   2616c:	add	r0, sp, #20
   26170:	bl	155dc <pthread_attr_setdetachstate@plt>
   26174:	mov	r3, r6
   26178:	ldr	r2, [pc, #252]	; 2627c <npth_sleep@plt+0x10b8c>
   2617c:	add	r1, sp, #20
   26180:	ldr	r0, [pc, #248]	; 26280 <npth_sleep@plt+0x10b90>
   26184:	str	r6, [r9, #4]
   26188:	bl	1545c <npth_create@plt>
   2618c:	mov	r6, r0
   26190:	add	r0, sp, #20
   26194:	bl	147e4 <pthread_attr_destroy@plt>
   26198:	cmp	r6, #0
   2619c:	bne	261dc <npth_sleep@plt+0x10aec>
   261a0:	ldr	r0, [r9, #40]	; 0x28
   261a4:	ldr	r1, [pc, #216]	; 26284 <npth_sleep@plt+0x10b94>
   261a8:	bl	147b4 <npth_setname_np@plt>
   261ac:	b	261bc <npth_sleep@plt+0x10acc>
   261b0:	bl	2446c <npth_sleep@plt+0xed7c>
   261b4:	subs	r6, r0, #0
   261b8:	beq	260c8 <npth_sleep@plt+0x109d8>
   261bc:	ldr	r2, [sp, #1060]	; 0x424
   261c0:	ldr	r3, [r5]
   261c4:	mov	r0, r6
   261c8:	cmp	r2, r3
   261cc:	bne	26268 <npth_sleep@plt+0x10b78>
   261d0:	add	sp, sp, #1056	; 0x420
   261d4:	add	sp, sp, #12
   261d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   261dc:	mov	r0, r6
   261e0:	bl	14bf8 <gpg_err_code_from_errno@plt>
   261e4:	subs	r7, r0, #0
   261e8:	mov	r0, r6
   261ec:	uxthne	r7, r7
   261f0:	orrne	r7, r7, #67108864	; 0x4000000
   261f4:	bl	14dcc <strerror@plt>
   261f8:	mov	r1, r0
   261fc:	ldr	r0, [pc, #132]	; 26288 <npth_sleep@plt+0x10b98>
   26200:	bl	3d484 <npth_sleep@plt+0x27d94>
   26204:	mov	r1, r7
   26208:	add	r0, r4, #152	; 0x98
   2620c:	bl	240c4 <npth_sleep@plt+0xe9d4>
   26210:	mov	r6, r0
   26214:	b	261bc <npth_sleep@plt+0x10acc>
   26218:	ldr	r6, [pc, #108]	; 2628c <npth_sleep@plt+0x10b9c>
   2621c:	b	261bc <npth_sleep@plt+0x10acc>
   26220:	mov	r0, r6
   26224:	ldr	r2, [pc, #100]	; 26290 <npth_sleep@plt+0x10ba0>
   26228:	ldr	r1, [pc, #72]	; 26278 <npth_sleep@plt+0x10b88>
   2622c:	bl	15264 <gpgrt_snprintf@plt>
   26230:	b	260e0 <npth_sleep@plt+0x109f0>
   26234:	bl	14bf8 <gpg_err_code_from_errno@plt>
   26238:	subs	r1, r0, #0
   2623c:	add	r0, r4, #152	; 0x98
   26240:	uxthne	r1, r1
   26244:	orrne	r1, r1, #67108864	; 0x4000000
   26248:	bl	240c4 <npth_sleep@plt+0xe9d4>
   2624c:	mov	r6, r0
   26250:	b	261bc <npth_sleep@plt+0x10acc>
   26254:	mov	r1, r8
   26258:	add	r0, r4, #152	; 0x98
   2625c:	bl	240c4 <npth_sleep@plt+0xe9d4>
   26260:	mov	r6, r0
   26264:	b	261bc <npth_sleep@plt+0x10acc>
   26268:	bl	14a60 <__stack_chk_fail@plt>
   2626c:	andeq	ip, r6, r8, lsr r8
   26270:	andeq	sp, r6, r4, ror r6
   26274:	andeq	r6, r5, ip, asr #5
   26278:	andeq	r0, r0, sl, ror #7
   2627c:	andeq	r3, r2, r0, ror #22
   26280:	muleq	r6, ip, r6
   26284:	andeq	r6, r5, r8, lsr #6
   26288:	strdeq	r6, [r5], -ip
   2628c:	streq	r0, [r0], #-99	; 0xffffff9d
   26290:	andeq	r6, r5, r4, asr #5
   26294:	push	{r4, r5, r6, lr}
   26298:	ldr	r4, [pc, #204]	; 2636c <npth_sleep@plt+0x10c7c>
   2629c:	ldr	r3, [r4, #40]	; 0x28
   262a0:	cmp	r3, #0
   262a4:	beq	26308 <npth_sleep@plt+0x10c18>
   262a8:	ldr	r3, [r4]
   262ac:	cmp	r3, #0
   262b0:	beq	26308 <npth_sleep@plt+0x10c18>
   262b4:	mov	r5, r0
   262b8:	mov	r0, r3
   262bc:	bl	1554c <assuan_get_pid@plt>
   262c0:	add	r3, r0, #1
   262c4:	cmp	r3, #1
   262c8:	mov	r6, r0
   262cc:	bls	262dc <npth_sleep@plt+0x10bec>
   262d0:	ldr	r1, [r4, #4]
   262d4:	cmp	r1, #0
   262d8:	beq	26328 <npth_sleep@plt+0x10c38>
   262dc:	mov	r1, #0
   262e0:	ldr	r0, [r4, #40]	; 0x28
   262e4:	bl	14940 <npth_join@plt>
   262e8:	cmp	r0, #0
   262ec:	bne	26314 <npth_sleep@plt+0x10c24>
   262f0:	mov	r3, #0
   262f4:	add	r0, r5, #152	; 0x98
   262f8:	str	r3, [r4, #40]	; 0x28
   262fc:	mov	r1, r3
   26300:	pop	{r4, r5, r6, lr}
   26304:	b	240c4 <npth_sleep@plt+0xe9d4>
   26308:	ldr	r0, [pc, #96]	; 26370 <npth_sleep@plt+0x10c80>
   2630c:	pop	{r4, r5, r6, lr}
   26310:	b	3d5d0 <npth_sleep@plt+0x27ee0>
   26314:	bl	14dcc <strerror@plt>
   26318:	mov	r1, r0
   2631c:	ldr	r0, [pc, #80]	; 26374 <npth_sleep@plt+0x10c84>
   26320:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   26324:	b	262f0 <npth_sleep@plt+0x10c00>
   26328:	mov	r2, #1
   2632c:	bl	14c58 <waitpid@plt>
   26330:	cmn	r0, #1
   26334:	beq	262dc <npth_sleep@plt+0x10bec>
   26338:	cmp	r6, r0
   2633c:	beq	26358 <npth_sleep@plt+0x10c68>
   26340:	cmp	r6, #0
   26344:	ble	262dc <npth_sleep@plt+0x10bec>
   26348:	mov	r0, r6
   2634c:	mov	r1, #2
   26350:	bl	14e98 <kill@plt>
   26354:	b	262dc <npth_sleep@plt+0x10bec>
   26358:	mov	r2, #1
   2635c:	mov	r1, r2
   26360:	ldr	r0, [r4]
   26364:	bl	15444 <assuan_set_flag@plt>
   26368:	b	262dc <npth_sleep@plt+0x10bec>
   2636c:	andeq	sp, r6, r4, ror r6
   26370:	andeq	r6, r5, r8, lsr r3
   26374:	andeq	r6, r5, r0, ror r3
   26378:	ldr	r3, [pc, #36]	; 263a4 <npth_sleep@plt+0x10cb4>
   2637c:	ldr	r2, [r3]
   26380:	cmp	r2, #0
   26384:	bxeq	lr
   26388:	ldr	r3, [r3, #40]	; 0x28
   2638c:	cmp	r3, #0
   26390:	bxeq	lr
   26394:	ldr	r3, [r0, #152]	; 0x98
   26398:	cmp	r3, #0
   2639c:	bxeq	lr
   263a0:	b	26294 <npth_sleep@plt+0x10ba4>
   263a4:	andeq	sp, r6, r4, ror r6
   263a8:	push	{r4, r5, r6, r7, lr}
   263ac:	sub	sp, sp, #1024	; 0x400
   263b0:	ldr	r4, [pc, #208]	; 26488 <npth_sleep@plt+0x10d98>
   263b4:	sub	sp, sp, #4
   263b8:	subs	r7, r1, #0
   263bc:	ldr	r3, [r4]
   263c0:	str	r3, [sp, #1020]	; 0x3fc
   263c4:	beq	2647c <npth_sleep@plt+0x10d8c>
   263c8:	sub	r3, r2, #2
   263cc:	cmp	r3, #2
   263d0:	mov	r5, r2
   263d4:	bhi	2647c <npth_sleep@plt+0x10d8c>
   263d8:	ldr	r3, [r0, #152]	; 0x98
   263dc:	mov	r6, r0
   263e0:	cmp	r3, #0
   263e4:	addne	r3, r3, #1
   263e8:	strne	r3, [r0, #152]	; 0x98
   263ec:	beq	2646c <npth_sleep@plt+0x10d7c>
   263f0:	cmp	r5, #3
   263f4:	moveq	r3, #117	; 0x75
   263f8:	beq	26408 <npth_sleep@plt+0x10d18>
   263fc:	cmp	r5, #4
   26400:	moveq	r3, #115	; 0x73
   26404:	movne	r3, #110	; 0x6e
   26408:	ldr	r2, [pc, #124]	; 2648c <npth_sleep@plt+0x10d9c>
   2640c:	ldr	r1, [pc, #124]	; 26490 <npth_sleep@plt+0x10da0>
   26410:	str	r7, [sp]
   26414:	add	r0, sp, #16
   26418:	bl	15264 <gpgrt_snprintf@plt>
   2641c:	ldr	r2, [pc, #112]	; 26494 <npth_sleep@plt+0x10da4>
   26420:	mov	r3, #0
   26424:	add	r1, sp, #16
   26428:	ldr	r0, [r2]
   2642c:	str	r3, [sp, #12]
   26430:	str	r3, [sp, #8]
   26434:	str	r3, [sp, #4]
   26438:	str	r3, [sp]
   2643c:	mov	r2, r3
   26440:	bl	14d24 <assuan_transact@plt>
   26444:	mov	r1, r0
   26448:	add	r0, r6, #152	; 0x98
   2644c:	bl	240c4 <npth_sleep@plt+0xe9d4>
   26450:	ldr	r2, [sp, #1020]	; 0x3fc
   26454:	ldr	r3, [r4]
   26458:	cmp	r2, r3
   2645c:	bne	26484 <npth_sleep@plt+0x10d94>
   26460:	add	sp, sp, #1024	; 0x400
   26464:	add	sp, sp, #4
   26468:	pop	{r4, r5, r6, r7, pc}
   2646c:	bl	2446c <npth_sleep@plt+0xed7c>
   26470:	cmp	r0, #0
   26474:	bne	26450 <npth_sleep@plt+0x10d60>
   26478:	b	263f0 <npth_sleep@plt+0x10d00>
   2647c:	ldr	r0, [pc, #20]	; 26498 <npth_sleep@plt+0x10da8>
   26480:	b	26450 <npth_sleep@plt+0x10d60>
   26484:	bl	14a60 <__stack_chk_fail@plt>
   26488:	andeq	ip, r6, r8, lsr r8
   2648c:	andeq	r6, r5, r0, lsr #7
   26490:	andeq	r0, r0, sl, ror #7
   26494:	andeq	sp, r6, r4, ror r6
   26498:	streq	r0, [r0], #-60	; 0xffffffc4
   2649c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   264a0:	bl	40c24 <npth_sleep@plt+0x2b534>
   264a4:	ldr	r8, [pc, #400]	; 2663c <npth_sleep@plt+0x10f4c>
   264a8:	ldr	r5, [r8]
   264ac:	cmp	r5, #0
   264b0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   264b4:	ldr	r6, [pc, #388]	; 26640 <npth_sleep@plt+0x10f50>
   264b8:	ldr	r9, [pc, #388]	; 26644 <npth_sleep@plt+0x10f54>
   264bc:	mov	r7, r0
   264c0:	mov	r4, #0
   264c4:	ldr	r0, [r5, #16]
   264c8:	cmp	r0, #0
   264cc:	beq	26504 <npth_sleep@plt+0x10e14>
   264d0:	ldr	r3, [r5, #12]
   264d4:	cmp	r3, #0
   264d8:	blt	26504 <npth_sleep@plt+0x10e14>
   264dc:	ldr	r2, [r5, #8]
   264e0:	add	r2, r3, r2
   264e4:	cmp	r2, r7
   264e8:	bge	26504 <npth_sleep@plt+0x10e14>
   264ec:	ldr	r2, [r6]
   264f0:	tst	r2, #64	; 0x40
   264f4:	bne	2660c <npth_sleep@plt+0x10f1c>
   264f8:	bl	149dc <gcry_free@plt>
   264fc:	str	r4, [r5, #16]
   26500:	str	r7, [r5, #8]
   26504:	ldr	r5, [r5]
   26508:	cmp	r5, #0
   2650c:	bne	264c4 <npth_sleep@plt+0x10dd4>
   26510:	ldr	r4, [r8]
   26514:	cmp	r4, #0
   26518:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2651c:	ldr	r6, [pc, #284]	; 26640 <npth_sleep@plt+0x10f50>
   26520:	ldr	r9, [pc, #288]	; 26648 <npth_sleep@plt+0x10f58>
   26524:	b	26540 <npth_sleep@plt+0x10e50>
   26528:	bl	149dc <gcry_free@plt>
   2652c:	str	r5, [r4, #16]
   26530:	str	r7, [r4, #8]
   26534:	ldr	r4, [r4]
   26538:	cmp	r4, #0
   2653c:	beq	26590 <npth_sleep@plt+0x10ea0>
   26540:	ldrd	r0, [r4, #16]
   26544:	ldr	r3, [r6, #76]	; 0x4c
   26548:	ldr	r2, [r6, #80]	; 0x50
   2654c:	cmp	r1, #4
   26550:	movne	r2, r3
   26554:	cmp	r0, #0
   26558:	beq	26534 <npth_sleep@plt+0x10e44>
   2655c:	ldr	r1, [r4, #4]
   26560:	add	r2, r2, r1
   26564:	cmp	r2, r7
   26568:	bcs	26534 <npth_sleep@plt+0x10e44>
   2656c:	ldr	r2, [r6]
   26570:	tst	r2, #64	; 0x40
   26574:	beq	26528 <npth_sleep@plt+0x10e38>
   26578:	mov	r0, r9
   2657c:	ldr	r2, [r4, #24]
   26580:	add	r1, r4, #28
   26584:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   26588:	ldr	r0, [r4, #16]
   2658c:	b	26528 <npth_sleep@plt+0x10e38>
   26590:	ldr	r5, [r8]
   26594:	cmp	r5, #0
   26598:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2659c:	ldr	sl, [pc, #168]	; 2664c <npth_sleep@plt+0x10f5c>
   265a0:	b	265b0 <npth_sleep@plt+0x10ec0>
   265a4:	mov	r4, r5
   265a8:	subs	r5, r9, #0
   265ac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   265b0:	ldr	r3, [r5, #16]
   265b4:	ldr	r9, [r5]
   265b8:	cmp	r3, #0
   265bc:	bne	265a4 <npth_sleep@plt+0x10eb4>
   265c0:	ldr	r3, [r5, #12]
   265c4:	cmp	r3, #0
   265c8:	blt	265a4 <npth_sleep@plt+0x10eb4>
   265cc:	ldr	r3, [r5, #8]
   265d0:	add	r3, r3, #1792	; 0x700
   265d4:	add	r3, r3, #8
   265d8:	cmp	r3, r7
   265dc:	bge	265a4 <npth_sleep@plt+0x10eb4>
   265e0:	ldr	r3, [r6]
   265e4:	tst	r3, #64	; 0x40
   265e8:	bne	26624 <npth_sleep@plt+0x10f34>
   265ec:	mov	r0, r5
   265f0:	bl	149dc <gcry_free@plt>
   265f4:	cmp	r4, #0
   265f8:	streq	r9, [r8]
   265fc:	strne	r9, [r4]
   26600:	subs	r5, r9, #0
   26604:	bne	265b0 <npth_sleep@plt+0x10ec0>
   26608:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2660c:	mov	r0, r9
   26610:	ldr	r2, [r5, #24]
   26614:	add	r1, r5, #28
   26618:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   2661c:	ldr	r0, [r5, #16]
   26620:	b	264f8 <npth_sleep@plt+0x10e08>
   26624:	ldr	r3, [r5, #20]
   26628:	ldr	r2, [r5, #24]
   2662c:	add	r1, r5, #28
   26630:	mov	r0, sl
   26634:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   26638:	b	265ec <npth_sleep@plt+0x10efc>
   2663c:	andeq	sp, r6, r0, lsr #13
   26640:	muleq	r6, r8, r9
   26644:	andeq	r6, r5, r8, lsl r5
   26648:	andeq	r6, r5, r4, asr #10
   2664c:	andeq	r6, r5, r0, ror r5
   26650:	push	{r4, r5, r6, r7, r8, lr}
   26654:	mov	r2, #7
   26658:	ldr	r5, [pc, #156]	; 266fc <npth_sleep@plt+0x1100c>
   2665c:	mov	r1, r2
   26660:	add	r0, r5, #4
   26664:	mov	r3, #1
   26668:	bl	14df0 <gcry_cipher_open@plt>
   2666c:	subs	r4, r0, #0
   26670:	beq	26694 <npth_sleep@plt+0x10fa4>
   26674:	mov	r0, r4
   26678:	bl	15408 <gpg_strerror@plt>
   2667c:	ldr	r4, [pc, #124]	; 26700 <npth_sleep@plt+0x11010>
   26680:	mov	r1, r0
   26684:	ldr	r0, [pc, #120]	; 26704 <npth_sleep@plt+0x11014>
   26688:	bl	3d484 <npth_sleep@plt+0x27d94>
   2668c:	mov	r0, r4
   26690:	pop	{r4, r5, r6, r7, r8, pc}
   26694:	mov	r1, #1
   26698:	mov	r0, #16
   2669c:	bl	1485c <gcry_random_bytes@plt>
   266a0:	subs	r6, r0, #0
   266a4:	beq	266e4 <npth_sleep@plt+0x10ff4>
   266a8:	mov	r2, #16
   266ac:	mov	r1, r6
   266b0:	ldr	r0, [r5, #4]
   266b4:	bl	148a4 <gcry_cipher_setkey@plt>
   266b8:	mov	r7, r0
   266bc:	mov	r0, r6
   266c0:	bl	149dc <gcry_free@plt>
   266c4:	cmp	r7, #0
   266c8:	beq	2668c <npth_sleep@plt+0x10f9c>
   266cc:	mov	r4, r7
   266d0:	ldr	r0, [r5, #4]
   266d4:	bl	15564 <gcry_cipher_close@plt>
   266d8:	mov	r3, #0
   266dc:	str	r3, [r5, #4]
   266e0:	b	26674 <npth_sleep@plt+0x10f84>
   266e4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   266e8:	cmp	r0, #0
   266ec:	uxthne	r0, r0
   266f0:	orrne	r4, r0, #67108864	; 0x4000000
   266f4:	bne	266d0 <npth_sleep@plt+0x10fe0>
   266f8:	b	2668c <npth_sleep@plt+0x10f9c>
   266fc:	andeq	sp, r6, r0, lsr #13
   26700:	streq	r0, [r0], #-184	; 0xffffff48
   26704:	andeq	r6, r5, r8, lsr #11
   26708:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2670c:	mov	r3, #0
   26710:	ldr	r6, [pc, #272]	; 26828 <npth_sleep@plt+0x11138>
   26714:	sub	sp, sp, #12
   26718:	mov	r7, r1
   2671c:	ldr	r2, [r6, #4]
   26720:	mov	r9, r0
   26724:	cmp	r2, r3
   26728:	str	r3, [r1]
   2672c:	beq	267c4 <npth_sleep@plt+0x110d4>
   26730:	mov	r0, r9
   26734:	bl	14f58 <strlen@plt>
   26738:	add	r4, r0, #9
   2673c:	add	r5, r0, #1
   26740:	and	r4, r4, #31
   26744:	sub	r4, r5, r4
   26748:	add	sl, r4, #47	; 0x2f
   2674c:	mov	r0, sl
   26750:	bl	14d54 <gcry_malloc_secure@plt>
   26754:	subs	r8, r0, #0
   26758:	beq	267e8 <npth_sleep@plt+0x110f8>
   2675c:	add	fp, r8, #4
   26760:	mov	r2, r5
   26764:	mov	r1, r9
   26768:	mov	r0, fp
   2676c:	bl	1491c <memcpy@plt>
   26770:	mov	r0, sl
   26774:	bl	146d0 <gcry_malloc@plt>
   26778:	subs	r5, r0, #0
   2677c:	beq	26804 <npth_sleep@plt+0x11114>
   26780:	mov	r1, r5
   26784:	add	r2, r4, #40	; 0x28
   26788:	add	r4, r4, #32
   2678c:	str	r2, [r1], #4
   26790:	mov	r3, fp
   26794:	str	r4, [sp]
   26798:	ldr	r0, [r6, #4]
   2679c:	bl	149c4 <gcry_cipher_encrypt@plt>
   267a0:	mov	r4, r0
   267a4:	mov	r0, r8
   267a8:	bl	149dc <gcry_free@plt>
   267ac:	cmp	r4, #0
   267b0:	streq	r5, [r7]
   267b4:	bne	267d4 <npth_sleep@plt+0x110e4>
   267b8:	mov	r0, r4
   267bc:	add	sp, sp, #12
   267c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   267c4:	bl	26650 <npth_sleep@plt+0x10f60>
   267c8:	subs	r4, r0, #0
   267cc:	beq	26730 <npth_sleep@plt+0x11040>
   267d0:	b	267b8 <npth_sleep@plt+0x110c8>
   267d4:	mov	r0, r5
   267d8:	bl	149dc <gcry_free@plt>
   267dc:	mov	r0, r4
   267e0:	add	sp, sp, #12
   267e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   267e8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   267ec:	subs	r4, r0, #0
   267f0:	uxthne	r4, r4
   267f4:	orrne	r4, r4, #67108864	; 0x4000000
   267f8:	mov	r0, r4
   267fc:	add	sp, sp, #12
   26800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26804:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   26808:	subs	r4, r0, #0
   2680c:	mov	r0, r8
   26810:	uxthne	r4, r4
   26814:	orrne	r4, r4, #67108864	; 0x4000000
   26818:	bl	149dc <gcry_free@plt>
   2681c:	mov	r0, r4
   26820:	add	sp, sp, #12
   26824:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26828:	andeq	sp, r6, r0, lsr #13
   2682c:	push	{r4, lr}
   26830:	mov	r1, #0
   26834:	ldr	r0, [pc, #24]	; 26854 <npth_sleep@plt+0x11164>
   26838:	bl	14958 <pthread_mutex_init@plt>
   2683c:	cmp	r0, #0
   26840:	popeq	{r4, pc}
   26844:	bl	14dcc <strerror@plt>
   26848:	mov	r1, r0
   2684c:	ldr	r0, [pc, #4]	; 26858 <npth_sleep@plt+0x11168>
   26850:	bl	3d508 <npth_sleep@plt+0x27e18>
   26854:	andeq	sp, r6, r8, lsr #13
   26858:	ldrdeq	r6, [r5], -ip
   2685c:	push	{r4, lr}
   26860:	ldr	r4, [pc, #16]	; 26878 <npth_sleep@plt+0x11188>
   26864:	ldr	r0, [r4, #4]
   26868:	bl	15564 <gcry_cipher_close@plt>
   2686c:	mov	r3, #0
   26870:	str	r3, [r4, #4]
   26874:	pop	{r4, pc}
   26878:	andeq	sp, r6, r0, lsr #13
   2687c:	ldr	r3, [pc, #92]	; 268e0 <npth_sleep@plt+0x111f0>
   26880:	push	{r4, lr}
   26884:	ldr	r3, [r3]
   26888:	tst	r3, #64	; 0x40
   2688c:	bne	268c4 <npth_sleep@plt+0x111d4>
   26890:	ldr	r0, [pc, #76]	; 268e4 <npth_sleep@plt+0x111f4>
   26894:	bl	146c4 <npth_mutex_lock@plt>
   26898:	cmp	r0, #0
   2689c:	bne	268d0 <npth_sleep@plt+0x111e0>
   268a0:	bl	2649c <npth_sleep@plt+0x10dac>
   268a4:	ldr	r0, [pc, #56]	; 268e4 <npth_sleep@plt+0x111f4>
   268a8:	bl	14664 <pthread_mutex_unlock@plt>
   268ac:	cmp	r0, #0
   268b0:	popeq	{r4, pc}
   268b4:	bl	14dcc <strerror@plt>
   268b8:	mov	r1, r0
   268bc:	ldr	r0, [pc, #36]	; 268e8 <npth_sleep@plt+0x111f8>
   268c0:	bl	3d508 <npth_sleep@plt+0x27e18>
   268c4:	ldr	r0, [pc, #32]	; 268ec <npth_sleep@plt+0x111fc>
   268c8:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   268cc:	b	26890 <npth_sleep@plt+0x111a0>
   268d0:	bl	14dcc <strerror@plt>
   268d4:	mov	r1, r0
   268d8:	ldr	r0, [pc, #16]	; 268f0 <npth_sleep@plt+0x11200>
   268dc:	bl	3d508 <npth_sleep@plt+0x27e18>
   268e0:	muleq	r6, r8, r9
   268e4:	andeq	sp, r6, r8, lsr #13
   268e8:	andeq	r6, r5, r4, asr #12
   268ec:	andeq	r6, r5, r4, lsl #12
   268f0:	andeq	r6, r5, r0, lsr #12
   268f4:	push	{r4, r5, r6, r7, r8, lr}
   268f8:	ldr	r6, [pc, #180]	; 269b4 <npth_sleep@plt+0x112c4>
   268fc:	ldr	r3, [r6]
   26900:	tst	r3, #64	; 0x40
   26904:	bne	26998 <npth_sleep@plt+0x112a8>
   26908:	ldr	r4, [pc, #168]	; 269b8 <npth_sleep@plt+0x112c8>
   2690c:	add	r0, r4, #8
   26910:	bl	146c4 <npth_mutex_lock@plt>
   26914:	subs	r5, r0, #0
   26918:	bne	269a4 <npth_sleep@plt+0x112b4>
   2691c:	ldr	r4, [r4]
   26920:	cmp	r4, #0
   26924:	beq	26978 <npth_sleep@plt+0x11288>
   26928:	ldr	r7, [pc, #140]	; 269bc <npth_sleep@plt+0x112cc>
   2692c:	b	26948 <npth_sleep@plt+0x11258>
   26930:	bl	149dc <gcry_free@plt>
   26934:	str	r5, [r4, #16]
   26938:	str	r5, [r4, #8]
   2693c:	ldr	r4, [r4]
   26940:	cmp	r4, #0
   26944:	beq	26978 <npth_sleep@plt+0x11288>
   26948:	ldr	r0, [r4, #16]
   2694c:	cmp	r0, #0
   26950:	beq	2693c <npth_sleep@plt+0x1124c>
   26954:	ldr	r3, [r6]
   26958:	tst	r3, #64	; 0x40
   2695c:	beq	26930 <npth_sleep@plt+0x11240>
   26960:	mov	r0, r7
   26964:	ldr	r2, [r4, #24]
   26968:	add	r1, r4, #28
   2696c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   26970:	ldr	r0, [r4, #16]
   26974:	b	26930 <npth_sleep@plt+0x11240>
   26978:	ldr	r0, [pc, #64]	; 269c0 <npth_sleep@plt+0x112d0>
   2697c:	bl	14664 <pthread_mutex_unlock@plt>
   26980:	cmp	r0, #0
   26984:	popeq	{r4, r5, r6, r7, r8, pc}
   26988:	bl	14dcc <strerror@plt>
   2698c:	mov	r1, r0
   26990:	ldr	r0, [pc, #44]	; 269c4 <npth_sleep@plt+0x112d4>
   26994:	bl	3d508 <npth_sleep@plt+0x27e18>
   26998:	ldr	r0, [pc, #40]	; 269c8 <npth_sleep@plt+0x112d8>
   2699c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   269a0:	b	26908 <npth_sleep@plt+0x11218>
   269a4:	bl	14dcc <strerror@plt>
   269a8:	mov	r1, r0
   269ac:	ldr	r0, [pc, #24]	; 269cc <npth_sleep@plt+0x112dc>
   269b0:	bl	3d508 <npth_sleep@plt+0x27e18>
   269b4:	muleq	r6, r8, r9
   269b8:	andeq	sp, r6, r0, lsr #13
   269bc:	andeq	r6, r5, ip, ror r6
   269c0:	andeq	sp, r6, r8, lsr #13
   269c4:	andeq	r6, r5, r4, asr #12
   269c8:	andeq	r6, r5, r8, ror #12
   269cc:	andeq	r6, r5, r0, lsr #12
   269d0:	cmp	r0, #0
   269d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   269d8:	sub	sp, sp, #20
   269dc:	ldrne	r5, [r0, #4]
   269e0:	ldr	r0, [pc, #608]	; 26c48 <npth_sleep@plt+0x11558>
   269e4:	mvneq	r5, #0
   269e8:	mov	r8, r1
   269ec:	mov	r6, r2
   269f0:	mov	r9, r3
   269f4:	ldr	r7, [sp, #56]	; 0x38
   269f8:	bl	146c4 <npth_mutex_lock@plt>
   269fc:	cmp	r0, #0
   26a00:	bne	26c38 <npth_sleep@plt+0x11548>
   26a04:	ldr	r4, [pc, #576]	; 26c4c <npth_sleep@plt+0x1155c>
   26a08:	ldr	r3, [r4]
   26a0c:	tst	r3, #64	; 0x40
   26a10:	bne	26b50 <npth_sleep@plt+0x11460>
   26a14:	bl	2649c <npth_sleep@plt+0x10dac>
   26a18:	cmp	r7, #0
   26a1c:	bne	26a64 <npth_sleep@plt+0x11374>
   26a20:	adds	r3, r9, #0
   26a24:	movne	r3, #1
   26a28:	cmp	r6, #4
   26a2c:	beq	26b6c <npth_sleep@plt+0x1147c>
   26a30:	ldr	r7, [r4, #68]	; 0x44
   26a34:	cmp	r7, #0
   26a38:	movne	r3, #0
   26a3c:	cmp	r3, #0
   26a40:	beq	26a64 <npth_sleep@plt+0x11374>
   26a44:	mov	r4, #0
   26a48:	ldr	r0, [pc, #504]	; 26c48 <npth_sleep@plt+0x11558>
   26a4c:	bl	14664 <pthread_mutex_unlock@plt>
   26a50:	cmp	r0, #0
   26a54:	bne	26c28 <npth_sleep@plt+0x11538>
   26a58:	mov	r0, r4
   26a5c:	add	sp, sp, #20
   26a60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26a64:	cmp	r6, #0
   26a68:	beq	26a44 <npth_sleep@plt+0x11354>
   26a6c:	ldr	sl, [pc, #476]	; 26c50 <npth_sleep@plt+0x11560>
   26a70:	ldr	r4, [sl]
   26a74:	cmp	r4, #0
   26a78:	beq	26b84 <npth_sleep@plt+0x11494>
   26a7c:	sub	fp, r6, #3
   26a80:	bic	fp, fp, #2
   26a84:	b	26a94 <npth_sleep@plt+0x113a4>
   26a88:	ldr	r4, [r4]
   26a8c:	cmp	r4, #0
   26a90:	beq	26b84 <npth_sleep@plt+0x11494>
   26a94:	cmp	fp, #0
   26a98:	bne	26ad0 <npth_sleep@plt+0x113e0>
   26a9c:	ldr	r3, [r4, #20]
   26aa0:	cmp	r3, #1
   26aa4:	beq	26ad0 <npth_sleep@plt+0x113e0>
   26aa8:	cmp	r3, #0
   26aac:	sub	r2, r6, #1
   26ab0:	clz	r2, r2
   26ab4:	lsr	r2, r2, #5
   26ab8:	moveq	r2, #0
   26abc:	cmp	r3, r6
   26ac0:	movne	r3, r2
   26ac4:	orreq	r3, r2, #1
   26ac8:	cmp	r3, #0
   26acc:	beq	26a88 <npth_sleep@plt+0x11398>
   26ad0:	ldr	r3, [r4, #24]
   26ad4:	cmp	r3, r5
   26ad8:	bne	26a88 <npth_sleep@plt+0x11398>
   26adc:	mov	r1, r8
   26ae0:	add	r0, r4, #28
   26ae4:	bl	14760 <strcmp@plt>
   26ae8:	subs	r3, r0, #0
   26aec:	bne	26a88 <npth_sleep@plt+0x11398>
   26af0:	ldr	r0, [r4, #16]
   26af4:	cmp	r0, #0
   26af8:	beq	26b0c <npth_sleep@plt+0x1141c>
   26afc:	str	r3, [sp, #12]
   26b00:	bl	149dc <gcry_free@plt>
   26b04:	ldr	r3, [sp, #12]
   26b08:	str	r3, [r4, #16]
   26b0c:	cmp	r9, #0
   26b10:	beq	26a44 <npth_sleep@plt+0x11354>
   26b14:	bl	40c24 <npth_sleep@plt+0x2b534>
   26b18:	str	r7, [r4, #12]
   26b1c:	str	r6, [r4, #20]
   26b20:	add	r1, r4, #16
   26b24:	str	r0, [r4, #8]
   26b28:	str	r0, [r4, #4]
   26b2c:	mov	r0, r9
   26b30:	bl	26708 <npth_sleep@plt+0x11018>
   26b34:	subs	r4, r0, #0
   26b38:	beq	26a48 <npth_sleep@plt+0x11358>
   26b3c:	bl	15408 <gpg_strerror@plt>
   26b40:	mov	r1, r0
   26b44:	ldr	r0, [pc, #264]	; 26c54 <npth_sleep@plt+0x11564>
   26b48:	bl	3d484 <npth_sleep@plt+0x27d94>
   26b4c:	b	26a48 <npth_sleep@plt+0x11358>
   26b50:	str	r7, [sp]
   26b54:	mov	r3, r6
   26b58:	mov	r2, r5
   26b5c:	mov	r1, r8
   26b60:	ldr	r0, [pc, #240]	; 26c58 <npth_sleep@plt+0x11568>
   26b64:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   26b68:	b	26a14 <npth_sleep@plt+0x11324>
   26b6c:	ldr	r7, [r4, #72]	; 0x48
   26b70:	cmp	r7, #0
   26b74:	movne	r3, #0
   26b78:	cmp	r3, #0
   26b7c:	bne	26a44 <npth_sleep@plt+0x11354>
   26b80:	b	26a6c <npth_sleep@plt+0x1137c>
   26b84:	cmp	r9, #0
   26b88:	beq	26a44 <npth_sleep@plt+0x11354>
   26b8c:	mov	r0, r8
   26b90:	bl	14f58 <strlen@plt>
   26b94:	add	r1, r0, #32
   26b98:	mov	r0, #1
   26b9c:	bl	150fc <gcry_calloc@plt>
   26ba0:	subs	fp, r0, #0
   26ba4:	beq	26bf0 <npth_sleep@plt+0x11500>
   26ba8:	mov	r1, r8
   26bac:	add	r0, fp, #28
   26bb0:	bl	14c88 <strcpy@plt>
   26bb4:	str	r5, [fp, #24]
   26bb8:	bl	40c24 <npth_sleep@plt+0x2b534>
   26bbc:	str	r7, [fp, #12]
   26bc0:	str	r6, [fp, #20]
   26bc4:	add	r1, fp, #16
   26bc8:	str	r0, [fp, #8]
   26bcc:	str	r0, [fp, #4]
   26bd0:	mov	r0, r9
   26bd4:	bl	26708 <npth_sleep@plt+0x11018>
   26bd8:	subs	r4, r0, #0
   26bdc:	bne	26c1c <npth_sleep@plt+0x1152c>
   26be0:	ldr	r3, [sl]
   26be4:	str	fp, [sl]
   26be8:	str	r3, [fp]
   26bec:	b	26a48 <npth_sleep@plt+0x11358>
   26bf0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   26bf4:	cmp	r0, #0
   26bf8:	uxthne	r0, r0
   26bfc:	orrne	r4, r0, #67108864	; 0x4000000
   26c00:	beq	26a44 <npth_sleep@plt+0x11354>
   26c04:	mov	r0, r4
   26c08:	bl	15408 <gpg_strerror@plt>
   26c0c:	mov	r1, r0
   26c10:	ldr	r0, [pc, #68]	; 26c5c <npth_sleep@plt+0x1156c>
   26c14:	bl	3d484 <npth_sleep@plt+0x27d94>
   26c18:	b	26a48 <npth_sleep@plt+0x11358>
   26c1c:	mov	r0, fp
   26c20:	bl	149dc <gcry_free@plt>
   26c24:	b	26c04 <npth_sleep@plt+0x11514>
   26c28:	bl	14dcc <strerror@plt>
   26c2c:	mov	r1, r0
   26c30:	ldr	r0, [pc, #40]	; 26c60 <npth_sleep@plt+0x11570>
   26c34:	bl	3d508 <npth_sleep@plt+0x27e18>
   26c38:	bl	14dcc <strerror@plt>
   26c3c:	mov	r1, r0
   26c40:	ldr	r0, [pc, #28]	; 26c64 <npth_sleep@plt+0x11574>
   26c44:	bl	3d508 <npth_sleep@plt+0x27e18>
   26c48:	andeq	sp, r6, r8, lsr #13
   26c4c:	muleq	r6, r8, r9
   26c50:	andeq	sp, r6, r0, lsr #13
   26c54:	andeq	r6, r5, r4, asr #13
   26c58:	muleq	r5, r0, r6
   26c5c:	andeq	r6, r5, r4, ror #13
   26c60:	andeq	r6, r5, r4, asr #12
   26c64:	andeq	r6, r5, r0, lsr #12
   26c68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26c6c:	subs	r4, r0, #0
   26c70:	mvneq	r6, #0
   26c74:	ldrne	r6, [r4, #4]
   26c78:	cmp	r2, #0
   26c7c:	sub	sp, sp, #8
   26c80:	mov	r7, r1
   26c84:	mov	r5, r2
   26c88:	beq	26e0c <npth_sleep@plt+0x1171c>
   26c8c:	ldr	r8, [pc, #556]	; 26ec0 <npth_sleep@plt+0x117d0>
   26c90:	add	r0, r8, #8
   26c94:	bl	146c4 <npth_mutex_lock@plt>
   26c98:	cmp	r0, #0
   26c9c:	bne	26eb0 <npth_sleep@plt+0x117c0>
   26ca0:	cmp	r7, #0
   26ca4:	beq	26e18 <npth_sleep@plt+0x11728>
   26ca8:	ldr	r9, [pc, #532]	; 26ec4 <npth_sleep@plt+0x117d4>
   26cac:	ldr	r3, [r9]
   26cb0:	tst	r3, #64	; 0x40
   26cb4:	beq	26cd4 <npth_sleep@plt+0x115e4>
   26cb8:	ldr	r2, [r4, #4]
   26cbc:	ldr	r3, [pc, #516]	; 26ec8 <npth_sleep@plt+0x117d8>
   26cc0:	str	r3, [sp]
   26cc4:	mov	r1, r7
   26cc8:	mov	r3, r5
   26ccc:	ldr	r0, [pc, #504]	; 26ecc <npth_sleep@plt+0x117dc>
   26cd0:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   26cd4:	bl	2649c <npth_sleep@plt+0x10dac>
   26cd8:	ldr	r4, [r8]
   26cdc:	cmp	r4, #0
   26ce0:	beq	26e40 <npth_sleep@plt+0x11750>
   26ce4:	sub	sl, r5, #3
   26ce8:	bic	sl, sl, #2
   26cec:	b	26cfc <npth_sleep@plt+0x1160c>
   26cf0:	ldr	r4, [r4]
   26cf4:	cmp	r4, #0
   26cf8:	beq	26e40 <npth_sleep@plt+0x11750>
   26cfc:	ldr	r3, [r4, #16]
   26d00:	cmp	r3, #0
   26d04:	beq	26cf0 <npth_sleep@plt+0x11600>
   26d08:	cmp	sl, #0
   26d0c:	bne	26d44 <npth_sleep@plt+0x11654>
   26d10:	ldr	r3, [r4, #20]
   26d14:	cmp	r3, #1
   26d18:	beq	26d44 <npth_sleep@plt+0x11654>
   26d1c:	cmp	r3, #0
   26d20:	sub	r2, r5, #1
   26d24:	clz	r2, r2
   26d28:	lsr	r2, r2, #5
   26d2c:	moveq	r2, #0
   26d30:	cmp	r3, r5
   26d34:	movne	r3, r2
   26d38:	orreq	r3, r2, #1
   26d3c:	cmp	r3, #0
   26d40:	beq	26cf0 <npth_sleep@plt+0x11600>
   26d44:	ldr	r3, [r4, #24]
   26d48:	cmp	r3, r6
   26d4c:	bne	26cf0 <npth_sleep@plt+0x11600>
   26d50:	mov	r1, r7
   26d54:	add	r0, r4, #28
   26d58:	bl	14760 <strcmp@plt>
   26d5c:	cmp	r0, #0
   26d60:	bne	26cf0 <npth_sleep@plt+0x11600>
   26d64:	bl	40c24 <npth_sleep@plt+0x2b534>
   26d68:	ldr	r3, [r9]
   26d6c:	tst	r3, #64	; 0x40
   26d70:	str	r0, [r4, #8]
   26d74:	bne	26e7c <npth_sleep@plt+0x1178c>
   26d78:	ldr	r3, [r4, #16]
   26d7c:	ldr	r0, [r3]
   26d80:	cmp	r0, #31
   26d84:	ble	26e70 <npth_sleep@plt+0x11780>
   26d88:	ldr	r5, [r8, #4]
   26d8c:	cmp	r5, #0
   26d90:	beq	26e88 <npth_sleep@plt+0x11798>
   26d94:	sub	r0, r0, #8
   26d98:	bl	14d54 <gcry_malloc_secure@plt>
   26d9c:	subs	r5, r0, #0
   26da0:	beq	26e58 <npth_sleep@plt+0x11768>
   26da4:	ldr	r3, [r4, #16]
   26da8:	ldr	r0, [r8, #4]
   26dac:	mov	r1, r5
   26db0:	ldr	r2, [r3], #4
   26db4:	str	r2, [sp]
   26db8:	sub	r2, r2, #8
   26dbc:	bl	152dc <gcry_cipher_decrypt@plt>
   26dc0:	subs	sl, r0, #0
   26dc4:	beq	26dfc <npth_sleep@plt+0x1170c>
   26dc8:	mov	r0, r5
   26dcc:	bl	149dc <gcry_free@plt>
   26dd0:	mov	r0, sl
   26dd4:	bl	15408 <gpg_strerror@plt>
   26dd8:	mov	r2, r6
   26ddc:	mov	r1, r7
   26de0:	mov	r3, r0
   26de4:	ldr	r0, [pc, #228]	; 26ed0 <npth_sleep@plt+0x117e0>
   26de8:	bl	3d484 <npth_sleep@plt+0x27d94>
   26dec:	ldr	r3, [r9]
   26df0:	tst	r3, #64	; 0x40
   26df4:	bne	26e4c <npth_sleep@plt+0x1175c>
   26df8:	mov	r5, #0
   26dfc:	ldr	r0, [pc, #208]	; 26ed4 <npth_sleep@plt+0x117e4>
   26e00:	bl	14664 <pthread_mutex_unlock@plt>
   26e04:	cmp	r0, #0
   26e08:	bne	26ea0 <npth_sleep@plt+0x117b0>
   26e0c:	mov	r0, r5
   26e10:	add	sp, sp, #8
   26e14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26e18:	ldr	r7, [r8, #32]
   26e1c:	cmp	r7, #0
   26e20:	beq	26df8 <npth_sleep@plt+0x11708>
   26e24:	ldr	r9, [pc, #152]	; 26ec4 <npth_sleep@plt+0x117d4>
   26e28:	ldr	r3, [r9]
   26e2c:	tst	r3, #64	; 0x40
   26e30:	beq	26cd4 <npth_sleep@plt+0x115e4>
   26e34:	ldr	r2, [r4, #4]
   26e38:	ldr	r3, [pc, #152]	; 26ed8 <npth_sleep@plt+0x117e8>
   26e3c:	b	26cc0 <npth_sleep@plt+0x115d0>
   26e40:	ldr	r3, [r9]
   26e44:	tst	r3, #64	; 0x40
   26e48:	beq	26df8 <npth_sleep@plt+0x11708>
   26e4c:	ldr	r0, [pc, #136]	; 26edc <npth_sleep@plt+0x117ec>
   26e50:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   26e54:	b	26df8 <npth_sleep@plt+0x11708>
   26e58:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   26e5c:	subs	sl, r0, #0
   26e60:	beq	26e40 <npth_sleep@plt+0x11750>
   26e64:	uxth	sl, sl
   26e68:	orr	sl, sl, #67108864	; 0x4000000
   26e6c:	b	26dc8 <npth_sleep@plt+0x116d8>
   26e70:	ldr	sl, [pc, #104]	; 26ee0 <npth_sleep@plt+0x117f0>
   26e74:	mov	r5, #0
   26e78:	b	26dc8 <npth_sleep@plt+0x116d8>
   26e7c:	ldr	r0, [pc, #96]	; 26ee4 <npth_sleep@plt+0x117f4>
   26e80:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   26e84:	b	26d78 <npth_sleep@plt+0x11688>
   26e88:	bl	26650 <npth_sleep@plt+0x10f60>
   26e8c:	subs	sl, r0, #0
   26e90:	bne	26dc8 <npth_sleep@plt+0x116d8>
   26e94:	ldr	r3, [r4, #16]
   26e98:	ldr	r0, [r3]
   26e9c:	b	26d94 <npth_sleep@plt+0x116a4>
   26ea0:	bl	14dcc <strerror@plt>
   26ea4:	mov	r1, r0
   26ea8:	ldr	r0, [pc, #56]	; 26ee8 <npth_sleep@plt+0x117f8>
   26eac:	bl	3d508 <npth_sleep@plt+0x27e18>
   26eb0:	bl	14dcc <strerror@plt>
   26eb4:	mov	r1, r0
   26eb8:	ldr	r0, [pc, #44]	; 26eec <npth_sleep@plt+0x117fc>
   26ebc:	bl	3d508 <npth_sleep@plt+0x27e18>
   26ec0:	andeq	sp, r6, r0, lsr #13
   26ec4:	muleq	r6, r8, r9
   26ec8:	andeq	r5, r5, r8, asr r2
   26ecc:	andeq	r6, r5, r8, lsl r7
   26ed0:	andeq	r6, r5, r0, asr r7
   26ed4:	andeq	sp, r6, r8, lsr #13
   26ed8:	andeq	r6, r5, r4, lsl #14
   26edc:	andeq	r6, r5, ip, ror r7
   26ee0:	streq	r0, [r0], #-139	; 0xffffff75
   26ee4:	andeq	r6, r5, r4, asr #14
   26ee8:	andeq	r6, r5, r4, asr #12
   26eec:	andeq	r6, r5, r0, lsr #12
   26ef0:	subs	r2, r0, #0
   26ef4:	beq	26f18 <npth_sleep@plt+0x11828>
   26ef8:	push	{r4, lr}
   26efc:	bl	15684 <gcry_strdup@plt>
   26f00:	ldr	r3, [pc, #32]	; 26f28 <npth_sleep@plt+0x11838>
   26f04:	pop	{r4, lr}
   26f08:	mov	r2, r0
   26f0c:	ldr	r0, [r3, #32]
   26f10:	str	r2, [r3, #32]
   26f14:	b	149dc <gcry_free@plt>
   26f18:	ldr	r3, [pc, #8]	; 26f28 <npth_sleep@plt+0x11838>
   26f1c:	ldr	r0, [r3, #32]
   26f20:	str	r2, [r3, #32]
   26f24:	b	149dc <gcry_free@plt>
   26f28:	andeq	sp, r6, r0, lsr #13
   26f2c:	bx	lr
   26f30:	push	{r4, r5, r6, r7, r8, lr}
   26f34:	mov	r7, r0
   26f38:	ldr	r6, [pc, #544]	; 27160 <npth_sleep@plt+0x11a70>
   26f3c:	sub	sp, sp, #16
   26f40:	cmp	r2, #0
   26f44:	ldr	r0, [r6]
   26f48:	mov	r2, #0
   26f4c:	mov	r5, r1
   26f50:	mov	r8, r3
   26f54:	str	r0, [sp, #12]
   26f58:	str	r2, [sp]
   26f5c:	str	r2, [sp, #4]
   26f60:	beq	27074 <npth_sleep@plt+0x11984>
   26f64:	mov	r2, r1
   26f68:	mov	r0, sp
   26f6c:	add	r1, sp, #8
   26f70:	bl	4b698 <npth_sleep@plt+0x35fa8>
   26f74:	subs	r4, r0, #0
   26f78:	beq	26f8c <npth_sleep@plt+0x1189c>
   26f7c:	ldr	r3, [pc, #480]	; 27164 <npth_sleep@plt+0x11a74>
   26f80:	uxth	r2, r4
   26f84:	cmp	r2, r3
   26f88:	bne	270a4 <npth_sleep@plt+0x119b4>
   26f8c:	mov	r0, r5
   26f90:	bl	14a9c <gpgrt_clearerr@plt>
   26f94:	ldr	r3, [sp, #40]	; 0x28
   26f98:	mov	r2, r8
   26f9c:	mov	r1, #0
   26fa0:	add	r0, sp, #4
   26fa4:	bl	14934 <gcry_sexp_sscan@plt>
   26fa8:	subs	r4, r0, #0
   26fac:	beq	26fec <npth_sleep@plt+0x118fc>
   26fb0:	mov	r0, r5
   26fb4:	bl	14cd0 <gpgrt_fclose@plt>
   26fb8:	mov	r0, r7
   26fbc:	bl	149dc <gcry_free@plt>
   26fc0:	ldr	r0, [sp, #4]
   26fc4:	bl	148d4 <gcry_sexp_release@plt>
   26fc8:	ldr	r0, [sp]
   26fcc:	bl	4abcc <npth_sleep@plt+0x354dc>
   26fd0:	ldr	r2, [sp, #12]
   26fd4:	ldr	r3, [r6]
   26fd8:	mov	r0, r4
   26fdc:	cmp	r2, r3
   26fe0:	bne	2715c <npth_sleep@plt+0x11a6c>
   26fe4:	add	sp, sp, #16
   26fe8:	pop	{r4, r5, r6, r7, r8, pc}
   26fec:	ldrd	r0, [sp]
   26ff0:	bl	4b430 <npth_sleep@plt+0x35d40>
   26ff4:	subs	r4, r0, #0
   26ff8:	bne	26fb0 <npth_sleep@plt+0x118c0>
   26ffc:	mov	r2, r4
   27000:	mov	r1, r4
   27004:	mov	r0, r5
   27008:	bl	153cc <gpgrt_fseek@plt>
   2700c:	subs	r4, r0, #0
   27010:	bne	26fb0 <npth_sleep@plt+0x118c0>
   27014:	mov	r1, r5
   27018:	ldr	r0, [sp]
   2701c:	bl	4b6a0 <npth_sleep@plt+0x35fb0>
   27020:	subs	r4, r0, #0
   27024:	bne	27108 <npth_sleep@plt+0x11a18>
   27028:	mov	r0, r5
   2702c:	bl	15648 <gpgrt_fileno@plt>
   27030:	mov	r8, r0
   27034:	mov	r0, r5
   27038:	bl	14af0 <gpgrt_ftello@plt>
   2703c:	mov	r2, r0
   27040:	mov	r3, r1
   27044:	mov	r0, r8
   27048:	bl	149b8 <ftruncate64@plt>
   2704c:	cmp	r0, #0
   27050:	bne	270cc <npth_sleep@plt+0x119dc>
   27054:	mov	r0, r5
   27058:	bl	14cd0 <gpgrt_fclose@plt>
   2705c:	cmp	r0, #0
   27060:	bne	27128 <npth_sleep@plt+0x11a38>
   27064:	bl	1f388 <npth_sleep@plt+0x9c98>
   27068:	mov	r0, r4
   2706c:	bl	14cd0 <gpgrt_fclose@plt>
   27070:	b	26fb8 <npth_sleep@plt+0x118c8>
   27074:	bl	4aba8 <npth_sleep@plt+0x354b8>
   27078:	cmp	r0, #0
   2707c:	str	r0, [sp]
   27080:	bne	26f8c <npth_sleep@plt+0x1189c>
   27084:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27088:	subs	r4, r0, #0
   2708c:	beq	26fb0 <npth_sleep@plt+0x118c0>
   27090:	uxth	r4, r4
   27094:	mov	r0, r5
   27098:	orr	r4, r4, #67108864	; 0x4000000
   2709c:	bl	14cd0 <gpgrt_fclose@plt>
   270a0:	b	26fb8 <npth_sleep@plt+0x118c8>
   270a4:	ldr	r8, [sp, #8]
   270a8:	bl	15408 <gpg_strerror@plt>
   270ac:	mov	r2, r8
   270b0:	mov	r1, r7
   270b4:	mov	r3, r0
   270b8:	ldr	r0, [pc, #168]	; 27168 <npth_sleep@plt+0x11a78>
   270bc:	bl	3d484 <npth_sleep@plt+0x27d94>
   270c0:	mov	r0, r5
   270c4:	bl	14cd0 <gpgrt_fclose@plt>
   270c8:	b	26fb8 <npth_sleep@plt+0x118c8>
   270cc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   270d0:	subs	r4, r0, #0
   270d4:	uxthne	r4, r4
   270d8:	orrne	r4, r4, #67108864	; 0x4000000
   270dc:	mov	r0, r4
   270e0:	bl	15408 <gpg_strerror@plt>
   270e4:	mov	r1, r7
   270e8:	mov	r2, r0
   270ec:	ldr	r0, [pc, #120]	; 2716c <npth_sleep@plt+0x11a7c>
   270f0:	bl	3d484 <npth_sleep@plt+0x27d94>
   270f4:	mov	r0, r5
   270f8:	bl	14cd0 <gpgrt_fclose@plt>
   270fc:	mov	r0, r7
   27100:	bl	3f270 <npth_sleep@plt+0x29b80>
   27104:	b	26fb8 <npth_sleep@plt+0x118c8>
   27108:	bl	15408 <gpg_strerror@plt>
   2710c:	mov	r1, r7
   27110:	mov	r2, r0
   27114:	ldr	r0, [pc, #84]	; 27170 <npth_sleep@plt+0x11a80>
   27118:	bl	3d484 <npth_sleep@plt+0x27d94>
   2711c:	mov	r0, r5
   27120:	bl	14cd0 <gpgrt_fclose@plt>
   27124:	b	270fc <npth_sleep@plt+0x11a0c>
   27128:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2712c:	subs	r4, r0, #0
   27130:	uxthne	r4, r4
   27134:	orrne	r4, r4, #67108864	; 0x4000000
   27138:	mov	r0, r4
   2713c:	bl	15408 <gpg_strerror@plt>
   27140:	mov	r1, r7
   27144:	mov	r2, r0
   27148:	ldr	r0, [pc, #36]	; 27174 <npth_sleep@plt+0x11a84>
   2714c:	bl	3d484 <npth_sleep@plt+0x27d94>
   27150:	mov	r0, r5
   27154:	bl	14cd0 <gpgrt_fclose@plt>
   27158:	b	270fc <npth_sleep@plt+0x11a0c>
   2715c:	bl	14a60 <__stack_chk_fail@plt>
   27160:	andeq	ip, r6, r8, lsr r8
   27164:	andeq	r8, r0, r1, asr r0
   27168:	andeq	r6, r5, r0, lsl r8
   2716c:	andeq	r6, r5, r8, asr #16
   27170:	andeq	r6, r5, r0, lsr r8
   27174:	andeq	r6, r5, r4, ror #16
   27178:	push	{r4, r5, r6, r7, lr}
   2717c:	sub	sp, sp, #12
   27180:	ldr	r7, [pc, #160]	; 27228 <npth_sleep@plt+0x11b38>
   27184:	mov	r2, #0
   27188:	ldr	r1, [pc, #156]	; 2722c <npth_sleep@plt+0x11b3c>
   2718c:	ldr	r3, [r7]
   27190:	str	r3, [sp, #4]
   27194:	bl	14ca0 <gcry_sexp_find_token@plt>
   27198:	subs	r5, r0, #0
   2719c:	beq	271fc <npth_sleep@plt+0x11b0c>
   271a0:	bl	15570 <gcry_sexp_length@plt>
   271a4:	sub	r4, r0, #1
   271a8:	cmp	r4, #0
   271ac:	ble	271fc <npth_sleep@plt+0x11b0c>
   271b0:	ldr	r6, [pc, #120]	; 27230 <npth_sleep@plt+0x11b40>
   271b4:	b	271c0 <npth_sleep@plt+0x11ad0>
   271b8:	subs	r4, r4, #1
   271bc:	beq	271fc <npth_sleep@plt+0x11b0c>
   271c0:	mov	r2, sp
   271c4:	mov	r1, r4
   271c8:	mov	r0, r5
   271cc:	bl	14b20 <gcry_sexp_nth_data@plt>
   271d0:	cmp	r0, #0
   271d4:	beq	271b8 <npth_sleep@plt+0x11ac8>
   271d8:	ldr	r2, [sp]
   271dc:	cmp	r2, #5
   271e0:	bne	271b8 <npth_sleep@plt+0x11ac8>
   271e4:	mov	r1, r6
   271e8:	bl	149e8 <memcmp@plt>
   271ec:	cmp	r0, #0
   271f0:	bne	271b8 <npth_sleep@plt+0x11ac8>
   271f4:	mov	r4, #1
   271f8:	b	27200 <npth_sleep@plt+0x11b10>
   271fc:	mov	r4, #0
   27200:	mov	r0, r5
   27204:	bl	148d4 <gcry_sexp_release@plt>
   27208:	ldr	r2, [sp, #4]
   2720c:	ldr	r3, [r7]
   27210:	mov	r0, r4
   27214:	cmp	r2, r3
   27218:	bne	27224 <npth_sleep@plt+0x11b34>
   2721c:	add	sp, sp, #12
   27220:	pop	{r4, r5, r6, r7, pc}
   27224:	bl	14a60 <__stack_chk_fail@plt>
   27228:	andeq	ip, r6, r8, lsr r8
   2722c:	andeq	r6, r5, ip, ror r8
   27230:	andeq	r6, r5, r4, lsl #17
   27234:	push	{r4, r5, r6, lr}
   27238:	sub	sp, sp, #56	; 0x38
   2723c:	ldr	r4, [pc, #136]	; 272cc <npth_sleep@plt+0x11bdc>
   27240:	add	r2, sp, #4
   27244:	mov	r1, #20
   27248:	ldr	r3, [r4]
   2724c:	str	r3, [sp, #52]	; 0x34
   27250:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   27254:	ldr	r3, [pc, #116]	; 272d0 <npth_sleep@plt+0x11be0>
   27258:	ldm	r3, {r0, r1}
   2725c:	strb	r1, [sp, #48]	; 0x30
   27260:	str	r0, [sp, #44]	; 0x2c
   27264:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   27268:	add	r2, sp, #4
   2726c:	mov	r3, #0
   27270:	ldr	r1, [pc, #92]	; 272d4 <npth_sleep@plt+0x11be4>
   27274:	bl	37f7c <npth_sleep@plt+0x2288c>
   27278:	mov	r6, r0
   2727c:	bl	3f270 <npth_sleep@plt+0x29b80>
   27280:	cmp	r0, #0
   27284:	bne	272b0 <npth_sleep@plt+0x11bc0>
   27288:	mov	r5, #0
   2728c:	mov	r0, r6
   27290:	bl	149dc <gcry_free@plt>
   27294:	ldr	r2, [sp, #52]	; 0x34
   27298:	ldr	r3, [r4]
   2729c:	mov	r0, r5
   272a0:	cmp	r2, r3
   272a4:	bne	272c8 <npth_sleep@plt+0x11bd8>
   272a8:	add	sp, sp, #56	; 0x38
   272ac:	pop	{r4, r5, r6, pc}
   272b0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   272b4:	cmp	r0, #0
   272b8:	beq	27288 <npth_sleep@plt+0x11b98>
   272bc:	uxth	r0, r0
   272c0:	orr	r5, r0, #67108864	; 0x4000000
   272c4:	b	2728c <npth_sleep@plt+0x11b9c>
   272c8:	bl	14a60 <__stack_chk_fail@plt>
   272cc:	andeq	ip, r6, r8, lsr r8
   272d0:	andeq	r4, r5, r0, lsr #19
   272d4:			; <UNDEFINED> instruction: 0x0004f1b4
   272d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   272dc:	mov	r4, #0
   272e0:	ldr	r6, [pc, #840]	; 27630 <npth_sleep@plt+0x11f40>
   272e4:	sub	sp, sp, #180	; 0xb4
   272e8:	add	r2, sp, #124	; 0x7c
   272ec:	ldr	r3, [r6]
   272f0:	mov	r8, r1
   272f4:	str	r4, [r1]
   272f8:	mov	r1, #20
   272fc:	str	r3, [sp, #172]	; 0xac
   27300:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   27304:	ldr	r3, [pc, #808]	; 27634 <npth_sleep@plt+0x11f44>
   27308:	ldm	r3, {r0, r1}
   2730c:	strb	r1, [sp, #168]	; 0xa8
   27310:	str	r0, [sp, #164]	; 0xa4
   27314:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   27318:	mov	r3, r4
   2731c:	add	r2, sp, #124	; 0x7c
   27320:	ldr	r1, [pc, #784]	; 27638 <npth_sleep@plt+0x11f48>
   27324:	bl	37f7c <npth_sleep@plt+0x2288c>
   27328:	ldr	r1, [pc, #780]	; 2763c <npth_sleep@plt+0x11f4c>
   2732c:	mov	r7, r0
   27330:	bl	15174 <gpgrt_fopen@plt>
   27334:	subs	r5, r0, #0
   27338:	beq	274b4 <npth_sleep@plt+0x11dc4>
   2733c:	mov	r2, #1
   27340:	mov	r1, r2
   27344:	mov	r3, r5
   27348:	add	r0, sp, #7
   2734c:	bl	14ba4 <gpgrt_fread@plt>
   27350:	cmp	r0, #1
   27354:	mov	r9, r0
   27358:	beq	273b0 <npth_sleep@plt+0x11cc0>
   2735c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27360:	subs	r4, r0, #0
   27364:	uxthne	r4, r4
   27368:	orrne	r4, r4, #67108864	; 0x4000000
   2736c:	mov	r0, r4
   27370:	bl	15408 <gpg_strerror@plt>
   27374:	mov	r1, r7
   27378:	mov	r2, r0
   2737c:	ldr	r0, [pc, #700]	; 27640 <npth_sleep@plt+0x11f50>
   27380:	bl	3d484 <npth_sleep@plt+0x27d94>
   27384:	mov	r0, r7
   27388:	bl	149dc <gcry_free@plt>
   2738c:	mov	r0, r5
   27390:	bl	14cd0 <gpgrt_fclose@plt>
   27394:	ldr	r2, [sp, #172]	; 0xac
   27398:	ldr	r3, [r6]
   2739c:	mov	r0, r4
   273a0:	cmp	r2, r3
   273a4:	bne	2762c <npth_sleep@plt+0x11f3c>
   273a8:	add	sp, sp, #180	; 0xb4
   273ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   273b0:	mov	r2, r4
   273b4:	mov	r1, r4
   273b8:	mov	r0, r5
   273bc:	bl	153cc <gpgrt_fseek@plt>
   273c0:	cmp	r0, #0
   273c4:	bne	274f0 <npth_sleep@plt+0x11e00>
   273c8:	ldrb	r3, [sp, #7]
   273cc:	cmp	r3, #40	; 0x28
   273d0:	beq	27424 <npth_sleep@plt+0x11d34>
   273d4:	mov	r2, r5
   273d8:	add	r1, sp, #16
   273dc:	add	r0, sp, #12
   273e0:	bl	4b698 <npth_sleep@plt+0x35fa8>
   273e4:	mov	r4, r0
   273e8:	mov	r0, r5
   273ec:	bl	14cd0 <gpgrt_fclose@plt>
   273f0:	cmp	r4, #0
   273f4:	beq	27518 <npth_sleep@plt+0x11e28>
   273f8:	mov	r0, r4
   273fc:	ldr	r5, [sp, #16]
   27400:	bl	15408 <gpg_strerror@plt>
   27404:	mov	r2, r5
   27408:	mov	r1, r7
   2740c:	mov	r3, r0
   27410:	ldr	r0, [pc, #556]	; 27644 <npth_sleep@plt+0x11f54>
   27414:	bl	3d484 <npth_sleep@plt+0x27d94>
   27418:	mov	r0, r7
   2741c:	bl	149dc <gcry_free@plt>
   27420:	b	27394 <npth_sleep@plt+0x11ca4>
   27424:	mov	r0, r5
   27428:	bl	15648 <gpgrt_fileno@plt>
   2742c:	add	r2, sp, #16
   27430:	mov	r1, r0
   27434:	mov	r0, #3
   27438:	bl	14bb0 <__fxstat64@plt>
   2743c:	cmp	r0, #0
   27440:	bne	27554 <npth_sleep@plt+0x11e64>
   27444:	ldr	sl, [sp, #64]	; 0x40
   27448:	add	r0, sl, #1
   2744c:	bl	146d0 <gcry_malloc@plt>
   27450:	subs	fp, r0, #0
   27454:	beq	275c4 <npth_sleep@plt+0x11ed4>
   27458:	mov	r2, r9
   2745c:	mov	r3, r5
   27460:	mov	r1, sl
   27464:	bl	14ba4 <gpgrt_fread@plt>
   27468:	cmp	r0, #1
   2746c:	bne	2757c <npth_sleep@plt+0x11e8c>
   27470:	mov	r3, sl
   27474:	mov	r2, fp
   27478:	add	r1, sp, #8
   2747c:	add	r0, sp, #12
   27480:	bl	14934 <gcry_sexp_sscan@plt>
   27484:	mov	r4, r0
   27488:	mov	r0, r7
   2748c:	bl	149dc <gcry_free@plt>
   27490:	mov	r0, r5
   27494:	bl	14cd0 <gpgrt_fclose@plt>
   27498:	mov	r0, fp
   2749c:	bl	149dc <gcry_free@plt>
   274a0:	cmp	r4, #0
   274a4:	bne	2760c <npth_sleep@plt+0x11f1c>
   274a8:	ldr	r3, [sp, #12]
   274ac:	str	r3, [r8]
   274b0:	b	27394 <npth_sleep@plt+0x11ca4>
   274b4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   274b8:	subs	r4, r0, #0
   274bc:	beq	274d4 <npth_sleep@plt+0x11de4>
   274c0:	ldr	r3, [pc, #384]	; 27648 <npth_sleep@plt+0x11f58>
   274c4:	uxth	r4, r4
   274c8:	cmp	r4, r3
   274cc:	orr	r4, r4, #67108864	; 0x4000000
   274d0:	beq	27418 <npth_sleep@plt+0x11d28>
   274d4:	mov	r0, r4
   274d8:	bl	15408 <gpg_strerror@plt>
   274dc:	mov	r1, r7
   274e0:	mov	r2, r0
   274e4:	ldr	r0, [pc, #352]	; 2764c <npth_sleep@plt+0x11f5c>
   274e8:	bl	3d484 <npth_sleep@plt+0x27d94>
   274ec:	b	27418 <npth_sleep@plt+0x11d28>
   274f0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   274f4:	subs	r4, r0, #0
   274f8:	uxthne	r4, r4
   274fc:	orrne	r4, r4, #67108864	; 0x4000000
   27500:	mov	r0, r4
   27504:	bl	15408 <gpg_strerror@plt>
   27508:	mov	r1, r7
   2750c:	mov	r2, r0
   27510:	ldr	r0, [pc, #312]	; 27650 <npth_sleep@plt+0x11f60>
   27514:	b	27380 <npth_sleep@plt+0x11c90>
   27518:	mov	r1, r8
   2751c:	ldr	r0, [sp, #12]
   27520:	bl	4b3a4 <npth_sleep@plt+0x35cb4>
   27524:	mov	r4, r0
   27528:	ldr	r0, [sp, #12]
   2752c:	bl	4abcc <npth_sleep@plt+0x354dc>
   27530:	cmp	r4, #0
   27534:	beq	27418 <npth_sleep@plt+0x11d28>
   27538:	mov	r0, r4
   2753c:	bl	15408 <gpg_strerror@plt>
   27540:	mov	r1, r7
   27544:	mov	r2, r0
   27548:	ldr	r0, [pc, #260]	; 27654 <npth_sleep@plt+0x11f64>
   2754c:	bl	3d484 <npth_sleep@plt+0x27d94>
   27550:	b	27418 <npth_sleep@plt+0x11d28>
   27554:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27558:	subs	r4, r0, #0
   2755c:	uxthne	r4, r4
   27560:	orrne	r4, r4, #67108864	; 0x4000000
   27564:	mov	r0, r4
   27568:	bl	15408 <gpg_strerror@plt>
   2756c:	mov	r1, r7
   27570:	mov	r2, r0
   27574:	ldr	r0, [pc, #220]	; 27658 <npth_sleep@plt+0x11f68>
   27578:	b	27380 <npth_sleep@plt+0x11c90>
   2757c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27580:	subs	r4, r0, #0
   27584:	uxthne	r4, r4
   27588:	orrne	r4, r4, #67108864	; 0x4000000
   2758c:	mov	r0, r4
   27590:	bl	15408 <gpg_strerror@plt>
   27594:	mov	r2, r7
   27598:	mov	r1, sl
   2759c:	mov	r3, r0
   275a0:	ldr	r0, [pc, #180]	; 2765c <npth_sleep@plt+0x11f6c>
   275a4:	bl	3d484 <npth_sleep@plt+0x27d94>
   275a8:	mov	r0, r7
   275ac:	bl	149dc <gcry_free@plt>
   275b0:	mov	r0, r5
   275b4:	bl	14cd0 <gpgrt_fclose@plt>
   275b8:	mov	r0, fp
   275bc:	bl	149dc <gcry_free@plt>
   275c0:	b	27394 <npth_sleep@plt+0x11ca4>
   275c4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   275c8:	subs	r4, r0, #0
   275cc:	uxthne	r4, r4
   275d0:	orrne	r4, r4, #67108864	; 0x4000000
   275d4:	mov	r0, r4
   275d8:	bl	15408 <gpg_strerror@plt>
   275dc:	mov	r2, r7
   275e0:	mov	r1, sl
   275e4:	mov	r3, r0
   275e8:	ldr	r0, [pc, #112]	; 27660 <npth_sleep@plt+0x11f70>
   275ec:	bl	3d484 <npth_sleep@plt+0x27d94>
   275f0:	mov	r0, r7
   275f4:	bl	149dc <gcry_free@plt>
   275f8:	mov	r0, r5
   275fc:	bl	14cd0 <gpgrt_fclose@plt>
   27600:	mov	r0, #0
   27604:	bl	149dc <gcry_free@plt>
   27608:	b	27394 <npth_sleep@plt+0x11ca4>
   2760c:	mov	r0, r4
   27610:	ldr	r5, [sp, #8]
   27614:	bl	15408 <gpg_strerror@plt>
   27618:	mov	r1, r5
   2761c:	mov	r2, r0
   27620:	ldr	r0, [pc, #60]	; 27664 <npth_sleep@plt+0x11f74>
   27624:	bl	3d484 <npth_sleep@plt+0x27d94>
   27628:	b	27394 <npth_sleep@plt+0x11ca4>
   2762c:	bl	14a60 <__stack_chk_fail@plt>
   27630:	andeq	ip, r6, r8, lsr r8
   27634:	andeq	r4, r5, r0, lsr #19
   27638:			; <UNDEFINED> instruction: 0x0004f1b4
   2763c:	ldrdeq	r5, [r5], -r0
   27640:	andeq	r6, r5, ip, lsl #17
   27644:	andeq	r6, r5, r0, lsl r8
   27648:	andeq	r8, r0, r1, asr r0
   2764c:	strdeq	r5, [r5], -r4
   27650:			; <UNDEFINED> instruction: 0x000568b4
   27654:	ldrdeq	r6, [r5], -r0
   27658:	strdeq	r6, [r5], -ip
   2765c:	andeq	r6, r5, r0, asr #18
   27660:	andeq	r6, r5, r4, lsl r9
   27664:	andeq	r6, r5, r8, ror #18
   27668:	push	{r4, r5, r6, r7, r8, lr}
   2766c:	mov	r3, #0
   27670:	ldr	r5, [pc, #492]	; 27864 <npth_sleep@plt+0x12174>
   27674:	sub	sp, sp, #8
   27678:	mov	r6, r1
   2767c:	ldr	ip, [r5]
   27680:	mov	r8, r2
   27684:	str	r3, [r1]
   27688:	mov	r2, r3
   2768c:	ldr	r1, [pc, #468]	; 27868 <npth_sleep@plt+0x12178>
   27690:	str	ip, [sp, #4]
   27694:	mov	r7, r0
   27698:	bl	14ca0 <gcry_sexp_find_token@plt>
   2769c:	subs	r4, r0, #0
   276a0:	beq	277b8 <npth_sleep@plt+0x120c8>
   276a4:	mov	r0, r4
   276a8:	bl	147c0 <gcry_sexp_cadr@plt>
   276ac:	mov	r7, r0
   276b0:	mov	r0, r4
   276b4:	bl	148d4 <gcry_sexp_release@plt>
   276b8:	mov	r2, sp
   276bc:	mov	r0, r7
   276c0:	mov	r1, #0
   276c4:	bl	14b20 <gcry_sexp_nth_data@plt>
   276c8:	ldr	r2, [sp]
   276cc:	cmp	r2, #3
   276d0:	mov	r3, r0
   276d4:	beq	2770c <npth_sleep@plt+0x1201c>
   276d8:	cmp	r2, #5
   276dc:	beq	27758 <npth_sleep@plt+0x12068>
   276e0:	cmp	r2, #4
   276e4:	bne	276f4 <npth_sleep@plt+0x12004>
   276e8:	ldrb	r2, [r3]
   276ec:	cmp	r2, #101	; 0x65
   276f0:	beq	2781c <npth_sleep@plt+0x1212c>
   276f4:	ldr	r0, [pc, #368]	; 2786c <npth_sleep@plt+0x1217c>
   276f8:	bl	3d484 <npth_sleep@plt+0x27d94>
   276fc:	mov	r0, r7
   27700:	bl	148d4 <gcry_sexp_release@plt>
   27704:	ldr	r0, [pc, #356]	; 27870 <npth_sleep@plt+0x12180>
   27708:	b	2777c <npth_sleep@plt+0x1208c>
   2770c:	ldrb	r2, [r0]
   27710:	cmp	r2, #114	; 0x72
   27714:	beq	277f8 <npth_sleep@plt+0x12108>
   27718:	cmp	r2, #100	; 0x64
   2771c:	beq	27794 <npth_sleep@plt+0x120a4>
   27720:	cmp	r2, #101	; 0x65
   27724:	bne	276f4 <npth_sleep@plt+0x12004>
   27728:	ldrb	r2, [r0, #1]
   2772c:	cmp	r2, #99	; 0x63
   27730:	beq	2784c <npth_sleep@plt+0x1215c>
   27734:	ldrb	r2, [r3, #1]
   27738:	add	r3, r3, #1
   2773c:	cmp	r2, #108	; 0x6c
   27740:	bne	276f4 <npth_sleep@plt+0x12004>
   27744:	ldrb	r3, [r3, #1]
   27748:	cmp	r3, #103	; 0x67
   2774c:	ldreq	r1, [pc, #288]	; 27874 <npth_sleep@plt+0x12184>
   27750:	bne	276f4 <npth_sleep@plt+0x12004>
   27754:	b	2776c <npth_sleep@plt+0x1207c>
   27758:	ldr	r1, [pc, #280]	; 27878 <npth_sleep@plt+0x12188>
   2775c:	bl	149e8 <memcmp@plt>
   27760:	cmp	r0, #0
   27764:	bne	276f4 <npth_sleep@plt+0x12004>
   27768:	ldr	r1, [pc, #264]	; 27878 <npth_sleep@plt+0x12188>
   2776c:	mov	r0, r8
   27770:	bl	14c88 <strcpy@plt>
   27774:	mov	r0, #0
   27778:	str	r7, [r6]
   2777c:	ldr	r2, [sp, #4]
   27780:	ldr	r3, [r5]
   27784:	cmp	r2, r3
   27788:	bne	27860 <npth_sleep@plt+0x12170>
   2778c:	add	sp, sp, #8
   27790:	pop	{r4, r5, r6, r7, r8, pc}
   27794:	ldrb	r2, [r0, #1]
   27798:	add	r3, r0, #1
   2779c:	cmp	r2, #115	; 0x73
   277a0:	bne	276f4 <npth_sleep@plt+0x12004>
   277a4:	ldrb	r3, [r3, #1]
   277a8:	cmp	r3, #97	; 0x61
   277ac:	ldreq	r1, [pc, #200]	; 2787c <npth_sleep@plt+0x1218c>
   277b0:	bne	276f4 <npth_sleep@plt+0x12004>
   277b4:	b	2776c <npth_sleep@plt+0x1207c>
   277b8:	mov	r2, r4
   277bc:	ldr	r1, [pc, #188]	; 27880 <npth_sleep@plt+0x12190>
   277c0:	mov	r0, r7
   277c4:	bl	14ca0 <gcry_sexp_find_token@plt>
   277c8:	subs	r4, r0, #0
   277cc:	bne	276a4 <npth_sleep@plt+0x11fb4>
   277d0:	mov	r2, r4
   277d4:	mov	r0, r7
   277d8:	ldr	r1, [pc, #164]	; 27884 <npth_sleep@plt+0x12194>
   277dc:	bl	14ca0 <gcry_sexp_find_token@plt>
   277e0:	subs	r4, r0, #0
   277e4:	bne	276a4 <npth_sleep@plt+0x11fb4>
   277e8:	ldr	r0, [pc, #152]	; 27888 <npth_sleep@plt+0x12198>
   277ec:	bl	3d484 <npth_sleep@plt+0x27d94>
   277f0:	ldr	r0, [pc, #120]	; 27870 <npth_sleep@plt+0x12180>
   277f4:	b	2777c <npth_sleep@plt+0x1208c>
   277f8:	ldrb	r2, [r0, #1]
   277fc:	add	r3, r0, #1
   27800:	cmp	r2, #115	; 0x73
   27804:	bne	276f4 <npth_sleep@plt+0x12004>
   27808:	ldrb	r3, [r3, #1]
   2780c:	cmp	r3, #97	; 0x61
   27810:	ldreq	r1, [pc, #116]	; 2788c <npth_sleep@plt+0x1219c>
   27814:	bne	276f4 <npth_sleep@plt+0x12004>
   27818:	b	2776c <npth_sleep@plt+0x1207c>
   2781c:	ldrb	r2, [r3, #1]
   27820:	add	r3, r3, #1
   27824:	cmp	r2, #99	; 0x63
   27828:	bne	276f4 <npth_sleep@plt+0x12004>
   2782c:	ldrb	r2, [r3, #1]!
   27830:	cmp	r2, #100	; 0x64
   27834:	bne	276f4 <npth_sleep@plt+0x12004>
   27838:	ldrb	r3, [r3, #1]
   2783c:	cmp	r3, #104	; 0x68
   27840:	ldreq	r1, [pc, #72]	; 27890 <npth_sleep@plt+0x121a0>
   27844:	bne	276f4 <npth_sleep@plt+0x12004>
   27848:	b	2776c <npth_sleep@plt+0x1207c>
   2784c:	ldrb	r2, [r0, #2]
   27850:	cmp	r2, #99	; 0x63
   27854:	ldreq	r1, [pc, #56]	; 27894 <npth_sleep@plt+0x121a4>
   27858:	bne	27734 <npth_sleep@plt+0x12044>
   2785c:	b	2776c <npth_sleep@plt+0x1207c>
   27860:	bl	14a60 <__stack_chk_fail@plt>
   27864:	andeq	ip, r6, r8, lsr r8
   27868:	ldrdeq	r7, [r5], -r8
   2786c:	andeq	r6, r5, r4, asr #19
   27870:	streq	r0, [r0], #-7
   27874:	andeq	r6, r5, r4, lsr #19
   27878:	andeq	r6, r5, ip, lsl #19
   2787c:	muleq	r5, r8, r9
   27880:	andeq	r5, r5, r0, lsl #10
   27884:	andeq	r4, r5, r8, lsl #7
   27888:	andeq	r6, r5, r8, lsr #19
   2788c:	andeq	r5, r5, ip, lsl #20
   27890:	muleq	r5, ip, r9
   27894:	muleq	r5, r4, r9
   27898:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2789c:	sub	sp, sp, #64	; 0x40
   278a0:	ldr	r4, [r0, #36]	; 0x24
   278a4:	ldr	r5, [pc, #456]	; 27a74 <npth_sleep@plt+0x12384>
   278a8:	ldr	r3, [r4, #8]
   278ac:	ldr	r2, [r5]
   278b0:	cmp	r3, #0
   278b4:	ldr	r6, [r4]
   278b8:	str	r2, [sp, #60]	; 0x3c
   278bc:	bne	27a5c <npth_sleep@plt+0x1236c>
   278c0:	add	lr, sp, #8
   278c4:	add	ip, r4, #8
   278c8:	str	r3, [r4, #12]
   278cc:	ldr	r1, [r4, #4]
   278d0:	add	r2, r0, #48	; 0x30
   278d4:	add	r3, sp, #28
   278d8:	stm	sp, {ip, lr}
   278dc:	mov	r0, r6
   278e0:	bl	2cc18 <npth_sleep@plt+0x17528>
   278e4:	subs	r7, r0, #0
   278e8:	bne	27970 <npth_sleep@plt+0x12280>
   278ec:	ldr	r8, [pc, #388]	; 27a78 <npth_sleep@plt+0x12388>
   278f0:	ldr	r3, [r8, #100]	; 0x64
   278f4:	cmp	r3, #0
   278f8:	beq	27970 <npth_sleep@plt+0x12280>
   278fc:	ldr	r3, [r6, #144]	; 0x90
   27900:	cmp	r3, #0
   27904:	bne	27970 <npth_sleep@plt+0x12280>
   27908:	ldrb	r3, [sp, #28]
   2790c:	cmp	r3, #0
   27910:	bne	2798c <npth_sleep@plt+0x1229c>
   27914:	ldr	r1, [pc, #352]	; 27a7c <npth_sleep@plt+0x1238c>
   27918:	ldr	r0, [r6, #24]
   2791c:	bl	36f60 <npth_sleep@plt+0x21870>
   27920:	bl	15684 <gcry_strdup@plt>
   27924:	subs	r9, r0, #0
   27928:	beq	279f0 <npth_sleep@plt+0x12300>
   2792c:	ldr	r8, [r8, #84]	; 0x54
   27930:	ldr	r0, [r6, #24]
   27934:	cmp	r8, #0
   27938:	beq	27a04 <npth_sleep@plt+0x12314>
   2793c:	ldr	r1, [pc, #316]	; 27a80 <npth_sleep@plt+0x12390>
   27940:	bl	36f60 <npth_sleep@plt+0x21870>
   27944:	mov	r3, #0
   27948:	str	r3, [sp]
   2794c:	mov	r1, r9
   27950:	mov	r2, r0
   27954:	mov	r0, r6
   27958:	bl	25c3c <npth_sleep@plt+0x1054c>
   2795c:	subs	r7, r0, #0
   27960:	moveq	r3, #1
   27964:	streq	r3, [r4, #12]
   27968:	mov	r0, r9
   2796c:	bl	149dc <gcry_free@plt>
   27970:	ldr	r2, [sp, #60]	; 0x3c
   27974:	ldr	r3, [r5]
   27978:	mov	r0, r7
   2797c:	cmp	r2, r3
   27980:	bne	27a70 <npth_sleep@plt+0x12380>
   27984:	add	sp, sp, #64	; 0x40
   27988:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2798c:	add	r0, sp, #12
   27990:	bl	40c80 <npth_sleep@plt+0x2b590>
   27994:	add	r0, sp, #44	; 0x2c
   27998:	add	r1, sp, #28
   2799c:	bl	41c18 <npth_sleep@plt+0x2c528>
   279a0:	add	r0, sp, #44	; 0x2c
   279a4:	ldr	r1, [r8, #100]	; 0x64
   279a8:	bl	41f14 <npth_sleep@plt+0x2c824>
   279ac:	cmp	r0, #0
   279b0:	movne	r7, r0
   279b4:	bne	27970 <npth_sleep@plt+0x12280>
   279b8:	add	r1, sp, #44	; 0x2c
   279bc:	add	r0, sp, #12
   279c0:	bl	14760 <strcmp@plt>
   279c4:	cmp	r0, #0
   279c8:	ble	27970 <npth_sleep@plt+0x12280>
   279cc:	ldr	r1, [pc, #176]	; 27a84 <npth_sleep@plt+0x12394>
   279d0:	ldr	r0, [r6, #24]
   279d4:	bl	36f60 <npth_sleep@plt+0x21870>
   279d8:	add	r1, sp, #28
   279dc:	add	r3, sp, #34	; 0x22
   279e0:	add	r2, sp, #32
   279e4:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   279e8:	subs	r9, r0, #0
   279ec:	bne	2792c <npth_sleep@plt+0x1223c>
   279f0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   279f4:	cmp	r0, #0
   279f8:	uxthne	r0, r0
   279fc:	orrne	r7, r0, #67108864	; 0x4000000
   27a00:	b	27970 <npth_sleep@plt+0x12280>
   27a04:	ldr	r1, [pc, #116]	; 27a80 <npth_sleep@plt+0x12390>
   27a08:	bl	36f60 <npth_sleep@plt+0x21870>
   27a0c:	ldr	r1, [pc, #116]	; 27a88 <npth_sleep@plt+0x12398>
   27a10:	mov	sl, r0
   27a14:	ldr	r0, [r6, #24]
   27a18:	bl	36f60 <npth_sleep@plt+0x21870>
   27a1c:	mov	r2, sl
   27a20:	str	r8, [sp]
   27a24:	mov	r1, r9
   27a28:	mov	r3, r0
   27a2c:	mov	r0, r6
   27a30:	bl	25c3c <npth_sleep@plt+0x1054c>
   27a34:	cmp	r0, #0
   27a38:	moveq	r3, #1
   27a3c:	moveq	r7, r0
   27a40:	streq	r3, [r4, #12]
   27a44:	beq	27968 <npth_sleep@plt+0x12278>
   27a48:	uxth	r3, r0
   27a4c:	cmp	r3, #198	; 0xc6
   27a50:	cmpne	r3, #99	; 0x63
   27a54:	movne	r7, r0
   27a58:	b	27968 <npth_sleep@plt+0x12278>
   27a5c:	ldr	r3, [pc, #40]	; 27a8c <npth_sleep@plt+0x1239c>
   27a60:	ldr	r2, [pc, #40]	; 27a90 <npth_sleep@plt+0x123a0>
   27a64:	ldr	r1, [pc, #40]	; 27a94 <npth_sleep@plt+0x123a4>
   27a68:	ldr	r0, [pc, #40]	; 27a98 <npth_sleep@plt+0x123a8>
   27a6c:	bl	156e4 <__assert_fail@plt>
   27a70:	bl	14a60 <__stack_chk_fail@plt>
   27a74:	andeq	ip, r6, r8, lsr r8
   27a78:	muleq	r6, r8, r9
   27a7c:	andeq	r6, r5, r4, lsl sl
   27a80:			; <UNDEFINED> instruction: 0x00056ab4
   27a84:	andeq	r6, r5, ip, asr sl
   27a88:	andeq	r6, r5, r8, asr #21
   27a8c:	andeq	r6, r5, r8, lsl #15
   27a90:	andeq	r0, r0, lr, lsl #2
   27a94:	andeq	r6, r5, r4, ror #19
   27a98:	strdeq	r6, [r5], -ip
   27a9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27aa0:	sub	sp, sp, #64	; 0x40
   27aa4:	ldr	r6, [pc, #904]	; 27e34 <npth_sleep@plt+0x12744>
   27aa8:	mov	r8, r1
   27aac:	mov	r9, r2
   27ab0:	ldr	ip, [r6]
   27ab4:	add	r2, sp, #12
   27ab8:	mov	r1, #20
   27abc:	mov	r7, r3
   27ac0:	str	ip, [sp, #60]	; 0x3c
   27ac4:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   27ac8:	ldr	r3, [pc, #872]	; 27e38 <npth_sleep@plt+0x12748>
   27acc:	ldm	r3, {r0, r1}
   27ad0:	strb	r1, [sp, #56]	; 0x38
   27ad4:	str	r0, [sp, #52]	; 0x34
   27ad8:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   27adc:	add	r2, sp, #12
   27ae0:	mov	r3, #0
   27ae4:	ldr	r1, [pc, #848]	; 27e3c <npth_sleep@plt+0x1274c>
   27ae8:	bl	37f7c <npth_sleep@plt+0x2288c>
   27aec:	cmp	r7, #0
   27af0:	mov	r4, r0
   27af4:	beq	27bc4 <npth_sleep@plt+0x124d4>
   27af8:	ldr	r1, [pc, #832]	; 27e40 <npth_sleep@plt+0x12750>
   27afc:	bl	15174 <gpgrt_fopen@plt>
   27b00:	subs	r5, r0, #0
   27b04:	beq	27c68 <npth_sleep@plt+0x12578>
   27b08:	mov	r2, #1
   27b0c:	mov	r1, r2
   27b10:	mov	r3, r5
   27b14:	add	r0, sp, #11
   27b18:	bl	14ba4 <gpgrt_fread@plt>
   27b1c:	cmp	r0, #1
   27b20:	mov	sl, r0
   27b24:	bne	27c9c <npth_sleep@plt+0x125ac>
   27b28:	mov	r2, #0
   27b2c:	mov	r1, r2
   27b30:	mov	r0, r5
   27b34:	bl	153cc <gpgrt_fseek@plt>
   27b38:	subs	r7, r0, #0
   27b3c:	bne	27ddc <npth_sleep@plt+0x126ec>
   27b40:	ldrb	r3, [sp, #11]
   27b44:	cmp	r3, #40	; 0x28
   27b48:	bne	27dbc <npth_sleep@plt+0x126cc>
   27b4c:	ldr	r3, [pc, #752]	; 27e44 <npth_sleep@plt+0x12754>
   27b50:	ldr	r3, [r3, #108]	; 0x6c
   27b54:	cmp	r3, #0
   27b58:	bne	27df8 <npth_sleep@plt+0x12708>
   27b5c:	mov	r2, sl
   27b60:	mov	r1, r9
   27b64:	mov	r0, r8
   27b68:	mov	r3, r5
   27b6c:	bl	14a18 <gpgrt_fwrite@plt>
   27b70:	cmp	r0, #1
   27b74:	bne	27d18 <npth_sleep@plt+0x12628>
   27b78:	mov	r0, r5
   27b7c:	bl	15648 <gpgrt_fileno@plt>
   27b80:	mov	r7, r0
   27b84:	mov	r0, r5
   27b88:	bl	14af0 <gpgrt_ftello@plt>
   27b8c:	mov	r2, r0
   27b90:	mov	r3, r1
   27b94:	mov	r0, r7
   27b98:	bl	149b8 <ftruncate64@plt>
   27b9c:	cmp	r0, #0
   27ba0:	bne	27d5c <npth_sleep@plt+0x1266c>
   27ba4:	mov	r0, r5
   27ba8:	bl	14cd0 <gpgrt_fclose@plt>
   27bac:	subs	r7, r0, #0
   27bb0:	bne	27cdc <npth_sleep@plt+0x125ec>
   27bb4:	bl	1f388 <npth_sleep@plt+0x9c98>
   27bb8:	mov	r0, r4
   27bbc:	bl	149dc <gcry_free@plt>
   27bc0:	b	27c4c <npth_sleep@plt+0x1255c>
   27bc4:	mov	r1, r7
   27bc8:	bl	15204 <access@plt>
   27bcc:	cmp	r0, #0
   27bd0:	beq	27da0 <npth_sleep@plt+0x126b0>
   27bd4:	ldr	r1, [pc, #620]	; 27e48 <npth_sleep@plt+0x12758>
   27bd8:	mov	r0, r4
   27bdc:	bl	15174 <gpgrt_fopen@plt>
   27be0:	subs	r5, r0, #0
   27be4:	beq	27e18 <npth_sleep@plt+0x12728>
   27be8:	ldr	r3, [pc, #596]	; 27e44 <npth_sleep@plt+0x12754>
   27bec:	ldr	r3, [r3, #108]	; 0x6c
   27bf0:	cmp	r3, #0
   27bf4:	bne	27c30 <npth_sleep@plt+0x12540>
   27bf8:	mov	r1, r9
   27bfc:	mov	r0, r8
   27c00:	mov	r3, r5
   27c04:	mov	r2, #1
   27c08:	bl	14a18 <gpgrt_fwrite@plt>
   27c0c:	cmp	r0, #1
   27c10:	bne	27d18 <npth_sleep@plt+0x12628>
   27c14:	cmp	r7, #0
   27c18:	bne	27b78 <npth_sleep@plt+0x12488>
   27c1c:	mov	r0, r5
   27c20:	bl	14cd0 <gpgrt_fclose@plt>
   27c24:	subs	r7, r0, #0
   27c28:	beq	27bb4 <npth_sleep@plt+0x124c4>
   27c2c:	b	27cdc <npth_sleep@plt+0x125ec>
   27c30:	str	r9, [sp]
   27c34:	mov	r3, r8
   27c38:	mov	r1, r5
   27c3c:	mov	r0, r4
   27c40:	mov	r2, #0
   27c44:	bl	26f30 <npth_sleep@plt+0x11840>
   27c48:	mov	r7, r0
   27c4c:	ldr	r2, [sp, #60]	; 0x3c
   27c50:	ldr	r3, [r6]
   27c54:	mov	r0, r7
   27c58:	cmp	r2, r3
   27c5c:	bne	27e30 <npth_sleep@plt+0x12740>
   27c60:	add	sp, sp, #64	; 0x40
   27c64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27c68:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27c6c:	cmp	r0, #0
   27c70:	bne	27d84 <npth_sleep@plt+0x12694>
   27c74:	mov	r7, #0
   27c78:	mov	r0, r7
   27c7c:	bl	15408 <gpg_strerror@plt>
   27c80:	mov	r1, r4
   27c84:	mov	r2, r0
   27c88:	ldr	r0, [pc, #444]	; 27e4c <npth_sleep@plt+0x1275c>
   27c8c:	bl	3d484 <npth_sleep@plt+0x27d94>
   27c90:	mov	r0, r4
   27c94:	bl	149dc <gcry_free@plt>
   27c98:	b	27c4c <npth_sleep@plt+0x1255c>
   27c9c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27ca0:	subs	r7, r0, #0
   27ca4:	uxthne	r7, r7
   27ca8:	orrne	r7, r7, #67108864	; 0x4000000
   27cac:	bl	15084 <__errno_location@plt>
   27cb0:	ldr	r0, [r0]
   27cb4:	bl	14dcc <strerror@plt>
   27cb8:	mov	r1, r4
   27cbc:	mov	r2, r0
   27cc0:	ldr	r0, [pc, #392]	; 27e50 <npth_sleep@plt+0x12760>
   27cc4:	bl	3d484 <npth_sleep@plt+0x27d94>
   27cc8:	mov	r0, r4
   27ccc:	bl	149dc <gcry_free@plt>
   27cd0:	mov	r0, r5
   27cd4:	bl	14cd0 <gpgrt_fclose@plt>
   27cd8:	b	27c4c <npth_sleep@plt+0x1255c>
   27cdc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27ce0:	cmp	r0, #0
   27ce4:	uxthne	r0, r0
   27ce8:	orrne	r0, r0, #67108864	; 0x4000000
   27cec:	mov	r7, r0
   27cf0:	bl	15408 <gpg_strerror@plt>
   27cf4:	mov	r1, r4
   27cf8:	mov	r2, r0
   27cfc:	ldr	r0, [pc, #336]	; 27e54 <npth_sleep@plt+0x12764>
   27d00:	bl	3d484 <npth_sleep@plt+0x27d94>
   27d04:	mov	r0, r4
   27d08:	bl	3f270 <npth_sleep@plt+0x29b80>
   27d0c:	mov	r0, r4
   27d10:	bl	149dc <gcry_free@plt>
   27d14:	b	27c4c <npth_sleep@plt+0x1255c>
   27d18:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27d1c:	cmp	r0, #0
   27d20:	uxthne	r0, r0
   27d24:	orrne	r0, r0, #67108864	; 0x4000000
   27d28:	mov	r7, r0
   27d2c:	bl	15408 <gpg_strerror@plt>
   27d30:	mov	r1, r4
   27d34:	mov	r2, r0
   27d38:	ldr	r0, [pc, #280]	; 27e58 <npth_sleep@plt+0x12768>
   27d3c:	bl	3d484 <npth_sleep@plt+0x27d94>
   27d40:	mov	r0, r5
   27d44:	bl	14cd0 <gpgrt_fclose@plt>
   27d48:	mov	r0, r4
   27d4c:	bl	3f270 <npth_sleep@plt+0x29b80>
   27d50:	mov	r0, r4
   27d54:	bl	149dc <gcry_free@plt>
   27d58:	b	27c4c <npth_sleep@plt+0x1255c>
   27d5c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27d60:	cmp	r0, #0
   27d64:	uxthne	r0, r0
   27d68:	orrne	r0, r0, #67108864	; 0x4000000
   27d6c:	mov	r7, r0
   27d70:	bl	15408 <gpg_strerror@plt>
   27d74:	mov	r1, r4
   27d78:	mov	r2, r0
   27d7c:	ldr	r0, [pc, #216]	; 27e5c <npth_sleep@plt+0x1276c>
   27d80:	b	27d3c <npth_sleep@plt+0x1264c>
   27d84:	ldr	r3, [pc, #212]	; 27e60 <npth_sleep@plt+0x12770>
   27d88:	uxth	r0, r0
   27d8c:	cmp	r0, r3
   27d90:	orr	r0, r0, #67108864	; 0x4000000
   27d94:	beq	27bd4 <npth_sleep@plt+0x124e4>
   27d98:	mov	r7, r0
   27d9c:	b	27c7c <npth_sleep@plt+0x1258c>
   27da0:	mov	r1, r4
   27da4:	ldr	r0, [pc, #184]	; 27e64 <npth_sleep@plt+0x12774>
   27da8:	bl	3d484 <npth_sleep@plt+0x27d94>
   27dac:	mov	r0, r4
   27db0:	bl	149dc <gcry_free@plt>
   27db4:	ldr	r7, [pc, #172]	; 27e68 <npth_sleep@plt+0x12778>
   27db8:	b	27c4c <npth_sleep@plt+0x1255c>
   27dbc:	str	r9, [sp]
   27dc0:	mov	r3, r8
   27dc4:	mov	r2, sl
   27dc8:	mov	r1, r5
   27dcc:	mov	r0, r4
   27dd0:	bl	26f30 <npth_sleep@plt+0x11840>
   27dd4:	mov	r7, r0
   27dd8:	b	27c4c <npth_sleep@plt+0x1255c>
   27ddc:	bl	15084 <__errno_location@plt>
   27de0:	ldr	r0, [r0]
   27de4:	bl	14dcc <strerror@plt>
   27de8:	mov	r1, r4
   27dec:	mov	r2, r0
   27df0:	ldr	r0, [pc, #116]	; 27e6c <npth_sleep@plt+0x1277c>
   27df4:	b	27cc4 <npth_sleep@plt+0x125d4>
   27df8:	mov	r2, r7
   27dfc:	str	r9, [sp]
   27e00:	mov	r3, r8
   27e04:	mov	r1, r5
   27e08:	mov	r0, r4
   27e0c:	bl	26f30 <npth_sleep@plt+0x11840>
   27e10:	mov	r7, r0
   27e14:	b	27c4c <npth_sleep@plt+0x1255c>
   27e18:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   27e1c:	cmp	r0, #0
   27e20:	beq	27c74 <npth_sleep@plt+0x12584>
   27e24:	uxth	r0, r0
   27e28:	orr	r0, r0, #67108864	; 0x4000000
   27e2c:	b	27d98 <npth_sleep@plt+0x126a8>
   27e30:	bl	14a60 <__stack_chk_fail@plt>
   27e34:	andeq	ip, r6, r8, lsr r8
   27e38:	andeq	r4, r5, r0, lsr #19
   27e3c:			; <UNDEFINED> instruction: 0x0004f1b4
   27e40:	andeq	r6, r5, r8, lsl fp
   27e44:	muleq	r6, r8, r9
   27e48:	andeq	r6, r5, r8, lsl #22
   27e4c:	ldrdeq	r5, [r5], -ip
   27e50:	andeq	r6, r5, ip, lsl #17
   27e54:	andeq	r6, r5, r4, ror #16
   27e58:	andeq	r6, r5, r0, lsr r8
   27e5c:	andeq	r6, r5, r8, asr #16
   27e60:	andeq	r8, r0, r1, asr r0
   27e64:	andeq	r6, r5, r0, ror #21
   27e68:	streq	r8, [r0], #-35	; 0xffffffdd
   27e6c:			; <UNDEFINED> instruction: 0x000568b4
   27e70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27e74:	mov	r9, r3
   27e78:	ldr	r3, [pc, #960]	; 28240 <npth_sleep@plt+0x12b50>
   27e7c:	sub	sp, sp, #28
   27e80:	subs	ip, r1, #0
   27e84:	ldr	r1, [r3]
   27e88:	mov	r3, #0
   27e8c:	str	ip, [sp, #8]
   27e90:	mov	r7, r0
   27e94:	str	r2, [sp, #4]
   27e98:	str	r1, [sp, #20]
   27e9c:	str	r3, [r9]
   27ea0:	str	r3, [sp, #16]
   27ea4:	beq	281f8 <npth_sleep@plt+0x12b08>
   27ea8:	mov	r0, ip
   27eac:	bl	14f58 <strlen@plt>
   27eb0:	mov	r8, r0
   27eb4:	mov	r0, r7
   27eb8:	bl	14f58 <strlen@plt>
   27ebc:	add	r3, r8, #2
   27ec0:	mov	r5, #0
   27ec4:	str	r3, [sp, #12]
   27ec8:	mov	r3, r9
   27ecc:	mov	sl, #1
   27ed0:	mov	r9, r5
   27ed4:	mov	fp, r3
   27ed8:	mov	r6, r0
   27edc:	cmp	r6, #0
   27ee0:	movne	r4, #0
   27ee4:	beq	27f18 <npth_sleep@plt+0x12828>
   27ee8:	sub	r3, r4, #1
   27eec:	add	r3, r7, r3
   27ef0:	ldrb	r1, [r3, #1]!
   27ef4:	add	r2, r4, #1
   27ef8:	cmp	r1, #37	; 0x25
   27efc:	beq	27ff0 <npth_sleep@plt+0x12900>
   27f00:	cmp	r5, #0
   27f04:	beq	281b4 <npth_sleep@plt+0x12ac4>
   27f08:	cmp	r6, r2
   27f0c:	mov	r4, r2
   27f10:	strb	r1, [r5], #1
   27f14:	bhi	27ef0 <npth_sleep@plt+0x12800>
   27f18:	cmp	sl, #1
   27f1c:	beq	28068 <npth_sleep@plt+0x12978>
   27f20:	cmp	sl, #2
   27f24:	bne	28080 <npth_sleep@plt+0x12990>
   27f28:	mov	r3, fp
   27f2c:	mov	fp, r9
   27f30:	ldr	r2, [r3]
   27f34:	mov	r9, r3
   27f38:	add	r3, r2, fp
   27f3c:	mov	r1, #0
   27f40:	cmp	r5, r3
   27f44:	strb	r1, [r5]
   27f48:	bne	28228 <npth_sleep@plt+0x12b38>
   27f4c:	ldr	r0, [sp, #16]
   27f50:	bl	149dc <gcry_free@plt>
   27f54:	ldr	r5, [r9]
   27f58:	mov	r0, r5
   27f5c:	bl	14f58 <strlen@plt>
   27f60:	cmp	r0, #2
   27f64:	bls	27fcc <npth_sleep@plt+0x128dc>
   27f68:	sub	r4, r0, #2
   27f6c:	add	r6, r5, r4
   27f70:	mov	r0, r6
   27f74:	ldr	r1, [pc, #712]	; 28244 <npth_sleep@plt+0x12b54>
   27f78:	bl	14760 <strcmp@plt>
   27f7c:	cmp	r0, #0
   27f80:	bne	27fcc <npth_sleep@plt+0x128dc>
   27f84:	strb	r0, [r5, r4]
   27f88:	ldr	r2, [r9]
   27f8c:	sub	r3, r6, #1
   27f90:	cmp	r3, r2
   27f94:	bls	27fcc <npth_sleep@plt+0x128dc>
   27f98:	ldrb	r2, [r6, #-1]
   27f9c:	cmp	r2, #9
   27fa0:	cmpne	r2, #32
   27fa4:	beq	27fbc <npth_sleep@plt+0x128cc>
   27fa8:	b	27fcc <npth_sleep@plt+0x128dc>
   27fac:	ldrb	r2, [r3]
   27fb0:	cmp	r2, #9
   27fb4:	cmpne	r2, #32
   27fb8:	bne	27fcc <npth_sleep@plt+0x128dc>
   27fbc:	strb	r0, [r3], #-1
   27fc0:	ldr	r2, [r9]
   27fc4:	cmp	r2, r3
   27fc8:	bcc	27fac <npth_sleep@plt+0x128bc>
   27fcc:	mov	r0, #0
   27fd0:	ldr	r3, [pc, #616]	; 28240 <npth_sleep@plt+0x12b50>
   27fd4:	ldr	r2, [sp, #20]
   27fd8:	ldr	r3, [r3]
   27fdc:	cmp	r2, r3
   27fe0:	bne	2823c <npth_sleep@plt+0x12b4c>
   27fe4:	add	sp, sp, #28
   27fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27fec:	add	r2, r2, #2
   27ff0:	cmp	r6, r2
   27ff4:	bls	27f18 <npth_sleep@plt+0x12828>
   27ff8:	ldrb	r2, [r7, r2]
   27ffc:	add	r4, r4, #2
   28000:	cmp	r2, #67	; 0x43
   28004:	beq	28088 <npth_sleep@plt+0x12998>
   28008:	bls	28044 <npth_sleep@plt+0x12954>
   2800c:	cmp	r2, #70	; 0x46
   28010:	beq	280cc <npth_sleep@plt+0x129dc>
   28014:	cmp	r2, #99	; 0x63
   28018:	bne	28114 <npth_sleep@plt+0x12a24>
   2801c:	cmp	r5, #0
   28020:	beq	2813c <npth_sleep@plt+0x12a4c>
   28024:	mov	r0, r5
   28028:	mov	r2, r8
   2802c:	ldr	r1, [sp, #8]
   28030:	bl	1491c <memcpy@plt>
   28034:	cmp	r6, r4
   28038:	add	r5, r5, r8
   2803c:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   28040:	b	27f18 <npth_sleep@plt+0x12828>
   28044:	cmp	r2, #37	; 0x25
   28048:	bne	28114 <npth_sleep@plt+0x12a24>
   2804c:	cmp	r5, #0
   28050:	beq	28194 <npth_sleep@plt+0x12aa4>
   28054:	cmp	r6, r4
   28058:	strb	r2, [r5], #1
   2805c:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   28060:	cmp	sl, #1
   28064:	bne	27f20 <npth_sleep@plt+0x12830>
   28068:	add	r0, r9, #1
   2806c:	bl	146d0 <gcry_malloc@plt>
   28070:	cmp	r0, #0
   28074:	mov	r5, r0
   28078:	str	r0, [fp]
   2807c:	beq	28208 <npth_sleep@plt+0x12b18>
   28080:	add	sl, sl, #1
   28084:	b	27edc <npth_sleep@plt+0x127ec>
   28088:	cmp	r8, #0
   2808c:	beq	28108 <npth_sleep@plt+0x12a18>
   28090:	cmp	r5, #0
   28094:	beq	28180 <npth_sleep@plt+0x12a90>
   28098:	mov	r3, #40	; 0x28
   2809c:	strb	r3, [r5], #1
   280a0:	mov	r2, r8
   280a4:	mov	r0, r5
   280a8:	ldr	r1, [sp, #8]
   280ac:	bl	1491c <memcpy@plt>
   280b0:	mov	r2, #41	; 0x29
   280b4:	add	r3, r5, r8
   280b8:	cmp	r6, r4
   280bc:	strb	r2, [r5, r8]
   280c0:	add	r5, r3, #1
   280c4:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   280c8:	b	27f18 <npth_sleep@plt+0x12828>
   280cc:	ldr	r3, [sp, #4]
   280d0:	ldr	r1, [sp, #16]
   280d4:	adds	r3, r3, #0
   280d8:	movne	r3, #1
   280dc:	cmp	r1, #0
   280e0:	movne	r3, #0
   280e4:	cmp	r3, #0
   280e8:	bne	2814c <npth_sleep@plt+0x12a5c>
   280ec:	cmp	r1, #0
   280f0:	beq	28108 <npth_sleep@plt+0x12a18>
   280f4:	cmp	r5, #0
   280f8:	beq	28168 <npth_sleep@plt+0x12a78>
   280fc:	mov	r0, r5
   28100:	bl	14a0c <stpcpy@plt>
   28104:	mov	r5, r0
   28108:	cmp	r6, r4
   2810c:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   28110:	b	27f18 <npth_sleep@plt+0x12828>
   28114:	cmp	r5, #0
   28118:	beq	281a4 <npth_sleep@plt+0x12ab4>
   2811c:	mov	r1, r5
   28120:	mov	r3, #37	; 0x25
   28124:	cmp	r6, r4
   28128:	strb	r3, [r1], #2
   2812c:	strb	r2, [r5, #1]
   28130:	mov	r5, r1
   28134:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   28138:	b	27f18 <npth_sleep@plt+0x12828>
   2813c:	cmp	r6, r4
   28140:	add	r9, r9, r8
   28144:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   28148:	b	27f18 <npth_sleep@plt+0x12828>
   2814c:	ldr	r3, [pc, #244]	; 28248 <npth_sleep@plt+0x12b58>
   28150:	add	r2, sp, #16
   28154:	ldr	r0, [sp, #4]
   28158:	ldr	r1, [r3, #156]	; 0x9c
   2815c:	bl	49cc0 <npth_sleep@plt+0x345d0>
   28160:	ldr	r1, [sp, #16]
   28164:	b	280ec <npth_sleep@plt+0x129fc>
   28168:	mov	r0, r1
   2816c:	bl	14f58 <strlen@plt>
   28170:	cmp	r6, r4
   28174:	add	r9, r9, r0
   28178:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   2817c:	b	27f18 <npth_sleep@plt+0x12828>
   28180:	ldr	r3, [sp, #12]
   28184:	cmp	r6, r4
   28188:	add	r9, r9, r3
   2818c:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   28190:	b	27f18 <npth_sleep@plt+0x12828>
   28194:	cmp	r6, r4
   28198:	add	r9, r9, #1
   2819c:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   281a0:	b	27f18 <npth_sleep@plt+0x12828>
   281a4:	cmp	r6, r4
   281a8:	add	r9, r9, #2
   281ac:	bhi	27ee8 <npth_sleep@plt+0x127f8>
   281b0:	b	27f18 <npth_sleep@plt+0x12828>
   281b4:	add	r9, r9, #1
   281b8:	mov	r2, r4
   281bc:	sub	r0, r9, r4
   281c0:	add	r1, r7, r4
   281c4:	add	r4, r2, #1
   281c8:	cmp	r6, r4
   281cc:	add	r9, r0, r2
   281d0:	bls	27f18 <npth_sleep@plt+0x12828>
   281d4:	ldrb	r3, [r1, #1]!
   281d8:	cmp	r3, #37	; 0x25
   281dc:	beq	27fec <npth_sleep@plt+0x128fc>
   281e0:	mov	r2, r4
   281e4:	add	r4, r2, #1
   281e8:	cmp	r6, r4
   281ec:	add	r9, r0, r2
   281f0:	bhi	281d4 <npth_sleep@plt+0x12ae4>
   281f4:	b	27f18 <npth_sleep@plt+0x12828>
   281f8:	ldr	r3, [pc, #76]	; 2824c <npth_sleep@plt+0x12b5c>
   281fc:	ldr	r8, [sp, #8]
   28200:	str	r3, [sp, #8]
   28204:	b	27eb4 <npth_sleep@plt+0x127c4>
   28208:	ldr	r0, [sp, #16]
   2820c:	bl	149dc <gcry_free@plt>
   28210:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   28214:	cmp	r0, #0
   28218:	uxthne	r0, r0
   2821c:	orrne	r0, r0, #67108864	; 0x4000000
   28220:	bne	27fd0 <npth_sleep@plt+0x128e0>
   28224:	b	27fcc <npth_sleep@plt+0x128dc>
   28228:	ldr	r3, [pc, #32]	; 28250 <npth_sleep@plt+0x12b60>
   2822c:	mov	r2, #460	; 0x1cc
   28230:	ldr	r1, [pc, #28]	; 28254 <npth_sleep@plt+0x12b64>
   28234:	ldr	r0, [pc, #28]	; 28258 <npth_sleep@plt+0x12b68>
   28238:	bl	3d80c <npth_sleep@plt+0x2811c>
   2823c:	bl	14a60 <__stack_chk_fail@plt>
   28240:	andeq	ip, r6, r8, lsr r8
   28244:	andeq	r6, r5, r4, asr #22
   28248:	muleq	r6, r8, r9
   2824c:	andeq	r5, r5, r8, asr r2
   28250:	muleq	r5, ip, r7
   28254:	andeq	r6, r5, r4, ror #19
   28258:	andeq	r6, r5, r8, lsr #22
   2825c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28260:	sub	sp, sp, #124	; 0x7c
   28264:	ldr	r5, [pc, #1904]	; 289dc <npth_sleep@plt+0x132ec>
   28268:	ldr	r7, [sp, #160]	; 0xa0
   2826c:	ldr	r8, [sp, #172]	; 0xac
   28270:	ldr	r6, [sp, #176]	; 0xb0
   28274:	mov	ip, #0
   28278:	cmp	r7, #0
   2827c:	mov	r9, r3
   28280:	ldr	r3, [sp, #168]	; 0xa8
   28284:	ldr	lr, [r5]
   28288:	str	ip, [r8]
   2828c:	strne	ip, [r7]
   28290:	cmp	r6, #0
   28294:	str	r3, [sp, #20]
   28298:	movne	r3, #0
   2829c:	str	r1, [sp, #16]
   282a0:	strne	r3, [r6]
   282a4:	mov	sl, r0
   282a8:	add	r1, sp, #32
   282ac:	mov	r0, r9
   282b0:	mov	fp, r2
   282b4:	str	lr, [sp, #116]	; 0x74
   282b8:	bl	272d8 <npth_sleep@plt+0x11be8>
   282bc:	subs	r4, r0, #0
   282c0:	beq	282f4 <npth_sleep@plt+0x12c04>
   282c4:	ldr	r2, [pc, #1812]	; 289e0 <npth_sleep@plt+0x132f0>
   282c8:	uxth	r1, r4
   282cc:	ldr	r3, [pc, #1808]	; 289e4 <npth_sleep@plt+0x132f4>
   282d0:	cmp	r1, r2
   282d4:	moveq	r4, r3
   282d8:	ldr	r2, [sp, #116]	; 0x74
   282dc:	ldr	r3, [r5]
   282e0:	mov	r0, r4
   282e4:	cmp	r2, r3
   282e8:	bne	28998 <npth_sleep@plt+0x132a8>
   282ec:	add	sp, sp, #124	; 0x7c
   282f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   282f4:	add	r2, sp, #28
   282f8:	add	r1, sp, #24
   282fc:	ldr	r0, [sp, #32]
   28300:	bl	3dd4c <npth_sleep@plt+0x2865c>
   28304:	subs	r4, r0, #0
   28308:	bne	282d8 <npth_sleep@plt+0x12be8>
   2830c:	ldr	r0, [sp, #24]
   28310:	bl	2e1c8 <npth_sleep@plt+0x18ad8>
   28314:	sub	r0, r0, #1
   28318:	cmp	r0, #4
   2831c:	ldrls	pc, [pc, r0, lsl #2]
   28320:	b	28510 <npth_sleep@plt+0x12e20>
   28324:	andeq	r8, r2, r0, ror r3
   28328:	andeq	r8, r2, r4, lsr r4
   2832c:	andeq	r8, r2, r8, lsr #9
   28330:	andeq	r8, r2, r0, lsl r5
   28334:	ldrdeq	r8, [r2], -ip
   28338:	ldr	r3, [sp, #164]	; 0xa4
   2833c:	cmp	r3, #2
   28340:	bne	2834c <npth_sleep@plt+0x12c5c>
   28344:	add	r0, sp, #72	; 0x48
   28348:	bl	26ef0 <npth_sleep@plt+0x11800>
   2834c:	cmp	r6, #0
   28350:	strne	r4, [r6]
   28354:	beq	28970 <npth_sleep@plt+0x13280>
   28358:	ldr	r0, [sp, #24]
   2835c:	bl	149dc <gcry_free@plt>
   28360:	ldr	r3, [sp, #40]	; 0x28
   28364:	ldr	r0, [sp, #36]	; 0x24
   28368:	str	r3, [sp, #24]
   2836c:	bl	149dc <gcry_free@plt>
   28370:	ldr	r0, [sp, #32]
   28374:	add	r9, sp, #56	; 0x38
   28378:	bl	148d4 <gcry_sexp_release@plt>
   2837c:	mov	r3, #0
   28380:	str	r3, [sp, #32]
   28384:	mov	r3, #0
   28388:	mov	r2, r3
   2838c:	mov	r1, r3
   28390:	ldr	r0, [sp, #24]
   28394:	bl	15678 <gcry_sexp_canon_len@plt>
   28398:	ldr	r2, [sp, #24]
   2839c:	mov	r1, r9
   283a0:	mov	r3, r0
   283a4:	mov	r7, r0
   283a8:	add	r0, sp, #32
   283ac:	bl	14934 <gcry_sexp_sscan@plt>
   283b0:	mov	r1, r7
   283b4:	mov	r4, r0
   283b8:	ldr	r0, [sp, #24]
   283bc:	bl	3d830 <npth_sleep@plt+0x28140>
   283c0:	ldr	r0, [sp, #24]
   283c4:	bl	149dc <gcry_free@plt>
   283c8:	cmp	r4, #0
   283cc:	bne	28530 <npth_sleep@plt+0x12e40>
   283d0:	ldr	r3, [sp, #32]
   283d4:	str	r3, [r8]
   283d8:	b	282d8 <npth_sleep@plt+0x12be8>
   283dc:	add	r3, sp, #52	; 0x34
   283e0:	add	r9, sp, #56	; 0x38
   283e4:	mov	r0, sl
   283e8:	stm	sp, {r3, r9}
   283ec:	ldr	r2, [pc, #1524]	; 289e8 <npth_sleep@plt+0x132f8>
   283f0:	mov	r3, #0
   283f4:	ldr	r1, [sp, #24]
   283f8:	bl	2cc18 <npth_sleep@plt+0x17528>
   283fc:	subs	r4, r0, #0
   28400:	beq	28558 <npth_sleep@plt+0x12e68>
   28404:	bl	15408 <gpg_strerror@plt>
   28408:	mov	r1, r0
   2840c:	ldr	r0, [pc, #1496]	; 289ec <npth_sleep@plt+0x132fc>
   28410:	bl	3d484 <npth_sleep@plt+0x27d94>
   28414:	ldr	r0, [sp, #32]
   28418:	bl	148d4 <gcry_sexp_release@plt>
   2841c:	mov	r3, #0
   28420:	cmp	r4, #0
   28424:	str	r3, [sp, #32]
   28428:	bne	284ec <npth_sleep@plt+0x12dfc>
   2842c:	add	r9, sp, #56	; 0x38
   28430:	b	28384 <npth_sleep@plt+0x12c94>
   28434:	mov	r2, #0
   28438:	ldr	r1, [pc, #1456]	; 289f0 <npth_sleep@plt+0x13300>
   2843c:	ldr	r0, [sp, #32]
   28440:	bl	14ca0 <gcry_sexp_find_token@plt>
   28444:	subs	r4, r0, #0
   28448:	moveq	r7, r4
   2844c:	beq	2845c <npth_sleep@plt+0x12d6c>
   28450:	mov	r1, #1
   28454:	bl	151bc <gcry_sexp_nth_string@plt>
   28458:	mov	r7, r0
   2845c:	mov	r0, r4
   28460:	bl	148d4 <gcry_sexp_release@plt>
   28464:	mov	r3, #0
   28468:	cmp	fp, #0
   2846c:	str	r3, [sp, #36]	; 0x24
   28470:	beq	28580 <npth_sleep@plt+0x12e90>
   28474:	add	r3, sp, #36	; 0x24
   28478:	ldr	r2, [sp, #32]
   2847c:	mov	r1, r7
   28480:	mov	r0, fp
   28484:	bl	27e70 <npth_sleep@plt+0x12780>
   28488:	mov	r4, r0
   2848c:	mov	r0, r7
   28490:	bl	149dc <gcry_free@plt>
   28494:	cmp	r4, #0
   28498:	beq	28588 <npth_sleep@plt+0x12e98>
   2849c:	ldr	r0, [sp, #36]	; 0x24
   284a0:	bl	149dc <gcry_free@plt>
   284a4:	b	28414 <npth_sleep@plt+0x12d24>
   284a8:	cmp	r7, #0
   284ac:	beq	2856c <npth_sleep@plt+0x12e7c>
   284b0:	add	r9, sp, #56	; 0x38
   284b4:	mov	r1, r9
   284b8:	ldr	r0, [sp, #24]
   284bc:	bl	2ed58 <npth_sleep@plt+0x19668>
   284c0:	subs	r4, r0, #0
   284c4:	beq	2878c <npth_sleep@plt+0x1309c>
   284c8:	mov	r0, r4
   284cc:	bl	15408 <gpg_strerror@plt>
   284d0:	mov	r1, r0
   284d4:	ldr	r0, [pc, #1304]	; 289f4 <npth_sleep@plt+0x13304>
   284d8:	bl	3d484 <npth_sleep@plt+0x27d94>
   284dc:	ldr	r0, [sp, #32]
   284e0:	bl	148d4 <gcry_sexp_release@plt>
   284e4:	mov	r3, #0
   284e8:	str	r3, [sp, #32]
   284ec:	ldr	r0, [sp, #24]
   284f0:	bl	149dc <gcry_free@plt>
   284f4:	cmp	r6, #0
   284f8:	beq	282d8 <npth_sleep@plt+0x12be8>
   284fc:	ldr	r0, [r6]
   28500:	bl	149dc <gcry_free@plt>
   28504:	mov	r3, #0
   28508:	str	r3, [r6]
   2850c:	b	282d8 <npth_sleep@plt+0x12be8>
   28510:	ldr	r0, [pc, #1248]	; 289f8 <npth_sleep@plt+0x13308>
   28514:	bl	3d484 <npth_sleep@plt+0x27d94>
   28518:	ldr	r0, [sp, #32]
   2851c:	bl	148d4 <gcry_sexp_release@plt>
   28520:	mov	r3, #0
   28524:	str	r3, [sp, #32]
   28528:	ldr	r4, [pc, #1228]	; 289fc <npth_sleep@plt+0x1330c>
   2852c:	b	284ec <npth_sleep@plt+0x12dfc>
   28530:	mov	r0, r4
   28534:	ldr	r7, [sp, #56]	; 0x38
   28538:	bl	15408 <gpg_strerror@plt>
   2853c:	mov	r1, r7
   28540:	mov	r2, r0
   28544:	ldr	r0, [pc, #1204]	; 28a00 <npth_sleep@plt+0x13310>
   28548:	bl	3d484 <npth_sleep@plt+0x27d94>
   2854c:	cmp	r6, #0
   28550:	bne	284fc <npth_sleep@plt+0x12e0c>
   28554:	b	282d8 <npth_sleep@plt+0x12be8>
   28558:	ldr	r0, [sp, #24]
   2855c:	bl	149dc <gcry_free@plt>
   28560:	ldr	r3, [sp, #52]	; 0x34
   28564:	str	r3, [sp, #24]
   28568:	b	28414 <npth_sleep@plt+0x12d24>
   2856c:	ldr	r0, [sp, #32]
   28570:	bl	148d4 <gcry_sexp_release@plt>
   28574:	ldr	r4, [pc, #1160]	; 28a04 <npth_sleep@plt+0x13314>
   28578:	str	r7, [sp, #32]
   2857c:	b	284ec <npth_sleep@plt+0x12dfc>
   28580:	mov	r0, r7
   28584:	bl	149dc <gcry_free@plt>
   28588:	cmp	r6, #0
   2858c:	movne	r3, #0
   28590:	strne	r3, [r6]
   28594:	mov	r0, r9
   28598:	add	r2, sp, #72	; 0x48
   2859c:	mov	r1, #20
   285a0:	ldr	fp, [sp, #36]	; 0x24
   285a4:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   285a8:	ldr	r3, [sp, #16]
   285ac:	cmp	r3, #0
   285b0:	beq	28600 <npth_sleep@plt+0x12f10>
   285b4:	mov	r1, r3
   285b8:	mov	r2, #5
   285bc:	mov	r0, sl
   285c0:	bl	26c68 <npth_sleep@plt+0x11578>
   285c4:	subs	r4, r0, #0
   285c8:	beq	28600 <npth_sleep@plt+0x12f10>
   285cc:	add	r2, sp, #44	; 0x2c
   285d0:	add	r3, sp, #40	; 0x28
   285d4:	str	r2, [sp, #4]
   285d8:	str	r3, [sp]
   285dc:	mov	r2, r4
   285e0:	mov	r3, #0
   285e4:	ldr	r1, [sp, #24]
   285e8:	mov	r0, sl
   285ec:	bl	2cc18 <npth_sleep@plt+0x17528>
   285f0:	cmp	r0, #0
   285f4:	beq	2834c <npth_sleep@plt+0x12c5c>
   285f8:	mov	r0, r4
   285fc:	bl	149dc <gcry_free@plt>
   28600:	ldr	r3, [sp, #164]	; 0xa4
   28604:	cmp	r3, #0
   28608:	beq	286e0 <npth_sleep@plt+0x12ff0>
   2860c:	add	r7, sp, #44	; 0x2c
   28610:	b	28670 <npth_sleep@plt+0x12f80>
   28614:	add	r3, sp, #40	; 0x28
   28618:	mov	r2, r4
   2861c:	stm	sp, {r3, r7}
   28620:	ldr	r1, [sp, #24]
   28624:	mov	r3, #0
   28628:	mov	r0, sl
   2862c:	bl	2cc18 <npth_sleep@plt+0x17528>
   28630:	cmp	r0, #0
   28634:	beq	28338 <npth_sleep@plt+0x12c48>
   28638:	mov	r0, r4
   2863c:	bl	149dc <gcry_free@plt>
   28640:	mov	r1, #0
   28644:	mov	r0, sl
   28648:	bl	24edc <npth_sleep@plt+0xf7ec>
   2864c:	cmp	r0, #0
   28650:	beq	286e0 <npth_sleep@plt+0x12ff0>
   28654:	mov	r1, #60	; 0x3c
   28658:	mov	r0, sl
   2865c:	bl	24edc <npth_sleep@plt+0xf7ec>
   28660:	cmp	r0, #0
   28664:	bne	286e0 <npth_sleep@plt+0x12ff0>
   28668:	mov	r0, #1
   2866c:	bl	156f0 <npth_sleep@plt>
   28670:	ldr	r2, [sp, #164]	; 0xa4
   28674:	add	r1, sp, #72	; 0x48
   28678:	mov	r0, sl
   2867c:	bl	26c68 <npth_sleep@plt+0x11578>
   28680:	subs	r4, r0, #0
   28684:	bne	28614 <npth_sleep@plt+0x12f24>
   28688:	ldr	r3, [sp, #164]	; 0xa4
   2868c:	cmp	r3, #2
   28690:	bne	28640 <npth_sleep@plt+0x12f50>
   28694:	mov	r2, r3
   28698:	mov	r1, r4
   2869c:	mov	r0, sl
   286a0:	bl	26c68 <npth_sleep@plt+0x11578>
   286a4:	subs	r9, r0, #0
   286a8:	beq	28640 <npth_sleep@plt+0x12f50>
   286ac:	add	r2, sp, #40	; 0x28
   286b0:	str	r2, [sp]
   286b4:	str	r7, [sp, #4]
   286b8:	mov	r3, r4
   286bc:	mov	r2, r9
   286c0:	ldr	r1, [sp, #24]
   286c4:	mov	r0, sl
   286c8:	bl	2cc18 <npth_sleep@plt+0x17528>
   286cc:	cmp	r0, #0
   286d0:	beq	2899c <npth_sleep@plt+0x132ac>
   286d4:	mov	r0, r9
   286d8:	bl	149dc <gcry_free@plt>
   286dc:	b	28640 <npth_sleep@plt+0x12f50>
   286e0:	mov	r1, #308	; 0x134
   286e4:	mov	r0, #1
   286e8:	bl	14808 <gcry_calloc_secure@plt>
   286ec:	subs	r7, r0, #0
   286f0:	beq	28884 <npth_sleep@plt+0x13194>
   286f4:	mov	r0, #0
   286f8:	mov	r2, #16
   286fc:	mov	r3, #3
   28700:	ldr	lr, [pc, #768]	; 28a08 <npth_sleep@plt+0x13318>
   28704:	stm	r7, {r0, r2, r3}
   28708:	mov	ip, #256	; 0x100
   2870c:	ldr	r2, [sp, #164]	; 0xa4
   28710:	add	r9, sp, #56	; 0x38
   28714:	str	ip, [r7, #44]	; 0x2c
   28718:	str	lr, [r7, #32]
   2871c:	str	r9, [r7, #36]	; 0x24
   28720:	ldr	ip, [sp, #24]
   28724:	str	r2, [sp, #8]
   28728:	add	r2, sp, #72	; 0x48
   2872c:	mov	r3, r0
   28730:	str	r2, [sp, #4]
   28734:	str	r0, [sp, #64]	; 0x40
   28738:	mov	r2, r0
   2873c:	str	r0, [sp, #68]	; 0x44
   28740:	mov	r1, fp
   28744:	str	r7, [sp]
   28748:	mov	r0, sl
   2874c:	str	sl, [sp, #56]	; 0x38
   28750:	str	ip, [sp, #60]	; 0x3c
   28754:	bl	24fbc <npth_sleep@plt+0xf8cc>
   28758:	subs	r4, r0, #0
   2875c:	beq	287d4 <npth_sleep@plt+0x130e4>
   28760:	ldr	r3, [r7, #28]
   28764:	tst	r3, #512	; 0x200
   28768:	bne	288ac <npth_sleep@plt+0x131bc>
   2876c:	mov	r0, r7
   28770:	bl	149dc <gcry_free@plt>
   28774:	mov	r0, r4
   28778:	bl	15408 <gpg_strerror@plt>
   2877c:	mov	r1, r0
   28780:	ldr	r0, [pc, #644]	; 28a0c <npth_sleep@plt+0x1331c>
   28784:	bl	3d484 <npth_sleep@plt+0x27d94>
   28788:	b	2849c <npth_sleep@plt+0x12dac>
   2878c:	mov	r3, r4
   28790:	mov	r2, r4
   28794:	mov	r1, r4
   28798:	ldr	r0, [sp, #56]	; 0x38
   2879c:	bl	15678 <gcry_sexp_canon_len@plt>
   287a0:	subs	sl, r0, #0
   287a4:	beq	289b4 <npth_sleep@plt+0x132c4>
   287a8:	bl	146d0 <gcry_malloc@plt>
   287ac:	cmp	r0, #0
   287b0:	str	r0, [r7]
   287b4:	beq	2886c <npth_sleep@plt+0x1317c>
   287b8:	mov	r2, sl
   287bc:	ldr	r1, [sp, #56]	; 0x38
   287c0:	bl	1491c <memcpy@plt>
   287c4:	ldr	r0, [sp, #32]
   287c8:	bl	148d4 <gcry_sexp_release@plt>
   287cc:	str	r4, [sp, #32]
   287d0:	b	28384 <npth_sleep@plt+0x12c94>
   287d4:	ldr	r3, [sp, #64]	; 0x40
   287d8:	cmp	r3, #0
   287dc:	beq	289c8 <npth_sleep@plt+0x132d8>
   287e0:	ldr	r0, [sp, #68]	; 0x44
   287e4:	cmp	r0, #0
   287e8:	bne	288d0 <npth_sleep@plt+0x131e0>
   287ec:	ldr	r3, [sp, #20]
   287f0:	add	r4, r7, #48	; 0x30
   287f4:	cmp	r3, #0
   287f8:	beq	28804 <npth_sleep@plt+0x13114>
   287fc:	add	r0, sp, #72	; 0x48
   28800:	blx	r3
   28804:	str	r0, [sp]
   28808:	mov	r3, r4
   2880c:	ldr	r2, [sp, #164]	; 0xa4
   28810:	add	r1, sp, #72	; 0x48
   28814:	mov	r0, sl
   28818:	bl	269d0 <npth_sleep@plt+0x112e0>
   2881c:	add	r0, sp, #72	; 0x48
   28820:	bl	26ef0 <npth_sleep@plt+0x11800>
   28824:	cmp	r6, #0
   28828:	beq	28838 <npth_sleep@plt+0x13148>
   2882c:	ldrb	r3, [r7, #48]	; 0x30
   28830:	cmp	r3, #0
   28834:	bne	28960 <npth_sleep@plt+0x13270>
   28838:	ldr	r0, [sp, #24]
   2883c:	bl	149dc <gcry_free@plt>
   28840:	ldr	r3, [sp, #64]	; 0x40
   28844:	mov	r0, r7
   28848:	str	r3, [sp, #24]
   2884c:	bl	149dc <gcry_free@plt>
   28850:	ldr	r0, [sp, #36]	; 0x24
   28854:	bl	149dc <gcry_free@plt>
   28858:	ldr	r0, [sp, #32]
   2885c:	bl	148d4 <gcry_sexp_release@plt>
   28860:	mov	r3, #0
   28864:	str	r3, [sp, #32]
   28868:	b	28384 <npth_sleep@plt+0x12c94>
   2886c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   28870:	subs	r4, r0, #0
   28874:	beq	287c4 <npth_sleep@plt+0x130d4>
   28878:	uxth	r4, r4
   2887c:	orr	r4, r4, #67108864	; 0x4000000
   28880:	b	284c8 <npth_sleep@plt+0x12dd8>
   28884:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   28888:	subs	r4, r0, #0
   2888c:	bne	28954 <npth_sleep@plt+0x13264>
   28890:	ldr	r0, [sp, #36]	; 0x24
   28894:	bl	149dc <gcry_free@plt>
   28898:	ldr	r0, [sp, #32]
   2889c:	bl	148d4 <gcry_sexp_release@plt>
   288a0:	add	r9, sp, #56	; 0x38
   288a4:	str	r4, [sp, #32]
   288a8:	b	28384 <npth_sleep@plt+0x12c94>
   288ac:	bl	15408 <gpg_strerror@plt>
   288b0:	mov	r1, r0
   288b4:	ldr	r0, [pc, #340]	; 28a10 <npth_sleep@plt+0x13320>
   288b8:	bl	3d484 <npth_sleep@plt+0x27d94>
   288bc:	ldr	r2, [sp, #164]	; 0xa4
   288c0:	add	r1, sp, #72	; 0x48
   288c4:	mov	r0, sl
   288c8:	bl	263a8 <npth_sleep@plt+0x10cb8>
   288cc:	b	2876c <npth_sleep@plt+0x1307c>
   288d0:	mov	r2, r4
   288d4:	mov	r1, r4
   288d8:	mov	r0, r3
   288dc:	mov	r3, r4
   288e0:	bl	15678 <gcry_sexp_canon_len@plt>
   288e4:	ldr	r2, [sp, #64]	; 0x40
   288e8:	add	r1, sp, #48	; 0x30
   288ec:	mov	r3, r0
   288f0:	mov	fp, r0
   288f4:	add	r0, sp, #52	; 0x34
   288f8:	bl	14934 <gcry_sexp_sscan@plt>
   288fc:	subs	r4, r0, #0
   28900:	bne	2897c <npth_sleep@plt+0x1328c>
   28904:	mov	r2, r4
   28908:	ldr	r1, [sp, #52]	; 0x34
   2890c:	mov	r0, sl
   28910:	bl	2b8c0 <npth_sleep@plt+0x161d0>
   28914:	mov	r4, r0
   28918:	ldr	r0, [sp, #52]	; 0x34
   2891c:	bl	148d4 <gcry_sexp_release@plt>
   28920:	cmp	r4, #0
   28924:	beq	28838 <npth_sleep@plt+0x13148>
   28928:	mov	r0, r4
   2892c:	bl	15408 <gpg_strerror@plt>
   28930:	mov	r1, r0
   28934:	ldr	r0, [pc, #216]	; 28a14 <npth_sleep@plt+0x13324>
   28938:	bl	3d484 <npth_sleep@plt+0x27d94>
   2893c:	ldr	r0, [sp, #64]	; 0x40
   28940:	mov	r1, fp
   28944:	bl	3d830 <npth_sleep@plt+0x28140>
   28948:	ldr	r0, [sp, #64]	; 0x40
   2894c:	bl	149dc <gcry_free@plt>
   28950:	b	2876c <npth_sleep@plt+0x1307c>
   28954:	uxth	r4, r4
   28958:	orr	r4, r4, #67108864	; 0x4000000
   2895c:	b	28774 <npth_sleep@plt+0x13084>
   28960:	mov	r0, r4
   28964:	bl	15684 <gcry_strdup@plt>
   28968:	str	r0, [r6]
   2896c:	b	28838 <npth_sleep@plt+0x13148>
   28970:	mov	r0, r4
   28974:	bl	149dc <gcry_free@plt>
   28978:	b	28358 <npth_sleep@plt+0x12c68>
   2897c:	ldr	r9, [sp, #48]	; 0x30
   28980:	bl	15408 <gpg_strerror@plt>
   28984:	mov	r1, r9
   28988:	mov	r2, r0
   2898c:	ldr	r0, [pc, #108]	; 28a00 <npth_sleep@plt+0x13310>
   28990:	bl	3d484 <npth_sleep@plt+0x27d94>
   28994:	b	2893c <npth_sleep@plt+0x1324c>
   28998:	bl	14a60 <__stack_chk_fail@plt>
   2899c:	cmp	r6, #0
   289a0:	strne	r9, [r6]
   289a4:	bne	28358 <npth_sleep@plt+0x12c68>
   289a8:	mov	r0, r9
   289ac:	bl	149dc <gcry_free@plt>
   289b0:	b	28358 <npth_sleep@plt+0x12c68>
   289b4:	ldr	r3, [pc, #92]	; 28a18 <npth_sleep@plt+0x13328>
   289b8:	mov	r2, #956	; 0x3bc
   289bc:	ldr	r1, [pc, #88]	; 28a1c <npth_sleep@plt+0x1332c>
   289c0:	ldr	r0, [pc, #88]	; 28a20 <npth_sleep@plt+0x13330>
   289c4:	bl	3d80c <npth_sleep@plt+0x2811c>
   289c8:	ldr	r3, [pc, #84]	; 28a24 <npth_sleep@plt+0x13334>
   289cc:	ldr	r2, [pc, #84]	; 28a28 <npth_sleep@plt+0x13338>
   289d0:	ldr	r1, [pc, #68]	; 28a1c <npth_sleep@plt+0x1332c>
   289d4:	ldr	r0, [pc, #80]	; 28a2c <npth_sleep@plt+0x1333c>
   289d8:	bl	156e4 <__assert_fail@plt>
   289dc:	andeq	ip, r6, r8, lsr r8
   289e0:	andeq	r8, r0, r1, asr r0
   289e4:	streq	r0, [r0], #-17	; 0xffffffef
   289e8:	andeq	r5, r5, r8, asr r2
   289ec:	andeq	r6, r5, r8, asr #22
   289f0:	ldrdeq	r5, [r5], -r4
   289f4:	andeq	r6, r5, r8, lsl #24
   289f8:	andeq	r6, r5, r8, lsr #19
   289fc:	streq	r0, [r0], #-7
   28a00:	andeq	r6, r5, r8, ror #18
   28a04:	streq	r0, [r0], #-54	; 0xffffffca
   28a08:	muleq	r2, r8, r8
   28a0c:	andeq	r6, r5, r0, ror #23
   28a10:	andeq	r6, r5, r8, ror fp
   28a14:			; <UNDEFINED> instruction: 0x00056bbc
   28a18:	andeq	r6, r5, r4, asr #15
   28a1c:	andeq	r6, r5, r4, ror #19
   28a20:	strdeq	r7, [r5], -r0
   28a24:			; <UNDEFINED> instruction: 0x000567b8
   28a28:	andeq	r0, r0, r7, lsl #5
   28a2c:	andeq	r6, r5, r8, lsr #23
   28a30:	push	{r4, r5, r6, lr}
   28a34:	sub	sp, sp, #16
   28a38:	ldr	r4, [pc, #176]	; 28af0 <npth_sleep@plt+0x13400>
   28a3c:	cmp	r0, #0
   28a40:	ldr	r3, [r4]
   28a44:	str	r3, [sp, #12]
   28a48:	beq	28ab4 <npth_sleep@plt+0x133c4>
   28a4c:	add	r2, sp, #4
   28a50:	mov	r1, sp
   28a54:	bl	27668 <npth_sleep@plt+0x11f78>
   28a58:	cmp	r0, #0
   28a5c:	bne	28ab4 <npth_sleep@plt+0x133c4>
   28a60:	ldr	r1, [pc, #140]	; 28af4 <npth_sleep@plt+0x13404>
   28a64:	add	r0, sp, #4
   28a68:	bl	14760 <strcmp@plt>
   28a6c:	ldr	r6, [sp]
   28a70:	cmp	r0, #0
   28a74:	moveq	r5, #17
   28a78:	beq	28aa8 <npth_sleep@plt+0x133b8>
   28a7c:	ldr	r1, [pc, #116]	; 28af8 <npth_sleep@plt+0x13408>
   28a80:	add	r0, sp, #4
   28a84:	bl	14760 <strcmp@plt>
   28a88:	subs	r5, r0, #0
   28a8c:	beq	28ad4 <npth_sleep@plt+0x133e4>
   28a90:	add	r0, sp, #4
   28a94:	ldr	r1, [pc, #96]	; 28afc <npth_sleep@plt+0x1340c>
   28a98:	bl	14760 <strcmp@plt>
   28a9c:	ldr	r5, [pc, #92]	; 28b00 <npth_sleep@plt+0x13410>
   28aa0:	cmp	r0, #0
   28aa4:	movne	r5, #0
   28aa8:	mov	r0, r6
   28aac:	bl	148d4 <gcry_sexp_release@plt>
   28ab0:	b	28ab8 <npth_sleep@plt+0x133c8>
   28ab4:	mov	r5, #0
   28ab8:	ldr	r2, [sp, #12]
   28abc:	ldr	r3, [r4]
   28ac0:	mov	r0, r5
   28ac4:	cmp	r2, r3
   28ac8:	bne	28aec <npth_sleep@plt+0x133fc>
   28acc:	add	sp, sp, #16
   28ad0:	pop	{r4, r5, r6, pc}
   28ad4:	mov	r0, r6
   28ad8:	bl	27178 <npth_sleep@plt+0x11a88>
   28adc:	ldr	r6, [sp]
   28ae0:	cmp	r0, #0
   28ae4:	ldreq	r5, [pc, #20]	; 28b00 <npth_sleep@plt+0x13410>
   28ae8:	b	28aa8 <npth_sleep@plt+0x133b8>
   28aec:	bl	14a60 <__stack_chk_fail@plt>
   28af0:	andeq	ip, r6, r8, lsr r8
   28af4:	muleq	r5, r8, r9
   28af8:	muleq	r5, r4, r9
   28afc:	andeq	r6, r5, ip, lsl #19
   28b00:	andeq	r0, r0, sp, lsr #2
   28b04:	push	{r4, r5, r6, lr}
   28b08:	sub	sp, sp, #16
   28b0c:	ldr	r4, [pc, #152]	; 28bac <npth_sleep@plt+0x134bc>
   28b10:	cmp	r0, #0
   28b14:	ldr	r3, [r4]
   28b18:	str	r3, [sp, #12]
   28b1c:	beq	28b6c <npth_sleep@plt+0x1347c>
   28b20:	add	r2, sp, #4
   28b24:	mov	r1, sp
   28b28:	bl	27668 <npth_sleep@plt+0x11f78>
   28b2c:	cmp	r0, #0
   28b30:	bne	28b6c <npth_sleep@plt+0x1347c>
   28b34:	ldr	r1, [pc, #116]	; 28bb0 <npth_sleep@plt+0x134c0>
   28b38:	add	r0, sp, #4
   28b3c:	bl	14760 <strcmp@plt>
   28b40:	ldr	r6, [sp]
   28b44:	cmp	r0, #0
   28b48:	beq	28b8c <npth_sleep@plt+0x1349c>
   28b4c:	add	r0, sp, #4
   28b50:	ldr	r1, [pc, #92]	; 28bb4 <npth_sleep@plt+0x134c4>
   28b54:	bl	14760 <strcmp@plt>
   28b58:	clz	r5, r0
   28b5c:	lsr	r5, r5, #5
   28b60:	mov	r0, r6
   28b64:	bl	148d4 <gcry_sexp_release@plt>
   28b68:	b	28b70 <npth_sleep@plt+0x13480>
   28b6c:	mov	r5, #0
   28b70:	ldr	r2, [sp, #12]
   28b74:	ldr	r3, [r4]
   28b78:	mov	r0, r5
   28b7c:	cmp	r2, r3
   28b80:	bne	28ba8 <npth_sleep@plt+0x134b8>
   28b84:	add	sp, sp, #16
   28b88:	pop	{r4, r5, r6, pc}
   28b8c:	mov	r0, r6
   28b90:	bl	27178 <npth_sleep@plt+0x11a88>
   28b94:	ldr	r6, [sp]
   28b98:	cmp	r0, #0
   28b9c:	movne	r5, #1
   28ba0:	bne	28b60 <npth_sleep@plt+0x13470>
   28ba4:	b	28b4c <npth_sleep@plt+0x1345c>
   28ba8:	bl	14a60 <__stack_chk_fail@plt>
   28bac:	andeq	ip, r6, r8, lsr r8
   28bb0:	muleq	r5, r4, r9
   28bb4:	andeq	r6, r5, r4, lsl #17
   28bb8:	push	{r4, r5, lr}
   28bbc:	mov	r5, r2
   28bc0:	ldr	r4, [pc, #68]	; 28c0c <npth_sleep@plt+0x1351c>
   28bc4:	sub	sp, sp, #12
   28bc8:	mov	r2, #0
   28bcc:	ldr	r3, [r4]
   28bd0:	mov	r0, r1
   28bd4:	str	r2, [r5]
   28bd8:	mov	r1, sp
   28bdc:	str	r3, [sp, #4]
   28be0:	bl	272d8 <npth_sleep@plt+0x11be8>
   28be4:	ldr	r2, [sp, #4]
   28be8:	cmp	r0, #0
   28bec:	ldreq	r3, [sp]
   28bf0:	streq	r3, [r5]
   28bf4:	ldr	r3, [r4]
   28bf8:	cmp	r2, r3
   28bfc:	bne	28c08 <npth_sleep@plt+0x13518>
   28c00:	add	sp, sp, #12
   28c04:	pop	{r4, r5, pc}
   28c08:	bl	14a60 <__stack_chk_fail@plt>
   28c0c:	andeq	ip, r6, r8, lsr r8
   28c10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28c14:	mov	r7, r2
   28c18:	ldr	r5, [pc, #1208]	; 290d8 <npth_sleep@plt+0x139e8>
   28c1c:	sub	sp, sp, #196	; 0xc4
   28c20:	mov	r3, #0
   28c24:	ldr	r2, [r5]
   28c28:	mov	r0, r1
   28c2c:	str	r3, [r7]
   28c30:	add	r1, sp, #40	; 0x28
   28c34:	str	r2, [sp, #188]	; 0xbc
   28c38:	str	r3, [sp, #56]	; 0x38
   28c3c:	str	r3, [sp, #60]	; 0x3c
   28c40:	str	r3, [sp, #88]	; 0x58
   28c44:	bl	272d8 <npth_sleep@plt+0x11be8>
   28c48:	subs	sl, r0, #0
   28c4c:	bne	28f90 <npth_sleep@plt+0x138a0>
   28c50:	add	r1, sp, #92	; 0x5c
   28c54:	mov	r4, r1
   28c58:	add	r3, sp, #88	; 0x58
   28c5c:	add	r2, sp, #128	; 0x80
   28c60:	str	sl, [r3, #4]!
   28c64:	cmp	r3, r2
   28c68:	bne	28c60 <npth_sleep@plt+0x13570>
   28c6c:	mov	r2, #10
   28c70:	add	r3, sp, #48	; 0x30
   28c74:	add	r8, sp, #60	; 0x3c
   28c78:	add	r9, sp, #56	; 0x38
   28c7c:	str	r1, [sp, #8]
   28c80:	str	sl, [sp]
   28c84:	str	r2, [sp, #12]
   28c88:	str	r3, [sp, #4]
   28c8c:	str	r8, [sp, #20]
   28c90:	str	r9, [sp, #16]
   28c94:	add	r3, sp, #52	; 0x34
   28c98:	add	r2, sp, #44	; 0x2c
   28c9c:	mov	r1, #0
   28ca0:	ldr	r0, [sp, #40]	; 0x28
   28ca4:	bl	33798 <npth_sleep@plt+0x1e0a8>
   28ca8:	subs	sl, r0, #0
   28cac:	bne	28fac <npth_sleep@plt+0x138bc>
   28cb0:	mov	r2, sl
   28cb4:	ldr	r1, [pc, #1056]	; 290dc <npth_sleep@plt+0x139ec>
   28cb8:	ldr	r0, [sp, #40]	; 0x28
   28cbc:	str	sl, [sp, #64]	; 0x40
   28cc0:	str	sl, [sp, #72]	; 0x48
   28cc4:	bl	14ca0 <gcry_sexp_find_token@plt>
   28cc8:	subs	r3, r0, #0
   28ccc:	str	r3, [sp, #32]
   28cd0:	beq	28ce4 <npth_sleep@plt+0x135f4>
   28cd4:	add	r2, sp, #72	; 0x48
   28cd8:	mov	r1, #1
   28cdc:	bl	14b20 <gcry_sexp_nth_data@plt>
   28ce0:	str	r0, [sp, #64]	; 0x40
   28ce4:	mov	r3, #0
   28ce8:	mov	r2, r3
   28cec:	ldr	r1, [pc, #1004]	; 290e0 <npth_sleep@plt+0x139f0>
   28cf0:	ldr	r0, [sp, #40]	; 0x28
   28cf4:	str	r3, [sp, #68]	; 0x44
   28cf8:	str	r3, [sp, #76]	; 0x4c
   28cfc:	bl	14ca0 <gcry_sexp_find_token@plt>
   28d00:	subs	r3, r0, #0
   28d04:	str	r3, [sp, #36]	; 0x24
   28d08:	beq	28d1c <npth_sleep@plt+0x1362c>
   28d0c:	add	r2, sp, #76	; 0x4c
   28d10:	mov	r1, #1
   28d14:	bl	14b20 <gcry_sexp_nth_data@plt>
   28d18:	str	r0, [sp, #68]	; 0x44
   28d1c:	ldr	r0, [sp, #40]	; 0x28
   28d20:	bl	148d4 <gcry_sexp_release@plt>
   28d24:	ldr	r0, [sp, #52]	; 0x34
   28d28:	mov	r3, #0
   28d2c:	str	r3, [sp, #40]	; 0x28
   28d30:	rsb	r0, r0, r0, lsl #3
   28d34:	add	r0, r0, #46	; 0x2e
   28d38:	bl	146d0 <gcry_malloc@plt>
   28d3c:	subs	r6, r0, #0
   28d40:	beq	28fb8 <npth_sleep@plt+0x138c8>
   28d44:	ldr	r3, [pc, #920]	; 290e4 <npth_sleep@plt+0x139f4>
   28d48:	mov	ip, r6
   28d4c:	ldm	r3!, {r0, r1, r2}
   28d50:	ldrb	r3, [r3]
   28d54:	str	r0, [r6]
   28d58:	str	r1, [r6, #4]
   28d5c:	str	r2, [r6, #8]
   28d60:	ldr	r1, [sp, #44]	; 0x2c
   28d64:	strb	r3, [ip, #12]!
   28d68:	mov	r0, ip
   28d6c:	bl	14a0c <stpcpy@plt>
   28d70:	ldr	r2, [pc, #880]	; 290e8 <npth_sleep@plt+0x139f8>
   28d74:	ldr	ip, [sp, #52]	; 0x34
   28d78:	str	r9, [sp, #132]	; 0x84
   28d7c:	ldrb	r1, [r2, #4]
   28d80:	cmp	ip, #0
   28d84:	str	ip, [sp, #28]
   28d88:	str	r8, [sp, #136]	; 0x88
   28d8c:	ldr	ip, [sp, #48]	; 0x30
   28d90:	mov	r3, r0
   28d94:	ldr	r0, [r2]
   28d98:	strb	r1, [r3, #4]
   28d9c:	str	r0, [r3]
   28da0:	ble	2900c <npth_sleep@plt+0x1391c>
   28da4:	ldr	lr, [pc, #832]	; 290ec <npth_sleep@plt+0x139fc>
   28da8:	mov	sl, #40	; 0x28
   28dac:	strb	sl, [r3, #4]
   28db0:	ldrb	r2, [lr, #4]
   28db4:	ldrb	r1, [ip]
   28db8:	ldr	r0, [lr]
   28dbc:	strb	r2, [r3, #10]
   28dc0:	ldr	r2, [sp, #28]
   28dc4:	strb	r1, [r3, #5]
   28dc8:	str	r0, [r3, #6]
   28dcc:	add	r9, sp, #140	; 0x8c
   28dd0:	add	r3, r3, #12
   28dd4:	add	r8, r2, #2
   28dd8:	mov	r1, #2
   28ddc:	add	r0, r1, #1
   28de0:	cmp	r0, r8
   28de4:	str	r4, [r9], #4
   28de8:	beq	28e30 <npth_sleep@plt+0x13740>
   28dec:	strb	sl, [r3, #-2]
   28df0:	ldrb	r2, [lr, #4]
   28df4:	ldrb	fp, [ip, #1]!
   28df8:	mov	r1, r0
   28dfc:	cmp	r0, #14
   28e00:	ldr	r0, [lr]
   28e04:	strb	fp, [r3, #-1]
   28e08:	strb	r2, [r3, #4]
   28e0c:	str	r0, [r3]
   28e10:	add	r4, r4, #4
   28e14:	add	r3, r3, #6
   28e18:	bne	28ddc <npth_sleep@plt+0x136ec>
   28e1c:	ldr	r3, [pc, #716]	; 290f0 <npth_sleep@plt+0x13a00>
   28e20:	ldr	r2, [pc, #716]	; 290f4 <npth_sleep@plt+0x13a04>
   28e24:	ldr	r1, [pc, #716]	; 290f8 <npth_sleep@plt+0x13a08>
   28e28:	ldr	r0, [pc, #716]	; 290fc <npth_sleep@plt+0x13a0c>
   28e2c:	bl	156e4 <__assert_fail@plt>
   28e30:	ldr	ip, [sp, #64]	; 0x40
   28e34:	mov	r0, #41	; 0x29
   28e38:	cmp	ip, #0
   28e3c:	strb	r0, [r3, #-2]
   28e40:	sub	ip, r3, #1
   28e44:	beq	28ea0 <npth_sleep@plt+0x137b0>
   28e48:	ldr	r2, [pc, #688]	; 29100 <npth_sleep@plt+0x13a10>
   28e4c:	add	lr, r1, #2
   28e50:	cmp	lr, #13
   28e54:	ldm	r2!, {r0, r1}
   28e58:	ldrb	r2, [r2]
   28e5c:	str	r0, [r3, #-1]
   28e60:	str	r1, [ip, #4]
   28e64:	strb	r2, [ip, #8]
   28e68:	add	ip, r3, #7
   28e6c:	bgt	290c0 <npth_sleep@plt+0x139d0>
   28e70:	ldr	r2, [sp, #28]
   28e74:	mov	r3, r8
   28e78:	add	r8, r2, #4
   28e7c:	add	r2, sp, #192	; 0xc0
   28e80:	add	r3, r2, r3, lsl #2
   28e84:	add	r1, r2, lr, lsl #2
   28e88:	add	r0, sp, #80	; 0x50
   28e8c:	ldr	r2, [sp, #72]	; 0x48
   28e90:	str	r0, [r3, #-60]	; 0xffffffc4
   28e94:	add	r3, sp, #64	; 0x40
   28e98:	str	r3, [r1, #-60]	; 0xffffffc4
   28e9c:	str	r2, [sp, #80]	; 0x50
   28ea0:	ldr	r3, [sp, #68]	; 0x44
   28ea4:	cmp	r3, #0
   28ea8:	beq	28efc <npth_sleep@plt+0x1380c>
   28eac:	ldr	r3, [pc, #592]	; 29104 <npth_sleep@plt+0x13a14>
   28eb0:	add	lr, r8, #1
   28eb4:	cmp	lr, #13
   28eb8:	ldm	r3!, {r0, r1, r2}
   28ebc:	ldrb	r3, [r3]
   28ec0:	str	r0, [ip]
   28ec4:	str	r1, [ip, #4]
   28ec8:	str	r2, [ip, #8]
   28ecc:	strb	r3, [ip, #12]!
   28ed0:	bgt	290ac <npth_sleep@plt+0x139bc>
   28ed4:	add	r3, sp, #192	; 0xc0
   28ed8:	add	lr, r3, lr, lsl #2
   28edc:	add	r3, r3, r8, lsl #2
   28ee0:	ldr	r2, [sp, #76]	; 0x4c
   28ee4:	add	r1, sp, #84	; 0x54
   28ee8:	add	r8, r8, #2
   28eec:	str	r1, [r3, #-60]	; 0xffffffc4
   28ef0:	add	r3, sp, #68	; 0x44
   28ef4:	str	r3, [lr, #-60]	; 0xffffffc4
   28ef8:	str	r2, [sp, #84]	; 0x54
   28efc:	mov	r2, #41	; 0x29
   28f00:	mov	r3, #0
   28f04:	cmp	r8, #13
   28f08:	strb	r2, [ip]
   28f0c:	strb	r3, [ip, #1]
   28f10:	bgt	29098 <npth_sleep@plt+0x139a8>
   28f14:	add	r3, sp, #192	; 0xc0
   28f18:	add	r8, r3, r8, lsl #2
   28f1c:	mov	r2, #0
   28f20:	mov	r1, r2
   28f24:	add	r3, sp, #132	; 0x84
   28f28:	str	r2, [r8, #-60]	; 0xffffffc4
   28f2c:	add	r0, sp, #88	; 0x58
   28f30:	mov	r2, r6
   28f34:	bl	146b8 <gcry_sexp_build_array@plt>
   28f38:	mov	sl, r0
   28f3c:	mov	r0, r6
   28f40:	bl	149dc <gcry_free@plt>
   28f44:	ldr	r0, [sp, #92]	; 0x5c
   28f48:	cmp	r0, #0
   28f4c:	addne	r4, sp, #96	; 0x60
   28f50:	beq	28f64 <npth_sleep@plt+0x13874>
   28f54:	bl	1515c <gcry_mpi_release@plt>
   28f58:	ldr	r0, [r4], #4
   28f5c:	cmp	r0, #0
   28f60:	bne	28f54 <npth_sleep@plt+0x13864>
   28f64:	ldr	r0, [sp, #56]	; 0x38
   28f68:	bl	148d4 <gcry_sexp_release@plt>
   28f6c:	ldr	r0, [sp, #60]	; 0x3c
   28f70:	bl	148d4 <gcry_sexp_release@plt>
   28f74:	ldr	r0, [sp, #32]
   28f78:	bl	148d4 <gcry_sexp_release@plt>
   28f7c:	ldr	r0, [sp, #36]	; 0x24
   28f80:	bl	148d4 <gcry_sexp_release@plt>
   28f84:	cmp	sl, #0
   28f88:	ldreq	r3, [sp, #88]	; 0x58
   28f8c:	streq	r3, [r7]
   28f90:	ldr	r2, [sp, #188]	; 0xbc
   28f94:	ldr	r3, [r5]
   28f98:	mov	r0, sl
   28f9c:	cmp	r2, r3
   28fa0:	bne	290d4 <npth_sleep@plt+0x139e4>
   28fa4:	add	sp, sp, #196	; 0xc4
   28fa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28fac:	ldr	r0, [sp, #40]	; 0x28
   28fb0:	bl	148d4 <gcry_sexp_release@plt>
   28fb4:	b	28f90 <npth_sleep@plt+0x138a0>
   28fb8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   28fbc:	subs	sl, r0, #0
   28fc0:	ldr	r0, [sp, #92]	; 0x5c
   28fc4:	uxthne	sl, sl
   28fc8:	orrne	sl, sl, #67108864	; 0x4000000
   28fcc:	cmp	r0, #0
   28fd0:	addne	r4, sp, #96	; 0x60
   28fd4:	beq	28fe8 <npth_sleep@plt+0x138f8>
   28fd8:	bl	1515c <gcry_mpi_release@plt>
   28fdc:	ldr	r0, [r4], #4
   28fe0:	cmp	r0, #0
   28fe4:	bne	28fd8 <npth_sleep@plt+0x138e8>
   28fe8:	ldr	r0, [sp, #56]	; 0x38
   28fec:	bl	148d4 <gcry_sexp_release@plt>
   28ff0:	ldr	r0, [sp, #60]	; 0x3c
   28ff4:	bl	148d4 <gcry_sexp_release@plt>
   28ff8:	ldr	r0, [sp, #32]
   28ffc:	bl	148d4 <gcry_sexp_release@plt>
   29000:	ldr	r0, [sp, #36]	; 0x24
   29004:	bl	148d4 <gcry_sexp_release@plt>
   29008:	b	28f90 <npth_sleep@plt+0x138a0>
   2900c:	ldr	r1, [sp, #64]	; 0x40
   29010:	mov	r2, #41	; 0x29
   29014:	cmp	r1, #0
   29018:	strb	r2, [r3, #4]
   2901c:	add	lr, r3, #5
   29020:	beq	29050 <npth_sleep@plt+0x13960>
   29024:	ldr	r2, [pc, #212]	; 29100 <npth_sleep@plt+0x13a10>
   29028:	add	ip, r3, #13
   2902c:	mov	r8, #4
   29030:	ldm	r2!, {r0, r1}
   29034:	ldrb	r2, [r2]
   29038:	str	r0, [r3, #5]
   2903c:	str	r1, [lr, #4]
   29040:	strb	r2, [lr, #8]
   29044:	mov	r3, #2
   29048:	mov	lr, #3
   2904c:	b	28e7c <npth_sleep@plt+0x1378c>
   29050:	ldr	r1, [sp, #68]	; 0x44
   29054:	cmp	r1, #0
   29058:	beq	29088 <npth_sleep@plt+0x13998>
   2905c:	ldr	r4, [pc, #160]	; 29104 <npth_sleep@plt+0x13a14>
   29060:	add	ip, r3, #17
   29064:	mov	r8, #2
   29068:	ldm	r4!, {r0, r1, r2}
   2906c:	ldrb	r4, [r4]
   29070:	str	r0, [r3, #5]
   29074:	str	r1, [lr, #4]
   29078:	strb	r4, [lr, #12]
   2907c:	str	r2, [lr, #8]
   29080:	mov	lr, #3
   29084:	b	28ed4 <npth_sleep@plt+0x137e4>
   29088:	strb	r2, [r3, #5]
   2908c:	strb	r1, [r3, #6]
   29090:	mov	r8, #2
   29094:	b	28f14 <npth_sleep@plt+0x13824>
   29098:	ldr	r3, [pc, #80]	; 290f0 <npth_sleep@plt+0x13a00>
   2909c:	ldr	r2, [pc, #100]	; 29108 <npth_sleep@plt+0x13a18>
   290a0:	ldr	r1, [pc, #80]	; 290f8 <npth_sleep@plt+0x13a08>
   290a4:	ldr	r0, [pc, #80]	; 290fc <npth_sleep@plt+0x13a0c>
   290a8:	bl	156e4 <__assert_fail@plt>
   290ac:	ldr	r3, [pc, #60]	; 290f0 <npth_sleep@plt+0x13a00>
   290b0:	ldr	r2, [pc, #84]	; 2910c <npth_sleep@plt+0x13a1c>
   290b4:	ldr	r1, [pc, #60]	; 290f8 <npth_sleep@plt+0x13a08>
   290b8:	ldr	r0, [pc, #80]	; 29110 <npth_sleep@plt+0x13a20>
   290bc:	bl	156e4 <__assert_fail@plt>
   290c0:	ldr	r3, [pc, #40]	; 290f0 <npth_sleep@plt+0x13a00>
   290c4:	ldr	r2, [pc, #72]	; 29114 <npth_sleep@plt+0x13a24>
   290c8:	ldr	r1, [pc, #40]	; 290f8 <npth_sleep@plt+0x13a08>
   290cc:	ldr	r0, [pc, #60]	; 29110 <npth_sleep@plt+0x13a20>
   290d0:	bl	156e4 <__assert_fail@plt>
   290d4:	bl	14a60 <__stack_chk_fail@plt>
   290d8:	andeq	ip, r6, r8, lsr r8
   290dc:	andeq	r6, r5, r4, lsr #24
   290e0:	ldrdeq	r5, [r5], -r4
   290e4:	andeq	r6, r5, r8, lsr #24
   290e8:	andeq	r6, r5, r8, lsr ip
   290ec:	andeq	r6, r5, r0, asr #24
   290f0:	ldrdeq	r6, [r5], -r8
   290f4:	andeq	r0, r0, fp, lsl r5
   290f8:	andeq	r6, r5, r4, ror #19
   290fc:	andeq	r6, r5, r8, asr #24
   29100:	andeq	r6, r5, ip, asr ip
   29104:	andeq	r6, r5, r0, lsl #25
   29108:	andeq	r0, r0, r1, lsr r5
   2910c:	andeq	r0, r0, sl, lsr #10
   29110:	andeq	r6, r5, r8, ror #24
   29114:	andeq	r0, r0, r2, lsr #10
   29118:	push	{r4, r5, r6, lr}
   2911c:	sub	sp, sp, #56	; 0x38
   29120:	ldr	r5, [pc, #116]	; 2919c <npth_sleep@plt+0x13aac>
   29124:	add	r2, sp, #4
   29128:	mov	r1, #20
   2912c:	ldr	r3, [r5]
   29130:	str	r3, [sp, #52]	; 0x34
   29134:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   29138:	ldr	r3, [pc, #96]	; 291a0 <npth_sleep@plt+0x13ab0>
   2913c:	ldm	r3, {r0, r1}
   29140:	strb	r1, [sp, #48]	; 0x30
   29144:	str	r0, [sp, #44]	; 0x2c
   29148:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   2914c:	add	r2, sp, #4
   29150:	mov	r3, #0
   29154:	ldr	r1, [pc, #72]	; 291a4 <npth_sleep@plt+0x13ab4>
   29158:	bl	37f7c <npth_sleep@plt+0x2288c>
   2915c:	mov	r1, #4
   29160:	mov	r6, r0
   29164:	bl	15204 <access@plt>
   29168:	mov	r4, r0
   2916c:	mov	r0, r6
   29170:	bl	149dc <gcry_free@plt>
   29174:	ldr	r2, [sp, #52]	; 0x34
   29178:	ldr	r3, [r5]
   2917c:	adds	r0, r4, #0
   29180:	movne	r0, #1
   29184:	cmp	r2, r3
   29188:	bne	29198 <npth_sleep@plt+0x13aa8>
   2918c:	rsb	r0, r0, #0
   29190:	add	sp, sp, #56	; 0x38
   29194:	pop	{r4, r5, r6, pc}
   29198:	bl	14a60 <__stack_chk_fail@plt>
   2919c:	andeq	ip, r6, r8, lsr r8
   291a0:	andeq	r4, r5, r0, lsr #19
   291a4:			; <UNDEFINED> instruction: 0x0004f1b4
   291a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   291ac:	subs	r7, r2, #0
   291b0:	ldr	r5, [pc, #396]	; 29344 <npth_sleep@plt+0x13c54>
   291b4:	mov	r6, r3
   291b8:	movne	r3, #0
   291bc:	ldr	r2, [r5]
   291c0:	strne	r3, [r7]
   291c4:	cmp	r6, #0
   291c8:	sub	sp, sp, #16
   291cc:	movne	r3, #0
   291d0:	strne	r3, [r6]
   291d4:	mov	r0, r1
   291d8:	add	r1, sp, #8
   291dc:	str	r2, [sp, #12]
   291e0:	bl	272d8 <npth_sleep@plt+0x11be8>
   291e4:	subs	r4, r0, #0
   291e8:	beq	2921c <npth_sleep@plt+0x13b2c>
   291ec:	ldr	r2, [pc, #340]	; 29348 <npth_sleep@plt+0x13c58>
   291f0:	uxth	r1, r4
   291f4:	ldr	r3, [pc, #336]	; 2934c <npth_sleep@plt+0x13c5c>
   291f8:	cmp	r1, r2
   291fc:	moveq	r4, r3
   29200:	ldr	r2, [sp, #12]
   29204:	ldr	r3, [r5]
   29208:	mov	r0, r4
   2920c:	cmp	r2, r3
   29210:	bne	2932c <npth_sleep@plt+0x13c3c>
   29214:	add	sp, sp, #16
   29218:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2921c:	add	r2, sp, #4
   29220:	mov	r1, sp
   29224:	ldr	r0, [sp, #8]
   29228:	bl	3dd4c <npth_sleep@plt+0x2865c>
   2922c:	mov	r4, r0
   29230:	ldr	r0, [sp, #8]
   29234:	bl	148d4 <gcry_sexp_release@plt>
   29238:	cmp	r4, #0
   2923c:	bne	29200 <npth_sleep@plt+0x13b10>
   29240:	ldr	r0, [sp]
   29244:	bl	2e1c8 <npth_sleep@plt+0x18ad8>
   29248:	sub	r3, r0, #1
   2924c:	mov	r8, r0
   29250:	cmp	r3, #4
   29254:	ldrls	pc, [pc, r3, lsl #2]
   29258:	b	292b4 <npth_sleep@plt+0x13bc4>
   2925c:	muleq	r2, r8, r2
   29260:	muleq	r2, r8, r2
   29264:	andeq	r9, r2, r0, ror r2
   29268:			; <UNDEFINED> instruction: 0x000292b4
   2926c:	muleq	r2, r8, r2
   29270:	cmp	r6, #0
   29274:	ldr	r0, [sp]
   29278:	beq	292c0 <npth_sleep@plt+0x13bd0>
   2927c:	add	r1, sp, #8
   29280:	bl	2ed58 <npth_sleep@plt+0x19668>
   29284:	subs	r3, r0, #0
   29288:	beq	292cc <npth_sleep@plt+0x13bdc>
   2928c:	mov	r4, r3
   29290:	ldr	r0, [sp]
   29294:	b	292ac <npth_sleep@plt+0x13bbc>
   29298:	adds	r9, r7, #0
   2929c:	ldr	r0, [sp]
   292a0:	movne	r9, #1
   292a4:	cmp	r9, #0
   292a8:	strne	r8, [r7]
   292ac:	bl	149dc <gcry_free@plt>
   292b0:	b	29200 <npth_sleep@plt+0x13b10>
   292b4:	ldr	r0, [sp]
   292b8:	ldr	r4, [pc, #144]	; 29350 <npth_sleep@plt+0x13c60>
   292bc:	b	292ac <npth_sleep@plt+0x13bbc>
   292c0:	adds	r9, r7, #0
   292c4:	movne	r9, #1
   292c8:	b	292a4 <npth_sleep@plt+0x13bb4>
   292cc:	mov	r2, r3
   292d0:	mov	r1, r3
   292d4:	ldr	r0, [sp, #8]
   292d8:	bl	15678 <gcry_sexp_canon_len@plt>
   292dc:	subs	sl, r0, #0
   292e0:	beq	29330 <npth_sleep@plt+0x13c40>
   292e4:	bl	146d0 <gcry_malloc@plt>
   292e8:	adds	r9, r7, #0
   292ec:	movne	r9, #1
   292f0:	cmp	r0, #0
   292f4:	str	r0, [r6]
   292f8:	beq	29310 <npth_sleep@plt+0x13c20>
   292fc:	mov	r2, sl
   29300:	ldr	r1, [sp, #8]
   29304:	bl	1491c <memcpy@plt>
   29308:	ldr	r0, [sp]
   2930c:	b	292a4 <npth_sleep@plt+0x13bb4>
   29310:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   29314:	cmp	r0, #0
   29318:	beq	29308 <npth_sleep@plt+0x13c18>
   2931c:	uxth	r0, r0
   29320:	orr	r4, r0, #67108864	; 0x4000000
   29324:	ldr	r0, [sp]
   29328:	b	292ac <npth_sleep@plt+0x13bbc>
   2932c:	bl	14a60 <__stack_chk_fail@plt>
   29330:	ldr	r3, [pc, #28]	; 29354 <npth_sleep@plt+0x13c64>
   29334:	ldr	r2, [pc, #28]	; 29358 <npth_sleep@plt+0x13c68>
   29338:	ldr	r1, [pc, #28]	; 2935c <npth_sleep@plt+0x13c6c>
   2933c:	ldr	r0, [pc, #28]	; 29360 <npth_sleep@plt+0x13c70>
   29340:	bl	156e4 <__assert_fail@plt>
   29344:	andeq	ip, r6, r8, lsr r8
   29348:	andeq	r8, r0, r1, asr r0
   2934c:	streq	r0, [r0], #-27	; 0xffffffe5
   29350:	streq	r0, [r0], #-7
   29354:	strdeq	r6, [r5], -r4
   29358:	muleq	r0, r2, r5
   2935c:	andeq	r6, r5, r4, ror #19
   29360:	strdeq	r7, [r5], -r0
   29364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29368:	mov	r7, r2
   2936c:	ldr	r6, [pc, #904]	; 296fc <npth_sleep@plt+0x1400c>
   29370:	sub	sp, sp, #84	; 0x54
   29374:	mov	r4, #0
   29378:	ldr	r2, [r6]
   2937c:	mov	r9, r0
   29380:	mov	r8, r1
   29384:	mov	r0, r7
   29388:	add	r1, sp, #12
   2938c:	mov	sl, r3
   29390:	str	r2, [sp, #76]	; 0x4c
   29394:	str	r4, [sp, #12]
   29398:	str	r4, [sp, #16]
   2939c:	str	r4, [sp, #24]
   293a0:	bl	272d8 <npth_sleep@plt+0x11be8>
   293a4:	ldr	r3, [pc, #852]	; 29700 <npth_sleep@plt+0x14010>
   293a8:	uxth	r2, r0
   293ac:	cmp	r2, r3
   293b0:	beq	29468 <npth_sleep@plt+0x13d78>
   293b4:	cmp	r0, r4
   293b8:	mov	r5, r0
   293bc:	beq	29414 <npth_sleep@plt+0x13d24>
   293c0:	mov	r8, r4
   293c4:	mov	sl, r4
   293c8:	mov	r0, r8
   293cc:	bl	234cc <npth_sleep@plt+0xdddc>
   293d0:	mov	r0, sl
   293d4:	bl	149dc <gcry_free@plt>
   293d8:	ldr	r0, [sp, #24]
   293dc:	bl	149dc <gcry_free@plt>
   293e0:	mov	r0, r4
   293e4:	bl	149dc <gcry_free@plt>
   293e8:	ldr	r0, [sp, #16]
   293ec:	bl	149dc <gcry_free@plt>
   293f0:	ldr	r0, [sp, #12]
   293f4:	bl	148d4 <gcry_sexp_release@plt>
   293f8:	ldr	r2, [sp, #76]	; 0x4c
   293fc:	ldr	r3, [r6]
   29400:	mov	r0, r5
   29404:	cmp	r2, r3
   29408:	bne	296c0 <npth_sleep@plt+0x13fd0>
   2940c:	add	sp, sp, #84	; 0x54
   29410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29414:	add	r2, sp, #20
   29418:	add	r1, sp, #16
   2941c:	ldr	r0, [sp, #12]
   29420:	bl	3dd4c <npth_sleep@plt+0x2865c>
   29424:	subs	r5, r0, #0
   29428:	bne	293c0 <npth_sleep@plt+0x13cd0>
   2942c:	ldr	r0, [sp, #16]
   29430:	bl	2e1c8 <npth_sleep@plt+0x18ad8>
   29434:	ldr	r3, [sp, #120]	; 0x78
   29438:	cmp	r3, r4
   2943c:	cmpne	r0, #3
   29440:	bne	29590 <npth_sleep@plt+0x13ea0>
   29444:	sub	r0, r0, #1
   29448:	cmp	r0, #4
   2944c:	ldrls	pc, [pc, r0, lsl #2]
   29450:	b	29574 <npth_sleep@plt+0x13e84>
   29454:	muleq	r2, r4, r4
   29458:	muleq	r2, r4, r4
   2945c:	andeq	r9, r2, r8, ror r4
   29460:	andeq	r9, r2, r4, ror r5
   29464:	muleq	r2, r4, r4
   29468:	mov	r8, r4
   2946c:	mov	sl, r4
   29470:	ldr	r5, [pc, #652]	; 29704 <npth_sleep@plt+0x14014>
   29474:	b	293c8 <npth_sleep@plt+0x13cd8>
   29478:	mov	r0, r7
   2947c:	bl	27234 <npth_sleep@plt+0x11b44>
   29480:	mov	r4, #0
   29484:	mov	r8, r4
   29488:	mov	sl, r4
   2948c:	mov	r5, r0
   29490:	b	293c8 <npth_sleep@plt+0x13cd8>
   29494:	add	r2, sp, #28
   29498:	mov	r1, #20
   2949c:	mov	r0, r7
   294a0:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   294a4:	cmp	sl, #0
   294a8:	bne	295d0 <npth_sleep@plt+0x13ee0>
   294ac:	cmp	r8, #0
   294b0:	beq	295e0 <npth_sleep@plt+0x13ef0>
   294b4:	mov	r2, sl
   294b8:	ldr	r1, [pc, #584]	; 29708 <npth_sleep@plt+0x14018>
   294bc:	ldr	r0, [sp, #12]
   294c0:	bl	14ca0 <gcry_sexp_find_token@plt>
   294c4:	subs	r5, r0, #0
   294c8:	movne	r4, sl
   294cc:	beq	295a4 <npth_sleep@plt+0x13eb4>
   294d0:	mov	r1, #1
   294d4:	mov	r0, r5
   294d8:	bl	151bc <gcry_sexp_nth_string@plt>
   294dc:	mov	sl, r0
   294e0:	mov	r0, r5
   294e4:	bl	148d4 <gcry_sexp_release@plt>
   294e8:	cmp	r8, #0
   294ec:	bne	295ac <npth_sleep@plt+0x13ebc>
   294f0:	cmp	r9, #0
   294f4:	ldr	r5, [sp, #24]
   294f8:	beq	29624 <npth_sleep@plt+0x13f34>
   294fc:	ldr	r1, [pc, #520]	; 2970c <npth_sleep@plt+0x1401c>
   29500:	ldr	r0, [r9, #24]
   29504:	bl	36f60 <npth_sleep@plt+0x21870>
   29508:	ldr	r1, [pc, #512]	; 29710 <npth_sleep@plt+0x14020>
   2950c:	mov	fp, r0
   29510:	ldr	r0, [r9, #24]
   29514:	bl	36f60 <npth_sleep@plt+0x21870>
   29518:	mov	r3, r0
   2951c:	mov	r8, #0
   29520:	mov	r1, r5
   29524:	mov	r2, fp
   29528:	str	r8, [sp]
   2952c:	mov	r0, r9
   29530:	bl	25c3c <npth_sleep@plt+0x1054c>
   29534:	subs	r5, r0, #0
   29538:	bne	293c8 <npth_sleep@plt+0x13cd8>
   2953c:	bl	23480 <npth_sleep@plt+0xdd90>
   29540:	subs	r8, r0, #0
   29544:	beq	29564 <npth_sleep@plt+0x13e74>
   29548:	str	r5, [sp]
   2954c:	add	r1, sp, #28
   29550:	mov	r3, r5
   29554:	mov	r2, r5
   29558:	bl	23560 <npth_sleep@plt+0xde70>
   2955c:	cmp	r0, #0
   29560:	beq	29664 <npth_sleep@plt+0x13f74>
   29564:	mov	r0, r7
   29568:	bl	27234 <npth_sleep@plt+0x11b44>
   2956c:	mov	r5, r0
   29570:	b	293c8 <npth_sleep@plt+0x13cd8>
   29574:	mov	r4, #0
   29578:	ldr	r0, [pc, #404]	; 29714 <npth_sleep@plt+0x14024>
   2957c:	bl	3d484 <npth_sleep@plt+0x27d94>
   29580:	mov	r8, r4
   29584:	mov	sl, r4
   29588:	ldr	r5, [pc, #392]	; 29718 <npth_sleep@plt+0x14028>
   2958c:	b	293c8 <npth_sleep@plt+0x13cd8>
   29590:	mov	r4, r5
   29594:	mov	r8, r5
   29598:	mov	sl, r5
   2959c:	ldr	r5, [pc, #376]	; 2971c <npth_sleep@plt+0x1402c>
   295a0:	b	293c8 <npth_sleep@plt+0x13cd8>
   295a4:	mov	r4, sl
   295a8:	bl	148d4 <gcry_sexp_release@plt>
   295ac:	mov	r0, r8
   295b0:	add	r3, sp, #24
   295b4:	ldr	r2, [sp, #12]
   295b8:	mov	r1, sl
   295bc:	bl	27e70 <npth_sleep@plt+0x12780>
   295c0:	subs	r5, r0, #0
   295c4:	movne	r8, #0
   295c8:	bne	293c8 <npth_sleep@plt+0x13cd8>
   295cc:	b	294f0 <npth_sleep@plt+0x13e00>
   295d0:	mov	r4, #0
   295d4:	mov	r8, r4
   295d8:	mov	sl, r4
   295dc:	b	29564 <npth_sleep@plt+0x13e74>
   295e0:	cmp	r9, #0
   295e4:	beq	29650 <npth_sleep@plt+0x13f60>
   295e8:	ldr	r1, [pc, #304]	; 29720 <npth_sleep@plt+0x14030>
   295ec:	ldr	r0, [r9, #24]
   295f0:	bl	36f60 <npth_sleep@plt+0x21870>
   295f4:	add	r1, sp, #28
   295f8:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   295fc:	mov	r2, #0
   29600:	ldr	r1, [pc, #256]	; 29708 <npth_sleep@plt+0x14018>
   29604:	mov	r8, r0
   29608:	ldr	r0, [sp, #12]
   2960c:	bl	14ca0 <gcry_sexp_find_token@plt>
   29610:	mov	r4, r8
   29614:	subs	r5, r0, #0
   29618:	moveq	sl, r5
   2961c:	bne	294d0 <npth_sleep@plt+0x13de0>
   29620:	b	294e0 <npth_sleep@plt+0x13df0>
   29624:	mov	r2, #5
   29628:	ldr	r1, [pc, #220]	; 2970c <npth_sleep@plt+0x1401c>
   2962c:	mov	r0, r9
   29630:	bl	14a3c <dcgettext@plt>
   29634:	mov	r2, #5
   29638:	ldr	r1, [pc, #208]	; 29710 <npth_sleep@plt+0x14020>
   2963c:	mov	fp, r0
   29640:	mov	r0, r9
   29644:	bl	14a3c <dcgettext@plt>
   29648:	mov	r3, r0
   2964c:	b	2951c <npth_sleep@plt+0x13e2c>
   29650:	mov	r2, #5
   29654:	ldr	r1, [pc, #196]	; 29720 <npth_sleep@plt+0x14030>
   29658:	mov	r0, r9
   2965c:	bl	14a3c <dcgettext@plt>
   29660:	b	295f4 <npth_sleep@plt+0x13f04>
   29664:	cmp	r9, #0
   29668:	beq	296c4 <npth_sleep@plt+0x13fd4>
   2966c:	ldr	r1, [pc, #176]	; 29724 <npth_sleep@plt+0x14034>
   29670:	ldr	r0, [r9, #24]
   29674:	bl	36f60 <npth_sleep@plt+0x21870>
   29678:	ldr	r1, [pc, #140]	; 2970c <npth_sleep@plt+0x1401c>
   2967c:	mov	r5, r0
   29680:	ldr	r0, [r9, #24]
   29684:	bl	36f60 <npth_sleep@plt+0x21870>
   29688:	ldr	r1, [pc, #128]	; 29710 <npth_sleep@plt+0x14020>
   2968c:	mov	fp, r0
   29690:	ldr	r0, [r9, #24]
   29694:	bl	36f60 <npth_sleep@plt+0x21870>
   29698:	mov	ip, #0
   2969c:	mov	r3, r0
   296a0:	mov	r1, r5
   296a4:	mov	r2, fp
   296a8:	mov	r0, r9
   296ac:	str	ip, [sp]
   296b0:	bl	25c3c <npth_sleep@plt+0x1054c>
   296b4:	subs	r5, r0, #0
   296b8:	beq	29564 <npth_sleep@plt+0x13e74>
   296bc:	b	293c8 <npth_sleep@plt+0x13cd8>
   296c0:	bl	14a60 <__stack_chk_fail@plt>
   296c4:	mov	r2, #5
   296c8:	ldr	r1, [pc, #84]	; 29724 <npth_sleep@plt+0x14034>
   296cc:	bl	14a3c <dcgettext@plt>
   296d0:	mov	r2, #5
   296d4:	ldr	r1, [pc, #48]	; 2970c <npth_sleep@plt+0x1401c>
   296d8:	mov	r5, r0
   296dc:	mov	r0, r9
   296e0:	bl	14a3c <dcgettext@plt>
   296e4:	mov	r2, #5
   296e8:	ldr	r1, [pc, #32]	; 29710 <npth_sleep@plt+0x14020>
   296ec:	mov	fp, r0
   296f0:	mov	r0, r9
   296f4:	bl	14a3c <dcgettext@plt>
   296f8:	b	29698 <npth_sleep@plt+0x13fa8>
   296fc:	andeq	ip, r6, r8, lsr r8
   29700:	andeq	r8, r0, r1, asr r0
   29704:	streq	r0, [r0], #-17	; 0xffffffef
   29708:	ldrdeq	r5, [r5], -r4
   2970c:	andeq	r6, r5, r4, ror #25
   29710:	strdeq	r6, [r5], -r0
   29714:	andeq	r6, r5, r8, lsr #19
   29718:	streq	r0, [r0], #-7
   2971c:	streq	r0, [r0], #-251	; 0xffffff05
   29720:	muleq	r5, r0, ip
   29724:	strdeq	r6, [r5], -r4
   29728:	push	{r4, r5, r6, r7, lr}
   2972c:	sub	sp, sp, #12
   29730:	ldr	r5, [pc, #228]	; 2981c <npth_sleep@plt+0x1412c>
   29734:	mov	r7, r0
   29738:	mov	r0, r1
   2973c:	ldr	ip, [r5]
   29740:	mov	r1, r2
   29744:	mov	r4, r3
   29748:	str	ip, [sp, #4]
   2974c:	bl	2e7d8 <npth_sleep@plt+0x190e8>
   29750:	subs	r6, r0, #0
   29754:	beq	29804 <npth_sleep@plt+0x14114>
   29758:	mov	r0, r4
   2975c:	mov	r2, sp
   29760:	mov	r1, r6
   29764:	bl	2e9b4 <npth_sleep@plt+0x192c4>
   29768:	mov	r4, r0
   2976c:	mov	r0, r6
   29770:	bl	149dc <gcry_free@plt>
   29774:	cmp	r4, #0
   29778:	bne	297d4 <npth_sleep@plt+0x140e4>
   2977c:	mov	r3, r4
   29780:	mov	r2, r4
   29784:	mov	r1, r4
   29788:	ldr	r0, [sp]
   2978c:	bl	15678 <gcry_sexp_canon_len@plt>
   29790:	ldr	r3, [sp, #32]
   29794:	ldr	r1, [sp]
   29798:	mov	r2, r0
   2979c:	mov	r0, r7
   297a0:	bl	27a9c <npth_sleep@plt+0x123ac>
   297a4:	mov	r4, r0
   297a8:	ldr	r0, [sp]
   297ac:	bl	149dc <gcry_free@plt>
   297b0:	cmp	r4, #0
   297b4:	bne	297ec <npth_sleep@plt+0x140fc>
   297b8:	ldr	r2, [sp, #4]
   297bc:	ldr	r3, [r5]
   297c0:	mov	r0, r4
   297c4:	cmp	r2, r3
   297c8:	bne	29818 <npth_sleep@plt+0x14128>
   297cc:	add	sp, sp, #12
   297d0:	pop	{r4, r5, r6, r7, pc}
   297d4:	mov	r0, r4
   297d8:	bl	15408 <gpg_strerror@plt>
   297dc:	mov	r1, r0
   297e0:	ldr	r0, [pc, #56]	; 29820 <npth_sleep@plt+0x14130>
   297e4:	bl	3d484 <npth_sleep@plt+0x27d94>
   297e8:	b	297b8 <npth_sleep@plt+0x140c8>
   297ec:	mov	r0, r4
   297f0:	bl	15408 <gpg_strerror@plt>
   297f4:	mov	r1, r0
   297f8:	ldr	r0, [pc, #36]	; 29824 <npth_sleep@plt+0x14134>
   297fc:	bl	3d484 <npth_sleep@plt+0x27d94>
   29800:	b	297b8 <npth_sleep@plt+0x140c8>
   29804:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   29808:	subs	r4, r0, #0
   2980c:	uxthne	r4, r4
   29810:	orrne	r4, r4, #67108864	; 0x4000000
   29814:	b	297b8 <npth_sleep@plt+0x140c8>
   29818:	bl	14a60 <__stack_chk_fail@plt>
   2981c:	andeq	ip, r6, r8, lsr r8
   29820:	andeq	r6, r5, r0, ror sp
   29824:	muleq	r5, r0, sp
   29828:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2982c:	subs	r8, r1, #0
   29830:	ldr	r6, [pc, #248]	; 29930 <npth_sleep@plt+0x14240>
   29834:	sub	sp, sp, #20
   29838:	ldr	r1, [r6]
   2983c:	str	r1, [sp, #12]
   29840:	beq	298fc <npth_sleep@plt+0x1420c>
   29844:	add	r2, r2, #7
   29848:	mov	sl, r3
   2984c:	lsr	r4, r2, #3
   29850:	add	r3, r8, #12
   29854:	cmp	r3, r4
   29858:	bhi	298fc <npth_sleep@plt+0x1420c>
   2985c:	mov	fp, r0
   29860:	mov	r0, r4
   29864:	bl	146d0 <gcry_malloc@plt>
   29868:	subs	r5, r0, #0
   2986c:	beq	29904 <npth_sleep@plt+0x14214>
   29870:	sub	r7, r4, r8
   29874:	sub	r2, r7, #3
   29878:	mov	r9, #0
   2987c:	mov	r3, #1
   29880:	cmp	r2, #7
   29884:	strb	r9, [r5]
   29888:	strb	r3, [r5, #1]
   2988c:	bls	2991c <npth_sleep@plt+0x1422c>
   29890:	add	r7, r5, r7
   29894:	mov	r1, #255	; 0xff
   29898:	add	r0, r5, #2
   2989c:	bl	150f0 <memset@plt>
   298a0:	mov	r2, r8
   298a4:	mov	r1, fp
   298a8:	mov	r0, r7
   298ac:	strb	r9, [r7, #-1]
   298b0:	bl	1491c <memcpy@plt>
   298b4:	mov	r3, r4
   298b8:	mov	r1, r9
   298bc:	ldr	r2, [pc, #112]	; 29934 <npth_sleep@plt+0x14244>
   298c0:	str	r5, [sp]
   298c4:	add	r0, sp, #8
   298c8:	bl	15240 <gcry_sexp_build@plt>
   298cc:	mov	r4, r0
   298d0:	mov	r0, r5
   298d4:	bl	149dc <gcry_free@plt>
   298d8:	ldr	r3, [sp, #8]
   298dc:	str	r3, [sl]
   298e0:	ldr	r2, [sp, #12]
   298e4:	ldr	r3, [r6]
   298e8:	mov	r0, r4
   298ec:	cmp	r2, r3
   298f0:	bne	29918 <npth_sleep@plt+0x14228>
   298f4:	add	sp, sp, #20
   298f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   298fc:	ldr	r4, [pc, #52]	; 29938 <npth_sleep@plt+0x14248>
   29900:	b	298e0 <npth_sleep@plt+0x141f0>
   29904:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   29908:	subs	r4, r0, #0
   2990c:	uxthne	r4, r4
   29910:	orrne	r4, r4, #67108864	; 0x4000000
   29914:	b	298e0 <npth_sleep@plt+0x141f0>
   29918:	bl	14a60 <__stack_chk_fail@plt>
   2991c:	ldr	r3, [pc, #24]	; 2993c <npth_sleep@plt+0x1424c>
   29920:	mov	r2, #253	; 0xfd
   29924:	ldr	r1, [pc, #20]	; 29940 <npth_sleep@plt+0x14250>
   29928:	ldr	r0, [pc, #20]	; 29944 <npth_sleep@plt+0x14254>
   2992c:	bl	156e4 <__assert_fail@plt>
   29930:	andeq	ip, r6, r8, lsr r8
   29934:	andeq	r6, r5, ip, ror #27
   29938:	streq	r0, [r0], #-66	; 0xffffffbe
   2993c:	andeq	r6, r5, r8, lsr #27
   29940:	andeq	r6, r5, ip, asr #27
   29944:	andeq	r6, r5, r4, ror #27
   29948:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2994c:	sub	sp, sp, #40	; 0x28
   29950:	ldr	r6, [pc, #276]	; 29a6c <npth_sleep@plt+0x1437c>
   29954:	ldr	r4, [sp, #72]	; 0x48
   29958:	mov	r8, r0
   2995c:	ldr	ip, [r6]
   29960:	cmp	r4, #0
   29964:	mov	r9, r1
   29968:	mov	r7, r3
   2996c:	str	ip, [sp, #36]	; 0x24
   29970:	bne	29a18 <npth_sleep@plt+0x14328>
   29974:	mov	r0, r2
   29978:	bl	15024 <gcry_md_algo_name@plt>
   2997c:	subs	sl, r0, #0
   29980:	addeq	r5, sp, #16
   29984:	beq	299d4 <npth_sleep@plt+0x142e4>
   29988:	bl	14f58 <strlen@plt>
   2998c:	add	r5, sp, #16
   29990:	cmp	r0, #15
   29994:	bls	299bc <npth_sleep@plt+0x142cc>
   29998:	b	299d4 <npth_sleep@plt+0x142e4>
   2999c:	bl	14e2c <__ctype_tolower_loc@plt>
   299a0:	ldrb	r2, [sl, r4]
   299a4:	ldr	r3, [r0]
   299a8:	mov	r0, sl
   299ac:	ldr	r3, [r3, r2, lsl #2]
   299b0:	strb	r3, [r5, r4]
   299b4:	add	r4, r4, #1
   299b8:	bl	14f58 <strlen@plt>
   299bc:	cmp	r4, r0
   299c0:	bcc	2999c <npth_sleep@plt+0x142ac>
   299c4:	add	r3, sp, #40	; 0x28
   299c8:	add	r4, r3, r4
   299cc:	mov	r3, #0
   299d0:	strb	r3, [r4, #-24]	; 0xffffffe8
   299d4:	mov	r3, r5
   299d8:	str	r8, [sp, #4]
   299dc:	str	r9, [sp]
   299e0:	ldr	r2, [pc, #136]	; 29a70 <npth_sleep@plt+0x14380>
   299e4:	mov	r1, #0
   299e8:	add	r0, sp, #8
   299ec:	bl	15240 <gcry_sexp_build@plt>
   299f0:	ldr	r3, [sp, #8]
   299f4:	mov	r5, r0
   299f8:	ldr	r2, [sp, #36]	; 0x24
   299fc:	str	r3, [r7]
   29a00:	ldr	r3, [r6]
   29a04:	mov	r0, r5
   29a08:	cmp	r2, r3
   29a0c:	bne	29a68 <npth_sleep@plt+0x14378>
   29a10:	add	sp, sp, #40	; 0x28
   29a14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29a18:	mov	r4, #0
   29a1c:	mov	r3, r1
   29a20:	mov	r2, r0
   29a24:	str	r4, [sp]
   29a28:	mov	r1, #5
   29a2c:	add	r0, sp, #12
   29a30:	bl	15270 <gcry_mpi_scan@plt>
   29a34:	subs	r5, r0, #0
   29a38:	movne	r3, r4
   29a3c:	bne	299f8 <npth_sleep@plt+0x14308>
   29a40:	mov	r1, r5
   29a44:	ldr	r3, [sp, #12]
   29a48:	ldr	r2, [pc, #36]	; 29a74 <npth_sleep@plt+0x14384>
   29a4c:	add	r0, sp, #8
   29a50:	bl	15240 <gcry_sexp_build@plt>
   29a54:	mov	r5, r0
   29a58:	ldr	r0, [sp, #12]
   29a5c:	bl	1515c <gcry_mpi_release@plt>
   29a60:	ldr	r3, [sp, #8]
   29a64:	b	299f8 <npth_sleep@plt+0x14308>
   29a68:	bl	14a60 <__stack_chk_fail@plt>
   29a6c:	andeq	ip, r6, r8, lsr r8
   29a70:	andeq	r6, r5, ip, lsl #28
   29a74:	andeq	r6, r5, r0, lsr lr
   29a78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29a7c:	sub	sp, sp, #76	; 0x4c
   29a80:	mov	r4, r0
   29a84:	ldr	r7, [sp, #120]	; 0x78
   29a88:	ldr	r6, [pc, #2216]	; 2a338 <npth_sleep@plt+0x14c48>
   29a8c:	cmp	r7, #0
   29a90:	mov	r9, r3
   29a94:	ldr	r3, [r4, #136]	; 0x88
   29a98:	ldr	ip, [r6]
   29a9c:	mov	r0, #0
   29aa0:	ldrne	r5, [sp, #124]	; 0x7c
   29aa4:	ldreq	r5, [r4, #108]	; 0x6c
   29aa8:	addeq	r7, r4, #44	; 0x2c
   29aac:	cmp	r3, #0
   29ab0:	mov	r8, r2
   29ab4:	str	ip, [sp, #68]	; 0x44
   29ab8:	str	r0, [sp, #36]	; 0x24
   29abc:	str	r0, [sp, #40]	; 0x28
   29ac0:	str	r0, [sp, #44]	; 0x2c
   29ac4:	str	r0, [sp, #48]	; 0x30
   29ac8:	str	r0, [sp, #52]	; 0x34
   29acc:	ldr	r2, [sp, #116]	; 0x74
   29ad0:	beq	29cf4 <npth_sleep@plt+0x14604>
   29ad4:	ldr	r3, [sp, #112]	; 0x70
   29ad8:	mov	lr, #0
   29adc:	add	ip, sp, #36	; 0x24
   29ae0:	add	r0, sp, #52	; 0x34
   29ae4:	add	sl, r4, #116	; 0x74
   29ae8:	str	r2, [sp, #8]
   29aec:	str	r3, [sp, #4]
   29af0:	str	r0, [sp]
   29af4:	mov	r3, sl
   29af8:	str	lr, [sp, #16]
   29afc:	str	ip, [sp, #12]
   29b00:	mov	r2, r8
   29b04:	mov	r0, r4
   29b08:	bl	2825c <npth_sleep@plt+0x12b6c>
   29b0c:	subs	fp, r0, #0
   29b10:	bne	29ca4 <npth_sleep@plt+0x145b4>
   29b14:	ldr	r3, [sp, #52]	; 0x34
   29b18:	cmp	r3, #0
   29b1c:	str	r3, [sp, #24]
   29b20:	beq	29d18 <npth_sleep@plt+0x14628>
   29b24:	mov	r1, sl
   29b28:	add	r2, sp, #48	; 0x30
   29b2c:	mov	r0, r4
   29b30:	str	fp, [sp, #60]	; 0x3c
   29b34:	bl	28c10 <npth_sleep@plt+0x13520>
   29b38:	subs	fp, r0, #0
   29b3c:	bne	29d0c <npth_sleep@plt+0x1461c>
   29b40:	ldr	r0, [sp, #36]	; 0x24
   29b44:	bl	28b04 <npth_sleep@plt+0x13414>
   29b48:	subs	sl, r0, #0
   29b4c:	beq	29e60 <npth_sleep@plt+0x14770>
   29b50:	mov	sl, fp
   29b54:	mov	r3, #1
   29b58:	str	fp, [sp, #24]
   29b5c:	str	r3, [sp, #28]
   29b60:	mov	r1, #0
   29b64:	cmp	r8, #0
   29b68:	str	r1, [sp, #64]	; 0x40
   29b6c:	beq	29dc4 <npth_sleep@plt+0x146d4>
   29b70:	add	r3, sp, #64	; 0x40
   29b74:	ldr	r2, [sp, #36]	; 0x24
   29b78:	mov	r0, r8
   29b7c:	bl	27e70 <npth_sleep@plt+0x12780>
   29b80:	ldr	r1, [sp, #64]	; 0x40
   29b84:	cmp	r1, #0
   29b88:	beq	29dc4 <npth_sleep@plt+0x146d4>
   29b8c:	ldr	r0, [r4, #40]	; 0x28
   29b90:	ldr	ip, [sp, #52]	; 0x34
   29b94:	add	r2, sp, #56	; 0x38
   29b98:	add	r3, sp, #60	; 0x3c
   29b9c:	stm	sp, {r0, ip}
   29ba0:	str	r2, [sp, #12]
   29ba4:	str	r3, [sp, #8]
   29ba8:	mov	r2, r7
   29bac:	mov	r3, r5
   29bb0:	mov	r0, r4
   29bb4:	bl	31218 <npth_sleep@plt+0x1bb28>
   29bb8:	mov	fp, r0
   29bbc:	ldr	r0, [sp, #64]	; 0x40
   29bc0:	bl	149dc <gcry_free@plt>
   29bc4:	cmp	fp, #0
   29bc8:	bne	29f88 <npth_sleep@plt+0x14898>
   29bcc:	cmp	sl, #0
   29bd0:	ldr	r8, [sp, #60]	; 0x3c
   29bd4:	beq	29dcc <npth_sleep@plt+0x146dc>
   29bd8:	ldrsb	r1, [r8]
   29bdc:	ldr	r3, [sp, #56]	; 0x38
   29be0:	cmp	r1, #0
   29be4:	blt	29e9c <npth_sleep@plt+0x147ac>
   29be8:	ldr	r2, [pc, #1868]	; 2a33c <npth_sleep@plt+0x14c4c>
   29bec:	mov	r1, #0
   29bf0:	str	r8, [sp]
   29bf4:	add	r0, sp, #40	; 0x28
   29bf8:	bl	15240 <gcry_sexp_build@plt>
   29bfc:	mov	fp, r0
   29c00:	ldr	r0, [sp, #60]	; 0x3c
   29c04:	bl	149dc <gcry_free@plt>
   29c08:	cmp	fp, #0
   29c0c:	bne	29f18 <npth_sleep@plt+0x14828>
   29c10:	ldr	r8, [sp, #48]	; 0x30
   29c14:	cmp	r8, #0
   29c18:	beq	29f30 <npth_sleep@plt+0x14840>
   29c1c:	ldr	r1, [sp, #44]	; 0x2c
   29c20:	cmp	r1, #0
   29c24:	bne	29f3c <npth_sleep@plt+0x1484c>
   29c28:	ldr	r2, [r4, #40]	; 0x28
   29c2c:	ldr	r3, [pc, #1804]	; 2a340 <npth_sleep@plt+0x14c50>
   29c30:	cmp	r2, r3
   29c34:	beq	2a1f0 <npth_sleep@plt+0x14b00>
   29c38:	ldrb	r3, [r4, #112]	; 0x70
   29c3c:	mov	r1, r5
   29c40:	mov	r0, r7
   29c44:	ands	r3, r3, #1
   29c48:	mvnne	r3, #0
   29c4c:	str	r3, [sp]
   29c50:	add	r3, sp, #44	; 0x2c
   29c54:	bl	29948 <npth_sleep@plt+0x14258>
   29c58:	mov	fp, r0
   29c5c:	cmp	fp, #0
   29c60:	beq	29f38 <npth_sleep@plt+0x14848>
   29c64:	mov	r2, #5
   29c68:	ldr	r1, [pc, #1748]	; 2a344 <npth_sleep@plt+0x14c54>
   29c6c:	mov	r0, #0
   29c70:	bl	14a3c <dcgettext@plt>
   29c74:	mov	r4, r0
   29c78:	mov	r0, fp
   29c7c:	bl	15408 <gpg_strerror@plt>
   29c80:	mov	r1, r0
   29c84:	mov	r0, r4
   29c88:	bl	3d484 <npth_sleep@plt+0x27d94>
   29c8c:	ldr	r0, [sp, #40]	; 0x28
   29c90:	bl	148d4 <gcry_sexp_release@plt>
   29c94:	mov	r2, #0
   29c98:	mov	r1, r2
   29c9c:	str	r2, [sp, #40]	; 0x28
   29ca0:	b	29cb4 <npth_sleep@plt+0x145c4>
   29ca4:	uxth	r2, fp
   29ca8:	cmp	r2, #17
   29cac:	bne	29cfc <npth_sleep@plt+0x1460c>
   29cb0:	ldr	r1, [sp, #40]	; 0x28
   29cb4:	str	r1, [r9]
   29cb8:	ldr	r0, [sp, #48]	; 0x30
   29cbc:	bl	148d4 <gcry_sexp_release@plt>
   29cc0:	ldr	r0, [sp, #36]	; 0x24
   29cc4:	bl	148d4 <gcry_sexp_release@plt>
   29cc8:	ldr	r0, [sp, #44]	; 0x2c
   29ccc:	bl	148d4 <gcry_sexp_release@plt>
   29cd0:	ldr	r0, [sp, #52]	; 0x34
   29cd4:	bl	149dc <gcry_free@plt>
   29cd8:	ldr	r1, [sp, #68]	; 0x44
   29cdc:	ldr	r2, [r6]
   29ce0:	mov	r0, fp
   29ce4:	cmp	r1, r2
   29ce8:	bne	2a334 <npth_sleep@plt+0x14c44>
   29cec:	add	sp, sp, #76	; 0x4c
   29cf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29cf4:	ldr	fp, [pc, #1612]	; 2a348 <npth_sleep@plt+0x14c58>
   29cf8:	b	29cd8 <npth_sleep@plt+0x145e8>
   29cfc:	ldr	r0, [pc, #1608]	; 2a34c <npth_sleep@plt+0x14c5c>
   29d00:	bl	3d484 <npth_sleep@plt+0x27d94>
   29d04:	ldr	r1, [sp, #40]	; 0x28
   29d08:	b	29cb4 <npth_sleep@plt+0x145c4>
   29d0c:	ldr	r0, [pc, #1596]	; 2a350 <npth_sleep@plt+0x14c60>
   29d10:	bl	3d484 <npth_sleep@plt+0x27d94>
   29d14:	b	29cb0 <npth_sleep@plt+0x145c0>
   29d18:	ldr	r0, [sp, #36]	; 0x24
   29d1c:	bl	28b04 <npth_sleep@plt+0x13414>
   29d20:	subs	r8, r0, #0
   29d24:	bne	29f54 <npth_sleep@plt+0x14864>
   29d28:	ldr	r2, [pc, #1552]	; 2a340 <npth_sleep@plt+0x14c50>
   29d2c:	ldr	r1, [r4, #40]	; 0x28
   29d30:	ldr	r0, [sp, #36]	; 0x24
   29d34:	cmp	r1, r2
   29d38:	beq	29fa0 <npth_sleep@plt+0x148b0>
   29d3c:	bl	28a30 <npth_sleep@plt+0x13340>
   29d40:	subs	sl, r0, #0
   29d44:	bne	29ee4 <npth_sleep@plt+0x147f4>
   29d48:	ldrb	r3, [r4, #112]	; 0x70
   29d4c:	mov	r1, r5
   29d50:	mov	r0, r7
   29d54:	ands	r3, r3, #1
   29d58:	mvnne	r3, #0
   29d5c:	str	r3, [sp]
   29d60:	add	r3, sp, #44	; 0x2c
   29d64:	ldr	r2, [r4, #40]	; 0x28
   29d68:	bl	29948 <npth_sleep@plt+0x14258>
   29d6c:	mov	fp, r0
   29d70:	cmp	fp, #0
   29d74:	bne	29cb0 <npth_sleep@plt+0x145c0>
   29d78:	ldr	r4, [pc, #1492]	; 2a354 <npth_sleep@plt+0x14c64>
   29d7c:	ldr	r2, [sp, #36]	; 0x24
   29d80:	ldr	r3, [r4]
   29d84:	tst	r3, #4
   29d88:	bne	29fc0 <npth_sleep@plt+0x148d0>
   29d8c:	ldr	r1, [sp, #44]	; 0x2c
   29d90:	add	r0, sp, #40	; 0x28
   29d94:	bl	151ec <gcry_pk_sign@plt>
   29d98:	subs	r5, r0, #0
   29d9c:	bne	2a020 <npth_sleep@plt+0x14930>
   29da0:	ldr	r3, [r4]
   29da4:	ldr	r1, [sp, #40]	; 0x28
   29da8:	ands	fp, r3, #4
   29dac:	beq	29cb4 <npth_sleep@plt+0x145c4>
   29db0:	ldr	r0, [pc, #1440]	; 2a358 <npth_sleep@plt+0x14c68>
   29db4:	bl	1473c <gcry_log_debugsxp@plt>
   29db8:	mov	fp, r5
   29dbc:	ldr	r1, [sp, #40]	; 0x28
   29dc0:	b	29cb4 <npth_sleep@plt+0x145c4>
   29dc4:	mov	r1, r8
   29dc8:	b	29b8c <npth_sleep@plt+0x1449c>
   29dcc:	ldr	r3, [sp, #28]
   29dd0:	cmp	r3, #0
   29dd4:	bne	29fe0 <npth_sleep@plt+0x148f0>
   29dd8:	ldr	r3, [sp, #24]
   29ddc:	cmp	r3, #0
   29de0:	beq	29f0c <npth_sleep@plt+0x1481c>
   29de4:	ldr	r4, [sp, #56]	; 0x38
   29de8:	ldrsb	r2, [r8]
   29dec:	lsr	r4, r4, #1
   29df0:	cmp	r2, #0
   29df4:	mov	r5, r4
   29df8:	blt	2a1b0 <npth_sleep@plt+0x14ac0>
   29dfc:	ldr	r7, [sp, #28]
   29e00:	mov	fp, r8
   29e04:	mov	sl, r4
   29e08:	ldrsb	r3, [fp, r4]
   29e0c:	add	fp, fp, r4
   29e10:	cmp	r3, #0
   29e14:	movge	r4, #0
   29e18:	blt	2a03c <npth_sleep@plt+0x1494c>
   29e1c:	mov	r3, sl
   29e20:	ldr	r2, [pc, #1332]	; 2a35c <npth_sleep@plt+0x14c6c>
   29e24:	mov	r1, #0
   29e28:	stmib	sp, {r5, fp}
   29e2c:	str	r8, [sp]
   29e30:	add	r0, sp, #40	; 0x28
   29e34:	bl	15240 <gcry_sexp_build@plt>
   29e38:	mov	fp, r0
   29e3c:	mov	r0, r7
   29e40:	bl	149dc <gcry_free@plt>
   29e44:	mov	r0, r4
   29e48:	bl	149dc <gcry_free@plt>
   29e4c:	ldr	r0, [sp, #60]	; 0x3c
   29e50:	bl	149dc <gcry_free@plt>
   29e54:	cmp	fp, #0
   29e58:	beq	29cb0 <npth_sleep@plt+0x145c0>
   29e5c:	b	29f18 <npth_sleep@plt+0x14828>
   29e60:	ldr	r0, [sp, #36]	; 0x24
   29e64:	bl	28a30 <npth_sleep@plt+0x13340>
   29e68:	subs	r2, r0, #0
   29e6c:	str	r2, [sp, #24]
   29e70:	ldreq	r3, [sp, #24]
   29e74:	moveq	sl, #1
   29e78:	streq	r3, [sp, #28]
   29e7c:	beq	29b60 <npth_sleep@plt+0x14470>
   29e80:	ldr	r3, [pc, #1240]	; 2a360 <npth_sleep@plt+0x14c70>
   29e84:	str	sl, [sp, #28]
   29e88:	sub	r3, r2, r3
   29e8c:	clz	r3, r3
   29e90:	lsr	r3, r3, #5
   29e94:	str	r3, [sp, #24]
   29e98:	b	29b60 <npth_sleep@plt+0x14470>
   29e9c:	add	r3, r3, #1
   29ea0:	mov	r0, r8
   29ea4:	mov	r1, r3
   29ea8:	str	r3, [sp, #56]	; 0x38
   29eac:	bl	15210 <gcry_realloc@plt>
   29eb0:	cmp	r0, #0
   29eb4:	str	r0, [sp, #60]	; 0x3c
   29eb8:	beq	29cb0 <npth_sleep@plt+0x145c0>
   29ebc:	ldr	r2, [sp, #56]	; 0x38
   29ec0:	mov	r1, r0
   29ec4:	sub	r2, r2, #1
   29ec8:	add	r0, r0, #1
   29ecc:	bl	14850 <memmove@plt>
   29ed0:	ldr	r2, [sp, #60]	; 0x3c
   29ed4:	strb	fp, [r2]
   29ed8:	ldr	r3, [sp, #56]	; 0x38
   29edc:	ldr	r8, [sp, #60]	; 0x3c
   29ee0:	b	29be8 <npth_sleep@plt+0x144f8>
   29ee4:	ldr	r2, [pc, #1140]	; 2a360 <npth_sleep@plt+0x14c70>
   29ee8:	str	r8, [sp, #44]	; 0x2c
   29eec:	cmp	sl, r2
   29ef0:	ldr	r4, [sp, #36]	; 0x24
   29ef4:	beq	2a078 <npth_sleep@plt+0x14988>
   29ef8:	cmp	sl, #17
   29efc:	beq	2a100 <npth_sleep@plt+0x14a10>
   29f00:	ldr	r1, [sp, #40]	; 0x28
   29f04:	ldr	fp, [pc, #1112]	; 2a364 <npth_sleep@plt+0x14c74>
   29f08:	b	29cb4 <npth_sleep@plt+0x145c4>
   29f0c:	mov	r0, r8
   29f10:	bl	149dc <gcry_free@plt>
   29f14:	ldr	fp, [pc, #1100]	; 2a368 <npth_sleep@plt+0x14c78>
   29f18:	mov	r0, fp
   29f1c:	bl	15408 <gpg_strerror@plt>
   29f20:	mov	r1, r0
   29f24:	ldr	r0, [pc, #1088]	; 2a36c <npth_sleep@plt+0x14c7c>
   29f28:	bl	3d484 <npth_sleep@plt+0x27d94>
   29f2c:	b	29cb0 <npth_sleep@plt+0x145c0>
   29f30:	ldr	r8, [sp, #36]	; 0x24
   29f34:	b	29c1c <npth_sleep@plt+0x1452c>
   29f38:	ldr	r1, [sp, #44]	; 0x2c
   29f3c:	mov	r2, r8
   29f40:	ldr	r0, [sp, #40]	; 0x28
   29f44:	bl	14e44 <gcry_pk_verify@plt>
   29f48:	subs	fp, r0, #0
   29f4c:	beq	29cb0 <npth_sleep@plt+0x145c0>
   29f50:	b	29c64 <npth_sleep@plt+0x14574>
   29f54:	ldr	ip, [sp, #24]
   29f58:	str	r7, [sp]
   29f5c:	mov	r3, r5
   29f60:	mov	r1, ip
   29f64:	ldr	r2, [pc, #1028]	; 2a370 <npth_sleep@plt+0x14c80>
   29f68:	add	r0, sp, #64	; 0x40
   29f6c:	str	ip, [sp, #44]	; 0x2c
   29f70:	bl	15240 <gcry_sexp_build@plt>
   29f74:	subs	fp, r0, #0
   29f78:	bne	29cb0 <npth_sleep@plt+0x145c0>
   29f7c:	ldr	r3, [sp, #64]	; 0x40
   29f80:	str	r3, [sp, #44]	; 0x2c
   29f84:	b	29d78 <npth_sleep@plt+0x14688>
   29f88:	mov	r0, fp
   29f8c:	bl	15408 <gpg_strerror@plt>
   29f90:	mov	r1, r0
   29f94:	ldr	r0, [pc, #984]	; 2a374 <npth_sleep@plt+0x14c84>
   29f98:	bl	3d484 <npth_sleep@plt+0x27d94>
   29f9c:	b	29cb0 <npth_sleep@plt+0x145c0>
   29fa0:	bl	14c7c <gcry_pk_get_nbits@plt>
   29fa4:	mov	r1, r5
   29fa8:	add	r3, sp, #44	; 0x2c
   29fac:	mov	r2, r0
   29fb0:	mov	r0, r7
   29fb4:	bl	29828 <npth_sleep@plt+0x14138>
   29fb8:	mov	fp, r0
   29fbc:	b	29d70 <npth_sleep@plt+0x14680>
   29fc0:	mov	r1, r2
   29fc4:	ldr	r0, [pc, #940]	; 2a378 <npth_sleep@plt+0x14c88>
   29fc8:	bl	1473c <gcry_log_debugsxp@plt>
   29fcc:	ldr	r1, [sp, #44]	; 0x2c
   29fd0:	ldr	r0, [pc, #932]	; 2a37c <npth_sleep@plt+0x14c8c>
   29fd4:	bl	1473c <gcry_log_debugsxp@plt>
   29fd8:	ldr	r2, [sp, #36]	; 0x24
   29fdc:	b	29d8c <npth_sleep@plt+0x1469c>
   29fe0:	ldr	r2, [sp, #56]	; 0x38
   29fe4:	str	r8, [sp]
   29fe8:	mov	r1, fp
   29fec:	add	r3, r2, r2, lsr #31
   29ff0:	add	r8, r8, r2, lsr #1
   29ff4:	asr	r3, r3, #1
   29ff8:	ldr	r2, [pc, #896]	; 2a380 <npth_sleep@plt+0x14c90>
   29ffc:	stmib	sp, {r3, r8}
   2a000:	add	r0, sp, #40	; 0x28
   2a004:	bl	15240 <gcry_sexp_build@plt>
   2a008:	mov	fp, r0
   2a00c:	ldr	r0, [sp, #60]	; 0x3c
   2a010:	bl	149dc <gcry_free@plt>
   2a014:	cmp	fp, #0
   2a018:	beq	29cb0 <npth_sleep@plt+0x145c0>
   2a01c:	b	29f18 <npth_sleep@plt+0x14828>
   2a020:	bl	15408 <gpg_strerror@plt>
   2a024:	mov	fp, r5
   2a028:	mov	r1, r0
   2a02c:	ldr	r0, [pc, #848]	; 2a384 <npth_sleep@plt+0x14c94>
   2a030:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a034:	ldr	r1, [sp, #40]	; 0x28
   2a038:	b	29cb4 <npth_sleep@plt+0x145c4>
   2a03c:	add	r5, r5, #1
   2a040:	mov	r0, r5
   2a044:	bl	146d0 <gcry_malloc@plt>
   2a048:	subs	r4, r0, #0
   2a04c:	beq	2a2e4 <npth_sleep@plt+0x14bf4>
   2a050:	ldr	r2, [sp, #56]	; 0x38
   2a054:	ldr	r1, [sp, #60]	; 0x3c
   2a058:	add	r0, r4, #1
   2a05c:	lsr	r2, r2, #1
   2a060:	add	r1, r1, r2
   2a064:	bl	1491c <memcpy@plt>
   2a068:	mov	r3, #0
   2a06c:	strb	r3, [r4]
   2a070:	mov	fp, r4
   2a074:	b	29e1c <npth_sleep@plt+0x1472c>
   2a078:	mov	r0, r4
   2a07c:	bl	14c7c <gcry_pk_get_nbits@plt>
   2a080:	cmp	r0, #159	; 0x9f
   2a084:	mov	fp, r0
   2a088:	bls	2a264 <npth_sleep@plt+0x14b74>
   2a08c:	cmp	r0, #512	; 0x200
   2a090:	movhi	r3, #64	; 0x40
   2a094:	bls	2a1a8 <npth_sleep@plt+0x14ab8>
   2a098:	cmp	r5, r3
   2a09c:	bcc	2a29c <npth_sleep@plt+0x14bac>
   2a0a0:	cmp	r5, r3
   2a0a4:	movcs	r5, r3
   2a0a8:	cmp	r5, #28
   2a0ac:	beq	2a21c <npth_sleep@plt+0x14b2c>
   2a0b0:	bls	2a0ec <npth_sleep@plt+0x149fc>
   2a0b4:	cmp	r5, #48	; 0x30
   2a0b8:	beq	2a214 <npth_sleep@plt+0x14b24>
   2a0bc:	ldr	r2, [pc, #708]	; 2a388 <npth_sleep@plt+0x14c98>
   2a0c0:	cmp	r5, #64	; 0x40
   2a0c4:	ldr	r3, [pc, #704]	; 2a38c <npth_sleep@plt+0x14c9c>
   2a0c8:	movne	r3, r2
   2a0cc:	stm	sp, {r5, r7}
   2a0d0:	ldr	r2, [pc, #696]	; 2a390 <npth_sleep@plt+0x14ca0>
   2a0d4:	mov	r1, #0
   2a0d8:	add	r0, sp, #64	; 0x40
   2a0dc:	bl	15240 <gcry_sexp_build@plt>
   2a0e0:	subs	fp, r0, #0
   2a0e4:	bne	29cb0 <npth_sleep@plt+0x145c0>
   2a0e8:	b	29f7c <npth_sleep@plt+0x1488c>
   2a0ec:	ldr	r2, [pc, #660]	; 2a388 <npth_sleep@plt+0x14c98>
   2a0f0:	cmp	r5, #20
   2a0f4:	ldr	r3, [pc, #664]	; 2a394 <npth_sleep@plt+0x14ca4>
   2a0f8:	movne	r3, r2
   2a0fc:	b	2a0cc <npth_sleep@plt+0x149dc>
   2a100:	mov	r2, fp
   2a104:	ldr	r1, [pc, #652]	; 2a398 <npth_sleep@plt+0x14ca8>
   2a108:	mov	r0, r4
   2a10c:	bl	14ca0 <gcry_sexp_find_token@plt>
   2a110:	subs	r2, r0, #0
   2a114:	beq	2a224 <npth_sleep@plt+0x14b34>
   2a118:	mov	r0, r2
   2a11c:	str	r2, [sp, #24]
   2a120:	bl	147c0 <gcry_sexp_cadr@plt>
   2a124:	ldr	r2, [sp, #24]
   2a128:	mov	r8, r0
   2a12c:	mov	r0, r2
   2a130:	bl	148d4 <gcry_sexp_release@plt>
   2a134:	mov	r2, #1
   2a138:	ldr	r1, [pc, #604]	; 2a39c <npth_sleep@plt+0x14cac>
   2a13c:	mov	r0, r8
   2a140:	bl	14ca0 <gcry_sexp_find_token@plt>
   2a144:	str	r0, [sp, #24]
   2a148:	mov	r0, r8
   2a14c:	bl	148d4 <gcry_sexp_release@plt>
   2a150:	ldr	r3, [sp, #24]
   2a154:	cmp	r3, #0
   2a158:	beq	2a264 <npth_sleep@plt+0x14b74>
   2a15c:	mov	r2, #5
   2a160:	mov	r1, #1
   2a164:	mov	r0, r3
   2a168:	bl	14dfc <gcry_sexp_nth_mpi@plt>
   2a16c:	ldr	r3, [sp, #24]
   2a170:	mov	r8, r0
   2a174:	mov	r0, r3
   2a178:	bl	148d4 <gcry_sexp_release@plt>
   2a17c:	cmp	r8, #0
   2a180:	beq	2a264 <npth_sleep@plt+0x14b74>
   2a184:	mov	r0, r8
   2a188:	bl	14670 <gcry_mpi_get_nbits@plt>
   2a18c:	mov	fp, r0
   2a190:	mov	r0, r8
   2a194:	bl	1515c <gcry_mpi_release@plt>
   2a198:	tst	fp, #7
   2a19c:	bne	2a314 <npth_sleep@plt+0x14c24>
   2a1a0:	cmp	fp, #159	; 0x9f
   2a1a4:	bls	2a264 <npth_sleep@plt+0x14b74>
   2a1a8:	lsr	r3, fp, #3
   2a1ac:	b	2a098 <npth_sleep@plt+0x149a8>
   2a1b0:	add	sl, r4, #1
   2a1b4:	mov	r0, sl
   2a1b8:	bl	146d0 <gcry_malloc@plt>
   2a1bc:	subs	r7, r0, #0
   2a1c0:	beq	2a300 <npth_sleep@plt+0x14c10>
   2a1c4:	ldr	r4, [sp, #56]	; 0x38
   2a1c8:	ldr	fp, [sp, #60]	; 0x3c
   2a1cc:	add	r0, r7, #1
   2a1d0:	lsr	r4, r4, #1
   2a1d4:	mov	r2, r4
   2a1d8:	mov	r1, fp
   2a1dc:	bl	1491c <memcpy@plt>
   2a1e0:	ldr	r3, [sp, #28]
   2a1e4:	mov	r8, r7
   2a1e8:	strb	r3, [r7]
   2a1ec:	b	29e08 <npth_sleep@plt+0x14718>
   2a1f0:	mov	r0, r8
   2a1f4:	bl	14c7c <gcry_pk_get_nbits@plt>
   2a1f8:	mov	r1, r5
   2a1fc:	add	r3, sp, #44	; 0x2c
   2a200:	mov	r2, r0
   2a204:	mov	r0, r7
   2a208:	bl	29828 <npth_sleep@plt+0x14138>
   2a20c:	mov	fp, r0
   2a210:	b	29c5c <npth_sleep@plt+0x1456c>
   2a214:	ldr	r3, [pc, #388]	; 2a3a0 <npth_sleep@plt+0x14cb0>
   2a218:	b	2a0cc <npth_sleep@plt+0x149dc>
   2a21c:	ldr	r3, [pc, #384]	; 2a3a4 <npth_sleep@plt+0x14cb4>
   2a220:	b	2a0cc <npth_sleep@plt+0x149dc>
   2a224:	ldr	r1, [pc, #380]	; 2a3a8 <npth_sleep@plt+0x14cb8>
   2a228:	mov	r0, r4
   2a22c:	bl	14ca0 <gcry_sexp_find_token@plt>
   2a230:	subs	r2, r0, #0
   2a234:	bne	2a118 <npth_sleep@plt+0x14a28>
   2a238:	mov	r2, #0
   2a23c:	ldr	r1, [pc, #360]	; 2a3ac <npth_sleep@plt+0x14cbc>
   2a240:	mov	r0, r4
   2a244:	bl	14ca0 <gcry_sexp_find_token@plt>
   2a248:	subs	r2, r0, #0
   2a24c:	bne	2a118 <npth_sleep@plt+0x14a28>
   2a250:	ldr	r1, [pc, #344]	; 2a3b0 <npth_sleep@plt+0x14cc0>
   2a254:	mov	r0, r4
   2a258:	bl	14ca0 <gcry_sexp_find_token@plt>
   2a25c:	subs	r2, r0, #0
   2a260:	bne	2a118 <npth_sleep@plt+0x14a28>
   2a264:	mov	r2, #5
   2a268:	ldr	r1, [pc, #324]	; 2a3b4 <npth_sleep@plt+0x14cc4>
   2a26c:	mov	r0, #0
   2a270:	bl	14a3c <dcgettext@plt>
   2a274:	mov	r4, r0
   2a278:	mov	r0, sl
   2a27c:	bl	15234 <gcry_pk_algo_name@plt>
   2a280:	mov	r2, fp
   2a284:	ldr	fp, [pc, #300]	; 2a3b8 <npth_sleep@plt+0x14cc8>
   2a288:	mov	r1, r0
   2a28c:	mov	r0, r4
   2a290:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a294:	ldr	r1, [sp, #40]	; 0x28
   2a298:	b	29cb4 <npth_sleep@plt+0x145c4>
   2a29c:	mov	r2, #5
   2a2a0:	ldr	r1, [pc, #276]	; 2a3bc <npth_sleep@plt+0x14ccc>
   2a2a4:	mov	r0, #0
   2a2a8:	bl	14a3c <dcgettext@plt>
   2a2ac:	ldr	fp, [pc, #260]	; 2a3b8 <npth_sleep@plt+0x14cc8>
   2a2b0:	mov	r7, r0
   2a2b4:	mov	r0, r4
   2a2b8:	bl	14c7c <gcry_pk_get_nbits@plt>
   2a2bc:	mov	r4, r0
   2a2c0:	mov	r0, sl
   2a2c4:	bl	15234 <gcry_pk_algo_name@plt>
   2a2c8:	lsl	r1, r5, #3
   2a2cc:	mov	r2, r4
   2a2d0:	mov	r3, r0
   2a2d4:	mov	r0, r7
   2a2d8:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a2dc:	ldr	r1, [sp, #40]	; 0x28
   2a2e0:	b	29cb4 <npth_sleep@plt+0x145c4>
   2a2e4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2a2e8:	subs	fp, r0, #0
   2a2ec:	mov	r0, r7
   2a2f0:	uxthne	r3, fp
   2a2f4:	orrne	fp, r3, #67108864	; 0x4000000
   2a2f8:	bl	149dc <gcry_free@plt>
   2a2fc:	b	29cb0 <npth_sleep@plt+0x145c0>
   2a300:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2a304:	cmp	r0, #0
   2a308:	uxthne	r3, r0
   2a30c:	orrne	fp, r3, #67108864	; 0x4000000
   2a310:	b	29cb0 <npth_sleep@plt+0x145c0>
   2a314:	ldr	r1, [pc, #164]	; 2a3c0 <npth_sleep@plt+0x14cd0>
   2a318:	mov	r2, #5
   2a31c:	mov	r0, #0
   2a320:	bl	14a3c <dcgettext@plt>
   2a324:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a328:	ldr	fp, [pc, #136]	; 2a3b8 <npth_sleep@plt+0x14cc8>
   2a32c:	ldr	r1, [sp, #40]	; 0x28
   2a330:	b	29cb4 <npth_sleep@plt+0x145c4>
   2a334:	bl	14a60 <__stack_chk_fail@plt>
   2a338:	andeq	ip, r6, r8, lsr r8
   2a33c:	ldrdeq	r6, [r5], -r8
   2a340:	andeq	r0, r0, r1, lsl #8
   2a344:	andeq	r7, r5, r0, lsl #1
   2a348:	streq	r0, [r0], #-17	; 0xffffffef
   2a34c:	andeq	r6, r5, r8, ror lr
   2a350:	muleq	r5, r8, lr
   2a354:	muleq	r6, r8, r9
   2a358:	andeq	r7, r5, r8, ror r0
   2a35c:	andeq	r6, r5, r8, lsl #30
   2a360:	andeq	r0, r0, sp, lsr #2
   2a364:	streq	r0, [r0], #-41	; 0xffffffd7
   2a368:	streq	r0, [r0], #-69	; 0xffffffbb
   2a36c:	andeq	r6, r5, r4, lsr #30
   2a370:	andeq	r6, r5, r8, ror #30
   2a374:			; <UNDEFINED> instruction: 0x00056eb8
   2a378:	andeq	r7, r5, r4, asr r0
   2a37c:	andeq	r7, r5, ip, asr r0
   2a380:	andeq	r6, r5, ip, ror #29
   2a384:	andeq	r7, r5, r4, rrx
   2a388:	andeq	r6, r5, r0, ror #28
   2a38c:	andeq	r6, r5, r8, asr lr
   2a390:	andeq	r7, r5, r0, lsr r0
   2a394:	andeq	r6, r5, r0, asr lr
   2a398:	andeq	r4, r5, r8, lsl #7
   2a39c:	andeq	r5, r5, r0, lsl #20
   2a3a0:	andeq	r6, r5, r8, ror #28
   2a3a4:	andeq	r6, r5, r0, ror lr
   2a3a8:	andeq	r5, r5, r0, lsl #10
   2a3ac:	ldrdeq	r7, [r5], -r8
   2a3b0:			; <UNDEFINED> instruction: 0x000554b8
   2a3b4:	ldrdeq	r6, [r5], -r4
   2a3b8:	streq	r0, [r0], #-139	; 0xffffff75
   2a3bc:	strdeq	r6, [r5], -ip
   2a3c0:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   2a3c4:	push	{r4, r5, r6, r7, r8, lr}
   2a3c8:	sub	sp, sp, #24
   2a3cc:	ldr	r6, [pc, #244]	; 2a4c8 <npth_sleep@plt+0x14dd8>
   2a3d0:	ldr	lr, [sp, #48]	; 0x30
   2a3d4:	mov	r4, #0
   2a3d8:	ldr	ip, [r6]
   2a3dc:	mov	r7, r3
   2a3e0:	str	lr, [sp]
   2a3e4:	str	r4, [sp, #12]
   2a3e8:	str	r4, [sp, #8]
   2a3ec:	str	r4, [sp, #4]
   2a3f0:	add	r3, sp, #16
   2a3f4:	str	ip, [sp, #20]
   2a3f8:	str	r4, [sp, #16]
   2a3fc:	bl	29a78 <npth_sleep@plt+0x14388>
   2a400:	subs	r5, r0, #0
   2a404:	beq	2a434 <npth_sleep@plt+0x14d44>
   2a408:	ldr	r0, [sp, #16]
   2a40c:	bl	148d4 <gcry_sexp_release@plt>
   2a410:	mov	r0, r4
   2a414:	bl	149dc <gcry_free@plt>
   2a418:	ldr	r2, [sp, #20]
   2a41c:	ldr	r3, [r6]
   2a420:	mov	r0, r5
   2a424:	cmp	r2, r3
   2a428:	bne	2a49c <npth_sleep@plt+0x14dac>
   2a42c:	add	sp, sp, #24
   2a430:	pop	{r4, r5, r6, r7, r8, pc}
   2a434:	mov	r3, r5
   2a438:	mov	r2, r5
   2a43c:	mov	r1, #1
   2a440:	ldr	r0, [sp, #16]
   2a444:	bl	14c70 <gcry_sexp_sprint@plt>
   2a448:	subs	r8, r0, #0
   2a44c:	beq	2a4b4 <npth_sleep@plt+0x14dc4>
   2a450:	bl	146d0 <gcry_malloc@plt>
   2a454:	subs	r4, r0, #0
   2a458:	beq	2a488 <npth_sleep@plt+0x14d98>
   2a45c:	mov	r2, r4
   2a460:	mov	r3, r8
   2a464:	mov	r1, #1
   2a468:	ldr	r0, [sp, #16]
   2a46c:	bl	14c70 <gcry_sexp_sprint@plt>
   2a470:	subs	r2, r0, #0
   2a474:	beq	2a4a0 <npth_sleep@plt+0x14db0>
   2a478:	mov	r0, r7
   2a47c:	mov	r1, r4
   2a480:	bl	43cec <npth_sleep@plt+0x2e5fc>
   2a484:	b	2a408 <npth_sleep@plt+0x14d18>
   2a488:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2a48c:	subs	r5, r0, #0
   2a490:	uxthne	r5, r5
   2a494:	orrne	r5, r5, #67108864	; 0x4000000
   2a498:	b	2a408 <npth_sleep@plt+0x14d18>
   2a49c:	bl	14a60 <__stack_chk_fail@plt>
   2a4a0:	ldr	r3, [pc, #36]	; 2a4cc <npth_sleep@plt+0x14ddc>
   2a4a4:	ldr	r2, [pc, #36]	; 2a4d0 <npth_sleep@plt+0x14de0>
   2a4a8:	ldr	r1, [pc, #36]	; 2a4d4 <npth_sleep@plt+0x14de4>
   2a4ac:	ldr	r0, [pc, #36]	; 2a4d8 <npth_sleep@plt+0x14de8>
   2a4b0:	bl	3d80c <npth_sleep@plt+0x2811c>
   2a4b4:	ldr	r3, [pc, #16]	; 2a4cc <npth_sleep@plt+0x14ddc>
   2a4b8:	ldr	r2, [pc, #28]	; 2a4dc <npth_sleep@plt+0x14dec>
   2a4bc:	ldr	r1, [pc, #16]	; 2a4d4 <npth_sleep@plt+0x14de4>
   2a4c0:	ldr	r0, [pc, #16]	; 2a4d8 <npth_sleep@plt+0x14de8>
   2a4c4:	bl	3d80c <npth_sleep@plt+0x2811c>
   2a4c8:	andeq	ip, r6, r8, lsr r8
   2a4cc:			; <UNDEFINED> instruction: 0x00056dbc
   2a4d0:	andeq	r0, r0, r9, lsr r2
   2a4d4:	andeq	r6, r5, ip, asr #27
   2a4d8:	andeq	fp, r5, ip, lsr #12
   2a4dc:	andeq	r0, r0, r1, lsr r2
   2a4e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a4e4:	sub	sp, sp, #68	; 0x44
   2a4e8:	ldr	r6, [pc, #780]	; 2a7fc <npth_sleep@plt+0x1510c>
   2a4ec:	ldr	r7, [sp, #108]	; 0x6c
   2a4f0:	mov	r4, r0
   2a4f4:	mvn	r0, #0
   2a4f8:	ldr	ip, [r6]
   2a4fc:	str	r0, [r7]
   2a500:	ldr	lr, [r4, #136]	; 0x88
   2a504:	mov	r0, #0
   2a508:	cmp	lr, r0
   2a50c:	str	ip, [sp, #60]	; 0x3c
   2a510:	str	r0, [sp, #36]	; 0x24
   2a514:	str	r0, [sp, #40]	; 0x28
   2a518:	str	r0, [sp, #44]	; 0x2c
   2a51c:	str	r0, [sp, #48]	; 0x30
   2a520:	str	r0, [sp, #52]	; 0x34
   2a524:	str	r3, [sp, #28]
   2a528:	ldr	sl, [sp, #104]	; 0x68
   2a52c:	beq	2a6a0 <npth_sleep@plt+0x14fb0>
   2a530:	mov	r8, r1
   2a534:	mov	r1, r0
   2a538:	add	r0, sp, #40	; 0x28
   2a53c:	mov	r9, r2
   2a540:	bl	14934 <gcry_sexp_sscan@plt>
   2a544:	cmp	r0, #0
   2a548:	bne	2a780 <npth_sleep@plt+0x15090>
   2a54c:	ldr	fp, [pc, #684]	; 2a800 <npth_sleep@plt+0x15110>
   2a550:	add	r5, r4, #116	; 0x74
   2a554:	ldr	r3, [fp]
   2a558:	tst	r3, #4
   2a55c:	bne	2a67c <npth_sleep@plt+0x14f8c>
   2a560:	add	r0, sp, #36	; 0x24
   2a564:	mov	r1, #0
   2a568:	add	r2, sp, #48	; 0x30
   2a56c:	str	r0, [sp, #12]
   2a570:	mov	r0, #2
   2a574:	mov	r3, r5
   2a578:	str	r0, [sp, #4]
   2a57c:	str	r2, [sp]
   2a580:	str	r1, [sp, #16]
   2a584:	str	r1, [sp, #8]
   2a588:	mov	r2, r8
   2a58c:	mov	r0, r4
   2a590:	bl	2825c <npth_sleep@plt+0x12b6c>
   2a594:	subs	r5, r0, #0
   2a598:	bne	2a664 <npth_sleep@plt+0x14f74>
   2a59c:	ldr	r3, [sp, #48]	; 0x30
   2a5a0:	cmp	r3, #0
   2a5a4:	beq	2a6c4 <npth_sleep@plt+0x14fd4>
   2a5a8:	ldr	r1, [sp, #28]
   2a5ac:	mov	r3, r5
   2a5b0:	mov	r2, r5
   2a5b4:	mov	r0, r9
   2a5b8:	bl	15678 <gcry_sexp_canon_len@plt>
   2a5bc:	cmp	r0, #0
   2a5c0:	beq	2a778 <npth_sleep@plt+0x15088>
   2a5c4:	add	ip, sp, #56	; 0x38
   2a5c8:	add	r3, sp, #52	; 0x34
   2a5cc:	str	r7, [sp, #8]
   2a5d0:	stm	sp, {r3, ip}
   2a5d4:	mov	r2, r9
   2a5d8:	mov	r1, r8
   2a5dc:	mov	r0, r4
   2a5e0:	ldr	r3, [sp, #48]	; 0x30
   2a5e4:	bl	3143c <npth_sleep@plt+0x1bd4c>
   2a5e8:	subs	r5, r0, #0
   2a5ec:	bne	2a6b0 <npth_sleep@plt+0x14fc0>
   2a5f0:	ldr	r2, [sp, #56]	; 0x38
   2a5f4:	ldr	r1, [pc, #520]	; 2a804 <npth_sleep@plt+0x15114>
   2a5f8:	mov	r0, sl
   2a5fc:	bl	43ddc <npth_sleep@plt+0x2e6ec>
   2a600:	ldr	r2, [sp, #56]	; 0x38
   2a604:	ldr	r1, [sp, #52]	; 0x34
   2a608:	mov	r0, sl
   2a60c:	bl	43cec <npth_sleep@plt+0x2e5fc>
   2a610:	mov	r2, #2
   2a614:	mov	r0, sl
   2a618:	ldr	r1, [pc, #488]	; 2a808 <npth_sleep@plt+0x15118>
   2a61c:	bl	43cec <npth_sleep@plt+0x2e5fc>
   2a620:	ldr	r0, [sp, #36]	; 0x24
   2a624:	bl	148d4 <gcry_sexp_release@plt>
   2a628:	ldr	r0, [sp, #44]	; 0x2c
   2a62c:	bl	148d4 <gcry_sexp_release@plt>
   2a630:	ldr	r0, [sp, #40]	; 0x28
   2a634:	bl	148d4 <gcry_sexp_release@plt>
   2a638:	ldr	r0, [sp, #52]	; 0x34
   2a63c:	bl	149dc <gcry_free@plt>
   2a640:	ldr	r0, [sp, #48]	; 0x30
   2a644:	bl	149dc <gcry_free@plt>
   2a648:	ldr	r2, [sp, #60]	; 0x3c
   2a64c:	ldr	r3, [r6]
   2a650:	mov	r0, r5
   2a654:	cmp	r2, r3
   2a658:	bne	2a7d0 <npth_sleep@plt+0x150e0>
   2a65c:	add	sp, sp, #68	; 0x44
   2a660:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a664:	uxth	r3, r5
   2a668:	cmp	r3, #17
   2a66c:	beq	2a620 <npth_sleep@plt+0x14f30>
   2a670:	ldr	r0, [pc, #404]	; 2a80c <npth_sleep@plt+0x1511c>
   2a674:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a678:	b	2a620 <npth_sleep@plt+0x14f30>
   2a67c:	mov	r1, r5
   2a680:	mov	r2, #20
   2a684:	ldr	r0, [pc, #388]	; 2a810 <npth_sleep@plt+0x15120>
   2a688:	bl	3d710 <npth_sleep@plt+0x28020>
   2a68c:	ldr	r2, [sp, #28]
   2a690:	mov	r1, r9
   2a694:	ldr	r0, [pc, #376]	; 2a814 <npth_sleep@plt+0x15124>
   2a698:	bl	3d710 <npth_sleep@plt+0x28020>
   2a69c:	b	2a560 <npth_sleep@plt+0x14e70>
   2a6a0:	ldr	r0, [pc, #368]	; 2a818 <npth_sleep@plt+0x15128>
   2a6a4:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a6a8:	ldr	r5, [pc, #364]	; 2a81c <npth_sleep@plt+0x1512c>
   2a6ac:	b	2a620 <npth_sleep@plt+0x14f30>
   2a6b0:	bl	15408 <gpg_strerror@plt>
   2a6b4:	mov	r1, r0
   2a6b8:	ldr	r0, [pc, #352]	; 2a820 <npth_sleep@plt+0x15130>
   2a6bc:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a6c0:	b	2a620 <npth_sleep@plt+0x14f30>
   2a6c4:	ldr	r2, [sp, #36]	; 0x24
   2a6c8:	ldr	r1, [sp, #40]	; 0x28
   2a6cc:	add	r0, sp, #44	; 0x2c
   2a6d0:	bl	14868 <gcry_pk_decrypt@plt>
   2a6d4:	subs	r5, r0, #0
   2a6d8:	bne	2a7bc <npth_sleep@plt+0x150cc>
   2a6dc:	ldr	r3, [fp]
   2a6e0:	tst	r3, #4
   2a6e4:	bne	2a7a8 <npth_sleep@plt+0x150b8>
   2a6e8:	mov	r3, #0
   2a6ec:	mov	r2, r3
   2a6f0:	mov	r1, #1
   2a6f4:	ldr	r0, [sp, #44]	; 0x2c
   2a6f8:	bl	14c70 <gcry_sexp_sprint@plt>
   2a6fc:	cmp	r0, #0
   2a700:	str	r0, [sp, #56]	; 0x38
   2a704:	beq	2a7e8 <npth_sleep@plt+0x150f8>
   2a708:	bl	1467c <gcry_xmalloc@plt>
   2a70c:	ldr	r3, [sp, #56]	; 0x38
   2a710:	mov	r1, #1
   2a714:	mov	ip, r0
   2a718:	mov	r2, r0
   2a71c:	ldr	r0, [sp, #44]	; 0x2c
   2a720:	str	ip, [sp, #52]	; 0x34
   2a724:	bl	14c70 <gcry_sexp_sprint@plt>
   2a728:	cmp	r0, #0
   2a72c:	str	r0, [sp, #56]	; 0x38
   2a730:	beq	2a7d4 <npth_sleep@plt+0x150e4>
   2a734:	ldr	r1, [sp, #52]	; 0x34
   2a738:	ldrb	r3, [r1]
   2a73c:	cmp	r3, #40	; 0x28
   2a740:	beq	2a798 <npth_sleep@plt+0x150a8>
   2a744:	mov	r0, sl
   2a748:	mov	r2, #8
   2a74c:	ldr	r1, [pc, #208]	; 2a824 <npth_sleep@plt+0x15134>
   2a750:	bl	43cec <npth_sleep@plt+0x2e5fc>
   2a754:	ldr	r2, [sp, #56]	; 0x38
   2a758:	ldr	r1, [sp, #52]	; 0x34
   2a75c:	mov	r0, sl
   2a760:	bl	43cec <npth_sleep@plt+0x2e5fc>
   2a764:	mov	r0, sl
   2a768:	mov	r2, #2
   2a76c:	ldr	r1, [pc, #148]	; 2a808 <npth_sleep@plt+0x15118>
   2a770:	bl	43cec <npth_sleep@plt+0x2e5fc>
   2a774:	b	2a620 <npth_sleep@plt+0x14f30>
   2a778:	ldr	r5, [pc, #168]	; 2a828 <npth_sleep@plt+0x15138>
   2a77c:	b	2a620 <npth_sleep@plt+0x14f30>
   2a780:	bl	15408 <gpg_strerror@plt>
   2a784:	ldr	r5, [pc, #160]	; 2a82c <npth_sleep@plt+0x1513c>
   2a788:	mov	r1, r0
   2a78c:	ldr	r0, [pc, #156]	; 2a830 <npth_sleep@plt+0x15140>
   2a790:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a794:	b	2a620 <npth_sleep@plt+0x14f30>
   2a798:	mov	r2, r0
   2a79c:	mov	r0, sl
   2a7a0:	bl	43cec <npth_sleep@plt+0x2e5fc>
   2a7a4:	b	2a620 <npth_sleep@plt+0x14f30>
   2a7a8:	ldr	r0, [pc, #132]	; 2a834 <npth_sleep@plt+0x15144>
   2a7ac:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   2a7b0:	ldr	r0, [sp, #44]	; 0x2c
   2a7b4:	bl	154d4 <gcry_sexp_dump@plt>
   2a7b8:	b	2a6e8 <npth_sleep@plt+0x14ff8>
   2a7bc:	bl	15408 <gpg_strerror@plt>
   2a7c0:	mov	r1, r0
   2a7c4:	ldr	r0, [pc, #108]	; 2a838 <npth_sleep@plt+0x15148>
   2a7c8:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a7cc:	b	2a620 <npth_sleep@plt+0x14f30>
   2a7d0:	bl	14a60 <__stack_chk_fail@plt>
   2a7d4:	ldr	r3, [pc, #96]	; 2a83c <npth_sleep@plt+0x1514c>
   2a7d8:	mov	r2, #125	; 0x7d
   2a7dc:	ldr	r1, [pc, #92]	; 2a840 <npth_sleep@plt+0x15150>
   2a7e0:	ldr	r0, [pc, #92]	; 2a844 <npth_sleep@plt+0x15154>
   2a7e4:	bl	156e4 <__assert_fail@plt>
   2a7e8:	ldr	r3, [pc, #76]	; 2a83c <npth_sleep@plt+0x1514c>
   2a7ec:	mov	r2, #122	; 0x7a
   2a7f0:	ldr	r1, [pc, #72]	; 2a840 <npth_sleep@plt+0x15150>
   2a7f4:	ldr	r0, [pc, #72]	; 2a844 <npth_sleep@plt+0x15154>
   2a7f8:	bl	156e4 <__assert_fail@plt>
   2a7fc:	andeq	ip, r6, r8, lsr r8
   2a800:	muleq	r6, r8, r9
   2a804:	andeq	r7, r5, r4, asr #2
   2a808:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   2a80c:	andeq	r6, r5, r8, ror lr
   2a810:	andeq	r7, r5, r8, lsl #2
   2a814:	andeq	r7, r5, r4, lsl r1
   2a818:	strheq	r7, [r5], -r8
   2a81c:	streq	r0, [r0], #-17	; 0xffffffef
   2a820:	andeq	r7, r5, r0, lsr #2
   2a824:	andeq	r7, r5, r8, lsl #3
   2a828:	streq	r0, [r0], #-83	; 0xffffffad
   2a82c:	streq	r0, [r0], #-79	; 0xffffffb1
   2a830:	andeq	r7, r5, r4, ror #1
   2a834:	andeq	r7, r5, r8, ror #2
   2a838:	andeq	r7, r5, r0, asr r1
   2a83c:	andeq	r7, r5, r8, lsr #1
   2a840:	andeq	r7, r5, r0, ror r1
   2a844:	andeq	fp, r5, ip, lsr #12
   2a848:	add	r1, r0, #48	; 0x30
   2a84c:	push	{r4, lr}
   2a850:	ldr	r0, [r0, #36]	; 0x24
   2a854:	bl	14760 <strcmp@plt>
   2a858:	ldr	r3, [pc, #12]	; 2a86c <npth_sleep@plt+0x1517c>
   2a85c:	cmp	r0, #0
   2a860:	movne	r0, r3
   2a864:	moveq	r0, #0
   2a868:	pop	{r4, pc}
   2a86c:	streq	r0, [r0], #-11
   2a870:	push	{r4, r5, r6, r7, r8, r9, lr}
   2a874:	sub	sp, sp, #44	; 0x2c
   2a878:	ldr	r5, [pc, #316]	; 2a9bc <npth_sleep@plt+0x152cc>
   2a87c:	mov	r7, r1
   2a880:	add	r1, sp, #16
   2a884:	ldr	ip, [r5]
   2a888:	mov	r8, r2
   2a88c:	mov	r9, r3
   2a890:	str	ip, [sp, #36]	; 0x24
   2a894:	mov	r6, r0
   2a898:	bl	153c0 <gcry_pk_get_keygrip@plt>
   2a89c:	cmp	r0, #0
   2a8a0:	beq	2a980 <npth_sleep@plt+0x15290>
   2a8a4:	mov	r3, #0
   2a8a8:	mov	r2, r3
   2a8ac:	mov	r1, #1
   2a8b0:	mov	r0, r6
   2a8b4:	bl	14c70 <gcry_sexp_sprint@plt>
   2a8b8:	cmp	r0, #0
   2a8bc:	str	r0, [sp, #8]
   2a8c0:	beq	2a994 <npth_sleep@plt+0x152a4>
   2a8c4:	bl	14d54 <gcry_malloc_secure@plt>
   2a8c8:	subs	r4, r0, #0
   2a8cc:	beq	2a96c <npth_sleep@plt+0x1527c>
   2a8d0:	mov	r0, r6
   2a8d4:	ldr	r3, [sp, #8]
   2a8d8:	mov	r2, r4
   2a8dc:	mov	r1, #1
   2a8e0:	bl	14c70 <gcry_sexp_sprint@plt>
   2a8e4:	cmp	r0, #0
   2a8e8:	str	r0, [sp, #8]
   2a8ec:	beq	2a9a8 <npth_sleep@plt+0x152b8>
   2a8f0:	cmp	r7, #0
   2a8f4:	beq	2a930 <npth_sleep@plt+0x15240>
   2a8f8:	mvn	r3, #0
   2a8fc:	str	r3, [sp, #4]
   2a900:	str	r9, [sp]
   2a904:	mov	r1, r7
   2a908:	add	r3, sp, #8
   2a90c:	add	r2, sp, #12
   2a910:	mov	r0, r4
   2a914:	bl	2bef4 <npth_sleep@plt+0x16804>
   2a918:	subs	r6, r0, #0
   2a91c:	mov	r0, r4
   2a920:	bne	2a94c <npth_sleep@plt+0x1525c>
   2a924:	bl	149dc <gcry_free@plt>
   2a928:	ldr	r4, [sp, #12]
   2a92c:	ldr	r0, [sp, #8]
   2a930:	mov	r2, r0
   2a934:	mov	r3, r8
   2a938:	add	r0, sp, #16
   2a93c:	mov	r1, r4
   2a940:	bl	27a9c <npth_sleep@plt+0x123ac>
   2a944:	mov	r6, r0
   2a948:	mov	r0, r4
   2a94c:	bl	149dc <gcry_free@plt>
   2a950:	ldr	r2, [sp, #36]	; 0x24
   2a954:	ldr	r3, [r5]
   2a958:	mov	r0, r6
   2a95c:	cmp	r2, r3
   2a960:	bne	2a990 <npth_sleep@plt+0x152a0>
   2a964:	add	sp, sp, #44	; 0x2c
   2a968:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2a96c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2a970:	subs	r6, r0, #0
   2a974:	uxthne	r6, r6
   2a978:	orrne	r6, r6, #67108864	; 0x4000000
   2a97c:	b	2a950 <npth_sleep@plt+0x15260>
   2a980:	ldr	r0, [pc, #56]	; 2a9c0 <npth_sleep@plt+0x152d0>
   2a984:	bl	3d484 <npth_sleep@plt+0x27d94>
   2a988:	mov	r6, #67108865	; 0x4000001
   2a98c:	b	2a950 <npth_sleep@plt+0x15260>
   2a990:	bl	14a60 <__stack_chk_fail@plt>
   2a994:	ldr	r3, [pc, #40]	; 2a9c4 <npth_sleep@plt+0x152d4>
   2a998:	mov	r2, #50	; 0x32
   2a99c:	ldr	r1, [pc, #36]	; 2a9c8 <npth_sleep@plt+0x152d8>
   2a9a0:	ldr	r0, [pc, #36]	; 2a9cc <npth_sleep@plt+0x152dc>
   2a9a4:	bl	156e4 <__assert_fail@plt>
   2a9a8:	ldr	r3, [pc, #20]	; 2a9c4 <npth_sleep@plt+0x152d4>
   2a9ac:	mov	r2, #55	; 0x37
   2a9b0:	ldr	r1, [pc, #16]	; 2a9c8 <npth_sleep@plt+0x152d8>
   2a9b4:	ldr	r0, [pc, #16]	; 2a9cc <npth_sleep@plt+0x152dc>
   2a9b8:	bl	156e4 <__assert_fail@plt>
   2a9bc:	andeq	ip, r6, r8, lsr r8
   2a9c0:			; <UNDEFINED> instruction: 0x000571b0
   2a9c4:	muleq	r5, r4, r1
   2a9c8:	andeq	r7, r5, ip, asr #3
   2a9cc:	andeq	fp, r5, ip, lsr #12
   2a9d0:	ldr	r3, [pc, #180]	; 2aa8c <npth_sleep@plt+0x1539c>
   2a9d4:	push	{r4, r5, r6, lr}
   2a9d8:	mov	r5, r1
   2a9dc:	ldr	r3, [r3, #84]	; 0x54
   2a9e0:	sub	sp, sp, #8
   2a9e4:	cmp	r3, #0
   2a9e8:	mov	r4, r0
   2a9ec:	beq	2aa28 <npth_sleep@plt+0x15338>
   2a9f0:	cmp	r0, #0
   2a9f4:	beq	2aa64 <npth_sleep@plt+0x15374>
   2a9f8:	ldr	r1, [pc, #144]	; 2aa90 <npth_sleep@plt+0x153a0>
   2a9fc:	ldr	r0, [r0, #24]
   2aa00:	bl	36f60 <npth_sleep@plt+0x21870>
   2aa04:	mov	r2, r0
   2aa08:	mov	r1, r5
   2aa0c:	mov	r0, r4
   2aa10:	bl	25ec4 <npth_sleep@plt+0x107d4>
   2aa14:	ldr	r3, [pc, #120]	; 2aa94 <npth_sleep@plt+0x153a4>
   2aa18:	cmp	r0, #0
   2aa1c:	moveq	r0, r3
   2aa20:	add	sp, sp, #8
   2aa24:	pop	{r4, r5, r6, pc}
   2aa28:	cmp	r0, #0
   2aa2c:	mov	r6, r2
   2aa30:	beq	2aa78 <npth_sleep@plt+0x15388>
   2aa34:	ldr	r1, [pc, #84]	; 2aa90 <npth_sleep@plt+0x153a0>
   2aa38:	ldr	r0, [r0, #24]
   2aa3c:	bl	36f60 <npth_sleep@plt+0x21870>
   2aa40:	mov	r3, r0
   2aa44:	mov	ip, #0
   2aa48:	mov	r2, r6
   2aa4c:	mov	r1, r5
   2aa50:	mov	r0, r4
   2aa54:	str	ip, [sp]
   2aa58:	bl	25c3c <npth_sleep@plt+0x1054c>
   2aa5c:	add	sp, sp, #8
   2aa60:	pop	{r4, r5, r6, pc}
   2aa64:	mov	r2, #5
   2aa68:	ldr	r1, [pc, #32]	; 2aa90 <npth_sleep@plt+0x153a0>
   2aa6c:	bl	14a3c <dcgettext@plt>
   2aa70:	mov	r2, r0
   2aa74:	b	2aa08 <npth_sleep@plt+0x15318>
   2aa78:	mov	r2, #5
   2aa7c:	ldr	r1, [pc, #12]	; 2aa90 <npth_sleep@plt+0x153a0>
   2aa80:	bl	14a3c <dcgettext@plt>
   2aa84:	mov	r3, r0
   2aa88:	b	2aa44 <npth_sleep@plt+0x15354>
   2aa8c:	muleq	r6, r8, r9
   2aa90:	andeq	r7, r5, r4, ror #3
   2aa94:	streq	r0, [r0], #-99	; 0xffffff9d
   2aa98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2aa9c:	sub	sp, sp, #84	; 0x54
   2aaa0:	ldr	r8, [pc, #1740]	; 2b174 <npth_sleep@plt+0x15a84>
   2aaa4:	subs	r6, r0, #0
   2aaa8:	mov	r5, r1
   2aaac:	ldr	r3, [r8]
   2aab0:	mov	r4, r2
   2aab4:	str	r3, [sp, #76]	; 0x4c
   2aab8:	beq	2aacc <npth_sleep@plt+0x153dc>
   2aabc:	ldr	r3, [r6, #32]
   2aac0:	cmp	r3, #3
   2aac4:	moveq	fp, #0
   2aac8:	beq	2ace8 <npth_sleep@plt+0x155f8>
   2aacc:	cmp	r5, #0
   2aad0:	ldr	r9, [pc, #1696]	; 2b178 <npth_sleep@plt+0x15a88>
   2aad4:	beq	2ad04 <npth_sleep@plt+0x15614>
   2aad8:	ldrb	r3, [r5]
   2aadc:	cmp	r3, #0
   2aae0:	beq	2ad04 <npth_sleep@plt+0x15614>
   2aae4:	ldr	r3, [r9, #92]	; 0x5c
   2aae8:	mvn	r1, #0
   2aaec:	mov	r0, r5
   2aaf0:	ldr	sl, [r9, #88]	; 0x58
   2aaf4:	str	r3, [sp, #28]
   2aaf8:	bl	381e4 <npth_sleep@plt+0x22af4>
   2aafc:	cmp	r0, sl
   2ab00:	bcs	2adb8 <npth_sleep@plt+0x156c8>
   2ab04:	cmp	r4, #0
   2ab08:	beq	2ad40 <npth_sleep@plt+0x15650>
   2ab0c:	mov	r3, #5
   2ab10:	str	r3, [sp]
   2ab14:	ldr	r2, [pc, #1632]	; 2b17c <npth_sleep@plt+0x15a8c>
   2ab18:	mov	r3, sl
   2ab1c:	ldr	r1, [pc, #1628]	; 2b180 <npth_sleep@plt+0x15a90>
   2ab20:	mov	r0, #0
   2ab24:	bl	1566c <dcngettext@plt>
   2ab28:	mov	r1, sl
   2ab2c:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   2ab30:	subs	r3, r0, #0
   2ab34:	str	r3, [sp, #24]
   2ab38:	beq	2b078 <npth_sleep@plt+0x15988>
   2ab3c:	ldrb	fp, [r5]
   2ab40:	cmp	fp, #0
   2ab44:	beq	2b068 <npth_sleep@plt+0x15978>
   2ab48:	mov	r7, r5
   2ab4c:	mov	sl, #0
   2ab50:	tst	fp, #128	; 0x80
   2ab54:	bne	2ab74 <npth_sleep@plt+0x15484>
   2ab58:	bl	14ea4 <__ctype_b_loc@plt>
   2ab5c:	lsl	fp, fp, #1
   2ab60:	ldr	r2, [pc, #1564]	; 2b184 <npth_sleep@plt+0x15a94>
   2ab64:	ldr	r3, [r0]
   2ab68:	ldrh	r3, [r3, fp]
   2ab6c:	tst	r2, r3
   2ab70:	addne	sl, sl, #1
   2ab74:	ldrb	fp, [r7, #1]!
   2ab78:	cmp	fp, #0
   2ab7c:	bne	2ab50 <npth_sleep@plt+0x15460>
   2ab80:	ldr	r3, [sp, #28]
   2ab84:	cmp	r3, sl
   2ab88:	bls	2adf0 <npth_sleep@plt+0x15700>
   2ab8c:	cmp	r4, #0
   2ab90:	beq	2aff4 <npth_sleep@plt+0x15904>
   2ab94:	ldr	r7, [sp, #28]
   2ab98:	mov	r3, #5
   2ab9c:	str	r3, [sp]
   2aba0:	ldr	r2, [pc, #1504]	; 2b188 <npth_sleep@plt+0x15a98>
   2aba4:	mov	r3, r7
   2aba8:	ldr	r1, [pc, #1500]	; 2b18c <npth_sleep@plt+0x15a9c>
   2abac:	mov	r0, #0
   2abb0:	bl	1566c <dcngettext@plt>
   2abb4:	mov	r1, r7
   2abb8:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   2abbc:	subs	r7, r0, #0
   2abc0:	beq	2b108 <npth_sleep@plt+0x15a18>
   2abc4:	ldrb	r3, [r5]
   2abc8:	cmp	r3, #0
   2abcc:	bne	2aec0 <npth_sleep@plt+0x157d0>
   2abd0:	cmp	r6, #0
   2abd4:	beq	2b050 <npth_sleep@plt+0x15960>
   2abd8:	mov	r5, #0
   2abdc:	ldr	r1, [pc, #1452]	; 2b190 <npth_sleep@plt+0x15aa0>
   2abe0:	ldr	r0, [r6, #24]
   2abe4:	bl	36f60 <npth_sleep@plt+0x21870>
   2abe8:	ldr	r2, [sp, #24]
   2abec:	mov	fp, #0
   2abf0:	cmp	r2, #0
   2abf4:	str	fp, [sp, #16]
   2abf8:	ldreq	r2, [pc, #1428]	; 2b194 <npth_sleep@plt+0x15aa4>
   2abfc:	ldrne	r3, [pc, #1428]	; 2b198 <npth_sleep@plt+0x15aa8>
   2ac00:	moveq	r3, r2
   2ac04:	cmp	r7, #0
   2ac08:	movne	r1, r7
   2ac0c:	ldreq	r1, [pc, #1408]	; 2b194 <npth_sleep@plt+0x15aa4>
   2ac10:	ldrne	lr, [pc, #1408]	; 2b198 <npth_sleep@plt+0x15aa8>
   2ac14:	moveq	lr, r1
   2ac18:	cmp	r5, #0
   2ac1c:	movne	ip, r5
   2ac20:	ldreq	ip, [pc, #1388]	; 2b194 <npth_sleep@plt+0x15aa4>
   2ac24:	ldrne	sl, [pc, #1388]	; 2b198 <npth_sleep@plt+0x15aa8>
   2ac28:	moveq	sl, ip
   2ac2c:	str	sl, [sp, #12]
   2ac30:	stm	sp, {r1, lr}
   2ac34:	str	ip, [sp, #8]
   2ac38:	ldr	r1, [pc, #1372]	; 2b19c <npth_sleep@plt+0x15aac>
   2ac3c:	bl	38578 <npth_sleep@plt+0x22e88>
   2ac40:	subs	sl, r0, #0
   2ac44:	beq	2b098 <npth_sleep@plt+0x159a8>
   2ac48:	bl	14f58 <strlen@plt>
   2ac4c:	cmp	r0, #3
   2ac50:	bls	2ac6c <npth_sleep@plt+0x1557c>
   2ac54:	sub	fp, r0, #3
   2ac58:	add	r0, sl, fp
   2ac5c:	ldr	r1, [pc, #1332]	; 2b198 <npth_sleep@plt+0x15aa8>
   2ac60:	bl	14760 <strcmp@plt>
   2ac64:	cmp	r0, #0
   2ac68:	strbeq	r0, [sl, fp]
   2ac6c:	ldr	r3, [r9, #84]	; 0x54
   2ac70:	cmp	r3, #0
   2ac74:	beq	2b018 <npth_sleep@plt+0x15928>
   2ac78:	str	sl, [r4]
   2ac7c:	mov	fp, #1
   2ac80:	mov	r4, r5
   2ac84:	b	2acd0 <npth_sleep@plt+0x155e0>
   2ac88:	cmp	r6, #0
   2ac8c:	beq	2ad68 <npth_sleep@plt+0x15678>
   2ac90:	ldr	r1, [pc, #1288]	; 2b1a0 <npth_sleep@plt+0x15ab0>
   2ac94:	ldr	r0, [r6, #24]
   2ac98:	bl	36f60 <npth_sleep@plt+0x21870>
   2ac9c:	mov	r5, r0
   2aca0:	cmp	r4, #0
   2aca4:	beq	2ad30 <npth_sleep@plt+0x15640>
   2aca8:	ldr	r3, [r9, #84]	; 0x54
   2acac:	cmp	r3, #0
   2acb0:	beq	2ad80 <npth_sleep@plt+0x15690>
   2acb4:	mov	r0, r5
   2acb8:	bl	151f8 <gcry_xstrdup@plt>
   2acbc:	mov	fp, #1
   2acc0:	str	r0, [r4]
   2acc4:	mov	r4, #0
   2acc8:	mov	r7, r4
   2accc:	str	r4, [sp, #24]
   2acd0:	ldr	r0, [sp, #24]
   2acd4:	bl	149dc <gcry_free@plt>
   2acd8:	mov	r0, r7
   2acdc:	bl	149dc <gcry_free@plt>
   2ace0:	mov	r0, r4
   2ace4:	bl	149dc <gcry_free@plt>
   2ace8:	ldr	r2, [sp, #76]	; 0x4c
   2acec:	ldr	r3, [r8]
   2acf0:	mov	r0, fp
   2acf4:	cmp	r2, r3
   2acf8:	bne	2b168 <npth_sleep@plt+0x15a78>
   2acfc:	add	sp, sp, #84	; 0x54
   2ad00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ad04:	ldr	r3, [r9, #84]	; 0x54
   2ad08:	cmp	r3, #0
   2ad0c:	beq	2ac88 <npth_sleep@plt+0x15598>
   2ad10:	cmp	r6, #0
   2ad14:	beq	2ad50 <npth_sleep@plt+0x15660>
   2ad18:	ldr	r1, [pc, #1156]	; 2b1a4 <npth_sleep@plt+0x15ab4>
   2ad1c:	ldr	r0, [r6, #24]
   2ad20:	bl	36f60 <npth_sleep@plt+0x21870>
   2ad24:	cmp	r4, #0
   2ad28:	mov	r5, r0
   2ad2c:	bne	2aca8 <npth_sleep@plt+0x155b8>
   2ad30:	mov	r7, r4
   2ad34:	str	r4, [sp, #24]
   2ad38:	mov	fp, #1
   2ad3c:	b	2acd0 <npth_sleep@plt+0x155e0>
   2ad40:	mov	r7, r4
   2ad44:	str	r4, [sp, #24]
   2ad48:	ldr	fp, [pc, #1112]	; 2b1a8 <npth_sleep@plt+0x15ab8>
   2ad4c:	b	2acd0 <npth_sleep@plt+0x155e0>
   2ad50:	mov	r2, #5
   2ad54:	ldr	r1, [pc, #1096]	; 2b1a4 <npth_sleep@plt+0x15ab4>
   2ad58:	mov	r0, r6
   2ad5c:	bl	14a3c <dcgettext@plt>
   2ad60:	mov	r5, r0
   2ad64:	b	2aca0 <npth_sleep@plt+0x155b0>
   2ad68:	mov	r2, #5
   2ad6c:	ldr	r1, [pc, #1068]	; 2b1a0 <npth_sleep@plt+0x15ab0>
   2ad70:	mov	r0, r6
   2ad74:	bl	14a3c <dcgettext@plt>
   2ad78:	mov	r5, r0
   2ad7c:	b	2aca0 <npth_sleep@plt+0x155b0>
   2ad80:	cmp	r6, #0
   2ad84:	beq	2b000 <npth_sleep@plt+0x15910>
   2ad88:	ldr	r1, [pc, #1052]	; 2b1ac <npth_sleep@plt+0x15abc>
   2ad8c:	ldr	r0, [r6, #24]
   2ad90:	bl	36f60 <npth_sleep@plt+0x21870>
   2ad94:	mov	r2, r0
   2ad98:	mov	r1, r5
   2ad9c:	mov	r0, r6
   2ada0:	bl	2a9d0 <npth_sleep@plt+0x152e0>
   2ada4:	mov	r4, #0
   2ada8:	mov	r7, r4
   2adac:	str	r4, [sp, #24]
   2adb0:	mov	fp, r0
   2adb4:	b	2acd0 <npth_sleep@plt+0x155e0>
   2adb8:	ldrb	fp, [r5]
   2adbc:	cmp	fp, #0
   2adc0:	movne	r3, #0
   2adc4:	strne	r3, [sp, #24]
   2adc8:	bne	2ab48 <npth_sleep@plt+0x15458>
   2adcc:	ldr	r3, [sp, #28]
   2add0:	cmp	r3, #0
   2add4:	bne	2b16c <npth_sleep@plt+0x15a7c>
   2add8:	cmp	r4, #0
   2addc:	bne	2aeec <npth_sleep@plt+0x157fc>
   2ade0:	mov	r7, r4
   2ade4:	str	r4, [sp, #24]
   2ade8:	mov	fp, r4
   2adec:	b	2acd0 <npth_sleep@plt+0x155e0>
   2adf0:	ldr	r7, [r9, #96]	; 0x60
   2adf4:	cmp	r7, #0
   2adf8:	movne	r7, fp
   2adfc:	beq	2aed0 <npth_sleep@plt+0x157e0>
   2ae00:	mov	r0, #6
   2ae04:	bl	402bc <npth_sleep@plt+0x2abcc>
   2ae08:	str	r0, [sp, #28]
   2ae0c:	bl	3f058 <npth_sleep@plt+0x29968>
   2ae10:	subs	sl, r0, #0
   2ae14:	beq	2b0b4 <npth_sleep@plt+0x159c4>
   2ae18:	mov	r0, r5
   2ae1c:	bl	14f58 <strlen@plt>
   2ae20:	mov	r3, sl
   2ae24:	mov	r2, #1
   2ae28:	mov	r1, r0
   2ae2c:	mov	r0, r5
   2ae30:	bl	14c04 <fwrite@plt>
   2ae34:	cmp	r0, #1
   2ae38:	mov	fp, r0
   2ae3c:	beq	2af00 <npth_sleep@plt+0x15810>
   2ae40:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2ae44:	mov	r2, #5
   2ae48:	ldr	r1, [pc, #864]	; 2b1b0 <npth_sleep@plt+0x15ac0>
   2ae4c:	subs	r5, r0, #0
   2ae50:	mov	r0, #0
   2ae54:	uxthne	r5, r5
   2ae58:	orrne	r5, r5, #67108864	; 0x4000000
   2ae5c:	bl	14a3c <dcgettext@plt>
   2ae60:	mov	fp, r0
   2ae64:	mov	r0, r5
   2ae68:	bl	15408 <gpg_strerror@plt>
   2ae6c:	mov	r1, r0
   2ae70:	mov	r0, fp
   2ae74:	bl	3d484 <npth_sleep@plt+0x27d94>
   2ae78:	mov	r0, sl
   2ae7c:	bl	1521c <fclose@plt>
   2ae80:	cmp	r4, #0
   2ae84:	beq	2b128 <npth_sleep@plt+0x15a38>
   2ae88:	cmp	r6, #0
   2ae8c:	beq	2b148 <npth_sleep@plt+0x15a58>
   2ae90:	ldr	r1, [pc, #796]	; 2b1b4 <npth_sleep@plt+0x15ac4>
   2ae94:	ldr	r0, [r6, #24]
   2ae98:	bl	36f60 <npth_sleep@plt+0x21870>
   2ae9c:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   2aea0:	subs	r5, r0, #0
   2aea4:	bne	2abdc <npth_sleep@plt+0x154ec>
   2aea8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2aeac:	mov	r4, #0
   2aeb0:	subs	fp, r0, #0
   2aeb4:	uxthne	fp, fp
   2aeb8:	orrne	fp, fp, #67108864	; 0x4000000
   2aebc:	b	2acd0 <npth_sleep@plt+0x155e0>
   2aec0:	ldr	r3, [r9, #96]	; 0x60
   2aec4:	cmp	r3, #0
   2aec8:	bne	2ae00 <npth_sleep@plt+0x15710>
   2aecc:	b	2abd0 <npth_sleep@plt+0x154e0>
   2aed0:	cmp	r4, #0
   2aed4:	moveq	r7, r4
   2aed8:	moveq	fp, r4
   2aedc:	beq	2acd0 <npth_sleep@plt+0x155e0>
   2aee0:	ldr	r3, [sp, #24]
   2aee4:	cmp	r3, #0
   2aee8:	bne	2abd0 <npth_sleep@plt+0x154e0>
   2aeec:	mov	fp, #0
   2aef0:	mov	r4, fp
   2aef4:	mov	r7, fp
   2aef8:	str	fp, [sp, #24]
   2aefc:	b	2acd0 <npth_sleep@plt+0x155e0>
   2af00:	mov	r2, #0
   2af04:	mov	r1, r2
   2af08:	mov	r0, sl
   2af0c:	bl	155b8 <fseek@plt>
   2af10:	mov	r0, sl
   2af14:	bl	1539c <clearerr@plt>
   2af18:	ldr	r2, [r9, #96]	; 0x60
   2af1c:	ldr	ip, [pc, #660]	; 2b1b8 <npth_sleep@plt+0x15ac8>
   2af20:	ldr	r1, [pc, #660]	; 2b1bc <npth_sleep@plt+0x15acc>
   2af24:	mov	r3, #0
   2af28:	mov	r0, sl
   2af2c:	strd	r2, [sp, #44]	; 0x2c
   2af30:	str	ip, [sp, #36]	; 0x24
   2af34:	str	r1, [sp, #40]	; 0x28
   2af38:	bl	151b0 <fileno@plt>
   2af3c:	mvn	r3, #0
   2af40:	add	r2, sp, #32
   2af44:	str	r2, [sp, #4]
   2af48:	str	r3, [sp]
   2af4c:	add	r1, sp, #36	; 0x24
   2af50:	mov	r2, r0
   2af54:	ldr	r0, [sp, #28]
   2af58:	bl	4c394 <npth_sleep@plt+0x36ca4>
   2af5c:	subs	r3, r0, #0
   2af60:	beq	2b130 <npth_sleep@plt+0x15a40>
   2af64:	ldr	r0, [sp, #32]
   2af68:	bl	4c984 <npth_sleep@plt+0x37294>
   2af6c:	mov	r2, #0
   2af70:	mov	r1, r2
   2af74:	mov	r0, sl
   2af78:	bl	155b8 <fseek@plt>
   2af7c:	mov	r0, sl
   2af80:	bl	1539c <clearerr@plt>
   2af84:	mov	r0, r5
   2af88:	bl	14f58 <strlen@plt>
   2af8c:	ldr	r3, [pc, #556]	; 2b1c0 <npth_sleep@plt+0x15ad0>
   2af90:	add	r5, r0, #99	; 0x63
   2af94:	umull	r3, r5, r3, r5
   2af98:	lsr	r5, r5, #5
   2af9c:	add	r5, r5, r5, lsl #2
   2afa0:	add	r5, r5, r5, lsl #2
   2afa4:	lsl	r5, r5, #2
   2afa8:	cmp	r5, #0
   2afac:	ble	2afc4 <npth_sleep@plt+0x158d4>
   2afb0:	mov	r1, sl
   2afb4:	mov	r0, #255	; 0xff
   2afb8:	bl	1542c <putc@plt>
   2afbc:	subs	r5, r5, #1
   2afc0:	bne	2afb0 <npth_sleep@plt+0x158c0>
   2afc4:	mov	r0, sl
   2afc8:	bl	14820 <fflush@plt>
   2afcc:	mov	r0, sl
   2afd0:	bl	1521c <fclose@plt>
   2afd4:	cmp	fp, #0
   2afd8:	bne	2ae80 <npth_sleep@plt+0x15790>
   2afdc:	cmp	r4, #0
   2afe0:	beq	2acd0 <npth_sleep@plt+0x155e0>
   2afe4:	ldr	r3, [sp, #24]
   2afe8:	orrs	r3, r7, r3
   2afec:	beq	2aeec <npth_sleep@plt+0x157fc>
   2aff0:	b	2abd0 <npth_sleep@plt+0x154e0>
   2aff4:	mov	r7, r4
   2aff8:	ldr	fp, [pc, #424]	; 2b1a8 <npth_sleep@plt+0x15ab8>
   2affc:	b	2acd0 <npth_sleep@plt+0x155e0>
   2b000:	mov	r2, #5
   2b004:	ldr	r1, [pc, #416]	; 2b1ac <npth_sleep@plt+0x15abc>
   2b008:	mov	r0, r6
   2b00c:	bl	14a3c <dcgettext@plt>
   2b010:	mov	r2, r0
   2b014:	b	2ad98 <npth_sleep@plt+0x156a8>
   2b018:	cmp	r6, #0
   2b01c:	beq	2b0f0 <npth_sleep@plt+0x15a00>
   2b020:	ldr	r1, [pc, #412]	; 2b1c4 <npth_sleep@plt+0x15ad4>
   2b024:	ldr	r0, [r6, #24]
   2b028:	bl	36f60 <npth_sleep@plt+0x21870>
   2b02c:	mov	r2, r0
   2b030:	mov	r0, r6
   2b034:	mov	r1, sl
   2b038:	bl	2a9d0 <npth_sleep@plt+0x152e0>
   2b03c:	mov	r4, r5
   2b040:	mov	fp, r0
   2b044:	mov	r0, sl
   2b048:	bl	149dc <gcry_free@plt>
   2b04c:	b	2acd0 <npth_sleep@plt+0x155e0>
   2b050:	mov	r5, r6
   2b054:	mov	r2, #5
   2b058:	ldr	r1, [pc, #304]	; 2b190 <npth_sleep@plt+0x15aa0>
   2b05c:	mov	r0, #0
   2b060:	bl	14a3c <dcgettext@plt>
   2b064:	b	2abe8 <npth_sleep@plt+0x154f8>
   2b068:	ldr	r7, [sp, #28]
   2b06c:	cmp	r7, #0
   2b070:	beq	2abd0 <npth_sleep@plt+0x154e0>
   2b074:	b	2ab94 <npth_sleep@plt+0x154a4>
   2b078:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b07c:	cmp	r0, #0
   2b080:	beq	2aeec <npth_sleep@plt+0x157fc>
   2b084:	ldr	r4, [sp, #24]
   2b088:	uxth	fp, r0
   2b08c:	orr	fp, fp, #67108864	; 0x4000000
   2b090:	mov	r7, r4
   2b094:	b	2acd0 <npth_sleep@plt+0x155e0>
   2b098:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b09c:	subs	fp, r0, #0
   2b0a0:	moveq	r4, r5
   2b0a4:	uxthne	fp, fp
   2b0a8:	orrne	fp, fp, #67108864	; 0x4000000
   2b0ac:	movne	r4, r5
   2b0b0:	b	2acd0 <npth_sleep@plt+0x155e0>
   2b0b4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b0b8:	mov	r2, #5
   2b0bc:	ldr	r1, [pc, #260]	; 2b1c8 <npth_sleep@plt+0x15ad8>
   2b0c0:	subs	r5, r0, #0
   2b0c4:	mov	r0, #0
   2b0c8:	uxthne	r5, r5
   2b0cc:	orrne	r5, r5, #67108864	; 0x4000000
   2b0d0:	bl	14a3c <dcgettext@plt>
   2b0d4:	mov	sl, r0
   2b0d8:	mov	r0, r5
   2b0dc:	bl	15408 <gpg_strerror@plt>
   2b0e0:	mov	r1, r0
   2b0e4:	mov	r0, sl
   2b0e8:	bl	3d484 <npth_sleep@plt+0x27d94>
   2b0ec:	b	2ae80 <npth_sleep@plt+0x15790>
   2b0f0:	mov	r2, #5
   2b0f4:	ldr	r1, [pc, #200]	; 2b1c4 <npth_sleep@plt+0x15ad4>
   2b0f8:	mov	r0, r6
   2b0fc:	bl	14a3c <dcgettext@plt>
   2b100:	mov	r2, r0
   2b104:	b	2b030 <npth_sleep@plt+0x15940>
   2b108:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b10c:	cmp	r0, #0
   2b110:	moveq	r4, r7
   2b114:	moveq	fp, r4
   2b118:	uxthne	fp, r0
   2b11c:	orrne	fp, fp, #67108864	; 0x4000000
   2b120:	movne	r4, r7
   2b124:	b	2acd0 <npth_sleep@plt+0x155e0>
   2b128:	ldr	fp, [pc, #120]	; 2b1a8 <npth_sleep@plt+0x15ab8>
   2b12c:	b	2acd0 <npth_sleep@plt+0x155e0>
   2b130:	mov	r2, fp
   2b134:	ldrd	r0, [sp, #28]
   2b138:	bl	4c468 <npth_sleep@plt+0x36d78>
   2b13c:	adds	fp, r0, #0
   2b140:	movne	fp, #1
   2b144:	b	2af64 <npth_sleep@plt+0x15874>
   2b148:	mov	r2, #5
   2b14c:	ldr	r1, [pc, #96]	; 2b1b4 <npth_sleep@plt+0x15ac4>
   2b150:	mov	r0, r6
   2b154:	bl	14a3c <dcgettext@plt>
   2b158:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   2b15c:	subs	r5, r0, #0
   2b160:	bne	2b054 <npth_sleep@plt+0x15964>
   2b164:	b	2aea8 <npth_sleep@plt+0x157b8>
   2b168:	bl	14a60 <__stack_chk_fail@plt>
   2b16c:	str	fp, [sp, #24]
   2b170:	b	2ab8c <npth_sleep@plt+0x1549c>
   2b174:	andeq	ip, r6, r8, lsr r8
   2b178:	muleq	r6, r8, r9
   2b17c:	strdeq	r7, [r5], -ip
   2b180:	andeq	r7, r5, r0, lsr r3
   2b184:	andeq	r0, r0, r4, lsl #16
   2b188:	andeq	r7, r5, r4, ror #6
   2b18c:			; <UNDEFINED> instruction: 0x000573b0
   2b190:	muleq	r5, r4, r4
   2b194:	andeq	r5, r5, r8, asr r2
   2b198:	strdeq	r7, [r5], -ip
   2b19c:	andeq	r4, r5, ip, lsl r3
   2b1a0:	andeq	r7, r5, ip, asr #4
   2b1a4:	andeq	r7, r5, r0, lsl #4
   2b1a8:	streq	r0, [r0], #-31	; 0xffffffe1
   2b1ac:	ldrdeq	r7, [r5], -ip
   2b1b0:	andeq	r7, r5, ip, lsl r4
   2b1b4:	andeq	r7, r5, r0, asr r4
   2b1b8:	andeq	r7, r5, r4, asr #8
   2b1bc:	andeq	r7, r5, ip, asr #8
   2b1c0:	mvnpl	r8, pc, lsl r5
   2b1c4:	andeq	r7, r5, r8, asr #9
   2b1c8:	strdeq	r7, [r5], -r8
   2b1cc:	ldr	r3, [pc, #672]	; 2b474 <npth_sleep@plt+0x15d84>
   2b1d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b1d4:	sub	sp, sp, #44	; 0x2c
   2b1d8:	ldr	r3, [r3]
   2b1dc:	subs	r5, r0, #0
   2b1e0:	mov	sl, r1
   2b1e4:	str	r2, [sp, #20]
   2b1e8:	str	r3, [sp, #36]	; 0x24
   2b1ec:	beq	2b3cc <npth_sleep@plt+0x15cdc>
   2b1f0:	ldr	r1, [pc, #640]	; 2b478 <npth_sleep@plt+0x15d88>
   2b1f4:	ldr	r0, [r5, #24]
   2b1f8:	bl	36f60 <npth_sleep@plt+0x21870>
   2b1fc:	mov	fp, r0
   2b200:	ldr	r3, [r5, #32]
   2b204:	mov	r6, #0
   2b208:	cmp	r3, #3
   2b20c:	ldr	r3, [sp, #20]
   2b210:	str	r6, [sp, #24]
   2b214:	str	r6, [r3]
   2b218:	beq	2b3e0 <npth_sleep@plt+0x15cf0>
   2b21c:	mov	r1, #308	; 0x134
   2b220:	mov	r0, #1
   2b224:	bl	14808 <gcry_calloc_secure@plt>
   2b228:	subs	r7, r0, #0
   2b22c:	beq	2b434 <npth_sleep@plt+0x15d44>
   2b230:	mov	r1, #308	; 0x134
   2b234:	mov	r0, #1
   2b238:	bl	14808 <gcry_calloc_secure@plt>
   2b23c:	subs	r8, r0, #0
   2b240:	beq	2b448 <npth_sleep@plt+0x15d58>
   2b244:	ldr	r1, [pc, #560]	; 2b47c <npth_sleep@plt+0x15d8c>
   2b248:	ldr	r3, [sp, #24]
   2b24c:	mov	r2, #256	; 0x100
   2b250:	str	r1, [r8, #32]
   2b254:	str	r2, [r7, #44]	; 0x2c
   2b258:	mov	r1, #3
   2b25c:	str	r2, [r8, #44]	; 0x2c
   2b260:	add	r9, r7, #48	; 0x30
   2b264:	mov	r2, #1
   2b268:	str	r1, [r7, #8]
   2b26c:	str	r1, [r8, #8]
   2b270:	str	r2, [r7, #16]
   2b274:	str	r2, [r7, #20]
   2b278:	str	r9, [r8, #36]	; 0x24
   2b27c:	mov	r2, #0
   2b280:	mov	r1, sl
   2b284:	str	r6, [sp, #8]
   2b288:	str	r6, [sp, #4]
   2b28c:	str	r7, [sp]
   2b290:	mov	r0, r5
   2b294:	bl	24fbc <npth_sleep@plt+0xf8cc>
   2b298:	mov	r4, r0
   2b29c:	ldr	r0, [sp, #24]
   2b2a0:	bl	149dc <gcry_free@plt>
   2b2a4:	cmp	r4, #0
   2b2a8:	str	r6, [sp, #24]
   2b2ac:	bne	2b42c <npth_sleep@plt+0x15d3c>
   2b2b0:	add	r2, sp, #24
   2b2b4:	mov	r1, r9
   2b2b8:	mov	r0, r5
   2b2bc:	bl	2aa98 <npth_sleep@plt+0x153a8>
   2b2c0:	cmp	r0, #0
   2b2c4:	bne	2b348 <npth_sleep@plt+0x15c58>
   2b2c8:	ldrb	r3, [r7, #48]	; 0x30
   2b2cc:	cmp	r3, #0
   2b2d0:	beq	2b394 <npth_sleep@plt+0x15ca4>
   2b2d4:	ldr	r3, [r7, #24]
   2b2d8:	cmp	r3, #0
   2b2dc:	bne	2b36c <npth_sleep@plt+0x15c7c>
   2b2e0:	mov	r3, r4
   2b2e4:	str	r4, [sp, #8]
   2b2e8:	str	r4, [sp, #4]
   2b2ec:	str	r8, [sp]
   2b2f0:	mov	r2, r4
   2b2f4:	mov	r1, fp
   2b2f8:	mov	r0, r5
   2b2fc:	bl	24fbc <npth_sleep@plt+0xf8cc>
   2b300:	uxth	r3, r0
   2b304:	cmp	r3, #11
   2b308:	bne	2b358 <npth_sleep@plt+0x15c68>
   2b30c:	ldr	r1, [pc, #364]	; 2b480 <npth_sleep@plt+0x15d90>
   2b310:	ldr	r0, [r5, #24]
   2b314:	bl	36f60 <npth_sleep@plt+0x21870>
   2b318:	bl	15684 <gcry_strdup@plt>
   2b31c:	cmp	r0, #0
   2b320:	mov	r3, r0
   2b324:	str	r0, [sp, #24]
   2b328:	bne	2b27c <npth_sleep@plt+0x15b8c>
   2b32c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b330:	cmp	r0, #0
   2b334:	beq	2b360 <npth_sleep@plt+0x15c70>
   2b338:	uxth	r0, r0
   2b33c:	orr	r4, r0, #67108864	; 0x4000000
   2b340:	ldr	r0, [sp, #24]
   2b344:	b	2b398 <npth_sleep@plt+0x15ca8>
   2b348:	str	r4, [r7, #12]
   2b34c:	str	r4, [r8, #12]
   2b350:	ldr	r3, [sp, #24]
   2b354:	b	2b27c <npth_sleep@plt+0x15b8c>
   2b358:	cmp	r0, #0
   2b35c:	bne	2b464 <npth_sleep@plt+0x15d74>
   2b360:	ldrb	r3, [r7, #48]	; 0x30
   2b364:	cmp	r3, #0
   2b368:	beq	2b394 <npth_sleep@plt+0x15ca4>
   2b36c:	mov	r0, r9
   2b370:	bl	15684 <gcry_strdup@plt>
   2b374:	ldr	r3, [sp, #20]
   2b378:	cmp	r0, #0
   2b37c:	str	r0, [r3]
   2b380:	bne	2b394 <npth_sleep@plt+0x15ca4>
   2b384:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b388:	subs	r4, r0, #0
   2b38c:	uxthne	r4, r4
   2b390:	orrne	r4, r4, #67108864	; 0x4000000
   2b394:	ldr	r0, [sp, #24]
   2b398:	bl	149dc <gcry_free@plt>
   2b39c:	mov	r0, r8
   2b3a0:	bl	149dc <gcry_free@plt>
   2b3a4:	mov	r0, r7
   2b3a8:	bl	149dc <gcry_free@plt>
   2b3ac:	ldr	r3, [pc, #192]	; 2b474 <npth_sleep@plt+0x15d84>
   2b3b0:	ldr	r2, [sp, #36]	; 0x24
   2b3b4:	mov	r0, r4
   2b3b8:	ldr	r3, [r3]
   2b3bc:	cmp	r2, r3
   2b3c0:	bne	2b470 <npth_sleep@plt+0x15d80>
   2b3c4:	add	sp, sp, #44	; 0x2c
   2b3c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b3cc:	mov	r2, #5
   2b3d0:	ldr	r1, [pc, #160]	; 2b478 <npth_sleep@plt+0x15d88>
   2b3d4:	bl	14a3c <dcgettext@plt>
   2b3d8:	mov	fp, r0
   2b3dc:	b	2b200 <npth_sleep@plt+0x15b10>
   2b3e0:	mov	r3, #255	; 0xff
   2b3e4:	str	r3, [sp]
   2b3e8:	mov	r0, r5
   2b3ec:	add	r3, sp, #28
   2b3f0:	add	r2, sp, #32
   2b3f4:	ldr	r1, [pc, #136]	; 2b484 <npth_sleep@plt+0x15d94>
   2b3f8:	bl	1f6c8 <npth_sleep@plt+0x9fd8>
   2b3fc:	subs	r4, r0, #0
   2b400:	bne	2b3ac <npth_sleep@plt+0x15cbc>
   2b404:	ldr	r3, [sp, #28]
   2b408:	cmp	r3, r6
   2b40c:	ldrne	r2, [sp, #32]
   2b410:	ldreq	r3, [sp, #20]
   2b414:	strbne	r4, [r2, r3]
   2b418:	ldrne	r2, [sp, #20]
   2b41c:	ldrne	r3, [sp, #32]
   2b420:	streq	r4, [r3]
   2b424:	strne	r3, [r2]
   2b428:	b	2b3ac <npth_sleep@plt+0x15cbc>
   2b42c:	mov	r0, #0
   2b430:	b	2b398 <npth_sleep@plt+0x15ca8>
   2b434:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b438:	subs	r4, r0, #0
   2b43c:	uxthne	r4, r4
   2b440:	orrne	r4, r4, #67108864	; 0x4000000
   2b444:	b	2b3ac <npth_sleep@plt+0x15cbc>
   2b448:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b44c:	subs	r4, r0, #0
   2b450:	mov	r0, #0
   2b454:	uxthne	r4, r4
   2b458:	orrne	r4, r4, #67108864	; 0x4000000
   2b45c:	bl	149dc <gcry_free@plt>
   2b460:	b	2b3ac <npth_sleep@plt+0x15cbc>
   2b464:	mov	r4, r0
   2b468:	ldr	r0, [sp, #24]
   2b46c:	b	2b398 <npth_sleep@plt+0x15ca8>
   2b470:	bl	14a60 <__stack_chk_fail@plt>
   2b474:	andeq	ip, r6, r8, lsr r8
   2b478:	andeq	r4, r5, r0, asr #10
   2b47c:	andeq	sl, r2, r8, asr #16
   2b480:	muleq	r5, r8, r5
   2b484:	andeq	r7, r5, r0, ror #9
   2b488:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b48c:	sub	sp, sp, #100	; 0x64
   2b490:	ldr	r7, [pc, #1000]	; 2b880 <npth_sleep@plt+0x16190>
   2b494:	mov	ip, #0
   2b498:	str	ip, [sp, #24]
   2b49c:	ldr	lr, [r7]
   2b4a0:	mov	r8, r1
   2b4a4:	mov	r1, ip
   2b4a8:	ldr	ip, [sp, #148]	; 0x94
   2b4ac:	mov	r6, r0
   2b4b0:	add	r0, sp, #16
   2b4b4:	str	lr, [sp, #92]	; 0x5c
   2b4b8:	ldr	r5, [sp, #140]	; 0x8c
   2b4bc:	str	ip, [sp, #8]
   2b4c0:	bl	14934 <gcry_sexp_sscan@plt>
   2b4c4:	cmp	r0, #0
   2b4c8:	bne	2b718 <npth_sleep@plt+0x16028>
   2b4cc:	cmp	r5, #0
   2b4d0:	beq	2b658 <npth_sleep@plt+0x15f68>
   2b4d4:	ldr	r1, [sp, #16]
   2b4d8:	add	r0, sp, #20
   2b4dc:	bl	15534 <gcry_pk_genkey@plt>
   2b4e0:	mov	r4, r0
   2b4e4:	ldr	r0, [sp, #16]
   2b4e8:	bl	148d4 <gcry_sexp_release@plt>
   2b4ec:	cmp	r4, #0
   2b4f0:	bne	2b620 <npth_sleep@plt+0x15f30>
   2b4f4:	mov	r2, r4
   2b4f8:	ldr	r1, [pc, #900]	; 2b884 <npth_sleep@plt+0x16194>
   2b4fc:	ldr	r0, [sp, #20]
   2b500:	bl	14ca0 <gcry_sexp_find_token@plt>
   2b504:	subs	r9, r0, #0
   2b508:	beq	2b7fc <npth_sleep@plt+0x1610c>
   2b50c:	mov	r2, r4
   2b510:	ldr	r1, [pc, #880]	; 2b888 <npth_sleep@plt+0x16198>
   2b514:	ldr	r0, [sp, #20]
   2b518:	bl	14ca0 <gcry_sexp_find_token@plt>
   2b51c:	subs	sl, r0, #0
   2b520:	beq	2b81c <npth_sleep@plt+0x1612c>
   2b524:	ldr	fp, [pc, #864]	; 2b88c <npth_sleep@plt+0x1619c>
   2b528:	ldr	r0, [sp, #20]
   2b52c:	bl	148d4 <gcry_sexp_release@plt>
   2b530:	ldr	r3, [fp]
   2b534:	str	r4, [sp, #20]
   2b538:	tst	r3, #4
   2b53c:	bne	2b70c <npth_sleep@plt+0x1601c>
   2b540:	ldr	r3, [r6, #148]	; 0x94
   2b544:	mov	r2, #0
   2b548:	mov	r1, r5
   2b54c:	mov	r0, r9
   2b550:	bl	2a870 <npth_sleep@plt+0x15180>
   2b554:	subs	r4, r0, #0
   2b558:	bne	2b6b4 <npth_sleep@plt+0x15fc4>
   2b55c:	cmp	r8, #0
   2b560:	beq	2b830 <npth_sleep@plt+0x16140>
   2b564:	cmp	r8, #0
   2b568:	ldr	r3, [sp, #136]	; 0x88
   2b56c:	clz	r3, r3
   2b570:	lsr	r3, r3, #5
   2b574:	str	r3, [sp, #12]
   2b578:	moveq	r3, #0
   2b57c:	cmp	r3, #0
   2b580:	bne	2b7a8 <npth_sleep@plt+0x160b8>
   2b584:	ldr	r3, [sp, #144]	; 0x90
   2b588:	ldr	r8, [sp, #12]
   2b58c:	cmp	r3, #0
   2b590:	moveq	r8, #0
   2b594:	cmp	r8, #0
   2b598:	bne	2b73c <npth_sleep@plt+0x1604c>
   2b59c:	ldr	r0, [sp, #24]
   2b5a0:	bl	149dc <gcry_free@plt>
   2b5a4:	mov	r0, r9
   2b5a8:	str	r8, [sp, #24]
   2b5ac:	bl	148d4 <gcry_sexp_release@plt>
   2b5b0:	ldr	r3, [fp]
   2b5b4:	tst	r3, #4
   2b5b8:	bne	2b730 <npth_sleep@plt+0x16040>
   2b5bc:	mov	r3, #0
   2b5c0:	mov	r2, r3
   2b5c4:	mov	r1, #1
   2b5c8:	mov	r0, sl
   2b5cc:	bl	14c70 <gcry_sexp_sprint@plt>
   2b5d0:	subs	r6, r0, #0
   2b5d4:	beq	2b858 <npth_sleep@plt+0x16168>
   2b5d8:	bl	146d0 <gcry_malloc@plt>
   2b5dc:	subs	r5, r0, #0
   2b5e0:	beq	2b7e0 <npth_sleep@plt+0x160f0>
   2b5e4:	mov	r2, r5
   2b5e8:	mov	r3, r6
   2b5ec:	mov	r1, #1
   2b5f0:	mov	r0, sl
   2b5f4:	bl	14c70 <gcry_sexp_sprint@plt>
   2b5f8:	subs	r2, r0, #0
   2b5fc:	beq	2b86c <npth_sleep@plt+0x1617c>
   2b600:	ldr	r0, [sp, #8]
   2b604:	mov	r1, r5
   2b608:	bl	43cec <npth_sleep@plt+0x2e5fc>
   2b60c:	mov	r0, sl
   2b610:	bl	148d4 <gcry_sexp_release@plt>
   2b614:	mov	r0, r5
   2b618:	bl	149dc <gcry_free@plt>
   2b61c:	b	2b63c <npth_sleep@plt+0x15f4c>
   2b620:	mov	r0, r4
   2b624:	bl	15408 <gpg_strerror@plt>
   2b628:	mov	r1, r0
   2b62c:	ldr	r0, [pc, #604]	; 2b890 <npth_sleep@plt+0x161a0>
   2b630:	bl	3d484 <npth_sleep@plt+0x27d94>
   2b634:	ldr	r0, [sp, #24]
   2b638:	bl	149dc <gcry_free@plt>
   2b63c:	ldr	r2, [sp, #92]	; 0x5c
   2b640:	ldr	r3, [r7]
   2b644:	mov	r0, r4
   2b648:	cmp	r2, r3
   2b64c:	bne	2b854 <npth_sleep@plt+0x16164>
   2b650:	add	sp, sp, #100	; 0x64
   2b654:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b658:	ldr	r2, [sp, #136]	; 0x88
   2b65c:	clz	r3, r8
   2b660:	cmp	r2, #0
   2b664:	lsr	r3, r3, #5
   2b668:	movne	r3, #1
   2b66c:	cmp	r3, #0
   2b670:	beq	2b6d8 <npth_sleep@plt+0x15fe8>
   2b674:	ldr	r3, [sp, #136]	; 0x88
   2b678:	orrs	r3, r5, r3
   2b67c:	bne	2b4d4 <npth_sleep@plt+0x15de4>
   2b680:	cmp	r6, #0
   2b684:	beq	2b6f4 <npth_sleep@plt+0x16004>
   2b688:	ldr	r1, [pc, #516]	; 2b894 <npth_sleep@plt+0x161a4>
   2b68c:	ldr	r0, [r6, #24]
   2b690:	bl	36f60 <npth_sleep@plt+0x21870>
   2b694:	mov	r1, r0
   2b698:	add	r2, sp, #24
   2b69c:	mov	r0, r6
   2b6a0:	bl	2b1cc <npth_sleep@plt+0x15adc>
   2b6a4:	subs	r4, r0, #0
   2b6a8:	bne	2b63c <npth_sleep@plt+0x15f4c>
   2b6ac:	ldr	r5, [sp, #24]
   2b6b0:	b	2b4d4 <npth_sleep@plt+0x15de4>
   2b6b4:	ldr	r0, [sp, #24]
   2b6b8:	bl	149dc <gcry_free@plt>
   2b6bc:	mov	r3, #0
   2b6c0:	mov	r0, r9
   2b6c4:	str	r3, [sp, #24]
   2b6c8:	bl	148d4 <gcry_sexp_release@plt>
   2b6cc:	mov	r0, sl
   2b6d0:	bl	148d4 <gcry_sexp_release@plt>
   2b6d4:	b	2b63c <npth_sleep@plt+0x15f4c>
   2b6d8:	mov	r2, #5
   2b6dc:	mov	r1, r8
   2b6e0:	mov	r0, r6
   2b6e4:	bl	26c68 <npth_sleep@plt+0x11578>
   2b6e8:	mov	r5, r0
   2b6ec:	str	r0, [sp, #24]
   2b6f0:	b	2b674 <npth_sleep@plt+0x15f84>
   2b6f4:	ldr	r1, [pc, #408]	; 2b894 <npth_sleep@plt+0x161a4>
   2b6f8:	mov	r2, #5
   2b6fc:	mov	r0, r6
   2b700:	bl	14a3c <dcgettext@plt>
   2b704:	mov	r1, r0
   2b708:	b	2b698 <npth_sleep@plt+0x15fa8>
   2b70c:	ldr	r0, [pc, #388]	; 2b898 <npth_sleep@plt+0x161a8>
   2b710:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   2b714:	b	2b540 <npth_sleep@plt+0x15e50>
   2b718:	bl	15408 <gpg_strerror@plt>
   2b71c:	ldr	r4, [pc, #376]	; 2b89c <npth_sleep@plt+0x161ac>
   2b720:	mov	r1, r0
   2b724:	ldr	r0, [pc, #372]	; 2b8a0 <npth_sleep@plt+0x161b0>
   2b728:	bl	3d484 <npth_sleep@plt+0x27d94>
   2b72c:	b	2b63c <npth_sleep@plt+0x15f4c>
   2b730:	ldr	r0, [pc, #364]	; 2b8a4 <npth_sleep@plt+0x161b4>
   2b734:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   2b738:	b	2b5bc <npth_sleep@plt+0x15ecc>
   2b73c:	add	r1, sp, #28
   2b740:	mov	r0, r9
   2b744:	bl	153c0 <gcry_pk_get_keygrip@plt>
   2b748:	subs	r8, r0, #0
   2b74c:	beq	2b59c <npth_sleep@plt+0x15eac>
   2b750:	add	r2, sp, #48	; 0x30
   2b754:	mov	r1, #20
   2b758:	add	r0, sp, #28
   2b75c:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   2b760:	ldr	r2, [r6, #36]	; 0x24
   2b764:	mov	r3, r5
   2b768:	add	r1, sp, #48	; 0x30
   2b76c:	str	r2, [sp]
   2b770:	mov	r0, r6
   2b774:	mov	r2, #1
   2b778:	bl	269d0 <npth_sleep@plt+0x112e0>
   2b77c:	mov	r5, r0
   2b780:	ldr	r0, [sp, #24]
   2b784:	bl	149dc <gcry_free@plt>
   2b788:	mov	r3, #0
   2b78c:	mov	r0, r9
   2b790:	str	r3, [sp, #24]
   2b794:	bl	148d4 <gcry_sexp_release@plt>
   2b798:	cmp	r5, #0
   2b79c:	movne	r4, r5
   2b7a0:	beq	2b5b0 <npth_sleep@plt+0x15ec0>
   2b7a4:	b	2b6cc <npth_sleep@plt+0x15fdc>
   2b7a8:	ldr	r2, [r6, #36]	; 0x24
   2b7ac:	mov	r3, r5
   2b7b0:	str	r2, [sp]
   2b7b4:	mov	r1, r8
   2b7b8:	mov	r2, #5
   2b7bc:	mov	r0, r6
   2b7c0:	bl	269d0 <npth_sleep@plt+0x112e0>
   2b7c4:	subs	r3, r0, #0
   2b7c8:	bne	2b584 <npth_sleep@plt+0x15e94>
   2b7cc:	mov	r2, r8
   2b7d0:	ldr	r1, [pc, #208]	; 2b8a8 <npth_sleep@plt+0x161b8>
   2b7d4:	mov	r0, r6
   2b7d8:	bl	1e7a4 <npth_sleep@plt+0x90b4>
   2b7dc:	b	2b584 <npth_sleep@plt+0x15e94>
   2b7e0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2b7e4:	cmp	r0, #0
   2b7e8:	uxthne	r0, r0
   2b7ec:	orrne	r4, r0, #67108864	; 0x4000000
   2b7f0:	mov	r0, r9
   2b7f4:	bl	148d4 <gcry_sexp_release@plt>
   2b7f8:	b	2b6cc <npth_sleep@plt+0x15fdc>
   2b7fc:	ldr	r0, [pc, #168]	; 2b8ac <npth_sleep@plt+0x161bc>
   2b800:	bl	3d484 <npth_sleep@plt+0x27d94>
   2b804:	ldr	r0, [sp, #20]
   2b808:	bl	148d4 <gcry_sexp_release@plt>
   2b80c:	ldr	r0, [sp, #24]
   2b810:	bl	149dc <gcry_free@plt>
   2b814:	ldr	r4, [pc, #128]	; 2b89c <npth_sleep@plt+0x161ac>
   2b818:	b	2b63c <npth_sleep@plt+0x15f4c>
   2b81c:	ldr	r0, [pc, #136]	; 2b8ac <npth_sleep@plt+0x161bc>
   2b820:	bl	3d484 <npth_sleep@plt+0x27d94>
   2b824:	mov	r0, r9
   2b828:	bl	148d4 <gcry_sexp_release@plt>
   2b82c:	b	2b804 <npth_sleep@plt+0x16114>
   2b830:	add	r0, sp, #48	; 0x30
   2b834:	mov	r1, #12
   2b838:	bl	1548c <gcry_create_nonce@plt>
   2b83c:	mov	r2, r8
   2b840:	add	r0, sp, #48	; 0x30
   2b844:	mov	r1, #12
   2b848:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   2b84c:	mov	r8, r0
   2b850:	b	2b564 <npth_sleep@plt+0x15e74>
   2b854:	bl	14a60 <__stack_chk_fail@plt>
   2b858:	ldr	r3, [pc, #80]	; 2b8b0 <npth_sleep@plt+0x161c0>
   2b85c:	mov	r2, #560	; 0x230
   2b860:	ldr	r1, [pc, #76]	; 2b8b4 <npth_sleep@plt+0x161c4>
   2b864:	ldr	r0, [pc, #76]	; 2b8b8 <npth_sleep@plt+0x161c8>
   2b868:	bl	156e4 <__assert_fail@plt>
   2b86c:	ldr	r3, [pc, #60]	; 2b8b0 <npth_sleep@plt+0x161c0>
   2b870:	ldr	r2, [pc, #68]	; 2b8bc <npth_sleep@plt+0x161cc>
   2b874:	ldr	r1, [pc, #56]	; 2b8b4 <npth_sleep@plt+0x161c4>
   2b878:	ldr	r0, [pc, #56]	; 2b8b8 <npth_sleep@plt+0x161c8>
   2b87c:	bl	156e4 <__assert_fail@plt>
   2b880:	andeq	ip, r6, r8, lsr r8
   2b884:	andeq	r4, r5, r8, lsl #7
   2b888:			; <UNDEFINED> instruction: 0x000554b8
   2b88c:	muleq	r6, r8, r9
   2b890:	andeq	r7, r5, r8, asr #10
   2b894:	andeq	r7, r5, r0, lsl r5
   2b898:	muleq	r5, r4, r5
   2b89c:	streq	r0, [r0], #-79	; 0xffffffb1
   2b8a0:	strdeq	r7, [r5], -r0
   2b8a4:	andeq	r7, r5, ip, lsr #11
   2b8a8:			; <UNDEFINED> instruction: 0x000543bc
   2b8ac:	andeq	r7, r5, r4, ror #10
   2b8b0:	andeq	r7, r5, r0, lsr #3
   2b8b4:	andeq	r7, r5, ip, asr #3
   2b8b8:	andeq	fp, r5, ip, lsr #12
   2b8bc:	andeq	r0, r0, sl, lsr r2
   2b8c0:	push	{r4, r5, r6, r7, r8, lr}
   2b8c4:	sub	sp, sp, #8
   2b8c8:	ldr	r6, [pc, #272]	; 2b9e0 <npth_sleep@plt+0x162f0>
   2b8cc:	subs	r7, r2, #0
   2b8d0:	mov	r4, r0
   2b8d4:	ldr	r3, [r6]
   2b8d8:	mov	r8, r1
   2b8dc:	str	r3, [sp, #4]
   2b8e0:	beq	2b9b0 <npth_sleep@plt+0x162c0>
   2b8e4:	ldr	r5, [r7]
   2b8e8:	cmp	r5, #0
   2b8ec:	beq	2b930 <npth_sleep@plt+0x16240>
   2b8f0:	ldrb	r2, [r5]
   2b8f4:	ldr	r3, [r0, #148]	; 0x94
   2b8f8:	mov	r0, r1
   2b8fc:	cmp	r2, #0
   2b900:	movne	r1, r5
   2b904:	moveq	r1, #0
   2b908:	mov	r2, #1
   2b90c:	bl	2a870 <npth_sleep@plt+0x15180>
   2b910:	mov	r5, r0
   2b914:	ldr	r2, [sp, #4]
   2b918:	ldr	r3, [r6]
   2b91c:	mov	r0, r5
   2b920:	cmp	r2, r3
   2b924:	bne	2b9d4 <npth_sleep@plt+0x162e4>
   2b928:	add	sp, sp, #8
   2b92c:	pop	{r4, r5, r6, r7, r8, pc}
   2b930:	mov	r0, r5
   2b934:	str	r5, [sp]
   2b938:	bl	149dc <gcry_free@plt>
   2b93c:	cmp	r4, #0
   2b940:	str	r5, [r7]
   2b944:	beq	2b9bc <npth_sleep@plt+0x162cc>
   2b948:	ldr	r1, [pc, #148]	; 2b9e4 <npth_sleep@plt+0x162f4>
   2b94c:	ldr	r0, [r4, #24]
   2b950:	bl	36f60 <npth_sleep@plt+0x21870>
   2b954:	mov	r1, r0
   2b958:	mov	r2, sp
   2b95c:	mov	r0, r4
   2b960:	bl	2b1cc <npth_sleep@plt+0x15adc>
   2b964:	subs	r5, r0, #0
   2b968:	beq	2b978 <npth_sleep@plt+0x16288>
   2b96c:	ldr	r0, [sp]
   2b970:	bl	149dc <gcry_free@plt>
   2b974:	b	2b914 <npth_sleep@plt+0x16224>
   2b978:	ldr	r3, [r4, #148]	; 0x94
   2b97c:	mov	r0, r8
   2b980:	mov	r2, #1
   2b984:	ldr	r1, [sp]
   2b988:	bl	2a870 <npth_sleep@plt+0x15180>
   2b98c:	adds	r3, r7, #0
   2b990:	movne	r3, #1
   2b994:	cmp	r0, #0
   2b998:	movne	r3, #0
   2b99c:	cmp	r3, #0
   2b9a0:	beq	2b9d8 <npth_sleep@plt+0x162e8>
   2b9a4:	ldr	r3, [sp]
   2b9a8:	str	r3, [r7]
   2b9ac:	b	2b914 <npth_sleep@plt+0x16224>
   2b9b0:	cmp	r4, #0
   2b9b4:	str	r7, [sp]
   2b9b8:	bne	2b948 <npth_sleep@plt+0x16258>
   2b9bc:	ldr	r1, [pc, #32]	; 2b9e4 <npth_sleep@plt+0x162f4>
   2b9c0:	mov	r2, #5
   2b9c4:	mov	r0, r4
   2b9c8:	bl	14a3c <dcgettext@plt>
   2b9cc:	mov	r1, r0
   2b9d0:	b	2b958 <npth_sleep@plt+0x16268>
   2b9d4:	bl	14a60 <__stack_chk_fail@plt>
   2b9d8:	mov	r5, r0
   2b9dc:	b	2b96c <npth_sleep@plt+0x1627c>
   2b9e0:	andeq	ip, r6, r8, lsr r8
   2b9e4:	andeq	r7, r5, r4, asr #11
   2b9e8:	ldr	r1, [r0]
   2b9ec:	ldrb	r2, [r1]
   2b9f0:	sub	ip, r2, #48	; 0x30
   2b9f4:	uxtb	r3, ip
   2b9f8:	cmp	r3, #9
   2b9fc:	bhi	2ba74 <npth_sleep@plt+0x16384>
   2ba00:	push	{r4, r5, lr}
   2ba04:	mov	r3, #0
   2ba08:	b	2ba1c <npth_sleep@plt+0x1632c>
   2ba0c:	uxtb	r2, ip
   2ba10:	cmp	r2, #9
   2ba14:	mov	r1, r5
   2ba18:	bhi	2ba6c <npth_sleep@plt+0x1637c>
   2ba1c:	ldrb	r2, [r1, #1]
   2ba20:	add	r3, r3, r3, lsl #2
   2ba24:	add	r5, r1, #1
   2ba28:	subs	lr, r2, #58	; 0x3a
   2ba2c:	movne	lr, #1
   2ba30:	cmp	r2, #0
   2ba34:	movne	r4, lr
   2ba38:	moveq	r4, #0
   2ba3c:	cmp	r4, #0
   2ba40:	add	r3, ip, r3, lsl #1
   2ba44:	sub	ip, r2, #48	; 0x30
   2ba48:	bne	2ba0c <npth_sleep@plt+0x1631c>
   2ba4c:	cmp	r3, #0
   2ba50:	moveq	lr, #1
   2ba54:	cmp	lr, #0
   2ba58:	bne	2ba6c <npth_sleep@plt+0x1637c>
   2ba5c:	add	r1, r1, #2
   2ba60:	str	r1, [r0]
   2ba64:	mov	r0, r3
   2ba68:	pop	{r4, r5, pc}
   2ba6c:	mov	r0, #0
   2ba70:	pop	{r4, r5, pc}
   2ba74:	mov	r0, #0
   2ba78:	bx	lr
   2ba7c:	push	{r4, r5, r6, r7, lr}
   2ba80:	sub	sp, sp, #20
   2ba84:	ldr	r6, [pc, #156]	; 2bb28 <npth_sleep@plt+0x16438>
   2ba88:	mov	r7, r0
   2ba8c:	add	r1, sp, #4
   2ba90:	ldr	r3, [r6]
   2ba94:	mov	r0, #3
   2ba98:	str	r3, [sp, #12]
   2ba9c:	bl	148f8 <clock_gettime@plt>
   2baa0:	ldmib	sp, {r2, r4}
   2baa4:	ldr	r3, [pc, #128]	; 2bb2c <npth_sleep@plt+0x1643c>
   2baa8:	asr	r5, r4, #31
   2baac:	smlal	r4, r5, r3, r2
   2bab0:	add	r3, pc, #104	; 0x68
   2bab4:	ldrd	r2, [r3]
   2bab8:	lsl	r1, r5, #5
   2babc:	lsl	r0, r4, #5
   2bac0:	subs	r0, r0, r4
   2bac4:	orr	r1, r1, r4, lsr #27
   2bac8:	sbc	r1, r1, r5
   2bacc:	lsl	ip, r0, #9
   2bad0:	lsl	r1, r1, #9
   2bad4:	orr	r1, r1, r0, lsr #23
   2bad8:	adds	r0, ip, r4
   2badc:	adc	r1, r1, r5
   2bae0:	lsl	ip, r0, #6
   2bae4:	lsl	lr, r1, #6
   2bae8:	orr	lr, lr, r0, lsr #26
   2baec:	subs	r0, ip, r0
   2baf0:	sbc	r1, lr, r1
   2baf4:	adds	r0, r0, r4
   2baf8:	adc	r1, r1, r5
   2bafc:	bl	4eec0 <npth_sleep@plt+0x397d0>
   2bb00:	ldr	r2, [sp, #12]
   2bb04:	ldr	r3, [r6]
   2bb08:	cmp	r2, r3
   2bb0c:	str	r0, [r7]
   2bb10:	bne	2bb1c <npth_sleep@plt+0x1642c>
   2bb14:	add	sp, sp, #20
   2bb18:	pop	{r4, r5, r6, r7, pc}
   2bb1c:	bl	14a60 <__stack_chk_fail@plt>
   2bb20:	blcc	fe6de328 <stdout@@GLIBC_2.4+0xfe670dcc>
   2bb24:	andeq	r0, r0, r0
   2bb28:	andeq	ip, r6, r8, lsr r8
   2bb2c:	blcc	fe6de334 <stdout@@GLIBC_2.4+0xfe670dd8>
   2bb30:	push	{r4, r5, r6, r7, lr}
   2bb34:	mov	r4, r2
   2bb38:	sub	sp, sp, #28
   2bb3c:	mov	r6, r1
   2bb40:	mov	r7, r3
   2bb44:	mov	r5, r0
   2bb48:	bl	14f58 <strlen@plt>
   2bb4c:	cmp	r4, #3
   2bb50:	ldr	r3, [sp, #48]	; 0x30
   2bb54:	ldr	lr, [sp, #52]	; 0x34
   2bb58:	ldr	r1, [sp, #56]	; 0x38
   2bb5c:	moveq	r2, #19
   2bb60:	beq	2bb7c <npth_sleep@plt+0x1648c>
   2bb64:	cmp	r4, #1
   2bb68:	moveq	r2, #17
   2bb6c:	beq	2bb7c <npth_sleep@plt+0x1648c>
   2bb70:	cmp	r4, #0
   2bb74:	moveq	r2, #16
   2bb78:	movne	r2, #0
   2bb7c:	mov	ip, #8
   2bb80:	str	r1, [sp, #12]
   2bb84:	str	r3, [sp, #8]
   2bb88:	mov	r1, r0
   2bb8c:	str	lr, [sp, #16]
   2bb90:	str	r7, [sp]
   2bb94:	mov	r3, r6
   2bb98:	mov	r0, r5
   2bb9c:	str	ip, [sp, #4]
   2bba0:	bl	14e5c <gcry_kdf_derive@plt>
   2bba4:	add	sp, sp, #28
   2bba8:	pop	{r4, r5, r6, r7, pc}
   2bbac:	push	{r4, r5, lr}
   2bbb0:	sub	sp, sp, #52	; 0x34
   2bbb4:	ldr	r4, [pc, #172]	; 2bc68 <npth_sleep@plt+0x16578>
   2bbb8:	mov	r5, r0
   2bbbc:	add	r0, sp, #20
   2bbc0:	ldr	r3, [r4]
   2bbc4:	str	r3, [sp, #44]	; 0x2c
   2bbc8:	bl	2ba7c <npth_sleep@plt+0x1638c>
   2bbcc:	mov	r2, #16
   2bbd0:	add	r3, sp, #28
   2bbd4:	str	r2, [sp, #8]
   2bbd8:	str	r3, [sp, #4]
   2bbdc:	str	r5, [sp]
   2bbe0:	ldr	r3, [pc, #132]	; 2bc6c <npth_sleep@plt+0x1657c>
   2bbe4:	mov	r2, #3
   2bbe8:	mov	r1, #2
   2bbec:	ldr	r0, [pc, #124]	; 2bc70 <npth_sleep@plt+0x16580>
   2bbf0:	bl	2bb30 <npth_sleep@plt+0x16440>
   2bbf4:	cmp	r0, #0
   2bbf8:	bne	2bc44 <npth_sleep@plt+0x16554>
   2bbfc:	add	r0, sp, #24
   2bc00:	bl	2ba7c <npth_sleep@plt+0x1638c>
   2bc04:	ldrd	r2, [sp, #20]
   2bc08:	vldr	d4, [pc, #72]	; 2bc58 <npth_sleep@plt+0x16568>
   2bc0c:	vldr	d5, [pc, #76]	; 2bc60 <npth_sleep@plt+0x16570>
   2bc10:	sub	r3, r3, r2
   2bc14:	ldr	r2, [sp, #44]	; 0x2c
   2bc18:	vmov	s15, r3
   2bc1c:	ldr	r3, [r4]
   2bc20:	cmp	r2, r3
   2bc24:	vcvt.f64.s32	d7, s15
   2bc28:	vdiv.f64	d6, d7, d4
   2bc2c:	vmul.f64	d6, d6, d5
   2bc30:	vcvt.u32.f64	s15, d6
   2bc34:	vmov	r0, s15
   2bc38:	bne	2bc54 <npth_sleep@plt+0x16564>
   2bc3c:	add	sp, sp, #52	; 0x34
   2bc40:	pop	{r4, r5, pc}
   2bc44:	ldr	r2, [pc, #40]	; 2bc74 <npth_sleep@plt+0x16584>
   2bc48:	mov	r1, #167	; 0xa7
   2bc4c:	ldr	r0, [pc, #36]	; 2bc78 <npth_sleep@plt+0x16588>
   2bc50:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   2bc54:	bl	14a60 <__stack_chk_fail@plt>
   2bc58:	andeq	r0, r0, r0
   2bc5c:	smlawbmi	lr, r0, r4, r8
   2bc60:	andeq	r0, r0, r0
   2bc64:	addmi	r4, pc, r0
   2bc68:	andeq	ip, r6, r8, lsr r8
   2bc6c:	andeq	r7, r5, r4, lsl #14
   2bc70:	andeq	r7, r5, r0, lsl r7
   2bc74:	andeq	r7, r5, r4, ror #11
   2bc78:	andeq	r7, r5, r4, lsr #14
   2bc7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2bc80:	mov	r6, #16
   2bc84:	ldr	r7, [pc, #204]	; 2bd58 <npth_sleep@plt+0x16668>
   2bc88:	ldr	r9, [pc, #204]	; 2bd5c <npth_sleep@plt+0x1666c>
   2bc8c:	ldr	r8, [pc, #204]	; 2bd60 <npth_sleep@plt+0x16670>
   2bc90:	mov	r4, #65536	; 0x10000
   2bc94:	mov	r0, r4
   2bc98:	bl	2bbac <npth_sleep@plt+0x164bc>
   2bc9c:	ldr	r3, [r7, #4]
   2bca0:	mov	r1, r4
   2bca4:	cmp	r3, #1
   2bca8:	mov	r5, r0
   2bcac:	mov	r2, r0
   2bcb0:	mov	r0, r8
   2bcb4:	ble	2bcbc <npth_sleep@plt+0x165cc>
   2bcb8:	bl	3d420 <npth_sleep@plt+0x27d30>
   2bcbc:	ldr	r3, [r9]
   2bcc0:	cmp	r3, r5
   2bcc4:	bcc	2bd20 <npth_sleep@plt+0x16630>
   2bcc8:	subs	r6, r6, #1
   2bccc:	lsl	r4, r4, #1
   2bcd0:	bne	2bc94 <npth_sleep@plt+0x165a4>
   2bcd4:	vldr	d7, [pc, #116]	; 2bd50 <npth_sleep@plt+0x16660>
   2bcd8:	vmov	s13, r5
   2bcdc:	vmov	s11, r3
   2bce0:	ldr	r3, [r7, #4]
   2bce4:	vcvt.f64.u32	d6, s13
   2bce8:	vcvt.f64.u32	d5, s11
   2bcec:	vdiv.f64	d4, d7, d6
   2bcf0:	vmul.f64	d5, d4, d5
   2bcf4:	vcvt.u32.f64	s10, d5
   2bcf8:	vmov	r2, s10
   2bcfc:	bic	r0, r2, #1020	; 0x3fc
   2bd00:	bic	r0, r0, #3
   2bd04:	cmp	r0, #65536	; 0x10000
   2bd08:	movcs	r4, r0
   2bd0c:	movcc	r4, #65536	; 0x10000
   2bd10:	cmp	r3, #0
   2bd14:	bne	2bd2c <npth_sleep@plt+0x1663c>
   2bd18:	mov	r0, r4
   2bd1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2bd20:	vmov	s15, r4
   2bd24:	vcvt.f64.u32	d7, s15
   2bd28:	b	2bcd8 <npth_sleep@plt+0x165e8>
   2bd2c:	mov	r0, r4
   2bd30:	bl	2bbac <npth_sleep@plt+0x164bc>
   2bd34:	mov	r1, r4
   2bd38:	mov	r2, r0
   2bd3c:	ldr	r0, [pc, #28]	; 2bd60 <npth_sleep@plt+0x16670>
   2bd40:	bl	3d420 <npth_sleep@plt+0x27d30>
   2bd44:	mov	r0, r4
   2bd48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2bd4c:	nop			; (mov r0, r0)
	...
   2bd58:	muleq	r6, r8, r9
   2bd5c:	andeq	sp, r6, ip, asr #10
   2bd60:	andeq	r7, r5, ip, lsr r7
   2bd64:	push	{r4, lr}
   2bd68:	ldr	r4, [pc, #32]	; 2bd90 <npth_sleep@plt+0x166a0>
   2bd6c:	ldr	r0, [r4]
   2bd70:	cmp	r0, #0
   2bd74:	beq	2bd84 <npth_sleep@plt+0x16694>
   2bd78:	cmp	r0, #65536	; 0x10000
   2bd7c:	movcc	r0, #65536	; 0x10000
   2bd80:	pop	{r4, pc}
   2bd84:	bl	2bc7c <npth_sleep@plt+0x1658c>
   2bd88:	str	r0, [r4]
   2bd8c:	b	2bd78 <npth_sleep@plt+0x16688>
   2bd90:	andeq	sp, r6, r4, asr #13
   2bd94:	cmp	r0, #0
   2bd98:	moveq	r0, #300	; 0x12c
   2bd9c:	beq	2bdac <npth_sleep@plt+0x166bc>
   2bda0:	ldr	r3, [pc, #28]	; 2bdc4 <npth_sleep@plt+0x166d4>
   2bda4:	cmp	r0, r3
   2bda8:	movcs	r0, r3
   2bdac:	ldr	r1, [pc, #20]	; 2bdc8 <npth_sleep@plt+0x166d8>
   2bdb0:	ldr	r3, [pc, #20]	; 2bdcc <npth_sleep@plt+0x166dc>
   2bdb4:	mov	r2, #0
   2bdb8:	str	r0, [r1]
   2bdbc:	str	r2, [r3]
   2bdc0:	bx	lr
   2bdc4:	andeq	lr, r0, r0, ror #20
   2bdc8:	andeq	sp, r6, ip, asr #10
   2bdcc:	andeq	sp, r6, r4, asr #13
   2bdd0:	push	{r4, lr}
   2bdd4:	ldr	r4, [pc, #32]	; 2bdfc <npth_sleep@plt+0x1670c>
   2bdd8:	ldr	r0, [r4]
   2bddc:	cmp	r0, #0
   2bde0:	beq	2bdf0 <npth_sleep@plt+0x16700>
   2bde4:	cmp	r0, #65536	; 0x10000
   2bde8:	movcc	r0, #65536	; 0x10000
   2bdec:	pop	{r4, pc}
   2bdf0:	bl	2bc7c <npth_sleep@plt+0x1658c>
   2bdf4:	str	r0, [r4]
   2bdf8:	b	2bde4 <npth_sleep@plt+0x166f4>
   2bdfc:	andeq	sp, r6, r4, asr #13
   2be00:	ldr	r3, [pc, #24]	; 2be20 <npth_sleep@plt+0x16730>
   2be04:	ldr	r0, [r3, #160]	; 0xa0
   2be08:	cmp	r0, #0
   2be0c:	bne	2be14 <npth_sleep@plt+0x16724>
   2be10:	b	2bd64 <npth_sleep@plt+0x16674>
   2be14:	cmp	r0, #65536	; 0x10000
   2be18:	movcc	r0, #65536	; 0x10000
   2be1c:	bx	lr
   2be20:	muleq	r6, r8, r9
   2be24:	ldr	r3, [pc, #36]	; 2be50 <npth_sleep@plt+0x16760>
   2be28:	ldr	r0, [r3, #160]	; 0xa0
   2be2c:	cmp	r0, #0
   2be30:	bne	2be44 <npth_sleep@plt+0x16754>
   2be34:	push	{r4, lr}
   2be38:	bl	2bd64 <npth_sleep@plt+0x16674>
   2be3c:	pop	{r4, lr}
   2be40:	b	2bbac <npth_sleep@plt+0x164bc>
   2be44:	cmp	r0, #65536	; 0x10000
   2be48:	movcc	r0, #65536	; 0x10000
   2be4c:	b	2bbac <npth_sleep@plt+0x164bc>
   2be50:	muleq	r6, r8, r9
   2be54:	ldr	r3, [pc, #148]	; 2bef0 <npth_sleep@plt+0x16800>
   2be58:	push	{r4, lr}
   2be5c:	ldr	r4, [r3, #160]	; 0xa0
   2be60:	cmp	r4, #0
   2be64:	bne	2bed0 <npth_sleep@plt+0x167e0>
   2be68:	bl	2bd64 <npth_sleep@plt+0x16674>
   2be6c:	cmp	r0, #65011712	; 0x3e00000
   2be70:	mov	r1, r0
   2be74:	bcs	2bee8 <npth_sleep@plt+0x167f8>
   2be78:	lsr	r2, r0, #6
   2be7c:	cmp	r2, #31
   2be80:	bls	2bea4 <npth_sleep@plt+0x167b4>
   2be84:	mov	r3, #0
   2be88:	add	r3, r3, #1
   2be8c:	lsr	r2, r2, #1
   2be90:	cmp	r2, #31
   2be94:	uxtb	r3, r3
   2be98:	bhi	2be88 <npth_sleep@plt+0x16798>
   2be9c:	lsl	r4, r3, #4
   2bea0:	uxtb	r4, r4
   2bea4:	sub	r2, r2, #16
   2bea8:	orr	r4, r4, r2
   2beac:	uxtb	r0, r4
   2beb0:	and	r2, r0, #15
   2beb4:	lsr	r3, r0, #4
   2beb8:	add	r2, r2, #16
   2bebc:	add	r3, r3, #6
   2bec0:	cmp	r1, r2, lsl r3
   2bec4:	addhi	r0, r0, #1
   2bec8:	uxtbhi	r0, r0
   2becc:	pop	{r4, pc}
   2bed0:	cmp	r4, #65536	; 0x10000
   2bed4:	movcc	r1, #65536	; 0x10000
   2bed8:	movcs	r1, r4
   2bedc:	cmp	r4, #65011712	; 0x3e00000
   2bee0:	lsrcc	r2, r1, #6
   2bee4:	bcc	2be84 <npth_sleep@plt+0x16794>
   2bee8:	mov	r0, #255	; 0xff
   2beec:	pop	{r4, pc}
   2bef0:	muleq	r6, r8, r9
   2bef4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bef8:	sub	sp, sp, #212	; 0xd4
   2befc:	ldr	fp, [pc, #3224]	; 2cb9c <npth_sleep@plt+0x174ac>
   2bf00:	ldr	ip, [sp, #252]	; 0xfc
   2bf04:	str	r3, [sp, #48]	; 0x30
   2bf08:	cmn	ip, #1
   2bf0c:	ldr	lr, [pc, #3212]	; 2cba0 <npth_sleep@plt+0x174b0>
   2bf10:	ldreq	r3, [pc, #3212]	; 2cba4 <npth_sleep@plt+0x174b4>
   2bf14:	mov	r6, r0
   2bf18:	ldr	r0, [fp]
   2bf1c:	ldreq	r3, [r3, #108]	; 0x6c
   2bf20:	str	r1, [sp, #44]	; 0x2c
   2bf24:	streq	r3, [sp, #252]	; 0xfc
   2bf28:	str	r2, [sp, #52]	; 0x34
   2bf2c:	str	r0, [sp, #204]	; 0xcc
   2bf30:	ldm	lr!, {r0, r1, r2, r3}
   2bf34:	add	ip, sp, #132	; 0x84
   2bf38:	ldr	lr, [lr]
   2bf3c:	stmia	ip!, {r0, r1, r2, r3}
   2bf40:	add	r0, sp, #151	; 0x97
   2bf44:	lsr	r3, lr, #16
   2bf48:	strh	lr, [ip], #2
   2bf4c:	strb	r3, [ip]
   2bf50:	bl	40c80 <npth_sleep@plt+0x2b590>
   2bf54:	ldrb	r3, [r6]
   2bf58:	mov	r2, #41	; 0x29
   2bf5c:	strb	r2, [sp, #166]	; 0xa6
   2bf60:	cmp	r3, #40	; 0x28
   2bf64:	beq	2bf88 <npth_sleep@plt+0x16898>
   2bf68:	ldr	r5, [pc, #3128]	; 2cba8 <npth_sleep@plt+0x174b8>
   2bf6c:	ldr	r2, [sp, #204]	; 0xcc
   2bf70:	ldr	r3, [fp]
   2bf74:	mov	r0, r5
   2bf78:	cmp	r2, r3
   2bf7c:	bne	2c944 <npth_sleep@plt+0x17254>
   2bf80:	add	sp, sp, #212	; 0xd4
   2bf84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bf88:	ldrb	r1, [r6, #1]
   2bf8c:	add	r4, r6, #1
   2bf90:	sub	r1, r1, #48	; 0x30
   2bf94:	uxtb	r3, r1
   2bf98:	cmp	r3, #9
   2bf9c:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2bfa0:	mov	r2, #0
   2bfa4:	b	2bfbc <npth_sleep@plt+0x168cc>
   2bfa8:	sub	r1, r3, #48	; 0x30
   2bfac:	mov	r4, r7
   2bfb0:	uxtb	r3, r1
   2bfb4:	cmp	r3, #9
   2bfb8:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2bfbc:	ldrb	r3, [r4, #1]
   2bfc0:	add	r2, r2, r2, lsl #2
   2bfc4:	add	r7, r4, #1
   2bfc8:	subs	r0, r3, #58	; 0x3a
   2bfcc:	movne	r0, #1
   2bfd0:	cmp	r3, #0
   2bfd4:	cmpne	r3, #58	; 0x3a
   2bfd8:	add	r2, r1, r2, lsl #1
   2bfdc:	bne	2bfa8 <npth_sleep@plt+0x168b8>
   2bfe0:	cmp	r2, #0
   2bfe4:	moveq	r0, #1
   2bfe8:	cmp	r0, #0
   2bfec:	bne	2bf68 <npth_sleep@plt+0x16878>
   2bff0:	cmp	r2, #11
   2bff4:	add	r0, r4, #2
   2bff8:	bne	2c2e0 <npth_sleep@plt+0x16bf0>
   2bffc:	ldr	r1, [pc, #2984]	; 2cbac <npth_sleep@plt+0x174bc>
   2c000:	bl	149e8 <memcmp@plt>
   2c004:	subs	sl, r0, #0
   2c008:	bne	2c2e0 <npth_sleep@plt+0x16bf0>
   2c00c:	ldrb	r3, [r7, #12]
   2c010:	cmp	r3, #40	; 0x28
   2c014:	bne	2c2e0 <npth_sleep@plt+0x16bf0>
   2c018:	ldrb	r2, [r7, #13]
   2c01c:	add	r1, r4, #14
   2c020:	sub	r2, r2, #48	; 0x30
   2c024:	uxtb	r3, r2
   2c028:	cmp	r3, #9
   2c02c:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2c030:	mov	r5, sl
   2c034:	b	2c04c <npth_sleep@plt+0x1695c>
   2c038:	sub	r2, r3, #48	; 0x30
   2c03c:	mov	r1, r0
   2c040:	uxtb	r3, r2
   2c044:	cmp	r3, #9
   2c048:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2c04c:	ldrb	r3, [r1, #1]
   2c050:	add	r5, r5, r5, lsl #2
   2c054:	add	r0, r1, #1
   2c058:	subs	lr, r3, #58	; 0x3a
   2c05c:	movne	lr, #1
   2c060:	cmp	r3, #0
   2c064:	cmpne	r3, #58	; 0x3a
   2c068:	add	r5, r2, r5, lsl #1
   2c06c:	bne	2c038 <npth_sleep@plt+0x16948>
   2c070:	cmp	r5, #0
   2c074:	moveq	lr, #1
   2c078:	cmp	lr, #0
   2c07c:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c080:	ldr	r9, [pc, #2856]	; 2cbb0 <npth_sleep@plt+0x174c0>
   2c084:	ldr	r8, [pc, #2856]	; 2cbb4 <npth_sleep@plt+0x174c4>
   2c088:	add	r4, r1, #2
   2c08c:	mov	r0, #3
   2c090:	cmp	r5, r0
   2c094:	bne	2c2e8 <npth_sleep@plt+0x16bf8>
   2c098:	mov	r1, r8
   2c09c:	mov	r2, r5
   2c0a0:	mov	r0, r4
   2c0a4:	bl	149e8 <memcmp@plt>
   2c0a8:	cmp	r0, #0
   2c0ac:	bne	2c2e8 <npth_sleep@plt+0x16bf8>
   2c0b0:	add	sl, sl, sl, lsl #2
   2c0b4:	ldr	r3, [pc, #2812]	; 2cbb8 <npth_sleep@plt+0x174c8>
   2c0b8:	mov	r8, r0
   2c0bc:	add	r3, r3, sl, lsl #2
   2c0c0:	add	sl, r3, #28
   2c0c4:	add	r4, r4, r5
   2c0c8:	ldm	sl, {sl, ip, lr}
   2c0cc:	ldrb	r2, [sl]
   2c0d0:	cmp	r2, #0
   2c0d4:	beq	2bf68 <npth_sleep@plt+0x16878>
   2c0d8:	str	r7, [sp, #60]	; 0x3c
   2c0dc:	mov	r5, r0
   2c0e0:	mov	r7, r0
   2c0e4:	str	r3, [sp, #56]	; 0x38
   2c0e8:	str	r0, [sp, #40]	; 0x28
   2c0ec:	str	r6, [sp, #64]	; 0x40
   2c0f0:	ldrb	r3, [r4]
   2c0f4:	cmp	r5, ip
   2c0f8:	moveq	r7, r4
   2c0fc:	cmp	r3, #40	; 0x28
   2c100:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c104:	ldrb	r3, [r4, #1]
   2c108:	add	r4, r4, #1
   2c10c:	sub	r3, r3, #48	; 0x30
   2c110:	uxtb	r1, r3
   2c114:	cmp	r1, #9
   2c118:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2c11c:	mov	r6, #0
   2c120:	b	2c138 <npth_sleep@plt+0x16a48>
   2c124:	sub	r3, r1, #48	; 0x30
   2c128:	mov	r4, r0
   2c12c:	uxtb	r1, r3
   2c130:	cmp	r1, #9
   2c134:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2c138:	ldrb	r1, [r4, #1]
   2c13c:	add	r6, r6, r6, lsl #2
   2c140:	add	r0, r4, #1
   2c144:	subs	r9, r1, #58	; 0x3a
   2c148:	movne	r9, #1
   2c14c:	cmp	r1, #0
   2c150:	cmpne	r1, #58	; 0x3a
   2c154:	add	r6, r3, r6, lsl #1
   2c158:	bne	2c124 <npth_sleep@plt+0x16a34>
   2c15c:	cmp	r6, #0
   2c160:	moveq	r9, #1
   2c164:	cmp	r9, #0
   2c168:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c16c:	cmp	r6, #1
   2c170:	add	r4, r4, #2
   2c174:	bne	2c304 <npth_sleep@plt+0x16c14>
   2c178:	ldrb	r3, [r0, #1]
   2c17c:	cmp	r3, r2
   2c180:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c184:	ldrb	r2, [r4, r6]
   2c188:	add	r4, r4, r6
   2c18c:	sub	r2, r2, #48	; 0x30
   2c190:	uxtb	r3, r2
   2c194:	cmp	r3, #9
   2c198:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2c19c:	mov	r3, #0
   2c1a0:	b	2c1b8 <npth_sleep@plt+0x16ac8>
   2c1a4:	sub	r2, r1, #48	; 0x30
   2c1a8:	mov	r4, r0
   2c1ac:	uxtb	r1, r2
   2c1b0:	cmp	r1, #9
   2c1b4:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2c1b8:	ldrb	r1, [r4, #1]
   2c1bc:	add	r3, r3, r3, lsl #2
   2c1c0:	add	r0, r4, #1
   2c1c4:	subs	r6, r1, #58	; 0x3a
   2c1c8:	movne	r6, #1
   2c1cc:	cmp	r1, #0
   2c1d0:	cmpne	r1, #58	; 0x3a
   2c1d4:	add	r3, r2, r3, lsl #1
   2c1d8:	bne	2c1a4 <npth_sleep@plt+0x16ab4>
   2c1dc:	cmp	r3, #0
   2c1e0:	moveq	r6, #1
   2c1e4:	cmp	r6, #0
   2c1e8:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c1ec:	add	r3, r3, #2
   2c1f0:	add	r1, r4, r3
   2c1f4:	ldrb	r3, [r4, r3]
   2c1f8:	cmp	r3, #41	; 0x29
   2c1fc:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c200:	cmp	lr, r5
   2c204:	add	r5, r5, #1
   2c208:	ldr	r3, [sp, #40]	; 0x28
   2c20c:	ldrb	r2, [sl, r5]
   2c210:	moveq	r3, r1
   2c214:	str	r3, [sp, #40]	; 0x28
   2c218:	cmp	r2, #0
   2c21c:	add	r4, r1, #1
   2c220:	bne	2c0f0 <npth_sleep@plt+0x16a00>
   2c224:	ldrb	r3, [r1, #1]
   2c228:	mov	r2, r7
   2c22c:	str	r7, [sp, #56]	; 0x38
   2c230:	cmp	r3, #41	; 0x29
   2c234:	ldr	r7, [sp, #60]	; 0x3c
   2c238:	ldr	r6, [sp, #64]	; 0x40
   2c23c:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c240:	ldr	r3, [sp, #40]	; 0x28
   2c244:	cmp	r3, #0
   2c248:	cmpne	r2, #0
   2c24c:	beq	2bf68 <npth_sleep@plt+0x16878>
   2c250:	add	r8, r1, #2
   2c254:	mov	r5, #1
   2c258:	ldrb	r1, [r8]
   2c25c:	cmp	r1, #40	; 0x28
   2c260:	addeq	r5, r5, #1
   2c264:	addeq	r8, r8, #1
   2c268:	beq	2c258 <npth_sleep@plt+0x16b68>
   2c26c:	cmp	r1, #41	; 0x29
   2c270:	beq	2c390 <npth_sleep@plt+0x16ca0>
   2c274:	sub	r1, r1, #48	; 0x30
   2c278:	uxtb	r3, r1
   2c27c:	cmp	r3, #9
   2c280:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2c284:	mov	r3, #0
   2c288:	b	2c2a0 <npth_sleep@plt+0x16bb0>
   2c28c:	sub	r1, r2, #48	; 0x30
   2c290:	mov	r8, r0
   2c294:	uxtb	r2, r1
   2c298:	cmp	r2, #9
   2c29c:	bhi	2bf68 <npth_sleep@plt+0x16878>
   2c2a0:	ldrb	r2, [r8, #1]
   2c2a4:	add	r3, r3, r3, lsl #2
   2c2a8:	add	r0, r8, #1
   2c2ac:	subs	ip, r2, #58	; 0x3a
   2c2b0:	movne	ip, #1
   2c2b4:	cmp	r2, #0
   2c2b8:	cmpne	r2, #58	; 0x3a
   2c2bc:	add	r3, r1, r3, lsl #1
   2c2c0:	bne	2c28c <npth_sleep@plt+0x16b9c>
   2c2c4:	cmp	r3, #0
   2c2c8:	moveq	ip, #1
   2c2cc:	cmp	ip, #0
   2c2d0:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c2d4:	add	r3, r3, #2
   2c2d8:	add	r8, r8, r3
   2c2dc:	b	2c258 <npth_sleep@plt+0x16b68>
   2c2e0:	ldr	r5, [pc, #2260]	; 2cbbc <npth_sleep@plt+0x174cc>
   2c2e4:	b	2bf6c <npth_sleep@plt+0x1687c>
   2c2e8:	ldr	r8, [r9, #20]!
   2c2ec:	add	sl, sl, #1
   2c2f0:	cmp	r8, #0
   2c2f4:	beq	2c388 <npth_sleep@plt+0x16c98>
   2c2f8:	mov	r0, r8
   2c2fc:	bl	14f58 <strlen@plt>
   2c300:	b	2c090 <npth_sleep@plt+0x169a0>
   2c304:	cmp	r6, #5
   2c308:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c30c:	mov	r2, r6
   2c310:	ldr	r1, [pc, #2216]	; 2cbc0 <npth_sleep@plt+0x174d0>
   2c314:	mov	r0, r4
   2c318:	bl	149e8 <memcmp@plt>
   2c31c:	orrs	r3, r0, r5
   2c320:	bne	2c348 <npth_sleep@plt+0x16c58>
   2c324:	ldr	r3, [sp, #56]	; 0x38
   2c328:	ldr	r3, [r3, #40]	; 0x28
   2c32c:	cmp	r3, #0
   2c330:	beq	2bf68 <npth_sleep@plt+0x16878>
   2c334:	mov	lr, #2
   2c338:	mov	ip, lr
   2c33c:	mov	r8, #1
   2c340:	ldr	sl, [pc, #2172]	; 2cbc4 <npth_sleep@plt+0x174d4>
   2c344:	b	2c184 <npth_sleep@plt+0x16a94>
   2c348:	mov	r2, r6
   2c34c:	ldr	r1, [pc, #2164]	; 2cbc8 <npth_sleep@plt+0x174d8>
   2c350:	mov	r0, r4
   2c354:	bl	149e8 <memcmp@plt>
   2c358:	cmp	r0, #0
   2c35c:	bne	2bf68 <npth_sleep@plt+0x16878>
   2c360:	cmp	r5, #1
   2c364:	movne	r8, #0
   2c368:	andeq	r8, r8, #1
   2c36c:	cmp	r8, #0
   2c370:	beq	2bf68 <npth_sleep@plt+0x16878>
   2c374:	mov	lr, #3
   2c378:	mov	ip, lr
   2c37c:	mov	r8, #1
   2c380:	ldr	sl, [pc, #2116]	; 2cbcc <npth_sleep@plt+0x174dc>
   2c384:	b	2c184 <npth_sleep@plt+0x16a94>
   2c388:	ldr	r5, [pc, #2112]	; 2cbd0 <npth_sleep@plt+0x174e0>
   2c38c:	b	2bf6c <npth_sleep@plt+0x1687c>
   2c390:	subs	r5, r5, #1
   2c394:	add	r3, r8, #1
   2c398:	movne	r8, r3
   2c39c:	bne	2c258 <npth_sleep@plt+0x16b68>
   2c3a0:	ldr	r3, [sp, #252]	; 0xfc
   2c3a4:	ldr	r2, [sp, #56]	; 0x38
   2c3a8:	cmp	r3, #0
   2c3ac:	ldr	r3, [sp, #40]	; 0x28
   2c3b0:	sub	sl, r3, r2
   2c3b4:	beq	2c660 <npth_sleep@plt+0x16f70>
   2c3b8:	mov	r3, #1
   2c3bc:	mov	r2, #11
   2c3c0:	mov	r1, #7
   2c3c4:	add	r0, sp, #96	; 0x60
   2c3c8:	bl	14df0 <gcry_cipher_open@plt>
   2c3cc:	cmp	r0, #0
   2c3d0:	bne	2c658 <npth_sleep@plt+0x16f68>
   2c3d4:	add	r3, sl, #21
   2c3d8:	mov	r0, #7
   2c3dc:	mov	r9, r3
   2c3e0:	str	r3, [sp, #76]	; 0x4c
   2c3e4:	bl	14f94 <gcry_cipher_get_algo_blklen@plt>
   2c3e8:	str	r0, [sp, #72]	; 0x48
   2c3ec:	mov	r0, r9
   2c3f0:	bl	14d54 <gcry_malloc_secure@plt>
   2c3f4:	ldr	r3, [sp, #72]	; 0x48
   2c3f8:	str	r3, [sp, #88]	; 0x58
   2c3fc:	add	r3, sl, #5
   2c400:	str	r3, [sp, #68]	; 0x44
   2c404:	subs	r3, r0, #0
   2c408:	str	r3, [sp, #60]	; 0x3c
   2c40c:	beq	2c96c <npth_sleep@plt+0x1727c>
   2c410:	ldr	r3, [pc, #1980]	; 2cbd4 <npth_sleep@plt+0x174e4>
   2c414:	mov	r9, #20
   2c418:	str	r3, [sp, #92]	; 0x5c
   2c41c:	mov	r0, r9
   2c420:	bl	146d0 <gcry_malloc@plt>
   2c424:	subs	r3, r0, #0
   2c428:	str	r3, [sp, #64]	; 0x40
   2c42c:	beq	2c92c <npth_sleep@plt+0x1723c>
   2c430:	mov	r1, r9
   2c434:	bl	1548c <gcry_create_nonce@plt>
   2c438:	ldr	r3, [sp, #64]	; 0x40
   2c43c:	sub	r9, r9, #8
   2c440:	add	r3, r3, r9
   2c444:	str	r3, [sp, #84]	; 0x54
   2c448:	mov	r0, #16
   2c44c:	bl	14d54 <gcry_malloc_secure@plt>
   2c450:	subs	r3, r0, #0
   2c454:	str	r3, [sp, #80]	; 0x50
   2c458:	beq	2c9a8 <npth_sleep@plt+0x172b8>
   2c45c:	ldr	r3, [sp, #248]	; 0xf8
   2c460:	cmp	r3, #0
   2c464:	ldrne	r0, [sp, #248]	; 0xf8
   2c468:	bne	2c480 <npth_sleep@plt+0x16d90>
   2c46c:	ldr	r3, [pc, #1840]	; 2cba4 <npth_sleep@plt+0x174b4>
   2c470:	ldr	r0, [r3, #160]	; 0xa0
   2c474:	cmp	r0, #0
   2c478:	bne	2cb4c <npth_sleep@plt+0x1745c>
   2c47c:	bl	2bd64 <npth_sleep@plt+0x16674>
   2c480:	ldr	r3, [sp, #44]	; 0x2c
   2c484:	cmp	r3, #0
   2c488:	beq	2cb28 <npth_sleep@plt+0x17438>
   2c48c:	ldr	r3, [sp, #44]	; 0x2c
   2c490:	ldrb	r3, [r3]
   2c494:	cmp	r3, #0
   2c498:	beq	2cb28 <npth_sleep@plt+0x17438>
   2c49c:	ldr	r3, [sp, #80]	; 0x50
   2c4a0:	mov	r2, #3
   2c4a4:	mov	r1, #2
   2c4a8:	stm	sp, {r0, r3}
   2c4ac:	mov	r3, #16
   2c4b0:	str	r3, [sp, #8]
   2c4b4:	ldr	r0, [sp, #44]	; 0x2c
   2c4b8:	ldr	r3, [sp, #84]	; 0x54
   2c4bc:	bl	2bb30 <npth_sleep@plt+0x16440>
   2c4c0:	subs	r9, r0, #0
   2c4c4:	beq	2cb10 <npth_sleep@plt+0x17420>
   2c4c8:	ldr	r0, [sp, #80]	; 0x50
   2c4cc:	bl	149dc <gcry_free@plt>
   2c4d0:	cmp	r9, #0
   2c4d4:	ldr	r0, [sp, #96]	; 0x60
   2c4d8:	bne	2c528 <npth_sleep@plt+0x16e38>
   2c4dc:	ldr	r3, [sp, #252]	; 0xfc
   2c4e0:	add	r7, r7, #12
   2c4e4:	sub	r4, r4, r7
   2c4e8:	cmp	r3, #0
   2c4ec:	add	r4, r4, #1
   2c4f0:	add	sl, sl, #1
   2c4f4:	bne	2c6dc <npth_sleep@plt+0x16fec>
   2c4f8:	ldr	r2, [sp, #72]	; 0x48
   2c4fc:	ldr	r1, [sp, #64]	; 0x40
   2c500:	bl	150d8 <gcry_cipher_setiv@plt>
   2c504:	subs	r9, r0, #0
   2c508:	bne	2c524 <npth_sleep@plt+0x16e34>
   2c50c:	mov	r2, r9
   2c510:	mov	r1, #2
   2c514:	add	r0, sp, #108	; 0x6c
   2c518:	bl	14964 <gcry_md_open@plt>
   2c51c:	subs	r9, r0, #0
   2c520:	beq	2c9c0 <npth_sleep@plt+0x172d0>
   2c524:	ldr	r0, [sp, #96]	; 0x60
   2c528:	bl	15564 <gcry_cipher_close@plt>
   2c52c:	ldr	r0, [sp, #64]	; 0x40
   2c530:	bl	149dc <gcry_free@plt>
   2c534:	ldr	r0, [sp, #60]	; 0x3c
   2c538:	bl	149dc <gcry_free@plt>
   2c53c:	cmp	r9, #0
   2c540:	bne	2cb58 <npth_sleep@plt+0x17468>
   2c544:	mov	sl, r9
   2c548:	ldr	r3, [sp, #56]	; 0x38
   2c54c:	sub	r7, r3, r6
   2c550:	ldr	r3, [sp, #40]	; 0x28
   2c554:	add	r0, r7, #45	; 0x2d
   2c558:	sub	r3, r8, r3
   2c55c:	str	r3, [sp, #44]	; 0x2c
   2c560:	add	r0, r0, r3
   2c564:	ldr	r3, [sp, #48]	; 0x30
   2c568:	add	r0, r0, sl
   2c56c:	str	r0, [r3]
   2c570:	bl	146d0 <gcry_malloc@plt>
   2c574:	ldr	r3, [sp, #52]	; 0x34
   2c578:	cmp	r0, #0
   2c57c:	mov	r4, r0
   2c580:	str	r0, [r3]
   2c584:	beq	2c948 <npth_sleep@plt+0x17258>
   2c588:	ldr	r3, [pc, #1608]	; 2cbd8 <npth_sleep@plt+0x174e8>
   2c58c:	add	ip, r0, #14
   2c590:	sub	lr, r7, #4
   2c594:	ldm	r3!, {r0, r1, r2}
   2c598:	add	r7, ip, lr
   2c59c:	add	r8, sp, #164	; 0xa4
   2c5a0:	ldrh	r3, [r3]
   2c5a4:	str	r0, [r4]
   2c5a8:	str	r1, [r4, #4]
   2c5ac:	mov	r0, ip
   2c5b0:	add	r1, r6, #4
   2c5b4:	str	r2, [r4, #8]
   2c5b8:	strh	r3, [r4, #12]
   2c5bc:	mov	r2, lr
   2c5c0:	bl	1491c <memcpy@plt>
   2c5c4:	mov	r0, r7
   2c5c8:	mov	r2, sl
   2c5cc:	mov	r1, r9
   2c5d0:	add	r7, r7, sl
   2c5d4:	bl	1491c <memcpy@plt>
   2c5d8:	mov	r6, r7
   2c5dc:	add	ip, sp, #132	; 0x84
   2c5e0:	mov	lr, ip
   2c5e4:	add	r6, r6, #16
   2c5e8:	ldm	lr!, {r0, r1, r2, r3}
   2c5ec:	add	ip, ip, #16
   2c5f0:	cmp	lr, r8
   2c5f4:	str	r0, [r6, #-16]
   2c5f8:	str	r1, [r6, #-12]
   2c5fc:	str	r2, [r6, #-8]
   2c600:	str	r3, [r6, #-4]
   2c604:	bne	2c5e0 <npth_sleep@plt+0x16ef0>
   2c608:	ldrh	r3, [ip]
   2c60c:	ldrb	ip, [ip, #2]
   2c610:	ldr	r2, [sp, #40]	; 0x28
   2c614:	ldr	r8, [sp, #44]	; 0x2c
   2c618:	add	r7, r7, #35	; 0x23
   2c61c:	add	r1, r2, #1
   2c620:	mov	r0, r7
   2c624:	strh	r3, [r6]
   2c628:	mov	r2, r8
   2c62c:	strb	ip, [r6, #2]
   2c630:	bl	1491c <memcpy@plt>
   2c634:	ldr	r3, [sp, #48]	; 0x30
   2c638:	add	r7, r7, r8
   2c63c:	sub	r4, r7, r4
   2c640:	ldr	r3, [r3]
   2c644:	cmp	r4, r3
   2c648:	bne	2cb60 <npth_sleep@plt+0x17470>
   2c64c:	mov	r0, r9
   2c650:	bl	149dc <gcry_free@plt>
   2c654:	b	2bf6c <npth_sleep@plt+0x1687c>
   2c658:	mov	r5, r0
   2c65c:	b	2bf6c <npth_sleep@plt+0x1687c>
   2c660:	mov	r3, #1
   2c664:	mov	r2, #3
   2c668:	mov	r1, #7
   2c66c:	add	r0, sp, #96	; 0x60
   2c670:	bl	14df0 <gcry_cipher_open@plt>
   2c674:	cmp	r0, #0
   2c678:	bne	2c658 <npth_sleep@plt+0x16f68>
   2c67c:	mov	r0, #7
   2c680:	bl	14f94 <gcry_cipher_get_algo_blklen@plt>
   2c684:	add	r3, sl, #42	; 0x2a
   2c688:	add	r3, r3, r0
   2c68c:	mov	r9, r0
   2c690:	str	r0, [sp, #72]	; 0x48
   2c694:	mov	r1, r9
   2c698:	mov	r0, r3
   2c69c:	str	r3, [sp, #68]	; 0x44
   2c6a0:	bl	4ebac <npth_sleep@plt+0x394bc>
   2c6a4:	str	r9, [sp, #88]	; 0x58
   2c6a8:	mul	r2, r9, r0
   2c6ac:	ldr	r0, [sp, #68]	; 0x44
   2c6b0:	str	r2, [sp, #76]	; 0x4c
   2c6b4:	bl	14d54 <gcry_malloc_secure@plt>
   2c6b8:	subs	r3, r0, #0
   2c6bc:	str	r3, [sp, #60]	; 0x3c
   2c6c0:	beq	2c96c <npth_sleep@plt+0x1727c>
   2c6c4:	ldr	r3, [sp, #72]	; 0x48
   2c6c8:	add	r9, r3, #4
   2c6cc:	ldr	r3, [pc, #1288]	; 2cbdc <npth_sleep@plt+0x174ec>
   2c6d0:	lsl	r9, r9, #1
   2c6d4:	str	r3, [sp, #92]	; 0x5c
   2c6d8:	b	2c41c <npth_sleep@plt+0x16d2c>
   2c6dc:	mov	r2, #12
   2c6e0:	ldr	r1, [sp, #64]	; 0x40
   2c6e4:	bl	150d8 <gcry_cipher_setiv@plt>
   2c6e8:	subs	r9, r0, #0
   2c6ec:	bne	2c524 <npth_sleep@plt+0x16e34>
   2c6f0:	ldr	r3, [sp, #56]	; 0x38
   2c6f4:	mov	r1, r7
   2c6f8:	sub	r2, r3, r7
   2c6fc:	ldr	r0, [sp, #96]	; 0x60
   2c700:	bl	14f7c <gcry_cipher_authenticate@plt>
   2c704:	subs	r9, r0, #0
   2c708:	bne	2c524 <npth_sleep@plt+0x16e34>
   2c70c:	mov	r2, #35	; 0x23
   2c710:	add	r1, sp, #132	; 0x84
   2c714:	ldr	r0, [sp, #96]	; 0x60
   2c718:	bl	14f7c <gcry_cipher_authenticate@plt>
   2c71c:	subs	r9, r0, #0
   2c720:	bne	2c524 <npth_sleep@plt+0x16e34>
   2c724:	ldr	r3, [sp, #56]	; 0x38
   2c728:	ldr	r0, [sp, #96]	; 0x60
   2c72c:	add	r1, r3, sl
   2c730:	sub	r7, r1, r7
   2c734:	sub	r2, r4, r7
   2c738:	bl	14f7c <gcry_cipher_authenticate@plt>
   2c73c:	subs	r9, r0, #0
   2c740:	bne	2c524 <npth_sleep@plt+0x16e34>
   2c744:	ldr	r4, [sp, #60]	; 0x3c
   2c748:	mov	r1, #40	; 0x28
   2c74c:	mov	r3, r4
   2c750:	mov	r2, sl
   2c754:	strb	r1, [r3], #2
   2c758:	strb	r1, [r4, #1]
   2c75c:	mov	r0, r3
   2c760:	ldr	r1, [sp, #56]	; 0x38
   2c764:	bl	1491c <memcpy@plt>
   2c768:	ldr	ip, [sp, #68]	; 0x44
   2c76c:	add	r1, r0, sl
   2c770:	add	r2, r1, #2
   2c774:	mov	r3, r0
   2c778:	sub	r2, r2, r4
   2c77c:	mov	r0, #41	; 0x29
   2c780:	cmp	r2, ip
   2c784:	strb	r0, [r3, sl]
   2c788:	strb	r0, [r1, #1]
   2c78c:	bne	2cb88 <npth_sleep@plt+0x17498>
   2c790:	mov	r3, r9
   2c794:	mov	r2, r9
   2c798:	mov	r1, #5
   2c79c:	ldr	r0, [sp, #96]	; 0x60
   2c7a0:	bl	14d18 <gcry_cipher_ctl@plt>
   2c7a4:	str	r9, [sp]
   2c7a8:	mov	r3, r9
   2c7ac:	ldr	r2, [sp, #68]	; 0x44
   2c7b0:	ldr	r1, [sp, #60]	; 0x3c
   2c7b4:	ldr	r0, [sp, #96]	; 0x60
   2c7b8:	bl	149c4 <gcry_cipher_encrypt@plt>
   2c7bc:	subs	r9, r0, #0
   2c7c0:	bne	2c524 <npth_sleep@plt+0x16e34>
   2c7c4:	ldr	r3, [sp, #68]	; 0x44
   2c7c8:	ldr	r2, [sp, #76]	; 0x4c
   2c7cc:	add	r3, r3, #16
   2c7d0:	cmp	r3, r2
   2c7d4:	bne	2cb74 <npth_sleep@plt+0x17484>
   2c7d8:	ldr	r3, [sp, #60]	; 0x3c
   2c7dc:	ldr	r2, [sp, #68]	; 0x44
   2c7e0:	ldr	r0, [sp, #96]	; 0x60
   2c7e4:	add	r1, r3, r2
   2c7e8:	mov	r2, #16
   2c7ec:	bl	15354 <gcry_cipher_gettag@plt>
   2c7f0:	mov	r3, #12
   2c7f4:	str	r3, [sp, #72]	; 0x48
   2c7f8:	mov	r9, r0
   2c7fc:	cmp	r9, #0
   2c800:	ldr	r0, [sp, #96]	; 0x60
   2c804:	bne	2c528 <npth_sleep@plt+0x16e38>
   2c808:	bl	15564 <gcry_cipher_close@plt>
   2c80c:	ldr	r3, [sp, #248]	; 0xf8
   2c810:	cmp	r3, #0
   2c814:	bne	2c830 <npth_sleep@plt+0x17140>
   2c818:	ldr	r3, [pc, #900]	; 2cba4 <npth_sleep@plt+0x174b4>
   2c81c:	ldr	r3, [r3, #160]	; 0xa0
   2c820:	cmp	r3, #0
   2c824:	bne	2cb3c <npth_sleep@plt+0x1744c>
   2c828:	bl	2bd64 <npth_sleep@plt+0x16674>
   2c82c:	str	r0, [sp, #248]	; 0xf8
   2c830:	add	r4, sp, #168	; 0xa8
   2c834:	ldr	r3, [sp, #248]	; 0xf8
   2c838:	ldr	r2, [pc, #928]	; 2cbe0 <npth_sleep@plt+0x174f0>
   2c83c:	mov	r1, #35	; 0x23
   2c840:	mov	r0, r4
   2c844:	bl	15264 <gpgrt_snprintf@plt>
   2c848:	ldr	r9, [sp, #92]	; 0x5c
   2c84c:	mov	r0, r9
   2c850:	bl	14f58 <strlen@plt>
   2c854:	mov	r7, r0
   2c858:	mov	r0, r4
   2c85c:	bl	14f58 <strlen@plt>
   2c860:	ldr	r3, [sp, #252]	; 0xfc
   2c864:	ldr	r1, [sp, #88]	; 0x58
   2c868:	cmp	r3, #0
   2c86c:	str	r4, [sp, #4]
   2c870:	ldr	r3, [pc, #876]	; 2cbe4 <npth_sleep@plt+0x174f4>
   2c874:	ldr	r4, [sp, #76]	; 0x4c
   2c878:	movne	r1, #12
   2c87c:	add	lr, sp, #108	; 0x6c
   2c880:	add	ip, sp, #104	; 0x68
   2c884:	str	r1, [sp, #16]
   2c888:	str	r1, [sp, #8]
   2c88c:	mov	r2, r9
   2c890:	str	r3, [sp, #36]	; 0x24
   2c894:	str	r3, [sp, #20]
   2c898:	mov	r1, r7
   2c89c:	str	r4, [sp, #32]
   2c8a0:	str	r4, [sp, #24]
   2c8a4:	str	lr, [sp, #28]
   2c8a8:	str	ip, [sp, #12]
   2c8ac:	add	r3, sp, #100	; 0x64
   2c8b0:	str	r0, [sp]
   2c8b4:	ldr	r0, [pc, #812]	; 2cbe8 <npth_sleep@plt+0x174f8>
   2c8b8:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   2c8bc:	subs	r9, r0, #0
   2c8c0:	beq	2c994 <npth_sleep@plt+0x172a4>
   2c8c4:	bl	14f58 <strlen@plt>
   2c8c8:	ldr	r1, [sp, #84]	; 0x54
   2c8cc:	ldr	r3, [sp, #100]	; 0x64
   2c8d0:	ldr	r7, [sp, #64]	; 0x40
   2c8d4:	ldr	r2, [r1]
   2c8d8:	ldr	r1, [r1, #4]
   2c8dc:	str	r2, [r9, r3]
   2c8e0:	add	r3, r9, r3
   2c8e4:	ldr	r2, [sp, #72]	; 0x48
   2c8e8:	str	r1, [r3, #4]
   2c8ec:	mov	r1, r7
   2c8f0:	mov	sl, r0
   2c8f4:	ldr	r0, [sp, #104]	; 0x68
   2c8f8:	add	r0, r9, r0
   2c8fc:	bl	1491c <memcpy@plt>
   2c900:	ldr	r4, [sp, #60]	; 0x3c
   2c904:	ldr	r0, [sp, #108]	; 0x6c
   2c908:	ldr	r2, [sp, #76]	; 0x4c
   2c90c:	mov	r1, r4
   2c910:	add	r0, r9, r0
   2c914:	bl	1491c <memcpy@plt>
   2c918:	mov	r0, r7
   2c91c:	bl	149dc <gcry_free@plt>
   2c920:	mov	r0, r4
   2c924:	bl	149dc <gcry_free@plt>
   2c928:	b	2c548 <npth_sleep@plt+0x16e58>
   2c92c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2c930:	subs	r9, r0, #0
   2c934:	bne	2c95c <npth_sleep@plt+0x1726c>
   2c938:	ldr	r3, [sp, #64]	; 0x40
   2c93c:	str	r3, [sp, #84]	; 0x54
   2c940:	b	2c448 <npth_sleep@plt+0x16d58>
   2c944:	bl	14a60 <__stack_chk_fail@plt>
   2c948:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2c94c:	subs	r5, r0, #0
   2c950:	uxthne	r5, r5
   2c954:	orrne	r5, r5, #67108864	; 0x4000000
   2c958:	b	2c64c <npth_sleep@plt+0x16f5c>
   2c95c:	uxth	r9, r9
   2c960:	orr	r9, r9, #67108864	; 0x4000000
   2c964:	ldr	r0, [sp, #96]	; 0x60
   2c968:	b	2c528 <npth_sleep@plt+0x16e38>
   2c96c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2c970:	mov	r3, #0
   2c974:	str	r3, [sp, #60]	; 0x3c
   2c978:	str	r3, [sp, #64]	; 0x40
   2c97c:	cmp	r0, #0
   2c980:	uxthne	r0, r0
   2c984:	orrne	r0, r0, #67108864	; 0x4000000
   2c988:	mov	r9, r0
   2c98c:	ldr	r0, [sp, #96]	; 0x60
   2c990:	b	2c528 <npth_sleep@plt+0x16e38>
   2c994:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2c998:	subs	r9, r0, #0
   2c99c:	uxthne	r9, r9
   2c9a0:	orrne	r9, r9, #67108864	; 0x4000000
   2c9a4:	b	2c52c <npth_sleep@plt+0x16e3c>
   2c9a8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2c9ac:	cmp	r0, #0
   2c9b0:	uxthne	r0, r0
   2c9b4:	orrne	r0, r0, #67108864	; 0x4000000
   2c9b8:	mov	r9, r0
   2c9bc:	b	2c4d0 <npth_sleep@plt+0x16de0>
   2c9c0:	ldr	r3, [sp, #56]	; 0x38
   2c9c4:	mov	r1, r7
   2c9c8:	sub	r2, r3, r7
   2c9cc:	ldr	r0, [sp, #108]	; 0x6c
   2c9d0:	bl	149ac <gcry_md_write@plt>
   2c9d4:	mov	r2, sl
   2c9d8:	ldr	r1, [sp, #56]	; 0x38
   2c9dc:	ldr	r0, [sp, #108]	; 0x6c
   2c9e0:	bl	149ac <gcry_md_write@plt>
   2c9e4:	mov	r2, #35	; 0x23
   2c9e8:	add	r1, sp, #132	; 0x84
   2c9ec:	ldr	r0, [sp, #108]	; 0x6c
   2c9f0:	bl	149ac <gcry_md_write@plt>
   2c9f4:	ldr	r3, [sp, #56]	; 0x38
   2c9f8:	ldr	r0, [sp, #108]	; 0x6c
   2c9fc:	add	r1, r3, sl
   2ca00:	sub	r7, r1, r7
   2ca04:	sub	r2, r4, r7
   2ca08:	bl	149ac <gcry_md_write@plt>
   2ca0c:	mov	r1, #2
   2ca10:	ldr	r0, [sp, #108]	; 0x6c
   2ca14:	bl	14874 <gcry_md_read@plt>
   2ca18:	add	ip, sp, #112	; 0x70
   2ca1c:	ldr	r7, [sp, #60]	; 0x3c
   2ca20:	mov	r4, r7
   2ca24:	mov	lr, r0
   2ca28:	ldr	r0, [r0]
   2ca2c:	ldr	r1, [lr, #4]
   2ca30:	ldr	r2, [lr, #8]
   2ca34:	ldr	r3, [lr, #12]
   2ca38:	stmia	ip!, {r0, r1, r2, r3}
   2ca3c:	ldr	r0, [lr, #16]
   2ca40:	str	r0, [ip]
   2ca44:	ldr	r0, [sp, #108]	; 0x6c
   2ca48:	bl	147cc <gcry_md_close@plt>
   2ca4c:	mov	r3, #40	; 0x28
   2ca50:	strb	r3, [r4], #2
   2ca54:	str	r7, [sp, #60]	; 0x3c
   2ca58:	strb	r3, [r7, #1]
   2ca5c:	ldr	r7, [pc, #392]	; 2cbec <npth_sleep@plt+0x174fc>
   2ca60:	mov	r2, sl
   2ca64:	mov	r0, r4
   2ca68:	ldr	r1, [sp, #56]	; 0x38
   2ca6c:	bl	1491c <memcpy@plt>
   2ca70:	ldm	r7!, {r0, r1, r2, r3}
   2ca74:	add	ip, r4, sl
   2ca78:	add	lr, sp, #112	; 0x70
   2ca7c:	str	r0, [r4, sl]
   2ca80:	str	r1, [ip, #4]
   2ca84:	str	r2, [ip, #8]
   2ca88:	str	r3, [ip, #12]
   2ca8c:	ldm	lr!, {r0, r1, r2, r3}
   2ca90:	add	sl, ip, #39	; 0x27
   2ca94:	ldrb	r7, [r7]
   2ca98:	ldr	r4, [sp, #72]	; 0x48
   2ca9c:	str	r0, [ip, #17]
   2caa0:	str	r1, [ip, #21]
   2caa4:	ldr	r0, [lr]
   2caa8:	ldr	r1, [sp, #64]	; 0x40
   2caac:	mov	lr, #41	; 0x29
   2cab0:	strb	r7, [ip, #16]
   2cab4:	str	r0, [ip, #33]	; 0x21
   2cab8:	str	r2, [ip, #25]
   2cabc:	str	r3, [ip, #29]
   2cac0:	mov	r2, r4
   2cac4:	mov	r0, sl
   2cac8:	strb	lr, [ip, #37]	; 0x25
   2cacc:	strb	lr, [ip, #38]	; 0x26
   2cad0:	add	r1, r1, r4
   2cad4:	bl	1491c <memcpy@plt>
   2cad8:	ldr	r7, [sp, #60]	; 0x3c
   2cadc:	add	r3, sl, r4
   2cae0:	ldr	r2, [sp, #68]	; 0x44
   2cae4:	sub	r3, r3, r7
   2cae8:	cmp	r3, r2
   2caec:	bne	2cb88 <npth_sleep@plt+0x17498>
   2caf0:	str	r9, [sp]
   2caf4:	mov	r3, r9
   2caf8:	ldr	r2, [sp, #76]	; 0x4c
   2cafc:	ldr	r1, [sp, #60]	; 0x3c
   2cb00:	ldr	r0, [sp, #96]	; 0x60
   2cb04:	bl	149c4 <gcry_cipher_encrypt@plt>
   2cb08:	mov	r9, r0
   2cb0c:	b	2c7fc <npth_sleep@plt+0x1710c>
   2cb10:	mov	r2, #16
   2cb14:	ldr	r1, [sp, #80]	; 0x50
   2cb18:	ldr	r0, [sp, #96]	; 0x60
   2cb1c:	bl	148a4 <gcry_cipher_setkey@plt>
   2cb20:	mov	r9, r0
   2cb24:	b	2c4c8 <npth_sleep@plt+0x16dd8>
   2cb28:	ldr	r0, [sp, #80]	; 0x50
   2cb2c:	bl	149dc <gcry_free@plt>
   2cb30:	ldr	r9, [pc, #184]	; 2cbf0 <npth_sleep@plt+0x17500>
   2cb34:	ldr	r0, [sp, #96]	; 0x60
   2cb38:	b	2c528 <npth_sleep@plt+0x16e38>
   2cb3c:	cmp	r3, #65536	; 0x10000
   2cb40:	movcc	r3, #65536	; 0x10000
   2cb44:	str	r3, [sp, #248]	; 0xf8
   2cb48:	b	2c830 <npth_sleep@plt+0x17140>
   2cb4c:	cmp	r0, #65536	; 0x10000
   2cb50:	movcc	r0, #65536	; 0x10000
   2cb54:	b	2c480 <npth_sleep@plt+0x16d90>
   2cb58:	mov	r5, r9
   2cb5c:	b	2bf6c <npth_sleep@plt+0x1687c>
   2cb60:	ldr	r3, [pc, #140]	; 2cbf4 <npth_sleep@plt+0x17504>
   2cb64:	ldr	r2, [pc, #140]	; 2cbf8 <npth_sleep@plt+0x17508>
   2cb68:	ldr	r1, [pc, #140]	; 2cbfc <npth_sleep@plt+0x1750c>
   2cb6c:	ldr	r0, [pc, #140]	; 2cc00 <npth_sleep@plt+0x17510>
   2cb70:	bl	156e4 <__assert_fail@plt>
   2cb74:	ldr	r3, [pc, #136]	; 2cc04 <npth_sleep@plt+0x17514>
   2cb78:	mov	r2, #540	; 0x21c
   2cb7c:	ldr	r1, [pc, #120]	; 2cbfc <npth_sleep@plt+0x1750c>
   2cb80:	ldr	r0, [pc, #128]	; 2cc08 <npth_sleep@plt+0x17518>
   2cb84:	bl	3d80c <npth_sleep@plt+0x2811c>
   2cb88:	ldr	r3, [pc, #124]	; 2cc0c <npth_sleep@plt+0x1751c>
   2cb8c:	ldr	r2, [pc, #124]	; 2cc10 <npth_sleep@plt+0x17520>
   2cb90:	ldr	r1, [pc, #100]	; 2cbfc <npth_sleep@plt+0x1750c>
   2cb94:	ldr	r0, [pc, #120]	; 2cc14 <npth_sleep@plt+0x17524>
   2cb98:	bl	156e4 <__assert_fail@plt>
   2cb9c:	andeq	ip, r6, r8, lsr r8
   2cba0:	muleq	r5, ip, r7
   2cba4:	muleq	r6, r8, r9
   2cba8:	streq	r0, [r0], #-83	; 0xffffffad
   2cbac:	andeq	r4, r5, r8, lsl #7
   2cbb0:	strdeq	r7, [r5], -ip
   2cbb4:	andeq	r5, r5, ip, lsl #20
   2cbb8:	andeq	r7, r5, r4, ror #11
   2cbbc:	streq	r0, [r0], #-104	; 0xffffff98
   2cbc0:	andeq	r5, r5, r8, lsl r5
   2cbc4:	andeq	r7, r5, ip, asr r7
   2cbc8:	andeq	r6, r5, ip, ror r8
   2cbcc:	andeq	r7, r5, r0, ror #14
   2cbd0:	streq	r0, [r0], #-84	; 0xffffffac
   2cbd4:	andeq	r7, r5, r4, lsl #15
   2cbd8:	andeq	r7, r5, r4, lsr r8
   2cbdc:	andeq	r7, r5, r8, ror #14
   2cbe0:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   2cbe4:	andeq	r5, r5, r8, asr r2
   2cbe8:	strdeq	r7, [r5], -r4
   2cbec:			; <UNDEFINED> instruction: 0x000577b0
   2cbf0:	streq	r0, [r0], #-177	; 0xffffff4f
   2cbf4:	andeq	r7, r5, r8, lsr #13
   2cbf8:	strdeq	r0, [r0], -sp
   2cbfc:	andeq	r7, r5, r4, lsr #14
   2cc00:	andeq	r7, r5, r4, asr #16
   2cc04:	muleq	r5, r8, r6
   2cc08:	ldrdeq	r7, [r5], -ip
   2cc0c:	andeq	r7, r5, r8, lsl #13
   2cc10:	andeq	r0, r0, r5, lsl r2
   2cc14:	andeq	r7, r5, r4, asr #15
   2cc18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cc1c:	sub	sp, sp, #132	; 0x84
   2cc20:	cmp	r3, #0
   2cc24:	str	r2, [sp, #20]
   2cc28:	ldr	r2, [sp, #168]	; 0xa8
   2cc2c:	str	r0, [sp, #32]
   2cc30:	str	r2, [sp, #24]
   2cc34:	ldr	r0, [pc, #4028]	; 2dbf8 <npth_sleep@plt+0x18508>
   2cc38:	ldr	r2, [sp, #172]	; 0xac
   2cc3c:	mov	sl, r1
   2cc40:	str	r2, [sp, #28]
   2cc44:	movne	r2, #0
   2cc48:	ldr	r0, [r0]
   2cc4c:	strbne	r2, [r3]
   2cc50:	ldrb	r2, [r1]
   2cc54:	str	r0, [sp, #124]	; 0x7c
   2cc58:	str	r1, [sp, #72]	; 0x48
   2cc5c:	cmp	r2, #40	; 0x28
   2cc60:	beq	2cc88 <npth_sleep@plt+0x17598>
   2cc64:	ldr	r6, [pc, #4056]	; 2dc44 <npth_sleep@plt+0x18554>
   2cc68:	ldr	r3, [pc, #3976]	; 2dbf8 <npth_sleep@plt+0x18508>
   2cc6c:	ldr	r2, [sp, #124]	; 0x7c
   2cc70:	mov	r0, r6
   2cc74:	ldr	r3, [r3]
   2cc78:	cmp	r2, r3
   2cc7c:	bne	2d660 <npth_sleep@plt+0x17f70>
   2cc80:	add	sp, sp, #132	; 0x84
   2cc84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cc88:	ldrb	r0, [r1, #1]
   2cc8c:	add	r5, r1, #1
   2cc90:	str	r5, [sp, #72]	; 0x48
   2cc94:	sub	r0, r0, #48	; 0x30
   2cc98:	uxtb	r2, r0
   2cc9c:	cmp	r2, #9
   2cca0:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2cca4:	mov	r2, #0
   2cca8:	b	2ccc0 <npth_sleep@plt+0x175d0>
   2ccac:	sub	r0, r1, #48	; 0x30
   2ccb0:	mov	r5, r4
   2ccb4:	uxtb	r1, r0
   2ccb8:	cmp	r1, #9
   2ccbc:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2ccc0:	ldrb	r1, [r5, #1]
   2ccc4:	add	r2, r2, r2, lsl #2
   2ccc8:	add	r4, r5, #1
   2cccc:	subs	ip, r1, #58	; 0x3a
   2ccd0:	movne	ip, #1
   2ccd4:	cmp	r1, #0
   2ccd8:	cmpne	r1, #58	; 0x3a
   2ccdc:	add	r2, r0, r2, lsl #1
   2cce0:	bne	2ccac <npth_sleep@plt+0x175bc>
   2cce4:	cmp	r2, #0
   2cce8:	moveq	ip, #1
   2ccec:	cmp	ip, #0
   2ccf0:	bne	2cc64 <npth_sleep@plt+0x17574>
   2ccf4:	add	r0, r5, #2
   2ccf8:	cmp	r2, #21
   2ccfc:	str	r0, [sp, #72]	; 0x48
   2cd00:	bne	2cf8c <npth_sleep@plt+0x1789c>
   2cd04:	ldr	r1, [pc, #3824]	; 2dbfc <npth_sleep@plt+0x1850c>
   2cd08:	str	r3, [sp, #36]	; 0x24
   2cd0c:	bl	149e8 <memcmp@plt>
   2cd10:	cmp	r0, #0
   2cd14:	bne	2cf8c <npth_sleep@plt+0x1789c>
   2cd18:	ldrb	r2, [r4, #22]
   2cd1c:	add	r3, r5, #23
   2cd20:	str	r3, [sp, #40]	; 0x28
   2cd24:	cmp	r2, #40	; 0x28
   2cd28:	str	r3, [sp, #72]	; 0x48
   2cd2c:	bne	2cf8c <npth_sleep@plt+0x1789c>
   2cd30:	add	r0, r5, #24
   2cd34:	ldr	r3, [sp, #36]	; 0x24
   2cd38:	mov	r7, r0
   2cd3c:	mov	r8, #1
   2cd40:	ldrb	r2, [r7]
   2cd44:	cmp	r2, #40	; 0x28
   2cd48:	addeq	r8, r8, #1
   2cd4c:	addeq	r7, r7, #1
   2cd50:	beq	2cd40 <npth_sleep@plt+0x17650>
   2cd54:	cmp	r2, #41	; 0x29
   2cd58:	beq	2cdc8 <npth_sleep@plt+0x176d8>
   2cd5c:	sub	r2, r2, #48	; 0x30
   2cd60:	uxtb	r1, r2
   2cd64:	cmp	r1, #9
   2cd68:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2cd6c:	mov	r1, #0
   2cd70:	b	2cd88 <npth_sleep@plt+0x17698>
   2cd74:	sub	r2, ip, #48	; 0x30
   2cd78:	mov	r7, lr
   2cd7c:	uxtb	ip, r2
   2cd80:	cmp	ip, #9
   2cd84:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2cd88:	ldrb	ip, [r7, #1]
   2cd8c:	add	r1, r1, r1, lsl #2
   2cd90:	add	lr, r7, #1
   2cd94:	subs	r5, ip, #58	; 0x3a
   2cd98:	movne	r5, #1
   2cd9c:	cmp	ip, #0
   2cda0:	cmpne	ip, #58	; 0x3a
   2cda4:	add	r1, r2, r1, lsl #1
   2cda8:	bne	2cd74 <npth_sleep@plt+0x17684>
   2cdac:	cmp	r1, #0
   2cdb0:	moveq	r5, #1
   2cdb4:	cmp	r5, #0
   2cdb8:	bne	2cc64 <npth_sleep@plt+0x17574>
   2cdbc:	add	r1, r1, #2
   2cdc0:	add	r7, r7, r1
   2cdc4:	b	2cd40 <npth_sleep@plt+0x17650>
   2cdc8:	subs	r8, r8, #1
   2cdcc:	add	r7, r7, #1
   2cdd0:	bne	2cd40 <npth_sleep@plt+0x17650>
   2cdd4:	ldrb	r1, [r4, #23]
   2cdd8:	str	r0, [sp, #72]	; 0x48
   2cddc:	sub	r1, r1, #48	; 0x30
   2cde0:	uxtb	r2, r1
   2cde4:	cmp	r2, #9
   2cde8:	bls	2ce04 <npth_sleep@plt+0x17714>
   2cdec:	b	2cc64 <npth_sleep@plt+0x17574>
   2cdf0:	sub	r1, r2, #48	; 0x30
   2cdf4:	mov	r0, ip
   2cdf8:	uxtb	r2, r1
   2cdfc:	cmp	r2, #9
   2ce00:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2ce04:	ldrb	r2, [r0, #1]
   2ce08:	add	r8, r8, r8, lsl #2
   2ce0c:	add	ip, r0, #1
   2ce10:	subs	lr, r2, #58	; 0x3a
   2ce14:	movne	lr, #1
   2ce18:	cmp	r2, #0
   2ce1c:	cmpne	r2, #58	; 0x3a
   2ce20:	add	r8, r1, r8, lsl #1
   2ce24:	bne	2cdf0 <npth_sleep@plt+0x17700>
   2ce28:	cmp	r8, #0
   2ce2c:	moveq	lr, #1
   2ce30:	cmp	lr, #0
   2ce34:	bne	2cc64 <npth_sleep@plt+0x17574>
   2ce38:	ldr	r4, [pc, #3520]	; 2dc00 <npth_sleep@plt+0x18510>
   2ce3c:	ldr	r5, [pc, #3520]	; 2dc04 <npth_sleep@plt+0x18514>
   2ce40:	add	r6, r0, #2
   2ce44:	mov	r9, r3
   2ce48:	mov	r0, #3
   2ce4c:	str	r6, [sp, #44]	; 0x2c
   2ce50:	str	r6, [sp, #72]	; 0x48
   2ce54:	cmp	r8, r0
   2ce58:	bne	2cf94 <npth_sleep@plt+0x178a4>
   2ce5c:	mov	r1, r5
   2ce60:	mov	r2, r8
   2ce64:	mov	r0, r6
   2ce68:	bl	149e8 <memcmp@plt>
   2ce6c:	cmp	r0, #0
   2ce70:	bne	2cf94 <npth_sleep@plt+0x178a4>
   2ce74:	ldr	r2, [sp, #44]	; 0x2c
   2ce78:	cmp	r9, #0
   2ce7c:	add	r5, r2, r8
   2ce80:	str	r5, [sp, #72]	; 0x48
   2ce84:	ldrb	r2, [r2, r8]
   2ce88:	beq	2d5d0 <npth_sleep@plt+0x17ee0>
   2ce8c:	cmp	r2, #40	; 0x28
   2ce90:	bne	2cc64 <npth_sleep@plt+0x17574>
   2ce94:	mov	r4, r5
   2ce98:	str	r9, [sp, #36]	; 0x24
   2ce9c:	ldrb	r1, [r4, #1]
   2cea0:	add	r4, r4, #1
   2cea4:	str	r4, [sp, #72]	; 0x48
   2cea8:	sub	r1, r1, #48	; 0x30
   2ceac:	uxtb	r3, r1
   2ceb0:	cmp	r3, #9
   2ceb4:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2ceb8:	mov	fp, #0
   2cebc:	b	2ced4 <npth_sleep@plt+0x177e4>
   2cec0:	sub	r1, r3, #48	; 0x30
   2cec4:	mov	r4, r6
   2cec8:	uxtb	r3, r1
   2cecc:	cmp	r3, #9
   2ced0:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2ced4:	ldrb	r3, [r4, #1]
   2ced8:	add	fp, fp, fp, lsl #2
   2cedc:	add	r6, r4, #1
   2cee0:	subs	r0, r3, #58	; 0x3a
   2cee4:	movne	r0, #1
   2cee8:	cmp	r3, #0
   2ceec:	cmpne	r3, #58	; 0x3a
   2cef0:	add	fp, r1, fp, lsl #1
   2cef4:	bne	2cec0 <npth_sleep@plt+0x177d0>
   2cef8:	cmp	fp, #0
   2cefc:	moveq	r0, #1
   2cf00:	cmp	r0, #0
   2cf04:	bne	2cc64 <npth_sleep@plt+0x17574>
   2cf08:	add	r9, r4, #2
   2cf0c:	cmp	fp, #12
   2cf10:	str	r9, [sp, #72]	; 0x48
   2cf14:	bne	2cfac <npth_sleep@plt+0x178bc>
   2cf18:	mov	r2, fp
   2cf1c:	ldr	r1, [pc, #3364]	; 2dc48 <npth_sleep@plt+0x18558>
   2cf20:	mov	r0, r9
   2cf24:	bl	149e8 <memcmp@plt>
   2cf28:	cmp	r0, #0
   2cf2c:	bne	2cfac <npth_sleep@plt+0x178bc>
   2cf30:	ldrb	r2, [r6, #13]
   2cf34:	add	r4, r4, #14
   2cf38:	ldr	r3, [sp, #36]	; 0x24
   2cf3c:	sub	r2, r2, #48	; 0x30
   2cf40:	str	r4, [sp, #72]	; 0x48
   2cf44:	uxtb	r1, r2
   2cf48:	cmp	r1, #9
   2cf4c:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2cf50:	ldrb	r1, [r4, #1]
   2cf54:	add	r0, r0, r0, lsl #2
   2cf58:	add	lr, r4, #1
   2cf5c:	subs	ip, r1, #58	; 0x3a
   2cf60:	movne	ip, #1
   2cf64:	cmp	r1, #0
   2cf68:	cmpne	r1, #58	; 0x3a
   2cf6c:	add	r0, r2, r0, lsl #1
   2cf70:	beq	2d57c <npth_sleep@plt+0x17e8c>
   2cf74:	sub	r2, r1, #48	; 0x30
   2cf78:	mov	r4, lr
   2cf7c:	uxtb	r1, r2
   2cf80:	cmp	r1, #9
   2cf84:	bls	2cf50 <npth_sleep@plt+0x17860>
   2cf88:	b	2cc64 <npth_sleep@plt+0x17574>
   2cf8c:	ldr	r6, [pc, #3240]	; 2dc3c <npth_sleep@plt+0x1854c>
   2cf90:	b	2cc68 <npth_sleep@plt+0x17578>
   2cf94:	ldr	r5, [r4, #20]!
   2cf98:	cmp	r5, #0
   2cf9c:	beq	2d560 <npth_sleep@plt+0x17e70>
   2cfa0:	mov	r0, r5
   2cfa4:	bl	14f58 <strlen@plt>
   2cfa8:	b	2ce54 <npth_sleep@plt+0x17764>
   2cfac:	mov	r1, #1
   2cfb0:	add	r9, r9, fp
   2cfb4:	str	r9, [sp, #72]	; 0x48
   2cfb8:	ldrb	r2, [r9]
   2cfbc:	cmp	r2, #40	; 0x28
   2cfc0:	addeq	r1, r1, #1
   2cfc4:	addeq	r4, r9, #1
   2cfc8:	beq	2d03c <npth_sleep@plt+0x1794c>
   2cfcc:	cmp	r2, #41	; 0x29
   2cfd0:	beq	2d044 <npth_sleep@plt+0x17954>
   2cfd4:	sub	r2, r2, #48	; 0x30
   2cfd8:	uxtb	r3, r2
   2cfdc:	cmp	r3, #9
   2cfe0:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2cfe4:	mov	r3, #0
   2cfe8:	b	2d000 <npth_sleep@plt+0x17910>
   2cfec:	sub	r2, r0, #48	; 0x30
   2cff0:	mov	r9, lr
   2cff4:	uxtb	r0, r2
   2cff8:	cmp	r0, #9
   2cffc:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2d000:	ldrb	r0, [r9, #1]
   2d004:	add	r3, r3, r3, lsl #2
   2d008:	add	lr, r9, #1
   2d00c:	subs	ip, r0, #58	; 0x3a
   2d010:	movne	ip, #1
   2d014:	cmp	r0, #0
   2d018:	cmpne	r0, #58	; 0x3a
   2d01c:	add	r3, r2, r3, lsl #1
   2d020:	bne	2cfec <npth_sleep@plt+0x178fc>
   2d024:	cmp	r3, #0
   2d028:	moveq	ip, #1
   2d02c:	cmp	ip, #0
   2d030:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d034:	add	r3, r3, #2
   2d038:	add	r4, r9, r3
   2d03c:	mov	r9, r4
   2d040:	b	2cfb8 <npth_sleep@plt+0x178c8>
   2d044:	subs	r1, r1, #1
   2d048:	add	r4, r9, #1
   2d04c:	bne	2d03c <npth_sleep@plt+0x1794c>
   2d050:	ldrb	r3, [r9, #1]
   2d054:	str	r4, [sp, #72]	; 0x48
   2d058:	cmp	r3, #40	; 0x28
   2d05c:	beq	2ce9c <npth_sleep@plt+0x177ac>
   2d060:	str	r7, [sp, #36]	; 0x24
   2d064:	ldrb	r7, [r5, #1]
   2d068:	add	fp, r5, #1
   2d06c:	str	fp, [sp, #72]	; 0x48
   2d070:	sub	r1, r7, #48	; 0x30
   2d074:	uxtb	r2, r1
   2d078:	cmp	r2, #9
   2d07c:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2d080:	mov	r8, fp
   2d084:	mov	r6, #0
   2d088:	b	2d0a0 <npth_sleep@plt+0x179b0>
   2d08c:	sub	r1, r3, #48	; 0x30
   2d090:	mov	r8, r9
   2d094:	uxtb	r3, r1
   2d098:	cmp	r3, #9
   2d09c:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2d0a0:	ldrb	r3, [r8, #1]
   2d0a4:	add	r6, r6, r6, lsl #2
   2d0a8:	add	r9, r8, #1
   2d0ac:	subs	ip, r3, #58	; 0x3a
   2d0b0:	movne	ip, #1
   2d0b4:	cmp	r3, #0
   2d0b8:	cmpne	r3, #58	; 0x3a
   2d0bc:	add	r6, r1, r6, lsl #1
   2d0c0:	bne	2d08c <npth_sleep@plt+0x1799c>
   2d0c4:	cmp	r6, #0
   2d0c8:	moveq	ip, #1
   2d0cc:	cmp	ip, #0
   2d0d0:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d0d4:	add	r4, r8, #2
   2d0d8:	cmp	r6, #9
   2d0dc:	str	r4, [sp, #72]	; 0x48
   2d0e0:	bne	2d1a4 <npth_sleep@plt+0x17ab4>
   2d0e4:	mov	r2, r6
   2d0e8:	ldr	r1, [pc, #2840]	; 2dc08 <npth_sleep@plt+0x18518>
   2d0ec:	mov	r0, r4
   2d0f0:	bl	149e8 <memcmp@plt>
   2d0f4:	cmp	r0, #0
   2d0f8:	bne	2d1a4 <npth_sleep@plt+0x17ab4>
   2d0fc:	mov	r4, fp
   2d100:	str	fp, [sp, #44]	; 0x2c
   2d104:	mov	fp, r7
   2d108:	ldr	r7, [sp, #36]	; 0x24
   2d10c:	mov	r6, #1
   2d110:	mov	r3, fp
   2d114:	add	r8, r8, #11
   2d118:	str	r8, [sp, #72]	; 0x48
   2d11c:	cmp	r3, #40	; 0x28
   2d120:	addeq	r6, r6, #1
   2d124:	addeq	r4, r4, #1
   2d128:	beq	2d19c <npth_sleep@plt+0x17aac>
   2d12c:	cmp	r3, #41	; 0x29
   2d130:	beq	2d25c <npth_sleep@plt+0x17b6c>
   2d134:	sub	r1, r3, #48	; 0x30
   2d138:	uxtb	r3, r1
   2d13c:	cmp	r3, #9
   2d140:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2d144:	mov	r3, #0
   2d148:	b	2d160 <npth_sleep@plt+0x17a70>
   2d14c:	sub	r1, r2, #48	; 0x30
   2d150:	mov	r4, r0
   2d154:	uxtb	r2, r1
   2d158:	cmp	r2, #9
   2d15c:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2d160:	ldrb	r2, [r4, #1]
   2d164:	add	r3, r3, r3, lsl #2
   2d168:	add	r0, r4, #1
   2d16c:	subs	ip, r2, #58	; 0x3a
   2d170:	movne	ip, #1
   2d174:	cmp	r2, #0
   2d178:	cmpne	r2, #58	; 0x3a
   2d17c:	add	r3, r1, r3, lsl #1
   2d180:	bne	2d14c <npth_sleep@plt+0x17a5c>
   2d184:	cmp	r3, #0
   2d188:	moveq	ip, #1
   2d18c:	cmp	ip, #0
   2d190:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d194:	add	r3, r3, #2
   2d198:	add	r4, r4, r3
   2d19c:	ldrb	r3, [r4]
   2d1a0:	b	2d11c <npth_sleep@plt+0x17a2c>
   2d1a4:	mov	ip, #1
   2d1a8:	add	r0, r4, r6
   2d1ac:	str	r0, [sp, #72]	; 0x48
   2d1b0:	ldrb	r2, [r0]
   2d1b4:	cmp	r2, #40	; 0x28
   2d1b8:	addeq	ip, ip, #1
   2d1bc:	addeq	r5, r0, #1
   2d1c0:	beq	2d234 <npth_sleep@plt+0x17b44>
   2d1c4:	cmp	r2, #41	; 0x29
   2d1c8:	beq	2d23c <npth_sleep@plt+0x17b4c>
   2d1cc:	sub	r2, r2, #48	; 0x30
   2d1d0:	uxtb	r3, r2
   2d1d4:	cmp	r3, #9
   2d1d8:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2d1dc:	mov	r3, #0
   2d1e0:	b	2d1f8 <npth_sleep@plt+0x17b08>
   2d1e4:	sub	r2, r1, #48	; 0x30
   2d1e8:	mov	r0, r4
   2d1ec:	uxtb	r1, r2
   2d1f0:	cmp	r1, #9
   2d1f4:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2d1f8:	ldrb	r1, [r0, #1]
   2d1fc:	add	r3, r3, r3, lsl #2
   2d200:	add	r4, r0, #1
   2d204:	subs	lr, r1, #58	; 0x3a
   2d208:	movne	lr, #1
   2d20c:	cmp	r1, #0
   2d210:	cmpne	r1, #58	; 0x3a
   2d214:	add	r3, r2, r3, lsl #1
   2d218:	bne	2d1e4 <npth_sleep@plt+0x17af4>
   2d21c:	cmp	r3, #0
   2d220:	moveq	lr, #1
   2d224:	cmp	lr, #0
   2d228:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d22c:	add	r3, r3, #2
   2d230:	add	r5, r0, r3
   2d234:	mov	r0, r5
   2d238:	b	2d1b0 <npth_sleep@plt+0x17ac0>
   2d23c:	subs	ip, ip, #1
   2d240:	add	r5, r0, #1
   2d244:	bne	2d234 <npth_sleep@plt+0x17b44>
   2d248:	ldrb	r3, [r0, #1]
   2d24c:	str	r5, [sp, #72]	; 0x48
   2d250:	cmp	r3, #40	; 0x28
   2d254:	beq	2d064 <npth_sleep@plt+0x17974>
   2d258:	b	2cc64 <npth_sleep@plt+0x17574>
   2d25c:	subs	r6, r6, #1
   2d260:	add	r4, r4, #1
   2d264:	bne	2d19c <npth_sleep@plt+0x17aac>
   2d268:	ldrb	r2, [r9, #10]
   2d26c:	sub	r2, r2, #48	; 0x30
   2d270:	uxtb	r3, r2
   2d274:	cmp	r3, #9
   2d278:	movls	r9, r6
   2d27c:	bls	2d298 <npth_sleep@plt+0x17ba8>
   2d280:	b	2cc64 <npth_sleep@plt+0x17574>
   2d284:	sub	r2, r3, #48	; 0x30
   2d288:	mov	r8, r1
   2d28c:	uxtb	r3, r2
   2d290:	cmp	r3, #9
   2d294:	bhi	2cc64 <npth_sleep@plt+0x17574>
   2d298:	ldrb	r3, [r8, #1]
   2d29c:	add	r9, r9, r9, lsl #2
   2d2a0:	add	r1, r8, #1
   2d2a4:	subs	r0, r3, #58	; 0x3a
   2d2a8:	movne	r0, #1
   2d2ac:	cmp	r3, #0
   2d2b0:	cmpne	r3, #58	; 0x3a
   2d2b4:	add	r9, r2, r9, lsl #1
   2d2b8:	bne	2d284 <npth_sleep@plt+0x17b94>
   2d2bc:	cmp	r9, #0
   2d2c0:	moveq	r0, #1
   2d2c4:	cmp	r0, #0
   2d2c8:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d2cc:	ldr	r2, [pc, #2360]	; 2dc0c <npth_sleep@plt+0x1851c>
   2d2d0:	add	r3, r8, #2
   2d2d4:	add	fp, r2, #212	; 0xd4
   2d2d8:	str	r3, [sp, #36]	; 0x24
   2d2dc:	str	r3, [sp, #72]	; 0x48
   2d2e0:	ldr	r8, [fp, r6, lsl #4]
   2d2e4:	mov	r0, r8
   2d2e8:	bl	14f58 <strlen@plt>
   2d2ec:	cmp	r9, r0
   2d2f0:	bne	2d568 <npth_sleep@plt+0x17e78>
   2d2f4:	mov	r1, r8
   2d2f8:	ldr	r8, [sp, #36]	; 0x24
   2d2fc:	mov	r2, r9
   2d300:	mov	r0, r8
   2d304:	bl	149e8 <memcmp@plt>
   2d308:	cmp	r0, #0
   2d30c:	bne	2d568 <npth_sleep@plt+0x17e78>
   2d310:	ldr	r3, [pc, #2292]	; 2dc0c <npth_sleep@plt+0x1851c>
   2d314:	add	fp, r3, r6, lsl #4
   2d318:	add	r3, r8, r9
   2d31c:	ldr	r6, [fp, #216]	; 0xd8
   2d320:	str	r3, [sp, #72]	; 0x48
   2d324:	cmp	r6, #0
   2d328:	beq	2d5e0 <npth_sleep@plt+0x17ef0>
   2d32c:	ldr	r2, [sp, #36]	; 0x24
   2d330:	ldrb	r2, [r2, r9]
   2d334:	cmp	r2, #40	; 0x28
   2d338:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d33c:	ldrb	r2, [r3, #1]
   2d340:	cmp	r2, #40	; 0x28
   2d344:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d348:	ldrb	r2, [fp, #224]	; 0xe0
   2d34c:	add	r3, r3, #2
   2d350:	str	r3, [sp, #72]	; 0x48
   2d354:	and	r3, r2, #1
   2d358:	str	r3, [sp, #32]
   2d35c:	ldr	r3, [fp, #220]	; 0xdc
   2d360:	add	r0, sp, #72	; 0x48
   2d364:	str	r3, [sp, #36]	; 0x24
   2d368:	bl	2b9e8 <npth_sleep@plt+0x162f8>
   2d36c:	subs	r2, r0, #0
   2d370:	beq	2cc64 <npth_sleep@plt+0x17574>
   2d374:	cmp	r2, #4
   2d378:	bne	2d574 <npth_sleep@plt+0x17e84>
   2d37c:	ldr	r8, [sp, #72]	; 0x48
   2d380:	ldr	r1, [pc, #2184]	; 2dc10 <npth_sleep@plt+0x18520>
   2d384:	mov	r0, r8
   2d388:	bl	149e8 <memcmp@plt>
   2d38c:	cmp	r0, #0
   2d390:	bne	2d574 <npth_sleep@plt+0x17e84>
   2d394:	add	r8, r8, #4
   2d398:	add	r0, sp, #72	; 0x48
   2d39c:	str	r8, [sp, #72]	; 0x48
   2d3a0:	bl	2b9e8 <npth_sleep@plt+0x162f8>
   2d3a4:	cmp	r0, #8
   2d3a8:	bne	2d66c <npth_sleep@plt+0x17f7c>
   2d3ac:	ldr	r3, [sp, #72]	; 0x48
   2d3b0:	add	r0, sp, #72	; 0x48
   2d3b4:	str	r3, [sp, #64]	; 0x40
   2d3b8:	add	r3, r3, #8
   2d3bc:	str	r3, [sp, #72]	; 0x48
   2d3c0:	bl	2b9e8 <npth_sleep@plt+0x162f8>
   2d3c4:	subs	r9, r0, #0
   2d3c8:	beq	2d66c <npth_sleep@plt+0x17f7c>
   2d3cc:	ldr	r0, [sp, #72]	; 0x48
   2d3d0:	ldrb	r3, [r0, r9]
   2d3d4:	cmp	r3, #41	; 0x29
   2d3d8:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d3dc:	mov	r2, #10
   2d3e0:	mov	r1, #0
   2d3e4:	bl	14f40 <strtoul@plt>
   2d3e8:	subs	r8, r0, #0
   2d3ec:	beq	2d66c <npth_sleep@plt+0x17f7c>
   2d3f0:	cmp	r8, #255	; 0xff
   2d3f4:	andls	r3, r8, #15
   2d3f8:	lsrls	r8, r8, #4
   2d3fc:	addls	r3, r3, #16
   2d400:	addls	r8, r8, #6
   2d404:	lslls	r8, r3, r8
   2d408:	cmp	r8, #65536	; 0x10000
   2d40c:	bcc	2d66c <npth_sleep@plt+0x17f7c>
   2d410:	ldr	r2, [sp, #72]	; 0x48
   2d414:	add	r3, r9, #1
   2d418:	add	r3, r2, r3
   2d41c:	add	r0, sp, #72	; 0x48
   2d420:	str	r3, [sp, #72]	; 0x48
   2d424:	bl	2b9e8 <npth_sleep@plt+0x162f8>
   2d428:	ldr	r3, [sp, #32]
   2d42c:	cmp	r3, #0
   2d430:	beq	2d664 <npth_sleep@plt+0x17f74>
   2d434:	cmp	r0, #12
   2d438:	bne	2d66c <npth_sleep@plt+0x17f7c>
   2d43c:	ldr	r2, [sp, #72]	; 0x48
   2d440:	add	r3, r2, r0
   2d444:	str	r2, [sp, #68]	; 0x44
   2d448:	str	r3, [sp, #72]	; 0x48
   2d44c:	ldrb	r2, [r2, r0]
   2d450:	cmp	r2, #41	; 0x29
   2d454:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d458:	add	r3, r3, #1
   2d45c:	add	r0, sp, #72	; 0x48
   2d460:	str	r3, [sp, #72]	; 0x48
   2d464:	bl	2b9e8 <npth_sleep@plt+0x162f8>
   2d468:	subs	fp, r0, #0
   2d46c:	beq	2cc64 <npth_sleep@plt+0x17574>
   2d470:	ldr	r3, [sp, #32]
   2d474:	cmp	r3, #0
   2d478:	ldr	r3, [sp, #72]	; 0x48
   2d47c:	str	r3, [sp, #56]	; 0x38
   2d480:	beq	2e160 <npth_sleep@plt+0x18a70>
   2d484:	mov	r0, r6
   2d488:	bl	14f94 <gcry_cipher_get_algo_blklen@plt>
   2d48c:	cmp	fp, #19
   2d490:	str	r0, [sp, #52]	; 0x34
   2d494:	bls	2d66c <npth_sleep@plt+0x17f7c>
   2d498:	mov	r2, #11
   2d49c:	mov	r3, #12
   2d4a0:	str	r3, [sp, #60]	; 0x3c
   2d4a4:	mov	r1, r6
   2d4a8:	mov	r3, #1
   2d4ac:	add	r0, sp, #80	; 0x50
   2d4b0:	bl	14df0 <gcry_cipher_open@plt>
   2d4b4:	subs	r6, r0, #0
   2d4b8:	bne	2cc68 <npth_sleep@plt+0x17578>
   2d4bc:	mov	r0, fp
   2d4c0:	bl	14d54 <gcry_malloc_secure@plt>
   2d4c4:	subs	r9, r0, #0
   2d4c8:	beq	2e148 <npth_sleep@plt+0x18a58>
   2d4cc:	ldr	r0, [sp, #36]	; 0x24
   2d4d0:	bl	14d54 <gcry_malloc_secure@plt>
   2d4d4:	subs	r3, r0, #0
   2d4d8:	str	r3, [sp, #48]	; 0x30
   2d4dc:	beq	2e130 <npth_sleep@plt+0x18a40>
   2d4e0:	ldr	r0, [sp, #20]
   2d4e4:	cmp	r0, #0
   2d4e8:	beq	2e198 <npth_sleep@plt+0x18aa8>
   2d4ec:	ldrb	r3, [r0]
   2d4f0:	cmp	r3, #0
   2d4f4:	beq	2e198 <npth_sleep@plt+0x18aa8>
   2d4f8:	ldr	r3, [sp, #36]	; 0x24
   2d4fc:	str	r8, [sp]
   2d500:	str	r3, [sp, #8]
   2d504:	ldr	r3, [sp, #48]	; 0x30
   2d508:	mov	r2, #3
   2d50c:	str	r3, [sp, #4]
   2d510:	mov	r1, #2
   2d514:	ldr	r3, [sp, #64]	; 0x40
   2d518:	bl	2bb30 <npth_sleep@plt+0x16440>
   2d51c:	subs	r8, r0, #0
   2d520:	bne	2d538 <npth_sleep@plt+0x17e48>
   2d524:	ldr	r2, [sp, #36]	; 0x24
   2d528:	ldr	r1, [sp, #48]	; 0x30
   2d52c:	ldr	r0, [sp, #80]	; 0x50
   2d530:	bl	148a4 <gcry_cipher_setkey@plt>
   2d534:	mov	r8, r0
   2d538:	ldr	r0, [sp, #48]	; 0x30
   2d53c:	bl	149dc <gcry_free@plt>
   2d540:	cmp	r8, #0
   2d544:	beq	2d674 <npth_sleep@plt+0x17f84>
   2d548:	ldr	r0, [sp, #80]	; 0x50
   2d54c:	bl	15564 <gcry_cipher_close@plt>
   2d550:	mov	r0, r9
   2d554:	bl	149dc <gcry_free@plt>
   2d558:	mov	r6, r8
   2d55c:	b	2cc68 <npth_sleep@plt+0x17578>
   2d560:	ldr	r6, [pc, #1708]	; 2dc14 <npth_sleep@plt+0x18524>
   2d564:	b	2cc68 <npth_sleep@plt+0x17578>
   2d568:	add	r6, r6, #1
   2d56c:	cmp	r6, #4
   2d570:	bne	2d2e0 <npth_sleep@plt+0x17bf0>
   2d574:	ldr	r6, [pc, #1692]	; 2dc18 <npth_sleep@plt+0x18528>
   2d578:	b	2cc68 <npth_sleep@plt+0x17578>
   2d57c:	cmp	r0, #0
   2d580:	moveq	ip, #1
   2d584:	cmp	ip, #0
   2d588:	bne	2cc64 <npth_sleep@plt+0x17574>
   2d58c:	add	r4, r4, #2
   2d590:	cmp	r0, #15
   2d594:	str	r4, [sp, #72]	; 0x48
   2d598:	bne	2cf8c <npth_sleep@plt+0x1789c>
   2d59c:	ldr	r1, [r4, #4]
   2d5a0:	ldr	r2, [r4, #8]
   2d5a4:	ldr	r0, [r4]
   2d5a8:	str	r1, [r3, #4]
   2d5ac:	str	r0, [r3]
   2d5b0:	str	r2, [r3, #8]
   2d5b4:	ldrb	r2, [r4, #14]
   2d5b8:	ldrh	r1, [r4, #12]
   2d5bc:	strb	ip, [r3, #15]
   2d5c0:	strb	r2, [r3, #14]
   2d5c4:	strh	r1, [r3, #12]
   2d5c8:	ldr	r3, [sp, #44]	; 0x2c
   2d5cc:	ldrb	r2, [r3, r8]
   2d5d0:	cmp	r2, #40	; 0x28
   2d5d4:	str	r5, [sp, #72]	; 0x48
   2d5d8:	beq	2d060 <npth_sleep@plt+0x17970>
   2d5dc:	b	2cc64 <npth_sleep@plt+0x17574>
   2d5e0:	mov	r3, r6
   2d5e4:	mov	r2, r6
   2d5e8:	mov	r1, r6
   2d5ec:	mov	r0, r5
   2d5f0:	bl	15678 <gcry_sexp_canon_len@plt>
   2d5f4:	mov	r1, r6
   2d5f8:	mov	r2, r5
   2d5fc:	mov	r3, r0
   2d600:	add	r0, sp, #80	; 0x50
   2d604:	bl	14934 <gcry_sexp_sscan@plt>
   2d608:	subs	r6, r0, #0
   2d60c:	bne	2cc68 <npth_sleep@plt+0x17578>
   2d610:	ldr	r2, [sp, #20]
   2d614:	add	r3, sp, #76	; 0x4c
   2d618:	ldr	r1, [sp, #80]	; 0x50
   2d61c:	ldr	r0, [sp, #32]
   2d620:	bl	33694 <npth_sleep@plt+0x1dfa4>
   2d624:	mov	r6, r0
   2d628:	ldr	r0, [sp, #80]	; 0x50
   2d62c:	bl	148d4 <gcry_sexp_release@plt>
   2d630:	cmp	r6, #0
   2d634:	bne	2cc68 <npth_sleep@plt+0x17578>
   2d638:	ldr	r2, [sp, #24]
   2d63c:	ldr	r0, [sp, #76]	; 0x4c
   2d640:	mov	r3, r6
   2d644:	str	r0, [r2]
   2d648:	mov	r1, r6
   2d64c:	mov	r2, r6
   2d650:	bl	15678 <gcry_sexp_canon_len@plt>
   2d654:	ldr	r3, [sp, #28]
   2d658:	str	r0, [r3]
   2d65c:	b	2cc68 <npth_sleep@plt+0x17578>
   2d660:	bl	14a60 <__stack_chk_fail@plt>
   2d664:	cmp	r0, #16
   2d668:	beq	2d43c <npth_sleep@plt+0x17d4c>
   2d66c:	ldr	r6, [pc, #1476]	; 2dc38 <npth_sleep@plt+0x18548>
   2d670:	b	2cc68 <npth_sleep@plt+0x17578>
   2d674:	ldr	r2, [sp, #60]	; 0x3c
   2d678:	ldr	r1, [sp, #68]	; 0x44
   2d67c:	ldr	r0, [sp, #80]	; 0x50
   2d680:	bl	150d8 <gcry_cipher_setiv@plt>
   2d684:	subs	r8, r0, #0
   2d688:	bne	2d548 <npth_sleep@plt+0x17e58>
   2d68c:	ldr	r3, [sp, #32]
   2d690:	ldr	r0, [sp, #80]	; 0x50
   2d694:	cmp	r3, #0
   2d698:	beq	2e1b0 <npth_sleep@plt+0x18ac0>
   2d69c:	ldr	r3, [sp, #40]	; 0x28
   2d6a0:	sub	r2, r5, r3
   2d6a4:	mov	r1, r3
   2d6a8:	bl	14f7c <gcry_cipher_authenticate@plt>
   2d6ac:	subs	r8, r0, #0
   2d6b0:	bne	2d548 <npth_sleep@plt+0x17e58>
   2d6b4:	sub	r2, r7, r4
   2d6b8:	mov	r1, r4
   2d6bc:	ldr	r0, [sp, #80]	; 0x50
   2d6c0:	bl	14f7c <gcry_cipher_authenticate@plt>
   2d6c4:	subs	r8, r0, #0
   2d6c8:	bne	2d548 <npth_sleep@plt+0x17e58>
   2d6cc:	mov	r3, r8
   2d6d0:	mov	r2, r8
   2d6d4:	mov	r1, #5
   2d6d8:	ldr	r0, [sp, #80]	; 0x50
   2d6dc:	bl	14d18 <gcry_cipher_ctl@plt>
   2d6e0:	ldr	r7, [sp, #56]	; 0x38
   2d6e4:	sub	r4, fp, #16
   2d6e8:	str	r4, [sp]
   2d6ec:	mov	r2, r4
   2d6f0:	mov	r3, r7
   2d6f4:	mov	r1, r9
   2d6f8:	ldr	r0, [sp, #80]	; 0x50
   2d6fc:	bl	152dc <gcry_cipher_decrypt@plt>
   2d700:	subs	r8, r0, #0
   2d704:	bne	2d548 <npth_sleep@plt+0x17e58>
   2d708:	add	r1, r7, r4
   2d70c:	mov	r2, #16
   2d710:	ldr	r0, [sp, #80]	; 0x50
   2d714:	bl	14f88 <gcry_cipher_checktag@plt>
   2d718:	uxth	r3, r0
   2d71c:	cmp	r3, #10
   2d720:	beq	2df20 <npth_sleep@plt+0x18830>
   2d724:	mov	r8, r0
   2d728:	ldr	r0, [sp, #80]	; 0x50
   2d72c:	bl	15564 <gcry_cipher_close@plt>
   2d730:	cmp	r8, #0
   2d734:	bne	2d550 <npth_sleep@plt+0x17e60>
   2d738:	ldrb	r3, [r9]
   2d73c:	cmp	r3, #40	; 0x28
   2d740:	beq	2d750 <npth_sleep@plt+0x18060>
   2d744:	ldrb	r3, [r9, #1]
   2d748:	cmp	r3, #40	; 0x28
   2d74c:	bne	2e1a0 <npth_sleep@plt+0x18ab0>
   2d750:	mov	r3, #0
   2d754:	mov	r2, r3
   2d758:	mov	r1, fp
   2d75c:	mov	r0, r9
   2d760:	bl	15678 <gcry_sexp_canon_len@plt>
   2d764:	subs	r3, r0, #0
   2d768:	beq	2e1a0 <npth_sleep@plt+0x18ab0>
   2d76c:	ldr	r2, [sp, #52]	; 0x34
   2d770:	add	r3, r3, r2
   2d774:	cmp	fp, r3
   2d778:	bhi	2e1a0 <npth_sleep@plt+0x18ab0>
   2d77c:	ldr	r3, [sp, #32]
   2d780:	sub	r8, r5, sl
   2d784:	cmp	r3, #0
   2d788:	movne	r3, #0
   2d78c:	strne	r3, [sp, #36]	; 0x24
   2d790:	addeq	r3, sp, #84	; 0x54
   2d794:	streq	r3, [sp, #36]	; 0x24
   2d798:	mov	r4, #0
   2d79c:	cmp	r8, #25
   2d7a0:	str	r4, [sp, #76]	; 0x4c
   2d7a4:	bls	2d980 <npth_sleep@plt+0x18290>
   2d7a8:	mov	r3, r4
   2d7ac:	mov	r2, r4
   2d7b0:	mov	r1, r4
   2d7b4:	mov	r0, sl
   2d7b8:	bl	15678 <gcry_sexp_canon_len@plt>
   2d7bc:	subs	r7, r0, #0
   2d7c0:	beq	2d980 <npth_sleep@plt+0x18290>
   2d7c4:	mov	r3, r4
   2d7c8:	mov	r2, r4
   2d7cc:	mov	r1, r4
   2d7d0:	mov	r0, r9
   2d7d4:	bl	15678 <gcry_sexp_canon_len@plt>
   2d7d8:	cmp	r0, #0
   2d7dc:	beq	2d980 <npth_sleep@plt+0x18290>
   2d7e0:	add	r3, r7, r0
   2d7e4:	mov	r0, r3
   2d7e8:	str	r3, [sp, #20]
   2d7ec:	bl	14d54 <gcry_malloc_secure@plt>
   2d7f0:	subs	r7, r0, #0
   2d7f4:	beq	2d920 <npth_sleep@plt+0x18230>
   2d7f8:	ldr	ip, [pc, #1052]	; 2dc1c <npth_sleep@plt+0x1852c>
   2d7fc:	add	r3, r7, #15
   2d800:	mov	r4, r3
   2d804:	str	r3, [sp, #40]	; 0x28
   2d808:	ldm	ip!, {r0, r1, r2, r3}
   2d80c:	sub	lr, r8, #25
   2d810:	str	lr, [sp, #48]	; 0x30
   2d814:	str	r0, [r7]
   2d818:	str	r1, [r7, #4]
   2d81c:	str	r2, [r7, #8]
   2d820:	str	r3, [r7, #12]
   2d824:	add	r1, sl, #25
   2d828:	mov	r2, lr
   2d82c:	mov	r0, r4
   2d830:	bl	1491c <memcpy@plt>
   2d834:	ldrb	r3, [r9]
   2d838:	cmp	r3, #40	; 0x28
   2d83c:	beq	2d84c <npth_sleep@plt+0x1815c>
   2d840:	ldrb	r3, [r9, #1]
   2d844:	cmp	r3, #40	; 0x28
   2d848:	bne	2d980 <npth_sleep@plt+0x18290>
   2d84c:	add	sl, r9, #2
   2d850:	mov	r8, sl
   2d854:	mov	r1, #10
   2d858:	ldrb	r3, [r8]
   2d85c:	cmp	r3, #40	; 0x28
   2d860:	bne	2d99c <npth_sleep@plt+0x182ac>
   2d864:	add	r3, r8, #1
   2d868:	mov	r0, #0
   2d86c:	b	2d884 <npth_sleep@plt+0x18194>
   2d870:	sub	r2, r2, #48	; 0x30
   2d874:	uxtb	ip, r2
   2d878:	cmp	ip, #9
   2d87c:	bhi	2db20 <npth_sleep@plt+0x18430>
   2d880:	mla	r0, r1, r0, r2
   2d884:	mov	lr, r3
   2d888:	ldrb	r2, [r3], #1
   2d88c:	subs	ip, r2, #58	; 0x3a
   2d890:	movne	ip, #1
   2d894:	cmp	r2, #0
   2d898:	cmpne	r2, #58	; 0x3a
   2d89c:	bne	2d870 <npth_sleep@plt+0x18180>
   2d8a0:	cmp	r0, #0
   2d8a4:	movne	r3, ip
   2d8a8:	moveq	r3, #1
   2d8ac:	cmp	r3, #0
   2d8b0:	bne	2db20 <npth_sleep@plt+0x18430>
   2d8b4:	add	r0, r0, #1
   2d8b8:	add	r0, lr, r0
   2d8bc:	b	2d8d4 <npth_sleep@plt+0x181e4>
   2d8c0:	sub	r2, r2, #48	; 0x30
   2d8c4:	uxtb	ip, r2
   2d8c8:	cmp	ip, #9
   2d8cc:	bhi	2db20 <npth_sleep@plt+0x18430>
   2d8d0:	mla	r3, r1, r3, r2
   2d8d4:	mov	ip, r0
   2d8d8:	ldrb	r2, [r0], #1
   2d8dc:	subs	lr, r2, #58	; 0x3a
   2d8e0:	movne	lr, #1
   2d8e4:	cmp	r2, #0
   2d8e8:	cmpne	r2, #58	; 0x3a
   2d8ec:	bne	2d8c0 <npth_sleep@plt+0x181d0>
   2d8f0:	cmp	r3, #0
   2d8f4:	movne	r2, lr
   2d8f8:	moveq	r2, #1
   2d8fc:	cmp	r2, #0
   2d900:	bne	2db20 <npth_sleep@plt+0x18430>
   2d904:	add	r3, r3, #1
   2d908:	add	r8, ip, r3
   2d90c:	ldrb	r3, [ip, r3]
   2d910:	cmp	r3, #41	; 0x29
   2d914:	bne	2db20 <npth_sleep@plt+0x18430>
   2d918:	add	r8, r8, #1
   2d91c:	b	2d858 <npth_sleep@plt+0x18168>
   2d920:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2d924:	subs	r3, r0, #0
   2d928:	str	r3, [sp, #20]
   2d92c:	uxthne	r6, r3
   2d930:	orrne	r6, r6, #67108864	; 0x4000000
   2d934:	bne	2d984 <npth_sleep@plt+0x18294>
   2d938:	mov	r1, fp
   2d93c:	mov	r0, r9
   2d940:	bl	3d830 <npth_sleep@plt+0x28140>
   2d944:	mov	r0, r9
   2d948:	bl	149dc <gcry_free@plt>
   2d94c:	ldr	r3, [sp, #32]
   2d950:	cmp	r3, #0
   2d954:	beq	2db3c <npth_sleep@plt+0x1844c>
   2d958:	ldr	r2, [sp, #24]
   2d95c:	ldr	r0, [sp, #76]	; 0x4c
   2d960:	mov	r3, #0
   2d964:	str	r0, [r2]
   2d968:	mov	r1, r3
   2d96c:	mov	r2, r3
   2d970:	bl	15678 <gcry_sexp_canon_len@plt>
   2d974:	ldr	r3, [sp, #28]
   2d978:	str	r0, [r3]
   2d97c:	b	2cc68 <npth_sleep@plt+0x17578>
   2d980:	ldr	r6, [pc, #664]	; 2dc20 <npth_sleep@plt+0x18530>
   2d984:	mov	r0, r9
   2d988:	mov	r1, fp
   2d98c:	bl	3d830 <npth_sleep@plt+0x28140>
   2d990:	mov	r0, r9
   2d994:	bl	149dc <gcry_free@plt>
   2d998:	b	2cc68 <npth_sleep@plt+0x17578>
   2d99c:	cmp	r3, #41	; 0x29
   2d9a0:	bne	2db20 <npth_sleep@plt+0x18430>
   2d9a4:	ldr	r3, [sp, #36]	; 0x24
   2d9a8:	cmp	r3, #0
   2d9ac:	beq	2dd00 <npth_sleep@plt+0x18610>
   2d9b0:	ldrb	r3, [r8, #1]
   2d9b4:	cmp	r3, #40	; 0x28
   2d9b8:	bne	2db20 <npth_sleep@plt+0x18430>
   2d9bc:	add	r1, r8, #2
   2d9c0:	mov	r2, #0
   2d9c4:	mov	r0, #10
   2d9c8:	b	2d9e0 <npth_sleep@plt+0x182f0>
   2d9cc:	sub	r3, r3, #48	; 0x30
   2d9d0:	uxtb	ip, r3
   2d9d4:	cmp	ip, #9
   2d9d8:	bhi	2db20 <npth_sleep@plt+0x18430>
   2d9dc:	mla	r2, r0, r2, r3
   2d9e0:	mov	r4, r1
   2d9e4:	ldrb	r3, [r1], #1
   2d9e8:	subs	ip, r3, #58	; 0x3a
   2d9ec:	movne	ip, #1
   2d9f0:	cmp	r3, #0
   2d9f4:	cmpne	r3, #58	; 0x3a
   2d9f8:	bne	2d9cc <npth_sleep@plt+0x182dc>
   2d9fc:	cmp	r2, #0
   2da00:	movne	r3, ip
   2da04:	moveq	r3, #1
   2da08:	cmp	r3, #0
   2da0c:	bne	2db20 <npth_sleep@plt+0x18430>
   2da10:	cmp	r2, #4
   2da14:	add	r0, r4, #1
   2da18:	bne	2db20 <npth_sleep@plt+0x18430>
   2da1c:	ldr	r1, [pc, #512]	; 2dc24 <npth_sleep@plt+0x18534>
   2da20:	bl	149e8 <memcmp@plt>
   2da24:	subs	r2, r0, #0
   2da28:	bne	2db20 <npth_sleep@plt+0x18430>
   2da2c:	add	r1, r4, #5
   2da30:	mov	r0, #10
   2da34:	b	2da4c <npth_sleep@plt+0x1835c>
   2da38:	sub	r3, r3, #48	; 0x30
   2da3c:	uxtb	ip, r3
   2da40:	cmp	ip, #9
   2da44:	bhi	2db20 <npth_sleep@plt+0x18430>
   2da48:	mla	r2, r0, r2, r3
   2da4c:	mov	r4, r1
   2da50:	ldrb	r3, [r1], #1
   2da54:	subs	ip, r3, #58	; 0x3a
   2da58:	movne	ip, #1
   2da5c:	cmp	r3, #0
   2da60:	cmpne	r3, #58	; 0x3a
   2da64:	bne	2da38 <npth_sleep@plt+0x18348>
   2da68:	cmp	r2, #0
   2da6c:	movne	r3, ip
   2da70:	moveq	r3, #1
   2da74:	cmp	r3, #0
   2da78:	bne	2db20 <npth_sleep@plt+0x18430>
   2da7c:	cmp	r2, #4
   2da80:	add	r0, r4, #1
   2da84:	bne	2db20 <npth_sleep@plt+0x18430>
   2da88:	ldr	r1, [pc, #384]	; 2dc10 <npth_sleep@plt+0x18520>
   2da8c:	bl	149e8 <memcmp@plt>
   2da90:	cmp	r0, #0
   2da94:	bne	2db20 <npth_sleep@plt+0x18430>
   2da98:	add	r2, r4, #5
   2da9c:	mov	r1, #10
   2daa0:	b	2dab8 <npth_sleep@plt+0x183c8>
   2daa4:	sub	r3, r3, #48	; 0x30
   2daa8:	uxtb	ip, r3
   2daac:	cmp	ip, #9
   2dab0:	bhi	2db20 <npth_sleep@plt+0x18430>
   2dab4:	mla	r0, r1, r0, r3
   2dab8:	mov	r4, r2
   2dabc:	ldrb	r3, [r2], #1
   2dac0:	subs	ip, r3, #58	; 0x3a
   2dac4:	movne	ip, #1
   2dac8:	cmp	r3, #0
   2dacc:	cmpne	r3, #58	; 0x3a
   2dad0:	bne	2daa4 <npth_sleep@plt+0x183b4>
   2dad4:	cmp	r0, #0
   2dad8:	movne	r3, ip
   2dadc:	moveq	r3, #1
   2dae0:	cmp	r3, #0
   2dae4:	bne	2db20 <npth_sleep@plt+0x18430>
   2dae8:	cmp	r0, #20
   2daec:	add	lr, r4, #1
   2daf0:	bne	2db20 <npth_sleep@plt+0x18430>
   2daf4:	ldr	r0, [r4, #1]
   2daf8:	ldr	r1, [r4, #5]
   2dafc:	ldr	r2, [r4, #9]
   2db00:	ldr	r3, [r4, #13]
   2db04:	ldr	ip, [sp, #36]	; 0x24
   2db08:	ldrb	r4, [r4, #21]
   2db0c:	stmia	ip!, {r0, r1, r2, r3}
   2db10:	cmp	r4, #41	; 0x29
   2db14:	ldr	r0, [lr, #16]
   2db18:	str	r0, [ip]
   2db1c:	beq	2dd00 <npth_sleep@plt+0x18610>
   2db20:	ldr	r1, [sp, #20]
   2db24:	mov	r0, r7
   2db28:	bl	3d830 <npth_sleep@plt+0x28140>
   2db2c:	mov	r0, r7
   2db30:	bl	149dc <gcry_free@plt>
   2db34:	ldr	r6, [pc, #264]	; 2dc44 <npth_sleep@plt+0x18554>
   2db38:	b	2d984 <npth_sleep@plt+0x18294>
   2db3c:	ldr	r5, [sp, #20]
   2db40:	mov	r4, r5
   2db44:	ldr	r0, [sp, #76]	; 0x4c
   2db48:	ldrb	r3, [r0]
   2db4c:	cmp	r3, #40	; 0x28
   2db50:	bne	2e008 <npth_sleep@plt+0x18918>
   2db54:	add	r0, r0, #1
   2db58:	mov	r2, #0
   2db5c:	mov	ip, #10
   2db60:	b	2db78 <npth_sleep@plt+0x18488>
   2db64:	sub	r3, r3, #48	; 0x30
   2db68:	uxtb	r1, r3
   2db6c:	cmp	r1, #9
   2db70:	bhi	2e008 <npth_sleep@plt+0x18918>
   2db74:	mla	r2, ip, r2, r3
   2db78:	mov	r7, r0
   2db7c:	ldrb	r3, [r0], #1
   2db80:	subs	r1, r3, #58	; 0x3a
   2db84:	movne	r1, #1
   2db88:	cmp	r3, #0
   2db8c:	cmpne	r3, #58	; 0x3a
   2db90:	bne	2db64 <npth_sleep@plt+0x18474>
   2db94:	cmp	r2, #0
   2db98:	movne	r3, r1
   2db9c:	moveq	r3, #1
   2dba0:	cmp	r3, #0
   2dba4:	bne	2e008 <npth_sleep@plt+0x18918>
   2dba8:	cmp	r2, #11
   2dbac:	beq	2df90 <npth_sleep@plt+0x188a0>
   2dbb0:	cmp	r2, #13
   2dbb4:	bne	2df84 <npth_sleep@plt+0x18894>
   2dbb8:	ldr	r1, [pc, #104]	; 2dc28 <npth_sleep@plt+0x18538>
   2dbbc:	bl	149e8 <memcmp@plt>
   2dbc0:	cmp	r0, #0
   2dbc4:	bne	2df84 <npth_sleep@plt+0x18894>
   2dbc8:	ldrb	r3, [r7, #14]
   2dbcc:	cmp	r3, #40	; 0x28
   2dbd0:	bne	2df84 <npth_sleep@plt+0x18894>
   2dbd4:	add	r3, r7, #14
   2dbd8:	mov	r2, r3
   2dbdc:	mov	r0, #10
   2dbe0:	ldrb	r1, [r3]
   2dbe4:	cmp	r1, #40	; 0x28
   2dbe8:	bne	2df28 <npth_sleep@plt+0x18838>
   2dbec:	add	r1, r3, #1
   2dbf0:	mov	lr, #0
   2dbf4:	b	2dc68 <npth_sleep@plt+0x18578>
   2dbf8:	andeq	ip, r6, r8, lsr r8
   2dbfc:	andeq	r5, r5, r0, lsl #10
   2dc00:	strdeq	r7, [r5], -ip
   2dc04:	andeq	r5, r5, ip, lsl #20
   2dc08:	andeq	r7, r5, r0, ror r8
   2dc0c:	andeq	r7, r5, r4, ror #11
   2dc10:	andeq	r6, r5, r0, asr lr
   2dc14:	streq	r0, [r0], #-84	; 0xffffffac
   2dc18:	streq	r0, [r0], #-105	; 0xffffff97
   2dc1c:	andeq	r7, r5, ip, ror r8
   2dc20:	streq	r0, [r0], #-59	; 0xffffffc5
   2dc24:	andeq	r7, r5, ip, asr r0
   2dc28:	andeq	r7, r5, r8, lsr #17
   2dc2c:	strdeq	r7, [r5], -r8
   2dc30:	andeq	r7, r5, r4, lsr #14
   2dc34:	andeq	r7, r5, ip, lsl #17
   2dc38:	streq	r0, [r0], #-106	; 0xffffff96
   2dc3c:	streq	r0, [r0], #-104	; 0xffffff98
   2dc40:	andeq	r4, r5, r8, lsl #7
   2dc44:	streq	r0, [r0], #-83	; 0xffffffad
   2dc48:	andeq	r7, r5, r0, ror #16
   2dc4c:	streq	r0, [r0], #-177	; 0xffffff4f
   2dc50:	streq	r0, [r0], #-11
   2dc54:	sub	ip, ip, #48	; 0x30
   2dc58:	uxtb	r3, ip
   2dc5c:	cmp	r3, #9
   2dc60:	bhi	2e008 <npth_sleep@plt+0x18918>
   2dc64:	mla	lr, r0, lr, ip
   2dc68:	mov	r7, r1
   2dc6c:	ldrb	ip, [r1], #1
   2dc70:	subs	r3, ip, #58	; 0x3a
   2dc74:	movne	r3, #1
   2dc78:	cmp	ip, #0
   2dc7c:	cmpne	ip, #58	; 0x3a
   2dc80:	bne	2dc54 <npth_sleep@plt+0x18564>
   2dc84:	cmp	lr, #0
   2dc88:	moveq	r3, #1
   2dc8c:	cmp	r3, #0
   2dc90:	bne	2e008 <npth_sleep@plt+0x18918>
   2dc94:	add	lr, lr, #1
   2dc98:	add	lr, r7, lr
   2dc9c:	b	2dcb4 <npth_sleep@plt+0x185c4>
   2dca0:	sub	r1, r1, #48	; 0x30
   2dca4:	uxtb	ip, r1
   2dca8:	cmp	ip, #9
   2dcac:	bhi	2e008 <npth_sleep@plt+0x18918>
   2dcb0:	mla	r3, r0, r3, r1
   2dcb4:	mov	r7, lr
   2dcb8:	ldrb	r1, [lr], #1
   2dcbc:	subs	ip, r1, #58	; 0x3a
   2dcc0:	movne	ip, #1
   2dcc4:	cmp	r1, #0
   2dcc8:	cmpne	r1, #58	; 0x3a
   2dccc:	bne	2dca0 <npth_sleep@plt+0x185b0>
   2dcd0:	cmp	r3, #0
   2dcd4:	movne	r1, ip
   2dcd8:	moveq	r1, #1
   2dcdc:	cmp	r1, #0
   2dce0:	bne	2e008 <npth_sleep@plt+0x18918>
   2dce4:	add	r3, r3, #1
   2dce8:	add	r1, r7, r3
   2dcec:	ldrb	r3, [r7, r3]
   2dcf0:	cmp	r3, #41	; 0x29
   2dcf4:	bne	2e008 <npth_sleep@plt+0x18918>
   2dcf8:	add	r3, r1, #1
   2dcfc:	b	2dbe0 <npth_sleep@plt+0x184f0>
   2dd00:	ldr	r3, [sp, #40]	; 0x28
   2dd04:	ldr	r2, [sp, #48]	; 0x30
   2dd08:	mov	r1, sl
   2dd0c:	add	r0, r3, r2
   2dd10:	sub	r3, r8, sl
   2dd14:	mov	r2, r3
   2dd18:	str	r3, [sp, #40]	; 0x28
   2dd1c:	str	r0, [sp, #36]	; 0x24
   2dd20:	bl	1491c <memcpy@plt>
   2dd24:	ldrb	r3, [r5]
   2dd28:	cmp	r3, #40	; 0x28
   2dd2c:	moveq	r4, #1
   2dd30:	moveq	ip, #10
   2dd34:	ldreq	r3, [sp, #44]	; 0x2c
   2dd38:	beq	2dd50 <npth_sleep@plt+0x18660>
   2dd3c:	b	2dd74 <npth_sleep@plt+0x18684>
   2dd40:	subs	r4, r4, #1
   2dd44:	add	r1, r3, #1
   2dd48:	beq	2dd88 <npth_sleep@plt+0x18698>
   2dd4c:	mov	r3, r1
   2dd50:	ldrb	r2, [r3]
   2dd54:	cmp	r2, #40	; 0x28
   2dd58:	addeq	r4, r4, #1
   2dd5c:	addeq	r1, r3, #1
   2dd60:	beq	2dd4c <npth_sleep@plt+0x1865c>
   2dd64:	cmp	r2, #41	; 0x29
   2dd68:	movne	r1, #0
   2dd6c:	beq	2dd40 <npth_sleep@plt+0x18650>
   2dd70:	b	2de58 <npth_sleep@plt+0x18768>
   2dd74:	ldr	r3, [pc, #-336]	; 2dc2c <npth_sleep@plt+0x1853c>
   2dd78:	mov	r2, #1004	; 0x3ec
   2dd7c:	ldr	r1, [pc, #-340]	; 2dc30 <npth_sleep@plt+0x18540>
   2dd80:	ldr	r0, [pc, #-340]	; 2dc34 <npth_sleep@plt+0x18544>
   2dd84:	bl	156e4 <__assert_fail@plt>
   2dd88:	str	r3, [sp, #44]	; 0x2c
   2dd8c:	ldrb	r3, [r3, #1]
   2dd90:	mov	r8, r1
   2dd94:	cmp	r3, #40	; 0x28
   2dd98:	beq	2e010 <npth_sleep@plt+0x18920>
   2dd9c:	mov	r2, r8
   2dda0:	mov	lr, #2
   2dda4:	mov	r5, #10
   2dda8:	ldrb	r3, [r2]
   2ddac:	cmp	r3, #40	; 0x28
   2ddb0:	addeq	lr, lr, #1
   2ddb4:	addeq	r2, r2, #1
   2ddb8:	beq	2dda8 <npth_sleep@plt+0x186b8>
   2ddbc:	cmp	r3, #41	; 0x29
   2ddc0:	movne	r3, r2
   2ddc4:	movne	r0, #0
   2ddc8:	bne	2dee4 <npth_sleep@plt+0x187f4>
   2ddcc:	subs	lr, lr, #1
   2ddd0:	add	r2, r2, #1
   2ddd4:	bne	2dda8 <npth_sleep@plt+0x186b8>
   2ddd8:	ldr	r3, [sp, #36]	; 0x24
   2dddc:	ldr	r1, [sp, #40]	; 0x28
   2dde0:	cmp	r4, #0
   2dde4:	add	r5, r3, r1
   2dde8:	beq	2de94 <npth_sleep@plt+0x187a4>
   2ddec:	sub	r2, r2, r8
   2ddf0:	mov	r1, r8
   2ddf4:	mov	r0, r5
   2ddf8:	bl	1491c <memcpy@plt>
   2ddfc:	mov	r1, fp
   2de00:	mov	r0, r9
   2de04:	str	r7, [sp, #76]	; 0x4c
   2de08:	bl	3d830 <npth_sleep@plt+0x28140>
   2de0c:	mov	r0, r9
   2de10:	bl	149dc <gcry_free@plt>
   2de14:	ldr	r3, [sp, #32]
   2de18:	sub	r5, r5, r7
   2de1c:	cmp	r3, #0
   2de20:	beq	2db44 <npth_sleep@plt+0x18454>
   2de24:	ldr	r0, [sp, #76]	; 0x4c
   2de28:	ldr	r3, [sp, #20]
   2de2c:	add	r1, r4, r5
   2de30:	sub	r2, r3, r1
   2de34:	add	r1, r0, r1
   2de38:	add	r0, r0, r5
   2de3c:	bl	14850 <memmove@plt>
   2de40:	b	2d958 <npth_sleep@plt+0x18268>
   2de44:	sub	r2, r2, #48	; 0x30
   2de48:	uxtb	r0, r2
   2de4c:	cmp	r0, #9
   2de50:	bhi	2db20 <npth_sleep@plt+0x18430>
   2de54:	mla	r1, ip, r1, r2
   2de58:	mov	r0, r3
   2de5c:	ldrb	r2, [r3], #1
   2de60:	subs	lr, r2, #58	; 0x3a
   2de64:	movne	lr, #1
   2de68:	cmp	r2, #0
   2de6c:	cmpne	r2, #58	; 0x3a
   2de70:	bne	2de44 <npth_sleep@plt+0x18754>
   2de74:	cmp	r1, #0
   2de78:	movne	r3, lr
   2de7c:	moveq	r3, #1
   2de80:	cmp	r3, #0
   2de84:	bne	2db20 <npth_sleep@plt+0x18430>
   2de88:	add	r1, r1, #1
   2de8c:	add	r1, r0, r1
   2de90:	b	2dd4c <npth_sleep@plt+0x1865c>
   2de94:	sub	r2, r2, r8
   2de98:	mov	r1, r8
   2de9c:	mov	r0, r5
   2dea0:	bl	1491c <memcpy@plt>
   2dea4:	mov	r1, fp
   2dea8:	mov	r0, r9
   2deac:	str	r7, [sp, #76]	; 0x4c
   2deb0:	bl	3d830 <npth_sleep@plt+0x28140>
   2deb4:	mov	r0, r9
   2deb8:	bl	149dc <gcry_free@plt>
   2debc:	ldr	r3, [sp, #32]
   2dec0:	cmp	r3, #0
   2dec4:	bne	2d958 <npth_sleep@plt+0x18268>
   2dec8:	mov	r5, r4
   2decc:	b	2db44 <npth_sleep@plt+0x18454>
   2ded0:	sub	r1, r1, #48	; 0x30
   2ded4:	uxtb	r2, r1
   2ded8:	cmp	r2, #9
   2dedc:	bhi	2db20 <npth_sleep@plt+0x18430>
   2dee0:	mla	r0, r5, r0, r1
   2dee4:	mov	r2, r3
   2dee8:	ldrb	r1, [r3], #1
   2deec:	subs	ip, r1, #58	; 0x3a
   2def0:	movne	ip, #1
   2def4:	cmp	r1, #0
   2def8:	cmpne	r1, #58	; 0x3a
   2defc:	bne	2ded0 <npth_sleep@plt+0x187e0>
   2df00:	cmp	r0, #0
   2df04:	movne	r3, ip
   2df08:	moveq	r3, #1
   2df0c:	cmp	r3, #0
   2df10:	bne	2db20 <npth_sleep@plt+0x18430>
   2df14:	add	r0, r0, #1
   2df18:	add	r2, r2, r0
   2df1c:	b	2dda8 <npth_sleep@plt+0x186b8>
   2df20:	ldr	r8, [pc, #-728]	; 2dc50 <npth_sleep@plt+0x18560>
   2df24:	b	2d548 <npth_sleep@plt+0x17e58>
   2df28:	cmp	r1, #41	; 0x29
   2df2c:	bne	2e008 <npth_sleep@plt+0x18918>
   2df30:	add	r3, r3, #1
   2df34:	sub	r3, r3, r2
   2df38:	add	r1, sp, #104	; 0x68
   2df3c:	mov	r0, #2
   2df40:	bl	152a0 <gcry_md_hash_buffer@plt>
   2df44:	add	r1, sp, #104	; 0x68
   2df48:	mov	r2, #20
   2df4c:	add	r0, sp, #84	; 0x54
   2df50:	bl	149e8 <memcmp@plt>
   2df54:	cmp	r0, #0
   2df58:	bne	2df68 <npth_sleep@plt+0x18878>
   2df5c:	cmp	r4, #0
   2df60:	beq	2d958 <npth_sleep@plt+0x18268>
   2df64:	b	2de24 <npth_sleep@plt+0x18734>
   2df68:	ldr	r6, [pc, #-824]	; 2dc38 <npth_sleep@plt+0x18548>
   2df6c:	ldr	r0, [sp, #76]	; 0x4c
   2df70:	ldr	r1, [sp, #20]
   2df74:	bl	3d830 <npth_sleep@plt+0x28140>
   2df78:	ldr	r0, [sp, #76]	; 0x4c
   2df7c:	bl	149dc <gcry_free@plt>
   2df80:	b	2cc68 <npth_sleep@plt+0x17578>
   2df84:	ldr	r3, [pc, #-848]	; 2dc3c <npth_sleep@plt+0x1854c>
   2df88:	mov	r6, r3
   2df8c:	b	2df6c <npth_sleep@plt+0x1887c>
   2df90:	ldr	r1, [pc, #-856]	; 2dc40 <npth_sleep@plt+0x18550>
   2df94:	bl	149e8 <memcmp@plt>
   2df98:	cmp	r0, #0
   2df9c:	bne	2df84 <npth_sleep@plt+0x18894>
   2dfa0:	ldrb	r3, [r7, #12]
   2dfa4:	cmp	r3, #40	; 0x28
   2dfa8:	addeq	r1, r7, #13
   2dfac:	moveq	ip, #10
   2dfb0:	beq	2dfcc <npth_sleep@plt+0x188dc>
   2dfb4:	b	2df84 <npth_sleep@plt+0x18894>
   2dfb8:	sub	r2, r2, #48	; 0x30
   2dfbc:	uxtb	r3, r2
   2dfc0:	cmp	r3, #9
   2dfc4:	bhi	2e008 <npth_sleep@plt+0x18918>
   2dfc8:	mla	r0, ip, r0, r2
   2dfcc:	mov	r3, r1
   2dfd0:	ldrb	r2, [r1], #1
   2dfd4:	subs	lr, r2, #58	; 0x3a
   2dfd8:	movne	lr, #1
   2dfdc:	cmp	r2, #0
   2dfe0:	cmpne	r2, #58	; 0x3a
   2dfe4:	bne	2dfb8 <npth_sleep@plt+0x188c8>
   2dfe8:	cmp	r0, #0
   2dfec:	movne	r2, lr
   2dff0:	moveq	r2, #1
   2dff4:	cmp	r2, #0
   2dff8:	addeq	r2, r0, #1
   2dffc:	addeq	r3, r3, r2
   2e000:	addeq	r2, r7, #12
   2e004:	beq	2dbdc <npth_sleep@plt+0x184ec>
   2e008:	ldr	r3, [pc, #-972]	; 2dc44 <npth_sleep@plt+0x18554>
   2e00c:	b	2df88 <npth_sleep@plt+0x18898>
   2e010:	ldr	r3, [sp, #44]	; 0x2c
   2e014:	mov	r2, r4
   2e018:	add	r1, r3, #2
   2e01c:	mov	ip, #10
   2e020:	b	2e038 <npth_sleep@plt+0x18948>
   2e024:	sub	r3, r3, #48	; 0x30
   2e028:	uxtb	r0, r3
   2e02c:	cmp	r0, #9
   2e030:	bhi	2e0f8 <npth_sleep@plt+0x18a08>
   2e034:	mla	r2, ip, r2, r3
   2e038:	mov	r4, r1
   2e03c:	ldrb	r3, [r1], #1
   2e040:	subs	r5, r3, #58	; 0x3a
   2e044:	movne	r5, #1
   2e048:	cmp	r3, #0
   2e04c:	movne	r0, r5
   2e050:	moveq	r0, #0
   2e054:	cmp	r0, #0
   2e058:	bne	2e024 <npth_sleep@plt+0x18934>
   2e05c:	cmp	r2, #12
   2e060:	orrne	r5, r5, #1
   2e064:	cmp	r5, #0
   2e068:	bne	2e0f8 <npth_sleep@plt+0x18a08>
   2e06c:	mov	r2, #12
   2e070:	ldr	r1, [pc, #-1072]	; 2dc48 <npth_sleep@plt+0x18558>
   2e074:	add	r0, r4, #1
   2e078:	bl	149e8 <memcmp@plt>
   2e07c:	cmp	r0, #0
   2e080:	bne	2e108 <npth_sleep@plt+0x18a18>
   2e084:	add	r4, r4, #13
   2e088:	mov	lr, #1
   2e08c:	mov	r5, #10
   2e090:	b	2e0a0 <npth_sleep@plt+0x189b0>
   2e094:	subs	lr, lr, #1
   2e098:	add	r4, r4, #1
   2e09c:	beq	2e100 <npth_sleep@plt+0x18a10>
   2e0a0:	ldrb	r3, [r4]
   2e0a4:	cmp	r3, #40	; 0x28
   2e0a8:	addeq	lr, lr, #1
   2e0ac:	addeq	r4, r4, #1
   2e0b0:	beq	2e0a0 <npth_sleep@plt+0x189b0>
   2e0b4:	cmp	r3, #41	; 0x29
   2e0b8:	movne	r3, r4
   2e0bc:	movne	r1, #0
   2e0c0:	beq	2e094 <npth_sleep@plt+0x189a4>
   2e0c4:	mov	r4, r3
   2e0c8:	ldrb	r2, [r3], #1
   2e0cc:	subs	r0, r2, #58	; 0x3a
   2e0d0:	movne	r0, #1
   2e0d4:	cmp	r2, #0
   2e0d8:	cmpne	r2, #58	; 0x3a
   2e0dc:	beq	2e110 <npth_sleep@plt+0x18a20>
   2e0e0:	sub	r2, r2, #48	; 0x30
   2e0e4:	uxtb	r0, r2
   2e0e8:	cmp	r0, #9
   2e0ec:	bhi	2db20 <npth_sleep@plt+0x18430>
   2e0f0:	mla	r1, r5, r1, r2
   2e0f4:	b	2e0c4 <npth_sleep@plt+0x189d4>
   2e0f8:	mov	r4, #0
   2e0fc:	b	2dd9c <npth_sleep@plt+0x186ac>
   2e100:	sub	r4, r4, r8
   2e104:	b	2dd9c <npth_sleep@plt+0x186ac>
   2e108:	mov	r4, r5
   2e10c:	b	2dd9c <npth_sleep@plt+0x186ac>
   2e110:	cmp	r1, #0
   2e114:	movne	r3, r0
   2e118:	moveq	r3, #1
   2e11c:	cmp	r3, #0
   2e120:	bne	2db20 <npth_sleep@plt+0x18430>
   2e124:	add	r1, r1, #1
   2e128:	add	r4, r4, r1
   2e12c:	b	2e0a0 <npth_sleep@plt+0x189b0>
   2e130:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2e134:	cmp	r0, #0
   2e138:	uxthne	r0, r0
   2e13c:	orrne	r0, r0, #67108864	; 0x4000000
   2e140:	mov	r8, r0
   2e144:	b	2d540 <npth_sleep@plt+0x17e50>
   2e148:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2e14c:	cmp	r0, #0
   2e150:	uxthne	r8, r0
   2e154:	orrne	r8, r8, #67108864	; 0x4000000
   2e158:	bne	2d548 <npth_sleep@plt+0x17e58>
   2e15c:	b	2d4cc <npth_sleep@plt+0x17ddc>
   2e160:	mov	r0, r6
   2e164:	bl	14f94 <gcry_cipher_get_algo_blklen@plt>
   2e168:	cmp	fp, #3
   2e16c:	str	r0, [sp, #52]	; 0x34
   2e170:	bls	2d66c <npth_sleep@plt+0x17f7c>
   2e174:	ldr	r1, [sp, #52]	; 0x34
   2e178:	mov	r0, fp
   2e17c:	bl	4eb8c <npth_sleep@plt+0x3949c>
   2e180:	cmp	r1, #0
   2e184:	bne	2d66c <npth_sleep@plt+0x17f7c>
   2e188:	mov	r3, #16
   2e18c:	str	r3, [sp, #60]	; 0x3c
   2e190:	mov	r2, #3
   2e194:	b	2d4a4 <npth_sleep@plt+0x17db4>
   2e198:	ldr	r8, [pc, #-1364]	; 2dc4c <npth_sleep@plt+0x1855c>
   2e19c:	b	2d538 <npth_sleep@plt+0x17e48>
   2e1a0:	mov	r0, r9
   2e1a4:	bl	149dc <gcry_free@plt>
   2e1a8:	ldr	r6, [pc, #-1376]	; 2dc50 <npth_sleep@plt+0x18560>
   2e1ac:	b	2cc68 <npth_sleep@plt+0x17578>
   2e1b0:	str	fp, [sp]
   2e1b4:	ldr	r3, [sp, #56]	; 0x38
   2e1b8:	mov	r2, fp
   2e1bc:	mov	r1, r9
   2e1c0:	bl	152dc <gcry_cipher_decrypt@plt>
   2e1c4:	b	2d724 <npth_sleep@plt+0x18034>
   2e1c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   2e1cc:	sub	sp, sp, #12
   2e1d0:	ldr	r5, [pc, #1432]	; 2e770 <npth_sleep@plt+0x19080>
   2e1d4:	ldrb	r2, [r0]
   2e1d8:	str	r0, [sp]
   2e1dc:	ldr	r3, [r5]
   2e1e0:	cmp	r2, #40	; 0x28
   2e1e4:	str	r3, [sp, #4]
   2e1e8:	beq	2e208 <npth_sleep@plt+0x18b18>
   2e1ec:	mov	r0, #0
   2e1f0:	ldr	r2, [sp, #4]
   2e1f4:	ldr	r3, [r5]
   2e1f8:	cmp	r2, r3
   2e1fc:	bne	2e750 <npth_sleep@plt+0x19060>
   2e200:	add	sp, sp, #12
   2e204:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e208:	ldrb	r3, [r0, #1]
   2e20c:	add	r4, r0, #1
   2e210:	str	r4, [sp]
   2e214:	sub	r1, r3, #48	; 0x30
   2e218:	uxtb	r3, r1
   2e21c:	cmp	r3, #9
   2e220:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e224:	mov	r2, #0
   2e228:	b	2e240 <npth_sleep@plt+0x18b50>
   2e22c:	sub	r1, r3, #48	; 0x30
   2e230:	mov	r4, r6
   2e234:	uxtb	r3, r1
   2e238:	cmp	r3, #9
   2e23c:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e240:	ldrb	r3, [r4, #1]
   2e244:	add	r2, r2, r2, lsl #2
   2e248:	add	r6, r4, #1
   2e24c:	subs	r0, r3, #58	; 0x3a
   2e250:	movne	r0, #1
   2e254:	cmp	r3, #0
   2e258:	cmpne	r3, #58	; 0x3a
   2e25c:	add	r2, r1, r2, lsl #1
   2e260:	bne	2e22c <npth_sleep@plt+0x18b3c>
   2e264:	cmp	r2, #0
   2e268:	moveq	r0, #1
   2e26c:	cmp	r0, #0
   2e270:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e274:	add	r0, r4, #2
   2e278:	cmp	r2, #21
   2e27c:	str	r0, [sp]
   2e280:	beq	2e2a4 <npth_sleep@plt+0x18bb4>
   2e284:	cmp	r2, #20
   2e288:	bne	2e754 <npth_sleep@plt+0x19064>
   2e28c:	ldr	r1, [pc, #1248]	; 2e774 <npth_sleep@plt+0x19084>
   2e290:	bl	149e8 <memcmp@plt>
   2e294:	cmp	r0, #0
   2e298:	moveq	r0, #3
   2e29c:	beq	2e1f0 <npth_sleep@plt+0x18b00>
   2e2a0:	b	2e1ec <npth_sleep@plt+0x18afc>
   2e2a4:	ldr	r1, [pc, #1228]	; 2e778 <npth_sleep@plt+0x19088>
   2e2a8:	bl	149e8 <memcmp@plt>
   2e2ac:	cmp	r0, #0
   2e2b0:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e2b4:	ldrb	r3, [r6, #22]
   2e2b8:	add	r2, r4, #23
   2e2bc:	str	r2, [sp]
   2e2c0:	cmp	r3, #40	; 0x28
   2e2c4:	beq	2e2d0 <npth_sleep@plt+0x18be0>
   2e2c8:	mov	r0, #2
   2e2cc:	b	2e1f0 <npth_sleep@plt+0x18b00>
   2e2d0:	ldrb	r3, [r6, #23]
   2e2d4:	add	r4, r4, #24
   2e2d8:	str	r4, [sp]
   2e2dc:	sub	r2, r3, #48	; 0x30
   2e2e0:	uxtb	r3, r2
   2e2e4:	cmp	r3, #9
   2e2e8:	bls	2e304 <npth_sleep@plt+0x18c14>
   2e2ec:	b	2e1ec <npth_sleep@plt+0x18afc>
   2e2f0:	sub	r2, r3, #48	; 0x30
   2e2f4:	mov	r4, r1
   2e2f8:	uxtb	r3, r2
   2e2fc:	cmp	r3, #9
   2e300:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e304:	ldrb	r3, [r4, #1]
   2e308:	add	r0, r0, r0, lsl #2
   2e30c:	add	r1, r4, #1
   2e310:	subs	ip, r3, #58	; 0x3a
   2e314:	movne	ip, #1
   2e318:	cmp	r3, #0
   2e31c:	cmpne	r3, #58	; 0x3a
   2e320:	add	r0, r2, r0, lsl #1
   2e324:	bne	2e2f0 <npth_sleep@plt+0x18c00>
   2e328:	cmp	r0, #0
   2e32c:	moveq	ip, #1
   2e330:	cmp	ip, #0
   2e334:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e338:	add	r0, r0, #2
   2e33c:	add	r3, r4, r0
   2e340:	ldrb	r2, [r4, r0]
   2e344:	str	r3, [sp]
   2e348:	cmp	r2, #40	; 0x28
   2e34c:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e350:	ldr	r6, [pc, #1060]	; 2e77c <npth_sleep@plt+0x1908c>
   2e354:	ldrb	r2, [r3, #1]
   2e358:	add	r4, r3, #1
   2e35c:	str	r4, [sp]
   2e360:	sub	r3, r2, #48	; 0x30
   2e364:	uxtb	r2, r3
   2e368:	cmp	r2, #9
   2e36c:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e370:	mov	r7, #0
   2e374:	b	2e38c <npth_sleep@plt+0x18c9c>
   2e378:	sub	r3, r2, #48	; 0x30
   2e37c:	mov	r4, r8
   2e380:	uxtb	r2, r3
   2e384:	cmp	r2, #9
   2e388:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e38c:	ldrb	r2, [r4, #1]
   2e390:	add	r0, r7, r7, lsl #2
   2e394:	add	r8, r4, #1
   2e398:	subs	r1, r2, #58	; 0x3a
   2e39c:	movne	r1, #1
   2e3a0:	cmp	r2, #0
   2e3a4:	cmpne	r2, #58	; 0x3a
   2e3a8:	add	r7, r3, r0, lsl #1
   2e3ac:	bne	2e378 <npth_sleep@plt+0x18c88>
   2e3b0:	cmp	r7, #0
   2e3b4:	moveq	r1, #1
   2e3b8:	cmp	r1, #0
   2e3bc:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e3c0:	add	r9, r4, #2
   2e3c4:	cmp	r7, #9
   2e3c8:	str	r9, [sp]
   2e3cc:	bne	2e440 <npth_sleep@plt+0x18d50>
   2e3d0:	mov	r2, r7
   2e3d4:	mov	r1, r6
   2e3d8:	mov	r0, r9
   2e3dc:	bl	149e8 <memcmp@plt>
   2e3e0:	cmp	r0, #0
   2e3e4:	bne	2e440 <npth_sleep@plt+0x18d50>
   2e3e8:	ldrb	r1, [r8, #10]
   2e3ec:	add	r4, r4, #11
   2e3f0:	str	r4, [sp]
   2e3f4:	sub	ip, r1, #48	; 0x30
   2e3f8:	uxtb	r2, ip
   2e3fc:	cmp	r2, #9
   2e400:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e404:	ldrb	r1, [r4, #1]
   2e408:	add	r0, r0, r0, lsl #2
   2e40c:	add	r6, r4, #1
   2e410:	subs	r3, r1, #58	; 0x3a
   2e414:	movne	r3, #1
   2e418:	cmp	r1, #0
   2e41c:	cmpne	r1, #58	; 0x3a
   2e420:	add	r0, ip, r0, lsl #1
   2e424:	beq	2e4f8 <npth_sleep@plt+0x18e08>
   2e428:	sub	ip, r1, #48	; 0x30
   2e42c:	mov	r4, r6
   2e430:	uxtb	r3, ip
   2e434:	cmp	r3, #9
   2e438:	bls	2e404 <npth_sleep@plt+0x18d14>
   2e43c:	b	2e1ec <npth_sleep@plt+0x18afc>
   2e440:	mov	ip, #1
   2e444:	add	r0, r9, r7
   2e448:	str	r0, [sp]
   2e44c:	ldrb	r2, [r0]
   2e450:	cmp	r2, #40	; 0x28
   2e454:	addeq	ip, ip, #1
   2e458:	addeq	r3, r0, #1
   2e45c:	beq	2e4d0 <npth_sleep@plt+0x18de0>
   2e460:	cmp	r2, #41	; 0x29
   2e464:	beq	2e4d8 <npth_sleep@plt+0x18de8>
   2e468:	sub	r1, r2, #48	; 0x30
   2e46c:	uxtb	r3, r1
   2e470:	cmp	r3, #9
   2e474:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e478:	mov	r3, #0
   2e47c:	b	2e494 <npth_sleep@plt+0x18da4>
   2e480:	sub	r1, r2, #48	; 0x30
   2e484:	mov	r0, r4
   2e488:	uxtb	r2, r1
   2e48c:	cmp	r2, #9
   2e490:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e494:	ldrb	r2, [r0, #1]
   2e498:	add	r3, r3, r3, lsl #2
   2e49c:	add	r4, r0, #1
   2e4a0:	subs	lr, r2, #58	; 0x3a
   2e4a4:	movne	lr, #1
   2e4a8:	cmp	r2, #0
   2e4ac:	cmpne	r2, #58	; 0x3a
   2e4b0:	add	r3, r1, r3, lsl #1
   2e4b4:	bne	2e480 <npth_sleep@plt+0x18d90>
   2e4b8:	cmp	r3, #0
   2e4bc:	moveq	lr, #1
   2e4c0:	cmp	lr, #0
   2e4c4:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e4c8:	add	r3, r3, #2
   2e4cc:	add	r3, r0, r3
   2e4d0:	mov	r0, r3
   2e4d4:	b	2e44c <npth_sleep@plt+0x18d5c>
   2e4d8:	subs	ip, ip, #1
   2e4dc:	add	r3, r0, #1
   2e4e0:	bne	2e4d0 <npth_sleep@plt+0x18de0>
   2e4e4:	ldrb	r2, [r0, #1]
   2e4e8:	str	r3, [sp]
   2e4ec:	cmp	r2, #40	; 0x28
   2e4f0:	beq	2e354 <npth_sleep@plt+0x18c64>
   2e4f4:	b	2e1ec <npth_sleep@plt+0x18afc>
   2e4f8:	cmp	r0, #0
   2e4fc:	moveq	r3, #1
   2e500:	cmp	r3, #0
   2e504:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e508:	add	r3, r4, #2
   2e50c:	cmp	r0, #14
   2e510:	str	r3, [sp]
   2e514:	bne	2e2c8 <npth_sleep@plt+0x18bd8>
   2e518:	mov	r2, r0
   2e51c:	ldr	r1, [pc, #604]	; 2e780 <npth_sleep@plt+0x19090>
   2e520:	mov	r0, r3
   2e524:	bl	149e8 <memcmp@plt>
   2e528:	subs	r2, r0, #0
   2e52c:	bne	2e2c8 <npth_sleep@plt+0x18bd8>
   2e530:	ldrb	r3, [r6, #15]
   2e534:	add	r1, r4, #16
   2e538:	str	r1, [sp]
   2e53c:	cmp	r3, #40	; 0x28
   2e540:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e544:	ldrb	r1, [r6, #16]
   2e548:	add	r3, r4, #17
   2e54c:	str	r3, [sp]
   2e550:	sub	r0, r1, #48	; 0x30
   2e554:	uxtb	r1, r0
   2e558:	cmp	r1, #9
   2e55c:	bls	2e578 <npth_sleep@plt+0x18e88>
   2e560:	b	2e1ec <npth_sleep@plt+0x18afc>
   2e564:	sub	r0, r1, #48	; 0x30
   2e568:	mov	r3, ip
   2e56c:	uxtb	r1, r0
   2e570:	cmp	r1, #9
   2e574:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e578:	ldrb	r1, [r3, #1]
   2e57c:	add	r2, r2, r2, lsl #2
   2e580:	add	ip, r3, #1
   2e584:	subs	lr, r1, #58	; 0x3a
   2e588:	movne	lr, #1
   2e58c:	cmp	r1, #0
   2e590:	cmpne	r1, #58	; 0x3a
   2e594:	add	r2, r0, r2, lsl #1
   2e598:	bne	2e564 <npth_sleep@plt+0x18e74>
   2e59c:	cmp	r2, #0
   2e5a0:	moveq	lr, #1
   2e5a4:	cmp	lr, #0
   2e5a8:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e5ac:	add	r2, r2, #2
   2e5b0:	add	r7, r3, r2
   2e5b4:	ldrb	r3, [r3, r2]
   2e5b8:	str	r7, [sp]
   2e5bc:	cmp	r3, #40	; 0x28
   2e5c0:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e5c4:	ldr	r4, [pc, #440]	; 2e784 <npth_sleep@plt+0x19094>
   2e5c8:	ldrb	r3, [r7, #1]
   2e5cc:	add	r7, r7, #1
   2e5d0:	str	r7, [sp]
   2e5d4:	sub	r2, r3, #48	; 0x30
   2e5d8:	uxtb	r3, r2
   2e5dc:	cmp	r3, #9
   2e5e0:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e5e4:	mov	r6, #0
   2e5e8:	b	2e600 <npth_sleep@plt+0x18f10>
   2e5ec:	sub	r2, r3, #48	; 0x30
   2e5f0:	mov	r7, r0
   2e5f4:	uxtb	r3, r2
   2e5f8:	cmp	r3, #9
   2e5fc:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e600:	ldrb	r3, [r7, #1]
   2e604:	add	r1, r6, r6, lsl #2
   2e608:	add	r0, r7, #1
   2e60c:	subs	ip, r3, #58	; 0x3a
   2e610:	movne	ip, #1
   2e614:	cmp	r3, #0
   2e618:	cmpne	r3, #58	; 0x3a
   2e61c:	add	r6, r2, r1, lsl #1
   2e620:	bne	2e5ec <npth_sleep@plt+0x18efc>
   2e624:	cmp	r6, #0
   2e628:	moveq	ip, #1
   2e62c:	cmp	ip, #0
   2e630:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e634:	add	r9, r7, #2
   2e638:	cmp	r6, #10
   2e63c:	str	r9, [sp]
   2e640:	bne	2e698 <npth_sleep@plt+0x18fa8>
   2e644:	mov	r2, r6
   2e648:	mov	r1, r4
   2e64c:	mov	r0, r9
   2e650:	bl	149e8 <memcmp@plt>
   2e654:	cmp	r0, #0
   2e658:	bne	2e698 <npth_sleep@plt+0x18fa8>
   2e65c:	add	r3, r7, #12
   2e660:	mov	r0, sp
   2e664:	str	r3, [sp]
   2e668:	bl	2b9e8 <npth_sleep@plt+0x162f8>
   2e66c:	subs	r2, r0, #0
   2e670:	beq	2e1ec <npth_sleep@plt+0x18afc>
   2e674:	cmp	r2, #4
   2e678:	bne	2e2c8 <npth_sleep@plt+0x18bd8>
   2e67c:	ldr	r1, [pc, #260]	; 2e788 <npth_sleep@plt+0x19098>
   2e680:	ldr	r0, [sp]
   2e684:	bl	149e8 <memcmp@plt>
   2e688:	cmp	r0, #0
   2e68c:	moveq	r0, #5
   2e690:	movne	r0, #2
   2e694:	b	2e1f0 <npth_sleep@plt+0x18b00>
   2e698:	mov	r8, #1
   2e69c:	add	r1, r9, r6
   2e6a0:	str	r1, [sp]
   2e6a4:	ldrb	r3, [r1]
   2e6a8:	cmp	r3, #40	; 0x28
   2e6ac:	addeq	r8, r8, #1
   2e6b0:	addeq	r1, r1, #1
   2e6b4:	beq	2e6a4 <npth_sleep@plt+0x18fb4>
   2e6b8:	cmp	r3, #41	; 0x29
   2e6bc:	beq	2e72c <npth_sleep@plt+0x1903c>
   2e6c0:	sub	r0, r3, #48	; 0x30
   2e6c4:	uxtb	r3, r0
   2e6c8:	cmp	r3, #9
   2e6cc:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e6d0:	mov	r2, #0
   2e6d4:	b	2e6ec <npth_sleep@plt+0x18ffc>
   2e6d8:	sub	r0, r3, #48	; 0x30
   2e6dc:	mov	r1, ip
   2e6e0:	uxtb	r3, r0
   2e6e4:	cmp	r3, #9
   2e6e8:	bhi	2e1ec <npth_sleep@plt+0x18afc>
   2e6ec:	ldrb	r3, [r1, #1]
   2e6f0:	add	r2, r2, r2, lsl #2
   2e6f4:	add	ip, r1, #1
   2e6f8:	subs	lr, r3, #58	; 0x3a
   2e6fc:	movne	lr, #1
   2e700:	cmp	r3, #0
   2e704:	cmpne	r3, #58	; 0x3a
   2e708:	add	r2, r0, r2, lsl #1
   2e70c:	bne	2e6d8 <npth_sleep@plt+0x18fe8>
   2e710:	cmp	r2, #0
   2e714:	moveq	lr, #1
   2e718:	cmp	lr, #0
   2e71c:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e720:	add	r2, r2, #2
   2e724:	add	r1, r1, r2
   2e728:	b	2e6a4 <npth_sleep@plt+0x18fb4>
   2e72c:	subs	r8, r8, #1
   2e730:	add	r7, r1, #1
   2e734:	movne	r1, r7
   2e738:	bne	2e6a4 <npth_sleep@plt+0x18fb4>
   2e73c:	ldrb	r3, [r1, #1]
   2e740:	str	r7, [sp]
   2e744:	cmp	r3, #40	; 0x28
   2e748:	beq	2e5c8 <npth_sleep@plt+0x18ed8>
   2e74c:	b	2e1ec <npth_sleep@plt+0x18afc>
   2e750:	bl	14a60 <__stack_chk_fail@plt>
   2e754:	cmp	r2, #11
   2e758:	bne	2e1ec <npth_sleep@plt+0x18afc>
   2e75c:	ldr	r1, [pc, #40]	; 2e78c <npth_sleep@plt+0x1909c>
   2e760:	bl	149e8 <memcmp@plt>
   2e764:	clz	r0, r0
   2e768:	lsr	r0, r0, #5
   2e76c:	b	2e1f0 <npth_sleep@plt+0x18b00>
   2e770:	andeq	ip, r6, r8, lsr r8
   2e774:	ldrdeq	r7, [r5], -r8
   2e778:	andeq	r5, r5, r0, lsl #10
   2e77c:	andeq	r7, r5, r0, ror r8
   2e780:			; <UNDEFINED> instruction: 0x000578b8
   2e784:	andeq	r7, r5, r8, asr #17
   2e788:	andeq	pc, r4, r8, ror #2
   2e78c:	andeq	r4, r5, r8, lsl #7
   2e790:	push	{lr}		; (str lr, [sp, #-4]!)
   2e794:	subs	lr, r0, #0
   2e798:	ldr	ip, [sp, #4]
   2e79c:	beq	2e7cc <npth_sleep@plt+0x190dc>
   2e7a0:	ldrb	lr, [lr]
   2e7a4:	cmp	lr, #0
   2e7a8:	beq	2e7cc <npth_sleep@plt+0x190dc>
   2e7ac:	and	lr, ip, #15
   2e7b0:	lsr	ip, ip, #4
   2e7b4:	add	lr, lr, #16
   2e7b8:	add	ip, ip, #6
   2e7bc:	lsl	ip, lr, ip
   2e7c0:	str	ip, [sp, #4]
   2e7c4:	pop	{lr}		; (ldr lr, [sp], #4)
   2e7c8:	b	2bb30 <npth_sleep@plt+0x16440>
   2e7cc:	ldr	r0, [pc]	; 2e7d4 <npth_sleep@plt+0x190e4>
   2e7d0:	pop	{pc}		; (ldr pc, [sp], #4)
   2e7d4:	streq	r0, [r0], #-177	; 0xffffff4f
   2e7d8:	push	{r4, r5, r6, r7, r8, r9, lr}
   2e7dc:	sub	sp, sp, #28
   2e7e0:	ldr	r6, [pc, #452]	; 2e9ac <npth_sleep@plt+0x192bc>
   2e7e4:	ldrb	r4, [r0]
   2e7e8:	mov	r9, r0
   2e7ec:	ldr	r3, [r6]
   2e7f0:	cmp	r4, #0
   2e7f4:	mov	r5, r1
   2e7f8:	str	r3, [sp, #20]
   2e7fc:	beq	2e834 <npth_sleep@plt+0x19144>
   2e800:	ldrb	r4, [r0, #1]
   2e804:	cmp	r4, #0
   2e808:	beq	2e834 <npth_sleep@plt+0x19144>
   2e80c:	mov	r4, #0
   2e810:	add	r2, r0, #1
   2e814:	b	2e824 <npth_sleep@plt+0x19134>
   2e818:	ldrb	r3, [r2, r4, lsl #1]
   2e81c:	cmp	r3, #0
   2e820:	beq	2e834 <npth_sleep@plt+0x19144>
   2e824:	add	r4, r4, #1
   2e828:	ldrb	r3, [r9, r4, lsl #1]
   2e82c:	cmp	r3, #0
   2e830:	bne	2e818 <npth_sleep@plt+0x19128>
   2e834:	mov	r0, r5
   2e838:	bl	14f58 <strlen@plt>
   2e83c:	add	r0, r0, r4
   2e840:	add	r0, r0, #43	; 0x2b
   2e844:	bl	146d0 <gcry_malloc@plt>
   2e848:	subs	r7, r0, #0
   2e84c:	beq	2e98c <npth_sleep@plt+0x1929c>
   2e850:	mov	r0, r7
   2e854:	ldr	ip, [pc, #340]	; 2e9b0 <npth_sleep@plt+0x192c0>
   2e858:	mov	r3, #40	; 0x28
   2e85c:	add	r1, sp, #18
   2e860:	mov	r8, sp
   2e864:	strb	r3, [r0], #1
   2e868:	mov	r3, #58	; 0x3a
   2e86c:	strh	r3, [sp, #18]
   2e870:	umull	r2, r3, ip, r4
   2e874:	lsr	r3, r3, #3
   2e878:	add	r2, r3, r3, lsl #2
   2e87c:	sub	r2, r4, r2, lsl #1
   2e880:	add	r2, r2, #48	; 0x30
   2e884:	strb	r2, [r1, #-1]!
   2e888:	cmp	r4, #9
   2e88c:	cmphi	r1, r8
   2e890:	movhi	r4, #1
   2e894:	movls	r4, #0
   2e898:	cmp	r4, #0
   2e89c:	mov	r4, r3
   2e8a0:	bne	2e870 <npth_sleep@plt+0x19180>
   2e8a4:	bl	14a0c <stpcpy@plt>
   2e8a8:	ldrb	r2, [r9]
   2e8ac:	cmp	r2, #0
   2e8b0:	mov	r4, r0
   2e8b4:	bne	2e918 <npth_sleep@plt+0x19228>
   2e8b8:	b	2e924 <npth_sleep@plt+0x19234>
   2e8bc:	cmp	r2, #57	; 0x39
   2e8c0:	lslls	r2, r2, #4
   2e8c4:	andls	r1, r2, #240	; 0xf0
   2e8c8:	bls	2e8e0 <npth_sleep@plt+0x191f0>
   2e8cc:	cmp	r2, #70	; 0x46
   2e8d0:	subls	r2, r2, #55	; 0x37
   2e8d4:	subhi	r2, r2, #87	; 0x57
   2e8d8:	lsl	r2, r2, #4
   2e8dc:	uxtb	r1, r2
   2e8e0:	cmp	r3, #57	; 0x39
   2e8e4:	subls	r3, r3, #48	; 0x30
   2e8e8:	uxtbls	r3, r3
   2e8ec:	bls	2e900 <npth_sleep@plt+0x19210>
   2e8f0:	cmp	r3, #70	; 0x46
   2e8f4:	subls	r3, r3, #55	; 0x37
   2e8f8:	subhi	r3, r3, #87	; 0x57
   2e8fc:	uxtb	r3, r3
   2e900:	ldrb	r2, [r9, #2]
   2e904:	add	r3, r1, r3
   2e908:	strb	r3, [r4], #1
   2e90c:	cmp	r2, #0
   2e910:	beq	2e924 <npth_sleep@plt+0x19234>
   2e914:	add	r9, r9, #2
   2e918:	ldrb	r3, [r9, #1]
   2e91c:	cmp	r3, #0
   2e920:	bne	2e8bc <npth_sleep@plt+0x191cc>
   2e924:	mov	r0, r5
   2e928:	bl	14f58 <strlen@plt>
   2e92c:	ldr	ip, [pc, #124]	; 2e9b0 <npth_sleep@plt+0x192c0>
   2e930:	add	r1, sp, #18
   2e934:	mov	r3, #58	; 0x3a
   2e938:	strh	r3, [sp, #18]
   2e93c:	umull	r2, r3, ip, r0
   2e940:	lsr	r3, r3, #3
   2e944:	add	r2, r3, r3, lsl #2
   2e948:	sub	r2, r0, r2, lsl #1
   2e94c:	add	r2, r2, #48	; 0x30
   2e950:	strb	r2, [r1, #-1]!
   2e954:	cmp	r0, #9
   2e958:	cmphi	r1, r8
   2e95c:	movhi	r9, #1
   2e960:	movls	r9, #0
   2e964:	cmp	r9, #0
   2e968:	mov	r0, r3
   2e96c:	bne	2e93c <npth_sleep@plt+0x1924c>
   2e970:	mov	r0, r4
   2e974:	bl	14a0c <stpcpy@plt>
   2e978:	mov	r1, r5
   2e97c:	bl	14a0c <stpcpy@plt>
   2e980:	mov	r3, #41	; 0x29
   2e984:	strb	r9, [r0, #1]
   2e988:	strb	r3, [r0]
   2e98c:	ldr	r2, [sp, #20]
   2e990:	ldr	r3, [r6]
   2e994:	mov	r0, r7
   2e998:	cmp	r2, r3
   2e99c:	bne	2e9a8 <npth_sleep@plt+0x192b8>
   2e9a0:	add	sp, sp, #28
   2e9a4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e9a8:	bl	14a60 <__stack_chk_fail@plt>
   2e9ac:	andeq	ip, r6, r8, lsr r8
   2e9b0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   2e9b4:	mov	r3, #0
   2e9b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e9bc:	mov	r9, r1
   2e9c0:	sub	sp, sp, #12
   2e9c4:	mov	r1, r3
   2e9c8:	mov	sl, r2
   2e9cc:	mov	r2, r3
   2e9d0:	mov	r6, r0
   2e9d4:	bl	15678 <gcry_sexp_canon_len@plt>
   2e9d8:	mov	r3, #0
   2e9dc:	mov	r2, r3
   2e9e0:	mov	r1, r3
   2e9e4:	mov	r8, r0
   2e9e8:	mov	r0, r9
   2e9ec:	bl	15678 <gcry_sexp_canon_len@plt>
   2e9f0:	cmp	r8, #0
   2e9f4:	clz	r2, r0
   2e9f8:	lsr	r2, r2, #5
   2e9fc:	moveq	r2, #1
   2ea00:	cmp	r2, #0
   2ea04:	bne	2ed0c <npth_sleep@plt+0x1961c>
   2ea08:	ldrb	r3, [r6]
   2ea0c:	cmp	r3, #40	; 0x28
   2ea10:	beq	2ea24 <npth_sleep@plt+0x19334>
   2ea14:	ldr	r5, [pc, #804]	; 2ed40 <npth_sleep@plt+0x19650>
   2ea18:	mov	r0, r5
   2ea1c:	add	sp, sp, #12
   2ea20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ea24:	ldrb	r1, [r6, #1]
   2ea28:	mov	r7, r0
   2ea2c:	add	r4, r6, #1
   2ea30:	sub	r1, r1, #48	; 0x30
   2ea34:	uxtb	r3, r1
   2ea38:	cmp	r3, #9
   2ea3c:	bls	2ea54 <npth_sleep@plt+0x19364>
   2ea40:	b	2ea14 <npth_sleep@plt+0x19324>
   2ea44:	uxtb	r3, r1
   2ea48:	cmp	r3, #9
   2ea4c:	mov	r4, fp
   2ea50:	bhi	2ea14 <npth_sleep@plt+0x19324>
   2ea54:	ldrb	r3, [r4, #1]
   2ea58:	add	r2, r2, r2, lsl #2
   2ea5c:	add	fp, r4, #1
   2ea60:	subs	r0, r3, #58	; 0x3a
   2ea64:	movne	r0, #1
   2ea68:	cmp	r3, #0
   2ea6c:	cmpne	r3, #58	; 0x3a
   2ea70:	add	r2, r1, r2, lsl #1
   2ea74:	sub	r1, r3, #48	; 0x30
   2ea78:	bne	2ea44 <npth_sleep@plt+0x19354>
   2ea7c:	cmp	r2, #0
   2ea80:	moveq	r0, #1
   2ea84:	cmp	r0, #0
   2ea88:	bne	2ea14 <npth_sleep@plt+0x19324>
   2ea8c:	cmp	r2, #10
   2ea90:	add	r0, r4, #2
   2ea94:	bne	2ed1c <npth_sleep@plt+0x1962c>
   2ea98:	ldr	r1, [pc, #676]	; 2ed44 <npth_sleep@plt+0x19654>
   2ea9c:	bl	149e8 <memcmp@plt>
   2eaa0:	subs	r5, r0, #0
   2eaa4:	bne	2ed1c <npth_sleep@plt+0x1962c>
   2eaa8:	ldrb	r3, [fp, #11]
   2eaac:	cmp	r3, #40	; 0x28
   2eab0:	bne	2ed1c <npth_sleep@plt+0x1962c>
   2eab4:	ldrb	r1, [fp, #12]
   2eab8:	add	r0, r4, #13
   2eabc:	sub	r1, r1, #48	; 0x30
   2eac0:	uxtb	r3, r1
   2eac4:	cmp	r3, #9
   2eac8:	bhi	2ea14 <npth_sleep@plt+0x19324>
   2eacc:	mov	r3, r5
   2ead0:	b	2eae4 <npth_sleep@plt+0x193f4>
   2ead4:	uxtb	r2, r1
   2ead8:	cmp	r2, #9
   2eadc:	mov	r0, ip
   2eae0:	bhi	2ea14 <npth_sleep@plt+0x19324>
   2eae4:	ldrb	r2, [r0, #1]
   2eae8:	add	r3, r3, r3, lsl #2
   2eaec:	add	ip, r0, #1
   2eaf0:	subs	lr, r2, #58	; 0x3a
   2eaf4:	movne	lr, #1
   2eaf8:	cmp	r2, #0
   2eafc:	cmpne	r2, #58	; 0x3a
   2eb00:	add	r3, r1, r3, lsl #1
   2eb04:	sub	r1, r2, #48	; 0x30
   2eb08:	bne	2ead4 <npth_sleep@plt+0x193e4>
   2eb0c:	cmp	r3, #0
   2eb10:	moveq	lr, #1
   2eb14:	cmp	lr, #0
   2eb18:	bne	2ea14 <npth_sleep@plt+0x19324>
   2eb1c:	add	r3, r3, #2
   2eb20:	add	r4, r0, r3
   2eb24:	ldrb	r3, [r0, r3]
   2eb28:	cmp	r3, #41	; 0x29
   2eb2c:	beq	2ec2c <npth_sleep@plt+0x1953c>
   2eb30:	cmp	r3, #40	; 0x28
   2eb34:	bne	2ea14 <npth_sleep@plt+0x19324>
   2eb38:	ldrb	r1, [r4, #1]
   2eb3c:	add	r4, r4, #1
   2eb40:	sub	r0, r1, #48	; 0x30
   2eb44:	uxtb	r3, r0
   2eb48:	cmp	r3, #9
   2eb4c:	bhi	2ea14 <npth_sleep@plt+0x19324>
   2eb50:	mov	r2, #0
   2eb54:	b	2eb68 <npth_sleep@plt+0x19478>
   2eb58:	uxtb	r3, r0
   2eb5c:	cmp	r3, #9
   2eb60:	mov	r4, ip
   2eb64:	bhi	2ea14 <npth_sleep@plt+0x19324>
   2eb68:	ldrb	r1, [r4, #1]
   2eb6c:	add	r2, r2, r2, lsl #2
   2eb70:	add	ip, r4, #1
   2eb74:	subs	r3, r1, #58	; 0x3a
   2eb78:	movne	r3, #1
   2eb7c:	cmp	r1, #0
   2eb80:	cmpne	r1, #58	; 0x3a
   2eb84:	add	r2, r0, r2, lsl #1
   2eb88:	sub	r0, r1, #48	; 0x30
   2eb8c:	bne	2eb58 <npth_sleep@plt+0x19468>
   2eb90:	cmp	r2, #0
   2eb94:	moveq	r3, #1
   2eb98:	cmp	r3, #0
   2eb9c:	bne	2ea14 <npth_sleep@plt+0x19324>
   2eba0:	add	r2, r2, #2
   2eba4:	add	r1, r4, r2
   2eba8:	ldrb	r2, [r4, r2]
   2ebac:	sub	r0, r2, #48	; 0x30
   2ebb0:	uxtb	r2, r0
   2ebb4:	cmp	r2, #9
   2ebb8:	bls	2ebd0 <npth_sleep@plt+0x194e0>
   2ebbc:	b	2ea14 <npth_sleep@plt+0x19324>
   2ebc0:	uxtb	r2, r0
   2ebc4:	cmp	r2, #9
   2ebc8:	mov	r1, ip
   2ebcc:	bhi	2ea14 <npth_sleep@plt+0x19324>
   2ebd0:	ldrb	r2, [r1, #1]
   2ebd4:	add	r3, r3, r3, lsl #2
   2ebd8:	add	ip, r1, #1
   2ebdc:	subs	lr, r2, #58	; 0x3a
   2ebe0:	movne	lr, #1
   2ebe4:	cmp	r2, #0
   2ebe8:	cmpne	r2, #58	; 0x3a
   2ebec:	add	r3, r0, r3, lsl #1
   2ebf0:	sub	r0, r2, #48	; 0x30
   2ebf4:	bne	2ebc0 <npth_sleep@plt+0x194d0>
   2ebf8:	cmp	r3, #0
   2ebfc:	moveq	lr, #1
   2ec00:	cmp	lr, #0
   2ec04:	bne	2ea14 <npth_sleep@plt+0x19324>
   2ec08:	add	r3, r3, #2
   2ec0c:	add	r4, r1, r3
   2ec10:	ldrb	r3, [r1, r3]
   2ec14:	cmp	r3, #41	; 0x29
   2ec18:	bne	2ea14 <npth_sleep@plt+0x19324>
   2ec1c:	ldrb	r3, [r4, #1]
   2ec20:	add	r4, r4, #1
   2ec24:	cmp	r3, #41	; 0x29
   2ec28:	bne	2eb30 <npth_sleep@plt+0x19440>
   2ec2c:	add	r0, r8, r7
   2ec30:	add	r0, r0, #32
   2ec34:	bl	146d0 <gcry_malloc@plt>
   2ec38:	cmp	r0, #0
   2ec3c:	mov	lr, r0
   2ec40:	str	r0, [sl]
   2ec44:	beq	2ed2c <npth_sleep@plt+0x1963c>
   2ec48:	ldr	ip, [pc, #248]	; 2ed48 <npth_sleep@plt+0x19658>
   2ec4c:	str	r0, [sp, #4]
   2ec50:	add	fp, r6, #14
   2ec54:	ldm	ip!, {r0, r1, r2, r3}
   2ec58:	sub	sl, r4, fp
   2ec5c:	str	r0, [lr]
   2ec60:	str	r1, [lr, #4]
   2ec64:	ldm	ip!, {r0, r1}
   2ec68:	str	r3, [lr, #12]
   2ec6c:	str	r2, [lr, #8]
   2ec70:	ldrb	r3, [ip]
   2ec74:	str	r1, [lr, #20]
   2ec78:	mov	r1, lr
   2ec7c:	str	r0, [lr, #16]
   2ec80:	strb	r3, [r1, #24]!
   2ec84:	mov	r3, r1
   2ec88:	mov	r2, sl
   2ec8c:	mov	r1, fp
   2ec90:	mov	r0, r3
   2ec94:	mov	fp, r3
   2ec98:	bl	1491c <memcpy@plt>
   2ec9c:	ldr	ip, [pc, #168]	; 2ed4c <npth_sleep@plt+0x1965c>
   2eca0:	add	lr, fp, sl
   2eca4:	ldm	ip!, {r0, r1, r2, r3}
   2eca8:	str	r0, [fp, sl]
   2ecac:	ldrh	sl, [ip]
   2ecb0:	ldrb	r0, [ip, #2]
   2ecb4:	str	r3, [lr, #12]
   2ecb8:	mov	r3, lr
   2ecbc:	str	r1, [lr, #4]
   2ecc0:	str	r2, [lr, #8]
   2ecc4:	mov	r1, r9
   2ecc8:	strh	sl, [lr, #16]
   2eccc:	mov	r2, r7
   2ecd0:	strb	r0, [r3, #18]!
   2ecd4:	mov	r0, r3
   2ecd8:	str	r3, [sp, #4]
   2ecdc:	bl	1491c <memcpy@plt>
   2ece0:	ldr	r3, [sp, #4]
   2ece4:	ldr	ip, [sp, #4]
   2ece8:	add	r0, r3, r7
   2ecec:	sub	r2, r4, r6
   2ecf0:	mov	r3, #41	; 0x29
   2ecf4:	sub	r2, r8, r2
   2ecf8:	mov	r1, r4
   2ecfc:	strb	r3, [ip, r7]
   2ed00:	add	r0, r0, #1
   2ed04:	bl	1491c <memcpy@plt>
   2ed08:	b	2ea18 <npth_sleep@plt+0x19328>
   2ed0c:	ldr	r5, [pc, #60]	; 2ed50 <npth_sleep@plt+0x19660>
   2ed10:	mov	r0, r5
   2ed14:	add	sp, sp, #12
   2ed18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ed1c:	ldr	r5, [pc, #48]	; 2ed54 <npth_sleep@plt+0x19664>
   2ed20:	mov	r0, r5
   2ed24:	add	sp, sp, #12
   2ed28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ed2c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2ed30:	cmp	r0, #0
   2ed34:	uxthne	r0, r0
   2ed38:	orrne	r5, r0, #67108864	; 0x4000000
   2ed3c:	b	2ea18 <npth_sleep@plt+0x19328>
   2ed40:	streq	r0, [r0], #-83	; 0xffffffad
   2ed44:			; <UNDEFINED> instruction: 0x000554b8
   2ed48:	ldrdeq	r7, [r5], -r4
   2ed4c:	strdeq	r7, [r5], -r0
   2ed50:	streq	r0, [r0], #-55	; 0xffffffc9
   2ed54:	streq	r0, [r0], #-104	; 0xffffff98
   2ed58:	ldrb	r3, [r0]
   2ed5c:	cmp	r3, #40	; 0x28
   2ed60:	beq	2ed6c <npth_sleep@plt+0x1967c>
   2ed64:	ldr	r0, [pc, #756]	; 2f060 <npth_sleep@plt+0x19970>
   2ed68:	bx	lr
   2ed6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ed70:	add	r4, r0, #1
   2ed74:	ldrb	r3, [r0, #1]
   2ed78:	sub	r0, r3, #48	; 0x30
   2ed7c:	uxtb	r3, r0
   2ed80:	cmp	r3, #9
   2ed84:	bhi	2ef64 <npth_sleep@plt+0x19874>
   2ed88:	mov	r2, #0
   2ed8c:	b	2eda0 <npth_sleep@plt+0x196b0>
   2ed90:	uxtb	r3, r0
   2ed94:	cmp	r3, #9
   2ed98:	mov	r4, r6
   2ed9c:	bhi	2ef64 <npth_sleep@plt+0x19874>
   2eda0:	ldrb	r3, [r4, #1]
   2eda4:	add	r2, r2, r2, lsl #2
   2eda8:	add	r6, r4, #1
   2edac:	subs	ip, r3, #58	; 0x3a
   2edb0:	movne	ip, #1
   2edb4:	cmp	r3, #0
   2edb8:	cmpne	r3, #58	; 0x3a
   2edbc:	add	r2, r0, r2, lsl #1
   2edc0:	sub	r0, r3, #48	; 0x30
   2edc4:	bne	2ed90 <npth_sleep@plt+0x196a0>
   2edc8:	cmp	r2, #0
   2edcc:	moveq	ip, #1
   2edd0:	cmp	ip, #0
   2edd4:	bne	2ef64 <npth_sleep@plt+0x19874>
   2edd8:	cmp	r2, #20
   2eddc:	add	r0, r4, #2
   2ede0:	bne	2f004 <npth_sleep@plt+0x19914>
   2ede4:	mov	r5, r1
   2ede8:	ldr	r1, [pc, #628]	; 2f064 <npth_sleep@plt+0x19974>
   2edec:	bl	149e8 <memcmp@plt>
   2edf0:	cmp	r0, #0
   2edf4:	bne	2f004 <npth_sleep@plt+0x19914>
   2edf8:	ldrb	r3, [r6, #21]
   2edfc:	cmp	r3, #40	; 0x28
   2ee00:	bne	2f004 <npth_sleep@plt+0x19914>
   2ee04:	ldrb	r3, [r6, #22]
   2ee08:	add	r4, r4, #23
   2ee0c:	sub	r2, r3, #48	; 0x30
   2ee10:	uxtb	r3, r2
   2ee14:	cmp	r3, #9
   2ee18:	bls	2ee30 <npth_sleep@plt+0x19740>
   2ee1c:	b	2ef64 <npth_sleep@plt+0x19874>
   2ee20:	uxtb	r3, r2
   2ee24:	cmp	r3, #9
   2ee28:	mov	r4, r1
   2ee2c:	bhi	2ef64 <npth_sleep@plt+0x19874>
   2ee30:	ldrb	r3, [r4, #1]
   2ee34:	add	r0, r0, r0, lsl #2
   2ee38:	add	r1, r4, #1
   2ee3c:	subs	ip, r3, #58	; 0x3a
   2ee40:	movne	ip, #1
   2ee44:	cmp	r3, #0
   2ee48:	cmpne	r3, #58	; 0x3a
   2ee4c:	add	r0, r2, r0, lsl #1
   2ee50:	sub	r2, r3, #48	; 0x30
   2ee54:	bne	2ee20 <npth_sleep@plt+0x19730>
   2ee58:	cmp	r0, #0
   2ee5c:	moveq	ip, #1
   2ee60:	cmp	ip, #0
   2ee64:	bne	2ef64 <npth_sleep@plt+0x19874>
   2ee68:	add	r0, r0, #2
   2ee6c:	add	r2, r4, r0
   2ee70:	ldrb	r3, [r4, r0]
   2ee74:	cmp	r3, #41	; 0x29
   2ee78:	beq	2f004 <npth_sleep@plt+0x19914>
   2ee7c:	cmp	r3, #40	; 0x28
   2ee80:	bne	2ef64 <npth_sleep@plt+0x19874>
   2ee84:	ldr	r6, [pc, #476]	; 2f068 <npth_sleep@plt+0x19978>
   2ee88:	ldrb	r3, [r2, #1]
   2ee8c:	add	r7, r2, #1
   2ee90:	sub	r1, r3, #48	; 0x30
   2ee94:	uxtb	r3, r1
   2ee98:	cmp	r3, #9
   2ee9c:	bhi	2ef64 <npth_sleep@plt+0x19874>
   2eea0:	mov	r8, #0
   2eea4:	b	2eeb8 <npth_sleep@plt+0x197c8>
   2eea8:	uxtb	r3, r1
   2eeac:	cmp	r3, #9
   2eeb0:	mov	r7, r9
   2eeb4:	bhi	2ef64 <npth_sleep@plt+0x19874>
   2eeb8:	ldrb	r3, [r7, #1]
   2eebc:	add	r0, r8, r8, lsl #2
   2eec0:	add	r9, r7, #1
   2eec4:	subs	r2, r3, #58	; 0x3a
   2eec8:	movne	r2, #1
   2eecc:	cmp	r3, #0
   2eed0:	cmpne	r3, #58	; 0x3a
   2eed4:	add	r8, r1, r0, lsl #1
   2eed8:	sub	r1, r3, #48	; 0x30
   2eedc:	bne	2eea8 <npth_sleep@plt+0x197b8>
   2eee0:	cmp	r8, #0
   2eee4:	moveq	r2, #1
   2eee8:	cmp	r2, #0
   2eeec:	bne	2ef64 <npth_sleep@plt+0x19874>
   2eef0:	cmp	r8, #8
   2eef4:	add	r4, r7, #2
   2eef8:	bne	2ef6c <npth_sleep@plt+0x1987c>
   2eefc:	mov	r2, r8
   2ef00:	mov	r1, r6
   2ef04:	mov	r0, r4
   2ef08:	bl	149e8 <memcmp@plt>
   2ef0c:	cmp	r0, #0
   2ef10:	bne	2ef6c <npth_sleep@plt+0x1987c>
   2ef14:	ldrb	r3, [r9, #9]
   2ef18:	add	r7, r7, #10
   2ef1c:	sub	r1, r3, #48	; 0x30
   2ef20:	uxtb	r2, r1
   2ef24:	cmp	r2, #9
   2ef28:	bhi	2ef64 <npth_sleep@plt+0x19874>
   2ef2c:	ldrb	r3, [r7, #1]
   2ef30:	add	r0, r0, r0, lsl #2
   2ef34:	add	r4, r7, #1
   2ef38:	subs	r2, r3, #58	; 0x3a
   2ef3c:	movne	r2, #1
   2ef40:	cmp	r3, #0
   2ef44:	cmpne	r3, #58	; 0x3a
   2ef48:	add	r0, r1, r0, lsl #1
   2ef4c:	sub	r1, r3, #48	; 0x30
   2ef50:	beq	2f00c <npth_sleep@plt+0x1991c>
   2ef54:	uxtb	r3, r1
   2ef58:	cmp	r3, #9
   2ef5c:	mov	r7, r4
   2ef60:	bls	2ef2c <npth_sleep@plt+0x1983c>
   2ef64:	ldr	r0, [pc, #244]	; 2f060 <npth_sleep@plt+0x19970>
   2ef68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ef6c:	ldrb	r2, [r4, r8]
   2ef70:	add	r0, r4, r8
   2ef74:	sub	r1, r2, #48	; 0x30
   2ef78:	uxtb	r3, r1
   2ef7c:	cmp	r3, #9
   2ef80:	bhi	2ef64 <npth_sleep@plt+0x19874>
   2ef84:	mov	r3, #0
   2ef88:	b	2ef9c <npth_sleep@plt+0x198ac>
   2ef8c:	uxtb	r2, r1
   2ef90:	cmp	r2, #9
   2ef94:	mov	r0, ip
   2ef98:	bhi	2ef64 <npth_sleep@plt+0x19874>
   2ef9c:	ldrb	r2, [r0, #1]
   2efa0:	add	r3, r3, r3, lsl #2
   2efa4:	add	ip, r0, #1
   2efa8:	subs	lr, r2, #58	; 0x3a
   2efac:	movne	lr, #1
   2efb0:	cmp	r2, #0
   2efb4:	cmpne	r2, #58	; 0x3a
   2efb8:	add	r3, r1, r3, lsl #1
   2efbc:	sub	r1, r2, #48	; 0x30
   2efc0:	bne	2ef8c <npth_sleep@plt+0x1989c>
   2efc4:	cmp	r3, #0
   2efc8:	moveq	lr, #1
   2efcc:	cmp	lr, #0
   2efd0:	bne	2ef64 <npth_sleep@plt+0x19874>
   2efd4:	add	r3, r3, #2
   2efd8:	add	r2, r0, r3
   2efdc:	ldrb	r3, [r0, r3]
   2efe0:	cmp	r3, #41	; 0x29
   2efe4:	bne	2ef64 <npth_sleep@plt+0x19874>
   2efe8:	ldrb	r3, [r2, #1]
   2efec:	add	r2, r2, #1
   2eff0:	cmp	r3, #41	; 0x29
   2eff4:	beq	2f004 <npth_sleep@plt+0x19914>
   2eff8:	cmp	r3, #40	; 0x28
   2effc:	beq	2ee88 <npth_sleep@plt+0x19798>
   2f000:	b	2ef64 <npth_sleep@plt+0x19874>
   2f004:	ldr	r0, [pc, #96]	; 2f06c <npth_sleep@plt+0x1997c>
   2f008:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f00c:	cmp	r0, #0
   2f010:	moveq	r2, #1
   2f014:	cmp	r2, #0
   2f018:	bne	2ef64 <npth_sleep@plt+0x19874>
   2f01c:	cmp	r0, #5
   2f020:	add	r3, r7, #2
   2f024:	bne	2f058 <npth_sleep@plt+0x19968>
   2f028:	mov	r2, r0
   2f02c:	ldr	r1, [pc, #60]	; 2f070 <npth_sleep@plt+0x19980>
   2f030:	mov	r0, r3
   2f034:	bl	149e8 <memcmp@plt>
   2f038:	cmp	r0, #0
   2f03c:	bne	2f058 <npth_sleep@plt+0x19968>
   2f040:	ldrb	r3, [r4, #6]
   2f044:	cmp	r3, #40	; 0x28
   2f048:	bne	2ef64 <npth_sleep@plt+0x19874>
   2f04c:	add	r3, r7, #7
   2f050:	str	r3, [r5]
   2f054:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f058:	ldr	r0, [pc, #20]	; 2f074 <npth_sleep@plt+0x19984>
   2f05c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f060:	streq	r0, [r0], #-83	; 0xffffffad
   2f064:	ldrdeq	r7, [r5], -r8
   2f068:	andeq	r7, r5, r4, lsl #18
   2f06c:	streq	r0, [r0], #-104	; 0xffffff98
   2f070:	andeq	r7, r5, r0, lsl r9
   2f074:	streq	r0, [r0], #-121	; 0xffffff87
   2f078:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f07c:	subs	r7, r1, #0
   2f080:	movne	r1, #0
   2f084:	strne	r1, [r7]
   2f088:	cmp	r2, #0
   2f08c:	movne	r1, #0
   2f090:	strne	r1, [r2]
   2f094:	cmp	r3, #0
   2f098:	movne	r1, #0
   2f09c:	strne	r1, [r3]
   2f0a0:	ldrb	r1, [r0]
   2f0a4:	cmp	r1, #40	; 0x28
   2f0a8:	beq	2f0b4 <npth_sleep@plt+0x199c4>
   2f0ac:	ldr	r0, [pc, #652]	; 2f340 <npth_sleep@plt+0x19c50>
   2f0b0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f0b4:	ldrb	ip, [r0, #1]
   2f0b8:	add	r0, r0, #1
   2f0bc:	sub	lr, ip, #48	; 0x30
   2f0c0:	uxtb	r1, lr
   2f0c4:	cmp	r1, #9
   2f0c8:	bhi	2f0ac <npth_sleep@plt+0x199bc>
   2f0cc:	mov	r8, #0
   2f0d0:	b	2f0e4 <npth_sleep@plt+0x199f4>
   2f0d4:	uxtb	r0, lr
   2f0d8:	cmp	r0, #9
   2f0dc:	mov	r0, r1
   2f0e0:	bhi	2f0ac <npth_sleep@plt+0x199bc>
   2f0e4:	ldrb	ip, [r0, #1]
   2f0e8:	add	r8, r8, r8, lsl #2
   2f0ec:	add	r1, r0, #1
   2f0f0:	subs	r4, ip, #58	; 0x3a
   2f0f4:	movne	r4, #1
   2f0f8:	cmp	ip, #0
   2f0fc:	cmpne	ip, #58	; 0x3a
   2f100:	add	r8, lr, r8, lsl #1
   2f104:	sub	lr, ip, #48	; 0x30
   2f108:	bne	2f0d4 <npth_sleep@plt+0x199e4>
   2f10c:	cmp	r8, #0
   2f110:	movne	r1, r4
   2f114:	moveq	r1, #1
   2f118:	cmp	r1, #0
   2f11c:	bne	2f0ac <npth_sleep@plt+0x199bc>
   2f120:	cmp	r7, #0
   2f124:	mov	r6, r3
   2f128:	mov	r5, r2
   2f12c:	add	r4, r0, #2
   2f130:	beq	2f2ac <npth_sleep@plt+0x19bbc>
   2f134:	mov	r2, r1
   2f138:	mov	r0, r4
   2f13c:	mov	r1, r8
   2f140:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   2f144:	cmp	r0, #0
   2f148:	str	r0, [r7]
   2f14c:	beq	2f2f4 <npth_sleep@plt+0x19c04>
   2f150:	ldrb	ip, [r4, r8]
   2f154:	add	r0, r4, r8
   2f158:	sub	r3, ip, #48	; 0x30
   2f15c:	uxtb	r2, r3
   2f160:	cmp	r2, #9
   2f164:	bhi	2f32c <npth_sleep@plt+0x19c3c>
   2f168:	mov	r8, #0
   2f16c:	b	2f180 <npth_sleep@plt+0x19a90>
   2f170:	uxtb	r2, r3
   2f174:	cmp	r2, #9
   2f178:	mov	r0, r9
   2f17c:	bhi	2f324 <npth_sleep@plt+0x19c34>
   2f180:	ldrb	ip, [r0, #1]
   2f184:	add	r8, r8, r8, lsl #2
   2f188:	add	r9, r0, #1
   2f18c:	subs	r2, ip, #58	; 0x3a
   2f190:	movne	r2, #1
   2f194:	cmp	ip, #0
   2f198:	cmpne	ip, #58	; 0x3a
   2f19c:	add	r8, r3, r8, lsl #1
   2f1a0:	sub	r3, ip, #48	; 0x30
   2f1a4:	bne	2f170 <npth_sleep@plt+0x19a80>
   2f1a8:	cmp	r8, #0
   2f1ac:	movne	sl, r2
   2f1b0:	moveq	sl, #1
   2f1b4:	cmp	sl, #0
   2f1b8:	bne	2f324 <npth_sleep@plt+0x19c34>
   2f1bc:	cmp	r5, #0
   2f1c0:	add	r4, r0, #2
   2f1c4:	beq	2f1f0 <npth_sleep@plt+0x19b00>
   2f1c8:	add	r0, r8, #1
   2f1cc:	bl	146d0 <gcry_malloc@plt>
   2f1d0:	cmp	r0, #0
   2f1d4:	mov	fp, r0
   2f1d8:	str	r0, [r5]
   2f1dc:	beq	2f30c <npth_sleep@plt+0x19c1c>
   2f1e0:	mov	r2, r8
   2f1e4:	mov	r1, r4
   2f1e8:	bl	1491c <memcpy@plt>
   2f1ec:	strb	sl, [fp, r8]
   2f1f0:	ldrb	r3, [r9, #1]
   2f1f4:	sub	r1, r3, #48	; 0x30
   2f1f8:	uxtb	r3, r1
   2f1fc:	cmp	r3, #9
   2f200:	bhi	2f2a4 <npth_sleep@plt+0x19bb4>
   2f204:	mov	r9, #0
   2f208:	b	2f21c <npth_sleep@plt+0x19b2c>
   2f20c:	uxtb	r3, r1
   2f210:	cmp	r3, #9
   2f214:	mov	r4, r2
   2f218:	bhi	2f2a4 <npth_sleep@plt+0x19bb4>
   2f21c:	ldrb	r3, [r4, #1]
   2f220:	add	r9, r9, r9, lsl #2
   2f224:	add	r2, r4, #1
   2f228:	subs	r0, r3, #58	; 0x3a
   2f22c:	movne	r0, #1
   2f230:	cmp	r3, #0
   2f234:	cmpne	r3, #58	; 0x3a
   2f238:	add	r9, r1, r9, lsl #1
   2f23c:	sub	r1, r3, #48	; 0x30
   2f240:	bne	2f20c <npth_sleep@plt+0x19b1c>
   2f244:	cmp	r9, #0
   2f248:	movne	r8, r0
   2f24c:	moveq	r8, #1
   2f250:	cmp	r8, #0
   2f254:	bne	2f2a4 <npth_sleep@plt+0x19bb4>
   2f258:	cmp	r6, #0
   2f25c:	beq	2f2a4 <npth_sleep@plt+0x19bb4>
   2f260:	add	r0, r9, #1
   2f264:	bl	146d0 <gcry_malloc@plt>
   2f268:	subs	sl, r0, #0
   2f26c:	beq	2f2c8 <npth_sleep@plt+0x19bd8>
   2f270:	add	r1, r4, #2
   2f274:	mov	r2, r9
   2f278:	bl	1491c <memcpy@plt>
   2f27c:	mov	r2, #10
   2f280:	mov	r1, r8
   2f284:	strb	r8, [sl, r9]
   2f288:	mov	r0, sl
   2f28c:	bl	14784 <strtol@plt>
   2f290:	str	r0, [r6]
   2f294:	mov	r0, sl
   2f298:	bl	149dc <gcry_free@plt>
   2f29c:	mov	r0, r8
   2f2a0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f2a4:	mov	r0, #0
   2f2a8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f2ac:	ldrb	ip, [r4, r8]
   2f2b0:	add	r0, r4, r8
   2f2b4:	sub	r3, ip, #48	; 0x30
   2f2b8:	uxtb	r2, r3
   2f2bc:	cmp	r2, #9
   2f2c0:	bls	2f168 <npth_sleep@plt+0x19a78>
   2f2c4:	b	2f0ac <npth_sleep@plt+0x199bc>
   2f2c8:	cmp	r7, #0
   2f2cc:	beq	2f2dc <npth_sleep@plt+0x19bec>
   2f2d0:	ldr	r0, [r7]
   2f2d4:	bl	149dc <gcry_free@plt>
   2f2d8:	str	sl, [r7]
   2f2dc:	cmp	r5, #0
   2f2e0:	beq	2f2f4 <npth_sleep@plt+0x19c04>
   2f2e4:	ldr	r0, [r5]
   2f2e8:	bl	149dc <gcry_free@plt>
   2f2ec:	mov	r3, #0
   2f2f0:	str	r3, [r5]
   2f2f4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2f2f8:	cmp	r0, #0
   2f2fc:	beq	2f2a4 <npth_sleep@plt+0x19bb4>
   2f300:	uxth	r0, r0
   2f304:	orr	r0, r0, #67108864	; 0x4000000
   2f308:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f30c:	cmp	r7, #0
   2f310:	beq	2f2f4 <npth_sleep@plt+0x19c04>
   2f314:	ldr	r0, [r7]
   2f318:	bl	149dc <gcry_free@plt>
   2f31c:	str	fp, [r7]
   2f320:	b	2f2f4 <npth_sleep@plt+0x19c04>
   2f324:	cmp	r7, #0
   2f328:	beq	2f0ac <npth_sleep@plt+0x199bc>
   2f32c:	ldr	r0, [r7]
   2f330:	bl	149dc <gcry_free@plt>
   2f334:	mov	r3, #0
   2f338:	str	r3, [r7]
   2f33c:	b	2f0ac <npth_sleep@plt+0x199bc>
   2f340:	streq	r0, [r0], #-83	; 0xffffffad
   2f344:	push	{r4, lr}
   2f348:	ldr	r0, [pc, #28]	; 2f36c <npth_sleep@plt+0x19c7c>
   2f34c:	bl	146c4 <npth_mutex_lock@plt>
   2f350:	cmp	r0, #0
   2f354:	popeq	{r4, pc}
   2f358:	bl	14dcc <strerror@plt>
   2f35c:	ldr	r1, [pc, #12]	; 2f370 <npth_sleep@plt+0x19c80>
   2f360:	mov	r2, r0
   2f364:	ldr	r0, [pc, #8]	; 2f374 <npth_sleep@plt+0x19c84>
   2f368:	bl	3d508 <npth_sleep@plt+0x27e18>
   2f36c:	andeq	sp, r6, r8, asr #13
   2f370:	andeq	r7, r5, r8, lsl #24
   2f374:	andeq	r7, r5, r0, lsr #24
   2f378:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f37c:	sub	sp, sp, #308	; 0x134
   2f380:	mov	ip, r3
   2f384:	str	r3, [sp, #16]
   2f388:	ldr	r3, [r2]
   2f38c:	ldr	lr, [sp, #344]	; 0x158
   2f390:	str	r3, [sp, #32]
   2f394:	ldr	r3, [pc, #1516]	; 2f988 <npth_sleep@plt+0x1a298>
   2f398:	str	r2, [sp, #12]
   2f39c:	ldr	ip, [ip]
   2f3a0:	ldr	r2, [lr]
   2f3a4:	ldr	r3, [r3]
   2f3a8:	str	r1, [sp, #24]
   2f3ac:	ldr	r1, [pc, #1496]	; 2f98c <npth_sleep@plt+0x1a29c>
   2f3b0:	str	lr, [sp, #20]
   2f3b4:	str	ip, [sp, #40]	; 0x28
   2f3b8:	str	r2, [sp, #36]	; 0x24
   2f3bc:	str	r3, [sp, #300]	; 0x12c
   2f3c0:	mov	r8, r0
   2f3c4:	bl	15174 <gpgrt_fopen@plt>
   2f3c8:	subs	r5, r0, #0
   2f3cc:	beq	2f904 <npth_sleep@plt+0x1a214>
   2f3d0:	mov	r6, #0
   2f3d4:	ldr	sl, [pc, #1460]	; 2f990 <npth_sleep@plt+0x1a2a0>
   2f3d8:	mov	r7, r6
   2f3dc:	mov	r2, r5
   2f3e0:	mov	r1, #255	; 0xff
   2f3e4:	add	r0, sp, #44	; 0x2c
   2f3e8:	bl	15000 <gpgrt_fgets@plt>
   2f3ec:	cmp	r0, #0
   2f3f0:	beq	2f680 <npth_sleep@plt+0x19f90>
   2f3f4:	add	r0, sp, #44	; 0x2c
   2f3f8:	bl	14f58 <strlen@plt>
   2f3fc:	add	r6, r6, #1
   2f400:	cmp	r0, #0
   2f404:	beq	2f5f0 <npth_sleep@plt+0x19f00>
   2f408:	sub	r2, r0, #1
   2f40c:	add	r3, sp, #304	; 0x130
   2f410:	add	r3, r3, r2
   2f414:	ldrb	r1, [r3, #-260]	; 0xfffffefc
   2f418:	cmp	r1, #10
   2f41c:	bne	2f5f0 <npth_sleep@plt+0x19f00>
   2f420:	cmp	r2, #0
   2f424:	mov	r2, #0
   2f428:	strb	r2, [r3, #-260]	; 0xfffffefc
   2f42c:	beq	2f448 <npth_sleep@plt+0x19d58>
   2f430:	add	r3, sp, #304	; 0x130
   2f434:	sub	r0, r0, #2
   2f438:	add	r0, r3, r0
   2f43c:	ldrb	r3, [r0, #-260]	; 0xfffffefc
   2f440:	cmp	r3, #13
   2f444:	strbeq	r2, [r0, #-260]	; 0xfffffefc
   2f448:	ldrb	r3, [sp, #44]	; 0x2c
   2f44c:	add	r4, sp, #44	; 0x2c
   2f450:	cmp	r3, #9
   2f454:	cmpne	r3, #32
   2f458:	bne	2f46c <npth_sleep@plt+0x19d7c>
   2f45c:	ldrb	r3, [r4, #1]!
   2f460:	cmp	r3, #9
   2f464:	cmpne	r3, #32
   2f468:	beq	2f45c <npth_sleep@plt+0x19d6c>
   2f46c:	cmp	r3, #35	; 0x23
   2f470:	cmpne	r3, #0
   2f474:	beq	2f3dc <npth_sleep@plt+0x19cec>
   2f478:	mov	r2, #15
   2f47c:	ldr	r1, [pc, #1296]	; 2f994 <npth_sleep@plt+0x1a2a4>
   2f480:	mov	r0, r4
   2f484:	bl	15624 <strncmp@plt>
   2f488:	cmp	r0, #0
   2f48c:	bne	2f4a4 <npth_sleep@plt+0x19db4>
   2f490:	ldrb	r3, [r4, #15]
   2f494:	tst	r3, #223	; 0xdf
   2f498:	beq	2f650 <npth_sleep@plt+0x19f60>
   2f49c:	cmp	r3, #9
   2f4a0:	beq	2f650 <npth_sleep@plt+0x19f60>
   2f4a4:	ldr	r3, [sp, #36]	; 0x24
   2f4a8:	ldr	r2, [sp, #40]	; 0x28
   2f4ac:	ldr	r0, [sp, #32]
   2f4b0:	cmp	r3, r2
   2f4b4:	beq	2f7e0 <npth_sleep@plt+0x1a0f0>
   2f4b8:	add	r3, r3, r3, lsl #1
   2f4bc:	mov	r2, #0
   2f4c0:	str	r2, [r0, r3, lsl #3]
   2f4c4:	ldrb	r2, [r4]
   2f4c8:	add	r9, r0, r3, lsl #3
   2f4cc:	cmp	r2, #33	; 0x21
   2f4d0:	beq	2f8cc <npth_sleep@plt+0x1a1dc>
   2f4d4:	mov	r2, #20
   2f4d8:	add	r1, r9, #4
   2f4dc:	mov	r0, r4
   2f4e0:	bl	42668 <npth_sleep@plt+0x2cf78>
   2f4e4:	cmp	r0, #0
   2f4e8:	blt	2f808 <npth_sleep@plt+0x1a118>
   2f4ec:	ldrb	r3, [r4, r0]
   2f4f0:	add	r4, r4, r0
   2f4f4:	cmp	r3, #32
   2f4f8:	cmpne	r3, #9
   2f4fc:	bne	2f510 <npth_sleep@plt+0x19e20>
   2f500:	ldrb	r3, [r4, #1]!
   2f504:	cmp	r3, #9
   2f508:	cmpne	r3, #32
   2f50c:	beq	2f500 <npth_sleep@plt+0x19e10>
   2f510:	cmp	r3, #0
   2f514:	sub	r0, r3, #42	; 0x2a
   2f518:	clz	r0, r0
   2f51c:	lsr	r0, r0, #5
   2f520:	moveq	r0, #1
   2f524:	cmp	r0, #0
   2f528:	bne	2f6d4 <npth_sleep@plt+0x19fe4>
   2f52c:	and	r3, r3, #223	; 0xdf
   2f530:	cmp	r3, #80	; 0x50
   2f534:	bne	2f850 <npth_sleep@plt+0x1a160>
   2f538:	ldrb	r3, [r9]
   2f53c:	orr	r3, r3, #2
   2f540:	strb	r3, [r9]
   2f544:	ldrb	r3, [r4, #1]
   2f548:	tst	r3, #223	; 0xdf
   2f54c:	beq	2f6f0 <npth_sleep@plt+0x1a000>
   2f550:	cmp	r3, #9
   2f554:	bne	2f844 <npth_sleep@plt+0x1a154>
   2f558:	add	r4, r4, #1
   2f55c:	str	r5, [sp, #28]
   2f560:	cmp	r3, #9
   2f564:	cmpne	r3, #32
   2f568:	ldrbeq	r3, [r4, #1]!
   2f56c:	beq	2f560 <npth_sleep@plt+0x19e70>
   2f570:	cmp	r3, #0
   2f574:	beq	2f5dc <npth_sleep@plt+0x19eec>
   2f578:	mov	r1, sl
   2f57c:	mov	r0, r4
   2f580:	bl	147a8 <strcspn@plt>
   2f584:	ldrb	r2, [r4, r0]
   2f588:	mov	r5, r0
   2f58c:	add	fp, r4, r0
   2f590:	cmp	r2, #61	; 0x3d
   2f594:	beq	2f7a0 <npth_sleep@plt+0x1a0b0>
   2f598:	cmp	r0, #5
   2f59c:	beq	2f774 <npth_sleep@plt+0x1a084>
   2f5a0:	cmp	r0, #2
   2f5a4:	bne	2f5b4 <npth_sleep@plt+0x19ec4>
   2f5a8:	ldrb	r2, [r4]
   2f5ac:	cmp	r2, #99	; 0x63
   2f5b0:	beq	2f7c0 <npth_sleep@plt+0x1a0d0>
   2f5b4:	mov	r2, r4
   2f5b8:	str	r6, [sp]
   2f5bc:	mov	r1, r5
   2f5c0:	mov	r3, r8
   2f5c4:	ldr	r0, [pc, #972]	; 2f998 <npth_sleep@plt+0x1a2a8>
   2f5c8:	bl	3d484 <npth_sleep@plt+0x27d94>
   2f5cc:	mov	r4, fp
   2f5d0:	ldrb	r3, [r4]
   2f5d4:	cmp	r3, #0
   2f5d8:	bne	2f560 <npth_sleep@plt+0x19e70>
   2f5dc:	ldr	r5, [sp, #28]
   2f5e0:	ldr	r3, [sp, #36]	; 0x24
   2f5e4:	add	r3, r3, #1
   2f5e8:	str	r3, [sp, #36]	; 0x24
   2f5ec:	b	2f3dc <npth_sleep@plt+0x19cec>
   2f5f0:	mov	r0, r5
   2f5f4:	bl	151a4 <gpgrt_fgetc@plt>
   2f5f8:	cmp	r0, #10
   2f5fc:	cmnne	r0, #1
   2f600:	movne	r0, #1
   2f604:	moveq	r0, #0
   2f608:	bne	2f5f0 <npth_sleep@plt+0x19f00>
   2f60c:	ldrb	r2, [sp, #44]	; 0x2c
   2f610:	ldr	r3, [pc, #900]	; 2f99c <npth_sleep@plt+0x1a2ac>
   2f614:	ldr	r1, [pc, #900]	; 2f9a0 <npth_sleep@plt+0x1a2b0>
   2f618:	cmp	r2, #0
   2f61c:	mov	r2, #5
   2f620:	ldr	r7, [pc, #892]	; 2f9a4 <npth_sleep@plt+0x1a2b4>
   2f624:	moveq	r7, r3
   2f628:	bl	14a3c <dcgettext@plt>
   2f62c:	mov	r4, r0
   2f630:	mov	r0, r7
   2f634:	bl	15408 <gpg_strerror@plt>
   2f638:	mov	r2, r6
   2f63c:	mov	r1, r8
   2f640:	mov	r3, r0
   2f644:	mov	r0, r4
   2f648:	bl	3d484 <npth_sleep@plt+0x27d94>
   2f64c:	b	2f3dc <npth_sleep@plt+0x19cec>
   2f650:	ldr	r3, [sp, #24]
   2f654:	cmp	r3, #0
   2f658:	bne	2f6fc <npth_sleep@plt+0x1a00c>
   2f65c:	mov	r2, #5
   2f660:	ldr	r1, [pc, #832]	; 2f9a8 <npth_sleep@plt+0x1a2b8>
   2f664:	mov	r0, r3
   2f668:	bl	14a3c <dcgettext@plt>
   2f66c:	mov	r3, r6
   2f670:	mov	r2, r8
   2f674:	ldr	r1, [pc, #792]	; 2f994 <npth_sleep@plt+0x1a2a4>
   2f678:	bl	3d484 <npth_sleep@plt+0x27d94>
   2f67c:	b	2f3dc <npth_sleep@plt+0x19cec>
   2f680:	cmp	r7, #0
   2f684:	beq	2f82c <npth_sleep@plt+0x1a13c>
   2f688:	mov	r0, r5
   2f68c:	bl	14cd0 <gpgrt_fclose@plt>
   2f690:	ldr	r2, [sp, #12]
   2f694:	ldr	r3, [sp, #32]
   2f698:	ldr	r0, [sp, #300]	; 0x12c
   2f69c:	str	r3, [r2]
   2f6a0:	ldr	r3, [pc, #736]	; 2f988 <npth_sleep@plt+0x1a298>
   2f6a4:	ldr	r2, [sp, #40]	; 0x28
   2f6a8:	ldr	r1, [r3]
   2f6ac:	ldr	r3, [sp, #36]	; 0x24
   2f6b0:	cmp	r0, r1
   2f6b4:	ldr	r1, [sp, #16]
   2f6b8:	mov	r0, r7
   2f6bc:	str	r2, [r1]
   2f6c0:	ldr	r2, [sp, #20]
   2f6c4:	str	r3, [r2]
   2f6c8:	bne	2f984 <npth_sleep@plt+0x1a294>
   2f6cc:	add	sp, sp, #308	; 0x134
   2f6d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f6d4:	ldrb	r3, [r9]
   2f6d8:	bic	r3, r3, #6
   2f6dc:	orr	r3, r3, #6
   2f6e0:	strb	r3, [r9]
   2f6e4:	ldrb	r3, [r4, #1]
   2f6e8:	tst	r3, #223	; 0xdf
   2f6ec:	bne	2f550 <npth_sleep@plt+0x19e60>
   2f6f0:	cmp	r3, #0
   2f6f4:	bne	2f558 <npth_sleep@plt+0x19e68>
   2f6f8:	b	2f5e0 <npth_sleep@plt+0x19ef0>
   2f6fc:	bl	40188 <npth_sleep@plt+0x2aa98>
   2f700:	mov	r2, #0
   2f704:	ldr	r1, [pc, #672]	; 2f9ac <npth_sleep@plt+0x1a2bc>
   2f708:	bl	37f7c <npth_sleep@plt+0x2288c>
   2f70c:	mov	r1, r8
   2f710:	mov	r4, r0
   2f714:	bl	14760 <strcmp@plt>
   2f718:	cmp	r0, #0
   2f71c:	beq	2f868 <npth_sleep@plt+0x1a178>
   2f720:	mov	r1, #0
   2f724:	mov	r0, r4
   2f728:	bl	15204 <access@plt>
   2f72c:	cmp	r0, #0
   2f730:	beq	2f744 <npth_sleep@plt+0x1a054>
   2f734:	bl	15084 <__errno_location@plt>
   2f738:	ldr	r3, [r0]
   2f73c:	cmp	r3, #2
   2f740:	beq	2f968 <npth_sleep@plt+0x1a278>
   2f744:	add	r3, sp, #36	; 0x24
   2f748:	str	r3, [sp]
   2f74c:	add	r2, sp, #32
   2f750:	add	r3, sp, #40	; 0x28
   2f754:	mov	r1, #0
   2f758:	mov	r0, r4
   2f75c:	bl	2f378 <npth_sleep@plt+0x19c88>
   2f760:	cmp	r0, #0
   2f764:	movne	r7, r0
   2f768:	mov	r0, r4
   2f76c:	bl	149dc <gcry_free@plt>
   2f770:	b	2f3dc <npth_sleep@plt+0x19cec>
   2f774:	mov	r2, r0
   2f778:	ldr	r1, [pc, #560]	; 2f9b0 <npth_sleep@plt+0x1a2c0>
   2f77c:	mov	r0, r4
   2f780:	bl	149e8 <memcmp@plt>
   2f784:	cmp	r0, #0
   2f788:	bne	2f5b4 <npth_sleep@plt+0x19ec4>
   2f78c:	ldrb	r3, [r9]
   2f790:	mov	r4, fp
   2f794:	orr	r3, r3, #8
   2f798:	strb	r3, [r9]
   2f79c:	b	2f5d0 <npth_sleep@plt+0x19ee0>
   2f7a0:	mov	r2, r6
   2f7a4:	mov	r1, r8
   2f7a8:	ldr	r0, [pc, #516]	; 2f9b4 <npth_sleep@plt+0x1a2c4>
   2f7ac:	bl	3d484 <npth_sleep@plt+0x27d94>
   2f7b0:	add	r3, r5, #1
   2f7b4:	add	r4, r4, r3
   2f7b8:	ldr	r7, [pc, #504]	; 2f9b8 <npth_sleep@plt+0x1a2c8>
   2f7bc:	b	2f5d0 <npth_sleep@plt+0x19ee0>
   2f7c0:	ldrb	r2, [r4, #1]
   2f7c4:	cmp	r2, #109	; 0x6d
   2f7c8:	bne	2f5b4 <npth_sleep@plt+0x19ec4>
   2f7cc:	ldrb	r3, [r9]
   2f7d0:	mov	r4, fp
   2f7d4:	orr	r3, r3, #16
   2f7d8:	strb	r3, [r9]
   2f7dc:	b	2f5d0 <npth_sleep@plt+0x19ee0>
   2f7e0:	add	r9, r3, #20
   2f7e4:	add	r1, r9, r9, lsl #1
   2f7e8:	lsl	r1, r1, #3
   2f7ec:	bl	15210 <gcry_realloc@plt>
   2f7f0:	cmp	r0, #0
   2f7f4:	beq	2f950 <npth_sleep@plt+0x1a260>
   2f7f8:	ldr	r3, [sp, #36]	; 0x24
   2f7fc:	str	r0, [sp, #32]
   2f800:	str	r9, [sp, #40]	; 0x28
   2f804:	b	2f4b8 <npth_sleep@plt+0x19dc8>
   2f808:	ldr	r1, [pc, #428]	; 2f9bc <npth_sleep@plt+0x1a2cc>
   2f80c:	mov	r2, #5
   2f810:	mov	r0, #0
   2f814:	bl	14a3c <dcgettext@plt>
   2f818:	mov	r2, r6
   2f81c:	mov	r1, r8
   2f820:	bl	3d484 <npth_sleep@plt+0x27d94>
   2f824:	ldr	r7, [pc, #396]	; 2f9b8 <npth_sleep@plt+0x1a2c8>
   2f828:	b	2f3dc <npth_sleep@plt+0x19cec>
   2f82c:	mov	r0, r5
   2f830:	bl	14bec <gpgrt_feof@plt>
   2f834:	cmp	r0, #0
   2f838:	beq	2f888 <npth_sleep@plt+0x1a198>
   2f83c:	mov	r7, #0
   2f840:	b	2f688 <npth_sleep@plt+0x19f98>
   2f844:	mov	r2, #5
   2f848:	ldr	r1, [pc, #368]	; 2f9c0 <npth_sleep@plt+0x1a2d0>
   2f84c:	b	2f810 <npth_sleep@plt+0x1a120>
   2f850:	cmp	r3, #83	; 0x53
   2f854:	bne	2f944 <npth_sleep@plt+0x1a254>
   2f858:	ldrb	r3, [r9]
   2f85c:	orr	r3, r3, #4
   2f860:	strb	r3, [r9]
   2f864:	b	2f544 <npth_sleep@plt+0x19e54>
   2f868:	mov	r2, #5
   2f86c:	ldr	r1, [pc, #308]	; 2f9a8 <npth_sleep@plt+0x1a2b8>
   2f870:	bl	14a3c <dcgettext@plt>
   2f874:	mov	r3, r6
   2f878:	mov	r2, r8
   2f87c:	ldr	r1, [pc, #272]	; 2f994 <npth_sleep@plt+0x1a2a4>
   2f880:	bl	3d420 <npth_sleep@plt+0x27d30>
   2f884:	b	2f768 <npth_sleep@plt+0x1a078>
   2f888:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2f88c:	mov	r2, #5
   2f890:	ldr	r1, [pc, #300]	; 2f9c4 <npth_sleep@plt+0x1a2d4>
   2f894:	subs	r7, r0, #0
   2f898:	mov	r0, #0
   2f89c:	uxthne	r7, r7
   2f8a0:	orrne	r7, r7, #67108864	; 0x4000000
   2f8a4:	bl	14a3c <dcgettext@plt>
   2f8a8:	mov	r4, r0
   2f8ac:	mov	r0, r7
   2f8b0:	bl	15408 <gpg_strerror@plt>
   2f8b4:	mov	r2, r6
   2f8b8:	mov	r1, r8
   2f8bc:	mov	r3, r0
   2f8c0:	mov	r0, r4
   2f8c4:	bl	3d484 <npth_sleep@plt+0x27d94>
   2f8c8:	b	2f688 <npth_sleep@plt+0x19f98>
   2f8cc:	ldrb	r2, [r0, r3, lsl #3]
   2f8d0:	add	r1, r4, #1
   2f8d4:	orr	r2, r2, #1
   2f8d8:	strb	r2, [r0, r3, lsl #3]
   2f8dc:	ldrb	r3, [r4, #1]
   2f8e0:	mov	r4, r1
   2f8e4:	cmp	r3, #32
   2f8e8:	cmpne	r3, #9
   2f8ec:	bne	2f4d4 <npth_sleep@plt+0x19de4>
   2f8f0:	ldrb	r3, [r4, #1]!
   2f8f4:	cmp	r3, #9
   2f8f8:	cmpne	r3, #32
   2f8fc:	beq	2f8f0 <npth_sleep@plt+0x1a200>
   2f900:	b	2f4d4 <npth_sleep@plt+0x19de4>
   2f904:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2f908:	mov	r2, #5
   2f90c:	ldr	r1, [pc, #180]	; 2f9c8 <npth_sleep@plt+0x1a2d8>
   2f910:	subs	r7, r0, #0
   2f914:	mov	r0, #0
   2f918:	uxthne	r7, r7
   2f91c:	orrne	r7, r7, #67108864	; 0x4000000
   2f920:	bl	14a3c <dcgettext@plt>
   2f924:	mov	r4, r0
   2f928:	mov	r0, r7
   2f92c:	bl	15408 <gpg_strerror@plt>
   2f930:	mov	r1, r8
   2f934:	mov	r2, r0
   2f938:	mov	r0, r4
   2f93c:	bl	3d484 <npth_sleep@plt+0x27d94>
   2f940:	b	2f688 <npth_sleep@plt+0x19f98>
   2f944:	mov	r2, #5
   2f948:	ldr	r1, [pc, #112]	; 2f9c0 <npth_sleep@plt+0x1a2d0>
   2f94c:	b	2f814 <npth_sleep@plt+0x1a124>
   2f950:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2f954:	subs	r7, r0, #0
   2f958:	uxthne	r7, r7
   2f95c:	orrne	r7, r7, #67108864	; 0x4000000
   2f960:	bne	2f688 <npth_sleep@plt+0x19f98>
   2f964:	b	2f83c <npth_sleep@plt+0x1a14c>
   2f968:	mov	r2, #5
   2f96c:	ldr	r1, [pc, #88]	; 2f9cc <npth_sleep@plt+0x1a2dc>
   2f970:	mov	r0, #0
   2f974:	bl	14a3c <dcgettext@plt>
   2f978:	mov	r1, r4
   2f97c:	bl	3d420 <npth_sleep@plt+0x27d30>
   2f980:	b	2f768 <npth_sleep@plt+0x1a078>
   2f984:	bl	14a60 <__stack_chk_fail@plt>
   2f988:	andeq	ip, r6, r8, lsr r8
   2f98c:	andeq	r7, r5, r0, asr pc
   2f990:	andeq	r7, r5, r0, lsr sp
   2f994:	andeq	r7, r5, r4, ror ip
   2f998:	andeq	r7, r5, r4, lsl #27
   2f99c:	streq	r0, [r0], #-75	; 0xffffffb5
   2f9a0:	andeq	r7, r5, ip, asr ip
   2f9a4:	streq	r0, [r0], #-97	; 0xffffff9f
   2f9a8:	andeq	r7, r5, r4, lsl #25
   2f9ac:			; <UNDEFINED> instruction: 0x00057cb0
   2f9b0:	andeq	r7, r5, r8, ror sp
   2f9b4:	andeq	r7, r5, r4, lsr sp
   2f9b8:	streq	r0, [r0], #-89	; 0xffffffa7
   2f9bc:	andeq	r7, r5, r8, ror #25
   2f9c0:	andeq	r7, r5, ip, lsl #26
   2f9c4:	andeq	r7, r5, ip, lsr #27
   2f9c8:	andeq	r7, r5, r4, asr #24
   2f9cc:	andeq	r7, r5, r0, asr #25
   2f9d0:	push	{r4, r5, r6, r7, lr}
   2f9d4:	mov	r3, #20
   2f9d8:	ldr	r5, [pc, #436]	; 2fb94 <npth_sleep@plt+0x1a4a4>
   2f9dc:	sub	sp, sp, #28
   2f9e0:	mov	r0, r3
   2f9e4:	ldr	r2, [r5]
   2f9e8:	mov	r1, #24
   2f9ec:	str	r2, [sp, #20]
   2f9f0:	str	r3, [sp, #16]
   2f9f4:	bl	150fc <gcry_calloc@plt>
   2f9f8:	cmp	r0, #0
   2f9fc:	str	r0, [sp, #8]
   2fa00:	beq	2fb48 <npth_sleep@plt+0x1a458>
   2fa04:	mov	r4, #0
   2fa08:	str	r4, [sp, #12]
   2fa0c:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   2fa10:	mov	r2, r4
   2fa14:	ldr	r1, [pc, #380]	; 2fb98 <npth_sleep@plt+0x1a4a8>
   2fa18:	bl	37fd4 <npth_sleep@plt+0x228e4>
   2fa1c:	subs	r6, r0, #0
   2fa20:	beq	2faec <npth_sleep@plt+0x1a3fc>
   2fa24:	mov	r1, r4
   2fa28:	bl	15204 <access@plt>
   2fa2c:	cmp	r0, #0
   2fa30:	moveq	r1, #1
   2fa34:	bne	2fab8 <npth_sleep@plt+0x1a3c8>
   2fa38:	add	r3, sp, #12
   2fa3c:	str	r3, [sp]
   2fa40:	add	r2, sp, #8
   2fa44:	add	r3, sp, #16
   2fa48:	mov	r0, r6
   2fa4c:	bl	2f378 <npth_sleep@plt+0x19c88>
   2fa50:	mov	r4, r0
   2fa54:	mov	r0, r6
   2fa58:	bl	149dc <gcry_free@plt>
   2fa5c:	cmp	r4, #0
   2fa60:	bne	2fb5c <npth_sleep@plt+0x1a46c>
   2fa64:	ldrd	r0, [sp, #8]
   2fa68:	cmp	r1, #0
   2fa6c:	addne	r1, r1, r1, lsl #1
   2fa70:	moveq	r1, #24
   2fa74:	lslne	r1, r1, #3
   2fa78:	bl	15210 <gcry_realloc@plt>
   2fa7c:	subs	r7, r0, #0
   2fa80:	beq	2faec <npth_sleep@plt+0x1a3fc>
   2fa84:	ldr	r6, [pc, #272]	; 2fb9c <npth_sleep@plt+0x1a4ac>
   2fa88:	ldr	r0, [r6, #24]
   2fa8c:	bl	149dc <gcry_free@plt>
   2fa90:	ldr	r3, [sp, #12]
   2fa94:	str	r7, [r6, #24]
   2fa98:	str	r3, [r6, #28]
   2fa9c:	ldr	r2, [sp, #20]
   2faa0:	ldr	r3, [r5]
   2faa4:	mov	r0, r4
   2faa8:	cmp	r2, r3
   2faac:	bne	2fb90 <npth_sleep@plt+0x1a4a0>
   2fab0:	add	sp, sp, #28
   2fab4:	pop	{r4, r5, r6, r7, pc}
   2fab8:	bl	15084 <__errno_location@plt>
   2fabc:	ldr	r3, [r0]
   2fac0:	cmp	r3, #2
   2fac4:	bne	2fb08 <npth_sleep@plt+0x1a418>
   2fac8:	mov	r0, r6
   2facc:	bl	149dc <gcry_free@plt>
   2fad0:	bl	40188 <npth_sleep@plt+0x2aa98>
   2fad4:	ldr	r1, [pc, #188]	; 2fb98 <npth_sleep@plt+0x1a4a8>
   2fad8:	mov	r2, #0
   2fadc:	bl	37f7c <npth_sleep@plt+0x2288c>
   2fae0:	mov	r1, #0
   2fae4:	mov	r6, r0
   2fae8:	b	2fa38 <npth_sleep@plt+0x1a348>
   2faec:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2faf0:	subs	r4, r0, #0
   2faf4:	ldr	r0, [sp, #8]
   2faf8:	uxthne	r4, r4
   2fafc:	orrne	r4, r4, #67108864	; 0x4000000
   2fb00:	bl	149dc <gcry_free@plt>
   2fb04:	b	2fa9c <npth_sleep@plt+0x1a3ac>
   2fb08:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2fb0c:	mov	r2, #5
   2fb10:	ldr	r1, [pc, #136]	; 2fba0 <npth_sleep@plt+0x1a4b0>
   2fb14:	subs	r4, r0, #0
   2fb18:	mov	r0, #0
   2fb1c:	uxthne	r4, r4
   2fb20:	orrne	r4, r4, #67108864	; 0x4000000
   2fb24:	bl	14a3c <dcgettext@plt>
   2fb28:	mov	r7, r0
   2fb2c:	mov	r0, r4
   2fb30:	bl	15408 <gpg_strerror@plt>
   2fb34:	mov	r1, r6
   2fb38:	mov	r2, r0
   2fb3c:	mov	r0, r7
   2fb40:	bl	3d484 <npth_sleep@plt+0x27d94>
   2fb44:	b	2fac8 <npth_sleep@plt+0x1a3d8>
   2fb48:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   2fb4c:	subs	r4, r0, #0
   2fb50:	uxthne	r4, r4
   2fb54:	orrne	r4, r4, #67108864	; 0x4000000
   2fb58:	b	2fa9c <npth_sleep@plt+0x1a3ac>
   2fb5c:	ldr	r0, [sp, #8]
   2fb60:	bl	149dc <gcry_free@plt>
   2fb64:	ldr	r3, [pc, #56]	; 2fba4 <npth_sleep@plt+0x1a4b4>
   2fb68:	uxth	r2, r4
   2fb6c:	cmp	r2, r3
   2fb70:	bne	2fa9c <npth_sleep@plt+0x1a3ac>
   2fb74:	ldr	r6, [pc, #32]	; 2fb9c <npth_sleep@plt+0x1a4ac>
   2fb78:	mov	r4, #0
   2fb7c:	ldr	r0, [r6, #24]
   2fb80:	bl	149dc <gcry_free@plt>
   2fb84:	str	r4, [r6, #24]
   2fb88:	str	r4, [r6, #28]
   2fb8c:	b	2fa9c <npth_sleep@plt+0x1a3ac>
   2fb90:	bl	14a60 <__stack_chk_fail@plt>
   2fb94:	andeq	ip, r6, r8, lsr r8
   2fb98:			; <UNDEFINED> instruction: 0x00057cb0
   2fb9c:	andeq	sp, r6, r8, asr #13
   2fba0:	andeq	r7, r5, r4, asr #24
   2fba4:	andeq	r8, r0, r1, asr r0
   2fba8:	push	{r4, lr}
   2fbac:	ldr	r0, [pc, #28]	; 2fbd0 <npth_sleep@plt+0x1a4e0>
   2fbb0:	bl	14664 <pthread_mutex_unlock@plt>
   2fbb4:	cmp	r0, #0
   2fbb8:	popeq	{r4, pc}
   2fbbc:	bl	14dcc <strerror@plt>
   2fbc0:	ldr	r1, [pc, #12]	; 2fbd4 <npth_sleep@plt+0x1a4e4>
   2fbc4:	mov	r2, r0
   2fbc8:	ldr	r0, [pc, #8]	; 2fbd8 <npth_sleep@plt+0x1a4e8>
   2fbcc:	bl	3d508 <npth_sleep@plt+0x27e18>
   2fbd0:	andeq	sp, r6, r8, asr #13
   2fbd4:	andeq	r7, r5, r8, lsl #24
   2fbd8:	ldrdeq	r7, [r5], -r0
   2fbdc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fbe0:	subs	r9, r2, #0
   2fbe4:	ldr	r7, [pc, #444]	; 2fda8 <npth_sleep@plt+0x1a6b8>
   2fbe8:	sub	sp, sp, #24
   2fbec:	mov	r6, r3
   2fbf0:	ldr	r2, [r7]
   2fbf4:	movne	r3, #0
   2fbf8:	str	r2, [sp, #20]
   2fbfc:	strne	r3, [r9]
   2fc00:	mov	sl, r0
   2fc04:	mov	r2, #20
   2fc08:	mov	r0, r1
   2fc0c:	mov	r1, sp
   2fc10:	bl	42668 <npth_sleep@plt+0x2cf78>
   2fc14:	cmp	r0, #0
   2fc18:	blt	2fd24 <npth_sleep@plt+0x1a634>
   2fc1c:	cmp	r6, #0
   2fc20:	beq	2fd1c <npth_sleep@plt+0x1a62c>
   2fc24:	ldr	r8, [pc, #384]	; 2fdac <npth_sleep@plt+0x1a6bc>
   2fc28:	ldr	r4, [r8, #24]
   2fc2c:	cmp	r4, #0
   2fc30:	beq	2fc9c <npth_sleep@plt+0x1a5ac>
   2fc34:	ldr	r5, [r8, #28]
   2fc38:	cmp	r5, #0
   2fc3c:	bne	2fc50 <npth_sleep@plt+0x1a560>
   2fc40:	b	2fcb4 <npth_sleep@plt+0x1a5c4>
   2fc44:	subs	r5, r5, #1
   2fc48:	add	r4, r4, #24
   2fc4c:	beq	2fcb4 <npth_sleep@plt+0x1a5c4>
   2fc50:	mov	r2, #20
   2fc54:	mov	r1, sp
   2fc58:	add	r0, r4, #4
   2fc5c:	bl	149e8 <memcmp@plt>
   2fc60:	cmp	r0, #0
   2fc64:	bne	2fc44 <npth_sleep@plt+0x1a554>
   2fc68:	ldrb	r2, [r4]
   2fc6c:	cmp	r9, #0
   2fc70:	moveq	r3, #0
   2fc74:	and	r5, r2, #1
   2fc78:	movne	r3, r5
   2fc7c:	cmp	r3, #0
   2fc80:	bne	2fce4 <npth_sleep@plt+0x1a5f4>
   2fc84:	cmp	r6, #0
   2fc88:	beq	2fcf4 <npth_sleep@plt+0x1a604>
   2fc8c:	cmp	r5, #0
   2fc90:	beq	2fcc8 <npth_sleep@plt+0x1a5d8>
   2fc94:	ldr	r5, [pc, #276]	; 2fdb0 <npth_sleep@plt+0x1a6c0>
   2fc98:	b	2fcc8 <npth_sleep@plt+0x1a5d8>
   2fc9c:	bl	2f9d0 <npth_sleep@plt+0x1a2e0>
   2fca0:	subs	r5, r0, #0
   2fca4:	bne	2fd88 <npth_sleep@plt+0x1a698>
   2fca8:	ldr	r4, [r8, #24]
   2fcac:	cmp	r4, #0
   2fcb0:	bne	2fc34 <npth_sleep@plt+0x1a544>
   2fcb4:	ldr	r5, [pc, #244]	; 2fdb0 <npth_sleep@plt+0x1a6c0>
   2fcb8:	mov	r3, #1
   2fcbc:	eor	r6, r6, #1
   2fcc0:	tst	r6, r3
   2fcc4:	bne	2fd14 <npth_sleep@plt+0x1a624>
   2fcc8:	ldr	r2, [sp, #20]
   2fccc:	ldr	r3, [r7]
   2fcd0:	mov	r0, r5
   2fcd4:	cmp	r2, r3
   2fcd8:	bne	2fda4 <npth_sleep@plt+0x1a6b4>
   2fcdc:	add	sp, sp, #24
   2fce0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fce4:	mov	r3, #1
   2fce8:	cmp	r6, #0
   2fcec:	str	r3, [r9]
   2fcf0:	bne	2fc94 <npth_sleep@plt+0x1a5a4>
   2fcf4:	ands	r6, r2, #8
   2fcf8:	bne	2fd30 <npth_sleep@plt+0x1a640>
   2fcfc:	tst	r2, #16
   2fd00:	bne	2fd68 <npth_sleep@plt+0x1a678>
   2fd04:	ldr	r3, [pc, #164]	; 2fdb0 <npth_sleep@plt+0x1a6c0>
   2fd08:	cmp	r5, #0
   2fd0c:	moveq	r5, #0
   2fd10:	movne	r5, r3
   2fd14:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   2fd18:	b	2fcc8 <npth_sleep@plt+0x1a5d8>
   2fd1c:	bl	2f344 <npth_sleep@plt+0x19c54>
   2fd20:	b	2fc24 <npth_sleep@plt+0x1a534>
   2fd24:	ldr	r5, [pc, #136]	; 2fdb4 <npth_sleep@plt+0x1a6c4>
   2fd28:	mov	r3, r6
   2fd2c:	b	2fcbc <npth_sleep@plt+0x1a5cc>
   2fd30:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   2fd34:	mov	r0, sl
   2fd38:	mov	r3, #0
   2fd3c:	ldr	r2, [pc, #116]	; 2fdb8 <npth_sleep@plt+0x1a6c8>
   2fd40:	ldr	r1, [pc, #116]	; 2fdbc <npth_sleep@plt+0x1a6cc>
   2fd44:	bl	1e7a4 <npth_sleep@plt+0x90b4>
   2fd48:	mov	r5, r0
   2fd4c:	cmp	r5, #0
   2fd50:	bne	2fcc8 <npth_sleep@plt+0x1a5d8>
   2fd54:	ldrb	r2, [r4]
   2fd58:	ldr	r3, [pc, #80]	; 2fdb0 <npth_sleep@plt+0x1a6c0>
   2fd5c:	tst	r2, #1
   2fd60:	movne	r5, r3
   2fd64:	b	2fcc8 <npth_sleep@plt+0x1a5d8>
   2fd68:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   2fd6c:	mov	r3, r6
   2fd70:	mov	r0, sl
   2fd74:	ldr	r2, [pc, #68]	; 2fdc0 <npth_sleep@plt+0x1a6d0>
   2fd78:	ldr	r1, [pc, #60]	; 2fdbc <npth_sleep@plt+0x1a6cc>
   2fd7c:	bl	1e7a4 <npth_sleep@plt+0x90b4>
   2fd80:	mov	r5, r0
   2fd84:	b	2fd4c <npth_sleep@plt+0x1a65c>
   2fd88:	mov	r2, #5
   2fd8c:	ldr	r1, [pc, #48]	; 2fdc4 <npth_sleep@plt+0x1a6d4>
   2fd90:	mov	r0, r4
   2fd94:	bl	14a3c <dcgettext@plt>
   2fd98:	bl	3d484 <npth_sleep@plt+0x27d94>
   2fd9c:	mov	r3, #1
   2fda0:	b	2fcbc <npth_sleep@plt+0x1a5cc>
   2fda4:	bl	14a60 <__stack_chk_fail@plt>
   2fda8:	andeq	ip, r6, r8, lsr r8
   2fdac:	andeq	sp, r6, r8, asr #13
   2fdb0:	streq	r0, [r0], #-98	; 0xffffff9e
   2fdb4:	streq	r0, [r0], #-55	; 0xffffffc9
   2fdb8:	andeq	r7, r5, r8, ror sp
   2fdbc:	andeq	r7, r5, r8, lsr #28
   2fdc0:	andeq	r7, r5, r0, lsl #27
   2fdc4:	strdeq	r7, [r5], -r4
   2fdc8:	ldrb	r3, [r0]
   2fdcc:	cmp	r3, #47	; 0x2f
   2fdd0:	bne	2fe8c <npth_sleep@plt+0x1a79c>
   2fdd4:	push	{r4, r5, r6, r7, r8, lr}
   2fdd8:	mov	r7, r0
   2fddc:	ldrb	r4, [r0, #1]
   2fde0:	mov	r5, r1
   2fde4:	add	r6, r0, #1
   2fde8:	cmp	r4, #0
   2fdec:	beq	2fe18 <npth_sleep@plt+0x1a728>
   2fdf0:	mov	r0, r1
   2fdf4:	bl	14f58 <strlen@plt>
   2fdf8:	mov	r3, r6
   2fdfc:	mov	r2, #0
   2fe00:	cmp	r4, #47	; 0x2f
   2fe04:	ldrb	r4, [r3, #1]!
   2fe08:	addeq	r2, r2, #1
   2fe0c:	cmp	r4, #0
   2fe10:	bne	2fe00 <npth_sleep@plt+0x1a710>
   2fe14:	mul	r4, r0, r2
   2fe18:	mov	r0, r7
   2fe1c:	bl	14f58 <strlen@plt>
   2fe20:	add	r0, r0, r4
   2fe24:	add	r0, r0, #1
   2fe28:	bl	146d0 <gcry_malloc@plt>
   2fe2c:	subs	r4, r0, #0
   2fe30:	beq	2fe84 <npth_sleep@plt+0x1a794>
   2fe34:	ldrb	r3, [r7, #1]
   2fe38:	mov	r0, r4
   2fe3c:	cmp	r3, #0
   2fe40:	bne	2fe54 <npth_sleep@plt+0x1a764>
   2fe44:	b	2fe7c <npth_sleep@plt+0x1a78c>
   2fe48:	ldrb	r3, [r6, #1]!
   2fe4c:	cmp	r3, #0
   2fe50:	beq	2fe7c <npth_sleep@plt+0x1a78c>
   2fe54:	mov	r2, r0
   2fe58:	cmp	r3, #47	; 0x2f
   2fe5c:	strbne	r3, [r2], #1
   2fe60:	movne	r0, r2
   2fe64:	bne	2fe48 <npth_sleep@plt+0x1a758>
   2fe68:	mov	r1, r5
   2fe6c:	bl	14a0c <stpcpy@plt>
   2fe70:	ldrb	r3, [r6, #1]!
   2fe74:	cmp	r3, #0
   2fe78:	bne	2fe54 <npth_sleep@plt+0x1a764>
   2fe7c:	mov	r3, #0
   2fe80:	strb	r3, [r0]
   2fe84:	mov	r0, r4
   2fe88:	pop	{r4, r5, r6, r7, r8, pc}
   2fe8c:	b	15684 <gcry_strdup@plt>
   2fe90:	push	{r4, lr}
   2fe94:	ldr	r4, [pc, #56]	; 2fed4 <npth_sleep@plt+0x1a7e4>
   2fe98:	ldr	r1, [r4, #32]
   2fe9c:	cmp	r1, #0
   2fea0:	popne	{r4, pc}
   2fea4:	mov	r0, r4
   2fea8:	bl	14958 <pthread_mutex_init@plt>
   2feac:	cmp	r0, #0
   2feb0:	bne	2fec0 <npth_sleep@plt+0x1a7d0>
   2feb4:	mov	r3, #1
   2feb8:	str	r3, [r4, #32]
   2febc:	pop	{r4, pc}
   2fec0:	bl	14dcc <strerror@plt>
   2fec4:	ldr	r1, [pc, #12]	; 2fed8 <npth_sleep@plt+0x1a7e8>
   2fec8:	mov	r2, r0
   2fecc:	ldr	r0, [pc, #8]	; 2fedc <npth_sleep@plt+0x1a7ec>
   2fed0:	bl	3d508 <npth_sleep@plt+0x27e18>
   2fed4:	andeq	sp, r6, r8, asr #13
   2fed8:	andeq	r7, r5, r8, lsl #24
   2fedc:	andeq	r7, r5, r8, lsr lr
   2fee0:	mov	r3, #0
   2fee4:	b	2fbdc <npth_sleep@plt+0x1a4ec>
   2fee8:	push	{r4, r5, r6, r7, r8, lr}
   2feec:	sub	sp, sp, #56	; 0x38
   2fef0:	ldr	r8, [pc, #272]	; 30008 <npth_sleep@plt+0x1a918>
   2fef4:	ldr	r5, [pc, #272]	; 3000c <npth_sleep@plt+0x1a91c>
   2fef8:	mov	r6, r0
   2fefc:	ldr	r3, [r8]
   2ff00:	str	r3, [sp, #52]	; 0x34
   2ff04:	bl	2f344 <npth_sleep@plt+0x19c54>
   2ff08:	ldr	r4, [r5, #24]
   2ff0c:	cmp	r4, #0
   2ff10:	beq	2ffcc <npth_sleep@plt+0x1a8dc>
   2ff14:	ldr	r5, [r5, #28]
   2ff18:	cmp	r5, #0
   2ff1c:	beq	2ffa8 <npth_sleep@plt+0x1a8b8>
   2ff20:	mov	r7, #32
   2ff24:	ldrb	r3, [r4]
   2ff28:	tst	r3, #1
   2ff2c:	bne	2ff9c <npth_sleep@plt+0x1a8ac>
   2ff30:	mov	r2, sp
   2ff34:	mov	r1, #20
   2ff38:	add	r0, r4, #4
   2ff3c:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   2ff40:	strb	r7, [sp, #40]	; 0x28
   2ff44:	ldrb	r3, [r4]
   2ff48:	and	r2, r3, #6
   2ff4c:	cmp	r2, #6
   2ff50:	moveq	ip, #42	; 0x2a
   2ff54:	beq	2ff70 <npth_sleep@plt+0x1a880>
   2ff58:	tst	r3, #4
   2ff5c:	movne	ip, #83	; 0x53
   2ff60:	bne	2ff70 <npth_sleep@plt+0x1a880>
   2ff64:	tst	r3, #2
   2ff68:	movne	ip, #80	; 0x50
   2ff6c:	moveq	ip, #32
   2ff70:	mov	r3, #10
   2ff74:	mov	r2, #43	; 0x2b
   2ff78:	mov	r1, sp
   2ff7c:	mov	r0, r6
   2ff80:	strb	ip, [sp, #41]	; 0x29
   2ff84:	strb	r3, [sp, #42]	; 0x2a
   2ff88:	bl	15060 <assuan_send_data@plt>
   2ff8c:	mov	r2, #0
   2ff90:	mov	r1, r2
   2ff94:	mov	r0, r6
   2ff98:	bl	15060 <assuan_send_data@plt>
   2ff9c:	subs	r5, r5, #1
   2ffa0:	add	r4, r4, #24
   2ffa4:	bne	2ff24 <npth_sleep@plt+0x1a834>
   2ffa8:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   2ffac:	mov	r7, #0
   2ffb0:	ldr	r2, [sp, #52]	; 0x34
   2ffb4:	ldr	r3, [r8]
   2ffb8:	mov	r0, r7
   2ffbc:	cmp	r2, r3
   2ffc0:	bne	30004 <npth_sleep@plt+0x1a914>
   2ffc4:	add	sp, sp, #56	; 0x38
   2ffc8:	pop	{r4, r5, r6, r7, r8, pc}
   2ffcc:	bl	2f9d0 <npth_sleep@plt+0x1a2e0>
   2ffd0:	subs	r7, r0, #0
   2ffd4:	bne	2ffe8 <npth_sleep@plt+0x1a8f8>
   2ffd8:	ldr	r4, [r5, #24]
   2ffdc:	cmp	r4, #0
   2ffe0:	beq	2ffa8 <npth_sleep@plt+0x1a8b8>
   2ffe4:	b	2ff14 <npth_sleep@plt+0x1a824>
   2ffe8:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   2ffec:	mov	r2, #5
   2fff0:	ldr	r1, [pc, #24]	; 30010 <npth_sleep@plt+0x1a920>
   2fff4:	mov	r0, r4
   2fff8:	bl	14a3c <dcgettext@plt>
   2fffc:	bl	3d484 <npth_sleep@plt+0x27d94>
   30000:	b	2ffb0 <npth_sleep@plt+0x1a8c0>
   30004:	bl	14a60 <__stack_chk_fail@plt>
   30008:	andeq	ip, r6, r8, lsr r8
   3000c:	andeq	sp, r6, r8, asr #13
   30010:	strdeq	r7, [r5], -r4
   30014:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30018:	mov	r8, r1
   3001c:	ldr	r5, [pc, #1664]	; 306a4 <npth_sleep@plt+0x1afb4>
   30020:	sub	sp, sp, #28
   30024:	mov	r7, r2
   30028:	ldr	r1, [r5]
   3002c:	mov	r9, r3
   30030:	str	r1, [sp, #20]
   30034:	mov	r6, r0
   30038:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   3003c:	mov	r2, #0
   30040:	ldr	r1, [pc, #1632]	; 306a8 <npth_sleep@plt+0x1afb8>
   30044:	bl	37fd4 <npth_sleep@plt+0x228e4>
   30048:	subs	r4, r0, #0
   3004c:	beq	30408 <npth_sleep@plt+0x1ad18>
   30050:	mov	r1, #2
   30054:	bl	15204 <access@plt>
   30058:	cmp	r0, #0
   3005c:	beq	30070 <npth_sleep@plt+0x1a980>
   30060:	bl	15084 <__errno_location@plt>
   30064:	ldr	r3, [r0]
   30068:	cmp	r3, #2
   3006c:	bne	30420 <npth_sleep@plt+0x1ad30>
   30070:	mov	r0, r4
   30074:	bl	149dc <gcry_free@plt>
   30078:	add	r2, sp, #16
   3007c:	mov	r3, #0
   30080:	mov	r1, r7
   30084:	mov	r0, r6
   30088:	bl	2fbdc <npth_sleep@plt+0x1a4ec>
   3008c:	cmp	r0, #0
   30090:	beq	303d8 <npth_sleep@plt+0x1ace8>
   30094:	ldr	r3, [pc, #1552]	; 306ac <npth_sleep@plt+0x1afbc>
   30098:	ldr	r3, [r3, #120]	; 0x78
   3009c:	cmp	r3, #0
   300a0:	beq	30478 <npth_sleep@plt+0x1ad88>
   300a4:	ldr	r3, [sp, #16]
   300a8:	cmp	r3, #0
   300ac:	bne	30450 <npth_sleep@plt+0x1ad60>
   300b0:	ldr	r1, [pc, #1528]	; 306b0 <npth_sleep@plt+0x1afc0>
   300b4:	mov	r0, r8
   300b8:	bl	2fdc8 <npth_sleep@plt+0x1a6d8>
   300bc:	subs	r3, r0, #0
   300c0:	str	r3, [sp, #8]
   300c4:	beq	30408 <npth_sleep@plt+0x1ad18>
   300c8:	cmp	r6, #0
   300cc:	beq	30480 <npth_sleep@plt+0x1ad90>
   300d0:	ldr	r1, [pc, #1500]	; 306b4 <npth_sleep@plt+0x1afc4>
   300d4:	ldr	r0, [r6, #24]
   300d8:	bl	36f60 <npth_sleep@plt+0x21870>
   300dc:	ldr	r1, [sp, #8]
   300e0:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   300e4:	subs	sl, r0, #0
   300e8:	beq	30400 <npth_sleep@plt+0x1ad10>
   300ec:	ldr	r1, [pc, #1476]	; 306b8 <npth_sleep@plt+0x1afc8>
   300f0:	ldr	r0, [r6, #24]
   300f4:	bl	36f60 <npth_sleep@plt+0x21870>
   300f8:	ldr	r1, [pc, #1468]	; 306bc <npth_sleep@plt+0x1afcc>
   300fc:	mov	r4, r0
   30100:	ldr	r0, [r6, #24]
   30104:	bl	36f60 <npth_sleep@plt+0x21870>
   30108:	mov	r3, r0
   3010c:	mov	fp, #1
   30110:	mov	r2, r4
   30114:	mov	r1, sl
   30118:	str	fp, [sp]
   3011c:	mov	r0, r6
   30120:	bl	25c3c <npth_sleep@plt+0x1054c>
   30124:	mov	r4, r0
   30128:	mov	r0, sl
   3012c:	bl	149dc <gcry_free@plt>
   30130:	cmp	r4, #0
   30134:	beq	304cc <npth_sleep@plt+0x1addc>
   30138:	uxth	r3, r4
   3013c:	cmp	r3, #114	; 0x72
   30140:	moveq	r3, #0
   30144:	streq	r3, [sp, #12]
   30148:	bne	30244 <npth_sleep@plt+0x1ab54>
   3014c:	mov	r0, r7
   30150:	bl	14f58 <strlen@plt>
   30154:	add	sl, r0, #1
   30158:	add	sl, r0, sl, lsr #1
   3015c:	add	r0, sl, #1
   30160:	bl	146d0 <gcry_malloc@plt>
   30164:	subs	fp, r0, #0
   30168:	beq	30400 <npth_sleep@plt+0x1ad10>
   3016c:	ldrb	r0, [r7]
   30170:	mov	ip, fp
   30174:	mov	r1, r7
   30178:	mov	lr, #58	; 0x3a
   3017c:	cmp	r0, #0
   30180:	beq	30654 <npth_sleep@plt+0x1af64>
   30184:	ldrb	r2, [r1, #1]
   30188:	mov	r3, ip
   3018c:	cmp	r2, #0
   30190:	strb	r0, [r3], #1
   30194:	bne	30458 <npth_sleep@plt+0x1ad68>
   30198:	mov	r2, #0
   3019c:	strb	r2, [r3]
   301a0:	mov	r0, fp
   301a4:	bl	14f58 <strlen@plt>
   301a8:	cmp	sl, r0
   301ac:	bcc	30690 <npth_sleep@plt+0x1afa0>
   301b0:	ldr	r3, [sp, #12]
   301b4:	cmp	r3, #0
   301b8:	beq	30258 <npth_sleep@plt+0x1ab68>
   301bc:	cmp	r6, #0
   301c0:	beq	304d4 <npth_sleep@plt+0x1ade4>
   301c4:	ldr	r1, [pc, #1268]	; 306c0 <npth_sleep@plt+0x1afd0>
   301c8:	ldr	r0, [r6, #24]
   301cc:	bl	36f60 <npth_sleep@plt+0x21870>
   301d0:	mov	r2, fp
   301d4:	ldr	r1, [sp, #8]
   301d8:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   301dc:	subs	sl, r0, #0
   301e0:	beq	303f8 <npth_sleep@plt+0x1ad08>
   301e4:	ldr	r1, [pc, #1240]	; 306c4 <npth_sleep@plt+0x1afd4>
   301e8:	ldr	r0, [r6, #24]
   301ec:	bl	36f60 <npth_sleep@plt+0x21870>
   301f0:	ldr	r1, [pc, #1232]	; 306c8 <npth_sleep@plt+0x1afd8>
   301f4:	mov	r4, r0
   301f8:	ldr	r0, [r6, #24]
   301fc:	bl	36f60 <npth_sleep@plt+0x21870>
   30200:	mov	r3, r0
   30204:	mov	r1, #1
   30208:	mov	r2, r4
   3020c:	str	r1, [sp]
   30210:	mov	r0, r6
   30214:	mov	r1, sl
   30218:	bl	25c3c <npth_sleep@plt+0x1054c>
   3021c:	mov	r4, r0
   30220:	mov	r0, sl
   30224:	bl	149dc <gcry_free@plt>
   30228:	uxth	r3, r4
   3022c:	cmp	r3, #114	; 0x72
   30230:	beq	30250 <npth_sleep@plt+0x1ab60>
   30234:	cmp	r4, #0
   30238:	beq	30258 <npth_sleep@plt+0x1ab68>
   3023c:	mov	r0, fp
   30240:	bl	149dc <gcry_free@plt>
   30244:	ldr	r0, [sp, #8]
   30248:	bl	149dc <gcry_free@plt>
   3024c:	b	303dc <npth_sleep@plt+0x1acec>
   30250:	mov	r3, #0
   30254:	str	r3, [sp, #12]
   30258:	ldr	sl, [pc, #1132]	; 306cc <npth_sleep@plt+0x1afdc>
   3025c:	bl	2f344 <npth_sleep@plt+0x19c54>
   30260:	ldr	r0, [sl, #24]
   30264:	bl	149dc <gcry_free@plt>
   30268:	mov	ip, #0
   3026c:	add	r2, sp, #16
   30270:	mov	r1, r7
   30274:	mov	r0, r6
   30278:	mov	r3, #1
   3027c:	str	ip, [sl, #24]
   30280:	str	ip, [sl, #28]
   30284:	bl	2fbdc <npth_sleep@plt+0x1a4ec>
   30288:	cmp	r0, #0
   3028c:	beq	30430 <npth_sleep@plt+0x1ad40>
   30290:	ldr	r6, [sp, #16]
   30294:	cmp	r6, #0
   30298:	bne	30430 <npth_sleep@plt+0x1ad40>
   3029c:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   302a0:	mov	r2, r6
   302a4:	ldr	r1, [pc, #1020]	; 306a8 <npth_sleep@plt+0x1afb8>
   302a8:	bl	37fd4 <npth_sleep@plt+0x228e4>
   302ac:	subs	r7, r0, #0
   302b0:	beq	305a4 <npth_sleep@plt+0x1aeb4>
   302b4:	mov	r1, r6
   302b8:	bl	15204 <access@plt>
   302bc:	cmp	r0, #0
   302c0:	beq	302d4 <npth_sleep@plt+0x1abe4>
   302c4:	bl	15084 <__errno_location@plt>
   302c8:	ldr	r3, [r0]
   302cc:	cmp	r3, #2
   302d0:	beq	30618 <npth_sleep@plt+0x1af28>
   302d4:	ldr	r1, [pc, #1012]	; 306d0 <npth_sleep@plt+0x1afe0>
   302d8:	mov	r0, r7
   302dc:	bl	15174 <gpgrt_fopen@plt>
   302e0:	subs	r6, r0, #0
   302e4:	beq	305e8 <npth_sleep@plt+0x1aef8>
   302e8:	mov	r1, r6
   302ec:	ldr	r0, [pc, #992]	; 306d4 <npth_sleep@plt+0x1afe4>
   302f0:	bl	15228 <gpgrt_fputs@plt>
   302f4:	ldr	r0, [sp, #8]
   302f8:	bl	149dc <gcry_free@plt>
   302fc:	ldr	r1, [pc, #976]	; 306d4 <npth_sleep@plt+0x1afe4>
   30300:	mov	r0, r8
   30304:	bl	2fdc8 <npth_sleep@plt+0x1a6d8>
   30308:	subs	r3, r0, #0
   3030c:	str	r3, [sp, #8]
   30310:	beq	30328 <npth_sleep@plt+0x1ac38>
   30314:	mov	r1, #10
   30318:	mov	r0, r8
   3031c:	bl	14fa0 <strchr@plt>
   30320:	cmp	r0, #0
   30324:	beq	30644 <npth_sleep@plt+0x1af54>
   30328:	mov	r0, r8
   3032c:	bl	14f58 <strlen@plt>
   30330:	mov	r3, #0
   30334:	mov	r1, r8
   30338:	str	r3, [sp]
   3033c:	mov	r2, r0
   30340:	mov	r0, r6
   30344:	bl	15150 <gpgrt_write_sanitized@plt>
   30348:	ldr	r2, [pc, #904]	; 306d8 <npth_sleep@plt+0x1afe8>
   3034c:	ldr	r3, [pc, #904]	; 306dc <npth_sleep@plt+0x1afec>
   30350:	cmp	r9, #83	; 0x53
   30354:	movne	r3, r2
   30358:	str	r3, [sp, #4]
   3035c:	ldr	r3, [sp, #12]
   30360:	ldr	r1, [pc, #888]	; 306e0 <npth_sleep@plt+0x1aff0>
   30364:	cmp	r3, #0
   30368:	moveq	r2, r1
   3036c:	mov	r3, fp
   30370:	ldr	r1, [pc, #876]	; 306e4 <npth_sleep@plt+0x1aff4>
   30374:	str	r9, [sp]
   30378:	mov	r0, r6
   3037c:	bl	15510 <gpgrt_fprintf@plt>
   30380:	mov	r0, r6
   30384:	bl	14ac0 <gpgrt_ferror@plt>
   30388:	cmp	r0, #0
   3038c:	bne	30568 <npth_sleep@plt+0x1ae78>
   30390:	mov	r0, r6
   30394:	bl	14cd0 <gpgrt_fclose@plt>
   30398:	subs	r6, r0, #0
   3039c:	bne	30530 <npth_sleep@plt+0x1ae40>
   303a0:	ldr	r0, [sl, #24]
   303a4:	bl	149dc <gcry_free@plt>
   303a8:	mov	r0, r7
   303ac:	str	r6, [sl, #24]
   303b0:	str	r6, [sl, #28]
   303b4:	bl	149dc <gcry_free@plt>
   303b8:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   303bc:	mov	r0, fp
   303c0:	bl	149dc <gcry_free@plt>
   303c4:	ldr	r0, [sp, #8]
   303c8:	bl	149dc <gcry_free@plt>
   303cc:	cmp	r4, #0
   303d0:	bne	303dc <npth_sleep@plt+0x1acec>
   303d4:	bl	1f388 <npth_sleep@plt+0x9c98>
   303d8:	mov	r4, #0
   303dc:	ldr	r2, [sp, #20]
   303e0:	ldr	r3, [r5]
   303e4:	mov	r0, r4
   303e8:	cmp	r2, r3
   303ec:	bne	3068c <npth_sleep@plt+0x1af9c>
   303f0:	add	sp, sp, #28
   303f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   303f8:	mov	r0, fp
   303fc:	bl	149dc <gcry_free@plt>
   30400:	ldr	r0, [sp, #8]
   30404:	bl	149dc <gcry_free@plt>
   30408:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3040c:	cmp	r0, #0
   30410:	uxthne	r0, r0
   30414:	orrne	r4, r0, #67108864	; 0x4000000
   30418:	bne	303dc <npth_sleep@plt+0x1acec>
   3041c:	b	303d8 <npth_sleep@plt+0x1ace8>
   30420:	mov	r0, r4
   30424:	bl	149dc <gcry_free@plt>
   30428:	ldr	r4, [pc, #696]	; 306e8 <npth_sleep@plt+0x1aff8>
   3042c:	b	303dc <npth_sleep@plt+0x1acec>
   30430:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   30434:	mov	r0, fp
   30438:	bl	149dc <gcry_free@plt>
   3043c:	ldr	r0, [sp, #8]
   30440:	bl	149dc <gcry_free@plt>
   30444:	ldr	r3, [sp, #16]
   30448:	cmp	r3, #0
   3044c:	beq	303d8 <npth_sleep@plt+0x1ace8>
   30450:	ldr	r4, [pc, #660]	; 306ec <npth_sleep@plt+0x1affc>
   30454:	b	303dc <npth_sleep@plt+0x1acec>
   30458:	ldrb	r0, [r1, #2]
   3045c:	strb	r2, [ip, #1]
   30460:	add	r1, r1, #2
   30464:	cmp	r0, #0
   30468:	strbne	lr, [ip, #2]
   3046c:	addeq	ip, ip, #2
   30470:	addne	ip, ip, #3
   30474:	b	3017c <npth_sleep@plt+0x1aa8c>
   30478:	ldr	r4, [pc, #624]	; 306f0 <npth_sleep@plt+0x1b000>
   3047c:	b	303dc <npth_sleep@plt+0x1acec>
   30480:	mov	r2, #5
   30484:	ldr	r1, [pc, #552]	; 306b4 <npth_sleep@plt+0x1afc4>
   30488:	mov	r0, r6
   3048c:	bl	14a3c <dcgettext@plt>
   30490:	ldr	r1, [sp, #8]
   30494:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   30498:	subs	sl, r0, #0
   3049c:	beq	30400 <npth_sleep@plt+0x1ad10>
   304a0:	mov	r2, #5
   304a4:	ldr	r1, [pc, #524]	; 306b8 <npth_sleep@plt+0x1afc8>
   304a8:	mov	r0, r6
   304ac:	bl	14a3c <dcgettext@plt>
   304b0:	mov	r2, #5
   304b4:	ldr	r1, [pc, #512]	; 306bc <npth_sleep@plt+0x1afcc>
   304b8:	mov	r4, r0
   304bc:	mov	r0, r6
   304c0:	bl	14a3c <dcgettext@plt>
   304c4:	mov	r3, r0
   304c8:	b	3010c <npth_sleep@plt+0x1aa1c>
   304cc:	str	fp, [sp, #12]
   304d0:	b	3014c <npth_sleep@plt+0x1aa5c>
   304d4:	mov	r2, #5
   304d8:	ldr	r1, [pc, #480]	; 306c0 <npth_sleep@plt+0x1afd0>
   304dc:	mov	r0, r6
   304e0:	bl	14a3c <dcgettext@plt>
   304e4:	mov	r2, fp
   304e8:	ldr	r1, [sp, #8]
   304ec:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   304f0:	subs	sl, r0, #0
   304f4:	beq	303f8 <npth_sleep@plt+0x1ad08>
   304f8:	mov	r2, #5
   304fc:	ldr	r1, [pc, #448]	; 306c4 <npth_sleep@plt+0x1afd4>
   30500:	mov	r0, r6
   30504:	bl	14a3c <dcgettext@plt>
   30508:	mov	r2, #5
   3050c:	ldr	r1, [pc, #436]	; 306c8 <npth_sleep@plt+0x1afd8>
   30510:	mov	r4, r0
   30514:	mov	r0, r6
   30518:	bl	14a3c <dcgettext@plt>
   3051c:	mov	r3, r0
   30520:	b	30204 <npth_sleep@plt+0x1ab14>
   30524:	bl	14cd0 <gpgrt_fclose@plt>
   30528:	subs	r4, r0, #0
   3052c:	beq	305b8 <npth_sleep@plt+0x1aec8>
   30530:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   30534:	subs	r4, r0, #0
   30538:	beq	305b8 <npth_sleep@plt+0x1aec8>
   3053c:	ldr	r0, [sl, #24]
   30540:	uxth	r4, r4
   30544:	bl	149dc <gcry_free@plt>
   30548:	orr	r4, r4, #67108864	; 0x4000000
   3054c:	mov	r0, r7
   30550:	mov	r3, #0
   30554:	str	r3, [sl, #24]
   30558:	str	r3, [sl, #28]
   3055c:	bl	149dc <gcry_free@plt>
   30560:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   30564:	b	3023c <npth_sleep@plt+0x1ab4c>
   30568:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3056c:	subs	r4, r0, #0
   30570:	mov	r0, r6
   30574:	beq	30524 <npth_sleep@plt+0x1ae34>
   30578:	bl	14cd0 <gpgrt_fclose@plt>
   3057c:	subs	r6, r0, #0
   30580:	bne	30530 <npth_sleep@plt+0x1ae40>
   30584:	ldr	r0, [sl, #24]
   30588:	uxth	r4, r4
   3058c:	bl	149dc <gcry_free@plt>
   30590:	orr	r4, r4, #67108864	; 0x4000000
   30594:	mov	r0, r7
   30598:	str	r6, [sl, #24]
   3059c:	str	r6, [sl, #28]
   305a0:	b	3055c <npth_sleep@plt+0x1ae6c>
   305a4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   305a8:	subs	r4, r0, #0
   305ac:	uxthne	r4, r4
   305b0:	orrne	r4, r4, #67108864	; 0x4000000
   305b4:	b	30560 <npth_sleep@plt+0x1ae70>
   305b8:	ldr	r0, [sl, #24]
   305bc:	bl	149dc <gcry_free@plt>
   305c0:	mov	r0, r7
   305c4:	str	r4, [sl, #24]
   305c8:	str	r4, [sl, #28]
   305cc:	bl	149dc <gcry_free@plt>
   305d0:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   305d4:	mov	r0, fp
   305d8:	bl	149dc <gcry_free@plt>
   305dc:	ldr	r0, [sp, #8]
   305e0:	bl	149dc <gcry_free@plt>
   305e4:	b	303d4 <npth_sleep@plt+0x1ace4>
   305e8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   305ec:	subs	r4, r0, #0
   305f0:	uxthne	r4, r4
   305f4:	orrne	r4, r4, #67108864	; 0x4000000
   305f8:	mov	r0, r4
   305fc:	bl	15408 <gpg_strerror@plt>
   30600:	mov	r1, r7
   30604:	mov	r2, r0
   30608:	ldr	r0, [pc, #228]	; 306f4 <npth_sleep@plt+0x1b004>
   3060c:	bl	3d484 <npth_sleep@plt+0x27d94>
   30610:	mov	r0, r7
   30614:	b	3055c <npth_sleep@plt+0x1ae6c>
   30618:	ldr	r1, [pc, #216]	; 306f8 <npth_sleep@plt+0x1b008>
   3061c:	mov	r0, r7
   30620:	bl	15174 <gpgrt_fopen@plt>
   30624:	subs	r6, r0, #0
   30628:	beq	3065c <npth_sleep@plt+0x1af6c>
   3062c:	mov	r1, r6
   30630:	ldr	r0, [pc, #196]	; 306fc <npth_sleep@plt+0x1b00c>
   30634:	bl	15228 <gpgrt_fputs@plt>
   30638:	mov	r0, r6
   3063c:	bl	14cd0 <gpgrt_fclose@plt>
   30640:	b	302d4 <npth_sleep@plt+0x1abe4>
   30644:	mov	r1, r6
   30648:	ldr	r0, [sp, #8]
   3064c:	bl	15228 <gpgrt_fputs@plt>
   30650:	b	30348 <npth_sleep@plt+0x1ac58>
   30654:	mov	r3, ip
   30658:	b	30198 <npth_sleep@plt+0x1aaa8>
   3065c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   30660:	subs	r4, r0, #0
   30664:	uxthne	r4, r4
   30668:	orrne	r4, r4, #67108864	; 0x4000000
   3066c:	mov	r0, r4
   30670:	bl	15408 <gpg_strerror@plt>
   30674:	mov	r1, r7
   30678:	mov	r2, r0
   3067c:	ldr	r0, [pc, #124]	; 30700 <npth_sleep@plt+0x1b010>
   30680:	bl	3d484 <npth_sleep@plt+0x27d94>
   30684:	mov	r0, r7
   30688:	b	3055c <npth_sleep@plt+0x1ae6c>
   3068c:	bl	14a60 <__stack_chk_fail@plt>
   30690:	ldr	r3, [pc, #108]	; 30704 <npth_sleep@plt+0x1b014>
   30694:	ldr	r2, [pc, #108]	; 30708 <npth_sleep@plt+0x1b018>
   30698:	ldr	r1, [pc, #108]	; 3070c <npth_sleep@plt+0x1b01c>
   3069c:	ldr	r0, [pc, #108]	; 30710 <npth_sleep@plt+0x1b020>
   306a0:	bl	156e4 <__assert_fail@plt>
   306a4:	andeq	ip, r6, r8, lsr r8
   306a8:			; <UNDEFINED> instruction: 0x00057cb0
   306ac:	muleq	r6, r8, r9
   306b0:	andeq	r7, r5, r4, ror #28
   306b4:	andeq	r7, r5, ip, ror #28
   306b8:			; <UNDEFINED> instruction: 0x00057ebc
   306bc:	strdeq	r6, [r5], -r0
   306c0:	ldrdeq	r7, [r5], -r8
   306c4:	andeq	r7, r5, r4, lsr pc
   306c8:	andeq	r7, r5, ip, lsr pc
   306cc:	andeq	sp, r6, r8, asr #13
   306d0:	andeq	r7, r5, r4, asr #30
   306d4:	andeq	r7, r5, r4, asr pc
   306d8:	andeq	r5, r5, r8, asr r2
   306dc:	andeq	r7, r5, ip, asr lr
   306e0:	andeq	r7, r5, r8, asr lr
   306e4:	andeq	r7, r5, r8, asr pc
   306e8:	streq	r8, [r0], #-107	; 0xffffff95
   306ec:	streq	r0, [r0], #-98	; 0xffffff9e
   306f0:	streq	r0, [r0], #-60	; 0xffffffc4
   306f4:	strdeq	r5, [r5], -r4
   306f8:	andeq	r5, r5, ip, asr #3
   306fc:	andeq	r7, r5, r8, asr r9
   30700:	ldrdeq	r5, [r5], -ip
   30704:	andeq	r7, r5, r8, asr #18
   30708:	andeq	r0, r0, r9, lsr #4
   3070c:	andeq	r7, r5, r8, lsl #24
   30710:	andeq	r7, r5, r0, asr #29
   30714:	push	{r4, lr}
   30718:	bl	2f344 <npth_sleep@plt+0x19c54>
   3071c:	ldr	r4, [pc, #28]	; 30740 <npth_sleep@plt+0x1b050>
   30720:	ldr	r0, [r4, #24]
   30724:	bl	149dc <gcry_free@plt>
   30728:	mov	r3, #0
   3072c:	str	r3, [r4, #24]
   30730:	str	r3, [r4, #28]
   30734:	bl	2fba8 <npth_sleep@plt+0x1a4b8>
   30738:	pop	{r4, lr}
   3073c:	b	1f388 <npth_sleep@plt+0x9c98>
   30740:	andeq	sp, r6, r8, asr #13
   30744:	subs	r3, r0, #0
   30748:	beq	30784 <npth_sleep@plt+0x1b094>
   3074c:	push	{r4, lr}
   30750:	mov	r4, r3
   30754:	bl	14f58 <strlen@plt>
   30758:	cmp	r0, #2
   3075c:	bls	3077c <npth_sleep@plt+0x1b08c>
   30760:	sub	r0, r0, #3
   30764:	add	r0, r4, r0
   30768:	ldr	r1, [pc, #28]	; 3078c <npth_sleep@plt+0x1b09c>
   3076c:	bl	14760 <strcmp@plt>
   30770:	clz	r0, r0
   30774:	lsr	r0, r0, #5
   30778:	pop	{r4, pc}
   3077c:	mov	r0, #0
   30780:	pop	{r4, pc}
   30784:	mov	r0, r3
   30788:	bx	lr
   3078c:	strdeq	r7, [r5], -ip
   30790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30794:	sub	sp, sp, #44	; 0x2c
   30798:	ldr	r9, [pc, #692]	; 30a54 <npth_sleep@plt+0x1b364>
   3079c:	mov	r3, #0
   307a0:	str	r2, [sp, #12]
   307a4:	ldr	ip, [r9]
   307a8:	mov	r4, r0
   307ac:	str	r3, [r2]
   307b0:	mov	r0, r1
   307b4:	add	r2, sp, #32
   307b8:	add	r1, sp, #28
   307bc:	str	ip, [sp, #36]	; 0x24
   307c0:	bl	2f078 <npth_sleep@plt+0x19988>
   307c4:	subs	r5, r0, #0
   307c8:	beq	307e8 <npth_sleep@plt+0x1b0f8>
   307cc:	ldr	r2, [sp, #36]	; 0x24
   307d0:	ldr	r3, [r9]
   307d4:	mov	r0, r5
   307d8:	cmp	r2, r3
   307dc:	bne	30a50 <npth_sleep@plt+0x1b360>
   307e0:	add	sp, sp, #44	; 0x2c
   307e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   307e8:	ldr	r0, [sp, #28]
   307ec:	bl	15684 <gcry_strdup@plt>
   307f0:	subs	r6, r0, #0
   307f4:	beq	30a2c <npth_sleep@plt+0x1b33c>
   307f8:	bl	14f58 <strlen@plt>
   307fc:	cmp	r0, #32
   30800:	mov	r7, r0
   30804:	beq	309c8 <npth_sleep@plt+0x1b2d8>
   30808:	cmp	r0, #20
   3080c:	beq	309b8 <npth_sleep@plt+0x1b2c8>
   30810:	ldr	r7, [pc, #576]	; 30a58 <npth_sleep@plt+0x1b368>
   30814:	ldr	r2, [sp, #28]
   30818:	add	r1, sp, #20
   3081c:	mov	r0, r4
   30820:	bl	35510 <npth_sleep@plt+0x1fe20>
   30824:	subs	fp, r0, #0
   30828:	beq	30874 <npth_sleep@plt+0x1b184>
   3082c:	ldr	r2, [pc, #552]	; 30a5c <npth_sleep@plt+0x1b36c>
   30830:	uxth	r3, fp
   30834:	cmp	r3, r2
   30838:	beq	3091c <npth_sleep@plt+0x1b22c>
   3083c:	cmp	r3, #112	; 0x70
   30840:	beq	3095c <npth_sleep@plt+0x1b26c>
   30844:	bl	15408 <gpg_strerror@plt>
   30848:	mov	r1, r0
   3084c:	ldr	r0, [pc, #524]	; 30a60 <npth_sleep@plt+0x1b370>
   30850:	bl	3d484 <npth_sleep@plt+0x27d94>
   30854:	mov	r0, r6
   30858:	bl	149dc <gcry_free@plt>
   3085c:	ldr	r0, [sp, #28]
   30860:	bl	149dc <gcry_free@plt>
   30864:	ldr	r0, [sp, #32]
   30868:	mov	r5, fp
   3086c:	bl	149dc <gcry_free@plt>
   30870:	b	307cc <npth_sleep@plt+0x1b0dc>
   30874:	ldr	r1, [sp, #20]
   30878:	ldr	r0, [pc, #484]	; 30a64 <npth_sleep@plt+0x1b374>
   3087c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   30880:	ldr	sl, [sp, #20]
   30884:	ldr	r1, [sp, #28]
   30888:	mov	r0, sl
   3088c:	bl	14760 <strcmp@plt>
   30890:	mov	r8, r0
   30894:	mov	r0, sl
   30898:	bl	149dc <gcry_free@plt>
   3089c:	cmp	r8, #0
   308a0:	str	fp, [sp, #20]
   308a4:	beq	30a08 <npth_sleep@plt+0x1b318>
   308a8:	cmp	r5, #0
   308ac:	bne	30928 <npth_sleep@plt+0x1b238>
   308b0:	cmp	r4, #0
   308b4:	beq	309a0 <npth_sleep@plt+0x1b2b0>
   308b8:	ldr	r1, [pc, #424]	; 30a68 <npth_sleep@plt+0x1b378>
   308bc:	ldr	r0, [r4, #24]
   308c0:	bl	36f60 <npth_sleep@plt+0x21870>
   308c4:	mov	r2, r0
   308c8:	mov	r3, r6
   308cc:	mov	r1, r7
   308d0:	add	r0, sp, #24
   308d4:	bl	15390 <gpgrt_asprintf@plt>
   308d8:	cmp	r0, #0
   308dc:	blt	30944 <npth_sleep@plt+0x1b254>
   308e0:	mov	r3, #0
   308e4:	str	r3, [sp]
   308e8:	mov	r2, r3
   308ec:	ldr	r1, [sp, #24]
   308f0:	mov	r0, r4
   308f4:	bl	25c3c <npth_sleep@plt+0x1054c>
   308f8:	ldr	r3, [r4, #32]
   308fc:	cmp	r3, #3
   30900:	mov	fp, r0
   30904:	ldr	r0, [sp, #24]
   30908:	beq	30988 <npth_sleep@plt+0x1b298>
   3090c:	bl	149dc <gcry_free@plt>
   30910:	cmp	fp, #0
   30914:	beq	30814 <npth_sleep@plt+0x1b124>
   30918:	b	30854 <npth_sleep@plt+0x1b164>
   3091c:	ldr	r0, [pc, #328]	; 30a6c <npth_sleep@plt+0x1b37c>
   30920:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   30924:	mov	r5, #1
   30928:	cmp	r4, #0
   3092c:	beq	30970 <npth_sleep@plt+0x1b280>
   30930:	ldr	r1, [pc, #312]	; 30a70 <npth_sleep@plt+0x1b380>
   30934:	ldr	r0, [r4, #24]
   30938:	bl	36f60 <npth_sleep@plt+0x21870>
   3093c:	mov	r2, r0
   30940:	b	308c8 <npth_sleep@plt+0x1b1d8>
   30944:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   30948:	cmp	r0, #0
   3094c:	beq	30814 <npth_sleep@plt+0x1b124>
   30950:	uxth	r0, r0
   30954:	orr	fp, r0, #67108864	; 0x4000000
   30958:	b	30854 <npth_sleep@plt+0x1b164>
   3095c:	ldr	r0, [pc, #272]	; 30a74 <npth_sleep@plt+0x1b384>
   30960:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   30964:	cmp	r4, #0
   30968:	mov	r5, #2
   3096c:	bne	30930 <npth_sleep@plt+0x1b240>
   30970:	mov	r2, #5
   30974:	ldr	r1, [pc, #244]	; 30a70 <npth_sleep@plt+0x1b380>
   30978:	mov	r0, r4
   3097c:	bl	14a3c <dcgettext@plt>
   30980:	mov	r2, r0
   30984:	b	308c8 <npth_sleep@plt+0x1b1d8>
   30988:	uxth	r3, fp
   3098c:	cmp	r3, #85	; 0x55
   30990:	bne	3090c <npth_sleep@plt+0x1b21c>
   30994:	bl	149dc <gcry_free@plt>
   30998:	ldr	fp, [pc, #216]	; 30a78 <npth_sleep@plt+0x1b388>
   3099c:	b	30854 <npth_sleep@plt+0x1b164>
   309a0:	mov	r2, #5
   309a4:	ldr	r1, [pc, #188]	; 30a68 <npth_sleep@plt+0x1b378>
   309a8:	mov	r0, r4
   309ac:	bl	14a3c <dcgettext@plt>
   309b0:	mov	r2, r0
   309b4:	b	308c8 <npth_sleep@plt+0x1b1d8>
   309b8:	ldrb	r3, [r6, #19]
   309bc:	cmp	r3, #48	; 0x30
   309c0:	strbeq	r5, [r6, #19]
   309c4:	b	30810 <npth_sleep@plt+0x1b120>
   309c8:	mov	r2, #12
   309cc:	ldr	r1, [pc, #168]	; 30a7c <npth_sleep@plt+0x1b38c>
   309d0:	mov	r0, r6
   309d4:	bl	15624 <strncmp@plt>
   309d8:	cmp	r0, #0
   309dc:	bne	30810 <npth_sleep@plt+0x1b120>
   309e0:	ldr	r2, [r6, #16]
   309e4:	mov	r3, r6
   309e8:	strb	r7, [r6, #4]
   309ec:	str	r2, [r6]
   309f0:	ldr	r2, [r3, #20]!
   309f4:	ldr	r3, [r3, #4]
   309f8:	str	r2, [r6, #5]
   309fc:	str	r3, [r6, #9]
   30a00:	strb	r5, [r6, #13]
   30a04:	b	30810 <npth_sleep@plt+0x1b120>
   30a08:	mov	r0, r6
   30a0c:	bl	149dc <gcry_free@plt>
   30a10:	ldr	r0, [sp, #28]
   30a14:	bl	149dc <gcry_free@plt>
   30a18:	ldr	r2, [sp, #12]
   30a1c:	ldr	r3, [sp, #32]
   30a20:	mov	r5, r8
   30a24:	str	r3, [r2]
   30a28:	b	307cc <npth_sleep@plt+0x1b0dc>
   30a2c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   30a30:	cmp	r0, #0
   30a34:	uxthne	r0, r0
   30a38:	orrne	r5, r0, #67108864	; 0x4000000
   30a3c:	ldr	r0, [sp, #28]
   30a40:	bl	149dc <gcry_free@plt>
   30a44:	ldr	r0, [sp, #32]
   30a48:	bl	149dc <gcry_free@plt>
   30a4c:	b	307cc <npth_sleep@plt+0x1b0dc>
   30a50:	bl	14a60 <__stack_chk_fail@plt>
   30a54:	andeq	ip, r6, r8, lsr r8
   30a58:	andeq	r8, r5, r8, asr #32
   30a5c:	andeq	r8, r0, r0, asr r0
   30a60:			; <UNDEFINED> instruction: 0x00057fb8
   30a64:	andeq	r7, r5, r4, ror pc
   30a68:	andeq	r8, r5, r0
   30a6c:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   30a70:	ldrdeq	r7, [r5], -r4
   30a74:	andeq	r7, r5, r4, lsr #31
   30a78:	streq	r0, [r0], #-112	; 0xffffff90
   30a7c:	andeq	r7, r5, r4, ror #30
   30a80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30a84:	sub	sp, sp, #60	; 0x3c
   30a88:	ldr	ip, [sp, #96]	; 0x60
   30a8c:	str	r3, [sp, #44]	; 0x2c
   30a90:	cmp	ip, #1
   30a94:	ldr	ip, [pc, #1836]	; 311c8 <npth_sleep@plt+0x1bad8>
   30a98:	movhi	r4, #0
   30a9c:	movls	r4, #1
   30aa0:	cmp	r3, #0
   30aa4:	moveq	r4, #0
   30aa8:	ldr	ip, [ip]
   30aac:	cmp	r4, #0
   30ab0:	str	ip, [sp, #52]	; 0x34
   30ab4:	bne	30eb4 <npth_sleep@plt+0x1b7c4>
   30ab8:	cmp	r2, #0
   30abc:	mov	r6, r0
   30ac0:	mov	sl, r1
   30ac4:	mov	r9, r2
   30ac8:	beq	30ebc <npth_sleep@plt+0x1b7cc>
   30acc:	ldrb	r1, [r2]
   30ad0:	cmp	r1, #124	; 0x7c
   30ad4:	beq	30f04 <npth_sleep@plt+0x1b814>
   30ad8:	ldr	r2, [pc, #1772]	; 311cc <npth_sleep@plt+0x1badc>
   30adc:	mov	r3, r4
   30ae0:	str	r4, [sp, #28]
   30ae4:	strd	r2, [sp, #20]
   30ae8:	str	r4, [sp, #32]
   30aec:	str	r4, [sp, #36]	; 0x24
   30af0:	ldr	r3, [sp, #44]	; 0x2c
   30af4:	cmp	r3, #0
   30af8:	ldr	r3, [sp, #96]	; 0x60
   30afc:	beq	30ea0 <npth_sleep@plt+0x1b7b0>
   30b00:	add	r3, r3, #62	; 0x3e
   30b04:	str	r9, [sp, #40]	; 0x28
   30b08:	mov	fp, #0
   30b0c:	mov	r9, r3
   30b10:	b	30ba4 <npth_sleep@plt+0x1b4b4>
   30b14:	cmp	r6, #0
   30b18:	beq	30d38 <npth_sleep@plt+0x1b648>
   30b1c:	ldr	r1, [pc, #1708]	; 311d0 <npth_sleep@plt+0x1bae0>
   30b20:	ldr	r0, [r6, #24]
   30b24:	bl	36f60 <npth_sleep@plt+0x21870>
   30b28:	mov	r1, r0
   30b2c:	mov	r3, #0
   30b30:	str	r5, [sp]
   30b34:	str	r3, [sp, #8]
   30b38:	str	r3, [sp, #4]
   30b3c:	ldr	r2, [sp, #20]
   30b40:	mov	r0, r6
   30b44:	bl	24fbc <npth_sleep@plt+0xf8cc>
   30b48:	subs	fp, r0, #0
   30b4c:	bne	30ed8 <npth_sleep@plt+0x1b7e8>
   30b50:	add	r1, r5, #48	; 0x30
   30b54:	add	r0, r4, #48	; 0x30
   30b58:	bl	14760 <strcmp@plt>
   30b5c:	subs	fp, r0, #0
   30b60:	beq	30ed8 <npth_sleep@plt+0x1b7e8>
   30b64:	ldr	r3, [sp, #24]
   30b68:	cmp	r3, #0
   30b6c:	bne	30cf8 <npth_sleep@plt+0x1b608>
   30b70:	ldr	r3, [sp, #28]
   30b74:	cmp	r3, #0
   30b78:	beq	30cdc <npth_sleep@plt+0x1b5ec>
   30b7c:	cmp	r6, #0
   30b80:	beq	30d80 <npth_sleep@plt+0x1b690>
   30b84:	ldr	r1, [pc, #1608]	; 311d4 <npth_sleep@plt+0x1bae4>
   30b88:	ldr	r0, [r6, #24]
   30b8c:	bl	36f60 <npth_sleep@plt+0x21870>
   30b90:	mov	fp, r0
   30b94:	mov	r0, r5
   30b98:	bl	149dc <gcry_free@plt>
   30b9c:	mov	r0, r4
   30ba0:	bl	149dc <gcry_free@plt>
   30ba4:	mov	r1, r9
   30ba8:	mov	r0, #1
   30bac:	bl	14808 <gcry_calloc_secure@plt>
   30bb0:	subs	r4, r0, #0
   30bb4:	beq	30ff0 <npth_sleep@plt+0x1b900>
   30bb8:	ldr	r3, [sp, #36]	; 0x24
   30bbc:	mov	r2, #16
   30bc0:	cmp	r3, #0
   30bc4:	ldr	r3, [sp, #96]	; 0x60
   30bc8:	mov	r5, #0
   30bcc:	sub	r8, r3, #1
   30bd0:	mov	r3, #3
   30bd4:	str	r8, [r4, #44]	; 0x2c
   30bd8:	str	r5, [r4]
   30bdc:	strd	r2, [r4, #4]
   30be0:	beq	30db0 <npth_sleep@plt+0x1b6c0>
   30be4:	cmp	sl, r5
   30be8:	beq	30d14 <npth_sleep@plt+0x1b624>
   30bec:	mov	r0, sl
   30bf0:	bl	30744 <npth_sleep@plt+0x1b054>
   30bf4:	ldr	r7, [sp, #40]	; 0x28
   30bf8:	ldr	ip, [pc, #1496]	; 311d8 <npth_sleep@plt+0x1bae8>
   30bfc:	ldr	r1, [pc, #1496]	; 311dc <npth_sleep@plt+0x1baec>
   30c00:	mov	r3, r5
   30c04:	mov	r2, r7
   30c08:	cmp	r0, r5
   30c0c:	moveq	r1, ip
   30c10:	mov	r0, sl
   30c14:	bl	38578 <npth_sleep@plt+0x22e88>
   30c18:	subs	r5, r0, #0
   30c1c:	movne	r1, r5
   30c20:	moveq	r1, r7
   30c24:	mov	r7, #0
   30c28:	mov	r3, fp
   30c2c:	ldr	r2, [sp, #20]
   30c30:	str	r4, [sp]
   30c34:	str	r7, [sp, #8]
   30c38:	str	r7, [sp, #4]
   30c3c:	mov	r0, r6
   30c40:	bl	24fbc <npth_sleep@plt+0xf8cc>
   30c44:	mov	fp, r0
   30c48:	mov	r0, r5
   30c4c:	bl	149dc <gcry_free@plt>
   30c50:	ldr	r3, [sp, #32]
   30c54:	cmp	fp, r7
   30c58:	movne	r3, r7
   30c5c:	cmp	r3, r7
   30c60:	beq	30e70 <npth_sleep@plt+0x1b780>
   30c64:	mov	r1, r9
   30c68:	mov	r0, #1
   30c6c:	bl	14808 <gcry_calloc_secure@plt>
   30c70:	subs	r5, r0, #0
   30c74:	beq	31004 <npth_sleep@plt+0x1b914>
   30c78:	ldr	r3, [sp, #24]
   30c7c:	mov	r2, #16
   30c80:	cmp	r3, #0
   30c84:	mov	r3, #1
   30c88:	str	r8, [r5, #44]	; 0x2c
   30c8c:	str	r7, [r5]
   30c90:	strd	r2, [r5, #4]
   30c94:	bne	30cc0 <npth_sleep@plt+0x1b5d0>
   30c98:	ldr	r3, [sp, #28]
   30c9c:	cmp	r3, #0
   30ca0:	bne	30b14 <npth_sleep@plt+0x1b424>
   30ca4:	cmp	r6, #0
   30ca8:	beq	30d20 <npth_sleep@plt+0x1b630>
   30cac:	ldr	r1, [pc, #1324]	; 311e0 <npth_sleep@plt+0x1baf0>
   30cb0:	ldr	r0, [r6, #24]
   30cb4:	bl	36f60 <npth_sleep@plt+0x21870>
   30cb8:	mov	r1, r0
   30cbc:	b	30b2c <npth_sleep@plt+0x1b43c>
   30cc0:	cmp	r6, #0
   30cc4:	beq	30d50 <npth_sleep@plt+0x1b660>
   30cc8:	ldr	r1, [pc, #1300]	; 311e4 <npth_sleep@plt+0x1baf4>
   30ccc:	ldr	r0, [r6, #24]
   30cd0:	bl	36f60 <npth_sleep@plt+0x21870>
   30cd4:	mov	r1, r0
   30cd8:	b	30b2c <npth_sleep@plt+0x1b43c>
   30cdc:	cmp	r6, #0
   30ce0:	beq	30d68 <npth_sleep@plt+0x1b678>
   30ce4:	ldr	r1, [pc, #1276]	; 311e8 <npth_sleep@plt+0x1baf8>
   30ce8:	ldr	r0, [r6, #24]
   30cec:	bl	36f60 <npth_sleep@plt+0x21870>
   30cf0:	mov	fp, r0
   30cf4:	b	30b94 <npth_sleep@plt+0x1b4a4>
   30cf8:	cmp	r6, #0
   30cfc:	beq	30d98 <npth_sleep@plt+0x1b6a8>
   30d00:	ldr	r1, [pc, #1252]	; 311ec <npth_sleep@plt+0x1bafc>
   30d04:	ldr	r0, [r6, #24]
   30d08:	bl	36f60 <npth_sleep@plt+0x21870>
   30d0c:	mov	fp, r0
   30d10:	b	30b94 <npth_sleep@plt+0x1b4a4>
   30d14:	mov	r5, sl
   30d18:	ldr	r1, [sp, #40]	; 0x28
   30d1c:	b	30c24 <npth_sleep@plt+0x1b534>
   30d20:	ldr	r1, [pc, #1208]	; 311e0 <npth_sleep@plt+0x1baf0>
   30d24:	mov	r2, #5
   30d28:	mov	r0, r6
   30d2c:	bl	14a3c <dcgettext@plt>
   30d30:	mov	r1, r0
   30d34:	b	30b2c <npth_sleep@plt+0x1b43c>
   30d38:	ldr	r1, [pc, #1168]	; 311d0 <npth_sleep@plt+0x1bae0>
   30d3c:	mov	r2, #5
   30d40:	mov	r0, r6
   30d44:	bl	14a3c <dcgettext@plt>
   30d48:	mov	r1, r0
   30d4c:	b	30b2c <npth_sleep@plt+0x1b43c>
   30d50:	ldr	r1, [pc, #1164]	; 311e4 <npth_sleep@plt+0x1baf4>
   30d54:	mov	r2, #5
   30d58:	mov	r0, r6
   30d5c:	bl	14a3c <dcgettext@plt>
   30d60:	mov	r1, r0
   30d64:	b	30b2c <npth_sleep@plt+0x1b43c>
   30d68:	mov	r2, #5
   30d6c:	ldr	r1, [pc, #1140]	; 311e8 <npth_sleep@plt+0x1baf8>
   30d70:	mov	r0, r6
   30d74:	bl	14a3c <dcgettext@plt>
   30d78:	mov	fp, r0
   30d7c:	b	30b94 <npth_sleep@plt+0x1b4a4>
   30d80:	mov	r2, #5
   30d84:	ldr	r1, [pc, #1096]	; 311d4 <npth_sleep@plt+0x1bae4>
   30d88:	mov	r0, r6
   30d8c:	bl	14a3c <dcgettext@plt>
   30d90:	mov	fp, r0
   30d94:	b	30b94 <npth_sleep@plt+0x1b4a4>
   30d98:	mov	r2, #5
   30d9c:	ldr	r1, [pc, #1096]	; 311ec <npth_sleep@plt+0x1bafc>
   30da0:	mov	r0, r6
   30da4:	bl	14a3c <dcgettext@plt>
   30da8:	mov	fp, r0
   30dac:	b	30b94 <npth_sleep@plt+0x1b4a4>
   30db0:	cmp	r6, #0
   30db4:	ldr	r9, [sp, #40]	; 0x28
   30db8:	beq	31138 <npth_sleep@plt+0x1ba48>
   30dbc:	ldr	r1, [pc, #1068]	; 311f0 <npth_sleep@plt+0x1bb00>
   30dc0:	ldr	r0, [r6, #24]
   30dc4:	bl	36f60 <npth_sleep@plt+0x21870>
   30dc8:	mov	r1, r0
   30dcc:	cmp	r9, #0
   30dd0:	movne	r3, r9
   30dd4:	ldreq	r3, [pc, #1048]	; 311f4 <npth_sleep@plt+0x1bb04>
   30dd8:	ldrne	r0, [pc, #1048]	; 311f8 <npth_sleep@plt+0x1bb08>
   30ddc:	moveq	r0, r3
   30de0:	ldrne	r2, [pc, #1044]	; 311fc <npth_sleep@plt+0x1bb0c>
   30de4:	moveq	r2, r3
   30de8:	str	r0, [sp]
   30dec:	add	r0, sp, #48	; 0x30
   30df0:	bl	15390 <gpgrt_asprintf@plt>
   30df4:	cmp	r0, #0
   30df8:	blt	31120 <npth_sleep@plt+0x1ba30>
   30dfc:	cmp	sl, #0
   30e00:	ldr	r5, [sp, #48]	; 0x30
   30e04:	beq	31100 <npth_sleep@plt+0x1ba10>
   30e08:	mov	r0, sl
   30e0c:	bl	30744 <npth_sleep@plt+0x1b054>
   30e10:	ldr	ip, [pc, #964]	; 311dc <npth_sleep@plt+0x1baec>
   30e14:	mov	r3, #0
   30e18:	ldr	r1, [pc, #952]	; 311d8 <npth_sleep@plt+0x1bae8>
   30e1c:	mov	r2, r5
   30e20:	cmp	r0, r3
   30e24:	movne	r1, ip
   30e28:	mov	r0, sl
   30e2c:	bl	38578 <npth_sleep@plt+0x22e88>
   30e30:	subs	r5, r0, #0
   30e34:	movne	sl, r5
   30e38:	beq	310fc <npth_sleep@plt+0x1ba0c>
   30e3c:	mov	r3, #0
   30e40:	ldr	r2, [sp, #20]
   30e44:	mov	r1, r5
   30e48:	str	r3, [sp, #8]
   30e4c:	str	r3, [sp, #4]
   30e50:	str	r4, [sp]
   30e54:	mov	r0, r6
   30e58:	bl	24fbc <npth_sleep@plt+0xf8cc>
   30e5c:	mov	fp, r0
   30e60:	mov	r0, sl
   30e64:	bl	149dc <gcry_free@plt>
   30e68:	ldr	r0, [sp, #48]	; 0x30
   30e6c:	bl	149dc <gcry_free@plt>
   30e70:	cmp	fp, #0
   30e74:	beq	30ee8 <npth_sleep@plt+0x1b7f8>
   30e78:	mov	r0, r4
   30e7c:	bl	149dc <gcry_free@plt>
   30e80:	ldr	r3, [pc, #832]	; 311c8 <npth_sleep@plt+0x1bad8>
   30e84:	ldr	r2, [sp, #52]	; 0x34
   30e88:	mov	r0, fp
   30e8c:	ldr	r3, [r3]
   30e90:	cmp	r2, r3
   30e94:	bne	311c4 <npth_sleep@plt+0x1bad4>
   30e98:	add	sp, sp, #60	; 0x3c
   30e9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30ea0:	cmp	r3, #0
   30ea4:	beq	31110 <npth_sleep@plt+0x1ba20>
   30ea8:	ldr	r3, [sp, #96]	; 0x60
   30eac:	cmp	r3, #1
   30eb0:	beq	31068 <npth_sleep@plt+0x1b978>
   30eb4:	ldr	fp, [pc, #836]	; 31200 <npth_sleep@plt+0x1bb10>
   30eb8:	b	30e80 <npth_sleep@plt+0x1b790>
   30ebc:	ldr	r3, [pc, #776]	; 311cc <npth_sleep@plt+0x1badc>
   30ec0:	str	r2, [sp, #28]
   30ec4:	str	r3, [sp, #20]
   30ec8:	str	r2, [sp, #24]
   30ecc:	str	r2, [sp, #32]
   30ed0:	str	r2, [sp, #36]	; 0x24
   30ed4:	b	30af0 <npth_sleep@plt+0x1b400>
   30ed8:	mov	r0, r5
   30edc:	bl	149dc <gcry_free@plt>
   30ee0:	cmp	fp, #0
   30ee4:	bne	30e78 <npth_sleep@plt+0x1b788>
   30ee8:	ldr	r5, [sp, #44]	; 0x2c
   30eec:	mov	r2, r8
   30ef0:	add	r1, r4, #48	; 0x30
   30ef4:	mov	r0, r5
   30ef8:	bl	15108 <strncpy@plt>
   30efc:	strb	fp, [r5, r8]
   30f00:	b	30e78 <npth_sleep@plt+0x1b788>
   30f04:	add	r7, r2, #1
   30f08:	mov	r0, r7
   30f0c:	bl	14fa0 <strchr@plt>
   30f10:	subs	r5, r0, #0
   30f14:	beq	30f94 <npth_sleep@plt+0x1b8a4>
   30f18:	cmp	r7, r5
   30f1c:	bcs	3116c <npth_sleep@plt+0x1ba7c>
   30f20:	str	r4, [sp, #28]
   30f24:	str	r4, [sp, #24]
   30f28:	str	r4, [sp, #32]
   30f2c:	ldr	r0, [pc, #664]	; 311cc <npth_sleep@plt+0x1badc>
   30f30:	ldr	fp, [pc, #716]	; 31204 <npth_sleep@plt+0x1bb14>
   30f34:	ldr	r8, [pc, #716]	; 31208 <npth_sleep@plt+0x1bb18>
   30f38:	ldr	r7, [pc, #716]	; 3120c <npth_sleep@plt+0x1bb1c>
   30f3c:	sub	r4, r5, #1
   30f40:	b	30f54 <npth_sleep@plt+0x1b864>
   30f44:	cmp	r3, #82	; 0x52
   30f48:	beq	31018 <npth_sleep@plt+0x1b928>
   30f4c:	cmp	r4, r9
   30f50:	beq	30f80 <npth_sleep@plt+0x1b890>
   30f54:	ldrb	r3, [r9, #1]!
   30f58:	cmp	r3, #65	; 0x41
   30f5c:	beq	30fb8 <npth_sleep@plt+0x1b8c8>
   30f60:	cmp	r3, #80	; 0x50
   30f64:	beq	30fd0 <npth_sleep@plt+0x1b8e0>
   30f68:	cmp	r3, #78	; 0x4e
   30f6c:	bne	30f44 <npth_sleep@plt+0x1b854>
   30f70:	mov	r3, #1
   30f74:	cmp	r4, r9
   30f78:	str	r3, [sp, #32]
   30f7c:	bne	30f54 <npth_sleep@plt+0x1b864>
   30f80:	str	r0, [sp, #20]
   30f84:	mov	r3, #1
   30f88:	add	r9, r5, #1
   30f8c:	str	r3, [sp, #36]	; 0x24
   30f90:	b	30af0 <npth_sleep@plt+0x1b400>
   30f94:	ldr	r0, [pc, #628]	; 31210 <npth_sleep@plt+0x1bb20>
   30f98:	str	r5, [sp, #28]
   30f9c:	str	r5, [sp, #24]
   30fa0:	str	r5, [sp, #32]
   30fa4:	str	r5, [sp, #36]	; 0x24
   30fa8:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   30fac:	ldr	r3, [pc, #536]	; 311cc <npth_sleep@plt+0x1badc>
   30fb0:	str	r3, [sp, #20]
   30fb4:	b	30af0 <npth_sleep@plt+0x1b400>
   30fb8:	cmp	r6, #0
   30fbc:	beq	31038 <npth_sleep@plt+0x1b948>
   30fc0:	mov	r1, r7
   30fc4:	ldr	r0, [r6, #24]
   30fc8:	bl	36f60 <npth_sleep@plt+0x21870>
   30fcc:	b	30f4c <npth_sleep@plt+0x1b85c>
   30fd0:	cmp	r6, #0
   30fd4:	beq	3104c <npth_sleep@plt+0x1b95c>
   30fd8:	mov	r1, r8
   30fdc:	ldr	r0, [r6, #24]
   30fe0:	bl	36f60 <npth_sleep@plt+0x21870>
   30fe4:	mov	r3, #1
   30fe8:	str	r3, [sp, #28]
   30fec:	b	30f4c <npth_sleep@plt+0x1b85c>
   30ff0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   30ff4:	subs	fp, r0, #0
   30ff8:	uxthne	fp, fp
   30ffc:	orrne	fp, fp, #67108864	; 0x4000000
   31000:	b	30e80 <npth_sleep@plt+0x1b790>
   31004:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   31008:	subs	fp, r0, #0
   3100c:	uxthne	fp, fp
   31010:	orrne	fp, fp, #67108864	; 0x4000000
   31014:	b	30e78 <npth_sleep@plt+0x1b788>
   31018:	cmp	r6, #0
   3101c:	beq	31150 <npth_sleep@plt+0x1ba60>
   31020:	mov	r1, fp
   31024:	ldr	r0, [r6, #24]
   31028:	bl	36f60 <npth_sleep@plt+0x21870>
   3102c:	mov	r3, #1
   31030:	str	r3, [sp, #24]
   31034:	b	30f4c <npth_sleep@plt+0x1b85c>
   31038:	mov	r2, #5
   3103c:	mov	r1, r7
   31040:	mov	r0, r6
   31044:	bl	14a3c <dcgettext@plt>
   31048:	b	30f4c <npth_sleep@plt+0x1b85c>
   3104c:	mov	r2, #5
   31050:	mov	r1, r8
   31054:	mov	r0, r6
   31058:	bl	14a3c <dcgettext@plt>
   3105c:	mov	r3, #1
   31060:	str	r3, [sp, #28]
   31064:	b	30f4c <npth_sleep@plt+0x1b85c>
   31068:	cmp	r9, #0
   3106c:	beq	31184 <npth_sleep@plt+0x1ba94>
   31070:	cmp	r6, #0
   31074:	beq	311a4 <npth_sleep@plt+0x1bab4>
   31078:	ldr	r1, [pc, #404]	; 31214 <npth_sleep@plt+0x1bb24>
   3107c:	ldr	r0, [r6, #24]
   31080:	bl	36f60 <npth_sleep@plt+0x21870>
   31084:	mov	r1, r0
   31088:	mov	r2, r9
   3108c:	add	r0, sp, #48	; 0x30
   31090:	bl	15390 <gpgrt_asprintf@plt>
   31094:	cmp	r0, #0
   31098:	blt	30ff0 <npth_sleep@plt+0x1b900>
   3109c:	cmp	sl, #0
   310a0:	beq	3119c <npth_sleep@plt+0x1baac>
   310a4:	mov	r0, sl
   310a8:	bl	30744 <npth_sleep@plt+0x1b054>
   310ac:	ldr	ip, [pc, #296]	; 311dc <npth_sleep@plt+0x1baec>
   310b0:	mov	r3, #0
   310b4:	ldr	r1, [pc, #284]	; 311d8 <npth_sleep@plt+0x1bae8>
   310b8:	ldr	r2, [sp, #48]	; 0x30
   310bc:	cmp	r0, r3
   310c0:	movne	r1, ip
   310c4:	mov	r0, sl
   310c8:	bl	38578 <npth_sleep@plt+0x22e88>
   310cc:	subs	r1, r0, #0
   310d0:	beq	3119c <npth_sleep@plt+0x1baac>
   310d4:	str	r1, [sp, #44]	; 0x2c
   310d8:	mov	r2, #0
   310dc:	mov	r0, r6
   310e0:	bl	26084 <npth_sleep@plt+0x10994>
   310e4:	mov	fp, r0
   310e8:	ldr	r0, [sp, #44]	; 0x2c
   310ec:	bl	149dc <gcry_free@plt>
   310f0:	ldr	r0, [sp, #48]	; 0x30
   310f4:	bl	149dc <gcry_free@plt>
   310f8:	b	30e80 <npth_sleep@plt+0x1b790>
   310fc:	ldr	r5, [sp, #48]	; 0x30
   31100:	cmp	r5, #0
   31104:	beq	311bc <npth_sleep@plt+0x1bacc>
   31108:	mov	sl, #0
   3110c:	b	30e3c <npth_sleep@plt+0x1b74c>
   31110:	mov	r0, r6
   31114:	bl	26294 <npth_sleep@plt+0x10ba4>
   31118:	ldr	fp, [sp, #96]	; 0x60
   3111c:	b	30e80 <npth_sleep@plt+0x1b790>
   31120:	mov	r5, #0
   31124:	cmp	sl, #0
   31128:	str	r5, [sp, #48]	; 0x30
   3112c:	bne	30e08 <npth_sleep@plt+0x1b718>
   31130:	mov	r5, r9
   31134:	b	30e3c <npth_sleep@plt+0x1b74c>
   31138:	ldr	r1, [pc, #176]	; 311f0 <npth_sleep@plt+0x1bb00>
   3113c:	mov	r2, #5
   31140:	mov	r0, r6
   31144:	bl	14a3c <dcgettext@plt>
   31148:	mov	r1, r0
   3114c:	b	30dcc <npth_sleep@plt+0x1b6dc>
   31150:	mov	r2, #5
   31154:	mov	r1, fp
   31158:	mov	r0, r6
   3115c:	bl	14a3c <dcgettext@plt>
   31160:	mov	r3, #1
   31164:	str	r3, [sp, #24]
   31168:	b	30f4c <npth_sleep@plt+0x1b85c>
   3116c:	ldr	r2, [pc, #88]	; 311cc <npth_sleep@plt+0x1badc>
   31170:	mov	r3, r4
   31174:	str	r4, [sp, #28]
   31178:	strd	r2, [sp, #20]
   3117c:	str	r4, [sp, #32]
   31180:	b	30f84 <npth_sleep@plt+0x1b894>
   31184:	mov	r2, r9
   31188:	mov	r1, sl
   3118c:	mov	r0, r6
   31190:	bl	26084 <npth_sleep@plt+0x10994>
   31194:	mov	fp, r0
   31198:	b	30e80 <npth_sleep@plt+0x1b790>
   3119c:	ldr	r1, [sp, #48]	; 0x30
   311a0:	b	310d8 <npth_sleep@plt+0x1b9e8>
   311a4:	ldr	r1, [pc, #104]	; 31214 <npth_sleep@plt+0x1bb24>
   311a8:	mov	r2, #5
   311ac:	mov	r0, r6
   311b0:	bl	14a3c <dcgettext@plt>
   311b4:	mov	r1, r0
   311b8:	b	31088 <npth_sleep@plt+0x1b998>
   311bc:	mov	sl, r5
   311c0:	b	31130 <npth_sleep@plt+0x1ba40>
   311c4:	bl	14a60 <__stack_chk_fail@plt>
   311c8:	andeq	ip, r6, r8, lsr r8
   311cc:	muleq	r5, r4, r2
   311d0:	strheq	r8, [r5], -r0
   311d4:	andeq	r8, r5, r0, lsl #2
   311d8:	andeq	r4, r5, ip, lsl r3
   311dc:	strdeq	r7, [r5], -ip
   311e0:	andeq	r8, r5, r0, asr #1
   311e4:	muleq	r5, r8, r0
   311e8:	andeq	r8, r5, r8, lsr #2
   311ec:	ldrdeq	r8, [r5], -r0
   311f0:	andeq	r8, r5, r0, asr r1
   311f4:	andeq	r5, r5, r8, asr r2
   311f8:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   311fc:	andeq	r8, r5, r8, asr r0
   31200:	streq	r0, [r0], #-55	; 0xffffffc9
   31204:	andeq	r8, r5, r4, lsr #1
   31208:	strheq	r8, [r5], -ip
   3120c:	andeq	r8, r5, ip, asr r0
   31210:	andeq	r8, r5, r0, lsl #3
   31214:	andeq	r8, r5, r8, rrx
   31218:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3121c:	sub	sp, sp, #148	; 0x94
   31220:	ldr	r4, [pc, #500]	; 3141c <npth_sleep@plt+0x1bd2c>
   31224:	mov	ip, #0
   31228:	mov	r8, r2
   3122c:	ldr	lr, [r4]
   31230:	add	r2, sp, #28
   31234:	ldr	r1, [sp, #188]	; 0xbc
   31238:	mov	r7, r3
   3123c:	str	lr, [sp, #140]	; 0x8c
   31240:	str	ip, [sp, #32]
   31244:	mov	r6, r0
   31248:	ldr	sl, [sp, #192]	; 0xc0
   3124c:	ldr	r9, [sp, #196]	; 0xc4
   31250:	bl	30790 <npth_sleep@plt+0x1b0a0>
   31254:	subs	r5, r0, #0
   31258:	bne	313b0 <npth_sleep@plt+0x1bcc0>
   3125c:	ldr	r2, [pc, #444]	; 31420 <npth_sleep@plt+0x1bd30>
   31260:	ldr	r3, [sp, #184]	; 0xb8
   31264:	cmp	r3, r2
   31268:	beq	3134c <npth_sleep@plt+0x1bc5c>
   3126c:	ldr	r3, [sp, #184]	; 0xb8
   31270:	mov	r2, #100	; 0x64
   31274:	cmp	r3, #0
   31278:	str	r2, [sp, #36]	; 0x24
   3127c:	beq	313cc <npth_sleep@plt+0x1bcdc>
   31280:	mov	r3, r5
   31284:	mov	r2, r5
   31288:	mov	r1, #8
   3128c:	ldr	r0, [sp, #184]	; 0xb8
   31290:	bl	14fdc <gcry_md_algo_info@plt>
   31294:	cmp	r0, #0
   31298:	bne	313cc <npth_sleep@plt+0x1bcdc>
   3129c:	add	r3, sp, #36	; 0x24
   312a0:	add	r2, sp, #40	; 0x28
   312a4:	mov	r1, #10
   312a8:	ldr	r0, [sp, #184]	; 0xb8
   312ac:	bl	14fdc <gcry_md_algo_info@plt>
   312b0:	cmp	r0, #0
   312b4:	bne	313d4 <npth_sleep@plt+0x1bce4>
   312b8:	ldr	r0, [sp, #36]	; 0x24
   312bc:	add	r0, r7, r0
   312c0:	bl	146d0 <gcry_malloc@plt>
   312c4:	subs	fp, r0, #0
   312c8:	beq	31400 <npth_sleep@plt+0x1bd10>
   312cc:	ldr	r5, [sp, #36]	; 0x24
   312d0:	add	r1, sp, #40	; 0x28
   312d4:	mov	r2, r5
   312d8:	bl	1491c <memcpy@plt>
   312dc:	mov	r2, r7
   312e0:	mov	r1, r8
   312e4:	add	r0, fp, r5
   312e8:	bl	1491c <memcpy@plt>
   312ec:	ldr	r1, [pc, #304]	; 31424 <npth_sleep@plt+0x1bd34>
   312f0:	add	r2, r7, r5
   312f4:	ldr	r3, [r1]
   312f8:	tst	r3, #4
   312fc:	bne	313e8 <npth_sleep@plt+0x1bcf8>
   31300:	add	r3, sp, #36	; 0x24
   31304:	str	r2, [sp, #12]
   31308:	ldr	r2, [sp, #184]	; 0xb8
   3130c:	add	r1, sp, #32
   31310:	str	r3, [sp, #20]
   31314:	mov	r3, #0
   31318:	str	r2, [sp, #4]
   3131c:	str	r1, [sp, #16]
   31320:	str	r3, [sp]
   31324:	str	fp, [sp, #8]
   31328:	mov	r3, r6
   3132c:	mov	r0, r6
   31330:	ldr	r2, [pc, #240]	; 31428 <npth_sleep@plt+0x1bd38>
   31334:	ldr	r1, [sp, #28]
   31338:	bl	35654 <npth_sleep@plt+0x1ff64>
   3133c:	mov	r5, r0
   31340:	mov	r0, fp
   31344:	bl	149dc <gcry_free@plt>
   31348:	b	31394 <npth_sleep@plt+0x1bca4>
   3134c:	mov	r0, #1
   31350:	add	r1, sp, #36	; 0x24
   31354:	add	r2, sp, #32
   31358:	ldr	fp, [r6, #140]	; 0x8c
   3135c:	str	r3, [sp, #4]
   31360:	str	r5, [sp]
   31364:	str	r7, [sp, #12]
   31368:	str	r8, [sp, #8]
   3136c:	mov	r3, r6
   31370:	str	r0, [r6, #140]	; 0x8c
   31374:	str	r1, [sp, #20]
   31378:	str	r2, [sp, #16]
   3137c:	ldr	r1, [sp, #28]
   31380:	ldr	r2, [pc, #160]	; 31428 <npth_sleep@plt+0x1bd38>
   31384:	mov	r0, r6
   31388:	bl	35654 <npth_sleep@plt+0x1ff64>
   3138c:	str	fp, [r6, #140]	; 0x8c
   31390:	mov	r5, r0
   31394:	cmp	r5, #0
   31398:	ldreq	r1, [sp, #32]
   3139c:	ldreq	r2, [sp, #36]	; 0x24
   313a0:	streq	r1, [sl]
   313a4:	streq	r2, [r9]
   313a8:	ldr	r0, [sp, #28]
   313ac:	bl	149dc <gcry_free@plt>
   313b0:	ldr	r1, [sp, #140]	; 0x8c
   313b4:	ldr	r2, [r4]
   313b8:	mov	r0, r5
   313bc:	cmp	r1, r2
   313c0:	bne	31418 <npth_sleep@plt+0x1bd28>
   313c4:	add	sp, sp, #148	; 0x94
   313c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   313cc:	ldr	r5, [pc, #88]	; 3142c <npth_sleep@plt+0x1bd3c>
   313d0:	b	313a8 <npth_sleep@plt+0x1bcb8>
   313d4:	ldr	r1, [sp, #184]	; 0xb8
   313d8:	ldr	r0, [pc, #80]	; 31430 <npth_sleep@plt+0x1bd40>
   313dc:	bl	3d484 <npth_sleep@plt+0x27d94>
   313e0:	ldr	r5, [pc, #76]	; 31434 <npth_sleep@plt+0x1bd44>
   313e4:	b	313a8 <npth_sleep@plt+0x1bcb8>
   313e8:	mov	r1, fp
   313ec:	ldr	r0, [pc, #68]	; 31438 <npth_sleep@plt+0x1bd48>
   313f0:	bl	3d710 <npth_sleep@plt+0x28020>
   313f4:	ldr	r3, [sp, #36]	; 0x24
   313f8:	add	r2, r7, r3
   313fc:	b	31300 <npth_sleep@plt+0x1bc10>
   31400:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   31404:	subs	r2, r0, #0
   31408:	uxthne	r3, r2
   3140c:	orrne	r5, r3, #67108864	; 0x4000000
   31410:	bne	313a8 <npth_sleep@plt+0x1bcb8>
   31414:	b	31300 <npth_sleep@plt+0x1bc10>
   31418:	bl	14a60 <__stack_chk_fail@plt>
   3141c:	andeq	ip, r6, r8, lsr r8
   31420:	andeq	r0, r0, r1, lsl #8
   31424:	muleq	r6, r8, r9
   31428:	andeq	r0, r3, r0, lsl #21
   3142c:	streq	r0, [r0], #-5
   31430:	andeq	r8, r5, ip, lsr #3
   31434:	streq	r0, [r0], #-63	; 0xffffffc1
   31438:	ldrdeq	r8, [r5], -r0
   3143c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31440:	sub	sp, sp, #52	; 0x34
   31444:	ldr	r5, [pc, #1620]	; 31aa0 <npth_sleep@plt+0x1c3b0>
   31448:	ldr	r6, [sp, #96]	; 0x60
   3144c:	mvn	ip, #0
   31450:	ldr	r1, [r5]
   31454:	str	ip, [r6]
   31458:	ldrb	ip, [r2]
   3145c:	str	r1, [sp, #44]	; 0x2c
   31460:	ldrd	r8, [sp, #88]	; 0x58
   31464:	cmp	ip, #40	; 0x28
   31468:	beq	3148c <npth_sleep@plt+0x1bd9c>
   3146c:	ldr	fp, [pc, #1584]	; 31aa4 <npth_sleep@plt+0x1c3b4>
   31470:	ldr	r2, [sp, #44]	; 0x2c
   31474:	ldr	r3, [r5]
   31478:	mov	r0, fp
   3147c:	cmp	r2, r3
   31480:	bne	31a9c <npth_sleep@plt+0x1c3ac>
   31484:	add	sp, sp, #52	; 0x34
   31488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3148c:	ldrb	r1, [r2, #1]
   31490:	mov	r7, r0
   31494:	add	r4, r2, #1
   31498:	sub	r0, r1, #48	; 0x30
   3149c:	uxtb	r2, r0
   314a0:	cmp	r2, #9
   314a4:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   314a8:	mov	r2, #0
   314ac:	b	314c4 <npth_sleep@plt+0x1bdd4>
   314b0:	sub	r0, r1, #48	; 0x30
   314b4:	mov	r4, sl
   314b8:	uxtb	r1, r0
   314bc:	cmp	r1, #9
   314c0:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   314c4:	ldrb	r1, [r4, #1]
   314c8:	add	r2, r2, r2, lsl #2
   314cc:	add	sl, r4, #1
   314d0:	subs	ip, r1, #58	; 0x3a
   314d4:	movne	ip, #1
   314d8:	cmp	r1, #0
   314dc:	cmpne	r1, #58	; 0x3a
   314e0:	add	r2, r0, r2, lsl #1
   314e4:	bne	314b0 <npth_sleep@plt+0x1bdc0>
   314e8:	cmp	r2, #0
   314ec:	moveq	ip, #1
   314f0:	cmp	ip, #0
   314f4:	str	r3, [sp, #28]
   314f8:	bne	3146c <npth_sleep@plt+0x1bd7c>
   314fc:	cmp	r2, #7
   31500:	add	r0, r4, #2
   31504:	bne	3174c <npth_sleep@plt+0x1c05c>
   31508:	ldr	r1, [pc, #1432]	; 31aa8 <npth_sleep@plt+0x1c3b8>
   3150c:	bl	149e8 <memcmp@plt>
   31510:	subs	r2, r0, #0
   31514:	bne	3174c <npth_sleep@plt+0x1c05c>
   31518:	ldrb	r1, [sl, #8]
   3151c:	cmp	r1, #40	; 0x28
   31520:	bne	3174c <npth_sleep@plt+0x1c05c>
   31524:	ldrb	r1, [sl, #9]
   31528:	add	r4, r4, #10
   3152c:	ldr	r3, [sp, #28]
   31530:	sub	ip, r1, #48	; 0x30
   31534:	uxtb	r1, ip
   31538:	cmp	r1, #9
   3153c:	bls	31558 <npth_sleep@plt+0x1be68>
   31540:	b	3146c <npth_sleep@plt+0x1bd7c>
   31544:	sub	ip, r1, #48	; 0x30
   31548:	mov	r4, r0
   3154c:	uxtb	r1, ip
   31550:	cmp	r1, #9
   31554:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   31558:	ldrb	r1, [r4, #1]
   3155c:	add	r2, r2, r2, lsl #2
   31560:	add	r0, r4, #1
   31564:	subs	lr, r1, #58	; 0x3a
   31568:	movne	lr, #1
   3156c:	cmp	r1, #0
   31570:	cmpne	r1, #58	; 0x3a
   31574:	add	r2, ip, r2, lsl #1
   31578:	bne	31544 <npth_sleep@plt+0x1be54>
   3157c:	cmp	r2, #0
   31580:	moveq	lr, #1
   31584:	cmp	lr, #0
   31588:	bne	3146c <npth_sleep@plt+0x1bd7c>
   3158c:	cmp	r2, #5
   31590:	add	r0, r4, #2
   31594:	mov	lr, r2
   31598:	bne	317d4 <npth_sleep@plt+0x1c0e4>
   3159c:	ldr	r1, [pc, #1288]	; 31aac <npth_sleep@plt+0x1c3bc>
   315a0:	str	r3, [sp, #28]
   315a4:	bl	149e8 <memcmp@plt>
   315a8:	cmp	r0, #0
   315ac:	bne	317e8 <npth_sleep@plt+0x1c0f8>
   315b0:	ldr	r3, [sp, #28]
   315b4:	add	r2, r4, #7
   315b8:	mov	lr, #1
   315bc:	ldrb	r1, [r2]
   315c0:	cmp	r1, #40	; 0x28
   315c4:	addeq	lr, lr, #1
   315c8:	addeq	r2, r2, #1
   315cc:	beq	315bc <npth_sleep@plt+0x1becc>
   315d0:	cmp	r1, #41	; 0x29
   315d4:	beq	31754 <npth_sleep@plt+0x1c064>
   315d8:	sub	r4, r1, #48	; 0x30
   315dc:	uxtb	r1, r4
   315e0:	cmp	r1, #9
   315e4:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   315e8:	mov	r0, #0
   315ec:	b	31604 <npth_sleep@plt+0x1bf14>
   315f0:	sub	r4, r1, #48	; 0x30
   315f4:	mov	r2, ip
   315f8:	uxtb	r1, r4
   315fc:	cmp	r1, #9
   31600:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   31604:	ldrb	r1, [r2, #1]
   31608:	add	r0, r0, r0, lsl #2
   3160c:	add	ip, r2, #1
   31610:	subs	sl, r1, #58	; 0x3a
   31614:	movne	sl, #1
   31618:	cmp	r1, #0
   3161c:	cmpne	r1, #58	; 0x3a
   31620:	add	r0, r4, r0, lsl #1
   31624:	bne	315f0 <npth_sleep@plt+0x1bf00>
   31628:	cmp	r0, #0
   3162c:	moveq	sl, #1
   31630:	cmp	sl, #0
   31634:	bne	3146c <npth_sleep@plt+0x1bd7c>
   31638:	add	r0, r0, #2
   3163c:	add	r0, r2, r0
   31640:	mov	r2, r0
   31644:	b	315bc <npth_sleep@plt+0x1becc>
   31648:	ldrb	r2, [r0, #1]
   3164c:	cmp	r2, #115	; 0x73
   31650:	bne	317e8 <npth_sleep@plt+0x1c0f8>
   31654:	ldrb	r2, [r0, #2]
   31658:	cmp	r2, #97	; 0x61
   3165c:	bne	317e8 <npth_sleep@plt+0x1c0f8>
   31660:	ldrb	r2, [r0, #3]
   31664:	mov	sl, #0
   31668:	cmp	r2, #40	; 0x28
   3166c:	bne	3174c <npth_sleep@plt+0x1c05c>
   31670:	ldrb	ip, [r0, #4]
   31674:	add	r2, r0, #4
   31678:	sub	r0, ip, #48	; 0x30
   3167c:	uxtb	r1, r0
   31680:	cmp	r1, #9
   31684:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   31688:	mov	r1, sl
   3168c:	b	316a0 <npth_sleep@plt+0x1bfb0>
   31690:	sub	r0, ip, #48	; 0x30
   31694:	uxtb	ip, r0
   31698:	cmp	ip, #9
   3169c:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   316a0:	ldrb	ip, [r2, #1]!
   316a4:	add	r1, r1, r1, lsl #2
   316a8:	subs	lr, ip, #58	; 0x3a
   316ac:	movne	lr, #1
   316b0:	cmp	ip, #0
   316b4:	cmpne	ip, #58	; 0x3a
   316b8:	add	r1, r0, r1, lsl #1
   316bc:	bne	31690 <npth_sleep@plt+0x1bfa0>
   316c0:	cmp	r1, #0
   316c4:	moveq	lr, #1
   316c8:	cmp	lr, #0
   316cc:	bne	3146c <npth_sleep@plt+0x1bd7c>
   316d0:	cmp	r1, #1
   316d4:	bne	3174c <npth_sleep@plt+0x1c05c>
   316d8:	ldrb	r1, [r2, #1]
   316dc:	cmp	r1, #97	; 0x61
   316e0:	bne	3174c <npth_sleep@plt+0x1c05c>
   316e4:	ldrb	r1, [r2, #2]
   316e8:	add	r2, r2, #2
   316ec:	sub	r0, r1, #48	; 0x30
   316f0:	uxtb	r1, r0
   316f4:	cmp	r1, #9
   316f8:	bls	31714 <npth_sleep@plt+0x1c024>
   316fc:	b	3174c <npth_sleep@plt+0x1c05c>
   31700:	sub	r0, r1, #48	; 0x30
   31704:	mov	r2, ip
   31708:	uxtb	r1, r0
   3170c:	cmp	r1, #9
   31710:	bhi	3174c <npth_sleep@plt+0x1c05c>
   31714:	ldrb	r1, [r2, #1]
   31718:	add	sl, sl, sl, lsl #2
   3171c:	add	ip, r2, #1
   31720:	subs	lr, r1, #58	; 0x3a
   31724:	movne	lr, #1
   31728:	cmp	r1, #0
   3172c:	cmpne	r1, #58	; 0x3a
   31730:	add	sl, r0, sl, lsl #1
   31734:	bne	31700 <npth_sleep@plt+0x1c010>
   31738:	cmp	sl, #0
   3173c:	moveq	lr, #1
   31740:	cmp	lr, #0
   31744:	addeq	r4, r2, #2
   31748:	beq	31a30 <npth_sleep@plt+0x1c340>
   3174c:	ldr	fp, [pc, #860]	; 31ab0 <npth_sleep@plt+0x1c3c0>
   31750:	b	31470 <npth_sleep@plt+0x1bd80>
   31754:	subs	lr, lr, #1
   31758:	add	r0, r2, #1
   3175c:	bne	31640 <npth_sleep@plt+0x1bf50>
   31760:	ldrb	r1, [r2, #1]
   31764:	cmp	r1, #40	; 0x28
   31768:	bne	3146c <npth_sleep@plt+0x1bd7c>
   3176c:	ldrb	r1, [r2, #2]
   31770:	add	r2, r2, #2
   31774:	sub	r0, r1, #48	; 0x30
   31778:	uxtb	r1, r0
   3177c:	cmp	r1, #9
   31780:	bls	3179c <npth_sleep@plt+0x1c0ac>
   31784:	b	3146c <npth_sleep@plt+0x1bd7c>
   31788:	sub	r0, r1, #48	; 0x30
   3178c:	mov	r2, ip
   31790:	uxtb	r1, r0
   31794:	cmp	r1, #9
   31798:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   3179c:	ldrb	r1, [r2, #1]
   317a0:	add	lr, lr, lr, lsl #2
   317a4:	add	ip, r2, #1
   317a8:	subs	r4, r1, #58	; 0x3a
   317ac:	movne	r4, #1
   317b0:	cmp	r1, #0
   317b4:	cmpne	r1, #58	; 0x3a
   317b8:	add	lr, r0, lr, lsl #1
   317bc:	bne	31788 <npth_sleep@plt+0x1c098>
   317c0:	cmp	lr, #0
   317c4:	moveq	r4, #1
   317c8:	cmp	r4, #0
   317cc:	bne	3146c <npth_sleep@plt+0x1bd7c>
   317d0:	add	r0, r2, #2
   317d4:	cmp	lr, #3
   317d8:	bne	317f0 <npth_sleep@plt+0x1c100>
   317dc:	ldrb	r2, [r0]
   317e0:	cmp	r2, #114	; 0x72
   317e4:	beq	31648 <npth_sleep@plt+0x1bf58>
   317e8:	ldr	fp, [pc, #708]	; 31ab4 <npth_sleep@plt+0x1c3c4>
   317ec:	b	31470 <npth_sleep@plt+0x1bd80>
   317f0:	cmp	lr, #4
   317f4:	bne	317e8 <npth_sleep@plt+0x1c0f8>
   317f8:	ldrb	r2, [r0]
   317fc:	cmp	r2, #101	; 0x65
   31800:	bne	317e8 <npth_sleep@plt+0x1c0f8>
   31804:	ldrb	r1, [r0, #1]
   31808:	add	r2, r0, #1
   3180c:	cmp	r1, #99	; 0x63
   31810:	bne	317e8 <npth_sleep@plt+0x1c0f8>
   31814:	ldrb	r1, [r2, #1]!
   31818:	cmp	r1, #100	; 0x64
   3181c:	bne	317e8 <npth_sleep@plt+0x1c0f8>
   31820:	ldrb	r2, [r2, #1]
   31824:	cmp	r2, #104	; 0x68
   31828:	bne	317e8 <npth_sleep@plt+0x1c0f8>
   3182c:	ldrb	r2, [r0, #4]
   31830:	mov	sl, #0
   31834:	cmp	r2, #40	; 0x28
   31838:	bne	3174c <npth_sleep@plt+0x1c05c>
   3183c:	ldrb	ip, [r0, #5]
   31840:	add	r2, r0, #5
   31844:	sub	r0, ip, #48	; 0x30
   31848:	uxtb	r1, r0
   3184c:	cmp	r1, #9
   31850:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   31854:	mov	r1, sl
   31858:	b	31870 <npth_sleep@plt+0x1c180>
   3185c:	sub	r0, ip, #48	; 0x30
   31860:	mov	r2, r4
   31864:	uxtb	ip, r0
   31868:	cmp	ip, #9
   3186c:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   31870:	ldrb	ip, [r2, #1]
   31874:	add	r1, r1, r1, lsl #2
   31878:	add	r4, r2, #1
   3187c:	subs	lr, ip, #58	; 0x3a
   31880:	movne	lr, #1
   31884:	cmp	ip, #0
   31888:	cmpne	ip, #58	; 0x3a
   3188c:	add	r1, r0, r1, lsl #1
   31890:	bne	3185c <npth_sleep@plt+0x1c16c>
   31894:	cmp	r1, #0
   31898:	moveq	lr, #1
   3189c:	cmp	lr, #0
   318a0:	bne	3146c <npth_sleep@plt+0x1bd7c>
   318a4:	cmp	r1, #1
   318a8:	bne	3174c <npth_sleep@plt+0x1c05c>
   318ac:	ldrb	r1, [r4, #1]
   318b0:	cmp	r1, #115	; 0x73
   318b4:	addne	r4, r2, #2
   318b8:	bne	319bc <npth_sleep@plt+0x1c2cc>
   318bc:	ldrb	r0, [r4, #2]
   318c0:	add	r2, r2, #3
   318c4:	sub	r4, r0, #48	; 0x30
   318c8:	uxtb	r1, r4
   318cc:	cmp	r1, #9
   318d0:	mov	r1, lr
   318d4:	bhi	3192c <npth_sleep@plt+0x1c23c>
   318d8:	mov	ip, r2
   318dc:	b	318f4 <npth_sleep@plt+0x1c204>
   318e0:	sub	r4, r0, #48	; 0x30
   318e4:	mov	ip, lr
   318e8:	uxtb	r0, r4
   318ec:	cmp	r0, #9
   318f0:	bhi	31a94 <npth_sleep@plt+0x1c3a4>
   318f4:	ldrb	r0, [ip, #1]
   318f8:	add	r1, r1, r1, lsl #2
   318fc:	add	lr, ip, #1
   31900:	subs	fp, r0, #58	; 0x3a
   31904:	movne	fp, #1
   31908:	cmp	r0, #0
   3190c:	cmpne	r0, #58	; 0x3a
   31910:	add	r1, r4, r1, lsl #1
   31914:	bne	318e0 <npth_sleep@plt+0x1c1f0>
   31918:	cmp	r1, #0
   3191c:	moveq	fp, #1
   31920:	cmp	fp, #0
   31924:	addeq	r2, ip, #2
   31928:	bne	3146c <npth_sleep@plt+0x1bd7c>
   3192c:	ldrb	r0, [r2, r1]
   31930:	add	r2, r2, r1
   31934:	cmp	r0, #41	; 0x29
   31938:	bne	3146c <npth_sleep@plt+0x1bd7c>
   3193c:	ldrb	r1, [r2, #1]
   31940:	cmp	r1, #40	; 0x28
   31944:	bne	3174c <npth_sleep@plt+0x1c05c>
   31948:	ldrb	lr, [r2, #2]
   3194c:	sub	ip, lr, #48	; 0x30
   31950:	uxtb	r1, ip
   31954:	cmp	r1, #9
   31958:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   3195c:	add	r2, r2, #2
   31960:	mov	r1, #0
   31964:	b	3197c <npth_sleep@plt+0x1c28c>
   31968:	sub	ip, lr, #48	; 0x30
   3196c:	mov	r2, r0
   31970:	uxtb	r0, ip
   31974:	cmp	r0, #9
   31978:	bhi	3146c <npth_sleep@plt+0x1bd7c>
   3197c:	ldrb	lr, [r2, #1]
   31980:	add	r1, r1, r1, lsl #2
   31984:	add	r0, r2, #1
   31988:	subs	r4, lr, #58	; 0x3a
   3198c:	movne	r4, #1
   31990:	cmp	lr, #0
   31994:	cmpne	lr, #58	; 0x3a
   31998:	add	r1, ip, r1, lsl #1
   3199c:	bne	31968 <npth_sleep@plt+0x1c278>
   319a0:	cmp	r1, #0
   319a4:	moveq	r4, #1
   319a8:	cmp	r4, #0
   319ac:	bne	3146c <npth_sleep@plt+0x1bd7c>
   319b0:	cmp	r1, #1
   319b4:	add	r4, r2, #2
   319b8:	bne	3174c <npth_sleep@plt+0x1c05c>
   319bc:	ldrb	r2, [r4]
   319c0:	cmp	r2, #101	; 0x65
   319c4:	bne	3174c <npth_sleep@plt+0x1c05c>
   319c8:	ldrb	r2, [r4, #1]
   319cc:	add	r4, r4, #1
   319d0:	sub	ip, r2, #48	; 0x30
   319d4:	uxtb	r2, ip
   319d8:	cmp	r2, #9
   319dc:	bls	319f8 <npth_sleep@plt+0x1c308>
   319e0:	b	3174c <npth_sleep@plt+0x1c05c>
   319e4:	sub	ip, r2, #48	; 0x30
   319e8:	mov	r4, r1
   319ec:	uxtb	r2, ip
   319f0:	cmp	r2, #9
   319f4:	bhi	3174c <npth_sleep@plt+0x1c05c>
   319f8:	ldrb	r2, [r4, #1]
   319fc:	add	sl, sl, sl, lsl #2
   31a00:	add	r1, r4, #1
   31a04:	subs	r0, r2, #58	; 0x3a
   31a08:	movne	r0, #1
   31a0c:	cmp	r2, #0
   31a10:	cmpne	r2, #58	; 0x3a
   31a14:	add	sl, ip, sl, lsl #1
   31a18:	bne	319e4 <npth_sleep@plt+0x1c2f4>
   31a1c:	cmp	sl, #0
   31a20:	moveq	r0, #1
   31a24:	cmp	r0, #0
   31a28:	addeq	r4, r4, #2
   31a2c:	bne	3174c <npth_sleep@plt+0x1c05c>
   31a30:	mov	r1, r3
   31a34:	add	r2, sp, #32
   31a38:	mov	r0, r7
   31a3c:	bl	30790 <npth_sleep@plt+0x1b0a0>
   31a40:	subs	fp, r0, #0
   31a44:	bne	31470 <npth_sleep@plt+0x1bd80>
   31a48:	add	r2, sp, #40	; 0x28
   31a4c:	add	r3, sp, #36	; 0x24
   31a50:	str	fp, [sp]
   31a54:	str	r2, [sp, #16]
   31a58:	str	r3, [sp, #12]
   31a5c:	ldr	r2, [pc, #84]	; 31ab8 <npth_sleep@plt+0x1c3c8>
   31a60:	mov	r3, r7
   31a64:	str	r6, [sp, #20]
   31a68:	stmib	sp, {r4, sl}
   31a6c:	mov	r0, r7
   31a70:	ldr	r1, [sp, #32]
   31a74:	bl	358d0 <npth_sleep@plt+0x201e0>
   31a78:	subs	fp, r0, #0
   31a7c:	ldr	r0, [sp, #32]
   31a80:	ldrdeq	r2, [sp, #36]	; 0x24
   31a84:	streq	r2, [r8]
   31a88:	streq	r3, [r9]
   31a8c:	bl	149dc <gcry_free@plt>
   31a90:	b	31470 <npth_sleep@plt+0x1bd80>
   31a94:	mov	r1, #0
   31a98:	b	3192c <npth_sleep@plt+0x1c23c>
   31a9c:	bl	14a60 <__stack_chk_fail@plt>
   31aa0:	andeq	ip, r6, r8, lsr r8
   31aa4:	streq	r0, [r0], #-83	; 0xffffffad
   31aa8:	andeq	r8, r5, r0, ror #3
   31aac:	andeq	r6, r5, ip, ror r8
   31ab0:	streq	r0, [r0], #-104	; 0xffffff98
   31ab4:	streq	r0, [r0], #-84	; 0xffffffac
   31ab8:	andeq	r0, r3, r0, lsl #21
   31abc:	push	{lr}		; (str lr, [sp, #-4]!)
   31ac0:	sub	sp, sp, #20
   31ac4:	ldr	ip, [sp, #24]
   31ac8:	ldr	lr, [sp, #28]
   31acc:	str	ip, [sp]
   31ad0:	ldr	ip, [pc, #20]	; 31aec <npth_sleep@plt+0x1c3fc>
   31ad4:	str	r0, [sp, #12]
   31ad8:	str	lr, [sp, #4]
   31adc:	str	ip, [sp, #8]
   31ae0:	bl	35ef0 <npth_sleep@plt+0x20800>
   31ae4:	add	sp, sp, #20
   31ae8:	pop	{pc}		; (ldr pc, [sp], #4)
   31aec:	andeq	r0, r3, r0, lsl #21
   31af0:	push	{lr}		; (str lr, [sp, #-4]!)
   31af4:	sub	sp, sp, #12
   31af8:	mov	r3, r0
   31afc:	str	r2, [sp]
   31b00:	ldr	r2, [pc, #8]	; 31b10 <npth_sleep@plt+0x1c420>
   31b04:	bl	36304 <npth_sleep@plt+0x20c14>
   31b08:	add	sp, sp, #12
   31b0c:	pop	{pc}		; (ldr pc, [sp], #4)
   31b10:	andeq	r0, r3, r0, lsl #21
   31b14:	push	{r4, r5, r6, r7, r8, lr}
   31b18:	mov	r5, r1
   31b1c:	ldr	r1, [r1]
   31b20:	mov	r7, r0
   31b24:	cmp	r1, #0
   31b28:	mov	r6, r2
   31b2c:	beq	31cac <npth_sleep@plt+0x1c5bc>
   31b30:	mov	r2, r5
   31b34:	mov	r4, #0
   31b38:	ldr	r1, [r2, #4]!
   31b3c:	add	r4, r4, #1
   31b40:	cmp	r1, #0
   31b44:	bne	31b38 <npth_sleep@plt+0x1c448>
   31b48:	mov	r2, r4
   31b4c:	cmp	r6, r4
   31b50:	movhi	r1, r4
   31b54:	movhi	r0, #0
   31b58:	bls	31b70 <npth_sleep@plt+0x1c480>
   31b5c:	add	r2, r2, #1
   31b60:	cmp	r2, r6
   31b64:	str	r0, [r5, r1, lsl #2]
   31b68:	mov	r1, r2
   31b6c:	bcc	31b5c <npth_sleep@plt+0x1c46c>
   31b70:	ldr	r2, [pc, #420]	; 31d1c <npth_sleep@plt+0x1c62c>
   31b74:	cmp	r3, r2
   31b78:	beq	31c90 <npth_sleep@plt+0x1c5a0>
   31b7c:	mov	r3, #0
   31b80:	mov	r2, r3
   31b84:	mov	r1, #8
   31b88:	mov	r0, r7
   31b8c:	bl	14700 <gcry_pk_algo_info@plt>
   31b90:	cmp	r0, #0
   31b94:	bne	31ce0 <npth_sleep@plt+0x1c5f0>
   31b98:	sub	r7, r7, #1
   31b9c:	cmp	r7, #19
   31ba0:	ldrls	pc, [pc, r7, lsl #2]
   31ba4:	b	31c88 <npth_sleep@plt+0x1c598>
   31ba8:	andeq	r1, r3, r8, asr ip
   31bac:	andeq	r1, r3, r8, lsl #25
   31bb0:	andeq	r1, r3, r8, lsl #25
   31bb4:	andeq	r1, r3, r8, lsl #25
   31bb8:	andeq	r1, r3, r8, lsl #25
   31bbc:	andeq	r1, r3, r8, lsl #25
   31bc0:	andeq	r1, r3, r8, lsl #25
   31bc4:	andeq	r1, r3, r8, lsl #25
   31bc8:	andeq	r1, r3, r8, lsl #25
   31bcc:	andeq	r1, r3, r8, lsl #25
   31bd0:	andeq	r1, r3, r8, lsl #25
   31bd4:	andeq	r1, r3, r8, lsl #25
   31bd8:	andeq	r1, r3, r8, lsl #25
   31bdc:	andeq	r1, r3, r8, lsl #25
   31be0:	andeq	r1, r3, r8, lsl #25
   31be4:	strdeq	r1, [r3], -r8
   31be8:	andeq	r1, r3, r0, ror ip
   31bec:	andeq	r1, r3, ip, ror ip
   31bf0:	andeq	r1, r3, r8, lsl #25
   31bf4:	strdeq	r1, [r3], -r8
   31bf8:	mov	r8, #4
   31bfc:	mov	r7, #3
   31c00:	cmp	r4, r7
   31c04:	bls	31c68 <npth_sleep@plt+0x1c578>
   31c08:	add	r3, r8, #1
   31c0c:	cmp	r3, r6
   31c10:	bcs	31d14 <npth_sleep@plt+0x1c624>
   31c14:	ldr	r0, [r5]
   31c18:	cmp	r0, #0
   31c1c:	beq	31c50 <npth_sleep@plt+0x1c560>
   31c20:	add	r6, r5, #4
   31c24:	add	r5, r5, r7, lsl #2
   31c28:	b	31c40 <npth_sleep@plt+0x1c550>
   31c2c:	cmp	r5, r6
   31c30:	beq	31cb8 <npth_sleep@plt+0x1c5c8>
   31c34:	ldr	r0, [r6], #4
   31c38:	cmp	r0, #0
   31c3c:	beq	31c50 <npth_sleep@plt+0x1c560>
   31c40:	mov	r1, #256	; 0x100
   31c44:	bl	148e0 <gcry_mpi_get_flag@plt>
   31c48:	cmp	r0, #0
   31c4c:	beq	31c2c <npth_sleep@plt+0x1c53c>
   31c50:	ldr	r0, [pc, #200]	; 31d20 <npth_sleep@plt+0x1c630>
   31c54:	pop	{r4, r5, r6, r7, r8, pc}
   31c58:	mov	r7, #2
   31c5c:	cmp	r4, r7
   31c60:	mov	r8, #6
   31c64:	bhi	31c08 <npth_sleep@plt+0x1c518>
   31c68:	ldr	r0, [pc, #180]	; 31d24 <npth_sleep@plt+0x1c634>
   31c6c:	pop	{r4, r5, r6, r7, r8, pc}
   31c70:	mov	r8, #5
   31c74:	mov	r7, #4
   31c78:	b	31c00 <npth_sleep@plt+0x1c510>
   31c7c:	mov	r8, #2
   31c80:	mov	r7, #1
   31c84:	b	31c00 <npth_sleep@plt+0x1c510>
   31c88:	ldr	r0, [pc, #152]	; 31d28 <npth_sleep@plt+0x1c638>
   31c8c:	pop	{r4, r5, r6, r7, r8, pc}
   31c90:	mov	r2, #5
   31c94:	ldr	r1, [pc, #144]	; 31d2c <npth_sleep@plt+0x1c63c>
   31c98:	mov	r0, #0
   31c9c:	bl	14a3c <dcgettext@plt>
   31ca0:	bl	3d420 <npth_sleep@plt+0x27d30>
   31ca4:	ldr	r0, [pc, #132]	; 31d30 <npth_sleep@plt+0x1c640>
   31ca8:	pop	{r4, r5, r6, r7, r8, pc}
   31cac:	mov	r2, r1
   31cb0:	mov	r4, r1
   31cb4:	b	31b4c <npth_sleep@plt+0x1c45c>
   31cb8:	ldr	r3, [sp, #24]
   31cbc:	cmp	r3, #0
   31cc0:	strne	r7, [r3]
   31cc4:	ldr	r3, [sp, #28]
   31cc8:	cmp	r3, #0
   31ccc:	strne	r8, [r3]
   31cd0:	ldr	r3, [sp, #32]
   31cd4:	cmp	r3, #0
   31cd8:	strne	r4, [r3]
   31cdc:	pop	{r4, r5, r6, r7, r8, pc}
   31ce0:	mov	r2, #5
   31ce4:	ldr	r1, [pc, #72]	; 31d34 <npth_sleep@plt+0x1c644>
   31ce8:	mov	r0, #0
   31cec:	bl	14a3c <dcgettext@plt>
   31cf0:	mov	r4, r0
   31cf4:	mov	r0, r7
   31cf8:	bl	15234 <gcry_pk_algo_name@plt>
   31cfc:	mov	r1, r7
   31d00:	mov	r2, r0
   31d04:	mov	r0, r4
   31d08:	bl	3d420 <npth_sleep@plt+0x27d30>
   31d0c:	ldr	r0, [pc, #36]	; 31d38 <npth_sleep@plt+0x1c648>
   31d10:	pop	{r4, r5, r6, r7, r8, pc}
   31d14:	ldr	r0, [pc, #32]	; 31d3c <npth_sleep@plt+0x1c64c>
   31d18:	pop	{r4, r5, r6, r7, r8, pc}
   31d1c:	andeq	r0, r0, r9, ror #7
   31d20:	streq	r0, [r0], #-7
   31d24:	streq	r0, [r0], #-128	; 0xffffff80
   31d28:	streq	r0, [r0], #-63	; 0xffffffc1
   31d2c:	andeq	r8, r5, r0, lsr r2
   31d30:	streq	r0, [r0], #-54	; 0xffffffca
   31d34:	andeq	r8, r5, r4, asr r2
   31d38:	streq	r0, [r0], #-4
   31d3c:	streq	r0, [r0], #-200	; 0xffffff38
   31d40:	push	{r4, r5, r6, r7, r8, lr}
   31d44:	mov	r4, r0
   31d48:	sub	sp, sp, #16
   31d4c:	mov	r0, r2
   31d50:	mov	r8, r1
   31d54:	mov	r7, r3
   31d58:	bl	1527c <gcry_cipher_get_algo_keylen@plt>
   31d5c:	subs	r6, r0, #0
   31d60:	beq	31dac <npth_sleep@plt+0x1c6bc>
   31d64:	bl	14d54 <gcry_malloc_secure@plt>
   31d68:	subs	r5, r0, #0
   31d6c:	beq	31dd4 <npth_sleep@plt+0x1c6e4>
   31d70:	ldr	r3, [sp, #48]	; 0x30
   31d74:	mov	r0, r4
   31d78:	str	r3, [sp]
   31d7c:	stmib	sp, {r5, r6}
   31d80:	mov	r2, r7
   31d84:	ldr	r3, [sp, #44]	; 0x2c
   31d88:	ldr	r1, [sp, #40]	; 0x28
   31d8c:	bl	2e790 <npth_sleep@plt+0x190a0>
   31d90:	subs	r4, r0, #0
   31d94:	beq	31dbc <npth_sleep@plt+0x1c6cc>
   31d98:	mov	r0, r5
   31d9c:	bl	149dc <gcry_free@plt>
   31da0:	mov	r0, r4
   31da4:	add	sp, sp, #16
   31da8:	pop	{r4, r5, r6, r7, r8, pc}
   31dac:	ldr	r4, [pc, #60]	; 31df0 <npth_sleep@plt+0x1c700>
   31db0:	mov	r0, r4
   31db4:	add	sp, sp, #16
   31db8:	pop	{r4, r5, r6, r7, r8, pc}
   31dbc:	mov	r2, r6
   31dc0:	mov	r0, r8
   31dc4:	mov	r1, r5
   31dc8:	bl	148a4 <gcry_cipher_setkey@plt>
   31dcc:	mov	r4, r0
   31dd0:	b	31d98 <npth_sleep@plt+0x1c6a8>
   31dd4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   31dd8:	subs	r4, r0, #0
   31ddc:	uxthne	r4, r4
   31de0:	orrne	r4, r4, #67108864	; 0x4000000
   31de4:	mov	r0, r4
   31de8:	add	sp, sp, #16
   31dec:	pop	{r4, r5, r6, r7, r8, pc}
   31df0:	streq	r0, [r0], #-63	; 0xffffffc1
   31df4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31df8:	mov	r2, #0
   31dfc:	ldr	r5, [r0, #36]	; 0x24
   31e00:	sub	sp, sp, #116	; 0x74
   31e04:	ldr	fp, [pc, #2520]	; 327e4 <npth_sleep@plt+0x1d0f4>
   31e08:	ldr	r3, [r5]
   31e0c:	ldr	r1, [r5, #60]	; 0x3c
   31e10:	cmp	r3, r2
   31e14:	ldr	r3, [r5, #12]
   31e18:	ldr	r4, [r5, #8]
   31e1c:	str	r3, [sp, #64]	; 0x40
   31e20:	ldr	r3, [r5, #16]
   31e24:	ldr	r6, [r5, #48]	; 0x30
   31e28:	str	r3, [sp, #24]
   31e2c:	ldr	r3, [r5, #20]
   31e30:	ldr	sl, [r5, #52]	; 0x34
   31e34:	str	r3, [sp, #44]	; 0x2c
   31e38:	ldr	r3, [r5, #24]
   31e3c:	ldr	r9, [r5, #28]
   31e40:	str	r3, [sp, #48]	; 0x30
   31e44:	ldr	r3, [r5, #32]
   31e48:	add	lr, sp, #84	; 0x54
   31e4c:	str	r3, [sp, #28]
   31e50:	ldr	r3, [r5, #36]	; 0x24
   31e54:	ldr	ip, [fp]
   31e58:	str	r3, [sp, #36]	; 0x24
   31e5c:	ldr	r3, [r5, #40]	; 0x28
   31e60:	ldr	r7, [r5, #4]
   31e64:	str	r3, [sp, #40]	; 0x28
   31e68:	ldrh	r3, [r5, #44]	; 0x2c
   31e6c:	str	r2, [sp, #88]	; 0x58
   31e70:	mov	r8, r0
   31e74:	str	r2, [r1]
   31e78:	add	r0, sp, #80	; 0x50
   31e7c:	str	lr, [sp, #8]
   31e80:	add	lr, sp, #76	; 0x4c
   31e84:	str	r1, [sp, #56]	; 0x38
   31e88:	str	r4, [sp, #60]	; 0x3c
   31e8c:	str	r3, [sp, #32]
   31e90:	str	r0, [sp, #4]
   31e94:	mov	r3, r9
   31e98:	str	lr, [sp]
   31e9c:	mov	r0, r4
   31ea0:	movne	lr, #4
   31ea4:	moveq	lr, #3
   31ea8:	mov	r2, sl
   31eac:	mov	r1, r6
   31eb0:	str	lr, [sp, #52]	; 0x34
   31eb4:	str	ip, [sp, #108]	; 0x6c
   31eb8:	bl	31b14 <npth_sleep@plt+0x1c424>
   31ebc:	subs	r4, r0, #0
   31ec0:	bne	31f38 <npth_sleep@plt+0x1c848>
   31ec4:	cmp	r7, #0
   31ec8:	bne	31fa0 <npth_sleep@plt+0x1c8b0>
   31ecc:	ldr	r9, [sp, #76]	; 0x4c
   31ed0:	ldr	r3, [sp, #80]	; 0x50
   31ed4:	cmp	r9, r3
   31ed8:	bcs	3227c <npth_sleep@plt+0x1cb8c>
   31edc:	ldr	r0, [r6, r9, lsl #2]
   31ee0:	add	r8, r6, r9, lsl #2
   31ee4:	cmp	r0, #0
   31ee8:	beq	3222c <npth_sleep@plt+0x1cb3c>
   31eec:	mov	sl, r8
   31ef0:	mov	r1, #256	; 0x100
   31ef4:	bl	148e0 <gcry_mpi_get_flag@plt>
   31ef8:	subs	r4, r0, #0
   31efc:	bne	3222c <npth_sleep@plt+0x1cb3c>
   31f00:	mov	r1, #2
   31f04:	ldr	r0, [r8]
   31f08:	bl	148e0 <gcry_mpi_get_flag@plt>
   31f0c:	cmp	r0, #0
   31f10:	bne	321c4 <npth_sleep@plt+0x1cad4>
   31f14:	ldr	r3, [r8]
   31f18:	add	r2, sp, #92	; 0x5c
   31f1c:	add	r1, sp, #104	; 0x68
   31f20:	mov	r0, #2
   31f24:	bl	152b8 <gcry_mpi_aprint@plt>
   31f28:	subs	r4, r0, #0
   31f2c:	beq	32234 <npth_sleep@plt+0x1cb44>
   31f30:	ldr	r0, [sp, #104]	; 0x68
   31f34:	bl	149dc <gcry_free@plt>
   31f38:	ldr	r0, [r5, #52]	; 0x34
   31f3c:	mov	r3, #0
   31f40:	cmp	r0, r3
   31f44:	str	r3, [r5, #56]	; 0x38
   31f48:	beq	31f84 <npth_sleep@plt+0x1c894>
   31f4c:	ldr	r2, [r5, #48]	; 0x30
   31f50:	ldr	r3, [r2]
   31f54:	cmp	r3, #0
   31f58:	beq	31f84 <npth_sleep@plt+0x1c894>
   31f5c:	mov	r3, #1
   31f60:	b	31f74 <npth_sleep@plt+0x1c884>
   31f64:	ldr	r1, [r2, #4]!
   31f68:	add	r3, r3, #1
   31f6c:	cmp	r1, #0
   31f70:	beq	3230c <npth_sleep@plt+0x1cc1c>
   31f74:	cmp	r0, r3
   31f78:	mov	ip, r3
   31f7c:	bne	31f64 <npth_sleep@plt+0x1c874>
   31f80:	str	r0, [r5, #56]	; 0x38
   31f84:	ldr	r2, [sp, #108]	; 0x6c
   31f88:	ldr	r3, [fp]
   31f8c:	mov	r0, r4
   31f90:	cmp	r2, r3
   31f94:	bne	327d0 <npth_sleep@plt+0x1d0e0>
   31f98:	add	sp, sp, #116	; 0x74
   31f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31fa0:	mov	r3, r4
   31fa4:	mov	r2, r4
   31fa8:	mov	r1, #8
   31fac:	ldr	r0, [sp, #24]
   31fb0:	bl	15558 <gcry_cipher_algo_info@plt>
   31fb4:	subs	r3, r0, #0
   31fb8:	str	r3, [sp, #68]	; 0x44
   31fbc:	bne	3232c <npth_sleep@plt+0x1cc3c>
   31fc0:	ldr	r2, [sp, #68]	; 0x44
   31fc4:	mov	r1, #8
   31fc8:	mov	r3, r2
   31fcc:	ldr	r0, [sp, #28]
   31fd0:	bl	14fdc <gcry_md_algo_info@plt>
   31fd4:	cmp	r0, #0
   31fd8:	bne	32680 <npth_sleep@plt+0x1cf90>
   31fdc:	ldr	r1, [sp, #24]
   31fe0:	mov	r2, #2
   31fe4:	cmp	r1, #99	; 0x63
   31fe8:	mov	r3, r1
   31fec:	add	r0, sp, #88	; 0x58
   31ff0:	movgt	r3, #1
   31ff4:	movle	r3, #3
   31ff8:	bl	14df0 <gcry_cipher_open@plt>
   31ffc:	subs	r4, r0, #0
   32000:	bne	32314 <npth_sleep@plt+0x1cc24>
   32004:	ldr	r3, [sp, #40]	; 0x28
   32008:	ldr	r2, [sp, #24]
   3200c:	str	r3, [sp, #8]
   32010:	ldr	r3, [sp, #36]	; 0x24
   32014:	add	r0, r8, #48	; 0x30
   32018:	str	r3, [sp, #4]
   3201c:	ldr	r3, [sp, #28]
   32020:	ldr	r1, [sp, #88]	; 0x58
   32024:	str	r3, [sp]
   32028:	mov	r3, r9
   3202c:	bl	31d40 <npth_sleep@plt+0x1c650>
   32030:	subs	r4, r0, #0
   32034:	bne	32674 <npth_sleep@plt+0x1cf84>
   32038:	ldr	r2, [sp, #48]	; 0x30
   3203c:	ldr	r1, [sp, #44]	; 0x2c
   32040:	ldr	r0, [sp, #88]	; 0x58
   32044:	bl	150d8 <gcry_cipher_setiv@plt>
   32048:	ldr	r3, [sp, #52]	; 0x34
   3204c:	cmp	r3, #4
   32050:	beq	32364 <npth_sleep@plt+0x1cc74>
   32054:	ldr	sl, [sp, #76]	; 0x4c
   32058:	ldr	r3, [sp, #80]	; 0x50
   3205c:	cmp	sl, r3
   32060:	bcs	324f0 <npth_sleep@plt+0x1ce00>
   32064:	ldr	r0, [r6, sl, lsl #2]
   32068:	add	r3, r6, sl, lsl #2
   3206c:	cmp	r0, #0
   32070:	movne	r8, r3
   32074:	subne	r9, r8, #4
   32078:	strne	r6, [sp, #24]
   3207c:	beq	321b4 <npth_sleep@plt+0x1cac4>
   32080:	mov	r1, #2
   32084:	bl	148e0 <gcry_mpi_get_flag@plt>
   32088:	cmp	r0, #0
   3208c:	beq	321b4 <npth_sleep@plt+0x1cac4>
   32090:	add	r1, sp, #104	; 0x68
   32094:	ldr	r0, [r9, #4]
   32098:	bl	154c8 <gcry_mpi_get_opaque@plt>
   3209c:	mov	r7, r0
   320a0:	ldr	r0, [sp, #104]	; 0x68
   320a4:	add	r0, r0, #7
   320a8:	cmp	r0, #15
   320ac:	lsr	r0, r0, #3
   320b0:	str	r0, [sp, #100]	; 0x64
   320b4:	bls	321b4 <npth_sleep@plt+0x1cac4>
   320b8:	ldrb	r2, [r7]
   320bc:	ldrb	r3, [r7, #1]
   320c0:	orr	r3, r3, r2, lsl #8
   320c4:	add	r3, r3, #7
   320c8:	asr	r3, r3, #3
   320cc:	add	r3, r3, #2
   320d0:	cmp	r0, r3
   320d4:	bne	321b4 <npth_sleep@plt+0x1cac4>
   320d8:	bl	14d54 <gcry_malloc_secure@plt>
   320dc:	subs	r6, r0, #0
   320e0:	beq	32664 <npth_sleep@plt+0x1cf74>
   320e4:	mov	r3, #0
   320e8:	mov	r2, r3
   320ec:	mov	r1, #3
   320f0:	ldr	r0, [sp, #88]	; 0x58
   320f4:	bl	14d18 <gcry_cipher_ctl@plt>
   320f8:	ldrb	r2, [r7]
   320fc:	ldr	r0, [sp, #100]	; 0x64
   32100:	add	r3, r7, #2
   32104:	strb	r2, [r6]
   32108:	ldrb	r1, [r7, #1]
   3210c:	sub	r0, r0, #2
   32110:	mov	r2, r0
   32114:	strb	r1, [r6, #1]
   32118:	str	r0, [sp]
   3211c:	add	r1, r6, #2
   32120:	ldr	r0, [sp, #88]	; 0x58
   32124:	bl	152dc <gcry_cipher_decrypt@plt>
   32128:	ldr	r3, [sp, #100]	; 0x64
   3212c:	cmp	r3, #0
   32130:	beq	3215c <npth_sleep@plt+0x1ca6c>
   32134:	add	ip, r6, r3
   32138:	mov	r0, r6
   3213c:	mov	r2, #0
   32140:	ldrb	r1, [r0], #1
   32144:	add	r2, r2, r1
   32148:	cmp	r0, ip
   3214c:	uxth	r2, r2
   32150:	bne	32140 <npth_sleep@plt+0x1ca50>
   32154:	add	r4, r2, r4
   32158:	uxth	r4, r4
   3215c:	add	r2, sp, #100	; 0x64
   32160:	str	r2, [sp]
   32164:	mov	r1, #2
   32168:	mov	r2, r6
   3216c:	add	r0, sp, #96	; 0x60
   32170:	bl	15270 <gcry_mpi_scan@plt>
   32174:	mov	r7, r0
   32178:	mov	r0, r6
   3217c:	bl	149dc <gcry_free@plt>
   32180:	cmp	r7, #0
   32184:	bne	326b8 <npth_sleep@plt+0x1cfc8>
   32188:	ldr	r0, [r9, #4]!
   3218c:	bl	1515c <gcry_mpi_release@plt>
   32190:	ldr	r2, [sp, #80]	; 0x50
   32194:	add	sl, sl, #1
   32198:	ldr	r3, [sp, #96]	; 0x60
   3219c:	cmp	r2, sl
   321a0:	str	r3, [r9]
   321a4:	bls	326c8 <npth_sleep@plt+0x1cfd8>
   321a8:	ldr	r0, [r8, #4]!
   321ac:	cmp	r0, #0
   321b0:	bne	32080 <npth_sleep@plt+0x1c990>
   321b4:	ldr	r0, [sp, #88]	; 0x58
   321b8:	bl	15564 <gcry_cipher_close@plt>
   321bc:	ldr	r4, [pc, #1572]	; 327e8 <npth_sleep@plt+0x1d0f8>
   321c0:	b	31f38 <npth_sleep@plt+0x1c848>
   321c4:	add	r1, sp, #104	; 0x68
   321c8:	ldr	r0, [r8]
   321cc:	bl	154c8 <gcry_mpi_get_opaque@plt>
   321d0:	ldr	r1, [sp, #104]	; 0x68
   321d4:	add	r1, r1, #7
   321d8:	lsr	r1, r1, #3
   321dc:	cmp	r1, #0
   321e0:	str	r1, [sp, #92]	; 0x5c
   321e4:	beq	3220c <npth_sleep@plt+0x1cb1c>
   321e8:	add	r1, r0, r1
   321ec:	mov	r3, r4
   321f0:	ldrb	r2, [r0], #1
   321f4:	add	r3, r3, r2
   321f8:	cmp	r0, r1
   321fc:	uxth	r3, r3
   32200:	bne	321f0 <npth_sleep@plt+0x1cb00>
   32204:	add	r7, r3, r7
   32208:	uxth	r7, r7
   3220c:	ldr	r3, [sp, #80]	; 0x50
   32210:	add	r9, r9, #1
   32214:	cmp	r3, r9
   32218:	bls	3227c <npth_sleep@plt+0x1cb8c>
   3221c:	ldr	r0, [sl, #4]!
   32220:	add	r8, r8, #4
   32224:	cmp	r0, #0
   32228:	bne	31ef0 <npth_sleep@plt+0x1c800>
   3222c:	ldr	r4, [pc, #1460]	; 327e8 <npth_sleep@plt+0x1d0f8>
   32230:	b	31f38 <npth_sleep@plt+0x1c848>
   32234:	ldr	r1, [sp, #92]	; 0x5c
   32238:	ldr	r0, [sp, #104]	; 0x68
   3223c:	cmp	r1, #0
   32240:	beq	32268 <npth_sleep@plt+0x1cb78>
   32244:	add	r1, r0, r1
   32248:	mov	r2, r0
   3224c:	ldrb	r3, [r2], #1
   32250:	add	r4, r4, r3
   32254:	cmp	r2, r1
   32258:	uxth	r4, r4
   3225c:	bne	3224c <npth_sleep@plt+0x1cb5c>
   32260:	add	r7, r4, r7
   32264:	uxth	r7, r7
   32268:	bl	149dc <gcry_free@plt>
   3226c:	ldr	r3, [sp, #80]	; 0x50
   32270:	add	r9, r9, #1
   32274:	cmp	r3, r9
   32278:	bhi	3221c <npth_sleep@plt+0x1cb2c>
   3227c:	ldr	r2, [sp, #32]
   32280:	cmp	r2, r7
   32284:	ldrne	r4, [pc, #1376]	; 327ec <npth_sleep@plt+0x1d0fc>
   32288:	bne	31f38 <npth_sleep@plt+0x1c848>
   3228c:	ldr	r2, [sp, #84]	; 0x54
   32290:	cmp	r3, r2
   32294:	bne	3222c <npth_sleep@plt+0x1cb3c>
   32298:	ldr	r3, [sp, #60]	; 0x3c
   3229c:	ldr	r1, [sp, #56]	; 0x38
   322a0:	mov	r2, #0
   322a4:	sub	r3, r3, #1
   322a8:	str	r2, [sp, #104]	; 0x68
   322ac:	str	r2, [r1]
   322b0:	cmp	r3, #19
   322b4:	ldrls	pc, [pc, r3, lsl #2]
   322b8:	b	3265c <npth_sleep@plt+0x1cf6c>
   322bc:	andeq	r2, r3, r4, ror #11
   322c0:	andeq	r2, r3, r4, ror #11
   322c4:	andeq	r2, r3, r4, ror #11
   322c8:	andeq	r2, r3, ip, asr r6
   322cc:	andeq	r2, r3, ip, asr r6
   322d0:	andeq	r2, r3, ip, asr r6
   322d4:	andeq	r2, r3, ip, asr r6
   322d8:	andeq	r2, r3, ip, asr r6
   322dc:	andeq	r2, r3, ip, asr r6
   322e0:	andeq	r2, r3, ip, asr r6
   322e4:	andeq	r2, r3, ip, asr r6
   322e8:	andeq	r2, r3, ip, asr r6
   322ec:	andeq	r2, r3, ip, asr r6
   322f0:	andeq	r2, r3, ip, asr r6
   322f4:	andeq	r2, r3, ip, asr r6
   322f8:	andeq	r2, r3, r8, lsr #12
   322fc:	andeq	r2, r3, r8, lsr #11
   32300:	andeq	r2, r3, ip, lsl #10
   32304:	andeq	r2, r3, ip, asr r6
   32308:	andeq	r2, r3, r8, lsr #12
   3230c:	str	ip, [r5, #56]	; 0x38
   32310:	b	31f84 <npth_sleep@plt+0x1c894>
   32314:	bl	15408 <gpg_strerror@plt>
   32318:	ldr	r1, [sp, #24]
   3231c:	mov	r2, r0
   32320:	ldr	r0, [pc, #1224]	; 327f0 <npth_sleep@plt+0x1d100>
   32324:	bl	3d484 <npth_sleep@plt+0x27d94>
   32328:	b	31f38 <npth_sleep@plt+0x1c848>
   3232c:	mov	r2, #5
   32330:	ldr	r1, [pc, #1212]	; 327f4 <npth_sleep@plt+0x1d104>
   32334:	mov	r0, r4
   32338:	bl	14a3c <dcgettext@plt>
   3233c:	ldr	r6, [sp, #24]
   32340:	mov	r4, r0
   32344:	mov	r0, r6
   32348:	bl	431a8 <npth_sleep@plt+0x2dab8>
   3234c:	mov	r1, r6
   32350:	mov	r2, r0
   32354:	mov	r0, r4
   32358:	bl	3d420 <npth_sleep@plt+0x27d30>
   3235c:	ldr	r4, [pc, #1172]	; 327f8 <npth_sleep@plt+0x1d108>
   32360:	b	31f38 <npth_sleep@plt+0x1c848>
   32364:	ldr	r3, [sp, #76]	; 0x4c
   32368:	mov	r1, #2
   3236c:	ldr	r0, [r6, r3, lsl #2]
   32370:	bl	148e0 <gcry_mpi_get_flag@plt>
   32374:	cmp	r0, #0
   32378:	beq	321b4 <npth_sleep@plt+0x1cac4>
   3237c:	ldr	r3, [sp, #76]	; 0x4c
   32380:	add	r1, sp, #100	; 0x64
   32384:	ldr	r0, [r6, r3, lsl #2]
   32388:	bl	154c8 <gcry_mpi_get_opaque@plt>
   3238c:	ldr	r8, [sp, #100]	; 0x64
   32390:	add	r8, r8, #7
   32394:	lsr	r8, r8, #3
   32398:	cmp	r8, #1
   3239c:	subhi	r2, r8, #2
   323a0:	movls	r9, r4
   323a4:	str	r8, [sp, #36]	; 0x24
   323a8:	addhi	r1, r0, r2
   323ac:	ldrbhi	r2, [r0, r2]
   323b0:	ldrbhi	r9, [r1, #1]
   323b4:	str	r0, [sp, #28]
   323b8:	mov	r0, r8
   323bc:	orrhi	r9, r9, r2, lsl #8
   323c0:	bl	14d54 <gcry_malloc_secure@plt>
   323c4:	subs	r3, r0, #0
   323c8:	str	r3, [sp, #24]
   323cc:	ldr	r3, [sp, #28]
   323d0:	beq	32664 <npth_sleep@plt+0x1cf74>
   323d4:	str	r8, [sp]
   323d8:	mov	r2, r8
   323dc:	ldr	r1, [sp, #24]
   323e0:	ldr	r0, [sp, #88]	; 0x58
   323e4:	bl	152dc <gcry_cipher_decrypt@plt>
   323e8:	cmp	r7, #2
   323ec:	beq	326d0 <npth_sleep@plt+0x1cfe0>
   323f0:	cmp	r8, #1
   323f4:	bls	32708 <npth_sleep@plt+0x1d018>
   323f8:	ldr	r2, [sp, #24]
   323fc:	sub	r8, r8, #2
   32400:	add	r1, r2, r8
   32404:	ldrb	r3, [r2, r8]
   32408:	ldrb	r0, [r1, #1]
   3240c:	cmp	r8, #0
   32410:	orr	r0, r0, r3, lsl #8
   32414:	beq	327a8 <npth_sleep@plt+0x1d0b8>
   32418:	mov	r3, #0
   3241c:	ldrb	ip, [r2], #1
   32420:	add	r3, r3, ip
   32424:	cmp	r1, r2
   32428:	uxth	r3, r3
   3242c:	bne	3241c <npth_sleep@plt+0x1cd2c>
   32430:	str	r3, [sp, #32]
   32434:	ldr	r3, [sp, #32]
   32438:	cmp	r0, r3
   3243c:	beq	3244c <npth_sleep@plt+0x1cd5c>
   32440:	ldr	r3, [sp, #32]
   32444:	cmp	r9, r3
   32448:	bne	32720 <npth_sleep@plt+0x1d030>
   3244c:	ldr	r7, [sp, #76]	; 0x4c
   32450:	ldr	r3, [sp, #80]	; 0x50
   32454:	cmp	r7, r3
   32458:	bcs	327c4 <npth_sleep@plt+0x1d0d4>
   3245c:	add	r4, r6, r7, lsl #2
   32460:	str	r6, [sp, #28]
   32464:	ldr	r8, [sp, #24]
   32468:	add	r9, sp, #92	; 0x5c
   3246c:	ldr	r6, [sp, #36]	; 0x24
   32470:	b	324a0 <npth_sleep@plt+0x1cdb0>
   32474:	ldr	r0, [r4]
   32478:	bl	1515c <gcry_mpi_release@plt>
   3247c:	ldr	r3, [sp, #80]	; 0x50
   32480:	add	r7, r7, #1
   32484:	ldr	r2, [sp, #96]	; 0x60
   32488:	cmp	r7, r3
   3248c:	ldr	r3, [sp, #92]	; 0x5c
   32490:	str	r2, [r4], #4
   32494:	sub	r6, r6, r3
   32498:	add	r8, r8, r3
   3249c:	bcs	326f8 <npth_sleep@plt+0x1d008>
   324a0:	str	r9, [sp]
   324a4:	mov	r3, r6
   324a8:	mov	r2, r8
   324ac:	mov	r1, #2
   324b0:	add	r0, sp, #96	; 0x60
   324b4:	bl	15270 <gcry_mpi_scan@plt>
   324b8:	cmp	r0, #0
   324bc:	beq	32474 <npth_sleep@plt+0x1cd84>
   324c0:	ldr	r6, [sp, #28]
   324c4:	mov	r3, r4
   324c8:	mov	r4, #1
   324cc:	mov	r2, #0
   324d0:	str	r2, [sp, #32]
   324d4:	mov	r2, #0
   324d8:	cmp	sl, r7
   324dc:	str	r2, [r3]
   324e0:	str	r7, [sp, #84]	; 0x54
   324e4:	bcc	327b0 <npth_sleep@plt+0x1d0c0>
   324e8:	ldr	r0, [sp, #24]
   324ec:	bl	149dc <gcry_free@plt>
   324f0:	ldr	r0, [sp, #88]	; 0x58
   324f4:	bl	15564 <gcry_cipher_close@plt>
   324f8:	ldr	r3, [sp, #32]
   324fc:	cmp	r3, r4
   32500:	bne	326f0 <npth_sleep@plt+0x1d000>
   32504:	ldr	r3, [sp, #80]	; 0x50
   32508:	b	3228c <npth_sleep@plt+0x1cb9c>
   3250c:	ldr	r4, [sp, #64]	; 0x40
   32510:	cmp	r4, #0
   32514:	beq	3222c <npth_sleep@plt+0x1cb3c>
   32518:	ldr	r1, [pc, #732]	; 327fc <npth_sleep@plt+0x1d10c>
   3251c:	mov	r0, r4
   32520:	bl	14760 <strcmp@plt>
   32524:	cmp	r0, #0
   32528:	beq	3272c <npth_sleep@plt+0x1d03c>
   3252c:	ldr	r1, [pc, #716]	; 32800 <npth_sleep@plt+0x1d110>
   32530:	mov	r0, r4
   32534:	bl	14760 <strcmp@plt>
   32538:	ldr	r3, [pc, #708]	; 32804 <npth_sleep@plt+0x1d114>
   3253c:	ldr	r2, [pc, #708]	; 32808 <npth_sleep@plt+0x1d118>
   32540:	cmp	r0, #0
   32544:	movne	r2, r3
   32548:	ldr	r1, [r6, #4]
   3254c:	ldr	r3, [sp, #64]	; 0x40
   32550:	str	r1, [sp, #4]
   32554:	ldr	r1, [r6]
   32558:	add	r0, sp, #104	; 0x68
   3255c:	str	r1, [sp]
   32560:	mov	r1, #0
   32564:	bl	15240 <gcry_sexp_build@plt>
   32568:	mov	r4, r0
   3256c:	cmp	r4, #0
   32570:	bne	31f38 <npth_sleep@plt+0x1c848>
   32574:	ldr	r3, [sp, #56]	; 0x38
   32578:	ldr	r0, [sp, #104]	; 0x68
   3257c:	str	r0, [r3]
   32580:	bl	1512c <gcry_pk_testkey@plt>
   32584:	subs	r4, r0, #0
   32588:	beq	31f38 <npth_sleep@plt+0x1c848>
   3258c:	ldr	r4, [sp, #56]	; 0x38
   32590:	ldr	r0, [r4]
   32594:	bl	148d4 <gcry_sexp_release@plt>
   32598:	mov	r3, #0
   3259c:	str	r3, [r4]
   325a0:	ldr	r4, [pc, #612]	; 3280c <npth_sleep@plt+0x1d11c>
   325a4:	b	31f38 <npth_sleep@plt+0x1c848>
   325a8:	ldr	r2, [r6, #16]
   325ac:	ldr	r3, [r6]
   325b0:	str	r2, [sp, #12]
   325b4:	ldr	r2, [r6, #12]
   325b8:	str	r2, [sp, #8]
   325bc:	ldr	r1, [r6, #8]
   325c0:	ldr	r2, [pc, #584]	; 32810 <npth_sleep@plt+0x1d120>
   325c4:	str	r1, [sp, #4]
   325c8:	ldr	r0, [r6, #4]
   325cc:	mov	r1, #0
   325d0:	str	r0, [sp]
   325d4:	add	r0, sp, #104	; 0x68
   325d8:	bl	15240 <gcry_sexp_build@plt>
   325dc:	mov	r4, r0
   325e0:	b	3256c <npth_sleep@plt+0x1ce7c>
   325e4:	ldr	r2, [r6, #20]
   325e8:	ldr	r3, [r6]
   325ec:	str	r2, [sp, #16]
   325f0:	ldr	r2, [r6, #16]
   325f4:	str	r2, [sp, #12]
   325f8:	ldr	r1, [r6, #12]
   325fc:	ldr	r2, [pc, #528]	; 32814 <npth_sleep@plt+0x1d124>
   32600:	str	r1, [sp, #8]
   32604:	ldr	r0, [r6, #8]
   32608:	mov	r1, #0
   3260c:	str	r0, [sp, #4]
   32610:	ldr	ip, [r6, #4]
   32614:	add	r0, sp, #104	; 0x68
   32618:	str	ip, [sp]
   3261c:	bl	15240 <gcry_sexp_build@plt>
   32620:	mov	r4, r0
   32624:	b	3256c <npth_sleep@plt+0x1ce7c>
   32628:	ldr	r2, [r6, #12]
   3262c:	ldr	r3, [r6]
   32630:	str	r2, [sp, #8]
   32634:	ldr	r2, [r6, #8]
   32638:	add	r0, sp, #104	; 0x68
   3263c:	str	r2, [sp, #4]
   32640:	ldr	r1, [r6, #4]
   32644:	ldr	r2, [pc, #460]	; 32818 <npth_sleep@plt+0x1d128>
   32648:	str	r1, [sp]
   3264c:	mov	r1, #0
   32650:	bl	15240 <gcry_sexp_build@plt>
   32654:	mov	r4, r0
   32658:	b	3256c <npth_sleep@plt+0x1ce7c>
   3265c:	ldr	r4, [pc, #440]	; 3281c <npth_sleep@plt+0x1d12c>
   32660:	b	31f38 <npth_sleep@plt+0x1c848>
   32664:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   32668:	subs	r4, r0, #0
   3266c:	uxthne	r4, r4
   32670:	orrne	r4, r4, #67108864	; 0x4000000
   32674:	ldr	r0, [sp, #88]	; 0x58
   32678:	bl	15564 <gcry_cipher_close@plt>
   3267c:	b	31f38 <npth_sleep@plt+0x1c848>
   32680:	mov	r2, #5
   32684:	ldr	r1, [pc, #404]	; 32820 <npth_sleep@plt+0x1d130>
   32688:	ldr	r0, [sp, #68]	; 0x44
   3268c:	bl	14a3c <dcgettext@plt>
   32690:	ldr	r6, [sp, #28]
   32694:	mov	r4, r0
   32698:	mov	r0, r6
   3269c:	bl	15024 <gcry_md_algo_name@plt>
   326a0:	mov	r1, r6
   326a4:	mov	r2, r0
   326a8:	mov	r0, r4
   326ac:	bl	3d420 <npth_sleep@plt+0x27d30>
   326b0:	ldr	r4, [pc, #364]	; 32824 <npth_sleep@plt+0x1d134>
   326b4:	b	31f38 <npth_sleep@plt+0x1c848>
   326b8:	ldr	r0, [sp, #88]	; 0x58
   326bc:	bl	15564 <gcry_cipher_close@plt>
   326c0:	ldr	r4, [pc, #324]	; 3280c <npth_sleep@plt+0x1d11c>
   326c4:	b	31f38 <npth_sleep@plt+0x1c848>
   326c8:	ldr	r6, [sp, #24]
   326cc:	b	324f0 <npth_sleep@plt+0x1ce00>
   326d0:	cmp	r8, #19
   326d4:	bhi	32734 <npth_sleep@plt+0x1d044>
   326d8:	ldr	r0, [pc, #328]	; 32828 <npth_sleep@plt+0x1d138>
   326dc:	bl	3d484 <npth_sleep@plt+0x27d94>
   326e0:	mov	r3, #0
   326e4:	mov	r4, #1
   326e8:	str	r3, [sp, #32]
   326ec:	b	324e8 <npth_sleep@plt+0x1cdf8>
   326f0:	ldr	r4, [pc, #276]	; 3280c <npth_sleep@plt+0x1d11c>
   326f4:	b	31f38 <npth_sleep@plt+0x1c848>
   326f8:	ldr	r6, [sp, #28]
   326fc:	ldr	r4, [sp, #32]
   32700:	add	r3, r6, r7, lsl #2
   32704:	b	324d4 <npth_sleep@plt+0x1cde4>
   32708:	ldr	r0, [pc, #284]	; 3282c <npth_sleep@plt+0x1d13c>
   3270c:	bl	3d484 <npth_sleep@plt+0x27d94>
   32710:	mov	r3, #0
   32714:	mov	r4, #1
   32718:	str	r3, [sp, #32]
   3271c:	b	324e8 <npth_sleep@plt+0x1cdf8>
   32720:	ldr	r4, [sp, #32]
   32724:	str	r9, [sp, #32]
   32728:	b	324e8 <npth_sleep@plt+0x1cdf8>
   3272c:	ldr	r2, [pc, #252]	; 32830 <npth_sleep@plt+0x1d140>
   32730:	b	32548 <npth_sleep@plt+0x1ce58>
   32734:	mov	r2, #1
   32738:	mov	r1, r7
   3273c:	add	r0, sp, #104	; 0x68
   32740:	bl	14964 <gcry_md_open@plt>
   32744:	subs	r9, r0, #0
   32748:	bne	327d4 <npth_sleep@plt+0x1d0e4>
   3274c:	ldr	r4, [sp, #24]
   32750:	sub	r8, r8, #20
   32754:	mov	r2, r8
   32758:	mov	r1, r4
   3275c:	ldr	r0, [sp, #104]	; 0x68
   32760:	bl	149ac <gcry_md_write@plt>
   32764:	mov	r3, r9
   32768:	mov	r2, r9
   3276c:	mov	r1, #5
   32770:	ldr	r0, [sp, #104]	; 0x68
   32774:	bl	1530c <gcry_md_ctl@plt>
   32778:	mov	r1, r7
   3277c:	ldr	r0, [sp, #104]	; 0x68
   32780:	bl	14874 <gcry_md_read@plt>
   32784:	add	r1, r4, r8
   32788:	mov	r2, #20
   3278c:	bl	149e8 <memcmp@plt>
   32790:	adds	r3, r0, #0
   32794:	movne	r3, #1
   32798:	ldr	r0, [sp, #104]	; 0x68
   3279c:	str	r3, [sp, #32]
   327a0:	bl	147cc <gcry_md_close@plt>
   327a4:	b	32440 <npth_sleep@plt+0x1cd50>
   327a8:	str	r8, [sp, #32]
   327ac:	b	32434 <npth_sleep@plt+0x1cd44>
   327b0:	ldr	r3, [pc, #124]	; 32834 <npth_sleep@plt+0x1d144>
   327b4:	ldr	r2, [pc, #124]	; 32838 <npth_sleep@plt+0x1d148>
   327b8:	ldr	r1, [pc, #124]	; 3283c <npth_sleep@plt+0x1d14c>
   327bc:	ldr	r0, [pc, #124]	; 32840 <npth_sleep@plt+0x1d150>
   327c0:	bl	156e4 <__assert_fail@plt>
   327c4:	add	r3, r6, r7, lsl #2
   327c8:	ldr	r4, [sp, #32]
   327cc:	b	324d4 <npth_sleep@plt+0x1cde4>
   327d0:	bl	14a60 <__stack_chk_fail@plt>
   327d4:	ldr	r2, [pc, #104]	; 32844 <npth_sleep@plt+0x1d154>
   327d8:	ldr	r1, [pc, #104]	; 32848 <npth_sleep@plt+0x1d158>
   327dc:	ldr	r0, [pc, #88]	; 3283c <npth_sleep@plt+0x1d14c>
   327e0:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   327e4:	andeq	ip, r6, r8, lsr r8
   327e8:	streq	r0, [r0], #-7
   327ec:	streq	r0, [r0], #-10
   327f0:	andeq	r8, r5, ip, ror r3
   327f4:	andeq	r8, r5, r8, lsl r3
   327f8:	streq	r0, [r0], #-12
   327fc:	strdeq	r5, [r5], -r8
   32800:	andeq	r8, r5, r0, lsr #9
   32804:	strdeq	r8, [r5], -r0
   32808:			; <UNDEFINED> instruction: 0x000582b8
   3280c:	streq	r0, [r0], #-11
   32810:	andeq	r8, r5, r8, lsl r4
   32814:	andeq	r8, r5, ip, ror #8
   32818:	andeq	r8, r5, r4, asr #8
   3281c:	streq	r0, [r0], #-4
   32820:	andeq	r8, r5, r8, asr #6
   32824:	streq	r0, [r0], #-5
   32828:	andeq	r8, r5, r0, lsr #7
   3282c:	andeq	r8, r5, r4, ror #7
   32830:	andeq	r8, r5, r4, lsl #5
   32834:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   32838:	andeq	r0, r0, lr, lsr r2
   3283c:	andeq	r8, r5, r8, asr #7
   32840:	andeq	r8, r5, r4, lsl #8
   32844:	andeq	r8, r5, r8, ror #3
   32848:	andeq	r0, r0, sp, lsl #4
   3284c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32850:	sub	sp, sp, #268	; 0x10c
   32854:	ldr	fp, [pc, #3464]	; 335e4 <npth_sleep@plt+0x1def4>
   32858:	str	r3, [sp, #36]	; 0x24
   3285c:	ldr	r3, [sp, #304]	; 0x130
   32860:	ldr	ip, [sp, #316]	; 0x13c
   32864:	str	r3, [sp, #48]	; 0x30
   32868:	ldr	r3, [sp, #308]	; 0x134
   3286c:	ldr	r6, [sp, #320]	; 0x140
   32870:	mov	r4, ip
   32874:	ldr	lr, [fp]
   32878:	str	ip, [sp, #52]	; 0x34
   3287c:	str	r3, [sp, #24]
   32880:	mov	ip, #0
   32884:	ldr	r3, [sp, #312]	; 0x138
   32888:	cmp	r6, ip
   3288c:	str	r0, [sp, #32]
   32890:	str	r1, [sp, #16]
   32894:	str	r2, [sp, #44]	; 0x2c
   32898:	str	lr, [sp, #260]	; 0x104
   3289c:	str	ip, [r4]
   328a0:	str	ip, [sp, #128]	; 0x80
   328a4:	str	r3, [sp, #20]
   328a8:	beq	32c08 <npth_sleep@plt+0x1d518>
   328ac:	str	ip, [sp, #40]	; 0x28
   328b0:	str	ip, [sp, #28]
   328b4:	str	ip, [r6]
   328b8:	mov	r2, #0
   328bc:	ldr	r1, [pc, #3364]	; 335e8 <npth_sleep@plt+0x1def8>
   328c0:	ldr	r0, [sp, #16]
   328c4:	bl	14ca0 <gcry_sexp_find_token@plt>
   328c8:	subs	r8, r0, #0
   328cc:	beq	32bfc <npth_sleep@plt+0x1d50c>
   328d0:	mov	r2, #0
   328d4:	ldr	r1, [pc, #3344]	; 335ec <npth_sleep@plt+0x1defc>
   328d8:	bl	14ca0 <gcry_sexp_find_token@plt>
   328dc:	subs	r9, r0, #0
   328e0:	beq	32b50 <npth_sleep@plt+0x1d460>
   328e4:	add	r2, sp, #124	; 0x7c
   328e8:	mov	r1, #1
   328ec:	bl	14b20 <gcry_sexp_nth_data@plt>
   328f0:	subs	r7, r0, #0
   328f4:	beq	32b54 <npth_sleep@plt+0x1d464>
   328f8:	ldr	sl, [sp, #124]	; 0x7c
   328fc:	cmp	sl, #1
   32900:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32904:	ldrb	r3, [r7]
   32908:	str	r3, [sp, #56]	; 0x38
   3290c:	sub	r3, r3, #51	; 0x33
   32910:	cmp	r3, #1
   32914:	bhi	32bd8 <npth_sleep@plt+0x1d4e8>
   32918:	mov	r0, r9
   3291c:	bl	148d4 <gcry_sexp_release@plt>
   32920:	mov	r2, #0
   32924:	ldr	r1, [pc, #3268]	; 335f0 <npth_sleep@plt+0x1df00>
   32928:	mov	r0, r8
   3292c:	bl	14ca0 <gcry_sexp_find_token@plt>
   32930:	subs	r9, r0, #0
   32934:	beq	32bd8 <npth_sleep@plt+0x1d4e8>
   32938:	add	r2, sp, #124	; 0x7c
   3293c:	mov	r1, sl
   32940:	bl	14b20 <gcry_sexp_nth_data@plt>
   32944:	subs	r7, r0, #0
   32948:	beq	32b54 <npth_sleep@plt+0x1d464>
   3294c:	ldr	r3, [sp, #124]	; 0x7c
   32950:	cmp	r3, #4
   32954:	beq	32d9c <npth_sleep@plt+0x1d6ac>
   32958:	cmp	r3, #3
   3295c:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32960:	ldrb	r3, [r7]
   32964:	cmp	r3, #115	; 0x73
   32968:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   3296c:	ldrb	r3, [r7, #1]!
   32970:	cmp	r3, #117	; 0x75
   32974:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32978:	ldrb	r3, [r7, #1]
   3297c:	cmp	r3, #109	; 0x6d
   32980:	moveq	r3, #1
   32984:	streq	r3, [sp, #68]	; 0x44
   32988:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   3298c:	mov	r1, #2
   32990:	mov	r0, r9
   32994:	bl	151bc <gcry_sexp_nth_string@plt>
   32998:	subs	r7, r0, #0
   3299c:	beq	32b54 <npth_sleep@plt+0x1d464>
   329a0:	bl	15078 <gcry_cipher_map_name@plt>
   329a4:	str	r0, [sp, #80]	; 0x50
   329a8:	mov	r0, r7
   329ac:	bl	149dc <gcry_free@plt>
   329b0:	add	r2, sp, #124	; 0x7c
   329b4:	mov	r1, #3
   329b8:	mov	r0, r9
   329bc:	bl	14b20 <gcry_sexp_nth_data@plt>
   329c0:	subs	r7, r0, #0
   329c4:	beq	32b54 <npth_sleep@plt+0x1d464>
   329c8:	ldr	r4, [sp, #124]	; 0x7c
   329cc:	sub	r3, r4, #1
   329d0:	cmp	r3, #15
   329d4:	bhi	32bd8 <npth_sleep@plt+0x1d4e8>
   329d8:	mov	r1, r7
   329dc:	mov	r3, #16
   329e0:	mov	r2, r4
   329e4:	add	r0, sp, #244	; 0xf4
   329e8:	bl	14bd4 <__memcpy_chk@plt>
   329ec:	mov	r1, #4
   329f0:	mov	r0, r9
   329f4:	bl	151bc <gcry_sexp_nth_string@plt>
   329f8:	subs	r7, r0, #0
   329fc:	beq	32b54 <npth_sleep@plt+0x1d464>
   32a00:	mov	r2, #10
   32a04:	mov	r1, #0
   32a08:	bl	14784 <strtol@plt>
   32a0c:	str	r0, [sp, #76]	; 0x4c
   32a10:	mov	r0, r7
   32a14:	bl	149dc <gcry_free@plt>
   32a18:	mov	r1, #5
   32a1c:	mov	r0, r9
   32a20:	bl	151bc <gcry_sexp_nth_string@plt>
   32a24:	subs	r7, r0, #0
   32a28:	beq	32b54 <npth_sleep@plt+0x1d464>
   32a2c:	bl	14f10 <gcry_md_map_name@plt>
   32a30:	str	r0, [sp, #88]	; 0x58
   32a34:	mov	r0, r7
   32a38:	bl	149dc <gcry_free@plt>
   32a3c:	add	r2, sp, #124	; 0x7c
   32a40:	mov	r1, #6
   32a44:	mov	r0, r9
   32a48:	bl	14b20 <gcry_sexp_nth_data@plt>
   32a4c:	subs	r7, r0, #0
   32a50:	beq	32b54 <npth_sleep@plt+0x1d464>
   32a54:	ldr	r2, [sp, #124]	; 0x7c
   32a58:	sub	r3, r2, #1
   32a5c:	cmp	r3, #7
   32a60:	bhi	32bd8 <npth_sleep@plt+0x1d4e8>
   32a64:	mov	r1, r7
   32a68:	mov	r3, #8
   32a6c:	add	r0, sp, #236	; 0xec
   32a70:	bl	14bd4 <__memcpy_chk@plt>
   32a74:	mov	r1, #7
   32a78:	mov	r0, r9
   32a7c:	bl	151bc <gcry_sexp_nth_string@plt>
   32a80:	subs	r7, r0, #0
   32a84:	beq	32b54 <npth_sleep@plt+0x1d464>
   32a88:	mov	r2, #10
   32a8c:	mov	r1, #0
   32a90:	bl	14f40 <strtoul@plt>
   32a94:	str	r4, [sp, #84]	; 0x54
   32a98:	str	r0, [sp, #92]	; 0x5c
   32a9c:	mov	r0, r7
   32aa0:	bl	149dc <gcry_free@plt>
   32aa4:	mov	r0, r9
   32aa8:	bl	148d4 <gcry_sexp_release@plt>
   32aac:	mov	r2, #0
   32ab0:	ldr	r1, [pc, #2876]	; 335f4 <npth_sleep@plt+0x1df04>
   32ab4:	mov	r0, r8
   32ab8:	bl	14ca0 <gcry_sexp_find_token@plt>
   32abc:	subs	r9, r0, #0
   32ac0:	beq	32b50 <npth_sleep@plt+0x1d460>
   32ac4:	mov	r1, #1
   32ac8:	bl	151bc <gcry_sexp_nth_string@plt>
   32acc:	subs	r7, r0, #0
   32ad0:	beq	32b54 <npth_sleep@plt+0x1d464>
   32ad4:	bl	14d9c <gcry_pk_map_name@plt>
   32ad8:	mov	r3, r0
   32adc:	sub	r3, r3, #1
   32ae0:	str	r0, [sp, #96]	; 0x60
   32ae4:	mov	r4, r3
   32ae8:	mov	r0, r7
   32aec:	str	r3, [sp, #100]	; 0x64
   32af0:	bl	149dc <gcry_free@plt>
   32af4:	cmp	r4, #19
   32af8:	ldrls	pc, [pc, r4, lsl #2]
   32afc:	b	33068 <npth_sleep@plt+0x1d978>
   32b00:	andeq	r2, r3, r4, lsr sp
   32b04:	andeq	r3, r3, r8, rrx
   32b08:	andeq	r3, r3, r8, rrx
   32b0c:	andeq	r3, r3, r8, rrx
   32b10:	andeq	r3, r3, r8, rrx
   32b14:	andeq	r3, r3, r8, rrx
   32b18:	andeq	r3, r3, r8, rrx
   32b1c:	andeq	r3, r3, r8, rrx
   32b20:	andeq	r3, r3, r8, rrx
   32b24:	andeq	r3, r3, r8, rrx
   32b28:	andeq	r3, r3, r8, rrx
   32b2c:	andeq	r3, r3, r8, rrx
   32b30:	andeq	r3, r3, r8, rrx
   32b34:	andeq	r3, r3, r8, rrx
   32b38:	andeq	r3, r3, r8, rrx
   32b3c:	andeq	r2, r3, r0, lsr ip
   32b40:	andeq	r2, r3, r8, lsl #27
   32b44:	andeq	r2, r3, r8, asr #26
   32b48:	andeq	r3, r3, r8, rrx
   32b4c:	andeq	r2, r3, r0, lsr ip
   32b50:	mov	r7, r9
   32b54:	ldr	sl, [pc, #2716]	; 335f8 <npth_sleep@plt+0x1df08>
   32b58:	mov	r4, #1
   32b5c:	mov	r0, r7
   32b60:	bl	149dc <gcry_free@plt>
   32b64:	ldr	r0, [sp, #128]	; 0x80
   32b68:	bl	148d4 <gcry_sexp_release@plt>
   32b6c:	mov	r0, r9
   32b70:	bl	148d4 <gcry_sexp_release@plt>
   32b74:	mov	r0, r8
   32b78:	bl	148d4 <gcry_sexp_release@plt>
   32b7c:	cmp	r6, #0
   32b80:	moveq	r4, #0
   32b84:	cmp	r4, #0
   32b88:	bne	32be8 <npth_sleep@plt+0x1d4f8>
   32b8c:	ldr	r2, [sp, #260]	; 0x104
   32b90:	ldr	r3, [fp]
   32b94:	mov	r0, sl
   32b98:	cmp	r2, r3
   32b9c:	bne	33078 <npth_sleep@plt+0x1d988>
   32ba0:	add	sp, sp, #268	; 0x10c
   32ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32ba8:	ldrb	r3, [r7, #1]
   32bac:	add	r7, r7, #1
   32bb0:	cmp	r3, #104	; 0x68
   32bb4:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32bb8:	ldrb	r3, [r7, #1]!
   32bbc:	cmp	r3, #97	; 0x61
   32bc0:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32bc4:	ldrb	r3, [r7, #1]
   32bc8:	cmp	r3, #49	; 0x31
   32bcc:	moveq	r3, #2
   32bd0:	streq	r3, [sp, #68]	; 0x44
   32bd4:	beq	3298c <npth_sleep@plt+0x1d29c>
   32bd8:	mov	r4, #1
   32bdc:	mov	r7, #0
   32be0:	ldr	sl, [pc, #2576]	; 335f8 <npth_sleep@plt+0x1df08>
   32be4:	b	32b5c <npth_sleep@plt+0x1d46c>
   32be8:	ldr	r0, [r6]
   32bec:	bl	149dc <gcry_free@plt>
   32bf0:	mov	r3, #0
   32bf4:	str	r3, [r6]
   32bf8:	b	32b8c <npth_sleep@plt+0x1d49c>
   32bfc:	mov	r7, r8
   32c00:	mov	r9, r8
   32c04:	b	32b54 <npth_sleep@plt+0x1d464>
   32c08:	ldr	r3, [sp, #20]
   32c0c:	ldr	r2, [sp, #24]
   32c10:	adds	r3, r3, #0
   32c14:	movne	r3, #1
   32c18:	cmp	r2, #0
   32c1c:	movne	r3, #0
   32c20:	str	r3, [sp, #28]
   32c24:	mov	r3, #1
   32c28:	str	r3, [sp, #40]	; 0x28
   32c2c:	b	328b8 <npth_sleep@plt+0x1d1c8>
   32c30:	mov	r4, #4
   32c34:	mov	r7, #0
   32c38:	mov	r3, #3
   32c3c:	str	r3, [sp, #72]	; 0x48
   32c40:	mov	r0, r9
   32c44:	bl	148d4 <gcry_sexp_release@plt>
   32c48:	mov	r2, #0
   32c4c:	ldr	r1, [pc, #2472]	; 335fc <npth_sleep@plt+0x1df0c>
   32c50:	mov	r0, r8
   32c54:	bl	14ca0 <gcry_sexp_find_token@plt>
   32c58:	subs	r9, r0, #0
   32c5c:	beq	32f78 <npth_sleep@plt+0x1d888>
   32c60:	lsl	r3, r4, #1
   32c64:	mov	r4, #0
   32c68:	add	r5, sp, #196	; 0xc4
   32c6c:	str	r3, [sp, #108]	; 0x6c
   32c70:	str	r5, [sp, #104]	; 0x68
   32c74:	str	r5, [sp, #64]	; 0x40
   32c78:	str	r8, [sp, #60]	; 0x3c
   32c7c:	str	r5, [sp, #112]	; 0x70
   32c80:	add	r2, sp, #124	; 0x7c
   32c84:	mov	r1, sl
   32c88:	mov	r0, r9
   32c8c:	bl	14b20 <gcry_sexp_nth_data@plt>
   32c90:	cmp	r0, #0
   32c94:	beq	32df8 <npth_sleep@plt+0x1d708>
   32c98:	ldr	r3, [sp, #108]	; 0x6c
   32c9c:	cmp	r3, sl
   32ca0:	bls	32e88 <npth_sleep@plt+0x1d798>
   32ca4:	ldr	r5, [sp, #124]	; 0x7c
   32ca8:	cmp	r5, #1
   32cac:	bne	32e88 <npth_sleep@plt+0x1d798>
   32cb0:	ldrb	r8, [r0]
   32cb4:	cmp	r8, #95	; 0x5f
   32cb8:	cmpne	r8, #101	; 0x65
   32cbc:	movne	r3, #1
   32cc0:	moveq	r3, #0
   32cc4:	str	r3, [sp, #116]	; 0x74
   32cc8:	bne	32e88 <npth_sleep@plt+0x1d798>
   32ccc:	add	r1, sl, #1
   32cd0:	add	r2, sp, #124	; 0x7c
   32cd4:	mov	r0, r9
   32cd8:	bl	14b20 <gcry_sexp_nth_data@plt>
   32cdc:	subs	r1, r0, #0
   32ce0:	beq	32e88 <npth_sleep@plt+0x1d798>
   32ce4:	ldr	r2, [sp, #124]	; 0x7c
   32ce8:	cmp	r2, #0
   32cec:	beq	32e88 <npth_sleep@plt+0x1d798>
   32cf0:	cmp	r8, #101	; 0x65
   32cf4:	ldr	r3, [sp, #116]	; 0x74
   32cf8:	beq	32e60 <npth_sleep@plt+0x1d770>
   32cfc:	str	r3, [sp]
   32d00:	ldr	r0, [sp, #64]	; 0x40
   32d04:	mov	r3, r2
   32d08:	mov	r2, r1
   32d0c:	mov	r1, r5
   32d10:	bl	15270 <gcry_mpi_scan@plt>
   32d14:	cmp	r0, #0
   32d18:	bne	32e88 <npth_sleep@plt+0x1d798>
   32d1c:	ldr	r3, [sp, #64]	; 0x40
   32d20:	add	r4, r4, #1
   32d24:	add	r3, r3, #4
   32d28:	add	sl, sl, #2
   32d2c:	str	r3, [sp, #64]	; 0x40
   32d30:	b	32c80 <npth_sleep@plt+0x1d590>
   32d34:	mov	r3, #2
   32d38:	mov	r4, #6
   32d3c:	str	r3, [sp, #72]	; 0x48
   32d40:	mov	r7, #0
   32d44:	b	32c40 <npth_sleep@plt+0x1d550>
   32d48:	mov	r0, r9
   32d4c:	bl	148d4 <gcry_sexp_release@plt>
   32d50:	mov	r2, #0
   32d54:	ldr	r1, [pc, #2212]	; 33600 <npth_sleep@plt+0x1df10>
   32d58:	mov	r0, r8
   32d5c:	bl	14ca0 <gcry_sexp_find_token@plt>
   32d60:	subs	r9, r0, #0
   32d64:	beq	32b50 <npth_sleep@plt+0x1d460>
   32d68:	mov	r1, #1
   32d6c:	bl	151bc <gcry_sexp_nth_string@plt>
   32d70:	subs	r7, r0, #0
   32d74:	beq	32b54 <npth_sleep@plt+0x1d464>
   32d78:	mov	r3, #1
   32d7c:	str	r3, [sp, #72]	; 0x48
   32d80:	mov	r4, #2
   32d84:	b	32c40 <npth_sleep@plt+0x1d550>
   32d88:	mov	r3, #4
   32d8c:	mov	r4, #5
   32d90:	str	r3, [sp, #72]	; 0x48
   32d94:	mov	r7, #0
   32d98:	b	32c40 <npth_sleep@plt+0x1d550>
   32d9c:	ldrb	r3, [r7]
   32da0:	cmp	r3, #115	; 0x73
   32da4:	beq	32ba8 <npth_sleep@plt+0x1d4b8>
   32da8:	cmp	r3, #110	; 0x6e
   32dac:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32db0:	ldrb	r3, [r7, #1]
   32db4:	add	r7, r7, #1
   32db8:	cmp	r3, #111	; 0x6f
   32dbc:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32dc0:	ldrb	r3, [r7, #1]!
   32dc4:	cmp	r3, #110	; 0x6e
   32dc8:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32dcc:	ldrb	r3, [r7, #1]
   32dd0:	cmp	r3, #101	; 0x65
   32dd4:	bne	32bd8 <npth_sleep@plt+0x1d4e8>
   32dd8:	mov	r3, #0
   32ddc:	str	r3, [sp, #80]	; 0x50
   32de0:	str	r3, [sp, #68]	; 0x44
   32de4:	str	r3, [sp, #88]	; 0x58
   32de8:	str	r3, [sp, #76]	; 0x4c
   32dec:	str	r3, [sp, #84]	; 0x54
   32df0:	str	r3, [sp, #92]	; 0x5c
   32df4:	b	32aa4 <npth_sleep@plt+0x1d3b4>
   32df8:	ldr	r3, [sp, #72]	; 0x48
   32dfc:	str	r0, [sp, #64]	; 0x40
   32e00:	cmp	r3, r4
   32e04:	ldr	r8, [sp, #60]	; 0x3c
   32e08:	ldr	r5, [sp, #112]	; 0x70
   32e0c:	bls	32e9c <npth_sleep@plt+0x1d7ac>
   32e10:	ldr	sl, [pc, #2016]	; 335f8 <npth_sleep@plt+0x1df08>
   32e14:	mov	r0, r7
   32e18:	bl	149dc <gcry_free@plt>
   32e1c:	ldr	r0, [sp, #128]	; 0x80
   32e20:	bl	148d4 <gcry_sexp_release@plt>
   32e24:	mov	r0, r9
   32e28:	bl	148d4 <gcry_sexp_release@plt>
   32e2c:	mov	r0, r8
   32e30:	bl	148d4 <gcry_sexp_release@plt>
   32e34:	cmp	r4, #0
   32e38:	ble	32e58 <npth_sleep@plt+0x1d768>
   32e3c:	add	r5, sp, #196	; 0xc4
   32e40:	mov	r7, #0
   32e44:	ldr	r0, [r5, r7, lsl #2]
   32e48:	add	r7, r7, #1
   32e4c:	bl	1515c <gcry_mpi_release@plt>
   32e50:	cmp	r7, r4
   32e54:	blt	32e44 <npth_sleep@plt+0x1d754>
   32e58:	mov	r4, #1
   32e5c:	b	32b7c <npth_sleep@plt+0x1d48c>
   32e60:	lsl	r2, r2, #3
   32e64:	mov	r0, r3
   32e68:	bl	15654 <gcry_mpi_set_opaque_copy@plt>
   32e6c:	ldr	r2, [sp, #64]	; 0x40
   32e70:	cmp	r0, #0
   32e74:	str	r0, [r2]
   32e78:	beq	32e90 <npth_sleep@plt+0x1d7a0>
   32e7c:	mov	r1, #256	; 0x100
   32e80:	bl	14a54 <gcry_mpi_set_flag@plt>
   32e84:	b	32d1c <npth_sleep@plt+0x1d62c>
   32e88:	ldr	r8, [sp, #60]	; 0x3c
   32e8c:	b	32e10 <npth_sleep@plt+0x1d720>
   32e90:	ldr	r8, [sp, #60]	; 0x3c
   32e94:	ldr	sl, [pc, #1896]	; 33604 <npth_sleep@plt+0x1df14>
   32e98:	b	32e14 <npth_sleep@plt+0x1d724>
   32e9c:	add	r3, sp, #264	; 0x108
   32ea0:	add	r3, r3, r4, lsl #2
   32ea4:	ldr	sl, [sp, #64]	; 0x40
   32ea8:	mov	r0, r9
   32eac:	str	sl, [r3, #-68]	; 0xffffffbc
   32eb0:	bl	148d4 <gcry_sexp_release@plt>
   32eb4:	mov	r2, sl
   32eb8:	ldr	r1, [pc, #1864]	; 33608 <npth_sleep@plt+0x1df18>
   32ebc:	mov	r0, r8
   32ec0:	bl	14ca0 <gcry_sexp_find_token@plt>
   32ec4:	add	r3, r4, #1
   32ec8:	str	r3, [sp, #60]	; 0x3c
   32ecc:	subs	r4, r0, #0
   32ed0:	beq	33060 <npth_sleep@plt+0x1d970>
   32ed4:	mov	r1, #1
   32ed8:	bl	151bc <gcry_sexp_nth_string@plt>
   32edc:	subs	r9, r0, #0
   32ee0:	beq	33054 <npth_sleep@plt+0x1d964>
   32ee4:	mov	r2, #10
   32ee8:	mov	r1, sl
   32eec:	bl	14f40 <strtoul@plt>
   32ef0:	uxth	r3, r0
   32ef4:	mov	r0, r9
   32ef8:	str	r3, [sp, #72]	; 0x48
   32efc:	bl	149dc <gcry_free@plt>
   32f00:	mov	r0, r4
   32f04:	bl	148d4 <gcry_sexp_release@plt>
   32f08:	mov	r0, r8
   32f0c:	bl	148d4 <gcry_sexp_release@plt>
   32f10:	mov	r3, #0
   32f14:	str	r3, [sp, #132]	; 0x84
   32f18:	ldr	r3, [sp, #100]	; 0x64
   32f1c:	cmp	r3, #19
   32f20:	ldrls	pc, [pc, r3, lsl #2]
   32f24:	b	330a4 <npth_sleep@plt+0x1d9b4>
   32f28:	andeq	r3, r3, ip, ror r0
   32f2c:	andeq	r3, r3, r4, lsr #1
   32f30:	andeq	r3, r3, r4, lsr #1
   32f34:	andeq	r3, r3, r4, lsr #1
   32f38:	andeq	r3, r3, r4, lsr #1
   32f3c:	andeq	r3, r3, r4, lsr #1
   32f40:	andeq	r3, r3, r4, lsr #1
   32f44:	andeq	r3, r3, r4, lsr #1
   32f48:	andeq	r3, r3, r4, lsr #1
   32f4c:	andeq	r3, r3, r4, lsr #1
   32f50:	andeq	r3, r3, r4, lsr #1
   32f54:	andeq	r3, r3, r4, lsr #1
   32f58:	andeq	r3, r3, r4, lsr #1
   32f5c:	andeq	r3, r3, r4, lsr #1
   32f60:	andeq	r3, r3, r4, lsr #1
   32f64:	andeq	r3, r3, r4, lsr #1
   32f68:	andeq	r3, r3, ip, lsr #1
   32f6c:	andeq	r2, r3, ip, ror #31
   32f70:	andeq	r3, r3, r4, lsr #1
   32f74:	andeq	r2, r3, r4, lsl #31
   32f78:	ldr	sl, [pc, #1656]	; 335f8 <npth_sleep@plt+0x1df08>
   32f7c:	mov	r4, #1
   32f80:	b	32b5c <npth_sleep@plt+0x1d46c>
   32f84:	ldr	r2, [sp, #204]	; 0xcc
   32f88:	ldr	r3, [sp, #200]	; 0xc8
   32f8c:	add	r9, sp, #132	; 0x84
   32f90:	str	r2, [sp, #4]
   32f94:	str	r3, [sp]
   32f98:	mov	r0, r9
   32f9c:	ldr	r3, [sp, #196]	; 0xc4
   32fa0:	ldr	r2, [pc, #1636]	; 3360c <npth_sleep@plt+0x1df1c>
   32fa4:	mov	r1, #0
   32fa8:	bl	15240 <gcry_sexp_build@plt>
   32fac:	mov	sl, r0
   32fb0:	cmp	sl, #0
   32fb4:	beq	330e4 <npth_sleep@plt+0x1d9f4>
   32fb8:	ldr	r0, [sp, #132]	; 0x84
   32fbc:	bl	148d4 <gcry_sexp_release@plt>
   32fc0:	mov	r4, #0
   32fc4:	mov	r0, r7
   32fc8:	bl	149dc <gcry_free@plt>
   32fcc:	ldr	r0, [sp, #128]	; 0x80
   32fd0:	bl	148d4 <gcry_sexp_release@plt>
   32fd4:	mov	r0, r4
   32fd8:	bl	148d4 <gcry_sexp_release@plt>
   32fdc:	ldr	r0, [sp, #64]	; 0x40
   32fe0:	ldr	r4, [sp, #60]	; 0x3c
   32fe4:	bl	148d4 <gcry_sexp_release@plt>
   32fe8:	b	32e40 <npth_sleep@plt+0x1d750>
   32fec:	cmp	r7, #0
   32ff0:	beq	3304c <npth_sleep@plt+0x1d95c>
   32ff4:	ldr	r1, [pc, #1556]	; 33610 <npth_sleep@plt+0x1df20>
   32ff8:	mov	r0, r7
   32ffc:	bl	14760 <strcmp@plt>
   33000:	cmp	r0, #0
   33004:	ldreq	r2, [pc, #1544]	; 33614 <npth_sleep@plt+0x1df24>
   33008:	beq	33028 <npth_sleep@plt+0x1d938>
   3300c:	ldr	r1, [pc, #1540]	; 33618 <npth_sleep@plt+0x1df28>
   33010:	mov	r0, r7
   33014:	bl	14760 <strcmp@plt>
   33018:	ldr	r3, [pc, #1532]	; 3361c <npth_sleep@plt+0x1df2c>
   3301c:	ldr	r2, [pc, #1532]	; 33620 <npth_sleep@plt+0x1df30>
   33020:	cmp	r0, #0
   33024:	movne	r2, r3
   33028:	ldr	r3, [sp, #196]	; 0xc4
   3302c:	add	r9, sp, #132	; 0x84
   33030:	str	r3, [sp]
   33034:	mov	r0, r9
   33038:	mov	r3, r7
   3303c:	mov	r1, #0
   33040:	bl	15240 <gcry_sexp_build@plt>
   33044:	mov	sl, r0
   33048:	b	32fb0 <npth_sleep@plt+0x1d8c0>
   3304c:	ldr	sl, [pc, #1444]	; 335f8 <npth_sleep@plt+0x1df08>
   33050:	b	32fb8 <npth_sleep@plt+0x1d8c8>
   33054:	str	r8, [sp, #64]	; 0x40
   33058:	ldr	sl, [pc, #1432]	; 335f8 <npth_sleep@plt+0x1df08>
   3305c:	b	32fc4 <npth_sleep@plt+0x1d8d4>
   33060:	str	r4, [sp, #72]	; 0x48
   33064:	b	32f00 <npth_sleep@plt+0x1d810>
   33068:	mov	r4, #0
   3306c:	mov	r7, r4
   33070:	ldr	sl, [pc, #1408]	; 335f8 <npth_sleep@plt+0x1df08>
   33074:	b	32e14 <npth_sleep@plt+0x1d724>
   33078:	bl	14a60 <__stack_chk_fail@plt>
   3307c:	ldr	r3, [sp, #200]	; 0xc8
   33080:	add	r9, sp, #132	; 0x84
   33084:	str	r3, [sp]
   33088:	mov	r0, r9
   3308c:	ldr	r3, [sp, #196]	; 0xc4
   33090:	ldr	r2, [pc, #1420]	; 33624 <npth_sleep@plt+0x1df34>
   33094:	mov	r1, #0
   33098:	bl	15240 <gcry_sexp_build@plt>
   3309c:	mov	sl, r0
   330a0:	b	32fb0 <npth_sleep@plt+0x1d8c0>
   330a4:	ldr	sl, [pc, #1404]	; 33628 <npth_sleep@plt+0x1df38>
   330a8:	b	32fb8 <npth_sleep@plt+0x1d8c8>
   330ac:	ldr	r1, [sp, #208]	; 0xd0
   330b0:	ldr	r2, [sp, #204]	; 0xcc
   330b4:	ldr	r3, [sp, #200]	; 0xc8
   330b8:	add	r9, sp, #132	; 0x84
   330bc:	str	r1, [sp, #8]
   330c0:	str	r2, [sp, #4]
   330c4:	str	r3, [sp]
   330c8:	mov	r0, r9
   330cc:	ldr	r3, [sp, #196]	; 0xc4
   330d0:	ldr	r2, [pc, #1364]	; 3362c <npth_sleep@plt+0x1df3c>
   330d4:	mov	r1, #0
   330d8:	bl	15240 <gcry_sexp_build@plt>
   330dc:	mov	sl, r0
   330e0:	b	32fb0 <npth_sleep@plt+0x1d8c0>
   330e4:	ldr	r1, [sp, #36]	; 0x24
   330e8:	ldr	r0, [sp, #132]	; 0x84
   330ec:	bl	153c0 <gcry_pk_get_keygrip@plt>
   330f0:	cmp	r0, #0
   330f4:	beq	331b8 <npth_sleep@plt+0x1dac8>
   330f8:	ldr	r0, [sp, #132]	; 0x84
   330fc:	bl	148d4 <gcry_sexp_release@plt>
   33100:	ldr	r3, [sp, #28]
   33104:	ldr	r2, [sp, #44]	; 0x2c
   33108:	orrs	r3, r3, r2
   3310c:	beq	335b4 <npth_sleep@plt+0x1dec4>
   33110:	ldr	r3, [sp, #28]
   33114:	eor	r4, r3, #1
   33118:	ldr	r3, [sp, #40]	; 0x28
   3311c:	ands	r4, r3, r4
   33120:	beq	33338 <npth_sleep@plt+0x1dc48>
   33124:	mov	r4, #0
   33128:	ldr	r3, [sp, #76]	; 0x4c
   3312c:	ldr	r0, [sp, #96]	; 0x60
   33130:	str	r4, [sp, #8]
   33134:	str	r4, [sp, #4]
   33138:	str	r4, [sp]
   3313c:	mov	r2, #10
   33140:	mov	r1, r5
   33144:	bl	31b14 <npth_sleep@plt+0x1c424>
   33148:	subs	sl, r0, #0
   3314c:	bne	32fc4 <npth_sleep@plt+0x1d8d4>
   33150:	ldr	r3, [sp, #100]	; 0x64
   33154:	str	sl, [sp, #132]	; 0x84
   33158:	str	sl, [sp, #128]	; 0x80
   3315c:	cmp	r3, #19
   33160:	ldrls	pc, [pc, r3, lsl #2]
   33164:	b	3332c <npth_sleep@plt+0x1dc3c>
   33168:	andeq	r3, r3, r0, lsl #6
   3316c:	andeq	r3, r3, ip, lsr #6
   33170:	andeq	r3, r3, ip, lsr #6
   33174:	andeq	r3, r3, ip, lsr #6
   33178:	andeq	r3, r3, ip, lsr #6
   3317c:	andeq	r3, r3, ip, lsr #6
   33180:	andeq	r3, r3, ip, lsr #6
   33184:	andeq	r3, r3, ip, lsr #6
   33188:	andeq	r3, r3, ip, lsr #6
   3318c:	andeq	r3, r3, ip, lsr #6
   33190:	andeq	r3, r3, ip, lsr #6
   33194:	andeq	r3, r3, ip, lsr #6
   33198:	andeq	r3, r3, ip, lsr #6
   3319c:	andeq	r3, r3, ip, lsr #6
   331a0:	andeq	r3, r3, ip, lsr #6
   331a4:	andeq	r3, r3, ip, lsr #6
   331a8:	andeq	r3, r3, r4, asr #5
   331ac:	andeq	r3, r3, r0, asr r2
   331b0:	andeq	r3, r3, ip, lsr #6
   331b4:	andeq	r3, r3, r0, asr #3
   331b8:	ldr	sl, [pc, #1136]	; 33630 <npth_sleep@plt+0x1df40>
   331bc:	b	32fb8 <npth_sleep@plt+0x1d8c8>
   331c0:	ldr	r2, [sp, #204]	; 0xcc
   331c4:	ldr	r3, [sp, #200]	; 0xc8
   331c8:	ldr	r1, [sp, #16]
   331cc:	str	r2, [sp, #4]
   331d0:	str	r1, [sp, #8]
   331d4:	str	r3, [sp]
   331d8:	mov	r0, r9
   331dc:	ldr	r3, [sp, #196]	; 0xc4
   331e0:	ldr	r2, [pc, #1100]	; 33634 <npth_sleep@plt+0x1df44>
   331e4:	mov	r1, #0
   331e8:	bl	15240 <gcry_sexp_build@plt>
   331ec:	mov	sl, r0
   331f0:	cmp	sl, #0
   331f4:	ldreq	r3, [sp, #132]	; 0x84
   331f8:	streq	r3, [sp, #128]	; 0x80
   331fc:	bne	32fc0 <npth_sleep@plt+0x1d8d0>
   33200:	mov	r4, #0
   33204:	ldr	r5, [sp, #104]	; 0x68
   33208:	b	33218 <npth_sleep@plt+0x1db28>
   3320c:	ldr	r0, [r5], #4
   33210:	bl	1515c <gcry_mpi_release@plt>
   33214:	add	r4, r4, #1
   33218:	ldr	r3, [sp, #60]	; 0x3c
   3321c:	cmp	r4, r3
   33220:	blt	3320c <npth_sleep@plt+0x1db1c>
   33224:	ldr	r2, [sp, #52]	; 0x34
   33228:	mov	r3, #0
   3322c:	mov	r1, #1
   33230:	ldr	r0, [sp, #128]	; 0x80
   33234:	bl	3ddd0 <npth_sleep@plt+0x286e0>
   33238:	mov	r9, #0
   3323c:	mov	r8, r9
   33240:	subs	r4, r0, r9
   33244:	mov	sl, r0
   33248:	movne	r4, #1
   3324c:	b	32b5c <npth_sleep@plt+0x1d46c>
   33250:	cmp	r7, #0
   33254:	beq	332b4 <npth_sleep@plt+0x1dbc4>
   33258:	ldr	r1, [pc, #944]	; 33610 <npth_sleep@plt+0x1df20>
   3325c:	mov	r0, r7
   33260:	bl	14760 <strcmp@plt>
   33264:	cmp	r0, #0
   33268:	ldreq	r2, [pc, #968]	; 33638 <npth_sleep@plt+0x1df48>
   3326c:	beq	3328c <npth_sleep@plt+0x1db9c>
   33270:	ldr	r1, [pc, #928]	; 33618 <npth_sleep@plt+0x1df28>
   33274:	mov	r0, r7
   33278:	bl	14760 <strcmp@plt>
   3327c:	ldr	r3, [pc, #952]	; 3363c <npth_sleep@plt+0x1df4c>
   33280:	ldr	r2, [pc, #952]	; 33640 <npth_sleep@plt+0x1df50>
   33284:	cmp	r0, #0
   33288:	movne	r2, r3
   3328c:	ldr	r3, [sp, #196]	; 0xc4
   33290:	ldr	r1, [sp, #16]
   33294:	str	r3, [sp]
   33298:	str	r1, [sp, #4]
   3329c:	mov	r0, r9
   332a0:	mov	r3, r7
   332a4:	mov	r1, #0
   332a8:	bl	15240 <gcry_sexp_build@plt>
   332ac:	mov	sl, r0
   332b0:	b	331f0 <npth_sleep@plt+0x1db00>
   332b4:	mov	r4, r7
   332b8:	str	r7, [sp, #64]	; 0x40
   332bc:	ldr	sl, [pc, #820]	; 335f8 <npth_sleep@plt+0x1df08>
   332c0:	b	32fc4 <npth_sleep@plt+0x1d8d4>
   332c4:	ldr	r1, [sp, #208]	; 0xd0
   332c8:	ldr	r2, [sp, #204]	; 0xcc
   332cc:	ldr	r3, [sp, #200]	; 0xc8
   332d0:	ldr	r0, [sp, #16]
   332d4:	str	r1, [sp, #8]
   332d8:	str	r0, [sp, #12]
   332dc:	str	r2, [sp, #4]
   332e0:	str	r3, [sp]
   332e4:	mov	r0, r9
   332e8:	ldr	r3, [sp, #196]	; 0xc4
   332ec:	ldr	r2, [pc, #848]	; 33644 <npth_sleep@plt+0x1df54>
   332f0:	mov	r1, #0
   332f4:	bl	15240 <gcry_sexp_build@plt>
   332f8:	mov	sl, r0
   332fc:	b	331f0 <npth_sleep@plt+0x1db00>
   33300:	ldr	r3, [sp, #200]	; 0xc8
   33304:	ldr	r2, [sp, #16]
   33308:	str	r3, [sp]
   3330c:	str	r2, [sp, #4]
   33310:	mov	r0, r9
   33314:	ldr	r3, [sp, #196]	; 0xc4
   33318:	ldr	r2, [pc, #808]	; 33648 <npth_sleep@plt+0x1df58>
   3331c:	mov	r1, #0
   33320:	bl	15240 <gcry_sexp_build@plt>
   33324:	mov	sl, r0
   33328:	b	331f0 <npth_sleep@plt+0x1db00>
   3332c:	mov	r4, #0
   33330:	ldr	sl, [pc, #752]	; 33628 <npth_sleep@plt+0x1df38>
   33334:	b	32fc4 <npth_sleep@plt+0x1d8d4>
   33338:	mov	r1, #308	; 0x134
   3333c:	mov	r0, #1
   33340:	bl	14808 <gcry_calloc_secure@plt>
   33344:	subs	r8, r0, #0
   33348:	beq	3358c <npth_sleep@plt+0x1de9c>
   3334c:	ldr	r3, [sp, #56]	; 0x38
   33350:	ldr	r2, [sp, #88]	; 0x58
   33354:	sub	r3, r3, #52	; 0x34
   33358:	clz	r3, r3
   3335c:	lsr	r3, r3, #5
   33360:	str	r3, [sp, #132]	; 0x84
   33364:	ldr	r3, [sp, #96]	; 0x60
   33368:	str	r2, [sp, #164]	; 0xa4
   3336c:	str	r3, [sp, #140]	; 0x8c
   33370:	ldr	r2, [sp, #92]	; 0x5c
   33374:	ldr	r3, [sp, #80]	; 0x50
   33378:	str	r2, [sp, #172]	; 0xac
   3337c:	str	r3, [sp, #148]	; 0x94
   33380:	ldr	r2, [sp, #72]	; 0x48
   33384:	ldr	r3, [sp, #84]	; 0x54
   33388:	ldr	sl, [sp, #68]	; 0x44
   3338c:	str	r3, [sp, #156]	; 0x9c
   33390:	strh	r2, [sp, #176]	; 0xb0
   33394:	ldr	r3, [sp, #76]	; 0x4c
   33398:	ldr	r2, [sp, #60]	; 0x3c
   3339c:	ldr	ip, [pc, #680]	; 3364c <npth_sleep@plt+0x1df5c>
   333a0:	cmp	sl, #0
   333a4:	mov	r1, #256	; 0x100
   333a8:	str	r4, [r8]
   333ac:	mov	lr, #16
   333b0:	str	r9, [r8, #36]	; 0x24
   333b4:	str	sl, [sp, #136]	; 0x88
   333b8:	add	r4, sp, #244	; 0xf4
   333bc:	add	r9, sp, #236	; 0xec
   333c0:	mov	sl, #10
   333c4:	str	r3, [sp, #160]	; 0xa0
   333c8:	str	r2, [sp, #188]	; 0xbc
   333cc:	add	r3, sp, #128	; 0x80
   333d0:	mov	r2, #3
   333d4:	str	r7, [sp, #144]	; 0x90
   333d8:	str	r5, [sp, #180]	; 0xb4
   333dc:	str	ip, [r8, #32]
   333e0:	str	r1, [r8, #44]	; 0x2c
   333e4:	str	lr, [r8, #4]
   333e8:	str	r2, [r8, #8]
   333ec:	str	r4, [sp, #152]	; 0x98
   333f0:	str	r9, [sp, #168]	; 0xa8
   333f4:	str	sl, [sp, #184]	; 0xb8
   333f8:	str	r3, [sp, #192]	; 0xc0
   333fc:	beq	334dc <npth_sleep@plt+0x1ddec>
   33400:	ldr	r3, [sp, #24]
   33404:	cmp	r3, #0
   33408:	beq	33470 <npth_sleep@plt+0x1dd80>
   3340c:	mov	r1, r3
   33410:	mov	r2, #5
   33414:	ldr	r0, [sp, #32]
   33418:	bl	26c68 <npth_sleep@plt+0x11578>
   3341c:	subs	r4, r0, #0
   33420:	beq	3343c <npth_sleep@plt+0x1dd4c>
   33424:	bl	14f58 <strlen@plt>
   33428:	ldr	r3, [r8, #44]	; 0x2c
   3342c:	cmp	r0, r3
   33430:	bcc	335d0 <npth_sleep@plt+0x1dee0>
   33434:	mov	r0, r4
   33438:	bl	149dc <gcry_free@plt>
   3343c:	ldrb	r3, [r8, #48]	; 0x30
   33440:	cmp	r3, #0
   33444:	bne	334d8 <npth_sleep@plt+0x1dde8>
   33448:	ldr	r3, [sp, #28]
   3344c:	cmp	r3, #0
   33450:	beq	3347c <npth_sleep@plt+0x1dd8c>
   33454:	mov	r0, r8
   33458:	ldr	r4, [sp, #188]	; 0xbc
   3345c:	bl	149dc <gcry_free@plt>
   33460:	ldr	sl, [pc, #488]	; 33650 <npth_sleep@plt+0x1df60>
   33464:	mov	r9, #0
   33468:	mov	r8, r9
   3346c:	b	32e14 <npth_sleep@plt+0x1d724>
   33470:	ldr	r3, [sp, #28]
   33474:	cmp	r3, #0
   33478:	bne	3350c <npth_sleep@plt+0x1de1c>
   3347c:	mov	r3, #0
   33480:	str	r8, [sp]
   33484:	ldr	r1, [sp, #48]	; 0x30
   33488:	ldr	r0, [sp, #32]
   3348c:	str	r3, [sp, #8]
   33490:	str	r3, [sp, #4]
   33494:	mov	r2, r3
   33498:	bl	24fbc <npth_sleep@plt+0xf8cc>
   3349c:	mov	sl, r0
   334a0:	adds	r3, r6, #0
   334a4:	movne	r3, #1
   334a8:	cmp	sl, #0
   334ac:	movne	r3, #0
   334b0:	cmp	r3, #0
   334b4:	ldr	r4, [sp, #188]	; 0xbc
   334b8:	beq	33578 <npth_sleep@plt+0x1de88>
   334bc:	ldr	r3, [sp, #68]	; 0x44
   334c0:	cmp	r3, #0
   334c4:	bne	33544 <npth_sleep@plt+0x1de54>
   334c8:	mov	r0, r8
   334cc:	bl	149dc <gcry_free@plt>
   334d0:	str	r4, [sp, #60]	; 0x3c
   334d4:	b	33200 <npth_sleep@plt+0x1db10>
   334d8:	mov	r0, r8
   334dc:	bl	31df4 <npth_sleep@plt+0x1c704>
   334e0:	uxth	r3, r0
   334e4:	cmp	r3, #11
   334e8:	mov	sl, r0
   334ec:	bne	334a0 <npth_sleep@plt+0x1ddb0>
   334f0:	ldr	r3, [sp, #28]
   334f4:	cmp	r3, #0
   334f8:	beq	3347c <npth_sleep@plt+0x1dd8c>
   334fc:	mov	r0, r8
   33500:	ldr	r4, [sp, #188]	; 0xbc
   33504:	bl	149dc <gcry_free@plt>
   33508:	b	33464 <npth_sleep@plt+0x1dd74>
   3350c:	ldr	r0, [sp, #20]
   33510:	bl	14f58 <strlen@plt>
   33514:	cmp	r0, #255	; 0xff
   33518:	bls	335a0 <npth_sleep@plt+0x1deb0>
   3351c:	mov	r0, r8
   33520:	bl	31df4 <npth_sleep@plt+0x1c704>
   33524:	cmp	r6, #0
   33528:	ldr	r4, [sp, #188]	; 0xbc
   3352c:	clz	r3, r0
   33530:	lsr	r3, r3, #5
   33534:	moveq	r3, #0
   33538:	cmp	r3, #0
   3353c:	mov	sl, r0
   33540:	beq	33578 <npth_sleep@plt+0x1de88>
   33544:	add	r0, r8, #48	; 0x30
   33548:	bl	15684 <gcry_strdup@plt>
   3354c:	cmp	r0, #0
   33550:	str	r0, [r6]
   33554:	bne	334c8 <npth_sleep@plt+0x1ddd8>
   33558:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3355c:	subs	sl, r0, #0
   33560:	beq	334c8 <npth_sleep@plt+0x1ddd8>
   33564:	uxth	sl, sl
   33568:	mov	r0, r8
   3356c:	orr	sl, sl, #67108864	; 0x4000000
   33570:	bl	149dc <gcry_free@plt>
   33574:	b	33464 <npth_sleep@plt+0x1dd74>
   33578:	mov	r0, r8
   3357c:	bl	149dc <gcry_free@plt>
   33580:	cmp	sl, #0
   33584:	beq	334d0 <npth_sleep@plt+0x1dde0>
   33588:	b	33464 <npth_sleep@plt+0x1dd74>
   3358c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   33590:	subs	sl, r0, #0
   33594:	uxthne	sl, sl
   33598:	orrne	sl, sl, #67108864	; 0x4000000
   3359c:	b	32b8c <npth_sleep@plt+0x1d49c>
   335a0:	add	r2, r0, #1
   335a4:	ldr	r1, [sp, #20]
   335a8:	add	r0, r8, #48	; 0x30
   335ac:	bl	1491c <memcpy@plt>
   335b0:	b	3351c <npth_sleep@plt+0x1de2c>
   335b4:	ldr	r0, [sp, #36]	; 0x24
   335b8:	bl	29118 <npth_sleep@plt+0x13a28>
   335bc:	cmp	r0, #0
   335c0:	bne	33110 <npth_sleep@plt+0x1da20>
   335c4:	mov	r4, sl
   335c8:	ldr	sl, [pc, #132]	; 33654 <npth_sleep@plt+0x1df64>
   335cc:	b	32fc4 <npth_sleep@plt+0x1d8d4>
   335d0:	add	r2, r0, #1
   335d4:	mov	r1, r4
   335d8:	add	r0, r8, #48	; 0x30
   335dc:	bl	1491c <memcpy@plt>
   335e0:	b	33434 <npth_sleep@plt+0x1dd44>
   335e4:	andeq	ip, r6, r8, lsr r8
   335e8:	andeq	r4, r5, r0, lsl #7
   335ec:	andeq	fp, r5, r0, asr #7
   335f0:	andeq	r7, r5, r8, asr #17
   335f4:	andeq	r8, r5, r4, lsr r6
   335f8:	streq	r0, [r0], #-7
   335fc:	andeq	r7, r5, r4, asr r0
   33600:	andeq	r5, r5, r8, lsl r5
   33604:	streq	r8, [r0], #-86	; 0xffffffaa
   33608:	andeq	r8, r5, ip, lsr r6
   3360c:	andeq	r8, r5, ip, ror #12
   33610:	strdeq	r5, [r5], -r8
   33614:	andeq	r8, r5, ip, lsr #9
   33618:	andeq	r8, r5, r0, lsr #9
   3361c:	andeq	r8, r5, r0, lsl r5
   33620:	ldrdeq	r8, [r5], -ip
   33624:	muleq	r5, r0, r6
   33628:	streq	r0, [r0], #-4
   3362c:	andeq	r8, r5, r4, asr #12
   33630:	streq	r0, [r0], #-63	; 0xffffffc1
   33634:	strdeq	r8, [r5], -ip
   33638:	andeq	r8, r5, r4, lsr r5
   3363c:	andeq	r8, r5, r8, ror #11
   33640:	andeq	r8, r5, ip, lsl #11
   33644:	andeq	r8, r5, ip, lsr #13
   33648:	andeq	r8, r5, r4, asr #14
   3364c:	strdeq	r1, [r3], -r4
   33650:	streq	r0, [r0], #-11
   33654:	streq	r8, [r0], #-35	; 0xffffffdd
   33658:	push	{lr}		; (str lr, [sp, #-4]!)
   3365c:	sub	sp, sp, #28
   33660:	ldr	ip, [sp, #32]
   33664:	ldr	lr, [sp, #36]	; 0x24
   33668:	str	ip, [sp]
   3366c:	ldr	ip, [sp, #40]	; 0x28
   33670:	str	lr, [sp, #4]
   33674:	ldr	lr, [sp, #44]	; 0x2c
   33678:	str	ip, [sp, #12]
   3367c:	mov	ip, #0
   33680:	str	lr, [sp, #16]
   33684:	str	ip, [sp, #8]
   33688:	bl	3284c <npth_sleep@plt+0x1d15c>
   3368c:	add	sp, sp, #28
   33690:	pop	{pc}		; (ldr pc, [sp], #4)
   33694:	push	{r4, r5, r6, r7, r8, lr}
   33698:	mov	r7, r3
   3369c:	ldr	r4, [pc, #236]	; 33790 <npth_sleep@plt+0x1e0a0>
   336a0:	sub	sp, sp, #56	; 0x38
   336a4:	subs	r6, r2, #0
   336a8:	ldr	r3, [r4]
   336ac:	str	r3, [sp, #52]	; 0x34
   336b0:	beq	33784 <npth_sleep@plt+0x1e094>
   336b4:	mov	r2, #0
   336b8:	strd	r6, [sp, #8]
   336bc:	add	r3, sp, #32
   336c0:	str	r2, [sp, #16]
   336c4:	str	r2, [sp, #4]
   336c8:	str	r2, [sp]
   336cc:	mov	r8, r0
   336d0:	bl	3284c <npth_sleep@plt+0x1d15c>
   336d4:	subs	r5, r0, #0
   336d8:	bne	33724 <npth_sleep@plt+0x1e034>
   336dc:	ldrb	r3, [r6]
   336e0:	ldr	r7, [r7]
   336e4:	cmp	r3, #0
   336e8:	beq	33740 <npth_sleep@plt+0x1e050>
   336ec:	ldr	r2, [r8, #148]	; 0x94
   336f0:	mvn	r3, #0
   336f4:	str	r2, [sp]
   336f8:	str	r3, [sp, #4]
   336fc:	mov	r1, r6
   33700:	mov	r0, r7
   33704:	add	r3, sp, #28
   33708:	add	r2, sp, #24
   3370c:	str	r5, [sp, #24]
   33710:	bl	2bef4 <npth_sleep@plt+0x16804>
   33714:	cmp	r0, #0
   33718:	beq	3376c <npth_sleep@plt+0x1e07c>
   3371c:	ldr	r0, [sp, #24]
   33720:	bl	149dc <gcry_free@plt>
   33724:	ldr	r2, [sp, #52]	; 0x34
   33728:	ldr	r3, [r4]
   3372c:	mov	r0, r5
   33730:	cmp	r2, r3
   33734:	bne	3378c <npth_sleep@plt+0x1e09c>
   33738:	add	sp, sp, #56	; 0x38
   3373c:	pop	{r4, r5, r6, r7, r8, pc}
   33740:	mov	r3, r5
   33744:	mov	r2, r5
   33748:	mov	r1, r5
   3374c:	mov	r0, r7
   33750:	bl	15678 <gcry_sexp_canon_len@plt>
   33754:	mov	r1, r7
   33758:	mov	r3, #1
   3375c:	mov	r2, r0
   33760:	add	r0, sp, #32
   33764:	bl	27a9c <npth_sleep@plt+0x123ac>
   33768:	b	33724 <npth_sleep@plt+0x1e034>
   3376c:	add	r0, sp, #32
   33770:	mov	r3, #1
   33774:	ldr	r2, [sp, #28]
   33778:	ldr	r1, [sp, #24]
   3377c:	bl	27a9c <npth_sleep@plt+0x123ac>
   33780:	b	3371c <npth_sleep@plt+0x1e02c>
   33784:	ldr	r5, [pc, #8]	; 33794 <npth_sleep@plt+0x1e0a4>
   33788:	b	33724 <npth_sleep@plt+0x1e034>
   3378c:	bl	14a60 <__stack_chk_fail@plt>
   33790:	andeq	ip, r6, r8, lsr r8
   33794:	streq	r0, [r0], #-63	; 0xffffffc1
   33798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3379c:	sub	sp, sp, #44	; 0x2c
   337a0:	mov	r8, r3
   337a4:	ldr	r3, [sp, #96]	; 0x60
   337a8:	mov	ip, #0
   337ac:	cmp	r1, #0
   337b0:	str	ip, [r3]
   337b4:	ldr	r3, [sp, #100]	; 0x64
   337b8:	mov	r9, r2
   337bc:	ldr	sl, [sp, #88]	; 0x58
   337c0:	str	ip, [r3]
   337c4:	bne	338b4 <npth_sleep@plt+0x1e1c4>
   337c8:	mov	r2, r1
   337cc:	ldr	r1, [pc, #836]	; 33b18 <npth_sleep@plt+0x1e428>
   337d0:	mov	r5, r0
   337d4:	bl	14ca0 <gcry_sexp_find_token@plt>
   337d8:	subs	r4, r0, #0
   337dc:	beq	33a00 <npth_sleep@plt+0x1e310>
   337e0:	mov	r0, r4
   337e4:	bl	147c0 <gcry_sexp_cadr@plt>
   337e8:	mov	r5, r0
   337ec:	mov	r0, r4
   337f0:	bl	148d4 <gcry_sexp_release@plt>
   337f4:	mov	r0, r5
   337f8:	mov	r1, #0
   337fc:	bl	151bc <gcry_sexp_nth_string@plt>
   33800:	subs	r4, r0, #0
   33804:	beq	33af8 <npth_sleep@plt+0x1e408>
   33808:	ldr	r3, [sp, #92]	; 0x5c
   3380c:	cmp	r3, #6
   33810:	ble	33b08 <npth_sleep@plt+0x1e418>
   33814:	bl	384bc <npth_sleep@plt+0x22dcc>
   33818:	ldr	r1, [pc, #764]	; 33b1c <npth_sleep@plt+0x1e42c>
   3381c:	mov	r0, r4
   33820:	bl	14760 <strcmp@plt>
   33824:	subs	r1, r0, #0
   33828:	beq	338e4 <npth_sleep@plt+0x1e1f4>
   3382c:	ldr	r1, [pc, #748]	; 33b20 <npth_sleep@plt+0x1e430>
   33830:	mov	r0, r4
   33834:	bl	14760 <strcmp@plt>
   33838:	subs	r1, r0, #0
   3383c:	beq	339ac <npth_sleep@plt+0x1e2bc>
   33840:	ldr	r1, [pc, #732]	; 33b24 <npth_sleep@plt+0x1e434>
   33844:	mov	r0, r4
   33848:	bl	14760 <strcmp@plt>
   3384c:	subs	r1, r0, #0
   33850:	beq	33a98 <npth_sleep@plt+0x1e3a8>
   33854:	ldr	r1, [pc, #716]	; 33b28 <npth_sleep@plt+0x1e438>
   33858:	mov	r0, r4
   3385c:	bl	14760 <strcmp@plt>
   33860:	cmp	r0, #0
   33864:	beq	33a30 <npth_sleep@plt+0x1e340>
   33868:	ldr	r1, [pc, #700]	; 33b2c <npth_sleep@plt+0x1e43c>
   3386c:	mov	r0, r4
   33870:	bl	14760 <strcmp@plt>
   33874:	cmp	r0, #0
   33878:	beq	33a30 <npth_sleep@plt+0x1e340>
   3387c:	mov	r0, r4
   33880:	bl	149dc <gcry_free@plt>
   33884:	mov	r0, r5
   33888:	bl	148d4 <gcry_sexp_release@plt>
   3388c:	mov	r6, #0
   33890:	ldr	fp, [pc, #664]	; 33b30 <npth_sleep@plt+0x1e440>
   33894:	mov	r7, r6
   33898:	mov	r0, r7
   3389c:	bl	148d4 <gcry_sexp_release@plt>
   338a0:	mov	r0, r6
   338a4:	bl	148d4 <gcry_sexp_release@plt>
   338a8:	mov	r0, fp
   338ac:	add	sp, sp, #44	; 0x2c
   338b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   338b4:	mov	r2, ip
   338b8:	ldr	r1, [pc, #628]	; 33b34 <npth_sleep@plt+0x1e444>
   338bc:	bl	14ca0 <gcry_sexp_find_token@plt>
   338c0:	mov	r4, r0
   338c4:	cmp	r4, #0
   338c8:	bne	337e0 <npth_sleep@plt+0x1e0f0>
   338cc:	ldr	r0, [pc, #612]	; 33b38 <npth_sleep@plt+0x1e448>
   338d0:	bl	3d484 <npth_sleep@plt+0x27d94>
   338d4:	ldr	fp, [pc, #608]	; 33b3c <npth_sleep@plt+0x1e44c>
   338d8:	mov	r0, fp
   338dc:	add	sp, sp, #44	; 0x2c
   338e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   338e4:	add	lr, sl, #20
   338e8:	add	ip, sl, #16
   338ec:	add	r0, sl, #12
   338f0:	add	r2, sl, #8
   338f4:	add	r3, sl, #4
   338f8:	str	r0, [sp, #8]
   338fc:	str	r2, [sp, #4]
   33900:	str	r3, [sp]
   33904:	str	r1, [sp, #20]
   33908:	mov	r3, sl
   3390c:	str	lr, [sp, #16]
   33910:	str	ip, [sp, #12]
   33914:	ldr	r2, [pc, #548]	; 33b40 <npth_sleep@plt+0x1e450>
   33918:	mov	r0, r5
   3391c:	mov	r6, r1
   33920:	bl	14e74 <gcry_sexp_extract_param@plt>
   33924:	mov	r3, #6
   33928:	str	r3, [sp, #36]	; 0x24
   3392c:	ldr	r3, [pc, #524]	; 33b40 <npth_sleep@plt+0x1e450>
   33930:	mov	r7, r6
   33934:	str	r3, [sp, #32]
   33938:	mov	sl, #2
   3393c:	ldr	r3, [pc, #472]	; 33b1c <npth_sleep@plt+0x1e42c>
   33940:	str	r3, [sp, #28]
   33944:	mov	fp, r0
   33948:	mov	r0, r4
   3394c:	bl	149dc <gcry_free@plt>
   33950:	mov	r0, r5
   33954:	bl	148d4 <gcry_sexp_release@plt>
   33958:	cmp	fp, #0
   3395c:	bne	33898 <npth_sleep@plt+0x1e1a8>
   33960:	ldr	r3, [sp, #84]	; 0x54
   33964:	cmp	r3, #0
   33968:	ldr	r3, [sp, #28]
   3396c:	ldrne	r2, [sp, #32]
   33970:	str	r3, [r9]
   33974:	ldrne	r3, [sp, #84]	; 0x54
   33978:	strne	r2, [r3]
   3397c:	ldr	r3, [sp, #80]	; 0x50
   33980:	str	sl, [r8]
   33984:	cmp	r3, #0
   33988:	ldrne	r2, [sp, #36]	; 0x24
   3398c:	strne	r2, [r3]
   33990:	ldr	r3, [sp, #96]	; 0x60
   33994:	str	r7, [r3]
   33998:	ldr	r3, [sp, #100]	; 0x64
   3399c:	str	r6, [r3]
   339a0:	mov	r0, fp
   339a4:	add	sp, sp, #44	; 0x2c
   339a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   339ac:	add	r0, sl, #12
   339b0:	add	r2, sl, #8
   339b4:	add	r3, sl, #4
   339b8:	strd	r0, [sp, #8]
   339bc:	str	r2, [sp, #4]
   339c0:	str	r3, [sp]
   339c4:	ldr	r2, [pc, #376]	; 33b44 <npth_sleep@plt+0x1e454>
   339c8:	mov	r3, sl
   339cc:	mov	r0, r5
   339d0:	mov	r6, r1
   339d4:	bl	14e74 <gcry_sexp_extract_param@plt>
   339d8:	mov	r3, #4
   339dc:	str	r3, [sp, #36]	; 0x24
   339e0:	ldr	r3, [pc, #348]	; 33b44 <npth_sleep@plt+0x1e454>
   339e4:	mov	r7, r6
   339e8:	str	r3, [sp, #32]
   339ec:	ldr	r3, [pc, #300]	; 33b20 <npth_sleep@plt+0x1e430>
   339f0:	mov	sl, #3
   339f4:	str	r3, [sp, #28]
   339f8:	mov	fp, r0
   339fc:	b	33948 <npth_sleep@plt+0x1e258>
   33a00:	mov	r2, r4
   33a04:	ldr	r1, [pc, #316]	; 33b48 <npth_sleep@plt+0x1e458>
   33a08:	mov	r0, r5
   33a0c:	bl	14ca0 <gcry_sexp_find_token@plt>
   33a10:	subs	r4, r0, #0
   33a14:	bne	337e0 <npth_sleep@plt+0x1e0f0>
   33a18:	mov	r2, r4
   33a1c:	mov	r0, r5
   33a20:	ldr	r1, [pc, #268]	; 33b34 <npth_sleep@plt+0x1e444>
   33a24:	bl	14ca0 <gcry_sexp_find_token@plt>
   33a28:	mov	r4, r0
   33a2c:	b	338c4 <npth_sleep@plt+0x1e1d4>
   33a30:	mov	r2, #0
   33a34:	ldr	r1, [pc, #272]	; 33b4c <npth_sleep@plt+0x1e45c>
   33a38:	mov	r0, r5
   33a3c:	bl	14ca0 <gcry_sexp_find_token@plt>
   33a40:	mov	r2, #0
   33a44:	ldr	r1, [pc, #260]	; 33b50 <npth_sleep@plt+0x1e460>
   33a48:	mov	r7, r0
   33a4c:	mov	r0, r5
   33a50:	bl	14ca0 <gcry_sexp_find_token@plt>
   33a54:	add	r3, sl, #4
   33a58:	mov	r1, #0
   33a5c:	ldr	r2, [pc, #240]	; 33b54 <npth_sleep@plt+0x1e464>
   33a60:	ldr	ip, [pc, #192]	; 33b28 <npth_sleep@plt+0x1e438>
   33a64:	str	r3, [sp]
   33a68:	str	r1, [sp, #4]
   33a6c:	mov	r3, sl
   33a70:	str	r2, [sp, #32]
   33a74:	str	ip, [sp, #28]
   33a78:	mov	sl, #1
   33a7c:	mov	r6, r0
   33a80:	mov	r0, r5
   33a84:	bl	14e74 <gcry_sexp_extract_param@plt>
   33a88:	mov	r3, #2
   33a8c:	str	r3, [sp, #36]	; 0x24
   33a90:	mov	fp, r0
   33a94:	b	33948 <npth_sleep@plt+0x1e258>
   33a98:	add	ip, sl, #16
   33a9c:	add	r0, sl, #12
   33aa0:	add	r2, sl, #8
   33aa4:	add	r3, sl, #4
   33aa8:	str	r0, [sp, #8]
   33aac:	str	r2, [sp, #4]
   33ab0:	str	r3, [sp]
   33ab4:	str	r1, [sp, #16]
   33ab8:	mov	r3, sl
   33abc:	str	ip, [sp, #12]
   33ac0:	ldr	r2, [pc, #144]	; 33b58 <npth_sleep@plt+0x1e468>
   33ac4:	mov	r0, r5
   33ac8:	mov	r6, r1
   33acc:	bl	14e74 <gcry_sexp_extract_param@plt>
   33ad0:	mov	r3, #5
   33ad4:	str	r3, [sp, #36]	; 0x24
   33ad8:	ldr	r3, [pc, #120]	; 33b58 <npth_sleep@plt+0x1e468>
   33adc:	mov	r7, r6
   33ae0:	str	r3, [sp, #32]
   33ae4:	ldr	r3, [pc, #56]	; 33b24 <npth_sleep@plt+0x1e434>
   33ae8:	mov	sl, #4
   33aec:	str	r3, [sp, #28]
   33af0:	mov	fp, r0
   33af4:	b	33948 <npth_sleep@plt+0x1e258>
   33af8:	mov	r0, r5
   33afc:	bl	148d4 <gcry_sexp_release@plt>
   33b00:	ldr	fp, [pc, #84]	; 33b5c <npth_sleep@plt+0x1e46c>
   33b04:	b	339a0 <npth_sleep@plt+0x1e2b0>
   33b08:	ldr	r2, [pc, #80]	; 33b60 <npth_sleep@plt+0x1e470>
   33b0c:	ldr	r1, [pc, #80]	; 33b64 <npth_sleep@plt+0x1e474>
   33b10:	ldr	r0, [pc, #80]	; 33b68 <npth_sleep@plt+0x1e478>
   33b14:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   33b18:	ldrdeq	r7, [r5], -r8
   33b1c:	andeq	r5, r5, ip, lsl #20
   33b20:	andeq	r6, r5, r4, lsr #19
   33b24:	muleq	r5, r8, r9
   33b28:	muleq	r5, r4, r9
   33b2c:	andeq	r6, r5, ip, lsl #19
   33b30:	streq	r0, [r0], #-4
   33b34:	andeq	r4, r5, r8, lsl #7
   33b38:	andeq	r6, r5, r8, lsr #19
   33b3c:	streq	r0, [r0], #-7
   33b40:	andeq	r8, r5, r8, lsl #15
   33b44:	muleq	r5, r4, r7
   33b48:	andeq	r5, r5, r0, lsl #10
   33b4c:	andeq	r5, r5, r8, lsl r5
   33b50:	andeq	r6, r5, ip, ror r8
   33b54:	andeq	r8, r5, r4, lsr #15
   33b58:	muleq	r5, ip, r7
   33b5c:	streq	r0, [r0], #-65	; 0xffffffbf
   33b60:	andeq	r8, r5, r8, lsl #4
   33b64:	ldrdeq	r0, [r0], -r6
   33b68:	andeq	r8, r5, r8, asr #7
   33b6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33b70:	sub	sp, sp, #372	; 0x174
   33b74:	mov	lr, r3
   33b78:	str	r3, [sp, #56]	; 0x38
   33b7c:	ldr	r3, [pc, #1460]	; 34138 <npth_sleep@plt+0x1ea48>
   33b80:	ldr	r0, [sp, #408]	; 0x198
   33b84:	mov	ip, #0
   33b88:	add	r5, sp, #132	; 0x84
   33b8c:	str	r0, [sp, #60]	; 0x3c
   33b90:	ldr	r0, [r3]
   33b94:	add	r3, sp, #136	; 0x88
   33b98:	str	r2, [sp, #52]	; 0x34
   33b9c:	str	r3, [sp, #48]	; 0x30
   33ba0:	mov	r2, ip
   33ba4:	mov	r3, r5
   33ba8:	add	fp, sp, #172	; 0xac
   33bac:	str	r0, [sp, #364]	; 0x16c
   33bb0:	str	ip, [lr]
   33bb4:	str	ip, [sp, #104]	; 0x68
   33bb8:	str	ip, [sp, #108]	; 0x6c
   33bbc:	str	r2, [r3, #4]!
   33bc0:	cmp	fp, r3
   33bc4:	bne	33bbc <npth_sleep@plt+0x1e4cc>
   33bc8:	add	r3, sp, #136	; 0x88
   33bcc:	add	lr, sp, #104	; 0x68
   33bd0:	strd	r2, [sp, #4]
   33bd4:	mov	ip, #10
   33bd8:	add	r3, sp, #100	; 0x64
   33bdc:	add	r4, sp, #108	; 0x6c
   33be0:	mov	r0, r1
   33be4:	str	r3, [sp]
   33be8:	str	r4, [sp, #20]
   33bec:	str	lr, [sp, #16]
   33bf0:	str	ip, [sp, #12]
   33bf4:	add	r3, sp, #96	; 0x60
   33bf8:	add	r2, sp, #92	; 0x5c
   33bfc:	mov	r1, #1
   33c00:	bl	33798 <npth_sleep@plt+0x1e0a8>
   33c04:	subs	r6, r0, #0
   33c08:	beq	33c2c <npth_sleep@plt+0x1e53c>
   33c0c:	ldr	r3, [pc, #1316]	; 34138 <npth_sleep@plt+0x1ea48>
   33c10:	ldr	r2, [sp, #364]	; 0x16c
   33c14:	mov	r0, r6
   33c18:	ldr	r3, [r3]
   33c1c:	cmp	r2, r3
   33c20:	bne	340f8 <npth_sleep@plt+0x1ea08>
   33c24:	add	sp, sp, #372	; 0x174
   33c28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33c2c:	add	r0, sp, #312	; 0x138
   33c30:	mov	r1, #16
   33c34:	bl	1548c <gcry_create_nonce@plt>
   33c38:	add	r0, sp, #304	; 0x130
   33c3c:	mov	r1, #8
   33c40:	bl	1548c <gcry_create_nonce@plt>
   33c44:	bl	2be54 <npth_sleep@plt+0x16764>
   33c48:	ldr	r3, [sp, #96]	; 0x60
   33c4c:	ldr	r2, [sp, #100]	; 0x64
   33c50:	str	r3, [sp, #44]	; 0x2c
   33c54:	cmp	r3, r2
   33c58:	str	r2, [sp, #40]	; 0x28
   33c5c:	str	r0, [sp, #72]	; 0x48
   33c60:	bge	34110 <npth_sleep@plt+0x1ea20>
   33c64:	ldr	r3, [sp, #40]	; 0x28
   33c68:	cmp	r3, #9
   33c6c:	bhi	34124 <npth_sleep@plt+0x1ea34>
   33c70:	ldr	r2, [sp, #44]	; 0x2c
   33c74:	add	r1, sp, #136	; 0x88
   33c78:	str	r5, [sp, #64]	; 0x40
   33c7c:	lsl	r3, r2, #2
   33c80:	add	r8, r1, r3
   33c84:	str	r3, [sp, #84]	; 0x54
   33c88:	add	r3, sp, #252	; 0xfc
   33c8c:	str	r3, [sp, #76]	; 0x4c
   33c90:	mov	sl, r3
   33c94:	ldr	r3, [sp, #40]	; 0x28
   33c98:	mov	r7, r6
   33c9c:	sub	r3, r3, r2
   33ca0:	str	r3, [sp, #32]
   33ca4:	mov	r3, #20
   33ca8:	add	r4, sp, #216	; 0xd8
   33cac:	mov	r5, r3
   33cb0:	add	r9, sp, #176	; 0xb0
   33cb4:	str	r8, [sp, #80]	; 0x50
   33cb8:	str	r9, [sp, #68]	; 0x44
   33cbc:	ldr	r3, [r8], #4
   33cc0:	mov	r2, r4
   33cc4:	mov	r1, r9
   33cc8:	mov	r0, #5
   33ccc:	bl	152b8 <gcry_mpi_aprint@plt>
   33cd0:	subs	r3, r0, #0
   33cd4:	str	r3, [sp, #36]	; 0x24
   33cd8:	bne	33e0c <npth_sleep@plt+0x1e71c>
   33cdc:	ldr	r0, [r8, #-4]
   33ce0:	bl	14670 <gcry_mpi_get_nbits@plt>
   33ce4:	ldr	r2, [sp, #32]
   33ce8:	ldr	r3, [r4]
   33cec:	add	r7, r7, #1
   33cf0:	add	r5, r5, #2
   33cf4:	cmp	r7, r2
   33cf8:	add	r4, r4, #4
   33cfc:	add	r9, r9, #4
   33d00:	add	r5, r5, r3
   33d04:	str	r0, [sl, #4]!
   33d08:	bne	33cbc <npth_sleep@plt+0x1e5cc>
   33d0c:	mov	r0, r5
   33d10:	str	r5, [sp, #68]	; 0x44
   33d14:	ldr	r6, [sp, #36]	; 0x24
   33d18:	ldr	r5, [sp, #64]	; 0x40
   33d1c:	bl	14d54 <gcry_malloc_secure@plt>
   33d20:	subs	r3, r0, #0
   33d24:	str	r3, [sp, #36]	; 0x24
   33d28:	beq	340a4 <npth_sleep@plt+0x1e9b4>
   33d2c:	ldr	r1, [sp, #36]	; 0x24
   33d30:	ldr	r9, [sp, #76]	; 0x4c
   33d34:	mov	r7, fp
   33d38:	add	sl, sp, #212	; 0xd4
   33d3c:	str	r5, [sp, #64]	; 0x40
   33d40:	ldr	r2, [r9, #4]!
   33d44:	mov	r4, r1
   33d48:	ldr	r8, [r7, #4]!
   33d4c:	ldr	r5, [sl, #4]!
   33d50:	lsr	r0, r2, #8
   33d54:	strb	r0, [r4], #2
   33d58:	strb	r2, [r1, #1]
   33d5c:	mov	r0, r4
   33d60:	mov	r1, r8
   33d64:	mov	r2, r5
   33d68:	bl	1491c <memcpy@plt>
   33d6c:	mov	r0, r8
   33d70:	bl	149dc <gcry_free@plt>
   33d74:	ldr	r3, [sp, #32]
   33d78:	add	r6, r6, #1
   33d7c:	cmp	r6, r3
   33d80:	mov	r3, #0
   33d84:	add	r1, r4, r5
   33d88:	str	r3, [r7]
   33d8c:	blt	33d40 <npth_sleep@plt+0x1e650>
   33d90:	ldr	r3, [sp, #68]	; 0x44
   33d94:	ldr	r2, [sp, #36]	; 0x24
   33d98:	sub	r3, r3, #20
   33d9c:	add	r2, r2, r3
   33da0:	cmp	r1, r2
   33da4:	ldr	r5, [sp, #64]	; 0x40
   33da8:	bne	340fc <npth_sleep@plt+0x1ea0c>
   33dac:	ldr	r2, [sp, #36]	; 0x24
   33db0:	mov	r0, #2
   33db4:	add	r4, sp, #120	; 0x78
   33db8:	bl	152a0 <gcry_md_hash_buffer@plt>
   33dbc:	mov	r0, r4
   33dc0:	mov	r3, #1
   33dc4:	mov	r2, #2
   33dc8:	mov	r1, #7
   33dcc:	bl	14df0 <gcry_cipher_open@plt>
   33dd0:	subs	r6, r0, #0
   33dd4:	beq	33e48 <npth_sleep@plt+0x1e758>
   33dd8:	ldr	r0, [sp, #120]	; 0x78
   33ddc:	bl	15564 <gcry_cipher_close@plt>
   33de0:	ldr	r0, [sp, #36]	; 0x24
   33de4:	bl	149dc <gcry_free@plt>
   33de8:	ldr	r0, [r5, #4]!
   33dec:	bl	1515c <gcry_mpi_release@plt>
   33df0:	cmp	r5, fp
   33df4:	bne	33de8 <npth_sleep@plt+0x1e6f8>
   33df8:	ldr	r0, [sp, #104]	; 0x68
   33dfc:	bl	148d4 <gcry_sexp_release@plt>
   33e00:	ldr	r0, [sp, #108]	; 0x6c
   33e04:	bl	148d4 <gcry_sexp_release@plt>
   33e08:	b	33c0c <npth_sleep@plt+0x1e51c>
   33e0c:	cmp	r7, #0
   33e10:	ldr	r5, [sp, #64]	; 0x40
   33e14:	mov	r6, r3
   33e18:	beq	33de8 <npth_sleep@plt+0x1e6f8>
   33e1c:	ldr	r4, [sp, #68]	; 0x44
   33e20:	add	r7, r4, r7, lsl #2
   33e24:	ldr	r0, [r4], #4
   33e28:	bl	149dc <gcry_free@plt>
   33e2c:	cmp	r4, r7
   33e30:	bne	33e24 <npth_sleep@plt+0x1e734>
   33e34:	ldr	r0, [r5, #4]!
   33e38:	bl	1515c <gcry_mpi_release@plt>
   33e3c:	cmp	r5, fp
   33e40:	bne	33de8 <npth_sleep@plt+0x1e6f8>
   33e44:	b	33df8 <npth_sleep@plt+0x1e708>
   33e48:	ldr	r2, [sp, #72]	; 0x48
   33e4c:	mov	r3, #2
   33e50:	str	r2, [sp, #8]
   33e54:	add	r2, sp, #304	; 0x130
   33e58:	str	r2, [sp, #4]
   33e5c:	str	r3, [sp]
   33e60:	ldr	r0, [sp, #52]	; 0x34
   33e64:	mov	r3, #3
   33e68:	mov	r2, #7
   33e6c:	ldr	r1, [sp, #120]	; 0x78
   33e70:	bl	31d40 <npth_sleep@plt+0x1c650>
   33e74:	subs	r6, r0, #0
   33e78:	bne	33dd8 <npth_sleep@plt+0x1e6e8>
   33e7c:	mov	r2, #16
   33e80:	add	r1, sp, #312	; 0x138
   33e84:	ldr	r0, [sp, #120]	; 0x78
   33e88:	bl	150d8 <gcry_cipher_setiv@plt>
   33e8c:	subs	r6, r0, #0
   33e90:	bne	33dd8 <npth_sleep@plt+0x1e6e8>
   33e94:	mov	r3, r6
   33e98:	str	r6, [sp]
   33e9c:	ldr	r2, [sp, #68]	; 0x44
   33ea0:	ldr	r1, [sp, #36]	; 0x24
   33ea4:	ldr	r0, [sp, #120]	; 0x78
   33ea8:	bl	149c4 <gcry_cipher_encrypt@plt>
   33eac:	mov	r6, r0
   33eb0:	ldr	r0, [sp, #120]	; 0x78
   33eb4:	bl	15564 <gcry_cipher_close@plt>
   33eb8:	cmp	r6, #0
   33ebc:	bne	33de0 <npth_sleep@plt+0x1e6f0>
   33ec0:	ldr	r9, [sp, #40]	; 0x28
   33ec4:	ldr	r7, [sp, #44]	; 0x2c
   33ec8:	ldr	r8, [sp, #80]	; 0x50
   33ecc:	ldr	r0, [r8]
   33ed0:	add	r7, r7, #1
   33ed4:	bl	1515c <gcry_mpi_release@plt>
   33ed8:	cmp	r9, r7
   33edc:	str	r6, [r8], #4
   33ee0:	bgt	33ecc <npth_sleep@plt+0x1e7dc>
   33ee4:	ldr	r3, [sp, #68]	; 0x44
   33ee8:	ldr	r1, [sp, #36]	; 0x24
   33eec:	mov	r0, #0
   33ef0:	lsl	r2, r3, #3
   33ef4:	bl	155f4 <gcry_mpi_set_opaque@plt>
   33ef8:	ldr	r3, [sp, #84]	; 0x54
   33efc:	add	r2, sp, #136	; 0x88
   33f00:	str	r0, [r2, r3]
   33f04:	ldr	r3, [sp, #72]	; 0x48
   33f08:	ldr	r2, [pc, #556]	; 3413c <npth_sleep@plt+0x1ea4c>
   33f0c:	mov	r6, #0
   33f10:	mov	r1, #35	; 0x23
   33f14:	add	r0, sp, #328	; 0x148
   33f18:	str	r6, [sp, #116]	; 0x74
   33f1c:	bl	15264 <gpgrt_snprintf@plt>
   33f20:	mov	r1, #50	; 0x32
   33f24:	mov	r0, r4
   33f28:	bl	43c3c <npth_sleep@plt+0x2e54c>
   33f2c:	ldr	r1, [pc, #524]	; 34140 <npth_sleep@plt+0x1ea50>
   33f30:	mov	r0, r4
   33f34:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   33f38:	ldr	r3, [sp, #96]	; 0x60
   33f3c:	cmp	r3, r6
   33f40:	ble	33f74 <npth_sleep@plt+0x1e884>
   33f44:	ldr	r7, [pc, #504]	; 34144 <npth_sleep@plt+0x1ea54>
   33f48:	ldr	r9, [sp, #48]	; 0x30
   33f4c:	add	r8, sp, #252	; 0xfc
   33f50:	mov	r1, r7
   33f54:	mov	r0, r4
   33f58:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   33f5c:	ldr	r3, [sp, #96]	; 0x60
   33f60:	add	r6, r6, #1
   33f64:	cmp	r3, r6
   33f68:	str	r9, [r8, #4]!
   33f6c:	add	r9, r9, #4
   33f70:	bgt	33f50 <npth_sleep@plt+0x1e860>
   33f74:	mov	r0, r4
   33f78:	ldr	r1, [pc, #456]	; 34148 <npth_sleep@plt+0x1ea58>
   33f7c:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   33f80:	ldr	r3, [sp, #96]	; 0x60
   33f84:	add	r2, sp, #368	; 0x170
   33f88:	add	r6, r2, r6, lsl #2
   33f8c:	add	r2, sp, #136	; 0x88
   33f90:	add	r3, r2, r3, lsl #2
   33f94:	mov	r0, r4
   33f98:	ldr	r1, [pc, #428]	; 3414c <npth_sleep@plt+0x1ea5c>
   33f9c:	str	r3, [r6, #-112]	; 0xffffff90
   33fa0:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   33fa4:	mov	r6, #0
   33fa8:	mov	r0, r4
   33fac:	mov	r2, #1
   33fb0:	ldr	r1, [pc, #408]	; 34150 <npth_sleep@plt+0x1ea60>
   33fb4:	bl	43cec <npth_sleep@plt+0x2e5fc>
   33fb8:	mov	r0, r4
   33fbc:	mov	r1, r6
   33fc0:	str	r6, [sp, #112]	; 0x70
   33fc4:	bl	43e7c <npth_sleep@plt+0x2e78c>
   33fc8:	subs	r4, r0, #0
   33fcc:	beq	3401c <npth_sleep@plt+0x1e92c>
   33fd0:	mov	r1, r6
   33fd4:	add	r3, sp, #256	; 0x100
   33fd8:	mov	r2, r4
   33fdc:	add	r0, sp, #112	; 0x70
   33fe0:	bl	146b8 <gcry_sexp_build_array@plt>
   33fe4:	mov	r6, r0
   33fe8:	mov	r0, r4
   33fec:	bl	149dc <gcry_free@plt>
   33ff0:	cmp	r6, #0
   33ff4:	beq	3402c <npth_sleep@plt+0x1e93c>
   33ff8:	ldr	r0, [sp, #112]	; 0x70
   33ffc:	bl	148d4 <gcry_sexp_release@plt>
   34000:	ldr	r0, [sp, #116]	; 0x74
   34004:	bl	148d4 <gcry_sexp_release@plt>
   34008:	ldr	r0, [r5, #4]!
   3400c:	bl	1515c <gcry_mpi_release@plt>
   34010:	cmp	r5, fp
   34014:	bne	33de8 <npth_sleep@plt+0x1e6f8>
   34018:	b	33df8 <npth_sleep@plt+0x1e708>
   3401c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   34020:	subs	r3, r0, #0
   34024:	bne	340e4 <npth_sleep@plt+0x1e9f4>
   34028:	bl	149dc <gcry_free@plt>
   3402c:	add	r3, sp, #328	; 0x148
   34030:	ldr	r0, [sp, #112]	; 0x70
   34034:	ldr	r1, [sp, #104]	; 0x68
   34038:	str	r3, [sp, #24]
   3403c:	add	r3, sp, #304	; 0x130
   34040:	add	ip, sp, #312	; 0x138
   34044:	mov	r2, #8
   34048:	str	r3, [sp, #20]
   3404c:	mov	r3, #16
   34050:	str	ip, [sp, #12]
   34054:	str	r0, [sp, #4]
   34058:	str	r1, [sp]
   3405c:	str	r2, [sp, #16]
   34060:	str	r3, [sp, #8]
   34064:	ldr	r2, [pc, #232]	; 34154 <npth_sleep@plt+0x1ea64>
   34068:	ldr	r3, [sp, #92]	; 0x5c
   3406c:	mov	r1, #0
   34070:	add	r0, sp, #116	; 0x74
   34074:	bl	15240 <gcry_sexp_build@plt>
   34078:	mov	r6, r0
   3407c:	ldr	r0, [sp, #112]	; 0x70
   34080:	bl	148d4 <gcry_sexp_release@plt>
   34084:	cmp	r6, #0
   34088:	bne	34000 <npth_sleep@plt+0x1e910>
   3408c:	mov	r1, r6
   34090:	ldrd	r2, [sp, #56]	; 0x38
   34094:	ldr	r0, [sp, #116]	; 0x74
   34098:	bl	3ddd0 <npth_sleep@plt+0x286e0>
   3409c:	mov	r6, r0
   340a0:	b	34000 <npth_sleep@plt+0x1e910>
   340a4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   340a8:	ldr	r8, [sp, #32]
   340ac:	mov	r7, fp
   340b0:	mov	r4, #0
   340b4:	subs	r6, r0, #0
   340b8:	uxthne	r6, r6
   340bc:	orrne	r6, r6, #67108864	; 0x4000000
   340c0:	add	r4, r4, #1
   340c4:	ldr	r0, [r7, #4]!
   340c8:	bl	149dc <gcry_free@plt>
   340cc:	cmp	r4, r8
   340d0:	blt	340c0 <npth_sleep@plt+0x1e9d0>
   340d4:	cmp	r6, #0
   340d8:	bne	33de8 <npth_sleep@plt+0x1e6f8>
   340dc:	add	r4, sp, #120	; 0x78
   340e0:	b	33f04 <npth_sleep@plt+0x1e814>
   340e4:	uxth	r3, r3
   340e8:	mov	r0, r4
   340ec:	orr	r6, r3, #67108864	; 0x4000000
   340f0:	bl	149dc <gcry_free@plt>
   340f4:	b	33ff8 <npth_sleep@plt+0x1e908>
   340f8:	bl	14a60 <__stack_chk_fail@plt>
   340fc:	ldr	r3, [pc, #84]	; 34158 <npth_sleep@plt+0x1ea68>
   34100:	ldr	r2, [pc, #84]	; 3415c <npth_sleep@plt+0x1ea6c>
   34104:	ldr	r1, [pc, #84]	; 34160 <npth_sleep@plt+0x1ea70>
   34108:	ldr	r0, [pc, #84]	; 34164 <npth_sleep@plt+0x1ea74>
   3410c:	bl	156e4 <__assert_fail@plt>
   34110:	ldr	r3, [pc, #64]	; 34158 <npth_sleep@plt+0x1ea68>
   34114:	ldr	r2, [pc, #76]	; 34168 <npth_sleep@plt+0x1ea78>
   34118:	ldr	r1, [pc, #64]	; 34160 <npth_sleep@plt+0x1ea70>
   3411c:	ldr	r0, [pc, #72]	; 3416c <npth_sleep@plt+0x1ea7c>
   34120:	bl	156e4 <__assert_fail@plt>
   34124:	ldr	r3, [pc, #44]	; 34158 <npth_sleep@plt+0x1ea68>
   34128:	ldr	r2, [pc, #64]	; 34170 <npth_sleep@plt+0x1ea80>
   3412c:	ldr	r1, [pc, #44]	; 34160 <npth_sleep@plt+0x1ea70>
   34130:	ldr	r0, [pc, #60]	; 34174 <npth_sleep@plt+0x1ea84>
   34134:	bl	156e4 <__assert_fail@plt>
   34138:	andeq	ip, r6, r8, lsr r8
   3413c:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   34140:	andeq	r8, r5, r8, ror #15
   34144:	strdeq	r8, [r5], -r0
   34148:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   3414c:	andeq	r0, r5, r0, asr r5
   34150:	andeq	r5, r5, r8, asr r2
   34154:	andeq	r8, r5, r0, lsl #16
   34158:	andeq	r8, r5, ip, lsl r2
   3415c:	andeq	r0, r0, r9, ror r4
   34160:	andeq	r8, r5, r8, asr #7
   34164:	ldrdeq	r8, [r5], -r0
   34168:	andeq	r0, r0, r3, asr r4
   3416c:	andeq	r8, r5, r8, lsr #15
   34170:	andeq	r0, r0, r4, asr r4
   34174:			; <UNDEFINED> instruction: 0x000587b8
   34178:	ldrb	r3, [r1]
   3417c:	cmp	r3, #0
   34180:	beq	342ac <npth_sleep@plt+0x1ebbc>
   34184:	cmp	r3, #9
   34188:	cmpne	r3, #32
   3418c:	push	{r4, r5, r6, r7, r8, lr}
   34190:	movne	r6, #1
   34194:	moveq	r6, #0
   34198:	beq	341f4 <npth_sleep@plt+0x1eb04>
   3419c:	add	r3, r1, #1
   341a0:	mov	r6, #0
   341a4:	b	341b4 <npth_sleep@plt+0x1eac4>
   341a8:	cmp	r4, #32
   341ac:	cmpne	r4, #9
   341b0:	beq	34208 <npth_sleep@plt+0x1eb18>
   341b4:	ldrb	r4, [r3]
   341b8:	mov	r5, r3
   341bc:	add	r6, r6, #1
   341c0:	cmp	r4, #0
   341c4:	add	r3, r3, #1
   341c8:	bne	341a8 <npth_sleep@plt+0x1eab8>
   341cc:	cmp	r6, #8
   341d0:	mov	r8, r0
   341d4:	mov	r7, r1
   341d8:	beq	34224 <npth_sleep@plt+0x1eb34>
   341dc:	cmp	r6, #11
   341e0:	beq	34254 <npth_sleep@plt+0x1eb64>
   341e4:	cmp	r6, #0
   341e8:	bne	34284 <npth_sleep@plt+0x1eb94>
   341ec:	mov	r0, #0
   341f0:	pop	{r4, r5, r6, r7, r8, pc}
   341f4:	cmp	r3, #9
   341f8:	cmpne	r3, #32
   341fc:	moveq	r5, r1
   34200:	bne	341ec <npth_sleep@plt+0x1eafc>
   34204:	ldrb	r4, [r5, #1]!
   34208:	cmp	r4, #9
   3420c:	cmpne	r4, #32
   34210:	beq	34204 <npth_sleep@plt+0x1eb14>
   34214:	cmp	r6, #8
   34218:	mov	r8, r0
   3421c:	mov	r7, r1
   34220:	bne	341dc <npth_sleep@plt+0x1eaec>
   34224:	mov	r2, r6
   34228:	ldr	r1, [pc, #132]	; 342b4 <npth_sleep@plt+0x1ebc4>
   3422c:	mov	r0, r7
   34230:	bl	149e8 <memcmp@plt>
   34234:	cmp	r0, #0
   34238:	bne	34284 <npth_sleep@plt+0x1eb94>
   3423c:	ldr	r0, [r8, #12]
   34240:	mov	r1, r5
   34244:	ldr	r3, [r8, #8]
   34248:	blx	r3
   3424c:	mov	r0, #0
   34250:	pop	{r4, r5, r6, r7, r8, pc}
   34254:	mov	r2, r6
   34258:	ldr	r1, [pc, #88]	; 342b8 <npth_sleep@plt+0x1ebc8>
   3425c:	mov	r0, r7
   34260:	bl	149e8 <memcmp@plt>
   34264:	cmp	r0, #0
   34268:	bne	34284 <npth_sleep@plt+0x1eb94>
   3426c:	ldr	r0, [r8, #4]
   34270:	mov	r1, r5
   34274:	ldr	r3, [r8]
   34278:	blx	r3
   3427c:	mov	r0, #0
   34280:	pop	{r4, r5, r6, r7, r8, pc}
   34284:	cmp	r4, #0
   34288:	beq	341ec <npth_sleep@plt+0x1eafc>
   3428c:	ldr	r0, [r8, #20]
   34290:	mov	r3, r5
   34294:	mov	r2, r6
   34298:	mov	r1, r7
   3429c:	ldr	r4, [r8, #16]
   342a0:	blx	r4
   342a4:	mov	r0, #0
   342a8:	pop	{r4, r5, r6, r7, r8, pc}
   342ac:	mov	r0, #0
   342b0:	bx	lr
   342b4:	muleq	r5, ip, r8
   342b8:	andeq	r8, r5, r8, lsr #17
   342bc:	cmp	r1, #0
   342c0:	bxne	lr
   342c4:	mov	r0, #25
   342c8:	b	15498 <gcry_control@plt>
   342cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   342d0:	sub	sp, sp, #188	; 0xbc
   342d4:	ldr	r7, [pc, #1428]	; 34870 <npth_sleep@plt+0x1f180>
   342d8:	ldr	r5, [pc, #1428]	; 34874 <npth_sleep@plt+0x1f184>
   342dc:	mov	r3, #0
   342e0:	ldr	r4, [r7, #48]	; 0x30
   342e4:	ldr	r2, [r5]
   342e8:	cmp	r4, #0
   342ec:	str	r2, [sp, #180]	; 0xb4
   342f0:	str	r3, [sp, #24]
   342f4:	bne	34344 <npth_sleep@plt+0x1ec54>
   342f8:	mov	r6, r0
   342fc:	ldr	r0, [r0, #12]
   34300:	cmp	r0, r3
   34304:	beq	343f4 <npth_sleep@plt+0x1ed04>
   34308:	ldr	r4, [r0, #12]
   3430c:	cmp	r4, #0
   34310:	bne	34424 <npth_sleep@plt+0x1ed34>
   34314:	ldr	r2, [r0, #8]
   34318:	mov	r3, #1
   3431c:	cmp	r2, #0
   34320:	str	r3, [r0, #12]
   34324:	beq	3434c <npth_sleep@plt+0x1ec5c>
   34328:	ldr	r2, [sp, #180]	; 0xb4
   3432c:	ldr	r3, [r5]
   34330:	mov	r0, r4
   34334:	cmp	r2, r3
   34338:	bne	3486c <npth_sleep@plt+0x1f17c>
   3433c:	add	sp, sp, #188	; 0xbc
   34340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34344:	ldr	r4, [pc, #1324]	; 34878 <npth_sleep@plt+0x1f188>
   34348:	b	34328 <npth_sleep@plt+0x1ec38>
   3434c:	ldr	r8, [pc, #1320]	; 3487c <npth_sleep@plt+0x1f18c>
   34350:	add	r0, r8, #4
   34354:	bl	146c4 <npth_mutex_lock@plt>
   34358:	subs	r4, r0, #0
   3435c:	bne	3464c <npth_sleep@plt+0x1ef5c>
   34360:	ldr	r3, [r8, #28]
   34364:	cmp	r3, #0
   34368:	beq	34378 <npth_sleep@plt+0x1ec88>
   3436c:	ldr	r2, [r8, #32]
   34370:	cmp	r2, #0
   34374:	bne	34494 <npth_sleep@plt+0x1eda4>
   34378:	add	r0, sp, #24
   3437c:	bl	14f34 <assuan_new@plt>
   34380:	subs	r9, r0, #0
   34384:	bne	3462c <npth_sleep@plt+0x1ef3c>
   34388:	ldr	sl, [r8, #36]	; 0x24
   3438c:	cmp	sl, #0
   34390:	beq	344bc <npth_sleep@plt+0x1edcc>
   34394:	mov	r1, sl
   34398:	mov	r3, r9
   3439c:	mov	r2, r9
   343a0:	ldr	r0, [sp, #24]
   343a4:	bl	156b4 <assuan_socket_connect@plt>
   343a8:	subs	sl, r0, #0
   343ac:	bne	34438 <npth_sleep@plt+0x1ed48>
   343b0:	ldr	r3, [r7, #4]
   343b4:	cmp	r3, #0
   343b8:	bne	34690 <npth_sleep@plt+0x1efa0>
   343bc:	mov	r0, #0
   343c0:	bl	149dc <gcry_free@plt>
   343c4:	ldr	r3, [r6, #12]
   343c8:	ldr	r2, [sp, #24]
   343cc:	str	r2, [r3, #8]
   343d0:	ldr	r0, [pc, #1192]	; 34880 <npth_sleep@plt+0x1f190>
   343d4:	bl	14664 <pthread_mutex_unlock@plt>
   343d8:	cmp	r0, #0
   343dc:	beq	34328 <npth_sleep@plt+0x1ec38>
   343e0:	bl	14dcc <strerror@plt>
   343e4:	mov	r1, r0
   343e8:	ldr	r0, [pc, #1172]	; 34884 <npth_sleep@plt+0x1f194>
   343ec:	bl	3d484 <npth_sleep@plt+0x27d94>
   343f0:	b	34328 <npth_sleep@plt+0x1ec38>
   343f4:	mov	r1, #16
   343f8:	mov	r0, #1
   343fc:	bl	150fc <gcry_calloc@plt>
   34400:	cmp	r0, #0
   34404:	str	r0, [r6, #12]
   34408:	beq	3467c <npth_sleep@plt+0x1ef8c>
   3440c:	ldr	r3, [pc, #1128]	; 3487c <npth_sleep@plt+0x1f18c>
   34410:	str	r6, [r0, #4]
   34414:	ldr	r2, [r3]
   34418:	str	r0, [r3]
   3441c:	str	r2, [r0]
   34420:	b	34308 <npth_sleep@plt+0x1ec18>
   34424:	mov	r1, r4
   34428:	ldr	r0, [pc, #1112]	; 34888 <npth_sleep@plt+0x1f198>
   3442c:	bl	3d484 <npth_sleep@plt+0x27d94>
   34430:	ldr	r4, [pc, #1108]	; 3488c <npth_sleep@plt+0x1f19c>
   34434:	b	34328 <npth_sleep@plt+0x1ec38>
   34438:	ldr	r4, [r8, #36]	; 0x24
   3443c:	bl	15408 <gpg_strerror@plt>
   34440:	mov	r1, r4
   34444:	ldr	r4, [pc, #1092]	; 34890 <npth_sleep@plt+0x1f1a0>
   34448:	mov	r2, r0
   3444c:	ldr	r0, [pc, #1088]	; 34894 <npth_sleep@plt+0x1f1a4>
   34450:	bl	3d484 <npth_sleep@plt+0x27d94>
   34454:	mov	r0, r9
   34458:	bl	149dc <gcry_free@plt>
   3445c:	ldr	r3, [r6, #12]
   34460:	ldr	r1, [r3, #12]
   34464:	cmp	r1, #1
   34468:	beq	34478 <npth_sleep@plt+0x1ed88>
   3446c:	ldr	r0, [pc, #1060]	; 34898 <npth_sleep@plt+0x1f1a8>
   34470:	bl	3d484 <npth_sleep@plt+0x27d94>
   34474:	ldr	r3, [r6, #12]
   34478:	ldr	r0, [sp, #24]
   3447c:	mov	r2, #0
   34480:	cmp	r0, r2
   34484:	str	r2, [r3, #12]
   34488:	beq	343d0 <npth_sleep@plt+0x1ece0>
   3448c:	bl	15318 <assuan_release@plt>
   34490:	b	343d0 <npth_sleep@plt+0x1ece0>
   34494:	ldr	r2, [r7, #4]
   34498:	str	r3, [sp, #24]
   3449c:	cmp	r2, #0
   344a0:	str	r4, [r8, #32]
   344a4:	beq	343bc <npth_sleep@plt+0x1eccc>
   344a8:	ldr	r0, [pc, #1004]	; 3489c <npth_sleep@plt+0x1f1ac>
   344ac:	bl	3d420 <npth_sleep@plt+0x27d30>
   344b0:	mov	r0, r4
   344b4:	bl	149dc <gcry_free@plt>
   344b8:	b	343c4 <npth_sleep@plt+0x1ecd4>
   344bc:	ldr	r9, [r8, #28]
   344c0:	cmp	r9, #0
   344c4:	bne	34664 <npth_sleep@plt+0x1ef74>
   344c8:	ldr	r3, [r7, #4]
   344cc:	cmp	r3, #0
   344d0:	bne	346a4 <npth_sleep@plt+0x1efb4>
   344d4:	mov	r0, #0
   344d8:	bl	14820 <fflush@plt>
   344dc:	subs	fp, r0, #0
   344e0:	bne	34714 <npth_sleep@plt+0x1f024>
   344e4:	ldr	sl, [r7, #44]	; 0x2c
   344e8:	cmp	sl, #0
   344ec:	beq	344fc <npth_sleep@plt+0x1ee0c>
   344f0:	ldrb	r3, [sl]
   344f4:	cmp	r3, #0
   344f8:	bne	3450c <npth_sleep@plt+0x1ee1c>
   344fc:	mov	r0, #3
   34500:	bl	402bc <npth_sleep@plt+0x2abcc>
   34504:	mov	sl, r0
   34508:	str	r0, [r7, #44]	; 0x2c
   3450c:	mov	r0, sl
   34510:	mov	r1, #47	; 0x2f
   34514:	bl	1533c <strrchr@plt>
   34518:	ldr	r3, [pc, #896]	; 348a0 <npth_sleep@plt+0x1f1b0>
   3451c:	str	r3, [sp, #64]	; 0x40
   34520:	cmp	r0, #0
   34524:	addne	sl, r0, #1
   34528:	str	sl, [sp, #60]	; 0x3c
   3452c:	bl	3fd68 <npth_sleep@plt+0x2a678>
   34530:	subs	sl, r0, #0
   34534:	beq	346b0 <npth_sleep@plt+0x1efc0>
   34538:	mov	r3, #0
   3453c:	str	r3, [sp, #68]	; 0x44
   34540:	ldr	sl, [r7, #112]	; 0x70
   34544:	cmp	sl, #0
   34548:	beq	346d8 <npth_sleep@plt+0x1efe8>
   3454c:	add	r3, sp, #184	; 0xb8
   34550:	ldr	r1, [pc, #844]	; 348a4 <npth_sleep@plt+0x1f1b4>
   34554:	add	fp, r3, fp, lsl #2
   34558:	mov	r2, #128	; 0x80
   3455c:	mov	r3, #0
   34560:	mvn	r0, #0
   34564:	str	r2, [sp, #8]
   34568:	str	r3, [sp, #4]
   3456c:	str	r1, [sp]
   34570:	add	r3, sp, #48	; 0x30
   34574:	str	r0, [fp, #-136]	; 0xffffff78
   34578:	add	r2, sp, #60	; 0x3c
   3457c:	ldr	r1, [r7, #44]	; 0x2c
   34580:	ldr	r0, [sp, #24]
   34584:	bl	14d84 <assuan_pipe_connect@plt>
   34588:	cmp	r0, #0
   3458c:	bne	34790 <npth_sleep@plt+0x1f0a0>
   34590:	ldr	r3, [r7, #4]
   34594:	cmp	r3, #0
   34598:	bne	34784 <npth_sleep@plt+0x1f094>
   3459c:	ldr	r0, [r8, #36]	; 0x24
   345a0:	bl	149dc <gcry_free@plt>
   345a4:	mov	sl, #0
   345a8:	add	r0, sp, #32
   345ac:	mov	r1, #256	; 0x100
   345b0:	str	sl, [r8, #36]	; 0x24
   345b4:	bl	43c3c <npth_sleep@plt+0x2e54c>
   345b8:	add	r3, sp, #32
   345bc:	ldr	r2, [pc, #740]	; 348a8 <npth_sleep@plt+0x1f1b8>
   345c0:	ldr	r1, [pc, #740]	; 348ac <npth_sleep@plt+0x1f1bc>
   345c4:	str	sl, [sp, #12]
   345c8:	str	sl, [sp, #8]
   345cc:	str	sl, [sp, #4]
   345d0:	str	sl, [sp]
   345d4:	ldr	r0, [sp, #24]
   345d8:	bl	14d24 <assuan_transact@plt>
   345dc:	add	r0, sp, #32
   345e0:	add	r1, sp, #28
   345e4:	bl	43e7c <npth_sleep@plt+0x2e78c>
   345e8:	subs	fp, r0, #0
   345ec:	beq	345fc <npth_sleep@plt+0x1ef0c>
   345f0:	ldr	r0, [sp, #28]
   345f4:	cmp	r0, sl
   345f8:	bne	347b0 <npth_sleep@plt+0x1f0c0>
   345fc:	mov	r0, fp
   34600:	bl	149dc <gcry_free@plt>
   34604:	ldr	r3, [r7, #20]
   34608:	cmp	r3, #0
   3460c:	bne	34748 <npth_sleep@plt+0x1f058>
   34610:	ldr	r2, [sp, #24]
   34614:	mov	r3, #0
   34618:	strd	r2, [r8, #28]
   3461c:	bl	19f40 <npth_sleep@plt+0x4850>
   34620:	mov	r0, r9
   34624:	bl	149dc <gcry_free@plt>
   34628:	b	343c4 <npth_sleep@plt+0x1ecd4>
   3462c:	bl	15408 <gpg_strerror@plt>
   34630:	mov	r4, r9
   34634:	mov	r1, r0
   34638:	ldr	r0, [pc, #624]	; 348b0 <npth_sleep@plt+0x1f1c0>
   3463c:	bl	3d484 <npth_sleep@plt+0x27d94>
   34640:	mov	r0, #0
   34644:	bl	149dc <gcry_free@plt>
   34648:	b	3445c <npth_sleep@plt+0x1ed6c>
   3464c:	bl	14dcc <strerror@plt>
   34650:	ldr	r4, [pc, #564]	; 3488c <npth_sleep@plt+0x1f19c>
   34654:	mov	r1, r0
   34658:	ldr	r0, [pc, #596]	; 348b4 <npth_sleep@plt+0x1f1c4>
   3465c:	bl	3d484 <npth_sleep@plt+0x27d94>
   34660:	b	34328 <npth_sleep@plt+0x1ec38>
   34664:	ldr	r0, [pc, #588]	; 348b8 <npth_sleep@plt+0x1f1c8>
   34668:	bl	3d420 <npth_sleep@plt+0x27d30>
   3466c:	mov	r0, sl
   34670:	bl	149dc <gcry_free@plt>
   34674:	ldr	r4, [pc, #532]	; 34890 <npth_sleep@plt+0x1f1a0>
   34678:	b	3445c <npth_sleep@plt+0x1ed6c>
   3467c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   34680:	cmp	r0, #0
   34684:	uxthne	r0, r0
   34688:	orrne	r4, r0, #67108864	; 0x4000000
   3468c:	b	34328 <npth_sleep@plt+0x1ec38>
   34690:	ldr	r0, [pc, #548]	; 348bc <npth_sleep@plt+0x1f1cc>
   34694:	bl	3d420 <npth_sleep@plt+0x27d30>
   34698:	mov	r0, sl
   3469c:	bl	149dc <gcry_free@plt>
   346a0:	b	343c4 <npth_sleep@plt+0x1ecd4>
   346a4:	ldr	r0, [pc, #532]	; 348c0 <npth_sleep@plt+0x1f1d0>
   346a8:	bl	3d420 <npth_sleep@plt+0x27d30>
   346ac:	b	344d4 <npth_sleep@plt+0x1ede4>
   346b0:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   346b4:	mov	r1, sl
   346b8:	bl	38084 <npth_sleep@plt+0x22994>
   346bc:	subs	r9, r0, #0
   346c0:	beq	34848 <npth_sleep@plt+0x1f158>
   346c4:	ldr	r3, [pc, #504]	; 348c4 <npth_sleep@plt+0x1f1d4>
   346c8:	str	r9, [sp, #72]	; 0x48
   346cc:	str	sl, [sp, #76]	; 0x4c
   346d0:	str	r3, [sp, #68]	; 0x44
   346d4:	b	34540 <npth_sleep@plt+0x1ee50>
   346d8:	bl	3d2fc <npth_sleep@plt+0x27c0c>
   346dc:	cmn	r0, #1
   346e0:	moveq	fp, #1
   346e4:	beq	346f8 <npth_sleep@plt+0x1f008>
   346e8:	bl	3d2fc <npth_sleep@plt+0x27c0c>
   346ec:	mov	fp, #2
   346f0:	mov	sl, #1
   346f4:	str	r0, [sp, #48]	; 0x30
   346f8:	ldr	r3, [pc, #456]	; 348c8 <npth_sleep@plt+0x1f1d8>
   346fc:	ldr	r0, [r3]
   34700:	bl	151b0 <fileno@plt>
   34704:	add	r3, sp, #184	; 0xb8
   34708:	add	sl, r3, sl, lsl #2
   3470c:	str	r0, [sl, #-136]	; 0xffffff78
   34710:	b	3454c <npth_sleep@plt+0x1ee5c>
   34714:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   34718:	mov	r7, r0
   3471c:	bl	15084 <__errno_location@plt>
   34720:	cmp	r7, #0
   34724:	ldr	r0, [r0]
   34728:	bne	34808 <npth_sleep@plt+0x1f118>
   3472c:	bl	14dcc <strerror@plt>
   34730:	mov	r1, r0
   34734:	ldr	r0, [pc, #400]	; 348cc <npth_sleep@plt+0x1f1dc>
   34738:	bl	3d484 <npth_sleep@plt+0x27d94>
   3473c:	mov	r0, r7
   34740:	bl	149dc <gcry_free@plt>
   34744:	b	343c4 <npth_sleep@plt+0x1ecd4>
   34748:	add	r0, sp, #80	; 0x50
   3474c:	mov	r3, #12
   34750:	ldr	r2, [pc, #376]	; 348d0 <npth_sleep@plt+0x1f1e0>
   34754:	mov	r1, #100	; 0x64
   34758:	bl	15264 <gpgrt_snprintf@plt>
   3475c:	mov	r3, #0
   34760:	add	r1, sp, #80	; 0x50
   34764:	str	r3, [sp, #12]
   34768:	str	r3, [sp, #8]
   3476c:	str	r3, [sp, #4]
   34770:	str	r3, [sp]
   34774:	mov	r2, r3
   34778:	ldr	r0, [sp, #24]
   3477c:	bl	14d24 <assuan_transact@plt>
   34780:	b	34610 <npth_sleep@plt+0x1ef20>
   34784:	ldr	r0, [pc, #328]	; 348d4 <npth_sleep@plt+0x1f1e4>
   34788:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   3478c:	b	3459c <npth_sleep@plt+0x1eeac>
   34790:	bl	15408 <gpg_strerror@plt>
   34794:	ldr	r4, [pc, #244]	; 34890 <npth_sleep@plt+0x1f1a0>
   34798:	mov	r1, r0
   3479c:	ldr	r0, [pc, #308]	; 348d8 <npth_sleep@plt+0x1f1e8>
   347a0:	bl	3d484 <npth_sleep@plt+0x27d94>
   347a4:	mov	r0, r9
   347a8:	bl	149dc <gcry_free@plt>
   347ac:	b	3445c <npth_sleep@plt+0x1ed6c>
   347b0:	add	r0, r0, #1
   347b4:	bl	146d0 <gcry_malloc@plt>
   347b8:	cmp	r0, sl
   347bc:	str	r0, [r8, #36]	; 0x24
   347c0:	beq	3482c <npth_sleep@plt+0x1f13c>
   347c4:	ldr	r1, [sp, #28]
   347c8:	str	r0, [sp, #20]
   347cc:	mov	r3, r1
   347d0:	mov	r2, r3
   347d4:	mov	r1, fp
   347d8:	str	r3, [sp, #16]
   347dc:	bl	1491c <memcpy@plt>
   347e0:	ldr	r2, [r7]
   347e4:	ldr	r1, [sp, #16]
   347e8:	ldr	r3, [sp, #20]
   347ec:	tst	r2, #1024	; 0x400
   347f0:	strb	sl, [r3, r1]
   347f4:	beq	345fc <npth_sleep@plt+0x1ef0c>
   347f8:	mov	r1, r3
   347fc:	ldr	r0, [pc, #216]	; 348dc <npth_sleep@plt+0x1f1ec>
   34800:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   34804:	b	345fc <npth_sleep@plt+0x1ef0c>
   34808:	bl	14dcc <strerror@plt>
   3480c:	uxth	r4, r7
   34810:	orr	r4, r4, #67108864	; 0x4000000
   34814:	mov	r1, r0
   34818:	ldr	r0, [pc, #172]	; 348cc <npth_sleep@plt+0x1f1dc>
   3481c:	bl	3d484 <npth_sleep@plt+0x27d94>
   34820:	mov	r0, #0
   34824:	bl	149dc <gcry_free@plt>
   34828:	b	3445c <npth_sleep@plt+0x1ed6c>
   3482c:	bl	15084 <__errno_location@plt>
   34830:	ldr	r0, [r0]
   34834:	bl	14dcc <strerror@plt>
   34838:	mov	r1, r0
   3483c:	ldr	r0, [pc, #156]	; 348e0 <npth_sleep@plt+0x1f1f0>
   34840:	bl	3d484 <npth_sleep@plt+0x27d94>
   34844:	b	345fc <npth_sleep@plt+0x1ef0c>
   34848:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3484c:	cmp	r0, #0
   34850:	uxthne	r0, r0
   34854:	orrne	r0, r0, #67108864	; 0x4000000
   34858:	bl	15408 <gpg_strerror@plt>
   3485c:	mov	r1, r0
   34860:	ldr	r0, [pc, #124]	; 348e4 <npth_sleep@plt+0x1f1f4>
   34864:	bl	3d484 <npth_sleep@plt+0x27d94>
   34868:	b	343bc <npth_sleep@plt+0x1eccc>
   3486c:	bl	14a60 <__stack_chk_fail@plt>
   34870:	muleq	r6, r8, r9
   34874:	andeq	ip, r6, r8, lsr r8
   34878:	streq	r0, [r0], #-60	; 0xffffffc4
   3487c:	andeq	sp, r6, ip, ror #13
   34880:	strdeq	sp, [r6], -r0
   34884:	andeq	r8, r5, ip, lsl #22
   34888:			; <UNDEFINED> instruction: 0x000588b4
   3488c:	streq	r0, [r0], #-63	; 0xffffffc1
   34890:	streq	r0, [r0], #-119	; 0xffffff89
   34894:	andeq	r8, r5, r8, lsr r9
   34898:	andeq	r8, r5, r4, ror #21
   3489c:	andeq	r8, r5, r4, lsl #18
   348a0:	andeq	r8, r5, r4, ror #19
   348a4:			; <UNDEFINED> instruction: 0x000342bc
   348a8:	muleq	r4, r4, sp
   348ac:	andeq	r8, r5, r0, ror sl
   348b0:	andeq	pc, r4, r0, asr #5
   348b4:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   348b8:	andeq	r8, r5, r4, lsl #19
   348bc:	andeq	r8, r5, ip, asr r9
   348c0:	andeq	r8, r5, r0, asr #19
   348c4:	andeq	r8, r5, r4, lsl sl
   348c8:	andeq	sp, r6, r8, asr r5
   348cc:	andeq	r5, r5, r0, ror #28
   348d0:	andeq	r8, r5, ip, asr #21
   348d4:	andeq	r8, r5, r4, asr #20
   348d8:	andeq	r8, r5, r0, lsr #20
   348dc:	andeq	r8, r5, ip, lsr #21
   348e0:	andeq	r8, r5, r4, lsl #21
   348e4:	strdeq	r8, [r5], -r4
   348e8:	ldrb	r3, [r1]
   348ec:	cmp	r3, #0
   348f0:	beq	34a3c <npth_sleep@plt+0x1f34c>
   348f4:	cmp	r3, #9
   348f8:	cmpne	r3, #32
   348fc:	push	{r4, r5, r6, r7, r8, lr}
   34900:	movne	r2, #1
   34904:	moveq	r2, #0
   34908:	beq	3494c <npth_sleep@plt+0x1f25c>
   3490c:	add	ip, r1, #1
   34910:	mov	r2, #0
   34914:	b	34924 <npth_sleep@plt+0x1f234>
   34918:	cmp	r3, #32
   3491c:	cmpne	r3, #9
   34920:	beq	34960 <npth_sleep@plt+0x1f270>
   34924:	ldrb	r3, [ip]
   34928:	mov	r4, ip
   3492c:	add	r2, r2, #1
   34930:	cmp	r3, #0
   34934:	add	ip, ip, #1
   34938:	bne	34918 <npth_sleep@plt+0x1f228>
   3493c:	cmp	r2, #8
   34940:	beq	34974 <npth_sleep@plt+0x1f284>
   34944:	mov	r0, #0
   34948:	pop	{r4, r5, r6, r7, r8, pc}
   3494c:	cmp	r3, #9
   34950:	cmpne	r3, #32
   34954:	moveq	r4, r1
   34958:	bne	34944 <npth_sleep@plt+0x1f254>
   3495c:	ldrb	r3, [r4, #1]!
   34960:	cmp	r3, #9
   34964:	cmpne	r3, #32
   34968:	beq	3495c <npth_sleep@plt+0x1f26c>
   3496c:	cmp	r2, #8
   34970:	bne	34944 <npth_sleep@plt+0x1f254>
   34974:	mov	r6, r0
   34978:	mov	r0, r1
   3497c:	ldr	r1, [pc, #192]	; 34a44 <npth_sleep@plt+0x1f354>
   34980:	bl	149e8 <memcmp@plt>
   34984:	cmp	r0, #0
   34988:	bne	34944 <npth_sleep@plt+0x1f254>
   3498c:	ldr	r3, [r6]
   34990:	cmp	r3, #0
   34994:	bne	34a1c <npth_sleep@plt+0x1f32c>
   34998:	sub	r2, r4, #1
   3499c:	rsb	lr, r4, #1
   349a0:	add	r7, lr, r2
   349a4:	ldrb	r3, [r2, #1]!
   349a8:	and	r0, r3, #223	; 0xdf
   349ac:	sub	ip, r0, #65	; 0x41
   349b0:	sub	r1, r3, #48	; 0x30
   349b4:	cmp	r1, #9
   349b8:	cmphi	ip, #5
   349bc:	bls	349a0 <npth_sleep@plt+0x1f2b0>
   349c0:	cmp	r7, #0
   349c4:	beq	34a14 <npth_sleep@plt+0x1f324>
   349c8:	tst	r7, #1
   349cc:	bne	34a14 <npth_sleep@plt+0x1f324>
   349d0:	cmp	r3, #9
   349d4:	cmpne	r0, #0
   349d8:	movne	r5, #1
   349dc:	moveq	r5, #0
   349e0:	bne	34a14 <npth_sleep@plt+0x1f324>
   349e4:	add	r0, r7, #1
   349e8:	bl	146d0 <gcry_malloc@plt>
   349ec:	cmp	r0, #0
   349f0:	mov	r8, r0
   349f4:	str	r0, [r6]
   349f8:	beq	34a24 <npth_sleep@plt+0x1f334>
   349fc:	mov	r1, r4
   34a00:	mov	r2, r7
   34a04:	bl	1491c <memcpy@plt>
   34a08:	strb	r5, [r8, r7]
   34a0c:	mov	r0, r5
   34a10:	pop	{r4, r5, r6, r7, r8, pc}
   34a14:	ldr	r0, [pc, #44]	; 34a48 <npth_sleep@plt+0x1f358>
   34a18:	pop	{r4, r5, r6, r7, r8, pc}
   34a1c:	ldr	r0, [pc, #40]	; 34a4c <npth_sleep@plt+0x1f35c>
   34a20:	pop	{r4, r5, r6, r7, r8, pc}
   34a24:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   34a28:	cmp	r0, #0
   34a2c:	beq	34944 <npth_sleep@plt+0x1f254>
   34a30:	uxth	r0, r0
   34a34:	orr	r0, r0, #67108864	; 0x4000000
   34a38:	pop	{r4, r5, r6, r7, r8, pc}
   34a3c:	mov	r0, #0
   34a40:	bx	lr
   34a44:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   34a48:	streq	r0, [r0], #-280	; 0xfffffee8
   34a4c:	streq	r0, [r0], #-70	; 0xffffffba
   34a50:	push	{r4, lr}
   34a54:	bl	15060 <assuan_send_data@plt>
   34a58:	mov	r0, #0
   34a5c:	pop	{r4, pc}
   34a60:	push	{r4, r5, r6, r7, r8, lr}
   34a64:	sub	sp, sp, #24
   34a68:	ldr	r6, [pc, #596]	; 34cc4 <npth_sleep@plt+0x1f5d4>
   34a6c:	mov	r7, r1
   34a70:	mov	r4, r0
   34a74:	ldr	r3, [r6]
   34a78:	mov	r0, r1
   34a7c:	ldr	r1, [pc, #580]	; 34cc8 <npth_sleep@plt+0x1f5d8>
   34a80:	str	r3, [sp, #20]
   34a84:	bl	37a68 <npth_sleep@plt+0x22378>
   34a88:	subs	r5, r0, #0
   34a8c:	beq	34b00 <npth_sleep@plt+0x1f410>
   34a90:	mov	r0, #90	; 0x5a
   34a94:	bl	14d54 <gcry_malloc_secure@plt>
   34a98:	subs	r7, r0, #0
   34a9c:	beq	34b38 <npth_sleep@plt+0x1f448>
   34aa0:	mov	r8, #90	; 0x5a
   34aa4:	str	r8, [sp]
   34aa8:	mov	r2, r5
   34aac:	mov	r3, r7
   34ab0:	ldr	r5, [r4, #4]
   34ab4:	ldrd	r0, [r4, #8]
   34ab8:	blx	r5
   34abc:	subs	r5, r0, #0
   34ac0:	beq	34ae8 <npth_sleep@plt+0x1f3f8>
   34ac4:	mov	r0, r7
   34ac8:	bl	149dc <gcry_free@plt>
   34acc:	ldr	r2, [sp, #20]
   34ad0:	ldr	r3, [r6]
   34ad4:	mov	r0, r5
   34ad8:	cmp	r2, r3
   34adc:	bne	34cc0 <npth_sleep@plt+0x1f5d0>
   34ae0:	add	sp, sp, #24
   34ae4:	pop	{r4, r5, r6, r7, r8, pc}
   34ae8:	mov	r2, r8
   34aec:	ldr	r0, [r4]
   34af0:	mov	r1, r7
   34af4:	bl	15060 <assuan_send_data@plt>
   34af8:	mov	r5, r0
   34afc:	b	34ac4 <npth_sleep@plt+0x1f3d4>
   34b00:	ldr	r1, [pc, #452]	; 34ccc <npth_sleep@plt+0x1f5dc>
   34b04:	mov	r0, r7
   34b08:	bl	37a68 <npth_sleep@plt+0x22378>
   34b0c:	subs	r8, r0, #0
   34b10:	beq	34b4c <npth_sleep@plt+0x1f45c>
   34b14:	mov	r1, #1
   34b18:	str	r1, [sp]
   34b1c:	mov	r3, r5
   34b20:	mov	r2, r8
   34b24:	ldr	r5, [r4, #4]
   34b28:	ldrd	r0, [r4, #8]
   34b2c:	blx	r5
   34b30:	mov	r5, r0
   34b34:	b	34acc <npth_sleep@plt+0x1f3dc>
   34b38:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   34b3c:	subs	r5, r0, #0
   34b40:	uxthne	r5, r5
   34b44:	orrne	r5, r5, #67108864	; 0x4000000
   34b48:	b	34acc <npth_sleep@plt+0x1f3dc>
   34b4c:	ldr	r1, [pc, #380]	; 34cd0 <npth_sleep@plt+0x1f5e0>
   34b50:	mov	r0, r7
   34b54:	bl	37a68 <npth_sleep@plt+0x22378>
   34b58:	cmp	r0, #0
   34b5c:	beq	34b80 <npth_sleep@plt+0x1f490>
   34b60:	str	r8, [sp]
   34b64:	mov	r3, r8
   34b68:	ldr	r5, [r4, #4]
   34b6c:	ldr	r2, [pc, #352]	; 34cd4 <npth_sleep@plt+0x1f5e4>
   34b70:	ldrd	r0, [r4, #8]
   34b74:	blx	r5
   34b78:	mov	r5, r0
   34b7c:	b	34acc <npth_sleep@plt+0x1f3dc>
   34b80:	ldr	r5, [r4, #16]
   34b84:	cmp	r5, #0
   34b88:	beq	34cac <npth_sleep@plt+0x1f5bc>
   34b8c:	ldr	r1, [pc, #324]	; 34cd8 <npth_sleep@plt+0x1f5e8>
   34b90:	mov	r0, r7
   34b94:	bl	14760 <strcmp@plt>
   34b98:	cmp	r0, #0
   34b9c:	beq	34be4 <npth_sleep@plt+0x1f4f4>
   34ba0:	ldr	r3, [pc, #308]	; 34cdc <npth_sleep@plt+0x1f5ec>
   34ba4:	mov	r0, r5
   34ba8:	str	r3, [sp]
   34bac:	add	r2, sp, #12
   34bb0:	add	r3, sp, #16
   34bb4:	mov	r1, r7
   34bb8:	bl	14b8c <assuan_inquire@plt>
   34bbc:	subs	r5, r0, #0
   34bc0:	bne	34c1c <npth_sleep@plt+0x1f52c>
   34bc4:	ldr	r0, [r4]
   34bc8:	ldr	r2, [sp, #16]
   34bcc:	ldr	r1, [sp, #12]
   34bd0:	bl	15060 <assuan_send_data@plt>
   34bd4:	mov	r5, r0
   34bd8:	ldr	r0, [sp, #12]
   34bdc:	bl	149dc <gcry_free@plt>
   34be0:	b	34acc <npth_sleep@plt+0x1f3dc>
   34be4:	mov	r0, r5
   34be8:	mov	r1, #2
   34bec:	bl	14cf4 <assuan_get_flag@plt>
   34bf0:	cmp	r0, #0
   34bf4:	beq	34c38 <npth_sleep@plt+0x1f548>
   34bf8:	ldr	r2, [pc, #220]	; 34cdc <npth_sleep@plt+0x1f5ec>
   34bfc:	add	r3, sp, #16
   34c00:	str	r2, [sp]
   34c04:	mov	r1, r7
   34c08:	add	r2, sp, #12
   34c0c:	ldr	r0, [r4, #16]
   34c10:	bl	14b8c <assuan_inquire@plt>
   34c14:	subs	r5, r0, #0
   34c18:	beq	34c70 <npth_sleep@plt+0x1f580>
   34c1c:	mov	r0, r5
   34c20:	bl	15408 <gpg_strerror@plt>
   34c24:	mov	r1, r7
   34c28:	mov	r2, r0
   34c2c:	ldr	r0, [pc, #172]	; 34ce0 <npth_sleep@plt+0x1f5f0>
   34c30:	bl	3d484 <npth_sleep@plt+0x27d94>
   34c34:	b	34acc <npth_sleep@plt+0x1f3dc>
   34c38:	ldr	r0, [r4, #16]
   34c3c:	bl	14b5c <assuan_begin_confidential@plt>
   34c40:	ldr	r2, [pc, #148]	; 34cdc <npth_sleep@plt+0x1f5ec>
   34c44:	add	r3, sp, #16
   34c48:	str	r2, [sp]
   34c4c:	mov	r1, r7
   34c50:	add	r2, sp, #12
   34c54:	ldr	r0, [r4, #16]
   34c58:	bl	14b8c <assuan_inquire@plt>
   34c5c:	mov	r5, r0
   34c60:	ldr	r0, [r4, #16]
   34c64:	bl	14bbc <assuan_end_confidential@plt>
   34c68:	cmp	r5, #0
   34c6c:	bne	34c1c <npth_sleep@plt+0x1f52c>
   34c70:	mov	r1, #2
   34c74:	ldr	r0, [r4]
   34c78:	bl	14cf4 <assuan_get_flag@plt>
   34c7c:	cmp	r0, #0
   34c80:	bne	34bc4 <npth_sleep@plt+0x1f4d4>
   34c84:	ldr	r0, [r4]
   34c88:	bl	14b5c <assuan_begin_confidential@plt>
   34c8c:	ldr	r2, [sp, #16]
   34c90:	ldr	r1, [sp, #12]
   34c94:	ldr	r0, [r4]
   34c98:	bl	15060 <assuan_send_data@plt>
   34c9c:	mov	r5, r0
   34ca0:	ldr	r0, [r4]
   34ca4:	bl	14bbc <assuan_end_confidential@plt>
   34ca8:	b	34bd8 <npth_sleep@plt+0x1f4e8>
   34cac:	mov	r1, r7
   34cb0:	ldr	r0, [pc, #44]	; 34ce4 <npth_sleep@plt+0x1f5f4>
   34cb4:	bl	3d484 <npth_sleep@plt+0x27d94>
   34cb8:	ldr	r5, [pc, #40]	; 34ce8 <npth_sleep@plt+0x1f5f8>
   34cbc:	b	34acc <npth_sleep@plt+0x1f3dc>
   34cc0:	bl	14a60 <__stack_chk_fail@plt>
   34cc4:	andeq	ip, r6, r8, lsr r8
   34cc8:	andeq	r8, r5, r8, lsr fp
   34ccc:	andeq	r8, r5, r0, asr #22
   34cd0:	andeq	r8, r5, r4, asr fp
   34cd4:	andeq	r5, r5, r8, asr r2
   34cd8:	andeq	r4, r5, r8, ror r3
   34cdc:	andeq	r1, r0, r0, lsr #31
   34ce0:	andeq	r8, r5, r8, ror #22
   34ce4:	andeq	r8, r5, ip, lsl #23
   34ce8:	streq	r0, [r0], #-281	; 0xfffffee7
   34cec:	push	{r4, r5, r6, lr}
   34cf0:	mov	r5, r1
   34cf4:	mov	r4, r0
   34cf8:	ldr	r1, [pc, #48]	; 34d30 <npth_sleep@plt+0x1f640>
   34cfc:	mov	r0, r5
   34d00:	bl	37a68 <npth_sleep@plt+0x22378>
   34d04:	cmp	r0, #0
   34d08:	beq	34d20 <npth_sleep@plt+0x1f630>
   34d0c:	ldr	r2, [r4, #24]
   34d10:	ldr	r1, [r4, #20]
   34d14:	ldr	r0, [r4]
   34d18:	pop	{r4, r5, r6, lr}
   34d1c:	b	15060 <assuan_send_data@plt>
   34d20:	mov	r1, r5
   34d24:	mov	r0, r4
   34d28:	pop	{r4, r5, r6, lr}
   34d2c:	b	34a60 <npth_sleep@plt+0x1f370>
   34d30:	andeq	r4, r5, r8, ror r3
   34d34:	mov	r3, r1
   34d38:	push	{r4, lr}
   34d3c:	mov	r4, r0
   34d40:	ldr	r1, [pc, #36]	; 34d6c <npth_sleep@plt+0x1f67c>
   34d44:	mov	r0, r3
   34d48:	bl	37a68 <npth_sleep@plt+0x22378>
   34d4c:	cmp	r0, #0
   34d50:	beq	34d64 <npth_sleep@plt+0x1f674>
   34d54:	mov	r2, #10
   34d58:	mov	r1, #0
   34d5c:	bl	14784 <strtol@plt>
   34d60:	str	r0, [r4]
   34d64:	mov	r0, #0
   34d68:	pop	{r4, pc}
   34d6c:	andeq	r4, r5, r4, lsr #12
   34d70:	ldrb	r3, [r1]
   34d74:	cmp	r3, #0
   34d78:	beq	34e68 <npth_sleep@plt+0x1f778>
   34d7c:	cmp	r3, #32
   34d80:	cmpne	r3, #9
   34d84:	push	{r4, r5, r6, lr}
   34d88:	movne	r2, #1
   34d8c:	moveq	r2, #0
   34d90:	beq	34dd4 <npth_sleep@plt+0x1f6e4>
   34d94:	add	ip, r1, #1
   34d98:	mov	r2, #0
   34d9c:	b	34dac <npth_sleep@plt+0x1f6bc>
   34da0:	cmp	r3, #32
   34da4:	cmpne	r3, #9
   34da8:	beq	34de8 <npth_sleep@plt+0x1f6f8>
   34dac:	ldrb	r3, [ip]
   34db0:	mov	r4, ip
   34db4:	add	r2, r2, #1
   34db8:	cmp	r3, #0
   34dbc:	add	ip, ip, #1
   34dc0:	bne	34da0 <npth_sleep@plt+0x1f6b0>
   34dc4:	cmp	r2, #8
   34dc8:	beq	34dfc <npth_sleep@plt+0x1f70c>
   34dcc:	mov	r0, #0
   34dd0:	pop	{r4, r5, r6, pc}
   34dd4:	cmp	r3, #9
   34dd8:	cmpne	r3, #32
   34ddc:	moveq	r4, r1
   34de0:	bne	34dcc <npth_sleep@plt+0x1f6dc>
   34de4:	ldrb	r3, [r4, #1]!
   34de8:	cmp	r3, #9
   34dec:	cmpne	r3, #32
   34df0:	beq	34de4 <npth_sleep@plt+0x1f6f4>
   34df4:	cmp	r2, #8
   34df8:	bne	34dcc <npth_sleep@plt+0x1f6dc>
   34dfc:	mov	r5, r0
   34e00:	mov	r0, r1
   34e04:	ldr	r1, [pc, #116]	; 34e80 <npth_sleep@plt+0x1f790>
   34e08:	bl	149e8 <memcmp@plt>
   34e0c:	cmp	r0, #0
   34e10:	bne	34dcc <npth_sleep@plt+0x1f6dc>
   34e14:	sub	r1, r4, #1
   34e18:	rsb	lr, r4, #1
   34e1c:	add	ip, lr, r1
   34e20:	ldrb	r2, [r1, #1]!
   34e24:	bic	r3, r2, #32
   34e28:	sub	r3, r3, #65	; 0x41
   34e2c:	sub	r0, r2, #48	; 0x30
   34e30:	cmp	r0, #9
   34e34:	cmphi	r3, #5
   34e38:	bls	34e1c <npth_sleep@plt+0x1f72c>
   34e3c:	cmp	ip, #0
   34e40:	beq	34e58 <npth_sleep@plt+0x1f768>
   34e44:	cmp	r2, #0
   34e48:	andeq	r2, ip, #1
   34e4c:	movne	r2, #1
   34e50:	cmp	r2, #0
   34e54:	beq	34e70 <npth_sleep@plt+0x1f780>
   34e58:	ldr	r3, [pc, #36]	; 34e84 <npth_sleep@plt+0x1f794>
   34e5c:	mov	r0, #0
   34e60:	str	r3, [r5]
   34e64:	pop	{r4, r5, r6, pc}
   34e68:	mov	r0, #0
   34e6c:	bx	lr
   34e70:	mov	r1, r4
   34e74:	add	r0, r5, #4
   34e78:	bl	38d70 <npth_sleep@plt+0x23680>
   34e7c:	b	34dcc <npth_sleep@plt+0x1f6dc>
   34e80:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   34e84:	streq	r0, [r0], #-280	; 0xfffffee8
   34e88:	push	{r4, r5, lr}
   34e8c:	sub	sp, sp, #212	; 0xd4
   34e90:	ldr	r4, [pc, #308]	; 34fcc <npth_sleep@plt+0x1f8dc>
   34e94:	ldrb	r3, [r1]
   34e98:	ldr	r2, [r4]
   34e9c:	cmp	r3, #35	; 0x23
   34ea0:	str	r2, [sp, #204]	; 0xcc
   34ea4:	beq	34f78 <npth_sleep@plt+0x1f888>
   34ea8:	cmp	r3, #0
   34eac:	beq	34fb8 <npth_sleep@plt+0x1f8c8>
   34eb0:	cmp	r3, #32
   34eb4:	cmpne	r3, #9
   34eb8:	movne	r2, #1
   34ebc:	moveq	r2, #0
   34ec0:	beq	34fc0 <npth_sleep@plt+0x1f8d0>
   34ec4:	add	ip, r1, #1
   34ec8:	add	lr, sp, #3
   34ecc:	mov	r2, #0
   34ed0:	b	34ee4 <npth_sleep@plt+0x1f7f4>
   34ed4:	cmp	r3, #9
   34ed8:	beq	34f94 <npth_sleep@plt+0x1f8a4>
   34edc:	cmp	r2, #199	; 0xc7
   34ee0:	beq	34fac <npth_sleep@plt+0x1f8bc>
   34ee4:	strb	r3, [lr, #1]!
   34ee8:	ldrb	r3, [ip]
   34eec:	mov	r1, ip
   34ef0:	add	r2, r2, #1
   34ef4:	ands	r5, r3, #223	; 0xdf
   34ef8:	add	ip, ip, #1
   34efc:	bne	34ed4 <npth_sleep@plt+0x1f7e4>
   34f00:	add	ip, sp, #208	; 0xd0
   34f04:	add	r2, ip, r2
   34f08:	cmp	r3, #0
   34f0c:	strb	r5, [r2, #-204]	; 0xffffff34
   34f10:	beq	34f3c <npth_sleep@plt+0x1f84c>
   34f14:	cmp	r3, #9
   34f18:	cmpne	r3, #32
   34f1c:	bne	34f30 <npth_sleep@plt+0x1f840>
   34f20:	b	34fa4 <npth_sleep@plt+0x1f8b4>
   34f24:	cmp	r3, #32
   34f28:	cmpne	r3, #9
   34f2c:	beq	34f68 <npth_sleep@plt+0x1f878>
   34f30:	ldrb	r3, [r1, #1]!
   34f34:	cmp	r3, #0
   34f38:	bne	34f24 <npth_sleep@plt+0x1f834>
   34f3c:	mov	r2, r1
   34f40:	add	r1, sp, #4
   34f44:	bl	14988 <assuan_write_status@plt>
   34f48:	ldr	r2, [sp, #204]	; 0xcc
   34f4c:	ldr	r3, [r4]
   34f50:	mov	r0, #0
   34f54:	cmp	r2, r3
   34f58:	bne	34fc8 <npth_sleep@plt+0x1f8d8>
   34f5c:	add	sp, sp, #212	; 0xd4
   34f60:	pop	{r4, r5, pc}
   34f64:	ldrb	r3, [r1, #1]!
   34f68:	cmp	r3, #9
   34f6c:	cmpne	r3, #32
   34f70:	beq	34f64 <npth_sleep@plt+0x1f874>
   34f74:	b	34f3c <npth_sleep@plt+0x1f84c>
   34f78:	ldrb	r2, [r1, #1]
   34f7c:	tst	r2, #223	; 0xdf
   34f80:	beq	34f8c <npth_sleep@plt+0x1f89c>
   34f84:	cmp	r2, #9
   34f88:	bne	34ec4 <npth_sleep@plt+0x1f7d4>
   34f8c:	bl	14aa8 <assuan_write_line@plt>
   34f90:	b	34f48 <npth_sleep@plt+0x1f858>
   34f94:	add	r3, sp, #208	; 0xd0
   34f98:	add	r2, r3, r2
   34f9c:	mov	r3, #0
   34fa0:	strb	r3, [r2, #-204]	; 0xffffff34
   34fa4:	ldrb	r3, [r1]
   34fa8:	b	34f68 <npth_sleep@plt+0x1f878>
   34fac:	mov	r2, #0
   34fb0:	strb	r2, [sp, #203]	; 0xcb
   34fb4:	b	34f14 <npth_sleep@plt+0x1f824>
   34fb8:	strb	r3, [sp, #4]
   34fbc:	b	34f3c <npth_sleep@plt+0x1f84c>
   34fc0:	strb	r2, [sp, #4]
   34fc4:	b	34fa4 <npth_sleep@plt+0x1f8b4>
   34fc8:	bl	14a60 <__stack_chk_fail@plt>
   34fcc:	andeq	ip, r6, r8, lsr r8
   34fd0:	ldr	r2, [r0, #8]
   34fd4:	cmp	r2, #0
   34fd8:	beq	34fe4 <npth_sleep@plt+0x1f8f4>
   34fdc:	mov	r0, #0
   34fe0:	bx	lr
   34fe4:	push	{r4, r5, r6, lr}
   34fe8:	ldrb	r3, [r1]
   34fec:	cmp	r3, #0
   34ff0:	beq	350a4 <npth_sleep@plt+0x1f9b4>
   34ff4:	cmp	r3, #32
   34ff8:	cmpne	r3, #9
   34ffc:	movne	ip, #1
   35000:	moveq	ip, #0
   35004:	beq	350b0 <npth_sleep@plt+0x1f9c0>
   35008:	add	ip, r1, #1
   3500c:	b	3501c <npth_sleep@plt+0x1f92c>
   35010:	cmp	r3, #32
   35014:	cmpne	r3, #9
   35018:	beq	3504c <npth_sleep@plt+0x1f95c>
   3501c:	ldrb	r3, [ip]
   35020:	mov	r4, ip
   35024:	add	r2, r2, #1
   35028:	cmp	r3, #0
   3502c:	add	ip, ip, #1
   35030:	bne	35010 <npth_sleep@plt+0x1f920>
   35034:	ldr	r3, [r0, #4]
   35038:	cmp	r3, r2
   3503c:	beq	35064 <npth_sleep@plt+0x1f974>
   35040:	mov	r0, #0
   35044:	pop	{r4, r5, r6, pc}
   35048:	ldrb	r3, [r4, #1]!
   3504c:	cmp	r3, #9
   35050:	cmpne	r3, #32
   35054:	beq	35048 <npth_sleep@plt+0x1f958>
   35058:	ldr	r3, [r0, #4]
   3505c:	cmp	r3, r2
   35060:	bne	35040 <npth_sleep@plt+0x1f950>
   35064:	mov	r5, r0
   35068:	mov	r0, r1
   3506c:	ldr	r1, [r5]
   35070:	bl	149e8 <memcmp@plt>
   35074:	cmp	r0, #0
   35078:	bne	35040 <npth_sleep@plt+0x1f950>
   3507c:	mov	r0, r4
   35080:	mov	r1, #255	; 0xff
   35084:	bl	42df0 <npth_sleep@plt+0x2d700>
   35088:	cmp	r0, #0
   3508c:	str	r0, [r5, #8]
   35090:	bne	35040 <npth_sleep@plt+0x1f950>
   35094:	bl	15084 <__errno_location@plt>
   35098:	ldr	r3, [r0]
   3509c:	str	r3, [r5, #12]
   350a0:	b	35040 <npth_sleep@plt+0x1f950>
   350a4:	mov	r2, r3
   350a8:	mov	r4, r1
   350ac:	b	35034 <npth_sleep@plt+0x1f944>
   350b0:	mov	r2, ip
   350b4:	mov	r4, r1
   350b8:	b	3504c <npth_sleep@plt+0x1f95c>
   350bc:	push	{r4, lr}
   350c0:	ldr	r4, [pc, #52]	; 350fc <npth_sleep@plt+0x1fa0c>
   350c4:	ldr	r1, [r4, #40]	; 0x28
   350c8:	cmp	r1, #0
   350cc:	popne	{r4, pc}
   350d0:	add	r0, r4, #4
   350d4:	bl	14958 <pthread_mutex_init@plt>
   350d8:	cmp	r0, #0
   350dc:	bne	350ec <npth_sleep@plt+0x1f9fc>
   350e0:	mov	r3, #1
   350e4:	str	r3, [r4, #40]	; 0x28
   350e8:	pop	{r4, pc}
   350ec:	bl	14dcc <strerror@plt>
   350f0:	mov	r1, r0
   350f4:	ldr	r0, [pc, #4]	; 35100 <npth_sleep@plt+0x1fa10>
   350f8:	bl	3d508 <npth_sleep@plt+0x27e18>
   350fc:	andeq	sp, r6, ip, ror #13
   35100:	andeq	r6, r5, ip, lsl #1
   35104:	push	{r4, r5, r6, lr}
   35108:	ldr	r4, [pc, #52]	; 35144 <npth_sleep@plt+0x1fa54>
   3510c:	ldr	r5, [r4, #28]
   35110:	mov	r0, r5
   35114:	bl	1554c <assuan_get_pid@plt>
   35118:	mov	r1, r5
   3511c:	ldr	r3, [r4, #32]
   35120:	mov	r2, r0
   35124:	ldr	r0, [pc, #28]	; 35148 <npth_sleep@plt+0x1fa58>
   35128:	bl	3d420 <npth_sleep@plt+0x27d30>
   3512c:	ldr	r1, [r4, #36]	; 0x24
   35130:	cmp	r1, #0
   35134:	popeq	{r4, r5, r6, pc}
   35138:	ldr	r0, [pc, #12]	; 3514c <npth_sleep@plt+0x1fa5c>
   3513c:	pop	{r4, r5, r6, lr}
   35140:	b	3d420 <npth_sleep@plt+0x27d30>
   35144:	andeq	sp, r6, ip, ror #13
   35148:	andeq	r8, r5, r8, lsr #23
   3514c:	andeq	r8, r5, r8, ror #23
   35150:	ldr	r3, [pc, #12]	; 35164 <npth_sleep@plt+0x1fa74>
   35154:	ldr	r0, [r3, #28]
   35158:	adds	r0, r0, #0
   3515c:	movne	r0, #1
   35160:	bx	lr
   35164:	andeq	sp, r6, ip, ror #13
   35168:	push	{r4, r5, r6, r7, lr}
   3516c:	sub	sp, sp, #20
   35170:	ldr	r4, [pc, #352]	; 352d8 <npth_sleep@plt+0x1fbe8>
   35174:	ldr	r5, [pc, #352]	; 352dc <npth_sleep@plt+0x1fbec>
   35178:	ldr	r2, [r4, #28]
   3517c:	ldr	r3, [r5]
   35180:	cmp	r2, #0
   35184:	str	r3, [sp, #12]
   35188:	beq	351e4 <npth_sleep@plt+0x1faf4>
   3518c:	add	r0, sp, #4
   35190:	bl	1476c <npth_clock_gettime@plt>
   35194:	ldr	r3, [sp, #4]
   35198:	add	r1, sp, #4
   3519c:	add	r3, r3, #1
   351a0:	add	r0, r4, #4
   351a4:	str	r3, [sp, #4]
   351a8:	bl	1536c <npth_mutex_timedlock@plt>
   351ac:	subs	r7, r0, #0
   351b0:	bne	351fc <npth_sleep@plt+0x1fb0c>
   351b4:	ldr	r0, [r4, #28]
   351b8:	cmp	r0, #0
   351bc:	beq	351d4 <npth_sleep@plt+0x1fae4>
   351c0:	bl	1554c <assuan_get_pid@plt>
   351c4:	add	r3, r0, #1
   351c8:	cmp	r3, #1
   351cc:	mov	r6, r0
   351d0:	bhi	35250 <npth_sleep@plt+0x1fb60>
   351d4:	ldr	r0, [pc, #260]	; 352e0 <npth_sleep@plt+0x1fbf0>
   351d8:	bl	14664 <pthread_mutex_unlock@plt>
   351dc:	cmp	r0, #0
   351e0:	bne	35228 <npth_sleep@plt+0x1fb38>
   351e4:	ldr	r2, [sp, #12]
   351e8:	ldr	r3, [r5]
   351ec:	cmp	r2, r3
   351f0:	bne	352d4 <npth_sleep@plt+0x1fbe4>
   351f4:	add	sp, sp, #20
   351f8:	pop	{r4, r5, r6, r7, pc}
   351fc:	cmp	r7, #110	; 0x6e
   35200:	bne	3523c <npth_sleep@plt+0x1fb4c>
   35204:	ldr	r3, [pc, #216]	; 352e4 <npth_sleep@plt+0x1fbf4>
   35208:	ldr	r3, [r3, #4]
   3520c:	cmp	r3, #1
   35210:	ble	351e4 <npth_sleep@plt+0x1faf4>
   35214:	bl	14dcc <strerror@plt>
   35218:	mov	r1, r0
   3521c:	ldr	r0, [pc, #196]	; 352e8 <npth_sleep@plt+0x1fbf8>
   35220:	bl	3d420 <npth_sleep@plt+0x27d30>
   35224:	b	351e4 <npth_sleep@plt+0x1faf4>
   35228:	bl	14dcc <strerror@plt>
   3522c:	mov	r1, r0
   35230:	ldr	r0, [pc, #180]	; 352ec <npth_sleep@plt+0x1fbfc>
   35234:	bl	3d484 <npth_sleep@plt+0x27d94>
   35238:	b	351e4 <npth_sleep@plt+0x1faf4>
   3523c:	bl	14dcc <strerror@plt>
   35240:	mov	r1, r0
   35244:	ldr	r0, [pc, #156]	; 352e8 <npth_sleep@plt+0x1fbf8>
   35248:	bl	3d484 <npth_sleep@plt+0x27d94>
   3524c:	b	351e4 <npth_sleep@plt+0x1faf4>
   35250:	mov	r2, #1
   35254:	mov	r1, r7
   35258:	bl	14c58 <waitpid@plt>
   3525c:	cmn	r0, #1
   35260:	cmpne	r6, r0
   35264:	bne	351d4 <npth_sleep@plt+0x1fae4>
   35268:	mov	r2, #1
   3526c:	mov	r1, r2
   35270:	ldr	r0, [r4, #28]
   35274:	bl	15444 <assuan_set_flag@plt>
   35278:	ldr	r0, [r4, #28]
   3527c:	bl	15318 <assuan_release@plt>
   35280:	ldr	r6, [r4]
   35284:	cmp	r6, #0
   35288:	beq	352b8 <npth_sleep@plt+0x1fbc8>
   3528c:	ldr	r0, [r6, #8]
   35290:	cmp	r0, #0
   35294:	beq	352ac <npth_sleep@plt+0x1fbbc>
   35298:	ldr	r3, [r4, #28]
   3529c:	cmp	r0, r3
   352a0:	beq	352a8 <npth_sleep@plt+0x1fbb8>
   352a4:	bl	15318 <assuan_release@plt>
   352a8:	str	r7, [r6, #8]
   352ac:	ldr	r6, [r6]
   352b0:	cmp	r6, #0
   352b4:	bne	3528c <npth_sleep@plt+0x1fb9c>
   352b8:	mov	r6, #0
   352bc:	ldr	r0, [r4, #36]	; 0x24
   352c0:	str	r6, [r4, #28]
   352c4:	str	r6, [r4, #32]
   352c8:	bl	149dc <gcry_free@plt>
   352cc:	str	r6, [r4, #36]	; 0x24
   352d0:	b	351d4 <npth_sleep@plt+0x1fae4>
   352d4:	bl	14a60 <__stack_chk_fail@plt>
   352d8:	andeq	sp, r6, ip, ror #13
   352dc:	andeq	ip, r6, r8, lsr r8
   352e0:	strdeq	sp, [r6], -r0
   352e4:	muleq	r6, r8, r9
   352e8:	andeq	r8, r5, ip, lsl #24
   352ec:	andeq	r8, r5, r8, asr ip
   352f0:	ldr	r1, [r0, #12]
   352f4:	cmp	r1, #0
   352f8:	beq	353a0 <npth_sleep@plt+0x1fcb0>
   352fc:	push	{r4, r5, lr}
   35300:	mov	r4, r0
   35304:	ldr	r0, [r1, #8]
   35308:	sub	sp, sp, #20
   3530c:	cmp	r0, #0
   35310:	ldr	r5, [pc, #204]	; 353e4 <npth_sleep@plt+0x1fcf4>
   35314:	beq	35334 <npth_sleep@plt+0x1fc44>
   35318:	ldr	r3, [r5, #28]
   3531c:	cmp	r0, r3
   35320:	beq	353a8 <npth_sleep@plt+0x1fcb8>
   35324:	bl	15318 <assuan_release@plt>
   35328:	ldr	r1, [r4, #12]
   3532c:	mov	r3, #0
   35330:	str	r3, [r1, #8]
   35334:	ldr	r2, [r5]
   35338:	cmp	r2, #0
   3533c:	beq	353d4 <npth_sleep@plt+0x1fce4>
   35340:	cmp	r2, r1
   35344:	bne	35378 <npth_sleep@plt+0x1fc88>
   35348:	ldr	r3, [r1]
   3534c:	str	r3, [r5]
   35350:	mov	r0, r1
   35354:	bl	149dc <gcry_free@plt>
   35358:	mov	r3, #0
   3535c:	mov	r0, #0
   35360:	str	r3, [r4, #12]
   35364:	add	sp, sp, #20
   35368:	pop	{r4, r5, pc}
   3536c:	cmp	r1, r3
   35370:	beq	35394 <npth_sleep@plt+0x1fca4>
   35374:	mov	r2, r3
   35378:	ldr	r3, [r2]
   3537c:	cmp	r3, #0
   35380:	bne	3536c <npth_sleep@plt+0x1fc7c>
   35384:	ldr	r2, [pc, #92]	; 353e8 <npth_sleep@plt+0x1fcf8>
   35388:	ldr	r1, [pc, #92]	; 353ec <npth_sleep@plt+0x1fcfc>
   3538c:	ldr	r0, [pc, #92]	; 353f0 <npth_sleep@plt+0x1fd00>
   35390:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   35394:	ldr	r3, [r1]
   35398:	str	r3, [r2]
   3539c:	b	35350 <npth_sleep@plt+0x1fc60>
   353a0:	mov	r0, #0
   353a4:	bx	lr
   353a8:	mov	r3, #0
   353ac:	str	r3, [sp, #12]
   353b0:	str	r3, [sp, #8]
   353b4:	str	r3, [sp, #4]
   353b8:	str	r3, [sp]
   353bc:	mov	r2, r3
   353c0:	ldr	r1, [pc, #44]	; 353f4 <npth_sleep@plt+0x1fd04>
   353c4:	bl	14d24 <assuan_transact@plt>
   353c8:	mov	r3, #1
   353cc:	str	r3, [r5, #32]
   353d0:	b	35328 <npth_sleep@plt+0x1fc38>
   353d4:	ldr	r2, [pc, #12]	; 353e8 <npth_sleep@plt+0x1fcf8>
   353d8:	ldr	r1, [pc, #24]	; 353f8 <npth_sleep@plt+0x1fd08>
   353dc:	ldr	r0, [pc, #12]	; 353f0 <npth_sleep@plt+0x1fd00>
   353e0:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   353e4:	andeq	sp, r6, ip, ror #13
   353e8:	andeq	r8, r5, r0, ror #16
   353ec:	andeq	r0, r0, r6, asr #4
   353f0:	andeq	r8, r5, ip, lsr #25
   353f4:	andeq	r8, r5, r4, lsr #25
   353f8:	andeq	r0, r0, fp, lsr r2
   353fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35400:	mov	sl, r2
   35404:	ldr	r4, [pc, #240]	; 354fc <npth_sleep@plt+0x1fe0c>
   35408:	sub	sp, sp, #60	; 0x3c
   3540c:	mov	r9, r3
   35410:	ldr	r2, [r4]
   35414:	mov	fp, r1
   35418:	str	r2, [sp, #52]	; 0x34
   3541c:	mov	r5, r0
   35420:	ldr	r8, [sp, #96]	; 0x60
   35424:	ldr	r7, [sp, #100]	; 0x64
   35428:	ldr	r6, [sp, #104]	; 0x68
   3542c:	bl	342cc <npth_sleep@plt+0x1ebdc>
   35430:	subs	r3, r0, #0
   35434:	beq	35454 <npth_sleep@plt+0x1fd64>
   35438:	ldr	r1, [sp, #52]	; 0x34
   3543c:	ldr	r2, [r4]
   35440:	mov	r0, r3
   35444:	cmp	r1, r2
   35448:	bne	354f8 <npth_sleep@plt+0x1fe08>
   3544c:	add	sp, sp, #60	; 0x3c
   35450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35454:	ldr	r1, [r5, #12]
   35458:	ldr	r2, [pc, #160]	; 35500 <npth_sleep@plt+0x1fe10>
   3545c:	str	fp, [sp, #28]
   35460:	ldr	r0, [r1, #8]
   35464:	str	r2, [sp, #8]
   35468:	add	r2, sp, #28
   3546c:	str	r3, [sp, #4]
   35470:	str	r3, [sp]
   35474:	str	r2, [sp, #12]
   35478:	ldr	r1, [pc, #132]	; 35504 <npth_sleep@plt+0x1fe14>
   3547c:	mov	r2, r3
   35480:	str	sl, [sp, #32]
   35484:	str	r9, [sp, #36]	; 0x24
   35488:	str	r8, [sp, #40]	; 0x28
   3548c:	str	r7, [sp, #44]	; 0x2c
   35490:	str	r6, [sp, #48]	; 0x30
   35494:	bl	14d24 <assuan_transact@plt>
   35498:	ldr	r2, [r5, #12]
   3549c:	ldr	r1, [r2, #12]
   354a0:	subs	r3, r0, #0
   354a4:	bne	354d8 <npth_sleep@plt+0x1fde8>
   354a8:	cmp	r1, #1
   354ac:	bne	354bc <npth_sleep@plt+0x1fdcc>
   354b0:	mov	r1, #0
   354b4:	str	r1, [r2, #12]
   354b8:	b	35438 <npth_sleep@plt+0x1fd48>
   354bc:	ldr	r0, [pc, #68]	; 35508 <npth_sleep@plt+0x1fe18>
   354c0:	bl	3d484 <npth_sleep@plt+0x27d94>
   354c4:	ldr	r2, [r5, #12]
   354c8:	mov	r1, #0
   354cc:	ldr	r3, [pc, #56]	; 3550c <npth_sleep@plt+0x1fe1c>
   354d0:	str	r1, [r2, #12]
   354d4:	b	35438 <npth_sleep@plt+0x1fd48>
   354d8:	cmp	r1, #1
   354dc:	beq	354b0 <npth_sleep@plt+0x1fdc0>
   354e0:	ldr	r0, [pc, #32]	; 35508 <npth_sleep@plt+0x1fe18>
   354e4:	str	r3, [sp, #20]
   354e8:	bl	3d484 <npth_sleep@plt+0x27d94>
   354ec:	ldr	r2, [r5, #12]
   354f0:	ldr	r3, [sp, #20]
   354f4:	b	354b0 <npth_sleep@plt+0x1fdc0>
   354f8:	bl	14a60 <__stack_chk_fail@plt>
   354fc:	andeq	ip, r6, r8, lsr r8
   35500:	andeq	r4, r3, r8, ror r1
   35504:	andeq	r8, r5, r4, asr #25
   35508:	andeq	r8, r5, r4, ror #21
   3550c:	streq	r0, [r0], #-63	; 0xffffffc1
   35510:	push	{r4, r5, r6, r7, r8, lr}
   35514:	sub	sp, sp, #1024	; 0x400
   35518:	ldr	r4, [pc, #280]	; 35638 <npth_sleep@plt+0x1ff48>
   3551c:	sub	sp, sp, #8
   35520:	mov	r8, r1
   35524:	ldr	r1, [r4]
   35528:	mov	r3, #0
   3552c:	mov	r7, r2
   35530:	str	r1, [sp, #1028]	; 0x404
   35534:	str	r3, [sp, #20]
   35538:	mov	r6, r0
   3553c:	bl	342cc <npth_sleep@plt+0x1ebdc>
   35540:	subs	r5, r0, #0
   35544:	bne	355d0 <npth_sleep@plt+0x1fee0>
   35548:	cmp	r7, #0
   3554c:	beq	355f0 <npth_sleep@plt+0x1ff00>
   35550:	add	r5, sp, #24
   35554:	mov	r3, r7
   35558:	mov	r0, r5
   3555c:	ldr	r2, [pc, #216]	; 3563c <npth_sleep@plt+0x1ff4c>
   35560:	ldr	r1, [pc, #216]	; 35640 <npth_sleep@plt+0x1ff50>
   35564:	bl	15264 <gpgrt_snprintf@plt>
   35568:	ldr	r3, [r6, #12]
   3556c:	ldr	ip, [pc, #208]	; 35644 <npth_sleep@plt+0x1ff54>
   35570:	add	r2, sp, #20
   35574:	ldr	r0, [r3, #8]
   35578:	mov	r3, #0
   3557c:	mov	r1, r5
   35580:	str	r2, [sp, #12]
   35584:	str	ip, [sp, #8]
   35588:	str	r3, [sp, #4]
   3558c:	str	r3, [sp]
   35590:	mov	r2, r3
   35594:	bl	14d24 <assuan_transact@plt>
   35598:	subs	r5, r0, #0
   3559c:	bne	3560c <npth_sleep@plt+0x1ff1c>
   355a0:	ldr	r3, [r6, #12]
   355a4:	ldr	r2, [sp, #20]
   355a8:	ldr	r1, [r3, #12]
   355ac:	str	r2, [r8]
   355b0:	cmp	r1, #1
   355b4:	beq	355c8 <npth_sleep@plt+0x1fed8>
   355b8:	ldr	r0, [pc, #136]	; 35648 <npth_sleep@plt+0x1ff58>
   355bc:	bl	3d484 <npth_sleep@plt+0x27d94>
   355c0:	ldr	r5, [pc, #132]	; 3564c <npth_sleep@plt+0x1ff5c>
   355c4:	ldr	r3, [r6, #12]
   355c8:	mov	r2, #0
   355cc:	str	r2, [r3, #12]
   355d0:	ldr	r2, [sp, #1028]	; 0x404
   355d4:	ldr	r3, [r4]
   355d8:	mov	r0, r5
   355dc:	cmp	r2, r3
   355e0:	bne	35634 <npth_sleep@plt+0x1ff44>
   355e4:	add	sp, sp, #1024	; 0x400
   355e8:	add	sp, sp, #8
   355ec:	pop	{r4, r5, r6, r7, r8, pc}
   355f0:	ldr	r2, [pc, #88]	; 35650 <npth_sleep@plt+0x1ff60>
   355f4:	add	r5, sp, #24
   355f8:	mov	r3, r5
   355fc:	ldm	r2, {r0, r1, r2}
   35600:	stmia	r3!, {r0, r1}
   35604:	strb	r2, [r3]
   35608:	b	35568 <npth_sleep@plt+0x1fe78>
   3560c:	ldr	r0, [sp, #20]
   35610:	bl	149dc <gcry_free@plt>
   35614:	ldr	r3, [r6, #12]
   35618:	ldr	r1, [r3, #12]
   3561c:	cmp	r1, #1
   35620:	beq	355c8 <npth_sleep@plt+0x1fed8>
   35624:	ldr	r0, [pc, #28]	; 35648 <npth_sleep@plt+0x1ff58>
   35628:	bl	3d484 <npth_sleep@plt+0x27d94>
   3562c:	ldr	r3, [r6, #12]
   35630:	b	355c8 <npth_sleep@plt+0x1fed8>
   35634:	bl	14a60 <__stack_chk_fail@plt>
   35638:	andeq	ip, r6, r8, lsr r8
   3563c:	ldrdeq	r8, [r5], -r4
   35640:	andeq	r0, r0, sl, ror #7
   35644:	andeq	r4, r3, r8, ror #17
   35648:	andeq	r8, r5, r4, ror #21
   3564c:	streq	r0, [r0], #-63	; 0xffffffc1
   35650:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   35654:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35658:	sub	sp, sp, #1088	; 0x440
   3565c:	sub	sp, sp, #4
   35660:	ldr	r6, [pc, #572]	; 358a4 <npth_sleep@plt+0x201b4>
   35664:	ldr	r7, [sp, #1144]	; 0x478
   35668:	mov	sl, r3
   3566c:	ldr	r3, [sp, #1128]	; 0x468
   35670:	ldr	ip, [r6]
   35674:	mov	lr, #0
   35678:	str	r3, [sp, #24]
   3567c:	ldr	r3, [sp, #1148]	; 0x47c
   35680:	str	lr, [r7]
   35684:	str	r1, [sp, #20]
   35688:	mov	fp, r2
   3568c:	str	ip, [sp, #1084]	; 0x43c
   35690:	mov	r5, r0
   35694:	ldr	r8, [sp, #1136]	; 0x470
   35698:	str	r3, [sp, #28]
   3569c:	bl	342cc <npth_sleep@plt+0x1ebdc>
   356a0:	subs	r4, r0, #0
   356a4:	bne	357f4 <npth_sleep@plt+0x20104>
   356a8:	ldr	r3, [sp, #1140]	; 0x474
   356ac:	ldr	r9, [pc, #500]	; 358a8 <npth_sleep@plt+0x201b8>
   356b0:	add	r3, r3, #25
   356b4:	cmp	r9, r3, lsl #1
   356b8:	bcc	35814 <npth_sleep@plt+0x20124>
   356bc:	ldr	r2, [pc, #488]	; 358ac <npth_sleep@plt+0x201bc>
   356c0:	add	r3, sp, #80	; 0x50
   356c4:	ldm	r2, {r0, r1, r2}
   356c8:	stmia	r3!, {r0, r1}
   356cc:	ldr	r1, [sp, #1140]	; 0x474
   356d0:	strb	r2, [r3]
   356d4:	mov	r0, r8
   356d8:	add	r2, sp, #88	; 0x58
   356dc:	bl	427e0 <npth_sleep@plt+0x2d0f0>
   356e0:	ldr	r2, [r5, #12]
   356e4:	mov	r3, r4
   356e8:	add	r1, sp, #80	; 0x50
   356ec:	ldr	r0, [r2, #8]
   356f0:	mov	r2, r4
   356f4:	str	r4, [sp, #12]
   356f8:	str	r4, [sp, #8]
   356fc:	str	r4, [sp, #4]
   35700:	str	r4, [sp]
   35704:	bl	14d24 <assuan_transact@plt>
   35708:	subs	r4, r0, #0
   3570c:	bne	35844 <npth_sleep@plt+0x20154>
   35710:	add	r0, sp, #36	; 0x24
   35714:	mov	r1, #1024	; 0x400
   35718:	bl	43c3c <npth_sleep@plt+0x2e54c>
   3571c:	ldr	r3, [r5, #12]
   35720:	ldr	r2, [r5, #140]	; 0x8c
   35724:	str	fp, [sp, #56]	; 0x38
   35728:	ldr	r3, [r3, #8]
   3572c:	cmp	r2, #0
   35730:	str	r3, [sp, #52]	; 0x34
   35734:	ldr	r3, [sp, #24]
   35738:	str	sl, [sp, #60]	; 0x3c
   3573c:	str	r3, [sp, #64]	; 0x40
   35740:	str	r4, [sp, #68]	; 0x44
   35744:	str	r4, [sp, #72]	; 0x48
   35748:	str	r4, [sp, #76]	; 0x4c
   3574c:	bne	35888 <npth_sleep@plt+0x20198>
   35750:	ldr	r3, [sp, #1132]	; 0x46c
   35754:	ldr	r1, [pc, #332]	; 358a8 <npth_sleep@plt+0x201b8>
   35758:	sub	r3, r3, #1
   3575c:	cmp	r3, #10
   35760:	add	r0, sp, #80	; 0x50
   35764:	ldrls	r2, [pc, #324]	; 358b0 <npth_sleep@plt+0x201c0>
   35768:	ldrhi	r3, [pc, #324]	; 358b4 <npth_sleep@plt+0x201c4>
   3576c:	addls	r3, r2, r3, lsl #2
   35770:	ldr	r2, [sp, #20]
   35774:	ldrls	r3, [r3, #16]
   35778:	str	r2, [sp]
   3577c:	ldr	r2, [pc, #308]	; 358b8 <npth_sleep@plt+0x201c8>
   35780:	bl	15264 <gpgrt_snprintf@plt>
   35784:	ldr	r2, [r5, #12]
   35788:	mov	r3, #0
   3578c:	ldr	ip, [pc, #296]	; 358bc <npth_sleep@plt+0x201cc>
   35790:	ldr	r0, [r2, #8]
   35794:	add	r2, sp, #52	; 0x34
   35798:	str	r3, [sp, #12]
   3579c:	strd	r2, [sp, #4]
   357a0:	add	r1, sp, #80	; 0x50
   357a4:	str	ip, [sp]
   357a8:	add	r3, sp, #36	; 0x24
   357ac:	ldr	r2, [pc, #268]	; 358c0 <npth_sleep@plt+0x201d0>
   357b0:	bl	14d24 <assuan_transact@plt>
   357b4:	subs	r4, r0, #0
   357b8:	bne	35834 <npth_sleep@plt+0x20144>
   357bc:	ldr	r1, [sp, #28]
   357c0:	add	r0, sp, #36	; 0x24
   357c4:	bl	43e7c <npth_sleep@plt+0x2e78c>
   357c8:	ldr	r3, [r5, #12]
   357cc:	ldr	r1, [r3, #12]
   357d0:	cmp	r1, #1
   357d4:	str	r0, [r7]
   357d8:	beq	357ec <npth_sleep@plt+0x200fc>
   357dc:	ldr	r0, [pc, #224]	; 358c4 <npth_sleep@plt+0x201d4>
   357e0:	bl	3d484 <npth_sleep@plt+0x27d94>
   357e4:	ldr	r4, [pc, #220]	; 358c8 <npth_sleep@plt+0x201d8>
   357e8:	ldr	r3, [r5, #12]
   357ec:	mov	r2, #0
   357f0:	str	r2, [r3, #12]
   357f4:	ldr	r2, [sp, #1084]	; 0x43c
   357f8:	ldr	r3, [r6]
   357fc:	mov	r0, r4
   35800:	cmp	r2, r3
   35804:	bne	358a0 <npth_sleep@plt+0x201b0>
   35808:	add	sp, sp, #1088	; 0x440
   3580c:	add	sp, sp, #4
   35810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35814:	ldr	r3, [r5, #12]
   35818:	ldr	r1, [r3, #12]
   3581c:	cmp	r1, #1
   35820:	bne	3586c <npth_sleep@plt+0x2017c>
   35824:	mov	r2, #0
   35828:	str	r2, [r3, #12]
   3582c:	mov	r4, #67108865	; 0x4000001
   35830:	b	357f4 <npth_sleep@plt+0x20104>
   35834:	add	r1, sp, #32
   35838:	add	r0, sp, #36	; 0x24
   3583c:	bl	43e7c <npth_sleep@plt+0x2e78c>
   35840:	bl	149dc <gcry_free@plt>
   35844:	ldr	r3, [r5, #12]
   35848:	ldr	r1, [r3, #12]
   3584c:	cmp	r1, #1
   35850:	beq	357ec <npth_sleep@plt+0x200fc>
   35854:	ldr	r0, [pc, #104]	; 358c4 <npth_sleep@plt+0x201d4>
   35858:	bl	3d484 <npth_sleep@plt+0x27d94>
   3585c:	ldr	r3, [r5, #12]
   35860:	mov	r2, #0
   35864:	str	r2, [r3, #12]
   35868:	b	357f4 <npth_sleep@plt+0x20104>
   3586c:	ldr	r0, [pc, #80]	; 358c4 <npth_sleep@plt+0x201d4>
   35870:	bl	3d484 <npth_sleep@plt+0x27d94>
   35874:	ldr	r3, [r5, #12]
   35878:	mov	r2, #0
   3587c:	mov	r4, #67108865	; 0x4000001
   35880:	str	r2, [r3, #12]
   35884:	b	357f4 <npth_sleep@plt+0x20104>
   35888:	ldr	r3, [sp, #20]
   3588c:	mov	r1, r9
   35890:	ldr	r2, [pc, #52]	; 358cc <npth_sleep@plt+0x201dc>
   35894:	add	r0, sp, #80	; 0x50
   35898:	bl	15264 <gpgrt_snprintf@plt>
   3589c:	b	35784 <npth_sleep@plt+0x20094>
   358a0:	bl	14a60 <__stack_chk_fail@plt>
   358a4:	andeq	ip, r6, r8, lsr r8
   358a8:	andeq	r0, r0, sl, ror #7
   358ac:	andeq	r8, r5, ip, ror #25
   358b0:	andeq	r8, r5, r0, ror #16
   358b4:	andeq	r5, r5, r8, asr r2
   358b8:	andeq	r8, r5, r4, lsl #26
   358bc:	andeq	r4, r3, r0, ror #20
   358c0:	muleq	r4, r4, sp
   358c4:	andeq	r8, r5, r4, ror #21
   358c8:	streq	r0, [r0], #-63	; 0xffffffc1
   358cc:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   358d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   358d4:	sub	sp, sp, #1104	; 0x450
   358d8:	sub	sp, sp, #4
   358dc:	ldr	ip, [pc, #668]	; 35b80 <npth_sleep@plt+0x20490>
   358e0:	ldr	r5, [sp, #1156]	; 0x484
   358e4:	ldr	r6, [sp, #1164]	; 0x48c
   358e8:	strd	r2, [sp, #24]
   358ec:	ldr	r3, [sp, #1144]	; 0x478
   358f0:	ldr	ip, [ip]
   358f4:	mov	r4, #0
   358f8:	mvn	lr, #0
   358fc:	str	r3, [sp, #32]
   35900:	ldr	r3, [sp, #1160]	; 0x488
   35904:	str	r4, [r5]
   35908:	str	lr, [r6]
   3590c:	str	r5, [sp, #40]	; 0x28
   35910:	str	r6, [sp, #36]	; 0x24
   35914:	str	r1, [sp, #20]
   35918:	str	ip, [sp, #1100]	; 0x44c
   3591c:	mov	fp, r0
   35920:	ldr	r8, [sp, #1148]	; 0x47c
   35924:	ldr	r5, [sp, #1152]	; 0x480
   35928:	str	r3, [sp, #44]	; 0x2c
   3592c:	bl	342cc <npth_sleep@plt+0x1ebdc>
   35930:	subs	r4, r0, #0
   35934:	bne	35ad0 <npth_sleep@plt+0x203e0>
   35938:	mov	r3, r4
   3593c:	cmp	r3, r5
   35940:	str	r4, [sp, #48]	; 0x30
   35944:	ldr	sl, [pc, #568]	; 35b84 <npth_sleep@plt+0x20494>
   35948:	ldr	r9, [pc, #568]	; 35b88 <npth_sleep@plt+0x20498>
   3594c:	bcs	35a08 <npth_sleep@plt+0x20318>
   35950:	ldm	sl, {r0, r1, r2}
   35954:	cmp	r3, #0
   35958:	add	ip, sp, #96	; 0x60
   3595c:	addne	r4, sp, #113	; 0x71
   35960:	stmia	ip!, {r0, r1}
   35964:	strb	r2, [ip]
   35968:	ldrne	r2, [pc, #540]	; 35b8c <npth_sleep@plt+0x2049c>
   3596c:	addne	ip, sp, #104	; 0x68
   35970:	addeq	r4, sp, #104	; 0x68
   35974:	ldmne	r2, {r0, r1, r2}
   35978:	add	r7, r4, #952	; 0x3b8
   3597c:	ldr	r6, [pc, #524]	; 35b90 <npth_sleep@plt+0x204a0>
   35980:	stmiane	ip!, {r0, r1}
   35984:	strhne	r2, [ip]
   35988:	b	35994 <npth_sleep@plt+0x202a4>
   3598c:	cmp	r4, r7
   35990:	beq	359c8 <npth_sleep@plt+0x202d8>
   35994:	ldrb	r1, [r8, r3]
   35998:	mov	r0, r4
   3599c:	mov	r3, r9
   359a0:	str	r1, [sp]
   359a4:	mov	r2, r6
   359a8:	mov	r1, #1
   359ac:	bl	150a8 <__sprintf_chk@plt>
   359b0:	ldr	r3, [sp, #48]	; 0x30
   359b4:	add	r4, r4, #2
   359b8:	add	r3, r3, #1
   359bc:	cmp	r3, r5
   359c0:	str	r3, [sp, #48]	; 0x30
   359c4:	bcc	3598c <npth_sleep@plt+0x2029c>
   359c8:	ldr	r2, [fp, #12]
   359cc:	mov	r1, #0
   359d0:	mov	r3, r1
   359d4:	ldr	r0, [r2, #8]
   359d8:	mov	r2, r1
   359dc:	str	r1, [sp, #12]
   359e0:	str	r1, [sp, #8]
   359e4:	str	r1, [sp, #4]
   359e8:	str	r1, [sp]
   359ec:	add	r1, sp, #96	; 0x60
   359f0:	bl	14d24 <assuan_transact@plt>
   359f4:	cmp	r0, #0
   359f8:	bne	35af4 <npth_sleep@plt+0x20404>
   359fc:	ldr	r3, [sp, #48]	; 0x30
   35a00:	cmp	r3, r5
   35a04:	bcc	35950 <npth_sleep@plt+0x20260>
   35a08:	add	r0, sp, #52	; 0x34
   35a0c:	mov	r1, #1024	; 0x400
   35a10:	bl	43c3c <npth_sleep@plt+0x2e54c>
   35a14:	ldr	r2, [fp, #12]
   35a18:	ldr	lr, [sp, #28]
   35a1c:	ldr	r1, [sp, #24]
   35a20:	ldr	r0, [r2, #8]
   35a24:	str	lr, [sp, #76]	; 0x4c
   35a28:	ldr	lr, [sp, #32]
   35a2c:	mov	ip, #0
   35a30:	ldr	r3, [sp, #20]
   35a34:	ldr	r2, [pc, #344]	; 35b94 <npth_sleep@plt+0x204a4>
   35a38:	str	r1, [sp, #72]	; 0x48
   35a3c:	str	r0, [sp, #68]	; 0x44
   35a40:	ldr	r1, [pc, #336]	; 35b98 <npth_sleep@plt+0x204a8>
   35a44:	add	r0, sp, #96	; 0x60
   35a48:	str	lr, [sp, #80]	; 0x50
   35a4c:	str	ip, [sp, #84]	; 0x54
   35a50:	str	ip, [sp, #88]	; 0x58
   35a54:	str	ip, [sp, #92]	; 0x5c
   35a58:	bl	15264 <gpgrt_snprintf@plt>
   35a5c:	ldr	r3, [fp, #12]
   35a60:	ldr	lr, [pc, #308]	; 35b9c <npth_sleep@plt+0x204ac>
   35a64:	ldr	ip, [pc, #308]	; 35ba0 <npth_sleep@plt+0x204b0>
   35a68:	ldr	r0, [r3, #8]
   35a6c:	ldr	r3, [sp, #36]	; 0x24
   35a70:	add	r2, sp, #68	; 0x44
   35a74:	str	r3, [sp, #12]
   35a78:	str	r2, [sp, #4]
   35a7c:	add	r1, sp, #96	; 0x60
   35a80:	add	r3, sp, #52	; 0x34
   35a84:	str	lr, [sp, #8]
   35a88:	str	ip, [sp]
   35a8c:	ldr	r2, [pc, #272]	; 35ba4 <npth_sleep@plt+0x204b4>
   35a90:	bl	14d24 <assuan_transact@plt>
   35a94:	subs	r4, r0, #0
   35a98:	bne	35b34 <npth_sleep@plt+0x20444>
   35a9c:	ldr	r1, [sp, #44]	; 0x2c
   35aa0:	add	r0, sp, #52	; 0x34
   35aa4:	bl	43e7c <npth_sleep@plt+0x2e78c>
   35aa8:	ldr	r3, [sp, #40]	; 0x28
   35aac:	str	r0, [r3]
   35ab0:	ldr	r3, [fp, #12]
   35ab4:	cmp	r0, #0
   35ab8:	ldr	r1, [r3, #12]
   35abc:	beq	35b58 <npth_sleep@plt+0x20468>
   35ac0:	cmp	r1, #1
   35ac4:	bne	35b20 <npth_sleep@plt+0x20430>
   35ac8:	mov	r2, #0
   35acc:	str	r2, [r3, #12]
   35ad0:	ldr	r3, [pc, #168]	; 35b80 <npth_sleep@plt+0x20490>
   35ad4:	ldr	r2, [sp, #1100]	; 0x44c
   35ad8:	mov	r0, r4
   35adc:	ldr	r3, [r3]
   35ae0:	cmp	r2, r3
   35ae4:	bne	35b7c <npth_sleep@plt+0x2048c>
   35ae8:	add	sp, sp, #1104	; 0x450
   35aec:	add	sp, sp, #4
   35af0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35af4:	ldr	r3, [fp, #12]
   35af8:	mov	r4, r0
   35afc:	ldr	r1, [r3, #12]
   35b00:	cmp	r1, #1
   35b04:	beq	35ac8 <npth_sleep@plt+0x203d8>
   35b08:	ldr	r0, [pc, #152]	; 35ba8 <npth_sleep@plt+0x204b8>
   35b0c:	bl	3d484 <npth_sleep@plt+0x27d94>
   35b10:	ldr	r3, [fp, #12]
   35b14:	mov	r2, #0
   35b18:	str	r2, [r3, #12]
   35b1c:	b	35ad0 <npth_sleep@plt+0x203e0>
   35b20:	ldr	r0, [pc, #128]	; 35ba8 <npth_sleep@plt+0x204b8>
   35b24:	bl	3d484 <npth_sleep@plt+0x27d94>
   35b28:	ldr	r4, [pc, #124]	; 35bac <npth_sleep@plt+0x204bc>
   35b2c:	ldr	r3, [fp, #12]
   35b30:	b	35ac8 <npth_sleep@plt+0x203d8>
   35b34:	add	r1, sp, #48	; 0x30
   35b38:	add	r0, sp, #52	; 0x34
   35b3c:	bl	43e7c <npth_sleep@plt+0x2e78c>
   35b40:	bl	149dc <gcry_free@plt>
   35b44:	ldr	r3, [fp, #12]
   35b48:	ldr	r1, [r3, #12]
   35b4c:	cmp	r1, #1
   35b50:	beq	35ac8 <npth_sleep@plt+0x203d8>
   35b54:	b	35b08 <npth_sleep@plt+0x20418>
   35b58:	cmp	r1, #1
   35b5c:	beq	35b6c <npth_sleep@plt+0x2047c>
   35b60:	ldr	r0, [pc, #64]	; 35ba8 <npth_sleep@plt+0x204b8>
   35b64:	bl	3d484 <npth_sleep@plt+0x27d94>
   35b68:	ldr	r3, [fp, #12]
   35b6c:	mov	r2, #0
   35b70:	str	r2, [r3, #12]
   35b74:	ldr	r4, [pc, #52]	; 35bb0 <npth_sleep@plt+0x204c0>
   35b78:	b	35ad0 <npth_sleep@plt+0x203e0>
   35b7c:	bl	14a60 <__stack_chk_fail@plt>
   35b80:	andeq	ip, r6, r8, lsr r8
   35b84:	andeq	r8, r5, ip, ror #25
   35b88:	andeq	r8, r5, r0, lsr #26
   35b8c:	andeq	r8, r5, r4, lsl sp
   35b90:	andeq	r0, r0, r2, ror #7
   35b94:	andeq	r8, r5, r8, lsr #26
   35b98:	andeq	r0, r0, sl, ror #7
   35b9c:	andeq	r4, r3, r4, lsr sp
   35ba0:	andeq	r4, r3, r0, ror #20
   35ba4:	muleq	r4, r4, sp
   35ba8:	andeq	r8, r5, r4, ror #21
   35bac:	streq	r0, [r0], #-63	; 0xffffffc1
   35bb0:	streq	r8, [r0], #-86	; 0xffffffaa
   35bb4:	push	{r4, r5, r6, r7, r8, r9, lr}
   35bb8:	mov	r6, r2
   35bbc:	ldr	r5, [pc, #328]	; 35d0c <npth_sleep@plt+0x2061c>
   35bc0:	sub	sp, sp, #1040	; 0x410
   35bc4:	sub	sp, sp, #12
   35bc8:	ldr	r2, [r5]
   35bcc:	mov	ip, #0
   35bd0:	str	ip, [r6]
   35bd4:	mov	r8, r1
   35bd8:	mov	r9, r3
   35bdc:	str	r2, [sp, #1044]	; 0x414
   35be0:	mov	r7, r0
   35be4:	bl	342cc <npth_sleep@plt+0x1ebdc>
   35be8:	subs	r4, r0, #0
   35bec:	beq	35c10 <npth_sleep@plt+0x20520>
   35bf0:	ldr	r2, [sp, #1044]	; 0x414
   35bf4:	ldr	r3, [r5]
   35bf8:	mov	r0, r4
   35bfc:	cmp	r2, r3
   35c00:	bne	35d08 <npth_sleep@plt+0x20618>
   35c04:	add	sp, sp, #1040	; 0x410
   35c08:	add	sp, sp, #12
   35c0c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   35c10:	add	r0, sp, #24
   35c14:	mov	r1, #1024	; 0x400
   35c18:	bl	43c3c <npth_sleep@plt+0x2e54c>
   35c1c:	mov	r3, r8
   35c20:	ldr	r2, [pc, #232]	; 35d10 <npth_sleep@plt+0x20620>
   35c24:	ldr	r1, [pc, #232]	; 35d14 <npth_sleep@plt+0x20624>
   35c28:	add	r0, sp, #40	; 0x28
   35c2c:	bl	15264 <gpgrt_snprintf@plt>
   35c30:	ldr	r2, [r7, #12]
   35c34:	add	r1, sp, #40	; 0x28
   35c38:	add	r3, sp, #24
   35c3c:	ldr	r0, [r2, #8]
   35c40:	str	r4, [sp, #12]
   35c44:	str	r4, [sp, #8]
   35c48:	str	r4, [sp, #4]
   35c4c:	str	r4, [sp]
   35c50:	ldr	r2, [pc, #192]	; 35d18 <npth_sleep@plt+0x20628>
   35c54:	bl	14d24 <assuan_transact@plt>
   35c58:	subs	r4, r0, #0
   35c5c:	bne	35cb0 <npth_sleep@plt+0x205c0>
   35c60:	mov	r1, r9
   35c64:	add	r0, sp, #24
   35c68:	bl	43e7c <npth_sleep@plt+0x2e78c>
   35c6c:	ldr	r3, [r7, #12]
   35c70:	ldr	r1, [r3, #12]
   35c74:	cmp	r0, #0
   35c78:	str	r0, [r6]
   35c7c:	beq	35ce4 <npth_sleep@plt+0x205f4>
   35c80:	cmp	r1, #1
   35c84:	bne	35c94 <npth_sleep@plt+0x205a4>
   35c88:	mov	r2, #0
   35c8c:	str	r2, [r3, #12]
   35c90:	b	35bf0 <npth_sleep@plt+0x20500>
   35c94:	ldr	r0, [pc, #128]	; 35d1c <npth_sleep@plt+0x2062c>
   35c98:	bl	3d484 <npth_sleep@plt+0x27d94>
   35c9c:	ldr	r3, [r7, #12]
   35ca0:	mov	r2, #0
   35ca4:	ldr	r4, [pc, #116]	; 35d20 <npth_sleep@plt+0x20630>
   35ca8:	str	r2, [r3, #12]
   35cac:	b	35bf0 <npth_sleep@plt+0x20500>
   35cb0:	add	r3, sp, #24
   35cb4:	add	r1, sp, #20
   35cb8:	mov	r0, r3
   35cbc:	bl	43e7c <npth_sleep@plt+0x2e78c>
   35cc0:	bl	149dc <gcry_free@plt>
   35cc4:	ldr	r3, [r7, #12]
   35cc8:	ldr	r1, [r3, #12]
   35ccc:	cmp	r1, #1
   35cd0:	beq	35c88 <npth_sleep@plt+0x20598>
   35cd4:	ldr	r0, [pc, #64]	; 35d1c <npth_sleep@plt+0x2062c>
   35cd8:	bl	3d484 <npth_sleep@plt+0x27d94>
   35cdc:	ldr	r3, [r7, #12]
   35ce0:	b	35c88 <npth_sleep@plt+0x20598>
   35ce4:	cmp	r1, #1
   35ce8:	beq	35cf8 <npth_sleep@plt+0x20608>
   35cec:	ldr	r0, [pc, #40]	; 35d1c <npth_sleep@plt+0x2062c>
   35cf0:	bl	3d484 <npth_sleep@plt+0x27d94>
   35cf4:	ldr	r3, [r7, #12]
   35cf8:	mov	r2, #0
   35cfc:	str	r2, [r3, #12]
   35d00:	ldr	r4, [pc, #28]	; 35d24 <npth_sleep@plt+0x20634>
   35d04:	b	35bf0 <npth_sleep@plt+0x20500>
   35d08:	bl	14a60 <__stack_chk_fail@plt>
   35d0c:	andeq	ip, r6, r8, lsr r8
   35d10:	andeq	r8, r5, r8, lsr sp
   35d14:	andeq	r0, r0, sl, ror #7
   35d18:	muleq	r4, r4, sp
   35d1c:	andeq	r8, r5, r4, ror #21
   35d20:	streq	r0, [r0], #-63	; 0xffffffc1
   35d24:	streq	r8, [r0], #-86	; 0xffffffaa
   35d28:	push	{r4, r5, r6, r7, r8, lr}
   35d2c:	mov	r6, r2
   35d30:	ldr	r5, [pc, #408]	; 35ed0 <npth_sleep@plt+0x207e0>
   35d34:	sub	sp, sp, #1040	; 0x410
   35d38:	sub	sp, sp, #8
   35d3c:	ldr	r3, [r5]
   35d40:	mov	r2, #0
   35d44:	str	r2, [r6]
   35d48:	mov	r8, r1
   35d4c:	str	r3, [sp, #1044]	; 0x414
   35d50:	mov	r7, r0
   35d54:	bl	342cc <npth_sleep@plt+0x1ebdc>
   35d58:	subs	r4, r0, #0
   35d5c:	beq	35d80 <npth_sleep@plt+0x20690>
   35d60:	ldr	r2, [sp, #1044]	; 0x414
   35d64:	ldr	r3, [r5]
   35d68:	mov	r0, r4
   35d6c:	cmp	r2, r3
   35d70:	bne	35ecc <npth_sleep@plt+0x207dc>
   35d74:	add	sp, sp, #1040	; 0x410
   35d78:	add	sp, sp, #8
   35d7c:	pop	{r4, r5, r6, r7, r8, pc}
   35d80:	add	r0, sp, #24
   35d84:	mov	r1, #1024	; 0x400
   35d88:	bl	43c3c <npth_sleep@plt+0x2e54c>
   35d8c:	mov	r3, r8
   35d90:	ldr	r2, [pc, #316]	; 35ed4 <npth_sleep@plt+0x207e4>
   35d94:	ldr	r1, [pc, #316]	; 35ed8 <npth_sleep@plt+0x207e8>
   35d98:	add	r0, sp, #40	; 0x28
   35d9c:	bl	15264 <gpgrt_snprintf@plt>
   35da0:	ldr	r2, [r7, #12]
   35da4:	add	r1, sp, #40	; 0x28
   35da8:	add	r3, sp, #24
   35dac:	ldr	r0, [r2, #8]
   35db0:	str	r4, [sp, #12]
   35db4:	str	r4, [sp, #8]
   35db8:	str	r4, [sp, #4]
   35dbc:	str	r4, [sp]
   35dc0:	ldr	r2, [pc, #276]	; 35edc <npth_sleep@plt+0x207ec>
   35dc4:	bl	14d24 <assuan_transact@plt>
   35dc8:	add	r3, sp, #24
   35dcc:	add	r1, sp, #20
   35dd0:	subs	r4, r0, #0
   35dd4:	mov	r0, r3
   35dd8:	bne	35e3c <npth_sleep@plt+0x2074c>
   35ddc:	bl	43e7c <npth_sleep@plt+0x2e78c>
   35de0:	cmp	r0, #0
   35de4:	str	r0, [r6]
   35de8:	beq	35e64 <npth_sleep@plt+0x20774>
   35dec:	mov	r3, r4
   35df0:	mov	r2, r4
   35df4:	ldr	r1, [sp, #20]
   35df8:	bl	15678 <gcry_sexp_canon_len@plt>
   35dfc:	subs	r8, r0, #0
   35e00:	beq	35e94 <npth_sleep@plt+0x207a4>
   35e04:	ldr	r3, [r7, #12]
   35e08:	ldr	r1, [r3, #12]
   35e0c:	cmp	r1, #1
   35e10:	bne	35e20 <npth_sleep@plt+0x20730>
   35e14:	mov	r2, #0
   35e18:	str	r2, [r3, #12]
   35e1c:	b	35d60 <npth_sleep@plt+0x20670>
   35e20:	ldr	r0, [pc, #184]	; 35ee0 <npth_sleep@plt+0x207f0>
   35e24:	bl	3d484 <npth_sleep@plt+0x27d94>
   35e28:	ldr	r3, [r7, #12]
   35e2c:	mov	r2, #0
   35e30:	ldr	r4, [pc, #172]	; 35ee4 <npth_sleep@plt+0x207f4>
   35e34:	str	r2, [r3, #12]
   35e38:	b	35d60 <npth_sleep@plt+0x20670>
   35e3c:	bl	43e7c <npth_sleep@plt+0x2e78c>
   35e40:	bl	149dc <gcry_free@plt>
   35e44:	ldr	r3, [r7, #12]
   35e48:	ldr	r1, [r3, #12]
   35e4c:	cmp	r1, #1
   35e50:	beq	35e14 <npth_sleep@plt+0x20724>
   35e54:	ldr	r0, [pc, #132]	; 35ee0 <npth_sleep@plt+0x207f0>
   35e58:	bl	3d484 <npth_sleep@plt+0x27d94>
   35e5c:	ldr	r3, [r7, #12]
   35e60:	b	35e14 <npth_sleep@plt+0x20724>
   35e64:	ldr	r3, [r7, #12]
   35e68:	ldr	r1, [r3, #12]
   35e6c:	cmp	r1, #1
   35e70:	bne	35e84 <npth_sleep@plt+0x20794>
   35e74:	mov	r2, #0
   35e78:	str	r2, [r3, #12]
   35e7c:	ldr	r4, [pc, #100]	; 35ee8 <npth_sleep@plt+0x207f8>
   35e80:	b	35d60 <npth_sleep@plt+0x20670>
   35e84:	ldr	r0, [pc, #84]	; 35ee0 <npth_sleep@plt+0x207f0>
   35e88:	bl	3d484 <npth_sleep@plt+0x27d94>
   35e8c:	ldr	r3, [r7, #12]
   35e90:	b	35e74 <npth_sleep@plt+0x20784>
   35e94:	ldr	r0, [r6]
   35e98:	bl	149dc <gcry_free@plt>
   35e9c:	ldr	r3, [r7, #12]
   35ea0:	str	r8, [r6]
   35ea4:	ldr	r1, [r3, #12]
   35ea8:	cmp	r1, #1
   35eac:	beq	35ebc <npth_sleep@plt+0x207cc>
   35eb0:	ldr	r0, [pc, #40]	; 35ee0 <npth_sleep@plt+0x207f0>
   35eb4:	bl	3d484 <npth_sleep@plt+0x27d94>
   35eb8:	ldr	r3, [r7, #12]
   35ebc:	mov	r2, #0
   35ec0:	str	r2, [r3, #12]
   35ec4:	ldr	r4, [pc, #32]	; 35eec <npth_sleep@plt+0x207fc>
   35ec8:	b	35d60 <npth_sleep@plt+0x20670>
   35ecc:	bl	14a60 <__stack_chk_fail@plt>
   35ed0:	andeq	ip, r6, r8, lsr r8
   35ed4:	andeq	r8, r5, r4, asr #26
   35ed8:	andeq	r0, r0, sl, ror #7
   35edc:	muleq	r4, r4, sp
   35ee0:	andeq	r8, r5, r4, ror #21
   35ee4:	streq	r0, [r0], #-63	; 0xffffffc1
   35ee8:	streq	r8, [r0], #-86	; 0xffffffaa
   35eec:	streq	r0, [r0], #-55	; 0xffffffc9
   35ef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35ef4:	sub	sp, sp, #1056	; 0x420
   35ef8:	ldr	r5, [pc, #244]	; 35ff4 <npth_sleep@plt+0x20904>
   35efc:	sub	sp, sp, #4
   35f00:	mov	sl, r1
   35f04:	ldr	r2, [r5]
   35f08:	mov	fp, r3
   35f0c:	str	r2, [sp, #1052]	; 0x41c
   35f10:	mov	r6, r0
   35f14:	ldr	r7, [sp, #1096]	; 0x448
   35f18:	ldr	r9, [sp, #1104]	; 0x450
   35f1c:	ldr	r8, [sp, #1108]	; 0x454
   35f20:	bl	342cc <npth_sleep@plt+0x1ebdc>
   35f24:	subs	r4, r0, #0
   35f28:	bne	35fb8 <npth_sleep@plt+0x208c8>
   35f2c:	ldr	r2, [pc, #196]	; 35ff8 <npth_sleep@plt+0x20908>
   35f30:	cmp	sl, #0
   35f34:	ldr	r3, [pc, #192]	; 35ffc <npth_sleep@plt+0x2090c>
   35f38:	ldr	r1, [pc, #192]	; 36000 <npth_sleep@plt+0x20910>
   35f3c:	movne	r3, r2
   35f40:	str	fp, [sp]
   35f44:	ldr	r2, [pc, #184]	; 36004 <npth_sleep@plt+0x20914>
   35f48:	add	r0, sp, #48	; 0x30
   35f4c:	bl	15264 <gpgrt_snprintf@plt>
   35f50:	ldr	r1, [r6, #12]
   35f54:	ldr	r2, [pc, #172]	; 36008 <npth_sleep@plt+0x20918>
   35f58:	add	r3, sp, #20
   35f5c:	ldr	ip, [r1, #8]
   35f60:	stm	sp, {r2, r3, r4}
   35f64:	mov	r0, ip
   35f68:	str	ip, [sp, #20]
   35f6c:	ldr	ip, [sp, #1100]	; 0x44c
   35f70:	mov	r3, r4
   35f74:	add	r1, sp, #48	; 0x30
   35f78:	str	r4, [sp, #12]
   35f7c:	mov	r2, r4
   35f80:	str	r4, [sp, #32]
   35f84:	str	r4, [sp, #36]	; 0x24
   35f88:	str	r9, [sp, #24]
   35f8c:	str	r8, [sp, #28]
   35f90:	str	r7, [sp, #40]	; 0x28
   35f94:	str	ip, [sp, #44]	; 0x2c
   35f98:	bl	14d24 <assuan_transact@plt>
   35f9c:	ldr	r3, [r6, #12]
   35fa0:	ldr	r1, [r3, #12]
   35fa4:	cmp	r1, #1
   35fa8:	mov	r4, r0
   35fac:	bne	35fd8 <npth_sleep@plt+0x208e8>
   35fb0:	mov	r2, #0
   35fb4:	str	r2, [r3, #12]
   35fb8:	ldr	r2, [sp, #1052]	; 0x41c
   35fbc:	ldr	r3, [r5]
   35fc0:	mov	r0, r4
   35fc4:	cmp	r2, r3
   35fc8:	bne	35ff0 <npth_sleep@plt+0x20900>
   35fcc:	add	sp, sp, #1056	; 0x420
   35fd0:	add	sp, sp, #4
   35fd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35fd8:	ldr	r0, [pc, #44]	; 3600c <npth_sleep@plt+0x2091c>
   35fdc:	bl	3d484 <npth_sleep@plt+0x27d94>
   35fe0:	cmp	r4, #0
   35fe4:	ldr	r3, [r6, #12]
   35fe8:	ldreq	r4, [pc, #32]	; 36010 <npth_sleep@plt+0x20920>
   35fec:	b	35fb0 <npth_sleep@plt+0x208c0>
   35ff0:	bl	14a60 <__stack_chk_fail@plt>
   35ff4:	andeq	ip, r6, r8, lsr r8
   35ff8:	andeq	r8, r5, r0, asr sp
   35ffc:	andeq	r5, r5, r8, asr r2
   36000:	andeq	r0, r0, sl, ror #7
   36004:	andeq	r8, r5, ip, asr sp
   36008:	andeq	r4, r3, ip, ror #25
   3600c:	andeq	r8, r5, r4, ror #21
   36010:	streq	r0, [r0], #-63	; 0xffffffc1
   36014:	push	{r4, r5, r6, r7, r8, lr}
   36018:	mov	r4, r1
   3601c:	ldr	r5, [pc, #384]	; 361a4 <npth_sleep@plt+0x20ab4>
   36020:	mov	r3, #0
   36024:	mov	r6, r2
   36028:	ldr	r1, [r5]
   3602c:	str	r3, [r2]
   36030:	ldrb	r2, [r4]
   36034:	sub	sp, sp, #1040	; 0x410
   36038:	cmp	r2, r3
   3603c:	str	r1, [sp, #1036]	; 0x40c
   36040:	beq	36138 <npth_sleep@plt+0x20a48>
   36044:	mov	r7, r0
   36048:	mov	r0, r4
   3604c:	str	r3, [sp, #20]
   36050:	str	r3, [sp, #24]
   36054:	str	r3, [sp, #28]
   36058:	str	r4, [sp, #16]
   3605c:	bl	14f58 <strlen@plt>
   36060:	ldr	r3, [pc, #320]	; 361a8 <npth_sleep@plt+0x20ab8>
   36064:	add	r2, r0, #8
   36068:	cmp	r2, r3
   3606c:	str	r0, [sp, #20]
   36070:	bhi	36118 <npth_sleep@plt+0x20a28>
   36074:	ldr	r3, [pc, #304]	; 361ac <npth_sleep@plt+0x20abc>
   36078:	add	r2, r0, #1
   3607c:	add	r8, sp, #32
   36080:	ldm	r3, {r0, r1}
   36084:	ldr	r3, [pc, #292]	; 361b0 <npth_sleep@plt+0x20ac0>
   36088:	stm	r8, {r0, r1}
   3608c:	mov	r1, r4
   36090:	add	r0, sp, #40	; 0x28
   36094:	bl	14bd4 <__memcpy_chk@plt>
   36098:	mov	r0, r7
   3609c:	bl	342cc <npth_sleep@plt+0x1ebdc>
   360a0:	subs	r3, r0, #0
   360a4:	movne	r4, r3
   360a8:	bne	3611c <npth_sleep@plt+0x20a2c>
   360ac:	ldr	r0, [r7, #12]
   360b0:	ldr	r2, [pc, #252]	; 361b4 <npth_sleep@plt+0x20ac4>
   360b4:	add	ip, sp, #16
   360b8:	ldr	r0, [r0, #8]
   360bc:	mov	r1, r8
   360c0:	str	r2, [sp, #8]
   360c4:	str	ip, [sp, #12]
   360c8:	str	r3, [sp, #4]
   360cc:	str	r3, [sp]
   360d0:	mov	r2, r3
   360d4:	bl	14d24 <assuan_transact@plt>
   360d8:	subs	r4, r0, #0
   360dc:	bne	36140 <npth_sleep@plt+0x20a50>
   360e0:	ldr	r0, [sp, #28]
   360e4:	cmp	r0, #0
   360e8:	bne	3617c <npth_sleep@plt+0x20a8c>
   360ec:	ldr	r0, [sp, #24]
   360f0:	cmp	r0, #0
   360f4:	beq	36198 <npth_sleep@plt+0x20aa8>
   360f8:	ldr	r3, [r7, #12]
   360fc:	str	r0, [r6]
   36100:	ldr	r1, [r3, #12]
   36104:	cmp	r1, #1
   36108:	bne	36168 <npth_sleep@plt+0x20a78>
   3610c:	mov	r2, #0
   36110:	str	r2, [r3, #12]
   36114:	b	3611c <npth_sleep@plt+0x20a2c>
   36118:	ldr	r4, [pc, #152]	; 361b8 <npth_sleep@plt+0x20ac8>
   3611c:	ldr	r2, [sp, #1036]	; 0x40c
   36120:	ldr	r3, [r5]
   36124:	mov	r0, r4
   36128:	cmp	r2, r3
   3612c:	bne	361a0 <npth_sleep@plt+0x20ab0>
   36130:	add	sp, sp, #1040	; 0x410
   36134:	pop	{r4, r5, r6, r7, r8, pc}
   36138:	ldr	r4, [pc, #124]	; 361bc <npth_sleep@plt+0x20acc>
   3613c:	b	3611c <npth_sleep@plt+0x20a2c>
   36140:	ldr	r0, [sp, #24]
   36144:	bl	149dc <gcry_free@plt>
   36148:	ldr	r3, [r7, #12]
   3614c:	ldr	r1, [r3, #12]
   36150:	cmp	r1, #1
   36154:	beq	3610c <npth_sleep@plt+0x20a1c>
   36158:	ldr	r0, [pc, #96]	; 361c0 <npth_sleep@plt+0x20ad0>
   3615c:	bl	3d484 <npth_sleep@plt+0x27d94>
   36160:	ldr	r3, [r7, #12]
   36164:	b	3610c <npth_sleep@plt+0x20a1c>
   36168:	ldr	r0, [pc, #80]	; 361c0 <npth_sleep@plt+0x20ad0>
   3616c:	bl	3d484 <npth_sleep@plt+0x27d94>
   36170:	ldr	r4, [pc, #76]	; 361c4 <npth_sleep@plt+0x20ad4>
   36174:	ldr	r3, [r7, #12]
   36178:	b	3610c <npth_sleep@plt+0x20a1c>
   3617c:	bl	14bf8 <gpg_err_code_from_errno@plt>
   36180:	cmp	r0, #0
   36184:	beq	360ec <npth_sleep@plt+0x209fc>
   36188:	uxth	r0, r0
   3618c:	orr	r4, r0, #67108864	; 0x4000000
   36190:	ldr	r0, [sp, #24]
   36194:	b	36144 <npth_sleep@plt+0x20a54>
   36198:	ldr	r4, [pc, #40]	; 361c8 <npth_sleep@plt+0x20ad8>
   3619c:	b	36144 <npth_sleep@plt+0x20a54>
   361a0:	bl	14a60 <__stack_chk_fail@plt>
   361a4:	andeq	ip, r6, r8, lsr r8
   361a8:	andeq	r0, r0, r9, ror #7
   361ac:	andeq	r8, r5, ip, ror #26
   361b0:	andeq	r0, r0, r2, ror #7
   361b4:	ldrdeq	r4, [r3], -r0
   361b8:	streq	r0, [r0], #-67	; 0xffffffbd
   361bc:	streq	r0, [r0], #-55	; 0xffffffc9
   361c0:	andeq	r8, r5, r4, ror #21
   361c4:	streq	r0, [r0], #-63	; 0xffffffc1
   361c8:	streq	r0, [r0], #-58	; 0xffffffc6
   361cc:	push	{r4, r5, r6, r7, lr}
   361d0:	mov	r5, r0
   361d4:	ldr	lr, [pc, #276]	; 362f0 <npth_sleep@plt+0x20c00>
   361d8:	mov	r7, r1
   361dc:	sub	sp, sp, #1024	; 0x400
   361e0:	ldm	lr!, {r0, r1, r2, r3}
   361e4:	sub	sp, sp, #12
   361e8:	ldr	r6, [pc, #260]	; 362f4 <npth_sleep@plt+0x20c04>
   361ec:	add	ip, sp, #24
   361f0:	ldr	lr, [lr]
   361f4:	stmia	ip!, {r0, r1, r2, r3}
   361f8:	mov	r3, #0
   361fc:	ldr	r2, [r6]
   36200:	mov	r0, r5
   36204:	str	r3, [r7]
   36208:	str	r3, [sp, #16]
   3620c:	str	r3, [sp, #20]
   36210:	strh	lr, [ip]
   36214:	str	r2, [sp, #1028]	; 0x404
   36218:	bl	342cc <npth_sleep@plt+0x1ebdc>
   3621c:	subs	r3, r0, #0
   36220:	movne	r4, r3
   36224:	beq	36248 <npth_sleep@plt+0x20b58>
   36228:	ldr	r2, [sp, #1028]	; 0x404
   3622c:	ldr	r3, [r6]
   36230:	mov	r0, r4
   36234:	cmp	r2, r3
   36238:	bne	362ec <npth_sleep@plt+0x20bfc>
   3623c:	add	sp, sp, #1024	; 0x400
   36240:	add	sp, sp, #12
   36244:	pop	{r4, r5, r6, r7, pc}
   36248:	ldr	r0, [r5, #12]
   3624c:	ldr	r2, [pc, #164]	; 362f8 <npth_sleep@plt+0x20c08>
   36250:	add	ip, sp, #16
   36254:	ldr	r0, [r0, #8]
   36258:	add	r1, sp, #24
   3625c:	str	r2, [sp, #8]
   36260:	str	ip, [sp, #12]
   36264:	str	r3, [sp, #4]
   36268:	str	r3, [sp]
   3626c:	mov	r2, r3
   36270:	bl	14d24 <assuan_transact@plt>
   36274:	subs	r4, r0, #0
   36278:	bne	362b0 <npth_sleep@plt+0x20bc0>
   3627c:	ldr	r3, [sp, #16]
   36280:	ldr	r0, [sp, #20]
   36284:	cmp	r3, #0
   36288:	movne	r4, r3
   3628c:	bne	362b4 <npth_sleep@plt+0x20bc4>
   36290:	ldr	r3, [r5, #12]
   36294:	str	r0, [r7]
   36298:	ldr	r1, [r3, #12]
   3629c:	cmp	r1, #1
   362a0:	bne	362d8 <npth_sleep@plt+0x20be8>
   362a4:	mov	r2, #0
   362a8:	str	r2, [r3, #12]
   362ac:	b	36228 <npth_sleep@plt+0x20b38>
   362b0:	ldr	r0, [sp, #20]
   362b4:	bl	38d18 <npth_sleep@plt+0x23628>
   362b8:	ldr	r3, [r5, #12]
   362bc:	ldr	r1, [r3, #12]
   362c0:	cmp	r1, #1
   362c4:	beq	362a4 <npth_sleep@plt+0x20bb4>
   362c8:	ldr	r0, [pc, #44]	; 362fc <npth_sleep@plt+0x20c0c>
   362cc:	bl	3d484 <npth_sleep@plt+0x27d94>
   362d0:	ldr	r3, [r5, #12]
   362d4:	b	362a4 <npth_sleep@plt+0x20bb4>
   362d8:	ldr	r0, [pc, #28]	; 362fc <npth_sleep@plt+0x20c0c>
   362dc:	bl	3d484 <npth_sleep@plt+0x27d94>
   362e0:	ldr	r4, [pc, #24]	; 36300 <npth_sleep@plt+0x20c10>
   362e4:	ldr	r3, [r5, #12]
   362e8:	b	362a4 <npth_sleep@plt+0x20bb4>
   362ec:	bl	14a60 <__stack_chk_fail@plt>
   362f0:	andeq	r8, r5, r8, ror sp
   362f4:	andeq	ip, r6, r8, lsr r8
   362f8:	andeq	r4, r3, r0, ror sp
   362fc:	andeq	r8, r5, r4, ror #21
   36300:	streq	r0, [r0], #-63	; 0xffffffc1
   36304:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   36308:	mov	sl, r2
   3630c:	ldr	r6, [pc, #304]	; 36444 <npth_sleep@plt+0x20d54>
   36310:	sub	sp, sp, #48	; 0x30
   36314:	mov	r8, r1
   36318:	ldr	r2, [r6]
   3631c:	mov	r9, r3
   36320:	str	r2, [sp, #44]	; 0x2c
   36324:	mov	r5, r0
   36328:	ldr	r7, [sp, #80]	; 0x50
   3632c:	bl	342cc <npth_sleep@plt+0x1ebdc>
   36330:	subs	r4, r0, #0
   36334:	beq	36354 <npth_sleep@plt+0x20c64>
   36338:	ldr	r2, [sp, #44]	; 0x2c
   3633c:	ldr	r3, [r6]
   36340:	mov	r0, r4
   36344:	cmp	r2, r3
   36348:	bne	36440 <npth_sleep@plt+0x20d50>
   3634c:	add	sp, sp, #48	; 0x30
   36350:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   36354:	ldr	r3, [r5, #12]
   36358:	mov	r1, #4
   3635c:	str	sl, [sp, #20]
   36360:	ldr	r3, [r3, #8]
   36364:	str	r9, [sp, #24]
   36368:	mov	r0, r3
   3636c:	str	r3, [sp, #16]
   36370:	str	r4, [sp, #28]
   36374:	str	r4, [sp, #36]	; 0x24
   36378:	str	r4, [sp, #40]	; 0x28
   3637c:	str	r7, [sp, #32]
   36380:	bl	14cf4 <assuan_get_flag@plt>
   36384:	ldr	r3, [r5, #12]
   36388:	mov	r2, #1
   3638c:	mov	r1, #4
   36390:	mov	r9, r0
   36394:	ldr	r0, [r3, #8]
   36398:	bl	15444 <assuan_set_flag@plt>
   3639c:	ldr	r3, [r5, #12]
   363a0:	ldr	lr, [pc, #160]	; 36448 <npth_sleep@plt+0x20d58>
   363a4:	ldr	ip, [pc, #160]	; 3644c <npth_sleep@plt+0x20d5c>
   363a8:	add	r2, sp, #16
   363ac:	ldr	r0, [r3, #8]
   363b0:	mov	r1, r8
   363b4:	mov	r3, r7
   363b8:	str	lr, [sp, #8]
   363bc:	str	ip, [sp]
   363c0:	str	r2, [sp, #4]
   363c4:	str	r7, [sp, #12]
   363c8:	ldr	r2, [pc, #128]	; 36450 <npth_sleep@plt+0x20d60>
   363cc:	bl	14d24 <assuan_transact@plt>
   363d0:	ldr	r3, [r5, #12]
   363d4:	mov	r1, #4
   363d8:	mov	r2, r9
   363dc:	mov	r4, r0
   363e0:	ldr	r0, [r3, #8]
   363e4:	bl	15444 <assuan_set_flag@plt>
   363e8:	ldr	r3, [r5, #12]
   363ec:	cmp	r4, #0
   363f0:	ldr	r1, [r3, #12]
   363f4:	bne	36428 <npth_sleep@plt+0x20d38>
   363f8:	cmp	r1, #1
   363fc:	bne	3640c <npth_sleep@plt+0x20d1c>
   36400:	mov	r2, #0
   36404:	str	r2, [r3, #12]
   36408:	b	36338 <npth_sleep@plt+0x20c48>
   3640c:	ldr	r0, [pc, #64]	; 36454 <npth_sleep@plt+0x20d64>
   36410:	bl	3d484 <npth_sleep@plt+0x27d94>
   36414:	ldr	r3, [r5, #12]
   36418:	mov	r2, #0
   3641c:	ldr	r4, [pc, #52]	; 36458 <npth_sleep@plt+0x20d68>
   36420:	str	r2, [r3, #12]
   36424:	b	36338 <npth_sleep@plt+0x20c48>
   36428:	cmp	r1, #1
   3642c:	beq	36400 <npth_sleep@plt+0x20d10>
   36430:	ldr	r0, [pc, #28]	; 36454 <npth_sleep@plt+0x20d64>
   36434:	bl	3d484 <npth_sleep@plt+0x27d94>
   36438:	ldr	r3, [r5, #12]
   3643c:	b	36400 <npth_sleep@plt+0x20d10>
   36440:	bl	14a60 <__stack_chk_fail@plt>
   36444:	andeq	ip, r6, r8, lsr r8
   36448:	andeq	r4, r3, r8, lsl #29
   3644c:	andeq	r4, r3, r0, ror #20
   36450:	andeq	r4, r3, r0, asr sl
   36454:	andeq	r8, r5, r4, ror #21
   36458:	streq	r0, [r0], #-63	; 0xffffffc1
   3645c:	ldr	r3, [pc, #56]	; 3649c <npth_sleep@plt+0x20dac>
   36460:	ldr	r0, [r3, #28]
   36464:	cmp	r0, #0
   36468:	bxeq	lr
   3646c:	push	{lr}		; (str lr, [sp, #-4]!)
   36470:	sub	sp, sp, #20
   36474:	mov	r3, #0
   36478:	str	r3, [sp, #12]
   3647c:	str	r3, [sp, #8]
   36480:	str	r3, [sp, #4]
   36484:	str	r3, [sp]
   36488:	mov	r2, r3
   3648c:	ldr	r1, [pc, #12]	; 364a0 <npth_sleep@plt+0x20db0>
   36490:	bl	14d24 <assuan_transact@plt>
   36494:	add	sp, sp, #20
   36498:	pop	{pc}		; (ldr pc, [sp], #4)
   3649c:	andeq	sp, r6, ip, ror #13
   364a0:	andeq	r8, r5, ip, lsl #27
   364a4:	push	{r4, r5, r6, r7, r8, lr}
   364a8:	sub	sp, sp, #24
   364ac:	ldr	r5, [pc, #324]	; 365f8 <npth_sleep@plt+0x20f08>
   364b0:	ldr	r3, [r0, #4]
   364b4:	ldr	r2, [r5]
   364b8:	cmp	r3, #0
   364bc:	str	r2, [sp, #20]
   364c0:	beq	364dc <npth_sleep@plt+0x20dec>
   364c4:	ldr	r2, [sp, #20]
   364c8:	ldr	r3, [r5]
   364cc:	cmp	r2, r3
   364d0:	bne	365f4 <npth_sleep@plt+0x20f04>
   364d4:	add	sp, sp, #24
   364d8:	pop	{r4, r5, r6, r7, r8, pc}
   364dc:	ldr	r2, [pc, #280]	; 365fc <npth_sleep@plt+0x20f0c>
   364e0:	mov	r4, r0
   364e4:	str	r2, [sp]
   364e8:	strd	r2, [sp, #4]
   364ec:	mov	r7, r1
   364f0:	ldr	r3, [pc, #264]	; 36600 <npth_sleep@plt+0x20f10>
   364f4:	ldr	r2, [pc, #264]	; 36604 <npth_sleep@plt+0x20f14>
   364f8:	ldr	r1, [pc, #264]	; 36608 <npth_sleep@plt+0x20f18>
   364fc:	ldr	r0, [r0]
   36500:	bl	1e7a4 <npth_sleep@plt+0x90b4>
   36504:	cmp	r0, #0
   36508:	mov	r6, r0
   3650c:	str	r0, [r4, #4]
   36510:	bne	364c4 <npth_sleep@plt+0x20dd4>
   36514:	mov	r2, #10
   36518:	mov	r0, r7
   3651c:	add	r1, sp, #16
   36520:	bl	14784 <strtol@plt>
   36524:	ldr	r3, [sp, #16]
   36528:	ldrb	r2, [r3]
   3652c:	cmp	r2, #9
   36530:	cmpne	r2, #32
   36534:	mov	r8, r0
   36538:	bne	365d0 <npth_sleep@plt+0x20ee0>
   3653c:	add	r3, r3, #1
   36540:	str	r3, [sp, #16]
   36544:	ldrb	r2, [r3]
   36548:	cmp	r2, #9
   3654c:	cmpne	r2, #32
   36550:	beq	3653c <npth_sleep@plt+0x20e4c>
   36554:	cmp	r2, #0
   36558:	beq	36580 <npth_sleep@plt+0x20e90>
   3655c:	mov	r1, r3
   36560:	b	3656c <npth_sleep@plt+0x20e7c>
   36564:	cmp	r2, #9
   36568:	beq	36578 <npth_sleep@plt+0x20e88>
   3656c:	ldrb	r2, [r1, #1]!
   36570:	tst	r2, #223	; 0xdf
   36574:	bne	36564 <npth_sleep@plt+0x20e74>
   36578:	cmp	r1, r3
   3657c:	bne	3658c <npth_sleep@plt+0x20e9c>
   36580:	ldr	r3, [pc, #132]	; 3660c <npth_sleep@plt+0x20f1c>
   36584:	str	r3, [r4, #4]
   36588:	b	364c4 <npth_sleep@plt+0x20dd4>
   3658c:	mov	r3, #0
   36590:	strb	r3, [r1]
   36594:	ldr	r0, [sp, #16]
   36598:	bl	14f58 <strlen@plt>
   3659c:	add	r1, r0, #16
   365a0:	mov	r0, #1
   365a4:	bl	150fc <gcry_calloc@plt>
   365a8:	subs	r7, r0, #0
   365ac:	beq	365dc <npth_sleep@plt+0x20eec>
   365b0:	str	r8, [r7, #4]
   365b4:	ldr	r1, [sp, #16]
   365b8:	add	r0, r7, #12
   365bc:	bl	14c88 <strcpy@plt>
   365c0:	ldr	r3, [r4, #8]
   365c4:	str	r7, [r4, #8]
   365c8:	str	r3, [r7]
   365cc:	b	364c4 <npth_sleep@plt+0x20dd4>
   365d0:	tst	r2, #223	; 0xdf
   365d4:	bne	3655c <npth_sleep@plt+0x20e6c>
   365d8:	b	36580 <npth_sleep@plt+0x20e90>
   365dc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   365e0:	cmp	r0, #0
   365e4:	uxthne	r0, r0
   365e8:	orrne	r6, r0, #67108864	; 0x4000000
   365ec:	str	r6, [r4, #4]
   365f0:	b	364c4 <npth_sleep@plt+0x20dd4>
   365f4:	bl	14a60 <__stack_chk_fail@plt>
   365f8:	andeq	ip, r6, r8, lsr r8
   365fc:	andeq	r4, r5, r0, lsr r1
   36600:	ldrdeq	ip, [r5], -r0
   36604:	andeq	r8, r5, r8, lsr #27
   36608:	andeq	r4, r5, r4, asr #19
   3660c:	streq	r0, [r0], #-76	; 0xffffffb4
   36610:	push	{r4, r5, r6, r7, lr}
   36614:	sub	sp, sp, #20
   36618:	ldr	r6, [pc, #360]	; 36788 <npth_sleep@plt+0x21098>
   3661c:	mov	r7, r2
   36620:	add	r3, sp, #8
   36624:	ldr	ip, [r6]
   36628:	add	r2, sp, #4
   3662c:	str	ip, [sp, #12]
   36630:	mov	r5, r1
   36634:	bl	35bb4 <npth_sleep@plt+0x204c4>
   36638:	subs	r4, r0, #0
   3663c:	beq	366a8 <npth_sleep@plt+0x20fb8>
   36640:	uxth	r3, r4
   36644:	cmp	r3, #27
   36648:	beq	36678 <npth_sleep@plt+0x20f88>
   3664c:	cmp	r3, #118	; 0x76
   36650:	beq	36678 <npth_sleep@plt+0x20f88>
   36654:	cmp	r5, #0
   36658:	beq	3670c <npth_sleep@plt+0x2101c>
   3665c:	bl	15408 <gpg_strerror@plt>
   36660:	mov	r1, r5
   36664:	ldr	r3, [pc, #288]	; 3678c <npth_sleep@plt+0x2109c>
   36668:	mov	r2, r0
   3666c:	ldr	r0, [pc, #284]	; 36790 <npth_sleep@plt+0x210a0>
   36670:	bl	3d420 <npth_sleep@plt+0x27d30>
   36674:	b	3668c <npth_sleep@plt+0x20f9c>
   36678:	ldr	r3, [pc, #276]	; 36794 <npth_sleep@plt+0x210a4>
   3667c:	ldr	r3, [r3, #4]
   36680:	cmp	r3, #0
   36684:	bne	366e4 <npth_sleep@plt+0x20ff4>
   36688:	mov	r4, #0
   3668c:	ldr	r2, [sp, #12]
   36690:	ldr	r3, [r6]
   36694:	mov	r0, r4
   36698:	cmp	r2, r3
   3669c:	bne	36784 <npth_sleep@plt+0x21094>
   366a0:	add	sp, sp, #20
   366a4:	pop	{r4, r5, r6, r7, pc}
   366a8:	ldmib	sp, {r1, r2}
   366ac:	mov	r0, r7
   366b0:	bl	15060 <assuan_send_data@plt>
   366b4:	mov	r5, r0
   366b8:	ldr	r0, [sp, #4]
   366bc:	bl	149dc <gcry_free@plt>
   366c0:	cmp	r5, #0
   366c4:	mov	r4, r5
   366c8:	beq	36738 <npth_sleep@plt+0x21048>
   366cc:	mov	r0, r5
   366d0:	bl	15408 <gpg_strerror@plt>
   366d4:	mov	r1, r0
   366d8:	ldr	r0, [pc, #184]	; 36798 <npth_sleep@plt+0x210a8>
   366dc:	bl	3d484 <npth_sleep@plt+0x27d94>
   366e0:	b	3668c <npth_sleep@plt+0x20f9c>
   366e4:	cmp	r5, #0
   366e8:	beq	36778 <npth_sleep@plt+0x21088>
   366ec:	mov	r0, r4
   366f0:	bl	15408 <gpg_strerror@plt>
   366f4:	mov	r1, r5
   366f8:	ldr	r3, [pc, #156]	; 3679c <npth_sleep@plt+0x210ac>
   366fc:	mov	r2, r0
   36700:	ldr	r0, [pc, #136]	; 36790 <npth_sleep@plt+0x210a0>
   36704:	bl	3d420 <npth_sleep@plt+0x27d30>
   36708:	b	36688 <npth_sleep@plt+0x20f98>
   3670c:	ldr	r7, [pc, #120]	; 3678c <npth_sleep@plt+0x2109c>
   36710:	mov	r0, r4
   36714:	bl	15408 <gpg_strerror@plt>
   36718:	mov	r3, r7
   3671c:	ldr	r1, [pc, #124]	; 367a0 <npth_sleep@plt+0x210b0>
   36720:	mov	r2, r0
   36724:	ldr	r0, [pc, #100]	; 36790 <npth_sleep@plt+0x210a0>
   36728:	bl	3d420 <npth_sleep@plt+0x27d30>
   3672c:	cmp	r5, #0
   36730:	beq	3668c <npth_sleep@plt+0x20f9c>
   36734:	b	36688 <npth_sleep@plt+0x20f98>
   36738:	mov	r2, r5
   3673c:	mov	r1, r5
   36740:	mov	r0, r7
   36744:	bl	15060 <assuan_send_data@plt>
   36748:	cmp	r0, #0
   3674c:	mov	r5, r0
   36750:	mov	r4, r0
   36754:	bne	366cc <npth_sleep@plt+0x20fdc>
   36758:	mov	r0, r7
   3675c:	ldr	r1, [pc, #64]	; 367a4 <npth_sleep@plt+0x210b4>
   36760:	bl	14aa8 <assuan_write_line@plt>
   36764:	cmp	r0, #0
   36768:	mov	r5, r0
   3676c:	mov	r4, r0
   36770:	beq	36688 <npth_sleep@plt+0x20f98>
   36774:	b	366cc <npth_sleep@plt+0x20fdc>
   36778:	ldr	r7, [pc, #28]	; 3679c <npth_sleep@plt+0x210ac>
   3677c:	mov	r5, #32
   36780:	b	36710 <npth_sleep@plt+0x21020>
   36784:	bl	14a60 <__stack_chk_fail@plt>
   36788:	andeq	ip, r6, r8, lsr r8
   3678c:	andeq	r5, r5, r8, asr r2
   36790:	andeq	r8, r5, r0, asr #27
   36794:	muleq	r6, r8, r9
   36798:	andeq	r8, r5, ip, ror #27
   3679c:			; <UNDEFINED> instruction: 0x00058db4
   367a0:	andeq	r6, r5, ip, lsr r0
   367a4:	andeq	r8, r5, r8, ror #27
   367a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   367ac:	ldr	r8, [r0]
   367b0:	cmp	r8, #0
   367b4:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   367b8:	mov	r5, r0
   367bc:	mov	r0, r3
   367c0:	mov	r6, r2
   367c4:	mov	r7, r3
   367c8:	mov	r9, r1
   367cc:	bl	14f58 <strlen@plt>
   367d0:	add	r1, r6, #13
   367d4:	add	r1, r1, r0
   367d8:	mov	r0, #1
   367dc:	bl	150fc <gcry_calloc@plt>
   367e0:	subs	r4, r0, #0
   367e4:	beq	3682c <npth_sleep@plt+0x2113c>
   367e8:	add	r3, r4, #8
   367ec:	mov	r0, r3
   367f0:	mov	r1, r9
   367f4:	mov	r2, r6
   367f8:	bl	1491c <memcpy@plt>
   367fc:	mov	r1, r7
   36800:	add	r2, r0, r6
   36804:	str	r2, [r4, #4]
   36808:	strb	r8, [r0, r6]
   3680c:	ldr	r0, [r4, #4]
   36810:	add	r0, r0, #1
   36814:	str	r0, [r4, #4]
   36818:	bl	14c88 <strcpy@plt>
   3681c:	ldr	r3, [r5, #4]
   36820:	str	r4, [r5, #4]
   36824:	str	r3, [r4]
   36828:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3682c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   36830:	cmp	r0, #0
   36834:	uxthne	r0, r0
   36838:	orrne	r8, r0, #67108864	; 0x4000000
   3683c:	str	r8, [r5]
   36840:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   36844:	ldr	r3, [r0, #4]
   36848:	cmp	r3, #0
   3684c:	bxne	lr
   36850:	ldr	r2, [pc, #388]	; 369dc <npth_sleep@plt+0x212ec>
   36854:	push	{r4, r5, r6, r7, lr}
   36858:	sub	sp, sp, #20
   3685c:	mov	r4, r0
   36860:	strd	r2, [sp, #4]
   36864:	str	r2, [sp]
   36868:	mov	r7, r1
   3686c:	ldr	r3, [pc, #364]	; 369e0 <npth_sleep@plt+0x212f0>
   36870:	ldr	r2, [pc, #364]	; 369e4 <npth_sleep@plt+0x212f4>
   36874:	ldr	r1, [pc, #364]	; 369e8 <npth_sleep@plt+0x212f8>
   36878:	ldr	r0, [r0]
   3687c:	bl	1e7a4 <npth_sleep@plt+0x90b4>
   36880:	cmp	r0, #0
   36884:	mov	r5, r0
   36888:	str	r0, [r4, #4]
   3688c:	bne	36984 <npth_sleep@plt+0x21294>
   36890:	mov	r0, r7
   36894:	bl	14f58 <strlen@plt>
   36898:	add	r1, r0, #16
   3689c:	mov	r0, #1
   368a0:	bl	150fc <gcry_calloc@plt>
   368a4:	subs	r6, r0, #0
   368a8:	beq	369a4 <npth_sleep@plt+0x212b4>
   368ac:	add	r5, r6, #12
   368b0:	mov	r1, r7
   368b4:	mov	r0, r5
   368b8:	bl	14c88 <strcpy@plt>
   368bc:	mov	r1, r5
   368c0:	ldrb	r2, [r1]
   368c4:	mov	ip, r1
   368c8:	add	r1, r1, #1
   368cc:	bic	r3, r2, #32
   368d0:	sub	r3, r3, #65	; 0x41
   368d4:	sub	lr, r2, #48	; 0x30
   368d8:	cmp	lr, #9
   368dc:	cmphi	r3, #5
   368e0:	bls	368c0 <npth_sleep@plt+0x211d0>
   368e4:	cmp	r5, ip
   368e8:	cmpeq	r2, #88	; 0x58
   368ec:	beq	369bc <npth_sleep@plt+0x212cc>
   368f0:	sub	r5, ip, r5
   368f4:	cmp	r5, #40	; 0x28
   368f8:	bne	3698c <npth_sleep@plt+0x2129c>
   368fc:	cmp	r2, #32
   36900:	cmpne	r2, #9
   36904:	bne	3698c <npth_sleep@plt+0x2129c>
   36908:	mov	r2, ip
   3690c:	mov	r3, #0
   36910:	strb	r3, [r2], #1
   36914:	ldrb	r3, [ip, #1]
   36918:	cmp	r3, #32
   3691c:	cmpne	r3, #9
   36920:	bne	36934 <npth_sleep@plt+0x21244>
   36924:	ldrb	r3, [r2, #1]!
   36928:	cmp	r3, #9
   3692c:	cmpne	r3, #32
   36930:	beq	36924 <npth_sleep@plt+0x21234>
   36934:	str	r2, [r6, #8]
   36938:	ldrb	r3, [r2]
   3693c:	tst	r3, #223	; 0xdf
   36940:	beq	3698c <npth_sleep@plt+0x2129c>
   36944:	cmp	r3, #9
   36948:	beq	3698c <npth_sleep@plt+0x2129c>
   3694c:	mov	r1, r2
   36950:	b	3695c <npth_sleep@plt+0x2126c>
   36954:	cmp	r3, #9
   36958:	beq	36968 <npth_sleep@plt+0x21278>
   3695c:	ldrb	r3, [r1, #1]!
   36960:	tst	r3, #223	; 0xdf
   36964:	bne	36954 <npth_sleep@plt+0x21264>
   36968:	cmp	r1, r2
   3696c:	beq	3698c <npth_sleep@plt+0x2129c>
   36970:	ldr	r3, [r4, #8]
   36974:	mov	r2, #0
   36978:	strb	r2, [r1]
   3697c:	str	r6, [r4, #8]
   36980:	str	r3, [r6]
   36984:	add	sp, sp, #20
   36988:	pop	{r4, r5, r6, r7, pc}
   3698c:	ldr	r3, [pc, #88]	; 369ec <npth_sleep@plt+0x212fc>
   36990:	mov	r0, r6
   36994:	str	r3, [r4, #4]
   36998:	add	sp, sp, #20
   3699c:	pop	{r4, r5, r6, r7, lr}
   369a0:	b	149dc <gcry_free@plt>
   369a4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   369a8:	cmp	r0, #0
   369ac:	uxthne	r0, r0
   369b0:	orrne	r5, r0, #67108864	; 0x4000000
   369b4:	str	r5, [r4, #4]
   369b8:	b	36984 <npth_sleep@plt+0x21294>
   369bc:	ldrb	r3, [ip, #1]
   369c0:	cmp	r3, #9
   369c4:	cmpne	r3, #32
   369c8:	bne	3698c <npth_sleep@plt+0x2129c>
   369cc:	mov	r3, #1
   369d0:	mov	ip, r1
   369d4:	str	r3, [r6, #4]
   369d8:	b	36908 <npth_sleep@plt+0x21218>
   369dc:	andeq	r4, r5, r0, lsr r1
   369e0:	andeq	fp, r5, r8, ror #18
   369e4:	andeq	r8, r5, r8, lsr #27
   369e8:	andeq	r4, r5, r4, asr #19
   369ec:	streq	r0, [r0], #-76	; 0xffffffb4
   369f0:	ldr	ip, [pc, #1044]	; 36e0c <npth_sleep@plt+0x2171c>
   369f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   369f8:	sub	sp, sp, #100	; 0x64
   369fc:	ldr	r4, [pc, #1036]	; 36e10 <npth_sleep@plt+0x21720>
   36a00:	ldr	lr, [ip]
   36a04:	str	r3, [sp, #28]
   36a08:	add	ip, sp, #40	; 0x28
   36a0c:	add	r3, sp, #60	; 0x3c
   36a10:	mov	r7, r1
   36a14:	mov	r1, #0
   36a18:	str	r3, [sp]
   36a1c:	str	r1, [sp, #56]	; 0x38
   36a20:	str	r1, [sp, #52]	; 0x34
   36a24:	str	r1, [sp, #64]	; 0x40
   36a28:	str	r1, [sp, #40]	; 0x28
   36a2c:	str	r1, [sp, #68]	; 0x44
   36a30:	str	r1, [sp, #44]	; 0x2c
   36a34:	mov	r6, r2
   36a38:	str	r4, [sp, #4]
   36a3c:	str	ip, [sp, #8]
   36a40:	ldr	r3, [pc, #972]	; 36e14 <npth_sleep@plt+0x21724>
   36a44:	add	r2, sp, #48	; 0x30
   36a48:	ldr	r1, [pc, #968]	; 36e18 <npth_sleep@plt+0x21728>
   36a4c:	str	lr, [sp, #92]	; 0x5c
   36a50:	mov	fp, r0
   36a54:	str	r0, [sp, #48]	; 0x30
   36a58:	str	r0, [sp, #60]	; 0x3c
   36a5c:	bl	353fc <npth_sleep@plt+0x1fd0c>
   36a60:	subs	r8, r0, #0
   36a64:	beq	36af0 <npth_sleep@plt+0x21400>
   36a68:	mov	r0, r8
   36a6c:	bl	15408 <gpg_strerror@plt>
   36a70:	mov	r1, r0
   36a74:	ldr	r0, [pc, #928]	; 36e1c <npth_sleep@plt+0x2172c>
   36a78:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   36a7c:	ldr	r0, [sp, #56]	; 0x38
   36a80:	cmp	r0, #0
   36a84:	beq	36a98 <npth_sleep@plt+0x213a8>
   36a88:	ldr	r4, [r0]
   36a8c:	bl	149dc <gcry_free@plt>
   36a90:	subs	r0, r4, #0
   36a94:	bne	36a88 <npth_sleep@plt+0x21398>
   36a98:	ldr	r0, [sp, #68]	; 0x44
   36a9c:	cmp	r0, #0
   36aa0:	beq	36ab4 <npth_sleep@plt+0x213c4>
   36aa4:	ldr	r4, [r0]
   36aa8:	bl	149dc <gcry_free@plt>
   36aac:	subs	r0, r4, #0
   36ab0:	bne	36aa4 <npth_sleep@plt+0x213b4>
   36ab4:	ldr	r0, [sp, #44]	; 0x2c
   36ab8:	cmp	r0, #0
   36abc:	beq	36ad0 <npth_sleep@plt+0x213e0>
   36ac0:	ldr	r4, [r0]
   36ac4:	bl	149dc <gcry_free@plt>
   36ac8:	subs	r0, r4, #0
   36acc:	bne	36ac0 <npth_sleep@plt+0x213d0>
   36ad0:	ldr	r3, [pc, #820]	; 36e0c <npth_sleep@plt+0x2171c>
   36ad4:	ldr	r2, [sp, #92]	; 0x5c
   36ad8:	mov	r0, r8
   36adc:	ldr	r3, [r3]
   36ae0:	cmp	r2, r3
   36ae4:	bne	36e08 <npth_sleep@plt+0x21718>
   36ae8:	add	sp, sp, #100	; 0x64
   36aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36af0:	ldr	r8, [sp, #52]	; 0x34
   36af4:	cmp	r8, #0
   36af8:	bne	36a68 <npth_sleep@plt+0x21378>
   36afc:	ldr	r8, [sp, #64]	; 0x40
   36b00:	cmp	r8, #0
   36b04:	bne	36a68 <npth_sleep@plt+0x21378>
   36b08:	ldr	r8, [sp, #40]	; 0x28
   36b0c:	cmp	r8, #0
   36b10:	bne	36a68 <npth_sleep@plt+0x21378>
   36b14:	ldr	r4, [sp, #44]	; 0x2c
   36b18:	cmp	r4, #0
   36b1c:	movne	r9, r8
   36b20:	ldrne	r5, [pc, #760]	; 36e20 <npth_sleep@plt+0x21730>
   36b24:	beq	36ddc <npth_sleep@plt+0x216ec>
   36b28:	add	r8, r4, #8
   36b2c:	mov	r0, r8
   36b30:	mov	r1, r5
   36b34:	bl	14760 <strcmp@plt>
   36b38:	cmp	r0, #0
   36b3c:	ldreq	r9, [r4, #4]
   36b40:	cmp	r6, #0
   36b44:	beq	36b58 <npth_sleep@plt+0x21468>
   36b48:	mov	r1, r8
   36b4c:	ldr	r2, [r4, #4]
   36b50:	mov	r0, r6
   36b54:	bl	14988 <assuan_write_status@plt>
   36b58:	ldr	r4, [r4]
   36b5c:	cmp	r4, #0
   36b60:	bne	36b28 <npth_sleep@plt+0x21438>
   36b64:	cmp	r9, #0
   36b68:	str	r9, [sp, #20]
   36b6c:	beq	36ddc <npth_sleep@plt+0x216ec>
   36b70:	mov	r1, r9
   36b74:	ldr	r0, [pc, #680]	; 36e24 <npth_sleep@plt+0x21734>
   36b78:	bl	3d420 <npth_sleep@plt+0x27d30>
   36b7c:	ldr	r8, [pc, #676]	; 36e28 <npth_sleep@plt+0x21738>
   36b80:	ldr	sl, [pc, #676]	; 36e2c <npth_sleep@plt+0x2173c>
   36b84:	mov	r5, #111	; 0x6f
   36b88:	ldr	r4, [sp, #68]	; 0x44
   36b8c:	cmp	r4, #0
   36b90:	beq	36c10 <npth_sleep@plt+0x21520>
   36b94:	mov	r9, #1
   36b98:	b	36bb4 <npth_sleep@plt+0x214c4>
   36b9c:	cmp	r6, #0
   36ba0:	cmpne	r7, #0
   36ba4:	bne	36be8 <npth_sleep@plt+0x214f8>
   36ba8:	ldr	r4, [r4]
   36bac:	cmp	r4, #0
   36bb0:	beq	36c10 <npth_sleep@plt+0x21520>
   36bb4:	ldr	r3, [r4, #4]
   36bb8:	cmp	r3, r5
   36bbc:	bne	36ba8 <npth_sleep@plt+0x214b8>
   36bc0:	ldr	r3, [sl, #4]
   36bc4:	cmp	r3, #0
   36bc8:	beq	36b9c <npth_sleep@plt+0x214ac>
   36bcc:	mov	r2, r5
   36bd0:	add	r1, r4, #12
   36bd4:	ldr	r0, [pc, #596]	; 36e30 <npth_sleep@plt+0x21740>
   36bd8:	bl	3d420 <npth_sleep@plt+0x27d30>
   36bdc:	cmp	r6, #0
   36be0:	cmpne	r7, #0
   36be4:	beq	36ba8 <npth_sleep@plt+0x214b8>
   36be8:	mov	r2, r6
   36bec:	add	r1, r4, #12
   36bf0:	mov	r0, fp
   36bf4:	bl	36610 <npth_sleep@plt+0x20f20>
   36bf8:	cmp	r0, #0
   36bfc:	bne	36dc4 <npth_sleep@plt+0x216d4>
   36c00:	str	r9, [r4, #8]
   36c04:	ldr	r4, [r4]
   36c08:	cmp	r4, #0
   36c0c:	bne	36bb4 <npth_sleep@plt+0x214c4>
   36c10:	ldr	r5, [r8], #4
   36c14:	cmn	r5, #1
   36c18:	bne	36b88 <npth_sleep@plt+0x21498>
   36c1c:	ldr	r4, [sp, #56]	; 0x38
   36c20:	cmp	r4, #0
   36c24:	beq	36e00 <npth_sleep@plt+0x21710>
   36c28:	ldr	r5, [pc, #508]	; 36e2c <npth_sleep@plt+0x2173c>
   36c2c:	ldr	r9, [pc, #512]	; 36e34 <npth_sleep@plt+0x21744>
   36c30:	str	r7, [sp, #24]
   36c34:	ldr	sl, [sp, #28]
   36c38:	b	36c48 <npth_sleep@plt+0x21558>
   36c3c:	ldr	r4, [r4]
   36c40:	cmp	r4, #0
   36c44:	beq	36de4 <npth_sleep@plt+0x216f4>
   36c48:	ldr	r3, [r5, #4]
   36c4c:	cmp	r3, #0
   36c50:	bne	36db0 <npth_sleep@plt+0x216c0>
   36c54:	ldr	r1, [r4, #4]
   36c58:	cmp	r1, #0
   36c5c:	bne	36c3c <npth_sleep@plt+0x2154c>
   36c60:	cmp	r6, #0
   36c64:	add	r2, r4, #12
   36c68:	beq	36c80 <npth_sleep@plt+0x21590>
   36c6c:	ldr	r3, [r4, #8]
   36c70:	mov	r0, fp
   36c74:	str	r1, [sp]
   36c78:	ldr	r1, [pc, #440]	; 36e38 <npth_sleep@plt+0x21748>
   36c7c:	bl	1e7a4 <npth_sleep@plt+0x90b4>
   36c80:	add	r0, sp, #72	; 0x48
   36c84:	add	r1, r4, #14
   36c88:	add	ip, sp, #92	; 0x5c
   36c8c:	ldrb	r3, [r1, #-2]
   36c90:	cmp	r3, #57	; 0x39
   36c94:	lslls	r3, r3, #4
   36c98:	andls	r3, r3, #240	; 0xf0
   36c9c:	bls	36cb4 <npth_sleep@plt+0x215c4>
   36ca0:	cmp	r3, #70	; 0x46
   36ca4:	subls	r3, r3, #55	; 0x37
   36ca8:	subhi	r3, r3, #87	; 0x57
   36cac:	lsl	r3, r3, #4
   36cb0:	uxtb	r3, r3
   36cb4:	ldrb	r2, [r1, #-1]
   36cb8:	cmp	r2, #57	; 0x39
   36cbc:	subls	r2, r2, #48	; 0x30
   36cc0:	uxtbls	r2, r2
   36cc4:	bls	36cd8 <npth_sleep@plt+0x215e8>
   36cc8:	cmp	r2, #70	; 0x46
   36ccc:	subls	r2, r2, #55	; 0x37
   36cd0:	subhi	r2, r2, #87	; 0x57
   36cd4:	uxtb	r2, r2
   36cd8:	add	r2, r3, r2
   36cdc:	strb	r2, [r0], #1
   36ce0:	cmp	r0, ip
   36ce4:	add	r1, r1, #2
   36ce8:	bne	36c8c <npth_sleep@plt+0x2159c>
   36cec:	cmp	sl, #0
   36cf0:	bne	36d04 <npth_sleep@plt+0x21614>
   36cf4:	add	r0, sp, #72	; 0x48
   36cf8:	bl	29118 <npth_sleep@plt+0x13a28>
   36cfc:	cmp	r0, #0
   36d00:	beq	36c3c <npth_sleep@plt+0x2154c>
   36d04:	add	r2, sp, #36	; 0x24
   36d08:	ldr	r1, [r4, #8]
   36d0c:	mov	r0, fp
   36d10:	bl	35d28 <npth_sleep@plt+0x20638>
   36d14:	subs	r8, r0, #0
   36d18:	bne	36dec <npth_sleep@plt+0x216fc>
   36d1c:	ldr	r2, [r4, #8]
   36d20:	ldr	r3, [sp, #36]	; 0x24
   36d24:	ldr	r1, [sp, #20]
   36d28:	add	r0, sp, #72	; 0x48
   36d2c:	str	sl, [sp]
   36d30:	bl	29728 <npth_sleep@plt+0x14038>
   36d34:	mov	r8, r0
   36d38:	ldr	r0, [sp, #36]	; 0x24
   36d3c:	bl	149dc <gcry_free@plt>
   36d40:	cmp	r8, #0
   36d44:	bne	36a7c <npth_sleep@plt+0x2138c>
   36d48:	ldr	r3, [r5, #4]
   36d4c:	cmp	r3, #0
   36d50:	bne	36dcc <npth_sleep@plt+0x216dc>
   36d54:	ldr	r3, [sp, #24]
   36d58:	cmp	r6, #0
   36d5c:	cmpne	r3, #0
   36d60:	beq	36c3c <npth_sleep@plt+0x2154c>
   36d64:	ldr	r7, [sp, #68]	; 0x44
   36d68:	ldr	r8, [r4, #8]
   36d6c:	cmp	r7, #0
   36d70:	beq	36d94 <npth_sleep@plt+0x216a4>
   36d74:	mov	r1, r8
   36d78:	add	r0, r7, #12
   36d7c:	bl	14760 <strcmp@plt>
   36d80:	cmp	r0, #0
   36d84:	beq	36c3c <npth_sleep@plt+0x2154c>
   36d88:	ldr	r7, [r7]
   36d8c:	cmp	r7, #0
   36d90:	bne	36d74 <npth_sleep@plt+0x21684>
   36d94:	mov	r1, r8
   36d98:	mov	r2, r6
   36d9c:	mov	r0, fp
   36da0:	bl	36610 <npth_sleep@plt+0x20f20>
   36da4:	subs	r8, r0, #0
   36da8:	beq	36c3c <npth_sleep@plt+0x2154c>
   36dac:	b	36a7c <npth_sleep@plt+0x2138c>
   36db0:	add	r2, r4, #12
   36db4:	ldr	r1, [r4, #8]
   36db8:	mov	r0, r9
   36dbc:	bl	3d420 <npth_sleep@plt+0x27d30>
   36dc0:	b	36c54 <npth_sleep@plt+0x21564>
   36dc4:	mov	r8, r0
   36dc8:	b	36a7c <npth_sleep@plt+0x2138c>
   36dcc:	ldr	r1, [r4, #8]
   36dd0:	ldr	r0, [pc, #100]	; 36e3c <npth_sleep@plt+0x2174c>
   36dd4:	bl	3d420 <npth_sleep@plt+0x27d30>
   36dd8:	b	36d54 <npth_sleep@plt+0x21664>
   36ddc:	mov	r8, #27
   36de0:	b	36a7c <npth_sleep@plt+0x2138c>
   36de4:	mov	r8, r4
   36de8:	b	36a7c <npth_sleep@plt+0x2138c>
   36dec:	bl	15408 <gpg_strerror@plt>
   36df0:	mov	r1, r0
   36df4:	ldr	r0, [pc, #68]	; 36e40 <npth_sleep@plt+0x21750>
   36df8:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   36dfc:	b	36a7c <npth_sleep@plt+0x2138c>
   36e00:	mov	r8, r4
   36e04:	b	36a98 <npth_sleep@plt+0x213a8>
   36e08:	bl	14a60 <__stack_chk_fail@plt>
   36e0c:	andeq	ip, r6, r8, lsr r8
   36e10:	andeq	r6, r3, r8, lsr #15
   36e14:	andeq	r6, r3, r4, lsr #9
   36e18:	andeq	r6, r3, r4, asr #16
   36e1c:	andeq	r8, r5, ip, lsl #28
   36e20:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   36e24:	andeq	r8, r5, ip, lsr #28
   36e28:	muleq	r5, r8, sp
   36e2c:	muleq	r6, r8, r9
   36e30:	andeq	r8, r5, r0, asr #28
   36e34:	andeq	r8, r5, r0, ror #28
   36e38:	andeq	r8, r5, r8, lsr #17
   36e3c:	andeq	r8, r5, r0, lsr #29
   36e40:	andeq	r8, r5, r0, lsl #29
   36e44:	push	{r4, lr}
   36e48:	mov	r0, #6
   36e4c:	ldr	r4, [pc, #28]	; 36e70 <npth_sleep@plt+0x21780>
   36e50:	ldr	r1, [pc, #28]	; 36e74 <npth_sleep@plt+0x21784>
   36e54:	bl	152d0 <setlocale@plt>
   36e58:	mov	r0, r4
   36e5c:	ldr	r1, [pc, #20]	; 36e78 <npth_sleep@plt+0x21788>
   36e60:	bl	1551c <bindtextdomain@plt>
   36e64:	mov	r0, r4
   36e68:	pop	{r4, lr}
   36e6c:	b	14b14 <textdomain@plt>
   36e70:	andeq	pc, r4, r0, ror fp	; <UNPREDICTABLE>
   36e74:	andeq	r5, r5, r8, asr r2
   36e78:	andeq	r8, r5, r8, asr #29
   36e7c:	push	{r4, r5, r6, lr}
   36e80:	mov	r1, #0
   36e84:	ldr	r0, [pc, #88]	; 36ee4 <npth_sleep@plt+0x217f4>
   36e88:	bl	14cac <bind_textdomain_codeset@plt>
   36e8c:	subs	r4, r0, #0
   36e90:	beq	36ebc <npth_sleep@plt+0x217cc>
   36e94:	mov	r0, r4
   36e98:	bl	151f8 <gcry_xstrdup@plt>
   36e9c:	ldr	r1, [pc, #68]	; 36ee8 <npth_sleep@plt+0x217f8>
   36ea0:	mov	r4, r0
   36ea4:	ldr	r0, [pc, #56]	; 36ee4 <npth_sleep@plt+0x217f4>
   36ea8:	bl	14cac <bind_textdomain_codeset@plt>
   36eac:	subs	r5, r0, #0
   36eb0:	beq	36ed4 <npth_sleep@plt+0x217e4>
   36eb4:	mov	r0, r4
   36eb8:	pop	{r4, r5, r6, pc}
   36ebc:	mov	r0, #14
   36ec0:	bl	15378 <nl_langinfo@plt>
   36ec4:	subs	r4, r0, #0
   36ec8:	bne	36e94 <npth_sleep@plt+0x217a4>
   36ecc:	mov	r0, r4
   36ed0:	pop	{r4, r5, r6, pc}
   36ed4:	mov	r0, r4
   36ed8:	bl	149dc <gcry_free@plt>
   36edc:	mov	r4, r5
   36ee0:	b	36eb4 <npth_sleep@plt+0x217c4>
   36ee4:	andeq	pc, r4, r0, ror fp	; <UNPREDICTABLE>
   36ee8:	ldrdeq	r8, [r5], -ip
   36eec:	push	{r4, lr}
   36ef0:	subs	r4, r0, #0
   36ef4:	popeq	{r4, pc}
   36ef8:	mov	r1, r4
   36efc:	ldr	r0, [pc, #12]	; 36f10 <npth_sleep@plt+0x21820>
   36f00:	bl	14cac <bind_textdomain_codeset@plt>
   36f04:	mov	r0, r4
   36f08:	pop	{r4, lr}
   36f0c:	b	149dc <gcry_free@plt>
   36f10:	andeq	pc, r4, r0, ror fp	; <UNPREDICTABLE>
   36f14:	push	{r4, r5, r6, lr}
   36f18:	mov	r5, r0
   36f1c:	bl	36e7c <npth_sleep@plt+0x2178c>
   36f20:	mov	r1, r5
   36f24:	mov	r2, #5
   36f28:	mov	r4, r0
   36f2c:	mov	r0, #0
   36f30:	bl	14a3c <dcgettext@plt>
   36f34:	cmp	r4, #0
   36f38:	mov	r5, r0
   36f3c:	beq	36f54 <npth_sleep@plt+0x21864>
   36f40:	mov	r1, r4
   36f44:	ldr	r0, [pc, #16]	; 36f5c <npth_sleep@plt+0x2186c>
   36f48:	bl	14cac <bind_textdomain_codeset@plt>
   36f4c:	mov	r0, r4
   36f50:	bl	149dc <gcry_free@plt>
   36f54:	mov	r0, r5
   36f58:	pop	{r4, r5, r6, pc}
   36f5c:	andeq	pc, r4, r0, ror fp	; <UNPREDICTABLE>
   36f60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   36f64:	subs	r5, r0, #0
   36f68:	mov	r6, r1
   36f6c:	beq	3706c <npth_sleep@plt+0x2197c>
   36f70:	ldr	r8, [pc, #376]	; 370f0 <npth_sleep@plt+0x21a00>
   36f74:	ldr	r4, [r8]
   36f78:	cmp	r4, #0
   36f7c:	bne	36f90 <npth_sleep@plt+0x218a0>
   36f80:	b	36fd8 <npth_sleep@plt+0x218e8>
   36f84:	ldr	r4, [r4]
   36f88:	cmp	r4, #0
   36f8c:	beq	36fd8 <npth_sleep@plt+0x218e8>
   36f90:	mov	r1, r5
   36f94:	add	r0, r4, #8
   36f98:	bl	14760 <strcmp@plt>
   36f9c:	cmp	r0, #0
   36fa0:	bne	36f84 <npth_sleep@plt+0x21894>
   36fa4:	ldr	r3, [r4, #4]
   36fa8:	cmp	r3, #0
   36fac:	beq	36fd8 <npth_sleep@plt+0x218e8>
   36fb0:	ldr	r2, [r3, #4]
   36fb4:	cmp	r6, r2
   36fb8:	bne	36fcc <npth_sleep@plt+0x218dc>
   36fbc:	b	37088 <npth_sleep@plt+0x21998>
   36fc0:	ldr	r2, [r3, #4]
   36fc4:	cmp	r2, r6
   36fc8:	beq	37088 <npth_sleep@plt+0x21998>
   36fcc:	ldr	r3, [r3]
   36fd0:	cmp	r3, #0
   36fd4:	bne	36fc0 <npth_sleep@plt+0x218d0>
   36fd8:	mov	r1, #0
   36fdc:	mov	r0, #5
   36fe0:	bl	152d0 <setlocale@plt>
   36fe4:	cmp	r0, #0
   36fe8:	beq	3706c <npth_sleep@plt+0x2197c>
   36fec:	bl	15684 <gcry_strdup@plt>
   36ff0:	subs	r9, r0, #0
   36ff4:	beq	3706c <npth_sleep@plt+0x2197c>
   36ff8:	mov	r1, r5
   36ffc:	mov	r0, #5
   37000:	bl	152d0 <setlocale@plt>
   37004:	cmp	r0, #0
   37008:	beq	370a8 <npth_sleep@plt+0x219b8>
   3700c:	ldr	r1, [pc, #224]	; 370f4 <npth_sleep@plt+0x21a04>
   37010:	ldr	r0, [pc, #224]	; 370f8 <npth_sleep@plt+0x21a08>
   37014:	bl	1551c <bindtextdomain@plt>
   37018:	mov	r2, #5
   3701c:	mov	r1, r6
   37020:	mov	r0, #0
   37024:	bl	14a3c <dcgettext@plt>
   37028:	mov	r1, r9
   3702c:	mov	r7, r0
   37030:	mov	r0, #5
   37034:	bl	152d0 <setlocale@plt>
   37038:	ldr	r1, [pc, #180]	; 370f4 <npth_sleep@plt+0x21a04>
   3703c:	ldr	r0, [pc, #180]	; 370f8 <npth_sleep@plt+0x21a08>
   37040:	bl	1551c <bindtextdomain@plt>
   37044:	cmp	r4, #0
   37048:	beq	370b4 <npth_sleep@plt+0x219c4>
   3704c:	mov	r0, #12
   37050:	bl	146d0 <gcry_malloc@plt>
   37054:	cmp	r0, #0
   37058:	ldrne	r3, [r4, #4]
   3705c:	strdne	r6, [r0, #4]
   37060:	strne	r3, [r0]
   37064:	strne	r0, [r4, #4]
   37068:	b	37090 <npth_sleep@plt+0x219a0>
   3706c:	mov	r0, #0
   37070:	bl	149dc <gcry_free@plt>
   37074:	mov	r1, r6
   37078:	mov	r2, #5
   3707c:	mov	r0, #0
   37080:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   37084:	b	14a3c <dcgettext@plt>
   37088:	ldr	r7, [r3, #8]
   3708c:	mov	r9, #0
   37090:	mov	r0, r9
   37094:	bl	149dc <gcry_free@plt>
   37098:	cmp	r7, #0
   3709c:	beq	37074 <npth_sleep@plt+0x21984>
   370a0:	mov	r0, r7
   370a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   370a8:	mov	r0, r9
   370ac:	bl	149dc <gcry_free@plt>
   370b0:	b	37074 <npth_sleep@plt+0x21984>
   370b4:	mov	r0, r5
   370b8:	bl	14f58 <strlen@plt>
   370bc:	add	r0, r0, #12
   370c0:	bl	146d0 <gcry_malloc@plt>
   370c4:	subs	r4, r0, #0
   370c8:	beq	37090 <npth_sleep@plt+0x219a0>
   370cc:	mov	r1, r5
   370d0:	add	r0, r4, #8
   370d4:	bl	14c88 <strcpy@plt>
   370d8:	ldr	r2, [r8]
   370dc:	mov	r3, #0
   370e0:	str	r2, [r4]
   370e4:	str	r4, [r8]
   370e8:	str	r3, [r4, #4]
   370ec:	b	3704c <npth_sleep@plt+0x2195c>
   370f0:	andeq	sp, r6, r8, lsl r7
   370f4:	andeq	r8, r5, r8, asr #29
   370f8:	andeq	pc, r4, r0, ror fp	; <UNPREDICTABLE>
   370fc:	push	{r4, r5, r6, r7, lr}
   37100:	ldrb	r6, [r0]
   37104:	cmp	r6, #48	; 0x30
   37108:	beq	371d0 <npth_sleep@plt+0x21ae0>
   3710c:	sub	r7, r6, #48	; 0x30
   37110:	uxtb	ip, r7
   37114:	cmp	ip, #9
   37118:	movhi	ip, #0
   3711c:	bhi	3715c <npth_sleep@plt+0x21a6c>
   37120:	ldrb	r4, [r0, #1]
   37124:	sub	lr, r4, #48	; 0x30
   37128:	add	r5, r0, #1
   3712c:	mov	ip, #0
   37130:	b	37140 <npth_sleep@plt+0x21a50>
   37134:	ldrb	r4, [r5, #1]!
   37138:	sub	r7, r6, #48	; 0x30
   3713c:	sub	lr, r4, #48	; 0x30
   37140:	add	ip, ip, ip, lsl #2
   37144:	uxtb	lr, lr
   37148:	cmp	lr, #9
   3714c:	mov	r6, r4
   37150:	add	ip, r7, ip, lsl #1
   37154:	mov	r0, r5
   37158:	bls	37134 <npth_sleep@plt+0x21a44>
   3715c:	str	ip, [r1]
   37160:	ldrb	r1, [r0]
   37164:	cmp	r1, #46	; 0x2e
   37168:	bne	371e8 <npth_sleep@plt+0x21af8>
   3716c:	ldrb	r4, [r0, #1]
   37170:	add	lr, r0, #1
   37174:	cmp	r4, #48	; 0x30
   37178:	beq	371f4 <npth_sleep@plt+0x21b04>
   3717c:	sub	ip, r4, #48	; 0x30
   37180:	uxtb	r1, ip
   37184:	cmp	r1, #9
   37188:	movhi	r1, #0
   3718c:	bhi	371b0 <npth_sleep@plt+0x21ac0>
   37190:	mov	r1, #0
   37194:	ldrb	r4, [lr, #1]!
   37198:	add	r1, r1, r1, lsl #2
   3719c:	add	r1, ip, r1, lsl #1
   371a0:	sub	ip, r4, #48	; 0x30
   371a4:	uxtb	r0, ip
   371a8:	cmp	r0, #9
   371ac:	bls	37194 <npth_sleep@plt+0x21aa4>
   371b0:	str	r1, [r2]
   371b4:	ldrb	r2, [lr]
   371b8:	cmp	r2, #46	; 0x2e
   371bc:	movne	r2, #0
   371c0:	beq	3720c <npth_sleep@plt+0x21b1c>
   371c4:	str	r2, [r3]
   371c8:	mov	r0, lr
   371cc:	pop	{r4, r5, r6, r7, pc}
   371d0:	ldrb	r4, [r0, #1]
   371d4:	sub	lr, r4, #48	; 0x30
   371d8:	uxtb	ip, lr
   371dc:	cmp	ip, #9
   371e0:	movhi	r7, #0
   371e4:	bhi	37128 <npth_sleep@plt+0x21a38>
   371e8:	mov	lr, #0
   371ec:	mov	r0, lr
   371f0:	pop	{r4, r5, r6, r7, pc}
   371f4:	ldrb	r1, [r0, #2]
   371f8:	sub	r1, r1, #48	; 0x30
   371fc:	cmp	r1, #9
   37200:	bls	371e8 <npth_sleep@plt+0x21af8>
   37204:	mov	ip, #0
   37208:	b	37190 <npth_sleep@plt+0x21aa0>
   3720c:	ldrb	r0, [lr, #1]
   37210:	add	r2, lr, #1
   37214:	cmp	r0, #48	; 0x30
   37218:	beq	3725c <npth_sleep@plt+0x21b6c>
   3721c:	sub	r1, r0, #48	; 0x30
   37220:	uxtb	r0, r1
   37224:	cmp	r0, #9
   37228:	movhi	lr, r2
   3722c:	movhi	r2, #0
   37230:	bhi	371c4 <npth_sleep@plt+0x21ad4>
   37234:	mov	lr, r2
   37238:	mov	r2, #0
   3723c:	ldrb	r0, [lr, #1]!
   37240:	add	r2, r2, r2, lsl #2
   37244:	add	r2, r1, r2, lsl #1
   37248:	sub	r1, r0, #48	; 0x30
   3724c:	uxtb	r0, r1
   37250:	cmp	r0, #9
   37254:	bls	3723c <npth_sleep@plt+0x21b4c>
   37258:	b	371c4 <npth_sleep@plt+0x21ad4>
   3725c:	ldrb	r1, [lr, #2]
   37260:	sub	r1, r1, #48	; 0x30
   37264:	cmp	r1, #9
   37268:	bls	371e8 <npth_sleep@plt+0x21af8>
   3726c:	mov	r1, #0
   37270:	b	37234 <npth_sleep@plt+0x21b44>
   37274:	cmp	r1, #0
   37278:	push	{r4, lr}
   3727c:	mov	r4, r0
   37280:	beq	372b0 <npth_sleep@plt+0x21bc0>
   37284:	mov	r0, r1
   37288:	bl	14718 <getpwnam@plt>
   3728c:	cmp	r0, #0
   37290:	popeq	{r4, pc}
   37294:	cmp	r4, #0
   37298:	ldr	r0, [r0, #20]
   3729c:	beq	372a8 <npth_sleep@plt+0x21bb8>
   372a0:	pop	{r4, lr}
   372a4:	b	151f8 <gcry_xstrdup@plt>
   372a8:	pop	{r4, lr}
   372ac:	b	15684 <gcry_strdup@plt>
   372b0:	bl	1482c <getuid@plt>
   372b4:	bl	1479c <getpwuid@plt>
   372b8:	cmp	r0, #0
   372bc:	bne	37294 <npth_sleep@plt+0x21ba4>
   372c0:	pop	{r4, pc}
   372c4:	push	{r4, r5, r6, r7, r8, lr}
   372c8:	sub	sp, sp, #200	; 0xc8
   372cc:	ldr	r8, [pc, #188]	; 37390 <npth_sleep@plt+0x21ca0>
   372d0:	mov	r5, r1
   372d4:	str	r0, [sp, #4]
   372d8:	ldr	r3, [r8]
   372dc:	str	r3, [sp, #196]	; 0xc4
   372e0:	bl	14f58 <strlen@plt>
   372e4:	mov	r6, r0
   372e8:	ldr	r0, [r5], #4
   372ec:	cmp	r0, #0
   372f0:	str	r0, [sp, #8]
   372f4:	beq	3732c <npth_sleep@plt+0x21c3c>
   372f8:	bl	14f58 <strlen@plt>
   372fc:	add	r4, sp, #12
   37300:	add	r7, sp, #196	; 0xc4
   37304:	add	r6, r6, r0
   37308:	b	3731c <npth_sleep@plt+0x21c2c>
   3730c:	bl	14f58 <strlen@plt>
   37310:	cmp	r7, r4
   37314:	add	r6, r6, r0
   37318:	beq	3737c <npth_sleep@plt+0x21c8c>
   3731c:	ldr	r0, [r5], #4
   37320:	cmp	r0, #0
   37324:	str	r0, [r4], #4
   37328:	bne	3730c <npth_sleep@plt+0x21c1c>
   3732c:	add	r0, r6, #1
   37330:	bl	146d0 <gcry_malloc@plt>
   37334:	subs	r5, r0, #0
   37338:	beq	37360 <npth_sleep@plt+0x21c70>
   3733c:	ldr	r1, [sp, #4]
   37340:	cmp	r1, #0
   37344:	beq	37360 <npth_sleep@plt+0x21c70>
   37348:	add	r4, sp, #8
   3734c:	mov	r0, r5
   37350:	bl	14a0c <stpcpy@plt>
   37354:	ldr	r1, [r4], #4
   37358:	cmp	r1, #0
   3735c:	bne	37350 <npth_sleep@plt+0x21c60>
   37360:	ldr	r2, [sp, #196]	; 0xc4
   37364:	ldr	r3, [r8]
   37368:	mov	r0, r5
   3736c:	cmp	r2, r3
   37370:	bne	3738c <npth_sleep@plt+0x21c9c>
   37374:	add	sp, sp, #200	; 0xc8
   37378:	pop	{r4, r5, r6, r7, r8, pc}
   3737c:	mov	r0, #22
   37380:	bl	153b4 <gpg_err_set_errno@plt>
   37384:	mov	r5, #0
   37388:	b	37360 <npth_sleep@plt+0x21c70>
   3738c:	bl	14a60 <__stack_chk_fail@plt>
   37390:	andeq	ip, r6, r8, lsr r8
   37394:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37398:	sub	sp, sp, #148	; 0x94
   3739c:	ldr	r7, [pc, #1020]	; 377a0 <npth_sleep@plt+0x220b0>
   373a0:	mov	r9, r0
   373a4:	mov	r0, r1
   373a8:	ldr	r3, [r7]
   373ac:	mov	fp, r2
   373b0:	mov	r6, r1
   373b4:	str	r3, [sp, #140]	; 0x8c
   373b8:	bl	14f58 <strlen@plt>
   373bc:	and	r8, r9, #1
   373c0:	mov	r5, r0
   373c4:	ldr	r0, [fp], #4
   373c8:	cmp	r0, #0
   373cc:	str	r0, [sp, #12]
   373d0:	addeq	r5, r5, #1
   373d4:	beq	37414 <npth_sleep@plt+0x21d24>
   373d8:	bl	14f58 <strlen@plt>
   373dc:	add	r5, r5, #2
   373e0:	add	r4, sp, #16
   373e4:	add	sl, sp, #140	; 0x8c
   373e8:	add	r5, r5, r0
   373ec:	b	37404 <npth_sleep@plt+0x21d14>
   373f0:	bl	14f58 <strlen@plt>
   373f4:	cmp	sl, r4
   373f8:	add	r0, r0, #1
   373fc:	add	r5, r5, r0
   37400:	beq	375a0 <npth_sleep@plt+0x21eb0>
   37404:	ldr	r0, [fp], #4
   37408:	cmp	r0, #0
   3740c:	str	r0, [r4], #4
   37410:	bne	373f0 <npth_sleep@plt+0x21d00>
   37414:	ldrb	r3, [r6]
   37418:	add	r5, r5, #1
   3741c:	cmp	r3, #126	; 0x7e
   37420:	beq	3751c <npth_sleep@plt+0x21e2c>
   37424:	mov	r4, #0
   37428:	mov	fp, r4
   3742c:	mov	r3, #1
   37430:	str	r3, [sp, #4]
   37434:	cmp	r8, #0
   37438:	mov	r0, r5
   3743c:	beq	375b8 <npth_sleep@plt+0x21ec8>
   37440:	bl	1467c <gcry_xmalloc@plt>
   37444:	mov	sl, r0
   37448:	cmp	r4, #0
   3744c:	beq	376bc <npth_sleep@plt+0x21fcc>
   37450:	mov	r1, r4
   37454:	mov	r0, sl
   37458:	bl	14a0c <stpcpy@plt>
   3745c:	ldr	r3, [sp, #4]
   37460:	add	r1, r6, r3
   37464:	bl	14a0c <stpcpy@plt>
   37468:	mov	r4, r0
   3746c:	mov	r0, fp
   37470:	bl	149dc <gcry_free@plt>
   37474:	ldr	r1, [sp, #12]
   37478:	cmp	r1, #0
   3747c:	addne	fp, sp, #16
   37480:	movne	r6, #0
   37484:	movne	r5, #47	; 0x2f
   37488:	bne	374b0 <npth_sleep@plt+0x21dc0>
   3748c:	b	374ec <npth_sleep@plt+0x21dfc>
   37490:	mov	r0, r4
   37494:	add	r6, r6, #1
   37498:	strb	r5, [r0], #1
   3749c:	bl	14a0c <stpcpy@plt>
   374a0:	ldr	r1, [fp], #4
   374a4:	cmp	r1, #0
   374a8:	mov	r4, r0
   374ac:	beq	374ec <npth_sleep@plt+0x21dfc>
   374b0:	cmp	r6, #0
   374b4:	bne	37490 <npth_sleep@plt+0x21da0>
   374b8:	ldrb	r3, [sl]
   374bc:	cmp	r3, #47	; 0x2f
   374c0:	bne	37490 <npth_sleep@plt+0x21da0>
   374c4:	ldrb	r3, [sl, #1]
   374c8:	cmp	r3, #0
   374cc:	bne	37490 <npth_sleep@plt+0x21da0>
   374d0:	mov	r0, r4
   374d4:	bl	14a0c <stpcpy@plt>
   374d8:	ldr	r1, [fp], #4
   374dc:	add	r6, r6, #1
   374e0:	cmp	r1, #0
   374e4:	mov	r4, r0
   374e8:	bne	374b0 <npth_sleep@plt+0x21dc0>
   374ec:	tst	r9, #2
   374f0:	beq	37500 <npth_sleep@plt+0x21e10>
   374f4:	ldrb	r3, [sl]
   374f8:	cmp	r3, #47	; 0x2f
   374fc:	bne	375d0 <npth_sleep@plt+0x21ee0>
   37500:	ldr	r2, [sp, #140]	; 0x8c
   37504:	ldr	r3, [r7]
   37508:	mov	r0, sl
   3750c:	cmp	r2, r3
   37510:	bne	3779c <npth_sleep@plt+0x220ac>
   37514:	add	sp, sp, #148	; 0x94
   37518:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3751c:	ldrb	r3, [r6, #1]
   37520:	cmp	r3, #0
   37524:	cmpne	r3, #47	; 0x2f
   37528:	beq	37674 <npth_sleep@plt+0x21f84>
   3752c:	cmp	r8, #0
   37530:	add	r0, r6, #1
   37534:	beq	376d0 <npth_sleep@plt+0x21fe0>
   37538:	bl	151f8 <gcry_xstrdup@plt>
   3753c:	mov	sl, r0
   37540:	mov	r1, #47	; 0x2f
   37544:	mov	r0, sl
   37548:	bl	14fa0 <strchr@plt>
   3754c:	cmp	r0, #0
   37550:	movne	r3, #0
   37554:	strbne	r3, [r0]
   37558:	mov	r0, sl
   3755c:	bl	14f58 <strlen@plt>
   37560:	mov	r1, sl
   37564:	mov	r4, r0
   37568:	mov	r0, r8
   3756c:	bl	37274 <npth_sleep@plt+0x21b84>
   37570:	mov	fp, r0
   37574:	mov	r0, sl
   37578:	bl	149dc <gcry_free@plt>
   3757c:	cmp	fp, #0
   37580:	beq	376ac <npth_sleep@plt+0x21fbc>
   37584:	mov	r0, fp
   37588:	bl	14f58 <strlen@plt>
   3758c:	add	r3, r4, #1
   37590:	str	r3, [sp, #4]
   37594:	mov	r4, fp
   37598:	add	r5, r5, r0
   3759c:	b	37434 <npth_sleep@plt+0x21d44>
   375a0:	cmp	r8, #0
   375a4:	bne	3778c <npth_sleep@plt+0x2209c>
   375a8:	mov	r0, #22
   375ac:	mov	sl, r8
   375b0:	bl	153b4 <gpg_err_set_errno@plt>
   375b4:	b	37500 <npth_sleep@plt+0x21e10>
   375b8:	bl	146d0 <gcry_malloc@plt>
   375bc:	subs	sl, r0, #0
   375c0:	bne	37448 <npth_sleep@plt+0x21d58>
   375c4:	mov	r0, fp
   375c8:	bl	149dc <gcry_free@plt>
   375cc:	b	37500 <npth_sleep@plt+0x21e10>
   375d0:	bl	3f5fc <npth_sleep@plt+0x29f0c>
   375d4:	subs	r5, r0, #0
   375d8:	beq	37738 <npth_sleep@plt+0x22048>
   375dc:	bl	14f58 <strlen@plt>
   375e0:	mov	r4, r0
   375e4:	mov	r0, sl
   375e8:	bl	14f58 <strlen@plt>
   375ec:	cmp	r8, #0
   375f0:	add	r0, r4, r0
   375f4:	add	r0, r0, #2
   375f8:	beq	376e0 <npth_sleep@plt+0x21ff0>
   375fc:	bl	1467c <gcry_xmalloc@plt>
   37600:	mov	r4, r0
   37604:	ldrb	r3, [r5]
   37608:	cmp	r3, #47	; 0x2f
   3760c:	bne	3761c <npth_sleep@plt+0x21f2c>
   37610:	ldrb	r2, [r5, #1]
   37614:	cmp	r2, #0
   37618:	beq	37704 <npth_sleep@plt+0x22014>
   3761c:	mov	r1, r5
   37620:	mov	r0, r4
   37624:	bl	14a0c <stpcpy@plt>
   37628:	mov	r3, #47	; 0x2f
   3762c:	mov	r1, sl
   37630:	strb	r3, [r0], #1
   37634:	bl	14c88 <strcpy@plt>
   37638:	mov	r0, r5
   3763c:	bl	149dc <gcry_free@plt>
   37640:	mov	r0, sl
   37644:	bl	149dc <gcry_free@plt>
   37648:	mov	r0, r4
   3764c:	bl	14f58 <strlen@plt>
   37650:	cmp	r0, #2
   37654:	bls	3766c <npth_sleep@plt+0x21f7c>
   37658:	sub	r3, r0, #2
   3765c:	add	r2, r4, r3
   37660:	ldrb	r3, [r4, r3]
   37664:	cmp	r3, #47	; 0x2f
   37668:	beq	37718 <npth_sleep@plt+0x22028>
   3766c:	mov	sl, r4
   37670:	b	37500 <npth_sleep@plt+0x21e10>
   37674:	ldr	r0, [pc, #296]	; 377a4 <npth_sleep@plt+0x220b4>
   37678:	bl	14d48 <getenv@plt>
   3767c:	subs	r4, r0, #0
   37680:	movne	fp, #0
   37684:	beq	37770 <npth_sleep@plt+0x22080>
   37688:	ldrb	r3, [r4]
   3768c:	cmp	r3, #0
   37690:	beq	376b0 <npth_sleep@plt+0x21fc0>
   37694:	mov	r0, r4
   37698:	bl	14f58 <strlen@plt>
   3769c:	mov	r3, #1
   376a0:	str	r3, [sp, #4]
   376a4:	add	r5, r5, r0
   376a8:	b	37434 <npth_sleep@plt+0x21d44>
   376ac:	mov	r4, fp
   376b0:	mov	r3, #1
   376b4:	str	r3, [sp, #4]
   376b8:	b	37434 <npth_sleep@plt+0x21d44>
   376bc:	mov	r1, r6
   376c0:	mov	r0, sl
   376c4:	bl	14a0c <stpcpy@plt>
   376c8:	mov	r4, r0
   376cc:	b	3746c <npth_sleep@plt+0x21d7c>
   376d0:	bl	15684 <gcry_strdup@plt>
   376d4:	subs	sl, r0, #0
   376d8:	bne	37540 <npth_sleep@plt+0x21e50>
   376dc:	b	37500 <npth_sleep@plt+0x21e10>
   376e0:	bl	146d0 <gcry_malloc@plt>
   376e4:	subs	r4, r0, #0
   376e8:	bne	37604 <npth_sleep@plt+0x21f14>
   376ec:	mov	r0, r5
   376f0:	bl	149dc <gcry_free@plt>
   376f4:	mov	r0, sl
   376f8:	bl	149dc <gcry_free@plt>
   376fc:	mov	sl, r8
   37700:	b	37500 <npth_sleep@plt+0x21e10>
   37704:	mov	r0, r4
   37708:	mov	r1, sl
   3770c:	strb	r3, [r0], #1
   37710:	bl	14c88 <strcpy@plt>
   37714:	b	37638 <npth_sleep@plt+0x21f48>
   37718:	add	r0, r4, r0
   3771c:	ldrb	r3, [r0, #-1]
   37720:	cmp	r3, #46	; 0x2e
   37724:	moveq	r3, #0
   37728:	moveq	sl, r4
   3772c:	strbeq	r3, [r2]
   37730:	bne	3766c <npth_sleep@plt+0x21f7c>
   37734:	b	37500 <npth_sleep@plt+0x21e10>
   37738:	cmp	r8, #0
   3773c:	beq	376f4 <npth_sleep@plt+0x22004>
   37740:	ldr	r3, [pc, #96]	; 377a8 <npth_sleep@plt+0x220b8>
   37744:	ldr	r4, [r3]
   37748:	bl	15084 <__errno_location@plt>
   3774c:	ldr	r0, [r0]
   37750:	bl	14dcc <strerror@plt>
   37754:	ldr	r2, [pc, #80]	; 377ac <npth_sleep@plt+0x220bc>
   37758:	mov	r1, #1
   3775c:	mov	r3, r0
   37760:	mov	r0, r4
   37764:	bl	151e0 <__fprintf_chk@plt>
   37768:	mov	r0, #2
   3776c:	bl	14ed4 <exit@plt>
   37770:	mov	r1, r4
   37774:	mov	r0, r8
   37778:	bl	37274 <npth_sleep@plt+0x21b84>
   3777c:	subs	fp, r0, #0
   37780:	mov	r4, fp
   37784:	beq	376b0 <npth_sleep@plt+0x21fc0>
   37788:	b	37688 <npth_sleep@plt+0x21f98>
   3778c:	ldr	r2, [pc, #28]	; 377b0 <npth_sleep@plt+0x220c0>
   37790:	mov	r1, #432	; 0x1b0
   37794:	ldr	r0, [pc, #24]	; 377b4 <npth_sleep@plt+0x220c4>
   37798:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   3779c:	bl	14a60 <__stack_chk_fail@plt>
   377a0:	andeq	ip, r6, r8, lsr r8
   377a4:	andeq	r8, r5, r0, lsr #30
   377a8:	andeq	sp, r6, r8, asr r5
   377ac:	andeq	r8, r5, r8, lsr #30
   377b0:	andeq	r8, r5, r4, ror #29
   377b4:	andeq	r8, r5, r4, lsl #30
   377b8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   377bc:	mov	fp, r1
   377c0:	ldrb	r1, [r0]
   377c4:	mov	r7, r0
   377c8:	mov	r6, r2
   377cc:	cmp	r1, #0
   377d0:	beq	379a4 <npth_sleep@plt+0x222b4>
   377d4:	mov	r4, r0
   377d8:	mov	r5, #0
   377dc:	rsb	r8, r0, #1
   377e0:	b	377f8 <npth_sleep@plt+0x22108>
   377e4:	add	r5, r5, #1
   377e8:	add	r0, r8, r4
   377ec:	ldrb	r1, [r4, #1]!
   377f0:	cmp	r1, #0
   377f4:	beq	3783c <npth_sleep@plt+0x2214c>
   377f8:	cmp	r1, #37	; 0x25
   377fc:	cmpne	r1, #58	; 0x3a
   37800:	moveq	r3, #1
   37804:	movne	r3, #0
   37808:	cmp	r1, #10
   3780c:	orreq	r3, r3, #1
   37810:	cmp	r3, #0
   37814:	bne	377e4 <npth_sleep@plt+0x220f4>
   37818:	subs	r0, fp, #0
   3781c:	beq	377e8 <npth_sleep@plt+0x220f8>
   37820:	bl	14fa0 <strchr@plt>
   37824:	cmp	r0, #0
   37828:	bne	377e4 <npth_sleep@plt+0x220f4>
   3782c:	add	r0, r8, r4
   37830:	ldrb	r1, [r4, #1]!
   37834:	cmp	r1, #0
   37838:	bne	377f8 <npth_sleep@plt+0x22108>
   3783c:	add	r0, r0, r5, lsl #1
   37840:	add	r0, r0, #1
   37844:	cmp	r6, #0
   37848:	beq	37984 <npth_sleep@plt+0x22294>
   3784c:	bl	1467c <gcry_xmalloc@plt>
   37850:	ldrb	r5, [r7]
   37854:	cmp	r5, #0
   37858:	mov	r6, r0
   3785c:	beq	3799c <npth_sleep@plt+0x222ac>
   37860:	mov	r4, #0
   37864:	mov	r3, #37	; 0x25
   37868:	mov	r2, #97	; 0x61
   3786c:	b	378e8 <npth_sleep@plt+0x221f8>
   37870:	cmp	r5, #37	; 0x25
   37874:	beq	37934 <npth_sleep@plt+0x22244>
   37878:	cmp	r5, #10
   3787c:	beq	37958 <npth_sleep@plt+0x22268>
   37880:	cmp	fp, #0
   37884:	beq	37978 <npth_sleep@plt+0x22288>
   37888:	mov	r1, r5
   3788c:	mov	r0, fp
   37890:	bl	14fa0 <strchr@plt>
   37894:	mov	r3, #37	; 0x25
   37898:	mov	r2, #97	; 0x61
   3789c:	cmp	r0, #0
   378a0:	beq	37978 <npth_sleep@plt+0x22288>
   378a4:	lsr	r1, r5, #4
   378a8:	cmp	r1, #9
   378ac:	addls	r1, r1, #48	; 0x30
   378b0:	addhi	r1, r1, #87	; 0x57
   378b4:	and	r5, r5, #15
   378b8:	strb	r3, [sl]
   378bc:	strb	r1, [r8]
   378c0:	add	r1, r4, #2
   378c4:	add	r4, r4, #3
   378c8:	cmp	r5, #9
   378cc:	add	r8, r6, r4
   378d0:	addls	r5, r5, #48	; 0x30
   378d4:	addhi	r5, r5, #87	; 0x57
   378d8:	strb	r5, [r6, r1]
   378dc:	ldrb	r5, [r7, #1]!
   378e0:	cmp	r5, #0
   378e4:	beq	37924 <npth_sleep@plt+0x22234>
   378e8:	add	r9, r4, #1
   378ec:	cmp	r5, #58	; 0x3a
   378f0:	add	r8, r6, r9
   378f4:	add	sl, r6, r4
   378f8:	bne	37870 <npth_sleep@plt+0x22180>
   378fc:	add	r1, r4, #2
   37900:	mov	r0, #51	; 0x33
   37904:	strb	r3, [r6, r4]
   37908:	strb	r0, [r6, r9]
   3790c:	strb	r2, [r6, r1]
   37910:	ldrb	r5, [r7, #1]!
   37914:	add	r4, r4, #3
   37918:	add	r8, r6, r4
   3791c:	cmp	r5, #0
   37920:	bne	378e8 <npth_sleep@plt+0x221f8>
   37924:	mov	r3, #0
   37928:	strb	r3, [r8]
   3792c:	mov	r0, r6
   37930:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37934:	add	r1, r4, #2
   37938:	mov	r0, #50	; 0x32
   3793c:	strb	r5, [sl]
   37940:	add	r4, r4, #3
   37944:	strb	r0, [r8]
   37948:	mov	r0, #53	; 0x35
   3794c:	strb	r0, [r6, r1]
   37950:	add	r8, r6, r4
   37954:	b	378dc <npth_sleep@plt+0x221ec>
   37958:	add	r1, r4, #2
   3795c:	mov	r0, #48	; 0x30
   37960:	add	r4, r4, #3
   37964:	strb	r3, [sl]
   37968:	strb	r0, [r8]
   3796c:	strb	r2, [r6, r1]
   37970:	add	r8, r6, r4
   37974:	b	378dc <npth_sleep@plt+0x221ec>
   37978:	mov	r4, r9
   3797c:	strb	r5, [sl]
   37980:	b	378dc <npth_sleep@plt+0x221ec>
   37984:	bl	146d0 <gcry_malloc@plt>
   37988:	subs	r6, r0, #0
   3798c:	beq	3792c <npth_sleep@plt+0x2223c>
   37990:	ldrb	r5, [r7]
   37994:	cmp	r5, #0
   37998:	bne	37860 <npth_sleep@plt+0x22170>
   3799c:	mov	r8, r6
   379a0:	b	37924 <npth_sleep@plt+0x22234>
   379a4:	mov	r0, #1
   379a8:	b	37844 <npth_sleep@plt+0x22154>
   379ac:	ldrb	r3, [r0]
   379b0:	mov	r2, r0
   379b4:	cmp	r3, #0
   379b8:	beq	379ec <npth_sleep@plt+0x222fc>
   379bc:	mov	r0, #0
   379c0:	and	r3, r3, #192	; 0xc0
   379c4:	cmp	r3, #128	; 0x80
   379c8:	addne	r0, r0, #1
   379cc:	cmn	r1, #1
   379d0:	beq	379dc <npth_sleep@plt+0x222ec>
   379d4:	subs	r1, r1, #1
   379d8:	bxeq	lr
   379dc:	ldrb	r3, [r2, #1]!
   379e0:	cmp	r3, #0
   379e4:	bne	379c0 <npth_sleep@plt+0x222d0>
   379e8:	bx	lr
   379ec:	mov	r0, r3
   379f0:	bx	lr
   379f4:	cmp	r2, #0
   379f8:	beq	37a60 <npth_sleep@plt+0x22370>
   379fc:	add	r2, r0, r2
   37a00:	push	{r4, r5, r6, lr}
   37a04:	sub	r0, r0, #1
   37a08:	sub	r6, r2, #1
   37a0c:	sub	r1, r1, #1
   37a10:	ldrb	lr, [r0, #1]!
   37a14:	ldrb	ip, [r1, #1]!
   37a18:	mov	r2, lr
   37a1c:	cmp	lr, ip
   37a20:	mov	r3, ip
   37a24:	sub	r5, lr, #97	; 0x61
   37a28:	sub	r4, ip, #97	; 0x61
   37a2c:	beq	37a48 <npth_sleep@plt+0x22358>
   37a30:	cmp	r5, #25
   37a34:	bicls	r2, lr, #32
   37a38:	cmp	r4, #25
   37a3c:	bicls	r3, ip, #32
   37a40:	cmp	r3, r2
   37a44:	bne	37a58 <npth_sleep@plt+0x22368>
   37a48:	cmp	r0, r6
   37a4c:	bne	37a10 <npth_sleep@plt+0x22320>
   37a50:	mov	r0, #0
   37a54:	pop	{r4, r5, r6, pc}
   37a58:	sub	r0, r2, r3
   37a5c:	pop	{r4, r5, r6, pc}
   37a60:	mov	r0, r2
   37a64:	bx	lr
   37a68:	push	{r4, r5, r6, lr}
   37a6c:	mov	r4, r0
   37a70:	mov	r0, r1
   37a74:	mov	r6, r1
   37a78:	bl	14f58 <strlen@plt>
   37a7c:	mov	r1, r6
   37a80:	mov	r2, r0
   37a84:	mov	r5, r0
   37a88:	mov	r0, r4
   37a8c:	bl	15624 <strncmp@plt>
   37a90:	cmp	r0, #0
   37a94:	bne	37ae4 <npth_sleep@plt+0x223f4>
   37a98:	ldrb	r2, [r4, r5]
   37a9c:	add	r0, r4, r5
   37aa0:	tst	r2, #223	; 0xdf
   37aa4:	sub	r3, r2, #9
   37aa8:	clz	r3, r3
   37aac:	lsr	r3, r3, #5
   37ab0:	movne	r1, r3
   37ab4:	moveq	r1, #1
   37ab8:	cmp	r1, #0
   37abc:	beq	37ae4 <npth_sleep@plt+0x223f4>
   37ac0:	cmp	r2, #32
   37ac4:	orreq	r3, r3, #1
   37ac8:	cmp	r3, #0
   37acc:	popeq	{r4, r5, r6, pc}
   37ad0:	ldrb	r3, [r0, #1]!
   37ad4:	cmp	r3, #9
   37ad8:	cmpne	r3, #32
   37adc:	beq	37ad0 <npth_sleep@plt+0x223e0>
   37ae0:	pop	{r4, r5, r6, pc}
   37ae4:	mov	r0, #0
   37ae8:	pop	{r4, r5, r6, pc}
   37aec:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37af0:	subs	r5, r1, #0
   37af4:	beq	37ba0 <npth_sleep@plt+0x224b0>
   37af8:	mov	r4, r0
   37afc:	mov	r8, r2
   37b00:	bl	14e38 <__ctype_toupper_loc@plt>
   37b04:	ldrb	r3, [r8]
   37b08:	mov	r1, r5
   37b0c:	add	r9, r4, r1
   37b10:	mov	r5, r4
   37b14:	ldr	r0, [r0]
   37b18:	ldr	sl, [r0, r3, lsl #2]
   37b1c:	b	37b30 <npth_sleep@plt+0x22440>
   37b20:	cmp	lr, #0
   37b24:	beq	37ba8 <npth_sleep@plt+0x224b8>
   37b28:	mov	r1, lr
   37b2c:	mov	r5, r3
   37b30:	mov	r3, r5
   37b34:	sub	lr, r1, #1
   37b38:	ldrb	r2, [r3], #1
   37b3c:	ldr	r2, [r0, r2, lsl #2]
   37b40:	cmp	r2, sl
   37b44:	bne	37b20 <npth_sleep@plt+0x22430>
   37b48:	cmp	r3, r9
   37b4c:	add	r4, r8, #1
   37b50:	ldrb	ip, [r8, #1]
   37b54:	beq	37bb4 <npth_sleep@plt+0x224c4>
   37b58:	ldrb	r6, [r3]
   37b5c:	ldr	r2, [r0, ip, lsl #2]
   37b60:	ldr	r6, [r0, r6, lsl #2]
   37b64:	cmp	r6, r2
   37b68:	bne	37b98 <npth_sleep@plt+0x224a8>
   37b6c:	add	fp, r5, r1
   37b70:	add	r1, r3, #1
   37b74:	b	37b8c <npth_sleep@plt+0x2249c>
   37b78:	ldrb	r2, [r1], #1
   37b7c:	ldr	r6, [r0, ip, lsl #2]
   37b80:	ldr	r7, [r0, r2, lsl #2]
   37b84:	cmp	r7, r6
   37b88:	bne	37b98 <npth_sleep@plt+0x224a8>
   37b8c:	cmp	fp, r1
   37b90:	ldrb	ip, [r4, #1]!
   37b94:	bne	37b78 <npth_sleep@plt+0x22488>
   37b98:	cmp	ip, #0
   37b9c:	bne	37b28 <npth_sleep@plt+0x22438>
   37ba0:	mov	r0, r5
   37ba4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37ba8:	mov	r5, lr
   37bac:	mov	r0, r5
   37bb0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37bb4:	cmp	ip, #0
   37bb8:	bne	37b20 <npth_sleep@plt+0x22430>
   37bbc:	b	37ba0 <npth_sleep@plt+0x224b0>
   37bc0:	cmp	r1, #0
   37bc4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   37bc8:	beq	37c18 <npth_sleep@plt+0x22528>
   37bcc:	ldrb	r6, [r2]
   37bd0:	add	r8, r1, #1
   37bd4:	add	r8, r2, r8
   37bd8:	sub	r3, r6, #97	; 0x61
   37bdc:	cmp	r3, #25
   37be0:	add	r8, r0, r8
   37be4:	andls	r6, r6, #223	; 0xdf
   37be8:	add	r7, r0, r1
   37bec:	ldrb	r1, [r0]
   37bf0:	add	r3, r0, #1
   37bf4:	mov	r9, r0
   37bf8:	sub	r0, r1, #97	; 0x61
   37bfc:	cmp	r0, #25
   37c00:	bicls	r1, r1, #32
   37c04:	cmp	r6, r1
   37c08:	mov	r0, r3
   37c0c:	beq	37c24 <npth_sleep@plt+0x22534>
   37c10:	cmp	r7, r3
   37c14:	bne	37bec <npth_sleep@plt+0x224fc>
   37c18:	mov	r9, #0
   37c1c:	mov	r0, r9
   37c20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37c24:	cmp	r3, r7
   37c28:	add	lr, r2, #1
   37c2c:	ldrb	ip, [r2, #1]
   37c30:	beq	37c84 <npth_sleep@plt+0x22594>
   37c34:	sub	sl, r8, r3
   37c38:	b	37c48 <npth_sleep@plt+0x22558>
   37c3c:	ldrb	ip, [lr, #1]!
   37c40:	cmp	lr, sl
   37c44:	beq	37c74 <npth_sleep@plt+0x22584>
   37c48:	ldrb	r1, [r3]
   37c4c:	sub	r4, ip, #97	; 0x61
   37c50:	add	r3, r3, #1
   37c54:	sub	r5, r1, #97	; 0x61
   37c58:	cmp	r5, #25
   37c5c:	bicls	r1, r1, #32
   37c60:	cmp	r4, #25
   37c64:	mov	r4, ip
   37c68:	bicls	r4, ip, #32
   37c6c:	cmp	r4, r1
   37c70:	beq	37c3c <npth_sleep@plt+0x2254c>
   37c74:	cmp	ip, #0
   37c78:	bne	37bec <npth_sleep@plt+0x224fc>
   37c7c:	mov	r0, r9
   37c80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37c84:	cmp	ip, #0
   37c88:	bne	37c18 <npth_sleep@plt+0x22528>
   37c8c:	b	37c1c <npth_sleep@plt+0x2252c>
   37c90:	push	{r4, lr}
   37c94:	subs	r4, r2, #0
   37c98:	sub	sp, sp, #8
   37c9c:	beq	37cf0 <npth_sleep@plt+0x22600>
   37ca0:	cmp	r0, #0
   37ca4:	beq	37cf8 <npth_sleep@plt+0x22608>
   37ca8:	cmp	r4, #1
   37cac:	beq	37d0c <npth_sleep@plt+0x2261c>
   37cb0:	ldrb	r3, [r1]
   37cb4:	cmp	r3, #0
   37cb8:	beq	37d0c <npth_sleep@plt+0x2261c>
   37cbc:	sub	ip, r1, #1
   37cc0:	add	r2, ip, r4
   37cc4:	add	r1, r1, #1
   37cc8:	mov	ip, r0
   37ccc:	b	37cdc <npth_sleep@plt+0x225ec>
   37cd0:	ldrb	r3, [r1], #1
   37cd4:	cmp	r3, #0
   37cd8:	beq	37ce8 <npth_sleep@plt+0x225f8>
   37cdc:	cmp	r1, r2
   37ce0:	strb	r3, [ip], #1
   37ce4:	bne	37cd0 <npth_sleep@plt+0x225e0>
   37ce8:	mov	r3, #0
   37cec:	strb	r3, [ip]
   37cf0:	add	sp, sp, #8
   37cf4:	pop	{r4, pc}
   37cf8:	mov	r0, r4
   37cfc:	str	r1, [sp, #4]
   37d00:	bl	1467c <gcry_xmalloc@plt>
   37d04:	ldr	r1, [sp, #4]
   37d08:	b	37ca8 <npth_sleep@plt+0x225b8>
   37d0c:	mov	ip, r0
   37d10:	b	37ce8 <npth_sleep@plt+0x225f8>
   37d14:	push	{r4, r5, r6, lr}
   37d18:	mov	r5, r0
   37d1c:	ldrb	r4, [r0]
   37d20:	cmp	r4, #0
   37d24:	beq	37da0 <npth_sleep@plt+0x226b0>
   37d28:	bl	14ea4 <__ctype_b_loc@plt>
   37d2c:	mov	r1, r5
   37d30:	ldr	r2, [r0]
   37d34:	b	37d44 <npth_sleep@plt+0x22654>
   37d38:	ldrb	r4, [r1, #1]!
   37d3c:	cmp	r4, #0
   37d40:	beq	37da8 <npth_sleep@plt+0x226b8>
   37d44:	lsl	r4, r4, #1
   37d48:	ldrh	r3, [r2, r4]
   37d4c:	ands	r3, r3, #8192	; 0x2000
   37d50:	bne	37d38 <npth_sleep@plt+0x22648>
   37d54:	ldrb	r2, [r1]
   37d58:	cmp	r2, #0
   37d5c:	strb	r2, [r5]
   37d60:	movne	ip, r5
   37d64:	beq	37da0 <npth_sleep@plt+0x226b0>
   37d68:	ldr	lr, [r0]
   37d6c:	lsl	r2, r2, #1
   37d70:	ldrh	r2, [lr, r2]
   37d74:	ands	r2, r2, #8192	; 0x2000
   37d78:	moveq	r3, r2
   37d7c:	beq	37d88 <npth_sleep@plt+0x22698>
   37d80:	cmp	r3, #0
   37d84:	moveq	r3, ip
   37d88:	ldrb	r2, [r1, #1]!
   37d8c:	cmp	r2, #0
   37d90:	strb	r2, [ip, #1]!
   37d94:	bne	37d68 <npth_sleep@plt+0x22678>
   37d98:	cmp	r3, #0
   37d9c:	strbne	r2, [r3]
   37da0:	mov	r0, r5
   37da4:	pop	{r4, r5, r6, pc}
   37da8:	strb	r4, [r5]
   37dac:	mov	r0, r5
   37db0:	pop	{r4, r5, r6, pc}
   37db4:	push	{r4, r5, r6, lr}
   37db8:	mov	r5, r0
   37dbc:	ldrb	r4, [r0]
   37dc0:	cmp	r4, #0
   37dc4:	beq	37e08 <npth_sleep@plt+0x22718>
   37dc8:	bl	14ea4 <__ctype_b_loc@plt>
   37dcc:	mov	r2, r5
   37dd0:	mov	r1, #0
   37dd4:	ldr	r0, [r0]
   37dd8:	lsl	r4, r4, #1
   37ddc:	ldrh	r3, [r0, r4]
   37de0:	ands	r3, r3, #8192	; 0x2000
   37de4:	moveq	r1, r3
   37de8:	beq	37df4 <npth_sleep@plt+0x22704>
   37dec:	cmp	r1, #0
   37df0:	moveq	r1, r2
   37df4:	ldrb	r4, [r2, #1]!
   37df8:	cmp	r4, #0
   37dfc:	bne	37dd8 <npth_sleep@plt+0x226e8>
   37e00:	cmp	r1, #0
   37e04:	strbne	r4, [r1]
   37e08:	mov	r0, r5
   37e0c:	pop	{r4, r5, r6, pc}
   37e10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   37e14:	subs	r9, r1, #0
   37e18:	beq	37e78 <npth_sleep@plt+0x22788>
   37e1c:	mov	r7, r2
   37e20:	mov	sl, r0
   37e24:	mov	r4, r0
   37e28:	add	r8, r0, r9
   37e2c:	mov	r5, #0
   37e30:	ldrb	r1, [r4]
   37e34:	mov	r0, r7
   37e38:	bl	14fa0 <strchr@plt>
   37e3c:	mov	r6, r4
   37e40:	add	r4, r4, #1
   37e44:	cmp	r0, #0
   37e48:	moveq	r5, r0
   37e4c:	beq	37e58 <npth_sleep@plt+0x22768>
   37e50:	cmp	r5, #0
   37e54:	moveq	r5, r6
   37e58:	cmp	r4, r8
   37e5c:	bne	37e30 <npth_sleep@plt+0x22740>
   37e60:	cmp	r5, #0
   37e64:	beq	37e78 <npth_sleep@plt+0x22788>
   37e68:	mov	r3, #0
   37e6c:	sub	r0, r5, sl
   37e70:	strb	r3, [r5]
   37e74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37e78:	mov	r0, r9
   37e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37e80:	ldr	r2, [pc]	; 37e88 <npth_sleep@plt+0x22798>
   37e84:	b	37e10 <npth_sleep@plt+0x22720>
   37e88:	andeq	r8, r5, r4, asr #30
   37e8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   37e90:	subs	r9, r1, #0
   37e94:	beq	37eec <npth_sleep@plt+0x227fc>
   37e98:	mov	r7, r2
   37e9c:	mov	sl, r0
   37ea0:	mov	r4, r0
   37ea4:	add	r8, r0, r9
   37ea8:	mov	r6, #0
   37eac:	ldrb	r1, [r4]
   37eb0:	mov	r0, r7
   37eb4:	bl	14fa0 <strchr@plt>
   37eb8:	mov	r5, r4
   37ebc:	add	r4, r4, #1
   37ec0:	cmp	r0, #0
   37ec4:	moveq	r6, r0
   37ec8:	beq	37ed4 <npth_sleep@plt+0x227e4>
   37ecc:	cmp	r6, #0
   37ed0:	moveq	r6, r5
   37ed4:	cmp	r4, r8
   37ed8:	bne	37eac <npth_sleep@plt+0x227bc>
   37edc:	cmp	r6, #0
   37ee0:	beq	37eec <npth_sleep@plt+0x227fc>
   37ee4:	sub	r0, r6, sl
   37ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37eec:	mov	r0, r9
   37ef0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37ef4:	ldr	r2, [pc]	; 37efc <npth_sleep@plt+0x2280c>
   37ef8:	b	37e8c <npth_sleep@plt+0x2279c>
   37efc:	andeq	r8, r5, r4, asr #30
   37f00:	push	{r4, lr}
   37f04:	mov	r1, #47	; 0x2f
   37f08:	mov	r4, r0
   37f0c:	bl	1533c <strrchr@plt>
   37f10:	cmp	r0, #0
   37f14:	beq	37f24 <npth_sleep@plt+0x22834>
   37f18:	add	r0, r0, #1
   37f1c:	pop	{r4, lr}
   37f20:	b	151f8 <gcry_xstrdup@plt>
   37f24:	mov	r0, r4
   37f28:	pop	{r4, lr}
   37f2c:	b	151f8 <gcry_xstrdup@plt>
   37f30:	push	{r4, r5, r6, lr}
   37f34:	mov	r1, #47	; 0x2f
   37f38:	mov	r5, r0
   37f3c:	bl	1533c <strrchr@plt>
   37f40:	cmp	r0, #0
   37f44:	beq	37f6c <npth_sleep@plt+0x2287c>
   37f48:	sub	r4, r0, r5
   37f4c:	add	r0, r4, #1
   37f50:	bl	1467c <gcry_xmalloc@plt>
   37f54:	mov	r2, r4
   37f58:	mov	r1, r5
   37f5c:	bl	15108 <strncpy@plt>
   37f60:	mov	r2, #0
   37f64:	strb	r2, [r0, r4]
   37f68:	pop	{r4, r5, r6, pc}
   37f6c:	ldr	r0, [pc, #4]	; 37f78 <npth_sleep@plt+0x22888>
   37f70:	pop	{r4, r5, r6, lr}
   37f74:	b	151f8 <gcry_xstrdup@plt>
   37f78:	andeq	r9, r5, r4, lsr #11
   37f7c:	push	{r0, r1, r2, r3}
   37f80:	mov	r0, #1
   37f84:	push	{r4, lr}
   37f88:	sub	sp, sp, #8
   37f8c:	ldr	r4, [pc, #60]	; 37fd0 <npth_sleep@plt+0x228e0>
   37f90:	add	r3, sp, #20
   37f94:	mov	r2, r3
   37f98:	ldr	ip, [r4]
   37f9c:	ldr	r1, [sp, #16]
   37fa0:	str	r3, [sp]
   37fa4:	str	ip, [sp, #4]
   37fa8:	bl	37394 <npth_sleep@plt+0x21ca4>
   37fac:	ldr	r2, [sp, #4]
   37fb0:	ldr	r3, [r4]
   37fb4:	cmp	r2, r3
   37fb8:	bne	37fcc <npth_sleep@plt+0x228dc>
   37fbc:	add	sp, sp, #8
   37fc0:	pop	{r4, lr}
   37fc4:	add	sp, sp, #16
   37fc8:	bx	lr
   37fcc:	bl	14a60 <__stack_chk_fail@plt>
   37fd0:	andeq	ip, r6, r8, lsr r8
   37fd4:	push	{r0, r1, r2, r3}
   37fd8:	mov	r0, #0
   37fdc:	push	{r4, lr}
   37fe0:	sub	sp, sp, #8
   37fe4:	ldr	r4, [pc, #60]	; 38028 <npth_sleep@plt+0x22938>
   37fe8:	add	r3, sp, #20
   37fec:	mov	r2, r3
   37ff0:	ldr	ip, [r4]
   37ff4:	ldr	r1, [sp, #16]
   37ff8:	str	r3, [sp]
   37ffc:	str	ip, [sp, #4]
   38000:	bl	37394 <npth_sleep@plt+0x21ca4>
   38004:	ldr	r2, [sp, #4]
   38008:	ldr	r3, [r4]
   3800c:	cmp	r2, r3
   38010:	bne	38024 <npth_sleep@plt+0x22934>
   38014:	add	sp, sp, #8
   38018:	pop	{r4, lr}
   3801c:	add	sp, sp, #16
   38020:	bx	lr
   38024:	bl	14a60 <__stack_chk_fail@plt>
   38028:	andeq	ip, r6, r8, lsr r8
   3802c:	push	{r0, r1, r2, r3}
   38030:	mov	r0, #3
   38034:	push	{r4, lr}
   38038:	sub	sp, sp, #8
   3803c:	ldr	r4, [pc, #60]	; 38080 <npth_sleep@plt+0x22990>
   38040:	add	r3, sp, #20
   38044:	mov	r2, r3
   38048:	ldr	ip, [r4]
   3804c:	ldr	r1, [sp, #16]
   38050:	str	r3, [sp]
   38054:	str	ip, [sp, #4]
   38058:	bl	37394 <npth_sleep@plt+0x21ca4>
   3805c:	ldr	r2, [sp, #4]
   38060:	ldr	r3, [r4]
   38064:	cmp	r2, r3
   38068:	bne	3807c <npth_sleep@plt+0x2298c>
   3806c:	add	sp, sp, #8
   38070:	pop	{r4, lr}
   38074:	add	sp, sp, #16
   38078:	bx	lr
   3807c:	bl	14a60 <__stack_chk_fail@plt>
   38080:	andeq	ip, r6, r8, lsr r8
   38084:	push	{r0, r1, r2, r3}
   38088:	mov	r0, #2
   3808c:	push	{r4, lr}
   38090:	sub	sp, sp, #8
   38094:	ldr	r4, [pc, #60]	; 380d8 <npth_sleep@plt+0x229e8>
   38098:	add	r3, sp, #20
   3809c:	mov	r2, r3
   380a0:	ldr	ip, [r4]
   380a4:	ldr	r1, [sp, #16]
   380a8:	str	r3, [sp]
   380ac:	str	ip, [sp, #4]
   380b0:	bl	37394 <npth_sleep@plt+0x21ca4>
   380b4:	ldr	r2, [sp, #4]
   380b8:	ldr	r3, [r4]
   380bc:	cmp	r2, r3
   380c0:	bne	380d4 <npth_sleep@plt+0x229e4>
   380c4:	add	sp, sp, #8
   380c8:	pop	{r4, lr}
   380cc:	add	sp, sp, #16
   380d0:	bx	lr
   380d4:	bl	14a60 <__stack_chk_fail@plt>
   380d8:	andeq	ip, r6, r8, lsr r8
   380dc:	b	14760 <strcmp@plt>
   380e0:	push	{r4, r5, r6, lr}
   380e4:	mov	lr, r0
   380e8:	ldrb	ip, [r0]
   380ec:	cmp	ip, #9
   380f0:	cmpne	ip, #32
   380f4:	bne	38108 <npth_sleep@plt+0x22a18>
   380f8:	ldrb	ip, [lr, #1]!
   380fc:	cmp	ip, #9
   38100:	cmpne	ip, #32
   38104:	beq	380f8 <npth_sleep@plt+0x22a08>
   38108:	sub	r6, ip, #48	; 0x30
   3810c:	mov	r0, #0
   38110:	uxtb	r3, r6
   38114:	cmp	r3, #9
   38118:	mov	r1, #0
   3811c:	pophi	{r4, r5, r6, pc}
   38120:	lsl	r2, r1, #2
   38124:	lsl	r3, r0, #2
   38128:	adds	r3, r3, r0
   3812c:	orr	r2, r2, r0, lsr #30
   38130:	ldrb	ip, [lr, #1]!
   38134:	adc	r2, r2, r1
   38138:	adds	r4, r3, r3
   3813c:	adc	r5, r2, r2
   38140:	adds	r0, r4, r6
   38144:	adc	r1, r5, r6, asr #31
   38148:	sub	r6, ip, #48	; 0x30
   3814c:	uxtb	r3, r6
   38150:	cmp	r3, #9
   38154:	bls	38120 <npth_sleep@plt+0x22a30>
   38158:	pop	{r4, r5, r6, pc}
   3815c:	ldrb	r2, [r0]
   38160:	sub	r3, r2, #48	; 0x30
   38164:	uxtb	r1, r3
   38168:	cmp	r1, #9
   3816c:	bls	38194 <npth_sleep@plt+0x22aa4>
   38170:	sub	r3, r2, #65	; 0x41
   38174:	cmp	r3, #5
   38178:	subls	r3, r2, #55	; 0x37
   3817c:	lslls	r3, r3, #4
   38180:	bls	38198 <npth_sleep@plt+0x22aa8>
   38184:	sub	r3, r2, #97	; 0x61
   38188:	cmp	r3, #5
   3818c:	bhi	381dc <npth_sleep@plt+0x22aec>
   38190:	sub	r3, r2, #87	; 0x57
   38194:	lsl	r3, r3, #4
   38198:	ldrb	r2, [r0, #1]
   3819c:	sub	r0, r2, #48	; 0x30
   381a0:	uxtb	r1, r0
   381a4:	cmp	r1, #9
   381a8:	bls	381bc <npth_sleep@plt+0x22acc>
   381ac:	sub	r1, r2, #65	; 0x41
   381b0:	cmp	r1, #5
   381b4:	bhi	381c4 <npth_sleep@plt+0x22ad4>
   381b8:	sub	r0, r2, #55	; 0x37
   381bc:	add	r0, r0, r3
   381c0:	bx	lr
   381c4:	sub	r1, r2, #97	; 0x61
   381c8:	cmp	r1, #5
   381cc:	bhi	381dc <npth_sleep@plt+0x22aec>
   381d0:	sub	r0, r2, #87	; 0x57
   381d4:	add	r0, r0, r3
   381d8:	bx	lr
   381dc:	mvn	r0, #0
   381e0:	bx	lr
   381e4:	subs	r3, r1, #0
   381e8:	beq	381f0 <npth_sleep@plt+0x22b00>
   381ec:	b	379ac <npth_sleep@plt+0x222bc>
   381f0:	mov	r0, r3
   381f4:	bx	lr
   381f8:	sub	r0, r0, #65	; 0x41
   381fc:	cmp	r0, #25
   38200:	movhi	r0, #0
   38204:	movls	r0, #1
   38208:	bx	lr
   3820c:	sub	r0, r0, #97	; 0x61
   38210:	cmp	r0, #25
   38214:	movhi	r0, #0
   38218:	movls	r0, #1
   3821c:	bx	lr
   38220:	sub	r3, r0, #97	; 0x61
   38224:	cmp	r3, #25
   38228:	bicls	r0, r0, #32
   3822c:	bx	lr
   38230:	sub	r3, r0, #65	; 0x41
   38234:	cmp	r3, #25
   38238:	orrls	r0, r0, #32
   3823c:	bx	lr
   38240:	ldrb	r3, [r0]
   38244:	cmp	r3, #0
   38248:	bxeq	lr
   3824c:	mov	r1, r0
   38250:	tst	r3, #128	; 0x80
   38254:	moveq	r2, #1
   38258:	movne	r2, #0
   3825c:	sub	ip, r3, #65	; 0x41
   38260:	cmp	ip, #25
   38264:	movhi	r2, #0
   38268:	andls	r2, r2, #1
   3826c:	cmp	r2, #0
   38270:	orrne	r3, r3, #32
   38274:	strbne	r3, [r1]
   38278:	ldrb	r3, [r1, #1]!
   3827c:	cmp	r3, #0
   38280:	bne	38250 <npth_sleep@plt+0x22b60>
   38284:	bx	lr
   38288:	cmp	r0, r1
   3828c:	beq	38348 <npth_sleep@plt+0x22c58>
   38290:	push	{r4, r5, lr}
   38294:	ldrb	r2, [r0]
   38298:	ldrb	r3, [r1]
   3829c:	cmp	r2, #0
   382a0:	bne	382e8 <npth_sleep@plt+0x22bf8>
   382a4:	b	3831c <npth_sleep@plt+0x22c2c>
   382a8:	cmp	r3, r2
   382ac:	sub	ip, r2, #97	; 0x61
   382b0:	beq	382d8 <npth_sleep@plt+0x22be8>
   382b4:	cmp	ip, #25
   382b8:	sub	r4, r3, #97	; 0x61
   382bc:	mov	lr, r2
   382c0:	bicls	lr, r2, #32
   382c4:	cmp	r4, #25
   382c8:	bicls	r3, r3, #32
   382cc:	cmp	r3, lr
   382d0:	mov	r5, r2
   382d4:	bne	38330 <npth_sleep@plt+0x22c40>
   382d8:	ldrb	r2, [r0, #1]!
   382dc:	ldrb	r3, [r1, #1]!
   382e0:	cmp	r2, #0
   382e4:	beq	3831c <npth_sleep@plt+0x22c2c>
   382e8:	cmp	r3, #0
   382ec:	bne	382a8 <npth_sleep@plt+0x22bb8>
   382f0:	sub	r3, r2, #97	; 0x61
   382f4:	cmp	r3, #25
   382f8:	mov	r5, r2
   382fc:	mov	r3, #0
   38300:	bhi	38314 <npth_sleep@plt+0x22c24>
   38304:	bic	r5, r2, #32
   38308:	sub	r2, r3, #97	; 0x61
   3830c:	cmp	r2, #25
   38310:	bicls	r3, r3, #32
   38314:	sub	r0, r5, r3
   38318:	pop	{r4, r5, pc}
   3831c:	cmp	r3, #0
   38320:	movne	r5, #0
   38324:	bne	38308 <npth_sleep@plt+0x22c18>
   38328:	mov	r0, #0
   3832c:	pop	{r4, r5, pc}
   38330:	ldrb	r3, [r1]
   38334:	cmp	r3, r2
   38338:	beq	38328 <npth_sleep@plt+0x22c38>
   3833c:	cmp	ip, #25
   38340:	bls	38304 <npth_sleep@plt+0x22c14>
   38344:	b	38308 <npth_sleep@plt+0x22c18>
   38348:	mov	r0, #0
   3834c:	bx	lr
   38350:	cmp	r2, #0
   38354:	cmpne	r0, r1
   38358:	beq	383c0 <npth_sleep@plt+0x22cd0>
   3835c:	push	{r4, r5, lr}
   38360:	sub	r1, r1, #1
   38364:	sub	r4, r0, #1
   38368:	b	38374 <npth_sleep@plt+0x22c84>
   3836c:	cmp	r3, ip
   38370:	bne	383b8 <npth_sleep@plt+0x22cc8>
   38374:	ldrb	r3, [r4, #1]!
   38378:	sub	ip, r3, #65	; 0x41
   3837c:	cmp	ip, #25
   38380:	ldrb	ip, [r1, #1]!
   38384:	mvn	lr, r4
   38388:	add	lr, lr, r2
   3838c:	sub	r5, ip, #65	; 0x41
   38390:	orrls	r3, r3, #32
   38394:	cmp	r5, #25
   38398:	orrls	ip, ip, #32
   3839c:	cmn	r0, lr
   383a0:	moveq	lr, #1
   383a4:	movne	lr, #0
   383a8:	cmp	r3, #0
   383ac:	moveq	lr, #1
   383b0:	cmp	lr, #0
   383b4:	beq	3836c <npth_sleep@plt+0x22c7c>
   383b8:	sub	r0, r3, ip
   383bc:	pop	{r4, r5, pc}
   383c0:	mov	r0, #0
   383c4:	bx	lr
   383c8:	cmp	r1, r0
   383cc:	beq	383d4 <npth_sleep@plt+0x22ce4>
   383d0:	b	379f4 <npth_sleep@plt+0x22304>
   383d4:	mov	r0, #0
   383d8:	bx	lr
   383dc:	cmp	r0, r1
   383e0:	beq	38440 <npth_sleep@plt+0x22d50>
   383e4:	ldrb	r2, [r0]
   383e8:	ldrb	ip, [r1]
   383ec:	cmp	r2, #0
   383f0:	beq	38428 <npth_sleep@plt+0x22d38>
   383f4:	clz	r3, ip
   383f8:	lsr	r3, r3, #5
   383fc:	b	38418 <npth_sleep@plt+0x22d28>
   38400:	ldrb	r2, [r0, #1]!
   38404:	ldrb	ip, [r1, #1]!
   38408:	clz	r3, ip
   3840c:	cmp	r2, #0
   38410:	lsr	r3, r3, #5
   38414:	beq	38428 <npth_sleep@plt+0x22d38>
   38418:	cmp	ip, r2
   3841c:	orrne	r3, r3, #1
   38420:	cmp	r3, #0
   38424:	beq	38400 <npth_sleep@plt+0x22d10>
   38428:	cmp	ip, r2
   3842c:	beq	38440 <npth_sleep@plt+0x22d50>
   38430:	sxtb	r2, r2
   38434:	sxtb	r0, ip
   38438:	sub	r0, r2, r0
   3843c:	bx	lr
   38440:	mov	r0, #0
   38444:	bx	lr
   38448:	push	{r4, r5, r6, r7, r8, lr}
   3844c:	subs	r7, r3, #0
   38450:	mov	r4, r0
   38454:	beq	384b4 <npth_sleep@plt+0x22dc4>
   38458:	cmp	r7, r1
   3845c:	bhi	384ac <npth_sleep@plt+0x22dbc>
   38460:	sub	r1, r1, r7
   38464:	adds	r5, r0, r1
   38468:	bcs	384ac <npth_sleep@plt+0x22dbc>
   3846c:	cmp	r0, r2
   38470:	mov	r6, r2
   38474:	beq	384b4 <npth_sleep@plt+0x22dc4>
   38478:	mov	r2, r7
   3847c:	mov	r1, r6
   38480:	mov	r0, r4
   38484:	bl	379f4 <npth_sleep@plt+0x22304>
   38488:	cmp	r0, #0
   3848c:	beq	384b4 <npth_sleep@plt+0x22dc4>
   38490:	add	r4, r4, #1
   38494:	cmp	r5, r4
   38498:	bcc	384ac <npth_sleep@plt+0x22dbc>
   3849c:	cmp	r6, r4
   384a0:	bne	38478 <npth_sleep@plt+0x22d88>
   384a4:	mov	r0, r6
   384a8:	pop	{r4, r5, r6, r7, r8, pc}
   384ac:	mov	r0, #0
   384b0:	pop	{r4, r5, r6, r7, r8, pc}
   384b4:	mov	r0, r4
   384b8:	pop	{r4, r5, r6, r7, r8, pc}
   384bc:	push	{r4, r5, r6, lr}
   384c0:	mov	r5, r0
   384c4:	ldrb	r4, [r0]
   384c8:	cmp	r4, #0
   384cc:	beq	384f0 <npth_sleep@plt+0x22e00>
   384d0:	bl	14e2c <__ctype_tolower_loc@plt>
   384d4:	mov	r3, r5
   384d8:	ldr	r2, [r0]
   384dc:	ldr	r2, [r2, r4, lsl #2]
   384e0:	strb	r2, [r3]
   384e4:	ldrb	r4, [r3, #1]!
   384e8:	cmp	r4, #0
   384ec:	bne	384d8 <npth_sleep@plt+0x22de8>
   384f0:	mov	r0, r5
   384f4:	pop	{r4, r5, r6, pc}
   384f8:	cmp	r2, #0
   384fc:	beq	38550 <npth_sleep@plt+0x22e60>
   38500:	push	{r4, r5, r6, r7, r8, lr}
   38504:	sub	r4, r0, #1
   38508:	add	r8, r4, r2
   3850c:	sub	r7, r1, #1
   38510:	ldrb	r5, [r4, #1]!
   38514:	ldrb	r6, [r7, #1]!
   38518:	cmp	r5, r6
   3851c:	beq	38538 <npth_sleep@plt+0x22e48>
   38520:	bl	14e38 <__ctype_toupper_loc@plt>
   38524:	ldr	r3, [r0]
   38528:	ldr	r2, [r3, r5, lsl #2]
   3852c:	ldr	r3, [r3, r6, lsl #2]
   38530:	cmp	r2, r3
   38534:	bne	38548 <npth_sleep@plt+0x22e58>
   38538:	cmp	r8, r4
   3853c:	bne	38510 <npth_sleep@plt+0x22e20>
   38540:	mov	r0, #0
   38544:	pop	{r4, r5, r6, r7, r8, pc}
   38548:	sub	r0, r5, r6
   3854c:	pop	{r4, r5, r6, r7, r8, pc}
   38550:	mov	r0, r2
   38554:	bx	lr
   38558:	cmp	r0, #0
   3855c:	bxeq	lr
   38560:	mov	r2, #1
   38564:	b	377b8 <npth_sleep@plt+0x220c8>
   38568:	cmp	r0, #0
   3856c:	bxeq	lr
   38570:	mov	r2, #0
   38574:	b	377b8 <npth_sleep@plt+0x220c8>
   38578:	push	{r0, r1, r2, r3}
   3857c:	push	{r4, lr}
   38580:	sub	sp, sp, #8
   38584:	ldr	r4, [pc, #80]	; 385dc <npth_sleep@plt+0x22eec>
   38588:	ldr	r0, [sp, #16]
   3858c:	ldr	r3, [r4]
   38590:	cmp	r0, #0
   38594:	str	r3, [sp, #4]
   38598:	beq	385cc <npth_sleep@plt+0x22edc>
   3859c:	add	r3, sp, #20
   385a0:	mov	r1, r3
   385a4:	str	r3, [sp]
   385a8:	bl	372c4 <npth_sleep@plt+0x21bd4>
   385ac:	ldr	r2, [sp, #4]
   385b0:	ldr	r3, [r4]
   385b4:	cmp	r2, r3
   385b8:	bne	385d8 <npth_sleep@plt+0x22ee8>
   385bc:	add	sp, sp, #8
   385c0:	pop	{r4, lr}
   385c4:	add	sp, sp, #16
   385c8:	bx	lr
   385cc:	ldr	r0, [pc, #12]	; 385e0 <npth_sleep@plt+0x22ef0>
   385d0:	bl	15684 <gcry_strdup@plt>
   385d4:	b	385ac <npth_sleep@plt+0x22ebc>
   385d8:	bl	14a60 <__stack_chk_fail@plt>
   385dc:	andeq	ip, r6, r8, lsr r8
   385e0:	andeq	r5, r5, r8, asr r2
   385e4:	push	{r0, r1, r2, r3}
   385e8:	push	{r4, lr}
   385ec:	sub	sp, sp, #8
   385f0:	ldr	r4, [pc, #144]	; 38688 <npth_sleep@plt+0x22f98>
   385f4:	ldr	r0, [sp, #16]
   385f8:	ldr	r3, [r4]
   385fc:	cmp	r0, #0
   38600:	str	r3, [sp, #4]
   38604:	beq	38640 <npth_sleep@plt+0x22f50>
   38608:	add	r3, sp, #20
   3860c:	mov	r1, r3
   38610:	str	r3, [sp]
   38614:	bl	372c4 <npth_sleep@plt+0x21bd4>
   38618:	cmp	r0, #0
   3861c:	beq	38650 <npth_sleep@plt+0x22f60>
   38620:	ldr	r2, [sp, #4]
   38624:	ldr	r3, [r4]
   38628:	cmp	r2, r3
   3862c:	bne	3864c <npth_sleep@plt+0x22f5c>
   38630:	add	sp, sp, #8
   38634:	pop	{r4, lr}
   38638:	add	sp, sp, #16
   3863c:	bx	lr
   38640:	ldr	r0, [pc, #68]	; 3868c <npth_sleep@plt+0x22f9c>
   38644:	bl	151f8 <gcry_xstrdup@plt>
   38648:	b	38618 <npth_sleep@plt+0x22f28>
   3864c:	bl	14a60 <__stack_chk_fail@plt>
   38650:	bl	15084 <__errno_location@plt>
   38654:	ldr	r3, [pc, #52]	; 38690 <npth_sleep@plt+0x22fa0>
   38658:	ldr	r3, [r3]
   3865c:	ldr	r2, [r0]
   38660:	cmp	r2, #22
   38664:	moveq	r2, #37	; 0x25
   38668:	moveq	r1, #1
   3866c:	ldreq	r0, [pc, #32]	; 38694 <npth_sleep@plt+0x22fa4>
   38670:	movne	r2, #22
   38674:	movne	r1, #1
   38678:	ldrne	r0, [pc, #24]	; 38698 <npth_sleep@plt+0x22fa8>
   3867c:	bl	14c04 <fwrite@plt>
   38680:	mov	r0, #2
   38684:	bl	14ed4 <exit@plt>
   38688:	andeq	ip, r6, r8, lsr r8
   3868c:	andeq	r5, r5, r8, asr r2
   38690:	andeq	sp, r6, r8, asr r5
   38694:	andeq	r8, r5, ip, asr #30
   38698:	andeq	r8, r5, r4, ror pc
   3869c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   386a0:	mov	r6, r2
   386a4:	mov	r7, r3
   386a8:	mov	r8, r0
   386ac:	mov	r5, r1
   386b0:	bl	14fa0 <strchr@plt>
   386b4:	cmp	r0, #0
   386b8:	beq	38744 <npth_sleep@plt+0x23054>
   386bc:	mov	r4, #1
   386c0:	b	386c8 <npth_sleep@plt+0x22fd8>
   386c4:	mov	r4, r3
   386c8:	add	r0, r0, #1
   386cc:	mov	r1, r5
   386d0:	bl	14fa0 <strchr@plt>
   386d4:	add	r3, r4, #1
   386d8:	cmp	r0, #0
   386dc:	bne	386c4 <npth_sleep@plt+0x22fd4>
   386e0:	add	r0, r4, #2
   386e4:	mov	r1, #4
   386e8:	bl	150fc <gcry_calloc@plt>
   386ec:	subs	r9, r0, #0
   386f0:	beq	3873c <npth_sleep@plt+0x2304c>
   386f4:	str	r8, [r9]
   386f8:	mov	r0, r8
   386fc:	mov	r1, r5
   38700:	bl	14fa0 <strchr@plt>
   38704:	subs	r3, r0, #0
   38708:	beq	3874c <npth_sleep@plt+0x2305c>
   3870c:	mov	r8, r9
   38710:	mov	r4, #1
   38714:	add	r0, r3, #1
   38718:	strb	r6, [r3]
   3871c:	str	r0, [r8, #4]!
   38720:	mov	r1, r5
   38724:	bl	14fa0 <strchr@plt>
   38728:	add	r4, r4, #1
   3872c:	subs	r3, r0, #0
   38730:	bne	38714 <npth_sleep@plt+0x23024>
   38734:	cmp	r7, #0
   38738:	strne	r4, [r7]
   3873c:	mov	r0, r9
   38740:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38744:	mov	r0, #2
   38748:	b	386e4 <npth_sleep@plt+0x22ff4>
   3874c:	mov	r4, #1
   38750:	b	38734 <npth_sleep@plt+0x23044>
   38754:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   38758:	mov	r8, r0
   3875c:	mov	r6, r1
   38760:	bl	154a4 <strpbrk@plt>
   38764:	cmp	r0, #0
   38768:	beq	38920 <npth_sleep@plt+0x23230>
   3876c:	mov	r5, #1
   38770:	b	38778 <npth_sleep@plt+0x23088>
   38774:	mov	r5, r3
   38778:	add	r0, r0, #1
   3877c:	mov	r1, r6
   38780:	bl	154a4 <strpbrk@plt>
   38784:	add	r3, r5, #1
   38788:	cmp	r0, #0
   3878c:	bne	38774 <npth_sleep@plt+0x23084>
   38790:	add	r5, r5, #2
   38794:	tst	r5, #-1073741824	; 0xc0000000
   38798:	lsl	r5, r5, #2
   3879c:	bne	3886c <npth_sleep@plt+0x2317c>
   387a0:	mov	r0, r8
   387a4:	bl	14f58 <strlen@plt>
   387a8:	add	r0, r0, #1
   387ac:	adds	r0, r5, r0
   387b0:	movcs	r7, #1
   387b4:	movcc	r7, #0
   387b8:	bcs	3886c <npth_sleep@plt+0x2317c>
   387bc:	bl	146d0 <gcry_malloc@plt>
   387c0:	subs	r9, r0, #0
   387c4:	beq	38878 <npth_sleep@plt+0x23188>
   387c8:	add	r5, r9, r5
   387cc:	mov	r1, r8
   387d0:	mov	r0, r5
   387d4:	bl	14c88 <strcpy@plt>
   387d8:	mov	r4, r5
   387dc:	sub	r8, r9, #4
   387e0:	mov	sl, r7
   387e4:	mov	r1, r6
   387e8:	mov	r0, r4
   387ec:	bl	154a4 <strpbrk@plt>
   387f0:	cmp	r0, #0
   387f4:	beq	38880 <npth_sleep@plt+0x23190>
   387f8:	strb	sl, [r0]
   387fc:	ldrb	r3, [r4]
   38800:	cmp	r3, #32
   38804:	cmpne	r3, #9
   38808:	bne	3881c <npth_sleep@plt+0x2312c>
   3880c:	ldrb	r3, [r4, #1]!
   38810:	cmp	r3, #9
   38814:	cmpne	r3, #32
   38818:	beq	3880c <npth_sleep@plt+0x2311c>
   3881c:	sub	r3, r0, #1
   38820:	cmp	r3, r4
   38824:	bcc	3885c <npth_sleep@plt+0x2316c>
   38828:	ldrb	r2, [r0, #-1]
   3882c:	cmp	r2, #9
   38830:	cmpne	r2, #32
   38834:	bne	3885c <npth_sleep@plt+0x2316c>
   38838:	sub	r1, r4, #1
   3883c:	b	38850 <npth_sleep@plt+0x23160>
   38840:	ldrb	r2, [r3]
   38844:	cmp	r2, #9
   38848:	cmpne	r2, #32
   3884c:	bne	3885c <npth_sleep@plt+0x2316c>
   38850:	strb	sl, [r3], #-1
   38854:	cmp	r3, r1
   38858:	bne	38840 <npth_sleep@plt+0x23150>
   3885c:	str	r4, [r8, #4]!
   38860:	add	r7, r7, #1
   38864:	add	r4, r0, #1
   38868:	b	387e4 <npth_sleep@plt+0x230f4>
   3886c:	mov	r0, #12
   38870:	bl	153b4 <gpg_err_set_errno@plt>
   38874:	mov	r9, #0
   38878:	mov	r0, r9
   3887c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38880:	ldrb	r3, [r4]
   38884:	cmp	r3, #32
   38888:	cmpne	r3, #9
   3888c:	bne	388a0 <npth_sleep@plt+0x231b0>
   38890:	ldrb	r3, [r4, #1]!
   38894:	cmp	r3, #9
   38898:	cmpne	r3, #32
   3889c:	beq	38890 <npth_sleep@plt+0x231a0>
   388a0:	mov	r0, r4
   388a4:	bl	14f58 <strlen@plt>
   388a8:	sub	r0, r0, #1
   388ac:	adds	r3, r4, r0
   388b0:	bcs	388e8 <npth_sleep@plt+0x231f8>
   388b4:	ldrb	r2, [r4, r0]
   388b8:	cmp	r2, #9
   388bc:	cmpne	r2, #32
   388c0:	bne	388e8 <npth_sleep@plt+0x231f8>
   388c4:	mov	r1, #0
   388c8:	b	388dc <npth_sleep@plt+0x231ec>
   388cc:	ldrb	r2, [r3]
   388d0:	cmp	r2, #9
   388d4:	cmpne	r2, #32
   388d8:	bne	388e8 <npth_sleep@plt+0x231f8>
   388dc:	strb	r1, [r3], #-1
   388e0:	cmp	r3, r4
   388e4:	bcs	388cc <npth_sleep@plt+0x231dc>
   388e8:	lsl	r3, r7, #2
   388ec:	add	r2, r3, #8
   388f0:	add	r2, r9, r2
   388f4:	add	r3, r9, r3
   388f8:	cmp	r5, r2
   388fc:	mov	r2, #0
   38900:	str	r4, [r9, r7, lsl #2]
   38904:	str	r2, [r3, #4]
   38908:	beq	38878 <npth_sleep@plt+0x23188>
   3890c:	ldr	r3, [pc, #20]	; 38928 <npth_sleep@plt+0x23238>
   38910:	ldr	r2, [pc, #20]	; 3892c <npth_sleep@plt+0x2323c>
   38914:	ldr	r1, [pc, #20]	; 38930 <npth_sleep@plt+0x23240>
   38918:	ldr	r0, [pc, #20]	; 38934 <npth_sleep@plt+0x23244>
   3891c:	bl	156e4 <__assert_fail@plt>
   38920:	mov	r5, #8
   38924:	b	387a0 <npth_sleep@plt+0x230b0>
   38928:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   3892c:	andeq	r0, r0, r2, lsl r5
   38930:	andeq	r8, r5, r4, lsl #30
   38934:	andeq	r8, r5, ip, lsl #31
   38938:	push	{r4, r5, r6, r7, r8, lr}
   3893c:	mov	r6, r2
   38940:	ldrb	r3, [r0]
   38944:	cmp	r3, #32
   38948:	bne	38958 <npth_sleep@plt+0x23268>
   3894c:	ldrb	r3, [r0, #1]!
   38950:	cmp	r3, #32
   38954:	beq	3894c <npth_sleep@plt+0x2325c>
   38958:	cmp	r6, #0
   3895c:	beq	389bc <npth_sleep@plt+0x232cc>
   38960:	mov	r4, #0
   38964:	sub	r5, r1, #4
   38968:	mov	r7, r4
   3896c:	str	r0, [r5, #4]!
   38970:	mov	r1, #32
   38974:	bl	14fa0 <strchr@plt>
   38978:	add	r4, r4, #1
   3897c:	subs	r3, r0, #0
   38980:	beq	389b4 <npth_sleep@plt+0x232c4>
   38984:	mov	r0, r3
   38988:	strb	r7, [r0], #1
   3898c:	ldrb	r3, [r3, #1]
   38990:	cmp	r3, #32
   38994:	bne	389a4 <npth_sleep@plt+0x232b4>
   38998:	ldrb	r3, [r0, #1]!
   3899c:	cmp	r3, #32
   389a0:	beq	38998 <npth_sleep@plt+0x232a8>
   389a4:	cmp	r3, #0
   389a8:	beq	389b4 <npth_sleep@plt+0x232c4>
   389ac:	cmp	r6, r4
   389b0:	bne	3896c <npth_sleep@plt+0x2327c>
   389b4:	mov	r0, r4
   389b8:	pop	{r4, r5, r6, r7, r8, pc}
   389bc:	mov	r4, r6
   389c0:	b	389b4 <npth_sleep@plt+0x232c4>
   389c4:	push	{r4, r5, r6, r7, r8, lr}
   389c8:	subs	r7, r2, #0
   389cc:	beq	38a1c <npth_sleep@plt+0x2332c>
   389d0:	mov	r4, #0
   389d4:	sub	r5, r1, #4
   389d8:	mov	r6, r4
   389dc:	b	389f8 <npth_sleep@plt+0x23308>
   389e0:	strb	r6, [r0], #1
   389e4:	ldrb	r3, [r3, #1]
   389e8:	cmp	r3, #0
   389ec:	beq	38a14 <npth_sleep@plt+0x23324>
   389f0:	cmp	r7, r4
   389f4:	beq	38a14 <npth_sleep@plt+0x23324>
   389f8:	str	r0, [r5, #4]!
   389fc:	mov	r1, #58	; 0x3a
   38a00:	bl	14fa0 <strchr@plt>
   38a04:	add	r4, r4, #1
   38a08:	subs	r3, r0, #0
   38a0c:	mov	r0, r3
   38a10:	bne	389e0 <npth_sleep@plt+0x232f0>
   38a14:	mov	r0, r4
   38a18:	pop	{r4, r5, r6, r7, r8, pc}
   38a1c:	mov	r4, r7
   38a20:	b	38a14 <npth_sleep@plt+0x23324>
   38a24:	push	{r4, r5, r6, lr}
   38a28:	sub	sp, sp, #32
   38a2c:	ldr	r4, [pc, #220]	; 38b10 <npth_sleep@plt+0x23420>
   38a30:	cmp	r0, #0
   38a34:	ldr	r3, [r4]
   38a38:	str	r3, [sp, #28]
   38a3c:	beq	38b04 <npth_sleep@plt+0x23414>
   38a40:	mov	r5, r1
   38a44:	add	r3, sp, #12
   38a48:	add	r2, sp, #8
   38a4c:	add	r1, sp, #4
   38a50:	bl	370fc <npth_sleep@plt+0x21a0c>
   38a54:	subs	r6, r0, #0
   38a58:	beq	38b04 <npth_sleep@plt+0x23414>
   38a5c:	cmp	r5, #0
   38a60:	beq	38ad4 <npth_sleep@plt+0x233e4>
   38a64:	add	r1, sp, #16
   38a68:	mov	r0, r5
   38a6c:	add	r3, sp, #24
   38a70:	add	r2, sp, #20
   38a74:	bl	370fc <npth_sleep@plt+0x21a0c>
   38a78:	subs	r1, r0, #0
   38a7c:	beq	38b04 <npth_sleep@plt+0x23414>
   38a80:	ldr	r3, [sp, #4]
   38a84:	ldr	r2, [sp, #16]
   38a88:	cmp	r3, r2
   38a8c:	subne	r3, r3, r2
   38a90:	beq	38aa4 <npth_sleep@plt+0x233b4>
   38a94:	cmp	r3, #0
   38a98:	mvnlt	r0, #0
   38a9c:	movge	r0, #1
   38aa0:	b	38ad8 <npth_sleep@plt+0x233e8>
   38aa4:	ldr	r3, [sp, #8]
   38aa8:	ldr	r0, [sp, #20]
   38aac:	cmp	r3, r0
   38ab0:	bne	38af0 <npth_sleep@plt+0x23400>
   38ab4:	ldr	r3, [sp, #12]
   38ab8:	ldr	r0, [sp, #24]
   38abc:	cmp	r3, r0
   38ac0:	bne	38af0 <npth_sleep@plt+0x23400>
   38ac4:	mov	r0, r6
   38ac8:	bl	14760 <strcmp@plt>
   38acc:	subs	r3, r0, #0
   38ad0:	bne	38a94 <npth_sleep@plt+0x233a4>
   38ad4:	mov	r0, #0
   38ad8:	ldr	r2, [sp, #28]
   38adc:	ldr	r3, [r4]
   38ae0:	cmp	r2, r3
   38ae4:	bne	38b0c <npth_sleep@plt+0x2341c>
   38ae8:	add	sp, sp, #32
   38aec:	pop	{r4, r5, r6, pc}
   38af0:	sub	r3, r3, r0
   38af4:	cmp	r3, #0
   38af8:	mvnlt	r0, #0
   38afc:	movge	r0, #1
   38b00:	b	38ad8 <npth_sleep@plt+0x233e8>
   38b04:	mov	r0, #-2147483648	; 0x80000000
   38b08:	b	38ad8 <npth_sleep@plt+0x233e8>
   38b0c:	bl	14a60 <__stack_chk_fail@plt>
   38b10:	andeq	ip, r6, r8, lsr r8
   38b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38b18:	sub	sp, sp, #12
   38b1c:	mov	r7, r1
   38b20:	str	r2, [sp]
   38b24:	bl	15684 <gcry_strdup@plt>
   38b28:	subs	r3, r0, #0
   38b2c:	str	r3, [sp, #4]
   38b30:	beq	38cfc <npth_sleep@plt+0x2360c>
   38b34:	mov	r6, #0
   38b38:	ldr	r9, [pc, #464]	; 38d10 <npth_sleep@plt+0x23620>
   38b3c:	mov	r5, r6
   38b40:	mov	r8, r6
   38b44:	mov	r4, r3
   38b48:	mov	fp, r3
   38b4c:	mov	r1, r9
   38b50:	mov	r0, fp
   38b54:	bl	147a8 <strcspn@plt>
   38b58:	adds	sl, fp, r0
   38b5c:	beq	38bfc <npth_sleep@plt+0x2350c>
   38b60:	ldrb	fp, [sl]
   38b64:	cmp	fp, #10
   38b68:	beq	38c18 <npth_sleep@plt+0x23528>
   38b6c:	subs	r1, sl, r4
   38b70:	beq	38b80 <npth_sleep@plt+0x23490>
   38b74:	mov	r0, r4
   38b78:	bl	379ac <npth_sleep@plt+0x222bc>
   38b7c:	mov	r1, r0
   38b80:	cmp	r7, r1
   38b84:	bgt	38c30 <npth_sleep@plt+0x23540>
   38b88:	ldr	r3, [sp]
   38b8c:	sub	ip, r1, r7
   38b90:	cmp	r3, r1
   38b94:	sublt	r1, r1, r3
   38b98:	lsl	ip, ip, #1
   38b9c:	sub	r0, r7, r5
   38ba0:	addlt	ip, ip, r1, lsl #2
   38ba4:	cmp	ip, r0
   38ba8:	movlt	ip, #0
   38bac:	movge	ip, #1
   38bb0:	cmp	r5, #0
   38bb4:	movne	r5, ip
   38bb8:	moveq	r5, #0
   38bbc:	cmp	r5, #0
   38bc0:	movne	sl, r8
   38bc4:	ldrbne	fp, [r8]
   38bc8:	cmp	fp, #0
   38bcc:	beq	38cb0 <npth_sleep@plt+0x235c0>
   38bd0:	mov	fp, sl
   38bd4:	mov	r1, #10
   38bd8:	strb	r1, [fp], #1
   38bdc:	ldrb	r1, [sl, #1]
   38be0:	cmp	r1, #32
   38be4:	beq	38c60 <npth_sleep@plt+0x23570>
   38be8:	mov	r6, #0
   38bec:	mov	r5, r6
   38bf0:	mov	r8, r6
   38bf4:	mov	r4, fp
   38bf8:	b	38b4c <npth_sleep@plt+0x2345c>
   38bfc:	ldr	sl, [sp, #4]
   38c00:	mov	r0, sl
   38c04:	bl	14f58 <strlen@plt>
   38c08:	add	sl, sl, r0
   38c0c:	ldrb	fp, [sl]
   38c10:	cmp	fp, #10
   38c14:	bne	38b6c <npth_sleep@plt+0x2347c>
   38c18:	add	r4, sl, #1
   38c1c:	mov	r5, #0
   38c20:	mov	fp, r4
   38c24:	mov	r8, r5
   38c28:	mov	r6, #1
   38c2c:	b	38b4c <npth_sleep@plt+0x2345c>
   38c30:	cmp	fp, #0
   38c34:	beq	38cb0 <npth_sleep@plt+0x235c0>
   38c38:	ldrb	r0, [sl, #1]
   38c3c:	add	fp, sl, #1
   38c40:	cmp	r0, #32
   38c44:	bne	38c54 <npth_sleep@plt+0x23564>
   38c48:	ldrb	r0, [fp, #1]!
   38c4c:	cmp	r0, #32
   38c50:	beq	38c48 <npth_sleep@plt+0x23558>
   38c54:	mov	r5, r1
   38c58:	mov	r8, sl
   38c5c:	b	38b4c <npth_sleep@plt+0x2345c>
   38c60:	ldrb	r1, [sl, #2]
   38c64:	cmp	r1, #32
   38c68:	bne	38d08 <npth_sleep@plt+0x23618>
   38c6c:	add	r2, sl, #3
   38c70:	mov	r4, r2
   38c74:	add	r2, r2, #1
   38c78:	ldrb	r1, [r4]
   38c7c:	cmp	r1, #32
   38c80:	beq	38c70 <npth_sleep@plt+0x23580>
   38c84:	mov	r0, r4
   38c88:	bl	14f58 <strlen@plt>
   38c8c:	mov	r6, #0
   38c90:	mov	r1, r4
   38c94:	mov	r5, r6
   38c98:	mov	r8, r6
   38c9c:	mov	r4, fp
   38ca0:	add	r2, r0, #1
   38ca4:	mov	r0, fp
   38ca8:	bl	14850 <memmove@plt>
   38cac:	b	38b4c <npth_sleep@plt+0x2345c>
   38cb0:	ldr	r4, [sp, #4]
   38cb4:	mov	r0, r4
   38cb8:	bl	14f58 <strlen@plt>
   38cbc:	ldr	r2, [pc, #80]	; 38d14 <npth_sleep@plt+0x23624>
   38cc0:	mov	r1, r0
   38cc4:	mov	r0, r4
   38cc8:	bl	37e10 <npth_sleep@plt+0x22720>
   38ccc:	cmp	r6, #0
   38cd0:	bne	38cfc <npth_sleep@plt+0x2360c>
   38cd4:	ldrb	r3, [r4]
   38cd8:	cmp	r3, #0
   38cdc:	beq	38cfc <npth_sleep@plt+0x2360c>
   38ce0:	mov	r0, r4
   38ce4:	bl	14f58 <strlen@plt>
   38ce8:	sub	r0, r0, #1
   38cec:	ldrb	r3, [r4, r0]
   38cf0:	cmp	r3, #10
   38cf4:	ldreq	r3, [sp, #4]
   38cf8:	strbeq	r6, [r3, r0]
   38cfc:	ldr	r0, [sp, #4]
   38d00:	add	sp, sp, #12
   38d04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38d08:	add	r4, sl, #2
   38d0c:	b	38c84 <npth_sleep@plt+0x23594>
   38d10:			; <UNDEFINED> instruction: 0x00058fb0
   38d14:	andeq	r9, r5, r4, lsr #14
   38d18:	cmp	r0, #0
   38d1c:	bxeq	lr
   38d20:	push	{r4, lr}
   38d24:	ldr	r4, [r0]
   38d28:	bl	149dc <gcry_free@plt>
   38d2c:	subs	r0, r4, #0
   38d30:	bne	38d24 <npth_sleep@plt+0x23634>
   38d34:	pop	{r4, pc}
   38d38:	push	{r4, r5, r6, lr}
   38d3c:	subs	r4, r0, #0
   38d40:	popeq	{r4, r5, r6, pc}
   38d44:	mov	r0, r4
   38d48:	ldr	r5, [r0], #8
   38d4c:	bl	14f58 <strlen@plt>
   38d50:	add	r1, r0, #12
   38d54:	mov	r0, r4
   38d58:	bl	3d830 <npth_sleep@plt+0x28140>
   38d5c:	mov	r0, r4
   38d60:	bl	149dc <gcry_free@plt>
   38d64:	subs	r4, r5, #0
   38d68:	bne	38d44 <npth_sleep@plt+0x23654>
   38d6c:	pop	{r4, r5, r6, pc}
   38d70:	push	{r4, r5, r6, lr}
   38d74:	mov	r5, r0
   38d78:	mov	r0, r1
   38d7c:	mov	r6, r1
   38d80:	bl	14f58 <strlen@plt>
   38d84:	add	r0, r0, #12
   38d88:	bl	1467c <gcry_xmalloc@plt>
   38d8c:	mov	r3, #0
   38d90:	mov	r1, r6
   38d94:	mov	r4, r0
   38d98:	add	r0, r0, #8
   38d9c:	str	r3, [r4, #4]
   38da0:	bl	14c88 <strcpy@plt>
   38da4:	ldr	r3, [r5]
   38da8:	mov	r0, r4
   38dac:	str	r3, [r4]
   38db0:	str	r4, [r5]
   38db4:	pop	{r4, r5, r6, pc}
   38db8:	push	{r4, r5, r6, lr}
   38dbc:	mov	r6, r0
   38dc0:	mov	r0, r1
   38dc4:	mov	r5, r1
   38dc8:	bl	14f58 <strlen@plt>
   38dcc:	add	r0, r0, #12
   38dd0:	bl	146d0 <gcry_malloc@plt>
   38dd4:	subs	r4, r0, #0
   38dd8:	beq	38dfc <npth_sleep@plt+0x2370c>
   38ddc:	mov	r3, #0
   38de0:	str	r3, [r4, #4]
   38de4:	mov	r1, r5
   38de8:	add	r0, r4, #8
   38dec:	bl	14c88 <strcpy@plt>
   38df0:	ldr	r3, [r6]
   38df4:	str	r4, [r6]
   38df8:	str	r3, [r4]
   38dfc:	mov	r0, r4
   38e00:	pop	{r4, r5, r6, pc}
   38e04:	cmp	r2, #0
   38e08:	beq	38e10 <npth_sleep@plt+0x23720>
   38e0c:	b	38d70 <npth_sleep@plt+0x23680>
   38e10:	push	{r4, r5, r6, lr}
   38e14:	mov	r4, r0
   38e18:	mov	r0, r1
   38e1c:	bl	39bf4 <npth_sleep@plt+0x24504>
   38e20:	mov	r1, r0
   38e24:	mov	r5, r0
   38e28:	mov	r0, r4
   38e2c:	bl	38d70 <npth_sleep@plt+0x23680>
   38e30:	mov	r4, r0
   38e34:	mov	r0, r5
   38e38:	bl	149dc <gcry_free@plt>
   38e3c:	mov	r0, r4
   38e40:	pop	{r4, r5, r6, pc}
   38e44:	push	{r4, r5, r6, r7, r8, lr}
   38e48:	mov	r7, r0
   38e4c:	mov	r0, r1
   38e50:	mov	r5, r1
   38e54:	bl	14f58 <strlen@plt>
   38e58:	add	r0, r0, #12
   38e5c:	bl	146d0 <gcry_malloc@plt>
   38e60:	subs	r4, r0, #0
   38e64:	beq	38ea8 <npth_sleep@plt+0x237b8>
   38e68:	mov	r6, #0
   38e6c:	mov	r1, r5
   38e70:	str	r6, [r4, #4]
   38e74:	add	r0, r4, #8
   38e78:	bl	14c88 <strcpy@plt>
   38e7c:	ldr	r2, [r7]
   38e80:	str	r6, [r4]
   38e84:	cmp	r2, r6
   38e88:	streq	r4, [r7]
   38e8c:	bne	38e98 <npth_sleep@plt+0x237a8>
   38e90:	b	38ea8 <npth_sleep@plt+0x237b8>
   38e94:	mov	r2, r3
   38e98:	ldr	r3, [r2]
   38e9c:	cmp	r3, #0
   38ea0:	bne	38e94 <npth_sleep@plt+0x237a4>
   38ea4:	str	r4, [r2]
   38ea8:	mov	r0, r4
   38eac:	pop	{r4, r5, r6, r7, r8, pc}
   38eb0:	push	{lr}		; (str lr, [sp, #-4]!)
   38eb4:	sub	sp, sp, #12
   38eb8:	bl	38e44 <npth_sleep@plt+0x23754>
   38ebc:	cmp	r0, #0
   38ec0:	beq	38ecc <npth_sleep@plt+0x237dc>
   38ec4:	add	sp, sp, #12
   38ec8:	pop	{pc}		; (ldr pc, [sp], #4)
   38ecc:	str	r0, [sp, #4]
   38ed0:	bl	4316c <npth_sleep@plt+0x2da7c>
   38ed4:	ldr	r0, [sp, #4]
   38ed8:	add	sp, sp, #12
   38edc:	pop	{pc}		; (ldr pc, [sp], #4)
   38ee0:	cmp	r2, #0
   38ee4:	push	{r4, r5, r6, lr}
   38ee8:	beq	38f00 <npth_sleep@plt+0x23810>
   38eec:	bl	38e44 <npth_sleep@plt+0x23754>
   38ef0:	subs	r4, r0, #0
   38ef4:	beq	38f34 <npth_sleep@plt+0x23844>
   38ef8:	mov	r0, r4
   38efc:	pop	{r4, r5, r6, pc}
   38f00:	mov	r4, r0
   38f04:	mov	r0, r1
   38f08:	bl	39bf4 <npth_sleep@plt+0x24504>
   38f0c:	mov	r1, r0
   38f10:	mov	r5, r0
   38f14:	mov	r0, r4
   38f18:	bl	38e44 <npth_sleep@plt+0x23754>
   38f1c:	subs	r4, r0, #0
   38f20:	beq	38f3c <npth_sleep@plt+0x2384c>
   38f24:	mov	r0, r5
   38f28:	bl	149dc <gcry_free@plt>
   38f2c:	mov	r0, r4
   38f30:	pop	{r4, r5, r6, pc}
   38f34:	bl	4316c <npth_sleep@plt+0x2da7c>
   38f38:	b	38ef8 <npth_sleep@plt+0x23808>
   38f3c:	bl	4316c <npth_sleep@plt+0x2da7c>
   38f40:	b	38f24 <npth_sleep@plt+0x23834>
   38f44:	push	{r4, r5, r6, r7, r8, r9, lr}
   38f48:	sub	sp, sp, #20
   38f4c:	ldr	r9, [pc, #136]	; 38fdc <npth_sleep@plt+0x238ec>
   38f50:	mov	r8, #0
   38f54:	subs	r5, r0, #0
   38f58:	ldr	r3, [r9]
   38f5c:	str	r8, [sp, #4]
   38f60:	str	r3, [sp, #12]
   38f64:	beq	38fd0 <npth_sleep@plt+0x238e0>
   38f68:	add	r7, sp, #4
   38f6c:	add	r6, r5, #8
   38f70:	mov	r0, r6
   38f74:	bl	14f58 <strlen@plt>
   38f78:	add	r0, r0, #12
   38f7c:	bl	1467c <gcry_xmalloc@plt>
   38f80:	ldr	r3, [r5, #4]
   38f84:	mov	r1, r6
   38f88:	mov	r4, r0
   38f8c:	add	r0, r0, #8
   38f90:	str	r4, [sp, #8]
   38f94:	str	r3, [r4, #4]
   38f98:	bl	14c88 <strcpy@plt>
   38f9c:	str	r8, [r4]
   38fa0:	ldr	r5, [r5]
   38fa4:	str	r4, [r7]
   38fa8:	cmp	r5, #0
   38fac:	add	r7, sp, #8
   38fb0:	bne	38f6c <npth_sleep@plt+0x2387c>
   38fb4:	ldr	r0, [sp, #4]
   38fb8:	ldr	r2, [sp, #12]
   38fbc:	ldr	r3, [r9]
   38fc0:	cmp	r2, r3
   38fc4:	bne	38fd8 <npth_sleep@plt+0x238e8>
   38fc8:	add	sp, sp, #20
   38fcc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   38fd0:	mov	r0, r5
   38fd4:	b	38fb8 <npth_sleep@plt+0x238c8>
   38fd8:	bl	14a60 <__stack_chk_fail@plt>
   38fdc:	andeq	ip, r6, r8, lsr r8
   38fe0:	subs	r3, r0, r1
   38fe4:	movne	r3, #1
   38fe8:	cmp	r0, #0
   38fec:	moveq	r3, #0
   38ff0:	cmp	r3, #0
   38ff4:	beq	39010 <npth_sleep@plt+0x23920>
   38ff8:	ldr	r3, [r0]
   38ffc:	cmp	r3, #0
   39000:	cmpne	r1, r3
   39004:	bxeq	lr
   39008:	mov	r0, r3
   3900c:	b	38ff8 <npth_sleep@plt+0x23908>
   39010:	mov	r0, r3
   39014:	bx	lr
   39018:	cmp	r0, #0
   3901c:	bxeq	lr
   39020:	ldr	r3, [r0]
   39024:	cmp	r3, #0
   39028:	bxeq	lr
   3902c:	mov	r0, r3
   39030:	b	39020 <npth_sleep@plt+0x23930>
   39034:	push	{r4, r5, r6, r7, r8, lr}
   39038:	ldr	r4, [r0]
   3903c:	cmp	r4, #0
   39040:	moveq	r7, r4
   39044:	beq	3907c <npth_sleep@plt+0x2398c>
   39048:	add	r6, r4, #8
   3904c:	mov	r5, r0
   39050:	mov	r0, r6
   39054:	bl	14f58 <strlen@plt>
   39058:	add	r0, r0, #1
   3905c:	bl	1467c <gcry_xmalloc@plt>
   39060:	mov	r1, r6
   39064:	mov	r7, r0
   39068:	bl	14c88 <strcpy@plt>
   3906c:	ldr	r3, [r4]
   39070:	mov	r0, r4
   39074:	str	r3, [r5]
   39078:	bl	149dc <gcry_free@plt>
   3907c:	mov	r0, r7
   39080:	pop	{r4, r5, r6, r7, r8, pc}
   39084:	push	{r4, r5, r6, lr}
   39088:	subs	r4, r0, #0
   3908c:	beq	390b8 <npth_sleep@plt+0x239c8>
   39090:	mov	r5, r1
   39094:	b	390a4 <npth_sleep@plt+0x239b4>
   39098:	ldr	r4, [r4]
   3909c:	cmp	r4, #0
   390a0:	beq	390b8 <npth_sleep@plt+0x239c8>
   390a4:	mov	r1, r5
   390a8:	add	r0, r4, #8
   390ac:	bl	14760 <strcmp@plt>
   390b0:	cmp	r0, #0
   390b4:	bne	39098 <npth_sleep@plt+0x239a8>
   390b8:	mov	r0, r4
   390bc:	pop	{r4, r5, r6, pc}
   390c0:	subs	r3, r0, #0
   390c4:	beq	390e0 <npth_sleep@plt+0x239f0>
   390c8:	mov	r0, #0
   390cc:	ldr	r3, [r3]
   390d0:	add	r0, r0, #1
   390d4:	cmp	r3, #0
   390d8:	bne	390cc <npth_sleep@plt+0x239dc>
   390dc:	bx	lr
   390e0:	mov	r0, r3
   390e4:	bx	lr
   390e8:	ldr	r3, [r0]
   390ec:	cmp	r3, #0
   390f0:	beq	39114 <npth_sleep@plt+0x23a24>
   390f4:	mov	r1, #0
   390f8:	b	39100 <npth_sleep@plt+0x23a10>
   390fc:	mov	r3, r2
   39100:	ldr	r2, [r3]
   39104:	str	r1, [r3]
   39108:	cmp	r2, #0
   3910c:	mov	r1, r3
   39110:	bne	390fc <npth_sleep@plt+0x23a0c>
   39114:	str	r3, [r0]
   39118:	mov	r0, r3
   3911c:	bx	lr
   39120:	push	{r4, r5, r6, r7, r8, lr}
   39124:	mov	r7, r0
   39128:	mov	r8, r1
   3912c:	mov	r6, r2
   39130:	bl	15084 <__errno_location@plt>
   39134:	ldr	r3, [r0]
   39138:	cmp	r3, #22
   3913c:	beq	391a8 <npth_sleep@plt+0x23ab8>
   39140:	ldr	r4, [pc, #200]	; 39210 <npth_sleep@plt+0x23b20>
   39144:	mov	r5, r0
   39148:	ldr	r0, [r4, #8]
   3914c:	cmp	r0, #0
   39150:	beq	39180 <npth_sleep@plt+0x23a90>
   39154:	mov	r3, #1
   39158:	str	r3, [r4, #8]
   3915c:	cmp	r6, #0
   39160:	popeq	{r4, r5, r6, r7, r8, pc}
   39164:	ldr	r2, [pc, #168]	; 39214 <npth_sleep@plt+0x23b24>
   39168:	ldr	r1, [pc, #168]	; 39218 <npth_sleep@plt+0x23b28>
   3916c:	mov	r3, #0
   39170:	str	r1, [r2]
   39174:	str	r3, [r4, #12]
   39178:	str	r3, [r4, #16]
   3917c:	pop	{r4, r5, r6, r7, r8, pc}
   39180:	mov	r2, #5
   39184:	ldr	r1, [pc, #144]	; 3921c <npth_sleep@plt+0x23b2c>
   39188:	bl	14a3c <dcgettext@plt>
   3918c:	mov	r7, r0
   39190:	ldr	r0, [r5]
   39194:	bl	14dcc <strerror@plt>
   39198:	mov	r1, r0
   3919c:	mov	r0, r7
   391a0:	bl	3d420 <npth_sleep@plt+0x27d30>
   391a4:	b	39154 <npth_sleep@plt+0x23a64>
   391a8:	cmp	r7, #0
   391ac:	ldr	r4, [pc, #92]	; 39210 <npth_sleep@plt+0x23b20>
   391b0:	beq	391c8 <npth_sleep@plt+0x23ad8>
   391b4:	ldr	r1, [pc, #92]	; 39218 <npth_sleep@plt+0x23b28>
   391b8:	mov	r0, r7
   391bc:	bl	14760 <strcmp@plt>
   391c0:	cmp	r0, #0
   391c4:	beq	39200 <npth_sleep@plt+0x23b10>
   391c8:	mov	r3, #1
   391cc:	ldr	r0, [r4, #4]
   391d0:	str	r3, [r4, #4]
   391d4:	cmp	r0, #0
   391d8:	bne	3915c <npth_sleep@plt+0x23a6c>
   391dc:	mov	r2, #5
   391e0:	ldr	r1, [pc, #56]	; 39220 <npth_sleep@plt+0x23b30>
   391e4:	bl	14a3c <dcgettext@plt>
   391e8:	mov	r2, r7
   391ec:	mov	r1, r8
   391f0:	bl	3d420 <npth_sleep@plt+0x27d30>
   391f4:	cmp	r6, #0
   391f8:	popeq	{r4, r5, r6, r7, r8, pc}
   391fc:	b	39164 <npth_sleep@plt+0x23a74>
   39200:	mov	r3, #1
   39204:	ldr	r0, [r4]
   39208:	str	r3, [r4]
   3920c:	b	391d4 <npth_sleep@plt+0x23ae4>
   39210:	andeq	sp, r6, ip, lsl r7
   39214:	andeq	sp, r6, r0, asr r5
   39218:	ldrdeq	r8, [r5], -ip
   3921c:	strdeq	r8, [r5], -r4
   39220:	andeq	r8, r5, r8, asr #31
   39224:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39228:	sub	sp, sp, #76	; 0x4c
   3922c:	mov	r7, #0
   39230:	str	r3, [sp, #36]	; 0x24
   39234:	ldr	r3, [pc, #1932]	; 399c8 <npth_sleep@plt+0x242d8>
   39238:	str	r1, [sp, #28]
   3923c:	add	r1, r0, r1
   39240:	ldr	r3, [r3]
   39244:	str	r0, [sp, #32]
   39248:	str	r3, [sp, #68]	; 0x44
   3924c:	ldr	r3, [sp, #28]
   39250:	ldr	sl, [pc, #1908]	; 399cc <npth_sleep@plt+0x242dc>
   39254:	cmp	r3, #0
   39258:	str	r2, [sp, #24]
   3925c:	sub	fp, r1, #1
   39260:	str	r7, [sp, #16]
   39264:	str	r7, [sp, #20]
   39268:	beq	39374 <npth_sleep@plt+0x23c84>
   3926c:	ldr	r3, [sp, #32]
   39270:	mov	r9, #0
   39274:	mov	r5, r9
   39278:	mov	r8, r9
   3927c:	sub	r6, r3, #1
   39280:	ldr	r4, [sp, #20]
   39284:	b	392e4 <npth_sleep@plt+0x23bf4>
   39288:	tst	r3, #128	; 0x80
   3928c:	bne	3940c <npth_sleep@plt+0x23d1c>
   39290:	ldr	r1, [sp, #24]
   39294:	cmn	r1, #1
   39298:	beq	392cc <npth_sleep@plt+0x23bdc>
   3929c:	cmp	r3, #127	; 0x7f
   392a0:	cmpne	r3, #31
   392a4:	bls	394a4 <npth_sleep@plt+0x23db4>
   392a8:	cmp	r3, r1
   392ac:	beq	394a4 <npth_sleep@plt+0x23db4>
   392b0:	cmp	r1, #0
   392b4:	sub	r2, r3, #92	; 0x5c
   392b8:	clz	r2, r2
   392bc:	lsr	r2, r2, #5
   392c0:	moveq	r2, #0
   392c4:	cmp	r2, #0
   392c8:	bne	395b4 <npth_sleep@plt+0x23ec4>
   392cc:	add	r9, r9, #1
   392d0:	mov	r7, #0
   392d4:	cmp	r4, #0
   392d8:	strbne	r3, [r4], #1
   392dc:	cmp	fp, r6
   392e0:	beq	39350 <npth_sleep@plt+0x23c60>
   392e4:	cmp	r7, #0
   392e8:	ldrb	r3, [r6, #1]!
   392ec:	beq	39310 <npth_sleep@plt+0x23c20>
   392f0:	add	r1, r3, #64	; 0x40
   392f4:	lsr	r2, r3, #7
   392f8:	uxtb	r1, r1
   392fc:	cmp	r1, #61	; 0x3d
   39300:	movls	r2, #0
   39304:	andhi	r2, r2, #1
   39308:	cmp	r2, #0
   3930c:	bne	39478 <npth_sleep@plt+0x23d88>
   39310:	cmp	r8, #0
   39314:	beq	39288 <npth_sleep@plt+0x23b98>
   39318:	eor	r2, r3, #128	; 0x80
   3931c:	cmp	r2, #63	; 0x3f
   39320:	add	r2, r5, #1
   39324:	str	r2, [sp, #12]
   39328:	bls	393bc <npth_sleep@plt+0x23ccc>
   3932c:	cmp	r4, #0
   39330:	bne	39604 <npth_sleep@plt+0x23f14>
   39334:	ldr	r3, [sp, #12]
   39338:	mov	r5, #0
   3933c:	cmp	fp, r6
   39340:	add	r9, r9, r3, lsl #2
   39344:	mov	r8, r5
   39348:	mov	r7, #1
   3934c:	bne	392e4 <npth_sleep@plt+0x23bf4>
   39350:	ldr	r3, [sp, #20]
   39354:	cmp	r3, #0
   39358:	bne	39388 <npth_sleep@plt+0x23c98>
   3935c:	add	r0, r9, #1
   39360:	bl	1467c <gcry_xmalloc@plt>
   39364:	ldr	r3, [sp, #28]
   39368:	cmp	r3, #0
   3936c:	str	r0, [sp, #20]
   39370:	bne	3926c <npth_sleep@plt+0x23b7c>
   39374:	ldr	r3, [sp, #20]
   39378:	ldr	r4, [sp, #20]
   3937c:	cmp	r3, #0
   39380:	ldr	r9, [sp, #28]
   39384:	beq	3935c <npth_sleep@plt+0x23c6c>
   39388:	ldr	r3, [sp, #36]	; 0x24
   3938c:	cmp	r3, #0
   39390:	bne	39820 <npth_sleep@plt+0x24130>
   39394:	ldr	r3, [sp, #36]	; 0x24
   39398:	strb	r3, [r4]
   3939c:	ldr	r3, [pc, #1572]	; 399c8 <npth_sleep@plt+0x242d8>
   393a0:	ldr	r2, [sp, #68]	; 0x44
   393a4:	ldr	r0, [sp, #20]
   393a8:	ldr	r3, [r3]
   393ac:	cmp	r2, r3
   393b0:	bne	399b4 <npth_sleep@plt+0x242c4>
   393b4:	add	sp, sp, #76	; 0x4c
   393b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   393bc:	add	r2, sp, #72	; 0x48
   393c0:	add	r2, r2, r5
   393c4:	and	r1, r3, #63	; 0x3f
   393c8:	strb	r3, [r2, #-12]
   393cc:	ldr	r3, [sp, #16]
   393d0:	subs	r8, r8, #1
   393d4:	orr	r3, r1, r3, lsl #6
   393d8:	str	r3, [sp, #16]
   393dc:	bne	395f8 <npth_sleep@plt+0x23f08>
   393e0:	ldr	r3, [pc, #1512]	; 399d0 <npth_sleep@plt+0x242e0>
   393e4:	ldr	r7, [r3, #12]
   393e8:	cmp	r7, #0
   393ec:	beq	3967c <npth_sleep@plt+0x23f8c>
   393f0:	cmp	r4, #0
   393f4:	bne	3975c <npth_sleep@plt+0x2406c>
   393f8:	ldr	r3, [sp, #12]
   393fc:	mov	r7, #0
   39400:	add	r9, r9, r3
   39404:	mov	r5, r7
   39408:	b	392dc <npth_sleep@plt+0x23bec>
   3940c:	and	r2, r3, #224	; 0xe0
   39410:	cmp	r2, #192	; 0xc0
   39414:	beq	39660 <npth_sleep@plt+0x23f70>
   39418:	and	r2, r3, #240	; 0xf0
   3941c:	cmp	r2, #224	; 0xe0
   39420:	beq	396a4 <npth_sleep@plt+0x23fb4>
   39424:	and	r2, r3, #248	; 0xf8
   39428:	cmp	r2, #240	; 0xf0
   3942c:	beq	39740 <npth_sleep@plt+0x24050>
   39430:	and	r2, r3, #252	; 0xfc
   39434:	cmp	r2, #248	; 0xf8
   39438:	beq	39784 <npth_sleep@plt+0x24094>
   3943c:	and	r2, r3, #254	; 0xfe
   39440:	cmp	r2, #252	; 0xfc
   39444:	beq	397ec <npth_sleep@plt+0x240fc>
   39448:	cmp	r4, #0
   3944c:	beq	3946c <npth_sleep@plt+0x23d7c>
   39450:	str	r3, [sp]
   39454:	mov	r0, r4
   39458:	mov	r3, sl
   3945c:	mvn	r2, #0
   39460:	mov	r1, #1
   39464:	bl	150a8 <__sprintf_chk@plt>
   39468:	add	r4, r4, #4
   3946c:	add	r9, r9, #4
   39470:	mov	r7, #1
   39474:	b	392dc <npth_sleep@plt+0x23bec>
   39478:	cmp	r4, #0
   3947c:	beq	3949c <npth_sleep@plt+0x23dac>
   39480:	str	r3, [sp]
   39484:	mov	r0, r4
   39488:	mov	r3, sl
   3948c:	mvn	r2, #0
   39490:	mov	r1, #1
   39494:	bl	150a8 <__sprintf_chk@plt>
   39498:	add	r4, r4, #4
   3949c:	add	r9, r9, #4
   394a0:	b	392dc <npth_sleep@plt+0x23bec>
   394a4:	cmp	r4, #0
   394a8:	beq	396c0 <npth_sleep@plt+0x23fd0>
   394ac:	mov	r7, r4
   394b0:	mov	r2, #92	; 0x5c
   394b4:	strb	r2, [r7], #1
   394b8:	cmp	r3, #13
   394bc:	ldrls	pc, [pc, r3, lsl #2]
   394c0:	b	395c8 <npth_sleep@plt+0x23ed8>
   394c4:	andeq	r9, r3, r4, asr r5
   394c8:	andeq	r9, r3, r8, asr #11
   394cc:	andeq	r9, r3, r8, asr #11
   394d0:	andeq	r9, r3, r8, asr #11
   394d4:	andeq	r9, r3, r8, asr #11
   394d8:	andeq	r9, r3, r8, asr #11
   394dc:	andeq	r9, r3, r8, asr #11
   394e0:	andeq	r9, r3, r8, asr #11
   394e4:	andeq	r9, r3, ip, lsl r5
   394e8:	andeq	r9, r3, r8, asr #11
   394ec:	andeq	r9, r3, r4, lsr r5
   394f0:	andeq	r9, r3, r0, lsl #10
   394f4:	muleq	r3, r4, r5
   394f8:	andeq	r9, r3, r4, ror r5
   394fc:	mov	r7, #0
   39500:	subs	r4, r7, #0
   39504:	add	r9, r9, #2
   39508:	movne	r3, #118	; 0x76
   3950c:	strbne	r3, [r4], #1
   39510:	movne	r7, #0
   39514:	b	392dc <npth_sleep@plt+0x23bec>
   39518:	mov	r7, #0
   3951c:	subs	r4, r7, #0
   39520:	add	r9, r9, #2
   39524:	movne	r3, #98	; 0x62
   39528:	strbne	r3, [r4], #1
   3952c:	movne	r7, #0
   39530:	b	392dc <npth_sleep@plt+0x23bec>
   39534:	cmp	r7, #0
   39538:	add	r9, r9, #2
   3953c:	beq	39924 <npth_sleep@plt+0x24234>
   39540:	mov	r3, #110	; 0x6e
   39544:	strb	r3, [r4, #1]
   39548:	mov	r7, #0
   3954c:	add	r4, r4, #2
   39550:	b	392dc <npth_sleep@plt+0x23bec>
   39554:	cmp	r7, #0
   39558:	add	r9, r9, #2
   3955c:	beq	39924 <npth_sleep@plt+0x24234>
   39560:	mov	r3, #48	; 0x30
   39564:	strb	r3, [r4, #1]
   39568:	mov	r7, #0
   3956c:	add	r4, r4, #2
   39570:	b	392dc <npth_sleep@plt+0x23bec>
   39574:	cmp	r7, #0
   39578:	add	r9, r9, #2
   3957c:	beq	39924 <npth_sleep@plt+0x24234>
   39580:	mov	r3, #114	; 0x72
   39584:	strb	r3, [r4, #1]
   39588:	mov	r7, #0
   3958c:	add	r4, r4, #2
   39590:	b	392dc <npth_sleep@plt+0x23bec>
   39594:	cmp	r7, #0
   39598:	add	r9, r9, #2
   3959c:	beq	39924 <npth_sleep@plt+0x24234>
   395a0:	mov	r3, #102	; 0x66
   395a4:	strb	r3, [r4, #1]
   395a8:	mov	r7, #0
   395ac:	add	r4, r4, #2
   395b0:	b	392dc <npth_sleep@plt+0x23bec>
   395b4:	cmp	r4, #0
   395b8:	movne	r7, r4
   395bc:	movne	r3, #92	; 0x5c
   395c0:	strbne	r3, [r7], #1
   395c4:	beq	39810 <npth_sleep@plt+0x24120>
   395c8:	cmp	r7, #0
   395cc:	add	r9, r9, #4
   395d0:	beq	39818 <npth_sleep@plt+0x24128>
   395d4:	str	r3, [sp]
   395d8:	mov	r0, r7
   395dc:	ldr	r3, [pc, #1008]	; 399d4 <npth_sleep@plt+0x242e4>
   395e0:	mvn	r2, #0
   395e4:	mov	r1, #1
   395e8:	add	r4, r7, #3
   395ec:	bl	150a8 <__sprintf_chk@plt>
   395f0:	mov	r7, #0
   395f4:	b	392dc <npth_sleep@plt+0x23bec>
   395f8:	ldr	r5, [sp, #12]
   395fc:	mov	r7, #0
   39600:	b	392dc <npth_sleep@plt+0x23bec>
   39604:	cmp	r5, #0
   39608:	beq	39808 <npth_sleep@plt+0x24118>
   3960c:	add	r5, r4, r5, lsl #2
   39610:	add	r7, sp, #60	; 0x3c
   39614:	ldrb	r1, [r7], #1
   39618:	mov	r0, r4
   3961c:	mov	r3, sl
   39620:	str	r1, [sp]
   39624:	mvn	r2, #0
   39628:	mov	r1, #1
   3962c:	add	r4, r4, #4
   39630:	bl	150a8 <__sprintf_chk@plt>
   39634:	cmp	r5, r4
   39638:	bne	39614 <npth_sleep@plt+0x23f24>
   3963c:	ldrb	r3, [r6]
   39640:	str	r3, [sp]
   39644:	mvn	r2, #0
   39648:	mov	r3, sl
   3964c:	mov	r1, #1
   39650:	mov	r0, r5
   39654:	bl	150a8 <__sprintf_chk@plt>
   39658:	add	r4, r5, #4
   3965c:	b	39334 <npth_sleep@plt+0x23c44>
   39660:	mov	r5, #1
   39664:	strb	r3, [sp, #60]	; 0x3c
   39668:	and	r3, r3, #31
   3966c:	mov	r7, r8
   39670:	str	r3, [sp, #16]
   39674:	mov	r8, r5
   39678:	b	392dc <npth_sleep@plt+0x23bec>
   3967c:	ldr	r3, [sp, #36]	; 0x24
   39680:	cmp	r3, #0
   39684:	beq	39710 <npth_sleep@plt+0x24020>
   39688:	cmp	r4, #0
   3968c:	bne	397c4 <npth_sleep@plt+0x240d4>
   39690:	ldr	r3, [sp, #12]
   39694:	mov	r5, #0
   39698:	add	r9, r9, r3
   3969c:	mov	r8, r5
   396a0:	b	392dc <npth_sleep@plt+0x23bec>
   396a4:	strb	r3, [sp, #60]	; 0x3c
   396a8:	and	r3, r3, #15
   396ac:	mov	r7, r8
   396b0:	str	r3, [sp, #16]
   396b4:	mov	r5, #1
   396b8:	mov	r8, #2
   396bc:	b	392dc <npth_sleep@plt+0x23bec>
   396c0:	cmp	r3, #13
   396c4:	ldrls	pc, [pc, r3, lsl #2]
   396c8:	b	39810 <npth_sleep@plt+0x24120>
   396cc:	andeq	r9, r3, r4, lsl #14
   396d0:	andeq	r9, r3, r0, lsl r8
   396d4:	andeq	r9, r3, r0, lsl r8
   396d8:	andeq	r9, r3, r0, lsl r8
   396dc:	andeq	r9, r3, r0, lsl r8
   396e0:	andeq	r9, r3, r0, lsl r8
   396e4:	andeq	r9, r3, r0, lsl r8
   396e8:	andeq	r9, r3, r0, lsl r8
   396ec:	andeq	r9, r3, r8, lsl r5
   396f0:	andeq	r9, r3, r0, lsl r8
   396f4:	andeq	r9, r3, r4, lsl #14
   396f8:	strdeq	r9, [r3], -ip
   396fc:	andeq	r9, r3, r4, lsl #14
   39700:	andeq	r9, r3, r4, lsl #14
   39704:	add	r9, r9, #2
   39708:	mov	r7, #0
   3970c:	b	392dc <npth_sleep@plt+0x23bec>
   39710:	ldr	r2, [sp, #16]
   39714:	sub	r3, r2, #128	; 0x80
   39718:	cmp	r3, #127	; 0x7f
   3971c:	bhi	397a0 <npth_sleep@plt+0x240b0>
   39720:	cmp	r4, #0
   39724:	ldr	r5, [sp, #12]
   39728:	add	r9, r9, #1
   3972c:	beq	39918 <npth_sleep@plt+0x24228>
   39730:	ldr	r8, [sp, #36]	; 0x24
   39734:	strb	r2, [r4], #1
   39738:	mov	r7, r8
   3973c:	b	392dc <npth_sleep@plt+0x23bec>
   39740:	strb	r3, [sp, #60]	; 0x3c
   39744:	and	r3, r3, #7
   39748:	mov	r7, r8
   3974c:	str	r3, [sp, #16]
   39750:	mov	r5, #1
   39754:	mov	r8, #3
   39758:	b	392dc <npth_sleep@plt+0x23bec>
   3975c:	add	r5, r4, r5
   39760:	add	r2, sp, #60	; 0x3c
   39764:	sub	r3, r4, #1
   39768:	ldrb	r1, [r2], #1
   3976c:	strb	r1, [r3, #1]!
   39770:	cmp	r3, r5
   39774:	bne	39768 <npth_sleep@plt+0x24078>
   39778:	ldr	r3, [sp, #12]
   3977c:	add	r4, r4, r3
   39780:	b	393f8 <npth_sleep@plt+0x23d08>
   39784:	strb	r3, [sp, #60]	; 0x3c
   39788:	and	r3, r3, #3
   3978c:	mov	r7, r8
   39790:	str	r3, [sp, #16]
   39794:	mov	r5, #1
   39798:	mov	r8, #4
   3979c:	b	392dc <npth_sleep@plt+0x23bec>
   397a0:	ldr	r3, [sp, #12]
   397a4:	cmp	r4, #0
   397a8:	lsl	r8, r3, #2
   397ac:	bne	398e4 <npth_sleep@plt+0x241f4>
   397b0:	mov	r7, #0
   397b4:	add	r9, r9, r8
   397b8:	mov	r5, r7
   397bc:	mov	r8, r7
   397c0:	b	392dc <npth_sleep@plt+0x23bec>
   397c4:	add	r5, r4, r5
   397c8:	add	r2, sp, #60	; 0x3c
   397cc:	sub	r3, r4, #1
   397d0:	ldrb	r1, [r2], #1
   397d4:	strb	r1, [r3, #1]!
   397d8:	cmp	r5, r3
   397dc:	bne	397d0 <npth_sleep@plt+0x240e0>
   397e0:	ldr	r3, [sp, #12]
   397e4:	add	r4, r4, r3
   397e8:	b	39690 <npth_sleep@plt+0x23fa0>
   397ec:	strb	r3, [sp, #60]	; 0x3c
   397f0:	and	r3, r3, #1
   397f4:	mov	r7, r8
   397f8:	str	r3, [sp, #16]
   397fc:	mov	r5, #1
   39800:	mov	r8, #5
   39804:	b	392dc <npth_sleep@plt+0x23bec>
   39808:	mov	r5, r4
   3980c:	b	39640 <npth_sleep@plt+0x23f50>
   39810:	mov	r7, #0
   39814:	add	r9, r9, #4
   39818:	mov	r4, r7
   3981c:	b	392dc <npth_sleep@plt+0x23bec>
   39820:	ldr	r7, [pc, #432]	; 399d8 <npth_sleep@plt+0x242e8>
   39824:	mov	r6, #0
   39828:	strb	r6, [r4]
   3982c:	ldr	r0, [r7]
   39830:	ldr	r1, [pc, #420]	; 399dc <npth_sleep@plt+0x242ec>
   39834:	bl	14db4 <iconv_open@plt>
   39838:	cmn	r0, #1
   3983c:	mov	r5, r0
   39840:	beq	3997c <npth_sleep@plt+0x2428c>
   39844:	ldr	r3, [sp, #20]
   39848:	sub	r4, r4, r3
   3984c:	add	r0, r4, #1
   39850:	tst	r0, #-268435456	; 0xf0000000
   39854:	lsl	r0, r0, #4
   39858:	str	r4, [sp, #52]	; 0x34
   3985c:	str	r0, [sp, #56]	; 0x38
   39860:	str	r3, [sp, #44]	; 0x2c
   39864:	bne	399b8 <npth_sleep@plt+0x242c8>
   39868:	bl	1467c <gcry_xmalloc@plt>
   3986c:	add	r3, sp, #56	; 0x38
   39870:	str	r3, [sp]
   39874:	add	r2, sp, #52	; 0x34
   39878:	add	r3, sp, #48	; 0x30
   3987c:	add	r1, sp, #44	; 0x2c
   39880:	mov	r4, r0
   39884:	mov	r0, r5
   39888:	str	r4, [sp, #48]	; 0x30
   3988c:	bl	14748 <iconv@plt>
   39890:	cmn	r0, #1
   39894:	bne	3992c <npth_sleep@plt+0x2423c>
   39898:	ldr	r6, [pc, #304]	; 399d0 <npth_sleep@plt+0x242e0>
   3989c:	ldr	r0, [r6, #20]
   398a0:	cmp	r0, #0
   398a4:	beq	39944 <npth_sleep@plt+0x24254>
   398a8:	mov	r3, #1
   398ac:	ldr	r0, [sp, #20]
   398b0:	str	r3, [r6, #20]
   398b4:	bl	149dc <gcry_free@plt>
   398b8:	mov	r0, r4
   398bc:	bl	149dc <gcry_free@plt>
   398c0:	ldr	r2, [sp, #24]
   398c4:	ldr	r1, [sp, #28]
   398c8:	ldr	r0, [sp, #32]
   398cc:	mov	r3, #0
   398d0:	bl	39224 <npth_sleep@plt+0x23b34>
   398d4:	str	r0, [sp, #20]
   398d8:	mov	r0, r5
   398dc:	bl	14730 <iconv_close@plt>
   398e0:	b	3939c <npth_sleep@plt+0x23cac>
   398e4:	add	r7, r4, r8
   398e8:	add	r5, sp, #60	; 0x3c
   398ec:	ldrb	r1, [r5], #1
   398f0:	mov	r0, r4
   398f4:	mov	r3, sl
   398f8:	str	r1, [sp]
   398fc:	mvn	r2, #0
   39900:	mov	r1, #1
   39904:	add	r4, r4, #4
   39908:	bl	150a8 <__sprintf_chk@plt>
   3990c:	cmp	r4, r7
   39910:	bne	398ec <npth_sleep@plt+0x241fc>
   39914:	b	397b0 <npth_sleep@plt+0x240c0>
   39918:	mov	r7, r4
   3991c:	mov	r8, r4
   39920:	b	392dc <npth_sleep@plt+0x23bec>
   39924:	mov	r4, r7
   39928:	b	392dc <npth_sleep@plt+0x23bec>
   3992c:	ldr	r3, [sp, #48]	; 0x30
   39930:	ldr	r0, [sp, #20]
   39934:	str	r4, [sp, #20]
   39938:	strb	r6, [r3]
   3993c:	bl	149dc <gcry_free@plt>
   39940:	b	398d8 <npth_sleep@plt+0x241e8>
   39944:	mov	r2, #5
   39948:	ldr	r1, [pc, #144]	; 399e0 <npth_sleep@plt+0x242f0>
   3994c:	bl	14a3c <dcgettext@plt>
   39950:	mov	r8, r0
   39954:	bl	15084 <__errno_location@plt>
   39958:	ldr	r7, [r7]
   3995c:	ldr	r0, [r0]
   39960:	bl	14dcc <strerror@plt>
   39964:	mov	r2, r7
   39968:	ldr	r1, [pc, #108]	; 399dc <npth_sleep@plt+0x242ec>
   3996c:	mov	r3, r0
   39970:	mov	r0, r8
   39974:	bl	3d420 <npth_sleep@plt+0x27d30>
   39978:	b	398a8 <npth_sleep@plt+0x241b8>
   3997c:	mov	r2, #1
   39980:	ldr	r1, [pc, #84]	; 399dc <npth_sleep@plt+0x242ec>
   39984:	ldr	r0, [r7]
   39988:	bl	39120 <npth_sleep@plt+0x23a30>
   3998c:	ldr	r0, [sp, #20]
   39990:	bl	149dc <gcry_free@plt>
   39994:	ldr	r3, [pc, #52]	; 399d0 <npth_sleep@plt+0x242e0>
   39998:	ldr	r2, [sp, #24]
   3999c:	ldr	r1, [sp, #28]
   399a0:	ldr	r0, [sp, #32]
   399a4:	ldr	r3, [r3, #16]
   399a8:	bl	39224 <npth_sleep@plt+0x23b34>
   399ac:	str	r0, [sp, #20]
   399b0:	b	3939c <npth_sleep@plt+0x23cac>
   399b4:	bl	14a60 <__stack_chk_fail@plt>
   399b8:	ldr	r2, [pc, #36]	; 399e4 <npth_sleep@plt+0x242f4>
   399bc:	ldr	r1, [pc, #36]	; 399e8 <npth_sleep@plt+0x242f8>
   399c0:	ldr	r0, [pc, #36]	; 399ec <npth_sleep@plt+0x242fc>
   399c4:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   399c8:	andeq	ip, r6, r8, lsr r8
   399cc:	andeq	r9, r5, ip
   399d0:	andeq	sp, r6, ip, lsl r7
   399d4:	andeq	r9, r5, r4, lsl r0
   399d8:	andeq	sp, r6, r0, asr r5
   399dc:	ldrdeq	r8, [r5], -ip
   399e0:	andeq	r9, r5, r4, lsr r0
   399e4:			; <UNDEFINED> instruction: 0x00058fb4
   399e8:	andeq	r0, r0, r3, lsl #5
   399ec:	andeq	r9, r5, ip, lsl r0
   399f0:	push	{r4, r5, r6, lr}
   399f4:	subs	r5, r0, #0
   399f8:	beq	39afc <npth_sleep@plt+0x2440c>
   399fc:	mov	r0, r5
   39a00:	bl	14f58 <strlen@plt>
   39a04:	cmp	r0, #3
   39a08:	bhi	39a3c <npth_sleep@plt+0x2434c>
   39a0c:	ldrb	r3, [r5]
   39a10:	mov	r4, r5
   39a14:	cmp	r3, #0
   39a18:	bne	39a74 <npth_sleep@plt+0x24384>
   39a1c:	ldr	r3, [pc, #392]	; 39bac <npth_sleep@plt+0x244bc>
   39a20:	ldr	r2, [pc, #392]	; 39bb0 <npth_sleep@plt+0x244c0>
   39a24:	ldr	r1, [pc, #392]	; 39bb4 <npth_sleep@plt+0x244c4>
   39a28:	mov	r0, #0
   39a2c:	str	r1, [r2]
   39a30:	str	r0, [r3, #12]
   39a34:	str	r0, [r3, #16]
   39a38:	pop	{r4, r5, r6, pc}
   39a3c:	mov	r2, #3
   39a40:	ldr	r1, [pc, #368]	; 39bb8 <npth_sleep@plt+0x244c8>
   39a44:	mov	r0, r5
   39a48:	bl	383c8 <npth_sleep@plt+0x22cd8>
   39a4c:	cmp	r0, #0
   39a50:	bne	39a0c <npth_sleep@plt+0x2431c>
   39a54:	ldrb	r3, [r5, #3]
   39a58:	cmp	r3, #95	; 0x5f
   39a5c:	cmpne	r3, #45	; 0x2d
   39a60:	addne	r4, r5, #3
   39a64:	ldrbeq	r3, [r5, #4]
   39a68:	addeq	r4, r5, #4
   39a6c:	cmp	r3, #0
   39a70:	beq	39a1c <npth_sleep@plt+0x2432c>
   39a74:	ldr	r1, [pc, #320]	; 39bbc <npth_sleep@plt+0x244cc>
   39a78:	mov	r0, r4
   39a7c:	bl	38288 <npth_sleep@plt+0x22b98>
   39a80:	cmp	r0, #0
   39a84:	beq	39a1c <npth_sleep@plt+0x2432c>
   39a88:	ldr	r1, [pc, #304]	; 39bc0 <npth_sleep@plt+0x244d0>
   39a8c:	mov	r0, r4
   39a90:	bl	38288 <npth_sleep@plt+0x22b98>
   39a94:	cmp	r0, #0
   39a98:	beq	39a1c <npth_sleep@plt+0x2432c>
   39a9c:	ldr	r1, [pc, #288]	; 39bc4 <npth_sleep@plt+0x244d4>
   39aa0:	mov	r0, r4
   39aa4:	bl	38288 <npth_sleep@plt+0x22b98>
   39aa8:	cmp	r0, #0
   39aac:	beq	39a1c <npth_sleep@plt+0x2432c>
   39ab0:	ldr	r1, [pc, #272]	; 39bc8 <npth_sleep@plt+0x244d8>
   39ab4:	mov	r0, r4
   39ab8:	bl	38288 <npth_sleep@plt+0x22b98>
   39abc:	cmp	r0, #0
   39ac0:	beq	39a1c <npth_sleep@plt+0x2432c>
   39ac4:	ldr	r1, [pc, #256]	; 39bcc <npth_sleep@plt+0x244dc>
   39ac8:	mov	r0, r4
   39acc:	bl	38288 <npth_sleep@plt+0x22b98>
   39ad0:	ldr	r6, [pc, #248]	; 39bd0 <npth_sleep@plt+0x244e0>
   39ad4:	cmp	r0, #0
   39ad8:	bne	39b0c <npth_sleep@plt+0x2441c>
   39adc:	ldr	r3, [pc, #200]	; 39bac <npth_sleep@plt+0x244bc>
   39ae0:	ldr	r1, [pc, #200]	; 39bb0 <npth_sleep@plt+0x244c0>
   39ae4:	mov	r2, #1
   39ae8:	mov	r0, #0
   39aec:	str	r6, [r1]
   39af0:	str	r2, [r3, #12]
   39af4:	str	r0, [r3, #16]
   39af8:	pop	{r4, r5, r6, pc}
   39afc:	mov	r0, #14
   39b00:	bl	15378 <nl_langinfo@plt>
   39b04:	mov	r5, r0
   39b08:	b	399fc <npth_sleep@plt+0x2430c>
   39b0c:	mov	r0, r4
   39b10:	mov	r1, r6
   39b14:	bl	38288 <npth_sleep@plt+0x22b98>
   39b18:	cmp	r0, #0
   39b1c:	beq	39adc <npth_sleep@plt+0x243ec>
   39b20:	mov	r1, r6
   39b24:	mov	r0, r5
   39b28:	bl	14db4 <iconv_open@plt>
   39b2c:	cmn	r0, #1
   39b30:	mov	r4, r0
   39b34:	beq	39b7c <npth_sleep@plt+0x2448c>
   39b38:	bl	14730 <iconv_close@plt>
   39b3c:	mov	r1, r5
   39b40:	mov	r0, r6
   39b44:	bl	14db4 <iconv_open@plt>
   39b48:	cmn	r0, #1
   39b4c:	mov	r4, r0
   39b50:	beq	39b94 <npth_sleep@plt+0x244a4>
   39b54:	bl	14730 <iconv_close@plt>
   39b58:	ldr	r3, [pc, #76]	; 39bac <npth_sleep@plt+0x244bc>
   39b5c:	ldr	ip, [pc, #76]	; 39bb0 <npth_sleep@plt+0x244c0>
   39b60:	mov	r2, #0
   39b64:	mov	r1, #1
   39b68:	mov	r0, r2
   39b6c:	str	r5, [ip]
   39b70:	str	r1, [r3, #16]
   39b74:	str	r2, [r3, #12]
   39b78:	pop	{r4, r5, r6, pc}
   39b7c:	mov	r0, r5
   39b80:	mov	r1, r6
   39b84:	mov	r2, #0
   39b88:	bl	39120 <npth_sleep@plt+0x23a30>
   39b8c:	mov	r0, r4
   39b90:	pop	{r4, r5, r6, pc}
   39b94:	mov	r0, r6
   39b98:	mov	r1, r5
   39b9c:	mov	r2, #0
   39ba0:	bl	39120 <npth_sleep@plt+0x23a30>
   39ba4:	mov	r0, r4
   39ba8:	pop	{r4, r5, r6, pc}
   39bac:	andeq	sp, r6, ip, lsl r7
   39bb0:	andeq	sp, r6, r0, asr r5
   39bb4:	andeq	r9, r5, r4, rrx
   39bb8:	andeq	r9, r5, r0, rrx
   39bbc:	andeq	r9, r5, r8, rrx
   39bc0:	andeq	r9, r5, r0, ror r0
   39bc4:	andeq	r9, r5, r4, ror r0
   39bc8:	andeq	r9, r5, ip, ror r0
   39bcc:	andeq	r9, r5, ip, lsl #1
   39bd0:	ldrdeq	r8, [r5], -ip
   39bd4:	ldr	r3, [pc, #4]	; 39be0 <npth_sleep@plt+0x244f0>
   39bd8:	ldr	r0, [r3]
   39bdc:	bx	lr
   39be0:	andeq	sp, r6, r0, asr r5
   39be4:	ldr	r3, [pc, #4]	; 39bf0 <npth_sleep@plt+0x24500>
   39be8:	ldr	r0, [r3, #12]
   39bec:	bx	lr
   39bf0:	andeq	sp, r6, ip, lsl r7
   39bf4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39bf8:	sub	sp, sp, #32
   39bfc:	ldr	r8, [pc, #520]	; 39e0c <npth_sleep@plt+0x2471c>
   39c00:	ldr	r5, [pc, #520]	; 39e10 <npth_sleep@plt+0x24720>
   39c04:	ldr	r7, [r8, #12]
   39c08:	ldr	r3, [r5]
   39c0c:	cmp	r7, #0
   39c10:	str	r3, [sp, #28]
   39c14:	bne	39d78 <npth_sleep@plt+0x24688>
   39c18:	mov	r4, r0
   39c1c:	ldr	r0, [r8, #16]
   39c20:	cmp	r0, #0
   39c24:	bne	39ccc <npth_sleep@plt+0x245dc>
   39c28:	ldrb	r3, [r4]
   39c2c:	cmp	r3, #0
   39c30:	beq	39e00 <npth_sleep@plt+0x24710>
   39c34:	mov	r2, r4
   39c38:	tst	r3, #128	; 0x80
   39c3c:	ldrb	r3, [r2, #1]!
   39c40:	addeq	r0, r0, #1
   39c44:	addne	r0, r0, #2
   39c48:	cmp	r3, #0
   39c4c:	bne	39c38 <npth_sleep@plt+0x24548>
   39c50:	add	r0, r0, #1
   39c54:	bl	1467c <gcry_xmalloc@plt>
   39c58:	ldrb	r3, [r4]
   39c5c:	cmp	r3, #0
   39c60:	mov	r6, r0
   39c64:	mov	r2, r0
   39c68:	beq	39ca8 <npth_sleep@plt+0x245b8>
   39c6c:	mvn	lr, #63	; 0x3f
   39c70:	mvn	ip, #127	; 0x7f
   39c74:	sxtb	r1, r3
   39c78:	cmp	r1, #0
   39c7c:	movlt	r0, r2
   39c80:	orrlt	r3, lr, r3, lsr #6
   39c84:	strblt	r3, [r0], #2
   39c88:	strbge	r3, [r2], #1
   39c8c:	ldrb	r3, [r4, #1]!
   39c90:	andlt	r1, r1, #63	; 0x3f
   39c94:	orrlt	r1, ip, r1
   39c98:	strblt	r1, [r2, #1]
   39c9c:	movlt	r2, r0
   39ca0:	cmp	r3, #0
   39ca4:	bne	39c74 <npth_sleep@plt+0x24584>
   39ca8:	mov	r3, #0
   39cac:	strb	r3, [r2]
   39cb0:	ldr	r2, [sp, #28]
   39cb4:	ldr	r3, [r5]
   39cb8:	mov	r0, r6
   39cbc:	cmp	r2, r3
   39cc0:	bne	39e08 <npth_sleep@plt+0x24718>
   39cc4:	add	sp, sp, #32
   39cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39ccc:	ldr	sl, [pc, #320]	; 39e14 <npth_sleep@plt+0x24724>
   39cd0:	ldr	r0, [pc, #320]	; 39e18 <npth_sleep@plt+0x24728>
   39cd4:	ldr	r1, [sl]
   39cd8:	bl	14db4 <iconv_open@plt>
   39cdc:	cmn	r0, #1
   39ce0:	mov	r9, r0
   39ce4:	beq	39de0 <npth_sleep@plt+0x246f0>
   39ce8:	ldrb	r3, [r4]
   39cec:	cmp	r3, #0
   39cf0:	moveq	r7, r3
   39cf4:	moveq	r0, #1
   39cf8:	beq	39d1c <npth_sleep@plt+0x2462c>
   39cfc:	mov	r2, r4
   39d00:	tst	r3, #128	; 0x80
   39d04:	ldrb	r3, [r2, #1]!
   39d08:	addeq	r7, r7, #1
   39d0c:	addne	r7, r7, #6
   39d10:	cmp	r3, #0
   39d14:	bne	39d00 <npth_sleep@plt+0x24610>
   39d18:	add	r0, r7, #1
   39d1c:	bl	1467c <gcry_xmalloc@plt>
   39d20:	str	r4, [sp, #12]
   39d24:	mov	r6, r0
   39d28:	mov	r0, r4
   39d2c:	bl	14f58 <strlen@plt>
   39d30:	add	r3, sp, #24
   39d34:	str	r3, [sp]
   39d38:	add	r2, sp, #20
   39d3c:	add	r3, sp, #16
   39d40:	add	r1, sp, #12
   39d44:	str	r6, [sp, #16]
   39d48:	str	r7, [sp, #24]
   39d4c:	str	r0, [sp, #20]
   39d50:	mov	r0, r9
   39d54:	bl	14748 <iconv@plt>
   39d58:	cmn	r0, #1
   39d5c:	beq	39d84 <npth_sleep@plt+0x24694>
   39d60:	ldr	r3, [sp, #16]
   39d64:	mov	r2, #0
   39d68:	strb	r2, [r3]
   39d6c:	mov	r0, r9
   39d70:	bl	14730 <iconv_close@plt>
   39d74:	b	39cb0 <npth_sleep@plt+0x245c0>
   39d78:	bl	151f8 <gcry_xstrdup@plt>
   39d7c:	mov	r6, r0
   39d80:	b	39cb0 <npth_sleep@plt+0x245c0>
   39d84:	ldr	r0, [r8, #24]
   39d88:	cmp	r0, #0
   39d8c:	beq	39da8 <npth_sleep@plt+0x246b8>
   39d90:	mov	r3, #1
   39d94:	mov	r1, r4
   39d98:	mov	r0, r6
   39d9c:	str	r3, [r8, #24]
   39da0:	bl	14c88 <strcpy@plt>
   39da4:	b	39d6c <npth_sleep@plt+0x2467c>
   39da8:	mov	r2, #5
   39dac:	ldr	r1, [pc, #104]	; 39e1c <npth_sleep@plt+0x2472c>
   39db0:	bl	14a3c <dcgettext@plt>
   39db4:	mov	r7, r0
   39db8:	bl	15084 <__errno_location@plt>
   39dbc:	ldr	sl, [sl]
   39dc0:	ldr	r0, [r0]
   39dc4:	bl	14dcc <strerror@plt>
   39dc8:	mov	r1, sl
   39dcc:	ldr	r2, [pc, #68]	; 39e18 <npth_sleep@plt+0x24728>
   39dd0:	mov	r3, r0
   39dd4:	mov	r0, r7
   39dd8:	bl	3d420 <npth_sleep@plt+0x27d30>
   39ddc:	b	39d90 <npth_sleep@plt+0x246a0>
   39de0:	ldr	r1, [sl]
   39de4:	mov	r2, #1
   39de8:	ldr	r0, [pc, #40]	; 39e18 <npth_sleep@plt+0x24728>
   39dec:	bl	39120 <npth_sleep@plt+0x23a30>
   39df0:	mov	r0, r4
   39df4:	bl	39bf4 <npth_sleep@plt+0x24504>
   39df8:	mov	r6, r0
   39dfc:	b	39cb0 <npth_sleep@plt+0x245c0>
   39e00:	mov	r0, #1
   39e04:	b	39c54 <npth_sleep@plt+0x24564>
   39e08:	bl	14a60 <__stack_chk_fail@plt>
   39e0c:	andeq	sp, r6, ip, lsl r7
   39e10:	andeq	ip, r6, r8, lsr r8
   39e14:	andeq	sp, r6, r0, asr r5
   39e18:	ldrdeq	r8, [r5], -ip
   39e1c:	andeq	r9, r5, r4, lsr r0
   39e20:	ldr	r3, [pc, #4]	; 39e2c <npth_sleep@plt+0x2473c>
   39e24:	ldr	r3, [r3, #16]
   39e28:	b	39224 <npth_sleep@plt+0x23b34>
   39e2c:	andeq	sp, r6, ip, lsl r7
   39e30:	b	14db4 <iconv_open@plt>
   39e34:	b	14748 <iconv@plt>
   39e38:	b	14730 <iconv_close@plt>
   39e3c:	push	{r4, r5, r6, lr}
   39e40:	mov	r5, r1
   39e44:	ldr	r1, [r0, #8]
   39e48:	mov	r4, r0
   39e4c:	ands	r3, r1, #32768	; 0x8000
   39e50:	bne	39e98 <npth_sleep@plt+0x247a8>
   39e54:	ldr	r2, [r0]
   39e58:	orr	r1, r1, #32768	; 0x8000
   39e5c:	str	r1, [r0, #8]
   39e60:	str	r3, [r0, #28]
   39e64:	str	r3, [r0, #32]
   39e68:	str	r3, [r0, #36]	; 0x24
   39e6c:	str	r3, [r0, #12]
   39e70:	ldr	r2, [r2]
   39e74:	str	r3, [r0, #40]	; 0x28
   39e78:	cmp	r2, #0
   39e7c:	str	r3, [r0, #44]	; 0x2c
   39e80:	str	r3, [r0, #48]	; 0x30
   39e84:	str	r3, [r0, #52]	; 0x34
   39e88:	blt	39ff0 <npth_sleep@plt+0x24900>
   39e8c:	mov	r3, #0
   39e90:	str	r3, [r4, #24]
   39e94:	pop	{r4, r5, r6, pc}
   39e98:	ldr	r3, [r0, #12]
   39e9c:	cmp	r3, #0
   39ea0:	beq	39e8c <npth_sleep@plt+0x2479c>
   39ea4:	cmp	r5, #0
   39ea8:	ldr	r3, [r0, #16]
   39eac:	beq	39f34 <npth_sleep@plt+0x24844>
   39eb0:	cmn	r3, #6
   39eb4:	mov	r6, r2
   39eb8:	mov	r2, #5
   39ebc:	beq	39f98 <npth_sleep@plt+0x248a8>
   39ec0:	cmn	r3, #5
   39ec4:	beq	39fac <npth_sleep@plt+0x248bc>
   39ec8:	cmn	r3, #4
   39ecc:	beq	39fc0 <npth_sleep@plt+0x248d0>
   39ed0:	cmn	r3, #3
   39ed4:	beq	39ff8 <npth_sleep@plt+0x24908>
   39ed8:	cmn	r3, #12
   39edc:	beq	3a028 <npth_sleep@plt+0x24938>
   39ee0:	cmn	r3, #7
   39ee4:	beq	3a058 <npth_sleep@plt+0x24968>
   39ee8:	cmn	r3, #10
   39eec:	beq	3a088 <npth_sleep@plt+0x24998>
   39ef0:	cmn	r3, #11
   39ef4:	mov	r0, #0
   39ef8:	ldreq	r1, [pc, #496]	; 3a0f0 <npth_sleep@plt+0x24a00>
   39efc:	ldrne	r1, [pc, #496]	; 3a0f4 <npth_sleep@plt+0x24a04>
   39f00:	bl	14a3c <dcgettext@plt>
   39f04:	mov	r3, r0
   39f08:	ldr	r2, [r6]
   39f0c:	mov	r1, r5
   39f10:	ldr	r0, [pc, #480]	; 3a0f8 <npth_sleep@plt+0x24a08>
   39f14:	bl	3d484 <npth_sleep@plt+0x27d94>
   39f18:	ldr	r3, [r4, #12]
   39f1c:	cmp	r3, #1
   39f20:	moveq	r3, #0
   39f24:	streq	r3, [r4, #12]
   39f28:	beq	39e8c <npth_sleep@plt+0x2479c>
   39f2c:	mov	r0, #2
   39f30:	bl	14ed4 <exit@plt>
   39f34:	ldr	r6, [r0, #40]	; 0x28
   39f38:	ldr	r2, [pc, #444]	; 3a0fc <npth_sleep@plt+0x24a0c>
   39f3c:	cmp	r6, #0
   39f40:	moveq	r6, r2
   39f44:	cmn	r3, #3
   39f48:	beq	3a00c <npth_sleep@plt+0x2491c>
   39f4c:	cmn	r3, #12
   39f50:	beq	3a03c <npth_sleep@plt+0x2494c>
   39f54:	cmn	r3, #6
   39f58:	beq	3a06c <npth_sleep@plt+0x2497c>
   39f5c:	cmn	r3, #7
   39f60:	beq	3a09c <npth_sleep@plt+0x249ac>
   39f64:	cmn	r3, #8
   39f68:	beq	39fd4 <npth_sleep@plt+0x248e4>
   39f6c:	cmn	r3, #9
   39f70:	beq	3a0d4 <npth_sleep@plt+0x249e4>
   39f74:	cmn	r3, #11
   39f78:	mov	r2, #5
   39f7c:	beq	3a0b8 <npth_sleep@plt+0x249c8>
   39f80:	ldr	r1, [pc, #376]	; 3a100 <npth_sleep@plt+0x24a10>
   39f84:	mov	r0, #0
   39f88:	bl	14a3c <dcgettext@plt>
   39f8c:	mov	r1, r6
   39f90:	bl	3d484 <npth_sleep@plt+0x27d94>
   39f94:	b	39f18 <npth_sleep@plt+0x24828>
   39f98:	ldr	r1, [pc, #356]	; 3a104 <npth_sleep@plt+0x24a14>
   39f9c:	mov	r0, #0
   39fa0:	bl	14a3c <dcgettext@plt>
   39fa4:	mov	r3, r0
   39fa8:	b	39f08 <npth_sleep@plt+0x24818>
   39fac:	ldr	r1, [pc, #340]	; 3a108 <npth_sleep@plt+0x24a18>
   39fb0:	mov	r0, #0
   39fb4:	bl	14a3c <dcgettext@plt>
   39fb8:	mov	r3, r0
   39fbc:	b	39f08 <npth_sleep@plt+0x24818>
   39fc0:	ldr	r1, [pc, #324]	; 3a10c <npth_sleep@plt+0x24a1c>
   39fc4:	mov	r0, #0
   39fc8:	bl	14a3c <dcgettext@plt>
   39fcc:	mov	r3, r0
   39fd0:	b	39f08 <npth_sleep@plt+0x24818>
   39fd4:	mov	r0, r5
   39fd8:	mov	r2, #5
   39fdc:	ldr	r1, [pc, #300]	; 3a110 <npth_sleep@plt+0x24a20>
   39fe0:	bl	14a3c <dcgettext@plt>
   39fe4:	mov	r1, r6
   39fe8:	bl	3d484 <npth_sleep@plt+0x27d94>
   39fec:	b	39f18 <npth_sleep@plt+0x24828>
   39ff0:	ldr	r0, [pc, #284]	; 3a114 <npth_sleep@plt+0x24a24>
   39ff4:	bl	3d58c <npth_sleep@plt+0x27e9c>
   39ff8:	ldr	r1, [pc, #280]	; 3a118 <npth_sleep@plt+0x24a28>
   39ffc:	mov	r0, #0
   3a000:	bl	14a3c <dcgettext@plt>
   3a004:	mov	r3, r0
   3a008:	b	39f08 <npth_sleep@plt+0x24818>
   3a00c:	mov	r0, r5
   3a010:	mov	r2, #5
   3a014:	ldr	r1, [pc, #256]	; 3a11c <npth_sleep@plt+0x24a2c>
   3a018:	bl	14a3c <dcgettext@plt>
   3a01c:	mov	r1, r6
   3a020:	bl	3d484 <npth_sleep@plt+0x27d94>
   3a024:	b	39f18 <npth_sleep@plt+0x24828>
   3a028:	ldr	r1, [pc, #240]	; 3a120 <npth_sleep@plt+0x24a30>
   3a02c:	mov	r0, #0
   3a030:	bl	14a3c <dcgettext@plt>
   3a034:	mov	r3, r0
   3a038:	b	39f08 <npth_sleep@plt+0x24818>
   3a03c:	mov	r0, r5
   3a040:	mov	r2, #5
   3a044:	ldr	r1, [pc, #216]	; 3a124 <npth_sleep@plt+0x24a34>
   3a048:	bl	14a3c <dcgettext@plt>
   3a04c:	mov	r1, r6
   3a050:	bl	3d484 <npth_sleep@plt+0x27d94>
   3a054:	b	39f18 <npth_sleep@plt+0x24828>
   3a058:	ldr	r1, [pc, #200]	; 3a128 <npth_sleep@plt+0x24a38>
   3a05c:	mov	r0, #0
   3a060:	bl	14a3c <dcgettext@plt>
   3a064:	mov	r3, r0
   3a068:	b	39f08 <npth_sleep@plt+0x24818>
   3a06c:	mov	r0, r5
   3a070:	mov	r2, #5
   3a074:	ldr	r1, [pc, #176]	; 3a12c <npth_sleep@plt+0x24a3c>
   3a078:	bl	14a3c <dcgettext@plt>
   3a07c:	mov	r1, r6
   3a080:	bl	3d484 <npth_sleep@plt+0x27d94>
   3a084:	b	39f18 <npth_sleep@plt+0x24828>
   3a088:	ldr	r1, [pc, #160]	; 3a130 <npth_sleep@plt+0x24a40>
   3a08c:	mov	r0, #0
   3a090:	bl	14a3c <dcgettext@plt>
   3a094:	mov	r3, r0
   3a098:	b	39f08 <npth_sleep@plt+0x24818>
   3a09c:	mov	r0, r5
   3a0a0:	mov	r2, #5
   3a0a4:	ldr	r1, [pc, #136]	; 3a134 <npth_sleep@plt+0x24a44>
   3a0a8:	bl	14a3c <dcgettext@plt>
   3a0ac:	mov	r1, r6
   3a0b0:	bl	3d484 <npth_sleep@plt+0x27d94>
   3a0b4:	b	39f18 <npth_sleep@plt+0x24828>
   3a0b8:	ldr	r1, [pc, #120]	; 3a138 <npth_sleep@plt+0x24a48>
   3a0bc:	mov	r0, #0
   3a0c0:	bl	14a3c <dcgettext@plt>
   3a0c4:	mov	r1, r0
   3a0c8:	ldr	r0, [pc, #108]	; 3a13c <npth_sleep@plt+0x24a4c>
   3a0cc:	bl	3d484 <npth_sleep@plt+0x27d94>
   3a0d0:	b	39f18 <npth_sleep@plt+0x24828>
   3a0d4:	mov	r0, r5
   3a0d8:	mov	r2, #5
   3a0dc:	ldr	r1, [pc, #92]	; 3a140 <npth_sleep@plt+0x24a50>
   3a0e0:	bl	14a3c <dcgettext@plt>
   3a0e4:	mov	r1, r6
   3a0e8:	bl	3d484 <npth_sleep@plt+0x27d94>
   3a0ec:	b	39f18 <npth_sleep@plt+0x24828>
   3a0f0:	andeq	r9, r5, r8, lsl #3
   3a0f4:	muleq	r5, r4, r1
   3a0f8:	andeq	r9, r5, r4, lsr #3
   3a0fc:	ldrdeq	r9, [r5], -r4
   3a100:	andeq	r9, r5, r8, lsl #5
   3a104:	strdeq	r9, [r5], -ip
   3a108:	andeq	r9, r5, r4, lsl r1
   3a10c:	andeq	r9, r5, r0, lsr #2
   3a110:	andeq	r9, r5, r8, asr #4
   3a114:	ldrdeq	r9, [r5], -ip
   3a118:	andeq	r9, r5, r4, lsr r1
   3a11c:			; <UNDEFINED> instruction: 0x000591b0
   3a120:	andeq	r9, r5, r8, asr #2
   3a124:	ldrdeq	r9, [r5], -r8
   3a128:	andeq	r9, r5, ip, asr r1
   3a12c:	andeq	r9, r5, r0, lsl #4
   3a130:	andeq	r9, r5, ip, ror #2
   3a134:	andeq	r9, r5, ip, lsr #4
   3a138:	strdeq	r0, [r5], -r8
   3a13c:			; <UNDEFINED> instruction: 0x00055ebc
   3a140:	andeq	r9, r5, r8, ror #4
   3a144:	tst	r1, #16
   3a148:	and	r1, r1, #7
   3a14c:	push	{r4, r5, r6, r7, r8, lr}
   3a150:	movne	r7, #0
   3a154:	moveq	r7, #10
   3a158:	cmp	r1, #3
   3a15c:	mov	r6, r0
   3a160:	str	r1, [r0, #20]
   3a164:	mov	r5, r2
   3a168:	beq	3a188 <npth_sleep@plt+0x24a98>
   3a16c:	cmp	r1, #4
   3a170:	beq	3a1c8 <npth_sleep@plt+0x24ad8>
   3a174:	cmp	r1, #1
   3a178:	beq	3a188 <npth_sleep@plt+0x24a98>
   3a17c:	str	r2, [r6, #24]
   3a180:	mov	r0, #1
   3a184:	pop	{r4, r5, r6, r7, r8, pc}
   3a188:	bl	15084 <__errno_location@plt>
   3a18c:	mov	r1, #0
   3a190:	mov	r2, r7
   3a194:	mov	r4, r0
   3a198:	mov	r0, r5
   3a19c:	str	r1, [r4]
   3a1a0:	bl	14784 <strtol@plt>
   3a1a4:	sub	r3, r0, #-2147483647	; 0x80000001
   3a1a8:	cmn	r3, #3
   3a1ac:	bls	3a1bc <npth_sleep@plt+0x24acc>
   3a1b0:	ldr	r3, [r4]
   3a1b4:	cmp	r3, #34	; 0x22
   3a1b8:	beq	3a244 <npth_sleep@plt+0x24b54>
   3a1bc:	str	r0, [r6, #24]
   3a1c0:	mov	r0, #0
   3a1c4:	pop	{r4, r5, r6, r7, r8, pc}
   3a1c8:	ldrb	r4, [r2]
   3a1cc:	tst	r4, #128	; 0x80
   3a1d0:	bne	3a1fc <npth_sleep@plt+0x24b0c>
   3a1d4:	bl	14ea4 <__ctype_b_loc@plt>
   3a1d8:	ldr	r2, [r0]
   3a1dc:	b	3a1ec <npth_sleep@plt+0x24afc>
   3a1e0:	ldrb	r4, [r5, #1]!
   3a1e4:	tst	r4, #128	; 0x80
   3a1e8:	bne	3a1fc <npth_sleep@plt+0x24b0c>
   3a1ec:	lsl	r3, r4, #1
   3a1f0:	ldrh	r3, [r2, r3]
   3a1f4:	tst	r3, #8192	; 0x2000
   3a1f8:	bne	3a1e0 <npth_sleep@plt+0x24af0>
   3a1fc:	cmp	r4, #45	; 0x2d
   3a200:	beq	3a254 <npth_sleep@plt+0x24b64>
   3a204:	bl	15084 <__errno_location@plt>
   3a208:	mov	r4, #0
   3a20c:	mov	r2, r7
   3a210:	mov	r1, r4
   3a214:	mov	r8, r0
   3a218:	mov	r0, r5
   3a21c:	str	r4, [r8]
   3a220:	bl	14f40 <strtoul@plt>
   3a224:	cmn	r0, #1
   3a228:	str	r0, [r6, #24]
   3a22c:	beq	3a238 <npth_sleep@plt+0x24b48>
   3a230:	mov	r0, r4
   3a234:	pop	{r4, r5, r6, r7, r8, pc}
   3a238:	ldr	r3, [r8]
   3a23c:	cmp	r3, #34	; 0x22
   3a240:	bne	3a230 <npth_sleep@plt+0x24b40>
   3a244:	mvn	r3, #11
   3a248:	str	r3, [r6, #16]
   3a24c:	mvn	r0, #0
   3a250:	pop	{r4, r5, r6, r7, r8, pc}
   3a254:	mov	r2, #0
   3a258:	mvn	r3, #11
   3a25c:	str	r2, [r6, #24]
   3a260:	str	r3, [r6, #16]
   3a264:	mvn	r0, #0
   3a268:	pop	{r4, r5, r6, r7, r8, pc}
   3a26c:	push	{r1, r2, r3}
   3a270:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a274:	sub	sp, sp, #8
   3a278:	ldr	r8, [pc, #188]	; 3a33c <npth_sleep@plt+0x24c4c>
   3a27c:	ldr	r4, [sp, #44]	; 0x2c
   3a280:	ldr	r3, [r8]
   3a284:	cmp	r4, #0
   3a288:	str	r3, [sp, #4]
   3a28c:	moveq	r5, r4
   3a290:	beq	3a314 <npth_sleep@plt+0x24c24>
   3a294:	cmp	r0, #0
   3a298:	add	r2, sp, #48	; 0x30
   3a29c:	mov	r9, r0
   3a2a0:	ldr	r6, [pc, #152]	; 3a340 <npth_sleep@plt+0x24c50>
   3a2a4:	ldr	fp, [pc, #152]	; 3a344 <npth_sleep@plt+0x24c54>
   3a2a8:	movne	r7, #2
   3a2ac:	moveq	r7, #1
   3a2b0:	mov	sl, r2
   3a2b4:	mov	r5, #0
   3a2b8:	str	r2, [sp]
   3a2bc:	b	3a2ec <npth_sleep@plt+0x24bfc>
   3a2c0:	mov	r1, r4
   3a2c4:	mov	r0, r7
   3a2c8:	blx	r2
   3a2cc:	mov	r0, r4
   3a2d0:	bl	14f58 <strlen@plt>
   3a2d4:	add	sl, sl, #4
   3a2d8:	ldr	r4, [sl, #-4]
   3a2dc:	str	sl, [sp]
   3a2e0:	cmp	r4, #0
   3a2e4:	add	r5, r5, r0
   3a2e8:	beq	3a314 <npth_sleep@plt+0x24c24>
   3a2ec:	ldr	r2, [r6]
   3a2f0:	cmp	r2, #0
   3a2f4:	bne	3a2c0 <npth_sleep@plt+0x24bd0>
   3a2f8:	cmp	r9, #0
   3a2fc:	mov	r0, r4
   3a300:	ldrne	r3, [pc, #64]	; 3a348 <npth_sleep@plt+0x24c58>
   3a304:	ldreq	r1, [fp]
   3a308:	ldrne	r1, [r3]
   3a30c:	bl	15618 <fputs@plt>
   3a310:	b	3a2cc <npth_sleep@plt+0x24bdc>
   3a314:	ldr	r2, [sp, #4]
   3a318:	ldr	r3, [r8]
   3a31c:	mov	r0, r5
   3a320:	cmp	r2, r3
   3a324:	bne	3a338 <npth_sleep@plt+0x24c48>
   3a328:	add	sp, sp, #8
   3a32c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a330:	add	sp, sp, #12
   3a334:	bx	lr
   3a338:	bl	14a60 <__stack_chk_fail@plt>
   3a33c:	andeq	ip, r6, r8, lsr r8
   3a340:	andeq	sp, r6, r8, lsr r7
   3a344:	andeq	sp, r6, ip, asr r5
   3a348:	andeq	sp, r6, r8, asr r5
   3a34c:	ldr	r3, [pc, #48]	; 3a384 <npth_sleep@plt+0x24c94>
   3a350:	ldr	r3, [r3]
   3a354:	cmp	r3, #0
   3a358:	beq	3a370 <npth_sleep@plt+0x24c80>
   3a35c:	cmp	r0, #0
   3a360:	movne	r0, #2
   3a364:	moveq	r0, #1
   3a368:	mov	r1, #0
   3a36c:	bx	r3
   3a370:	cmp	r0, #0
   3a374:	ldrne	r3, [pc, #12]	; 3a388 <npth_sleep@plt+0x24c98>
   3a378:	ldreq	r3, [pc, #12]	; 3a38c <npth_sleep@plt+0x24c9c>
   3a37c:	ldr	r0, [r3]
   3a380:	b	14820 <fflush@plt>
   3a384:	andeq	sp, r6, r8, lsr r7
   3a388:	andeq	sp, r6, r8, asr r5
   3a38c:	andeq	sp, r6, ip, asr r5
   3a390:	ldr	r3, [pc, #4]	; 3a39c <npth_sleep@plt+0x24cac>
   3a394:	str	r0, [r3]
   3a398:	bx	lr
   3a39c:	andeq	sp, r6, r8, lsr r7
   3a3a0:	ldr	r3, [pc, #244]	; 3a49c <npth_sleep@plt+0x24dac>
   3a3a4:	push	{r4, lr}
   3a3a8:	mov	r4, r0
   3a3ac:	ldr	r3, [r3, #4]
   3a3b0:	cmp	r3, #0
   3a3b4:	beq	3a3c4 <npth_sleep@plt+0x24cd4>
   3a3b8:	blx	r3
   3a3bc:	cmp	r0, #0
   3a3c0:	bne	3a454 <npth_sleep@plt+0x24d64>
   3a3c4:	sub	r0, r4, #10
   3a3c8:	cmp	r0, #31
   3a3cc:	ldrls	pc, [pc, r0, lsl #2]
   3a3d0:	b	3a494 <npth_sleep@plt+0x24da4>
   3a3d4:	andeq	sl, r3, r4, ror #8
   3a3d8:	andeq	sl, r3, ip, ror #8
   3a3dc:	muleq	r3, r4, r4
   3a3e0:	andeq	sl, r3, r4, ror r4
   3a3e4:	andeq	sl, r3, ip, ror r4
   3a3e8:	andeq	sl, r3, r4, lsl #9
   3a3ec:	andeq	sl, r3, ip, lsl #9
   3a3f0:	muleq	r3, r4, r4
   3a3f4:	muleq	r3, r4, r4
   3a3f8:	muleq	r3, r4, r4
   3a3fc:	muleq	r3, r4, r4
   3a400:	muleq	r3, r4, r4
   3a404:	muleq	r3, r4, r4
   3a408:	muleq	r3, r4, r4
   3a40c:	muleq	r3, r4, r4
   3a410:	muleq	r3, r4, r4
   3a414:	muleq	r3, r4, r4
   3a418:	muleq	r3, r4, r4
   3a41c:	muleq	r3, r4, r4
   3a420:	muleq	r3, r4, r4
   3a424:	muleq	r3, r4, r4
   3a428:	muleq	r3, r4, r4
   3a42c:	muleq	r3, r4, r4
   3a430:	muleq	r3, r4, r4
   3a434:	muleq	r3, r4, r4
   3a438:	muleq	r3, r4, r4
   3a43c:	muleq	r3, r4, r4
   3a440:	muleq	r3, r4, r4
   3a444:	muleq	r3, r4, r4
   3a448:	muleq	r3, r4, r4
   3a44c:	andeq	sl, r3, ip, asr r4
   3a450:	andeq	sl, r3, ip, asr r4
   3a454:	pop	{r4, lr}
   3a458:	b	4cc68 <npth_sleep@plt+0x37578>
   3a45c:	ldr	r0, [pc, #60]	; 3a4a0 <npth_sleep@plt+0x24db0>
   3a460:	pop	{r4, pc}
   3a464:	ldr	r0, [pc, #56]	; 3a4a4 <npth_sleep@plt+0x24db4>
   3a468:	pop	{r4, pc}
   3a46c:	ldr	r0, [pc, #52]	; 3a4a8 <npth_sleep@plt+0x24db8>
   3a470:	pop	{r4, pc}
   3a474:	ldr	r0, [pc, #48]	; 3a4ac <npth_sleep@plt+0x24dbc>
   3a478:	pop	{r4, pc}
   3a47c:	ldr	r0, [pc, #44]	; 3a4b0 <npth_sleep@plt+0x24dc0>
   3a480:	pop	{r4, pc}
   3a484:	ldr	r0, [pc, #40]	; 3a4b4 <npth_sleep@plt+0x24dc4>
   3a488:	pop	{r4, pc}
   3a48c:	ldr	r0, [pc, #36]	; 3a4b8 <npth_sleep@plt+0x24dc8>
   3a490:	pop	{r4, pc}
   3a494:	mov	r0, #0
   3a498:	pop	{r4, pc}
   3a49c:	andeq	sp, r6, r8, lsr r7
   3a4a0:	andeq	r5, r5, r8, asr r2
   3a4a4:	andeq	r9, r5, ip, lsr #11
   3a4a8:	andeq	r9, r5, r0, lsr #5
   3a4ac:	andeq	r9, r5, r8, lsr #11
   3a4b0:	andeq	r9, r5, r4, ror r5
   3a4b4:	strdeq	r9, [r5], -r8
   3a4b8:	andeq	r9, r5, r4, lsr #5
   3a4bc:	push	{r4, r5, lr}
   3a4c0:	mov	r0, #11
   3a4c4:	sub	sp, sp, #12
   3a4c8:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a4cc:	mov	r2, #0
   3a4d0:	mov	r1, r0
   3a4d4:	mov	r0, r2
   3a4d8:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a4dc:	mov	r0, #12
   3a4e0:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a4e4:	subs	r2, r0, #0
   3a4e8:	beq	3a500 <npth_sleep@plt+0x24e10>
   3a4ec:	mov	r0, #0
   3a4f0:	str	r0, [sp]
   3a4f4:	ldr	r3, [pc, #268]	; 3a608 <npth_sleep@plt+0x24f18>
   3a4f8:	ldr	r1, [pc, #268]	; 3a60c <npth_sleep@plt+0x24f1c>
   3a4fc:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a500:	mov	r0, #13
   3a504:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a508:	mov	ip, #0
   3a50c:	ldr	r3, [pc, #252]	; 3a610 <npth_sleep@plt+0x24f20>
   3a510:	str	ip, [sp]
   3a514:	ldr	r1, [pc, #248]	; 3a614 <npth_sleep@plt+0x24f24>
   3a518:	mov	r5, r3
   3a51c:	mov	r4, #20
   3a520:	mov	r2, r0
   3a524:	mov	r0, ip
   3a528:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a52c:	mov	r0, r4
   3a530:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a534:	mov	r3, #0
   3a538:	mov	r2, r5
   3a53c:	add	r4, r4, #1
   3a540:	subs	r1, r0, #0
   3a544:	mov	r0, r3
   3a548:	beq	3a550 <npth_sleep@plt+0x24e60>
   3a54c:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a550:	cmp	r4, #30
   3a554:	bne	3a52c <npth_sleep@plt+0x24e3c>
   3a558:	mov	r0, #14
   3a55c:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a560:	subs	r1, r0, #0
   3a564:	beq	3a578 <npth_sleep@plt+0x24e88>
   3a568:	mov	r3, #0
   3a56c:	mov	r0, r3
   3a570:	ldr	r2, [pc, #152]	; 3a610 <npth_sleep@plt+0x24f20>
   3a574:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a578:	mov	r0, #10
   3a57c:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a580:	subs	r1, r0, #0
   3a584:	beq	3a598 <npth_sleep@plt+0x24ea8>
   3a588:	mov	r3, #0
   3a58c:	mov	r0, r3
   3a590:	ldr	r2, [pc, #120]	; 3a610 <npth_sleep@plt+0x24f20>
   3a594:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a598:	mov	r0, #15
   3a59c:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a5a0:	subs	r1, r0, #0
   3a5a4:	beq	3a5b4 <npth_sleep@plt+0x24ec4>
   3a5a8:	mov	r2, #0
   3a5ac:	mov	r0, r2
   3a5b0:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a5b4:	mov	r0, #18
   3a5b8:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a5bc:	subs	r1, r0, #0
   3a5c0:	beq	3a5d0 <npth_sleep@plt+0x24ee0>
   3a5c4:	mov	r2, #0
   3a5c8:	mov	r0, r2
   3a5cc:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a5d0:	mov	r0, r4
   3a5d4:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a5d8:	mov	r2, #0
   3a5dc:	add	r4, r4, #1
   3a5e0:	subs	r1, r0, #0
   3a5e4:	mov	r0, r2
   3a5e8:	beq	3a5f0 <npth_sleep@plt+0x24f00>
   3a5ec:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a5f0:	cmp	r4, #40	; 0x28
   3a5f4:	bne	3a5d0 <npth_sleep@plt+0x24ee0>
   3a5f8:	mov	r0, #0
   3a5fc:	add	sp, sp, #12
   3a600:	pop	{r4, r5, lr}
   3a604:	b	3a34c <npth_sleep@plt+0x24c5c>
   3a608:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   3a60c:	andeq	r8, r5, r8, asr r0
   3a610:	andeq	sl, r5, r8, lsl #17
   3a614:	andeq	r9, r5, r4, lsr #14
   3a618:	ldr	r3, [pc, #1504]	; 3ac00 <npth_sleep@plt+0x25510>
   3a61c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a620:	sub	sp, sp, #28
   3a624:	ldr	r3, [r3]
   3a628:	mov	r7, r0
   3a62c:	str	r3, [sp, #20]
   3a630:	str	r1, [sp, #8]
   3a634:	bl	3a4bc <npth_sleep@plt+0x24dcc>
   3a638:	mov	r2, #0
   3a63c:	mov	r0, r2
   3a640:	ldr	r1, [pc, #1468]	; 3ac04 <npth_sleep@plt+0x25514>
   3a644:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a648:	mov	r0, #42	; 0x2a
   3a64c:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a650:	cmp	r0, #0
   3a654:	beq	3a664 <npth_sleep@plt+0x24f74>
   3a658:	ldrb	r3, [r0]
   3a65c:	cmp	r3, #49	; 0x31
   3a660:	beq	3ab18 <npth_sleep@plt+0x25428>
   3a664:	mov	r0, #41	; 0x29
   3a668:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a66c:	mov	r3, #0
   3a670:	ldr	r2, [pc, #1420]	; 3ac04 <npth_sleep@plt+0x25514>
   3a674:	mov	r1, r0
   3a678:	mov	r0, r3
   3a67c:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a680:	ldr	r3, [r7, #12]
   3a684:	cmp	r3, #0
   3a688:	beq	3a734 <npth_sleep@plt+0x25044>
   3a68c:	ldr	r2, [r7]
   3a690:	cmp	r2, #0
   3a694:	beq	3a70c <npth_sleep@plt+0x2501c>
   3a698:	mov	r4, r7
   3a69c:	mov	r6, #0
   3a6a0:	b	3a6e8 <npth_sleep@plt+0x24ff8>
   3a6a4:	ldrb	r8, [r3]
   3a6a8:	cmp	r8, #64	; 0x40
   3a6ac:	beq	3a6dc <npth_sleep@plt+0x24fec>
   3a6b0:	bl	14f58 <strlen@plt>
   3a6b4:	cmp	r8, #124	; 0x7c
   3a6b8:	mov	r5, r0
   3a6bc:	beq	3aa30 <npth_sleep@plt+0x25340>
   3a6c0:	cmp	r5, #34	; 0x22
   3a6c4:	movle	r3, #1
   3a6c8:	movgt	r3, #0
   3a6cc:	cmp	r5, r6
   3a6d0:	movle	r3, #0
   3a6d4:	cmp	r3, #0
   3a6d8:	movne	r6, r5
   3a6dc:	ldr	r3, [r4, #16]!
   3a6e0:	cmp	r3, #0
   3a6e4:	beq	3a774 <npth_sleep@plt+0x25084>
   3a6e8:	ldr	r0, [r4, #4]
   3a6ec:	cmp	r0, #0
   3a6f0:	beq	3a6dc <npth_sleep@plt+0x24fec>
   3a6f4:	ldr	r3, [r4, #12]
   3a6f8:	cmp	r3, #0
   3a6fc:	bne	3a6a4 <npth_sleep@plt+0x24fb4>
   3a700:	bl	14f58 <strlen@plt>
   3a704:	mov	r5, r0
   3a708:	b	3a6c0 <npth_sleep@plt+0x24fd0>
   3a70c:	ldrb	r3, [r3]
   3a710:	cmp	r3, #64	; 0x40
   3a714:	bne	3aa14 <npth_sleep@plt+0x25324>
   3a718:	ldr	r3, [sp, #8]
   3a71c:	tst	r3, #32
   3a720:	beq	3a734 <npth_sleep@plt+0x25044>
   3a724:	mov	r2, #0
   3a728:	mov	r0, r2
   3a72c:	ldr	r1, [pc, #1236]	; 3ac08 <npth_sleep@plt+0x25518>
   3a730:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a734:	mov	r0, #19
   3a738:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3a73c:	subs	r4, r0, #0
   3a740:	beq	3a764 <npth_sleep@plt+0x25074>
   3a744:	mov	r2, #0
   3a748:	mov	r0, r2
   3a74c:	ldr	r1, [pc, #1200]	; 3ac04 <npth_sleep@plt+0x25514>
   3a750:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a754:	mov	r2, #0
   3a758:	mov	r1, r4
   3a75c:	mov	r0, r2
   3a760:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a764:	mov	r0, #0
   3a768:	bl	3a34c <npth_sleep@plt+0x24c5c>
   3a76c:	mov	r0, #0
   3a770:	bl	14ed4 <exit@plt>
   3a774:	ldr	r3, [r7, #12]
   3a778:	add	r6, r6, #10
   3a77c:	ldrb	r3, [r3]
   3a780:	cmp	r3, #64	; 0x40
   3a784:	bne	3aa18 <npth_sleep@plt+0x25328>
   3a788:	ldr	r3, [r7]
   3a78c:	cmp	r3, #0
   3a790:	beq	3a718 <npth_sleep@plt+0x25028>
   3a794:	ldr	fp, [pc, #1136]	; 3ac0c <npth_sleep@plt+0x2551c>
   3a798:	ldr	sl, [pc, #1136]	; 3ac10 <npth_sleep@plt+0x25520>
   3a79c:	add	r7, r7, #16
   3a7a0:	mov	r2, #5
   3a7a4:	ldr	r1, [r7, #-4]
   3a7a8:	mov	r0, #0
   3a7ac:	bl	14a3c <dcgettext@plt>
   3a7b0:	bl	4cc68 <npth_sleep@plt+0x37578>
   3a7b4:	subs	r5, r0, #0
   3a7b8:	beq	3a7c8 <npth_sleep@plt+0x250d8>
   3a7bc:	ldrb	r3, [r5]
   3a7c0:	cmp	r3, #64	; 0x40
   3a7c4:	beq	3a984 <npth_sleep@plt+0x25294>
   3a7c8:	ldr	r1, [r7, #-16]
   3a7cc:	cmp	r1, #255	; 0xff
   3a7d0:	bgt	3a8b4 <npth_sleep@plt+0x251c4>
   3a7d4:	mov	ip, #0
   3a7d8:	add	r9, sp, #16
   3a7dc:	mov	r3, ip
   3a7e0:	strb	r1, [sp, #16]
   3a7e4:	mov	r0, ip
   3a7e8:	mov	r2, r9
   3a7ec:	ldr	r1, [pc, #1056]	; 3ac14 <npth_sleep@plt+0x25524>
   3a7f0:	strb	ip, [sp, #17]
   3a7f4:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a7f8:	ldr	r3, [r7, #-12]
   3a7fc:	cmp	r3, #0
   3a800:	movne	r4, #3
   3a804:	beq	3a9f8 <npth_sleep@plt+0x25308>
   3a808:	ldr	r2, [r7, #-16]
   3a80c:	mov	r8, #0
   3a810:	cmp	r2, #256	; 0x100
   3a814:	movlt	ip, #44	; 0x2c
   3a818:	movge	ip, #32
   3a81c:	str	r8, [sp]
   3a820:	mov	r0, r8
   3a824:	mov	r2, fp
   3a828:	mov	r1, r9
   3a82c:	strb	ip, [sp, #16]
   3a830:	strb	r8, [sp, #17]
   3a834:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a838:	cmp	r5, r8
   3a83c:	add	r4, r4, r0
   3a840:	beq	3a850 <npth_sleep@plt+0x25160>
   3a844:	ldrb	r3, [r5]
   3a848:	cmp	r3, #124	; 0x7c
   3a84c:	beq	3aa80 <npth_sleep@plt+0x25390>
   3a850:	mov	r2, #0
   3a854:	mov	r0, r2
   3a858:	mov	r1, sl
   3a85c:	add	r4, r4, #3
   3a860:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a864:	cmp	r6, r4
   3a868:	ble	3a88c <npth_sleep@plt+0x2519c>
   3a86c:	ldr	r8, [pc, #932]	; 3ac18 <npth_sleep@plt+0x25528>
   3a870:	mov	r2, #0
   3a874:	add	r4, r4, #1
   3a878:	mov	r0, r2
   3a87c:	mov	r1, r8
   3a880:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a884:	cmp	r6, r4
   3a888:	bne	3a870 <npth_sleep@plt+0x25180>
   3a88c:	cmp	r5, #0
   3a890:	bne	3a8dc <npth_sleep@plt+0x251ec>
   3a894:	mov	r2, #0
   3a898:	mov	r0, r2
   3a89c:	ldr	r1, [pc, #864]	; 3ac04 <npth_sleep@plt+0x25514>
   3a8a0:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a8a4:	ldr	r3, [r7], #16
   3a8a8:	cmp	r3, #0
   3a8ac:	bne	3a7a0 <npth_sleep@plt+0x250b0>
   3a8b0:	b	3a718 <npth_sleep@plt+0x25028>
   3a8b4:	mov	r2, #0
   3a8b8:	mov	r0, r2
   3a8bc:	mov	r1, sl
   3a8c0:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a8c4:	ldr	r3, [r7, #-12]
   3a8c8:	mov	r4, #3
   3a8cc:	cmp	r3, #0
   3a8d0:	addne	r9, sp, #16
   3a8d4:	bne	3a808 <npth_sleep@plt+0x25118>
   3a8d8:	b	3a86c <npth_sleep@plt+0x2517c>
   3a8dc:	ldrb	r3, [r5]
   3a8e0:	cmp	r3, #0
   3a8e4:	cmpne	r6, r4
   3a8e8:	blt	3ab54 <npth_sleep@plt+0x25464>
   3a8ec:	cmp	r3, #0
   3a8f0:	beq	3a894 <npth_sleep@plt+0x251a4>
   3a8f4:	cmp	r3, #10
   3a8f8:	mov	r8, #0
   3a8fc:	ldr	r4, [pc, #788]	; 3ac18 <npth_sleep@plt+0x25528>
   3a900:	bne	3a958 <npth_sleep@plt+0x25268>
   3a904:	ldrb	r3, [r5, #1]
   3a908:	cmp	r3, #0
   3a90c:	beq	3a894 <npth_sleep@plt+0x251a4>
   3a910:	mov	r2, #0
   3a914:	mov	r0, r2
   3a918:	ldr	r1, [pc, #740]	; 3ac04 <npth_sleep@plt+0x25514>
   3a91c:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a920:	mov	r9, #0
   3a924:	mov	r2, #0
   3a928:	add	r9, r9, #1
   3a92c:	mov	r0, r2
   3a930:	mov	r1, r4
   3a934:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a938:	cmp	r6, r9
   3a93c:	bne	3a924 <npth_sleep@plt+0x25234>
   3a940:	ldrb	r3, [r5, #1]
   3a944:	add	r5, r5, #1
   3a948:	cmp	r3, #0
   3a94c:	beq	3a894 <npth_sleep@plt+0x251a4>
   3a950:	cmp	r3, #10
   3a954:	beq	3a904 <npth_sleep@plt+0x25214>
   3a958:	mov	r2, #0
   3a95c:	mov	r0, r2
   3a960:	add	r1, sp, #16
   3a964:	strb	r3, [sp, #16]
   3a968:	strb	r8, [sp, #17]
   3a96c:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a970:	ldrb	r3, [r5, #1]
   3a974:	add	r5, r5, #1
   3a978:	cmp	r3, #0
   3a97c:	bne	3a950 <npth_sleep@plt+0x25260>
   3a980:	b	3a894 <npth_sleep@plt+0x251a4>
   3a984:	ldrb	r3, [r5, #1]
   3a988:	cmp	r3, #0
   3a98c:	beq	3a8a4 <npth_sleep@plt+0x251b4>
   3a990:	cmp	r3, #10
   3a994:	add	r5, r5, #1
   3a998:	mov	r4, #0
   3a99c:	ldr	r8, [pc, #608]	; 3ac04 <npth_sleep@plt+0x25514>
   3a9a0:	bne	3a9d8 <npth_sleep@plt+0x252e8>
   3a9a4:	ldrb	r3, [r5, #1]
   3a9a8:	cmp	r3, #0
   3a9ac:	beq	3a894 <npth_sleep@plt+0x251a4>
   3a9b0:	mov	r2, #0
   3a9b4:	mov	r0, r2
   3a9b8:	mov	r1, r8
   3a9bc:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a9c0:	ldrb	r3, [r5, #1]
   3a9c4:	cmp	r3, #0
   3a9c8:	add	r5, r5, #1
   3a9cc:	beq	3a894 <npth_sleep@plt+0x251a4>
   3a9d0:	cmp	r3, #10
   3a9d4:	beq	3a9a4 <npth_sleep@plt+0x252b4>
   3a9d8:	mov	r2, #0
   3a9dc:	mov	r0, r2
   3a9e0:	add	r1, sp, #16
   3a9e4:	strb	r3, [sp, #16]
   3a9e8:	strb	r4, [sp, #17]
   3a9ec:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3a9f0:	ldrb	r3, [r5, #1]
   3a9f4:	b	3a9c4 <npth_sleep@plt+0x252d4>
   3a9f8:	cmp	r5, #0
   3a9fc:	beq	3aa0c <npth_sleep@plt+0x2531c>
   3aa00:	ldrb	r2, [r5]
   3aa04:	cmp	r2, #124	; 0x7c
   3aa08:	beq	3ab90 <npth_sleep@plt+0x254a0>
   3aa0c:	mov	r4, #3
   3aa10:	b	3a86c <npth_sleep@plt+0x2517c>
   3aa14:	mov	r6, #10
   3aa18:	mov	r3, #0
   3aa1c:	mov	r0, r3
   3aa20:	ldr	r2, [pc, #476]	; 3ac04 <npth_sleep@plt+0x25514>
   3aa24:	ldr	r1, [pc, #496]	; 3ac1c <npth_sleep@plt+0x2552c>
   3aa28:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3aa2c:	b	3a788 <npth_sleep@plt+0x25098>
   3aa30:	bl	39be4 <npth_sleep@plt+0x244f4>
   3aa34:	ldr	r3, [r4, #12]
   3aa38:	add	r2, r3, #1
   3aa3c:	ldrb	r3, [r3, #1]
   3aa40:	cmp	r3, #61	; 0x3d
   3aa44:	beq	3aa58 <npth_sleep@plt+0x25368>
   3aa48:	cmp	r3, #124	; 0x7c
   3aa4c:	cmpne	r3, #0
   3aa50:	add	r5, r5, #1
   3aa54:	beq	3a6c0 <npth_sleep@plt+0x24fd0>
   3aa58:	cmp	r0, #0
   3aa5c:	beq	3aa6c <npth_sleep@plt+0x2537c>
   3aa60:	and	r3, r3, #192	; 0xc0
   3aa64:	cmp	r3, #128	; 0x80
   3aa68:	addne	r5, r5, #1
   3aa6c:	ldrb	r3, [r2, #1]!
   3aa70:	cmp	r3, #0
   3aa74:	cmpne	r3, #124	; 0x7c
   3aa78:	bne	3aa58 <npth_sleep@plt+0x25368>
   3aa7c:	b	3a6c0 <npth_sleep@plt+0x24fd0>
   3aa80:	ldrb	ip, [r5, #1]
   3aa84:	add	r3, r5, #1
   3aa88:	str	r3, [sp, #12]
   3aa8c:	cmp	ip, #61	; 0x3d
   3aa90:	bne	3aae8 <npth_sleep@plt+0x253f8>
   3aa94:	mvn	r8, r5
   3aa98:	add	r8, r8, r4
   3aa9c:	add	r4, r5, #2
   3aaa0:	mov	r5, #0
   3aaa4:	mov	r2, #0
   3aaa8:	mov	r0, r2
   3aaac:	mov	r1, r9
   3aab0:	strb	ip, [sp, #16]
   3aab4:	strb	r5, [sp, #17]
   3aab8:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3aabc:	mov	r3, r4
   3aac0:	add	r2, r8, r4
   3aac4:	ldrb	ip, [r4], #1
   3aac8:	cmp	ip, #0
   3aacc:	cmpne	ip, #124	; 0x7c
   3aad0:	bne	3aaa4 <npth_sleep@plt+0x253b4>
   3aad4:	mov	r4, r2
   3aad8:	mov	r5, r3
   3aadc:	cmp	ip, #0
   3aae0:	addne	r5, r5, #1
   3aae4:	b	3a850 <npth_sleep@plt+0x25160>
   3aae8:	mov	r2, r8
   3aaec:	mov	r0, r8
   3aaf0:	ldr	r1, [pc, #288]	; 3ac18 <npth_sleep@plt+0x25528>
   3aaf4:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3aaf8:	ldrb	ip, [r5, #1]
   3aafc:	ldr	r3, [sp, #12]
   3ab00:	add	r4, r4, #1
   3ab04:	cmp	ip, #124	; 0x7c
   3ab08:	cmpne	ip, r8
   3ab0c:	moveq	r5, r3
   3ab10:	bne	3aa94 <npth_sleep@plt+0x253a4>
   3ab14:	b	3aadc <npth_sleep@plt+0x253ec>
   3ab18:	mov	r0, #40	; 0x28
   3ab1c:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3ab20:	mov	r2, #0
   3ab24:	mov	r4, r0
   3ab28:	mov	r1, r0
   3ab2c:	mov	r0, #1
   3ab30:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3ab34:	ldrb	r3, [r4]
   3ab38:	cmp	r3, #0
   3ab3c:	beq	3a664 <npth_sleep@plt+0x24f74>
   3ab40:	mov	r2, #0
   3ab44:	ldr	r1, [pc, #184]	; 3ac04 <npth_sleep@plt+0x25514>
   3ab48:	mov	r0, #1
   3ab4c:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3ab50:	b	3a664 <npth_sleep@plt+0x24f74>
   3ab54:	mov	r2, #0
   3ab58:	mov	r0, r2
   3ab5c:	ldr	r1, [pc, #160]	; 3ac04 <npth_sleep@plt+0x25514>
   3ab60:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3ab64:	ldr	r8, [pc, #172]	; 3ac18 <npth_sleep@plt+0x25528>
   3ab68:	mov	r4, #0
   3ab6c:	mov	r2, #0
   3ab70:	add	r4, r4, #1
   3ab74:	mov	r0, r2
   3ab78:	mov	r1, r8
   3ab7c:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3ab80:	cmp	r6, r4
   3ab84:	bne	3ab6c <npth_sleep@plt+0x2547c>
   3ab88:	ldrb	r3, [r5]
   3ab8c:	b	3a8ec <npth_sleep@plt+0x251fc>
   3ab90:	mov	r2, r3
   3ab94:	ldr	r1, [pc, #124]	; 3ac18 <npth_sleep@plt+0x25528>
   3ab98:	mov	r0, r3
   3ab9c:	str	r3, [sp, #12]
   3aba0:	add	r8, r5, #1
   3aba4:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3aba8:	rsb	r5, r5, #3
   3abac:	b	3abcc <npth_sleep@plt+0x254dc>
   3abb0:	mov	r2, #0
   3abb4:	ldr	r3, [sp, #12]
   3abb8:	mov	r0, r2
   3abbc:	mov	r1, r9
   3abc0:	strb	ip, [sp, #16]
   3abc4:	strb	r3, [sp, #17]
   3abc8:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3abcc:	add	r4, r5, r8
   3abd0:	mov	r2, r8
   3abd4:	ldrb	ip, [r8], #1
   3abd8:	cmp	ip, #0
   3abdc:	cmpne	ip, #124	; 0x7c
   3abe0:	bne	3abb0 <npth_sleep@plt+0x254c0>
   3abe4:	cmp	ip, #0
   3abe8:	movne	r5, r8
   3abec:	moveq	r5, r2
   3abf0:	ldr	r3, [r7, #-12]
   3abf4:	cmp	r3, #0
   3abf8:	bne	3a808 <npth_sleep@plt+0x25118>
   3abfc:	b	3a864 <npth_sleep@plt+0x25174>
   3ac00:	andeq	ip, r6, r8, lsr r8
   3ac04:	andeq	sl, r5, r8, lsl #17
   3ac08:	andeq	r9, r5, r4, lsl r6
   3ac0c:	andeq	r9, r5, r0, lsl r6
   3ac10:	andeq	r9, r5, ip, lsl #12
   3ac14:	andeq	r9, r5, r8, lsl #12
   3ac18:	andeq	r9, r5, r4, lsr #14
   3ac1c:	strdeq	r9, [r5], -ip
   3ac20:	ldr	ip, [pc, #2540]	; 3b614 <npth_sleep@plt+0x25f24>
   3ac24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ac28:	sub	sp, sp, #108	; 0x6c
   3ac2c:	mov	r6, r1
   3ac30:	str	r1, [sp, #16]
   3ac34:	mov	r4, r0
   3ac38:	ldm	ip, {r0, r1, r2, r3}
   3ac3c:	add	r5, ip, #16
   3ac40:	add	lr, sp, #40	; 0x28
   3ac44:	stm	lr, {r0, r1, r2, r3}
   3ac48:	add	lr, ip, #32
   3ac4c:	ldm	r5, {r0, r1, r2, r3}
   3ac50:	add	r5, sp, #56	; 0x38
   3ac54:	add	ip, ip, #48	; 0x30
   3ac58:	stm	r5, {r0, r1, r2, r3}
   3ac5c:	ldm	lr, {r0, r1, r2, r3}
   3ac60:	add	lr, sp, #72	; 0x48
   3ac64:	stm	lr, {r0, r1, r2, r3}
   3ac68:	ldm	ip, {r0, r1, r2, r3}
   3ac6c:	add	ip, sp, #88	; 0x58
   3ac70:	stm	ip, {r0, r1, r2, r3}
   3ac74:	ldr	r7, [r6]
   3ac78:	cmp	r7, #0
   3ac7c:	beq	3af88 <npth_sleep@plt+0x25898>
   3ac80:	mov	r7, #0
   3ac84:	mov	r5, r6
   3ac88:	str	r7, [sp, #20]
   3ac8c:	str	r7, [sp, #12]
   3ac90:	mov	r9, r7
   3ac94:	mov	r6, r7
   3ac98:	ldr	r8, [pc, #2424]	; 3b618 <npth_sleep@plt+0x25f28>
   3ac9c:	ldr	sl, [pc, #2424]	; 3b61c <npth_sleep@plt+0x25f2c>
   3aca0:	b	3aca8 <npth_sleep@plt+0x255b8>
   3aca4:	mov	r6, ip
   3aca8:	ldr	fp, [r5, #4]
   3acac:	cmp	fp, #0
   3acb0:	beq	3ad18 <npth_sleep@plt+0x25628>
   3acb4:	mov	r1, r8
   3acb8:	mov	r0, fp
   3acbc:	bl	14760 <strcmp@plt>
   3acc0:	cmp	r0, #0
   3acc4:	moveq	r9, #1
   3acc8:	beq	3ad18 <npth_sleep@plt+0x25628>
   3accc:	mov	r1, sl
   3acd0:	mov	r0, fp
   3acd4:	bl	14760 <strcmp@plt>
   3acd8:	cmp	r0, #0
   3acdc:	moveq	r3, #1
   3ace0:	streq	r3, [sp, #12]
   3ace4:	beq	3ad18 <npth_sleep@plt+0x25628>
   3ace8:	ldr	r1, [pc, #2352]	; 3b620 <npth_sleep@plt+0x25f30>
   3acec:	mov	r0, fp
   3acf0:	bl	14760 <strcmp@plt>
   3acf4:	cmp	r0, #0
   3acf8:	moveq	r3, #1
   3acfc:	streq	r3, [sp, #20]
   3ad00:	beq	3ad18 <npth_sleep@plt+0x25628>
   3ad04:	mov	r0, fp
   3ad08:	ldr	r1, [pc, #2324]	; 3b624 <npth_sleep@plt+0x25f34>
   3ad0c:	bl	14760 <strcmp@plt>
   3ad10:	cmp	r0, #0
   3ad14:	moveq	r7, #1
   3ad18:	ldr	r3, [r5, #16]!
   3ad1c:	add	ip, r6, #1
   3ad20:	cmp	r3, #0
   3ad24:	bne	3aca4 <npth_sleep@plt+0x255b4>
   3ad28:	cmp	r9, #0
   3ad2c:	addeq	ip, r6, #2
   3ad30:	beq	3af98 <npth_sleep@plt+0x258a8>
   3ad34:	ldr	r3, [sp, #12]
   3ad38:	cmp	r3, #0
   3ad3c:	bne	3ad58 <npth_sleep@plt+0x25668>
   3ad40:	add	r3, sp, #56	; 0x38
   3ad44:	ldr	lr, [sp, #16]
   3ad48:	ldm	r3, {r0, r1, r2, r3}
   3ad4c:	add	lr, lr, ip, lsl #4
   3ad50:	add	ip, ip, #1
   3ad54:	stm	lr, {r0, r1, r2, r3}
   3ad58:	ldr	r3, [sp, #20]
   3ad5c:	cmp	r3, #0
   3ad60:	bne	3ad7c <npth_sleep@plt+0x2568c>
   3ad64:	add	r3, sp, #72	; 0x48
   3ad68:	ldr	lr, [sp, #16]
   3ad6c:	ldm	r3, {r0, r1, r2, r3}
   3ad70:	add	lr, lr, ip, lsl #4
   3ad74:	add	ip, ip, #1
   3ad78:	stm	lr, {r0, r1, r2, r3}
   3ad7c:	cmp	r7, #0
   3ad80:	addeq	r3, sp, #88	; 0x58
   3ad84:	ldreq	lr, [sp, #16]
   3ad88:	ldmeq	r3, {r0, r1, r2, r3}
   3ad8c:	addeq	ip, lr, ip, lsl #4
   3ad90:	stmeq	ip, {r0, r1, r2, r3}
   3ad94:	mov	r2, #0
   3ad98:	mov	r1, r2
   3ad9c:	mov	r0, r4
   3ada0:	bl	39e3c <npth_sleep@plt+0x2474c>
   3ada4:	ldr	fp, [r4]
   3ada8:	ldr	r9, [r4, #28]
   3adac:	ldr	r3, [r4, #4]
   3adb0:	ldr	r8, [fp]
   3adb4:	mov	r1, fp
   3adb8:	adds	r2, r8, #0
   3adbc:	movne	r2, #1
   3adc0:	cmp	r9, #0
   3adc4:	movne	r2, #0
   3adc8:	cmp	r2, #0
   3adcc:	ldr	r7, [r3]
   3add0:	mov	r2, r3
   3add4:	beq	3adf0 <npth_sleep@plt+0x25700>
   3add8:	ldr	r0, [r4, #8]
   3addc:	tst	r0, #16
   3ade0:	bne	3afa8 <npth_sleep@plt+0x258b8>
   3ade4:	sub	r8, r8, #1
   3ade8:	add	r7, r7, #4
   3adec:	mov	r9, #1
   3adf0:	cmp	r8, #0
   3adf4:	beq	3af7c <npth_sleep@plt+0x2588c>
   3adf8:	ldr	sl, [r4, #36]	; 0x24
   3adfc:	ldr	r5, [r7]
   3ae00:	cmp	sl, #0
   3ae04:	str	r5, [r4, #40]	; 0x28
   3ae08:	moveq	r1, #1
   3ae0c:	moveq	r0, sl
   3ae10:	bne	3ae50 <npth_sleep@plt+0x25760>
   3ae14:	ldrb	r2, [r5]
   3ae18:	cmp	r2, #45	; 0x2d
   3ae1c:	beq	3ae80 <npth_sleep@plt+0x25790>
   3ae20:	ldr	r6, [r4, #32]
   3ae24:	cmp	r6, #0
   3ae28:	bne	3afdc <npth_sleep@plt+0x258ec>
   3ae2c:	ldr	r2, [r4, #8]
   3ae30:	tst	r2, #4
   3ae34:	bne	3afb0 <npth_sleep@plt+0x258c0>
   3ae38:	str	r1, [r4, #36]	; 0x24
   3ae3c:	ldr	r2, [r4, #36]	; 0x24
   3ae40:	ldr	r5, [r7]
   3ae44:	cmp	r2, #0
   3ae48:	str	r5, [r4, #40]	; 0x28
   3ae4c:	beq	3ae14 <npth_sleep@plt+0x25724>
   3ae50:	ldr	r2, [r4, #8]
   3ae54:	ands	r2, r2, #2
   3ae58:	streq	r2, [r4, #16]
   3ae5c:	moveq	r1, fp
   3ae60:	moveq	r2, r3
   3ae64:	bne	3afb0 <npth_sleep@plt+0x258c0>
   3ae68:	str	r8, [r1]
   3ae6c:	str	r7, [r2]
   3ae70:	ldr	r0, [r4, #16]
   3ae74:	str	r9, [r4, #28]
   3ae78:	add	sp, sp, #108	; 0x6c
   3ae7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ae80:	ldrb	r2, [r5, #1]
   3ae84:	cmp	r2, #45	; 0x2d
   3ae88:	beq	3af3c <npth_sleep@plt+0x2584c>
   3ae8c:	cmp	r2, #0
   3ae90:	beq	3ae20 <npth_sleep@plt+0x25730>
   3ae94:	ldr	r2, [sp, #16]
   3ae98:	ldr	r6, [r4, #32]
   3ae9c:	ldr	r2, [r2]
   3aea0:	cmp	r6, #0
   3aea4:	str	r2, [sp, #20]
   3aea8:	bne	3afe8 <npth_sleep@plt+0x258f8>
   3aeac:	ldr	r1, [r4, #8]
   3aeb0:	mov	r2, #1
   3aeb4:	tst	r1, #32
   3aeb8:	add	r1, r5, r2
   3aebc:	str	r2, [r4, #32]
   3aec0:	str	r1, [sp, #12]
   3aec4:	beq	3b138 <npth_sleep@plt+0x25a48>
   3aec8:	ldr	r0, [sp, #20]
   3aecc:	cmp	r0, #0
   3aed0:	beq	3b4b8 <npth_sleep@plt+0x25dc8>
   3aed4:	ldr	r2, [sp, #16]
   3aed8:	str	sl, [sp, #28]
   3aedc:	str	r5, [sp, #32]
   3aee0:	str	r4, [sp, #24]
   3aee4:	mov	r5, r6
   3aee8:	mov	sl, r1
   3aeec:	mov	r4, r2
   3aef0:	mov	r6, r3
   3aef4:	ldr	r0, [r4, #4]
   3aef8:	cmp	r0, #0
   3aefc:	beq	3af10 <npth_sleep@plt+0x25820>
   3af00:	mov	r1, sl
   3af04:	bl	14760 <strcmp@plt>
   3af08:	cmp	r0, #0
   3af0c:	beq	3b0a8 <npth_sleep@plt+0x259b8>
   3af10:	ldr	r1, [r4, #16]!
   3af14:	add	r5, r5, #1
   3af18:	cmp	r1, #0
   3af1c:	bne	3aef4 <npth_sleep@plt+0x25804>
   3af20:	ldr	r5, [sp, #32]
   3af24:	mov	r3, r6
   3af28:	ldr	sl, [sp, #28]
   3af2c:	ldr	r4, [sp, #24]
   3af30:	ldrb	r1, [r5, #1]
   3af34:	mov	r6, #1
   3af38:	b	3b004 <npth_sleep@plt+0x25914>
   3af3c:	str	r0, [r4, #32]
   3af40:	ldrb	r2, [r5, #2]
   3af44:	cmp	r2, #0
   3af48:	bne	3b19c <npth_sleep@plt+0x25aac>
   3af4c:	ldr	r2, [r4, #8]
   3af50:	tst	r2, #8
   3af54:	bne	3b2a0 <npth_sleep@plt+0x25bb0>
   3af58:	orr	r2, r2, #256	; 0x100
   3af5c:	subs	r8, r8, #1
   3af60:	str	r2, [r4, #8]
   3af64:	str	r1, [r4, #36]	; 0x24
   3af68:	add	r7, r7, #4
   3af6c:	add	r9, r9, #1
   3af70:	bne	3ae3c <npth_sleep@plt+0x2574c>
   3af74:	mov	r1, fp
   3af78:	mov	r2, r3
   3af7c:	mov	r8, #0
   3af80:	str	r8, [r4, #16]
   3af84:	b	3ae68 <npth_sleep@plt+0x25778>
   3af88:	ldr	r5, [sp, #16]
   3af8c:	mov	ip, #1
   3af90:	str	r7, [sp, #20]
   3af94:	str	r7, [sp, #12]
   3af98:	add	r3, sp, #40	; 0x28
   3af9c:	ldm	r3, {r0, r1, r2, r3}
   3afa0:	stm	r5, {r0, r1, r2, r3}
   3afa4:	b	3ad34 <npth_sleep@plt+0x25644>
   3afa8:	mov	r9, #0
   3afac:	b	3adf8 <npth_sleep@plt+0x25708>
   3afb0:	mvn	ip, #0
   3afb4:	mov	r0, #2
   3afb8:	str	r5, [r4, #24]
   3afbc:	add	r8, r8, ip
   3afc0:	add	r7, r7, #4
   3afc4:	add	r9, r9, #1
   3afc8:	mov	r1, fp
   3afcc:	mov	r2, r3
   3afd0:	str	ip, [r4, #16]
   3afd4:	str	r0, [r4, #20]
   3afd8:	b	3ae68 <npth_sleep@plt+0x25778>
   3afdc:	ldr	r2, [sp, #16]
   3afe0:	ldr	r2, [r2]
   3afe4:	str	r2, [sp, #20]
   3afe8:	add	r2, r5, r6
   3afec:	str	r2, [sp, #12]
   3aff0:	ldr	r2, [sp, #20]
   3aff4:	cmp	r2, #0
   3aff8:	ldr	r2, [sp, #12]
   3affc:	ldrb	r1, [r2]
   3b000:	beq	3b4c0 <npth_sleep@plt+0x25dd0>
   3b004:	ldr	r2, [sp, #20]
   3b008:	mov	ip, r1
   3b00c:	cmp	r1, r2
   3b010:	beq	3b4c8 <npth_sleep@plt+0x25dd8>
   3b014:	ldr	r2, [sp, #16]
   3b018:	add	r2, r2, #16
   3b01c:	b	3b02c <npth_sleep@plt+0x2593c>
   3b020:	cmp	lr, r1
   3b024:	add	r2, r2, #16
   3b028:	beq	3b0c4 <npth_sleep@plt+0x259d4>
   3b02c:	ldr	lr, [r2]
   3b030:	mov	r0, r2
   3b034:	cmp	lr, #0
   3b038:	bne	3b020 <npth_sleep@plt+0x25930>
   3b03c:	cmp	r1, #63	; 0x3f
   3b040:	cmpne	r1, #104	; 0x68
   3b044:	beq	3b608 <npth_sleep@plt+0x25f18>
   3b048:	ldr	r2, [r0, #8]
   3b04c:	ldr	r1, [sp, #12]
   3b050:	tst	r2, #128	; 0x80
   3b054:	add	r6, r6, #1
   3b058:	mvnne	r2, #6
   3b05c:	mvneq	r2, #1
   3b060:	str	r6, [r4, #32]
   3b064:	str	r1, [r4, #24]
   3b068:	str	r2, [r4, #16]
   3b06c:	ldr	r2, [sp, #12]
   3b070:	mov	r1, fp
   3b074:	ldrb	r0, [r2, #1]
   3b078:	mov	r2, r3
   3b07c:	cmp	r0, #0
   3b080:	andne	sl, sl, #1
   3b084:	moveq	sl, #1
   3b088:	cmp	sl, #0
   3b08c:	beq	3ae68 <npth_sleep@plt+0x25778>
   3b090:	mov	r3, #0
   3b094:	sub	r8, r8, #1
   3b098:	add	r7, r7, #4
   3b09c:	add	r9, r9, #1
   3b0a0:	str	r3, [r4, #32]
   3b0a4:	b	3ae68 <npth_sleep@plt+0x25778>
   3b0a8:	ldr	r2, [sp, #16]
   3b0ac:	mov	r3, r6
   3b0b0:	ldr	r4, [sp, #24]
   3b0b4:	mov	r6, #1
   3b0b8:	ldr	ip, [r2, r5, lsl #4]
   3b0bc:	add	r0, r2, r5, lsl #4
   3b0c0:	mov	sl, r6
   3b0c4:	cmp	ip, #0
   3b0c8:	beq	3b150 <npth_sleep@plt+0x25a60>
   3b0cc:	ldr	r1, [r0, #8]
   3b0d0:	str	ip, [r4, #16]
   3b0d4:	ands	r2, r1, #7
   3b0d8:	beq	3b140 <npth_sleep@plt+0x25a50>
   3b0dc:	ldr	r2, [sp, #12]
   3b0e0:	eor	sl, sl, #1
   3b0e4:	ldrb	r0, [r2, #1]
   3b0e8:	cmp	r0, #0
   3b0ec:	andne	r0, sl, #1
   3b0f0:	moveq	r0, #0
   3b0f4:	cmp	r0, #0
   3b0f8:	bne	3b4a4 <npth_sleep@plt+0x25db4>
   3b0fc:	ldr	r2, [r7, #4]
   3b100:	cmp	r2, #0
   3b104:	beq	3b15c <npth_sleep@plt+0x25a6c>
   3b108:	ldrb	ip, [r2]
   3b10c:	cmp	ip, #45	; 0x2d
   3b110:	bne	3b180 <npth_sleep@plt+0x25a90>
   3b114:	ldrb	ip, [r2, #1]
   3b118:	cmp	ip, #0
   3b11c:	beq	3b180 <npth_sleep@plt+0x25a90>
   3b120:	tst	r1, #8
   3b124:	beq	3b180 <npth_sleep@plt+0x25a90>
   3b128:	str	r0, [r4, #20]
   3b12c:	mov	r1, fp
   3b130:	mov	r2, r3
   3b134:	b	3b090 <npth_sleep@plt+0x259a0>
   3b138:	mov	r6, r2
   3b13c:	b	3aff0 <npth_sleep@plt+0x25900>
   3b140:	add	r6, r6, #1
   3b144:	str	r6, [r4, #32]
   3b148:	str	r2, [r4, #20]
   3b14c:	b	3b06c <npth_sleep@plt+0x2597c>
   3b150:	ldr	r2, [sp, #12]
   3b154:	ldrb	r1, [r2]
   3b158:	b	3b03c <npth_sleep@plt+0x2594c>
   3b15c:	tst	r1, #8
   3b160:	mvneq	r0, #2
   3b164:	strne	r2, [r4, #20]
   3b168:	movne	r1, fp
   3b16c:	movne	r2, r3
   3b170:	moveq	r1, fp
   3b174:	moveq	r2, r3
   3b178:	streq	r0, [r4, #16]
   3b17c:	b	3b090 <npth_sleep@plt+0x259a0>
   3b180:	mov	r0, r4
   3b184:	bl	3a144 <npth_sleep@plt+0x24a54>
   3b188:	sub	r8, r8, #1
   3b18c:	add	r7, r7, #4
   3b190:	add	r9, r9, #1
   3b194:	ldm	r4, {r1, r2}
   3b198:	b	3b090 <npth_sleep@plt+0x259a0>
   3b19c:	add	r6, r5, #2
   3b1a0:	mov	r0, r6
   3b1a4:	mov	r1, #61	; 0x3d
   3b1a8:	str	r3, [sp, #20]
   3b1ac:	bl	14fa0 <strchr@plt>
   3b1b0:	subs	r3, r0, #0
   3b1b4:	str	r3, [sp, #12]
   3b1b8:	ldr	r3, [sp, #20]
   3b1bc:	bne	3b2c4 <npth_sleep@plt+0x25bd4>
   3b1c0:	ldr	r2, [sp, #16]
   3b1c4:	ldr	r2, [r2]
   3b1c8:	cmp	r2, #0
   3b1cc:	str	r2, [sp, #20]
   3b1d0:	beq	3b27c <npth_sleep@plt+0x25b8c>
   3b1d4:	ldr	fp, [sp, #16]
   3b1d8:	add	r5, fp, #4
   3b1dc:	ldr	r0, [r5, sl, lsl #4]
   3b1e0:	cmp	r0, #0
   3b1e4:	beq	3b1f8 <npth_sleep@plt+0x25b08>
   3b1e8:	mov	r1, r6
   3b1ec:	bl	14760 <strcmp@plt>
   3b1f0:	cmp	r0, #0
   3b1f4:	beq	3b3c0 <npth_sleep@plt+0x25cd0>
   3b1f8:	add	sl, sl, #1
   3b1fc:	ldr	r3, [fp, sl, lsl #4]
   3b200:	cmp	r3, #0
   3b204:	bne	3b1dc <npth_sleep@plt+0x25aec>
   3b208:	mov	r0, r6
   3b20c:	mov	fp, r3
   3b210:	bl	14f58 <strlen@plt>
   3b214:	str	r4, [sp, #24]
   3b218:	ldr	r5, [sp, #16]
   3b21c:	ldr	r4, [sp, #20]
   3b220:	mov	sl, r0
   3b224:	str	r0, [sp, #28]
   3b228:	ldr	r0, [r5, #4]
   3b22c:	cmp	r0, #0
   3b230:	beq	3b248 <npth_sleep@plt+0x25b58>
   3b234:	mov	r2, sl
   3b238:	mov	r1, r6
   3b23c:	bl	15624 <strncmp@plt>
   3b240:	cmp	r0, #0
   3b244:	beq	3b304 <npth_sleep@plt+0x25c14>
   3b248:	ldr	r4, [r5, #16]!
   3b24c:	add	fp, fp, #1
   3b250:	cmp	r4, #0
   3b254:	bne	3b228 <npth_sleep@plt+0x25b38>
   3b258:	ldr	r3, [sp, #12]
   3b25c:	ldr	r4, [sp, #24]
   3b260:	cmp	r3, #0
   3b264:	beq	3b274 <npth_sleep@plt+0x25b84>
   3b268:	ldr	r2, [sp, #12]
   3b26c:	mov	r3, #61	; 0x3d
   3b270:	strb	r3, [r2]
   3b274:	ldr	fp, [r4]
   3b278:	ldr	r3, [r4, #4]
   3b27c:	mvn	r2, #1
   3b280:	str	r6, [r4, #24]
   3b284:	str	r2, [r4, #16]
   3b288:	sub	r8, r8, #1
   3b28c:	add	r7, r7, #4
   3b290:	add	r9, r9, #1
   3b294:	mov	r1, fp
   3b298:	mov	r2, r3
   3b29c:	b	3ae68 <npth_sleep@plt+0x25778>
   3b2a0:	add	r6, r5, #2
   3b2a4:	mov	r0, r6
   3b2a8:	mov	r1, #61	; 0x3d
   3b2ac:	str	r3, [sp, #20]
   3b2b0:	bl	14fa0 <strchr@plt>
   3b2b4:	subs	r3, r0, #0
   3b2b8:	str	r3, [sp, #12]
   3b2bc:	ldr	r3, [sp, #20]
   3b2c0:	beq	3b27c <npth_sleep@plt+0x25b8c>
   3b2c4:	ldr	r2, [sp, #12]
   3b2c8:	mov	r3, #0
   3b2cc:	strb	r3, [r2]
   3b2d0:	ldrb	r3, [r5, #2]
   3b2d4:	cmp	r3, #0
   3b2d8:	moveq	r3, #61	; 0x3d
   3b2dc:	strbeq	r3, [r2]
   3b2e0:	ldreq	fp, [r4]
   3b2e4:	ldreq	r3, [r4, #4]
   3b2e8:	beq	3b27c <npth_sleep@plt+0x25b8c>
   3b2ec:	ldr	r3, [sp, #16]
   3b2f0:	ldr	r3, [r3]
   3b2f4:	cmp	r3, #0
   3b2f8:	str	r3, [sp, #20]
   3b2fc:	bne	3b1d4 <npth_sleep@plt+0x25ae4>
   3b300:	b	3b268 <npth_sleep@plt+0x25b78>
   3b304:	ldr	r2, [sp, #16]
   3b308:	add	r3, fp, #1
   3b30c:	mov	r0, r4
   3b310:	ldr	r1, [r2, r3, lsl #4]
   3b314:	lsl	r3, r3, #4
   3b318:	cmp	r1, #0
   3b31c:	ldr	r4, [sp, #24]
   3b320:	add	sl, r2, r3
   3b324:	beq	3b600 <npth_sleep@plt+0x25f10>
   3b328:	sub	r3, r3, #16
   3b32c:	add	r3, r2, r3
   3b330:	sub	r2, r3, sl
   3b334:	add	r2, r2, #32
   3b338:	str	r7, [sp, #20]
   3b33c:	str	r8, [sp, #24]
   3b340:	str	r9, [sp, #32]
   3b344:	str	fp, [sp, #36]	; 0x24
   3b348:	ldr	r9, [sp, #28]
   3b34c:	mov	r7, r3
   3b350:	str	r4, [sp, #28]
   3b354:	mov	fp, r0
   3b358:	mov	r4, r1
   3b35c:	mov	r8, r2
   3b360:	ldr	r0, [sl, #4]
   3b364:	cmp	r0, #0
   3b368:	beq	3b398 <npth_sleep@plt+0x25ca8>
   3b36c:	mov	r2, r9
   3b370:	mov	r1, r6
   3b374:	bl	15624 <strncmp@plt>
   3b378:	cmp	r0, #0
   3b37c:	bne	3b398 <npth_sleep@plt+0x25ca8>
   3b380:	cmp	r4, fp
   3b384:	bne	3b578 <npth_sleep@plt+0x25e88>
   3b388:	ldr	r2, [sl, #8]
   3b38c:	ldr	r3, [r5, #8]
   3b390:	cmp	r2, r3
   3b394:	bne	3b578 <npth_sleep@plt+0x25e88>
   3b398:	add	r7, r7, #16
   3b39c:	ldr	r4, [r7, #16]
   3b3a0:	add	sl, sl, r8
   3b3a4:	cmp	r4, #0
   3b3a8:	bne	3b360 <npth_sleep@plt+0x25c70>
   3b3ac:	add	r4, sp, #28
   3b3b0:	ldr	r7, [sp, #20]
   3b3b4:	ldm	r4, {r4, r9, fp}
   3b3b8:	ldr	r8, [sp, #24]
   3b3bc:	mov	sl, fp
   3b3c0:	ldr	r2, [sp, #12]
   3b3c4:	cmp	r2, #0
   3b3c8:	movne	r3, #61	; 0x3d
   3b3cc:	strbne	r3, [r2]
   3b3d0:	cmp	sl, #0
   3b3d4:	beq	3b40c <npth_sleep@plt+0x25d1c>
   3b3d8:	ldr	r3, [sp, #16]
   3b3dc:	ldr	r3, [r3, sl, lsl #4]
   3b3e0:	cmp	r3, #32768	; 0x8000
   3b3e4:	beq	3b608 <npth_sleep@plt+0x25f18>
   3b3e8:	ldr	r2, [pc, #568]	; 3b628 <npth_sleep@plt+0x25f38>
   3b3ec:	cmp	r3, r2
   3b3f0:	beq	3b460 <npth_sleep@plt+0x25d70>
   3b3f4:	ldr	r2, [pc, #560]	; 3b62c <npth_sleep@plt+0x25f3c>
   3b3f8:	cmp	r3, r2
   3b3fc:	beq	3b554 <npth_sleep@plt+0x25e64>
   3b400:	ldr	r2, [pc, #552]	; 3b630 <npth_sleep@plt+0x25f40>
   3b404:	cmp	r3, r2
   3b408:	beq	3b4d4 <npth_sleep@plt+0x25de4>
   3b40c:	ldr	r3, [sp, #16]
   3b410:	add	r2, r3, sl, lsl #4
   3b414:	ldr	r3, [r3, sl, lsl #4]
   3b418:	ldr	r1, [r2, #8]
   3b41c:	str	r3, [r4, #16]
   3b420:	tst	r1, #7
   3b424:	beq	3b478 <npth_sleep@plt+0x25d88>
   3b428:	ldr	r3, [sp, #12]
   3b42c:	cmp	r3, #0
   3b430:	beq	3b5ac <npth_sleep@plt+0x25ebc>
   3b434:	ldrb	r3, [r3, #1]
   3b438:	cmp	r3, #0
   3b43c:	beq	3b534 <npth_sleep@plt+0x25e44>
   3b440:	ldr	r3, [sp, #12]
   3b444:	adds	r2, r3, #1
   3b448:	beq	3b534 <npth_sleep@plt+0x25e44>
   3b44c:	mov	r0, r4
   3b450:	bl	3a144 <npth_sleep@plt+0x24a54>
   3b454:	ldr	fp, [r4]
   3b458:	ldr	r3, [r4, #4]
   3b45c:	b	3b288 <npth_sleep@plt+0x25b98>
   3b460:	ldr	r3, [r4, #8]
   3b464:	ands	r5, r3, #64	; 0x40
   3b468:	bne	3b40c <npth_sleep@plt+0x25d1c>
   3b46c:	bl	3a4bc <npth_sleep@plt+0x24dcc>
   3b470:	mov	r0, r5
   3b474:	bl	14ed4 <exit@plt>
   3b478:	ldr	r3, [sp, #12]
   3b47c:	cmp	r3, #0
   3b480:	mvnne	r3, #5
   3b484:	ldreq	r2, [sp, #12]
   3b488:	strne	r3, [r4, #20]
   3b48c:	ldrne	fp, [r4]
   3b490:	ldrne	r3, [r4, #4]
   3b494:	ldreq	fp, [r4]
   3b498:	ldreq	r3, [r4, #4]
   3b49c:	streq	r2, [r4, #20]
   3b4a0:	b	3b288 <npth_sleep@plt+0x25b98>
   3b4a4:	add	r2, r2, #1
   3b4a8:	mov	r0, r4
   3b4ac:	bl	3a144 <npth_sleep@plt+0x24a54>
   3b4b0:	ldm	r4, {r1, r2}
   3b4b4:	b	3b090 <npth_sleep@plt+0x259a0>
   3b4b8:	ldrb	r1, [r5, #1]
   3b4bc:	mov	r6, r2
   3b4c0:	ldr	r0, [sp, #16]
   3b4c4:	b	3b03c <npth_sleep@plt+0x2594c>
   3b4c8:	ldr	r0, [sp, #16]
   3b4cc:	ldr	ip, [sp, #20]
   3b4d0:	b	3b0cc <npth_sleep@plt+0x259dc>
   3b4d4:	ldr	r3, [sp, #16]
   3b4d8:	ldr	r3, [r3]
   3b4dc:	cmp	r3, #0
   3b4e0:	beq	3b52c <npth_sleep@plt+0x25e3c>
   3b4e4:	ldr	r6, [pc, #328]	; 3b634 <npth_sleep@plt+0x25f44>
   3b4e8:	ldr	r5, [pc, #328]	; 3b638 <npth_sleep@plt+0x25f48>
   3b4ec:	ldr	r4, [sp, #16]
   3b4f0:	b	3b500 <npth_sleep@plt+0x25e10>
   3b4f4:	ldr	r3, [r4, #16]!
   3b4f8:	cmp	r3, #0
   3b4fc:	beq	3b52c <npth_sleep@plt+0x25e3c>
   3b500:	ldr	r2, [r4, #4]
   3b504:	cmp	r2, #0
   3b508:	beq	3b4f4 <npth_sleep@plt+0x25e04>
   3b50c:	ldr	r3, [r4, #8]
   3b510:	ands	r0, r3, #64	; 0x40
   3b514:	bne	3b4f4 <npth_sleep@plt+0x25e04>
   3b518:	str	r0, [sp]
   3b51c:	mov	r3, r6
   3b520:	mov	r1, r5
   3b524:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3b528:	b	3b4f4 <npth_sleep@plt+0x25e04>
   3b52c:	mov	r0, #0
   3b530:	bl	14ed4 <exit@plt>
   3b534:	tst	r1, #8
   3b538:	movne	r3, #0
   3b53c:	mvneq	r3, #2
   3b540:	strne	r3, [r4, #20]
   3b544:	streq	r3, [r4, #16]
   3b548:	ldr	fp, [r4]
   3b54c:	ldr	r3, [r4, #4]
   3b550:	b	3b288 <npth_sleep@plt+0x25b98>
   3b554:	mov	r0, #16
   3b558:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3b55c:	mov	r3, #0
   3b560:	ldr	r2, [pc, #204]	; 3b634 <npth_sleep@plt+0x25f44>
   3b564:	mov	r1, r0
   3b568:	mov	r0, r3
   3b56c:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3b570:	mov	r0, #0
   3b574:	bl	14ed4 <exit@plt>
   3b578:	ldr	r2, [sp, #12]
   3b57c:	ldr	r4, [sp, #28]
   3b580:	cmp	r2, #0
   3b584:	movne	r3, #61	; 0x3d
   3b588:	strbne	r3, [r2]
   3b58c:	mvn	r3, #7
   3b590:	str	r3, [r4, #16]
   3b594:	ldr	r7, [sp, #20]
   3b598:	ldr	r8, [sp, #24]
   3b59c:	ldr	r9, [sp, #32]
   3b5a0:	ldr	fp, [r4]
   3b5a4:	ldr	r3, [r4, #4]
   3b5a8:	b	3b288 <npth_sleep@plt+0x25b98>
   3b5ac:	ldr	r2, [r7, #4]
   3b5b0:	cmp	r2, #0
   3b5b4:	beq	3b534 <npth_sleep@plt+0x25e44>
   3b5b8:	ldrb	r3, [r2]
   3b5bc:	cmp	r3, #45	; 0x2d
   3b5c0:	beq	3b5e4 <npth_sleep@plt+0x25ef4>
   3b5c4:	mov	r0, r4
   3b5c8:	bl	3a144 <npth_sleep@plt+0x24a54>
   3b5cc:	sub	r8, r8, #1
   3b5d0:	add	r7, r7, #4
   3b5d4:	add	r9, r9, #1
   3b5d8:	ldr	fp, [r4]
   3b5dc:	ldr	r3, [r4, #4]
   3b5e0:	b	3b288 <npth_sleep@plt+0x25b98>
   3b5e4:	tst	r1, #8
   3b5e8:	beq	3b5c4 <npth_sleep@plt+0x25ed4>
   3b5ec:	ldr	r3, [sp, #12]
   3b5f0:	ldr	fp, [r4]
   3b5f4:	str	r3, [r4, #20]
   3b5f8:	ldr	r3, [r4, #4]
   3b5fc:	b	3b288 <npth_sleep@plt+0x25b98>
   3b600:	mov	sl, fp
   3b604:	b	3b3c0 <npth_sleep@plt+0x25cd0>
   3b608:	ldr	r1, [r4, #8]
   3b60c:	ldr	r0, [sp, #16]
   3b610:	bl	3a618 <npth_sleep@plt+0x24f28>
   3b614:	muleq	r5, r4, r0
   3b618:	andeq	r9, r5, r0, asr r6
   3b61c:	andeq	fp, r5, r0, asr #7
   3b620:	andeq	r9, r5, r8, asr r6
   3b624:	andeq	r9, r5, r4, ror #12
   3b628:	andeq	r8, r0, r1
   3b62c:	andeq	r8, r0, r2
   3b630:	andeq	r8, r0, r3
   3b634:	andeq	sl, r5, r8, lsl #17
   3b638:	andeq	r7, r5, ip, asr #8
   3b63c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b640:	cmp	r0, #0
   3b644:	sub	sp, sp, #252	; 0xfc
   3b648:	stm	sp, {r0, r3}
   3b64c:	ldr	r3, [pc, #2536]	; 3c03c <npth_sleep@plt+0x2694c>
   3b650:	ldr	r3, [r3]
   3b654:	str	r3, [sp, #244]	; 0xf4
   3b658:	ldr	r3, [sp, #288]	; 0x120
   3b65c:	str	r3, [sp, #8]
   3b660:	beq	3ba58 <npth_sleep@plt+0x26368>
   3b664:	mov	fp, r2
   3b668:	ldr	r0, [sp, #4]
   3b66c:	bl	39e3c <npth_sleep@plt+0x2474c>
   3b670:	ldr	r3, [fp]
   3b674:	cmp	r3, #0
   3b678:	beq	3b990 <npth_sleep@plt+0x262a0>
   3b67c:	mov	sl, #0
   3b680:	mov	r3, #0
   3b684:	mov	r4, r3
   3b688:	mov	r6, r3
   3b68c:	mov	r8, r3
   3b690:	str	r3, [sp, #20]
   3b694:	str	r3, [sp, #16]
   3b698:	str	r3, [sp, #12]
   3b69c:	cmp	sl, #0
   3b6a0:	beq	3b70c <npth_sleep@plt+0x2601c>
   3b6a4:	rsb	r3, sl, #3
   3b6a8:	add	r2, sp, #248	; 0xf8
   3b6ac:	add	r3, r2, r3, lsl #2
   3b6b0:	sub	sl, sl, #1
   3b6b4:	ldr	r9, [r3, #-216]	; 0xffffff28
   3b6b8:	cmn	r9, #1
   3b6bc:	cmpne	r9, #10
   3b6c0:	bne	3b724 <npth_sleep@plt+0x26034>
   3b6c4:	cmn	r9, #1
   3b6c8:	ldrne	r3, [fp]
   3b6cc:	addne	r3, r3, #1
   3b6d0:	strne	r3, [fp]
   3b6d4:	cmn	r4, #1
   3b6d8:	beq	3ba4c <npth_sleep@plt+0x2635c>
   3b6dc:	cmp	r4, #2
   3b6e0:	beq	3b7c0 <npth_sleep@plt+0x260d0>
   3b6e4:	cmp	r4, #3
   3b6e8:	beq	3ba6c <npth_sleep@plt+0x2637c>
   3b6ec:	cmp	r4, #4
   3b6f0:	beq	3baa0 <npth_sleep@plt+0x263b0>
   3b6f4:	cmn	r9, #1
   3b6f8:	beq	3bb38 <npth_sleep@plt+0x26448>
   3b6fc:	mov	r8, #0
   3b700:	cmp	sl, #0
   3b704:	mov	r4, r8
   3b708:	bne	3b6a4 <npth_sleep@plt+0x25fb4>
   3b70c:	ldr	r0, [sp]
   3b710:	bl	1563c <getc@plt>
   3b714:	mov	r9, r0
   3b718:	cmn	r9, #1
   3b71c:	cmpne	r9, #10
   3b720:	beq	3b6c4 <npth_sleep@plt+0x25fd4>
   3b724:	cmn	r4, #1
   3b728:	beq	3b69c <npth_sleep@plt+0x25fac>
   3b72c:	cmp	r4, #0
   3b730:	beq	3b764 <npth_sleep@plt+0x26074>
   3b734:	cmp	r4, #1
   3b738:	beq	3b69c <npth_sleep@plt+0x25fac>
   3b73c:	cmp	r4, #2
   3b740:	beq	3b840 <npth_sleep@plt+0x26150>
   3b744:	cmp	r4, #3
   3b748:	bne	3b95c <npth_sleep@plt+0x2626c>
   3b74c:	bics	r3, r9, #127	; 0x7f
   3b750:	beq	3b938 <npth_sleep@plt+0x26248>
   3b754:	strb	r9, [sp, #44]	; 0x2c
   3b758:	mov	r8, #1
   3b75c:	mov	r4, #4
   3b760:	b	3b69c <npth_sleep@plt+0x25fac>
   3b764:	bics	r4, r9, #127	; 0x7f
   3b768:	beq	3b798 <npth_sleep@plt+0x260a8>
   3b76c:	cmp	r8, #98	; 0x62
   3b770:	addle	r3, sp, #248	; 0xf8
   3b774:	ldrgt	r2, [sp, #4]
   3b778:	addle	r3, r3, r8
   3b77c:	mvngt	r3, #3
   3b780:	strgt	r3, [r2, #16]
   3b784:	mvngt	r4, #0
   3b788:	strble	r9, [r3, #-204]	; 0xffffff34
   3b78c:	addle	r8, r8, #1
   3b790:	movle	r4, #2
   3b794:	b	3b69c <npth_sleep@plt+0x25fac>
   3b798:	bl	14ea4 <__ctype_b_loc@plt>
   3b79c:	lsl	r3, r9, #1
   3b7a0:	ldr	r2, [r0]
   3b7a4:	ldrh	r3, [r2, r3]
   3b7a8:	tst	r3, #8192	; 0x2000
   3b7ac:	bne	3b69c <npth_sleep@plt+0x25fac>
   3b7b0:	cmp	r9, #35	; 0x23
   3b7b4:	bne	3b76c <npth_sleep@plt+0x2607c>
   3b7b8:	mov	r4, #1
   3b7bc:	b	3b69c <npth_sleep@plt+0x25fac>
   3b7c0:	ldr	r5, [sp, #8]
   3b7c4:	add	r3, sp, #248	; 0xf8
   3b7c8:	mov	r6, #0
   3b7cc:	ldr	r4, [r5]
   3b7d0:	add	r8, r3, r8
   3b7d4:	cmp	r4, r6
   3b7d8:	strb	r6, [r8, #-204]	; 0xffffff34
   3b7dc:	beq	3bbb4 <npth_sleep@plt+0x264c4>
   3b7e0:	ldr	r0, [r5, #4]
   3b7e4:	cmp	r0, #0
   3b7e8:	beq	3b7fc <npth_sleep@plt+0x2610c>
   3b7ec:	add	r1, sp, #44	; 0x2c
   3b7f0:	bl	14760 <strcmp@plt>
   3b7f4:	cmp	r0, #0
   3b7f8:	beq	3b8cc <npth_sleep@plt+0x261dc>
   3b7fc:	ldr	r4, [r5, #16]!
   3b800:	add	r6, r6, #1
   3b804:	cmp	r4, #0
   3b808:	bne	3b7e0 <npth_sleep@plt+0x260f0>
   3b80c:	ldr	r5, [r5, #8]
   3b810:	ldr	r3, [sp, #4]
   3b814:	tst	r5, #64	; 0x40
   3b818:	str	r4, [r3, #16]
   3b81c:	bne	3b838 <npth_sleep@plt+0x26148>
   3b820:	add	r8, sp, #44	; 0x2c
   3b824:	mov	r0, r8
   3b828:	ldr	r1, [pc, #2064]	; 3c040 <npth_sleep@plt+0x26950>
   3b82c:	bl	14760 <strcmp@plt>
   3b830:	subs	r4, r0, #0
   3b834:	bne	3b8f8 <npth_sleep@plt+0x26208>
   3b838:	mov	r8, r4
   3b83c:	b	3b69c <npth_sleep@plt+0x25fac>
   3b840:	bics	r5, r9, #127	; 0x7f
   3b844:	bne	3b76c <npth_sleep@plt+0x2607c>
   3b848:	bl	14ea4 <__ctype_b_loc@plt>
   3b84c:	lsl	r3, r9, #1
   3b850:	ldr	r2, [r0]
   3b854:	mov	r7, r0
   3b858:	ldrh	r3, [r2, r3]
   3b85c:	tst	r3, #8192	; 0x2000
   3b860:	beq	3b76c <npth_sleep@plt+0x2607c>
   3b864:	ldr	r4, [sp, #8]
   3b868:	add	r3, sp, #248	; 0xf8
   3b86c:	add	r3, r3, r8
   3b870:	ldr	r8, [r4]
   3b874:	strb	r5, [r3, #-204]	; 0xffffff34
   3b878:	cmp	r8, #0
   3b87c:	beq	3bcc0 <npth_sleep@plt+0x265d0>
   3b880:	ldr	r0, [r4, #4]
   3b884:	cmp	r0, #0
   3b888:	beq	3b89c <npth_sleep@plt+0x261ac>
   3b88c:	add	r1, sp, #44	; 0x2c
   3b890:	bl	14760 <strcmp@plt>
   3b894:	cmp	r0, #0
   3b898:	beq	3bc94 <npth_sleep@plt+0x265a4>
   3b89c:	ldr	r8, [r4, #16]!
   3b8a0:	add	r5, r5, #1
   3b8a4:	cmp	r8, #0
   3b8a8:	bne	3b880 <npth_sleep@plt+0x26190>
   3b8ac:	ldr	r6, [r4, #8]
   3b8b0:	ldr	r3, [sp, #4]
   3b8b4:	tst	r6, #64	; 0x40
   3b8b8:	str	r8, [r3, #16]
   3b8bc:	beq	3bcd8 <npth_sleep@plt+0x265e8>
   3b8c0:	mov	r6, r5
   3b8c4:	mov	r8, r5
   3b8c8:	b	3b7b8 <npth_sleep@plt+0x260c8>
   3b8cc:	ldr	r2, [r5, #8]
   3b8d0:	ldr	r3, [sp, #4]
   3b8d4:	ands	r1, r2, #64	; 0x40
   3b8d8:	mov	r8, r0
   3b8dc:	str	r4, [r3, #16]
   3b8e0:	bne	3b700 <npth_sleep@plt+0x26010>
   3b8e4:	ands	r3, r2, #7
   3b8e8:	bne	3bf00 <npth_sleep@plt+0x26810>
   3b8ec:	ldr	r2, [sp, #4]
   3b8f0:	str	r3, [r2, #20]
   3b8f4:	b	3ba2c <npth_sleep@plt+0x2633c>
   3b8f8:	ldr	r3, [sp, #4]
   3b8fc:	ldr	r7, [r3, #52]	; 0x34
   3b900:	cmp	r7, #0
   3b904:	bne	3b918 <npth_sleep@plt+0x26228>
   3b908:	b	3ba18 <npth_sleep@plt+0x26328>
   3b90c:	ldr	r7, [r7]
   3b910:	cmp	r7, #0
   3b914:	beq	3ba18 <npth_sleep@plt+0x26328>
   3b918:	mov	r1, r8
   3b91c:	add	r0, r7, #4
   3b920:	bl	14760 <strcmp@plt>
   3b924:	cmp	r0, #0
   3b928:	bne	3b90c <npth_sleep@plt+0x2621c>
   3b92c:	mov	r4, r0
   3b930:	mov	r8, r4
   3b934:	b	3b69c <npth_sleep@plt+0x25fac>
   3b938:	bl	14ea4 <__ctype_b_loc@plt>
   3b93c:	lsl	r3, r9, #1
   3b940:	ldr	r2, [r0]
   3b944:	ldrh	r3, [r2, r3]
   3b948:	tst	r3, #8192	; 0x2000
   3b94c:	strbeq	r9, [sp, #44]	; 0x2c
   3b950:	moveq	r8, #1
   3b954:	moveq	r4, #4
   3b958:	b	3b69c <npth_sleep@plt+0x25fac>
   3b95c:	cmp	r4, #4
   3b960:	bne	3b76c <npth_sleep@plt+0x2607c>
   3b964:	ldr	r2, [sp, #12]
   3b968:	mov	r5, r8
   3b96c:	cmp	r2, #0
   3b970:	beq	3bb80 <npth_sleep@plt+0x26490>
   3b974:	ldr	r3, [sp, #16]
   3b978:	sub	r3, r3, #1
   3b97c:	cmp	r3, r8
   3b980:	bls	3b9e8 <npth_sleep@plt+0x262f8>
   3b984:	add	r8, r8, #1
   3b988:	strb	r9, [r2, r5]
   3b98c:	b	3b69c <npth_sleep@plt+0x25fac>
   3b990:	ldr	r6, [sp]
   3b994:	mov	r0, r6
   3b998:	bl	1563c <getc@plt>
   3b99c:	mov	r4, r0
   3b9a0:	mov	r0, r6
   3b9a4:	str	r4, [sp, #32]
   3b9a8:	bl	1563c <getc@plt>
   3b9ac:	mov	r5, r0
   3b9b0:	mov	r0, r6
   3b9b4:	str	r5, [sp, #36]	; 0x24
   3b9b8:	bl	1563c <getc@plt>
   3b9bc:	cmp	r5, #187	; 0xbb
   3b9c0:	cmpeq	r4, #239	; 0xef
   3b9c4:	movne	r4, #1
   3b9c8:	moveq	r4, #0
   3b9cc:	cmp	r0, #191	; 0xbf
   3b9d0:	orrne	r4, r4, #1
   3b9d4:	cmp	r4, #0
   3b9d8:	str	r0, [sp, #40]	; 0x28
   3b9dc:	movne	sl, #3
   3b9e0:	bne	3b680 <npth_sleep@plt+0x25f90>
   3b9e4:	b	3b67c <npth_sleep@plt+0x25f8c>
   3b9e8:	ldr	r3, [sp, #16]
   3b9ec:	ldr	r0, [sp, #12]
   3b9f0:	add	r3, r3, #50	; 0x32
   3b9f4:	mov	r1, r3
   3b9f8:	str	r3, [sp, #16]
   3b9fc:	bl	15210 <gcry_realloc@plt>
   3ba00:	cmp	r0, #0
   3ba04:	beq	3bfc8 <npth_sleep@plt+0x268d8>
   3ba08:	add	r8, r8, #1
   3ba0c:	strb	r9, [r0, r5]
   3ba10:	str	r0, [sp, #12]
   3ba14:	b	3b69c <npth_sleep@plt+0x25fac>
   3ba18:	ldr	r3, [sp, #4]
   3ba1c:	tst	r5, #128	; 0x80
   3ba20:	mvnne	r4, #6
   3ba24:	mvneq	r4, #1
   3ba28:	str	r4, [r3, #16]
   3ba2c:	ldr	r3, [pc, #1544]	; 3c03c <npth_sleep@plt+0x2694c>
   3ba30:	ldr	r2, [sp, #244]	; 0xf4
   3ba34:	mov	r0, r4
   3ba38:	ldr	r3, [r3]
   3ba3c:	cmp	r2, r3
   3ba40:	bne	3c008 <npth_sleep@plt+0x26918>
   3ba44:	add	sp, sp, #252	; 0xfc
   3ba48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ba4c:	ldr	r3, [sp, #4]
   3ba50:	ldr	r4, [r3, #16]
   3ba54:	b	3ba2c <npth_sleep@plt+0x2633c>
   3ba58:	mov	r1, r3
   3ba5c:	ldr	r0, [sp, #4]
   3ba60:	bl	3ac20 <npth_sleep@plt+0x25530>
   3ba64:	mov	r4, r0
   3ba68:	b	3ba2c <npth_sleep@plt+0x2633c>
   3ba6c:	ldr	r3, [sp, #20]
   3ba70:	cmp	r3, #0
   3ba74:	bne	3bba4 <npth_sleep@plt+0x264b4>
   3ba78:	ldr	r3, [sp, #8]
   3ba7c:	add	r6, r3, r6, lsl #4
   3ba80:	ldr	r3, [r6, #8]
   3ba84:	tst	r3, #7
   3ba88:	bne	3bb9c <npth_sleep@plt+0x264ac>
   3ba8c:	ldr	r2, [sp, #4]
   3ba90:	mov	r3, #0
   3ba94:	str	r3, [r2, #20]
   3ba98:	ldr	r4, [r2, #16]
   3ba9c:	b	3ba2c <npth_sleep@plt+0x2633c>
   3baa0:	ldr	r3, [sp, #20]
   3baa4:	cmp	r3, #0
   3baa8:	beq	3bb14 <npth_sleep@plt+0x26424>
   3baac:	ldr	r3, [sp, #12]
   3bab0:	cmp	r3, #0
   3bab4:	beq	3bb28 <npth_sleep@plt+0x26438>
   3bab8:	ldr	r3, [sp, #12]
   3babc:	mov	r6, #0
   3bac0:	ldr	r1, [pc, #1404]	; 3c044 <npth_sleep@plt+0x26954>
   3bac4:	strb	r6, [r3, r8]
   3bac8:	mov	r0, r3
   3bacc:	bl	154a4 <strpbrk@plt>
   3bad0:	subs	r5, r0, #0
   3bad4:	beq	3bafc <npth_sleep@plt+0x2640c>
   3bad8:	mov	r4, r5
   3badc:	strb	r6, [r4], #1
   3bae0:	mov	r0, r4
   3bae4:	bl	37d14 <npth_sleep@plt+0x22624>
   3bae8:	cmp	r4, r6
   3baec:	beq	3bafc <npth_sleep@plt+0x2640c>
   3baf0:	ldrb	r3, [r5, #1]
   3baf4:	cmp	r3, r6
   3baf8:	bne	3ba4c <npth_sleep@plt+0x2635c>
   3bafc:	ldr	r0, [sp, #12]
   3bb00:	bl	149dc <gcry_free@plt>
   3bb04:	ldr	r3, [sp, #4]
   3bb08:	mvn	r4, #9
   3bb0c:	str	r4, [r3, #16]
   3bb10:	b	3ba2c <npth_sleep@plt+0x2633c>
   3bb14:	ldr	r3, [sp, #8]
   3bb18:	add	r6, r3, r6, lsl #4
   3bb1c:	ldr	r3, [r6, #8]
   3bb20:	tst	r3, #7
   3bb24:	bne	3bc08 <npth_sleep@plt+0x26518>
   3bb28:	ldr	r3, [sp, #4]
   3bb2c:	mvn	r4, #5
   3bb30:	str	r4, [r3, #16]
   3bb34:	b	3ba2c <npth_sleep@plt+0x2633c>
   3bb38:	ldr	r3, [sp, #4]
   3bb3c:	ldr	r0, [r3, #52]	; 0x34
   3bb40:	cmp	r0, #0
   3bb44:	beq	3bb58 <npth_sleep@plt+0x26468>
   3bb48:	ldr	r4, [r0]
   3bb4c:	bl	149dc <gcry_free@plt>
   3bb50:	subs	r0, r4, #0
   3bb54:	bne	3bb48 <npth_sleep@plt+0x26458>
   3bb58:	ldm	sp, {r0, r2}
   3bb5c:	mov	r3, #0
   3bb60:	str	r3, [r2, #52]	; 0x34
   3bb64:	bl	148bc <ferror@plt>
   3bb68:	subs	r4, r0, #0
   3bb6c:	beq	3bbfc <npth_sleep@plt+0x2650c>
   3bb70:	ldr	r3, [sp, #4]
   3bb74:	mvn	r4, #4
   3bb78:	str	r4, [r3, #16]
   3bb7c:	b	3ba2c <npth_sleep@plt+0x2633c>
   3bb80:	cmp	r8, #98	; 0x62
   3bb84:	bgt	3bc5c <npth_sleep@plt+0x2656c>
   3bb88:	add	r3, sp, #248	; 0xf8
   3bb8c:	add	r3, r3, r8
   3bb90:	add	r8, r8, #1
   3bb94:	strb	r9, [r3, #-204]	; 0xffffff34
   3bb98:	b	3b69c <npth_sleep@plt+0x25fac>
   3bb9c:	tst	r3, #8
   3bba0:	bne	3ba8c <npth_sleep@plt+0x2639c>
   3bba4:	ldr	r3, [sp, #4]
   3bba8:	mvn	r4, #2
   3bbac:	str	r4, [r3, #16]
   3bbb0:	b	3ba2c <npth_sleep@plt+0x2633c>
   3bbb4:	ldr	r3, [sp, #8]
   3bbb8:	mov	r6, r4
   3bbbc:	ldr	r5, [r3, #8]
   3bbc0:	ldr	r3, [sp, #4]
   3bbc4:	tst	r5, #64	; 0x40
   3bbc8:	str	r4, [r3, #16]
   3bbcc:	beq	3b820 <npth_sleep@plt+0x26130>
   3bbd0:	b	3b838 <npth_sleep@plt+0x26148>
   3bbd4:	add	r3, sp, #248	; 0xf8
   3bbd8:	add	r8, r3, r8
   3bbdc:	ldr	r3, [sp, #12]
   3bbe0:	add	r0, sp, #44	; 0x2c
   3bbe4:	strb	r3, [r8, #-204]	; 0xffffff34
   3bbe8:	bl	15684 <gcry_strdup@plt>
   3bbec:	subs	r3, r0, #0
   3bbf0:	str	r3, [sp, #12]
   3bbf4:	bne	3bc20 <npth_sleep@plt+0x26530>
   3bbf8:	mvn	r4, #10
   3bbfc:	ldr	r3, [sp, #4]
   3bc00:	str	r4, [r3, #16]
   3bc04:	b	3ba2c <npth_sleep@plt+0x2633c>
   3bc08:	ldr	r3, [sp, #12]
   3bc0c:	cmp	r3, #0
   3bc10:	beq	3bbd4 <npth_sleep@plt+0x264e4>
   3bc14:	ldr	r3, [sp, #12]
   3bc18:	ldr	r2, [sp, #20]
   3bc1c:	strb	r2, [r3, r8]
   3bc20:	ldr	r4, [sp, #12]
   3bc24:	mov	r0, r4
   3bc28:	bl	37d14 <npth_sleep@plt+0x22624>
   3bc2c:	ldrb	r3, [r4]
   3bc30:	cmp	r3, #34	; 0x22
   3bc34:	beq	3bf28 <npth_sleep@plt+0x26838>
   3bc38:	mov	r2, r4
   3bc3c:	ldr	r4, [sp, #4]
   3bc40:	ldr	r1, [r6, #8]
   3bc44:	mov	r0, r4
   3bc48:	bl	3a144 <npth_sleep@plt+0x24a54>
   3bc4c:	cmp	r0, #0
   3bc50:	beq	3bf14 <npth_sleep@plt+0x26824>
   3bc54:	ldr	r4, [r4, #16]
   3bc58:	b	3ba2c <npth_sleep@plt+0x2633c>
   3bc5c:	mov	r0, #150	; 0x96
   3bc60:	bl	146d0 <gcry_malloc@plt>
   3bc64:	subs	r7, r0, #0
   3bc68:	str	r7, [sp, #12]
   3bc6c:	beq	3bbf8 <npth_sleep@plt+0x26508>
   3bc70:	mov	r2, r8
   3bc74:	add	r1, sp, #44	; 0x2c
   3bc78:	mov	r0, r7
   3bc7c:	bl	1491c <memcpy@plt>
   3bc80:	mov	r3, #150	; 0x96
   3bc84:	add	r8, r8, #1
   3bc88:	str	r3, [sp, #16]
   3bc8c:	strb	r9, [r7, r5]
   3bc90:	b	3b69c <npth_sleep@plt+0x25fac>
   3bc94:	ldr	r3, [r4, #8]
   3bc98:	ldr	r2, [sp, #4]
   3bc9c:	tst	r3, #64	; 0x40
   3bca0:	moveq	r6, r5
   3bca4:	str	r8, [r2, #16]
   3bca8:	moveq	r4, #3
   3bcac:	mov	r8, r5
   3bcb0:	beq	3b69c <npth_sleep@plt+0x25fac>
   3bcb4:	mov	r6, r8
   3bcb8:	mov	r4, #1
   3bcbc:	b	3b69c <npth_sleep@plt+0x25fac>
   3bcc0:	ldr	r3, [sp, #8]
   3bcc4:	ldr	r6, [r3, #8]
   3bcc8:	ldr	r3, [sp, #4]
   3bccc:	tst	r6, #64	; 0x40
   3bcd0:	str	r8, [r3, #16]
   3bcd4:	bne	3bcb4 <npth_sleep@plt+0x265c4>
   3bcd8:	add	r8, sp, #44	; 0x2c
   3bcdc:	mov	r0, r8
   3bce0:	ldr	r1, [pc, #864]	; 3c048 <npth_sleep@plt+0x26958>
   3bce4:	bl	14760 <strcmp@plt>
   3bce8:	cmp	r0, #0
   3bcec:	beq	3bee8 <npth_sleep@plt+0x267f8>
   3bcf0:	ldr	r1, [pc, #840]	; 3c040 <npth_sleep@plt+0x26950>
   3bcf4:	mov	r0, r8
   3bcf8:	bl	14760 <strcmp@plt>
   3bcfc:	subs	r4, r0, #0
   3bd00:	bne	3bf74 <npth_sleep@plt+0x26884>
   3bd04:	ldr	r0, [sp]
   3bd08:	bl	1563c <getc@plt>
   3bd0c:	ldr	r8, [r7]
   3bd10:	str	r4, [sp, #28]
   3bd14:	cmn	r0, #1
   3bd18:	cmpne	r0, #10
   3bd1c:	moveq	r3, #1
   3bd20:	movne	r3, #0
   3bd24:	cmp	r3, #0
   3bd28:	mov	r6, r0
   3bd2c:	movne	r6, #10
   3bd30:	movne	r3, #1
   3bd34:	moveq	r3, #0
   3bd38:	str	r3, [sp, #24]
   3bd3c:	lsl	r3, r6, #1
   3bd40:	bics	r2, r6, #127	; 0x7f
   3bd44:	ldrh	r3, [r8, r3]
   3bd48:	and	r3, r3, #8192	; 0x2000
   3bd4c:	bne	3bec4 <npth_sleep@plt+0x267d4>
   3bd50:	cmp	r3, #0
   3bd54:	bne	3be08 <npth_sleep@plt+0x26718>
   3bd58:	mov	r3, #1
   3bd5c:	ldr	r4, [sp, #24]
   3bd60:	mov	r8, r3
   3bd64:	mov	r0, r6
   3bd68:	add	r3, sp, #248	; 0xf8
   3bd6c:	add	r2, r3, r2
   3bd70:	cmp	r4, #0
   3bd74:	strb	r0, [r2, #-104]	; 0xffffff98
   3bd78:	bne	3c020 <npth_sleep@plt+0x26930>
   3bd7c:	ldr	r0, [sp]
   3bd80:	bl	1563c <getc@plt>
   3bd84:	cmn	r0, #1
   3bd88:	cmpne	r0, #10
   3bd8c:	bne	3c018 <npth_sleep@plt+0x26928>
   3bd90:	mov	r3, #20
   3bd94:	mov	r4, #1
   3bd98:	mov	r0, #10
   3bd9c:	ldr	r2, [r7]
   3bda0:	ldrh	r3, [r2, r3]
   3bda4:	tst	r3, #8192	; 0x2000
   3bda8:	bne	3be3c <npth_sleep@plt+0x2674c>
   3bdac:	cmp	r8, #98	; 0x62
   3bdb0:	ble	3c00c <npth_sleep@plt+0x2691c>
   3bdb4:	cmp	r4, #0
   3bdb8:	mov	r9, r4
   3bdbc:	bne	3c020 <npth_sleep@plt+0x26930>
   3bdc0:	ldr	r0, [sp]
   3bdc4:	bl	1563c <getc@plt>
   3bdc8:	cmn	r0, #1
   3bdcc:	cmpne	r0, #10
   3bdd0:	mov	r6, r0
   3bdd4:	bne	3bf60 <npth_sleep@plt+0x26870>
   3bdd8:	mov	r6, #10
   3bddc:	mov	r3, #20
   3bde0:	mov	r0, r6
   3bde4:	mov	r2, #1
   3bde8:	str	r2, [sp, #24]
   3bdec:	ldr	r8, [r7]
   3bdf0:	ldrh	r3, [r8, r3]
   3bdf4:	tst	r3, #8192	; 0x2000
   3bdf8:	beq	3bfd4 <npth_sleep@plt+0x268e4>
   3bdfc:	bics	r3, r0, #127	; 0x7f
   3be00:	mov	r6, r0
   3be04:	bne	3be50 <npth_sleep@plt+0x26760>
   3be08:	ldr	r3, [sp, #24]
   3be0c:	cmp	r3, #0
   3be10:	bne	3c020 <npth_sleep@plt+0x26930>
   3be14:	ldr	r0, [sp]
   3be18:	bl	1563c <getc@plt>
   3be1c:	ldr	r8, [r7]
   3be20:	cmn	r0, #1
   3be24:	cmpne	r0, #10
   3be28:	moveq	r3, #1
   3be2c:	mov	r6, r0
   3be30:	streq	r3, [sp, #24]
   3be34:	moveq	r6, #10
   3be38:	b	3bd3c <npth_sleep@plt+0x2664c>
   3be3c:	mov	r3, r8
   3be40:	mov	r6, r0
   3be44:	mov	r8, r2
   3be48:	mov	r9, r3
   3be4c:	str	r4, [sp, #24]
   3be50:	ldr	r3, [sp, #4]
   3be54:	ldr	r4, [r3, #52]	; 0x34
   3be58:	add	r3, sp, #248	; 0xf8
   3be5c:	add	r2, r3, r9
   3be60:	cmp	r4, #0
   3be64:	mov	r3, #0
   3be68:	strb	r3, [r2, #-104]	; 0xffffff98
   3be6c:	beq	3be90 <npth_sleep@plt+0x267a0>
   3be70:	add	r1, sp, #144	; 0x90
   3be74:	add	r0, r4, #4
   3be78:	bl	14760 <strcmp@plt>
   3be7c:	cmp	r0, #0
   3be80:	beq	3bd3c <npth_sleep@plt+0x2664c>
   3be84:	ldr	r4, [r4]
   3be88:	cmp	r4, #0
   3be8c:	bne	3be70 <npth_sleep@plt+0x26780>
   3be90:	add	r0, r9, #8
   3be94:	bl	146d0 <gcry_malloc@plt>
   3be98:	subs	r8, r0, #0
   3be9c:	beq	3bbf8 <npth_sleep@plt+0x26508>
   3bea0:	add	r0, r8, #4
   3bea4:	add	r1, sp, #144	; 0x90
   3bea8:	bl	14c88 <strcpy@plt>
   3beac:	ldr	r2, [sp, #4]
   3beb0:	ldr	r3, [r2, #52]	; 0x34
   3beb4:	str	r8, [r2, #52]	; 0x34
   3beb8:	str	r3, [r8]
   3bebc:	ldr	r8, [r7]
   3bec0:	b	3bd3c <npth_sleep@plt+0x2664c>
   3bec4:	cmp	r3, #0
   3bec8:	movne	r9, #0
   3becc:	bne	3be50 <npth_sleep@plt+0x26760>
   3bed0:	mov	r2, r3
   3bed4:	mov	r3, #1
   3bed8:	ldr	r4, [sp, #24]
   3bedc:	mov	r8, r3
   3bee0:	mov	r0, r6
   3bee4:	b	3bd68 <npth_sleep@plt+0x26678>
   3bee8:	mov	r3, #1
   3beec:	mov	r6, r5
   3bef0:	mov	r8, r5
   3bef4:	str	r3, [sp, #20]
   3bef8:	mov	r4, #3
   3befc:	b	3b69c <npth_sleep@plt+0x25fac>
   3bf00:	tst	r2, #8
   3bf04:	beq	3bba4 <npth_sleep@plt+0x264b4>
   3bf08:	ldr	r3, [sp, #4]
   3bf0c:	str	r1, [r3, #20]
   3bf10:	b	3ba2c <npth_sleep@plt+0x2633c>
   3bf14:	ldr	r0, [sp, #12]
   3bf18:	bl	149dc <gcry_free@plt>
   3bf1c:	ldr	r3, [sp, #4]
   3bf20:	ldr	r4, [r3, #16]
   3bf24:	b	3ba2c <npth_sleep@plt+0x2633c>
   3bf28:	ldr	r5, [sp, #12]
   3bf2c:	add	r4, r5, #1
   3bf30:	ldrb	r3, [r5, #1]
   3bf34:	cmp	r3, #0
   3bf38:	beq	3bc38 <npth_sleep@plt+0x26548>
   3bf3c:	mov	r0, r4
   3bf40:	bl	14f58 <strlen@plt>
   3bf44:	ldrb	r3, [r5, r0]
   3bf48:	cmp	r3, #34	; 0x22
   3bf4c:	moveq	r3, #0
   3bf50:	ldreq	r2, [sp, #12]
   3bf54:	strbeq	r3, [r2, r0]
   3bf58:	b	3bc38 <npth_sleep@plt+0x26548>
   3bf5c:	mov	r6, r0
   3bf60:	mov	r2, #0
   3bf64:	lsl	r3, r6, #1
   3bf68:	str	r2, [sp, #24]
   3bf6c:	mov	r0, r6
   3bf70:	b	3bdec <npth_sleep@plt+0x266fc>
   3bf74:	ldr	r3, [sp, #4]
   3bf78:	ldr	r4, [r3, #52]	; 0x34
   3bf7c:	cmp	r4, #0
   3bf80:	beq	3bfa4 <npth_sleep@plt+0x268b4>
   3bf84:	mov	r1, r8
   3bf88:	add	r0, r4, #4
   3bf8c:	bl	14760 <strcmp@plt>
   3bf90:	cmp	r0, #0
   3bf94:	beq	3b8c0 <npth_sleep@plt+0x261d0>
   3bf98:	ldr	r4, [r4]
   3bf9c:	cmp	r4, #0
   3bfa0:	bne	3bf84 <npth_sleep@plt+0x26894>
   3bfa4:	ldr	r2, [sp, #4]
   3bfa8:	tst	r6, #128	; 0x80
   3bfac:	mvnne	r3, #6
   3bfb0:	mvneq	r3, #1
   3bfb4:	mov	r6, r5
   3bfb8:	str	r3, [r2, #16]
   3bfbc:	mov	r8, r5
   3bfc0:	mvn	r4, #0
   3bfc4:	b	3b69c <npth_sleep@plt+0x25fac>
   3bfc8:	ldr	r0, [sp, #12]
   3bfcc:	bl	149dc <gcry_free@plt>
   3bfd0:	b	3bbf8 <npth_sleep@plt+0x26508>
   3bfd4:	ldr	r3, [sp, #24]
   3bfd8:	cmp	r3, #0
   3bfdc:	bne	3c020 <npth_sleep@plt+0x26930>
   3bfe0:	ldr	r0, [sp]
   3bfe4:	bl	1563c <getc@plt>
   3bfe8:	mov	r3, #1
   3bfec:	str	r3, [sp, #24]
   3bff0:	mov	r3, #20
   3bff4:	cmn	r0, #1
   3bff8:	cmpne	r0, #10
   3bffc:	bne	3bf5c <npth_sleep@plt+0x2686c>
   3c000:	mov	r0, #10
   3c004:	b	3bdec <npth_sleep@plt+0x266fc>
   3c008:	bl	14a60 <__stack_chk_fail@plt>
   3c00c:	mov	r2, r8
   3c010:	add	r8, r8, #1
   3c014:	b	3bd68 <npth_sleep@plt+0x26678>
   3c018:	lsl	r3, r0, #1
   3c01c:	b	3bd9c <npth_sleep@plt+0x266ac>
   3c020:	ldr	r3, [fp]
   3c024:	ldr	r4, [sp, #28]
   3c028:	add	r3, r3, #1
   3c02c:	mov	r6, r5
   3c030:	str	r3, [fp]
   3c034:	mov	r8, #0
   3c038:	b	3b69c <npth_sleep@plt+0x25fac>
   3c03c:	andeq	ip, r6, r8, lsr r8
   3c040:	andeq	r9, r5, r4, ror r6
   3c044:	andeq	r9, r5, ip, lsl #13
   3c048:	muleq	r5, r0, r6
   3c04c:	push	{r4, r5, r6, lr}
   3c050:	subs	r4, r0, #0
   3c054:	sub	sp, sp, #16
   3c058:	beq	3c074 <npth_sleep@plt+0x26984>
   3c05c:	cmp	r4, #1
   3c060:	beq	3c14c <npth_sleep@plt+0x26a5c>
   3c064:	cmp	r4, #2
   3c068:	beq	3c0d0 <npth_sleep@plt+0x269e0>
   3c06c:	add	sp, sp, #16
   3c070:	pop	{r4, r5, r6, pc}
   3c074:	mov	r0, #11
   3c078:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3c07c:	mov	r5, r0
   3c080:	mov	r0, #13
   3c084:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3c088:	mov	r6, r0
   3c08c:	mov	r0, #14
   3c090:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3c094:	ldr	ip, [pc, #240]	; 3c18c <npth_sleep@plt+0x26a9c>
   3c098:	ldr	r2, [pc, #240]	; 3c190 <npth_sleep@plt+0x26aa0>
   3c09c:	mov	r3, r6
   3c0a0:	str	r2, [sp]
   3c0a4:	mov	r1, r5
   3c0a8:	str	r4, [sp, #12]
   3c0ac:	str	ip, [sp, #8]
   3c0b0:	ldr	r2, [pc, #220]	; 3c194 <npth_sleep@plt+0x26aa4>
   3c0b4:	str	r0, [sp, #4]
   3c0b8:	mov	r0, #1
   3c0bc:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3c0c0:	mov	r0, #1
   3c0c4:	add	sp, sp, #16
   3c0c8:	pop	{r4, r5, r6, lr}
   3c0cc:	b	3a34c <npth_sleep@plt+0x24c5c>
   3c0d0:	mov	r0, #42	; 0x2a
   3c0d4:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3c0d8:	cmp	r0, #0
   3c0dc:	beq	3c0ec <npth_sleep@plt+0x269fc>
   3c0e0:	ldrb	r3, [r0]
   3c0e4:	cmp	r3, #49	; 0x31
   3c0e8:	beq	3c110 <npth_sleep@plt+0x26a20>
   3c0ec:	mov	r0, #41	; 0x29
   3c0f0:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3c0f4:	mov	r3, #0
   3c0f8:	ldr	r2, [pc, #140]	; 3c18c <npth_sleep@plt+0x26a9c>
   3c0fc:	mov	r1, r0
   3c100:	mov	r0, r3
   3c104:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3c108:	mov	r0, #0
   3c10c:	bl	14ed4 <exit@plt>
   3c110:	mov	r0, #40	; 0x28
   3c114:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3c118:	mov	r2, #0
   3c11c:	mov	r4, r0
   3c120:	mov	r1, r0
   3c124:	mov	r0, #1
   3c128:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3c12c:	ldrb	r3, [r4]
   3c130:	cmp	r3, #0
   3c134:	beq	3c0ec <npth_sleep@plt+0x269fc>
   3c138:	mov	r2, #0
   3c13c:	ldr	r1, [pc, #72]	; 3c18c <npth_sleep@plt+0x26a9c>
   3c140:	mov	r0, #1
   3c144:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3c148:	b	3c0ec <npth_sleep@plt+0x269fc>
   3c14c:	mov	r0, #40	; 0x28
   3c150:	bl	3a3a0 <npth_sleep@plt+0x24cb0>
   3c154:	mov	r2, #0
   3c158:	mov	r5, r0
   3c15c:	mov	r1, r0
   3c160:	mov	r0, r4
   3c164:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3c168:	ldrb	r3, [r5]
   3c16c:	cmp	r3, #0
   3c170:	beq	3c184 <npth_sleep@plt+0x26a94>
   3c174:	mov	r0, r4
   3c178:	mov	r2, #0
   3c17c:	ldr	r1, [pc, #8]	; 3c18c <npth_sleep@plt+0x26a9c>
   3c180:	bl	3a26c <npth_sleep@plt+0x24b7c>
   3c184:	mov	r0, #2
   3c188:	bl	14ed4 <exit@plt>
   3c18c:	andeq	sl, r5, r8, lsl #17
   3c190:	muleq	r5, r8, r6
   3c194:	andeq	r9, r5, r4, lsr #14
   3c198:	ldr	r3, [pc, #4]	; 3c1a4 <npth_sleep@plt+0x26ab4>
   3c19c:	str	r0, [r3, #4]
   3c1a0:	bx	lr
   3c1a4:	andeq	sp, r6, r8, lsr r7
   3c1a8:	push	{r4, lr}
   3c1ac:	mov	r4, r0
   3c1b0:	ldr	r0, [r0]
   3c1b4:	cmp	r0, #2
   3c1b8:	cmnne	r0, #1
   3c1bc:	bne	3c1dc <npth_sleep@plt+0x26aec>
   3c1c0:	mov	r0, r4
   3c1c4:	bl	149dc <gcry_free@plt>
   3c1c8:	ldr	r3, [pc, #20]	; 3c1e4 <npth_sleep@plt+0x26af4>
   3c1cc:	mvn	r2, #0
   3c1d0:	mov	r0, #0
   3c1d4:	str	r2, [r3]
   3c1d8:	pop	{r4, pc}
   3c1dc:	bl	15660 <close@plt>
   3c1e0:	b	3c1c0 <npth_sleep@plt+0x26ad0>
   3c1e4:	andeq	sp, r6, r4, asr r5
   3c1e8:	push	{r4, r5, r6, r7, r8, r9, lr}
   3c1ec:	mov	r6, r0
   3c1f0:	ldr	r7, [pc, #504]	; 3c3f0 <npth_sleep@plt+0x26d00>
   3c1f4:	sub	sp, sp, #28
   3c1f8:	mov	r4, r1
   3c1fc:	ldr	r3, [r7]
   3c200:	cmp	r3, #0
   3c204:	beq	3c22c <npth_sleep@plt+0x26b3c>
   3c208:	mov	r0, #2
   3c20c:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3c210:	ldr	r3, [r7]
   3c214:	cmp	r3, r0
   3c218:	beq	3c224 <npth_sleep@plt+0x26b34>
   3c21c:	mov	r0, r3
   3c220:	bl	14cd0 <gpgrt_fclose@plt>
   3c224:	mov	r3, #0
   3c228:	str	r3, [r7]
   3c22c:	cmp	r6, #0
   3c230:	beq	3c3b8 <npth_sleep@plt+0x26cc8>
   3c234:	ldr	r1, [pc, #440]	; 3c3f4 <npth_sleep@plt+0x26d04>
   3c238:	mov	r0, r6
   3c23c:	bl	14760 <strcmp@plt>
   3c240:	cmp	r0, #0
   3c244:	beq	3c3a8 <npth_sleep@plt+0x26cb8>
   3c248:	mov	r2, #6
   3c24c:	ldr	r1, [pc, #420]	; 3c3f8 <npth_sleep@plt+0x26d08>
   3c250:	mov	r0, r6
   3c254:	bl	15624 <strncmp@plt>
   3c258:	mov	r4, r0
   3c25c:	mov	r0, r6
   3c260:	bl	14f58 <strlen@plt>
   3c264:	cmp	r4, #0
   3c268:	add	r4, r0, #20
   3c26c:	bne	3c320 <npth_sleep@plt+0x26c30>
   3c270:	ldrb	r3, [r6, #6]
   3c274:	cmp	r3, #0
   3c278:	beq	3c320 <npth_sleep@plt+0x26c30>
   3c27c:	mov	r8, #1
   3c280:	mov	r0, r4
   3c284:	bl	1467c <gcry_xmalloc@plt>
   3c288:	mov	r1, r6
   3c28c:	mvn	r4, #0
   3c290:	mov	r5, r0
   3c294:	add	r0, r0, #16
   3c298:	bl	14c88 <strcpy@plt>
   3c29c:	mov	r3, #0
   3c2a0:	str	r3, [r5, #12]
   3c2a4:	stmib	r5, {r3, r8}
   3c2a8:	str	r4, [r5]
   3c2ac:	ldr	r1, [pc, #328]	; 3c3fc <npth_sleep@plt+0x26d0c>
   3c2b0:	mov	r2, #0
   3c2b4:	str	r1, [sp, #20]
   3c2b8:	add	r1, sp, #24
   3c2bc:	str	r2, [sp, #16]
   3c2c0:	ldmdb	r1, {r0, r1}
   3c2c4:	ldr	ip, [pc, #308]	; 3c400 <npth_sleep@plt+0x26d10>
   3c2c8:	str	r2, [sp, #8]
   3c2cc:	add	r3, sp, #8
   3c2d0:	ldr	r2, [pc, #300]	; 3c404 <npth_sleep@plt+0x26d14>
   3c2d4:	stm	sp, {r0, r1}
   3c2d8:	str	r2, [sp, #12]
   3c2dc:	mov	r0, r5
   3c2e0:	ldm	r3, {r2, r3}
   3c2e4:	ldr	r1, [pc, #284]	; 3c408 <npth_sleep@plt+0x26d18>
   3c2e8:	str	r4, [ip]
   3c2ec:	bl	15420 <gpgrt_fopencookie@plt>
   3c2f0:	subs	r4, r0, #0
   3c2f4:	beq	3c3e0 <npth_sleep@plt+0x26cf0>
   3c2f8:	mov	r3, #0
   3c2fc:	mov	r1, r3
   3c300:	mov	r2, #1
   3c304:	mov	r0, r4
   3c308:	bl	14cdc <gpgrt_setvbuf@plt>
   3c30c:	mov	r3, #0
   3c310:	stm	r7, {r4, r8}
   3c314:	str	r3, [r7, #8]
   3c318:	add	sp, sp, #28
   3c31c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c320:	mov	r2, #9
   3c324:	ldr	r1, [pc, #224]	; 3c40c <npth_sleep@plt+0x26d1c>
   3c328:	mov	r0, r6
   3c32c:	bl	15624 <strncmp@plt>
   3c330:	cmp	r0, #0
   3c334:	moveq	r8, #2
   3c338:	beq	3c280 <npth_sleep@plt+0x26b90>
   3c33c:	mov	r0, r4
   3c340:	bl	1467c <gcry_xmalloc@plt>
   3c344:	mov	r1, r6
   3c348:	ldr	r9, [pc, #192]	; 3c410 <npth_sleep@plt+0x26d20>
   3c34c:	ldr	r8, [pc, #192]	; 3c414 <npth_sleep@plt+0x26d24>
   3c350:	mov	r5, r0
   3c354:	add	r0, r0, #16
   3c358:	bl	14c88 <strcpy@plt>
   3c35c:	mov	r3, #0
   3c360:	str	r3, [r5, #4]
   3c364:	str	r3, [r5, #12]
   3c368:	str	r3, [r5, #8]
   3c36c:	b	3c380 <npth_sleep@plt+0x26c90>
   3c370:	bl	15084 <__errno_location@plt>
   3c374:	ldr	r3, [r0]
   3c378:	cmp	r3, #4
   3c37c:	bne	3c3a0 <npth_sleep@plt+0x26cb0>
   3c380:	mov	r2, r9
   3c384:	mov	r1, r8
   3c388:	mov	r0, r6
   3c38c:	bl	14d30 <open64@plt>
   3c390:	cmn	r0, #1
   3c394:	mov	r4, r0
   3c398:	str	r0, [r5]
   3c39c:	beq	3c370 <npth_sleep@plt+0x26c80>
   3c3a0:	mov	r8, #0
   3c3a4:	b	3c2ac <npth_sleep@plt+0x26bbc>
   3c3a8:	mov	r0, #2
   3c3ac:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3c3b0:	bl	15648 <gpgrt_fileno@plt>
   3c3b4:	mov	r4, r0
   3c3b8:	mov	r0, #20
   3c3bc:	bl	1467c <gcry_xmalloc@plt>
   3c3c0:	mov	r8, #0
   3c3c4:	mov	r5, r0
   3c3c8:	str	r4, [r0]
   3c3cc:	strb	r8, [r0, #16]
   3c3d0:	str	r8, [r0, #4]
   3c3d4:	str	r8, [r0, #12]
   3c3d8:	str	r8, [r0, #8]
   3c3dc:	b	3c2ac <npth_sleep@plt+0x26bbc>
   3c3e0:	mov	r0, #2
   3c3e4:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3c3e8:	mov	r4, r0
   3c3ec:	b	3c2f8 <npth_sleep@plt+0x26c08>
   3c3f0:	andeq	sp, r6, r0, asr #14
   3c3f4:	andeq	r4, r5, r8, lsl r9
   3c3f8:			; <UNDEFINED> instruction: 0x000596b4
   3c3fc:	andeq	ip, r3, r8, lsr #3
   3c400:	andeq	sp, r6, r4, asr r5
   3c404:	andeq	ip, r3, r4, lsl fp
   3c408:	andeq	r5, r5, r4, lsl #16
   3c40c:			; <UNDEFINED> instruction: 0x000596bc
   3c410:			; <UNDEFINED> instruction: 0x000001b6
   3c414:	andeq	r0, r0, r1, asr #8
   3c418:	push	{r4, r5, r6, r7, r8, r9, lr}
   3c41c:	sub	sp, sp, #28
   3c420:	ldr	r6, [pc, #688]	; 3c6d8 <npth_sleep@plt+0x26fe8>
   3c424:	cmp	r0, #1
   3c428:	ldr	r3, [r6]
   3c42c:	str	r3, [sp, #20]
   3c430:	beq	3c508 <npth_sleep@plt+0x26e18>
   3c434:	ldr	r4, [pc, #672]	; 3c6dc <npth_sleep@plt+0x26fec>
   3c438:	mov	r5, r0
   3c43c:	mov	r7, r1
   3c440:	ldr	r3, [r4, #12]
   3c444:	ldr	r0, [r4, #4]
   3c448:	cmp	r3, #0
   3c44c:	bne	3c520 <npth_sleep@plt+0x26e30>
   3c450:	ldr	r3, [r4, #16]
   3c454:	orrs	r0, r0, r3
   3c458:	bne	3c6b8 <npth_sleep@plt+0x26fc8>
   3c45c:	ldr	r3, [r4, #100]	; 0x64
   3c460:	orrs	r3, r0, r3
   3c464:	bne	3c548 <npth_sleep@plt+0x26e58>
   3c468:	ldr	r3, [r4, #12]
   3c46c:	cmp	r3, #0
   3c470:	beq	3c5a0 <npth_sleep@plt+0x26eb0>
   3c474:	cmp	r7, #0
   3c478:	bne	3c4d0 <npth_sleep@plt+0x26de0>
   3c47c:	ldr	r2, [r4, #16]
   3c480:	ldr	r3, [r4, #12]
   3c484:	ldr	r1, [r4, #100]	; 0x64
   3c488:	orr	r3, r3, r2
   3c48c:	ldr	r2, [r4, #4]
   3c490:	orr	r3, r3, r1
   3c494:	orrs	r3, r3, r2
   3c498:	beq	3c4d0 <npth_sleep@plt+0x26de0>
   3c49c:	ldr	r1, [r4]
   3c4a0:	ldrb	r3, [r1, #2]
   3c4a4:	tst	r3, #1
   3c4a8:	beq	3c604 <npth_sleep@plt+0x26f14>
   3c4ac:	ldr	r3, [r1, #16]
   3c4b0:	ldr	r2, [r1, #8]
   3c4b4:	cmp	r3, r2
   3c4b8:	bcs	3c604 <npth_sleep@plt+0x26f14>
   3c4bc:	ldr	r2, [r1, #4]
   3c4c0:	add	r0, r3, #1
   3c4c4:	str	r0, [r1, #16]
   3c4c8:	mov	r1, #32
   3c4cc:	strb	r1, [r2, r3]
   3c4d0:	cmp	r5, #7
   3c4d4:	ldrls	pc, [pc, r5, lsl #2]
   3c4d8:	b	3c6c4 <npth_sleep@plt+0x26fd4>
   3c4dc:	andeq	ip, r3, r8, lsl #10
   3c4e0:	andeq	ip, r3, r8, lsl #10
   3c4e4:	andeq	ip, r3, r8, lsl #10
   3c4e8:	andeq	ip, r3, r8, lsl #10
   3c4ec:	andeq	ip, r3, r8, lsl #10
   3c4f0:	andeq	ip, r3, r4, ror #11
   3c4f4:	strdeq	ip, [r3], -r4
   3c4f8:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   3c4fc:	ldr	r1, [r4]
   3c500:	ldr	r0, [pc, #472]	; 3c6e0 <npth_sleep@plt+0x26ff0>
   3c504:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c508:	ldr	r2, [sp, #20]
   3c50c:	ldr	r3, [r6]
   3c510:	cmp	r2, r3
   3c514:	bne	3c6c0 <npth_sleep@plt+0x26fd0>
   3c518:	add	sp, sp, #28
   3c51c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c520:	cmp	r0, #0
   3c524:	ldr	r8, [r4]
   3c528:	beq	3c654 <npth_sleep@plt+0x26f64>
   3c52c:	mov	r1, r8
   3c530:	ldr	r0, [pc, #428]	; 3c6e4 <npth_sleep@plt+0x26ff4>
   3c534:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c538:	ldr	r0, [r4, #4]
   3c53c:	ldr	r3, [r4, #100]	; 0x64
   3c540:	orrs	r3, r0, r3
   3c544:	beq	3c468 <npth_sleep@plt+0x26d78>
   3c548:	ldr	r3, [r4, #104]	; 0x68
   3c54c:	cmp	r3, #0
   3c550:	beq	3c638 <npth_sleep@plt+0x26f48>
   3c554:	add	r0, sp, #16
   3c558:	blx	r3
   3c55c:	cmp	r0, #0
   3c560:	beq	3c638 <npth_sleep@plt+0x26f48>
   3c564:	ldr	r1, [pc, #380]	; 3c6e8 <npth_sleep@plt+0x26ff8>
   3c568:	cmp	r0, #1
   3c56c:	ldr	r8, [pc, #376]	; 3c6ec <npth_sleep@plt+0x26ffc>
   3c570:	ldr	r9, [r4]
   3c574:	movne	r8, r1
   3c578:	bl	14ec8 <getpid@plt>
   3c57c:	mov	r1, r8
   3c580:	ldr	r3, [sp, #16]
   3c584:	mov	r2, r0
   3c588:	mov	r0, r9
   3c58c:	bl	14f1c <gpgrt_fprintf_unlocked@plt>
   3c590:	ldr	r3, [r4, #12]
   3c594:	cmp	r3, #0
   3c598:	bne	3c610 <npth_sleep@plt+0x26f20>
   3c59c:	ldr	r3, [r4, #100]	; 0x64
   3c5a0:	ldr	r2, [r4, #16]
   3c5a4:	orrs	r3, r3, r2
   3c5a8:	beq	3c610 <npth_sleep@plt+0x26f20>
   3c5ac:	ldr	r1, [r4]
   3c5b0:	ldrb	r3, [r1, #2]
   3c5b4:	tst	r3, #1
   3c5b8:	beq	3c62c <npth_sleep@plt+0x26f3c>
   3c5bc:	ldr	r3, [r1, #16]
   3c5c0:	ldr	r2, [r1, #8]
   3c5c4:	cmp	r3, r2
   3c5c8:	bcs	3c62c <npth_sleep@plt+0x26f3c>
   3c5cc:	ldr	r2, [r1, #4]
   3c5d0:	add	r0, r3, #1
   3c5d4:	str	r0, [r1, #16]
   3c5d8:	mov	r1, #58	; 0x3a
   3c5dc:	strb	r1, [r2, r3]
   3c5e0:	b	3c474 <npth_sleep@plt+0x26d84>
   3c5e4:	ldr	r1, [r4]
   3c5e8:	ldr	r0, [pc, #256]	; 3c6f0 <npth_sleep@plt+0x27000>
   3c5ec:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c5f0:	b	3c508 <npth_sleep@plt+0x26e18>
   3c5f4:	ldr	r1, [r4]
   3c5f8:	ldr	r0, [pc, #244]	; 3c6f4 <npth_sleep@plt+0x27004>
   3c5fc:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c600:	b	3c508 <npth_sleep@plt+0x26e18>
   3c604:	mov	r0, #32
   3c608:	bl	14898 <_gpgrt_putc_overflow@plt>
   3c60c:	b	3c4d0 <npth_sleep@plt+0x26de0>
   3c610:	ldr	r3, [r4, #4]
   3c614:	cmp	r3, #0
   3c618:	beq	3c474 <npth_sleep@plt+0x26d84>
   3c61c:	ldr	r1, [r4]
   3c620:	ldrb	r3, [r1, #2]
   3c624:	tst	r3, #1
   3c628:	bne	3c5bc <npth_sleep@plt+0x26ecc>
   3c62c:	mov	r0, #58	; 0x3a
   3c630:	bl	14898 <_gpgrt_putc_overflow@plt>
   3c634:	b	3c474 <npth_sleep@plt+0x26d84>
   3c638:	ldr	r8, [r4]
   3c63c:	bl	14ec8 <getpid@plt>
   3c640:	ldr	r1, [pc, #176]	; 3c6f8 <npth_sleep@plt+0x27008>
   3c644:	mov	r2, r0
   3c648:	mov	r0, r8
   3c64c:	bl	14f1c <gpgrt_fprintf_unlocked@plt>
   3c650:	b	3c590 <npth_sleep@plt+0x26ea0>
   3c654:	bl	1497c <time@plt>
   3c658:	str	r0, [sp, #16]
   3c65c:	add	r0, sp, #16
   3c660:	bl	14e14 <localtime@plt>
   3c664:	mov	r1, r0
   3c668:	mov	r0, r8
   3c66c:	ldr	ip, [r1]
   3c670:	ldr	r3, [r1, #16]
   3c674:	ldr	r2, [r1, #20]
   3c678:	str	ip, [sp, #12]
   3c67c:	ldr	ip, [r1, #4]
   3c680:	add	r2, r2, #1888	; 0x760
   3c684:	str	ip, [sp, #8]
   3c688:	ldr	ip, [r1, #8]
   3c68c:	add	r3, r3, #1
   3c690:	str	ip, [sp, #4]
   3c694:	ldr	r1, [r1, #12]
   3c698:	add	r2, r2, #12
   3c69c:	str	r1, [sp]
   3c6a0:	ldr	r1, [pc, #84]	; 3c6fc <npth_sleep@plt+0x2700c>
   3c6a4:	bl	14f1c <gpgrt_fprintf_unlocked@plt>
   3c6a8:	ldr	r0, [r4, #4]
   3c6ac:	ldr	r3, [r4, #16]
   3c6b0:	orrs	r0, r0, r3
   3c6b4:	beq	3c45c <npth_sleep@plt+0x26d6c>
   3c6b8:	ldr	r8, [r4]
   3c6bc:	b	3c52c <npth_sleep@plt+0x26e3c>
   3c6c0:	bl	14a60 <__stack_chk_fail@plt>
   3c6c4:	mov	r2, r5
   3c6c8:	ldr	r0, [r4]
   3c6cc:	ldr	r1, [pc, #44]	; 3c700 <npth_sleep@plt+0x27010>
   3c6d0:	bl	14f1c <gpgrt_fprintf_unlocked@plt>
   3c6d4:	b	3c508 <npth_sleep@plt+0x26e18>
   3c6d8:	andeq	ip, r6, r8, lsr r8
   3c6dc:	andeq	sp, r6, r0, asr #14
   3c6e0:	andeq	r9, r5, r0, lsr #14
   3c6e4:	andeq	sp, r6, r4, asr r7
   3c6e8:	ldrdeq	r9, [r5], -r4
   3c6ec:	andeq	r9, r5, r8, asr #13
   3c6f0:	andeq	r9, r5, r8, lsl #14
   3c6f4:	andeq	r9, r5, r0, lsl r7
   3c6f8:	andeq	r9, r5, r0, lsl #14
   3c6fc:	andeq	r9, r5, r0, ror #13
   3c700:	andeq	r9, r5, r8, lsr #14
   3c704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c708:	sub	sp, sp, #20
   3c70c:	mov	r5, r3
   3c710:	ldr	r8, [sp, #56]	; 0x38
   3c714:	ldr	r4, [pc, #868]	; 3ca80 <npth_sleep@plt+0x27390>
   3c718:	cmp	r8, #0
   3c71c:	mov	sl, r0
   3c720:	ldrbne	r3, [r8]
   3c724:	ldr	r0, [r4]
   3c728:	streq	r8, [sp, #12]
   3c72c:	subne	r3, r3, #8
   3c730:	clzne	r3, r3
   3c734:	lsrne	r3, r3, #5
   3c738:	strne	r3, [sp, #12]
   3c73c:	cmp	r0, #0
   3c740:	mov	r7, r1
   3c744:	mov	r6, r2
   3c748:	ldr	fp, [sp, #60]	; 0x3c
   3c74c:	beq	3c9e0 <npth_sleep@plt+0x272f0>
   3c750:	bl	14cc4 <gpgrt_flockfile@plt>
   3c754:	ldr	r3, [r4, #8]
   3c758:	cmp	r3, #0
   3c75c:	cmpne	sl, #1
   3c760:	bne	3ca0c <npth_sleep@plt+0x2731c>
   3c764:	ldr	r9, [sp, #12]
   3c768:	mov	r3, #0
   3c76c:	mov	r1, r9
   3c770:	mov	r0, sl
   3c774:	str	r3, [r4, #8]
   3c778:	bl	3c418 <npth_sleep@plt+0x26d28>
   3c77c:	cmp	r9, #0
   3c780:	addne	r8, r8, #1
   3c784:	cmp	r8, #0
   3c788:	beq	3c930 <npth_sleep@plt+0x27240>
   3c78c:	cmp	r5, #0
   3c790:	ldr	r9, [r4]
   3c794:	beq	3c7a8 <npth_sleep@plt+0x270b8>
   3c798:	mov	r1, r9
   3c79c:	mov	r0, r5
   3c7a0:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c7a4:	ldr	r9, [r4]
   3c7a8:	cmp	r7, #0
   3c7ac:	beq	3c9cc <npth_sleep@plt+0x272dc>
   3c7b0:	ldr	fp, [pc, #716]	; 3ca84 <npth_sleep@plt+0x27394>
   3c7b4:	mov	r5, r8
   3c7b8:	b	3c808 <npth_sleep@plt+0x27118>
   3c7bc:	cmp	r8, r5
   3c7c0:	moveq	r2, #0
   3c7c4:	beq	3c7e4 <npth_sleep@plt+0x270f4>
   3c7c8:	ldr	r2, [r4, #16]
   3c7cc:	ldr	r0, [r4, #4]
   3c7d0:	orrs	r2, r2, r0
   3c7d4:	beq	3c7e4 <npth_sleep@plt+0x270f4>
   3c7d8:	ldr	r0, [pc, #680]	; 3ca88 <npth_sleep@plt+0x27398>
   3c7dc:	bl	14f58 <strlen@plt>
   3c7e0:	add	r2, r0, #2
   3c7e4:	sub	r3, r7, r5
   3c7e8:	add	r3, r3, #1
   3c7ec:	mov	r0, r9
   3c7f0:	stm	sp, {r3, r5}
   3c7f4:	ldr	r1, [pc, #656]	; 3ca8c <npth_sleep@plt+0x2739c>
   3c7f8:	mov	r3, fp
   3c7fc:	bl	14f1c <gpgrt_fprintf_unlocked@plt>
   3c800:	ldr	r9, [r4]
   3c804:	add	r5, r7, #1
   3c808:	mov	r1, #10
   3c80c:	mov	r0, r5
   3c810:	bl	14fa0 <strchr@plt>
   3c814:	subs	r7, r0, #0
   3c818:	bne	3c7bc <npth_sleep@plt+0x270cc>
   3c81c:	mov	r1, r9
   3c820:	mov	r0, r5
   3c824:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c828:	ldrb	r3, [r8]
   3c82c:	cmp	r3, #0
   3c830:	beq	3c930 <npth_sleep@plt+0x27240>
   3c834:	mov	r0, r8
   3c838:	bl	14f58 <strlen@plt>
   3c83c:	add	r0, r8, r0
   3c840:	ldrb	r3, [r0, #-1]
   3c844:	cmp	r3, #10
   3c848:	beq	3c930 <npth_sleep@plt+0x27240>
   3c84c:	mov	r3, #1
   3c850:	cmp	r6, #0
   3c854:	str	r3, [r4, #8]
   3c858:	beq	3ca4c <npth_sleep@plt+0x2735c>
   3c85c:	ldr	r1, [r4]
   3c860:	mov	r0, #10
   3c864:	bl	14898 <_gpgrt_putc_overflow@plt>
   3c868:	mov	r3, #0
   3c86c:	str	r3, [r4, #8]
   3c870:	ldr	r1, [sp, #12]
   3c874:	mov	r0, sl
   3c878:	bl	3c418 <npth_sleep@plt+0x26d28>
   3c87c:	ldr	r1, [r4]
   3c880:	ldr	r0, [pc, #520]	; 3ca90 <npth_sleep@plt+0x273a0>
   3c884:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c888:	ldr	r9, [pc, #516]	; 3ca94 <npth_sleep@plt+0x273a4>
   3c88c:	ldr	r1, [r4]
   3c890:	ldr	fp, [pc, #504]	; 3ca90 <npth_sleep@plt+0x273a0>
   3c894:	ldr	r8, [pc, #508]	; 3ca98 <npth_sleep@plt+0x273a8>
   3c898:	ldr	r7, [pc, #508]	; 3ca9c <npth_sleep@plt+0x273ac>
   3c89c:	mov	r5, #1
   3c8a0:	str	r5, [r4, #8]
   3c8a4:	ldrb	r0, [r6], #1
   3c8a8:	cmp	r0, #0
   3c8ac:	beq	3c904 <npth_sleep@plt+0x27214>
   3c8b0:	cmp	r0, #92	; 0x5c
   3c8b4:	str	r5, [r4, #8]
   3c8b8:	beq	3c954 <npth_sleep@plt+0x27264>
   3c8bc:	cmp	r0, #13
   3c8c0:	beq	3c964 <npth_sleep@plt+0x27274>
   3c8c4:	cmp	r0, #10
   3c8c8:	beq	3c974 <npth_sleep@plt+0x27284>
   3c8cc:	ldrb	r3, [r1, #2]
   3c8d0:	tst	r3, #1
   3c8d4:	beq	3c948 <npth_sleep@plt+0x27258>
   3c8d8:	ldr	r3, [r1, #16]
   3c8dc:	ldr	r2, [r1, #8]
   3c8e0:	cmp	r3, r2
   3c8e4:	bcs	3c948 <npth_sleep@plt+0x27258>
   3c8e8:	ldr	r2, [r1, #4]
   3c8ec:	add	ip, r3, #1
   3c8f0:	str	ip, [r1, #16]
   3c8f4:	strb	r0, [r2, r3]
   3c8f8:	ldrb	r0, [r6], #1
   3c8fc:	cmp	r0, #0
   3c900:	bne	3c8b0 <npth_sleep@plt+0x271c0>
   3c904:	ldr	r2, [r4, #8]
   3c908:	cmp	r2, #0
   3c90c:	bne	3c9b0 <npth_sleep@plt+0x272c0>
   3c910:	cmp	sl, #5
   3c914:	beq	3ca3c <npth_sleep@plt+0x2734c>
   3c918:	cmp	sl, #6
   3c91c:	beq	3ca5c <npth_sleep@plt+0x2736c>
   3c920:	mov	r0, r1
   3c924:	add	sp, sp, #20
   3c928:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c92c:	b	146ac <gpgrt_funlockfile@plt>
   3c930:	cmp	r6, #0
   3c934:	beq	3ca1c <npth_sleep@plt+0x2732c>
   3c938:	ldr	r3, [r4, #8]
   3c93c:	cmp	r3, #0
   3c940:	beq	3c870 <npth_sleep@plt+0x27180>
   3c944:	b	3c85c <npth_sleep@plt+0x2716c>
   3c948:	bl	14898 <_gpgrt_putc_overflow@plt>
   3c94c:	ldr	r1, [r4]
   3c950:	b	3c8a4 <npth_sleep@plt+0x271b4>
   3c954:	mov	r0, r7
   3c958:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c95c:	ldr	r1, [r4]
   3c960:	b	3c8a4 <npth_sleep@plt+0x271b4>
   3c964:	mov	r0, r8
   3c968:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c96c:	ldr	r1, [r4]
   3c970:	b	3c8a4 <npth_sleep@plt+0x271b4>
   3c974:	mov	r0, r9
   3c978:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c97c:	ldrb	r3, [r6]
   3c980:	cmp	r3, #0
   3c984:	streq	r3, [r4, #8]
   3c988:	ldreq	r1, [r4]
   3c98c:	beq	3c8a4 <npth_sleep@plt+0x271b4>
   3c990:	ldr	r1, [sp, #12]
   3c994:	mov	r0, sl
   3c998:	bl	3c418 <npth_sleep@plt+0x26d28>
   3c99c:	ldr	r1, [r4]
   3c9a0:	mov	r0, fp
   3c9a4:	bl	14b74 <gpgrt_fputs_unlocked@plt>
   3c9a8:	ldr	r1, [r4]
   3c9ac:	b	3c8a4 <npth_sleep@plt+0x271b4>
   3c9b0:	str	r0, [sp, #12]
   3c9b4:	mov	r0, #10
   3c9b8:	bl	14898 <_gpgrt_putc_overflow@plt>
   3c9bc:	ldr	r3, [sp, #12]
   3c9c0:	ldr	r1, [r4]
   3c9c4:	str	r3, [r4, #8]
   3c9c8:	b	3c910 <npth_sleep@plt+0x27220>
   3c9cc:	mov	r2, fp
   3c9d0:	mov	r0, r9
   3c9d4:	mov	r1, r8
   3c9d8:	bl	14778 <gpgrt_vfprintf_unlocked@plt>
   3c9dc:	b	3c828 <npth_sleep@plt+0x27138>
   3c9e0:	ldr	r0, [pc, #184]	; 3caa0 <npth_sleep@plt+0x273b0>
   3c9e4:	mvn	r1, #0
   3c9e8:	bl	3c1e8 <npth_sleep@plt+0x26af8>
   3c9ec:	ldr	r0, [r4]
   3c9f0:	cmp	r0, #0
   3c9f4:	bne	3c750 <npth_sleep@plt+0x27060>
   3c9f8:	ldr	r3, [pc, #164]	; 3caa4 <npth_sleep@plt+0x273b4>
   3c9fc:	ldr	r2, [pc, #164]	; 3caa8 <npth_sleep@plt+0x273b8>
   3ca00:	ldr	r1, [pc, #164]	; 3caac <npth_sleep@plt+0x273bc>
   3ca04:	ldr	r0, [pc, #164]	; 3cab0 <npth_sleep@plt+0x273c0>
   3ca08:	bl	156e4 <__assert_fail@plt>
   3ca0c:	ldr	r1, [r4]
   3ca10:	mov	r0, #10
   3ca14:	bl	14898 <_gpgrt_putc_overflow@plt>
   3ca18:	b	3c764 <npth_sleep@plt+0x27074>
   3ca1c:	cmp	sl, #5
   3ca20:	ldr	r1, [r4]
   3ca24:	bne	3c918 <npth_sleep@plt+0x27228>
   3ca28:	ldr	r3, [r4, #8]
   3ca2c:	cmp	r3, #0
   3ca30:	beq	3ca3c <npth_sleep@plt+0x2734c>
   3ca34:	mov	r0, #10
   3ca38:	bl	14898 <_gpgrt_putc_overflow@plt>
   3ca3c:	ldr	r0, [r4]
   3ca40:	bl	146ac <gpgrt_funlockfile@plt>
   3ca44:	mov	r0, #2
   3ca48:	bl	14ed4 <exit@plt>
   3ca4c:	cmp	sl, #5
   3ca50:	ldr	r1, [r4]
   3ca54:	bne	3c918 <npth_sleep@plt+0x27228>
   3ca58:	b	3ca34 <npth_sleep@plt+0x27344>
   3ca5c:	ldr	r3, [r4, #8]
   3ca60:	cmp	r3, #0
   3ca64:	bne	3ca74 <npth_sleep@plt+0x27384>
   3ca68:	ldr	r0, [r4]
   3ca6c:	bl	146ac <gpgrt_funlockfile@plt>
   3ca70:	bl	15630 <abort@plt>
   3ca74:	mov	r0, #10
   3ca78:	bl	14898 <_gpgrt_putc_overflow@plt>
   3ca7c:	b	3ca68 <npth_sleep@plt+0x27378>
   3ca80:	andeq	sp, r6, r0, asr #14
   3ca84:	andeq	r5, r5, r8, asr r2
   3ca88:	andeq	sp, r6, r4, asr r7
   3ca8c:	andeq	r9, r5, r8, ror #14
   3ca90:	andeq	r9, r5, r0, ror r7
   3ca94:	andeq	r9, r5, ip, ror r7
   3ca98:	andeq	r9, r5, r8, ror r7
   3ca9c:	andeq	r9, r5, r4, ror r7
   3caa0:	andeq	r4, r5, r8, lsl r9
   3caa4:	muleq	r5, ip, r6
   3caa8:	strdeq	r0, [r0], -r1
   3caac:	andeq	r9, r5, r4, asr #14
   3cab0:	andeq	r9, r5, ip, asr r7
   3cab4:	push	{r1, r2, r3}
   3cab8:	mov	r3, #0
   3cabc:	push	{r4, lr}
   3cac0:	sub	sp, sp, #20
   3cac4:	ldr	r4, [pc, #68]	; 3cb10 <npth_sleep@plt+0x27420>
   3cac8:	ldr	r2, [sp, #28]
   3cacc:	add	ip, sp, #32
   3cad0:	ldr	r1, [r4]
   3cad4:	stm	sp, {r2, ip}
   3cad8:	str	r1, [sp, #12]
   3cadc:	mov	r2, r3
   3cae0:	mov	r1, #1
   3cae4:	str	ip, [sp, #8]
   3cae8:	bl	3c704 <npth_sleep@plt+0x27014>
   3caec:	ldr	r2, [sp, #12]
   3caf0:	ldr	r3, [r4]
   3caf4:	cmp	r2, r3
   3caf8:	bne	3cb0c <npth_sleep@plt+0x2741c>
   3cafc:	add	sp, sp, #20
   3cb00:	pop	{r4, lr}
   3cb04:	add	sp, sp, #12
   3cb08:	bx	lr
   3cb0c:	bl	14a60 <__stack_chk_fail@plt>
   3cb10:	andeq	ip, r6, r8, lsr r8
   3cb14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cb18:	mov	r4, r0
   3cb1c:	ldr	r8, [pc, #1564]	; 3d140 <npth_sleep@plt+0x27a50>
   3cb20:	ldr	r0, [r0, #8]
   3cb24:	sub	sp, sp, #180	; 0xb4
   3cb28:	ldr	r3, [r8]
   3cb2c:	cmp	r0, #0
   3cb30:	mov	r7, r1
   3cb34:	mov	r9, r2
   3cb38:	str	r3, [sp, #172]	; 0xac
   3cb3c:	ldr	r6, [r4]
   3cb40:	beq	3ccfc <npth_sleep@plt+0x2760c>
   3cb44:	cmn	r6, #1
   3cb48:	beq	3cc4c <npth_sleep@plt+0x2755c>
   3cb4c:	ldr	sl, [pc, #1520]	; 3d144 <npth_sleep@plt+0x27a54>
   3cb50:	str	r6, [sl]
   3cb54:	cmp	r9, #0
   3cb58:	beq	3cc30 <npth_sleep@plt+0x27540>
   3cb5c:	mov	r5, r9
   3cb60:	b	3cb70 <npth_sleep@plt+0x27480>
   3cb64:	subs	r5, r5, r0
   3cb68:	add	r7, r7, r0
   3cb6c:	beq	3cc30 <npth_sleep@plt+0x27540>
   3cb70:	mov	r2, r5
   3cb74:	mov	r1, r7
   3cb78:	mov	r0, r6
   3cb7c:	bl	1518c <write@plt>
   3cb80:	cmp	r0, #0
   3cb84:	bge	3cb64 <npth_sleep@plt+0x27474>
   3cb88:	bl	15084 <__errno_location@plt>
   3cb8c:	ldr	r3, [r0]
   3cb90:	cmp	r3, #4
   3cb94:	beq	3cb70 <npth_sleep@plt+0x27480>
   3cb98:	ldr	r5, [pc, #1448]	; 3d148 <npth_sleep@plt+0x27a58>
   3cb9c:	ldr	r3, [r5, #112]	; 0x70
   3cba0:	cmp	r3, #0
   3cba4:	bne	3cc08 <npth_sleep@plt+0x27518>
   3cba8:	ldr	r3, [r4]
   3cbac:	cmn	r3, #1
   3cbb0:	beq	3cc30 <npth_sleep@plt+0x27540>
   3cbb4:	mov	r0, #2
   3cbb8:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3cbbc:	bl	15648 <gpgrt_fileno@plt>
   3cbc0:	bl	155d0 <isatty@plt>
   3cbc4:	cmp	r0, #0
   3cbc8:	beq	3cc08 <npth_sleep@plt+0x27518>
   3cbcc:	bl	15084 <__errno_location@plt>
   3cbd0:	ldrb	r3, [r4, #16]
   3cbd4:	cmp	r3, #0
   3cbd8:	mov	r5, r0
   3cbdc:	mov	r0, #2
   3cbe0:	beq	3ce0c <npth_sleep@plt+0x2771c>
   3cbe4:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3cbe8:	mov	r6, r0
   3cbec:	ldr	r0, [r5]
   3cbf0:	bl	14dcc <strerror@plt>
   3cbf4:	add	r2, r4, #16
   3cbf8:	ldr	r1, [pc, #1356]	; 3d14c <npth_sleep@plt+0x27a5c>
   3cbfc:	mov	r3, r0
   3cc00:	mov	r0, r6
   3cc04:	bl	15510 <gpgrt_fprintf@plt>
   3cc08:	ldr	r3, [r4, #12]
   3cc0c:	cmp	r3, #0
   3cc10:	beq	3cc30 <npth_sleep@plt+0x27540>
   3cc14:	ldr	r0, [r4]
   3cc18:	cmn	r0, #1
   3cc1c:	beq	3cc30 <npth_sleep@plt+0x27540>
   3cc20:	bl	15660 <close@plt>
   3cc24:	mvn	r3, #0
   3cc28:	str	r3, [r4]
   3cc2c:	str	r3, [sl]
   3cc30:	ldr	r2, [sp, #172]	; 0xac
   3cc34:	ldr	r3, [r8]
   3cc38:	mov	r0, r9
   3cc3c:	cmp	r2, r3
   3cc40:	bne	3d120 <npth_sleep@plt+0x27a30>
   3cc44:	add	sp, sp, #180	; 0xb4
   3cc48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cc4c:	mov	r3, #0
   3cc50:	add	r6, r4, #16
   3cc54:	mov	r0, r6
   3cc58:	str	r3, [r4, #12]
   3cc5c:	mov	r2, #6
   3cc60:	ldr	r1, [pc, #1256]	; 3d150 <npth_sleep@plt+0x27a60>
   3cc64:	bl	15624 <strncmp@plt>
   3cc68:	cmp	r0, #0
   3cc6c:	bne	3cc7c <npth_sleep@plt+0x2758c>
   3cc70:	ldrb	r3, [r4, #22]
   3cc74:	cmp	r3, #0
   3cc78:	bne	3cd10 <npth_sleep@plt+0x27620>
   3cc7c:	mov	r2, #9
   3cc80:	ldr	r1, [pc, #1228]	; 3d154 <npth_sleep@plt+0x27a64>
   3cc84:	mov	r0, r6
   3cc88:	bl	15624 <strncmp@plt>
   3cc8c:	mov	sl, #1
   3cc90:	strh	sl, [sp, #60]	; 0x3c
   3cc94:	cmp	r0, #0
   3cc98:	addeq	r5, r4, #25
   3cc9c:	movne	r5, r6
   3cca0:	ldrb	fp, [r5]
   3cca4:	cmp	fp, #0
   3cca8:	beq	3cf28 <npth_sleep@plt+0x27838>
   3ccac:	mov	r0, r5
   3ccb0:	bl	14f58 <strlen@plt>
   3ccb4:	cmp	r0, #106	; 0x6a
   3ccb8:	bls	3ce78 <npth_sleep@plt+0x27788>
   3ccbc:	ldr	r5, [pc, #1156]	; 3d148 <npth_sleep@plt+0x27a58>
   3ccc0:	mvn	r3, #0
   3ccc4:	str	r3, [r4]
   3ccc8:	ldr	r3, [r4, #4]
   3cccc:	ldr	r2, [r5, #112]	; 0x70
   3ccd0:	cmp	r3, #0
   3ccd4:	bne	3cfd4 <npth_sleep@plt+0x278e4>
   3ccd8:	cmp	r2, #0
   3ccdc:	beq	3cfe4 <npth_sleep@plt+0x278f4>
   3cce0:	ldr	r6, [r4]
   3cce4:	cmn	r6, #1
   3cce8:	beq	3d028 <npth_sleep@plt+0x27938>
   3ccec:	mov	r2, #0
   3ccf0:	mov	r3, #1
   3ccf4:	str	r2, [r4, #4]
   3ccf8:	str	r3, [r4, #12]
   3ccfc:	ldr	sl, [pc, #1088]	; 3d144 <npth_sleep@plt+0x27a54>
   3cd00:	cmn	r6, #1
   3cd04:	str	r6, [sl]
   3cd08:	beq	3cb98 <npth_sleep@plt+0x274a8>
   3cd0c:	b	3cb54 <npth_sleep@plt+0x27464>
   3cd10:	add	r5, r4, #22
   3cd14:	mov	r0, r5
   3cd18:	bl	14f58 <strlen@plt>
   3cd1c:	add	r0, r0, #1
   3cd20:	bl	146d0 <gcry_malloc@plt>
   3cd24:	subs	sl, r0, #0
   3cd28:	beq	3cfc8 <npth_sleep@plt+0x278d8>
   3cd2c:	ldrb	r3, [r4, #22]
   3cd30:	cmp	r3, #91	; 0x5b
   3cd34:	beq	3ce38 <npth_sleep@plt+0x27748>
   3cd38:	mov	r1, r5
   3cd3c:	bl	14c88 <strcpy@plt>
   3cd40:	mov	r1, #58	; 0x3a
   3cd44:	mov	r0, sl
   3cd48:	bl	14fa0 <strchr@plt>
   3cd4c:	cmp	r0, #0
   3cd50:	beq	3ce60 <npth_sleep@plt+0x27770>
   3cd54:	ldrb	r3, [r0, #1]
   3cd58:	add	ip, r0, #1
   3cd5c:	sub	r3, r3, #48	; 0x30
   3cd60:	uxtb	r2, r3
   3cd64:	cmp	r2, #9
   3cd68:	bhi	3ce60 <npth_sleep@plt+0x27770>
   3cd6c:	ldr	r5, [pc, #996]	; 3d158 <npth_sleep@plt+0x27a68>
   3cd70:	b	3cd84 <npth_sleep@plt+0x27694>
   3cd74:	add	r3, r3, r3, lsl #2
   3cd78:	add	r3, r2, r3, lsl #1
   3cd7c:	cmp	r3, r5
   3cd80:	bhi	3ce60 <npth_sleep@plt+0x27770>
   3cd84:	ldrb	r1, [ip, #1]!
   3cd88:	sub	r2, r1, #48	; 0x30
   3cd8c:	uxtb	lr, r2
   3cd90:	cmp	lr, #9
   3cd94:	bls	3cd74 <npth_sleep@plt+0x27684>
   3cd98:	adds	r2, r1, #0
   3cd9c:	movne	r2, #1
   3cda0:	cmp	r3, #0
   3cda4:	moveq	r2, #1
   3cda8:	cmp	r2, #0
   3cdac:	bne	3ce60 <npth_sleep@plt+0x27770>
   3cdb0:	rev16	r3, r3
   3cdb4:	mov	r1, #2
   3cdb8:	strh	r3, [sp, #18]
   3cdbc:	strb	r2, [r0]
   3cdc0:	str	r2, [sp, #20]
   3cdc4:	str	r2, [sp, #24]
   3cdc8:	str	r2, [sp, #28]
   3cdcc:	mov	r3, r1
   3cdd0:	add	r2, sp, #20
   3cdd4:	add	r5, sp, #16
   3cdd8:	mov	fp, #16
   3cddc:	strh	r1, [sp, #16]
   3cde0:	mov	r0, r3
   3cde4:	mov	r1, sl
   3cde8:	str	r3, [sp, #12]
   3cdec:	bl	148ec <inet_pton@plt>
   3cdf0:	ldr	r3, [sp, #12]
   3cdf4:	cmp	r0, #1
   3cdf8:	beq	3d124 <npth_sleep@plt+0x27a34>
   3cdfc:	mov	r0, sl
   3ce00:	bl	149dc <gcry_free@plt>
   3ce04:	ldr	r5, [pc, #828]	; 3d148 <npth_sleep@plt+0x27a58>
   3ce08:	b	3ccc0 <npth_sleep@plt+0x275d0>
   3ce0c:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3ce10:	ldr	r7, [r4]
   3ce14:	mov	r6, r0
   3ce18:	ldr	r0, [r5]
   3ce1c:	bl	14dcc <strerror@plt>
   3ce20:	mov	r2, r7
   3ce24:	ldr	r1, [pc, #816]	; 3d15c <npth_sleep@plt+0x27a6c>
   3ce28:	mov	r3, r0
   3ce2c:	mov	r0, r6
   3ce30:	bl	15510 <gpgrt_fprintf@plt>
   3ce34:	b	3cc08 <npth_sleep@plt+0x27518>
   3ce38:	add	r1, r4, #23
   3ce3c:	bl	14c88 <strcpy@plt>
   3ce40:	mov	r1, #93	; 0x5d
   3ce44:	mov	r0, sl
   3ce48:	bl	14fa0 <strchr@plt>
   3ce4c:	cmp	r0, #0
   3ce50:	beq	3ce60 <npth_sleep@plt+0x27770>
   3ce54:	ldrb	r3, [r0, #1]
   3ce58:	cmp	r3, #58	; 0x3a
   3ce5c:	beq	3d034 <npth_sleep@plt+0x27944>
   3ce60:	mov	r0, #22
   3ce64:	bl	153b4 <gpg_err_set_errno@plt>
   3ce68:	mov	r0, sl
   3ce6c:	bl	149dc <gcry_free@plt>
   3ce70:	ldr	r5, [pc, #720]	; 3d148 <npth_sleep@plt+0x27a58>
   3ce74:	b	3ccc0 <npth_sleep@plt+0x275d0>
   3ce78:	mov	r1, r5
   3ce7c:	mov	r2, #107	; 0x6b
   3ce80:	add	r0, sp, #62	; 0x3e
   3ce84:	bl	15108 <strncpy@plt>
   3ce88:	mov	r3, #0
   3ce8c:	add	r0, sp, #62	; 0x3e
   3ce90:	strb	r3, [sp, #169]	; 0xa9
   3ce94:	bl	14f58 <strlen@plt>
   3ce98:	mov	r3, sl
   3ce9c:	ldr	sl, [pc, #700]	; 3d160 <npth_sleep@plt+0x27a70>
   3cea0:	add	r5, sp, #60	; 0x3c
   3cea4:	add	fp, r0, #2
   3cea8:	mov	r0, r3
   3ceac:	mov	r2, #0
   3ceb0:	mov	r1, #1
   3ceb4:	bl	154ec <socket@plt>
   3ceb8:	cmn	r0, #1
   3cebc:	str	r0, [r4]
   3cec0:	ldreq	r5, [pc, #640]	; 3d148 <npth_sleep@plt+0x27a58>
   3cec4:	beq	3ccc8 <npth_sleep@plt+0x275d8>
   3cec8:	mov	r2, fp
   3cecc:	mov	r1, r5
   3ced0:	bl	15690 <connect@plt>
   3ced4:	cmn	r0, #1
   3ced8:	beq	3cf9c <npth_sleep@plt+0x278ac>
   3cedc:	ldr	r6, [r4]
   3cee0:	cmn	r6, #1
   3cee4:	bne	3ccec <npth_sleep@plt+0x275fc>
   3cee8:	ldr	r5, [pc, #600]	; 3d148 <npth_sleep@plt+0x27a58>
   3ceec:	ldr	r3, [r5, #112]	; 0x70
   3cef0:	cmp	r3, #0
   3cef4:	bne	3cfdc <npth_sleep@plt+0x278ec>
   3cef8:	ldr	r3, [r4, #4]
   3cefc:	cmp	r3, #0
   3cf00:	moveq	r3, #1
   3cf04:	streq	r3, [r4, #4]
   3cf08:	ldr	r3, [r5, #112]	; 0x70
   3cf0c:	ldr	sl, [pc, #560]	; 3d144 <npth_sleep@plt+0x27a54>
   3cf10:	cmp	r3, #0
   3cf14:	mvn	r3, #0
   3cf18:	str	r3, [sl]
   3cf1c:	str	r3, [r4]
   3cf20:	bne	3cc08 <npth_sleep@plt+0x27518>
   3cf24:	b	3cc30 <npth_sleep@plt+0x27540>
   3cf28:	ldr	r5, [pc, #536]	; 3d148 <npth_sleep@plt+0x27a58>
   3cf2c:	ldr	r3, [r5, #108]	; 0x6c
   3cf30:	blx	r3
   3cf34:	subs	r1, r0, #0
   3cf38:	ldrb	r3, [r1]
   3cf3c:	beq	3d13c <npth_sleep@plt+0x27a4c>
   3cf40:	cmp	r3, #0
   3cf44:	str	r1, [sp, #12]
   3cf48:	beq	3ccc0 <npth_sleep@plt+0x275d0>
   3cf4c:	bl	14f58 <strlen@plt>
   3cf50:	ldr	r1, [sp, #12]
   3cf54:	add	r0, r0, #7
   3cf58:	cmp	r0, #106	; 0x6a
   3cf5c:	bhi	3ccc0 <npth_sleep@plt+0x275d0>
   3cf60:	mov	r2, #107	; 0x6b
   3cf64:	add	r0, sp, #62	; 0x3e
   3cf68:	bl	15108 <strncpy@plt>
   3cf6c:	mov	r2, #108	; 0x6c
   3cf70:	ldr	r1, [pc, #492]	; 3d164 <npth_sleep@plt+0x27a74>
   3cf74:	add	r0, sp, #62	; 0x3e
   3cf78:	bl	15090 <__strcat_chk@plt>
   3cf7c:	add	r0, sp, #62	; 0x3e
   3cf80:	strb	fp, [sp, #169]	; 0xa9
   3cf84:	bl	14f58 <strlen@plt>
   3cf88:	add	r5, sp, #60	; 0x3c
   3cf8c:	mov	r3, sl
   3cf90:	add	sl, sp, #62	; 0x3e
   3cf94:	add	fp, r0, #2
   3cf98:	b	3cea8 <npth_sleep@plt+0x277b8>
   3cf9c:	ldr	r5, [pc, #420]	; 3d148 <npth_sleep@plt+0x27a58>
   3cfa0:	ldr	r2, [r4, #4]
   3cfa4:	ldr	r3, [r5, #112]	; 0x70
   3cfa8:	orrs	r3, r2, r3
   3cfac:	beq	3d0d4 <npth_sleep@plt+0x279e4>
   3cfb0:	ldr	r0, [r4]
   3cfb4:	bl	15660 <close@plt>
   3cfb8:	mvn	r3, #0
   3cfbc:	str	r3, [r4]
   3cfc0:	ldr	r3, [r5, #112]	; 0x70
   3cfc4:	b	3cef0 <npth_sleep@plt+0x27800>
   3cfc8:	bl	149dc <gcry_free@plt>
   3cfcc:	ldr	r5, [pc, #372]	; 3d148 <npth_sleep@plt+0x27a58>
   3cfd0:	b	3ccc0 <npth_sleep@plt+0x275d0>
   3cfd4:	cmp	r2, #0
   3cfd8:	beq	3cf08 <npth_sleep@plt+0x27818>
   3cfdc:	ldr	r6, [r4]
   3cfe0:	b	3ccfc <npth_sleep@plt+0x2760c>
   3cfe4:	mov	r0, #2
   3cfe8:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3cfec:	bl	15648 <gpgrt_fileno@plt>
   3cff0:	bl	155d0 <isatty@plt>
   3cff4:	cmp	r0, #0
   3cff8:	beq	3cedc <npth_sleep@plt+0x277ec>
   3cffc:	mov	r0, #2
   3d000:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3d004:	mov	r5, r0
   3d008:	bl	15084 <__errno_location@plt>
   3d00c:	ldr	r0, [r0]
   3d010:	bl	14dcc <strerror@plt>
   3d014:	ldr	r1, [pc, #332]	; 3d168 <npth_sleep@plt+0x27a78>
   3d018:	mov	r2, r0
   3d01c:	mov	r0, r5
   3d020:	bl	15510 <gpgrt_fprintf@plt>
   3d024:	b	3cedc <npth_sleep@plt+0x277ec>
   3d028:	ldr	sl, [pc, #276]	; 3d144 <npth_sleep@plt+0x27a54>
   3d02c:	str	r6, [sl]
   3d030:	b	3cb9c <npth_sleep@plt+0x274ac>
   3d034:	ldrb	r3, [r0, #2]
   3d038:	add	lr, r0, #2
   3d03c:	sub	r3, r3, #48	; 0x30
   3d040:	uxtb	r2, r3
   3d044:	cmp	r2, #9
   3d048:	bhi	3ce60 <npth_sleep@plt+0x27770>
   3d04c:	ldr	r5, [pc, #260]	; 3d158 <npth_sleep@plt+0x27a68>
   3d050:	b	3d064 <npth_sleep@plt+0x27974>
   3d054:	add	r3, r3, r3, lsl #2
   3d058:	add	r3, r2, r3, lsl #1
   3d05c:	cmp	r3, r5
   3d060:	bhi	3ce60 <npth_sleep@plt+0x27770>
   3d064:	ldrb	r1, [lr, #1]!
   3d068:	sub	r2, r1, #48	; 0x30
   3d06c:	uxtb	ip, r2
   3d070:	cmp	ip, #9
   3d074:	bls	3d054 <npth_sleep@plt+0x27964>
   3d078:	cmp	r1, #0
   3d07c:	clz	r2, r3
   3d080:	lsr	r2, r2, #5
   3d084:	moveq	r1, r2
   3d088:	movne	r1, #1
   3d08c:	cmp	r1, #0
   3d090:	bne	3ce60 <npth_sleep@plt+0x27770>
   3d094:	mov	r2, #10
   3d098:	rev16	r3, r3
   3d09c:	strh	r3, [sp, #34]	; 0x22
   3d0a0:	strh	r2, [sp, #32]
   3d0a4:	mov	r3, r2
   3d0a8:	strb	r1, [r0]
   3d0ac:	str	r1, [sp, #36]	; 0x24
   3d0b0:	str	r1, [sp, #40]	; 0x28
   3d0b4:	str	r1, [sp, #44]	; 0x2c
   3d0b8:	str	r1, [sp, #48]	; 0x30
   3d0bc:	str	r1, [sp, #52]	; 0x34
   3d0c0:	str	r1, [sp, #56]	; 0x38
   3d0c4:	add	r5, sp, #32
   3d0c8:	add	r2, sp, #40	; 0x28
   3d0cc:	mov	fp, #28
   3d0d0:	b	3cde0 <npth_sleep@plt+0x276f0>
   3d0d4:	mov	r0, #2
   3d0d8:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3d0dc:	bl	15648 <gpgrt_fileno@plt>
   3d0e0:	bl	155d0 <isatty@plt>
   3d0e4:	cmp	r0, #0
   3d0e8:	beq	3cfb0 <npth_sleep@plt+0x278c0>
   3d0ec:	mov	r0, #2
   3d0f0:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3d0f4:	mov	fp, r0
   3d0f8:	bl	15084 <__errno_location@plt>
   3d0fc:	ldr	r0, [r0]
   3d100:	bl	14dcc <strerror@plt>
   3d104:	mov	r3, sl
   3d108:	mov	r2, r6
   3d10c:	ldr	r1, [pc, #88]	; 3d16c <npth_sleep@plt+0x27a7c>
   3d110:	str	r0, [sp]
   3d114:	mov	r0, fp
   3d118:	bl	15510 <gpgrt_fprintf@plt>
   3d11c:	b	3cfb0 <npth_sleep@plt+0x278c0>
   3d120:	bl	14a60 <__stack_chk_fail@plt>
   3d124:	mov	r0, sl
   3d128:	str	r3, [sp, #12]
   3d12c:	ldr	sl, [pc, #44]	; 3d160 <npth_sleep@plt+0x27a70>
   3d130:	bl	149dc <gcry_free@plt>
   3d134:	ldr	r3, [sp, #12]
   3d138:	b	3cea8 <npth_sleep@plt+0x277b8>
   3d13c:	udf	#0
   3d140:	andeq	ip, r6, r8, lsr r8
   3d144:	andeq	sp, r6, r4, asr r5
   3d148:	andeq	sp, r6, r0, asr #14
   3d14c:	ldrdeq	r9, [r5], -r4
   3d150:			; <UNDEFINED> instruction: 0x000596b4
   3d154:			; <UNDEFINED> instruction: 0x000596bc
   3d158:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   3d15c:	strdeq	r9, [r5], -r0
   3d160:	andeq	r5, r5, r8, asr r2
   3d164:	andeq	r9, r5, r0, lsl #15
   3d168:	andeq	r9, r5, r8, lsl #15
   3d16c:			; <UNDEFINED> instruction: 0x000597b4
   3d170:	ldr	r3, [pc, #16]	; 3d188 <npth_sleep@plt+0x27a98>
   3d174:	cmp	r0, #0
   3d178:	movne	r2, #0
   3d17c:	ldr	r0, [r3, #116]	; 0x74
   3d180:	strne	r2, [r3, #116]	; 0x74
   3d184:	bx	lr
   3d188:	andeq	sp, r6, r0, asr #14
   3d18c:	ldr	r2, [pc, #12]	; 3d1a0 <npth_sleep@plt+0x27ab0>
   3d190:	ldr	r3, [r2, #116]	; 0x74
   3d194:	add	r3, r3, #1
   3d198:	str	r3, [r2, #116]	; 0x74
   3d19c:	bx	lr
   3d1a0:	andeq	sp, r6, r0, asr #14
   3d1a4:	ldr	r3, [pc, #12]	; 3d1b8 <npth_sleep@plt+0x27ac8>
   3d1a8:	cmp	r0, #0
   3d1ac:	mvn	r1, #0
   3d1b0:	moveq	r0, r3
   3d1b4:	b	3c1e8 <npth_sleep@plt+0x26af8>
   3d1b8:	andeq	r4, r5, r8, lsl r9
   3d1bc:	ldr	r3, [pc, #4]	; 3d1c8 <npth_sleep@plt+0x27ad8>
   3d1c0:	str	r0, [r3, #108]	; 0x6c
   3d1c4:	bx	lr
   3d1c8:	andeq	sp, r6, r0, asr #14
   3d1cc:	ldr	r3, [pc, #4]	; 3d1d8 <npth_sleep@plt+0x27ae8>
   3d1d0:	str	r0, [r3, #104]	; 0x68
   3d1d4:	bx	lr
   3d1d8:	andeq	sp, r6, r0, asr #14
   3d1dc:	cmp	r0, #0
   3d1e0:	push	{r4, r5, r6, lr}
   3d1e4:	mov	r4, r1
   3d1e8:	ldr	r5, [pc, #60]	; 3d22c <npth_sleep@plt+0x27b3c>
   3d1ec:	beq	3d208 <npth_sleep@plt+0x27b18>
   3d1f0:	mov	r1, r0
   3d1f4:	mov	r2, #79	; 0x4f
   3d1f8:	add	r0, r5, #20
   3d1fc:	bl	15108 <strncpy@plt>
   3d200:	mov	r3, #0
   3d204:	strb	r3, [r5, #99]	; 0x63
   3d208:	and	r1, r4, #1
   3d20c:	and	r2, r4, #2
   3d210:	and	r3, r4, #4
   3d214:	and	r4, r4, #256	; 0x100
   3d218:	str	r1, [r5, #16]
   3d21c:	str	r2, [r5, #12]
   3d220:	str	r3, [r5, #100]	; 0x64
   3d224:	str	r4, [r5, #112]	; 0x70
   3d228:	pop	{r4, r5, r6, pc}
   3d22c:	andeq	sp, r6, r0, asr #14
   3d230:	cmp	r0, #0
   3d234:	beq	3d284 <npth_sleep@plt+0x27b94>
   3d238:	ldr	r2, [pc, #76]	; 3d28c <npth_sleep@plt+0x27b9c>
   3d23c:	ldr	r3, [r2, #16]
   3d240:	ldr	r1, [r2, #12]
   3d244:	adds	r3, r3, #0
   3d248:	movne	r3, #1
   3d24c:	cmp	r1, #0
   3d250:	str	r3, [r0]
   3d254:	orrne	r3, r3, #2
   3d258:	strne	r3, [r0]
   3d25c:	ldr	r3, [r2, #100]	; 0x64
   3d260:	cmp	r3, #0
   3d264:	ldrne	r3, [r0]
   3d268:	orrne	r3, r3, #4
   3d26c:	strne	r3, [r0]
   3d270:	ldr	r3, [r2, #112]	; 0x70
   3d274:	cmp	r3, #0
   3d278:	ldrne	r3, [r0]
   3d27c:	orrne	r3, r3, #256	; 0x100
   3d280:	strne	r3, [r0]
   3d284:	ldr	r0, [pc, #4]	; 3d290 <npth_sleep@plt+0x27ba0>
   3d288:	bx	lr
   3d28c:	andeq	sp, r6, r0, asr #14
   3d290:	andeq	sp, r6, r4, asr r7
   3d294:	ldr	r3, [pc, #88]	; 3d2f4 <npth_sleep@plt+0x27c04>
   3d298:	push	{r4, lr}
   3d29c:	mov	r4, r0
   3d2a0:	ldr	r0, [r3]
   3d2a4:	cmp	r0, #0
   3d2a8:	beq	3d2cc <npth_sleep@plt+0x27bdc>
   3d2ac:	bl	15648 <gpgrt_fileno@plt>
   3d2b0:	cmn	r0, #1
   3d2b4:	sub	r3, r0, r4
   3d2b8:	clz	r3, r3
   3d2bc:	lsr	r3, r3, #5
   3d2c0:	moveq	r3, #0
   3d2c4:	cmp	r3, #0
   3d2c8:	bne	3d2ec <npth_sleep@plt+0x27bfc>
   3d2cc:	ldr	r3, [pc, #36]	; 3d2f8 <npth_sleep@plt+0x27c08>
   3d2d0:	ldr	r3, [r3]
   3d2d4:	cmn	r3, #1
   3d2d8:	sub	r0, r3, r4
   3d2dc:	clz	r0, r0
   3d2e0:	lsr	r0, r0, #5
   3d2e4:	moveq	r0, #0
   3d2e8:	pop	{r4, pc}
   3d2ec:	mov	r0, #1
   3d2f0:	pop	{r4, pc}
   3d2f4:	andeq	sp, r6, r0, asr #14
   3d2f8:	andeq	sp, r6, r4, asr r5
   3d2fc:	ldr	r3, [pc, #20]	; 3d318 <npth_sleep@plt+0x27c28>
   3d300:	ldr	r0, [r3]
   3d304:	cmp	r0, #0
   3d308:	beq	3d310 <npth_sleep@plt+0x27c20>
   3d30c:	b	15648 <gpgrt_fileno@plt>
   3d310:	mvn	r0, #0
   3d314:	bx	lr
   3d318:	andeq	sp, r6, r0, asr #14
   3d31c:	push	{r4, lr}
   3d320:	ldr	r4, [pc, #52]	; 3d35c <npth_sleep@plt+0x27c6c>
   3d324:	ldr	r0, [r4]
   3d328:	cmp	r0, #0
   3d32c:	popne	{r4, pc}
   3d330:	ldr	r0, [pc, #40]	; 3d360 <npth_sleep@plt+0x27c70>
   3d334:	mvn	r1, #0
   3d338:	bl	3c1e8 <npth_sleep@plt+0x26af8>
   3d33c:	ldr	r0, [r4]
   3d340:	cmp	r0, #0
   3d344:	popne	{r4, pc}
   3d348:	ldr	r3, [pc, #20]	; 3d364 <npth_sleep@plt+0x27c74>
   3d34c:	mov	r2, #672	; 0x2a0
   3d350:	ldr	r1, [pc, #16]	; 3d368 <npth_sleep@plt+0x27c78>
   3d354:	ldr	r0, [pc, #16]	; 3d36c <npth_sleep@plt+0x27c7c>
   3d358:	bl	156e4 <__assert_fail@plt>
   3d35c:	andeq	sp, r6, r0, asr #14
   3d360:	andeq	r4, r5, r8, lsl r9
   3d364:	andeq	r9, r5, r4, lsr #13
   3d368:	andeq	r9, r5, r4, asr #14
   3d36c:	andeq	r9, r5, ip, asr r7
   3d370:	push	{r1, r2, r3}
   3d374:	mov	r3, #0
   3d378:	push	{r4, lr}
   3d37c:	sub	sp, sp, #20
   3d380:	ldr	r4, [pc, #68]	; 3d3cc <npth_sleep@plt+0x27cdc>
   3d384:	ldr	r2, [sp, #28]
   3d388:	add	ip, sp, #32
   3d38c:	ldr	r1, [r4]
   3d390:	stm	sp, {r2, ip}
   3d394:	str	r1, [sp, #12]
   3d398:	mov	r2, r3
   3d39c:	mov	r1, r3
   3d3a0:	str	ip, [sp, #8]
   3d3a4:	bl	3c704 <npth_sleep@plt+0x27014>
   3d3a8:	ldr	r2, [sp, #12]
   3d3ac:	ldr	r3, [r4]
   3d3b0:	cmp	r2, r3
   3d3b4:	bne	3d3c8 <npth_sleep@plt+0x27cd8>
   3d3b8:	add	sp, sp, #20
   3d3bc:	pop	{r4, lr}
   3d3c0:	add	sp, sp, #12
   3d3c4:	bx	lr
   3d3c8:	bl	14a60 <__stack_chk_fail@plt>
   3d3cc:	andeq	ip, r6, r8, lsr r8
   3d3d0:	push	{lr}		; (str lr, [sp, #-4]!)
   3d3d4:	sub	sp, sp, #12
   3d3d8:	mov	r3, #0
   3d3dc:	stm	sp, {r1, r2}
   3d3e0:	mov	r2, r3
   3d3e4:	mov	r1, r3
   3d3e8:	bl	3c704 <npth_sleep@plt+0x27014>
   3d3ec:	add	sp, sp, #12
   3d3f0:	pop	{pc}		; (ldr pc, [sp], #4)
   3d3f4:	push	{lr}		; (str lr, [sp, #-4]!)
   3d3f8:	sub	sp, sp, #12
   3d3fc:	str	r2, [sp]
   3d400:	mov	r2, #0
   3d404:	str	r3, [sp, #4]
   3d408:	mov	r3, r1
   3d40c:	mov	r1, r2
   3d410:	bl	3c704 <npth_sleep@plt+0x27014>
   3d414:	add	sp, sp, #12
   3d418:	pop	{pc}		; (ldr pc, [sp], #4)
   3d41c:	b	3cab4 <npth_sleep@plt+0x273c4>
   3d420:	push	{r0, r1, r2, r3}
   3d424:	mov	r3, #0
   3d428:	push	{r4, lr}
   3d42c:	sub	sp, sp, #16
   3d430:	ldr	r4, [pc, #72]	; 3d480 <npth_sleep@plt+0x27d90>
   3d434:	ldr	r2, [sp, #24]
   3d438:	add	ip, sp, #28
   3d43c:	ldr	r0, [r4]
   3d440:	stm	sp, {r2, ip}
   3d444:	mov	r1, r3
   3d448:	mov	r2, r3
   3d44c:	str	r0, [sp, #12]
   3d450:	mov	r0, #2
   3d454:	str	ip, [sp, #8]
   3d458:	bl	3c704 <npth_sleep@plt+0x27014>
   3d45c:	ldr	r2, [sp, #12]
   3d460:	ldr	r3, [r4]
   3d464:	cmp	r2, r3
   3d468:	bne	3d47c <npth_sleep@plt+0x27d8c>
   3d46c:	add	sp, sp, #16
   3d470:	pop	{r4, lr}
   3d474:	add	sp, sp, #16
   3d478:	bx	lr
   3d47c:	bl	14a60 <__stack_chk_fail@plt>
   3d480:	andeq	ip, r6, r8, lsr r8
   3d484:	push	{r0, r1, r2, r3}
   3d488:	mov	r3, #0
   3d48c:	push	{r4, lr}
   3d490:	sub	sp, sp, #16
   3d494:	ldr	r4, [pc, #96]	; 3d4fc <npth_sleep@plt+0x27e0c>
   3d498:	ldr	r2, [sp, #24]
   3d49c:	add	ip, sp, #28
   3d4a0:	ldr	r0, [r4]
   3d4a4:	mov	r1, r3
   3d4a8:	stm	sp, {r2, ip}
   3d4ac:	str	r0, [sp, #12]
   3d4b0:	mov	r2, r3
   3d4b4:	mov	r0, #4
   3d4b8:	str	ip, [sp, #8]
   3d4bc:	bl	3c704 <npth_sleep@plt+0x27014>
   3d4c0:	ldr	r2, [pc, #56]	; 3d500 <npth_sleep@plt+0x27e10>
   3d4c4:	ldr	r1, [pc, #56]	; 3d504 <npth_sleep@plt+0x27e14>
   3d4c8:	ldr	r3, [r2, #116]	; 0x74
   3d4cc:	cmp	r3, r1
   3d4d0:	addle	r3, r3, #1
   3d4d4:	strle	r3, [r2, #116]	; 0x74
   3d4d8:	ldr	r2, [sp, #12]
   3d4dc:	ldr	r3, [r4]
   3d4e0:	cmp	r2, r3
   3d4e4:	bne	3d4f8 <npth_sleep@plt+0x27e08>
   3d4e8:	add	sp, sp, #16
   3d4ec:	pop	{r4, lr}
   3d4f0:	add	sp, sp, #16
   3d4f4:	bx	lr
   3d4f8:	bl	14a60 <__stack_chk_fail@plt>
   3d4fc:	andeq	ip, r6, r8, lsr r8
   3d500:	andeq	sp, r6, r0, asr #14
   3d504:	andeq	r7, r0, pc, lsr #10
   3d508:	push	{r0, r1, r2, r3}
   3d50c:	mov	r0, #5
   3d510:	push	{lr}		; (str lr, [sp, #-4]!)
   3d514:	sub	sp, sp, #20
   3d518:	ldr	r3, [pc, #40]	; 3d548 <npth_sleep@plt+0x27e58>
   3d51c:	ldr	r2, [sp, #24]
   3d520:	add	ip, sp, #28
   3d524:	ldr	lr, [r3]
   3d528:	mov	r3, #0
   3d52c:	stm	sp, {r2, ip}
   3d530:	mov	r1, r3
   3d534:	mov	r2, r3
   3d538:	str	lr, [sp, #12]
   3d53c:	str	ip, [sp, #8]
   3d540:	bl	3c704 <npth_sleep@plt+0x27014>
   3d544:	bl	15630 <abort@plt>
   3d548:	andeq	ip, r6, r8, lsr r8
   3d54c:	push	{r4, lr}
   3d550:	mov	r4, r0
   3d554:	bl	3fa84 <npth_sleep@plt+0x2a394>
   3d558:	cmp	r0, #0
   3d55c:	beq	3d570 <npth_sleep@plt+0x27e80>
   3d560:	mov	r1, r4
   3d564:	mov	r0, #0
   3d568:	pop	{r4, lr}
   3d56c:	b	3c1e8 <npth_sleep@plt+0x26af8>
   3d570:	bl	15084 <__errno_location@plt>
   3d574:	ldr	r0, [r0]
   3d578:	bl	14dcc <strerror@plt>
   3d57c:	mov	r1, r0
   3d580:	ldr	r0, [pc]	; 3d588 <npth_sleep@plt+0x27e98>
   3d584:	bl	3d508 <npth_sleep@plt+0x27e18>
   3d588:	andeq	r9, r5, ip, lsl r8
   3d58c:	push	{r0, r1, r2, r3}
   3d590:	mov	r0, #6
   3d594:	push	{lr}		; (str lr, [sp, #-4]!)
   3d598:	sub	sp, sp, #20
   3d59c:	ldr	r3, [pc, #40]	; 3d5cc <npth_sleep@plt+0x27edc>
   3d5a0:	ldr	r2, [sp, #24]
   3d5a4:	add	ip, sp, #28
   3d5a8:	ldr	lr, [r3]
   3d5ac:	mov	r3, #0
   3d5b0:	stm	sp, {r2, ip}
   3d5b4:	mov	r1, r3
   3d5b8:	mov	r2, r3
   3d5bc:	str	lr, [sp, #12]
   3d5c0:	str	ip, [sp, #8]
   3d5c4:	bl	3c704 <npth_sleep@plt+0x27014>
   3d5c8:	bl	15630 <abort@plt>
   3d5cc:	andeq	ip, r6, r8, lsr r8
   3d5d0:	push	{r0, r1, r2, r3}
   3d5d4:	mov	r3, #0
   3d5d8:	push	{r4, lr}
   3d5dc:	sub	sp, sp, #16
   3d5e0:	ldr	r4, [pc, #72]	; 3d630 <npth_sleep@plt+0x27f40>
   3d5e4:	ldr	r2, [sp, #24]
   3d5e8:	add	ip, sp, #28
   3d5ec:	ldr	r0, [r4]
   3d5f0:	stm	sp, {r2, ip}
   3d5f4:	mov	r1, r3
   3d5f8:	mov	r2, r3
   3d5fc:	str	r0, [sp, #12]
   3d600:	mov	r0, #7
   3d604:	str	ip, [sp, #8]
   3d608:	bl	3c704 <npth_sleep@plt+0x27014>
   3d60c:	ldr	r2, [sp, #12]
   3d610:	ldr	r3, [r4]
   3d614:	cmp	r2, r3
   3d618:	bne	3d62c <npth_sleep@plt+0x27f3c>
   3d61c:	add	sp, sp, #16
   3d620:	pop	{r4, lr}
   3d624:	add	sp, sp, #16
   3d628:	bx	lr
   3d62c:	bl	14a60 <__stack_chk_fail@plt>
   3d630:	andeq	ip, r6, r8, lsr r8
   3d634:	push	{r1, r2, r3}
   3d638:	mov	r3, #0
   3d63c:	push	{r4, lr}
   3d640:	sub	sp, sp, #20
   3d644:	ldr	r4, [pc, #72]	; 3d694 <npth_sleep@plt+0x27fa4>
   3d648:	ldr	r1, [sp, #28]
   3d64c:	add	ip, sp, #32
   3d650:	ldr	lr, [r4]
   3d654:	mov	r2, r0
   3d658:	stm	sp, {r1, ip}
   3d65c:	mov	r0, #7
   3d660:	mov	r1, r3
   3d664:	str	lr, [sp, #12]
   3d668:	str	ip, [sp, #8]
   3d66c:	bl	3c704 <npth_sleep@plt+0x27014>
   3d670:	ldr	r2, [sp, #12]
   3d674:	ldr	r3, [r4]
   3d678:	cmp	r2, r3
   3d67c:	bne	3d690 <npth_sleep@plt+0x27fa0>
   3d680:	add	sp, sp, #20
   3d684:	pop	{r4, lr}
   3d688:	add	sp, sp, #12
   3d68c:	bx	lr
   3d690:	bl	14a60 <__stack_chk_fail@plt>
   3d694:	andeq	ip, r6, r8, lsr r8
   3d698:	push	{r0, r1, r2, r3}
   3d69c:	mov	r3, #0
   3d6a0:	push	{r4, lr}
   3d6a4:	sub	sp, sp, #16
   3d6a8:	ldr	r4, [pc, #80]	; 3d700 <npth_sleep@plt+0x28010>
   3d6ac:	ldr	r0, [sp, #24]
   3d6b0:	add	ip, sp, #28
   3d6b4:	ldr	r1, [r4]
   3d6b8:	str	r0, [sp]
   3d6bc:	subs	r0, r0, r3
   3d6c0:	mov	r2, r3
   3d6c4:	movne	r0, #1
   3d6c8:	str	r1, [sp, #12]
   3d6cc:	str	ip, [sp, #4]
   3d6d0:	mov	r1, r3
   3d6d4:	str	ip, [sp, #8]
   3d6d8:	bl	3c704 <npth_sleep@plt+0x27014>
   3d6dc:	ldr	r2, [sp, #12]
   3d6e0:	ldr	r3, [r4]
   3d6e4:	cmp	r2, r3
   3d6e8:	bne	3d6fc <npth_sleep@plt+0x2800c>
   3d6ec:	add	sp, sp, #16
   3d6f0:	pop	{r4, lr}
   3d6f4:	add	sp, sp, #16
   3d6f8:	bx	lr
   3d6fc:	bl	14a60 <__stack_chk_fail@plt>
   3d700:	andeq	ip, r6, r8, lsr r8
   3d704:	mov	r1, #0
   3d708:	mov	r0, #1
   3d70c:	b	3cab4 <npth_sleep@plt+0x273c4>
   3d710:	push	{r4, r5, r6, r7, r8, lr}
   3d714:	subs	r7, r0, #0
   3d718:	mov	r4, r1
   3d71c:	mov	r5, r2
   3d720:	beq	3d7a0 <npth_sleep@plt+0x280b0>
   3d724:	ldrb	r3, [r7]
   3d728:	cmp	r3, #0
   3d72c:	bne	3d788 <npth_sleep@plt+0x28098>
   3d730:	cmp	r5, #0
   3d734:	bne	3d744 <npth_sleep@plt+0x28054>
   3d738:	ldr	r0, [pc, #132]	; 3d7c4 <npth_sleep@plt+0x280d4>
   3d73c:	pop	{r4, r5, r6, r7, r8, lr}
   3d740:	b	3d698 <npth_sleep@plt+0x27fa8>
   3d744:	ldr	r0, [pc, #124]	; 3d7c8 <npth_sleep@plt+0x280d8>
   3d748:	ldrb	r1, [r4], #1
   3d74c:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3d750:	cmp	r5, #1
   3d754:	sub	r5, r5, #2
   3d758:	beq	3d738 <npth_sleep@plt+0x28048>
   3d75c:	add	r5, r5, #1
   3d760:	ldr	r6, [pc, #100]	; 3d7cc <npth_sleep@plt+0x280dc>
   3d764:	add	r5, r4, r5
   3d768:	ldrb	r1, [r4], #1
   3d76c:	mov	r0, r6
   3d770:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3d774:	cmp	r4, r5
   3d778:	bne	3d768 <npth_sleep@plt+0x28078>
   3d77c:	cmp	r7, #0
   3d780:	popeq	{r4, r5, r6, r7, r8, pc}
   3d784:	b	3d738 <npth_sleep@plt+0x28048>
   3d788:	mov	r1, r7
   3d78c:	ldr	r0, [pc, #60]	; 3d7d0 <npth_sleep@plt+0x280e0>
   3d790:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   3d794:	cmp	r5, #0
   3d798:	beq	3d738 <npth_sleep@plt+0x28048>
   3d79c:	b	3d744 <npth_sleep@plt+0x28054>
   3d7a0:	cmp	r2, #0
   3d7a4:	popeq	{r4, r5, r6, r7, r8, pc}
   3d7a8:	ldr	r0, [pc, #24]	; 3d7c8 <npth_sleep@plt+0x280d8>
   3d7ac:	ldrb	r1, [r4], #1
   3d7b0:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3d7b4:	cmp	r5, #1
   3d7b8:	sub	r5, r5, #2
   3d7bc:	bne	3d75c <npth_sleep@plt+0x2806c>
   3d7c0:	pop	{r4, r5, r6, r7, r8, pc}
   3d7c4:	andeq	sl, r5, r8, lsl #17
   3d7c8:	andeq	r8, r5, r0, lsr #26
   3d7cc:	andeq	r9, r5, ip, lsr r8
   3d7d0:	andeq	r9, r5, r8, lsr r8
   3d7d4:	mov	r1, r0
   3d7d8:	ldr	r0, [pc]	; 3d7e0 <npth_sleep@plt+0x280f0>
   3d7dc:	b	3d5d0 <npth_sleep@plt+0x27ee0>
   3d7e0:	andeq	r9, r5, r4, asr #16
   3d7e4:	push	{lr}		; (str lr, [sp, #-4]!)
   3d7e8:	sub	sp, sp, #12
   3d7ec:	mov	r3, r1
   3d7f0:	str	r2, [sp]
   3d7f4:	ldr	r1, [pc, #12]	; 3d808 <npth_sleep@plt+0x28118>
   3d7f8:	mov	r2, r0
   3d7fc:	mov	r0, #6
   3d800:	bl	3d370 <npth_sleep@plt+0x27c80>
   3d804:	bl	15630 <abort@plt>
   3d808:	andeq	r9, r5, r4, ror #16
   3d80c:	push	{lr}		; (str lr, [sp, #-4]!)
   3d810:	sub	sp, sp, #12
   3d814:	stm	sp, {r1, r2}
   3d818:	mov	r2, r0
   3d81c:	ldr	r1, [pc, #8]	; 3d82c <npth_sleep@plt+0x2813c>
   3d820:	mov	r0, #6
   3d824:	bl	3d370 <npth_sleep@plt+0x27c80>
   3d828:	bl	15630 <abort@plt>
   3d82c:	andeq	r9, r5, r4, lsl #17
   3d830:	mvn	r2, #0
   3d834:	b	15330 <__explicit_bzero_chk@plt>
   3d838:	push	{r4, r5, r6, lr}
   3d83c:	sub	sp, sp, #216	; 0xd8
   3d840:	ldr	r4, [pc, #160]	; 3d8e8 <npth_sleep@plt+0x281f8>
   3d844:	mov	r5, r0
   3d848:	mov	r6, r1
   3d84c:	ldr	r3, [r4]
   3d850:	str	r3, [sp, #212]	; 0xd4
   3d854:	bl	380dc <npth_sleep@plt+0x229ec>
   3d858:	cmp	r0, #0
   3d85c:	moveq	r0, #1
   3d860:	bne	3d87c <npth_sleep@plt+0x2818c>
   3d864:	ldr	r2, [sp, #212]	; 0xd4
   3d868:	ldr	r3, [r4]
   3d86c:	cmp	r2, r3
   3d870:	bne	3d8e4 <npth_sleep@plt+0x281f4>
   3d874:	add	sp, sp, #216	; 0xd8
   3d878:	pop	{r4, r5, r6, pc}
   3d87c:	mov	r1, r5
   3d880:	mov	r2, sp
   3d884:	mov	r0, #3
   3d888:	bl	155c4 <__xstat64@plt>
   3d88c:	cmp	r0, #0
   3d890:	beq	3d89c <npth_sleep@plt+0x281ac>
   3d894:	mov	r0, #0
   3d898:	b	3d864 <npth_sleep@plt+0x28174>
   3d89c:	mov	r1, r6
   3d8a0:	add	r2, sp, #104	; 0x68
   3d8a4:	mov	r0, #3
   3d8a8:	bl	155c4 <__xstat64@plt>
   3d8ac:	cmp	r0, #0
   3d8b0:	bne	3d894 <npth_sleep@plt+0x281a4>
   3d8b4:	ldrd	r0, [sp]
   3d8b8:	ldrd	r2, [sp, #104]	; 0x68
   3d8bc:	cmp	r1, r3
   3d8c0:	cmpeq	r0, r2
   3d8c4:	bne	3d894 <npth_sleep@plt+0x281a4>
   3d8c8:	ldrd	r0, [sp, #96]	; 0x60
   3d8cc:	ldrd	r2, [sp, #200]	; 0xc8
   3d8d0:	cmp	r1, r3
   3d8d4:	cmpeq	r0, r2
   3d8d8:	moveq	r0, #1
   3d8dc:	movne	r0, #0
   3d8e0:	b	3d864 <npth_sleep@plt+0x28174>
   3d8e4:	bl	14a60 <__stack_chk_fail@plt>
   3d8e8:	andeq	ip, r6, r8, lsr r8
   3d8ec:	push	{r4, r5, r6, lr}
   3d8f0:	ldr	r5, [pc, #44]	; 3d924 <npth_sleep@plt+0x28234>
   3d8f4:	ldr	r3, [r5]
   3d8f8:	cmp	r3, #0
   3d8fc:	popeq	{r4, r5, r6, pc}
   3d900:	ldr	r4, [r3]
   3d904:	ldr	r3, [r3, #4]
   3d908:	blx	r3
   3d90c:	ldr	r0, [r5]
   3d910:	bl	14880 <free@plt>
   3d914:	subs	r3, r4, #0
   3d918:	str	r4, [r5]
   3d91c:	bne	3d900 <npth_sleep@plt+0x28210>
   3d920:	pop	{r4, r5, r6, pc}
   3d924:			; <UNDEFINED> instruction: 0x0006d7b8
   3d928:	sub	r2, r0, #1
   3d92c:	cmp	r2, #1
   3d930:	bhi	3d974 <npth_sleep@plt+0x28284>
   3d934:	cmp	r1, #0
   3d938:	push	{r4, lr}
   3d93c:	mov	r4, r1
   3d940:	beq	3d960 <npth_sleep@plt+0x28270>
   3d944:	cmp	r0, #1
   3d948:	movne	r0, #2
   3d94c:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3d950:	mov	r1, r0
   3d954:	mov	r0, r4
   3d958:	pop	{r4, lr}
   3d95c:	b	15228 <gpgrt_fputs@plt>
   3d960:	cmp	r0, #1
   3d964:	movne	r0, #2
   3d968:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3d96c:	pop	{r4, lr}
   3d970:	b	14ae4 <gpgrt_fflush@plt>
   3d974:	mvn	r0, #0
   3d978:	bx	lr
   3d97c:	push	{r4, r5, r6, lr}
   3d980:	ldr	r6, [pc, #84]	; 3d9dc <npth_sleep@plt+0x282ec>
   3d984:	ldr	r5, [r6]
   3d988:	cmp	r5, #0
   3d98c:	beq	3d9bc <npth_sleep@plt+0x282cc>
   3d990:	ldr	r3, [r5, #4]
   3d994:	cmp	r0, r3
   3d998:	popeq	{r4, r5, r6, pc}
   3d99c:	mov	r3, r5
   3d9a0:	b	3d9b0 <npth_sleep@plt+0x282c0>
   3d9a4:	ldr	r2, [r3, #4]
   3d9a8:	cmp	r2, r0
   3d9ac:	popeq	{r4, r5, r6, pc}
   3d9b0:	ldr	r3, [r3]
   3d9b4:	cmp	r3, #0
   3d9b8:	bne	3d9a4 <npth_sleep@plt+0x282b4>
   3d9bc:	mov	r4, r0
   3d9c0:	mov	r0, #8
   3d9c4:	bl	14d90 <malloc@plt>
   3d9c8:	cmp	r0, #0
   3d9cc:	strne	r0, [r6]
   3d9d0:	strne	r4, [r0, #4]
   3d9d4:	strne	r5, [r0]
   3d9d8:	pop	{r4, r5, r6, pc}
   3d9dc:			; <UNDEFINED> instruction: 0x0006d7b8
   3d9e0:	bx	lr
   3d9e4:	ldr	r3, [pc, #136]	; 3da74 <npth_sleep@plt+0x28384>
   3d9e8:	push	{r4, r5, r6, lr}
   3d9ec:	str	r0, [r3, #4]
   3d9f0:	ldr	r0, [pc, #128]	; 3da78 <npth_sleep@plt+0x28388>
   3d9f4:	bl	4f098 <npth_sleep@plt+0x399a8>
   3d9f8:	mov	r0, #0
   3d9fc:	bl	399f0 <npth_sleep@plt+0x24300>
   3da00:	ldr	r0, [pc, #116]	; 3da7c <npth_sleep@plt+0x2838c>
   3da04:	bl	14c40 <gcry_check_version@plt>
   3da08:	subs	r4, r0, #0
   3da0c:	beq	3da48 <npth_sleep@plt+0x28358>
   3da10:	bl	15468 <gpg_err_init@plt>
   3da14:	ldr	r0, [pc, #100]	; 3da80 <npth_sleep@plt+0x28390>
   3da18:	bl	14a78 <gpgrt_set_alloc_func@plt>
   3da1c:	mov	r0, #0
   3da20:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3da24:	mov	r0, #1
   3da28:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3da2c:	mov	r0, #2
   3da30:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   3da34:	ldr	r0, [pc, #72]	; 3da84 <npth_sleep@plt+0x28394>
   3da38:	bl	3a390 <npth_sleep@plt+0x24ca0>
   3da3c:	ldr	r0, [pc, #68]	; 3da88 <npth_sleep@plt+0x28398>
   3da40:	pop	{r4, r5, r6, lr}
   3da44:	b	3d1bc <npth_sleep@plt+0x27acc>
   3da48:	mov	r2, #5
   3da4c:	ldr	r1, [pc, #56]	; 3da8c <npth_sleep@plt+0x2839c>
   3da50:	bl	14a3c <dcgettext@plt>
   3da54:	mov	r5, r0
   3da58:	mov	r0, r4
   3da5c:	bl	14c40 <gcry_check_version@plt>
   3da60:	ldr	r2, [pc, #20]	; 3da7c <npth_sleep@plt+0x2838c>
   3da64:	ldr	r1, [pc, #36]	; 3da90 <npth_sleep@plt+0x283a0>
   3da68:	mov	r3, r0
   3da6c:	mov	r0, r5
   3da70:	bl	3d508 <npth_sleep@plt+0x27e18>
   3da74:			; <UNDEFINED> instruction: 0x0006d7b8
   3da78:	andeq	sp, r3, ip, ror #17
   3da7c:	andeq	r9, r5, ip, lsr #17
   3da80:	andeq	r5, r1, r0, lsl r2
   3da84:	andeq	sp, r3, r8, lsr #18
   3da88:	andeq	r0, r4, r0, lsr r1
   3da8c:			; <UNDEFINED> instruction: 0x000598b4
   3da90:			; <UNDEFINED> instruction: 0x0004f4b0
   3da94:	subs	r3, r0, #0
   3da98:	push	{r4, r5, r6, lr}
   3da9c:	beq	3daf0 <npth_sleep@plt+0x28400>
   3daa0:	mov	r4, r3
   3daa4:	mov	r3, #0
   3daa8:	mov	r2, r3
   3daac:	mov	r1, #3
   3dab0:	bl	14c70 <gcry_sexp_sprint@plt>
   3dab4:	subs	r6, r0, #0
   3dab8:	beq	3daf0 <npth_sleep@plt+0x28400>
   3dabc:	bl	146d0 <gcry_malloc@plt>
   3dac0:	cmp	r0, #0
   3dac4:	mov	r5, r0
   3dac8:	beq	3daf0 <npth_sleep@plt+0x28400>
   3dacc:	mov	r2, r0
   3dad0:	mov	r3, r6
   3dad4:	mov	r0, r4
   3dad8:	mov	r1, #3
   3dadc:	bl	14c70 <gcry_sexp_sprint@plt>
   3dae0:	cmp	r0, #0
   3dae4:	beq	3dafc <npth_sleep@plt+0x2840c>
   3dae8:	mov	r0, r5
   3daec:	pop	{r4, r5, r6, pc}
   3daf0:	mov	r5, #0
   3daf4:	mov	r0, r5
   3daf8:	pop	{r4, r5, r6, pc}
   3dafc:	ldr	r2, [pc, #8]	; 3db0c <npth_sleep@plt+0x2841c>
   3db00:	mov	r1, #69	; 0x45
   3db04:	ldr	r0, [pc, #4]	; 3db10 <npth_sleep@plt+0x28420>
   3db08:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   3db0c:	ldrdeq	r9, [r5], -r8
   3db10:	andeq	r9, r5, r8, ror #17
   3db14:	push	{r4, r5, lr}
   3db18:	mov	r3, #0
   3db1c:	ldr	r4, [pc, #112]	; 3db94 <npth_sleep@plt+0x284a4>
   3db20:	sub	sp, sp, #12
   3db24:	mov	r2, r3
   3db28:	ldr	ip, [r4]
   3db2c:	mov	r5, r0
   3db30:	str	ip, [sp, #4]
   3db34:	bl	15678 <gcry_sexp_canon_len@plt>
   3db38:	subs	r3, r0, #0
   3db3c:	beq	3db70 <npth_sleep@plt+0x28480>
   3db40:	mov	r2, r5
   3db44:	mov	r1, #0
   3db48:	mov	r0, sp
   3db4c:	bl	14934 <gcry_sexp_sscan@plt>
   3db50:	cmp	r0, #0
   3db54:	bne	3db70 <npth_sleep@plt+0x28480>
   3db58:	ldr	r0, [sp]
   3db5c:	bl	3da94 <npth_sleep@plt+0x283a4>
   3db60:	mov	r5, r0
   3db64:	ldr	r0, [sp]
   3db68:	bl	148d4 <gcry_sexp_release@plt>
   3db6c:	b	3db74 <npth_sleep@plt+0x28484>
   3db70:	mov	r5, #0
   3db74:	ldr	r2, [sp, #4]
   3db78:	ldr	r3, [r4]
   3db7c:	mov	r0, r5
   3db80:	cmp	r2, r3
   3db84:	bne	3db90 <npth_sleep@plt+0x284a0>
   3db88:	add	sp, sp, #12
   3db8c:	pop	{r4, r5, pc}
   3db90:	bl	14a60 <__stack_chk_fail@plt>
   3db94:	andeq	ip, r6, r8, lsr r8
   3db98:	cmp	r0, #0
   3db9c:	push	{r4, r5, r6, lr}
   3dba0:	mov	r4, r1
   3dba4:	mov	r5, r2
   3dba8:	beq	3dc0c <npth_sleep@plt+0x2851c>
   3dbac:	ldrb	r3, [r0]
   3dbb0:	cmp	r3, #0
   3dbb4:	bne	3dbf4 <npth_sleep@plt+0x28504>
   3dbb8:	cmp	r4, #0
   3dbbc:	beq	3dbe8 <npth_sleep@plt+0x284f8>
   3dbc0:	mov	r0, r4
   3dbc4:	mov	r1, r5
   3dbc8:	bl	3db14 <npth_sleep@plt+0x28424>
   3dbcc:	subs	r4, r0, #0
   3dbd0:	beq	3dc40 <npth_sleep@plt+0x28550>
   3dbd4:	ldr	r0, [pc, #140]	; 3dc68 <npth_sleep@plt+0x28578>
   3dbd8:	mov	r1, r4
   3dbdc:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3dbe0:	mov	r0, r4
   3dbe4:	bl	149dc <gcry_free@plt>
   3dbe8:	ldr	r0, [pc, #124]	; 3dc6c <npth_sleep@plt+0x2857c>
   3dbec:	pop	{r4, r5, r6, lr}
   3dbf0:	b	3d698 <npth_sleep@plt+0x27fa8>
   3dbf4:	mov	r1, r0
   3dbf8:	ldr	r0, [pc, #112]	; 3dc70 <npth_sleep@plt+0x28580>
   3dbfc:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   3dc00:	cmp	r4, #0
   3dc04:	bne	3dbc0 <npth_sleep@plt+0x284d0>
   3dc08:	b	3dbe8 <npth_sleep@plt+0x284f8>
   3dc0c:	cmp	r1, #0
   3dc10:	popeq	{r4, r5, r6, pc}
   3dc14:	mov	r1, r2
   3dc18:	mov	r0, r4
   3dc1c:	bl	3db14 <npth_sleep@plt+0x28424>
   3dc20:	subs	r4, r0, #0
   3dc24:	movne	r1, r4
   3dc28:	beq	3dc60 <npth_sleep@plt+0x28570>
   3dc2c:	ldr	r0, [pc, #52]	; 3dc68 <npth_sleep@plt+0x28578>
   3dc30:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3dc34:	mov	r0, r4
   3dc38:	pop	{r4, r5, r6, lr}
   3dc3c:	b	149dc <gcry_free@plt>
   3dc40:	ldr	r1, [pc, #44]	; 3dc74 <npth_sleep@plt+0x28584>
   3dc44:	ldr	r0, [pc, #28]	; 3dc68 <npth_sleep@plt+0x28578>
   3dc48:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3dc4c:	mov	r0, r4
   3dc50:	bl	149dc <gcry_free@plt>
   3dc54:	ldr	r0, [pc, #16]	; 3dc6c <npth_sleep@plt+0x2857c>
   3dc58:	pop	{r4, r5, r6, lr}
   3dc5c:	b	3d698 <npth_sleep@plt+0x27fa8>
   3dc60:	ldr	r1, [pc, #12]	; 3dc74 <npth_sleep@plt+0x28584>
   3dc64:	b	3dc2c <npth_sleep@plt+0x2853c>
   3dc68:	andeq	fp, r5, r8, lsl r8
   3dc6c:	andeq	sl, r5, r8, lsl #17
   3dc70:	andeq	r9, r5, r8, lsr r8
   3dc74:	andeq	r9, r5, r0, lsl #18
   3dc78:	cmp	r0, #0
   3dc7c:	push	{r4, lr}
   3dc80:	mov	r4, r1
   3dc84:	beq	3dce4 <npth_sleep@plt+0x285f4>
   3dc88:	ldrb	r3, [r0]
   3dc8c:	cmp	r3, #0
   3dc90:	bne	3dccc <npth_sleep@plt+0x285dc>
   3dc94:	cmp	r4, #0
   3dc98:	beq	3dcc0 <npth_sleep@plt+0x285d0>
   3dc9c:	mov	r0, r4
   3dca0:	bl	3da94 <npth_sleep@plt+0x283a4>
   3dca4:	subs	r4, r0, #0
   3dca8:	beq	3dd14 <npth_sleep@plt+0x28624>
   3dcac:	ldr	r0, [pc, #136]	; 3dd3c <npth_sleep@plt+0x2864c>
   3dcb0:	mov	r1, r4
   3dcb4:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3dcb8:	mov	r0, r4
   3dcbc:	bl	149dc <gcry_free@plt>
   3dcc0:	ldr	r0, [pc, #120]	; 3dd40 <npth_sleep@plt+0x28650>
   3dcc4:	pop	{r4, lr}
   3dcc8:	b	3d698 <npth_sleep@plt+0x27fa8>
   3dccc:	mov	r1, r0
   3dcd0:	ldr	r0, [pc, #108]	; 3dd44 <npth_sleep@plt+0x28654>
   3dcd4:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   3dcd8:	cmp	r4, #0
   3dcdc:	bne	3dc9c <npth_sleep@plt+0x285ac>
   3dce0:	b	3dcc0 <npth_sleep@plt+0x285d0>
   3dce4:	cmp	r1, #0
   3dce8:	popeq	{r4, pc}
   3dcec:	mov	r0, r1
   3dcf0:	bl	3da94 <npth_sleep@plt+0x283a4>
   3dcf4:	subs	r4, r0, #0
   3dcf8:	movne	r1, r4
   3dcfc:	beq	3dd34 <npth_sleep@plt+0x28644>
   3dd00:	ldr	r0, [pc, #52]	; 3dd3c <npth_sleep@plt+0x2864c>
   3dd04:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3dd08:	mov	r0, r4
   3dd0c:	pop	{r4, lr}
   3dd10:	b	149dc <gcry_free@plt>
   3dd14:	ldr	r1, [pc, #44]	; 3dd48 <npth_sleep@plt+0x28658>
   3dd18:	ldr	r0, [pc, #28]	; 3dd3c <npth_sleep@plt+0x2864c>
   3dd1c:	bl	3d698 <npth_sleep@plt+0x27fa8>
   3dd20:	mov	r0, r4
   3dd24:	bl	149dc <gcry_free@plt>
   3dd28:	ldr	r0, [pc, #16]	; 3dd40 <npth_sleep@plt+0x28650>
   3dd2c:	pop	{r4, lr}
   3dd30:	b	3d698 <npth_sleep@plt+0x27fa8>
   3dd34:	ldr	r1, [pc, #12]	; 3dd48 <npth_sleep@plt+0x28658>
   3dd38:	b	3dd00 <npth_sleep@plt+0x28610>
   3dd3c:	andeq	fp, r5, r8, lsl r8
   3dd40:	andeq	sl, r5, r8, lsl #17
   3dd44:	andeq	r9, r5, r8, lsr r8
   3dd48:	andeq	r9, r5, r0, lsl #18
   3dd4c:	push	{r4, r5, r6, r7, r8, lr}
   3dd50:	subs	r4, r2, #0
   3dd54:	mov	r3, #0
   3dd58:	str	r3, [r1]
   3dd5c:	strne	r3, [r4]
   3dd60:	mov	r3, #0
   3dd64:	mov	r6, r1
   3dd68:	mov	r2, r3
   3dd6c:	mov	r1, #1
   3dd70:	mov	r5, r0
   3dd74:	bl	14c70 <gcry_sexp_sprint@plt>
   3dd78:	subs	r8, r0, #0
   3dd7c:	beq	3ddbc <npth_sleep@plt+0x286cc>
   3dd80:	bl	146d0 <gcry_malloc@plt>
   3dd84:	subs	r7, r0, #0
   3dd88:	beq	3ddc4 <npth_sleep@plt+0x286d4>
   3dd8c:	mov	r3, r8
   3dd90:	mov	r0, r5
   3dd94:	mov	r2, r7
   3dd98:	mov	r1, #1
   3dd9c:	bl	14c70 <gcry_sexp_sprint@plt>
   3dda0:	cmp	r0, #0
   3dda4:	beq	3ddbc <npth_sleep@plt+0x286cc>
   3dda8:	cmp	r4, #0
   3ddac:	str	r7, [r6]
   3ddb0:	strne	r0, [r4]
   3ddb4:	mov	r0, #0
   3ddb8:	pop	{r4, r5, r6, r7, r8, pc}
   3ddbc:	mov	r0, #59	; 0x3b
   3ddc0:	pop	{r4, r5, r6, r7, r8, pc}
   3ddc4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3ddc8:	uxth	r0, r0
   3ddcc:	pop	{r4, r5, r6, r7, r8, pc}
   3ddd0:	push	{r4, r5, r6, r7, r8, lr}
   3ddd4:	subs	r5, r3, #0
   3ddd8:	mov	r3, #0
   3dddc:	str	r3, [r2]
   3dde0:	strne	r3, [r5]
   3dde4:	mov	r3, #0
   3dde8:	mov	r8, r2
   3ddec:	mov	r6, r1
   3ddf0:	mov	r2, r3
   3ddf4:	mov	r1, #1
   3ddf8:	mov	r7, r0
   3ddfc:	bl	14c70 <gcry_sexp_sprint@plt>
   3de00:	cmp	r0, #0
   3de04:	beq	3de80 <npth_sleep@plt+0x28790>
   3de08:	rsb	r4, r0, #0
   3de0c:	and	r4, r4, #7
   3de10:	add	r4, r4, r0
   3de14:	cmp	r6, #0
   3de18:	mov	r1, r4
   3de1c:	mov	r0, #1
   3de20:	bne	3de64 <npth_sleep@plt+0x28774>
   3de24:	bl	150fc <gcry_calloc@plt>
   3de28:	mov	r6, r0
   3de2c:	cmp	r6, #0
   3de30:	beq	3de74 <npth_sleep@plt+0x28784>
   3de34:	mov	r0, r7
   3de38:	mov	r3, r4
   3de3c:	mov	r2, r6
   3de40:	mov	r1, #1
   3de44:	bl	14c70 <gcry_sexp_sprint@plt>
   3de48:	cmp	r0, #0
   3de4c:	beq	3de80 <npth_sleep@plt+0x28790>
   3de50:	cmp	r5, #0
   3de54:	str	r6, [r8]
   3de58:	mov	r0, #0
   3de5c:	strne	r4, [r5]
   3de60:	pop	{r4, r5, r6, r7, r8, pc}
   3de64:	bl	14808 <gcry_calloc_secure@plt>
   3de68:	mov	r6, r0
   3de6c:	cmp	r6, #0
   3de70:	bne	3de34 <npth_sleep@plt+0x28744>
   3de74:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3de78:	uxth	r0, r0
   3de7c:	pop	{r4, r5, r6, r7, r8, pc}
   3de80:	mov	r0, #59	; 0x3b
   3de84:	pop	{r4, r5, r6, r7, r8, pc}
   3de88:	push	{r4, r5, r6, lr}
   3de8c:	sub	sp, sp, #8
   3de90:	ldr	r4, [pc, #108]	; 3df04 <npth_sleep@plt+0x28814>
   3de94:	subs	r6, r2, #0
   3de98:	moveq	r5, #55	; 0x37
   3de9c:	ldr	ip, [r4]
   3dea0:	str	ip, [sp, #4]
   3dea4:	beq	3dec4 <npth_sleep@plt+0x287d4>
   3dea8:	mov	r3, r1
   3deac:	mov	r2, r0
   3deb0:	mov	r1, #0
   3deb4:	mov	r0, sp
   3deb8:	bl	14934 <gcry_sexp_sscan@plt>
   3debc:	subs	r5, r0, #0
   3dec0:	beq	3dee0 <npth_sleep@plt+0x287f0>
   3dec4:	ldr	r2, [sp, #4]
   3dec8:	ldr	r3, [r4]
   3decc:	mov	r0, r5
   3ded0:	cmp	r2, r3
   3ded4:	bne	3df00 <npth_sleep@plt+0x28810>
   3ded8:	add	sp, sp, #8
   3dedc:	pop	{r4, r5, r6, pc}
   3dee0:	mov	r1, r6
   3dee4:	ldr	r0, [sp]
   3dee8:	bl	153c0 <gcry_pk_get_keygrip@plt>
   3deec:	cmp	r0, #0
   3def0:	ldr	r0, [sp]
   3def4:	moveq	r5, #63	; 0x3f
   3def8:	bl	148d4 <gcry_sexp_release@plt>
   3defc:	b	3dec4 <npth_sleep@plt+0x287d4>
   3df00:	bl	14a60 <__stack_chk_fail@plt>
   3df04:	andeq	ip, r6, r8, lsr r8
   3df08:	push	{r4, r5, r6, r7, lr}
   3df0c:	sub	sp, sp, #12
   3df10:	ldr	r5, [pc, #240]	; 3e008 <npth_sleep@plt+0x28918>
   3df14:	orrs	r2, r0, r1
   3df18:	ldr	r3, [r5]
   3df1c:	str	r3, [sp, #4]
   3df20:	beq	3dfd8 <npth_sleep@plt+0x288e8>
   3df24:	cmp	r1, #0
   3df28:	cmpne	r0, #0
   3df2c:	mov	r4, r1
   3df30:	beq	3dfe0 <npth_sleep@plt+0x288f0>
   3df34:	ldrb	r3, [r0]
   3df38:	cmp	r3, #40	; 0x28
   3df3c:	bne	3dffc <npth_sleep@plt+0x2890c>
   3df40:	ldrb	r3, [r1]
   3df44:	cmp	r3, #40	; 0x28
   3df48:	bne	3dffc <npth_sleep@plt+0x2890c>
   3df4c:	mov	r1, sp
   3df50:	mov	r2, #10
   3df54:	add	r0, r0, #1
   3df58:	bl	14f40 <strtoul@plt>
   3df5c:	ldr	r6, [sp]
   3df60:	mov	r1, sp
   3df64:	mov	r2, #10
   3df68:	mov	r7, r0
   3df6c:	add	r0, r4, #1
   3df70:	bl	14f40 <strtoul@plt>
   3df74:	ldrb	r3, [r6]
   3df78:	ldr	r1, [sp]
   3df7c:	cmp	r3, #58	; 0x3a
   3df80:	bne	3dffc <npth_sleep@plt+0x2890c>
   3df84:	ldrb	r3, [r1]
   3df88:	cmp	r3, #58	; 0x3a
   3df8c:	bne	3dffc <npth_sleep@plt+0x2890c>
   3df90:	cmp	r7, r0
   3df94:	bne	3dfe0 <npth_sleep@plt+0x288f0>
   3df98:	cmp	r7, #0
   3df9c:	add	r2, r6, #1
   3dfa0:	add	r3, r1, #1
   3dfa4:	beq	3dfd8 <npth_sleep@plt+0x288e8>
   3dfa8:	ldrb	ip, [r6, #1]
   3dfac:	ldrb	r0, [r1, #1]
   3dfb0:	cmp	ip, r0
   3dfb4:	bne	3dfe0 <npth_sleep@plt+0x288f0>
   3dfb8:	add	r0, r1, r7
   3dfbc:	b	3dfd0 <npth_sleep@plt+0x288e0>
   3dfc0:	ldrb	ip, [r2, #1]!
   3dfc4:	ldrb	r1, [r3, #1]!
   3dfc8:	cmp	ip, r1
   3dfcc:	bne	3dfe0 <npth_sleep@plt+0x288f0>
   3dfd0:	cmp	r3, r0
   3dfd4:	bne	3dfc0 <npth_sleep@plt+0x288d0>
   3dfd8:	mov	r0, #0
   3dfdc:	b	3dfe4 <npth_sleep@plt+0x288f4>
   3dfe0:	mov	r0, #1
   3dfe4:	ldr	r2, [sp, #4]
   3dfe8:	ldr	r3, [r5]
   3dfec:	cmp	r2, r3
   3dff0:	bne	3e004 <npth_sleep@plt+0x28914>
   3dff4:	add	sp, sp, #12
   3dff8:	pop	{r4, r5, r6, r7, pc}
   3dffc:	ldr	r0, [pc, #8]	; 3e00c <npth_sleep@plt+0x2891c>
   3e000:	bl	3d58c <npth_sleep@plt+0x27e9c>
   3e004:	bl	14a60 <__stack_chk_fail@plt>
   3e008:	andeq	ip, r6, r8, lsr r8
   3e00c:	andeq	r9, r5, r8, lsl r9
   3e010:	push	{r4, r5, r6, r7, r8, lr}
   3e014:	mov	r7, r0
   3e018:	ldr	r4, [pc, #440]	; 3e1d8 <npth_sleep@plt+0x28ae8>
   3e01c:	sub	sp, sp, #56	; 0x38
   3e020:	sub	r0, r0, #1
   3e024:	ldr	r3, [r4]
   3e028:	rsb	ip, r7, #1
   3e02c:	str	r3, [sp, #52]	; 0x34
   3e030:	add	r6, ip, r0
   3e034:	ldrb	r3, [r0, #1]!
   3e038:	bic	r2, r3, #32
   3e03c:	sub	r2, r2, #65	; 0x41
   3e040:	sub	r3, r3, #48	; 0x30
   3e044:	cmp	r3, #9
   3e048:	cmphi	r2, #5
   3e04c:	bls	3e030 <npth_sleep@plt+0x28940>
   3e050:	cmp	r1, #0
   3e054:	strne	r6, [r1]
   3e058:	cmp	r6, #0
   3e05c:	beq	3e1c4 <npth_sleep@plt+0x28ad4>
   3e060:	add	lr, r6, #1
   3e064:	ldr	ip, [pc, #368]	; 3e1dc <npth_sleep@plt+0x28aec>
   3e068:	lsr	lr, lr, #1
   3e06c:	mov	r3, lr
   3e070:	add	r8, sp, #48	; 0x30
   3e074:	mov	r1, sp
   3e078:	mov	r2, #58	; 0x3a
   3e07c:	strh	r2, [sp, #48]	; 0x30
   3e080:	umull	r0, r2, ip, r3
   3e084:	lsr	r2, r2, #3
   3e088:	add	r0, r2, r2, lsl #2
   3e08c:	sub	r0, r3, r0, lsl #1
   3e090:	add	r0, r0, #48	; 0x30
   3e094:	strb	r0, [r8, #-1]!
   3e098:	cmp	r3, #9
   3e09c:	cmphi	r8, r1
   3e0a0:	movhi	r3, #1
   3e0a4:	movls	r3, #0
   3e0a8:	cmp	r3, #0
   3e0ac:	mov	r3, r2
   3e0b0:	bne	3e080 <npth_sleep@plt+0x28990>
   3e0b4:	add	r0, sp, #50	; 0x32
   3e0b8:	add	lr, lr, #3
   3e0bc:	sub	r0, r0, r8
   3e0c0:	add	r0, lr, r0
   3e0c4:	bl	146d0 <gcry_malloc@plt>
   3e0c8:	subs	r5, r0, #0
   3e0cc:	beq	3e1c4 <npth_sleep@plt+0x28ad4>
   3e0d0:	mov	r0, r5
   3e0d4:	mov	r3, #40	; 0x28
   3e0d8:	mov	r1, r8
   3e0dc:	strb	r3, [r0], #1
   3e0e0:	bl	14a0c <stpcpy@plt>
   3e0e4:	tst	r6, #1
   3e0e8:	bne	3e190 <npth_sleep@plt+0x28aa0>
   3e0ec:	cmp	r6, #1
   3e0f0:	bls	3e1cc <npth_sleep@plt+0x28adc>
   3e0f4:	sub	r1, r6, #2
   3e0f8:	add	r7, r7, #2
   3e0fc:	add	r1, r0, r1, lsr #1
   3e100:	add	r1, r1, #1
   3e104:	ldrb	r3, [r7, #-2]
   3e108:	cmp	r3, #57	; 0x39
   3e10c:	lslls	r3, r3, #4
   3e110:	andls	r3, r3, #240	; 0xf0
   3e114:	bls	3e12c <npth_sleep@plt+0x28a3c>
   3e118:	cmp	r3, #70	; 0x46
   3e11c:	subls	r3, r3, #55	; 0x37
   3e120:	subhi	r3, r3, #87	; 0x57
   3e124:	lsl	r3, r3, #4
   3e128:	uxtb	r3, r3
   3e12c:	ldrb	r2, [r7, #-1]
   3e130:	cmp	r2, #57	; 0x39
   3e134:	subls	r2, r2, #48	; 0x30
   3e138:	uxtbls	r2, r2
   3e13c:	bls	3e150 <npth_sleep@plt+0x28a60>
   3e140:	cmp	r2, #70	; 0x46
   3e144:	subls	r2, r2, #55	; 0x37
   3e148:	subhi	r2, r2, #87	; 0x57
   3e14c:	uxtb	r2, r2
   3e150:	add	r3, r3, r2
   3e154:	strb	r3, [r0], #1
   3e158:	cmp	r0, r1
   3e15c:	add	r7, r7, #2
   3e160:	bne	3e104 <npth_sleep@plt+0x28a14>
   3e164:	mov	r2, #41	; 0x29
   3e168:	mov	r3, #0
   3e16c:	strb	r2, [r1]
   3e170:	strb	r3, [r1, #1]
   3e174:	ldr	r2, [sp, #52]	; 0x34
   3e178:	ldr	r3, [r4]
   3e17c:	mov	r0, r5
   3e180:	cmp	r2, r3
   3e184:	bne	3e1d4 <npth_sleep@plt+0x28ae4>
   3e188:	add	sp, sp, #56	; 0x38
   3e18c:	pop	{r4, r5, r6, r7, r8, pc}
   3e190:	ldrb	r3, [r7]
   3e194:	cmp	r3, #57	; 0x39
   3e198:	subls	r3, r3, #48	; 0x30
   3e19c:	uxtbls	r3, r3
   3e1a0:	bls	3e1b4 <npth_sleep@plt+0x28ac4>
   3e1a4:	cmp	r3, #70	; 0x46
   3e1a8:	subls	r3, r3, #55	; 0x37
   3e1ac:	subhi	r3, r3, #87	; 0x57
   3e1b0:	uxtb	r3, r3
   3e1b4:	add	r7, r7, #1
   3e1b8:	strb	r3, [r0], #1
   3e1bc:	sub	r6, r6, #1
   3e1c0:	b	3e0ec <npth_sleep@plt+0x289fc>
   3e1c4:	mov	r5, #0
   3e1c8:	b	3e174 <npth_sleep@plt+0x28a84>
   3e1cc:	mov	r1, r0
   3e1d0:	b	3e164 <npth_sleep@plt+0x28a74>
   3e1d4:	bl	14a60 <__stack_chk_fail@plt>
   3e1d8:	andeq	ip, r6, r8, lsr r8
   3e1dc:	stclgt	12, cr12, [ip], {205}	; 0xcd
   3e1e0:	push	{r4, r5, r6, r7, lr}
   3e1e4:	sub	sp, sp, #60	; 0x3c
   3e1e8:	ldr	r4, [pc, #708]	; 3e4b4 <npth_sleep@plt+0x28dc4>
   3e1ec:	cmp	r0, #0
   3e1f0:	ldr	r3, [r4]
   3e1f4:	str	r3, [sp, #52]	; 0x34
   3e1f8:	beq	3e20c <npth_sleep@plt+0x28b1c>
   3e1fc:	ldrb	r3, [r0]
   3e200:	cmp	r3, #40	; 0x28
   3e204:	beq	3e224 <npth_sleep@plt+0x28b34>
   3e208:	mov	r0, #0
   3e20c:	ldr	r2, [sp, #52]	; 0x34
   3e210:	ldr	r3, [r4]
   3e214:	cmp	r2, r3
   3e218:	bne	3e4b0 <npth_sleep@plt+0x28dc0>
   3e21c:	add	sp, sp, #60	; 0x3c
   3e220:	pop	{r4, r5, r6, r7, pc}
   3e224:	ldrb	r2, [r0, #1]
   3e228:	add	r5, r0, #1
   3e22c:	sub	r1, r2, #48	; 0x30
   3e230:	uxtb	r3, r1
   3e234:	cmp	r3, #9
   3e238:	bhi	3e208 <npth_sleep@plt+0x28b18>
   3e23c:	mov	r3, #0
   3e240:	b	3e258 <npth_sleep@plt+0x28b68>
   3e244:	sub	r1, r2, #48	; 0x30
   3e248:	mov	r5, r7
   3e24c:	uxtb	r2, r1
   3e250:	cmp	r2, #9
   3e254:	bhi	3e208 <npth_sleep@plt+0x28b18>
   3e258:	ldrb	r2, [r5, #1]
   3e25c:	add	r3, r3, r3, lsl #2
   3e260:	add	r7, r5, #1
   3e264:	subs	ip, r2, #58	; 0x3a
   3e268:	movne	ip, #1
   3e26c:	cmp	r2, #0
   3e270:	movne	r0, ip
   3e274:	moveq	r0, #0
   3e278:	cmp	r0, #0
   3e27c:	add	r3, r1, r3, lsl #1
   3e280:	bne	3e244 <npth_sleep@plt+0x28b54>
   3e284:	cmp	r3, #7
   3e288:	moveq	r6, ip
   3e28c:	orrne	r6, ip, #1
   3e290:	cmp	r6, #0
   3e294:	bne	3e20c <npth_sleep@plt+0x28b1c>
   3e298:	mov	r2, #7
   3e29c:	ldr	r1, [pc, #532]	; 3e4b8 <npth_sleep@plt+0x28dc8>
   3e2a0:	add	r0, r5, #2
   3e2a4:	bl	149e8 <memcmp@plt>
   3e2a8:	cmp	r0, #0
   3e2ac:	bne	3e208 <npth_sleep@plt+0x28b18>
   3e2b0:	ldrb	r3, [r7, #8]
   3e2b4:	cmp	r3, #40	; 0x28
   3e2b8:	bne	3e20c <npth_sleep@plt+0x28b1c>
   3e2bc:	add	r1, r5, #10
   3e2c0:	mov	r6, #1
   3e2c4:	ldrb	r3, [r1]
   3e2c8:	cmp	r3, #40	; 0x28
   3e2cc:	addeq	r6, r6, #1
   3e2d0:	addeq	r1, r1, #1
   3e2d4:	beq	3e2c4 <npth_sleep@plt+0x28bd4>
   3e2d8:	cmp	r3, #41	; 0x29
   3e2dc:	beq	3e34c <npth_sleep@plt+0x28c5c>
   3e2e0:	sub	ip, r3, #48	; 0x30
   3e2e4:	uxtb	r3, ip
   3e2e8:	cmp	r3, #9
   3e2ec:	bhi	3e20c <npth_sleep@plt+0x28b1c>
   3e2f0:	mov	r2, #0
   3e2f4:	b	3e30c <npth_sleep@plt+0x28c1c>
   3e2f8:	sub	ip, r3, #48	; 0x30
   3e2fc:	mov	r1, lr
   3e300:	uxtb	r3, ip
   3e304:	cmp	r3, #9
   3e308:	bhi	3e20c <npth_sleep@plt+0x28b1c>
   3e30c:	ldrb	r3, [r1, #1]
   3e310:	add	r2, r2, r2, lsl #2
   3e314:	add	lr, r1, #1
   3e318:	subs	r5, r3, #58	; 0x3a
   3e31c:	movne	r5, #1
   3e320:	cmp	r3, #0
   3e324:	cmpne	r3, #58	; 0x3a
   3e328:	add	r2, ip, r2, lsl #1
   3e32c:	bne	3e2f8 <npth_sleep@plt+0x28c08>
   3e330:	cmp	r2, #0
   3e334:	moveq	r5, #1
   3e338:	cmp	r5, #0
   3e33c:	bne	3e20c <npth_sleep@plt+0x28b1c>
   3e340:	add	r2, r2, #2
   3e344:	add	r1, r1, r2
   3e348:	b	3e2c4 <npth_sleep@plt+0x28bd4>
   3e34c:	subs	r6, r6, #1
   3e350:	add	r3, r1, #1
   3e354:	movne	r1, r3
   3e358:	bne	3e2c4 <npth_sleep@plt+0x28bd4>
   3e35c:	ldrb	r3, [r1, #1]
   3e360:	cmp	r3, #40	; 0x28
   3e364:	bne	3e208 <npth_sleep@plt+0x28b18>
   3e368:	ldrb	r3, [r1, #2]
   3e36c:	add	r1, r1, #2
   3e370:	sub	r2, r3, #48	; 0x30
   3e374:	uxtb	r3, r2
   3e378:	cmp	r3, #9
   3e37c:	bls	3e398 <npth_sleep@plt+0x28ca8>
   3e380:	b	3e208 <npth_sleep@plt+0x28b18>
   3e384:	sub	r2, r3, #48	; 0x30
   3e388:	mov	r1, lr
   3e38c:	uxtb	r3, r2
   3e390:	cmp	r3, #9
   3e394:	bhi	3e208 <npth_sleep@plt+0x28b18>
   3e398:	ldrb	r3, [r1, #1]
   3e39c:	add	r6, r6, r6, lsl #2
   3e3a0:	add	lr, r1, #1
   3e3a4:	subs	ip, r3, #58	; 0x3a
   3e3a8:	movne	ip, #1
   3e3ac:	cmp	r3, #0
   3e3b0:	movne	r0, ip
   3e3b4:	moveq	r0, #0
   3e3b8:	cmp	r0, #0
   3e3bc:	add	r6, r2, r6, lsl #1
   3e3c0:	bne	3e384 <npth_sleep@plt+0x28c94>
   3e3c4:	cmp	r6, #4
   3e3c8:	moveq	r6, ip
   3e3cc:	orrne	r6, ip, #1
   3e3d0:	cmp	r6, #0
   3e3d4:	bne	3e20c <npth_sleep@plt+0x28b1c>
   3e3d8:	ldrb	r3, [r1, #2]
   3e3dc:	cmp	r3, #104	; 0x68
   3e3e0:	bne	3e208 <npth_sleep@plt+0x28b18>
   3e3e4:	ldrb	r3, [r1, #3]
   3e3e8:	cmp	r3, #97	; 0x61
   3e3ec:	bne	3e208 <npth_sleep@plt+0x28b18>
   3e3f0:	ldrb	r3, [r1, #4]
   3e3f4:	cmp	r3, #115	; 0x73
   3e3f8:	bne	3e208 <npth_sleep@plt+0x28b18>
   3e3fc:	ldrb	r3, [r1, #5]
   3e400:	cmp	r3, #104	; 0x68
   3e404:	bne	3e208 <npth_sleep@plt+0x28b18>
   3e408:	ldrb	r3, [lr, #5]
   3e40c:	mov	r0, r6
   3e410:	add	r1, r1, #6
   3e414:	sub	r2, r3, #48	; 0x30
   3e418:	uxtb	r3, r2
   3e41c:	cmp	r3, #9
   3e420:	movls	r5, r6
   3e424:	bls	3e440 <npth_sleep@plt+0x28d50>
   3e428:	b	3e20c <npth_sleep@plt+0x28b1c>
   3e42c:	sub	r2, r3, #48	; 0x30
   3e430:	mov	r1, ip
   3e434:	uxtb	r3, r2
   3e438:	cmp	r3, #9
   3e43c:	bhi	3e20c <npth_sleep@plt+0x28b1c>
   3e440:	ldrb	r3, [r1, #1]
   3e444:	add	r5, r5, r5, lsl #2
   3e448:	add	ip, r1, #1
   3e44c:	subs	lr, r3, #58	; 0x3a
   3e450:	movne	lr, #1
   3e454:	cmp	r3, #0
   3e458:	cmpne	r3, #58	; 0x3a
   3e45c:	add	r5, r2, r5, lsl #1
   3e460:	bne	3e42c <npth_sleep@plt+0x28d3c>
   3e464:	cmp	r5, #0
   3e468:	movne	r6, lr
   3e46c:	moveq	r6, #1
   3e470:	cmp	r6, #0
   3e474:	bne	3e20c <npth_sleep@plt+0x28b1c>
   3e478:	add	r3, r5, #1
   3e47c:	cmp	r3, #49	; 0x31
   3e480:	add	r1, r1, #2
   3e484:	bhi	3e20c <npth_sleep@plt+0x28b1c>
   3e488:	mov	r2, r5
   3e48c:	mov	r0, sp
   3e490:	mov	r3, #50	; 0x32
   3e494:	bl	14bd4 <__memcpy_chk@plt>
   3e498:	add	r3, sp, #56	; 0x38
   3e49c:	add	r5, r3, r5
   3e4a0:	mov	r0, sp
   3e4a4:	strb	r6, [r5, #-56]	; 0xffffffc8
   3e4a8:	bl	14f10 <gcry_md_map_name@plt>
   3e4ac:	b	3e20c <npth_sleep@plt+0x28b1c>
   3e4b0:	bl	14a60 <__stack_chk_fail@plt>
   3e4b4:	andeq	ip, r6, r8, lsr r8
   3e4b8:	andeq	r9, r5, r0, asr #18
   3e4bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e4c0:	mov	ip, r1
   3e4c4:	ldr	r5, [pc, #804]	; 3e7f0 <npth_sleep@plt+0x29100>
   3e4c8:	mov	r6, r0
   3e4cc:	mov	r7, r2
   3e4d0:	mov	r4, r3
   3e4d4:	ldm	r5!, {r0, r1, r2, r3}
   3e4d8:	sub	sp, sp, #140	; 0x8c
   3e4dc:	add	lr, sp, #32
   3e4e0:	ldr	sl, [pc, #780]	; 3e7f4 <npth_sleep@plt+0x29104>
   3e4e4:	stmia	lr!, {r0, r1, r2, r3}
   3e4e8:	cmp	ip, #0
   3e4ec:	ldm	r5, {r0, r1, r2}
   3e4f0:	ldr	r3, [pc, #768]	; 3e7f8 <npth_sleep@plt+0x29108>
   3e4f4:	ldr	r5, [sl]
   3e4f8:	stmia	lr!, {r0, r1}
   3e4fc:	ldm	r3, {r0, r1}
   3e500:	ldr	r3, [pc, #756]	; 3e7fc <npth_sleep@plt+0x2910c>
   3e504:	strb	r2, [lr]
   3e508:	str	r3, [sp, #20]
   3e50c:	ldr	r3, [sp, #176]	; 0xb0
   3e510:	str	r0, [sp, #24]
   3e514:	strh	r1, [sp, #28]
   3e518:	str	r5, [sp, #132]	; 0x84
   3e51c:	str	r3, [sp, #8]
   3e520:	beq	3e774 <npth_sleep@plt+0x29084>
   3e524:	ldrb	r3, [r6]
   3e528:	cmp	r3, #0
   3e52c:	movne	r5, ip
   3e530:	addne	ip, ip, #1
   3e534:	bne	3e6b8 <npth_sleep@plt+0x28fc8>
   3e538:	add	r3, r6, #1
   3e53c:	b	3e554 <npth_sleep@plt+0x28e64>
   3e540:	ldrb	r2, [r3]
   3e544:	add	r3, r3, #1
   3e548:	cmp	r2, #0
   3e54c:	bne	3e6b8 <npth_sleep@plt+0x28fc8>
   3e550:	mov	ip, r5
   3e554:	subs	r5, ip, #1
   3e558:	mov	r6, r3
   3e55c:	bne	3e540 <npth_sleep@plt+0x28e50>
   3e560:	cmp	r4, #0
   3e564:	beq	3e7c4 <npth_sleep@plt+0x290d4>
   3e568:	ldrb	r5, [r7]
   3e56c:	cmp	r5, #0
   3e570:	moveq	ip, #1
   3e574:	bne	3e7a4 <npth_sleep@plt+0x290b4>
   3e578:	add	r3, r7, #1
   3e57c:	b	3e58c <npth_sleep@plt+0x28e9c>
   3e580:	ldrb	r2, [r3], #1
   3e584:	cmp	r2, #0
   3e588:	bne	3e70c <npth_sleep@plt+0x2901c>
   3e58c:	subs	r4, r4, #1
   3e590:	mov	r7, r3
   3e594:	bne	3e580 <npth_sleep@plt+0x28e90>
   3e598:	cmp	r5, #0
   3e59c:	bne	3e748 <npth_sleep@plt+0x29058>
   3e5a0:	mov	fp, #1
   3e5a4:	mov	r8, fp
   3e5a8:	mov	r9, fp
   3e5ac:	mov	r4, r5
   3e5b0:	str	fp, [sp]
   3e5b4:	str	fp, [sp, #12]
   3e5b8:	str	ip, [sp, #4]
   3e5bc:	mov	r3, ip
   3e5c0:	ldr	r2, [pc, #568]	; 3e800 <npth_sleep@plt+0x29110>
   3e5c4:	mov	r1, #35	; 0x23
   3e5c8:	add	r0, sp, #60	; 0x3c
   3e5cc:	bl	15264 <gpgrt_snprintf@plt>
   3e5d0:	mov	r3, fp
   3e5d4:	ldr	r2, [pc, #548]	; 3e800 <npth_sleep@plt+0x29110>
   3e5d8:	mov	r1, #35	; 0x23
   3e5dc:	add	r0, sp, #96	; 0x60
   3e5e0:	bl	15264 <gpgrt_snprintf@plt>
   3e5e4:	add	r0, sp, #60	; 0x3c
   3e5e8:	bl	14f58 <strlen@plt>
   3e5ec:	mov	fp, r0
   3e5f0:	add	r0, sp, #96	; 0x60
   3e5f4:	bl	14f58 <strlen@plt>
   3e5f8:	ldr	r3, [sp]
   3e5fc:	add	r8, r3, r8
   3e600:	ldr	r3, [sp, #4]
   3e604:	add	r8, r8, r3
   3e608:	add	r8, fp, r8
   3e60c:	add	r0, r0, r8
   3e610:	add	r0, r0, #32
   3e614:	bl	146d0 <gcry_malloc@plt>
   3e618:	subs	r8, r0, #0
   3e61c:	beq	3e69c <npth_sleep@plt+0x28fac>
   3e620:	add	r1, sp, #32
   3e624:	bl	14a0c <stpcpy@plt>
   3e628:	add	r1, sp, #60	; 0x3c
   3e62c:	bl	14a0c <stpcpy@plt>
   3e630:	cmp	r9, #0
   3e634:	mov	r2, r4
   3e638:	mov	r1, r6
   3e63c:	mov	r3, r0
   3e640:	addne	r3, r0, #1
   3e644:	mov	r0, r3
   3e648:	bl	1491c <memcpy@plt>
   3e64c:	add	r1, sp, #24
   3e650:	add	r0, r0, r4
   3e654:	bl	14a0c <stpcpy@plt>
   3e658:	add	r1, sp, #96	; 0x60
   3e65c:	bl	14a0c <stpcpy@plt>
   3e660:	ldr	r2, [sp, #12]
   3e664:	mov	r1, r7
   3e668:	cmp	r2, #0
   3e66c:	mov	r2, r5
   3e670:	mov	r3, r0
   3e674:	addne	r3, r0, #1
   3e678:	mov	r0, r3
   3e67c:	bl	1491c <memcpy@plt>
   3e680:	add	r1, sp, #20
   3e684:	add	r0, r0, r5
   3e688:	bl	14a0c <stpcpy@plt>
   3e68c:	ldr	r3, [sp, #8]
   3e690:	cmp	r3, #0
   3e694:	subne	r0, r0, r8
   3e698:	strne	r0, [r3]
   3e69c:	ldr	r2, [sp, #132]	; 0x84
   3e6a0:	ldr	r3, [sl]
   3e6a4:	mov	r0, r8
   3e6a8:	cmp	r2, r3
   3e6ac:	bne	3e7ec <npth_sleep@plt+0x290fc>
   3e6b0:	add	sp, sp, #140	; 0x8c
   3e6b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e6b8:	cmp	r4, #0
   3e6bc:	beq	3e748 <npth_sleep@plt+0x29058>
   3e6c0:	ldrb	r3, [r7]
   3e6c4:	cmp	r3, #0
   3e6c8:	beq	3e578 <npth_sleep@plt+0x28e88>
   3e6cc:	add	r3, r4, ip
   3e6d0:	str	r3, [sp, #4]
   3e6d4:	ldrb	r9, [r6]
   3e6d8:	mov	r3, r5
   3e6dc:	lsr	r9, r9, #7
   3e6e0:	add	ip, r9, r5
   3e6e4:	mov	r5, r4
   3e6e8:	mov	r4, r3
   3e6ec:	ldrsb	r3, [r7]
   3e6f0:	str	r9, [sp]
   3e6f4:	cmp	r3, #0
   3e6f8:	bge	3e738 <npth_sleep@plt+0x29048>
   3e6fc:	mov	r8, #1
   3e700:	str	r8, [sp, #12]
   3e704:	add	fp, r5, r8
   3e708:	b	3e5bc <npth_sleep@plt+0x28ecc>
   3e70c:	add	r3, r4, ip
   3e710:	cmp	r5, #0
   3e714:	str	r3, [sp, #4]
   3e718:	bne	3e6d4 <npth_sleep@plt+0x28fe4>
   3e71c:	mov	r5, r4
   3e720:	mov	r4, #0
   3e724:	mov	r9, #1
   3e728:	str	r9, [sp]
   3e72c:	ldrsb	r3, [r7]
   3e730:	cmp	r3, #0
   3e734:	blt	3e6fc <npth_sleep@plt+0x2900c>
   3e738:	mov	r8, #0
   3e73c:	str	r8, [sp, #12]
   3e740:	mov	fp, r5
   3e744:	b	3e5bc <npth_sleep@plt+0x28ecc>
   3e748:	ldrb	r9, [r6]
   3e74c:	mov	r8, #1
   3e750:	str	ip, [sp, #4]
   3e754:	mov	r4, r5
   3e758:	lsr	r9, r9, #7
   3e75c:	add	ip, r9, r5
   3e760:	mov	r5, #0
   3e764:	str	r9, [sp]
   3e768:	str	r8, [sp, #12]
   3e76c:	add	fp, r5, r8
   3e770:	b	3e5bc <npth_sleep@plt+0x28ecc>
   3e774:	cmp	r4, #0
   3e778:	bne	3e568 <npth_sleep@plt+0x28e78>
   3e77c:	mov	r3, #1
   3e780:	str	r3, [sp, #4]
   3e784:	mov	fp, r3
   3e788:	mov	r8, r3
   3e78c:	mov	ip, r3
   3e790:	str	r3, [sp]
   3e794:	mov	r9, r3
   3e798:	str	r3, [sp, #12]
   3e79c:	mov	r5, r4
   3e7a0:	b	3e5bc <npth_sleep@plt+0x28ecc>
   3e7a4:	mov	ip, #1
   3e7a8:	add	r3, r4, ip
   3e7ac:	mov	r5, r4
   3e7b0:	str	ip, [sp]
   3e7b4:	mov	r9, ip
   3e7b8:	str	r3, [sp, #4]
   3e7bc:	mov	r4, #0
   3e7c0:	b	3e72c <npth_sleep@plt+0x2903c>
   3e7c4:	mov	r3, #1
   3e7c8:	mov	r8, r3
   3e7cc:	str	r3, [sp, #4]
   3e7d0:	mov	ip, r3
   3e7d4:	str	r3, [sp]
   3e7d8:	mov	r9, r3
   3e7dc:	str	r3, [sp, #12]
   3e7e0:	mov	fp, r3
   3e7e4:	mov	r5, r4
   3e7e8:	b	3e5bc <npth_sleep@plt+0x28ecc>
   3e7ec:	bl	14a60 <__stack_chk_fail@plt>
   3e7f0:	andeq	r9, r5, r8, asr #18
   3e7f4:	andeq	ip, r6, r8, lsr r8
   3e7f8:	andeq	r9, r5, r4, ror #18
   3e7fc:	eoreq	r2, r9, r9, lsr #18
   3e800:	andeq	r7, r5, ip, asr #2
   3e804:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e808:	sub	sp, sp, #60	; 0x3c
   3e80c:	ldr	r5, [pc, #848]	; 3eb64 <npth_sleep@plt+0x29474>
   3e810:	ldrd	r8, [sp, #96]	; 0x60
   3e814:	mov	r7, r3
   3e818:	mov	ip, #0
   3e81c:	ldr	lr, [r5]
   3e820:	add	r4, sp, #28
   3e824:	str	ip, [r2]
   3e828:	str	r0, [sp, #16]
   3e82c:	str	ip, [r7]
   3e830:	str	r1, [sp, #24]
   3e834:	str	ip, [r8]
   3e838:	mov	r6, r2
   3e83c:	str	r4, [sp]
   3e840:	add	r3, sp, #20
   3e844:	add	r2, sp, #32
   3e848:	str	ip, [r9]
   3e84c:	add	r1, sp, #24
   3e850:	add	r0, sp, #16
   3e854:	str	lr, [sp, #52]	; 0x34
   3e858:	str	ip, [sp, #36]	; 0x24
   3e85c:	str	ip, [sp, #40]	; 0x28
   3e860:	str	ip, [sp, #32]
   3e864:	bl	4e028 <npth_sleep@plt+0x38938>
   3e868:	cmp	r0, #0
   3e86c:	beq	3e888 <npth_sleep@plt+0x29198>
   3e870:	ldr	r2, [sp, #52]	; 0x34
   3e874:	ldr	r3, [r5]
   3e878:	cmp	r2, r3
   3e87c:	bne	3eb60 <npth_sleep@plt+0x29470>
   3e880:	add	sp, sp, #60	; 0x3c
   3e884:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e888:	str	r4, [sp]
   3e88c:	add	r3, sp, #20
   3e890:	add	r2, sp, #32
   3e894:	add	r1, sp, #24
   3e898:	add	r0, sp, #16
   3e89c:	bl	4e028 <npth_sleep@plt+0x38938>
   3e8a0:	cmp	r0, #0
   3e8a4:	bne	3e870 <npth_sleep@plt+0x29180>
   3e8a8:	ldr	r1, [sp, #20]
   3e8ac:	cmp	r1, #0
   3e8b0:	beq	3e93c <npth_sleep@plt+0x2924c>
   3e8b4:	ldr	r2, [sp, #28]
   3e8b8:	cmp	r2, #10
   3e8bc:	bne	3e93c <npth_sleep@plt+0x2924c>
   3e8c0:	ldr	r0, [pc, #672]	; 3eb68 <npth_sleep@plt+0x29478>
   3e8c4:	bl	149e8 <memcmp@plt>
   3e8c8:	cmp	r0, #0
   3e8cc:	bne	3e93c <npth_sleep@plt+0x2924c>
   3e8d0:	str	r4, [sp]
   3e8d4:	add	r3, sp, #20
   3e8d8:	add	r2, sp, #32
   3e8dc:	add	r1, sp, #24
   3e8e0:	add	r0, sp, #16
   3e8e4:	bl	4e028 <npth_sleep@plt+0x38938>
   3e8e8:	cmp	r0, #0
   3e8ec:	bne	3e870 <npth_sleep@plt+0x29180>
   3e8f0:	str	r4, [sp]
   3e8f4:	add	r3, sp, #20
   3e8f8:	add	r2, sp, #32
   3e8fc:	add	r1, sp, #24
   3e900:	add	r0, sp, #16
   3e904:	bl	4e028 <npth_sleep@plt+0x38938>
   3e908:	cmp	r0, #0
   3e90c:	bne	3e870 <npth_sleep@plt+0x29180>
   3e910:	ldr	r3, [sp, #20]
   3e914:	cmp	r3, #0
   3e918:	beq	3e934 <npth_sleep@plt+0x29244>
   3e91c:	ldr	r2, [sp, #28]
   3e920:	cmp	r2, #3
   3e924:	bne	3e934 <npth_sleep@plt+0x29244>
   3e928:	ldrb	r2, [r3]
   3e92c:	cmp	r2, #114	; 0x72
   3e930:	beq	3e944 <npth_sleep@plt+0x29254>
   3e934:	mov	r0, #41	; 0x29
   3e938:	b	3e870 <npth_sleep@plt+0x29180>
   3e93c:	mov	r0, #6
   3e940:	b	3e870 <npth_sleep@plt+0x29180>
   3e944:	ldrb	r2, [r3, #1]!
   3e948:	cmp	r2, #115	; 0x73
   3e94c:	bne	3e934 <npth_sleep@plt+0x29244>
   3e950:	ldrb	r3, [r3, #1]
   3e954:	cmp	r3, #97	; 0x61
   3e958:	streq	r6, [sp, #12]
   3e95c:	ldreq	fp, [sp, #32]
   3e960:	bne	3e934 <npth_sleep@plt+0x29244>
   3e964:	str	r4, [sp]
   3e968:	add	r3, sp, #20
   3e96c:	add	r2, sp, #32
   3e970:	add	r1, sp, #24
   3e974:	add	r0, sp, #16
   3e978:	bl	4e028 <npth_sleep@plt+0x38938>
   3e97c:	cmp	r0, #0
   3e980:	bne	3e870 <npth_sleep@plt+0x29180>
   3e984:	ldr	r2, [sp, #32]
   3e988:	cmp	r2, fp
   3e98c:	movlt	r3, #0
   3e990:	movge	r3, #1
   3e994:	cmp	r2, #0
   3e998:	moveq	r3, #0
   3e99c:	cmp	r3, #0
   3e9a0:	beq	3eaf8 <npth_sleep@plt+0x29408>
   3e9a4:	ldr	r6, [sp, #20]
   3e9a8:	cmp	r6, #0
   3e9ac:	bne	3eb48 <npth_sleep@plt+0x29458>
   3e9b0:	str	r4, [sp]
   3e9b4:	add	r3, sp, #20
   3e9b8:	add	r2, sp, #32
   3e9bc:	add	r1, sp, #24
   3e9c0:	add	r0, sp, #16
   3e9c4:	bl	4e028 <npth_sleep@plt+0x38938>
   3e9c8:	cmp	r0, #0
   3e9cc:	bne	3e870 <npth_sleep@plt+0x29180>
   3e9d0:	ldr	r3, [sp, #20]
   3e9d4:	cmp	r3, #0
   3e9d8:	beq	3e9e8 <npth_sleep@plt+0x292f8>
   3e9dc:	ldr	r2, [sp, #28]
   3e9e0:	cmp	r2, #1
   3e9e4:	beq	3ea34 <npth_sleep@plt+0x29344>
   3e9e8:	ldr	r6, [sp, #32]
   3e9ec:	b	3ea10 <npth_sleep@plt+0x29320>
   3e9f0:	ldr	r2, [sp, #32]
   3e9f4:	cmp	r2, r6
   3e9f8:	movlt	r3, #0
   3e9fc:	movge	r3, #1
   3ea00:	cmp	r2, #0
   3ea04:	moveq	r3, #0
   3ea08:	cmp	r3, #0
   3ea0c:	beq	3e964 <npth_sleep@plt+0x29274>
   3ea10:	str	r4, [sp]
   3ea14:	add	r3, sp, #20
   3ea18:	add	r2, sp, #32
   3ea1c:	add	r1, sp, #24
   3ea20:	add	r0, sp, #16
   3ea24:	bl	4e028 <npth_sleep@plt+0x38938>
   3ea28:	cmp	r0, #0
   3ea2c:	beq	3e9f0 <npth_sleep@plt+0x29300>
   3ea30:	b	3e870 <npth_sleep@plt+0x29180>
   3ea34:	ldrb	r3, [r3]
   3ea38:	cmp	r3, #101	; 0x65
   3ea3c:	beq	3eae8 <npth_sleep@plt+0x293f8>
   3ea40:	cmp	r3, #110	; 0x6e
   3ea44:	bne	3eae0 <npth_sleep@plt+0x293f0>
   3ea48:	ldr	r3, [sp, #36]	; 0x24
   3ea4c:	add	sl, sp, #44	; 0x2c
   3ea50:	add	r6, sp, #36	; 0x24
   3ea54:	cmp	r3, #0
   3ea58:	bne	3eb58 <npth_sleep@plt+0x29468>
   3ea5c:	str	r4, [sp]
   3ea60:	add	r3, sp, #20
   3ea64:	add	r2, sp, #32
   3ea68:	add	r1, sp, #24
   3ea6c:	add	r0, sp, #16
   3ea70:	bl	4e028 <npth_sleep@plt+0x38938>
   3ea74:	cmp	r0, #0
   3ea78:	bne	3e870 <npth_sleep@plt+0x29180>
   3ea7c:	ldr	r3, [sp, #20]
   3ea80:	cmp	r3, #0
   3ea84:	cmpne	r6, #0
   3ea88:	beq	3e9e8 <npth_sleep@plt+0x292f8>
   3ea8c:	ldr	r1, [sp, #28]
   3ea90:	cmp	r1, #0
   3ea94:	beq	3ead4 <npth_sleep@plt+0x293e4>
   3ea98:	ldrb	r2, [r3]
   3ea9c:	cmp	r2, #0
   3eaa0:	bne	3eb50 <npth_sleep@plt+0x29460>
   3eaa4:	add	r1, r3, r1
   3eaa8:	add	r2, r3, #1
   3eaac:	b	3eabc <npth_sleep@plt+0x293cc>
   3eab0:	ldrb	lr, [r2], #1
   3eab4:	cmp	lr, #0
   3eab8:	bne	3eb40 <npth_sleep@plt+0x29450>
   3eabc:	sub	ip, r1, r2
   3eac0:	cmp	r1, r2
   3eac4:	mov	r3, r2
   3eac8:	str	r2, [sp, #20]
   3eacc:	str	ip, [sp, #28]
   3ead0:	bne	3eab0 <npth_sleep@plt+0x293c0>
   3ead4:	str	r3, [r6]
   3ead8:	str	r0, [sl]
   3eadc:	b	3e9e8 <npth_sleep@plt+0x292f8>
   3eae0:	mov	sl, r6
   3eae4:	b	3ea5c <npth_sleep@plt+0x2936c>
   3eae8:	ldr	r3, [sp, #40]	; 0x28
   3eaec:	add	sl, sp, #48	; 0x30
   3eaf0:	add	r6, sp, #40	; 0x28
   3eaf4:	b	3ea54 <npth_sleep@plt+0x29364>
   3eaf8:	ldr	r3, [sp, #36]	; 0x24
   3eafc:	ldr	r6, [sp, #12]
   3eb00:	cmp	r3, #0
   3eb04:	beq	3e93c <npth_sleep@plt+0x2924c>
   3eb08:	ldr	r2, [sp, #44]	; 0x2c
   3eb0c:	cmp	r2, #0
   3eb10:	beq	3e93c <npth_sleep@plt+0x2924c>
   3eb14:	ldr	r1, [sp, #40]	; 0x28
   3eb18:	cmp	r1, #0
   3eb1c:	beq	3e93c <npth_sleep@plt+0x2924c>
   3eb20:	ldr	ip, [sp, #48]	; 0x30
   3eb24:	cmp	ip, #0
   3eb28:	beq	3e93c <npth_sleep@plt+0x2924c>
   3eb2c:	str	r3, [r6]
   3eb30:	str	r2, [r7]
   3eb34:	str	r1, [r8]
   3eb38:	str	ip, [r9]
   3eb3c:	b	3e870 <npth_sleep@plt+0x29180>
   3eb40:	mov	r0, ip
   3eb44:	b	3ead4 <npth_sleep@plt+0x293e4>
   3eb48:	mov	r0, #104	; 0x68
   3eb4c:	b	3e870 <npth_sleep@plt+0x29180>
   3eb50:	mov	r0, r1
   3eb54:	b	3ead4 <npth_sleep@plt+0x293e4>
   3eb58:	mov	r0, #157	; 0x9d
   3eb5c:	b	3e870 <npth_sleep@plt+0x29180>
   3eb60:	bl	14a60 <__stack_chk_fail@plt>
   3eb64:	andeq	ip, r6, r8, lsr r8
   3eb68:			; <UNDEFINED> instruction: 0x000554b8
   3eb6c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3eb70:	sub	sp, sp, #20
   3eb74:	ldr	r5, [pc, #272]	; 3ec8c <npth_sleep@plt+0x2959c>
   3eb78:	mov	r1, #1
   3eb7c:	ldr	r3, [r5]
   3eb80:	str	r3, [sp, #12]
   3eb84:	bl	153f0 <gcry_sexp_nth@plt>
   3eb88:	subs	r7, r0, #0
   3eb8c:	beq	3ebb0 <npth_sleep@plt+0x294c0>
   3eb90:	mov	r1, #0
   3eb94:	mov	r2, sp
   3eb98:	bl	14b20 <gcry_sexp_nth_data@plt>
   3eb9c:	subs	r1, r0, #0
   3eba0:	beq	3ebb0 <npth_sleep@plt+0x294c0>
   3eba4:	ldr	r4, [sp]
   3eba8:	cmp	r4, #5
   3ebac:	bls	3ebd8 <npth_sleep@plt+0x294e8>
   3ebb0:	mov	r6, #0
   3ebb4:	mov	r0, r7
   3ebb8:	bl	148d4 <gcry_sexp_release@plt>
   3ebbc:	ldr	r2, [sp, #12]
   3ebc0:	ldr	r3, [r5]
   3ebc4:	mov	r0, r6
   3ebc8:	cmp	r2, r3
   3ebcc:	bne	3ec88 <npth_sleep@plt+0x29598>
   3ebd0:	add	sp, sp, #20
   3ebd4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3ebd8:	mov	r2, r4
   3ebdc:	mov	r3, #6
   3ebe0:	add	r0, sp, #4
   3ebe4:	bl	14bd4 <__memcpy_chk@plt>
   3ebe8:	add	r3, sp, #16
   3ebec:	add	r4, r3, r4
   3ebf0:	add	r0, sp, #4
   3ebf4:	mov	r8, #0
   3ebf8:	strb	r8, [r4, #-12]
   3ebfc:	bl	14d9c <gcry_pk_map_name@plt>
   3ec00:	cmp	r0, #18
   3ec04:	mov	r6, r0
   3ec08:	bne	3ebb4 <npth_sleep@plt+0x294c4>
   3ec0c:	mov	r2, r8
   3ec10:	ldr	r1, [pc, #120]	; 3ec90 <npth_sleep@plt+0x295a0>
   3ec14:	mov	r0, r7
   3ec18:	bl	14ca0 <gcry_sexp_find_token@plt>
   3ec1c:	subs	r8, r0, #0
   3ec20:	beq	3ec7c <npth_sleep@plt+0x2958c>
   3ec24:	bl	15570 <gcry_sexp_length@plt>
   3ec28:	sub	r4, r0, #1
   3ec2c:	cmp	r4, #0
   3ec30:	ble	3ec7c <npth_sleep@plt+0x2958c>
   3ec34:	ldr	r9, [pc, #88]	; 3ec94 <npth_sleep@plt+0x295a4>
   3ec38:	b	3ec44 <npth_sleep@plt+0x29554>
   3ec3c:	subs	r4, r4, #1
   3ec40:	beq	3ec7c <npth_sleep@plt+0x2958c>
   3ec44:	mov	r2, sp
   3ec48:	mov	r1, r4
   3ec4c:	mov	r0, r8
   3ec50:	bl	14b20 <gcry_sexp_nth_data@plt>
   3ec54:	cmp	r0, #0
   3ec58:	beq	3ec3c <npth_sleep@plt+0x2954c>
   3ec5c:	ldr	r2, [sp]
   3ec60:	cmp	r2, #5
   3ec64:	bne	3ec3c <npth_sleep@plt+0x2954c>
   3ec68:	mov	r1, r9
   3ec6c:	bl	149e8 <memcmp@plt>
   3ec70:	cmp	r0, #0
   3ec74:	bne	3ec3c <npth_sleep@plt+0x2954c>
   3ec78:	ldr	r6, [pc, #24]	; 3ec98 <npth_sleep@plt+0x295a8>
   3ec7c:	mov	r0, r8
   3ec80:	bl	148d4 <gcry_sexp_release@plt>
   3ec84:	b	3ebb4 <npth_sleep@plt+0x294c4>
   3ec88:	bl	14a60 <__stack_chk_fail@plt>
   3ec8c:	andeq	ip, r6, r8, lsr r8
   3ec90:	andeq	r6, r5, ip, ror r8
   3ec94:	andeq	r6, r5, r4, lsl #17
   3ec98:	andeq	r0, r0, pc, lsr #2
   3ec9c:	push	{r4, r5, lr}
   3eca0:	sub	sp, sp, #12
   3eca4:	ldr	r4, [pc, #88]	; 3ed04 <npth_sleep@plt+0x29614>
   3eca8:	mov	r3, r1
   3ecac:	mov	r2, r0
   3ecb0:	ldr	ip, [r4]
   3ecb4:	mov	r1, #0
   3ecb8:	mov	r0, sp
   3ecbc:	str	ip, [sp, #4]
   3ecc0:	bl	14934 <gcry_sexp_sscan@plt>
   3ecc4:	cmp	r0, #0
   3ecc8:	movne	r5, #0
   3eccc:	bne	3ece4 <npth_sleep@plt+0x295f4>
   3ecd0:	ldr	r0, [sp]
   3ecd4:	bl	3eb6c <npth_sleep@plt+0x2947c>
   3ecd8:	mov	r5, r0
   3ecdc:	ldr	r0, [sp]
   3ece0:	bl	148d4 <gcry_sexp_release@plt>
   3ece4:	ldr	r2, [sp, #4]
   3ece8:	ldr	r3, [r4]
   3ecec:	mov	r0, r5
   3ecf0:	cmp	r2, r3
   3ecf4:	bne	3ed00 <npth_sleep@plt+0x29610>
   3ecf8:	add	sp, sp, #12
   3ecfc:	pop	{r4, r5, pc}
   3ed00:	bl	14a60 <__stack_chk_fail@plt>
   3ed04:	andeq	ip, r6, r8, lsr r8
   3ed08:	ldrb	r3, [r0, #1]
   3ed0c:	mov	r2, r0
   3ed10:	cmp	r3, #0
   3ed14:	beq	3edc0 <npth_sleep@plt+0x296d0>
   3ed18:	ldrb	r1, [r0, #2]
   3ed1c:	cmp	r3, #114	; 0x72
   3ed20:	movne	r0, #0
   3ed24:	moveq	r0, #256	; 0x100
   3ed28:	cmp	r1, #0
   3ed2c:	bxeq	lr
   3ed30:	ldrb	r3, [r2, #3]
   3ed34:	cmp	r1, #119	; 0x77
   3ed38:	orreq	r0, r0, #128	; 0x80
   3ed3c:	cmp	r3, #0
   3ed40:	bxeq	lr
   3ed44:	cmp	r3, #120	; 0x78
   3ed48:	ldrb	r3, [r2, #4]
   3ed4c:	orreq	r0, r0, #64	; 0x40
   3ed50:	cmp	r3, #0
   3ed54:	bxeq	lr
   3ed58:	cmp	r3, #114	; 0x72
   3ed5c:	ldrb	r3, [r2, #5]
   3ed60:	orreq	r0, r0, #32
   3ed64:	cmp	r3, #0
   3ed68:	bxeq	lr
   3ed6c:	cmp	r3, #119	; 0x77
   3ed70:	ldrb	r3, [r2, #6]
   3ed74:	orreq	r0, r0, #16
   3ed78:	cmp	r3, #0
   3ed7c:	bxeq	lr
   3ed80:	cmp	r3, #120	; 0x78
   3ed84:	ldrb	r3, [r2, #7]
   3ed88:	orreq	r0, r0, #8
   3ed8c:	cmp	r3, #0
   3ed90:	bxeq	lr
   3ed94:	cmp	r3, #114	; 0x72
   3ed98:	ldrb	r3, [r2, #8]
   3ed9c:	orreq	r0, r0, #4
   3eda0:	cmp	r3, #0
   3eda4:	bxeq	lr
   3eda8:	cmp	r3, #119	; 0x77
   3edac:	ldrb	r3, [r2, #9]
   3edb0:	orreq	r0, r0, #2
   3edb4:	cmp	r3, #120	; 0x78
   3edb8:	orreq	r0, r0, #1
   3edbc:	bx	lr
   3edc0:	mov	r0, r3
   3edc4:	bx	lr
   3edc8:	bx	lr
   3edcc:	push	{r4, r5, lr}
   3edd0:	sub	sp, sp, #28
   3edd4:	ldr	r4, [pc, #160]	; 3ee7c <npth_sleep@plt+0x2978c>
   3edd8:	mov	r1, sp
   3eddc:	mov	r0, #4
   3ede0:	ldr	r3, [r4]
   3ede4:	str	r3, [sp, #20]
   3ede8:	bl	14acc <getrlimit64@plt>
   3edec:	mov	r1, sp
   3edf0:	cmp	r0, #0
   3edf4:	movne	r2, #0
   3edf8:	movne	r3, #0
   3edfc:	mov	r0, #4
   3ee00:	strdne	r2, [sp, #8]
   3ee04:	mov	r2, #0
   3ee08:	mov	r3, #0
   3ee0c:	strd	r2, [sp]
   3ee10:	bl	147f0 <setrlimit64@plt>
   3ee14:	cmp	r0, #0
   3ee18:	beq	3ee38 <npth_sleep@plt+0x29748>
   3ee1c:	bl	15084 <__errno_location@plt>
   3ee20:	ldr	r3, [r0]
   3ee24:	mov	r5, r0
   3ee28:	sub	r3, r3, #22
   3ee2c:	bics	r3, r3, #16
   3ee30:	moveq	r0, #1
   3ee34:	bne	3ee54 <npth_sleep@plt+0x29764>
   3ee38:	ldr	r2, [sp, #20]
   3ee3c:	ldr	r3, [r4]
   3ee40:	cmp	r2, r3
   3ee44:	bne	3ee50 <npth_sleep@plt+0x29760>
   3ee48:	add	sp, sp, #28
   3ee4c:	pop	{r4, r5, pc}
   3ee50:	bl	14a60 <__stack_chk_fail@plt>
   3ee54:	ldr	r1, [pc, #36]	; 3ee80 <npth_sleep@plt+0x29790>
   3ee58:	mov	r2, #5
   3ee5c:	mov	r0, #0
   3ee60:	bl	14a3c <dcgettext@plt>
   3ee64:	mov	r4, r0
   3ee68:	ldr	r0, [r5]
   3ee6c:	bl	14dcc <strerror@plt>
   3ee70:	mov	r1, r0
   3ee74:	mov	r0, r4
   3ee78:	bl	3d508 <npth_sleep@plt+0x27e18>
   3ee7c:	andeq	ip, r6, r8, lsr r8
   3ee80:	andeq	r9, r5, ip, lsr #19
   3ee84:	push	{r4, lr}
   3ee88:	sub	sp, sp, #24
   3ee8c:	ldr	r4, [pc, #76]	; 3eee0 <npth_sleep@plt+0x297f0>
   3ee90:	mov	r1, sp
   3ee94:	mov	r0, #4
   3ee98:	ldr	r3, [r4]
   3ee9c:	str	r3, [sp, #20]
   3eea0:	bl	14acc <getrlimit64@plt>
   3eea4:	cmp	r0, #0
   3eea8:	bne	3eec0 <npth_sleep@plt+0x297d0>
   3eeac:	ldrd	r2, [sp, #8]
   3eeb0:	mov	r1, sp
   3eeb4:	mov	r0, #4
   3eeb8:	strd	r2, [sp]
   3eebc:	bl	147f0 <setrlimit64@plt>
   3eec0:	ldr	r2, [sp, #20]
   3eec4:	ldr	r3, [r4]
   3eec8:	mov	r0, #1
   3eecc:	cmp	r2, r3
   3eed0:	bne	3eedc <npth_sleep@plt+0x297ec>
   3eed4:	add	sp, sp, #24
   3eed8:	pop	{r4, pc}
   3eedc:	bl	14a60 <__stack_chk_fail@plt>
   3eee0:	andeq	ip, r6, r8, lsr r8
   3eee4:	ldr	r3, [pc, #8]	; 3eef4 <npth_sleep@plt+0x29804>
   3eee8:	mov	r2, #1
   3eeec:	str	r2, [r3]
   3eef0:	bx	lr
   3eef4:	andeq	sp, r6, r0, asr #15
   3eef8:	push	{r4, r5, r6, lr}
   3eefc:	mov	r5, r0
   3ef00:	ldr	r4, [pc, #48]	; 3ef38 <npth_sleep@plt+0x29848>
   3ef04:	ldr	r3, [r4, #4]
   3ef08:	cmp	r3, #0
   3ef0c:	beq	3ef20 <npth_sleep@plt+0x29830>
   3ef10:	mov	r3, #8
   3ef14:	str	r3, [r5]
   3ef18:	ldr	r0, [pc, #28]	; 3ef3c <npth_sleep@plt+0x2984c>
   3ef1c:	pop	{r4, r5, r6, pc}
   3ef20:	mov	r1, #8
   3ef24:	add	r0, r4, r1
   3ef28:	bl	1548c <gcry_create_nonce@plt>
   3ef2c:	mov	r3, #1
   3ef30:	str	r3, [r4, #4]
   3ef34:	b	3ef10 <npth_sleep@plt+0x29820>
   3ef38:	andeq	sp, r6, r0, asr #15
   3ef3c:	andeq	sp, r6, r8, asr #15
   3ef40:	push	{r4, lr}
   3ef44:	sub	sp, sp, #8
   3ef48:	ldr	r4, [pc, #48]	; 3ef80 <npth_sleep@plt+0x29890>
   3ef4c:	mov	r0, sp
   3ef50:	mov	r1, #4
   3ef54:	ldr	r3, [r4]
   3ef58:	str	r3, [sp, #4]
   3ef5c:	bl	1548c <gcry_create_nonce@plt>
   3ef60:	ldr	r2, [sp, #4]
   3ef64:	ldr	r3, [r4]
   3ef68:	ldr	r0, [sp]
   3ef6c:	cmp	r2, r3
   3ef70:	bne	3ef7c <npth_sleep@plt+0x2988c>
   3ef74:	add	sp, sp, #8
   3ef78:	pop	{r4, pc}
   3ef7c:	bl	14a60 <__stack_chk_fail@plt>
   3ef80:	andeq	ip, r6, r8, lsr r8
   3ef84:	b	156f0 <npth_sleep@plt>
   3ef88:	b	14790 <npth_usleep@plt>
   3ef8c:	bx	lr
   3ef90:	bx	lr
   3ef94:	ldr	r3, [pc, #184]	; 3f054 <npth_sleep@plt+0x29964>
   3ef98:	ldr	r3, [r3]
   3ef9c:	cmp	r3, #0
   3efa0:	cmpne	r0, #0
   3efa4:	beq	3f04c <npth_sleep@plt+0x2995c>
   3efa8:	ldrb	r3, [r0]
   3efac:	cmp	r3, #45	; 0x2d
   3efb0:	bne	3f04c <npth_sleep@plt+0x2995c>
   3efb4:	ldrb	r3, [r0, #1]
   3efb8:	cmp	r3, #38	; 0x26
   3efbc:	bne	3f04c <npth_sleep@plt+0x2995c>
   3efc0:	ldrb	r3, [r0, #2]
   3efc4:	add	r0, r0, #2
   3efc8:	sub	r1, r3, #48	; 0x30
   3efcc:	cmp	r1, #9
   3efd0:	bhi	3f024 <npth_sleep@plt+0x29934>
   3efd4:	mov	ip, r0
   3efd8:	push	{lr}		; (str lr, [sp, #-4]!)
   3efdc:	ldrb	r3, [ip, #1]!
   3efe0:	sub	lr, r3, #48	; 0x30
   3efe4:	cmp	lr, #9
   3efe8:	bls	3efdc <npth_sleep@plt+0x298ec>
   3efec:	cmp	r3, #0
   3eff0:	bne	3f01c <npth_sleep@plt+0x2992c>
   3eff4:	cmp	r2, #0
   3eff8:	beq	3f00c <npth_sleep@plt+0x2991c>
   3effc:	mov	r1, r3
   3f000:	mov	r2, #10
   3f004:	pop	{lr}		; (ldr lr, [sp], #4)
   3f008:	b	14784 <strtol@plt>
   3f00c:	mov	r1, r2
   3f010:	pop	{lr}		; (ldr lr, [sp], #4)
   3f014:	mov	r2, #10
   3f018:	b	14784 <strtol@plt>
   3f01c:	mvn	r0, #0
   3f020:	pop	{pc}		; (ldr pc, [sp], #4)
   3f024:	cmp	r3, #0
   3f028:	bne	3f04c <npth_sleep@plt+0x2995c>
   3f02c:	cmp	r2, #0
   3f030:	beq	3f040 <npth_sleep@plt+0x29950>
   3f034:	mov	r1, r3
   3f038:	mov	r2, #10
   3f03c:	b	14784 <strtol@plt>
   3f040:	mov	r1, r2
   3f044:	mov	r2, #10
   3f048:	b	14784 <strtol@plt>
   3f04c:	mvn	r0, #0
   3f050:	bx	lr
   3f054:	andeq	sp, r6, r0, asr #15
   3f058:	b	14b2c <tmpfile64@plt>
   3f05c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3f060:	mov	r1, #1
   3f064:	mov	r8, r0
   3f068:	mov	r0, #0
   3f06c:	bl	15288 <fcntl64@plt>
   3f070:	cmn	r0, #1
   3f074:	beq	3f1b8 <npth_sleep@plt+0x29ac8>
   3f078:	mov	r6, #0
   3f07c:	mov	r1, #1
   3f080:	mov	r0, r1
   3f084:	bl	15288 <fcntl64@plt>
   3f088:	cmn	r0, #1
   3f08c:	beq	3f1e4 <npth_sleep@plt+0x29af4>
   3f090:	mov	r4, #0
   3f094:	mov	r1, #1
   3f098:	mov	r0, #2
   3f09c:	bl	15288 <fcntl64@plt>
   3f0a0:	cmn	r0, #1
   3f0a4:	beq	3f114 <npth_sleep@plt+0x29a24>
   3f0a8:	ldr	r3, [pc, #392]	; 3f238 <npth_sleep@plt+0x29b48>
   3f0ac:	cmp	r4, #2
   3f0b0:	cmpne	r6, #2
   3f0b4:	moveq	r7, #1
   3f0b8:	ldr	r5, [r3]
   3f0bc:	movne	r7, #0
   3f0c0:	mov	r9, #0
   3f0c4:	cmp	r5, #0
   3f0c8:	beq	3f108 <npth_sleep@plt+0x29a18>
   3f0cc:	cmp	r6, #1
   3f0d0:	beq	3f160 <npth_sleep@plt+0x29a70>
   3f0d4:	cmp	r4, #1
   3f0d8:	beq	3f17c <npth_sleep@plt+0x29a8c>
   3f0dc:	cmp	r9, #1
   3f0e0:	beq	3f198 <npth_sleep@plt+0x29aa8>
   3f0e4:	cmp	r7, #0
   3f0e8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f0ec:	mov	r3, r8
   3f0f0:	mov	r0, r5
   3f0f4:	ldr	r2, [pc, #320]	; 3f23c <npth_sleep@plt+0x29b4c>
   3f0f8:	mov	r1, #1
   3f0fc:	bl	151e0 <__fprintf_chk@plt>
   3f100:	mov	r0, #3
   3f104:	bl	14ed4 <exit@plt>
   3f108:	cmp	r7, #0
   3f10c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f110:	b	3f100 <npth_sleep@plt+0x29a10>
   3f114:	bl	15084 <__errno_location@plt>
   3f118:	ldr	r3, [r0]
   3f11c:	cmp	r3, #9
   3f120:	bne	3f0a8 <npth_sleep@plt+0x299b8>
   3f124:	mov	r1, #1
   3f128:	ldr	r0, [pc, #272]	; 3f240 <npth_sleep@plt+0x29b50>
   3f12c:	bl	14d30 <open64@plt>
   3f130:	cmp	r0, #2
   3f134:	beq	3f210 <npth_sleep@plt+0x29b20>
   3f138:	cmp	r4, #0
   3f13c:	bne	3f100 <npth_sleep@plt+0x29a10>
   3f140:	ldr	r3, [pc, #252]	; 3f244 <npth_sleep@plt+0x29b54>
   3f144:	ldr	r5, [r3]
   3f148:	cmp	r5, #0
   3f14c:	beq	3f100 <npth_sleep@plt+0x29a10>
   3f150:	cmp	r6, #1
   3f154:	bne	3f0ec <npth_sleep@plt+0x299fc>
   3f158:	mov	r7, r6
   3f15c:	mov	r9, #2
   3f160:	mov	r3, r8
   3f164:	ldr	r2, [pc, #220]	; 3f248 <npth_sleep@plt+0x29b58>
   3f168:	mov	r1, #1
   3f16c:	mov	r0, r5
   3f170:	bl	151e0 <__fprintf_chk@plt>
   3f174:	cmp	r4, #1
   3f178:	bne	3f0dc <npth_sleep@plt+0x299ec>
   3f17c:	mov	r1, r4
   3f180:	mov	r3, r8
   3f184:	ldr	r2, [pc, #192]	; 3f24c <npth_sleep@plt+0x29b5c>
   3f188:	mov	r0, r5
   3f18c:	bl	151e0 <__fprintf_chk@plt>
   3f190:	cmp	r9, #1
   3f194:	bne	3f0e4 <npth_sleep@plt+0x299f4>
   3f198:	mov	r1, r9
   3f19c:	mov	r3, r8
   3f1a0:	ldr	r2, [pc, #168]	; 3f250 <npth_sleep@plt+0x29b60>
   3f1a4:	mov	r0, r5
   3f1a8:	bl	151e0 <__fprintf_chk@plt>
   3f1ac:	cmp	r7, #0
   3f1b0:	bne	3f0ec <npth_sleep@plt+0x299fc>
   3f1b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f1b8:	bl	15084 <__errno_location@plt>
   3f1bc:	ldr	r3, [r0]
   3f1c0:	cmp	r3, #9
   3f1c4:	bne	3f078 <npth_sleep@plt+0x29988>
   3f1c8:	mov	r1, #0
   3f1cc:	ldr	r0, [pc, #108]	; 3f240 <npth_sleep@plt+0x29b50>
   3f1d0:	bl	14d30 <open64@plt>
   3f1d4:	cmp	r0, #0
   3f1d8:	moveq	r6, #1
   3f1dc:	movne	r6, #2
   3f1e0:	b	3f07c <npth_sleep@plt+0x2998c>
   3f1e4:	bl	15084 <__errno_location@plt>
   3f1e8:	ldr	r3, [r0]
   3f1ec:	cmp	r3, #9
   3f1f0:	bne	3f090 <npth_sleep@plt+0x299a0>
   3f1f4:	mov	r1, #1
   3f1f8:	ldr	r0, [pc, #64]	; 3f240 <npth_sleep@plt+0x29b50>
   3f1fc:	bl	14d30 <open64@plt>
   3f200:	cmp	r0, #1
   3f204:	mov	r4, r0
   3f208:	movne	r4, #2
   3f20c:	b	3f094 <npth_sleep@plt+0x299a4>
   3f210:	cmp	r4, #2
   3f214:	cmpne	r6, #2
   3f218:	moveq	r7, #1
   3f21c:	movne	r7, #0
   3f220:	cmp	r4, #0
   3f224:	bne	3f108 <npth_sleep@plt+0x29a18>
   3f228:	ldr	r3, [pc, #20]	; 3f244 <npth_sleep@plt+0x29b54>
   3f22c:	mov	r9, #1
   3f230:	ldr	r5, [r3]
   3f234:	b	3f0c4 <npth_sleep@plt+0x299d4>
   3f238:	andeq	sp, r6, r8, asr r5
   3f23c:	andeq	r9, r5, r4, asr #20
   3f240:	andeq	pc, r4, r0, lsr #23
   3f244:	andeq	sp, r6, ip, asr r5
   3f248:	andeq	r9, r5, ip, asr #19
   3f24c:	strdeq	r9, [r5], -r4
   3f250:	andeq	r9, r5, ip, lsl sl
   3f254:	subs	r2, r0, #0
   3f258:	bxne	lr
   3f25c:	ldr	r1, [pc, #4]	; 3f268 <npth_sleep@plt+0x29b78>
   3f260:	ldr	r0, [pc, #4]	; 3f26c <npth_sleep@plt+0x29b7c>
   3f264:	b	3d420 <npth_sleep@plt+0x27d30>
   3f268:	andeq	r9, r5, r4, lsl #21
   3f26c:	andeq	r9, r5, r8, lsr #21
   3f270:	b	15474 <remove@plt>
   3f274:	push	{r4, r5, r6, r7, r8, lr}
   3f278:	subs	r8, r2, #0
   3f27c:	mov	r6, r0
   3f280:	mov	r7, r1
   3f284:	beq	3f338 <npth_sleep@plt+0x29c48>
   3f288:	ldr	r3, [r8]
   3f28c:	cmp	r3, #0
   3f290:	bne	3f330 <npth_sleep@plt+0x29c40>
   3f294:	mov	r1, r7
   3f298:	mov	r0, r6
   3f29c:	bl	14e80 <rename@plt>
   3f2a0:	cmp	r0, #0
   3f2a4:	bne	3f2b4 <npth_sleep@plt+0x29bc4>
   3f2a8:	mov	r4, #0
   3f2ac:	mov	r0, r4
   3f2b0:	pop	{r4, r5, r6, r7, r8, pc}
   3f2b4:	ldr	r3, [pc, #184]	; 3f374 <npth_sleep@plt+0x29c84>
   3f2b8:	ldr	r4, [r3]
   3f2bc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3f2c0:	cmp	r0, #0
   3f2c4:	beq	3f2a8 <npth_sleep@plt+0x29bb8>
   3f2c8:	ldr	r3, [r8]
   3f2cc:	lsl	r4, r4, #24
   3f2d0:	and	r4, r4, #2130706432	; 0x7f000000
   3f2d4:	uxth	r0, r0
   3f2d8:	cmp	r3, #0
   3f2dc:	orr	r4, r4, r0
   3f2e0:	beq	3f368 <npth_sleep@plt+0x29c78>
   3f2e4:	cmp	r4, #0
   3f2e8:	beq	3f2a8 <npth_sleep@plt+0x29bb8>
   3f2ec:	bl	48d60 <npth_sleep@plt+0x33670>
   3f2f0:	mov	r3, #0
   3f2f4:	str	r3, [r8]
   3f2f8:	mov	r2, #5
   3f2fc:	ldr	r1, [pc, #116]	; 3f378 <npth_sleep@plt+0x29c88>
   3f300:	mov	r0, #0
   3f304:	bl	14a3c <dcgettext@plt>
   3f308:	mov	r5, r0
   3f30c:	mov	r0, r4
   3f310:	bl	15408 <gpg_strerror@plt>
   3f314:	mov	r2, r7
   3f318:	mov	r1, r6
   3f31c:	mov	r3, r0
   3f320:	mov	r0, r5
   3f324:	bl	3d484 <npth_sleep@plt+0x27d94>
   3f328:	mov	r0, r4
   3f32c:	pop	{r4, r5, r6, r7, r8, pc}
   3f330:	bl	48cec <npth_sleep@plt+0x335fc>
   3f334:	b	3f294 <npth_sleep@plt+0x29ba4>
   3f338:	bl	14e80 <rename@plt>
   3f33c:	cmp	r0, #0
   3f340:	beq	3f2a8 <npth_sleep@plt+0x29bb8>
   3f344:	ldr	r3, [pc, #40]	; 3f374 <npth_sleep@plt+0x29c84>
   3f348:	ldr	r4, [r3]
   3f34c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3f350:	cmp	r0, #0
   3f354:	beq	3f2a8 <npth_sleep@plt+0x29bb8>
   3f358:	lsl	r4, r4, #24
   3f35c:	and	r4, r4, #2130706432	; 0x7f000000
   3f360:	uxth	r0, r0
   3f364:	orr	r4, r4, r0
   3f368:	cmp	r4, #0
   3f36c:	bne	3f2f8 <npth_sleep@plt+0x29c08>
   3f370:	b	3f2a8 <npth_sleep@plt+0x29bb8>
   3f374:			; <UNDEFINED> instruction: 0x0006d7bc
   3f378:	andeq	r9, r5, r8, asr #21
   3f37c:	subs	r3, r1, #0
   3f380:	push	{r4, lr}
   3f384:	moveq	r1, r3
   3f388:	mov	r4, r0
   3f38c:	beq	3f3a8 <npth_sleep@plt+0x29cb8>
   3f390:	ldrb	r1, [r3]
   3f394:	cmp	r1, #0
   3f398:	beq	3f3a8 <npth_sleep@plt+0x29cb8>
   3f39c:	mov	r0, r3
   3f3a0:	bl	3ed08 <npth_sleep@plt+0x29618>
   3f3a4:	mov	r1, r0
   3f3a8:	mov	r0, r4
   3f3ac:	pop	{r4, lr}
   3f3b0:	b	150cc <mkdir@plt>
   3f3b4:	b	14b38 <chdir@plt>
   3f3b8:	subs	r3, r1, #0
   3f3bc:	push	{r4, lr}
   3f3c0:	moveq	r1, r3
   3f3c4:	mov	r4, r0
   3f3c8:	beq	3f3e4 <npth_sleep@plt+0x29cf4>
   3f3cc:	ldrb	r1, [r3]
   3f3d0:	cmp	r1, #0
   3f3d4:	beq	3f3e4 <npth_sleep@plt+0x29cf4>
   3f3d8:	mov	r0, r3
   3f3dc:	bl	3ed08 <npth_sleep@plt+0x29618>
   3f3e0:	mov	r1, r0
   3f3e4:	mov	r0, r4
   3f3e8:	pop	{r4, lr}
   3f3ec:	b	155ac <chmod@plt>
   3f3f0:	ldr	r3, [pc, #480]	; 3f5d8 <npth_sleep@plt+0x29ee8>
   3f3f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f3f8:	sub	sp, sp, #28
   3f3fc:	ldr	r3, [r3]
   3f400:	mov	r9, r0
   3f404:	str	r3, [sp, #20]
   3f408:	bl	14f58 <strlen@plt>
   3f40c:	cmp	r0, #5
   3f410:	bls	3f5a8 <npth_sleep@plt+0x29eb8>
   3f414:	sub	r0, r0, #6
   3f418:	add	r6, r9, r0
   3f41c:	mov	r0, r6
   3f420:	ldr	r1, [pc, #436]	; 3f5dc <npth_sleep@plt+0x29eec>
   3f424:	bl	14760 <strcmp@plt>
   3f428:	cmp	r0, #0
   3f42c:	bne	3f5a8 <npth_sleep@plt+0x29eb8>
   3f430:	bl	15084 <__errno_location@plt>
   3f434:	mov	r1, #8
   3f438:	ldr	r8, [pc, #416]	; 3f5e0 <npth_sleep@plt+0x29ef0>
   3f43c:	ldr	r7, [pc, #416]	; 3f5e4 <npth_sleep@plt+0x29ef4>
   3f440:	ldr	fp, [pc, #416]	; 3f5e8 <npth_sleep@plt+0x29ef8>
   3f444:	mov	sl, r0
   3f448:	add	r0, sp, r1
   3f44c:	ldr	r3, [sl]
   3f450:	str	r3, [sp, #4]
   3f454:	bl	1548c <gcry_create_nonce@plt>
   3f458:	ldrd	r4, [sp, #8]
   3f45c:	b	3f488 <npth_sleep@plt+0x29d98>
   3f460:	ldr	r0, [sl]
   3f464:	cmp	r0, #17
   3f468:	bne	3f5b8 <npth_sleep@plt+0x29ec8>
   3f46c:	ldrd	r4, [sp, #8]
   3f470:	ldr	r3, [pc, #372]	; 3f5ec <npth_sleep@plt+0x29efc>
   3f474:	adds	r4, r4, r3
   3f478:	adc	r5, r5, #0
   3f47c:	subs	r8, r8, #1
   3f480:	strd	r4, [sp, #8]
   3f484:	beq	3f5ac <npth_sleep@plt+0x29ebc>
   3f488:	mov	r2, #62	; 0x3e
   3f48c:	mov	r3, #0
   3f490:	mov	r0, r4
   3f494:	mov	r1, r5
   3f498:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f49c:	mov	r3, #0
   3f4a0:	mov	r0, r4
   3f4a4:	mov	r1, r5
   3f4a8:	ldrb	ip, [r7, r2]
   3f4ac:	mov	r2, #62	; 0x3e
   3f4b0:	strb	ip, [r6]
   3f4b4:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f4b8:	mov	r2, #62	; 0x3e
   3f4bc:	mov	r3, #0
   3f4c0:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f4c4:	mov	r3, #0
   3f4c8:	mov	r0, r4
   3f4cc:	mov	r1, r5
   3f4d0:	ldrb	ip, [r7, r2]
   3f4d4:	ldr	r2, [pc, #276]	; 3f5f0 <npth_sleep@plt+0x29f00>
   3f4d8:	strb	ip, [r6, #1]
   3f4dc:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f4e0:	mov	r2, #62	; 0x3e
   3f4e4:	mov	r3, #0
   3f4e8:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f4ec:	mov	r3, #0
   3f4f0:	mov	r0, r4
   3f4f4:	mov	r1, r5
   3f4f8:	ldrb	ip, [r7, r2]
   3f4fc:	ldr	r2, [pc, #220]	; 3f5e0 <npth_sleep@plt+0x29ef0>
   3f500:	strb	ip, [r6, #2]
   3f504:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f508:	mov	r2, #62	; 0x3e
   3f50c:	mov	r3, #0
   3f510:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f514:	mov	r0, r4
   3f518:	mov	r1, r5
   3f51c:	ldrb	ip, [r7, r2]
   3f520:	add	r3, pc, #160	; 0xa0
   3f524:	ldrd	r2, [r3]
   3f528:	strb	ip, [r6, #3]
   3f52c:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f530:	mov	r2, #62	; 0x3e
   3f534:	mov	r3, #0
   3f538:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f53c:	mov	r0, r4
   3f540:	mov	r1, r5
   3f544:	ldrb	ip, [r7, r2]
   3f548:	add	r3, pc, #128	; 0x80
   3f54c:	ldrd	r2, [r3]
   3f550:	strb	ip, [r6, #4]
   3f554:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f558:	mov	r2, #62	; 0x3e
   3f55c:	mov	r3, #0
   3f560:	bl	4eec0 <npth_sleep@plt+0x397d0>
   3f564:	mov	r1, fp
   3f568:	mov	r0, r9
   3f56c:	ldrb	r3, [r7, r2]
   3f570:	strb	r3, [r6, #5]
   3f574:	bl	3f37c <npth_sleep@plt+0x29c8c>
   3f578:	cmp	r0, #0
   3f57c:	bne	3f460 <npth_sleep@plt+0x29d70>
   3f580:	ldr	r0, [sp, #4]
   3f584:	bl	153b4 <gpg_err_set_errno@plt>
   3f588:	mov	r0, r9
   3f58c:	ldr	r3, [pc, #68]	; 3f5d8 <npth_sleep@plt+0x29ee8>
   3f590:	ldr	r2, [sp, #20]
   3f594:	ldr	r3, [r3]
   3f598:	cmp	r2, r3
   3f59c:	bne	3f5c0 <npth_sleep@plt+0x29ed0>
   3f5a0:	add	sp, sp, #28
   3f5a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f5a8:	mov	r0, #22
   3f5ac:	bl	153b4 <gpg_err_set_errno@plt>
   3f5b0:	mov	r0, #0
   3f5b4:	b	3f58c <npth_sleep@plt+0x29e9c>
   3f5b8:	mov	r0, #0
   3f5bc:	b	3f58c <npth_sleep@plt+0x29e9c>
   3f5c0:	bl	14a60 <__stack_chk_fail@plt>
   3f5c4:	nop			; (mov r0, r0)
   3f5c8:	rsceq	r7, r1, r0, lsl r8
   3f5cc:	andeq	r0, r0, r0
   3f5d0:	ldrcc	r1, [fp], r0, ror #7
   3f5d4:	andeq	r0, r0, r0
   3f5d8:	andeq	ip, r6, r8, lsr r8
   3f5dc:	andeq	r9, r5, ip, ror #21
   3f5e0:	strdeq	sl, [r3], -r8
   3f5e4:	andeq	r9, r5, ip, ror #18
   3f5e8:	andeq	pc, r4, r8, asr #3
   3f5ec:	andeq	r1, r0, r1, ror #28
   3f5f0:	andeq	r0, r0, r4, lsl #30
   3f5f4:	b	14fb8 <setenv@plt>
   3f5f8:	b	155e8 <unsetenv@plt>
   3f5fc:	push	{r4, r5, r6, lr}
   3f600:	mov	r4, #100	; 0x64
   3f604:	b	3f630 <npth_sleep@plt+0x29f40>
   3f608:	bl	14ebc <getcwd@plt>
   3f60c:	mov	r3, r0
   3f610:	cmp	r5, r3
   3f614:	mov	r0, r5
   3f618:	beq	3f64c <npth_sleep@plt+0x29f5c>
   3f61c:	bl	149dc <gcry_free@plt>
   3f620:	bl	15084 <__errno_location@plt>
   3f624:	ldr	r3, [r0]
   3f628:	cmp	r3, #34	; 0x22
   3f62c:	bne	3f648 <npth_sleep@plt+0x29f58>
   3f630:	add	r0, r4, #1
   3f634:	bl	146d0 <gcry_malloc@plt>
   3f638:	mov	r1, r4
   3f63c:	lsl	r4, r4, #1
   3f640:	subs	r5, r0, #0
   3f644:	bne	3f608 <npth_sleep@plt+0x29f18>
   3f648:	mov	r3, #0
   3f64c:	mov	r0, r3
   3f650:	pop	{r4, r5, r6, pc}
   3f654:	push	{r4, r5, r6, lr}
   3f658:	mvn	r3, #0
   3f65c:	subs	r4, r1, #0
   3f660:	str	r3, [r0]
   3f664:	beq	3f6a0 <npth_sleep@plt+0x29fb0>
   3f668:	mov	r5, r0
   3f66c:	bl	14f64 <inotify_init@plt>
   3f670:	cmn	r0, #1
   3f674:	mov	r6, r0
   3f678:	beq	3f6e8 <npth_sleep@plt+0x29ff8>
   3f67c:	mov	r1, r4
   3f680:	mov	r2, #1024	; 0x400
   3f684:	bl	1506c <inotify_add_watch@plt>
   3f688:	cmn	r0, #1
   3f68c:	movne	r4, #0
   3f690:	strne	r6, [r5]
   3f694:	beq	3f6bc <npth_sleep@plt+0x29fcc>
   3f698:	mov	r0, r4
   3f69c:	pop	{r4, r5, r6, pc}
   3f6a0:	ldr	r3, [pc, #100]	; 3f70c <npth_sleep@plt+0x2a01c>
   3f6a4:	ldr	r4, [r3]
   3f6a8:	lsl	r4, r4, #24
   3f6ac:	and	r4, r4, #2130706432	; 0x7f000000
   3f6b0:	orr	r4, r4, #55	; 0x37
   3f6b4:	mov	r0, r4
   3f6b8:	pop	{r4, r5, r6, pc}
   3f6bc:	ldr	r3, [pc, #72]	; 3f70c <npth_sleep@plt+0x2a01c>
   3f6c0:	ldr	r5, [r3]
   3f6c4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3f6c8:	subs	r4, r0, #0
   3f6cc:	lslne	r5, r5, #24
   3f6d0:	andne	r5, r5, #2130706432	; 0x7f000000
   3f6d4:	uxthne	r4, r4
   3f6d8:	mov	r0, r6
   3f6dc:	orrne	r4, r5, r4
   3f6e0:	bl	15660 <close@plt>
   3f6e4:	b	3f698 <npth_sleep@plt+0x29fa8>
   3f6e8:	ldr	r3, [pc, #28]	; 3f70c <npth_sleep@plt+0x2a01c>
   3f6ec:	ldr	r5, [r3]
   3f6f0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3f6f4:	subs	r4, r0, #0
   3f6f8:	lslne	r5, r5, #24
   3f6fc:	andne	r5, r5, #2130706432	; 0x7f000000
   3f700:	uxthne	r4, r4
   3f704:	orrne	r4, r5, r4
   3f708:	b	3f698 <npth_sleep@plt+0x29fa8>
   3f70c:			; <UNDEFINED> instruction: 0x0006d7bc
   3f710:	mvn	r3, #0
   3f714:	cmp	r1, #0
   3f718:	push	{r4, r5, r6, r7, r8, lr}
   3f71c:	str	r3, [r0]
   3f720:	beq	3f790 <npth_sleep@plt+0x2a0a0>
   3f724:	mov	r5, r0
   3f728:	mov	r0, r1
   3f72c:	bl	15684 <gcry_strdup@plt>
   3f730:	subs	r6, r0, #0
   3f734:	beq	3f7e4 <npth_sleep@plt+0x2a0f4>
   3f738:	bl	14f64 <inotify_init@plt>
   3f73c:	cmn	r0, #1
   3f740:	mov	r7, r0
   3f744:	beq	3f808 <npth_sleep@plt+0x2a118>
   3f748:	mov	r1, #47	; 0x2f
   3f74c:	mov	r0, r6
   3f750:	bl	1533c <strrchr@plt>
   3f754:	ldr	r2, [pc, #208]	; 3f82c <npth_sleep@plt+0x2a13c>
   3f758:	mov	r1, r6
   3f75c:	cmp	r0, #0
   3f760:	movne	r3, #0
   3f764:	strbne	r3, [r0]
   3f768:	mov	r0, r7
   3f76c:	bl	1506c <inotify_add_watch@plt>
   3f770:	cmn	r0, #1
   3f774:	beq	3f7ac <npth_sleep@plt+0x2a0bc>
   3f778:	mov	r4, #0
   3f77c:	mov	r0, r6
   3f780:	bl	149dc <gcry_free@plt>
   3f784:	str	r7, [r5]
   3f788:	mov	r0, r4
   3f78c:	pop	{r4, r5, r6, r7, r8, pc}
   3f790:	ldr	r3, [pc, #152]	; 3f830 <npth_sleep@plt+0x2a140>
   3f794:	ldr	r4, [r3]
   3f798:	lsl	r4, r4, #24
   3f79c:	and	r4, r4, #2130706432	; 0x7f000000
   3f7a0:	orr	r4, r4, #55	; 0x37
   3f7a4:	mov	r0, r4
   3f7a8:	pop	{r4, r5, r6, r7, r8, pc}
   3f7ac:	ldr	r3, [pc, #124]	; 3f830 <npth_sleep@plt+0x2a140>
   3f7b0:	ldr	r5, [r3]
   3f7b4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3f7b8:	subs	r4, r0, #0
   3f7bc:	lslne	r5, r5, #24
   3f7c0:	andne	r5, r5, #2130706432	; 0x7f000000
   3f7c4:	uxthne	r4, r4
   3f7c8:	mov	r0, r7
   3f7cc:	orrne	r4, r5, r4
   3f7d0:	bl	15660 <close@plt>
   3f7d4:	mov	r0, r6
   3f7d8:	bl	149dc <gcry_free@plt>
   3f7dc:	mov	r0, r4
   3f7e0:	pop	{r4, r5, r6, r7, r8, pc}
   3f7e4:	ldr	r3, [pc, #68]	; 3f830 <npth_sleep@plt+0x2a140>
   3f7e8:	ldr	r5, [r3]
   3f7ec:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3f7f0:	subs	r4, r0, #0
   3f7f4:	lslne	r5, r5, #24
   3f7f8:	andne	r5, r5, #2130706432	; 0x7f000000
   3f7fc:	uxthne	r4, r4
   3f800:	orrne	r4, r5, r4
   3f804:	b	3f788 <npth_sleep@plt+0x2a098>
   3f808:	ldr	r3, [pc, #32]	; 3f830 <npth_sleep@plt+0x2a140>
   3f80c:	ldr	r5, [r3]
   3f810:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3f814:	subs	r4, r0, #0
   3f818:	lslne	r5, r5, #24
   3f81c:	andne	r5, r5, #2130706432	; 0x7f000000
   3f820:	uxthne	r4, r4
   3f824:	orrne	r4, r5, r4
   3f828:	b	3f7d4 <npth_sleep@plt+0x2a0e4>
   3f82c:	streq	r0, [r0], #-1536	; 0xfffffa00
   3f830:			; <UNDEFINED> instruction: 0x0006d7bc
   3f834:	push	{r4, r5, r6, r7, r8, r9, lr}
   3f838:	sub	sp, sp, #284	; 0x11c
   3f83c:	ldr	r9, [pc, #212]	; 3f918 <npth_sleep@plt+0x2a228>
   3f840:	mov	r8, r1
   3f844:	mov	r2, #272	; 0x110
   3f848:	ldr	r3, [r9]
   3f84c:	add	r1, sp, #4
   3f850:	str	r3, [sp, #276]	; 0x114
   3f854:	bl	152ac <npth_read@plt>
   3f858:	cmp	r0, #15
   3f85c:	bls	3f8e0 <npth_sleep@plt+0x2a1f0>
   3f860:	ldr	r3, [sp, #8]
   3f864:	tst	r3, #8192	; 0x2000
   3f868:	bne	3f8fc <npth_sleep@plt+0x2a20c>
   3f86c:	tst	r3, #1024	; 0x400
   3f870:	bne	3f904 <npth_sleep@plt+0x2a214>
   3f874:	mov	r6, r0
   3f878:	add	r5, sp, #4
   3f87c:	mvn	r7, #15
   3f880:	b	3f898 <npth_sleep@plt+0x2a1a8>
   3f884:	ldr	r3, [r5, #4]
   3f888:	tst	r3, #8192	; 0x2000
   3f88c:	bne	3f8fc <npth_sleep@plt+0x2a20c>
   3f890:	tst	r3, #1024	; 0x400
   3f894:	bne	3f904 <npth_sleep@plt+0x2a214>
   3f898:	tst	r3, #512	; 0x200
   3f89c:	ldr	r4, [r5, #12]
   3f8a0:	beq	3f8c8 <npth_sleep@plt+0x2a1d8>
   3f8a4:	mov	r0, r8
   3f8a8:	bl	14f58 <strlen@plt>
   3f8ac:	cmp	r0, r4
   3f8b0:	bhi	3f8c8 <npth_sleep@plt+0x2a1d8>
   3f8b4:	mov	r1, r8
   3f8b8:	add	r0, r5, #16
   3f8bc:	bl	14760 <strcmp@plt>
   3f8c0:	cmp	r0, #0
   3f8c4:	beq	3f90c <npth_sleep@plt+0x2a21c>
   3f8c8:	sub	r3, r7, r4
   3f8cc:	add	r6, r6, r3
   3f8d0:	add	r4, r4, #16
   3f8d4:	cmp	r6, #15
   3f8d8:	add	r5, r5, r4
   3f8dc:	bhi	3f884 <npth_sleep@plt+0x2a194>
   3f8e0:	mov	r0, #0
   3f8e4:	ldr	r2, [sp, #276]	; 0x114
   3f8e8:	ldr	r3, [r9]
   3f8ec:	cmp	r2, r3
   3f8f0:	bne	3f914 <npth_sleep@plt+0x2a224>
   3f8f4:	add	sp, sp, #284	; 0x11c
   3f8f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3f8fc:	mov	r0, #3
   3f900:	b	3f8e4 <npth_sleep@plt+0x2a1f4>
   3f904:	mov	r0, #2
   3f908:	b	3f8e4 <npth_sleep@plt+0x2a1f4>
   3f90c:	mov	r0, #1
   3f910:	b	3f8e4 <npth_sleep@plt+0x2a1f4>
   3f914:	bl	14a60 <__stack_chk_fail@plt>
   3f918:	andeq	ip, r6, r8, lsr r8
   3f91c:	push	{r4, r5, r6, r7, r8, lr}
   3f920:	sub	sp, sp, #120	; 0x78
   3f924:	ldr	r5, [pc, #316]	; 3fa68 <npth_sleep@plt+0x2a378>
   3f928:	mov	r4, #110	; 0x6e
   3f92c:	mov	r2, sp
   3f930:	ldr	r3, [r5]
   3f934:	add	r1, sp, #4
   3f938:	str	r3, [sp, #116]	; 0x74
   3f93c:	str	r4, [sp]
   3f940:	mov	r8, r0
   3f944:	bl	15450 <getsockname@plt>
   3f948:	subs	r7, r0, #0
   3f94c:	bne	3f9d8 <npth_sleep@plt+0x2a2e8>
   3f950:	ldrh	r3, [sp, #4]
   3f954:	cmp	r3, #1
   3f958:	bne	3f9b0 <npth_sleep@plt+0x2a2c0>
   3f95c:	ldr	r3, [sp]
   3f960:	cmp	r3, #2
   3f964:	bls	3f9c4 <npth_sleep@plt+0x2a2d4>
   3f968:	cmp	r3, #110	; 0x6e
   3f96c:	bhi	3fa14 <npth_sleep@plt+0x2a324>
   3f970:	sub	r0, r3, #1
   3f974:	sub	r4, r3, #2
   3f978:	bl	146d0 <gcry_malloc@plt>
   3f97c:	subs	r6, r0, #0
   3f980:	beq	3fa2c <npth_sleep@plt+0x2a33c>
   3f984:	mov	r2, r4
   3f988:	add	r1, sp, #6
   3f98c:	bl	1491c <memcpy@plt>
   3f990:	strb	r7, [r6, r4]
   3f994:	ldr	r2, [sp, #116]	; 0x74
   3f998:	ldr	r3, [r5]
   3f99c:	mov	r0, r6
   3f9a0:	cmp	r2, r3
   3f9a4:	bne	3fa64 <npth_sleep@plt+0x2a374>
   3f9a8:	add	sp, sp, #120	; 0x78
   3f9ac:	pop	{r4, r5, r6, r7, r8, pc}
   3f9b0:	mov	r1, r8
   3f9b4:	ldr	r0, [pc, #176]	; 3fa6c <npth_sleep@plt+0x2a37c>
   3f9b8:	mov	r6, r7
   3f9bc:	bl	3d484 <npth_sleep@plt+0x27d94>
   3f9c0:	b	3f994 <npth_sleep@plt+0x2a2a4>
   3f9c4:	mov	r1, r8
   3f9c8:	ldr	r0, [pc, #160]	; 3fa70 <npth_sleep@plt+0x2a380>
   3f9cc:	mov	r6, r7
   3f9d0:	bl	3d484 <npth_sleep@plt+0x27d94>
   3f9d4:	b	3f994 <npth_sleep@plt+0x2a2a4>
   3f9d8:	ldr	r3, [pc, #148]	; 3fa74 <npth_sleep@plt+0x2a384>
   3f9dc:	mov	r6, #0
   3f9e0:	ldr	r4, [r3]
   3f9e4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3f9e8:	cmp	r0, #0
   3f9ec:	lslne	r4, r4, #24
   3f9f0:	andne	r4, r4, #2130706432	; 0x7f000000
   3f9f4:	uxthne	r0, r0
   3f9f8:	orrne	r0, r4, r0
   3f9fc:	bl	15408 <gpg_strerror@plt>
   3fa00:	mov	r1, r8
   3fa04:	mov	r2, r0
   3fa08:	ldr	r0, [pc, #104]	; 3fa78 <npth_sleep@plt+0x2a388>
   3fa0c:	bl	3d484 <npth_sleep@plt+0x27d94>
   3fa10:	b	3f994 <npth_sleep@plt+0x2a2a4>
   3fa14:	mov	r2, r4
   3fa18:	mov	r1, r8
   3fa1c:	ldr	r0, [pc, #88]	; 3fa7c <npth_sleep@plt+0x2a38c>
   3fa20:	mov	r6, r7
   3fa24:	bl	3d484 <npth_sleep@plt+0x27d94>
   3fa28:	b	3f994 <npth_sleep@plt+0x2a2a4>
   3fa2c:	ldr	r3, [pc, #64]	; 3fa74 <npth_sleep@plt+0x2a384>
   3fa30:	ldr	r4, [r3]
   3fa34:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   3fa38:	cmp	r0, #0
   3fa3c:	lslne	r4, r4, #24
   3fa40:	andne	r4, r4, #2130706432	; 0x7f000000
   3fa44:	uxthne	r0, r0
   3fa48:	orrne	r0, r4, r0
   3fa4c:	bl	15408 <gpg_strerror@plt>
   3fa50:	mov	r1, r8
   3fa54:	mov	r2, r0
   3fa58:	ldr	r0, [pc, #32]	; 3fa80 <npth_sleep@plt+0x2a390>
   3fa5c:	bl	3d484 <npth_sleep@plt+0x27d94>
   3fa60:	b	3f994 <npth_sleep@plt+0x2a2a4>
   3fa64:	bl	14a60 <__stack_chk_fail@plt>
   3fa68:	andeq	ip, r6, r8, lsr r8
   3fa6c:	andeq	r9, r5, r4, lsl fp
   3fa70:	andeq	r9, r5, r4, asr #22
   3fa74:			; <UNDEFINED> instruction: 0x0006d7bc
   3fa78:	strdeq	r9, [r5], -r4
   3fa7c:	andeq	r9, r5, r4, ror fp
   3fa80:	andeq	r9, r5, r4, asr #23
   3fa84:	push	{r4, lr}
   3fa88:	bl	14afc <dup@plt>
   3fa8c:	cmp	r0, #0
   3fa90:	blt	3faa0 <npth_sleep@plt+0x2a3b0>
   3fa94:	bl	15660 <close@plt>
   3fa98:	mov	r0, #1
   3fa9c:	pop	{r4, pc}
   3faa0:	mov	r0, #0
   3faa4:	pop	{r4, pc}
   3faa8:	ldr	r0, [pc]	; 3fab0 <npth_sleep@plt+0x2a3c0>
   3faac:	bx	lr
   3fab0:	andeq	r9, r5, ip, lsr #24
   3fab4:	push	{r4, r5, r6, lr}
   3fab8:	mov	r1, #0
   3fabc:	bl	3802c <npth_sleep@plt+0x2293c>
   3fac0:	mov	r1, #0
   3fac4:	mov	r4, r0
   3fac8:	ldr	r0, [pc, #48]	; 3fb00 <npth_sleep@plt+0x2a410>
   3facc:	bl	3802c <npth_sleep@plt+0x2293c>
   3fad0:	mov	r1, r0
   3fad4:	mov	r5, r0
   3fad8:	mov	r0, r4
   3fadc:	bl	380dc <npth_sleep@plt+0x229ec>
   3fae0:	mov	r6, r0
   3fae4:	mov	r0, r5
   3fae8:	bl	149dc <gcry_free@plt>
   3faec:	mov	r0, r4
   3faf0:	bl	149dc <gcry_free@plt>
   3faf4:	clz	r0, r6
   3faf8:	lsr	r0, r0, #5
   3fafc:	pop	{r4, r5, r6, pc}
   3fb00:	andeq	r9, r5, r8, lsr ip
   3fb04:	push	{r4, r5, r6, lr}
   3fb08:	cmp	r0, #0
   3fb0c:	ldr	r5, [pc, #152]	; 3fbac <npth_sleep@plt+0x2a4bc>
   3fb10:	ldr	r4, [r5]
   3fb14:	bne	3fb28 <npth_sleep@plt+0x2a438>
   3fb18:	cmp	r4, #0
   3fb1c:	beq	3fb38 <npth_sleep@plt+0x2a448>
   3fb20:	mov	r0, r4
   3fb24:	pop	{r4, r5, r6, pc}
   3fb28:	mov	r0, r4
   3fb2c:	bl	149dc <gcry_free@plt>
   3fb30:	mov	r3, #0
   3fb34:	str	r3, [r5]
   3fb38:	bl	3faa8 <npth_sleep@plt+0x2a3b8>
   3fb3c:	mov	r2, #0
   3fb40:	ldr	r1, [pc, #104]	; 3fbb0 <npth_sleep@plt+0x2a4c0>
   3fb44:	mov	r6, r0
   3fb48:	bl	385e4 <npth_sleep@plt+0x22ef4>
   3fb4c:	mov	r1, #0
   3fb50:	mov	r4, r0
   3fb54:	bl	15204 <access@plt>
   3fb58:	cmp	r0, #0
   3fb5c:	beq	3fb9c <npth_sleep@plt+0x2a4ac>
   3fb60:	mov	r2, #0
   3fb64:	ldr	r1, [pc, #72]	; 3fbb4 <npth_sleep@plt+0x2a4c4>
   3fb68:	mov	r0, r6
   3fb6c:	str	r4, [r5]
   3fb70:	bl	385e4 <npth_sleep@plt+0x22ef4>
   3fb74:	mov	r1, #0
   3fb78:	mov	r4, r0
   3fb7c:	bl	15204 <access@plt>
   3fb80:	cmp	r0, #0
   3fb84:	beq	3fb9c <npth_sleep@plt+0x2a4ac>
   3fb88:	mov	r0, r4
   3fb8c:	bl	149dc <gcry_free@plt>
   3fb90:	ldr	r4, [r5]
   3fb94:	mov	r0, r4
   3fb98:	pop	{r4, r5, r6, pc}
   3fb9c:	ldr	r0, [r5]
   3fba0:	bl	149dc <gcry_free@plt>
   3fba4:	str	r4, [r5]
   3fba8:	b	3fb20 <npth_sleep@plt+0x2a430>
   3fbac:	ldrdeq	sp, [r6], -r0
   3fbb0:	andeq	r9, r5, r4, asr #24
   3fbb4:	andeq	r9, r5, r0, asr ip
   3fbb8:	push	{r4, lr}
   3fbbc:	ldrb	r4, [r0]
   3fbc0:	cmp	r4, #0
   3fbc4:	beq	3fbe4 <npth_sleep@plt+0x2a4f4>
   3fbc8:	mov	r4, r0
   3fbcc:	bl	14f58 <strlen@plt>
   3fbd0:	add	r0, r4, r0
   3fbd4:	ldrb	r3, [r0, #-1]
   3fbd8:	cmp	r3, #47	; 0x2f
   3fbdc:	movne	r4, #0
   3fbe0:	beq	3fbec <npth_sleep@plt+0x2a4fc>
   3fbe4:	mov	r0, r4
   3fbe8:	pop	{r4, pc}
   3fbec:	mov	r0, r4
   3fbf0:	bl	151f8 <gcry_xstrdup@plt>
   3fbf4:	mov	r4, r0
   3fbf8:	bl	14f58 <strlen@plt>
   3fbfc:	sub	r0, r0, #1
   3fc00:	add	r3, r4, r0
   3fc04:	cmp	r4, r3
   3fc08:	bcs	3fbe4 <npth_sleep@plt+0x2a4f4>
   3fc0c:	ldrb	r2, [r4, r0]
   3fc10:	cmp	r2, #47	; 0x2f
   3fc14:	bne	3fbe4 <npth_sleep@plt+0x2a4f4>
   3fc18:	mov	r1, #0
   3fc1c:	b	3fc2c <npth_sleep@plt+0x2a53c>
   3fc20:	ldrb	r2, [r3]
   3fc24:	cmp	r2, #47	; 0x2f
   3fc28:	bne	3fbe4 <npth_sleep@plt+0x2a4f4>
   3fc2c:	strb	r1, [r3], #-1
   3fc30:	cmp	r4, r3
   3fc34:	bne	3fc20 <npth_sleep@plt+0x2a530>
   3fc38:	mov	r0, r4
   3fc3c:	pop	{r4, pc}
   3fc40:	ldr	r0, [pc]	; 3fc48 <npth_sleep@plt+0x2a558>
   3fc44:	bx	lr
   3fc48:	andeq	r9, r5, r8, lsr ip
   3fc4c:	push	{r4, lr}
   3fc50:	ldr	r0, [pc, #80]	; 3fca8 <npth_sleep@plt+0x2a5b8>
   3fc54:	bl	14d48 <getenv@plt>
   3fc58:	subs	r4, r0, #0
   3fc5c:	beq	3fc6c <npth_sleep@plt+0x2a57c>
   3fc60:	ldrb	r3, [r4]
   3fc64:	cmp	r3, #0
   3fc68:	bne	3fc78 <npth_sleep@plt+0x2a588>
   3fc6c:	ldr	r4, [pc, #56]	; 3fcac <npth_sleep@plt+0x2a5bc>
   3fc70:	mov	r0, r4
   3fc74:	pop	{r4, pc}
   3fc78:	bl	3fbb8 <npth_sleep@plt+0x2a4c8>
   3fc7c:	cmp	r0, #0
   3fc80:	movne	r4, r0
   3fc84:	mov	r0, r4
   3fc88:	bl	3fab4 <npth_sleep@plt+0x2a3c4>
   3fc8c:	cmp	r0, #0
   3fc90:	bne	3fc70 <npth_sleep@plt+0x2a580>
   3fc94:	ldr	r3, [pc, #20]	; 3fcb0 <npth_sleep@plt+0x2a5c0>
   3fc98:	mov	r2, #1
   3fc9c:	mov	r0, r4
   3fca0:	strb	r2, [r3, #4]
   3fca4:	pop	{r4, pc}
   3fca8:	andeq	r9, r5, r0, ror #24
   3fcac:	andeq	r9, r5, r8, lsr ip
   3fcb0:	ldrdeq	sp, [r6], -r0
   3fcb4:	push	{r4, r5, r6, lr}
   3fcb8:	subs	r4, r0, #0
   3fcbc:	beq	3fccc <npth_sleep@plt+0x2a5dc>
   3fcc0:	ldrb	r3, [r4]
   3fcc4:	cmp	r3, #0
   3fcc8:	bne	3fd00 <npth_sleep@plt+0x2a610>
   3fccc:	bl	3fc4c <npth_sleep@plt+0x2a55c>
   3fcd0:	ldr	r5, [pc, #80]	; 3fd28 <npth_sleep@plt+0x2a638>
   3fcd4:	mov	r6, #0
   3fcd8:	mov	r4, r0
   3fcdc:	ldr	r0, [r5, #8]
   3fce0:	bl	149dc <gcry_free@plt>
   3fce4:	mov	r0, r4
   3fce8:	mov	r1, #0
   3fcec:	bl	3802c <npth_sleep@plt+0x2293c>
   3fcf0:	str	r0, [r5, #8]
   3fcf4:	mov	r0, r6
   3fcf8:	pop	{r4, r5, r6, lr}
   3fcfc:	b	149dc <gcry_free@plt>
   3fd00:	bl	3fbb8 <npth_sleep@plt+0x2a4c8>
   3fd04:	ldr	r5, [pc, #28]	; 3fd28 <npth_sleep@plt+0x2a638>
   3fd08:	subs	r6, r0, #0
   3fd0c:	movne	r4, r6
   3fd10:	mov	r0, r4
   3fd14:	bl	3fab4 <npth_sleep@plt+0x2a3c4>
   3fd18:	cmp	r0, #0
   3fd1c:	moveq	r3, #1
   3fd20:	strbeq	r3, [r5, #4]
   3fd24:	b	3fcdc <npth_sleep@plt+0x2a5ec>
   3fd28:	ldrdeq	sp, [r6], -r0
   3fd2c:	push	{r4, r5, r6, lr}
   3fd30:	ldr	r5, [pc, #44]	; 3fd64 <npth_sleep@plt+0x2a674>
   3fd34:	ldr	r4, [r5, #8]
   3fd38:	cmp	r4, #0
   3fd3c:	beq	3fd48 <npth_sleep@plt+0x2a658>
   3fd40:	mov	r0, r4
   3fd44:	pop	{r4, r5, r6, pc}
   3fd48:	bl	3fc4c <npth_sleep@plt+0x2a55c>
   3fd4c:	mov	r1, r4
   3fd50:	bl	3802c <npth_sleep@plt+0x2293c>
   3fd54:	mov	r4, r0
   3fd58:	str	r0, [r5, #8]
   3fd5c:	mov	r0, r4
   3fd60:	pop	{r4, r5, r6, pc}
   3fd64:	ldrdeq	sp, [r6], -r0
   3fd68:	ldr	r3, [pc, #12]	; 3fd7c <npth_sleep@plt+0x2a68c>
   3fd6c:	ldrb	r0, [r3, #4]
   3fd70:	clz	r0, r0
   3fd74:	lsr	r0, r0, #5
   3fd78:	bx	lr
   3fd7c:	ldrdeq	sp, [r6], -r0
   3fd80:	ldr	r0, [pc]	; 3fd88 <npth_sleep@plt+0x2a698>
   3fd84:	bx	lr
   3fd88:	andeq	r9, r5, r4, asr #13
   3fd8c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3fd90:	mov	r2, #0
   3fd94:	ldr	r8, [pc, #884]	; 40110 <npth_sleep@plt+0x2aa20>
   3fd98:	sub	sp, sp, #188	; 0xbc
   3fd9c:	mov	r7, r1
   3fda0:	ldr	r3, [r8]
   3fda4:	str	r2, [r1]
   3fda8:	mov	r9, r0
   3fdac:	str	r3, [sp, #180]	; 0xb4
   3fdb0:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   3fdb4:	ldr	r5, [pc, #856]	; 40114 <npth_sleep@plt+0x2aa24>
   3fdb8:	ldr	r4, [pc, #856]	; 40118 <npth_sleep@plt+0x2aa28>
   3fdbc:	ldr	r6, [pc, #856]	; 4011c <npth_sleep@plt+0x2aa2c>
   3fdc0:	bl	1482c <getuid@plt>
   3fdc4:	mov	r3, r4
   3fdc8:	mov	r2, r6
   3fdcc:	mov	r1, #47	; 0x2f
   3fdd0:	str	r0, [sp]
   3fdd4:	add	r0, sp, #132	; 0x84
   3fdd8:	bl	15264 <gpgrt_snprintf@plt>
   3fddc:	add	r2, sp, #8
   3fde0:	add	r1, sp, #132	; 0x84
   3fde4:	mov	r0, #3
   3fde8:	bl	155c4 <__xstat64@plt>
   3fdec:	cmp	r0, #0
   3fdf0:	bne	3fe04 <npth_sleep@plt+0x2a714>
   3fdf4:	ldr	r3, [sp, #24]
   3fdf8:	and	r3, r3, #61440	; 0xf000
   3fdfc:	cmp	r3, #16384	; 0x4000
   3fe00:	beq	3fe48 <npth_sleep@plt+0x2a758>
   3fe04:	ldr	r4, [r5], #4
   3fe08:	cmp	r4, #0
   3fe0c:	bne	3fdc0 <npth_sleep@plt+0x2a6d0>
   3fe10:	ldr	r3, [r7]
   3fe14:	orr	r3, r3, #2
   3fe18:	orr	r3, r3, #128	; 0x80
   3fe1c:	str	r3, [r7]
   3fe20:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   3fe24:	bl	151f8 <gcry_xstrdup@plt>
   3fe28:	mov	r4, r0
   3fe2c:	ldr	r2, [sp, #180]	; 0xb4
   3fe30:	ldr	r3, [r8]
   3fe34:	mov	r0, r4
   3fe38:	cmp	r2, r3
   3fe3c:	bne	400d8 <npth_sleep@plt+0x2a9e8>
   3fe40:	add	sp, sp, #188	; 0xbc
   3fe44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3fe48:	ldr	r4, [sp, #32]
   3fe4c:	bl	1482c <getuid@plt>
   3fe50:	cmp	r4, r0
   3fe54:	beq	3fe6c <npth_sleep@plt+0x2a77c>
   3fe58:	ldr	r3, [r7]
   3fe5c:	cmp	r9, #0
   3fe60:	orr	r3, r3, #4
   3fe64:	str	r3, [r7]
   3fe68:	beq	3fe18 <npth_sleep@plt+0x2a728>
   3fe6c:	add	r0, sp, #132	; 0x84
   3fe70:	bl	14f58 <strlen@plt>
   3fe74:	add	r2, r0, #7
   3fe78:	cmp	r2, #46	; 0x2e
   3fe7c:	mov	r3, r0
   3fe80:	bls	3fe90 <npth_sleep@plt+0x2a7a0>
   3fe84:	ldr	r3, [r7]
   3fe88:	orr	r3, r3, #1
   3fe8c:	b	3fe18 <npth_sleep@plt+0x2a728>
   3fe90:	ldr	r2, [pc, #648]	; 40120 <npth_sleep@plt+0x2aa30>
   3fe94:	add	r1, sp, #132	; 0x84
   3fe98:	add	ip, r1, r0
   3fe9c:	ldrb	lr, [r2, #6]
   3fea0:	ldrh	r1, [r2, #4]
   3fea4:	ldr	r0, [r2]
   3fea8:	add	r2, sp, #132	; 0x84
   3feac:	str	r0, [r2, r3]
   3feb0:	strh	r1, [ip, #4]
   3feb4:	add	r2, sp, #8
   3feb8:	add	r1, sp, #132	; 0x84
   3febc:	strb	lr, [ip, #6]
   3fec0:	mov	r0, #3
   3fec4:	bl	155c4 <__xstat64@plt>
   3fec8:	cmp	r0, #0
   3fecc:	bne	3ffbc <npth_sleep@plt+0x2a8cc>
   3fed0:	ldr	r3, [sp, #24]
   3fed4:	and	r3, r3, #61440	; 0xf000
   3fed8:	cmp	r3, #16384	; 0x4000
   3fedc:	beq	40008 <npth_sleep@plt+0x2a918>
   3fee0:	ldr	r3, [r7]
   3fee4:	cmp	r9, #0
   3fee8:	orr	r3, r3, #4
   3feec:	str	r3, [r7]
   3fef0:	beq	3fe18 <npth_sleep@plt+0x2a728>
   3fef4:	ldr	r3, [pc, #552]	; 40124 <npth_sleep@plt+0x2aa34>
   3fef8:	ldrb	r3, [r3, #4]
   3fefc:	cmp	r3, #0
   3ff00:	beq	3ffec <npth_sleep@plt+0x2a8fc>
   3ff04:	ldr	r3, [r7]
   3ff08:	orr	r3, r3, #32
   3ff0c:	str	r3, [r7]
   3ff10:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   3ff14:	mov	r4, r0
   3ff18:	bl	14f58 <strlen@plt>
   3ff1c:	mov	r2, r4
   3ff20:	add	r1, sp, #112	; 0x70
   3ff24:	mov	r3, r0
   3ff28:	mov	r0, #2
   3ff2c:	bl	152a0 <gcry_md_hash_buffer@plt>
   3ff30:	add	r0, sp, #112	; 0x70
   3ff34:	mov	r1, #120	; 0x78
   3ff38:	bl	42108 <npth_sleep@plt+0x2ca18>
   3ff3c:	subs	r5, r0, #0
   3ff40:	beq	3fe84 <npth_sleep@plt+0x2a794>
   3ff44:	mov	r3, #0
   3ff48:	mov	r2, r5
   3ff4c:	ldr	r1, [pc, #468]	; 40128 <npth_sleep@plt+0x2aa38>
   3ff50:	add	r0, sp, #132	; 0x84
   3ff54:	bl	38578 <npth_sleep@plt+0x22e88>
   3ff58:	mov	r4, r0
   3ff5c:	mov	r0, r5
   3ff60:	bl	149dc <gcry_free@plt>
   3ff64:	cmp	r4, #0
   3ff68:	beq	4006c <npth_sleep@plt+0x2a97c>
   3ff6c:	add	r2, sp, #8
   3ff70:	mov	r1, r4
   3ff74:	mov	r0, #3
   3ff78:	bl	155c4 <__xstat64@plt>
   3ff7c:	cmp	r0, #0
   3ff80:	beq	40044 <npth_sleep@plt+0x2a954>
   3ff84:	bl	15084 <__errno_location@plt>
   3ff88:	ldr	r3, [r0]
   3ff8c:	mov	r5, r0
   3ff90:	cmp	r3, #2
   3ff94:	beq	4007c <npth_sleep@plt+0x2a98c>
   3ff98:	ldr	r3, [r7]
   3ff9c:	cmp	r9, #0
   3ffa0:	orr	r3, r3, #1
   3ffa4:	str	r3, [r7]
   3ffa8:	bne	3fe2c <npth_sleep@plt+0x2a73c>
   3ffac:	mov	r0, r4
   3ffb0:	bl	149dc <gcry_free@plt>
   3ffb4:	ldr	r3, [r7]
   3ffb8:	b	3fe18 <npth_sleep@plt+0x2a728>
   3ffbc:	bl	15084 <__errno_location@plt>
   3ffc0:	ldr	r3, [r0]
   3ffc4:	cmp	r3, #2
   3ffc8:	bne	3fe84 <npth_sleep@plt+0x2a794>
   3ffcc:	ldr	r1, [pc, #344]	; 4012c <npth_sleep@plt+0x2aa3c>
   3ffd0:	add	r0, sp, #132	; 0x84
   3ffd4:	bl	3f37c <npth_sleep@plt+0x29c8c>
   3ffd8:	cmp	r0, #0
   3ffdc:	beq	40028 <npth_sleep@plt+0x2a938>
   3ffe0:	ldr	r3, [r7]
   3ffe4:	orr	r3, r3, #16
   3ffe8:	b	3fe18 <npth_sleep@plt+0x2a728>
   3ffec:	add	r0, sp, #132	; 0x84
   3fff0:	bl	151f8 <gcry_xstrdup@plt>
   3fff4:	mov	r4, r0
   3fff8:	cmp	r4, #0
   3fffc:	bne	3fe2c <npth_sleep@plt+0x2a73c>
   40000:	ldr	r3, [r7]
   40004:	b	3fe18 <npth_sleep@plt+0x2a728>
   40008:	ldr	r4, [sp, #32]
   4000c:	bl	1482c <getuid@plt>
   40010:	cmp	r4, r0
   40014:	bne	3fee0 <npth_sleep@plt+0x2a7f0>
   40018:	ldr	r3, [sp, #24]
   4001c:	tst	r3, #63	; 0x3f
   40020:	bne	3fee0 <npth_sleep@plt+0x2a7f0>
   40024:	b	3fef4 <npth_sleep@plt+0x2a804>
   40028:	add	r2, sp, #8
   4002c:	add	r1, sp, #132	; 0x84
   40030:	mov	r0, #3
   40034:	bl	155c4 <__xstat64@plt>
   40038:	cmp	r0, #0
   4003c:	beq	3fed0 <npth_sleep@plt+0x2a7e0>
   40040:	b	3fe84 <npth_sleep@plt+0x2a794>
   40044:	ldr	r3, [sp, #24]
   40048:	and	r3, r3, #61440	; 0xf000
   4004c:	cmp	r3, #16384	; 0x4000
   40050:	beq	40094 <npth_sleep@plt+0x2a9a4>
   40054:	ldr	r3, [r7]
   40058:	cmp	r9, #0
   4005c:	orr	r3, r3, #8
   40060:	str	r3, [r7]
   40064:	bne	3fe2c <npth_sleep@plt+0x2a73c>
   40068:	b	3ffac <npth_sleep@plt+0x2a8bc>
   4006c:	ldr	r3, [r7]
   40070:	orr	r3, r3, #1
   40074:	str	r3, [r7]
   40078:	b	3fe18 <npth_sleep@plt+0x2a728>
   4007c:	cmp	r9, #0
   40080:	beq	400b4 <npth_sleep@plt+0x2a9c4>
   40084:	ldr	r3, [r7]
   40088:	orr	r3, r3, #64	; 0x40
   4008c:	str	r3, [r7]
   40090:	b	3fe2c <npth_sleep@plt+0x2a73c>
   40094:	ldr	r5, [sp, #32]
   40098:	bl	1482c <getuid@plt>
   4009c:	cmp	r5, r0
   400a0:	bne	40054 <npth_sleep@plt+0x2a964>
   400a4:	ldr	r3, [sp, #24]
   400a8:	tst	r3, #63	; 0x3f
   400ac:	bne	40054 <npth_sleep@plt+0x2a964>
   400b0:	b	3fe2c <npth_sleep@plt+0x2a73c>
   400b4:	ldr	r1, [pc, #112]	; 4012c <npth_sleep@plt+0x2aa3c>
   400b8:	mov	r0, r4
   400bc:	bl	3f37c <npth_sleep@plt+0x29c8c>
   400c0:	cmp	r0, #0
   400c4:	beq	400dc <npth_sleep@plt+0x2a9ec>
   400c8:	ldr	r3, [r7]
   400cc:	orr	r3, r3, #16
   400d0:	str	r3, [r7]
   400d4:	b	3ffac <npth_sleep@plt+0x2a8bc>
   400d8:	bl	14a60 <__stack_chk_fail@plt>
   400dc:	add	r2, sp, #8
   400e0:	add	r1, sp, #132	; 0x84
   400e4:	mov	r0, #3
   400e8:	bl	155c4 <__xstat64@plt>
   400ec:	cmp	r0, #0
   400f0:	beq	3fff8 <npth_sleep@plt+0x2a908>
   400f4:	ldr	r2, [r5]
   400f8:	ldr	r3, [r7]
   400fc:	cmp	r2, #2
   40100:	orrne	r3, r3, #1
   40104:	orreq	r3, r3, #64	; 0x40
   40108:	str	r3, [r7]
   4010c:	b	3ffac <npth_sleep@plt+0x2a8bc>
   40110:	andeq	ip, r6, r8, lsr r8
   40114:	strdeq	r9, [r5], -ip
   40118:	andeq	r9, r5, r0, ror lr
   4011c:	andeq	r9, r5, ip, ror #24
   40120:	muleq	r5, r0, ip
   40124:	ldrdeq	sp, [r6], -r0
   40128:	andeq	r9, r5, r8, ror ip
   4012c:	andeq	pc, r4, r8, asr #3
   40130:	push	{r4, r5, lr}
   40134:	sub	sp, sp, #12
   40138:	ldr	r5, [pc, #64]	; 40180 <npth_sleep@plt+0x2aa90>
   4013c:	ldr	r4, [pc, #64]	; 40184 <npth_sleep@plt+0x2aa94>
   40140:	ldr	r0, [r5, #12]
   40144:	ldr	r3, [r4]
   40148:	cmp	r0, #0
   4014c:	str	r3, [sp, #4]
   40150:	beq	4016c <npth_sleep@plt+0x2aa7c>
   40154:	ldr	r2, [sp, #4]
   40158:	ldr	r3, [r4]
   4015c:	cmp	r2, r3
   40160:	bne	4017c <npth_sleep@plt+0x2aa8c>
   40164:	add	sp, sp, #12
   40168:	pop	{r4, r5, pc}
   4016c:	mov	r1, sp
   40170:	bl	3fd8c <npth_sleep@plt+0x2a69c>
   40174:	str	r0, [r5, #12]
   40178:	b	40154 <npth_sleep@plt+0x2aa64>
   4017c:	bl	14a60 <__stack_chk_fail@plt>
   40180:	ldrdeq	sp, [r6], -r0
   40184:	andeq	ip, r6, r8, lsr r8
   40188:	ldr	r0, [pc]	; 40190 <npth_sleep@plt+0x2aaa0>
   4018c:	bx	lr
   40190:	andeq	r9, r5, ip, ror ip
   40194:	ldr	r0, [pc]	; 4019c <npth_sleep@plt+0x2aaac>
   40198:	bx	lr
   4019c:	andeq	r9, r5, r8, lsl #25
   401a0:	ldr	r0, [pc]	; 401a8 <npth_sleep@plt+0x2aab8>
   401a4:	bx	lr
   401a8:	muleq	r5, r8, ip
   401ac:	ldr	r0, [pc]	; 401b4 <npth_sleep@plt+0x2aac4>
   401b0:	bx	lr
   401b4:			; <UNDEFINED> instruction: 0x00059cbc
   401b8:	ldr	r0, [pc]	; 401c0 <npth_sleep@plt+0x2aad0>
   401bc:	bx	lr
   401c0:	andeq	r8, r5, r8, asr #29
   401c4:	ldr	r0, [pc]	; 401cc <npth_sleep@plt+0x2aadc>
   401c8:	bx	lr
   401cc:	ldrdeq	r9, [r5], -r0
   401d0:	push	{r4, r5, lr}
   401d4:	sub	sp, sp, #12
   401d8:	ldr	r5, [pc, #96]	; 40240 <npth_sleep@plt+0x2ab50>
   401dc:	ldr	r4, [pc, #96]	; 40244 <npth_sleep@plt+0x2ab54>
   401e0:	ldr	r0, [r5, #16]
   401e4:	ldr	r3, [r4]
   401e8:	cmp	r0, #0
   401ec:	str	r3, [sp, #4]
   401f0:	beq	4020c <npth_sleep@plt+0x2ab1c>
   401f4:	ldr	r2, [sp, #4]
   401f8:	ldr	r3, [r4]
   401fc:	cmp	r2, r3
   40200:	bne	4023c <npth_sleep@plt+0x2ab4c>
   40204:	add	sp, sp, #12
   40208:	pop	{r4, r5, pc}
   4020c:	ldr	r0, [r5, #12]
   40210:	cmp	r0, #0
   40214:	beq	4022c <npth_sleep@plt+0x2ab3c>
   40218:	mov	r2, #0
   4021c:	ldr	r1, [pc, #36]	; 40248 <npth_sleep@plt+0x2ab58>
   40220:	bl	37f7c <npth_sleep@plt+0x2288c>
   40224:	str	r0, [r5, #16]
   40228:	b	401f4 <npth_sleep@plt+0x2ab04>
   4022c:	mov	r1, sp
   40230:	bl	3fd8c <npth_sleep@plt+0x2a69c>
   40234:	str	r0, [r5, #12]
   40238:	b	40218 <npth_sleep@plt+0x2ab28>
   4023c:	bl	14a60 <__stack_chk_fail@plt>
   40240:	ldrdeq	sp, [r6], -r0
   40244:	andeq	ip, r6, r8, lsr r8
   40248:	andeq	r9, r5, r4, ror #25
   4024c:	push	{r4, lr}
   40250:	ldr	r4, [pc, #72]	; 402a0 <npth_sleep@plt+0x2abb0>
   40254:	ldr	r3, [r4, #20]
   40258:	cmp	r3, #0
   4025c:	bne	40278 <npth_sleep@plt+0x2ab88>
   40260:	ldr	r3, [r4, #24]
   40264:	cmp	r3, #0
   40268:	bne	4028c <npth_sleep@plt+0x2ab9c>
   4026c:	bl	15684 <gcry_strdup@plt>
   40270:	str	r0, [r4, #24]
   40274:	pop	{r4, pc}
   40278:	ldr	r3, [pc, #36]	; 402a4 <npth_sleep@plt+0x2abb4>
   4027c:	ldr	r2, [pc, #36]	; 402a8 <npth_sleep@plt+0x2abb8>
   40280:	ldr	r1, [pc, #36]	; 402ac <npth_sleep@plt+0x2abbc>
   40284:	ldr	r0, [pc, #36]	; 402b0 <npth_sleep@plt+0x2abc0>
   40288:	bl	3d80c <npth_sleep@plt+0x2811c>
   4028c:	ldr	r3, [pc, #16]	; 402a4 <npth_sleep@plt+0x2abb4>
   40290:	ldr	r2, [pc, #28]	; 402b4 <npth_sleep@plt+0x2abc4>
   40294:	ldr	r1, [pc, #16]	; 402ac <npth_sleep@plt+0x2abbc>
   40298:	ldr	r0, [pc, #24]	; 402b8 <npth_sleep@plt+0x2abc8>
   4029c:	bl	3d80c <npth_sleep@plt+0x2811c>
   402a0:	ldrdeq	sp, [r6], -r0
   402a4:	andeq	r9, r5, r4, lsl #24
   402a8:	andeq	r0, r0, sp, lsl #8
   402ac:	strdeq	r9, [r5], -r0
   402b0:	andeq	r9, r5, r8, lsl #26
   402b4:	andeq	r0, r0, lr, lsl #8
   402b8:	andeq	r9, r5, r4, lsr #26
   402bc:	push	{r4, lr}
   402c0:	mov	r3, #1
   402c4:	ldr	r4, [pc, #664]	; 40564 <npth_sleep@plt+0x2ae74>
   402c8:	sub	r0, r0, #1
   402cc:	str	r3, [r4, #20]
   402d0:	cmp	r0, #11
   402d4:	ldrls	pc, [pc, r0, lsl #2]
   402d8:	b	40554 <npth_sleep@plt+0x2ae64>
   402dc:	andeq	r0, r4, r0, asr #6
   402e0:	andeq	r0, r4, r4, ror r3
   402e4:	andeq	r0, r4, r0, lsl #7
   402e8:			; <UNDEFINED> instruction: 0x000403b4
   402ec:	andeq	r0, r4, r8, ror #7
   402f0:	andeq	r0, r4, ip, lsl r4
   402f4:	andeq	r0, r4, r0, asr r4
   402f8:	andeq	r0, r4, r4, lsl #9
   402fc:			; <UNDEFINED> instruction: 0x000404b8
   40300:	andeq	r0, r4, ip, ror #9
   40304:	andeq	r0, r4, r0, lsr #10
   40308:	andeq	r0, r4, ip, lsl #6
   4030c:	ldr	r0, [r4, #60]	; 0x3c
   40310:	cmp	r0, #0
   40314:	popne	{r4, pc}
   40318:	ldr	r3, [r4, #24]
   4031c:	mov	r2, r0
   40320:	cmp	r3, #0
   40324:	movne	r0, r3
   40328:	ldrne	r1, [pc, #568]	; 40568 <npth_sleep@plt+0x2ae78>
   4032c:	ldreq	r1, [pc, #568]	; 4056c <npth_sleep@plt+0x2ae7c>
   40330:	ldreq	r0, [pc, #568]	; 40570 <npth_sleep@plt+0x2ae80>
   40334:	bl	385e4 <npth_sleep@plt+0x22ef4>
   40338:	str	r0, [r4, #60]	; 0x3c
   4033c:	pop	{r4, pc}
   40340:	ldr	r0, [r4, #28]
   40344:	cmp	r0, #0
   40348:	popne	{r4, pc}
   4034c:	ldr	r3, [r4, #24]
   40350:	mov	r2, r0
   40354:	cmp	r3, #0
   40358:	movne	r0, r3
   4035c:	ldrne	r1, [pc, #528]	; 40574 <npth_sleep@plt+0x2ae84>
   40360:	ldreq	r1, [pc, #528]	; 40578 <npth_sleep@plt+0x2ae88>
   40364:	ldreq	r0, [pc, #516]	; 40570 <npth_sleep@plt+0x2ae80>
   40368:	bl	385e4 <npth_sleep@plt+0x22ef4>
   4036c:	str	r0, [r4, #28]
   40370:	pop	{r4, pc}
   40374:	mov	r0, #0
   40378:	pop	{r4, lr}
   4037c:	b	3fb04 <npth_sleep@plt+0x2a414>
   40380:	ldr	r0, [r4, #32]
   40384:	cmp	r0, #0
   40388:	popne	{r4, pc}
   4038c:	ldr	r3, [r4, #24]
   40390:	mov	r2, r0
   40394:	cmp	r3, #0
   40398:	movne	r0, r3
   4039c:	ldrne	r1, [pc, #472]	; 4057c <npth_sleep@plt+0x2ae8c>
   403a0:	ldreq	r1, [pc, #472]	; 40580 <npth_sleep@plt+0x2ae90>
   403a4:	ldreq	r0, [pc, #472]	; 40584 <npth_sleep@plt+0x2ae94>
   403a8:	bl	385e4 <npth_sleep@plt+0x22ef4>
   403ac:	str	r0, [r4, #32]
   403b0:	pop	{r4, pc}
   403b4:	ldr	r0, [r4, #36]	; 0x24
   403b8:	cmp	r0, #0
   403bc:	popne	{r4, pc}
   403c0:	ldr	r3, [r4, #24]
   403c4:	mov	r2, r0
   403c8:	cmp	r3, #0
   403cc:	movne	r0, r3
   403d0:	ldrne	r1, [pc, #432]	; 40588 <npth_sleep@plt+0x2ae98>
   403d4:	ldreq	r1, [pc, #432]	; 4058c <npth_sleep@plt+0x2ae9c>
   403d8:	ldreq	r0, [pc, #400]	; 40570 <npth_sleep@plt+0x2ae80>
   403dc:	bl	385e4 <npth_sleep@plt+0x22ef4>
   403e0:	str	r0, [r4, #36]	; 0x24
   403e4:	pop	{r4, pc}
   403e8:	ldr	r0, [r4, #40]	; 0x28
   403ec:	cmp	r0, #0
   403f0:	popne	{r4, pc}
   403f4:	ldr	r3, [r4, #24]
   403f8:	mov	r2, r0
   403fc:	cmp	r3, #0
   40400:	movne	r0, r3
   40404:	ldrne	r1, [pc, #388]	; 40590 <npth_sleep@plt+0x2aea0>
   40408:	ldreq	r1, [pc, #388]	; 40594 <npth_sleep@plt+0x2aea4>
   4040c:	ldreq	r0, [pc, #368]	; 40584 <npth_sleep@plt+0x2ae94>
   40410:	bl	385e4 <npth_sleep@plt+0x22ef4>
   40414:	str	r0, [r4, #40]	; 0x28
   40418:	pop	{r4, pc}
   4041c:	ldr	r0, [r4, #48]	; 0x30
   40420:	cmp	r0, #0
   40424:	popne	{r4, pc}
   40428:	ldr	r3, [r4, #24]
   4042c:	mov	r2, r0
   40430:	cmp	r3, #0
   40434:	movne	r0, r3
   40438:	ldrne	r1, [pc, #344]	; 40598 <npth_sleep@plt+0x2aea8>
   4043c:	ldreq	r1, [pc, #344]	; 4059c <npth_sleep@plt+0x2aeac>
   40440:	ldreq	r0, [pc, #316]	; 40584 <npth_sleep@plt+0x2ae94>
   40444:	bl	385e4 <npth_sleep@plt+0x22ef4>
   40448:	str	r0, [r4, #48]	; 0x30
   4044c:	pop	{r4, pc}
   40450:	ldr	r0, [r4, #52]	; 0x34
   40454:	cmp	r0, #0
   40458:	popne	{r4, pc}
   4045c:	ldr	r3, [r4, #24]
   40460:	mov	r2, r0
   40464:	cmp	r3, #0
   40468:	movne	r0, r3
   4046c:	ldrne	r1, [pc, #300]	; 405a0 <npth_sleep@plt+0x2aeb0>
   40470:	ldreq	r1, [pc, #300]	; 405a4 <npth_sleep@plt+0x2aeb4>
   40474:	ldreq	r0, [pc, #244]	; 40570 <npth_sleep@plt+0x2ae80>
   40478:	bl	385e4 <npth_sleep@plt+0x22ef4>
   4047c:	str	r0, [r4, #52]	; 0x34
   40480:	pop	{r4, pc}
   40484:	ldr	r0, [r4, #56]	; 0x38
   40488:	cmp	r0, #0
   4048c:	popne	{r4, pc}
   40490:	ldr	r3, [r4, #24]
   40494:	mov	r2, r0
   40498:	cmp	r3, #0
   4049c:	movne	r0, r3
   404a0:	ldrne	r1, [pc, #256]	; 405a8 <npth_sleep@plt+0x2aeb8>
   404a4:	ldreq	r1, [pc, #256]	; 405ac <npth_sleep@plt+0x2aebc>
   404a8:	ldreq	r0, [pc, #192]	; 40570 <npth_sleep@plt+0x2ae80>
   404ac:	bl	385e4 <npth_sleep@plt+0x22ef4>
   404b0:	str	r0, [r4, #56]	; 0x38
   404b4:	pop	{r4, pc}
   404b8:	ldr	r0, [r4, #64]	; 0x40
   404bc:	cmp	r0, #0
   404c0:	popne	{r4, pc}
   404c4:	ldr	r3, [r4, #24]
   404c8:	mov	r2, r0
   404cc:	cmp	r3, #0
   404d0:	movne	r0, r3
   404d4:	ldrne	r1, [pc, #212]	; 405b0 <npth_sleep@plt+0x2aec0>
   404d8:	ldreq	r1, [pc, #212]	; 405b4 <npth_sleep@plt+0x2aec4>
   404dc:	ldreq	r0, [pc, #140]	; 40570 <npth_sleep@plt+0x2ae80>
   404e0:	bl	385e4 <npth_sleep@plt+0x22ef4>
   404e4:	str	r0, [r4, #64]	; 0x40
   404e8:	pop	{r4, pc}
   404ec:	ldr	r0, [r4, #68]	; 0x44
   404f0:	cmp	r0, #0
   404f4:	popne	{r4, pc}
   404f8:	ldr	r3, [r4, #24]
   404fc:	mov	r2, r0
   40500:	cmp	r3, #0
   40504:	movne	r0, r3
   40508:	ldrne	r1, [pc, #168]	; 405b8 <npth_sleep@plt+0x2aec8>
   4050c:	ldreq	r1, [pc, #168]	; 405bc <npth_sleep@plt+0x2aecc>
   40510:	ldreq	r0, [pc, #88]	; 40570 <npth_sleep@plt+0x2ae80>
   40514:	bl	385e4 <npth_sleep@plt+0x22ef4>
   40518:	str	r0, [r4, #68]	; 0x44
   4051c:	pop	{r4, pc}
   40520:	ldr	r0, [r4, #44]	; 0x2c
   40524:	cmp	r0, #0
   40528:	popne	{r4, pc}
   4052c:	ldr	r3, [r4, #24]
   40530:	mov	r2, r0
   40534:	cmp	r3, #0
   40538:	movne	r0, r3
   4053c:	ldrne	r1, [pc, #124]	; 405c0 <npth_sleep@plt+0x2aed0>
   40540:	ldreq	r1, [pc, #124]	; 405c4 <npth_sleep@plt+0x2aed4>
   40544:	ldreq	r0, [pc, #56]	; 40584 <npth_sleep@plt+0x2ae94>
   40548:	bl	385e4 <npth_sleep@plt+0x22ef4>
   4054c:	str	r0, [r4, #44]	; 0x2c
   40550:	pop	{r4, pc}
   40554:	ldr	r2, [pc, #108]	; 405c8 <npth_sleep@plt+0x2aed8>
   40558:	ldr	r1, [pc, #108]	; 405cc <npth_sleep@plt+0x2aedc>
   4055c:	ldr	r0, [pc, #108]	; 405d0 <npth_sleep@plt+0x2aee0>
   40560:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   40564:	ldrdeq	sp, [r6], -r0
   40568:	andeq	r9, r5, r4, lsl lr
   4056c:	andeq	r9, r5, r8, lsl lr
   40570:	andeq	r9, r5, ip, lsr #24
   40574:	andeq	r9, r5, ip, lsr sp
   40578:	andeq	r9, r5, r0, asr sp
   4057c:	andeq	r9, r5, ip, asr sp
   40580:	andeq	r9, r5, r0, ror #26
   40584:	andeq	r9, r5, r8, lsl #25
   40588:	andeq	r9, r5, ip, ror #26
   4058c:	andeq	r9, r5, r4, ror sp
   40590:	andeq	r9, r5, r0, lsl #27
   40594:	muleq	r5, r8, sp
   40598:	andeq	r9, r5, r4, asr #27
   4059c:	andeq	r9, r5, r0, ror #27
   405a0:	strdeq	r9, [r5], -r4
   405a4:	andeq	r9, r5, r0, lsl #28
   405a8:	andeq	r9, r5, r8, lsl #28
   405ac:	andeq	r9, r5, ip, lsl #28
   405b0:	andeq	r9, r5, r0, lsr #28
   405b4:	andeq	r9, r5, ip, lsr lr
   405b8:	andeq	r9, r5, r0, asr lr
   405bc:	andeq	r9, r5, r0, ror #28
   405c0:	andeq	r9, r5, ip, lsr #27
   405c4:			; <UNDEFINED> instruction: 0x00059db4
   405c8:	andeq	r9, r5, r8, lsl ip
   405cc:	andeq	r0, r0, lr, ror r4
   405d0:	strdeq	r9, [r5], -r0
   405d4:	mov	r0, #1
   405d8:	b	3fb04 <npth_sleep@plt+0x2a414>
   405dc:	andeq	r0, r0, r0
   405e0:	add	ip, r0, r0, lsl #3
   405e4:	sub	r3, r1, #1
   405e8:	add	ip, r0, ip, lsl #3
   405ec:	cmp	r1, #2
   405f0:	add	ip, ip, ip, lsl #2
   405f4:	rsb	r3, r3, r3, lsl #5
   405f8:	add	r3, r3, ip
   405fc:	lslgt	r1, r1, #2
   40600:	add	r2, r3, r2
   40604:	ldrgt	r3, [pc, #88]	; 40664 <npth_sleep@plt+0x2af74>
   40608:	addgt	r1, r1, #23
   4060c:	ldr	ip, [pc, #84]	; 40668 <npth_sleep@plt+0x2af78>
   40610:	suble	r0, r0, #1
   40614:	umullgt	r3, r1, r3, r1
   40618:	push	{lr}		; (str lr, [sp, #-4]!)
   4061c:	smull	lr, ip, ip, r0
   40620:	add	r2, r2, #1720320	; 0x1a4000
   40624:	add	r2, r2, #740	; 0x2e4
   40628:	subgt	r2, r2, r1, lsr #3
   4062c:	asr	r1, r0, #31
   40630:	add	r3, r0, #3
   40634:	cmp	r0, #0
   40638:	rsb	r1, r1, ip, asr #5
   4063c:	movlt	r0, r3
   40640:	add	r1, r1, #1
   40644:	asr	r3, r0, #2
   40648:	add	r0, r1, r1, lsl #1
   4064c:	add	r1, r0, #3
   40650:	cmp	r0, #0
   40654:	movlt	r0, r1
   40658:	sub	r0, r3, r0, asr #2
   4065c:	add	r0, r0, r2
   40660:	pop	{pc}		; (ldr pc, [sp], #4)
   40664:	stclgt	12, cr12, [ip], {205}	; 0xcd
   40668:	mvnpl	r8, pc, lsl r5
   4066c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40670:	sub	r4, r0, #1720320	; 0x1a4000
   40674:	mov	r6, r0
   40678:	ldr	r0, [pc, #592]	; 408d0 <npth_sleep@plt+0x2b1e0>
   4067c:	sub	sp, sp, #20
   40680:	sub	r4, r4, #740	; 0x2e4
   40684:	str	r1, [sp, #4]
   40688:	umull	r1, r4, r0, r4
   4068c:	ldr	r7, [pc, #576]	; 408d4 <npth_sleep@plt+0x2b1e4>
   40690:	strd	r2, [sp, #8]
   40694:	lsr	r4, r4, #8
   40698:	ldr	r8, [pc, #568]	; 408d8 <npth_sleep@plt+0x2b1e8>
   4069c:	ldr	r5, [pc, #568]	; 408dc <npth_sleep@plt+0x2b1ec>
   406a0:	b	406a8 <npth_sleep@plt+0x2afb8>
   406a4:	add	r4, r4, #1
   406a8:	mov	r2, #1
   406ac:	mov	r1, r2
   406b0:	mov	r0, r4
   406b4:	bl	405e0 <npth_sleep@plt+0x2aef0>
   406b8:	umull	r3, r2, r7, r4
   406bc:	lsr	r3, r2, #5
   406c0:	add	r3, r3, r3, lsl #2
   406c4:	add	r3, r3, r3, lsl #2
   406c8:	cmp	r4, r3, lsl #2
   406cc:	sub	r0, r6, r0
   406d0:	bne	406ec <npth_sleep@plt+0x2affc>
   406d4:	lsr	r2, r2, #7
   406d8:	add	r2, r2, r2, lsl #2
   406dc:	add	r2, r2, r2, lsl #2
   406e0:	cmp	r4, r2, lsl #4
   406e4:	movne	r3, r5
   406e8:	bne	406f8 <npth_sleep@plt+0x2b008>
   406ec:	tst	r4, #3
   406f0:	moveq	r3, r8
   406f4:	movne	r3, r5
   406f8:	cmp	r0, r3
   406fc:	bgt	406a4 <npth_sleep@plt+0x2afb4>
   40700:	ldr	r3, [pc, #472]	; 408e0 <npth_sleep@plt+0x2b1f0>
   40704:	asr	r5, r0, #31
   40708:	ldr	sl, [pc, #452]	; 408d4 <npth_sleep@plt+0x2b1e4>
   4070c:	smull	r2, r3, r3, r0
   40710:	add	r0, r3, r0
   40714:	rsb	r5, r5, r0, asr #4
   40718:	add	r5, r5, #1
   4071c:	umull	r3, r7, sl, r4
   40720:	add	r5, r5, #1
   40724:	lsr	r8, r7, #5
   40728:	lsr	r7, r7, #7
   4072c:	add	r8, r8, r8, lsl #2
   40730:	add	r7, r7, r7, lsl #2
   40734:	add	r8, r8, r8, lsl #2
   40738:	add	r7, r7, r7, lsl #2
   4073c:	sub	r8, r4, r8, lsl #2
   40740:	sub	r7, r4, r7, lsl #4
   40744:	and	r9, r4, #3
   40748:	sub	fp, r5, #1
   4074c:	mov	r1, fp
   40750:	mov	r2, #1
   40754:	mov	r0, r4
   40758:	bl	405e0 <npth_sleep@plt+0x2aef0>
   4075c:	sub	r3, fp, #1
   40760:	sub	r0, r6, r0
   40764:	cmp	r3, #11
   40768:	ldrls	pc, [pc, r3, lsl #2]
   4076c:	b	408c0 <npth_sleep@plt+0x2b1d0>
   40770:	andeq	r0, r4, r0, lsr #15
   40774:	andeq	r0, r4, r4, ror #16
   40778:	andeq	r0, r4, r0, lsr #15
   4077c:			; <UNDEFINED> instruction: 0x000407bc
   40780:	andeq	r0, r4, r0, lsr #15
   40784:			; <UNDEFINED> instruction: 0x000407bc
   40788:	andeq	r0, r4, r0, lsr #15
   4078c:	andeq	r0, r4, r0, lsr #15
   40790:			; <UNDEFINED> instruction: 0x000407bc
   40794:	andeq	r0, r4, r0, lsr #15
   40798:			; <UNDEFINED> instruction: 0x000407bc
   4079c:	andeq	r0, r4, r0, lsr #15
   407a0:	mov	r2, #31
   407a4:	cmp	r0, r2
   407a8:	ble	407c8 <npth_sleep@plt+0x2b0d8>
   407ac:	cmp	r5, #13
   407b0:	beq	408a4 <npth_sleep@plt+0x2b1b4>
   407b4:	add	r5, r5, #1
   407b8:	b	40748 <npth_sleep@plt+0x2b058>
   407bc:	mov	r2, #30
   407c0:	cmp	r0, r2
   407c4:	bgt	407ac <npth_sleep@plt+0x2b0bc>
   407c8:	add	r0, r0, #1
   407cc:	cmp	r0, r2
   407d0:	ble	4089c <npth_sleep@plt+0x2b1ac>
   407d4:	cmp	r5, #13
   407d8:	mov	fp, r5
   407dc:	moveq	fp, #1
   407e0:	moveq	r0, fp
   407e4:	moveq	r2, r4
   407e8:	addeq	r4, r4, r0
   407ec:	bne	408b4 <npth_sleep@plt+0x2b1c4>
   407f0:	ldr	r3, [sp, #4]
   407f4:	ldr	r1, [pc, #216]	; 408d4 <npth_sleep@plt+0x2b1e4>
   407f8:	cmp	r2, #0
   407fc:	str	r4, [r3]
   40800:	ldr	r3, [sp, #8]
   40804:	str	fp, [r3]
   40808:	smull	r1, r3, r1, r2
   4080c:	ldr	r1, [sp, #12]
   40810:	str	r0, [r1]
   40814:	asr	r0, r2, #31
   40818:	rsb	r0, r0, r3, asr #5
   4081c:	add	r3, r4, r4, lsl #3
   40820:	add	r0, r0, #1
   40824:	add	r4, r4, r3, lsl #3
   40828:	add	r0, r0, r0, lsl #1
   4082c:	add	r1, r2, #3
   40830:	movlt	r2, r1
   40834:	add	r4, r4, r4, lsl #2
   40838:	cmp	r0, #0
   4083c:	add	r3, r0, #3
   40840:	sub	r6, r6, r4
   40844:	movge	r3, r0
   40848:	asr	r2, r2, #2
   4084c:	sub	r0, r6, #1720320	; 0x1a4000
   40850:	sub	r3, r2, r3, asr #2
   40854:	sub	r0, r0, #740	; 0x2e4
   40858:	sub	r0, r0, r3
   4085c:	add	sp, sp, #20
   40860:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40864:	cmp	r8, #0
   40868:	bne	40878 <npth_sleep@plt+0x2b188>
   4086c:	cmp	r7, #0
   40870:	movne	r3, #28
   40874:	bne	40884 <npth_sleep@plt+0x2b194>
   40878:	cmp	r9, #0
   4087c:	moveq	r3, #29
   40880:	movne	r3, #28
   40884:	cmp	r0, r3
   40888:	bgt	407b4 <npth_sleep@plt+0x2b0c4>
   4088c:	add	r0, r0, #1
   40890:	cmp	r0, r3
   40894:	bgt	408b0 <npth_sleep@plt+0x2b1c0>
   40898:	mov	fp, #2
   4089c:	sub	r2, r4, #1
   408a0:	b	407f0 <npth_sleep@plt+0x2b100>
   408a4:	add	r4, r4, #1
   408a8:	mov	r5, #1
   408ac:	b	4071c <npth_sleep@plt+0x2b02c>
   408b0:	mov	fp, #3
   408b4:	sub	r2, r4, #1
   408b8:	mov	r0, #1
   408bc:	b	407f0 <npth_sleep@plt+0x2b100>
   408c0:	ldr	r2, [pc, #28]	; 408e4 <npth_sleep@plt+0x2b1f4>
   408c4:	ldr	r1, [pc, #28]	; 408e8 <npth_sleep@plt+0x2b1f8>
   408c8:	ldr	r0, [pc, #28]	; 408ec <npth_sleep@plt+0x2b1fc>
   408cc:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   408d0:	movwlt	r6, #62291	; 0xf353
   408d4:	mvnpl	r8, pc, lsl r5
   408d8:	andeq	r0, r0, lr, ror #2
   408dc:	andeq	r0, r0, sp, ror #2
   408e0:	strthi	r0, [r1], #-2115	; 0xfffff7bd
   408e4:	andeq	r9, r5, r8, ror lr
   408e8:	andeq	r0, r0, r3, lsl r3
   408ec:	muleq	r5, r8, lr
   408f0:	add	r1, r0, #8
   408f4:	b	408fc <npth_sleep@plt+0x2b20c>
   408f8:	mov	r0, r3
   408fc:	mov	r3, r0
   40900:	ldrb	r2, [r3], #1
   40904:	sub	r2, r2, #48	; 0x30
   40908:	cmp	r2, #9
   4090c:	bhi	4099c <npth_sleep@plt+0x2b2ac>
   40910:	cmp	r3, r1
   40914:	bne	408f8 <npth_sleep@plt+0x2b208>
   40918:	ldrb	r3, [r1]
   4091c:	cmp	r3, #84	; 0x54
   40920:	bne	4099c <npth_sleep@plt+0x2b2ac>
   40924:	add	r3, r0, #2
   40928:	add	r0, r0, #8
   4092c:	mov	r1, r3
   40930:	add	r3, r3, #1
   40934:	ldrb	r2, [r1]
   40938:	sub	r2, r2, #48	; 0x30
   4093c:	cmp	r2, #9
   40940:	bhi	4099c <npth_sleep@plt+0x2b2ac>
   40944:	cmp	r3, r0
   40948:	bne	4092c <npth_sleep@plt+0x2b23c>
   4094c:	push	{r4, lr}
   40950:	ldrb	r4, [r3]
   40954:	cmp	r4, #90	; 0x5a
   40958:	ldrbeq	r4, [r1, #2]
   4095c:	cmp	r4, #0
   40960:	beq	409a4 <npth_sleep@plt+0x2b2b4>
   40964:	tst	r4, #128	; 0x80
   40968:	bne	40984 <npth_sleep@plt+0x2b294>
   4096c:	bl	14ea4 <__ctype_b_loc@plt>
   40970:	lsl	r3, r4, #1
   40974:	ldr	r2, [r0]
   40978:	ldrh	r3, [r2, r3]
   4097c:	tst	r3, #8192	; 0x2000
   40980:	bne	409a4 <npth_sleep@plt+0x2b2b4>
   40984:	cmp	r4, #44	; 0x2c
   40988:	cmpne	r4, #58	; 0x3a
   4098c:	movne	r4, #1
   40990:	moveq	r4, #0
   40994:	eor	r0, r4, #1
   40998:	pop	{r4, pc}
   4099c:	mov	r0, #0
   409a0:	bx	lr
   409a4:	mov	r0, #1
   409a8:	pop	{r4, pc}
   409ac:	add	r2, r0, #4
   409b0:	ldrb	r3, [r0], #1
   409b4:	sub	r3, r3, #48	; 0x30
   409b8:	cmp	r3, #9
   409bc:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   409c0:	cmp	r0, r2
   409c4:	bne	409b0 <npth_sleep@plt+0x2b2c0>
   409c8:	ldrb	r3, [r0]
   409cc:	cmp	r3, #45	; 0x2d
   409d0:	bne	40ba4 <npth_sleep@plt+0x2b4b4>
   409d4:	ldrb	r3, [r0, #1]
   409d8:	sub	r3, r3, #48	; 0x30
   409dc:	uxtb	r2, r3
   409e0:	cmp	r2, #9
   409e4:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   409e8:	ldrb	r2, [r0, #2]
   409ec:	sub	r2, r2, #48	; 0x30
   409f0:	uxtb	ip, r2
   409f4:	cmp	ip, #9
   409f8:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   409fc:	ldrb	ip, [r0, #3]
   40a00:	cmp	ip, #45	; 0x2d
   40a04:	bne	40ba4 <npth_sleep@plt+0x2b4b4>
   40a08:	add	r3, r3, r3, lsl #2
   40a0c:	add	r3, r2, r3, lsl #1
   40a10:	sub	r3, r3, #1
   40a14:	cmp	r3, #11
   40a18:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40a1c:	ldrb	r3, [r0, #4]
   40a20:	sub	r3, r3, #48	; 0x30
   40a24:	uxtb	r2, r3
   40a28:	cmp	r2, #9
   40a2c:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40a30:	ldrb	r2, [r0, #5]
   40a34:	sub	r2, r2, #48	; 0x30
   40a38:	uxtb	ip, r2
   40a3c:	cmp	ip, #9
   40a40:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40a44:	add	r3, r3, r3, lsl #2
   40a48:	add	r3, r2, r3, lsl #1
   40a4c:	sub	r3, r3, #1
   40a50:	cmp	r3, #30
   40a54:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40a58:	ldrb	r2, [r0, #6]
   40a5c:	cmp	r2, #0
   40a60:	sub	r3, r2, #44	; 0x2c
   40a64:	clz	r3, r3
   40a68:	lsr	r3, r3, #5
   40a6c:	moveq	r3, #1
   40a70:	cmp	r3, #0
   40a74:	bne	40bac <npth_sleep@plt+0x2b4bc>
   40a78:	cmp	r2, #32
   40a7c:	cmpne	r2, #9
   40a80:	bne	40ba4 <npth_sleep@plt+0x2b4b4>
   40a84:	cmp	r1, #0
   40a88:	bne	40bac <npth_sleep@plt+0x2b4bc>
   40a8c:	ldrb	r3, [r0, #7]
   40a90:	cmp	r3, #9
   40a94:	cmpne	r3, #32
   40a98:	beq	40bac <npth_sleep@plt+0x2b4bc>
   40a9c:	sub	r3, r3, #48	; 0x30
   40aa0:	uxtb	r2, r3
   40aa4:	cmp	r2, #9
   40aa8:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40aac:	ldrb	r2, [r0, #8]
   40ab0:	sub	r2, r2, #48	; 0x30
   40ab4:	uxtb	ip, r2
   40ab8:	cmp	ip, #9
   40abc:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40ac0:	add	r3, r3, r3, lsl #2
   40ac4:	add	r3, r2, r3, lsl #1
   40ac8:	cmp	r3, #23
   40acc:	bgt	40ba4 <npth_sleep@plt+0x2b4b4>
   40ad0:	ldrb	r3, [r0, #9]
   40ad4:	cmp	r3, #44	; 0x2c
   40ad8:	cmpne	r3, #0
   40adc:	beq	40bac <npth_sleep@plt+0x2b4bc>
   40ae0:	cmp	r3, #58	; 0x3a
   40ae4:	bne	40ba4 <npth_sleep@plt+0x2b4b4>
   40ae8:	ldrb	r3, [r0, #10]
   40aec:	sub	r3, r3, #48	; 0x30
   40af0:	uxtb	r2, r3
   40af4:	cmp	r2, #9
   40af8:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40afc:	ldrb	r2, [r0, #11]
   40b00:	sub	r2, r2, #48	; 0x30
   40b04:	uxtb	r1, r2
   40b08:	cmp	r1, #9
   40b0c:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40b10:	mov	ip, #10
   40b14:	mla	r3, ip, r3, r2
   40b18:	cmp	r3, #59	; 0x3b
   40b1c:	bgt	40ba4 <npth_sleep@plt+0x2b4b4>
   40b20:	ldrb	r2, [r0, #12]
   40b24:	cmp	r2, #0
   40b28:	sub	r3, r2, #44	; 0x2c
   40b2c:	clz	r3, r3
   40b30:	lsr	r3, r3, #5
   40b34:	moveq	r3, #1
   40b38:	cmp	r3, #0
   40b3c:	bne	40bac <npth_sleep@plt+0x2b4bc>
   40b40:	cmp	r2, #58	; 0x3a
   40b44:	bne	40ba4 <npth_sleep@plt+0x2b4b4>
   40b48:	ldrb	r2, [r0, #13]
   40b4c:	sub	r2, r2, #48	; 0x30
   40b50:	uxtb	r1, r2
   40b54:	cmp	r1, #9
   40b58:	bhi	40ba4 <npth_sleep@plt+0x2b4b4>
   40b5c:	push	{lr}		; (str lr, [sp, #-4]!)
   40b60:	ldrb	r1, [r0, #14]
   40b64:	sub	r1, r1, #48	; 0x30
   40b68:	uxtb	lr, r1
   40b6c:	cmp	lr, #9
   40b70:	bhi	40bbc <npth_sleep@plt+0x2b4cc>
   40b74:	mla	r2, ip, r2, r1
   40b78:	cmp	r2, #60	; 0x3c
   40b7c:	bgt	40bbc <npth_sleep@plt+0x2b4cc>
   40b80:	ldrb	r0, [r0, #15]
   40b84:	and	r3, r0, #223	; 0xdf
   40b88:	cmp	r3, #0
   40b8c:	cmpne	r0, #44	; 0x2c
   40b90:	beq	40bb4 <npth_sleep@plt+0x2b4c4>
   40b94:	sub	r0, r0, #9
   40b98:	clz	r0, r0
   40b9c:	lsr	r0, r0, #5
   40ba0:	pop	{pc}		; (ldr pc, [sp], #4)
   40ba4:	mov	r0, #0
   40ba8:	bx	lr
   40bac:	mov	r0, #1
   40bb0:	bx	lr
   40bb4:	mov	r0, #1
   40bb8:	pop	{pc}		; (ldr pc, [sp], #4)
   40bbc:	mov	r0, r3
   40bc0:	pop	{pc}		; (ldr pc, [sp], #4)
   40bc4:	add	r1, r0, #8
   40bc8:	b	40bd0 <npth_sleep@plt+0x2b4e0>
   40bcc:	mov	r0, r3
   40bd0:	mov	r3, r0
   40bd4:	ldrb	r2, [r3], #1
   40bd8:	sub	r2, r2, #48	; 0x30
   40bdc:	cmp	r2, #9
   40be0:	bhi	40c1c <npth_sleep@plt+0x2b52c>
   40be4:	cmp	r3, r1
   40be8:	bne	40bcc <npth_sleep@plt+0x2b4dc>
   40bec:	ldrb	r3, [r1]
   40bf0:	cmp	r3, #84	; 0x54
   40bf4:	bne	40c1c <npth_sleep@plt+0x2b52c>
   40bf8:	add	r0, r0, #7
   40bfc:	ldrb	r3, [r1, #1]!
   40c00:	sub	r3, r3, #48	; 0x30
   40c04:	cmp	r3, #9
   40c08:	bhi	40c1c <npth_sleep@plt+0x2b52c>
   40c0c:	cmp	r0, r1
   40c10:	bne	40bfc <npth_sleep@plt+0x2b50c>
   40c14:	mov	r0, #0
   40c18:	bx	lr
   40c1c:	mov	r0, #161	; 0xa1
   40c20:	bx	lr
   40c24:	push	{r4, lr}
   40c28:	mov	r0, #0
   40c2c:	bl	1497c <time@plt>
   40c30:	cmn	r0, #1
   40c34:	beq	40c6c <npth_sleep@plt+0x2b57c>
   40c38:	ldr	r2, [pc, #52]	; 40c74 <npth_sleep@plt+0x2b584>
   40c3c:	ldr	r3, [r2]
   40c40:	cmp	r3, #0
   40c44:	popeq	{r4, pc}
   40c48:	cmp	r3, #1
   40c4c:	ldr	r2, [r2, #4]
   40c50:	beq	40c64 <npth_sleep@plt+0x2b574>
   40c54:	cmp	r3, #2
   40c58:	addeq	r0, r0, r2
   40c5c:	subne	r0, r0, r2
   40c60:	pop	{r4, pc}
   40c64:	mov	r0, r2
   40c68:	pop	{r4, pc}
   40c6c:	ldr	r0, [pc, #4]	; 40c78 <npth_sleep@plt+0x2b588>
   40c70:	bl	3d508 <npth_sleep@plt+0x27e18>
   40c74:	andeq	sp, r6, r8, lsl r8
   40c78:			; <UNDEFINED> instruction: 0x00059eb0
   40c7c:	b	146dc <gmtime_r@plt>
   40c80:	push	{r4, r5, lr}
   40c84:	sub	sp, sp, #84	; 0x54
   40c88:	ldr	r4, [pc, #140]	; 40d1c <npth_sleep@plt+0x2b62c>
   40c8c:	mov	r5, r0
   40c90:	ldr	r3, [r4]
   40c94:	str	r3, [sp, #76]	; 0x4c
   40c98:	bl	40c24 <npth_sleep@plt+0x2b534>
   40c9c:	add	r1, sp, #32
   40ca0:	str	r0, [sp, #28]
   40ca4:	add	r0, sp, #28
   40ca8:	bl	146dc <gmtime_r@plt>
   40cac:	subs	r2, r0, #0
   40cb0:	strbeq	r2, [r5]
   40cb4:	beq	40d00 <npth_sleep@plt+0x2b610>
   40cb8:	ldr	r1, [r2]
   40cbc:	ldr	r3, [r2, #20]
   40cc0:	str	r1, [sp, #16]
   40cc4:	ldr	r1, [r2, #4]
   40cc8:	add	r3, r3, #1888	; 0x760
   40ccc:	str	r1, [sp, #12]
   40cd0:	ldr	r1, [r2, #8]
   40cd4:	mov	r0, r5
   40cd8:	str	r1, [sp, #8]
   40cdc:	ldr	r1, [r2, #12]
   40ce0:	add	r3, r3, #12
   40ce4:	str	r1, [sp, #4]
   40ce8:	ldr	r1, [r2, #16]
   40cec:	ldr	r2, [pc, #44]	; 40d20 <npth_sleep@plt+0x2b630>
   40cf0:	add	r1, r1, #1
   40cf4:	str	r1, [sp]
   40cf8:	mov	r1, #16
   40cfc:	bl	15264 <gpgrt_snprintf@plt>
   40d00:	ldr	r2, [sp, #76]	; 0x4c
   40d04:	ldr	r3, [r4]
   40d08:	cmp	r2, r3
   40d0c:	bne	40d18 <npth_sleep@plt+0x2b628>
   40d10:	add	sp, sp, #84	; 0x54
   40d14:	pop	{r4, r5, pc}
   40d18:	bl	14a60 <__stack_chk_fail@plt>
   40d1c:	andeq	ip, r6, r8, lsr r8
   40d20:	andeq	r9, r5, r0, asr #29
   40d24:	push	{r4, r5, r6, lr}
   40d28:	mov	r4, r0
   40d2c:	mov	r0, #0
   40d30:	mov	r5, r1
   40d34:	bl	1497c <time@plt>
   40d38:	ldr	r3, [pc, #72]	; 40d88 <npth_sleep@plt+0x2b698>
   40d3c:	cmn	r4, #1
   40d40:	cmpne	r0, r4
   40d44:	bne	40d58 <npth_sleep@plt+0x2b668>
   40d48:	mov	r2, #0
   40d4c:	str	r2, [r3]
   40d50:	str	r2, [r3, #4]
   40d54:	pop	{r4, r5, r6, pc}
   40d58:	cmp	r5, #0
   40d5c:	beq	40d6c <npth_sleep@plt+0x2b67c>
   40d60:	mov	r2, #1
   40d64:	stm	r3, {r2, r4}
   40d68:	pop	{r4, r5, r6, pc}
   40d6c:	cmp	r0, r4
   40d70:	sublt	r4, r4, r0
   40d74:	movlt	r2, #2
   40d78:	subge	r4, r0, r4
   40d7c:	movge	r2, #3
   40d80:	stm	r3, {r2, r4}
   40d84:	pop	{r4, r5, r6, pc}
   40d88:	andeq	sp, r6, r8, lsl r8
   40d8c:	ldr	r3, [pc, #4]	; 40d98 <npth_sleep@plt+0x2b6a8>
   40d90:	ldr	r0, [r3]
   40d94:	bx	lr
   40d98:	andeq	sp, r6, r8, lsl r8
   40d9c:	b	40c24 <npth_sleep@plt+0x2b534>
   40da0:	push	{r4, r5, r6, r7, r8, lr}
   40da4:	sub	sp, sp, #48	; 0x30
   40da8:	ldr	r4, [pc, #340]	; 40f04 <npth_sleep@plt+0x2b814>
   40dac:	mov	r5, r0
   40db0:	ldr	r3, [r4]
   40db4:	str	r3, [sp, #44]	; 0x2c
   40db8:	bl	14f58 <strlen@plt>
   40dbc:	cmp	r0, #10
   40dc0:	bne	40dd0 <npth_sleep@plt+0x2b6e0>
   40dc4:	ldrb	r3, [r5, #4]
   40dc8:	cmp	r3, #45	; 0x2d
   40dcc:	beq	40dec <npth_sleep@plt+0x2b6fc>
   40dd0:	mov	r0, #0
   40dd4:	ldr	r2, [sp, #44]	; 0x2c
   40dd8:	ldr	r3, [r4]
   40ddc:	cmp	r2, r3
   40de0:	bne	40f00 <npth_sleep@plt+0x2b810>
   40de4:	add	sp, sp, #48	; 0x30
   40de8:	pop	{r4, r5, r6, r7, r8, pc}
   40dec:	ldrb	r3, [r5, #7]
   40df0:	cmp	r3, #45	; 0x2d
   40df4:	bne	40dd0 <npth_sleep@plt+0x2b6e0>
   40df8:	sub	r2, r5, #1
   40dfc:	add	r1, r5, #3
   40e00:	ldrb	r3, [r2, #1]!
   40e04:	sub	r3, r3, #48	; 0x30
   40e08:	cmp	r3, #9
   40e0c:	bhi	40dd0 <npth_sleep@plt+0x2b6e0>
   40e10:	cmp	r2, r1
   40e14:	bne	40e00 <npth_sleep@plt+0x2b710>
   40e18:	ldrb	r3, [r5, #5]
   40e1c:	sub	r3, r3, #48	; 0x30
   40e20:	cmp	r3, #9
   40e24:	bhi	40dd0 <npth_sleep@plt+0x2b6e0>
   40e28:	ldrb	r3, [r5, #6]
   40e2c:	sub	r3, r3, #48	; 0x30
   40e30:	cmp	r3, #9
   40e34:	bhi	40dd0 <npth_sleep@plt+0x2b6e0>
   40e38:	ldrb	r3, [r5, #8]
   40e3c:	sub	r3, r3, #48	; 0x30
   40e40:	cmp	r3, #9
   40e44:	bhi	40dd0 <npth_sleep@plt+0x2b6e0>
   40e48:	ldrb	r3, [r5, #9]
   40e4c:	sub	r3, r3, #48	; 0x30
   40e50:	cmp	r3, #9
   40e54:	bhi	40dd0 <npth_sleep@plt+0x2b6e0>
   40e58:	mov	r2, #10
   40e5c:	mov	r1, #0
   40e60:	mov	r0, r5
   40e64:	bl	14784 <strtol@plt>
   40e68:	mov	r2, #10
   40e6c:	mov	r1, #0
   40e70:	mov	r7, r0
   40e74:	add	r0, r5, #5
   40e78:	bl	14784 <strtol@plt>
   40e7c:	mov	r1, #0
   40e80:	mov	r2, #10
   40e84:	mov	r6, r0
   40e88:	add	r0, r5, #8
   40e8c:	bl	14784 <strtol@plt>
   40e90:	ldr	r1, [pc, #112]	; 40f08 <npth_sleep@plt+0x2b818>
   40e94:	sub	r6, r6, #1
   40e98:	cmp	r7, r1
   40e9c:	movgt	r1, #0
   40ea0:	movle	r1, #1
   40ea4:	cmp	r6, #11
   40ea8:	orrhi	r1, r1, #1
   40eac:	cmp	r1, #0
   40eb0:	mov	r8, r0
   40eb4:	bne	40dd0 <npth_sleep@plt+0x2b6e0>
   40eb8:	sub	r3, r0, #1
   40ebc:	cmp	r3, #30
   40ec0:	bhi	40dd0 <npth_sleep@plt+0x2b6e0>
   40ec4:	mov	r2, #44	; 0x2c
   40ec8:	mov	r0, sp
   40ecc:	bl	150f0 <memset@plt>
   40ed0:	sub	r3, r7, #1888	; 0x760
   40ed4:	sub	r3, r3, #12
   40ed8:	mvn	r2, #0
   40edc:	mov	r0, sp
   40ee0:	str	r3, [sp, #20]
   40ee4:	str	r8, [sp, #12]
   40ee8:	str	r6, [sp, #16]
   40eec:	str	r2, [sp, #32]
   40ef0:	bl	14814 <mktime@plt>
   40ef4:	cmn	r0, #1
   40ef8:	bne	40dd4 <npth_sleep@plt+0x2b6e4>
   40efc:	b	40dd0 <npth_sleep@plt+0x2b6e0>
   40f00:	bl	14a60 <__stack_chk_fail@plt>
   40f04:	andeq	ip, r6, r8, lsr r8
   40f08:			; <UNDEFINED> instruction: 0x000007b1
   40f0c:	ldrb	r3, [r0]
   40f10:	cmp	r3, #0
   40f14:	beq	40f1c <npth_sleep@plt+0x2b82c>
   40f18:	b	408f0 <npth_sleep@plt+0x2b200>
   40f1c:	mov	r0, r3
   40f20:	bx	lr
   40f24:	ldrb	r3, [r0]
   40f28:	cmp	r3, #0
   40f2c:	beq	40f34 <npth_sleep@plt+0x2b844>
   40f30:	b	409ac <npth_sleep@plt+0x2b2bc>
   40f34:	mov	r0, r3
   40f38:	bx	lr
   40f3c:	push	{r4, r5, r6, r7, r8, r9, lr}
   40f40:	subs	r5, r0, #0
   40f44:	sub	sp, sp, #28
   40f48:	ldr	r7, [pc, #356]	; 410b4 <npth_sleep@plt+0x2b9c4>
   40f4c:	addeq	r5, sp, #4
   40f50:	mov	r8, #0
   40f54:	ldr	r3, [r7]
   40f58:	strb	r8, [r5]
   40f5c:	ldrb	r6, [r1]
   40f60:	mov	r4, r1
   40f64:	str	r3, [sp, #20]
   40f68:	cmp	r6, r8
   40f6c:	moveq	r0, r6
   40f70:	beq	40f98 <npth_sleep@plt+0x2b8a8>
   40f74:	mov	r0, r1
   40f78:	bl	408f0 <npth_sleep@plt+0x2b200>
   40f7c:	subs	r9, r0, #0
   40f80:	bne	4107c <npth_sleep@plt+0x2b98c>
   40f84:	mov	r1, r9
   40f88:	mov	r0, r4
   40f8c:	bl	409ac <npth_sleep@plt+0x2b2bc>
   40f90:	cmp	r0, #0
   40f94:	bne	40fb0 <npth_sleep@plt+0x2b8c0>
   40f98:	ldr	r2, [sp, #20]
   40f9c:	ldr	r3, [r7]
   40fa0:	cmp	r2, r3
   40fa4:	bne	410b0 <npth_sleep@plt+0x2b9c0>
   40fa8:	add	sp, sp, #28
   40fac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   40fb0:	strb	r6, [r5]
   40fb4:	ldrb	r2, [r4, #1]
   40fb8:	ldr	r3, [pc, #248]	; 410b8 <npth_sleep@plt+0x2b9c8>
   40fbc:	strb	r2, [r5, #1]
   40fc0:	ldrb	r1, [r4, #2]
   40fc4:	mov	r2, #84	; 0x54
   40fc8:	strb	r1, [r5, #2]
   40fcc:	ldrb	r1, [r4, #3]
   40fd0:	strb	r1, [r5, #3]
   40fd4:	ldrb	r1, [r4, #5]
   40fd8:	strb	r1, [r5, #4]
   40fdc:	ldrb	r1, [r4, #6]
   40fe0:	strb	r1, [r5, #5]
   40fe4:	ldrb	r1, [r4, #8]
   40fe8:	strb	r1, [r5, #6]
   40fec:	ldrb	r1, [r4, #9]
   40ff0:	strb	r9, [r5, #15]
   40ff4:	str	r3, [r5, #9]
   40ff8:	strb	r1, [r5, #7]
   40ffc:	strh	r3, [r5, #13]
   41000:	strb	r2, [r5, #8]
   41004:	ldrb	r3, [r4, #10]
   41008:	cmp	r3, #32
   4100c:	cmpne	r3, #9
   41010:	movne	r0, #10
   41014:	bne	40f98 <npth_sleep@plt+0x2b8a8>
   41018:	ldrb	r3, [r4, #11]
   4101c:	cmp	r3, #9
   41020:	cmpne	r3, #32
   41024:	moveq	r0, #11
   41028:	beq	40f98 <npth_sleep@plt+0x2b8a8>
   4102c:	strb	r3, [r5, #9]
   41030:	ldrb	r3, [r4, #12]
   41034:	strb	r3, [r5, #10]
   41038:	ldrb	r3, [r4, #13]
   4103c:	cmp	r3, #58	; 0x3a
   41040:	movne	r0, #13
   41044:	bne	40f98 <npth_sleep@plt+0x2b8a8>
   41048:	ldrb	r3, [r4, #14]
   4104c:	strb	r3, [r5, #11]
   41050:	ldrb	r3, [r4, #15]
   41054:	strb	r3, [r5, #12]
   41058:	ldrb	r3, [r4, #16]
   4105c:	cmp	r3, #58	; 0x3a
   41060:	moveq	r0, #19
   41064:	ldrbeq	r3, [r4, #17]
   41068:	movne	r0, #16
   4106c:	strbeq	r3, [r5, #13]
   41070:	ldrbeq	r3, [r4, #18]
   41074:	strbeq	r3, [r5, #14]
   41078:	b	40f98 <npth_sleep@plt+0x2b8a8>
   4107c:	ldr	r2, [r4, #4]
   41080:	ldr	r3, [r4, #8]
   41084:	ldr	r1, [r4]
   41088:	str	r2, [r5, #4]
   4108c:	str	r1, [r5]
   41090:	str	r3, [r5, #8]
   41094:	ldrh	r2, [r4, #12]
   41098:	ldrb	r3, [r4, #14]
   4109c:	mov	r0, #15
   410a0:	strh	r2, [r5, #12]
   410a4:	strb	r3, [r5, #14]
   410a8:	strb	r8, [r5, #15]
   410ac:	b	40f98 <npth_sleep@plt+0x2b8a8>
   410b0:	bl	14a60 <__stack_chk_fail@plt>
   410b4:	andeq	ip, r6, r8, lsr r8
   410b8:	eorscc	r3, r0, r0, lsr r0
   410bc:	push	{r4, r5, r6, r7, r8, r9, lr}
   410c0:	sub	sp, sp, #52	; 0x34
   410c4:	ldr	r6, [pc, #376]	; 41244 <npth_sleep@plt+0x2bb54>
   410c8:	ldrb	r5, [r0]
   410cc:	ldr	r3, [r6]
   410d0:	cmp	r5, #0
   410d4:	str	r3, [sp, #44]	; 0x2c
   410d8:	beq	41238 <npth_sleep@plt+0x2bb48>
   410dc:	mov	r4, r0
   410e0:	bl	408f0 <npth_sleep@plt+0x2b200>
   410e4:	cmp	r0, #0
   410e8:	beq	41238 <npth_sleep@plt+0x2bb48>
   410ec:	ldrb	r3, [r4, #1]
   410f0:	sub	r5, r5, #48	; 0x30
   410f4:	ldrb	r1, [r4, #2]
   410f8:	add	r5, r5, r5, lsl #2
   410fc:	sub	r3, r3, #48	; 0x30
   41100:	ldrb	r2, [r4, #4]
   41104:	add	r3, r3, r5, lsl #1
   41108:	ldrb	r0, [r4, #3]
   4110c:	sub	r1, r1, #48	; 0x30
   41110:	add	r3, r3, r3, lsl #2
   41114:	sub	r2, r2, #48	; 0x30
   41118:	add	r1, r1, r1, lsl #2
   4111c:	ldrb	r5, [r4, #5]
   41120:	sub	r0, r0, #48	; 0x30
   41124:	add	r3, r3, r3, lsl #2
   41128:	ldr	r8, [pc, #280]	; 41248 <npth_sleep@plt+0x2bb58>
   4112c:	add	r1, r0, r1, lsl #1
   41130:	add	r2, r2, r2, lsl #2
   41134:	ldrb	r0, [r4, #13]
   41138:	add	r3, r1, r3, lsl #2
   4113c:	cmp	r3, r8
   41140:	ldrb	r7, [r4, #6]
   41144:	ldrb	lr, [r4, #9]
   41148:	ldrb	ip, [r4, #11]
   4114c:	add	r2, r5, r2, lsl #1
   41150:	sub	r1, r0, #48	; 0x30
   41154:	movgt	r8, #0
   41158:	movle	r8, #1
   4115c:	sub	r5, r2, #49	; 0x31
   41160:	cmp	r5, #11
   41164:	orrhi	r8, r8, #1
   41168:	ldrb	r9, [r4, #7]
   4116c:	add	r0, r1, r1, lsl #2
   41170:	ldrb	r2, [r4, #12]
   41174:	ldrb	r1, [r4, #14]
   41178:	sub	r7, r7, #48	; 0x30
   4117c:	sub	lr, lr, #48	; 0x30
   41180:	sub	ip, ip, #48	; 0x30
   41184:	cmp	r8, #0
   41188:	ldrb	r8, [r4, #10]
   4118c:	add	r7, r7, r7, lsl #2
   41190:	add	lr, lr, lr, lsl #2
   41194:	add	ip, ip, ip, lsl #2
   41198:	sub	r9, r9, #48	; 0x30
   4119c:	sub	r4, r8, #48	; 0x30
   411a0:	sub	r2, r2, #48	; 0x30
   411a4:	sub	r1, r1, #48	; 0x30
   411a8:	add	r7, r9, r7, lsl #1
   411ac:	add	lr, r4, lr, lsl #1
   411b0:	add	r2, r2, ip, lsl #1
   411b4:	add	r1, r1, r0, lsl #1
   411b8:	bne	41238 <npth_sleep@plt+0x2bb48>
   411bc:	sub	r0, r7, #1
   411c0:	cmp	r0, #30
   411c4:	bhi	41238 <npth_sleep@plt+0x2bb48>
   411c8:	cmp	lr, #23
   411cc:	bgt	41238 <npth_sleep@plt+0x2bb48>
   411d0:	cmp	r1, #61	; 0x3d
   411d4:	cmple	r2, #59	; 0x3b
   411d8:	movgt	ip, #1
   411dc:	movle	ip, #0
   411e0:	bgt	41238 <npth_sleep@plt+0x2bb48>
   411e4:	sub	r3, r3, #1888	; 0x760
   411e8:	sub	r3, r3, #12
   411ec:	str	r3, [sp, #20]
   411f0:	mov	r0, sp
   411f4:	mvn	r3, #0
   411f8:	str	ip, [sp, #24]
   411fc:	str	r1, [sp]
   41200:	stmib	sp, {r2, lr}
   41204:	str	r7, [sp, #12]
   41208:	str	r5, [sp, #16]
   4120c:	str	ip, [sp, #28]
   41210:	str	ip, [sp, #36]	; 0x24
   41214:	str	ip, [sp, #40]	; 0x28
   41218:	str	r3, [sp, #32]
   4121c:	bl	153fc <timegm@plt>
   41220:	ldr	r2, [sp, #44]	; 0x2c
   41224:	ldr	r3, [r6]
   41228:	cmp	r2, r3
   4122c:	bne	41240 <npth_sleep@plt+0x2bb50>
   41230:	add	sp, sp, #52	; 0x34
   41234:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41238:	mvn	r0, #0
   4123c:	b	41220 <npth_sleep@plt+0x2bb30>
   41240:	bl	14a60 <__stack_chk_fail@plt>
   41244:	andeq	ip, r6, r8, lsr r8
   41248:			; <UNDEFINED> instruction: 0x000007b1
   4124c:	push	{r4, r5, lr}
   41250:	sub	sp, sp, #84	; 0x54
   41254:	ldr	r4, [pc, #144]	; 412ec <npth_sleep@plt+0x2bbfc>
   41258:	cmn	r1, #1
   4125c:	mov	r5, r0
   41260:	ldr	r3, [r4]
   41264:	str	r1, [sp, #28]
   41268:	str	r3, [sp, #76]	; 0x4c
   4126c:	moveq	r3, #0
   41270:	strbeq	r3, [r0]
   41274:	beq	412d0 <npth_sleep@plt+0x2bbe0>
   41278:	add	r1, sp, #32
   4127c:	add	r0, sp, #28
   41280:	bl	146dc <gmtime_r@plt>
   41284:	mov	r1, r0
   41288:	mov	r0, r5
   4128c:	ldr	r2, [r1]
   41290:	ldr	r3, [r1, #20]
   41294:	str	r2, [sp, #16]
   41298:	ldr	r2, [r1, #4]
   4129c:	add	r3, r3, #1888	; 0x760
   412a0:	str	r2, [sp, #12]
   412a4:	ldr	r2, [r1, #8]
   412a8:	add	r3, r3, #12
   412ac:	str	r2, [sp, #8]
   412b0:	ldr	ip, [r1, #12]
   412b4:	ldr	r2, [pc, #52]	; 412f0 <npth_sleep@plt+0x2bc00>
   412b8:	str	ip, [sp, #4]
   412bc:	ldr	ip, [r1, #16]
   412c0:	mov	r1, #16
   412c4:	add	ip, ip, #1
   412c8:	str	ip, [sp]
   412cc:	bl	15264 <gpgrt_snprintf@plt>
   412d0:	ldr	r2, [sp, #76]	; 0x4c
   412d4:	ldr	r3, [r4]
   412d8:	cmp	r2, r3
   412dc:	bne	412e8 <npth_sleep@plt+0x2bbf8>
   412e0:	add	sp, sp, #84	; 0x54
   412e4:	pop	{r4, r5, pc}
   412e8:	bl	14a60 <__stack_chk_fail@plt>
   412ec:	andeq	ip, r6, r8, lsr r8
   412f0:	andeq	r9, r5, r0, asr #29
   412f4:	push	{r4, r5, r6, lr}
   412f8:	ldrb	r6, [r0]
   412fc:	cmp	r6, #0
   41300:	beq	413ec <npth_sleep@plt+0x2bcfc>
   41304:	mov	r4, r1
   41308:	mov	r1, #1
   4130c:	mov	r5, r0
   41310:	bl	409ac <npth_sleep@plt+0x2b2bc>
   41314:	cmp	r0, #0
   41318:	beq	413ec <npth_sleep@plt+0x2bcfc>
   4131c:	sub	r6, r6, #48	; 0x30
   41320:	ldrb	r3, [r5, #1]
   41324:	add	r6, r6, r6, lsl #2
   41328:	ldrb	r1, [r5, #2]
   4132c:	sub	r3, r3, #48	; 0x30
   41330:	ldrb	r2, [r5, #5]
   41334:	add	r3, r3, r6, lsl #1
   41338:	sub	r1, r1, #48	; 0x30
   4133c:	ldrb	lr, [r5, #3]
   41340:	add	r3, r3, r3, lsl #2
   41344:	sub	r2, r2, #48	; 0x30
   41348:	add	r0, r1, r1, lsl #2
   4134c:	add	r3, r3, r3, lsl #2
   41350:	sub	lr, lr, #48	; 0x30
   41354:	ldrb	ip, [r5, #6]
   41358:	add	r1, r2, r2, lsl #2
   4135c:	add	r0, lr, r0, lsl #1
   41360:	ldrb	r2, [r5, #8]
   41364:	add	r3, r0, r3, lsl #2
   41368:	ldr	r0, [pc, #132]	; 413f4 <npth_sleep@plt+0x2bd04>
   4136c:	add	r1, ip, r1, lsl #1
   41370:	cmp	r3, r0
   41374:	sub	r2, r2, #48	; 0x30
   41378:	ldrb	ip, [r5, #9]
   4137c:	movgt	r0, #0
   41380:	movle	r0, #1
   41384:	sub	r1, r1, #49	; 0x31
   41388:	cmp	r1, #11
   4138c:	orrhi	r0, r0, #1
   41390:	add	r2, r2, r2, lsl #2
   41394:	sub	ip, ip, #48	; 0x30
   41398:	cmp	r0, #0
   4139c:	add	r2, ip, r2, lsl #1
   413a0:	bne	413ec <npth_sleep@plt+0x2bcfc>
   413a4:	sub	ip, r2, #1
   413a8:	cmp	ip, #30
   413ac:	bhi	413ec <npth_sleep@plt+0x2bcfc>
   413b0:	sub	r3, r3, #1888	; 0x760
   413b4:	sub	r3, r3, #12
   413b8:	mvn	lr, #0
   413bc:	str	r0, [r4, #24]
   413c0:	str	r0, [r4, #28]
   413c4:	str	r0, [r4, #36]	; 0x24
   413c8:	str	r0, [r4, #40]	; 0x28
   413cc:	str	r3, [r4, #20]
   413d0:	str	r0, [r4]
   413d4:	str	r0, [r4, #4]
   413d8:	str	r0, [r4, #8]
   413dc:	str	r2, [r4, #12]
   413e0:	str	r1, [r4, #16]
   413e4:	str	lr, [r4, #32]
   413e8:	pop	{r4, r5, r6, pc}
   413ec:	mvn	r0, #0
   413f0:	pop	{r4, r5, r6, pc}
   413f4:			; <UNDEFINED> instruction: 0x000007b1
   413f8:	push	{r4, r5, r6, r7, lr}
   413fc:	sub	sp, sp, #52	; 0x34
   41400:	ldr	r6, [pc, #404]	; 4159c <npth_sleep@plt+0x2beac>
   41404:	ldrb	r4, [r0]
   41408:	mov	r5, r0
   4140c:	ldr	r3, [r6]
   41410:	cmp	r4, #32
   41414:	mov	r7, r1
   41418:	str	r3, [sp, #44]	; 0x2c
   4141c:	bne	4142c <npth_sleep@plt+0x2bd3c>
   41420:	ldrb	r4, [r5, #1]!
   41424:	cmp	r4, #32
   41428:	beq	41420 <npth_sleep@plt+0x2bd30>
   4142c:	cmp	r4, #0
   41430:	moveq	r0, r4
   41434:	beq	4156c <npth_sleep@plt+0x2be7c>
   41438:	mov	r0, r5
   4143c:	bl	14f58 <strlen@plt>
   41440:	cmp	r0, #14
   41444:	bls	41584 <npth_sleep@plt+0x2be94>
   41448:	ldrb	r3, [r5, #8]
   4144c:	cmp	r3, #84	; 0x54
   41450:	bne	41584 <npth_sleep@plt+0x2be94>
   41454:	sub	r4, r4, #48	; 0x30
   41458:	ldrb	r3, [r5, #1]
   4145c:	ldrb	r2, [r5, #2]
   41460:	add	r4, r4, r4, lsl #2
   41464:	sub	r3, r3, #48	; 0x30
   41468:	add	r4, r3, r4, lsl #1
   4146c:	sub	r3, r2, #48	; 0x30
   41470:	ldrb	r2, [r5, #3]
   41474:	add	r4, r4, r4, lsl #2
   41478:	add	r3, r3, r3, lsl #2
   4147c:	sub	r2, r2, #48	; 0x30
   41480:	add	r4, r4, r4, lsl #2
   41484:	add	r3, r2, r3, lsl #1
   41488:	ldr	r2, [pc, #272]	; 415a0 <npth_sleep@plt+0x2beb0>
   4148c:	add	r4, r3, r4, lsl #2
   41490:	cmp	r4, r2
   41494:	mvnle	r0, #0
   41498:	ble	4156c <npth_sleep@plt+0x2be7c>
   4149c:	cmp	r7, #0
   414a0:	addne	r3, r5, #15
   414a4:	strne	r3, [r7]
   414a8:	ldr	r3, [pc, #244]	; 415a4 <npth_sleep@plt+0x2beb4>
   414ac:	cmp	r4, r3
   414b0:	ldrgt	r0, [pc, #240]	; 415a8 <npth_sleep@plt+0x2beb8>
   414b4:	bgt	4156c <npth_sleep@plt+0x2be7c>
   414b8:	ldrb	ip, [r5, #4]
   414bc:	ldrb	lr, [r5, #5]
   414c0:	ldrb	r0, [r5, #6]
   414c4:	sub	ip, ip, #48	; 0x30
   414c8:	ldrb	r1, [r5, #9]
   414cc:	add	ip, ip, ip, lsl #2
   414d0:	sub	r4, r4, #1888	; 0x760
   414d4:	sub	r4, r4, #12
   414d8:	sub	r0, r0, #48	; 0x30
   414dc:	sub	r1, r1, #48	; 0x30
   414e0:	str	r4, [sp, #20]
   414e4:	add	r4, lr, ip, lsl #1
   414e8:	ldrb	lr, [r5, #7]
   414ec:	ldrb	ip, [r5, #10]
   414f0:	ldrb	r2, [r5, #11]
   414f4:	ldrb	r3, [r5, #13]
   414f8:	add	r0, r0, r0, lsl #2
   414fc:	add	r1, r1, r1, lsl #2
   41500:	sub	ip, ip, #48	; 0x30
   41504:	sub	lr, lr, #48	; 0x30
   41508:	add	lr, lr, r0, lsl #1
   4150c:	sub	r2, r2, #48	; 0x30
   41510:	add	r0, ip, r1, lsl #1
   41514:	sub	r3, r3, #48	; 0x30
   41518:	ldrb	ip, [r5, #12]
   4151c:	ldrb	r1, [r5, #14]
   41520:	add	r2, r2, r2, lsl #2
   41524:	add	r3, r3, r3, lsl #2
   41528:	sub	ip, ip, #48	; 0x30
   4152c:	sub	r1, r1, #48	; 0x30
   41530:	add	ip, ip, r2, lsl #1
   41534:	add	r2, r1, r3, lsl #1
   41538:	sub	r4, r4, #49	; 0x31
   4153c:	mov	r3, #0
   41540:	str	r0, [sp, #8]
   41544:	mov	r0, sp
   41548:	str	r4, [sp, #16]
   4154c:	str	lr, [sp, #12]
   41550:	stm	sp, {r2, ip}
   41554:	str	r3, [sp, #28]
   41558:	str	r3, [sp, #24]
   4155c:	str	r3, [sp, #32]
   41560:	str	r3, [sp, #36]	; 0x24
   41564:	str	r3, [sp, #40]	; 0x28
   41568:	bl	153fc <timegm@plt>
   4156c:	ldr	r2, [sp, #44]	; 0x2c
   41570:	ldr	r3, [r6]
   41574:	cmp	r2, r3
   41578:	bne	41598 <npth_sleep@plt+0x2bea8>
   4157c:	add	sp, sp, #52	; 0x34
   41580:	pop	{r4, r5, r6, r7, pc}
   41584:	mov	r1, r7
   41588:	mov	r0, r5
   4158c:	mov	r2, #10
   41590:	bl	14f40 <strtoul@plt>
   41594:	b	4156c <npth_sleep@plt+0x2be7c>
   41598:	bl	14a60 <__stack_chk_fail@plt>
   4159c:	andeq	ip, r6, r8, lsr r8
   415a0:	andeq	r0, r0, fp, ror #14
   415a4:	strdeq	r0, [r0], -r5
   415a8:	svcvc	0x00e80eeb
   415ac:	add	r1, r1, r1, lsl #1
   415b0:	rsb	r1, r1, r1, lsl #4
   415b4:	rsb	r1, r1, r1, lsl #4
   415b8:	add	r0, r0, r1, lsl #7
   415bc:	bx	lr
   415c0:	ldr	r2, [pc, #216]	; 416a0 <npth_sleep@plt+0x2bfb0>
   415c4:	push	{r4, r5, r6, r7, lr}
   415c8:	mov	r5, r0
   415cc:	umull	r2, r0, r2, r0
   415d0:	ldr	r3, [pc, #204]	; 416a4 <npth_sleep@plt+0x2bfb4>
   415d4:	ldr	r2, [pc, #204]	; 416a8 <npth_sleep@plt+0x2bfb8>
   415d8:	ldr	r4, [pc, #204]	; 416ac <npth_sleep@plt+0x2bfbc>
   415dc:	lsr	r0, r0, #16
   415e0:	umull	r1, ip, r3, r5
   415e4:	umull	r1, r2, r2, r5
   415e8:	umull	r1, r4, r4, r0
   415ec:	ldr	r1, [pc, #188]	; 416b0 <npth_sleep@plt+0x2bfc0>
   415f0:	sub	lr, r0, r4
   415f4:	lsr	ip, ip, #5
   415f8:	lsr	r2, r2, #11
   415fc:	add	r4, r4, lr, lsr #1
   41600:	umull	lr, r3, r3, ip
   41604:	umull	lr, r1, r1, r2
   41608:	ldr	r6, [pc, #164]	; 416b4 <npth_sleep@plt+0x2bfc4>
   4160c:	lsr	r4, r4, #8
   41610:	lsr	r3, r3, #5
   41614:	add	lr, r4, r4, lsl #3
   41618:	umull	r7, r6, r6, r5
   4161c:	lsr	r1, r1, #4
   41620:	add	r4, r4, lr, lsl #3
   41624:	rsb	r3, r3, r3, lsl #4
   41628:	add	r1, r1, r1, lsl #1
   4162c:	sub	sp, sp, #20
   41630:	add	r4, r4, r4, lsl #2
   41634:	sub	r3, ip, r3, lsl #2
   41638:	sub	r1, r2, r1, lsl #3
   4163c:	sub	r4, r0, r4
   41640:	lsr	r6, r6, #23
   41644:	str	r3, [sp, #12]
   41648:	str	r1, [sp, #8]
   4164c:	ldr	r3, [pc, #100]	; 416b8 <npth_sleep@plt+0x2bfc8>
   41650:	str	r4, [sp, #4]
   41654:	str	r6, [sp]
   41658:	mov	r2, #30
   4165c:	mov	r1, #1
   41660:	ldr	r0, [pc, #84]	; 416bc <npth_sleep@plt+0x2bfcc>
   41664:	bl	150a8 <__sprintf_chk@plt>
   41668:	ldr	r3, [pc, #80]	; 416c0 <npth_sleep@plt+0x2bfd0>
   4166c:	cmp	r5, r3
   41670:	bhi	41694 <npth_sleep@plt+0x2bfa4>
   41674:	cmp	r4, #0
   41678:	movne	r1, #121	; 0x79
   4167c:	moveq	r1, #100	; 0x64
   41680:	ldr	r0, [pc, #52]	; 416bc <npth_sleep@plt+0x2bfcc>
   41684:	bl	14fa0 <strchr@plt>
   41688:	add	r0, r0, #1
   4168c:	add	sp, sp, #20
   41690:	pop	{r4, r5, r6, r7, pc}
   41694:	ldr	r0, [pc, #32]	; 416bc <npth_sleep@plt+0x2bfcc>
   41698:	add	sp, sp, #20
   4169c:	pop	{r4, r5, r6, r7, pc}
   416a0:	eorgt	r4, lr, #29360128	; 0x1c00000
   416a4:	stmhi	r8, {r0, r3, r7, fp, pc}
   416a8:			; <UNDEFINED> instruction: 0x91a2b3c5
   416ac:	ldrvs	pc, [r9, -r1, ror #6]
   416b0:	bge	feaec164 <stdout@@GLIBC_2.4+0xfea7ec08>
   416b4:	ldrmi	sl, [r8], #-1147	; 0xfffffb85
   416b8:	ldrdeq	r9, [r5], -ip
   416bc:	andeq	sp, r6, r0, lsr #16
   416c0:	mvneq	r3, pc, ror r3
   416c4:	subs	r3, r1, #0
   416c8:	push	{r4, r5, lr}
   416cc:	mov	r4, r0
   416d0:	sub	sp, sp, #12
   416d4:	beq	4179c <npth_sleep@plt+0x2c0ac>
   416d8:	mov	r1, r4
   416dc:	mov	r0, r3
   416e0:	bl	151d4 <difftime@plt>
   416e4:	vcmpe.f64	d0, #0.0
   416e8:	vmrs	APSR_nzcv, fpscr
   416ec:	bmi	417f8 <npth_sleep@plt+0x2c108>
   416f0:	vldr	d6, [pc, #272]	; 41808 <npth_sleep@plt+0x2c118>
   416f4:	ldr	ip, [pc, #276]	; 41810 <npth_sleep@plt+0x2c120>
   416f8:	ldr	r5, [pc, #276]	; 41814 <npth_sleep@plt+0x2c124>
   416fc:	ldr	r0, [pc, #276]	; 41818 <npth_sleep@plt+0x2c128>
   41700:	vdiv.f64	d7, d0, d6
   41704:	vcvt.u32.f64	s13, d0
   41708:	ldr	lr, [pc, #268]	; 4181c <npth_sleep@plt+0x2c12c>
   4170c:	vmov	r4, s13
   41710:	umull	r3, r2, ip, r4
   41714:	lsr	r2, r2, #5
   41718:	rsb	r2, r2, r2, lsl #4
   4171c:	sub	r2, r4, r2, lsl #2
   41720:	vcvt.u32.f64	s15, d7
   41724:	vmov	r3, s15
   41728:	lsr	r4, r3, #5
   4172c:	umull	r1, ip, ip, r3
   41730:	umull	r1, r4, r5, r4
   41734:	lsr	ip, ip, #5
   41738:	umull	r1, r0, r0, r4
   4173c:	sub	r1, r4, r0
   41740:	mov	r5, ip
   41744:	add	r0, r0, r1, lsr #1
   41748:	umull	r1, lr, lr, ip
   4174c:	lsr	r0, r0, #8
   41750:	lsr	lr, lr, #4
   41754:	add	r1, r0, r0, lsl #3
   41758:	rsb	ip, ip, ip, lsl #4
   4175c:	add	r0, r0, r1, lsl #3
   41760:	add	lr, lr, lr, lsl #1
   41764:	add	r0, r0, r0, lsl #2
   41768:	subs	r0, r4, r0
   4176c:	sub	ip, r3, ip, lsl #2
   41770:	sub	lr, r5, lr, lsl #3
   41774:	bne	417a8 <npth_sleep@plt+0x2c0b8>
   41778:	cmp	lr, #0
   4177c:	bne	417dc <npth_sleep@plt+0x2c0ec>
   41780:	cmp	ip, #0
   41784:	beq	417c8 <npth_sleep@plt+0x2c0d8>
   41788:	mov	r1, ip
   4178c:	ldr	r0, [pc, #140]	; 41820 <npth_sleep@plt+0x2c130>
   41790:	add	sp, sp, #12
   41794:	pop	{r4, r5, lr}
   41798:	b	43b9c <npth_sleep@plt+0x2e4ac>
   4179c:	bl	40c24 <npth_sleep@plt+0x2b534>
   417a0:	mov	r3, r0
   417a4:	b	416d8 <npth_sleep@plt+0x2bfe8>
   417a8:	str	r2, [sp]
   417ac:	mov	r1, r0
   417b0:	mov	r3, ip
   417b4:	mov	r2, lr
   417b8:	ldr	r0, [pc, #100]	; 41824 <npth_sleep@plt+0x2c134>
   417bc:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   417c0:	add	sp, sp, #12
   417c4:	pop	{r4, r5, pc}
   417c8:	mov	r1, r2
   417cc:	ldr	r0, [pc, #84]	; 41828 <npth_sleep@plt+0x2c138>
   417d0:	add	sp, sp, #12
   417d4:	pop	{r4, r5, lr}
   417d8:	b	43b9c <npth_sleep@plt+0x2e4ac>
   417dc:	mov	r3, r2
   417e0:	mov	r1, lr
   417e4:	mov	r2, ip
   417e8:	ldr	r0, [pc, #60]	; 4182c <npth_sleep@plt+0x2c13c>
   417ec:	add	sp, sp, #12
   417f0:	pop	{r4, r5, lr}
   417f4:	b	43b9c <npth_sleep@plt+0x2e4ac>
   417f8:	ldr	r0, [pc, #48]	; 41830 <npth_sleep@plt+0x2c140>
   417fc:	add	sp, sp, #12
   41800:	pop	{r4, r5, lr}
   41804:	b	15684 <gcry_strdup@plt>
   41808:	andeq	r0, r0, r0
   4180c:	submi	r0, lr, r0
   41810:	stmhi	r8, {r0, r3, r7, fp, pc}
   41814:	ldreq	r5, [r0, #2822]!	; 0xb06
   41818:	ldrvs	pc, [r9, -r1, ror #6]
   4181c:	bge	feaec2d0 <stdout@@GLIBC_2.4+0xfea7ed74>
   41820:	andeq	r9, r5, r4, lsl pc
   41824:	strdeq	r9, [r5], -r8
   41828:	andeq	r9, r5, ip, lsl pc
   4182c:	andeq	r9, r5, r8, lsl #30
   41830:	andeq	r9, r5, ip, ror #29
   41834:	push	{r4, lr}
   41838:	sub	sp, sp, #16
   4183c:	ldr	r4, [pc, #136]	; 418cc <npth_sleep@plt+0x2c1dc>
   41840:	cmp	r0, #0
   41844:	str	r0, [sp, #8]
   41848:	ldr	r3, [r4]
   4184c:	str	r3, [sp, #12]
   41850:	blt	418a8 <npth_sleep@plt+0x2c1b8>
   41854:	add	r0, sp, #8
   41858:	bl	15144 <gmtime@plt>
   4185c:	ldr	r2, [pc, #108]	; 418d0 <npth_sleep@plt+0x2c1e0>
   41860:	ldr	r1, [r0, #12]
   41864:	ldr	r3, [r0, #20]
   41868:	str	r1, [sp, #4]
   4186c:	ldr	r1, [r0, #16]
   41870:	add	r3, r3, #1888	; 0x760
   41874:	add	r1, r1, #1
   41878:	str	r1, [sp]
   4187c:	add	r3, r3, #12
   41880:	mov	r1, #16
   41884:	ldr	r0, [pc, #72]	; 418d4 <npth_sleep@plt+0x2c1e4>
   41888:	bl	15264 <gpgrt_snprintf@plt>
   4188c:	ldr	r2, [sp, #12]
   41890:	ldr	r3, [r4]
   41894:	ldr	r0, [pc, #56]	; 418d4 <npth_sleep@plt+0x2c1e4>
   41898:	cmp	r2, r3
   4189c:	bne	418c8 <npth_sleep@plt+0x2c1d8>
   418a0:	add	sp, sp, #16
   418a4:	pop	{r4, pc}
   418a8:	ldr	r2, [pc, #40]	; 418d8 <npth_sleep@plt+0x2c1e8>
   418ac:	ldr	r3, [pc, #32]	; 418d4 <npth_sleep@plt+0x2c1e4>
   418b0:	ldm	r2, {r0, r1, r2}
   418b4:	lsr	ip, r2, #16
   418b8:	stmia	r3!, {r0, r1}
   418bc:	strh	r2, [r3], #2
   418c0:	strb	ip, [r3]
   418c4:	b	4188c <npth_sleep@plt+0x2c19c>
   418c8:	bl	14a60 <__stack_chk_fail@plt>
   418cc:	andeq	ip, r6, r8, lsr r8
   418d0:	andeq	r9, r5, ip, lsr #30
   418d4:	andeq	sp, r6, r0, asr #16
   418d8:	andeq	r9, r5, r0, lsr #30
   418dc:	push	{r4, lr}
   418e0:	sub	sp, sp, #32
   418e4:	ldr	r4, [pc, #156]	; 41988 <npth_sleep@plt+0x2c298>
   418e8:	cmp	r0, #0
   418ec:	str	r0, [sp, #24]
   418f0:	ldr	r3, [r4]
   418f4:	str	r3, [sp, #28]
   418f8:	blt	41968 <npth_sleep@plt+0x2c278>
   418fc:	add	r0, sp, #24
   41900:	bl	15144 <gmtime@plt>
   41904:	ldr	r2, [pc, #128]	; 4198c <npth_sleep@plt+0x2c29c>
   41908:	ldr	r1, [r0]
   4190c:	ldr	r3, [r0, #20]
   41910:	str	r1, [sp, #16]
   41914:	ldr	r1, [r0, #4]
   41918:	add	r3, r3, #1888	; 0x760
   4191c:	str	r1, [sp, #12]
   41920:	ldr	r1, [r0, #8]
   41924:	add	r3, r3, #12
   41928:	str	r1, [sp, #8]
   4192c:	ldr	ip, [r0, #12]
   41930:	mov	r1, #30
   41934:	str	ip, [sp, #4]
   41938:	ldr	ip, [r0, #16]
   4193c:	ldr	r0, [pc, #76]	; 41990 <npth_sleep@plt+0x2c2a0>
   41940:	add	ip, ip, #1
   41944:	str	ip, [sp]
   41948:	bl	15264 <gpgrt_snprintf@plt>
   4194c:	ldr	r2, [sp, #28]
   41950:	ldr	r3, [r4]
   41954:	ldr	r0, [pc, #52]	; 41990 <npth_sleep@plt+0x2c2a0>
   41958:	cmp	r2, r3
   4195c:	bne	41984 <npth_sleep@plt+0x2c294>
   41960:	add	sp, sp, #32
   41964:	pop	{r4, pc}
   41968:	ldr	lr, [pc, #36]	; 41994 <npth_sleep@plt+0x2c2a4>
   4196c:	ldr	ip, [pc, #28]	; 41990 <npth_sleep@plt+0x2c2a0>
   41970:	ldm	lr!, {r0, r1, r2, r3}
   41974:	ldr	lr, [lr]
   41978:	stmia	ip!, {r0, r1, r2, r3}
   4197c:	str	lr, [ip]
   41980:	b	4194c <npth_sleep@plt+0x2c25c>
   41984:	bl	14a60 <__stack_chk_fail@plt>
   41988:	andeq	ip, r6, r8, lsr r8
   4198c:	andeq	r9, r5, r0, asr pc
   41990:	andeq	sp, r6, r0, asr r8
   41994:	andeq	r9, r5, ip, lsr pc
   41998:	push	{r4, r5, r6, lr}
   4199c:	sub	sp, sp, #8
   419a0:	ldr	r4, [pc, #188]	; 41a64 <npth_sleep@plt+0x2c374>
   419a4:	cmp	r0, #0
   419a8:	str	r0, [sp]
   419ac:	ldr	r3, [r4]
   419b0:	str	r3, [sp, #4]
   419b4:	blt	41a2c <npth_sleep@plt+0x2c33c>
   419b8:	mov	r0, sp
   419bc:	bl	14e14 <localtime@plt>
   419c0:	mov	r6, r0
   419c4:	ldr	r0, [pc, #156]	; 41a68 <npth_sleep@plt+0x2c378>
   419c8:	bl	15378 <nl_langinfo@plt>
   419cc:	mov	r2, #47	; 0x2f
   419d0:	mov	r1, r0
   419d4:	ldr	r0, [pc, #144]	; 41a6c <npth_sleep@plt+0x2c37c>
   419d8:	bl	37c90 <npth_sleep@plt+0x225a0>
   419dc:	ldr	r1, [pc, #140]	; 41a70 <npth_sleep@plt+0x2c380>
   419e0:	ldr	r0, [pc, #132]	; 41a6c <npth_sleep@plt+0x2c37c>
   419e4:	bl	14694 <strstr@plt>
   419e8:	cmp	r0, #0
   419ec:	beq	41a4c <npth_sleep@plt+0x2c35c>
   419f0:	ldr	r5, [pc, #124]	; 41a74 <npth_sleep@plt+0x2c384>
   419f4:	mov	r3, r6
   419f8:	add	r2, r5, #140	; 0x8c
   419fc:	add	r0, r5, #88	; 0x58
   41a00:	mov	r1, #49	; 0x31
   41a04:	bl	14dd8 <strftime@plt>
   41a08:	mov	r3, #0
   41a0c:	strb	r3, [r5, #137]	; 0x89
   41a10:	ldr	r2, [sp, #4]
   41a14:	ldr	r3, [r4]
   41a18:	ldr	r0, [pc, #88]	; 41a78 <npth_sleep@plt+0x2c388>
   41a1c:	cmp	r2, r3
   41a20:	bne	41a60 <npth_sleep@plt+0x2c370>
   41a24:	add	sp, sp, #8
   41a28:	pop	{r4, r5, r6, pc}
   41a2c:	ldr	r2, [pc, #72]	; 41a7c <npth_sleep@plt+0x2c38c>
   41a30:	ldr	r3, [pc, #64]	; 41a78 <npth_sleep@plt+0x2c388>
   41a34:	ldm	r2, {r0, r1, r2}
   41a38:	lsr	ip, r2, #16
   41a3c:	stmia	r3!, {r0, r1}
   41a40:	strh	r2, [r3], #2
   41a44:	strb	ip, [r3]
   41a48:	b	41a10 <npth_sleep@plt+0x2c320>
   41a4c:	mov	r2, #50	; 0x32
   41a50:	ldr	r1, [pc, #40]	; 41a80 <npth_sleep@plt+0x2c390>
   41a54:	ldr	r0, [pc, #16]	; 41a6c <npth_sleep@plt+0x2c37c>
   41a58:	bl	15090 <__strcat_chk@plt>
   41a5c:	b	419f0 <npth_sleep@plt+0x2c300>
   41a60:	bl	14a60 <__stack_chk_fail@plt>
   41a64:	andeq	ip, r6, r8, lsr r8
   41a68:	andeq	r0, r2, r8, lsr #32
   41a6c:	andeq	sp, r6, r4, lsr #17
   41a70:	andeq	r9, r5, r0, ror pc
   41a74:	andeq	sp, r6, r8, lsl r8
   41a78:	andeq	sp, r6, r0, ror r8
   41a7c:	andeq	r9, r5, r0, lsr #30
   41a80:	andeq	r9, r5, r4, ror pc
   41a84:	push	{r4, r5, r6, r7, lr}
   41a88:	sub	sp, sp, #76	; 0x4c
   41a8c:	ldr	r4, [pc, #216]	; 41b6c <npth_sleep@plt+0x2c47c>
   41a90:	cmp	r0, #0
   41a94:	str	r0, [sp, #20]
   41a98:	ldr	r3, [r4]
   41a9c:	str	r3, [sp, #68]	; 0x44
   41aa0:	blt	41b58 <npth_sleep@plt+0x2c468>
   41aa4:	add	r1, sp, #24
   41aa8:	add	r0, sp, #20
   41aac:	bl	146dc <gmtime_r@plt>
   41ab0:	cmp	r0, #0
   41ab4:	beq	41b40 <npth_sleep@plt+0x2c450>
   41ab8:	ldr	r1, [r0, #24]
   41abc:	ldr	lr, [pc, #172]	; 41b70 <npth_sleep@plt+0x2c480>
   41ac0:	ldr	r3, [r0, #16]
   41ac4:	ldr	ip, [pc, #168]	; 41b74 <npth_sleep@plt+0x2c484>
   41ac8:	ldr	r7, [r0]
   41acc:	smull	r2, lr, lr, r1
   41ad0:	smull	r2, r6, ip, r3
   41ad4:	ldr	r2, [r0, #12]
   41ad8:	str	r7, [sp, #12]
   41adc:	ldr	ip, [r0, #4]
   41ae0:	add	r5, lr, r1
   41ae4:	str	ip, [sp, #8]
   41ae8:	ldr	lr, [r0, #8]
   41aec:	asr	ip, r3, #31
   41af0:	str	lr, [sp, #4]
   41af4:	rsb	ip, ip, r6, asr #1
   41af8:	asr	lr, r1, #31
   41afc:	rsb	lr, lr, r5, asr #2
   41b00:	add	ip, ip, ip, lsl #1
   41b04:	ldr	r0, [r0, #20]
   41b08:	rsb	lr, lr, lr, lsl #3
   41b0c:	sub	r1, r1, lr
   41b10:	sub	r3, r3, ip, lsl #2
   41b14:	add	r0, r0, #1888	; 0x760
   41b18:	ldr	lr, [pc, #88]	; 41b78 <npth_sleep@plt+0x2c488>
   41b1c:	ldr	ip, [pc, #88]	; 41b7c <npth_sleep@plt+0x2c48c>
   41b20:	add	r0, r0, #12
   41b24:	add	r1, r1, r1, lsl #1
   41b28:	add	r3, r3, r3, lsl #1
   41b2c:	str	r0, [sp]
   41b30:	add	r1, lr, r1
   41b34:	add	r3, ip, r3
   41b38:	ldr	r0, [pc, #64]	; 41b80 <npth_sleep@plt+0x2c490>
   41b3c:	bl	43b9c <npth_sleep@plt+0x2e4ac>
   41b40:	ldr	r2, [sp, #68]	; 0x44
   41b44:	ldr	r3, [r4]
   41b48:	cmp	r2, r3
   41b4c:	bne	41b68 <npth_sleep@plt+0x2c478>
   41b50:	add	sp, sp, #76	; 0x4c
   41b54:	pop	{r4, r5, r6, r7, pc}
   41b58:	mov	r0, #22
   41b5c:	bl	153b4 <gpg_err_set_errno@plt>
   41b60:	mov	r0, #0
   41b64:	b	41b40 <npth_sleep@plt+0x2c450>
   41b68:	bl	14a60 <__stack_chk_fail@plt>
   41b6c:	andeq	ip, r6, r8, lsr r8
   41b70:	subls	r2, r9, #-1828716544	; 0x93000000
   41b74:	bcs	feaec628 <stdout@@GLIBC_2.4+0xfea7f0cc>
   41b78:	andeq	r9, r5, r0, lsr #31
   41b7c:	andeq	r9, r5, r8, ror pc
   41b80:			; <UNDEFINED> instruction: 0x00059fb8
   41b84:	ldrb	r3, [r0]
   41b88:	cmp	r3, #0
   41b8c:	beq	41b94 <npth_sleep@plt+0x2c4a4>
   41b90:	b	40bc4 <npth_sleep@plt+0x2b4d4>
   41b94:	mov	r0, #26
   41b98:	bx	lr
   41b9c:	subs	r1, r0, #0
   41ba0:	push	{lr}		; (str lr, [sp, #-4]!)
   41ba4:	sub	sp, sp, #20
   41ba8:	beq	41bb8 <npth_sleep@plt+0x2c4c8>
   41bac:	ldrb	r3, [r1]
   41bb0:	cmp	r3, #0
   41bb4:	bne	41bdc <npth_sleep@plt+0x2c4ec>
   41bb8:	mov	r2, #5
   41bbc:	ldr	r1, [pc, #72]	; 41c0c <npth_sleep@plt+0x2c51c>
   41bc0:	mov	r0, #0
   41bc4:	bl	14a3c <dcgettext@plt>
   41bc8:	mov	r1, r0
   41bcc:	ldr	r0, [pc, #60]	; 41c10 <npth_sleep@plt+0x2c520>
   41bd0:	add	sp, sp, #20
   41bd4:	pop	{lr}		; (ldr lr, [sp], #4)
   41bd8:	b	3d698 <npth_sleep@plt+0x27fa8>
   41bdc:	add	r0, r1, #13
   41be0:	add	r2, r1, #11
   41be4:	add	r3, r1, #9
   41be8:	str	r0, [sp, #8]
   41bec:	str	r2, [sp, #4]
   41bf0:	str	r3, [sp]
   41bf4:	add	r2, r1, #4
   41bf8:	add	r3, r1, #6
   41bfc:	ldr	r0, [pc, #16]	; 41c14 <npth_sleep@plt+0x2c524>
   41c00:	bl	3d698 <npth_sleep@plt+0x27fa8>
   41c04:	add	sp, sp, #20
   41c08:	pop	{pc}		; (ldr pc, [sp], #4)
   41c0c:	andeq	r9, r5, r4, ror #31
   41c10:	andeq	fp, r5, r8, lsl r8
   41c14:	andeq	r9, r5, ip, ror #31
   41c18:	ldrb	r3, [r1]
   41c1c:	cmp	r3, #0
   41c20:	beq	41c80 <npth_sleep@plt+0x2c590>
   41c24:	push	{r4, r5, r6, lr}
   41c28:	mov	r5, r0
   41c2c:	mov	r0, r1
   41c30:	mov	r4, r1
   41c34:	bl	14f58 <strlen@plt>
   41c38:	cmp	r0, #15
   41c3c:	bne	41c88 <npth_sleep@plt+0x2c598>
   41c40:	ldrb	r3, [r4, #8]
   41c44:	cmp	r3, #84	; 0x54
   41c48:	bne	41c88 <npth_sleep@plt+0x2c598>
   41c4c:	ldr	r1, [r4]
   41c50:	ldr	r2, [r4, #4]
   41c54:	ldr	r3, [r4, #8]
   41c58:	str	r1, [r5]
   41c5c:	str	r3, [r5, #8]
   41c60:	str	r2, [r5, #4]
   41c64:	ldrh	r1, [r4, #12]
   41c68:	ldrb	r2, [r4, #14]
   41c6c:	mov	r3, #0
   41c70:	strh	r1, [r5, #12]
   41c74:	strb	r2, [r5, #14]
   41c78:	strb	r3, [r5, #15]
   41c7c:	pop	{r4, r5, r6, pc}
   41c80:	strb	r3, [r0]
   41c84:	bx	lr
   41c88:	ldr	r2, [pc, #8]	; 41c98 <npth_sleep@plt+0x2c5a8>
   41c8c:	ldr	r1, [pc, #8]	; 41c9c <npth_sleep@plt+0x2c5ac>
   41c90:	ldr	r0, [pc, #8]	; 41ca0 <npth_sleep@plt+0x2c5b0>
   41c94:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   41c98:	andeq	r9, r5, r8, lsl #29
   41c9c:	andeq	r0, r0, r9, lsl #7
   41ca0:	muleq	r5, r8, lr
   41ca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41ca8:	sub	sp, sp, #52	; 0x34
   41cac:	ldr	r8, [pc, #576]	; 41ef4 <npth_sleep@plt+0x2c804>
   41cb0:	ldrb	r5, [r0]
   41cb4:	ldr	r3, [r8]
   41cb8:	cmp	r5, #0
   41cbc:	str	r3, [sp, #44]	; 0x2c
   41cc0:	moveq	r9, #26
   41cc4:	beq	41ecc <npth_sleep@plt+0x2c7dc>
   41cc8:	mov	r4, r0
   41ccc:	mov	r7, r1
   41cd0:	bl	40bc4 <npth_sleep@plt+0x2b4d4>
   41cd4:	subs	r9, r0, #0
   41cd8:	bne	41ecc <npth_sleep@plt+0x2c7dc>
   41cdc:	cmn	r7, #-2147483585	; 0x8000003f
   41ce0:	bhi	41ee8 <npth_sleep@plt+0x2c7f8>
   41ce4:	sub	r5, r5, #48	; 0x30
   41ce8:	ldrb	r3, [r4, #1]
   41cec:	ldrb	r6, [r4, #2]
   41cf0:	add	r5, r5, r5, lsl #2
   41cf4:	sub	r3, r3, #48	; 0x30
   41cf8:	add	r5, r3, r5, lsl #1
   41cfc:	ldrb	fp, [r4, #4]
   41d00:	sub	r3, r6, #48	; 0x30
   41d04:	ldrb	ip, [r4, #3]
   41d08:	add	r5, r5, r5, lsl #2
   41d0c:	add	r6, r3, r3, lsl #2
   41d10:	ldrb	r2, [r4, #6]
   41d14:	sub	fp, fp, #48	; 0x30
   41d18:	ldrb	r1, [r4, #5]
   41d1c:	add	r5, r5, r5, lsl #2
   41d20:	sub	r3, ip, #48	; 0x30
   41d24:	ldrb	sl, [r4, #9]
   41d28:	ldrb	lr, [r4, #11]
   41d2c:	ldrb	r0, [r4, #13]
   41d30:	add	r3, r3, r6, lsl #1
   41d34:	add	fp, fp, fp, lsl #2
   41d38:	ldr	r6, [pc, #440]	; 41ef8 <npth_sleep@plt+0x2c808>
   41d3c:	add	r3, r3, r5, lsl #2
   41d40:	sub	r2, r2, #48	; 0x30
   41d44:	ldrb	ip, [r4, #7]
   41d48:	sub	r1, r1, #48	; 0x30
   41d4c:	add	r1, r1, fp, lsl #1
   41d50:	sub	sl, sl, #48	; 0x30
   41d54:	sub	lr, lr, #48	; 0x30
   41d58:	sub	r0, r0, #48	; 0x30
   41d5c:	cmp	r3, r6
   41d60:	ldrb	r5, [r4, #10]
   41d64:	ldrb	r6, [r4, #12]
   41d68:	ldrb	fp, [r4, #14]
   41d6c:	add	r2, r2, r2, lsl #2
   41d70:	sub	ip, ip, #48	; 0x30
   41d74:	add	sl, sl, sl, lsl #2
   41d78:	add	lr, lr, lr, lsl #2
   41d7c:	add	r0, r0, r0, lsl #2
   41d80:	add	r2, ip, r2, lsl #1
   41d84:	sub	r5, r5, #48	; 0x30
   41d88:	sub	r6, r6, #48	; 0x30
   41d8c:	sub	fp, fp, #48	; 0x30
   41d90:	str	r3, [sp, #32]
   41d94:	str	r1, [sp, #36]	; 0x24
   41d98:	str	r2, [sp, #40]	; 0x28
   41d9c:	add	ip, r5, sl, lsl #1
   41da0:	add	lr, r6, lr, lsl #1
   41da4:	add	r0, fp, r0, lsl #1
   41da8:	ble	41ee8 <npth_sleep@plt+0x2c7f8>
   41dac:	ldr	r5, [pc, #328]	; 41efc <npth_sleep@plt+0x2c80c>
   41db0:	add	r7, r7, r0
   41db4:	str	r3, [sp, #24]
   41db8:	smull	r0, r6, r5, r7
   41dbc:	add	r6, r6, r7
   41dc0:	asr	fp, r7, #31
   41dc4:	rsb	r6, fp, r6, asr #5
   41dc8:	add	r6, r6, lr
   41dcc:	smull	r0, r5, r5, r6
   41dd0:	add	r5, r5, r6
   41dd4:	asr	sl, r6, #31
   41dd8:	mov	r0, r3
   41ddc:	rsb	r5, sl, r5, asr #5
   41de0:	add	r5, r5, ip
   41de4:	bl	405e0 <npth_sleep@plt+0x2aef0>
   41de8:	ldr	r2, [pc, #272]	; 41f00 <npth_sleep@plt+0x2c810>
   41dec:	asr	r3, r5, #31
   41df0:	ldr	r1, [pc, #268]	; 41f04 <npth_sleep@plt+0x2c814>
   41df4:	smull	ip, r2, r2, r5
   41df8:	ldr	ip, [pc, #264]	; 41f08 <npth_sleep@plt+0x2c818>
   41dfc:	str	r3, [sp, #28]
   41e00:	rsb	r2, r3, r2, asr #2
   41e04:	ldr	r3, [sp, #24]
   41e08:	add	r0, r2, r0
   41e0c:	add	r1, r0, r1
   41e10:	cmp	r1, ip
   41e14:	bhi	41e2c <npth_sleep@plt+0x2c73c>
   41e18:	add	r3, sp, #40	; 0x28
   41e1c:	add	r2, sp, #36	; 0x24
   41e20:	add	r1, sp, #32
   41e24:	bl	4066c <npth_sleep@plt+0x2af7c>
   41e28:	ldr	r3, [sp, #32]
   41e2c:	ldr	r2, [pc, #216]	; 41f0c <npth_sleep@plt+0x2c81c>
   41e30:	cmp	r3, r2
   41e34:	bgt	41ee8 <npth_sleep@plt+0x2c7f8>
   41e38:	ldr	r1, [sp, #36]	; 0x24
   41e3c:	cmp	r1, #12
   41e40:	bgt	41ee8 <npth_sleep@plt+0x2c7f8>
   41e44:	ldr	ip, [sp, #40]	; 0x28
   41e48:	cmp	r1, #0
   41e4c:	movgt	r2, #0
   41e50:	movle	r2, #1
   41e54:	sub	r0, ip, #1
   41e58:	cmp	r0, #30
   41e5c:	orrhi	r2, r2, #1
   41e60:	orrs	r2, r2, r3, lsr #31
   41e64:	bne	41ee8 <npth_sleep@plt+0x2c7f8>
   41e68:	ldr	r0, [pc, #140]	; 41efc <npth_sleep@plt+0x2c80c>
   41e6c:	ldr	r2, [pc, #140]	; 41f00 <npth_sleep@plt+0x2c810>
   41e70:	str	ip, [sp, #4]
   41e74:	smull	lr, ip, r0, r7
   41e78:	smull	lr, r0, r0, r6
   41e7c:	smull	lr, r2, r2, r5
   41e80:	str	r1, [sp]
   41e84:	add	r1, r0, r6
   41e88:	add	ip, ip, r7
   41e8c:	rsb	sl, sl, r1, asr #5
   41e90:	ldr	r1, [sp, #28]
   41e94:	rsb	fp, fp, ip, asr #5
   41e98:	rsb	r2, r1, r2, asr #2
   41e9c:	rsb	fp, fp, fp, lsl #4
   41ea0:	rsb	sl, sl, sl, lsl #4
   41ea4:	add	r2, r2, r2, lsl #1
   41ea8:	sub	r7, r7, fp, lsl #2
   41eac:	sub	r6, r6, sl, lsl #2
   41eb0:	sub	r5, r5, r2, lsl #3
   41eb4:	mov	r0, r4
   41eb8:	strd	r6, [sp, #12]
   41ebc:	str	r5, [sp, #8]
   41ec0:	ldr	r2, [pc, #72]	; 41f10 <npth_sleep@plt+0x2c820>
   41ec4:	mov	r1, #16
   41ec8:	bl	15264 <gpgrt_snprintf@plt>
   41ecc:	ldr	r2, [sp, #44]	; 0x2c
   41ed0:	ldr	r3, [r8]
   41ed4:	mov	r0, r9
   41ed8:	cmp	r2, r3
   41edc:	bne	41ef0 <npth_sleep@plt+0x2c800>
   41ee0:	add	sp, sp, #52	; 0x34
   41ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41ee8:	mov	r9, #55	; 0x37
   41eec:	b	41ecc <npth_sleep@plt+0x2c7dc>
   41ef0:	bl	14a60 <__stack_chk_fail@plt>
   41ef4:	andeq	ip, r6, r8, lsr r8
   41ef8:	andeq	r0, r0, lr, lsr #12
   41efc:	stmhi	r8, {r0, r3, r7, fp, pc}
   41f00:	bcs	feaec9b4 <stdout@@GLIBC_2.4+0xfea7f458>
   41f04:			; <UNDEFINED> instruction: 0xffe5bbaf
   41f08:	andseq	r1, r1, ip, ror sp
   41f0c:	andeq	r2, r0, pc, lsl #14
   41f10:	andeq	r9, r5, r0, asr #29
   41f14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41f18:	sub	sp, sp, #60	; 0x3c
   41f1c:	ldr	r5, [pc, #456]	; 420ec <npth_sleep@plt+0x2c9fc>
   41f20:	ldrb	r8, [r0]
   41f24:	ldr	r3, [r5]
   41f28:	cmp	r8, #0
   41f2c:	str	r3, [sp, #52]	; 0x34
   41f30:	moveq	r7, #26
   41f34:	beq	420c4 <npth_sleep@plt+0x2c9d4>
   41f38:	mov	r4, r0
   41f3c:	mov	r6, r1
   41f40:	bl	40bc4 <npth_sleep@plt+0x2b4d4>
   41f44:	subs	r7, r0, #0
   41f48:	bne	420c4 <npth_sleep@plt+0x2c9d4>
   41f4c:	ldr	r3, [pc, #412]	; 420f0 <npth_sleep@plt+0x2ca00>
   41f50:	cmp	r6, r3
   41f54:	bhi	420e0 <npth_sleep@plt+0x2c9f0>
   41f58:	sub	r8, r8, #48	; 0x30
   41f5c:	ldrb	r3, [r4, #1]
   41f60:	ldrb	r1, [r4, #2]
   41f64:	add	r8, r8, r8, lsl #2
   41f68:	sub	r3, r3, #48	; 0x30
   41f6c:	add	r8, r3, r8, lsl #1
   41f70:	ldrb	r0, [r4, #3]
   41f74:	sub	r3, r1, #48	; 0x30
   41f78:	ldrb	ip, [r4, #4]
   41f7c:	ldrb	r2, [r4, #6]
   41f80:	add	r3, r3, r3, lsl #2
   41f84:	sub	r0, r0, #48	; 0x30
   41f88:	add	r8, r8, r8, lsl #2
   41f8c:	add	r3, r0, r3, lsl #1
   41f90:	sub	ip, ip, #48	; 0x30
   41f94:	sub	r2, r2, #48	; 0x30
   41f98:	ldrb	r1, [r4, #5]
   41f9c:	ldrb	r0, [r4, #7]
   41fa0:	add	r8, r8, r8, lsl #2
   41fa4:	add	ip, ip, ip, lsl #2
   41fa8:	add	r2, r2, r2, lsl #2
   41fac:	ldr	lr, [pc, #320]	; 420f4 <npth_sleep@plt+0x2ca04>
   41fb0:	add	fp, r3, r8, lsl #2
   41fb4:	sub	r1, r1, #48	; 0x30
   41fb8:	sub	r0, r0, #48	; 0x30
   41fbc:	add	r1, r1, ip, lsl #1
   41fc0:	add	r2, r0, r2, lsl #1
   41fc4:	cmp	fp, lr
   41fc8:	str	fp, [sp, #40]	; 0x28
   41fcc:	str	r1, [sp, #44]	; 0x2c
   41fd0:	str	r2, [sp, #48]	; 0x30
   41fd4:	ble	420e0 <npth_sleep@plt+0x2c9f0>
   41fd8:	mov	r0, fp
   41fdc:	bl	405e0 <npth_sleep@plt+0x2aef0>
   41fe0:	ldrb	r3, [r4, #10]
   41fe4:	ldr	r2, [pc, #268]	; 420f8 <npth_sleep@plt+0x2ca08>
   41fe8:	ldr	r1, [pc, #268]	; 420fc <npth_sleep@plt+0x2ca0c>
   41fec:	str	r3, [sp, #28]
   41ff0:	ldrb	r3, [r4, #12]
   41ff4:	ldrb	r8, [r4, #9]
   41ff8:	ldrb	r9, [r4, #11]
   41ffc:	str	r3, [sp, #32]
   42000:	ldrb	r3, [r4, #14]
   42004:	ldrb	sl, [r4, #13]
   42008:	str	r3, [sp, #36]	; 0x24
   4200c:	add	r0, r6, r0
   42010:	add	r2, r0, r2
   42014:	cmp	r2, r1
   42018:	bhi	42030 <npth_sleep@plt+0x2c940>
   4201c:	add	r3, sp, #48	; 0x30
   42020:	add	r2, sp, #44	; 0x2c
   42024:	add	r1, sp, #40	; 0x28
   42028:	bl	4066c <npth_sleep@plt+0x2af7c>
   4202c:	ldr	fp, [sp, #40]	; 0x28
   42030:	ldr	r2, [pc, #200]	; 42100 <npth_sleep@plt+0x2ca10>
   42034:	cmp	fp, r2
   42038:	bgt	420e0 <npth_sleep@plt+0x2c9f0>
   4203c:	ldr	r1, [sp, #44]	; 0x2c
   42040:	cmp	r1, #12
   42044:	bgt	420e0 <npth_sleep@plt+0x2c9f0>
   42048:	ldr	r0, [sp, #48]	; 0x30
   4204c:	cmp	r1, #0
   42050:	movgt	r2, #0
   42054:	movle	r2, #1
   42058:	sub	ip, r0, #1
   4205c:	cmp	ip, #30
   42060:	orrhi	r2, r2, #1
   42064:	orrs	r3, r2, fp, lsr #31
   42068:	bne	420e0 <npth_sleep@plt+0x2c9f0>
   4206c:	ldr	r2, [sp, #32]
   42070:	sub	sl, sl, #48	; 0x30
   42074:	sub	r9, r9, #48	; 0x30
   42078:	sub	r8, r8, #48	; 0x30
   4207c:	sub	ip, r2, #48	; 0x30
   42080:	ldr	r3, [sp, #36]	; 0x24
   42084:	ldr	r2, [sp, #28]
   42088:	add	sl, sl, sl, lsl #2
   4208c:	add	r9, r9, r9, lsl #2
   42090:	add	r8, r8, r8, lsl #2
   42094:	sub	r3, r3, #48	; 0x30
   42098:	sub	r2, r2, #48	; 0x30
   4209c:	add	sl, r3, sl, lsl #1
   420a0:	add	r8, r2, r8, lsl #1
   420a4:	add	r9, ip, r9, lsl #1
   420a8:	str	r1, [sp]
   420ac:	stmib	sp, {r0, r8, r9, sl}
   420b0:	mov	r3, fp
   420b4:	mov	r0, r4
   420b8:	ldr	r2, [pc, #68]	; 42104 <npth_sleep@plt+0x2ca14>
   420bc:	mov	r1, #16
   420c0:	bl	15264 <gpgrt_snprintf@plt>
   420c4:	ldr	r2, [sp, #52]	; 0x34
   420c8:	ldr	r3, [r5]
   420cc:	mov	r0, r7
   420d0:	cmp	r2, r3
   420d4:	bne	420e8 <npth_sleep@plt+0x2c9f8>
   420d8:	add	sp, sp, #60	; 0x3c
   420dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   420e0:	mov	r7, #55	; 0x37
   420e4:	b	420c4 <npth_sleep@plt+0x2c9d4>
   420e8:	bl	14a60 <__stack_chk_fail@plt>
   420ec:	andeq	ip, r6, r8, lsr r8
   420f0:	eorseq	sp, r7, r1, ror r7
   420f4:	andeq	r0, r0, lr, lsr #12
   420f8:			; <UNDEFINED> instruction: 0xffe5bbaf
   420fc:	andseq	r1, r1, ip, ror sp
   42100:	andeq	r2, r0, pc, lsl #14
   42104:	andeq	r9, r5, r0, asr #29
   42108:	ldr	r2, [pc, #748]	; 423fc <npth_sleep@plt+0x2cd0c>
   4210c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42110:	add	r3, r1, #7
   42114:	cmp	r3, r2
   42118:	bhi	422f8 <npth_sleep@plt+0x2cc08>
   4211c:	ldr	r2, [pc, #732]	; 42400 <npth_sleep@plt+0x2cd10>
   42120:	lsr	r8, r3, #3
   42124:	mov	r9, r1
   42128:	mov	r4, r0
   4212c:	umull	r1, r0, r2, r8
   42130:	umull	r2, r3, r2, r3
   42134:	lsr	r0, r0, #2
   42138:	lsr	r3, r3, #5
   4213c:	add	r0, r0, r0, lsl #2
   42140:	sub	r0, r8, r0
   42144:	add	r3, r0, r3, lsl #2
   42148:	lsl	r3, r3, #1
   4214c:	cmp	r0, #2
   42150:	movhi	r0, r3
   42154:	addls	r0, r3, #1
   42158:	bl	146d0 <gcry_malloc@plt>
   4215c:	subs	sl, r0, #0
   42160:	beq	422f0 <npth_sleep@plt+0x2cc00>
   42164:	cmp	r8, #4
   42168:	bls	423f4 <npth_sleep@plt+0x2cd04>
   4216c:	ldr	r0, [pc, #656]	; 42404 <npth_sleep@plt+0x2cd14>
   42170:	add	r2, r4, #5
   42174:	add	r3, sl, #8
   42178:	ldrb	lr, [r2, #-4]
   4217c:	ldrb	r4, [r2, #-3]
   42180:	ldrb	fp, [r2, #-5]
   42184:	ldrb	ip, [r2, #-2]
   42188:	ldrb	r1, [r2, #-1]
   4218c:	lsl	r6, lr, #4
   42190:	lsl	r7, fp, #2
   42194:	lsl	r5, r4, #1
   42198:	and	r6, r6, #16
   4219c:	orr	r6, r6, r4, lsr #4
   421a0:	and	r7, r7, #28
   421a4:	lsl	r4, ip, #3
   421a8:	and	r5, r5, #30
   421ac:	orr	r7, r7, lr, lsr #6
   421b0:	orr	r5, r5, ip, lsr #7
   421b4:	asr	lr, lr, #1
   421b8:	and	r4, r4, #24
   421bc:	asr	ip, ip, #2
   421c0:	orr	r4, r4, r1, lsr #5
   421c4:	and	lr, lr, #31
   421c8:	and	ip, ip, #31
   421cc:	and	r1, r1, #31
   421d0:	ldrb	ip, [r0, ip]
   421d4:	ldrb	r4, [r0, r4]
   421d8:	ldrb	fp, [r0, fp, lsr #3]
   421dc:	ldrb	r7, [r0, r7]
   421e0:	ldrb	lr, [r0, lr]
   421e4:	ldrb	r6, [r0, r6]
   421e8:	ldrb	r5, [r0, r5]
   421ec:	ldrb	r1, [r0, r1]
   421f0:	sub	r8, r8, #5
   421f4:	cmp	r8, #4
   421f8:	strb	ip, [r3, #-3]
   421fc:	strb	r4, [r3, #-2]
   42200:	strb	fp, [r3, #-8]
   42204:	strb	r7, [r3, #-7]
   42208:	strb	lr, [r3, #-6]
   4220c:	strb	r6, [r3, #-5]
   42210:	strb	r5, [r3, #-4]
   42214:	strb	r1, [r3, #-1]
   42218:	mov	r4, r2
   4221c:	mov	ip, r3
   42220:	add	r2, r2, #5
   42224:	add	r3, r3, #8
   42228:	bhi	42178 <npth_sleep@plt+0x2ca88>
   4222c:	sub	r8, r8, #1
   42230:	cmp	r8, #3
   42234:	ldrls	pc, [pc, r8, lsl #2]
   42238:	b	422d8 <npth_sleep@plt+0x2cbe8>
   4223c:	andeq	r2, r4, r0, lsl r3
   42240:	andeq	r2, r4, ip, lsr r3
   42244:	andeq	r2, r4, ip, lsl #7
   42248:	andeq	r2, r4, ip, asr #4
   4224c:	ldrb	r0, [r4, #1]
   42250:	ldrb	r3, [r4, #2]
   42254:	ldrb	r5, [r4]
   42258:	ldrb	r2, [r4, #3]
   4225c:	lsl	lr, r0, #4
   42260:	and	lr, lr, #16
   42264:	orr	lr, lr, r3, lsr #4
   42268:	lsl	r4, r5, #2
   4226c:	lsl	r3, r3, #1
   42270:	and	r4, r4, #28
   42274:	and	r3, r3, #30
   42278:	ldr	r1, [pc, #388]	; 42404 <npth_sleep@plt+0x2cd14>
   4227c:	orr	r3, r3, r2, lsr #7
   42280:	orr	r4, r4, r0, lsr #6
   42284:	asr	r6, r2, #2
   42288:	asr	r0, r0, #1
   4228c:	lsl	r2, r2, #3
   42290:	and	r0, r0, #31
   42294:	and	r6, r6, #31
   42298:	and	r2, r2, #24
   4229c:	ldrb	r7, [r1, r0]
   422a0:	ldrb	r8, [r1, lr]
   422a4:	ldrb	r4, [r1, r4]
   422a8:	ldrb	lr, [r1, r3]
   422ac:	ldrb	r5, [r1, r5, lsr #3]
   422b0:	ldrb	r0, [r1, r6]
   422b4:	ldrb	r3, [r1, r2]
   422b8:	strb	r4, [ip, #1]
   422bc:	strb	r5, [ip]
   422c0:	strb	r7, [ip, #2]
   422c4:	strb	r8, [ip, #3]
   422c8:	strb	lr, [ip, #4]
   422cc:	strb	r0, [ip, #5]
   422d0:	strb	r3, [ip, #6]
   422d4:	add	ip, ip, #7
   422d8:	ldr	r1, [pc, #288]	; 42400 <npth_sleep@plt+0x2cd10>
   422dc:	add	r9, r9, #4
   422e0:	mov	r3, #0
   422e4:	umull	r2, r9, r1, r9
   422e8:	strb	r3, [ip]
   422ec:	strb	r3, [sl, r9, lsr #2]
   422f0:	mov	r0, sl
   422f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   422f8:	bl	15084 <__errno_location@plt>
   422fc:	mov	sl, #0
   42300:	mov	r3, #22
   42304:	str	r3, [r0]
   42308:	mov	r0, sl
   4230c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42310:	ldrb	r0, [r4]
   42314:	ldr	r1, [pc, #232]	; 42404 <npth_sleep@plt+0x2cd14>
   42318:	mov	r3, ip
   4231c:	lsl	r2, r0, #2
   42320:	and	r2, r2, #28
   42324:	ldrb	r0, [r1, r0, lsr #3]
   42328:	ldrb	r2, [r1, r2]
   4232c:	strb	r0, [r3], #2
   42330:	strb	r2, [ip, #1]
   42334:	mov	ip, r3
   42338:	b	422d8 <npth_sleep@plt+0x2cbe8>
   4233c:	ldrb	lr, [r4]
   42340:	ldrb	r3, [r4, #1]
   42344:	ldr	r1, [pc, #184]	; 42404 <npth_sleep@plt+0x2cd14>
   42348:	add	ip, ip, #4
   4234c:	lsl	r2, lr, #2
   42350:	and	r2, r2, #28
   42354:	orr	r2, r2, r3, lsr #6
   42358:	asr	r0, r3, #1
   4235c:	lsl	r3, r3, #4
   42360:	and	r0, r0, #31
   42364:	and	r3, r3, #16
   42368:	ldrb	r4, [r1, r2]
   4236c:	ldrb	lr, [r1, lr, lsr #3]
   42370:	ldrb	r2, [r1, r0]
   42374:	ldrb	r3, [r1, r3]
   42378:	strb	r4, [ip, #-3]
   4237c:	strb	lr, [ip, #-4]
   42380:	strb	r2, [ip, #-2]
   42384:	strb	r3, [ip, #-1]
   42388:	b	422d8 <npth_sleep@plt+0x2cbe8>
   4238c:	ldrb	r3, [r4, #1]
   42390:	ldrb	lr, [r4]
   42394:	ldrb	r2, [r4, #2]
   42398:	ldr	r1, [pc, #100]	; 42404 <npth_sleep@plt+0x2cd14>
   4239c:	lsl	r0, r3, #4
   423a0:	lsl	r4, lr, #2
   423a4:	and	r4, r4, #28
   423a8:	and	r0, r0, #16
   423ac:	orr	r4, r4, r3, lsr #6
   423b0:	orr	r0, r0, r2, lsr #4
   423b4:	asr	r3, r3, #1
   423b8:	lsl	r2, r2, #1
   423bc:	and	r3, r3, #31
   423c0:	and	r2, r2, #30
   423c4:	ldrb	r5, [r1, r4]
   423c8:	ldrb	r4, [r1, lr, lsr #3]
   423cc:	ldrb	lr, [r1, r0]
   423d0:	ldrb	r0, [r1, r3]
   423d4:	ldrb	r3, [r1, r2]
   423d8:	strb	r5, [ip, #1]
   423dc:	strb	r4, [ip]
   423e0:	strb	lr, [ip, #3]
   423e4:	strb	r0, [ip, #2]
   423e8:	strb	r3, [ip, #4]
   423ec:	add	ip, ip, #5
   423f0:	b	422d8 <npth_sleep@plt+0x2cbe8>
   423f4:	mov	ip, sl
   423f8:	b	4222c <npth_sleep@plt+0x2cb3c>
   423fc:	andeq	r0, r8, r7
   42400:	stclgt	12, cr12, [ip], {205}	; 0xcd
   42404:	andeq	sl, r5, r8
   42408:	push	{r4, r5, r6, r7, r8, lr}
   4240c:	subs	r6, r2, #0
   42410:	mov	r5, r0
   42414:	mov	r4, r1
   42418:	mov	r7, r3
   4241c:	beq	424a8 <npth_sleep@plt+0x2cdb8>
   42420:	cmp	r1, #0
   42424:	beq	4250c <npth_sleep@plt+0x2ce1c>
   42428:	and	r3, r7, #1
   4242c:	add	r1, r5, r4
   42430:	mov	lr, r5
   42434:	mov	ip, r6
   42438:	mov	r7, #58	; 0x3a
   4243c:	b	4245c <npth_sleep@plt+0x2cd6c>
   42440:	cmp	r5, lr
   42444:	moveq	r2, #0
   42448:	andne	r2, r3, #1
   4244c:	cmp	r2, #0
   42450:	strbne	r7, [ip, #2]
   42454:	moveq	ip, r0
   42458:	addne	ip, ip, #3
   4245c:	ldrb	r0, [lr], #1
   42460:	lsr	r0, r0, #4
   42464:	cmp	r0, #9
   42468:	add	r2, r0, #55	; 0x37
   4246c:	addls	r2, r0, #48	; 0x30
   42470:	strb	r2, [ip]
   42474:	ldrb	r0, [lr, #-1]
   42478:	and	r0, r0, #15
   4247c:	cmp	r0, #9
   42480:	add	r4, r0, #55	; 0x37
   42484:	addls	r4, r0, #48	; 0x30
   42488:	cmp	r1, lr
   4248c:	strb	r4, [ip, #1]
   42490:	add	r0, ip, #2
   42494:	bne	42440 <npth_sleep@plt+0x2cd50>
   42498:	mov	r3, #0
   4249c:	strb	r3, [r0]
   424a0:	mov	r0, r6
   424a4:	pop	{r4, r5, r6, r7, r8, pc}
   424a8:	cmp	r3, #0
   424ac:	movne	r1, #3
   424b0:	moveq	r1, #2
   424b4:	cmp	r4, #0
   424b8:	mul	r0, r4, r1
   424bc:	add	r8, r0, #1
   424c0:	beq	424e8 <npth_sleep@plt+0x2cdf8>
   424c4:	bl	4e9a0 <npth_sleep@plt+0x392b0>
   424c8:	cmp	r0, r4
   424cc:	bne	42500 <npth_sleep@plt+0x2ce10>
   424d0:	mov	r0, r8
   424d4:	bl	146d0 <gcry_malloc@plt>
   424d8:	cmp	r0, #0
   424dc:	movne	r6, r0
   424e0:	bne	42428 <npth_sleep@plt+0x2cd38>
   424e4:	b	424a0 <npth_sleep@plt+0x2cdb0>
   424e8:	mov	r0, r8
   424ec:	bl	146d0 <gcry_malloc@plt>
   424f0:	cmp	r0, #0
   424f4:	beq	424a0 <npth_sleep@plt+0x2cdb0>
   424f8:	mov	r6, r0
   424fc:	b	42498 <npth_sleep@plt+0x2cda8>
   42500:	mov	r0, #12
   42504:	bl	153b4 <gpg_err_set_errno@plt>
   42508:	b	424a0 <npth_sleep@plt+0x2cdb0>
   4250c:	mov	r0, r6
   42510:	b	42498 <npth_sleep@plt+0x2cda8>
   42514:	cmp	r2, #0
   42518:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4251c:	ldrb	r8, [r0]
   42520:	beq	4264c <npth_sleep@plt+0x2cf5c>
   42524:	add	r6, r1, r2
   42528:	sub	r6, r6, #1
   4252c:	add	lr, r0, #2
   42530:	sub	r4, r1, #1
   42534:	sub	r3, r8, #48	; 0x30
   42538:	bic	ip, r8, #32
   4253c:	uxtb	r3, r3
   42540:	sub	ip, ip, #65	; 0x41
   42544:	cmp	ip, #5
   42548:	cmphi	r3, #9
   4254c:	bls	42558 <npth_sleep@plt+0x2ce68>
   42550:	mvn	r0, #0
   42554:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42558:	ldrb	r7, [lr, #-1]
   4255c:	mov	r5, lr
   42560:	sub	ip, r7, #48	; 0x30
   42564:	bic	r9, r7, #32
   42568:	uxtb	ip, ip
   4256c:	sub	r9, r9, #65	; 0x41
   42570:	cmp	r9, #5
   42574:	cmphi	ip, #9
   42578:	bhi	42550 <npth_sleep@plt+0x2ce60>
   4257c:	cmp	r8, #57	; 0x39
   42580:	bls	425e0 <npth_sleep@plt+0x2cef0>
   42584:	cmp	r8, #70	; 0x46
   42588:	bhi	425dc <npth_sleep@plt+0x2ceec>
   4258c:	sub	r3, r8, #55	; 0x37
   42590:	lsl	r3, r3, #4
   42594:	uxtb	r3, r3
   42598:	cmp	r7, #57	; 0x39
   4259c:	bls	425b0 <npth_sleep@plt+0x2cec0>
   425a0:	cmp	r7, #70	; 0x46
   425a4:	subls	ip, r7, #55	; 0x37
   425a8:	subhi	ip, r7, #87	; 0x57
   425ac:	uxtb	ip, ip
   425b0:	add	r7, r4, #1
   425b4:	add	r3, r3, ip
   425b8:	cmp	r7, r6
   425bc:	add	ip, r4, #2
   425c0:	strb	r3, [r4, #1]
   425c4:	add	lr, lr, #2
   425c8:	sub	r4, ip, r1
   425cc:	beq	425ec <npth_sleep@plt+0x2cefc>
   425d0:	mov	r4, r7
   425d4:	ldrb	r8, [lr, #-2]
   425d8:	b	42534 <npth_sleep@plt+0x2ce44>
   425dc:	sub	r3, r8, #87	; 0x57
   425e0:	lsl	r3, r3, #4
   425e4:	uxtb	r3, r3
   425e8:	b	42598 <npth_sleep@plt+0x2cea8>
   425ec:	ldrb	r8, [r5]
   425f0:	cmp	r8, #0
   425f4:	beq	4263c <npth_sleep@plt+0x2cf4c>
   425f8:	tst	r8, #128	; 0x80
   425fc:	bne	42550 <npth_sleep@plt+0x2ce60>
   42600:	mov	r7, r2
   42604:	mov	r6, r0
   42608:	bl	14ea4 <__ctype_b_loc@plt>
   4260c:	lsl	r3, r8, #1
   42610:	ldr	r2, [r0]
   42614:	ldrh	ip, [r2, r3]
   42618:	lsr	ip, ip, #13
   4261c:	eor	ip, ip, #1
   42620:	cmp	r7, r4
   42624:	orrne	ip, ip, #1
   42628:	tst	ip, #1
   4262c:	bne	42550 <npth_sleep@plt+0x2ce60>
   42630:	add	r0, r5, #1
   42634:	sub	r0, r0, r6
   42638:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4263c:	cmp	r4, r2
   42640:	bne	42550 <npth_sleep@plt+0x2ce60>
   42644:	sub	r0, r5, r0
   42648:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4264c:	cmp	r8, #0
   42650:	bne	4265c <npth_sleep@plt+0x2cf6c>
   42654:	mov	r0, r8
   42658:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4265c:	mov	r4, r2
   42660:	mov	r5, r0
   42664:	b	425f8 <npth_sleep@plt+0x2cf08>
   42668:	cmp	r2, #0
   4266c:	push	{r4, r5, r6, r7, r8, lr}
   42670:	beq	427d4 <npth_sleep@plt+0x2d0e4>
   42674:	mov	r5, #0
   42678:	sub	r1, r1, #1
   4267c:	mov	lr, r5
   42680:	mov	r4, r0
   42684:	cmp	lr, #1
   42688:	ldrb	r7, [r4]
   4268c:	beq	427a0 <npth_sleep@plt+0x2d0b0>
   42690:	cmp	r5, #0
   42694:	beq	426b4 <npth_sleep@plt+0x2cfc4>
   42698:	cmp	r7, #58	; 0x3a
   4269c:	beq	427b8 <npth_sleep@plt+0x2d0c8>
   426a0:	mvn	r0, #0
   426a4:	pop	{r4, r5, r6, r7, r8, pc}
   426a8:	ldrb	r7, [r4, #1]
   426ac:	mov	r5, lr
   426b0:	add	r4, r4, #1
   426b4:	sub	r3, r7, #48	; 0x30
   426b8:	bic	ip, r7, #32
   426bc:	uxtb	r3, r3
   426c0:	sub	ip, ip, #65	; 0x41
   426c4:	cmp	ip, #5
   426c8:	cmphi	r3, #9
   426cc:	bhi	426a0 <npth_sleep@plt+0x2cfb0>
   426d0:	ldrb	r6, [r4, #1]
   426d4:	sub	ip, r6, #48	; 0x30
   426d8:	bic	r8, r6, #32
   426dc:	uxtb	ip, ip
   426e0:	sub	r8, r8, #65	; 0x41
   426e4:	cmp	r8, #5
   426e8:	cmphi	ip, #9
   426ec:	bhi	426a0 <npth_sleep@plt+0x2cfb0>
   426f0:	cmp	r7, #57	; 0x39
   426f4:	bls	42794 <npth_sleep@plt+0x2d0a4>
   426f8:	cmp	r7, #70	; 0x46
   426fc:	bhi	42790 <npth_sleep@plt+0x2d0a0>
   42700:	sub	r3, r7, #55	; 0x37
   42704:	lsl	r3, r3, #4
   42708:	uxtb	r3, r3
   4270c:	cmp	r6, #57	; 0x39
   42710:	bls	42724 <npth_sleep@plt+0x2d034>
   42714:	cmp	r6, #70	; 0x46
   42718:	subls	ip, r6, #55	; 0x37
   4271c:	subhi	ip, r6, #87	; 0x57
   42720:	uxtb	ip, ip
   42724:	add	lr, lr, #1
   42728:	add	r3, r3, ip
   4272c:	cmp	r2, lr
   42730:	strb	r3, [r1, #1]!
   42734:	add	r4, r4, #2
   42738:	mov	r6, lr
   4273c:	bne	42684 <npth_sleep@plt+0x2cf94>
   42740:	ldrb	r8, [r4]
   42744:	cmp	r8, #58	; 0x3a
   42748:	beq	426a0 <npth_sleep@plt+0x2cfb0>
   4274c:	cmp	r8, #0
   42750:	mov	r7, r0
   42754:	mov	r5, r2
   42758:	beq	427c4 <npth_sleep@plt+0x2d0d4>
   4275c:	tst	r8, #128	; 0x80
   42760:	bne	426a0 <npth_sleep@plt+0x2cfb0>
   42764:	bl	14ea4 <__ctype_b_loc@plt>
   42768:	lsl	r8, r8, #1
   4276c:	ldr	r3, [r0]
   42770:	ldrh	r3, [r3, r8]
   42774:	tst	r3, #8192	; 0x2000
   42778:	beq	426a0 <npth_sleep@plt+0x2cfb0>
   4277c:	cmp	r5, r6
   42780:	addeq	r4, r4, #1
   42784:	bne	426a0 <npth_sleep@plt+0x2cfb0>
   42788:	sub	r0, r4, r7
   4278c:	pop	{r4, r5, r6, r7, r8, pc}
   42790:	sub	r3, r7, #87	; 0x57
   42794:	lsl	r3, r3, #4
   42798:	uxtb	r3, r3
   4279c:	b	4270c <npth_sleep@plt+0x2d01c>
   427a0:	cmp	r7, #58	; 0x3a
   427a4:	beq	426a8 <npth_sleep@plt+0x2cfb8>
   427a8:	cmp	r5, #0
   427ac:	beq	426b4 <npth_sleep@plt+0x2cfc4>
   427b0:	mvn	r0, #0
   427b4:	pop	{r4, r5, r6, r7, r8, pc}
   427b8:	ldrb	r7, [r4, #1]
   427bc:	add	r4, r4, #1
   427c0:	b	426b4 <npth_sleep@plt+0x2cfc4>
   427c4:	cmp	r2, r6
   427c8:	bne	426a0 <npth_sleep@plt+0x2cfb0>
   427cc:	sub	r0, r4, r7
   427d0:	pop	{r4, r5, r6, r7, r8, pc}
   427d4:	mov	r4, r0
   427d8:	mov	r6, r2
   427dc:	b	42740 <npth_sleep@plt+0x2d050>
   427e0:	mov	r3, #0
   427e4:	b	42408 <npth_sleep@plt+0x2cd18>
   427e8:	mov	r3, #1
   427ec:	b	42408 <npth_sleep@plt+0x2cd18>
   427f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   427f4:	subs	r7, r3, #0
   427f8:	mov	r6, r0
   427fc:	mov	r8, r1
   42800:	mov	sl, r2
   42804:	mov	r4, r0
   42808:	mov	r9, #0
   4280c:	movne	r3, #0
   42810:	strne	r3, [r7]
   42814:	ldrb	r5, [r6, r9, lsl #1]
   42818:	bic	r0, r5, #32
   4281c:	sub	r0, r0, #65	; 0x41
   42820:	sub	r3, r5, #48	; 0x30
   42824:	cmp	r3, #9
   42828:	cmphi	r0, #5
   4282c:	bls	428d0 <npth_sleep@plt+0x2d1e0>
   42830:	cmp	r5, #0
   42834:	beq	42858 <npth_sleep@plt+0x2d168>
   42838:	tst	r5, #128	; 0x80
   4283c:	bne	42984 <npth_sleep@plt+0x2d294>
   42840:	bl	14ea4 <__ctype_b_loc@plt>
   42844:	lsl	r5, r5, #1
   42848:	ldr	r3, [r0]
   4284c:	ldrh	r3, [r3, r5]
   42850:	tst	r3, #8192	; 0x2000
   42854:	beq	42984 <npth_sleep@plt+0x2d294>
   42858:	cmp	r4, r6
   4285c:	beq	4286c <npth_sleep@plt+0x2d17c>
   42860:	ldrb	r3, [r4, #-2]
   42864:	cmp	r3, #48	; 0x30
   42868:	beq	42970 <npth_sleep@plt+0x2d280>
   4286c:	add	r9, r9, #1
   42870:	mov	r0, #1
   42874:	cmp	r8, #0
   42878:	beq	428bc <npth_sleep@plt+0x2d1cc>
   4287c:	cmp	r9, sl
   42880:	bhi	42984 <npth_sleep@plt+0x2d294>
   42884:	sub	ip, r8, #1
   42888:	mov	r4, r6
   4288c:	mov	r1, #0
   42890:	ldrb	r5, [r6, r1, lsl #1]
   42894:	sub	r2, r5, #48	; 0x30
   42898:	bic	r3, r5, #32
   4289c:	uxtb	r2, r2
   428a0:	sub	r3, r3, #65	; 0x41
   428a4:	cmp	r2, #9
   428a8:	cmphi	r3, #5
   428ac:	bls	428f8 <npth_sleep@plt+0x2d208>
   428b0:	cmp	r0, #0
   428b4:	movne	r3, #0
   428b8:	strbne	r3, [r8, r1]
   428bc:	cmp	r7, #0
   428c0:	subne	r9, r9, r0
   428c4:	strne	r9, [r7]
   428c8:	mov	r0, r4
   428cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   428d0:	ldrb	r0, [r4, #1]
   428d4:	bic	r3, r0, #32
   428d8:	sub	r3, r3, #65	; 0x41
   428dc:	sub	r0, r0, #48	; 0x30
   428e0:	cmp	r0, #9
   428e4:	cmphi	r3, #5
   428e8:	bhi	42830 <npth_sleep@plt+0x2d140>
   428ec:	add	r4, r4, #2
   428f0:	add	r9, r9, #1
   428f4:	b	42814 <npth_sleep@plt+0x2d124>
   428f8:	ldrb	lr, [r4, #1]
   428fc:	sub	r3, lr, #48	; 0x30
   42900:	bic	sl, lr, #32
   42904:	uxtb	r3, r3
   42908:	sub	sl, sl, #65	; 0x41
   4290c:	cmp	r3, #9
   42910:	cmphi	sl, #5
   42914:	bhi	428b0 <npth_sleep@plt+0x2d1c0>
   42918:	cmp	r5, #57	; 0x39
   4291c:	bls	42964 <npth_sleep@plt+0x2d274>
   42920:	cmp	r5, #70	; 0x46
   42924:	bhi	42960 <npth_sleep@plt+0x2d270>
   42928:	sub	r2, r5, #55	; 0x37
   4292c:	lsl	r2, r2, #4
   42930:	uxtb	r2, r2
   42934:	cmp	lr, #57	; 0x39
   42938:	bls	4294c <npth_sleep@plt+0x2d25c>
   4293c:	cmp	lr, #70	; 0x46
   42940:	subls	r3, lr, #55	; 0x37
   42944:	subhi	r3, lr, #87	; 0x57
   42948:	uxtb	r3, r3
   4294c:	add	r2, r2, r3
   42950:	add	r1, r1, #1
   42954:	add	r4, r4, #2
   42958:	strb	r2, [ip, #1]!
   4295c:	b	42890 <npth_sleep@plt+0x2d1a0>
   42960:	sub	r2, r5, #87	; 0x57
   42964:	lsl	r2, r2, #4
   42968:	uxtb	r2, r2
   4296c:	b	42934 <npth_sleep@plt+0x2d244>
   42970:	ldrb	r3, [r4, #-1]
   42974:	cmp	r3, #48	; 0x30
   42978:	moveq	r0, #0
   4297c:	bne	4286c <npth_sleep@plt+0x2d17c>
   42980:	b	42874 <npth_sleep@plt+0x2d184>
   42984:	mov	r0, #22
   42988:	mov	r4, #0
   4298c:	bl	153b4 <gpg_err_set_errno@plt>
   42990:	mov	r0, r4
   42994:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42998:	push	{r4, r5, r6, r7, lr}
   4299c:	mov	r2, #0
   429a0:	ldr	r5, [pc, #172]	; 42a54 <npth_sleep@plt+0x2d364>
   429a4:	sub	sp, sp, #12
   429a8:	mov	r6, r1
   429ac:	ldr	ip, [r5]
   429b0:	mov	r1, r2
   429b4:	mov	r3, sp
   429b8:	str	ip, [sp, #4]
   429bc:	mov	r7, r0
   429c0:	bl	427f0 <npth_sleep@plt+0x2d100>
   429c4:	subs	r4, r0, #0
   429c8:	beq	42a2c <npth_sleep@plt+0x2d33c>
   429cc:	cmp	r6, #0
   429d0:	ldr	r0, [sp]
   429d4:	subne	r4, r4, r7
   429d8:	strne	r4, [r6]
   429dc:	add	r0, r0, #1
   429e0:	bl	146d0 <gcry_malloc@plt>
   429e4:	cmp	r0, #0
   429e8:	mov	r4, r0
   429ec:	beq	42a38 <npth_sleep@plt+0x2d348>
   429f0:	ldr	r2, [sp]
   429f4:	mov	r1, r0
   429f8:	add	r2, r2, #1
   429fc:	mov	r0, r7
   42a00:	mov	r3, #0
   42a04:	bl	427f0 <npth_sleep@plt+0x2d100>
   42a08:	cmp	r0, #0
   42a0c:	beq	42a44 <npth_sleep@plt+0x2d354>
   42a10:	ldr	r2, [sp, #4]
   42a14:	ldr	r3, [r5]
   42a18:	mov	r0, r4
   42a1c:	cmp	r2, r3
   42a20:	bne	42a40 <npth_sleep@plt+0x2d350>
   42a24:	add	sp, sp, #12
   42a28:	pop	{r4, r5, r6, r7, pc}
   42a2c:	cmp	r6, #0
   42a30:	strne	r4, [r6]
   42a34:	bne	42a10 <npth_sleep@plt+0x2d320>
   42a38:	mov	r4, #0
   42a3c:	b	42a10 <npth_sleep@plt+0x2d320>
   42a40:	bl	14a60 <__stack_chk_fail@plt>
   42a44:	ldr	r2, [pc, #12]	; 42a58 <npth_sleep@plt+0x2d368>
   42a48:	mov	r1, #264	; 0x108
   42a4c:	ldr	r0, [pc, #8]	; 42a5c <npth_sleep@plt+0x2d36c>
   42a50:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   42a54:	andeq	ip, r6, r8, lsr r8
   42a58:	andeq	sl, r5, r8, lsr #32
   42a5c:	andeq	sl, r5, r8, lsr r0
   42a60:	ldrb	r3, [r0]
   42a64:	cmp	r3, #0
   42a68:	beq	42b38 <npth_sleep@plt+0x2d448>
   42a6c:	push	{r4, r5, r6, lr}
   42a70:	and	r1, r1, #1
   42a74:	mov	lr, r0
   42a78:	mov	ip, r0
   42a7c:	mov	r5, #32
   42a80:	b	42ab4 <npth_sleep@plt+0x2d3c4>
   42a84:	cmp	r3, #43	; 0x2b
   42a88:	movne	r4, #0
   42a8c:	andeq	r4, r1, #1
   42a90:	cmp	r4, #0
   42a94:	strbne	r5, [lr]
   42a98:	bne	42aa0 <npth_sleep@plt+0x2d3b0>
   42a9c:	strb	r3, [lr]
   42aa0:	ldrb	r3, [ip, #1]
   42aa4:	add	lr, lr, #1
   42aa8:	add	ip, ip, #1
   42aac:	cmp	r3, #0
   42ab0:	beq	42b30 <npth_sleep@plt+0x2d440>
   42ab4:	cmp	r3, #37	; 0x25
   42ab8:	bne	42a84 <npth_sleep@plt+0x2d394>
   42abc:	ldrb	r4, [ip, #1]
   42ac0:	cmp	r4, #0
   42ac4:	beq	42a9c <npth_sleep@plt+0x2d3ac>
   42ac8:	ldrb	r6, [ip, #2]
   42acc:	cmp	r6, #0
   42ad0:	beq	42a9c <npth_sleep@plt+0x2d3ac>
   42ad4:	cmp	r4, #57	; 0x39
   42ad8:	lslls	r4, r4, #4
   42adc:	andls	r4, r4, #240	; 0xf0
   42ae0:	bls	42af8 <npth_sleep@plt+0x2d408>
   42ae4:	cmp	r4, #70	; 0x46
   42ae8:	subls	r4, r4, #55	; 0x37
   42aec:	subhi	r4, r4, #87	; 0x57
   42af0:	lsl	r4, r4, #4
   42af4:	uxtb	r4, r4
   42af8:	cmp	r6, #57	; 0x39
   42afc:	subls	r6, r6, #48	; 0x30
   42b00:	uxtbls	r6, r6
   42b04:	bls	42b18 <npth_sleep@plt+0x2d428>
   42b08:	cmp	r6, #70	; 0x46
   42b0c:	subls	r6, r6, #55	; 0x37
   42b10:	subhi	r6, r6, #87	; 0x57
   42b14:	uxtb	r6, r6
   42b18:	add	r4, r4, r6
   42b1c:	ands	r4, r4, #255	; 0xff
   42b20:	strbne	r4, [lr]
   42b24:	strbeq	r2, [lr]
   42b28:	add	ip, ip, #2
   42b2c:	b	42aa0 <npth_sleep@plt+0x2d3b0>
   42b30:	sub	r0, lr, r0
   42b34:	pop	{r4, r5, r6, pc}
   42b38:	mov	r0, r3
   42b3c:	bx	lr
   42b40:	push	{r4, r5, r6, r7, r8, lr}
   42b44:	mov	r5, r0
   42b48:	ldrb	r3, [r0]
   42b4c:	mov	r7, r1
   42b50:	mov	r6, r2
   42b54:	cmp	r3, #0
   42b58:	beq	42cac <npth_sleep@plt+0x2d5bc>
   42b5c:	mov	r2, r0
   42b60:	mov	r4, #0
   42b64:	b	42b78 <npth_sleep@plt+0x2d488>
   42b68:	cmp	r3, #0
   42b6c:	add	r2, r2, #1
   42b70:	add	r4, r4, #1
   42b74:	beq	42b90 <npth_sleep@plt+0x2d4a0>
   42b78:	cmp	r3, #37	; 0x25
   42b7c:	ldrb	r3, [r2, #1]
   42b80:	bne	42b68 <npth_sleep@plt+0x2d478>
   42b84:	cmp	r3, #0
   42b88:	bne	42c84 <npth_sleep@plt+0x2d594>
   42b8c:	add	r4, r4, #1
   42b90:	add	r0, r4, #1
   42b94:	bl	146d0 <gcry_malloc@plt>
   42b98:	cmp	r0, #0
   42b9c:	popeq	{r4, r5, r6, r7, r8, pc}
   42ba0:	ldrb	r3, [r5]
   42ba4:	cmp	r3, #0
   42ba8:	beq	42ca4 <npth_sleep@plt+0x2d5b4>
   42bac:	and	r7, r7, #1
   42bb0:	mov	r2, r0
   42bb4:	mov	r1, #32
   42bb8:	b	42bf0 <npth_sleep@plt+0x2d500>
   42bbc:	cmp	r3, #43	; 0x2b
   42bc0:	movne	lr, #0
   42bc4:	andeq	lr, r7, #1
   42bc8:	cmp	lr, #0
   42bcc:	strbne	r1, [r2]
   42bd0:	movne	r3, ip
   42bd4:	bne	42be0 <npth_sleep@plt+0x2d4f0>
   42bd8:	strb	r3, [r2]
   42bdc:	mov	r3, ip
   42be0:	cmp	r3, #0
   42be4:	add	r2, r2, #1
   42be8:	add	r5, r5, #1
   42bec:	beq	42c6c <npth_sleep@plt+0x2d57c>
   42bf0:	cmp	r3, #37	; 0x25
   42bf4:	ldrb	ip, [r5, #1]
   42bf8:	bne	42bbc <npth_sleep@plt+0x2d4cc>
   42bfc:	cmp	ip, #0
   42c00:	beq	42bd8 <npth_sleep@plt+0x2d4e8>
   42c04:	ldrb	lr, [r5, #2]
   42c08:	cmp	lr, #0
   42c0c:	beq	42bd8 <npth_sleep@plt+0x2d4e8>
   42c10:	cmp	ip, #57	; 0x39
   42c14:	addhi	r3, ip, #9
   42c18:	lslls	r3, ip, #4
   42c1c:	lslhi	r3, r3, #4
   42c20:	cmp	lr, #57	; 0x39
   42c24:	subls	lr, lr, #48	; 0x30
   42c28:	uxtb	r3, r3
   42c2c:	uxtbls	lr, lr
   42c30:	bls	42c44 <npth_sleep@plt+0x2d554>
   42c34:	cmp	lr, #70	; 0x46
   42c38:	subls	lr, lr, #55	; 0x37
   42c3c:	subhi	lr, lr, #87	; 0x57
   42c40:	uxtb	lr, lr
   42c44:	add	r3, r3, lr
   42c48:	ands	r3, r3, #255	; 0xff
   42c4c:	strbne	r3, [r2]
   42c50:	ldrb	r3, [r5, #3]
   42c54:	strbeq	r6, [r2]
   42c58:	add	r5, r5, #2
   42c5c:	cmp	r3, #0
   42c60:	add	r2, r2, #1
   42c64:	add	r5, r5, #1
   42c68:	bne	42bf0 <npth_sleep@plt+0x2d500>
   42c6c:	sub	r3, r2, r0
   42c70:	cmp	r4, r3
   42c74:	bne	42cb8 <npth_sleep@plt+0x2d5c8>
   42c78:	mov	r3, #0
   42c7c:	strb	r3, [r2]
   42c80:	pop	{r4, r5, r6, r7, r8, pc}
   42c84:	ldrb	r1, [r2, #2]
   42c88:	cmp	r1, #0
   42c8c:	ldrbne	r3, [r2, #3]
   42c90:	addne	r2, r2, #2
   42c94:	bne	42b68 <npth_sleep@plt+0x2d478>
   42c98:	add	r2, r2, #1
   42c9c:	add	r4, r4, #1
   42ca0:	b	42b78 <npth_sleep@plt+0x2d488>
   42ca4:	mov	r2, r0
   42ca8:	b	42c70 <npth_sleep@plt+0x2d580>
   42cac:	mov	r4, r3
   42cb0:	mov	r0, #1
   42cb4:	b	42b94 <npth_sleep@plt+0x2d4a4>
   42cb8:	ldr	r3, [pc, #12]	; 42ccc <npth_sleep@plt+0x2d5dc>
   42cbc:	mov	r2, #156	; 0x9c
   42cc0:	ldr	r1, [pc, #8]	; 42cd0 <npth_sleep@plt+0x2d5e0>
   42cc4:	ldr	r0, [pc, #8]	; 42cd4 <npth_sleep@plt+0x2d5e4>
   42cc8:	bl	156e4 <__assert_fail@plt>
   42ccc:	andeq	sl, r5, r0, asr r0
   42cd0:	andeq	sl, r5, ip, rrx
   42cd4:	andeq	sl, r5, r4, lsl #1
   42cd8:	push	{r4, r5, r6, r7, r8, lr}
   42cdc:	mov	r4, r0
   42ce0:	ldrb	r3, [r0]
   42ce4:	cmp	r3, #0
   42ce8:	beq	42dd4 <npth_sleep@plt+0x2d6e4>
   42cec:	mov	r1, r0
   42cf0:	mov	r0, #1
   42cf4:	cmp	r3, #34	; 0x22
   42cf8:	cmpne	r3, #43	; 0x2b
   42cfc:	moveq	r2, #1
   42d00:	movne	r2, #0
   42d04:	cmp	r3, #37	; 0x25
   42d08:	orreq	r2, r2, #1
   42d0c:	cmp	r3, #31
   42d10:	movhi	r3, r2
   42d14:	orrls	r3, r2, #1
   42d18:	cmp	r3, #0
   42d1c:	ldrb	r3, [r1, #1]!
   42d20:	addne	r0, r0, #3
   42d24:	addeq	r0, r0, #1
   42d28:	cmp	r3, #0
   42d2c:	bne	42cf4 <npth_sleep@plt+0x2d604>
   42d30:	bl	146d0 <gcry_malloc@plt>
   42d34:	subs	r7, r0, #0
   42d38:	beq	42dcc <npth_sleep@plt+0x2d6dc>
   42d3c:	ldrb	ip, [r4]
   42d40:	cmp	ip, #0
   42d44:	beq	42ddc <npth_sleep@plt+0x2d6ec>
   42d48:	ldr	r6, [pc, #156]	; 42dec <npth_sleep@plt+0x2d6fc>
   42d4c:	mov	r5, r7
   42d50:	mov	r8, #43	; 0x2b
   42d54:	b	42d6c <npth_sleep@plt+0x2d67c>
   42d58:	bl	15264 <gpgrt_snprintf@plt>
   42d5c:	ldrb	ip, [r4, #1]!
   42d60:	add	r5, r5, #3
   42d64:	cmp	ip, #0
   42d68:	beq	42dc4 <npth_sleep@plt+0x2d6d4>
   42d6c:	cmp	ip, #34	; 0x22
   42d70:	cmpne	ip, #43	; 0x2b
   42d74:	moveq	r3, #1
   42d78:	movne	r3, #0
   42d7c:	cmp	ip, #37	; 0x25
   42d80:	orreq	r3, r3, #1
   42d84:	cmp	ip, #31
   42d88:	orrls	r3, r3, #1
   42d8c:	cmp	r3, #0
   42d90:	mov	r0, r5
   42d94:	mov	r3, ip
   42d98:	mov	r2, r6
   42d9c:	mov	r1, #4
   42da0:	bne	42d58 <npth_sleep@plt+0x2d668>
   42da4:	cmp	ip, #32
   42da8:	strbne	ip, [r5]
   42dac:	ldrb	ip, [r4, #1]!
   42db0:	strbeq	r8, [r5]
   42db4:	add	r3, r5, #1
   42db8:	cmp	ip, #0
   42dbc:	mov	r5, r3
   42dc0:	bne	42d6c <npth_sleep@plt+0x2d67c>
   42dc4:	mov	r3, #0
   42dc8:	strb	r3, [r5]
   42dcc:	mov	r0, r7
   42dd0:	pop	{r4, r5, r6, r7, r8, pc}
   42dd4:	mov	r0, #1
   42dd8:	b	42d30 <npth_sleep@plt+0x2d640>
   42ddc:	mov	r5, r7
   42de0:	mov	r3, #0
   42de4:	strb	r3, [r5]
   42de8:	b	42dcc <npth_sleep@plt+0x2d6dc>
   42dec:	muleq	r5, r0, r0
   42df0:	mov	r2, r1
   42df4:	mov	r1, #1
   42df8:	b	42b40 <npth_sleep@plt+0x2d450>
   42dfc:	mov	r2, r1
   42e00:	mov	r1, #0
   42e04:	b	42b40 <npth_sleep@plt+0x2d450>
   42e08:	mov	r2, r1
   42e0c:	mov	r1, #1
   42e10:	b	42a60 <npth_sleep@plt+0x2d370>
   42e14:	mov	r2, r1
   42e18:	mov	r1, #0
   42e1c:	b	42a60 <npth_sleep@plt+0x2d370>
   42e20:	push	{r4, r5, r6, r7, lr}
   42e24:	ldrb	r6, [r0]
   42e28:	cmp	r6, #48	; 0x30
   42e2c:	beq	42f30 <npth_sleep@plt+0x2d840>
   42e30:	sub	r7, r6, #48	; 0x30
   42e34:	uxtb	ip, r7
   42e38:	cmp	ip, #9
   42e3c:	movhi	ip, #0
   42e40:	bhi	42e80 <npth_sleep@plt+0x2d790>
   42e44:	ldrb	r4, [r0, #1]
   42e48:	sub	lr, r4, #48	; 0x30
   42e4c:	add	r5, r0, #1
   42e50:	mov	ip, #0
   42e54:	b	42e64 <npth_sleep@plt+0x2d774>
   42e58:	ldrb	r4, [r5, #1]!
   42e5c:	sub	r7, r6, #48	; 0x30
   42e60:	sub	lr, r4, #48	; 0x30
   42e64:	add	ip, ip, ip, lsl #2
   42e68:	uxtb	lr, lr
   42e6c:	cmp	lr, #9
   42e70:	mov	r6, r4
   42e74:	add	ip, r7, ip, lsl #1
   42e78:	mov	r0, r5
   42e7c:	bls	42e58 <npth_sleep@plt+0x2d768>
   42e80:	str	ip, [r1]
   42e84:	ldrb	r1, [r0]
   42e88:	cmp	r1, #46	; 0x2e
   42e8c:	bne	42f48 <npth_sleep@plt+0x2d858>
   42e90:	ldrb	lr, [r0, #1]
   42e94:	add	ip, r0, #1
   42e98:	cmp	lr, #48	; 0x30
   42e9c:	beq	42f50 <npth_sleep@plt+0x2d860>
   42ea0:	sub	r0, lr, #48	; 0x30
   42ea4:	uxtb	r1, r0
   42ea8:	cmp	r1, #9
   42eac:	movhi	r1, #0
   42eb0:	bhi	42ed4 <npth_sleep@plt+0x2d7e4>
   42eb4:	mov	r1, #0
   42eb8:	ldrb	lr, [ip, #1]!
   42ebc:	add	r1, r1, r1, lsl #2
   42ec0:	add	r1, r0, r1, lsl #1
   42ec4:	sub	r0, lr, #48	; 0x30
   42ec8:	uxtb	lr, r0
   42ecc:	cmp	lr, #9
   42ed0:	bls	42eb8 <npth_sleep@plt+0x2d7c8>
   42ed4:	str	r1, [r2]
   42ed8:	ldrb	r2, [ip]
   42edc:	cmp	r2, #46	; 0x2e
   42ee0:	bne	42f48 <npth_sleep@plt+0x2d858>
   42ee4:	ldrb	lr, [ip, #1]
   42ee8:	add	r0, ip, #1
   42eec:	cmp	lr, #48	; 0x30
   42ef0:	beq	42f68 <npth_sleep@plt+0x2d878>
   42ef4:	sub	r1, lr, #48	; 0x30
   42ef8:	uxtb	r2, r1
   42efc:	cmp	r2, #9
   42f00:	movhi	r2, #0
   42f04:	bhi	42f28 <npth_sleep@plt+0x2d838>
   42f08:	mov	r2, #0
   42f0c:	ldrb	lr, [r0, #1]!
   42f10:	add	r2, r2, r2, lsl #2
   42f14:	add	r2, r1, r2, lsl #1
   42f18:	sub	r1, lr, #48	; 0x30
   42f1c:	uxtb	ip, r1
   42f20:	cmp	ip, #9
   42f24:	bls	42f0c <npth_sleep@plt+0x2d81c>
   42f28:	str	r2, [r3]
   42f2c:	pop	{r4, r5, r6, r7, pc}
   42f30:	ldrb	r4, [r0, #1]
   42f34:	sub	lr, r4, #48	; 0x30
   42f38:	uxtb	ip, lr
   42f3c:	cmp	ip, #9
   42f40:	movhi	r7, #0
   42f44:	bhi	42e4c <npth_sleep@plt+0x2d75c>
   42f48:	mov	r0, #0
   42f4c:	pop	{r4, r5, r6, r7, pc}
   42f50:	ldrb	r1, [r0, #2]
   42f54:	sub	r1, r1, #48	; 0x30
   42f58:	cmp	r1, #9
   42f5c:	bls	42f48 <npth_sleep@plt+0x2d858>
   42f60:	mov	r0, #0
   42f64:	b	42eb4 <npth_sleep@plt+0x2d7c4>
   42f68:	ldrb	r2, [ip, #2]
   42f6c:	sub	r2, r2, #48	; 0x30
   42f70:	cmp	r2, #9
   42f74:	bls	42f48 <npth_sleep@plt+0x2d858>
   42f78:	mov	r1, #0
   42f7c:	b	42f08 <npth_sleep@plt+0x2d818>
   42f80:	subs	r0, r2, #0
   42f84:	push	{r4, lr}
   42f88:	beq	42f98 <npth_sleep@plt+0x2d8a8>
   42f8c:	mov	r1, r0
   42f90:	ldr	r0, [pc, #12]	; 42fa4 <npth_sleep@plt+0x2d8b4>
   42f94:	bl	3d508 <npth_sleep@plt+0x27e18>
   42f98:	mov	r0, r1
   42f9c:	bl	15408 <gpg_strerror@plt>
   42fa0:	b	42f8c <npth_sleep@plt+0x2d89c>
   42fa4:	strheq	sl, [r5], -r0
   42fa8:	cmp	r1, #20
   42fac:	mov	ip, r2
   42fb0:	beq	4300c <npth_sleep@plt+0x2d91c>
   42fb4:	ble	42fe8 <npth_sleep@plt+0x2d8f8>
   42fb8:	cmp	r1, #50	; 0x32
   42fbc:	moveq	r0, #6
   42fc0:	beq	42fdc <npth_sleep@plt+0x2d8ec>
   42fc4:	cmp	r1, #100	; 0x64
   42fc8:	moveq	r0, #7
   42fcc:	beq	42fdc <npth_sleep@plt+0x2d8ec>
   42fd0:	cmp	r1, #40	; 0x28
   42fd4:	moveq	r0, #5
   42fd8:	movne	r0, #4
   42fdc:	mov	r2, r3
   42fe0:	mov	r1, ip
   42fe4:	b	3d3d0 <npth_sleep@plt+0x27ce0>
   42fe8:	cmp	r1, #0
   42fec:	moveq	r0, #1
   42ff0:	beq	42fdc <npth_sleep@plt+0x2d8ec>
   42ff4:	cmp	r1, #10
   42ff8:	moveq	r0, #2
   42ffc:	movne	r0, #4
   43000:	mov	r2, r3
   43004:	mov	r1, ip
   43008:	b	3d3d0 <npth_sleep@plt+0x27ce0>
   4300c:	mov	r0, #3
   43010:	b	42fdc <npth_sleep@plt+0x2d8ec>
   43014:	ldr	r3, [pc, #84]	; 43070 <npth_sleep@plt+0x2d980>
   43018:	ldr	r0, [r3]
   4301c:	cmp	r0, #0
   43020:	bne	43068 <npth_sleep@plt+0x2d978>
   43024:	push	{r4, lr}
   43028:	ands	r2, r2, #1
   4302c:	mov	r4, r1
   43030:	mov	r1, #1
   43034:	str	r1, [r3]
   43038:	beq	43050 <npth_sleep@plt+0x2d960>
   4303c:	ldr	r1, [pc, #48]	; 43074 <npth_sleep@plt+0x2d984>
   43040:	mov	r2, #5
   43044:	bl	14a3c <dcgettext@plt>
   43048:	mov	r1, r4
   4304c:	bl	3d508 <npth_sleep@plt+0x27e18>
   43050:	mov	r0, r2
   43054:	ldr	r1, [pc, #28]	; 43078 <npth_sleep@plt+0x2d988>
   43058:	mov	r2, #5
   4305c:	bl	14a3c <dcgettext@plt>
   43060:	mov	r1, r4
   43064:	bl	3d508 <npth_sleep@plt+0x27e18>
   43068:	mov	r0, #0
   4306c:	bx	lr
   43070:	ldrdeq	sp, [r6], -r8
   43074:	andeq	sl, r5, r8, asr #1
   43078:	andeq	sl, r5, r0, lsl #2
   4307c:	push	{r4, r5, r6, r7, lr}
   43080:	subs	r7, r2, #0
   43084:	mov	r6, r0
   43088:	sub	sp, sp, #12
   4308c:	mov	r0, r1
   43090:	beq	430c8 <npth_sleep@plt+0x2d9d8>
   43094:	ldrsb	r2, [r1]
   43098:	cmp	r2, #0
   4309c:	blt	430f0 <npth_sleep@plt+0x2da00>
   430a0:	sub	lr, r7, #1
   430a4:	add	lr, lr, r1
   430a8:	rsb	r4, r1, #1
   430ac:	b	430bc <npth_sleep@plt+0x2d9cc>
   430b0:	ldrsb	ip, [r1, #1]!
   430b4:	cmp	ip, #0
   430b8:	blt	430f4 <npth_sleep@plt+0x2da04>
   430bc:	cmp	r1, lr
   430c0:	add	r5, r4, r1
   430c4:	bne	430b0 <npth_sleep@plt+0x2d9c0>
   430c8:	mov	ip, #0
   430cc:	mov	r1, r0
   430d0:	mov	r2, r7
   430d4:	mov	r0, r6
   430d8:	str	ip, [sp]
   430dc:	bl	15150 <gpgrt_write_sanitized@plt>
   430e0:	mov	r4, r0
   430e4:	mov	r0, r4
   430e8:	add	sp, sp, #12
   430ec:	pop	{r4, r5, r6, r7, pc}
   430f0:	mov	r5, #0
   430f4:	cmp	r3, #0
   430f8:	moveq	r2, r3
   430fc:	ldrbne	r2, [r3]
   43100:	mov	r1, r7
   43104:	bl	39e20 <npth_sleep@plt+0x24730>
   43108:	mov	r1, r6
   4310c:	mov	r7, r0
   43110:	bl	15228 <gpgrt_fputs@plt>
   43114:	mov	r4, r0
   43118:	mov	r0, r7
   4311c:	bl	149dc <gcry_free@plt>
   43120:	cmn	r4, #1
   43124:	movne	r4, r5
   43128:	mov	r0, r4
   4312c:	add	sp, sp, #12
   43130:	pop	{r4, r5, r6, r7, pc}
   43134:	push	{r4, lr}
   43138:	mov	r1, #0
   4313c:	ldr	r0, [pc, #28]	; 43160 <npth_sleep@plt+0x2da70>
   43140:	bl	1557c <gcry_set_log_handler@plt>
   43144:	mov	r1, #0
   43148:	ldr	r0, [pc, #20]	; 43164 <npth_sleep@plt+0x2da74>
   4314c:	bl	155a0 <gcry_set_fatalerror_handler@plt>
   43150:	mov	r1, #0
   43154:	ldr	r0, [pc, #12]	; 43168 <npth_sleep@plt+0x2da78>
   43158:	pop	{r4, lr}
   4315c:	b	15360 <gcry_set_outofcore_handler@plt>
   43160:	andeq	r2, r4, r8, lsr #31
   43164:	andeq	r2, r4, r0, lsl #31
   43168:	andeq	r3, r4, r4, lsl r0
   4316c:	push	{r4, r5, r6, lr}
   43170:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   43174:	ldr	r1, [pc, #40]	; 431a4 <npth_sleep@plt+0x2dab4>
   43178:	mov	r2, #5
   4317c:	subs	r4, r0, #0
   43180:	mov	r0, #0
   43184:	uxthne	r4, r4
   43188:	bl	14a3c <dcgettext@plt>
   4318c:	mov	r5, r0
   43190:	mov	r0, r4
   43194:	bl	15408 <gpg_strerror@plt>
   43198:	mov	r1, r0
   4319c:	mov	r0, r5
   431a0:	bl	3d508 <npth_sleep@plt+0x27e18>
   431a4:	andeq	sl, r5, r8, lsr #2
   431a8:	push	{r4, lr}
   431ac:	bl	15138 <gcry_cipher_algo_name@plt>
   431b0:	ldr	r1, [pc, #24]	; 431d0 <npth_sleep@plt+0x2dae0>
   431b4:	mov	r4, r0
   431b8:	bl	14760 <strcmp@plt>
   431bc:	ldr	r3, [pc, #16]	; 431d4 <npth_sleep@plt+0x2dae4>
   431c0:	cmp	r0, #0
   431c4:	movne	r0, r4
   431c8:	moveq	r0, r3
   431cc:	pop	{r4, pc}
   431d0:	andeq	sl, r5, r4, asr r1
   431d4:	andeq	sl, r5, ip, asr #2
   431d8:	push	{r4, r5, r6, lr}
   431dc:	subs	r5, r0, #0
   431e0:	mov	r4, r2
   431e4:	beq	43210 <npth_sleep@plt+0x2db20>
   431e8:	mov	r6, r1
   431ec:	mov	r2, #5
   431f0:	ldr	r1, [pc, #52]	; 4322c <npth_sleep@plt+0x2db3c>
   431f4:	mov	r0, #0
   431f8:	bl	14a3c <dcgettext@plt>
   431fc:	mov	r3, r4
   43200:	mov	r2, r6
   43204:	mov	r1, r5
   43208:	pop	{r4, r5, r6, lr}
   4320c:	b	3d420 <npth_sleep@plt+0x27d30>
   43210:	mov	r2, #5
   43214:	ldr	r1, [pc, #20]	; 43230 <npth_sleep@plt+0x2db40>
   43218:	bl	14a3c <dcgettext@plt>
   4321c:	mov	r2, r4
   43220:	ldr	r1, [pc, #12]	; 43234 <npth_sleep@plt+0x2db44>
   43224:	pop	{r4, r5, r6, lr}
   43228:	b	3d420 <npth_sleep@plt+0x27d30>
   4322c:	andeq	sl, r5, r8, asr r1
   43230:	andeq	sl, r5, r8, lsl #3
   43234:	andeq	r7, r5, ip, asr #8
   43238:	cmp	r0, #0
   4323c:	beq	43260 <npth_sleep@plt+0x2db70>
   43240:	ldrb	r3, [r0]
   43244:	cmp	r3, #45	; 0x2d
   43248:	bxne	lr
   4324c:	ldrb	r2, [r0, #1]
   43250:	ldr	r3, [pc, #16]	; 43268 <npth_sleep@plt+0x2db78>
   43254:	cmp	r2, #0
   43258:	moveq	r0, r3
   4325c:	bx	lr
   43260:	ldr	r0, [pc]	; 43268 <npth_sleep@plt+0x2db78>
   43264:	bx	lr
   43268:	andeq	sl, r5, r4, asr #3
   4326c:	cmp	r0, #0
   43270:	beq	43294 <npth_sleep@plt+0x2dba4>
   43274:	ldrb	r3, [r0]
   43278:	cmp	r3, #45	; 0x2d
   4327c:	bxne	lr
   43280:	ldrb	r2, [r0, #1]
   43284:	ldr	r3, [pc, #16]	; 4329c <npth_sleep@plt+0x2dbac>
   43288:	cmp	r2, #0
   4328c:	moveq	r0, r3
   43290:	bx	lr
   43294:	ldr	r0, [pc]	; 4329c <npth_sleep@plt+0x2dbac>
   43298:	bx	lr
   4329c:	ldrdeq	sl, [r5], -r0
   432a0:	b	4307c <npth_sleep@plt+0x2d98c>
   432a4:	push	{r4, lr}
   432a8:	sub	sp, sp, #8
   432ac:	ldr	r4, [pc, #52]	; 432e8 <npth_sleep@plt+0x2dbf8>
   432b0:	strb	r3, [sp]
   432b4:	mov	r3, #0
   432b8:	ldr	ip, [r4]
   432bc:	strb	r3, [sp, #1]
   432c0:	mov	r3, sp
   432c4:	str	ip, [sp, #4]
   432c8:	bl	4307c <npth_sleep@plt+0x2d98c>
   432cc:	ldr	r2, [sp, #4]
   432d0:	ldr	r3, [r4]
   432d4:	cmp	r2, r3
   432d8:	bne	432e4 <npth_sleep@plt+0x2dbf4>
   432dc:	add	sp, sp, #8
   432e0:	pop	{r4, pc}
   432e4:	bl	14a60 <__stack_chk_fail@plt>
   432e8:	andeq	ip, r6, r8, lsr r8
   432ec:	mov	r3, #0
   432f0:	b	4307c <npth_sleep@plt+0x2d98c>
   432f4:	push	{r4, r5, r6, lr}
   432f8:	subs	r4, r1, #0
   432fc:	mov	r5, r0
   43300:	beq	43324 <npth_sleep@plt+0x2dc34>
   43304:	mov	r0, r4
   43308:	bl	14f58 <strlen@plt>
   4330c:	mov	r2, r0
   43310:	mov	r1, r4
   43314:	mov	r0, r5
   43318:	mov	r3, #0
   4331c:	pop	{r4, r5, r6, lr}
   43320:	b	4307c <npth_sleep@plt+0x2d98c>
   43324:	mov	r2, r4
   43328:	ldr	r4, [pc]	; 43330 <npth_sleep@plt+0x2dc40>
   4332c:	b	43310 <npth_sleep@plt+0x2dc20>
   43330:	andeq	r5, r5, r8, asr r2
   43334:	cmp	r2, #0
   43338:	bxeq	lr
   4333c:	push	{r4, r5, r6, lr}
   43340:	sub	r6, r2, #1
   43344:	mov	r5, r0
   43348:	add	r6, r1, r6
   4334c:	sub	r4, r1, #1
   43350:	ldrb	r3, [r4, #1]!
   43354:	mov	r1, r5
   43358:	lsr	r3, r3, #4
   4335c:	cmp	r3, #9
   43360:	add	r0, r3, #55	; 0x37
   43364:	addls	r0, r3, #48	; 0x30
   43368:	bl	1542c <putc@plt>
   4336c:	ldrb	r3, [r4]
   43370:	mov	r1, r5
   43374:	and	r3, r3, #15
   43378:	cmp	r3, #9
   4337c:	add	r0, r3, #55	; 0x37
   43380:	addls	r0, r3, #48	; 0x30
   43384:	bl	1542c <putc@plt>
   43388:	cmp	r4, r6
   4338c:	bne	43350 <npth_sleep@plt+0x2dc60>
   43390:	pop	{r4, r5, r6, pc}
   43394:	cmp	r1, #0
   43398:	push	{r4, r5, r6, r7, r8, r9, lr}
   4339c:	sub	sp, sp, #12
   433a0:	beq	43560 <npth_sleep@plt+0x2de70>
   433a4:	sub	r5, r0, #1
   433a8:	sub	r1, r1, #1
   433ac:	mov	r7, r2
   433b0:	add	r6, r0, r1
   433b4:	mov	r2, r5
   433b8:	mov	r0, #1
   433bc:	b	433f0 <npth_sleep@plt+0x2dd00>
   433c0:	cmp	ip, r7
   433c4:	beq	434ac <npth_sleep@plt+0x2ddbc>
   433c8:	cmp	r7, #0
   433cc:	sub	r3, ip, #92	; 0x5c
   433d0:	clz	r3, r3
   433d4:	lsr	r3, r3, #5
   433d8:	moveq	r3, #0
   433dc:	cmp	r3, #0
   433e0:	addeq	r0, r0, #1
   433e4:	bne	434c0 <npth_sleep@plt+0x2ddd0>
   433e8:	cmp	r2, r6
   433ec:	beq	43418 <npth_sleep@plt+0x2dd28>
   433f0:	ldrb	ip, [r2, #1]!
   433f4:	cmp	ip, #127	; 0x7f
   433f8:	cmpne	ip, #31
   433fc:	bhi	433c0 <npth_sleep@plt+0x2dcd0>
   43400:	cmp	ip, #13
   43404:	cmpne	ip, #10
   43408:	bne	434ac <npth_sleep@plt+0x2ddbc>
   4340c:	cmp	r2, r6
   43410:	add	r0, r0, #2
   43414:	bne	433f0 <npth_sleep@plt+0x2dd00>
   43418:	bl	146d0 <gcry_malloc@plt>
   4341c:	ldr	r9, [pc, #336]	; 43574 <npth_sleep@plt+0x2de84>
   43420:	mov	r8, r0
   43424:	mov	r4, r0
   43428:	b	43460 <npth_sleep@plt+0x2dd70>
   4342c:	cmp	r3, r7
   43430:	beq	4350c <npth_sleep@plt+0x2de1c>
   43434:	cmp	r7, #0
   43438:	sub	r2, r3, #92	; 0x5c
   4343c:	clz	r2, r2
   43440:	lsr	r2, r2, #5
   43444:	moveq	r2, #0
   43448:	cmp	r2, #0
   4344c:	strbeq	r3, [r4]
   43450:	moveq	r4, r0
   43454:	bne	4350c <npth_sleep@plt+0x2de1c>
   43458:	cmp	r5, r6
   4345c:	beq	43498 <npth_sleep@plt+0x2dda8>
   43460:	ldrb	r3, [r5, #1]!
   43464:	add	r0, r4, #1
   43468:	cmp	r3, #127	; 0x7f
   4346c:	cmpne	r3, #31
   43470:	bhi	4342c <npth_sleep@plt+0x2dd3c>
   43474:	mov	r2, #92	; 0x5c
   43478:	cmp	r3, #10
   4347c:	strb	r2, [r4]
   43480:	bne	434c8 <npth_sleep@plt+0x2ddd8>
   43484:	mov	r3, #110	; 0x6e
   43488:	cmp	r5, r6
   4348c:	strb	r3, [r4, #1]
   43490:	add	r4, r4, #2
   43494:	bne	43460 <npth_sleep@plt+0x2dd70>
   43498:	mov	r3, #0
   4349c:	mov	r0, r8
   434a0:	strb	r3, [r4]
   434a4:	add	sp, sp, #12
   434a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   434ac:	and	r1, ip, #247	; 0xf7
   434b0:	sub	r3, ip, #11
   434b4:	cmp	r1, #0
   434b8:	cmpne	r3, #1
   434bc:	bls	4340c <npth_sleep@plt+0x2dd1c>
   434c0:	add	r0, r0, #5
   434c4:	b	433e8 <npth_sleep@plt+0x2dcf8>
   434c8:	cmp	r3, #13
   434cc:	moveq	r3, #114	; 0x72
   434d0:	strbeq	r3, [r4, #1]
   434d4:	addeq	r4, r4, #2
   434d8:	beq	43458 <npth_sleep@plt+0x2dd68>
   434dc:	cmp	r3, #12
   434e0:	beq	43530 <npth_sleep@plt+0x2de40>
   434e4:	cmp	r3, #11
   434e8:	beq	43540 <npth_sleep@plt+0x2de50>
   434ec:	cmp	r3, #8
   434f0:	beq	43550 <npth_sleep@plt+0x2de60>
   434f4:	cmp	r3, #0
   434f8:	bne	43514 <npth_sleep@plt+0x2de24>
   434fc:	mov	r3, #48	; 0x30
   43500:	strb	r3, [r4, #1]
   43504:	add	r4, r4, #2
   43508:	b	43458 <npth_sleep@plt+0x2dd68>
   4350c:	mov	r2, #92	; 0x5c
   43510:	strb	r2, [r4]
   43514:	str	r3, [sp]
   43518:	mvn	r2, #0
   4351c:	mov	r3, r9
   43520:	mov	r1, #1
   43524:	add	r4, r4, #4
   43528:	bl	150a8 <__sprintf_chk@plt>
   4352c:	b	43458 <npth_sleep@plt+0x2dd68>
   43530:	mov	r3, #102	; 0x66
   43534:	strb	r3, [r4, #1]
   43538:	add	r4, r4, #2
   4353c:	b	43458 <npth_sleep@plt+0x2dd68>
   43540:	mov	r3, #118	; 0x76
   43544:	strb	r3, [r4, #1]
   43548:	add	r4, r4, #2
   4354c:	b	43458 <npth_sleep@plt+0x2dd68>
   43550:	mov	r3, #98	; 0x62
   43554:	strb	r3, [r4, #1]
   43558:	add	r4, r4, #2
   4355c:	b	43458 <npth_sleep@plt+0x2dd68>
   43560:	mov	r0, #1
   43564:	bl	146d0 <gcry_malloc@plt>
   43568:	mov	r4, r0
   4356c:	mov	r8, r0
   43570:	b	43498 <npth_sleep@plt+0x2dda8>
   43574:	andeq	r9, r5, r4, lsl r0
   43578:	push	{r4, lr}
   4357c:	bl	43394 <npth_sleep@plt+0x2dca4>
   43580:	cmp	r0, #0
   43584:	popne	{r4, pc}
   43588:	bl	4316c <npth_sleep@plt+0x2da7c>
   4358c:	push	{r4, r5, r6, r7, lr}
   43590:	mov	r6, r0
   43594:	ldr	lr, [pc, #380]	; 43718 <npth_sleep@plt+0x2e028>
   43598:	mov	r7, r1
   4359c:	sub	sp, sp, #44	; 0x2c
   435a0:	ldm	lr!, {r0, r1, r2, r3}
   435a4:	add	ip, sp, #4
   435a8:	ldr	r5, [pc, #364]	; 4371c <npth_sleep@plt+0x2e02c>
   435ac:	stmia	ip!, {r0, r1, r2, r3}
   435b0:	ldm	lr, {r0, r1}
   435b4:	ldr	r3, [r5]
   435b8:	stm	ip, {r0, r1}
   435bc:	mov	r0, r6
   435c0:	str	r3, [sp, #36]	; 0x24
   435c4:	bl	457d4 <npth_sleep@plt+0x300e4>
   435c8:	clz	r3, r7
   435cc:	lsr	r3, r3, #5
   435d0:	cmp	r0, #0
   435d4:	movne	r4, #1
   435d8:	moveq	r4, r3
   435dc:	cmp	r4, #0
   435e0:	movne	r4, #0
   435e4:	beq	43604 <npth_sleep@plt+0x2df14>
   435e8:	ldr	r2, [sp, #36]	; 0x24
   435ec:	ldr	r3, [r5]
   435f0:	mov	r0, r4
   435f4:	cmp	r2, r3
   435f8:	bne	43714 <npth_sleep@plt+0x2e024>
   435fc:	add	sp, sp, #44	; 0x2c
   43600:	pop	{r4, r5, r6, r7, pc}
   43604:	mov	r0, r6
   43608:	bl	45818 <npth_sleep@plt+0x30128>
   4360c:	subs	r6, r0, #0
   43610:	beq	436f0 <npth_sleep@plt+0x2e000>
   43614:	mov	r3, r4
   43618:	mov	r2, #1
   4361c:	mov	r1, #3
   43620:	bl	45984 <npth_sleep@plt+0x30294>
   43624:	mov	r1, sp
   43628:	mov	r0, r6
   4362c:	bl	47024 <npth_sleep@plt+0x31934>
   43630:	cmp	r0, #6
   43634:	sbcs	r3, r1, #0
   43638:	bge	4364c <npth_sleep@plt+0x2df5c>
   4363c:	ldr	r4, [sp]
   43640:	cmp	r4, #0
   43644:	streq	r4, [r7]
   43648:	beq	436dc <npth_sleep@plt+0x2dfec>
   4364c:	add	r1, sp, #28
   43650:	mov	r2, #6
   43654:	mov	r0, r6
   43658:	bl	46024 <npth_sleep@plt+0x30934>
   4365c:	cmn	r0, #1
   43660:	beq	43704 <npth_sleep@plt+0x2e014>
   43664:	ldr	r2, [sp, #4]
   43668:	add	r1, sp, #8
   4366c:	add	r0, sp, #28
   43670:	bl	149e8 <memcmp@plt>
   43674:	cmp	r0, #0
   43678:	beq	436d0 <npth_sleep@plt+0x2dfe0>
   4367c:	ldr	r2, [sp, #12]
   43680:	add	r1, sp, #16
   43684:	add	r0, sp, #28
   43688:	bl	149e8 <memcmp@plt>
   4368c:	cmp	r0, #0
   43690:	beq	436d0 <npth_sleep@plt+0x2dfe0>
   43694:	add	r0, sp, #28
   43698:	ldr	r2, [sp, #20]
   4369c:	add	r1, sp, #24
   436a0:	bl	149e8 <memcmp@plt>
   436a4:	cmp	r0, #0
   436a8:	beq	436d0 <npth_sleep@plt+0x2dfe0>
   436ac:	ldrb	r3, [sp, #28]
   436b0:	tst	r3, #128	; 0x80
   436b4:	beq	436e8 <npth_sleep@plt+0x2dff8>
   436b8:	tst	r3, #64	; 0x40
   436bc:	asreq	r3, r3, #2
   436c0:	andne	r3, r3, #63	; 0x3f
   436c4:	andeq	r3, r3, #15
   436c8:	cmp	r3, #8
   436cc:	bne	436e8 <npth_sleep@plt+0x2dff8>
   436d0:	mov	r4, #1
   436d4:	mov	r3, #0
   436d8:	str	r3, [r7]
   436dc:	mov	r0, r6
   436e0:	bl	4552c <npth_sleep@plt+0x2fe3c>
   436e4:	b	435e8 <npth_sleep@plt+0x2def8>
   436e8:	mov	r4, #0
   436ec:	b	436dc <npth_sleep@plt+0x2dfec>
   436f0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   436f4:	mov	r4, r6
   436f8:	uxth	r0, r0
   436fc:	str	r0, [r7]
   43700:	b	435e8 <npth_sleep@plt+0x2def8>
   43704:	ldr	r3, [r6, #56]	; 0x38
   43708:	mov	r4, #0
   4370c:	str	r3, [r7]
   43710:	b	436dc <npth_sleep@plt+0x2dfec>
   43714:	bl	14a60 <__stack_chk_fail@plt>
   43718:	muleq	r5, r8, r0
   4371c:	andeq	ip, r6, r8, lsr r8
   43720:	push	{r4, r5, r6, r7, r8, lr}
   43724:	mov	r5, r0
   43728:	ldr	r7, [pc, #88]	; 43788 <npth_sleep@plt+0x2e098>
   4372c:	mov	r6, r1
   43730:	b	43758 <npth_sleep@plt+0x2e068>
   43734:	bl	1509c <strncasecmp@plt>
   43738:	cmp	r0, #0
   4373c:	beq	43780 <npth_sleep@plt+0x2e090>
   43740:	ldrb	r0, [r5, r4]!
   43744:	cmp	r0, #124	; 0x7c
   43748:	ldrbeq	r0, [r5, #1]
   4374c:	addeq	r5, r5, #1
   43750:	cmp	r0, #0
   43754:	popeq	{r4, r5, r6, r7, r8, pc}
   43758:	mov	r1, r7
   4375c:	mov	r0, r5
   43760:	bl	147a8 <strcspn@plt>
   43764:	mov	r1, r6
   43768:	subs	r4, r0, #0
   4376c:	mov	r2, r4
   43770:	mov	r0, r5
   43774:	bne	43734 <npth_sleep@plt+0x2e044>
   43778:	mov	r0, r4
   4377c:	pop	{r4, r5, r6, r7, r8, pc}
   43780:	mov	r0, #1
   43784:	pop	{r4, r5, r6, r7, r8, pc}
   43788:	ldrdeq	sl, [r5], -r8
   4378c:	push	{r4, r5, r6, lr}
   43790:	sub	sp, sp, #32
   43794:	ldr	r4, [pc, #196]	; 43860 <npth_sleep@plt+0x2e170>
   43798:	cmp	r1, #0
   4379c:	cmpne	r0, #0
   437a0:	ldr	r3, [r4]
   437a4:	str	r3, [sp, #28]
   437a8:	bne	437c8 <npth_sleep@plt+0x2e0d8>
   437ac:	mov	r0, #0
   437b0:	ldr	r2, [sp, #28]
   437b4:	ldr	r3, [r4]
   437b8:	cmp	r2, r3
   437bc:	bne	4385c <npth_sleep@plt+0x2e16c>
   437c0:	add	sp, sp, #32
   437c4:	pop	{r4, r5, r6, pc}
   437c8:	mov	r5, r1
   437cc:	add	r3, sp, #12
   437d0:	add	r2, sp, #8
   437d4:	add	r1, sp, #4
   437d8:	bl	42e20 <npth_sleep@plt+0x2d730>
   437dc:	subs	r6, r0, #0
   437e0:	beq	437ac <npth_sleep@plt+0x2e0bc>
   437e4:	mov	r0, r5
   437e8:	add	r3, sp, #24
   437ec:	add	r2, sp, #20
   437f0:	add	r1, sp, #16
   437f4:	bl	42e20 <npth_sleep@plt+0x2d730>
   437f8:	cmp	r0, #0
   437fc:	beq	437ac <npth_sleep@plt+0x2e0bc>
   43800:	ldr	r2, [sp, #4]
   43804:	ldr	r3, [sp, #16]
   43808:	cmp	r2, r3
   4380c:	ble	43818 <npth_sleep@plt+0x2e128>
   43810:	mov	r0, #1
   43814:	b	437b0 <npth_sleep@plt+0x2e0c0>
   43818:	bne	437ac <npth_sleep@plt+0x2e0bc>
   4381c:	ldr	r2, [sp, #8]
   43820:	ldr	r3, [sp, #20]
   43824:	cmp	r2, r3
   43828:	bgt	43810 <npth_sleep@plt+0x2e120>
   4382c:	bne	437ac <npth_sleep@plt+0x2e0bc>
   43830:	ldr	r2, [sp, #12]
   43834:	ldr	r3, [sp, #24]
   43838:	cmp	r2, r3
   4383c:	bgt	43810 <npth_sleep@plt+0x2e120>
   43840:	bne	437ac <npth_sleep@plt+0x2e0bc>
   43844:	mov	r1, r0
   43848:	mov	r0, r6
   4384c:	bl	14760 <strcmp@plt>
   43850:	cmp	r0, #0
   43854:	bge	43810 <npth_sleep@plt+0x2e120>
   43858:	b	437ac <npth_sleep@plt+0x2e0bc>
   4385c:	bl	14a60 <__stack_chk_fail@plt>
   43860:	andeq	ip, r6, r8, lsr r8
   43864:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43868:	subs	r5, r0, #0
   4386c:	mov	r7, r1
   43870:	mov	r6, r2
   43874:	beq	43a0c <npth_sleep@plt+0x2e31c>
   43878:	ldrb	r4, [r5]
   4387c:	cmp	r4, #32
   43880:	cmpne	r4, #9
   43884:	bne	43898 <npth_sleep@plt+0x2e1a8>
   43888:	ldrb	r4, [r5, #1]!
   4388c:	cmp	r4, #9
   43890:	cmpne	r4, #32
   43894:	beq	43888 <npth_sleep@plt+0x2e198>
   43898:	cmp	r4, #45	; 0x2d
   4389c:	beq	43adc <npth_sleep@plt+0x2e3ec>
   438a0:	ldr	r1, [pc, #584]	; 43af0 <npth_sleep@plt+0x2e400>
   438a4:	mov	r0, r5
   438a8:	bl	14760 <strcmp@plt>
   438ac:	cmp	r0, #0
   438b0:	beq	438c8 <npth_sleep@plt+0x2e1d8>
   438b4:	ldr	r1, [pc, #568]	; 43af4 <npth_sleep@plt+0x2e404>
   438b8:	mov	r0, r5
   438bc:	bl	14760 <strcmp@plt>
   438c0:	cmp	r0, #0
   438c4:	bne	43924 <npth_sleep@plt+0x2e234>
   438c8:	ldr	r0, [pc, #552]	; 43af8 <npth_sleep@plt+0x2e408>
   438cc:	bl	3d420 <npth_sleep@plt+0x27d30>
   438d0:	ldr	r2, [r6, #4]
   438d4:	cmp	r2, #0
   438d8:	beq	43904 <npth_sleep@plt+0x2e214>
   438dc:	ldr	r5, [pc, #536]	; 43afc <npth_sleep@plt+0x2e40c>
   438e0:	add	r4, r6, #8
   438e4:	ldr	r1, [r4, #-8]
   438e8:	mov	r6, r4
   438ec:	add	r4, r4, #8
   438f0:	mov	r0, r5
   438f4:	bl	3d420 <npth_sleep@plt+0x27d30>
   438f8:	ldr	r2, [r4, #-4]
   438fc:	cmp	r2, #0
   43900:	bne	438e4 <npth_sleep@plt+0x2e1f4>
   43904:	ldr	r3, [r6]
   43908:	cmp	r3, #77	; 0x4d
   4390c:	bne	439d4 <npth_sleep@plt+0x2e2e4>
   43910:	ldr	r0, [r7]
   43914:	str	r0, [r7]
   43918:	mov	r7, #0
   4391c:	mov	r0, r7
   43920:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43924:	sub	r4, r4, #48	; 0x30
   43928:	cmp	r4, #9
   4392c:	bls	439dc <npth_sleep@plt+0x2e2ec>
   43930:	mov	r0, r5
   43934:	ldr	r1, [pc, #452]	; 43b00 <npth_sleep@plt+0x2e410>
   43938:	bl	38754 <npth_sleep@plt+0x23064>
   4393c:	subs	r8, r0, #0
   43940:	beq	43acc <npth_sleep@plt+0x2e3dc>
   43944:	ldr	fp, [r8]
   43948:	cmp	fp, #0
   4394c:	beq	43ad4 <npth_sleep@plt+0x2e3e4>
   43950:	ldr	r9, [pc, #428]	; 43b04 <npth_sleep@plt+0x2e414>
   43954:	mov	r4, r8
   43958:	mov	r5, #0
   4395c:	b	4396c <npth_sleep@plt+0x2e27c>
   43960:	ldr	fp, [r4, #4]!
   43964:	cmp	fp, #0
   43968:	beq	439c0 <npth_sleep@plt+0x2e2d0>
   4396c:	ldrb	r3, [fp]
   43970:	cmp	r3, #0
   43974:	beq	43960 <npth_sleep@plt+0x2e270>
   43978:	ldr	r1, [r6, #4]
   4397c:	cmp	r1, #0
   43980:	beq	43a70 <npth_sleep@plt+0x2e380>
   43984:	mov	sl, r6
   43988:	b	4399c <npth_sleep@plt+0x2e2ac>
   4398c:	add	sl, sl, #8
   43990:	ldr	r1, [sl, #4]
   43994:	cmp	r1, #0
   43998:	beq	43a70 <npth_sleep@plt+0x2e380>
   4399c:	mov	r0, fp
   439a0:	bl	14760 <strcmp@plt>
   439a4:	cmp	r0, #0
   439a8:	bne	4398c <npth_sleep@plt+0x2e29c>
   439ac:	ldr	fp, [r4, #4]!
   439b0:	ldr	r3, [sl]
   439b4:	cmp	fp, #0
   439b8:	orr	r5, r5, r3
   439bc:	bne	4396c <npth_sleep@plt+0x2e27c>
   439c0:	mov	r0, r8
   439c4:	bl	149dc <gcry_free@plt>
   439c8:	ldr	r0, [r7]
   439cc:	orr	r0, r5, r0
   439d0:	b	43914 <npth_sleep@plt+0x2e224>
   439d4:	mov	r0, #0
   439d8:	bl	14ed4 <exit@plt>
   439dc:	bl	15084 <__errno_location@plt>
   439e0:	mov	r2, #0
   439e4:	mov	r1, r2
   439e8:	mov	r4, r0
   439ec:	mov	r0, r5
   439f0:	str	r2, [r4]
   439f4:	bl	14f40 <strtoul@plt>
   439f8:	cmn	r0, #1
   439fc:	beq	43ac0 <npth_sleep@plt+0x2e3d0>
   43a00:	ldr	r3, [r7]
   43a04:	orr	r0, r0, r3
   43a08:	b	43914 <npth_sleep@plt+0x2e224>
   43a0c:	cmp	r1, #0
   43a10:	beq	4391c <npth_sleep@plt+0x2e22c>
   43a14:	ldr	r0, [pc, #236]	; 43b08 <npth_sleep@plt+0x2e418>
   43a18:	bl	3d420 <npth_sleep@plt+0x27d30>
   43a1c:	ldr	r1, [r6, #4]
   43a20:	cmp	r1, #0
   43a24:	addne	r6, r6, #8
   43a28:	ldrne	r4, [pc, #220]	; 43b0c <npth_sleep@plt+0x2e41c>
   43a2c:	bne	43a44 <npth_sleep@plt+0x2e354>
   43a30:	b	43a60 <npth_sleep@plt+0x2e370>
   43a34:	add	r6, r6, #8
   43a38:	ldr	r1, [r6, #-4]
   43a3c:	cmp	r1, #0
   43a40:	beq	43a60 <npth_sleep@plt+0x2e370>
   43a44:	ldr	r2, [r7]
   43a48:	ldr	r3, [r6, #-8]
   43a4c:	tst	r2, r3
   43a50:	beq	43a34 <npth_sleep@plt+0x2e344>
   43a54:	mov	r0, r4
   43a58:	bl	3d698 <npth_sleep@plt+0x27fa8>
   43a5c:	b	43a34 <npth_sleep@plt+0x2e344>
   43a60:	ldr	r0, [pc, #168]	; 43b10 <npth_sleep@plt+0x2e420>
   43a64:	bl	3d698 <npth_sleep@plt+0x27fa8>
   43a68:	mov	r7, #0
   43a6c:	b	4391c <npth_sleep@plt+0x2e22c>
   43a70:	mov	r1, r9
   43a74:	mov	r0, fp
   43a78:	bl	14760 <strcmp@plt>
   43a7c:	cmp	r0, #0
   43a80:	streq	r0, [r7]
   43a84:	moveq	r5, r0
   43a88:	beq	43960 <npth_sleep@plt+0x2e270>
   43a8c:	mov	r0, fp
   43a90:	ldr	r1, [pc, #124]	; 43b14 <npth_sleep@plt+0x2e424>
   43a94:	bl	14760 <strcmp@plt>
   43a98:	cmp	r0, #0
   43a9c:	mvneq	r5, #0
   43aa0:	beq	43960 <npth_sleep@plt+0x2e270>
   43aa4:	mov	r2, #5
   43aa8:	ldr	r1, [pc, #104]	; 43b18 <npth_sleep@plt+0x2e428>
   43aac:	mov	r0, #0
   43ab0:	bl	14a3c <dcgettext@plt>
   43ab4:	ldr	r1, [r4]
   43ab8:	bl	3d420 <npth_sleep@plt+0x27d30>
   43abc:	b	43960 <npth_sleep@plt+0x2e270>
   43ac0:	ldr	r3, [r4]
   43ac4:	cmp	r3, #34	; 0x22
   43ac8:	bne	43914 <npth_sleep@plt+0x2e224>
   43acc:	mvn	r7, #0
   43ad0:	b	4391c <npth_sleep@plt+0x2e22c>
   43ad4:	mov	r5, fp
   43ad8:	b	439c0 <npth_sleep@plt+0x2e2d0>
   43adc:	bl	15084 <__errno_location@plt>
   43ae0:	mov	r3, #22
   43ae4:	mvn	r7, #0
   43ae8:	str	r3, [r0]
   43aec:	b	4391c <npth_sleep@plt+0x2e22c>
   43af0:	andeq	r6, r5, ip, lsr r0
   43af4:	andeq	r9, r5, r0, asr r6
   43af8:	strdeq	sl, [r5], -r4
   43afc:	andeq	sl, r5, ip, lsl #4
   43b00:	andeq	sl, r5, r8, lsl r2
   43b04:	andeq	pc, r4, r8, ror #2
   43b08:	ldrdeq	sl, [r5], -ip
   43b0c:	andeq	r7, r5, r0, lsr pc
   43b10:	andeq	sl, r5, r8, lsl #17
   43b14:	andeq	sl, r5, ip, lsl r2
   43b18:	andeq	sl, r5, r0, lsr #4
   43b1c:	push	{r0, r1, r2, r3}
   43b20:	push	{r4, lr}
   43b24:	sub	sp, sp, #16
   43b28:	ldr	r4, [pc, #100]	; 43b94 <npth_sleep@plt+0x2e4a4>
   43b2c:	add	r3, sp, #28
   43b30:	mov	r2, r3
   43b34:	ldr	ip, [r4]
   43b38:	ldr	r1, [sp, #24]
   43b3c:	add	r0, sp, #8
   43b40:	str	ip, [sp, #12]
   43b44:	str	r3, [sp, #4]
   43b48:	bl	15114 <gpgrt_vasprintf@plt>
   43b4c:	cmp	r0, #0
   43b50:	blt	43b78 <npth_sleep@plt+0x2e488>
   43b54:	ldr	r2, [sp, #12]
   43b58:	ldr	r3, [r4]
   43b5c:	ldr	r0, [sp, #8]
   43b60:	cmp	r2, r3
   43b64:	bne	43b90 <npth_sleep@plt+0x2e4a0>
   43b68:	add	sp, sp, #16
   43b6c:	pop	{r4, lr}
   43b70:	add	sp, sp, #16
   43b74:	bx	lr
   43b78:	bl	15084 <__errno_location@plt>
   43b7c:	ldr	r0, [r0]
   43b80:	bl	14dcc <strerror@plt>
   43b84:	mov	r1, r0
   43b88:	ldr	r0, [pc, #8]	; 43b98 <npth_sleep@plt+0x2e4a8>
   43b8c:	bl	3d508 <npth_sleep@plt+0x27e18>
   43b90:	bl	14a60 <__stack_chk_fail@plt>
   43b94:	andeq	ip, r6, r8, lsr r8
   43b98:	andeq	sl, r5, r4, asr #4
   43b9c:	push	{r0, r1, r2, r3}
   43ba0:	push	{r4, lr}
   43ba4:	sub	sp, sp, #16
   43ba8:	ldr	r4, [pc, #76]	; 43bfc <npth_sleep@plt+0x2e50c>
   43bac:	add	r3, sp, #28
   43bb0:	mov	r2, r3
   43bb4:	ldr	ip, [r4]
   43bb8:	ldr	r1, [sp, #24]
   43bbc:	add	r0, sp, #8
   43bc0:	str	r3, [sp, #4]
   43bc4:	str	ip, [sp, #12]
   43bc8:	bl	15114 <gpgrt_vasprintf@plt>
   43bcc:	ldr	r2, [sp, #12]
   43bd0:	ldr	r3, [r4]
   43bd4:	cmp	r0, #0
   43bd8:	movlt	r0, #0
   43bdc:	ldrge	r0, [sp, #8]
   43be0:	cmp	r2, r3
   43be4:	bne	43bf8 <npth_sleep@plt+0x2e508>
   43be8:	add	sp, sp, #16
   43bec:	pop	{r4, lr}
   43bf0:	add	sp, sp, #16
   43bf4:	bx	lr
   43bf8:	bl	14a60 <__stack_chk_fail@plt>
   43bfc:	andeq	ip, r6, r8, lsr r8
   43c00:	push	{r4, lr}
   43c04:	mov	r4, r0
   43c08:	ldr	r0, [r0, #8]
   43c0c:	cmp	r0, #0
   43c10:	beq	43c2c <npth_sleep@plt+0x2e53c>
   43c14:	ldr	r1, [r4]
   43c18:	bl	3d830 <npth_sleep@plt+0x28140>
   43c1c:	ldr	r0, [r4, #8]
   43c20:	bl	149dc <gcry_free@plt>
   43c24:	mov	r3, #0
   43c28:	str	r3, [r4, #8]
   43c2c:	ldr	r0, [r4, #12]
   43c30:	bl	153b4 <gpg_err_set_errno@plt>
   43c34:	mov	r0, #0
   43c38:	pop	{r4, pc}
   43c3c:	push	{r4, lr}
   43c40:	mov	r4, r0
   43c44:	mov	r3, #0
   43c48:	str	r1, [r0, #4]
   43c4c:	mov	r0, r1
   43c50:	str	r3, [r4]
   43c54:	str	r3, [r4, #12]
   43c58:	bl	146d0 <gcry_malloc@plt>
   43c5c:	cmp	r0, #0
   43c60:	str	r0, [r4, #8]
   43c64:	popne	{r4, pc}
   43c68:	bl	15084 <__errno_location@plt>
   43c6c:	ldr	r3, [r0]
   43c70:	str	r3, [r4, #12]
   43c74:	pop	{r4, pc}
   43c78:	push	{r4, lr}
   43c7c:	mov	r4, r0
   43c80:	mov	r3, #0
   43c84:	str	r1, [r0, #4]
   43c88:	mov	r0, r1
   43c8c:	str	r3, [r4]
   43c90:	str	r3, [r4, #12]
   43c94:	bl	14d54 <gcry_malloc_secure@plt>
   43c98:	cmp	r0, #0
   43c9c:	str	r0, [r4, #8]
   43ca0:	popne	{r4, pc}
   43ca4:	bl	15084 <__errno_location@plt>
   43ca8:	ldr	r3, [r0]
   43cac:	str	r3, [r4, #12]
   43cb0:	pop	{r4, pc}
   43cb4:	ldr	r3, [r0, #12]
   43cb8:	cmp	r3, #0
   43cbc:	bxne	lr
   43cc0:	ldr	r2, [r0]
   43cc4:	cmp	r2, r1
   43cc8:	bhi	43cd4 <npth_sleep@plt+0x2e5e4>
   43ccc:	str	r3, [r0]
   43cd0:	bx	lr
   43cd4:	ldr	r3, [r0, #8]
   43cd8:	sub	r2, r2, r1
   43cdc:	str	r2, [r0]
   43ce0:	add	r1, r3, r1
   43ce4:	mov	r0, r3
   43ce8:	b	14850 <memmove@plt>
   43cec:	ldr	ip, [r0, #12]
   43cf0:	clz	r3, r2
   43cf4:	cmp	ip, #0
   43cf8:	lsr	r3, r3, #5
   43cfc:	movne	r3, #1
   43d00:	cmp	r3, #0
   43d04:	bxne	lr
   43d08:	ldr	r3, [r0]
   43d0c:	push	{r4, r5, r6, lr}
   43d10:	mov	r6, r1
   43d14:	ldr	r1, [r0, #4]
   43d18:	mov	r5, r2
   43d1c:	add	r2, r3, r2
   43d20:	cmp	r2, r1
   43d24:	mov	r4, r0
   43d28:	ldr	r0, [r0, #8]
   43d2c:	bcc	43d50 <npth_sleep@plt+0x2e660>
   43d30:	add	r3, r5, #1024	; 0x400
   43d34:	add	r1, r3, r1
   43d38:	str	r1, [r4, #4]
   43d3c:	bl	15210 <gcry_realloc@plt>
   43d40:	cmp	r0, #0
   43d44:	beq	43d70 <npth_sleep@plt+0x2e680>
   43d48:	ldr	r3, [r4]
   43d4c:	str	r0, [r4, #8]
   43d50:	mov	r2, r5
   43d54:	mov	r1, r6
   43d58:	add	r0, r0, r3
   43d5c:	bl	1491c <memcpy@plt>
   43d60:	ldr	r2, [r4]
   43d64:	add	r5, r2, r5
   43d68:	str	r5, [r4]
   43d6c:	pop	{r4, r5, r6, pc}
   43d70:	bl	15084 <__errno_location@plt>
   43d74:	ldr	r1, [r4]
   43d78:	ldr	r3, [r0]
   43d7c:	ldr	r0, [r4, #8]
   43d80:	cmp	r3, #0
   43d84:	moveq	r3, #12
   43d88:	str	r3, [r4, #12]
   43d8c:	pop	{r4, r5, r6, lr}
   43d90:	b	3d830 <npth_sleep@plt+0x28140>
   43d94:	cmp	r1, #0
   43d98:	beq	43dac <npth_sleep@plt+0x2e6bc>
   43d9c:	push	{r4, lr}
   43da0:	bl	43cec <npth_sleep@plt+0x2e5fc>
   43da4:	mov	r0, #0
   43da8:	pop	{r4, pc}
   43dac:	mov	r0, #0
   43db0:	bx	lr
   43db4:	push	{r4, r5, r6, lr}
   43db8:	mov	r5, r0
   43dbc:	mov	r0, r1
   43dc0:	mov	r4, r1
   43dc4:	bl	14f58 <strlen@plt>
   43dc8:	mov	r1, r4
   43dcc:	mov	r2, r0
   43dd0:	mov	r0, r5
   43dd4:	pop	{r4, r5, r6, lr}
   43dd8:	b	43cec <npth_sleep@plt+0x2e5fc>
   43ddc:	push	{r1, r2, r3}
   43de0:	push	{r4, r5, r6, lr}
   43de4:	mov	r5, r0
   43de8:	ldr	r4, [pc, #136]	; 43e78 <npth_sleep@plt+0x2e788>
   43dec:	sub	sp, sp, #20
   43df0:	add	r3, sp, #40	; 0x28
   43df4:	ldr	r0, [r4]
   43df8:	mov	r2, r3
   43dfc:	str	r0, [sp, #12]
   43e00:	ldr	r1, [sp, #36]	; 0x24
   43e04:	add	r0, sp, #8
   43e08:	str	r3, [sp, #4]
   43e0c:	bl	15114 <gpgrt_vasprintf@plt>
   43e10:	cmp	r0, #0
   43e14:	blt	43e5c <npth_sleep@plt+0x2e76c>
   43e18:	ldr	r6, [sp, #8]
   43e1c:	mov	r0, r6
   43e20:	bl	14f58 <strlen@plt>
   43e24:	mov	r1, r6
   43e28:	mov	r2, r0
   43e2c:	mov	r0, r5
   43e30:	bl	43cec <npth_sleep@plt+0x2e5fc>
   43e34:	ldr	r0, [sp, #8]
   43e38:	bl	149dc <gcry_free@plt>
   43e3c:	ldr	r2, [sp, #12]
   43e40:	ldr	r3, [r4]
   43e44:	cmp	r2, r3
   43e48:	bne	43e74 <npth_sleep@plt+0x2e784>
   43e4c:	add	sp, sp, #20
   43e50:	pop	{r4, r5, r6, lr}
   43e54:	add	sp, sp, #12
   43e58:	bx	lr
   43e5c:	bl	15084 <__errno_location@plt>
   43e60:	ldr	r3, [r0]
   43e64:	cmp	r3, #0
   43e68:	moveq	r3, #12
   43e6c:	str	r3, [r5, #12]
   43e70:	b	43e3c <npth_sleep@plt+0x2e74c>
   43e74:	bl	14a60 <__stack_chk_fail@plt>
   43e78:	andeq	ip, r6, r8, lsr r8
   43e7c:	ldr	r2, [r0, #12]
   43e80:	mov	r3, r0
   43e84:	cmp	r2, #0
   43e88:	bne	43eb0 <npth_sleep@plt+0x2e7c0>
   43e8c:	cmp	r1, #0
   43e90:	ldr	r0, [r0, #8]
   43e94:	ldrne	r2, [r3]
   43e98:	strne	r2, [r1]
   43e9c:	mov	r1, #0
   43ea0:	mov	r2, #12
   43ea4:	str	r1, [r3, #8]
   43ea8:	str	r2, [r3, #12]
   43eac:	bx	lr
   43eb0:	b	43c00 <npth_sleep@plt+0x2e510>
   43eb4:	push	{r4, r5, r6, lr}
   43eb8:	sub	sp, sp, #8
   43ebc:	ldr	r6, [pc, #148]	; 43f58 <npth_sleep@plt+0x2e868>
   43ec0:	subs	r5, r1, #0
   43ec4:	ldr	r3, [r6]
   43ec8:	str	r3, [sp, #4]
   43ecc:	beq	43f38 <npth_sleep@plt+0x2e848>
   43ed0:	ldr	r3, [r0, #12]
   43ed4:	cmp	r3, #0
   43ed8:	bne	43f48 <npth_sleep@plt+0x2e858>
   43edc:	ldr	r1, [r0]
   43ee0:	mov	r2, #12
   43ee4:	ldr	r4, [r0, #8]
   43ee8:	str	r1, [r5]
   43eec:	str	r3, [r0, #8]
   43ef0:	str	r2, [r0, #12]
   43ef4:	cmp	r4, #0
   43ef8:	beq	43f08 <npth_sleep@plt+0x2e818>
   43efc:	ldr	r1, [r5]
   43f00:	cmp	r1, #0
   43f04:	bne	43f24 <npth_sleep@plt+0x2e834>
   43f08:	ldr	r2, [sp, #4]
   43f0c:	ldr	r3, [r6]
   43f10:	mov	r0, r4
   43f14:	cmp	r2, r3
   43f18:	bne	43f54 <npth_sleep@plt+0x2e864>
   43f1c:	add	sp, sp, #8
   43f20:	pop	{r4, r5, r6, pc}
   43f24:	mov	r0, r4
   43f28:	bl	15210 <gcry_realloc@plt>
   43f2c:	cmp	r0, #0
   43f30:	movne	r4, r0
   43f34:	b	43f08 <npth_sleep@plt+0x2e818>
   43f38:	ldr	r3, [r0, #12]
   43f3c:	mov	r5, sp
   43f40:	cmp	r3, #0
   43f44:	beq	43edc <npth_sleep@plt+0x2e7ec>
   43f48:	bl	43c00 <npth_sleep@plt+0x2e510>
   43f4c:	mov	r4, r0
   43f50:	b	43ef4 <npth_sleep@plt+0x2e804>
   43f54:	bl	14a60 <__stack_chk_fail@plt>
   43f58:	andeq	ip, r6, r8, lsr r8
   43f5c:	mov	r3, r0
   43f60:	ldr	r0, [r0, #12]
   43f64:	cmp	r0, #0
   43f68:	bne	43f80 <npth_sleep@plt+0x2e890>
   43f6c:	cmp	r1, #0
   43f70:	ldr	r0, [r3, #8]
   43f74:	ldrne	r3, [r3]
   43f78:	strne	r3, [r1]
   43f7c:	bx	lr
   43f80:	push	{r4, lr}
   43f84:	bl	153b4 <gpg_err_set_errno@plt>
   43f88:	mov	r0, #0
   43f8c:	pop	{r4, pc}
   43f90:	push	{r4, r5, r6, lr}
   43f94:	sub	sp, sp, #16
   43f98:	ldr	r5, [pc, #244]	; 44094 <npth_sleep@plt+0x2e9a4>
   43f9c:	ldr	r3, [r0]
   43fa0:	mov	r4, r0
   43fa4:	ldr	r2, [r5]
   43fa8:	cmp	r3, #3
   43fac:	str	r2, [sp, #12]
   43fb0:	beq	4403c <npth_sleep@plt+0x2e94c>
   43fb4:	cmp	r3, #2
   43fb8:	bne	4408c <npth_sleep@plt+0x2e99c>
   43fbc:	ldr	r6, [r0, #60]	; 0x3c
   43fc0:	cmp	r6, #0
   43fc4:	beq	44084 <npth_sleep@plt+0x2e994>
   43fc8:	ldr	r2, [r0, #44]	; 0x2c
   43fcc:	add	r3, sp, #8
   43fd0:	str	r3, [sp]
   43fd4:	str	r2, [sp, #8]
   43fd8:	ldr	r3, [r0, #48]	; 0x30
   43fdc:	ldr	r2, [r0, #76]	; 0x4c
   43fe0:	mov	r1, #4
   43fe4:	ldr	r0, [r0, #64]	; 0x40
   43fe8:	blx	r6
   43fec:	subs	r3, r0, #0
   43ff0:	strne	r3, [r4, #56]	; 0x38
   43ff4:	beq	4401c <npth_sleep@plt+0x2e92c>
   43ff8:	mov	r2, #0
   43ffc:	str	r2, [r4, #44]	; 0x2c
   44000:	ldr	r1, [sp, #12]
   44004:	ldr	r2, [r5]
   44008:	mov	r0, r3
   4400c:	cmp	r1, r2
   44010:	bne	44080 <npth_sleep@plt+0x2e990>
   44014:	add	sp, sp, #16
   44018:	pop	{r4, r5, r6, pc}
   4401c:	ldr	r1, [r4, #44]	; 0x2c
   44020:	ldr	r2, [sp, #8]
   44024:	cmp	r1, r2
   44028:	beq	43ff8 <npth_sleep@plt+0x2e908>
   4402c:	ldr	r0, [pc, #100]	; 44098 <npth_sleep@plt+0x2e9a8>
   44030:	bl	3d420 <npth_sleep@plt+0x27d30>
   44034:	mov	r3, #63	; 0x3f
   44038:	b	43ff8 <npth_sleep@plt+0x2e908>
   4403c:	ldr	r3, [pc, #88]	; 4409c <npth_sleep@plt+0x2e9ac>
   44040:	ldr	r1, [r0, #36]	; 0x24
   44044:	ldr	r3, [r3]
   44048:	add	r6, r1, #8192	; 0x2000
   4404c:	cmp	r3, #0
   44050:	bne	44070 <npth_sleep@plt+0x2e980>
   44054:	mov	r1, r6
   44058:	ldr	r0, [r4, #48]	; 0x30
   4405c:	bl	14d78 <gcry_xrealloc@plt>
   44060:	str	r6, [r4, #36]	; 0x24
   44064:	mov	r3, #0
   44068:	str	r0, [r4, #48]	; 0x30
   4406c:	b	44000 <npth_sleep@plt+0x2e910>
   44070:	mov	r2, r6
   44074:	ldr	r0, [pc, #36]	; 440a0 <npth_sleep@plt+0x2e9b0>
   44078:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   4407c:	b	44054 <npth_sleep@plt+0x2e964>
   44080:	bl	14a60 <__stack_chk_fail@plt>
   44084:	ldr	r0, [pc, #24]	; 440a4 <npth_sleep@plt+0x2e9b4>
   44088:	bl	3d58c <npth_sleep@plt+0x27e9c>
   4408c:	ldr	r0, [pc, #20]	; 440a8 <npth_sleep@plt+0x2e9b8>
   44090:	bl	3d58c <npth_sleep@plt+0x27e9c>
   44094:	andeq	ip, r6, r8, lsr r8
   44098:	andeq	sl, r5, r0, ror #7
   4409c:	andeq	sp, r6, r8, asr #20
   440a0:	andeq	sl, r5, r0, lsl #7
   440a4:	andeq	sl, r5, r4, asr #7
   440a8:	andeq	sl, r5, r8, lsr #7
   440ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   440b0:	cmp	r1, #3
   440b4:	ldr	r8, [sp, #32]
   440b8:	mov	r6, r0
   440bc:	mov	r9, r3
   440c0:	ldr	r5, [r0]
   440c4:	ldr	r4, [r8]
   440c8:	beq	44180 <npth_sleep@plt+0x2ea90>
   440cc:	cmp	r1, #4
   440d0:	beq	440f8 <npth_sleep@plt+0x2ea08>
   440d4:	cmp	r1, #1
   440d8:	beq	4424c <npth_sleep@plt+0x2eb5c>
   440dc:	cmp	r1, #5
   440e0:	beq	44298 <npth_sleep@plt+0x2eba8>
   440e4:	cmp	r1, #2
   440e8:	movne	r7, #0
   440ec:	beq	441ec <npth_sleep@plt+0x2eafc>
   440f0:	mov	r0, r7
   440f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   440f8:	cmp	r4, #0
   440fc:	moveq	r7, r4
   44100:	beq	44174 <npth_sleep@plt+0x2ea84>
   44104:	mov	sl, r3
   44108:	mov	r2, r4
   4410c:	mov	r1, sl
   44110:	mov	r0, r5
   44114:	bl	1518c <write@plt>
   44118:	cmn	r0, #1
   4411c:	beq	4413c <npth_sleep@plt+0x2ea4c>
   44120:	cmp	r0, #0
   44124:	ble	44108 <npth_sleep@plt+0x2ea18>
   44128:	subs	r4, r4, r0
   4412c:	add	sl, sl, r0
   44130:	bne	44108 <npth_sleep@plt+0x2ea18>
   44134:	mov	r7, r4
   44138:	b	44170 <npth_sleep@plt+0x2ea80>
   4413c:	bl	15084 <__errno_location@plt>
   44140:	ldr	r3, [r0]
   44144:	cmp	r3, #4
   44148:	beq	44108 <npth_sleep@plt+0x2ea18>
   4414c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   44150:	uxth	r7, r0
   44154:	bl	15084 <__errno_location@plt>
   44158:	ldr	r0, [r0]
   4415c:	bl	14dcc <strerror@plt>
   44160:	add	r1, r6, #20
   44164:	mov	r2, r0
   44168:	ldr	r0, [pc, #552]	; 44398 <npth_sleep@plt+0x2eca8>
   4416c:	bl	3d484 <npth_sleep@plt+0x27d94>
   44170:	sub	r4, sl, r9
   44174:	str	r4, [r8]
   44178:	mov	r0, r7
   4417c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   44180:	cmp	r4, #0
   44184:	beq	44384 <npth_sleep@plt+0x2ec94>
   44188:	ldr	r7, [r0, #12]
   4418c:	cmp	r7, #0
   44190:	movne	r3, #0
   44194:	strne	r3, [r8]
   44198:	mvnne	r7, #0
   4419c:	beq	441b8 <npth_sleep@plt+0x2eac8>
   441a0:	b	440f0 <npth_sleep@plt+0x2ea00>
   441a4:	bl	15084 <__errno_location@plt>
   441a8:	ldr	r3, [r0]
   441ac:	mov	sl, r0
   441b0:	cmp	r3, #4
   441b4:	bne	44264 <npth_sleep@plt+0x2eb74>
   441b8:	mov	r2, r4
   441bc:	mov	r1, r9
   441c0:	mov	r0, r5
   441c4:	bl	147fc <read@plt>
   441c8:	cmn	r0, #1
   441cc:	beq	441a4 <npth_sleep@plt+0x2eab4>
   441d0:	cmp	r0, #0
   441d4:	mvneq	r7, #0
   441d8:	moveq	r3, #1
   441dc:	streq	r3, [r6, #12]
   441e0:	str	r0, [r8]
   441e4:	mov	r0, r7
   441e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   441ec:	cmp	r5, #1
   441f0:	bls	4423c <npth_sleep@plt+0x2eb4c>
   441f4:	ldr	r7, [pc, #416]	; 4439c <npth_sleep@plt+0x2ecac>
   441f8:	ldr	r3, [r7]
   441fc:	cmp	r3, #0
   44200:	bne	44320 <npth_sleep@plt+0x2ec30>
   44204:	ldr	r3, [r6, #4]
   44208:	cmp	r3, #0
   4420c:	bne	4423c <npth_sleep@plt+0x2eb4c>
   44210:	ldr	r3, [r6, #8]
   44214:	cmp	r3, #0
   44218:	beq	442b0 <npth_sleep@plt+0x2ebc0>
   4421c:	mov	r0, r5
   44220:	bl	15660 <close@plt>
   44224:	ldr	r3, [r7]
   44228:	cmp	r3, #0
   4422c:	beq	4423c <npth_sleep@plt+0x2eb4c>
   44230:	mov	r1, r5
   44234:	ldr	r0, [pc, #356]	; 443a0 <npth_sleep@plt+0x2ecb0>
   44238:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   4423c:	mov	r0, r6
   44240:	bl	149dc <gcry_free@plt>
   44244:	mov	r7, #0
   44248:	b	440f0 <npth_sleep@plt+0x2ea00>
   4424c:	mov	r7, #0
   44250:	str	r7, [r0, #12]
   44254:	str	r7, [r0, #4]
   44258:	str	r7, [r0, #8]
   4425c:	mov	r0, r7
   44260:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   44264:	cmp	r3, #32
   44268:	moveq	r0, #0
   4426c:	beq	441e0 <npth_sleep@plt+0x2eaf0>
   44270:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   44274:	uxth	r7, r0
   44278:	ldr	r0, [sl]
   4427c:	bl	14dcc <strerror@plt>
   44280:	add	r1, r6, #20
   44284:	mov	r2, r0
   44288:	ldr	r0, [pc, #276]	; 443a4 <npth_sleep@plt+0x2ecb4>
   4428c:	bl	3d484 <npth_sleep@plt+0x27d94>
   44290:	mov	r0, #0
   44294:	b	441e0 <npth_sleep@plt+0x2eaf0>
   44298:	mov	r2, r4
   4429c:	mov	r0, r3
   442a0:	ldr	r1, [pc, #256]	; 443a8 <npth_sleep@plt+0x2ecb8>
   442a4:	bl	37c90 <npth_sleep@plt+0x225a0>
   442a8:	mov	r7, #0
   442ac:	b	440f0 <npth_sleep@plt+0x2ea00>
   442b0:	ldrb	r3, [r6, #20]
   442b4:	cmp	r3, #0
   442b8:	beq	4421c <npth_sleep@plt+0x2eb2c>
   442bc:	ldr	r9, [pc, #232]	; 443ac <npth_sleep@plt+0x2ecbc>
   442c0:	add	r8, r6, #20
   442c4:	ldr	r4, [r9]
   442c8:	cmp	r4, #0
   442cc:	bne	442e0 <npth_sleep@plt+0x2ebf0>
   442d0:	b	44334 <npth_sleep@plt+0x2ec44>
   442d4:	ldr	r4, [r4]
   442d8:	cmp	r4, #0
   442dc:	beq	44334 <npth_sleep@plt+0x2ec44>
   442e0:	ldr	r3, [r4, #4]
   442e4:	cmn	r3, #1
   442e8:	bne	442d4 <npth_sleep@plt+0x2ebe4>
   442ec:	mov	r1, r8
   442f0:	add	r0, r4, #8
   442f4:	bl	14760 <strcmp@plt>
   442f8:	cmp	r0, #0
   442fc:	bne	442d4 <npth_sleep@plt+0x2ebe4>
   44300:	ldr	r3, [r7]
   44304:	str	r5, [r4, #4]
   44308:	cmp	r3, #0
   4430c:	beq	4423c <npth_sleep@plt+0x2eb4c>
   44310:	mov	r1, r8
   44314:	ldr	r0, [pc, #148]	; 443b0 <npth_sleep@plt+0x2ecc0>
   44318:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   4431c:	b	4423c <npth_sleep@plt+0x2eb4c>
   44320:	add	r1, r0, #20
   44324:	mov	r2, r5
   44328:	ldr	r0, [pc, #132]	; 443b4 <npth_sleep@plt+0x2ecc4>
   4432c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44330:	b	44204 <npth_sleep@plt+0x2eb14>
   44334:	ldr	r3, [r7]
   44338:	cmp	r3, #0
   4433c:	bne	44374 <npth_sleep@plt+0x2ec84>
   44340:	mov	r0, r8
   44344:	bl	14f58 <strlen@plt>
   44348:	add	r1, r0, #12
   4434c:	mov	r0, #1
   44350:	bl	15528 <gcry_xcalloc@plt>
   44354:	mov	r1, r8
   44358:	mov	r4, r0
   4435c:	add	r0, r0, #8
   44360:	bl	14c88 <strcpy@plt>
   44364:	ldr	r3, [r9]
   44368:	str	r4, [r9]
   4436c:	stm	r4, {r3, r5}
   44370:	b	4423c <npth_sleep@plt+0x2eb4c>
   44374:	mov	r1, r8
   44378:	ldr	r0, [pc, #56]	; 443b8 <npth_sleep@plt+0x2ecc8>
   4437c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44380:	b	44340 <npth_sleep@plt+0x2ec50>
   44384:	ldr	r3, [pc, #48]	; 443bc <npth_sleep@plt+0x2eccc>
   44388:	ldr	r2, [pc, #48]	; 443c0 <npth_sleep@plt+0x2ecd0>
   4438c:	ldr	r1, [pc, #48]	; 443c4 <npth_sleep@plt+0x2ecd4>
   44390:	ldr	r0, [pc, #48]	; 443c8 <npth_sleep@plt+0x2ecd8>
   44394:	bl	156e4 <__assert_fail@plt>
   44398:	andeq	sl, r5, r4, asr #9
   4439c:	andeq	sp, r6, r8, asr #20
   443a0:	andeq	sl, r5, r8, asr r4
   443a4:	andeq	sl, r5, ip, lsl r4
   443a8:	andeq	sl, r5, r0, lsr r4
   443ac:	ldrdeq	sp, [r6], -ip
   443b0:	andeq	sl, r5, r4, ror r4
   443b4:	andeq	sl, r5, r0, asr #8
   443b8:	muleq	r5, ip, r4
   443bc:	andeq	sl, r5, r4, ror #4
   443c0:	andeq	r0, r0, r6, asr #3
   443c4:	andeq	sl, r5, r4, lsl #8
   443c8:	andeq	sl, r5, r4, lsl #25
   443cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   443d0:	sub	sp, sp, #20
   443d4:	ldr	r6, [pc, #512]	; 445dc <npth_sleep@plt+0x2eeec>
   443d8:	ldr	r8, [sp, #56]	; 0x38
   443dc:	mov	fp, #0
   443e0:	ldr	r2, [r6]
   443e4:	cmp	r1, #3
   443e8:	str	r2, [sp, #12]
   443ec:	mov	r7, r0
   443f0:	mov	sl, r3
   443f4:	ldr	r9, [r0]
   443f8:	ldr	r2, [r8]
   443fc:	str	fp, [sp, #4]
   44400:	beq	444c8 <npth_sleep@plt+0x2edd8>
   44404:	cmp	r1, #4
   44408:	beq	44448 <npth_sleep@plt+0x2ed58>
   4440c:	cmp	r1, #1
   44410:	streq	fp, [r0, #12]
   44414:	streq	fp, [r0, #8]
   44418:	beq	4442c <npth_sleep@plt+0x2ed3c>
   4441c:	cmp	r1, #5
   44420:	beq	44548 <npth_sleep@plt+0x2ee58>
   44424:	cmp	r1, #2
   44428:	beq	44558 <npth_sleep@plt+0x2ee68>
   4442c:	ldr	r2, [sp, #12]
   44430:	ldr	r3, [r6]
   44434:	mov	r0, fp
   44438:	cmp	r2, r3
   4443c:	bne	445c4 <npth_sleep@plt+0x2eed4>
   44440:	add	sp, sp, #20
   44444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44448:	cmp	r2, #0
   4444c:	moveq	fp, r2
   44450:	beq	444c0 <npth_sleep@plt+0x2edd0>
   44454:	mov	r4, fp
   44458:	mov	r5, r3
   4445c:	str	r2, [sp, #4]
   44460:	b	4447c <npth_sleep@plt+0x2ed8c>
   44464:	ldrd	r2, [sp, #4]
   44468:	sub	r2, r2, r3
   4446c:	cmp	r2, #0
   44470:	add	r5, r5, r3
   44474:	str	r2, [sp, #4]
   44478:	beq	444bc <npth_sleep@plt+0x2edcc>
   4447c:	add	r3, sp, #8
   44480:	mov	r1, r5
   44484:	mov	r0, r9
   44488:	str	r4, [sp, #8]
   4448c:	bl	146e8 <gpgrt_write@plt>
   44490:	subs	fp, r0, #0
   44494:	beq	44464 <npth_sleep@plt+0x2ed74>
   44498:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4449c:	uxth	fp, r0
   444a0:	bl	15084 <__errno_location@plt>
   444a4:	ldr	r0, [r0]
   444a8:	bl	14dcc <strerror@plt>
   444ac:	add	r1, r7, #20
   444b0:	mov	r2, r0
   444b4:	ldr	r0, [pc, #292]	; 445e0 <npth_sleep@plt+0x2eef0>
   444b8:	bl	3d484 <npth_sleep@plt+0x27d94>
   444bc:	sub	r2, r5, sl
   444c0:	str	r2, [r8]
   444c4:	b	4442c <npth_sleep@plt+0x2ed3c>
   444c8:	cmp	r2, fp
   444cc:	beq	445c8 <npth_sleep@plt+0x2eed8>
   444d0:	ldr	r3, [r0, #12]
   444d4:	cmp	r3, #0
   444d8:	strne	fp, [r8]
   444dc:	mvnne	fp, #0
   444e0:	bne	4442c <npth_sleep@plt+0x2ed3c>
   444e4:	mov	r1, sl
   444e8:	mov	r0, r9
   444ec:	add	r3, sp, #4
   444f0:	bl	14970 <gpgrt_read@plt>
   444f4:	cmn	r0, #1
   444f8:	mov	fp, r0
   444fc:	beq	4451c <npth_sleep@plt+0x2ee2c>
   44500:	ldr	r3, [sp, #4]
   44504:	cmp	r3, #0
   44508:	mvneq	fp, #0
   4450c:	moveq	r2, #1
   44510:	streq	r2, [r7, #12]
   44514:	str	r3, [r8]
   44518:	b	4442c <npth_sleep@plt+0x2ed3c>
   4451c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   44520:	uxth	fp, r0
   44524:	bl	15084 <__errno_location@plt>
   44528:	ldr	r0, [r0]
   4452c:	bl	14dcc <strerror@plt>
   44530:	add	r1, r7, #20
   44534:	mov	r2, r0
   44538:	ldr	r0, [pc, #164]	; 445e4 <npth_sleep@plt+0x2eef4>
   4453c:	bl	3d484 <npth_sleep@plt+0x27d94>
   44540:	ldr	r3, [sp, #4]
   44544:	b	44514 <npth_sleep@plt+0x2ee24>
   44548:	mov	r0, r3
   4454c:	ldr	r1, [pc, #148]	; 445e8 <npth_sleep@plt+0x2eef8>
   44550:	bl	37c90 <npth_sleep@plt+0x225a0>
   44554:	b	4442c <npth_sleep@plt+0x2ed3c>
   44558:	mov	r0, fp
   4455c:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   44560:	cmp	r9, r0
   44564:	beq	44594 <npth_sleep@plt+0x2eea4>
   44568:	mov	r0, #1
   4456c:	bl	14eb0 <_gpgrt_get_std_stream@plt>
   44570:	cmp	r9, r0
   44574:	beq	44594 <npth_sleep@plt+0x2eea4>
   44578:	ldr	r3, [pc, #108]	; 445ec <npth_sleep@plt+0x2eefc>
   4457c:	ldr	r3, [r3]
   44580:	cmp	r3, #0
   44584:	bne	445b0 <npth_sleep@plt+0x2eec0>
   44588:	ldr	r3, [r7, #4]
   4458c:	cmp	r3, #0
   44590:	beq	445a4 <npth_sleep@plt+0x2eeb4>
   44594:	mov	r0, r7
   44598:	bl	149dc <gcry_free@plt>
   4459c:	mov	fp, #0
   445a0:	b	4442c <npth_sleep@plt+0x2ed3c>
   445a4:	mov	r0, r9
   445a8:	bl	14cd0 <gpgrt_fclose@plt>
   445ac:	b	44594 <npth_sleep@plt+0x2eea4>
   445b0:	mov	r2, r9
   445b4:	add	r1, r7, #20
   445b8:	ldr	r0, [pc, #48]	; 445f0 <npth_sleep@plt+0x2ef00>
   445bc:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   445c0:	b	44588 <npth_sleep@plt+0x2ee98>
   445c4:	bl	14a60 <__stack_chk_fail@plt>
   445c8:	ldr	r3, [pc, #36]	; 445f4 <npth_sleep@plt+0x2ef04>
   445cc:	ldr	r2, [pc, #36]	; 445f8 <npth_sleep@plt+0x2ef08>
   445d0:	ldr	r1, [pc, #36]	; 445fc <npth_sleep@plt+0x2ef0c>
   445d4:	ldr	r0, [pc, #36]	; 44600 <npth_sleep@plt+0x2ef10>
   445d8:	bl	156e4 <__assert_fail@plt>
   445dc:	andeq	ip, r6, r8, lsr r8
   445e0:	andeq	sl, r5, r4, asr #9
   445e4:	andeq	sl, r5, ip, lsl r4
   445e8:	ldrdeq	sl, [r5], -ip
   445ec:	andeq	sp, r6, r8, asr #20
   445f0:	andeq	sl, r5, ip, ror #9
   445f4:	andeq	sl, r5, r0, ror r2
   445f8:	andeq	r0, r0, r2, ror #4
   445fc:	andeq	sl, r5, r4, lsl #8
   44600:	andeq	sl, r5, r4, lsl #25
   44604:	push	{r4, r5, r6, lr}
   44608:	sub	sp, sp, #16
   4460c:	ldr	r5, [pc, #108]	; 44680 <npth_sleep@plt+0x2ef90>
   44610:	mov	r3, #32
   44614:	cmp	r0, #0
   44618:	ldr	r2, [r5]
   4461c:	mov	r4, r1
   44620:	str	r2, [sp, #12]
   44624:	str	r3, [sp, #8]
   44628:	beq	44670 <npth_sleep@plt+0x2ef80>
   4462c:	ldr	r6, [r0, #60]	; 0x3c
   44630:	cmp	r6, #0
   44634:	beq	44670 <npth_sleep@plt+0x2ef80>
   44638:	add	r3, sp, #8
   4463c:	str	r3, [sp]
   44640:	mov	r2, #0
   44644:	mov	r3, r1
   44648:	ldr	r0, [r0, #64]	; 0x40
   4464c:	mov	r1, #5
   44650:	blx	r6
   44654:	ldr	r2, [sp, #12]
   44658:	ldr	r3, [r5]
   4465c:	mov	r0, r4
   44660:	cmp	r2, r3
   44664:	bne	4467c <npth_sleep@plt+0x2ef8c>
   44668:	add	sp, sp, #16
   4466c:	pop	{r4, r5, r6, pc}
   44670:	mov	r3, #63	; 0x3f
   44674:	strh	r3, [r4]
   44678:	b	44654 <npth_sleep@plt+0x2ef64>
   4467c:	bl	14a60 <__stack_chk_fail@plt>
   44680:	andeq	ip, r6, r8, lsr r8
   44684:	push	{r4, r5, r6, r7, r8, lr}
   44688:	sub	sp, sp, #56	; 0x38
   4468c:	ldr	r8, [pc, #120]	; 4470c <npth_sleep@plt+0x2f01c>
   44690:	subs	r4, r0, #0
   44694:	ldr	r3, [r8]
   44698:	str	r3, [sp, #52]	; 0x34
   4469c:	beq	446f0 <npth_sleep@plt+0x2f000>
   446a0:	ldr	r7, [pc, #104]	; 44710 <npth_sleep@plt+0x2f020>
   446a4:	add	r1, sp, #20
   446a8:	mov	r0, r4
   446ac:	ldr	r5, [r4, #80]	; 0x50
   446b0:	ldr	r6, [r4, #84]	; 0x54
   446b4:	bl	44604 <npth_sleep@plt+0x2ef14>
   446b8:	ldr	r3, [r4, #44]	; 0x2c
   446bc:	mov	r2, r6
   446c0:	str	r3, [sp, #8]
   446c4:	ldr	r3, [r4, #40]	; 0x28
   446c8:	mov	r1, r5
   446cc:	str	r3, [sp, #4]
   446d0:	ldr	r3, [r4, #52]	; 0x34
   446d4:	str	r3, [sp]
   446d8:	mov	r3, r0
   446dc:	mov	r0, r7
   446e0:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   446e4:	ldr	r4, [r4, #76]	; 0x4c
   446e8:	cmp	r4, #0
   446ec:	bne	446a4 <npth_sleep@plt+0x2efb4>
   446f0:	ldr	r2, [sp, #52]	; 0x34
   446f4:	ldr	r3, [r8]
   446f8:	cmp	r2, r3
   446fc:	bne	44708 <npth_sleep@plt+0x2f018>
   44700:	add	sp, sp, #56	; 0x38
   44704:	pop	{r4, r5, r6, r7, r8, pc}
   44708:	bl	14a60 <__stack_chk_fail@plt>
   4470c:	andeq	ip, r6, r8, lsr r8
   44710:	andeq	sl, r5, r0, lsl #10
   44714:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   44718:	mov	r4, r0
   4471c:	ldr	r7, [pc, #1204]	; 44bd8 <npth_sleep@plt+0x2f4e8>
   44720:	ldr	r6, [pc, #1204]	; 44bdc <npth_sleep@plt+0x2f4ec>
   44724:	sub	sp, sp, #24
   44728:	ldr	r0, [r7]
   4472c:	ldr	r3, [r6]
   44730:	cmp	r0, #0
   44734:	mov	r9, r1
   44738:	mov	r8, r2
   4473c:	str	r3, [sp, #20]
   44740:	bne	44884 <npth_sleep@plt+0x2f194>
   44744:	ldr	r5, [r4]
   44748:	cmp	r5, #1
   4474c:	beq	44a4c <npth_sleep@plt+0x2f35c>
   44750:	cmp	r5, #0
   44754:	bne	44b74 <npth_sleep@plt+0x2f484>
   44758:	ldr	r1, [r4, #40]	; 0x28
   4475c:	ldr	r2, [r4, #44]	; 0x2c
   44760:	cmp	r1, r2
   44764:	bhi	44b8c <npth_sleep@plt+0x2f49c>
   44768:	ldr	r0, [r4, #48]	; 0x30
   4476c:	sub	r2, r2, r1
   44770:	str	r2, [r4, #44]	; 0x2c
   44774:	add	r1, r0, r1
   44778:	bl	14850 <memmove@plt>
   4477c:	ldr	r2, [r4, #44]	; 0x2c
   44780:	str	r5, [r4, #40]	; 0x28
   44784:	cmp	r2, r8
   44788:	mov	r1, r2
   4478c:	bcs	4480c <npth_sleep@plt+0x2f11c>
   44790:	ldr	r3, [r4, #52]	; 0x34
   44794:	cmp	r3, #0
   44798:	beq	4480c <npth_sleep@plt+0x2f11c>
   4479c:	ldr	r3, [r7]
   447a0:	cmp	r3, #0
   447a4:	bne	44a54 <npth_sleep@plt+0x2f364>
   447a8:	cmp	r9, #0
   447ac:	beq	44a4c <npth_sleep@plt+0x2f35c>
   447b0:	ldr	r5, [r4, #76]	; 0x4c
   447b4:	cmp	r5, #0
   447b8:	beq	44ab0 <npth_sleep@plt+0x2f3c0>
   447bc:	ldr	r3, [r7]
   447c0:	cmp	r3, #0
   447c4:	bne	44ae0 <npth_sleep@plt+0x2f3f0>
   447c8:	ldr	r0, [r4, #48]	; 0x30
   447cc:	bl	149dc <gcry_free@plt>
   447d0:	ldr	r0, [r4, #72]	; 0x48
   447d4:	bl	149dc <gcry_free@plt>
   447d8:	mov	r2, #88	; 0x58
   447dc:	mov	r1, r5
   447e0:	mov	r0, r4
   447e4:	bl	1491c <memcpy@plt>
   447e8:	mov	r0, r5
   447ec:	bl	149dc <gcry_free@plt>
   447f0:	ldr	r3, [r7]
   447f4:	cmp	r3, #0
   447f8:	beq	44a4c <npth_sleep@plt+0x2f35c>
   447fc:	mov	r0, r4
   44800:	bl	44684 <npth_sleep@plt+0x2ef94>
   44804:	mvn	r0, #0
   44808:	b	4485c <npth_sleep@plt+0x2f16c>
   4480c:	cmp	r2, #0
   44810:	bne	44874 <npth_sleep@plt+0x2f184>
   44814:	ldr	r0, [r4, #56]	; 0x38
   44818:	cmp	r0, #0
   4481c:	bne	44b40 <npth_sleep@plt+0x2f450>
   44820:	ldr	r8, [r4, #60]	; 0x3c
   44824:	cmp	r8, #0
   44828:	beq	44a4c <npth_sleep@plt+0x2f35c>
   4482c:	ldr	r3, [r4, #52]	; 0x34
   44830:	cmp	r3, #0
   44834:	bne	44844 <npth_sleep@plt+0x2f154>
   44838:	ldr	r3, [r4, #56]	; 0x38
   4483c:	cmp	r3, #0
   44840:	beq	448b8 <npth_sleep@plt+0x2f1c8>
   44844:	cmp	r5, r1
   44848:	bcs	44a4c <npth_sleep@plt+0x2f35c>
   4484c:	ldr	r3, [r4, #48]	; 0x30
   44850:	add	r2, r5, #1
   44854:	str	r2, [r4, #40]	; 0x28
   44858:	ldrb	r0, [r3, r5]
   4485c:	ldr	r2, [sp, #20]
   44860:	ldr	r3, [r6]
   44864:	cmp	r2, r3
   44868:	bne	44b88 <npth_sleep@plt+0x2f498>
   4486c:	add	sp, sp, #24
   44870:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   44874:	ldr	r8, [r4, #60]	; 0x3c
   44878:	cmp	r8, #0
   4487c:	beq	44844 <npth_sleep@plt+0x2f154>
   44880:	b	4482c <npth_sleep@plt+0x2f13c>
   44884:	ldr	r0, [r4, #40]	; 0x28
   44888:	ldr	r3, [r4, #36]	; 0x24
   4488c:	ldr	r2, [r4, #44]	; 0x2c
   44890:	add	r1, r3, r0
   44894:	sub	r1, r1, r2
   44898:	sub	r2, r2, r0
   4489c:	str	r1, [sp, #4]
   448a0:	str	r2, [sp]
   448a4:	ldr	r0, [pc, #820]	; 44be0 <npth_sleep@plt+0x2f4f0>
   448a8:	ldr	r2, [r4, #84]	; 0x54
   448ac:	ldr	r1, [r4, #80]	; 0x50
   448b0:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   448b4:	b	44744 <npth_sleep@plt+0x2f054>
   448b8:	ldr	r3, [r4, #36]	; 0x24
   448bc:	ldr	r0, [r7]
   448c0:	sub	r3, r3, r2
   448c4:	cmp	r0, #0
   448c8:	str	r3, [sp, #12]
   448cc:	bne	44a68 <npth_sleep@plt+0x2f378>
   448d0:	cmp	r3, #0
   448d4:	beq	44ad8 <npth_sleep@plt+0x2f3e8>
   448d8:	ldr	r3, [r4, #48]	; 0x30
   448dc:	add	r2, sp, #12
   448e0:	add	r3, r3, r1
   448e4:	str	r2, [sp]
   448e8:	mov	r1, #3
   448ec:	ldr	r2, [r4, #76]	; 0x4c
   448f0:	ldr	r0, [r4, #64]	; 0x40
   448f4:	blx	r8
   448f8:	ldr	r1, [r4, #44]	; 0x2c
   448fc:	ldr	r3, [sp, #12]
   44900:	ldr	r2, [r7]
   44904:	add	r1, r1, r3
   44908:	cmp	r2, #0
   4490c:	str	r1, [r4, #44]	; 0x2c
   44910:	mov	r5, r0
   44914:	beq	44984 <npth_sleep@plt+0x2f294>
   44918:	cmp	r0, #0
   4491c:	ldr	r8, [r4, #80]	; 0x50
   44920:	ldr	sl, [r4, #84]	; 0x54
   44924:	beq	44bb4 <npth_sleep@plt+0x2f4c4>
   44928:	cmn	r0, #1
   4492c:	beq	44af4 <npth_sleep@plt+0x2f404>
   44930:	bl	15408 <gpg_strerror@plt>
   44934:	ldr	r3, [sp, #12]
   44938:	mov	r1, r8
   4493c:	str	r3, [sp, #4]
   44940:	mov	r2, sl
   44944:	mov	r3, r5
   44948:	str	r0, [sp]
   4494c:	ldr	r0, [pc, #656]	; 44be4 <npth_sleep@plt+0x2f4f4>
   44950:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44954:	ldr	r1, [r4, #44]	; 0x2c
   44958:	cmp	r1, #0
   4495c:	str	r5, [r4, #56]	; 0x38
   44960:	beq	44a4c <npth_sleep@plt+0x2f35c>
   44964:	ldr	r5, [r4, #40]	; 0x28
   44968:	cmp	r5, r1
   4496c:	bls	44844 <npth_sleep@plt+0x2f154>
   44970:	ldr	r3, [pc, #624]	; 44be8 <npth_sleep@plt+0x2f4f8>
   44974:	ldr	r2, [pc, #624]	; 44bec <npth_sleep@plt+0x2f4fc>
   44978:	ldr	r1, [pc, #624]	; 44bf0 <npth_sleep@plt+0x2f500>
   4497c:	ldr	r0, [pc, #624]	; 44bf4 <npth_sleep@plt+0x2f504>
   44980:	bl	156e4 <__assert_fail@plt>
   44984:	cmn	r0, #1
   44988:	bne	44abc <npth_sleep@plt+0x2f3cc>
   4498c:	mov	r3, #0
   44990:	add	r2, sp, #16
   44994:	str	r2, [sp]
   44998:	str	r3, [sp, #16]
   4499c:	ldr	r5, [r4, #60]	; 0x3c
   449a0:	ldr	r2, [r4, #76]	; 0x4c
   449a4:	mov	r1, #2
   449a8:	ldr	r0, [r4, #64]	; 0x40
   449ac:	blx	r5
   449b0:	cmp	r0, #0
   449b4:	bne	44b18 <npth_sleep@plt+0x2f428>
   449b8:	ldr	r0, [r4, #64]	; 0x40
   449bc:	cmp	r0, #0
   449c0:	beq	449d0 <npth_sleep@plt+0x2f2e0>
   449c4:	ldr	r3, [r4, #68]	; 0x44
   449c8:	cmp	r3, #0
   449cc:	bne	44b38 <npth_sleep@plt+0x2f448>
   449d0:	mov	r3, #0
   449d4:	mov	r2, #1
   449d8:	cmp	r9, #0
   449dc:	str	r3, [r4, #64]	; 0x40
   449e0:	str	r3, [r4, #60]	; 0x3c
   449e4:	str	r2, [r4, #52]	; 0x34
   449e8:	ldr	r1, [r4, #44]	; 0x2c
   449ec:	beq	44ac8 <npth_sleep@plt+0x2f3d8>
   449f0:	cmp	r1, r3
   449f4:	bne	44964 <npth_sleep@plt+0x2f274>
   449f8:	ldr	r5, [r4, #76]	; 0x4c
   449fc:	cmp	r5, r3
   44a00:	beq	44a4c <npth_sleep@plt+0x2f35c>
   44a04:	ldr	r3, [r7]
   44a08:	cmp	r3, #0
   44a0c:	bne	44ba0 <npth_sleep@plt+0x2f4b0>
   44a10:	ldr	r0, [r4, #48]	; 0x30
   44a14:	bl	149dc <gcry_free@plt>
   44a18:	ldr	r0, [r4, #72]	; 0x48
   44a1c:	bl	149dc <gcry_free@plt>
   44a20:	mov	r2, #88	; 0x58
   44a24:	mov	r1, r5
   44a28:	mov	r0, r4
   44a2c:	bl	1491c <memcpy@plt>
   44a30:	mov	r0, r5
   44a34:	bl	149dc <gcry_free@plt>
   44a38:	ldr	r3, [r7]
   44a3c:	cmp	r3, #0
   44a40:	beq	44a4c <npth_sleep@plt+0x2f35c>
   44a44:	mov	r0, r4
   44a48:	bl	44684 <npth_sleep@plt+0x2ef94>
   44a4c:	mvn	r0, #0
   44a50:	b	4485c <npth_sleep@plt+0x2f16c>
   44a54:	ldr	r2, [r4, #84]	; 0x54
   44a58:	ldr	r1, [r4, #80]	; 0x50
   44a5c:	ldr	r0, [pc, #404]	; 44bf8 <npth_sleep@plt+0x2f508>
   44a60:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44a64:	b	447a8 <npth_sleep@plt+0x2f0b8>
   44a68:	ldr	r2, [r4, #84]	; 0x54
   44a6c:	ldr	r1, [r4, #80]	; 0x50
   44a70:	ldr	r0, [pc, #388]	; 44bfc <npth_sleep@plt+0x2f50c>
   44a74:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44a78:	ldr	r3, [sp, #12]
   44a7c:	cmp	r3, #0
   44a80:	bne	44b2c <npth_sleep@plt+0x2f43c>
   44a84:	ldr	r2, [r7]
   44a88:	cmp	r2, #0
   44a8c:	beq	44ad4 <npth_sleep@plt+0x2f3e4>
   44a90:	ldr	r2, [pc, #360]	; 44c00 <npth_sleep@plt+0x2f510>
   44a94:	ldr	r0, [pc, #328]	; 44be4 <npth_sleep@plt+0x2f4f4>
   44a98:	strd	r2, [sp]
   44a9c:	ldr	r2, [r4, #84]	; 0x54
   44aa0:	ldr	r1, [r4, #80]	; 0x50
   44aa4:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44aa8:	ldr	r1, [r4, #44]	; 0x2c
   44aac:	b	44964 <npth_sleep@plt+0x2f274>
   44ab0:	str	r5, [r4, #52]	; 0x34
   44ab4:	mvn	r0, #0
   44ab8:	b	4485c <npth_sleep@plt+0x2f16c>
   44abc:	cmp	r0, #0
   44ac0:	bne	44958 <npth_sleep@plt+0x2f268>
   44ac4:	b	44964 <npth_sleep@plt+0x2f274>
   44ac8:	cmp	r1, #0
   44acc:	bne	44964 <npth_sleep@plt+0x2f274>
   44ad0:	b	44a4c <npth_sleep@plt+0x2f35c>
   44ad4:	ldr	r2, [r4, #44]	; 0x2c
   44ad8:	mov	r1, r2
   44adc:	b	44964 <npth_sleep@plt+0x2f274>
   44ae0:	ldr	r2, [r4, #84]	; 0x54
   44ae4:	ldr	r1, [r4, #80]	; 0x50
   44ae8:	ldr	r0, [pc, #276]	; 44c04 <npth_sleep@plt+0x2f514>
   44aec:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44af0:	b	447c8 <npth_sleep@plt+0x2f0d8>
   44af4:	ldr	r0, [pc, #268]	; 44c08 <npth_sleep@plt+0x2f518>
   44af8:	str	r3, [sp, #4]
   44afc:	str	r0, [sp]
   44b00:	mov	r3, r5
   44b04:	mov	r2, sl
   44b08:	mov	r1, r8
   44b0c:	ldr	r0, [pc, #208]	; 44be4 <npth_sleep@plt+0x2f4f4>
   44b10:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44b14:	b	4498c <npth_sleep@plt+0x2f29c>
   44b18:	bl	15408 <gpg_strerror@plt>
   44b1c:	mov	r1, r0
   44b20:	ldr	r0, [pc, #228]	; 44c0c <npth_sleep@plt+0x2f51c>
   44b24:	bl	3d484 <npth_sleep@plt+0x27d94>
   44b28:	b	449b8 <npth_sleep@plt+0x2f2c8>
   44b2c:	ldr	r8, [r4, #60]	; 0x3c
   44b30:	ldr	r1, [r4, #44]	; 0x2c
   44b34:	b	448d8 <npth_sleep@plt+0x2f1e8>
   44b38:	bl	149dc <gcry_free@plt>
   44b3c:	b	449d0 <npth_sleep@plt+0x2f2e0>
   44b40:	ldr	r3, [r7]
   44b44:	cmp	r3, #0
   44b48:	beq	44a4c <npth_sleep@plt+0x2f35c>
   44b4c:	ldr	r5, [r4, #80]	; 0x50
   44b50:	ldr	r4, [r4, #84]	; 0x54
   44b54:	bl	15408 <gpg_strerror@plt>
   44b58:	mov	r2, r4
   44b5c:	mov	r1, r5
   44b60:	mov	r3, r0
   44b64:	ldr	r0, [pc, #164]	; 44c10 <npth_sleep@plt+0x2f520>
   44b68:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44b6c:	mvn	r0, #0
   44b70:	b	4485c <npth_sleep@plt+0x2f16c>
   44b74:	ldr	r3, [pc, #108]	; 44be8 <npth_sleep@plt+0x2f4f8>
   44b78:	ldr	r2, [pc, #148]	; 44c14 <npth_sleep@plt+0x2f524>
   44b7c:	ldr	r1, [pc, #108]	; 44bf0 <npth_sleep@plt+0x2f500>
   44b80:	ldr	r0, [pc, #144]	; 44c18 <npth_sleep@plt+0x2f528>
   44b84:	bl	156e4 <__assert_fail@plt>
   44b88:	bl	14a60 <__stack_chk_fail@plt>
   44b8c:	ldr	r3, [pc, #84]	; 44be8 <npth_sleep@plt+0x2f4f8>
   44b90:	ldr	r2, [pc, #132]	; 44c1c <npth_sleep@plt+0x2f52c>
   44b94:	ldr	r1, [pc, #84]	; 44bf0 <npth_sleep@plt+0x2f500>
   44b98:	ldr	r0, [pc, #84]	; 44bf4 <npth_sleep@plt+0x2f504>
   44b9c:	bl	156e4 <__assert_fail@plt>
   44ba0:	ldr	r2, [r4, #84]	; 0x54
   44ba4:	ldr	r1, [r4, #80]	; 0x50
   44ba8:	ldr	r0, [pc, #112]	; 44c20 <npth_sleep@plt+0x2f530>
   44bac:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44bb0:	b	44a10 <npth_sleep@plt+0x2f320>
   44bb4:	ldr	r0, [pc, #68]	; 44c00 <npth_sleep@plt+0x2f510>
   44bb8:	str	r3, [sp, #4]
   44bbc:	str	r0, [sp]
   44bc0:	mov	r3, r5
   44bc4:	mov	r2, sl
   44bc8:	mov	r1, r8
   44bcc:	ldr	r0, [pc, #16]	; 44be4 <npth_sleep@plt+0x2f4f4>
   44bd0:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44bd4:	b	44aa8 <npth_sleep@plt+0x2f3b8>
   44bd8:	andeq	sp, r6, r8, asr #20
   44bdc:	andeq	ip, r6, r8, lsr r8
   44be0:	andeq	sl, r5, r8, lsr r5
   44be4:	andeq	sl, r5, r8, ror r6
   44be8:	andeq	sl, r5, r0, lsl #5
   44bec:	andeq	r0, r0, r4, ror r7
   44bf0:	andeq	sl, r5, r4, lsl #8
   44bf4:	andeq	sl, r5, r4, lsr #11
   44bf8:			; <UNDEFINED> instruction: 0x0005a5bc
   44bfc:	andeq	sl, r5, r8, asr #12
   44c00:	andeq	r5, r5, r4, lsl lr
   44c04:	andeq	sl, r5, r8, ror #11
   44c08:	andeq	sl, r5, r0, lsl r7
   44c0c:			; <UNDEFINED> instruction: 0x0005a6b8
   44c10:	andeq	sl, r5, ip, lsl r6
   44c14:	andeq	r0, r0, pc, ror #13
   44c18:	andeq	sl, r5, ip, lsl #11
   44c1c:	strdeq	r0, [r0], -r4
   44c20:	ldrdeq	sl, [r5], -r4
   44c24:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44c28:	subs	r7, r0, #0
   44c2c:	beq	44cec <npth_sleep@plt+0x2f5fc>
   44c30:	ldr	r8, [pc, #200]	; 44d00 <npth_sleep@plt+0x2f610>
   44c34:	ldr	r3, [r8]
   44c38:	cmp	r3, #0
   44c3c:	bne	44cc4 <npth_sleep@plt+0x2f5d4>
   44c40:	ldr	r3, [pc, #188]	; 44d04 <npth_sleep@plt+0x2f614>
   44c44:	ldr	r4, [r3]
   44c48:	cmp	r4, #0
   44c4c:	beq	44ce0 <npth_sleep@plt+0x2f5f0>
   44c50:	ldr	sl, [pc, #176]	; 44d08 <npth_sleep@plt+0x2f618>
   44c54:	mov	fp, #0
   44c58:	mvn	r9, #0
   44c5c:	ldr	r5, [r4, #4]
   44c60:	cmn	r5, #1
   44c64:	beq	44c9c <npth_sleep@plt+0x2f5ac>
   44c68:	add	r6, r4, #8
   44c6c:	mov	r0, r6
   44c70:	mov	r1, r7
   44c74:	bl	14760 <strcmp@plt>
   44c78:	cmp	r0, #0
   44c7c:	bne	44c9c <npth_sleep@plt+0x2f5ac>
   44c80:	ldr	r3, [r8]
   44c84:	cmp	r3, #0
   44c88:	bne	44cb0 <npth_sleep@plt+0x2f5c0>
   44c8c:	mov	r0, r5
   44c90:	bl	15660 <close@plt>
   44c94:	str	r9, [r4, #4]
   44c98:	mov	fp, r0
   44c9c:	ldr	r4, [r4]
   44ca0:	cmp	r4, #0
   44ca4:	bne	44c5c <npth_sleep@plt+0x2f56c>
   44ca8:	mov	r0, fp
   44cac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44cb0:	mov	r1, r6
   44cb4:	mov	r0, sl
   44cb8:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44cbc:	ldr	r5, [r4, #4]
   44cc0:	b	44c8c <npth_sleep@plt+0x2f59c>
   44cc4:	mov	r1, r7
   44cc8:	ldr	r0, [pc, #60]	; 44d0c <npth_sleep@plt+0x2f61c>
   44ccc:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44cd0:	ldr	r3, [pc, #44]	; 44d04 <npth_sleep@plt+0x2f614>
   44cd4:	ldr	r4, [r3]
   44cd8:	cmp	r4, #0
   44cdc:	bne	44c50 <npth_sleep@plt+0x2f560>
   44ce0:	mov	fp, r4
   44ce4:	mov	r0, fp
   44ce8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44cec:	ldr	r3, [pc, #28]	; 44d10 <npth_sleep@plt+0x2f620>
   44cf0:	mov	r2, #204	; 0xcc
   44cf4:	ldr	r1, [pc, #24]	; 44d14 <npth_sleep@plt+0x2f624>
   44cf8:	ldr	r0, [pc, #24]	; 44d18 <npth_sleep@plt+0x2f628>
   44cfc:	bl	156e4 <__assert_fail@plt>
   44d00:	andeq	sp, r6, r8, asr #20
   44d04:	ldrdeq	sp, [r6], -ip
   44d08:	andeq	sl, r5, r8, lsr r7
   44d0c:	andeq	sl, r5, ip, lsl r7
   44d10:	muleq	r5, r4, r2
   44d14:	andeq	sl, r5, r4, lsl #8
   44d18:	andeq	sl, r5, r4, lsl r7
   44d1c:	ldr	r3, [pc, #140]	; 44db0 <npth_sleep@plt+0x2f6c0>
   44d20:	push	{r4, r5, r6, lr}
   44d24:	cmp	r2, #0
   44d28:	mov	r6, r1
   44d2c:	mov	r5, r0
   44d30:	mov	r0, r1
   44d34:	mov	r1, #43	; 0x2b
   44d38:	movne	r4, #384	; 0x180
   44d3c:	moveq	r4, r3
   44d40:	bl	14fa0 <strchr@plt>
   44d44:	cmp	r0, #0
   44d48:	beq	44d70 <npth_sleep@plt+0x2f680>
   44d4c:	mov	r0, r5
   44d50:	bl	44c24 <npth_sleep@plt+0x2f534>
   44d54:	cmp	r0, #0
   44d58:	moveq	r1, #2
   44d5c:	bne	44da8 <npth_sleep@plt+0x2f6b8>
   44d60:	mov	r2, r4
   44d64:	mov	r0, r5
   44d68:	pop	{r4, r5, r6, lr}
   44d6c:	b	14d30 <open64@plt>
   44d70:	mov	r1, #119	; 0x77
   44d74:	mov	r0, r6
   44d78:	bl	14fa0 <strchr@plt>
   44d7c:	subs	r1, r0, #0
   44d80:	beq	44d60 <npth_sleep@plt+0x2f670>
   44d84:	mov	r0, r5
   44d88:	bl	44c24 <npth_sleep@plt+0x2f534>
   44d8c:	cmp	r0, #0
   44d90:	bne	44da8 <npth_sleep@plt+0x2f6b8>
   44d94:	mov	r2, r4
   44d98:	mov	r0, r5
   44d9c:	ldr	r1, [pc, #16]	; 44db4 <npth_sleep@plt+0x2f6c4>
   44da0:	pop	{r4, r5, r6, lr}
   44da4:	b	14d30 <open64@plt>
   44da8:	mvn	r0, #0
   44dac:	pop	{r4, r5, r6, pc}
   44db0:			; <UNDEFINED> instruction: 0x000001b6
   44db4:	andeq	r0, r0, r1, asr #4
   44db8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44dbc:	sub	sp, sp, #52	; 0x34
   44dc0:	ldr	r9, [pc, #564]	; 44ffc <npth_sleep@plt+0x2f90c>
   44dc4:	cmp	r1, #2
   44dc8:	mov	r5, r0
   44dcc:	ldr	ip, [r9]
   44dd0:	mov	r4, r2
   44dd4:	mov	r6, r3
   44dd8:	str	ip, [sp, #44]	; 0x2c
   44ddc:	beq	44f2c <npth_sleep@plt+0x2f83c>
   44de0:	cmp	r1, #3
   44de4:	beq	44ec4 <npth_sleep@plt+0x2f7d4>
   44de8:	cmp	r1, #4
   44dec:	bne	44f0c <npth_sleep@plt+0x2f81c>
   44df0:	ldr	sl, [pc, #520]	; 45000 <npth_sleep@plt+0x2f910>
   44df4:	orrs	r3, r0, r2
   44df8:	moveq	r3, #1
   44dfc:	ldr	r2, [sl]
   44e00:	movne	r3, #0
   44e04:	cmp	r6, #0
   44e08:	movne	r4, r3
   44e0c:	moveq	r4, #0
   44e10:	cmp	r2, #0
   44e14:	beq	44f70 <npth_sleep@plt+0x2f880>
   44e18:	cmp	r6, #0
   44e1c:	beq	44fc8 <npth_sleep@plt+0x2f8d8>
   44e20:	mov	r1, r6
   44e24:	ldr	r0, [pc, #472]	; 45004 <npth_sleep@plt+0x2f914>
   44e28:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44e2c:	cmp	r4, #0
   44e30:	beq	44f0c <npth_sleep@plt+0x2f81c>
   44e34:	ldr	r3, [sl]
   44e38:	cmp	r3, #0
   44e3c:	beq	44e4c <npth_sleep@plt+0x2f75c>
   44e40:	mov	r1, r6
   44e44:	ldr	r0, [pc, #444]	; 45008 <npth_sleep@plt+0x2f918>
   44e48:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44e4c:	ldr	r3, [pc, #440]	; 4500c <npth_sleep@plt+0x2f91c>
   44e50:	ldr	r4, [r3]
   44e54:	cmp	r4, #0
   44e58:	beq	44fe8 <npth_sleep@plt+0x2f8f8>
   44e5c:	ldr	fp, [pc, #428]	; 45010 <npth_sleep@plt+0x2f920>
   44e60:	mov	r8, #0
   44e64:	b	44e80 <npth_sleep@plt+0x2f790>
   44e68:	mov	r0, r5
   44e6c:	bl	14724 <fsync@plt>
   44e70:	mov	r8, r0
   44e74:	ldr	r4, [r4]
   44e78:	cmp	r4, #0
   44e7c:	beq	44f10 <npth_sleep@plt+0x2f820>
   44e80:	ldr	r5, [r4, #4]
   44e84:	cmn	r5, #1
   44e88:	beq	44e74 <npth_sleep@plt+0x2f784>
   44e8c:	add	r7, r4, #8
   44e90:	mov	r0, r7
   44e94:	mov	r1, r6
   44e98:	bl	14760 <strcmp@plt>
   44e9c:	cmp	r0, #0
   44ea0:	bne	44e74 <npth_sleep@plt+0x2f784>
   44ea4:	ldr	r3, [sl]
   44ea8:	cmp	r3, #0
   44eac:	beq	44e68 <npth_sleep@plt+0x2f778>
   44eb0:	mov	r1, r7
   44eb4:	mov	r0, fp
   44eb8:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44ebc:	ldr	r5, [r4, #4]
   44ec0:	b	44e68 <npth_sleep@plt+0x2f778>
   44ec4:	ldr	r3, [pc, #308]	; 45000 <npth_sleep@plt+0x2f910>
   44ec8:	ldr	r3, [r3]
   44ecc:	cmp	r3, #0
   44ed0:	bne	44f94 <npth_sleep@plt+0x2f8a4>
   44ed4:	cmp	r5, #0
   44ed8:	beq	44f0c <npth_sleep@plt+0x2f81c>
   44edc:	ldr	r2, [r5, #76]	; 0x4c
   44ee0:	cmp	r2, #0
   44ee4:	bne	44ef0 <npth_sleep@plt+0x2f800>
   44ee8:	b	44ff0 <npth_sleep@plt+0x2f900>
   44eec:	mov	r2, r3
   44ef0:	ldr	r3, [r2, #76]	; 0x4c
   44ef4:	cmp	r3, #0
   44ef8:	bne	44eec <npth_sleep@plt+0x2f7fc>
   44efc:	ldr	r3, [pc, #272]	; 45014 <npth_sleep@plt+0x2f924>
   44f00:	ldr	r1, [r2, #60]	; 0x3c
   44f04:	cmp	r1, r3
   44f08:	beq	44fd8 <npth_sleep@plt+0x2f8e8>
   44f0c:	mvn	r8, #0
   44f10:	ldr	r2, [sp, #44]	; 0x2c
   44f14:	ldr	r3, [r9]
   44f18:	mov	r0, r8
   44f1c:	cmp	r2, r3
   44f20:	bne	44ff8 <npth_sleep@plt+0x2f908>
   44f24:	add	sp, sp, #52	; 0x34
   44f28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44f2c:	ldr	r3, [pc, #204]	; 45000 <npth_sleep@plt+0x2f910>
   44f30:	ldr	r3, [r3]
   44f34:	cmp	r3, #0
   44f38:	bne	44f7c <npth_sleep@plt+0x2f88c>
   44f3c:	orrs	r3, r5, r4
   44f40:	moveq	r3, #1
   44f44:	movne	r3, #0
   44f48:	cmp	r6, #0
   44f4c:	moveq	r3, #0
   44f50:	cmp	r3, #0
   44f54:	beq	44f0c <npth_sleep@plt+0x2f81c>
   44f58:	mov	r0, r6
   44f5c:	bl	44c24 <npth_sleep@plt+0x2f534>
   44f60:	adds	r0, r0, #0
   44f64:	movne	r0, #1
   44f68:	rsb	r8, r0, #0
   44f6c:	b	44f10 <npth_sleep@plt+0x2f820>
   44f70:	cmp	r4, #0
   44f74:	bne	44e4c <npth_sleep@plt+0x2f75c>
   44f78:	b	44f0c <npth_sleep@plt+0x2f81c>
   44f7c:	cmp	r6, #0
   44f80:	ldr	r1, [pc, #144]	; 45018 <npth_sleep@plt+0x2f928>
   44f84:	ldr	r0, [pc, #144]	; 4501c <npth_sleep@plt+0x2f92c>
   44f88:	movne	r1, r6
   44f8c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44f90:	b	44f3c <npth_sleep@plt+0x2f84c>
   44f94:	cmp	r0, #0
   44f98:	mvneq	r6, #0
   44f9c:	add	r1, sp, #12
   44fa0:	ldrdne	r6, [r0, #80]	; 0x50
   44fa4:	moveq	r7, r6
   44fa8:	bl	44604 <npth_sleep@plt+0x2ef14>
   44fac:	str	r4, [sp]
   44fb0:	mov	r2, r7
   44fb4:	mov	r1, r6
   44fb8:	mov	r3, r0
   44fbc:	ldr	r0, [pc, #92]	; 45020 <npth_sleep@plt+0x2f930>
   44fc0:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44fc4:	b	44ed4 <npth_sleep@plt+0x2f7e4>
   44fc8:	ldr	r1, [pc, #84]	; 45024 <npth_sleep@plt+0x2f934>
   44fcc:	ldr	r0, [pc, #48]	; 45004 <npth_sleep@plt+0x2f914>
   44fd0:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   44fd4:	b	44f0c <npth_sleep@plt+0x2f81c>
   44fd8:	ldr	r3, [r2, #64]	; 0x40
   44fdc:	mov	r8, #0
   44fe0:	str	r4, [r3, #8]
   44fe4:	b	44f10 <npth_sleep@plt+0x2f820>
   44fe8:	mov	r8, r4
   44fec:	b	44f10 <npth_sleep@plt+0x2f820>
   44ff0:	mov	r2, r5
   44ff4:	b	44efc <npth_sleep@plt+0x2f80c>
   44ff8:	bl	14a60 <__stack_chk_fail@plt>
   44ffc:	andeq	ip, r6, r8, lsr r8
   45000:	andeq	sp, r6, r8, asr #20
   45004:	andeq	sl, r5, r0, lsr #15
   45008:	andeq	sl, r5, r0, asr #15
   4500c:	ldrdeq	sp, [r6], -ip
   45010:	ldrdeq	sl, [r5], -ip
   45014:	andeq	r4, r4, ip, lsr #1
   45018:	andeq	r6, r5, ip, lsr r0
   4501c:	andeq	sl, r5, r4, asr r7
   45020:	andeq	sl, r5, r8, ror r7
   45024:	strdeq	sl, [r5], -r8
   45028:	cmp	r0, #0
   4502c:	bxeq	lr
   45030:	ldr	r2, [r0, #76]	; 0x4c
   45034:	cmp	r2, #0
   45038:	bne	45044 <npth_sleep@plt+0x2f954>
   4503c:	b	45068 <npth_sleep@plt+0x2f978>
   45040:	mov	r2, r3
   45044:	ldr	r3, [r2, #76]	; 0x4c
   45048:	cmp	r3, #0
   4504c:	bne	45040 <npth_sleep@plt+0x2f950>
   45050:	ldr	r3, [pc, #48]	; 45088 <npth_sleep@plt+0x2f998>
   45054:	ldr	r1, [r2, #60]	; 0x3c
   45058:	cmp	r1, r3
   4505c:	beq	45070 <npth_sleep@plt+0x2f980>
   45060:	mov	r0, #0
   45064:	bx	lr
   45068:	mov	r2, r0
   4506c:	b	45050 <npth_sleep@plt+0x2f960>
   45070:	ldr	r0, [r2, #64]	; 0x40
   45074:	ldr	r3, [r0, #16]
   45078:	cmp	r3, #0
   4507c:	bne	45060 <npth_sleep@plt+0x2f970>
   45080:	add	r0, r0, #20
   45084:	bx	lr
   45088:	andeq	r4, r4, ip, lsr #1
   4508c:	ldr	r3, [pc, #32]	; 450b4 <npth_sleep@plt+0x2f9c4>
   45090:	ldr	r3, [r3]
   45094:	cmp	r3, #0
   45098:	beq	450ac <npth_sleep@plt+0x2f9bc>
   4509c:	push	{r4, lr}
   450a0:	bl	44684 <npth_sleep@plt+0x2ef94>
   450a4:	mov	r0, #0
   450a8:	pop	{r4, pc}
   450ac:	mov	r0, #0
   450b0:	bx	lr
   450b4:	andeq	sp, r6, r8, asr #20
   450b8:	cmp	r0, #3
   450bc:	push	{r4, r5, r6, lr}
   450c0:	bhi	45120 <npth_sleep@plt+0x2fa30>
   450c4:	cmp	r1, #0
   450c8:	mov	r5, r1
   450cc:	beq	45134 <npth_sleep@plt+0x2fa44>
   450d0:	mov	r6, r0
   450d4:	mov	r1, #88	; 0x58
   450d8:	mov	r0, #1
   450dc:	bl	15528 <gcry_xcalloc@plt>
   450e0:	mov	r4, r0
   450e4:	mov	r0, r5
   450e8:	str	r6, [r4]
   450ec:	bl	1467c <gcry_xmalloc@plt>
   450f0:	ldr	r1, [pc, #68]	; 4513c <npth_sleep@plt+0x2fa4c>
   450f4:	mov	r2, #0
   450f8:	str	r5, [r4, #36]	; 0x24
   450fc:	ldr	r3, [r1, #4]
   45100:	str	r2, [r4, #84]	; 0x54
   45104:	add	r3, r3, #1
   45108:	str	r3, [r1, #4]
   4510c:	str	r3, [r4, #80]	; 0x50
   45110:	str	r2, [r4, #72]	; 0x48
   45114:	str	r0, [r4, #48]	; 0x30
   45118:	mov	r0, r4
   4511c:	pop	{r4, r5, r6, pc}
   45120:	ldr	r3, [pc, #24]	; 45140 <npth_sleep@plt+0x2fa50>
   45124:	mov	r2, #1104	; 0x450
   45128:	ldr	r1, [pc, #20]	; 45144 <npth_sleep@plt+0x2fa54>
   4512c:	ldr	r0, [pc, #20]	; 45148 <npth_sleep@plt+0x2fa58>
   45130:	bl	156e4 <__assert_fail@plt>
   45134:	ldr	r0, [pc, #16]	; 4514c <npth_sleep@plt+0x2fa5c>
   45138:	bl	3d58c <npth_sleep@plt+0x27e9c>
   4513c:	ldrdeq	sp, [r6], -ip
   45140:	andeq	sl, r5, r8, lsr #5
   45144:	andeq	sl, r5, r4, lsl #8
   45148:	andeq	sl, r5, r0, lsl #16
   4514c:	andeq	sl, r5, r4, ror #16
   45150:	mov	r3, r1
   45154:	push	{r4, r5, r6, r7, r8, lr}
   45158:	mov	r1, #119	; 0x77
   4515c:	sub	sp, sp, #8
   45160:	mov	r6, r0
   45164:	mov	r0, r3
   45168:	mov	r7, r2
   4516c:	bl	14fa0 <strchr@plt>
   45170:	mov	r1, #8192	; 0x2000
   45174:	cmp	r0, #0
   45178:	movne	r0, #2
   4517c:	moveq	r0, #0
   45180:	bl	450b8 <npth_sleep@plt+0x2f9c8>
   45184:	mov	r5, r0
   45188:	mov	r0, #44	; 0x2c
   4518c:	bl	1467c <gcry_xmalloc@plt>
   45190:	mov	ip, #1
   45194:	mov	r1, ip
   45198:	ldr	r3, [pc, #144]	; 45230 <npth_sleep@plt+0x2fb40>
   4519c:	mvn	r2, #0
   451a0:	str	r6, [sp]
   451a4:	mov	r4, r0
   451a8:	add	r8, r0, #20
   451ac:	mov	r0, r8
   451b0:	str	r6, [r4]
   451b4:	str	r7, [r4, #4]
   451b8:	str	ip, [r4, #16]
   451bc:	bl	150a8 <__sprintf_chk@plt>
   451c0:	ldr	r1, [pc, #108]	; 45234 <npth_sleep@plt+0x2fb44>
   451c4:	mov	r3, #0
   451c8:	ldr	r2, [pc, #104]	; 45238 <npth_sleep@plt+0x2fb48>
   451cc:	ldr	r1, [r1]
   451d0:	str	r4, [r5, #64]	; 0x40
   451d4:	cmp	r1, r3
   451d8:	str	r2, [r5, #60]	; 0x3c
   451dc:	str	r3, [r4, #12]
   451e0:	str	r3, [r4, #4]
   451e4:	str	r3, [r4, #8]
   451e8:	beq	45210 <npth_sleep@plt+0x2fb20>
   451ec:	ldr	r0, [pc, #72]	; 4523c <npth_sleep@plt+0x2fb4c>
   451f0:	cmp	r7, #0
   451f4:	ldr	r1, [r5, #80]	; 0x50
   451f8:	ldr	r2, [r5, #84]	; 0x54
   451fc:	ldr	r3, [pc, #60]	; 45240 <npth_sleep@plt+0x2fb50>
   45200:	str	r8, [sp]
   45204:	movne	r3, r0
   45208:	ldr	r0, [pc, #52]	; 45244 <npth_sleep@plt+0x2fb54>
   4520c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   45210:	mov	r3, #0
   45214:	mov	r2, #1
   45218:	mov	r1, #3
   4521c:	mov	r0, r5
   45220:	bl	44db8 <npth_sleep@plt+0x2f6c8>
   45224:	mov	r0, r5
   45228:	add	sp, sp, #8
   4522c:	pop	{r4, r5, r6, r7, r8, pc}
   45230:	muleq	r5, r0, r8
   45234:	andeq	sp, r6, r8, asr #20
   45238:	andeq	r4, r4, ip, lsr #1
   4523c:	andeq	sl, r5, ip, lsl #17
   45240:	andeq	r5, r5, r8, asr r2
   45244:	muleq	r5, r8, r8
   45248:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4524c:	subs	r7, r1, #0
   45250:	ldr	r8, [pc, #684]	; 45504 <npth_sleep@plt+0x2fe14>
   45254:	sub	sp, sp, #48	; 0x30
   45258:	mov	r4, r0
   4525c:	ldr	r1, [r8]
   45260:	mov	r9, r2
   45264:	mov	r6, r3
   45268:	str	r1, [sp, #44]	; 0x2c
   4526c:	beq	453b4 <npth_sleep@plt+0x2fcc4>
   45270:	cmp	r0, #0
   45274:	beq	45314 <npth_sleep@plt+0x2fc24>
   45278:	ldrb	r3, [r0]
   4527c:	cmp	r3, #45	; 0x2d
   45280:	beq	45308 <npth_sleep@plt+0x2fc18>
   45284:	mov	r2, #1
   45288:	mov	r1, #0
   4528c:	mov	r0, r4
   45290:	bl	3ef94 <npth_sleep@plt+0x298a4>
   45294:	cmn	r0, #1
   45298:	bne	45468 <npth_sleep@plt+0x2fd78>
   4529c:	cmp	r9, #0
   452a0:	bne	453c4 <npth_sleep@plt+0x2fcd4>
   452a4:	ldr	r3, [pc, #604]	; 45508 <npth_sleep@plt+0x2fe18>
   452a8:	ldr	r5, [r3]
   452ac:	cmp	r5, #0
   452b0:	beq	452e0 <npth_sleep@plt+0x2fbf0>
   452b4:	ldr	r7, [r5, #4]
   452b8:	cmn	r7, #1
   452bc:	beq	452d4 <npth_sleep@plt+0x2fbe4>
   452c0:	mov	r1, r4
   452c4:	add	r0, r5, #8
   452c8:	bl	14760 <strcmp@plt>
   452cc:	cmp	r0, #0
   452d0:	beq	4547c <npth_sleep@plt+0x2fd8c>
   452d4:	ldr	r5, [r5]
   452d8:	cmp	r5, #0
   452dc:	bne	452b4 <npth_sleep@plt+0x2fbc4>
   452e0:	ldr	sl, [pc, #548]	; 4550c <npth_sleep@plt+0x2fe1c>
   452e4:	ldr	r3, [sl]
   452e8:	cmp	r3, #0
   452ec:	bne	454e0 <npth_sleep@plt+0x2fdf0>
   452f0:	mov	r1, r6
   452f4:	mov	r2, #0
   452f8:	mov	r0, r4
   452fc:	bl	44d1c <npth_sleep@plt+0x2f62c>
   45300:	mov	r7, r0
   45304:	b	453d8 <npth_sleep@plt+0x2fce8>
   45308:	ldrb	r3, [r0, #1]
   4530c:	cmp	r3, #0
   45310:	bne	45284 <npth_sleep@plt+0x2fb94>
   45314:	ldr	r3, [pc, #500]	; 45510 <npth_sleep@plt+0x2fe20>
   45318:	cmp	r9, #0
   4531c:	mov	r1, #8192	; 0x2000
   45320:	mov	r0, r9
   45324:	moveq	r7, #0
   45328:	ldr	r4, [pc, #484]	; 45514 <npth_sleep@plt+0x2fe24>
   4532c:	movne	r4, r3
   45330:	bl	450b8 <npth_sleep@plt+0x2f9c8>
   45334:	ldr	sl, [pc, #464]	; 4550c <npth_sleep@plt+0x2fe1c>
   45338:	mov	r6, r0
   4533c:	mov	r0, r4
   45340:	bl	14f58 <strlen@plt>
   45344:	mov	r9, r0
   45348:	add	r0, r0, #24
   4534c:	bl	1467c <gcry_xmalloc@plt>
   45350:	mov	r3, #1
   45354:	add	r2, r9, r3
   45358:	mov	r1, r4
   4535c:	str	r7, [r0]
   45360:	str	r3, [r0, #16]
   45364:	mov	r5, r0
   45368:	add	r0, r0, #20
   4536c:	bl	1491c <memcpy@plt>
   45370:	ldr	r3, [sl]
   45374:	ldr	r2, [pc, #412]	; 45518 <npth_sleep@plt+0x2fe28>
   45378:	cmp	r3, #0
   4537c:	mov	r3, #0
   45380:	str	r5, [r6, #64]	; 0x40
   45384:	str	r2, [r6, #60]	; 0x3c
   45388:	str	r3, [r5, #12]
   4538c:	str	r3, [r5, #4]
   45390:	str	r3, [r5, #8]
   45394:	bne	45430 <npth_sleep@plt+0x2fd40>
   45398:	ldr	r2, [sp, #44]	; 0x2c
   4539c:	ldr	r3, [r8]
   453a0:	mov	r0, r6
   453a4:	cmp	r2, r3
   453a8:	bne	45500 <npth_sleep@plt+0x2fe10>
   453ac:	add	sp, sp, #48	; 0x30
   453b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   453b4:	cmp	r0, #0
   453b8:	bne	4529c <npth_sleep@plt+0x2fbac>
   453bc:	mov	r6, #0
   453c0:	b	45398 <npth_sleep@plt+0x2fca8>
   453c4:	mov	r1, r6
   453c8:	ldr	r2, [sp, #80]	; 0x50
   453cc:	mov	r0, r4
   453d0:	bl	44d1c <npth_sleep@plt+0x2f62c>
   453d4:	mov	r7, r0
   453d8:	cmn	r7, #1
   453dc:	beq	453bc <npth_sleep@plt+0x2fccc>
   453e0:	ldr	sl, [pc, #292]	; 4550c <npth_sleep@plt+0x2fe1c>
   453e4:	mov	r1, #8192	; 0x2000
   453e8:	mov	r0, r9
   453ec:	bl	450b8 <npth_sleep@plt+0x2f9c8>
   453f0:	mov	r6, r0
   453f4:	mov	r0, r4
   453f8:	bl	14f58 <strlen@plt>
   453fc:	add	r0, r0, #24
   45400:	bl	1467c <gcry_xmalloc@plt>
   45404:	mov	r3, #0
   45408:	mov	r1, r4
   4540c:	str	r3, [r0, #16]
   45410:	str	r7, [r0]
   45414:	mov	r5, r0
   45418:	add	r0, r0, #20
   4541c:	bl	14c88 <strcpy@plt>
   45420:	mov	r0, r4
   45424:	bl	151f8 <gcry_xstrdup@plt>
   45428:	str	r0, [r6, #72]	; 0x48
   4542c:	b	45370 <npth_sleep@plt+0x2fc80>
   45430:	add	r1, sp, #12
   45434:	mov	r0, r6
   45438:	ldr	r7, [r6, #80]	; 0x50
   4543c:	ldr	r9, [r6, #84]	; 0x54
   45440:	bl	44604 <npth_sleep@plt+0x2ef14>
   45444:	ldr	r3, [r5]
   45448:	mov	r2, r9
   4544c:	str	r3, [sp, #4]
   45450:	mov	r1, r7
   45454:	mov	r3, r4
   45458:	str	r0, [sp]
   4545c:	ldr	r0, [pc, #184]	; 4551c <npth_sleep@plt+0x2fe2c>
   45460:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   45464:	b	45398 <npth_sleep@plt+0x2fca8>
   45468:	mov	r1, r6
   4546c:	mov	r2, #0
   45470:	bl	45150 <npth_sleep@plt+0x2fa60>
   45474:	mov	r6, r0
   45478:	b	45398 <npth_sleep@plt+0x2fca8>
   4547c:	ldr	sl, [pc, #136]	; 4550c <npth_sleep@plt+0x2fe1c>
   45480:	mvn	r3, #0
   45484:	str	r3, [r5, #4]
   45488:	ldr	r3, [sl]
   4548c:	cmp	r3, #0
   45490:	bne	454f0 <npth_sleep@plt+0x2fe00>
   45494:	mov	r6, #0
   45498:	mov	r2, #0
   4549c:	mov	r3, #0
   454a0:	str	r6, [sp]
   454a4:	mov	r0, r7
   454a8:	bl	14c28 <lseek64@plt>
   454ac:	mvn	r3, #0
   454b0:	mvn	r2, #0
   454b4:	cmp	r1, r3
   454b8:	cmpeq	r0, r2
   454bc:	bne	453e4 <npth_sleep@plt+0x2fcf4>
   454c0:	bl	15084 <__errno_location@plt>
   454c4:	ldr	r0, [r0]
   454c8:	bl	14dcc <strerror@plt>
   454cc:	mov	r1, r7
   454d0:	mov	r2, r0
   454d4:	ldr	r0, [pc, #68]	; 45520 <npth_sleep@plt+0x2fe30>
   454d8:	bl	3d484 <npth_sleep@plt+0x27d94>
   454dc:	b	45398 <npth_sleep@plt+0x2fca8>
   454e0:	mov	r1, r4
   454e4:	ldr	r0, [pc, #56]	; 45524 <npth_sleep@plt+0x2fe34>
   454e8:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   454ec:	b	452f0 <npth_sleep@plt+0x2fc00>
   454f0:	mov	r1, r4
   454f4:	ldr	r0, [pc, #44]	; 45528 <npth_sleep@plt+0x2fe38>
   454f8:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   454fc:	b	45494 <npth_sleep@plt+0x2fda4>
   45500:	bl	14a60 <__stack_chk_fail@plt>
   45504:	andeq	ip, r6, r8, lsr r8
   45508:	ldrdeq	sp, [r6], -ip
   4550c:	andeq	sp, r6, r8, asr #20
   45510:	andeq	sl, r5, r4, asr #3
   45514:	ldrdeq	sl, [r5], -r0
   45518:	andeq	r4, r4, ip, lsr #1
   4551c:	andeq	sl, r5, r0, lsl r9
   45520:	ldrdeq	sl, [r5], -r8
   45524:	strdeq	sl, [r5], -r0
   45528:			; <UNDEFINED> instruction: 0x0005a8b4
   4552c:	ldr	r3, [pc, #324]	; 45678 <npth_sleep@plt+0x2ff88>
   45530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45534:	sub	sp, sp, #52	; 0x34
   45538:	ldr	r3, [r3]
   4553c:	mov	r6, #0
   45540:	subs	r4, r0, #0
   45544:	str	r6, [sp, #8]
   45548:	str	r3, [sp, #44]	; 0x2c
   4554c:	beq	45650 <npth_sleep@plt+0x2ff60>
   45550:	ldr	r8, [pc, #292]	; 4567c <npth_sleep@plt+0x2ff8c>
   45554:	ldr	sl, [pc, #292]	; 45680 <npth_sleep@plt+0x2ff90>
   45558:	ldr	r9, [pc, #292]	; 45684 <npth_sleep@plt+0x2ff94>
   4555c:	b	455e4 <npth_sleep@plt+0x2fef4>
   45560:	ldr	r7, [r4, #60]	; 0x3c
   45564:	cmp	r7, #0
   45568:	beq	455ac <npth_sleep@plt+0x2febc>
   4556c:	add	r3, sp, #8
   45570:	ldr	r2, [r4, #76]	; 0x4c
   45574:	ldr	r0, [r4, #64]	; 0x40
   45578:	mov	r1, #2
   4557c:	str	r3, [sp]
   45580:	mov	r3, #0
   45584:	blx	r7
   45588:	subs	r7, r0, #0
   4558c:	beq	455ac <npth_sleep@plt+0x2febc>
   45590:	mov	r0, r6
   45594:	bl	15408 <gpg_strerror@plt>
   45598:	mov	r1, r0
   4559c:	mov	r0, r9
   455a0:	bl	3d484 <npth_sleep@plt+0x27d94>
   455a4:	cmp	r6, #0
   455a8:	moveq	r6, r7
   455ac:	ldr	r0, [r4, #72]	; 0x48
   455b0:	bl	149dc <gcry_free@plt>
   455b4:	ldr	r0, [r4, #48]	; 0x30
   455b8:	cmp	r0, #0
   455bc:	beq	455d4 <npth_sleep@plt+0x2fee4>
   455c0:	ldr	r2, [r4, #36]	; 0x24
   455c4:	mov	r1, #0
   455c8:	bl	150f0 <memset@plt>
   455cc:	ldr	r0, [r4, #48]	; 0x30
   455d0:	bl	149dc <gcry_free@plt>
   455d4:	mov	r0, r4
   455d8:	bl	149dc <gcry_free@plt>
   455dc:	subs	r4, r5, #0
   455e0:	beq	45654 <npth_sleep@plt+0x2ff64>
   455e4:	ldr	r3, [r4]
   455e8:	ldr	r5, [r4, #76]	; 0x4c
   455ec:	cmp	r3, #2
   455f0:	beq	4562c <npth_sleep@plt+0x2ff3c>
   455f4:	ldr	r3, [r8]
   455f8:	cmp	r3, #0
   455fc:	beq	45560 <npth_sleep@plt+0x2fe70>
   45600:	add	r1, sp, #12
   45604:	mov	r0, r4
   45608:	ldr	r7, [r4, #80]	; 0x50
   4560c:	ldr	fp, [r4, #84]	; 0x54
   45610:	bl	44604 <npth_sleep@plt+0x2ef14>
   45614:	mov	r2, fp
   45618:	mov	r1, r7
   4561c:	mov	r3, r0
   45620:	mov	r0, sl
   45624:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   45628:	b	45560 <npth_sleep@plt+0x2fe70>
   4562c:	mov	r0, r4
   45630:	bl	43f90 <npth_sleep@plt+0x2e8a0>
   45634:	subs	r6, r0, #0
   45638:	beq	455f4 <npth_sleep@plt+0x2ff04>
   4563c:	bl	15408 <gpg_strerror@plt>
   45640:	mov	r1, r0
   45644:	ldr	r0, [pc, #60]	; 45688 <npth_sleep@plt+0x2ff98>
   45648:	bl	3d484 <npth_sleep@plt+0x27d94>
   4564c:	b	455f4 <npth_sleep@plt+0x2ff04>
   45650:	mov	r6, r4
   45654:	ldr	r3, [pc, #28]	; 45678 <npth_sleep@plt+0x2ff88>
   45658:	ldr	r2, [sp, #44]	; 0x2c
   4565c:	mov	r0, r6
   45660:	ldr	r3, [r3]
   45664:	cmp	r2, r3
   45668:	bne	45674 <npth_sleep@plt+0x2ff84>
   4566c:	add	sp, sp, #52	; 0x34
   45670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45674:	bl	14a60 <__stack_chk_fail@plt>
   45678:	andeq	ip, r6, r8, lsr r8
   4567c:	andeq	sp, r6, r8, asr #20
   45680:	andeq	sl, r5, ip, asr r9
   45684:	andeq	sl, r5, r8, ror r9
   45688:	andeq	sl, r5, r8, lsr r9
   4568c:	push	{r4, r5, r6, r7, r8, lr}
   45690:	sub	sp, sp, #16
   45694:	ldr	r8, [pc, #172]	; 45748 <npth_sleep@plt+0x30058>
   45698:	subs	r7, r0, #0
   4569c:	ldr	r3, [r8]
   456a0:	str	r3, [sp, #12]
   456a4:	beq	456f0 <npth_sleep@plt+0x30000>
   456a8:	ldr	r3, [r7]
   456ac:	cmp	r3, #2
   456b0:	beq	45710 <npth_sleep@plt+0x30020>
   456b4:	mov	r4, r7
   456b8:	add	r6, sp, #8
   456bc:	ldr	r5, [r4, #60]	; 0x3c
   456c0:	ldr	r2, [r4, #76]	; 0x4c
   456c4:	cmp	r5, #0
   456c8:	moveq	r4, r2
   456cc:	beq	456e8 <npth_sleep@plt+0x2fff8>
   456d0:	ldr	r0, [r4, #64]	; 0x40
   456d4:	mov	r3, #0
   456d8:	str	r6, [sp]
   456dc:	mov	r1, #6
   456e0:	blx	r5
   456e4:	ldr	r4, [r4, #76]	; 0x4c
   456e8:	cmp	r4, #0
   456ec:	bne	456bc <npth_sleep@plt+0x2ffcc>
   456f0:	mov	r0, r7
   456f4:	bl	4552c <npth_sleep@plt+0x2fe3c>
   456f8:	ldr	r2, [sp, #12]
   456fc:	ldr	r3, [r8]
   45700:	cmp	r2, r3
   45704:	bne	45744 <npth_sleep@plt+0x30054>
   45708:	add	sp, sp, #16
   4570c:	pop	{r4, r5, r6, r7, r8, pc}
   45710:	ldr	r3, [r7, #72]	; 0x48
   45714:	cmp	r3, #0
   45718:	beq	45734 <npth_sleep@plt+0x30044>
   4571c:	ldrb	r2, [r3]
   45720:	cmp	r2, #0
   45724:	beq	456b4 <npth_sleep@plt+0x2ffc4>
   45728:	mov	r0, r3
   4572c:	bl	15474 <remove@plt>
   45730:	b	456b4 <npth_sleep@plt+0x2ffc4>
   45734:	bl	45028 <npth_sleep@plt+0x2f938>
   45738:	subs	r3, r0, #0
   4573c:	beq	456b4 <npth_sleep@plt+0x2ffc4>
   45740:	b	4571c <npth_sleep@plt+0x3002c>
   45744:	bl	14a60 <__stack_chk_fail@plt>
   45748:	andeq	ip, r6, r8, lsr r8
   4574c:	mov	r1, #8192	; 0x2000
   45750:	mov	r0, #3
   45754:	b	450b8 <npth_sleep@plt+0x2f9c8>
   45758:	push	{r4, r5, r6, lr}
   4575c:	mov	r4, r0
   45760:	mov	r0, #1
   45764:	mov	r6, r1
   45768:	bl	450b8 <npth_sleep@plt+0x2f9c8>
   4576c:	ldr	r3, [r0, #36]	; 0x24
   45770:	cmp	r3, r6
   45774:	bne	457b0 <npth_sleep@plt+0x300c0>
   45778:	cmp	r6, #0
   4577c:	addne	r5, r4, r6
   45780:	subne	r5, r5, #1
   45784:	subne	r3, r4, #1
   45788:	rsbne	lr, r4, #1
   4578c:	beq	457a8 <npth_sleep@plt+0x300b8>
   45790:	add	r2, lr, r3
   45794:	ldrb	ip, [r3, #1]!
   45798:	ldr	r1, [r0, #48]	; 0x30
   4579c:	cmp	r3, r5
   457a0:	strb	ip, [r1, r2]
   457a4:	bne	45790 <npth_sleep@plt+0x300a0>
   457a8:	str	r6, [r0, #44]	; 0x2c
   457ac:	pop	{r4, r5, r6, pc}
   457b0:	ldr	r3, [pc, #12]	; 457c4 <npth_sleep@plt+0x300d4>
   457b4:	ldr	r2, [pc, #12]	; 457c8 <npth_sleep@plt+0x300d8>
   457b8:	ldr	r1, [pc, #12]	; 457cc <npth_sleep@plt+0x300dc>
   457bc:	ldr	r0, [pc, #12]	; 457d0 <npth_sleep@plt+0x300e0>
   457c0:	bl	156e4 <__assert_fail@plt>
   457c4:			; <UNDEFINED> instruction: 0x0005a2b4
   457c8:	andeq	r0, r0, sl, asr #9
   457cc:	andeq	sl, r5, r4, lsl #8
   457d0:	muleq	r5, ip, r9
   457d4:	cmp	r0, #0
   457d8:	beq	45810 <npth_sleep@plt+0x30120>
   457dc:	ldrb	r3, [r0]
   457e0:	cmp	r3, #45	; 0x2d
   457e4:	bne	457f4 <npth_sleep@plt+0x30104>
   457e8:	ldrb	r3, [r0, #1]
   457ec:	cmp	r3, #0
   457f0:	beq	45810 <npth_sleep@plt+0x30120>
   457f4:	push	{r4, lr}
   457f8:	mov	r2, #1
   457fc:	mov	r1, #0
   45800:	bl	3ef94 <npth_sleep@plt+0x298a4>
   45804:	adds	r0, r0, #1
   45808:	movne	r0, #1
   4580c:	pop	{r4, pc}
   45810:	mov	r0, #1
   45814:	bx	lr
   45818:	push	{lr}		; (str lr, [sp, #-4]!)
   4581c:	sub	sp, sp, #12
   45820:	mov	r2, #0
   45824:	str	r2, [sp]
   45828:	ldr	r3, [pc, #12]	; 4583c <npth_sleep@plt+0x3014c>
   4582c:	mov	r1, #1
   45830:	bl	45248 <npth_sleep@plt+0x2fb58>
   45834:	add	sp, sp, #12
   45838:	pop	{pc}		; (ldr pc, [sp], #4)
   4583c:	ldrdeq	r5, [r5], -r0
   45840:	push	{lr}		; (str lr, [sp, #-4]!)
   45844:	sub	sp, sp, #12
   45848:	ldr	r3, [pc, #20]	; 45864 <npth_sleep@plt+0x30174>
   4584c:	str	r1, [sp]
   45850:	mov	r2, #2
   45854:	mov	r1, #1
   45858:	bl	45248 <npth_sleep@plt+0x2fb58>
   4585c:	add	sp, sp, #12
   45860:	pop	{pc}		; (ldr pc, [sp], #4)
   45864:			; <UNDEFINED> instruction: 0x0005a9b0
   45868:	push	{lr}		; (str lr, [sp, #-4]!)
   4586c:	sub	sp, sp, #12
   45870:	mov	r1, #0
   45874:	str	r1, [sp]
   45878:	ldr	r3, [pc, #12]	; 4588c <npth_sleep@plt+0x3019c>
   4587c:	mov	r2, #2
   45880:	bl	45248 <npth_sleep@plt+0x2fb58>
   45884:	add	sp, sp, #12
   45888:	pop	{pc}		; (ldr pc, [sp], #4)
   4588c:	strdeq	r5, [r5], -r4
   45890:	mov	r2, #0
   45894:	b	45150 <npth_sleep@plt+0x2fa60>
   45898:	mov	r2, #1
   4589c:	b	45150 <npth_sleep@plt+0x2fa60>
   458a0:	mov	r3, r1
   458a4:	push	{r4, r5, r6, r7, r8, lr}
   458a8:	mov	r1, #119	; 0x77
   458ac:	sub	sp, sp, #8
   458b0:	mov	r6, r0
   458b4:	mov	r0, r3
   458b8:	mov	r7, r2
   458bc:	bl	14fa0 <strchr@plt>
   458c0:	mov	r1, #8192	; 0x2000
   458c4:	cmp	r0, #0
   458c8:	movne	r0, #2
   458cc:	moveq	r0, #0
   458d0:	bl	450b8 <npth_sleep@plt+0x2f9c8>
   458d4:	mov	r5, r0
   458d8:	mov	r0, #54	; 0x36
   458dc:	bl	146d0 <gcry_malloc@plt>
   458e0:	mov	ip, #1
   458e4:	mov	r1, ip
   458e8:	ldr	r3, [pc, #120]	; 45968 <npth_sleep@plt+0x30278>
   458ec:	mvn	r2, #0
   458f0:	str	r6, [sp]
   458f4:	mov	r4, r0
   458f8:	add	r8, r0, #20
   458fc:	mov	r0, r8
   45900:	str	r6, [r4]
   45904:	str	r7, [r4, #4]
   45908:	str	ip, [r4, #16]
   4590c:	bl	150a8 <__sprintf_chk@plt>
   45910:	ldr	r1, [pc, #84]	; 4596c <npth_sleep@plt+0x3027c>
   45914:	mov	r3, #0
   45918:	ldr	r2, [pc, #80]	; 45970 <npth_sleep@plt+0x30280>
   4591c:	ldr	r1, [r1]
   45920:	str	r4, [r5, #64]	; 0x40
   45924:	cmp	r1, r3
   45928:	str	r2, [r5, #60]	; 0x3c
   4592c:	str	r3, [r4, #12]
   45930:	str	r3, [r4, #8]
   45934:	beq	4595c <npth_sleep@plt+0x3026c>
   45938:	ldr	r0, [pc, #52]	; 45974 <npth_sleep@plt+0x30284>
   4593c:	cmp	r7, #0
   45940:	ldr	r1, [r5, #80]	; 0x50
   45944:	ldr	r2, [r5, #84]	; 0x54
   45948:	ldr	r3, [pc, #40]	; 45978 <npth_sleep@plt+0x30288>
   4594c:	str	r8, [sp]
   45950:	movne	r3, r0
   45954:	ldr	r0, [pc, #32]	; 4597c <npth_sleep@plt+0x3028c>
   45958:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   4595c:	mov	r0, r5
   45960:	add	sp, sp, #8
   45964:	pop	{r4, r5, r6, r7, r8, pc}
   45968:			; <UNDEFINED> instruction: 0x0005a9b4
   4596c:	andeq	sp, r6, r8, asr #20
   45970:	andeq	r4, r4, ip, asr #7
   45974:	andeq	sl, r5, ip, lsl #17
   45978:	andeq	r5, r5, r8, asr r2
   4597c:			; <UNDEFINED> instruction: 0x0005a9bc
   45980:	b	45890 <npth_sleep@plt+0x301a0>
   45984:	push	{r4, r5, r6, r7, r8, lr}
   45988:	sub	sp, sp, #48	; 0x30
   4598c:	ldr	r4, [pc, #212]	; 45a68 <npth_sleep@plt+0x30378>
   45990:	cmp	r1, #1
   45994:	ldr	ip, [r4]
   45998:	str	ip, [sp, #44]	; 0x2c
   4599c:	beq	459bc <npth_sleep@plt+0x302cc>
   459a0:	bl	44db8 <npth_sleep@plt+0x2f6c8>
   459a4:	ldr	r2, [sp, #44]	; 0x2c
   459a8:	ldr	r3, [r4]
   459ac:	cmp	r2, r3
   459b0:	bne	45a64 <npth_sleep@plt+0x30374>
   459b4:	add	sp, sp, #48	; 0x30
   459b8:	pop	{r4, r5, r6, r7, r8, pc}
   459bc:	ldr	r3, [pc, #168]	; 45a6c <npth_sleep@plt+0x3037c>
   459c0:	mov	r5, r0
   459c4:	mov	r6, r2
   459c8:	ldr	r3, [r3]
   459cc:	cmp	r3, #0
   459d0:	bne	45a14 <npth_sleep@plt+0x30324>
   459d4:	cmp	r5, #0
   459d8:	beq	45a0c <npth_sleep@plt+0x3031c>
   459dc:	ldr	r2, [r5, #76]	; 0x4c
   459e0:	cmp	r2, #0
   459e4:	bne	459f0 <npth_sleep@plt+0x30300>
   459e8:	b	45a4c <npth_sleep@plt+0x3035c>
   459ec:	mov	r2, r3
   459f0:	ldr	r3, [r2, #76]	; 0x4c
   459f4:	cmp	r3, #0
   459f8:	bne	459ec <npth_sleep@plt+0x302fc>
   459fc:	ldr	r3, [pc, #108]	; 45a70 <npth_sleep@plt+0x30380>
   45a00:	ldr	r1, [r2, #60]	; 0x3c
   45a04:	cmp	r1, r3
   45a08:	beq	45a54 <npth_sleep@plt+0x30364>
   45a0c:	mvn	r0, #0
   45a10:	b	459a4 <npth_sleep@plt+0x302b4>
   45a14:	cmp	r0, #0
   45a18:	mvneq	r7, #0
   45a1c:	add	r1, sp, #12
   45a20:	ldrne	r7, [r0, #80]	; 0x50
   45a24:	ldrne	r8, [r0, #84]	; 0x54
   45a28:	moveq	r8, r7
   45a2c:	bl	44604 <npth_sleep@plt+0x2ef14>
   45a30:	str	r6, [sp]
   45a34:	mov	r2, r8
   45a38:	mov	r1, r7
   45a3c:	mov	r3, r0
   45a40:	ldr	r0, [pc, #44]	; 45a74 <npth_sleep@plt+0x30384>
   45a44:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   45a48:	b	459d4 <npth_sleep@plt+0x302e4>
   45a4c:	mov	r2, r5
   45a50:	b	459fc <npth_sleep@plt+0x3030c>
   45a54:	ldr	r3, [r2, #64]	; 0x40
   45a58:	mov	r0, #0
   45a5c:	str	r6, [r3, #4]
   45a60:	b	459a4 <npth_sleep@plt+0x302b4>
   45a64:	bl	14a60 <__stack_chk_fail@plt>
   45a68:	andeq	ip, r6, r8, lsr r8
   45a6c:	andeq	sp, r6, r8, asr #20
   45a70:	andeq	r4, r4, ip, lsr #1
   45a74:	ldrdeq	sl, [r5], -r8
   45a78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45a7c:	sub	sp, sp, #48	; 0x30
   45a80:	ldr	r7, [pc, #492]	; 45c74 <npth_sleep@plt+0x30584>
   45a84:	ldr	lr, [r0]
   45a88:	mov	ip, #0
   45a8c:	cmp	lr, #2
   45a90:	ldr	lr, [r7]
   45a94:	mov	r4, r0
   45a98:	mov	r6, r1
   45a9c:	mov	r9, r2
   45aa0:	mov	r8, r3
   45aa4:	str	lr, [sp, #44]	; 0x2c
   45aa8:	str	ip, [sp, #8]
   45aac:	beq	45c34 <npth_sleep@plt+0x30544>
   45ab0:	ldr	r3, [r4, #84]	; 0x54
   45ab4:	cmp	r3, #63	; 0x3f
   45ab8:	bgt	45c4c <npth_sleep@plt+0x3055c>
   45abc:	mov	r0, #88	; 0x58
   45ac0:	bl	1467c <gcry_xmalloc@plt>
   45ac4:	mov	r2, #88	; 0x58
   45ac8:	mov	r1, r4
   45acc:	mov	r5, r0
   45ad0:	bl	1491c <memcpy@plt>
   45ad4:	ldr	r0, [r4, #72]	; 0x48
   45ad8:	cmp	r0, #0
   45adc:	beq	45ae4 <npth_sleep@plt+0x303f4>
   45ae0:	bl	151f8 <gcry_xstrdup@plt>
   45ae4:	ldr	r2, [r4]
   45ae8:	mov	r3, #0
   45aec:	cmp	r2, #3
   45af0:	str	r0, [r5, #72]	; 0x48
   45af4:	str	r3, [r4, #60]	; 0x3c
   45af8:	str	r3, [r4, #64]	; 0x40
   45afc:	str	r3, [r4, #68]	; 0x44
   45b00:	str	r3, [r4, #52]	; 0x34
   45b04:	beq	45be0 <npth_sleep@plt+0x304f0>
   45b08:	cmp	r2, #1
   45b0c:	moveq	r2, #8192	; 0x2000
   45b10:	ldrne	r0, [r4, #36]	; 0x24
   45b14:	moveq	r0, r2
   45b18:	streq	r3, [r4]
   45b1c:	streq	r2, [r4, #36]	; 0x24
   45b20:	bl	1467c <gcry_xmalloc@plt>
   45b24:	ldr	sl, [pc, #332]	; 45c78 <npth_sleep@plt+0x30588>
   45b28:	ldr	r3, [r5, #24]
   45b2c:	ldr	r1, [r5, #16]
   45b30:	ldr	r2, [r5, #20]
   45b34:	adds	r1, r3, r1
   45b38:	ldr	r3, [r5, #28]
   45b3c:	str	r5, [r4, #76]	; 0x4c
   45b40:	ldr	ip, [sl]
   45b44:	ldr	r5, [r5, #84]	; 0x54
   45b48:	adc	r3, r3, r2
   45b4c:	str	r9, [r4, #64]	; 0x40
   45b50:	str	r8, [r4, #68]	; 0x44
   45b54:	mov	r9, #0
   45b58:	mov	r8, #0
   45b5c:	add	r5, r5, #1
   45b60:	str	r3, [r4, #28]
   45b64:	cmp	ip, #0
   45b68:	mov	r3, #0
   45b6c:	str	r6, [r4, #60]	; 0x3c
   45b70:	str	r1, [r4, #24]
   45b74:	str	r5, [r4, #84]	; 0x54
   45b78:	strd	r8, [r4, #16]
   45b7c:	strd	r8, [r4, #8]
   45b80:	str	r3, [r4, #44]	; 0x2c
   45b84:	str	r3, [r4, #40]	; 0x28
   45b88:	str	r3, [r4, #32]
   45b8c:	str	r0, [r4, #48]	; 0x30
   45b90:	bne	45bf4 <npth_sleep@plt+0x30504>
   45b94:	cmp	r6, #0
   45b98:	moveq	r5, r6
   45b9c:	beq	45bc4 <npth_sleep@plt+0x304d4>
   45ba0:	add	r3, sp, #8
   45ba4:	str	r3, [sp]
   45ba8:	mov	r1, #1
   45bac:	mov	r3, #0
   45bb0:	ldr	r2, [r4, #76]	; 0x4c
   45bb4:	ldr	r0, [r4, #64]	; 0x40
   45bb8:	blx	r6
   45bbc:	subs	r5, r0, #0
   45bc0:	bne	45c5c <npth_sleep@plt+0x3056c>
   45bc4:	ldr	r2, [sp, #44]	; 0x2c
   45bc8:	ldr	r3, [r7]
   45bcc:	mov	r0, r5
   45bd0:	cmp	r2, r3
   45bd4:	bne	45c70 <npth_sleep@plt+0x30580>
   45bd8:	add	sp, sp, #48	; 0x30
   45bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   45be0:	mov	r3, #2
   45be4:	mov	r0, #8192	; 0x2000
   45be8:	str	r3, [r4]
   45bec:	str	r0, [r4, #36]	; 0x24
   45bf0:	b	45b20 <npth_sleep@plt+0x30430>
   45bf4:	add	r1, sp, #12
   45bf8:	mov	r0, r4
   45bfc:	ldr	r6, [r4, #80]	; 0x50
   45c00:	bl	44604 <npth_sleep@plt+0x2ef14>
   45c04:	mov	r2, r5
   45c08:	mov	r1, r6
   45c0c:	mov	r3, r0
   45c10:	ldr	r0, [pc, #100]	; 45c7c <npth_sleep@plt+0x3058c>
   45c14:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   45c18:	ldr	r3, [sl]
   45c1c:	cmp	r3, #0
   45c20:	beq	45c2c <npth_sleep@plt+0x3053c>
   45c24:	mov	r0, r4
   45c28:	bl	44684 <npth_sleep@plt+0x2ef94>
   45c2c:	ldr	r6, [r4, #60]	; 0x3c
   45c30:	b	45b94 <npth_sleep@plt+0x304a4>
   45c34:	bl	43f90 <npth_sleep@plt+0x2e8a0>
   45c38:	subs	r5, r0, #0
   45c3c:	bne	45bc4 <npth_sleep@plt+0x304d4>
   45c40:	ldr	r3, [r4, #84]	; 0x54
   45c44:	cmp	r3, #63	; 0x3f
   45c48:	ble	45abc <npth_sleep@plt+0x303cc>
   45c4c:	ldr	r0, [pc, #44]	; 45c80 <npth_sleep@plt+0x30590>
   45c50:	bl	3d484 <npth_sleep@plt+0x27d94>
   45c54:	mov	r5, #89	; 0x59
   45c58:	b	45bc4 <npth_sleep@plt+0x304d4>
   45c5c:	bl	15408 <gpg_strerror@plt>
   45c60:	mov	r1, r0
   45c64:	ldr	r0, [pc, #24]	; 45c84 <npth_sleep@plt+0x30594>
   45c68:	bl	3d484 <npth_sleep@plt+0x27d94>
   45c6c:	b	45bc4 <npth_sleep@plt+0x304d4>
   45c70:	bl	14a60 <__stack_chk_fail@plt>
   45c74:	andeq	ip, r6, r8, lsr r8
   45c78:	andeq	sp, r6, r8, asr #20
   45c7c:	andeq	sl, r5, r0, lsr sl
   45c80:	andeq	sl, r5, r0, lsl #20
   45c84:	andeq	sl, r5, r8, asr #20
   45c88:	mov	r3, #0
   45c8c:	b	45a78 <npth_sleep@plt+0x30388>
   45c90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45c94:	mov	r6, r1
   45c98:	ldr	sl, [pc, #596]	; 45ef4 <npth_sleep@plt+0x30804>
   45c9c:	ldr	r9, [pc, #596]	; 45ef8 <npth_sleep@plt+0x30808>
   45ca0:	sub	sp, sp, #48	; 0x30
   45ca4:	ldr	r3, [sl]
   45ca8:	ldr	r1, [r9]
   45cac:	cmp	r3, #0
   45cb0:	mov	r3, #0
   45cb4:	mov	r8, r2
   45cb8:	str	r1, [sp, #44]	; 0x2c
   45cbc:	str	r3, [sp, #8]
   45cc0:	mov	r7, r0
   45cc4:	bne	45df4 <npth_sleep@plt+0x30704>
   45cc8:	ldr	r2, [r7]
   45ccc:	bic	r3, r2, #2
   45cd0:	cmp	r3, #1
   45cd4:	bne	45d04 <npth_sleep@plt+0x30614>
   45cd8:	ldr	r3, [r7, #76]	; 0x4c
   45cdc:	cmp	r3, #0
   45ce0:	bne	45ec0 <npth_sleep@plt+0x307d0>
   45ce4:	mov	r5, #0
   45ce8:	ldr	r2, [sp, #44]	; 0x2c
   45cec:	ldr	r3, [r9]
   45cf0:	mov	r0, r5
   45cf4:	cmp	r2, r3
   45cf8:	bne	45ed4 <npth_sleep@plt+0x307e4>
   45cfc:	add	sp, sp, #48	; 0x30
   45d00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   45d04:	ldr	r5, [r7, #60]	; 0x3c
   45d08:	cmp	r5, #0
   45d0c:	movne	r4, r7
   45d10:	bne	45d70 <npth_sleep@plt+0x30680>
   45d14:	ldr	r4, [r7, #76]	; 0x4c
   45d18:	cmp	r4, #0
   45d1c:	beq	45ed8 <npth_sleep@plt+0x307e8>
   45d20:	ldr	r0, [r7, #48]	; 0x30
   45d24:	bl	149dc <gcry_free@plt>
   45d28:	ldr	r0, [r7, #72]	; 0x48
   45d2c:	bl	149dc <gcry_free@plt>
   45d30:	mov	r0, r7
   45d34:	mov	r2, #88	; 0x58
   45d38:	mov	r1, r4
   45d3c:	bl	1491c <memcpy@plt>
   45d40:	mov	r0, r4
   45d44:	bl	149dc <gcry_free@plt>
   45d48:	b	45ce8 <npth_sleep@plt+0x305f8>
   45d4c:	cmp	r8, #0
   45d50:	beq	45d8c <npth_sleep@plt+0x3069c>
   45d54:	ldr	r3, [r4, #64]	; 0x40
   45d58:	cmp	r3, r8
   45d5c:	beq	45d8c <npth_sleep@plt+0x3069c>
   45d60:	ldr	r4, [r4, #76]	; 0x4c
   45d64:	cmp	r4, #0
   45d68:	beq	45d84 <npth_sleep@plt+0x30694>
   45d6c:	ldr	r5, [r4, #60]	; 0x3c
   45d70:	cmp	r6, r5
   45d74:	beq	45d4c <npth_sleep@plt+0x3065c>
   45d78:	ldr	r4, [r4, #76]	; 0x4c
   45d7c:	cmp	r4, #0
   45d80:	bne	45d6c <npth_sleep@plt+0x3067c>
   45d84:	ldr	r0, [pc, #368]	; 45efc <npth_sleep@plt+0x3080c>
   45d88:	bl	3d58c <npth_sleep@plt+0x27e9c>
   45d8c:	cmp	r2, #2
   45d90:	beq	45e84 <npth_sleep@plt+0x30794>
   45d94:	cmp	r5, #0
   45d98:	ldr	r0, [r4, #64]	; 0x40
   45d9c:	beq	45dc4 <npth_sleep@plt+0x306d4>
   45da0:	add	r3, sp, #8
   45da4:	ldr	r2, [r4, #76]	; 0x4c
   45da8:	mov	r1, #2
   45dac:	str	r3, [sp]
   45db0:	mov	r3, #0
   45db4:	blx	r5
   45db8:	subs	r5, r0, #0
   45dbc:	bne	45eac <npth_sleep@plt+0x307bc>
   45dc0:	ldr	r0, [r4, #64]	; 0x40
   45dc4:	cmp	r0, #0
   45dc8:	beq	45dd8 <npth_sleep@plt+0x306e8>
   45dcc:	ldr	r3, [r4, #68]	; 0x44
   45dd0:	cmp	r3, #0
   45dd4:	bne	45e20 <npth_sleep@plt+0x30730>
   45dd8:	cmp	r7, r4
   45ddc:	ldr	r4, [r4, #76]	; 0x4c
   45de0:	beq	45e30 <npth_sleep@plt+0x30740>
   45de4:	cmp	r4, #0
   45de8:	beq	45e18 <npth_sleep@plt+0x30728>
   45dec:	ldr	r0, [pc, #268]	; 45f00 <npth_sleep@plt+0x30810>
   45df0:	bl	3d58c <npth_sleep@plt+0x27e9c>
   45df4:	add	r1, sp, #12
   45df8:	ldrd	r4, [r0, #80]	; 0x50
   45dfc:	bl	44604 <npth_sleep@plt+0x2ef14>
   45e00:	mov	r2, r5
   45e04:	mov	r1, r4
   45e08:	mov	r3, r0
   45e0c:	ldr	r0, [pc, #240]	; 45f04 <npth_sleep@plt+0x30814>
   45e10:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   45e14:	b	45cc8 <npth_sleep@plt+0x305d8>
   45e18:	ldr	r0, [pc, #232]	; 45f08 <npth_sleep@plt+0x30818>
   45e1c:	bl	3d58c <npth_sleep@plt+0x27e9c>
   45e20:	bl	149dc <gcry_free@plt>
   45e24:	mov	r3, #0
   45e28:	str	r3, [r4, #64]	; 0x40
   45e2c:	b	45dd8 <npth_sleep@plt+0x306e8>
   45e30:	cmp	r4, #0
   45e34:	beq	45eec <npth_sleep@plt+0x307fc>
   45e38:	ldr	r0, [r7, #48]	; 0x30
   45e3c:	bl	149dc <gcry_free@plt>
   45e40:	ldr	r0, [r7, #72]	; 0x48
   45e44:	bl	149dc <gcry_free@plt>
   45e48:	mov	r2, #88	; 0x58
   45e4c:	mov	r1, r4
   45e50:	mov	r0, r7
   45e54:	bl	1491c <memcpy@plt>
   45e58:	mov	r0, r4
   45e5c:	bl	149dc <gcry_free@plt>
   45e60:	ldr	r3, [sl]
   45e64:	cmp	r3, #0
   45e68:	beq	45ce4 <npth_sleep@plt+0x305f4>
   45e6c:	ldr	r2, [r7, #84]	; 0x54
   45e70:	ldr	r1, [r7, #80]	; 0x50
   45e74:	ldr	r0, [pc, #144]	; 45f0c <npth_sleep@plt+0x3081c>
   45e78:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   45e7c:	mov	r5, #0
   45e80:	b	45ce8 <npth_sleep@plt+0x305f8>
   45e84:	mov	r0, r4
   45e88:	bl	43f90 <npth_sleep@plt+0x2e8a0>
   45e8c:	subs	r5, r0, #0
   45e90:	ldreq	r5, [r4, #60]	; 0x3c
   45e94:	beq	45d94 <npth_sleep@plt+0x306a4>
   45e98:	bl	15408 <gpg_strerror@plt>
   45e9c:	mov	r1, r0
   45ea0:	ldr	r0, [pc, #104]	; 45f10 <npth_sleep@plt+0x30820>
   45ea4:	bl	3d484 <npth_sleep@plt+0x27d94>
   45ea8:	b	45ce8 <npth_sleep@plt+0x305f8>
   45eac:	bl	15408 <gpg_strerror@plt>
   45eb0:	mov	r1, r0
   45eb4:	ldr	r0, [pc, #88]	; 45f14 <npth_sleep@plt+0x30824>
   45eb8:	bl	3d484 <npth_sleep@plt+0x27d94>
   45ebc:	b	45ce8 <npth_sleep@plt+0x305f8>
   45ec0:	ldr	r3, [pc, #80]	; 45f18 <npth_sleep@plt+0x30828>
   45ec4:	ldr	r2, [pc, #80]	; 45f1c <npth_sleep@plt+0x3082c>
   45ec8:	ldr	r1, [pc, #80]	; 45f20 <npth_sleep@plt+0x30830>
   45ecc:	ldr	r0, [pc, #80]	; 45f24 <npth_sleep@plt+0x30834>
   45ed0:	bl	156e4 <__assert_fail@plt>
   45ed4:	bl	14a60 <__stack_chk_fail@plt>
   45ed8:	ldr	r3, [pc, #56]	; 45f18 <npth_sleep@plt+0x30828>
   45edc:	mov	r2, #1680	; 0x690
   45ee0:	ldr	r1, [pc, #56]	; 45f20 <npth_sleep@plt+0x30830>
   45ee4:	ldr	r0, [pc, #60]	; 45f28 <npth_sleep@plt+0x30838>
   45ee8:	bl	156e4 <__assert_fail@plt>
   45eec:	ldr	r0, [pc, #56]	; 45f2c <npth_sleep@plt+0x3083c>
   45ef0:	bl	3d58c <npth_sleep@plt+0x27e9c>
   45ef4:	andeq	sp, r6, r8, asr #20
   45ef8:	andeq	ip, r6, r8, lsr r8
   45efc:	andeq	sl, r5, r8, ror #22
   45f00:	andeq	sl, r5, r4, lsr fp
   45f04:	andeq	sl, r5, r4, ror #20
   45f08:	andeq	sl, r5, r8, lsl #22
   45f0c:	andeq	sl, r5, ip, ror #21
   45f10:	andeq	sl, r5, ip, lsl #21
   45f14:			; <UNDEFINED> instruction: 0x0005a6b8
   45f18:	andeq	sl, r5, ip, asr #5
   45f1c:	andeq	r0, r0, sl, lsl #13
   45f20:	andeq	sl, r5, r4, lsl #8
   45f24:	andeq	sl, r5, ip, ror sl
   45f28:	andeq	sl, r5, r8, lsl #21
   45f2c:			; <UNDEFINED> instruction: 0x0005aabc
   45f30:	ldr	r3, [r0]
   45f34:	push	{r4, r6, r7, lr}
   45f38:	sub	r3, r3, #2
   45f3c:	cmp	r3, #1
   45f40:	bls	46004 <npth_sleep@plt+0x30914>
   45f44:	ldr	r3, [r0, #40]	; 0x28
   45f48:	ldr	r2, [r0, #44]	; 0x2c
   45f4c:	mov	r4, r0
   45f50:	cmp	r3, r2
   45f54:	bhi	45ff0 <npth_sleep@plt+0x30900>
   45f58:	ldrd	r6, [r0, #8]
   45f5c:	orrs	r1, r6, r7
   45f60:	bne	45fa0 <npth_sleep@plt+0x308b0>
   45f64:	cmp	r3, r2
   45f68:	bcs	45fb8 <npth_sleep@plt+0x308c8>
   45f6c:	ldr	r0, [r4, #48]	; 0x30
   45f70:	add	r1, r3, #1
   45f74:	str	r1, [r4, #40]	; 0x28
   45f78:	ldrb	r0, [r0, r3]
   45f7c:	cmp	r2, r1
   45f80:	bcc	45fdc <npth_sleep@plt+0x308ec>
   45f84:	ldr	r3, [r4, #16]
   45f88:	ldr	r2, [r4, #20]
   45f8c:	adds	r3, r3, #1
   45f90:	adc	r2, r2, #0
   45f94:	str	r3, [r4, #16]
   45f98:	str	r2, [r4, #20]
   45f9c:	pop	{r4, r6, r7, pc}
   45fa0:	ldrd	r0, [r0, #16]
   45fa4:	cmp	r0, r6
   45fa8:	sbcs	r1, r1, r7
   45fac:	blt	45f64 <npth_sleep@plt+0x30874>
   45fb0:	mvn	r0, #0
   45fb4:	pop	{r4, r6, r7, pc}
   45fb8:	mov	r2, #1
   45fbc:	mov	r1, r2
   45fc0:	mov	r0, r4
   45fc4:	bl	44714 <npth_sleep@plt+0x2f024>
   45fc8:	cmn	r0, #1
   45fcc:	beq	45fb0 <npth_sleep@plt+0x308c0>
   45fd0:	ldr	r1, [r4, #40]	; 0x28
   45fd4:	ldr	r2, [r4, #44]	; 0x2c
   45fd8:	b	45f7c <npth_sleep@plt+0x3088c>
   45fdc:	ldr	r3, [pc, #40]	; 4600c <npth_sleep@plt+0x3091c>
   45fe0:	ldr	r2, [pc, #40]	; 46010 <npth_sleep@plt+0x30920>
   45fe4:	ldr	r1, [pc, #40]	; 46014 <npth_sleep@plt+0x30924>
   45fe8:	ldr	r0, [pc, #40]	; 46018 <npth_sleep@plt+0x30928>
   45fec:	bl	156e4 <__assert_fail@plt>
   45ff0:	ldr	r3, [pc, #20]	; 4600c <npth_sleep@plt+0x3091c>
   45ff4:	ldr	r2, [pc, #32]	; 4601c <npth_sleep@plt+0x3092c>
   45ff8:	ldr	r1, [pc, #20]	; 46014 <npth_sleep@plt+0x30924>
   45ffc:	ldr	r0, [pc, #20]	; 46018 <npth_sleep@plt+0x30928>
   46000:	bl	156e4 <__assert_fail@plt>
   46004:	ldr	r0, [pc, #20]	; 46020 <npth_sleep@plt+0x30930>
   46008:	bl	3d58c <npth_sleep@plt+0x27e9c>
   4600c:	andeq	sl, r5, r0, ror #5
   46010:			; <UNDEFINED> instruction: 0x000007b9
   46014:	andeq	sl, r5, r4, lsl #8
   46018:	andeq	sl, r5, r4, lsr #11
   4601c:	andeq	r0, r0, sp, lsr #15
   46020:	muleq	r5, r8, fp
   46024:	ldr	r3, [r0]
   46028:	push	{r4, r5, r6, r7, r8, lr}
   4602c:	sub	r3, r3, #2
   46030:	cmp	r3, #1
   46034:	bls	4616c <npth_sleep@plt+0x30a7c>
   46038:	mov	r6, r2
   4603c:	ldrd	r2, [r0, #8]
   46040:	mov	r7, r0
   46044:	mov	r5, r1
   46048:	orrs	r3, r2, r3
   4604c:	beq	46094 <npth_sleep@plt+0x309a4>
   46050:	cmp	r6, #0
   46054:	beq	46164 <npth_sleep@plt+0x30a74>
   46058:	mov	r4, #0
   4605c:	b	46074 <npth_sleep@plt+0x30984>
   46060:	cmp	r5, #0
   46064:	add	r4, r4, #1
   46068:	strbne	r0, [r5], #1
   4606c:	cmp	r4, r6
   46070:	beq	460b0 <npth_sleep@plt+0x309c0>
   46074:	mov	r0, r7
   46078:	bl	45f30 <npth_sleep@plt+0x30840>
   4607c:	cmn	r0, #1
   46080:	bne	46060 <npth_sleep@plt+0x30970>
   46084:	cmp	r4, #0
   46088:	bne	460b0 <npth_sleep@plt+0x309c0>
   4608c:	mvn	r4, #0
   46090:	b	460b0 <npth_sleep@plt+0x309c0>
   46094:	mov	r4, #0
   46098:	cmp	r6, r4
   4609c:	bhi	460b8 <npth_sleep@plt+0x309c8>
   460a0:	ldrd	r2, [r7, #16]
   460a4:	adds	r0, r2, r4
   460a8:	adc	r1, r3, r4, asr #31
   460ac:	strd	r0, [r7, #16]
   460b0:	mov	r0, r4
   460b4:	pop	{r4, r5, r6, r7, r8, pc}
   460b8:	ldr	r1, [r7, #40]	; 0x28
   460bc:	ldr	r8, [r7, #44]	; 0x2c
   460c0:	cmp	r1, r8
   460c4:	bcs	46118 <npth_sleep@plt+0x30a28>
   460c8:	sub	r3, r8, r1
   460cc:	sub	r8, r6, r4
   460d0:	cmp	r8, r3
   460d4:	movcs	r8, r3
   460d8:	cmp	r5, #0
   460dc:	add	r4, r8, r4
   460e0:	addeq	r8, r8, r1
   460e4:	streq	r8, [r7, #40]	; 0x28
   460e8:	beq	46110 <npth_sleep@plt+0x30a20>
   460ec:	ldr	r3, [r7, #48]	; 0x30
   460f0:	mov	r2, r8
   460f4:	add	r1, r3, r1
   460f8:	mov	r0, r5
   460fc:	bl	1491c <memcpy@plt>
   46100:	ldr	r3, [r7, #40]	; 0x28
   46104:	add	r5, r5, r8
   46108:	add	r8, r3, r8
   4610c:	str	r8, [r7, #40]	; 0x28
   46110:	cmp	r4, r6
   46114:	bcs	460a0 <npth_sleep@plt+0x309b0>
   46118:	mov	r2, #1
   4611c:	mov	r1, r2
   46120:	mov	r0, r7
   46124:	bl	44714 <npth_sleep@plt+0x2f024>
   46128:	cmn	r0, #1
   4612c:	beq	46148 <npth_sleep@plt+0x30a58>
   46130:	cmp	r5, #0
   46134:	add	r4, r4, #1
   46138:	strbne	r0, [r5], #1
   4613c:	cmp	r6, r4
   46140:	bhi	46098 <npth_sleep@plt+0x309a8>
   46144:	b	460a0 <npth_sleep@plt+0x309b0>
   46148:	ldrd	r2, [r7, #16]
   4614c:	adds	r0, r2, r4
   46150:	adc	r1, r3, r4, asr #31
   46154:	cmp	r4, #0
   46158:	strd	r0, [r7, #16]
   4615c:	bne	460b0 <npth_sleep@plt+0x309c0>
   46160:	b	4608c <npth_sleep@plt+0x3099c>
   46164:	mov	r4, r6
   46168:	b	460b0 <npth_sleep@plt+0x309c0>
   4616c:	ldr	r0, [pc]	; 46174 <npth_sleep@plt+0x30a84>
   46170:	bl	3d58c <npth_sleep@plt+0x27e9c>
   46174:	andeq	sl, r5, r8, asr #23
   46178:	push	{r4, r5, r6, r7, r8, lr}
   4617c:	subs	r5, r2, #0
   46180:	beq	46250 <npth_sleep@plt+0x30b60>
   46184:	ldr	r3, [r0]
   46188:	mov	r4, r0
   4618c:	cmp	r3, #1
   46190:	bhi	46264 <npth_sleep@plt+0x30b74>
   46194:	ldr	r2, [r0, #36]	; 0x24
   46198:	mov	r6, r1
   4619c:	ldr	r3, [r0, #44]	; 0x2c
   461a0:	ldr	r1, [r0, #40]	; 0x28
   461a4:	cmp	r5, r2
   461a8:	movcs	r5, r2
   461ac:	sub	r3, r3, r1
   461b0:	cmp	r3, r5
   461b4:	bcs	46200 <npth_sleep@plt+0x30b10>
   461b8:	mov	r7, #0
   461bc:	b	461dc <npth_sleep@plt+0x30aec>
   461c0:	ldr	r3, [r4, #40]	; 0x28
   461c4:	cmp	r3, #1
   461c8:	bne	4623c <npth_sleep@plt+0x30b4c>
   461cc:	ldr	r3, [r4, #44]	; 0x2c
   461d0:	str	r7, [r4, #40]	; 0x28
   461d4:	cmp	r3, r5
   461d8:	bcs	4622c <npth_sleep@plt+0x30b3c>
   461dc:	mov	r2, r5
   461e0:	mov	r1, #0
   461e4:	mov	r0, r4
   461e8:	bl	44714 <npth_sleep@plt+0x2f024>
   461ec:	cmn	r0, #1
   461f0:	bne	461c0 <npth_sleep@plt+0x30ad0>
   461f4:	ldr	r1, [r4, #40]	; 0x28
   461f8:	ldr	r3, [r4, #44]	; 0x2c
   461fc:	sub	r3, r3, r1
   46200:	cmp	r3, r5
   46204:	movcc	r5, r3
   46208:	cmp	r5, #0
   4620c:	beq	46234 <npth_sleep@plt+0x30b44>
   46210:	ldr	r3, [r4, #48]	; 0x30
   46214:	mov	r0, r6
   46218:	add	r1, r3, r1
   4621c:	mov	r2, r5
   46220:	bl	1491c <memcpy@plt>
   46224:	mov	r0, r5
   46228:	pop	{r4, r5, r6, r7, r8, pc}
   4622c:	mov	r1, #0
   46230:	b	46200 <npth_sleep@plt+0x30b10>
   46234:	mvn	r5, #0
   46238:	b	46224 <npth_sleep@plt+0x30b34>
   4623c:	ldr	r3, [pc, #52]	; 46278 <npth_sleep@plt+0x30b88>
   46240:	ldr	r2, [pc, #52]	; 4627c <npth_sleep@plt+0x30b8c>
   46244:	ldr	r1, [pc, #52]	; 46280 <npth_sleep@plt+0x30b90>
   46248:	ldr	r0, [pc, #52]	; 46284 <npth_sleep@plt+0x30b94>
   4624c:	bl	156e4 <__assert_fail@plt>
   46250:	ldr	r3, [pc, #32]	; 46278 <npth_sleep@plt+0x30b88>
   46254:	ldr	r2, [pc, #44]	; 46288 <npth_sleep@plt+0x30b98>
   46258:	ldr	r1, [pc, #32]	; 46280 <npth_sleep@plt+0x30b90>
   4625c:	ldr	r0, [pc, #40]	; 4628c <npth_sleep@plt+0x30b9c>
   46260:	bl	156e4 <__assert_fail@plt>
   46264:	ldr	r3, [pc, #12]	; 46278 <npth_sleep@plt+0x30b88>
   46268:	ldr	r2, [pc, #32]	; 46290 <npth_sleep@plt+0x30ba0>
   4626c:	ldr	r1, [pc, #12]	; 46280 <npth_sleep@plt+0x30b90>
   46270:	ldr	r0, [pc, #28]	; 46294 <npth_sleep@plt+0x30ba4>
   46274:	bl	156e4 <__assert_fail@plt>
   46278:	strdeq	sl, [r5], -r0
   4627c:	andeq	r0, r0, r2, lsr #16
   46280:	andeq	sl, r5, r4, lsl #8
   46284:	andeq	sl, r5, r4, lsr ip
   46288:	andeq	r0, r0, r1, lsl r8
   4628c:	strdeq	sl, [r5], -r4
   46290:	andeq	r0, r0, r2, lsl r8
   46294:	andeq	sl, r5, r0, lsl #24
   46298:	ldr	r3, [r0]
   4629c:	push	{r4, r5, r6, lr}
   462a0:	cmp	r3, #1
   462a4:	bls	4630c <npth_sleep@plt+0x30c1c>
   462a8:	ldr	r3, [r0, #44]	; 0x2c
   462ac:	ldr	r2, [r0, #36]	; 0x24
   462b0:	mov	r4, r0
   462b4:	cmp	r3, r2
   462b8:	mov	r5, r1
   462bc:	beq	462e0 <npth_sleep@plt+0x30bf0>
   462c0:	cmp	r2, r3
   462c4:	bls	462f8 <npth_sleep@plt+0x30c08>
   462c8:	ldr	r2, [r4, #48]	; 0x30
   462cc:	add	r1, r3, #1
   462d0:	str	r1, [r4, #44]	; 0x2c
   462d4:	mov	r0, #0
   462d8:	strb	r5, [r2, r3]
   462dc:	pop	{r4, r5, r6, pc}
   462e0:	bl	43f90 <npth_sleep@plt+0x2e8a0>
   462e4:	cmp	r0, #0
   462e8:	popne	{r4, r5, r6, pc}
   462ec:	ldr	r3, [r4, #44]	; 0x2c
   462f0:	ldr	r2, [r4, #36]	; 0x24
   462f4:	b	462c0 <npth_sleep@plt+0x30bd0>
   462f8:	ldr	r3, [pc, #20]	; 46314 <npth_sleep@plt+0x30c24>
   462fc:	ldr	r2, [pc, #20]	; 46318 <npth_sleep@plt+0x30c28>
   46300:	ldr	r1, [pc, #20]	; 4631c <npth_sleep@plt+0x30c2c>
   46304:	ldr	r0, [pc, #20]	; 46320 <npth_sleep@plt+0x30c30>
   46308:	bl	156e4 <__assert_fail@plt>
   4630c:	ldr	r0, [pc, #16]	; 46324 <npth_sleep@plt+0x30c34>
   46310:	bl	3d58c <npth_sleep@plt+0x27e9c>
   46314:	strdeq	sl, [r5], -ip
   46318:	andeq	r0, r0, r5, asr #16
   4631c:	andeq	sl, r5, r4, lsl #8
   46320:	andeq	sl, r5, r4, ror ip
   46324:	andeq	sl, r5, r4, asr #24
   46328:	ldr	r3, [r0]
   4632c:	push	{r4, r5, r6, r7, r8, lr}
   46330:	cmp	r3, #1
   46334:	bls	463c4 <npth_sleep@plt+0x30cd4>
   46338:	cmp	r2, #0
   4633c:	mov	r5, r0
   46340:	mov	r7, r1
   46344:	mov	r6, r2
   46348:	beq	46390 <npth_sleep@plt+0x30ca0>
   4634c:	ldr	r3, [r5, #44]	; 0x2c
   46350:	ldr	r4, [r5, #36]	; 0x24
   46354:	cmp	r3, r4
   46358:	bcs	46398 <npth_sleep@plt+0x30ca8>
   4635c:	sub	r4, r4, r3
   46360:	cmp	r4, r6
   46364:	ldr	r0, [r5, #48]	; 0x30
   46368:	movcs	r4, r6
   4636c:	add	r0, r0, r3
   46370:	mov	r2, r4
   46374:	mov	r1, r7
   46378:	bl	1491c <memcpy@plt>
   4637c:	ldr	r3, [r5, #44]	; 0x2c
   46380:	subs	r6, r6, r4
   46384:	add	r3, r3, r4
   46388:	str	r3, [r5, #44]	; 0x2c
   4638c:	bne	463ac <npth_sleep@plt+0x30cbc>
   46390:	mov	r0, #0
   46394:	pop	{r4, r5, r6, r7, r8, pc}
   46398:	mov	r0, r5
   4639c:	bl	43f90 <npth_sleep@plt+0x2e8a0>
   463a0:	cmp	r0, #0
   463a4:	beq	4634c <npth_sleep@plt+0x30c5c>
   463a8:	pop	{r4, r5, r6, r7, r8, pc}
   463ac:	mov	r0, r5
   463b0:	bl	43f90 <npth_sleep@plt+0x2e8a0>
   463b4:	cmp	r0, #0
   463b8:	popne	{r4, r5, r6, r7, r8, pc}
   463bc:	add	r7, r7, r4
   463c0:	b	4634c <npth_sleep@plt+0x30c5c>
   463c4:	ldr	r0, [pc]	; 463cc <npth_sleep@plt+0x30cdc>
   463c8:	bl	3d58c <npth_sleep@plt+0x27e9c>
   463cc:	andeq	sl, r5, ip, lsl #25
   463d0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   463d4:	mov	r6, r3
   463d8:	ldr	r3, [sp, #40]	; 0x28
   463dc:	cmp	r1, #3
   463e0:	mov	r5, r0
   463e4:	mov	r7, r2
   463e8:	ldr	fp, [r3]
   463ec:	beq	4659c <npth_sleep@plt+0x30eac>
   463f0:	cmp	r1, #4
   463f4:	beq	46448 <npth_sleep@plt+0x30d58>
   463f8:	cmp	r1, #1
   463fc:	beq	469fc <npth_sleep@plt+0x3130c>
   46400:	cmp	r1, #5
   46404:	beq	46a4c <npth_sleep@plt+0x3135c>
   46408:	cmp	r1, #2
   4640c:	movne	r9, #0
   46410:	bne	464f8 <npth_sleep@plt+0x30e08>
   46414:	ldr	r3, [r0]
   46418:	cmp	r3, #2
   4641c:	beq	46aa4 <npth_sleep@plt+0x313b4>
   46420:	ldr	r9, [r0, #4]
   46424:	cmp	r9, #0
   46428:	bne	46a64 <npth_sleep@plt+0x31374>
   4642c:	ldr	r3, [pc, #2184]	; 46cbc <npth_sleep@plt+0x315cc>
   46430:	ldr	r3, [r3]
   46434:	cmp	r3, #0
   46438:	bne	46a94 <npth_sleep@plt+0x313a4>
   4643c:	mov	r0, r5
   46440:	bl	149dc <gcry_free@plt>
   46444:	b	464f8 <npth_sleep@plt+0x30e08>
   46448:	ldr	r2, [r0, #12]
   4644c:	cmp	r2, #0
   46450:	beq	46c10 <npth_sleep@plt+0x31520>
   46454:	ldr	r2, [r0, #20]
   46458:	cmp	r2, #512	; 0x200
   4645c:	add	r4, r2, fp
   46460:	bhi	46c20 <npth_sleep@plt+0x31530>
   46464:	ldr	r8, [pc, #2132]	; 46cc0 <npth_sleep@plt+0x315d0>
   46468:	cmp	r4, r8
   4646c:	ldrhi	sl, [pc, #2128]	; 46cc4 <npth_sleep@plt+0x315d4>
   46470:	bls	466ec <npth_sleep@plt+0x30ffc>
   46474:	cmp	r4, sl
   46478:	bls	466ac <npth_sleep@plt+0x30fbc>
   4647c:	mov	r3, #1024	; 0x400
   46480:	mov	r1, #10
   46484:	b	4648c <npth_sleep@plt+0x30d9c>
   46488:	mov	r1, r2
   4648c:	lsl	r3, r3, #1
   46490:	cmp	r4, r3
   46494:	add	r2, r1, #1
   46498:	bcs	46488 <npth_sleep@plt+0x30d98>
   4649c:	cmp	r1, #31
   464a0:	lsr	fp, r3, #1
   464a4:	bgt	46c80 <npth_sleep@plt+0x31590>
   464a8:	orr	r1, r1, #224	; 0xe0
   464ac:	mov	r0, r7
   464b0:	bl	46298 <npth_sleep@plt+0x30ba8>
   464b4:	ldr	r2, [r5, #20]
   464b8:	cmp	r2, #0
   464bc:	beq	46500 <npth_sleep@plt+0x30e10>
   464c0:	cmp	r2, #512	; 0x200
   464c4:	bne	46c94 <npth_sleep@plt+0x315a4>
   464c8:	ldr	r1, [r5, #16]
   464cc:	mov	r0, r7
   464d0:	bl	46328 <npth_sleep@plt+0x30c38>
   464d4:	subs	r9, r0, #0
   464d8:	bne	46590 <npth_sleep@plt+0x30ea0>
   464dc:	sub	r4, r4, #512	; 0x200
   464e0:	mov	r3, #0
   464e4:	cmp	r4, fp
   464e8:	str	r3, [r5, #20]
   464ec:	bhi	4650c <npth_sleep@plt+0x30e1c>
   464f0:	cmp	r4, r3
   464f4:	bne	466b8 <npth_sleep@plt+0x30fc8>
   464f8:	mov	r0, r9
   464fc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46500:	cmp	r4, fp
   46504:	mov	r9, r2
   46508:	bls	466b8 <npth_sleep@plt+0x30fc8>
   4650c:	mov	r2, fp
   46510:	mov	r1, r6
   46514:	mov	r0, r7
   46518:	bl	46328 <npth_sleep@plt+0x30c38>
   4651c:	cmp	r0, #0
   46520:	bne	466d4 <npth_sleep@plt+0x30fe4>
   46524:	sub	r4, r4, fp
   46528:	clz	r3, r9
   4652c:	lsr	r3, r3, #5
   46530:	cmp	r4, r8
   46534:	movls	r2, #0
   46538:	andhi	r2, r3, #1
   4653c:	cmp	r2, #0
   46540:	add	r6, r6, fp
   46544:	bne	46474 <npth_sleep@plt+0x30d84>
   46548:	cmp	r4, #0
   4654c:	moveq	r3, #0
   46550:	cmp	r3, #0
   46554:	beq	464f8 <npth_sleep@plt+0x30e08>
   46558:	ldr	r3, [r5, #20]
   4655c:	cmp	r3, #0
   46560:	bne	46c6c <npth_sleep@plt+0x3157c>
   46564:	cmp	r4, r8
   46568:	bhi	46c58 <npth_sleep@plt+0x31568>
   4656c:	ldr	r0, [r5, #16]
   46570:	cmp	r0, #0
   46574:	beq	46a74 <npth_sleep@plt+0x31384>
   46578:	mov	r1, r6
   4657c:	mov	r2, r4
   46580:	bl	1491c <memcpy@plt>
   46584:	mov	r9, #0
   46588:	str	r4, [r5, #20]
   4658c:	b	464f8 <npth_sleep@plt+0x30e08>
   46590:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   46594:	uxth	r9, r0
   46598:	b	464dc <npth_sleep@plt+0x30dec>
   4659c:	cmp	fp, #0
   465a0:	beq	46ca8 <npth_sleep@plt+0x315b8>
   465a4:	ldr	r9, [r0, #28]
   465a8:	cmp	r9, #0
   465ac:	bne	466e0 <npth_sleep@plt+0x30ff0>
   465b0:	mov	r8, r9
   465b4:	mov	sl, #2
   465b8:	ldr	r2, [r5, #4]
   465bc:	cmp	r2, #0
   465c0:	bne	46648 <npth_sleep@plt+0x30f58>
   465c4:	ldr	r3, [r5, #12]
   465c8:	cmp	r3, #2
   465cc:	beq	46824 <npth_sleep@plt+0x31134>
   465d0:	cmp	r3, #0
   465d4:	beq	46c00 <npth_sleep@plt+0x31510>
   465d8:	ldr	r0, [r5, #24]
   465dc:	cmp	r0, #0
   465e0:	strne	r2, [r5, #24]
   465e4:	bne	4662c <npth_sleep@plt+0x30f3c>
   465e8:	ldr	r3, [r7, #32]
   465ec:	cmp	r3, #0
   465f0:	bne	467bc <npth_sleep@plt+0x310cc>
   465f4:	ldr	r1, [r7, #40]	; 0x28
   465f8:	ldr	r3, [r7, #44]	; 0x2c
   465fc:	cmp	r1, r3
   46600:	bcs	467bc <npth_sleep@plt+0x310cc>
   46604:	ldr	r3, [r7, #16]
   46608:	ldr	r2, [r7, #20]
   4660c:	ldr	r0, [r7, #48]	; 0x30
   46610:	adds	r3, r3, #1
   46614:	str	r3, [r7, #16]
   46618:	adc	r2, r2, #0
   4661c:	add	r3, r1, #1
   46620:	str	r2, [r7, #20]
   46624:	str	r3, [r7, #40]	; 0x28
   46628:	ldrb	r0, [r0, r1]
   4662c:	cmp	r0, #191	; 0xbf
   46630:	bgt	46750 <npth_sleep@plt+0x31060>
   46634:	cmp	r0, #0
   46638:	str	r0, [r5, #4]
   4663c:	mov	r2, r0
   46640:	str	sl, [r5, #12]
   46644:	beq	46824 <npth_sleep@plt+0x31134>
   46648:	cmp	r2, #0
   4664c:	beq	46744 <npth_sleep@plt+0x31054>
   46650:	cmp	r2, fp
   46654:	movcc	r4, r2
   46658:	movcs	r4, fp
   4665c:	mov	r2, r4
   46660:	mov	r1, r6
   46664:	mov	r0, r7
   46668:	bl	46024 <npth_sleep@plt+0x30934>
   4666c:	cmp	r4, r0
   46670:	ble	46720 <npth_sleep@plt+0x31030>
   46674:	cmn	r0, #1
   46678:	ldr	r3, [r5, #4]
   4667c:	addne	fp, fp, r0
   46680:	moveq	r0, #0
   46684:	add	r3, r0, r3
   46688:	mov	r2, fp
   4668c:	mov	r1, r5
   46690:	ldr	r0, [pc, #1584]	; 46cc8 <npth_sleep@plt+0x315d8>
   46694:	bl	3d484 <npth_sleep@plt+0x27d94>
   46698:	mov	r9, #89	; 0x59
   4669c:	ldr	r3, [sp, #40]	; 0x28
   466a0:	mov	r0, r9
   466a4:	str	r8, [r3]
   466a8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   466ac:	mov	r1, #233	; 0xe9
   466b0:	mov	fp, #512	; 0x200
   466b4:	b	464ac <npth_sleep@plt+0x30dbc>
   466b8:	mov	r2, r4
   466bc:	mov	r1, r6
   466c0:	mov	r0, r7
   466c4:	bl	46328 <npth_sleep@plt+0x30c38>
   466c8:	mov	fp, r4
   466cc:	cmp	r0, #0
   466d0:	beq	464f8 <npth_sleep@plt+0x30e08>
   466d4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   466d8:	uxth	r9, r0
   466dc:	b	46524 <npth_sleep@plt+0x30e34>
   466e0:	mov	r8, #0
   466e4:	mvn	r9, #0
   466e8:	b	4669c <npth_sleep@plt+0x30fac>
   466ec:	ldr	r0, [r0, #16]
   466f0:	cmp	r0, #0
   466f4:	beq	46b28 <npth_sleep@plt+0x31438>
   466f8:	mov	r1, r6
   466fc:	add	r0, r0, r2
   46700:	mov	r2, fp
   46704:	bl	1491c <memcpy@plt>
   46708:	ldr	r2, [r5, #20]
   4670c:	mov	r9, #0
   46710:	add	r3, r2, fp
   46714:	str	r3, [r5, #20]
   46718:	mov	r0, r9
   4671c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46720:	ldr	r2, [r5, #4]
   46724:	subs	fp, fp, r0
   46728:	sub	r2, r2, r0
   4672c:	add	r6, r6, r0
   46730:	add	r8, r8, r0
   46734:	str	r2, [r5, #4]
   46738:	beq	4669c <npth_sleep@plt+0x30fac>
   4673c:	cmp	r2, #0
   46740:	bne	46650 <npth_sleep@plt+0x30f60>
   46744:	cmp	fp, #0
   46748:	bne	465b8 <npth_sleep@plt+0x30ec8>
   4674c:	b	4669c <npth_sleep@plt+0x30fac>
   46750:	cmp	r0, #223	; 0xdf
   46754:	bgt	467dc <npth_sleep@plt+0x310ec>
   46758:	ldr	r2, [r7, #32]
   4675c:	sub	r3, r0, #192	; 0xc0
   46760:	cmp	r2, #0
   46764:	lsl	r3, r3, #8
   46768:	str	r3, [r5, #4]
   4676c:	bne	467f8 <npth_sleep@plt+0x31108>
   46770:	ldr	r0, [r7, #40]	; 0x28
   46774:	ldr	r2, [r7, #44]	; 0x2c
   46778:	cmp	r0, r2
   4677c:	bcs	467f8 <npth_sleep@plt+0x31108>
   46780:	ldr	r2, [r7, #16]
   46784:	ldr	r1, [r7, #20]
   46788:	ldr	ip, [r7, #48]	; 0x30
   4678c:	adds	r2, r2, #1
   46790:	str	r2, [r7, #16]
   46794:	adc	r1, r1, #0
   46798:	add	r2, r0, #1
   4679c:	str	r1, [r7, #20]
   467a0:	str	r2, [r7, #40]	; 0x28
   467a4:	ldrb	r2, [ip, r0]
   467a8:	add	r3, r3, #192	; 0xc0
   467ac:	str	sl, [r5, #12]
   467b0:	add	r2, r2, r3
   467b4:	str	r2, [r5, #4]
   467b8:	b	46648 <npth_sleep@plt+0x30f58>
   467bc:	mov	r0, r7
   467c0:	bl	45f30 <npth_sleep@plt+0x30840>
   467c4:	cmn	r0, #1
   467c8:	bne	4662c <npth_sleep@plt+0x30f3c>
   467cc:	ldr	r0, [pc, #1272]	; 46ccc <npth_sleep@plt+0x315dc>
   467d0:	bl	3d484 <npth_sleep@plt+0x27d94>
   467d4:	mov	r9, #89	; 0x59
   467d8:	b	4669c <npth_sleep@plt+0x30fac>
   467dc:	cmp	r0, #255	; 0xff
   467e0:	beq	4683c <npth_sleep@plt+0x3114c>
   467e4:	and	r2, r0, #31
   467e8:	mov	r3, #1
   467ec:	lsl	r2, r3, r2
   467f0:	str	r2, [r5, #4]
   467f4:	b	46648 <npth_sleep@plt+0x30f58>
   467f8:	mov	r0, r7
   467fc:	bl	45f30 <npth_sleep@plt+0x30840>
   46800:	cmn	r0, #1
   46804:	beq	46b18 <npth_sleep@plt+0x31428>
   46808:	ldr	r2, [r5, #4]
   4680c:	str	sl, [r5, #12]
   46810:	add	r2, r2, #192	; 0xc0
   46814:	add	r2, r2, r0
   46818:	cmp	r2, #0
   4681c:	str	r2, [r5, #4]
   46820:	bne	46648 <npth_sleep@plt+0x30f58>
   46824:	clz	r9, r8
   46828:	mov	r3, #1
   4682c:	lsr	r9, r9, #5
   46830:	rsb	r9, r9, #0
   46834:	str	r3, [r5, #28]
   46838:	b	4669c <npth_sleep@plt+0x30fac>
   4683c:	ldr	r3, [r7, #32]
   46840:	cmp	r3, #0
   46844:	bne	46948 <npth_sleep@plt+0x31258>
   46848:	ldrd	r2, [r7, #40]	; 0x28
   4684c:	cmp	r2, r3
   46850:	bcs	46948 <npth_sleep@plt+0x31258>
   46854:	ldr	r1, [r7, #16]
   46858:	ldr	r0, [r7, #20]
   4685c:	ldr	ip, [r7, #48]	; 0x30
   46860:	adds	r1, r1, #1
   46864:	str	r1, [r7, #16]
   46868:	adc	r0, r0, #0
   4686c:	add	r1, r2, #1
   46870:	str	r1, [r7, #40]	; 0x28
   46874:	str	r0, [r7, #20]
   46878:	ldrb	r2, [ip, r2]
   4687c:	ldr	r1, [r7, #40]	; 0x28
   46880:	cmp	r1, r3
   46884:	lsl	r2, r2, #24
   46888:	str	r2, [r5, #4]
   4688c:	bcs	46974 <npth_sleep@plt+0x31284>
   46890:	ldr	r0, [r7, #16]
   46894:	ldr	ip, [r7, #20]
   46898:	ldr	lr, [r7, #48]	; 0x30
   4689c:	adds	r0, r0, #1
   468a0:	str	r0, [r7, #16]
   468a4:	adc	ip, ip, #0
   468a8:	add	r0, r1, #1
   468ac:	str	r0, [r7, #40]	; 0x28
   468b0:	str	ip, [r7, #20]
   468b4:	ldrb	r1, [lr, r1]
   468b8:	orr	r2, r2, r1, lsl #16
   468bc:	ldr	r1, [r7, #40]	; 0x28
   468c0:	str	r2, [r5, #4]
   468c4:	cmp	r1, r3
   468c8:	bcs	469ac <npth_sleep@plt+0x312bc>
   468cc:	ldr	r0, [r7, #16]
   468d0:	ldr	ip, [r7, #20]
   468d4:	ldr	lr, [r7, #48]	; 0x30
   468d8:	adds	r0, r0, #1
   468dc:	str	r0, [r7, #16]
   468e0:	adc	ip, ip, #0
   468e4:	add	r0, r1, #1
   468e8:	str	r0, [r7, #40]	; 0x28
   468ec:	str	ip, [r7, #20]
   468f0:	ldrb	r1, [lr, r1]
   468f4:	orr	r2, r2, r1, lsl #8
   468f8:	ldr	r1, [r7, #40]	; 0x28
   468fc:	str	r2, [r5, #4]
   46900:	cmp	r1, r3
   46904:	bcs	469e4 <npth_sleep@plt+0x312f4>
   46908:	ldr	r3, [r7, #16]
   4690c:	ldr	r0, [r7, #20]
   46910:	ldr	ip, [r7, #48]	; 0x30
   46914:	adds	r3, r3, #1
   46918:	adc	r0, r0, #0
   4691c:	str	r3, [r7, #16]
   46920:	add	r3, r1, #1
   46924:	str	r0, [r7, #20]
   46928:	str	r3, [r7, #40]	; 0x28
   4692c:	ldrb	r0, [ip, r1]
   46930:	orr	r2, r0, r2
   46934:	cmp	r2, #0
   46938:	str	r2, [r5, #4]
   4693c:	str	sl, [r5, #12]
   46940:	bne	46648 <npth_sleep@plt+0x30f58>
   46944:	b	46824 <npth_sleep@plt+0x31134>
   46948:	mov	r0, r7
   4694c:	bl	45f30 <npth_sleep@plt+0x30840>
   46950:	ldr	r3, [r7, #32]
   46954:	cmp	r3, #0
   46958:	lsl	r2, r0, #24
   4695c:	str	r2, [r5, #4]
   46960:	bne	46974 <npth_sleep@plt+0x31284>
   46964:	ldr	r3, [r7, #44]	; 0x2c
   46968:	ldr	r1, [r7, #40]	; 0x28
   4696c:	cmp	r1, r3
   46970:	bcc	46890 <npth_sleep@plt+0x311a0>
   46974:	mov	r0, r7
   46978:	bl	45f30 <npth_sleep@plt+0x30840>
   4697c:	ldr	r2, [r7, #32]
   46980:	ldr	r3, [r5, #4]
   46984:	cmp	r2, #0
   46988:	lsl	r2, r0, #16
   4698c:	and	r2, r2, #16711680	; 0xff0000
   46990:	orr	r2, r2, r3
   46994:	str	r2, [r5, #4]
   46998:	bne	469ac <npth_sleep@plt+0x312bc>
   4699c:	ldr	r3, [r7, #44]	; 0x2c
   469a0:	ldr	r1, [r7, #40]	; 0x28
   469a4:	cmp	r1, r3
   469a8:	bcc	468cc <npth_sleep@plt+0x311dc>
   469ac:	mov	r0, r7
   469b0:	bl	45f30 <npth_sleep@plt+0x30840>
   469b4:	ldr	r2, [r7, #32]
   469b8:	ldr	r3, [r5, #4]
   469bc:	cmp	r2, #0
   469c0:	lsl	r2, r0, #8
   469c4:	uxth	r2, r2
   469c8:	orr	r2, r2, r3
   469cc:	str	r2, [r5, #4]
   469d0:	bne	469e4 <npth_sleep@plt+0x312f4>
   469d4:	ldr	r3, [r7, #44]	; 0x2c
   469d8:	ldr	r1, [r7, #40]	; 0x28
   469dc:	cmp	r1, r3
   469e0:	bcc	46908 <npth_sleep@plt+0x31218>
   469e4:	mov	r0, r7
   469e8:	bl	45f30 <npth_sleep@plt+0x30840>
   469ec:	cmn	r0, #1
   469f0:	beq	46bf0 <npth_sleep@plt+0x31500>
   469f4:	ldr	r2, [r5, #4]
   469f8:	b	46930 <npth_sleep@plt+0x31240>
   469fc:	ldr	r3, [pc, #696]	; 46cbc <npth_sleep@plt+0x315cc>
   46a00:	ldr	r3, [r3]
   46a04:	cmp	r3, #0
   46a08:	bne	46a84 <npth_sleep@plt+0x31394>
   46a0c:	ldr	r3, [r5, #12]
   46a10:	cmp	r3, #0
   46a14:	movne	r3, #0
   46a18:	strne	r3, [r5, #8]
   46a1c:	bne	46a34 <npth_sleep@plt+0x31344>
   46a20:	ldr	r3, [r5]
   46a24:	cmp	r3, #0
   46a28:	streq	r3, [r5, #4]
   46a2c:	ldrne	r3, [r5, #4]
   46a30:	str	r3, [r5, #8]
   46a34:	mov	r9, #0
   46a38:	str	r9, [r5, #28]
   46a3c:	str	r9, [r5, #16]
   46a40:	str	r9, [r5, #20]
   46a44:	mov	r0, r9
   46a48:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46a4c:	mov	r2, fp
   46a50:	mov	r0, r6
   46a54:	ldr	r1, [pc, #628]	; 46cd0 <npth_sleep@plt+0x315e0>
   46a58:	bl	37c90 <npth_sleep@plt+0x225a0>
   46a5c:	mov	r9, #0
   46a60:	b	464f8 <npth_sleep@plt+0x30e08>
   46a64:	ldr	r0, [pc, #616]	; 46cd4 <npth_sleep@plt+0x315e4>
   46a68:	bl	3d484 <npth_sleep@plt+0x27d94>
   46a6c:	mov	r9, #0
   46a70:	b	4642c <npth_sleep@plt+0x30d3c>
   46a74:	mov	r0, #512	; 0x200
   46a78:	bl	1467c <gcry_xmalloc@plt>
   46a7c:	str	r0, [r5, #16]
   46a80:	b	46578 <npth_sleep@plt+0x30e88>
   46a84:	mov	r1, r0
   46a88:	ldr	r0, [pc, #584]	; 46cd8 <npth_sleep@plt+0x315e8>
   46a8c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   46a90:	b	46a0c <npth_sleep@plt+0x3131c>
   46a94:	mov	r1, r5
   46a98:	ldr	r0, [pc, #572]	; 46cdc <npth_sleep@plt+0x315ec>
   46a9c:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   46aa0:	b	4643c <npth_sleep@plt+0x30d4c>
   46aa4:	ldr	r3, [r0, #12]
   46aa8:	cmp	r3, #0
   46aac:	beq	46c48 <npth_sleep@plt+0x31558>
   46ab0:	ldr	r4, [r0, #20]
   46ab4:	cmp	r4, #191	; 0xbf
   46ab8:	bls	46bdc <npth_sleep@plt+0x314ec>
   46abc:	cmp	r4, #8384	; 0x20c0
   46ac0:	bcs	46b3c <npth_sleep@plt+0x3144c>
   46ac4:	sub	r6, r4, #192	; 0xc0
   46ac8:	mov	r0, r2
   46acc:	lsr	r1, r6, #8
   46ad0:	add	r1, r1, #192	; 0xc0
   46ad4:	bl	46298 <npth_sleep@plt+0x30ba8>
   46ad8:	cmp	r0, #0
   46adc:	beq	46c34 <npth_sleep@plt+0x31544>
   46ae0:	bl	15084 <__errno_location@plt>
   46ae4:	ldr	r0, [r0]
   46ae8:	bl	14dcc <strerror@plt>
   46aec:	mov	r1, r0
   46af0:	ldr	r0, [pc, #488]	; 46ce0 <npth_sleep@plt+0x315f0>
   46af4:	bl	3d484 <npth_sleep@plt+0x27d94>
   46af8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   46afc:	uxth	r9, r0
   46b00:	ldr	r0, [r5, #16]
   46b04:	bl	149dc <gcry_free@plt>
   46b08:	mov	r3, #0
   46b0c:	str	r3, [r5, #16]
   46b10:	str	r3, [r5, #20]
   46b14:	b	4642c <npth_sleep@plt+0x30d3c>
   46b18:	ldr	r0, [pc, #452]	; 46ce4 <npth_sleep@plt+0x315f4>
   46b1c:	bl	3d484 <npth_sleep@plt+0x27d94>
   46b20:	mov	r9, #89	; 0x59
   46b24:	b	4669c <npth_sleep@plt+0x30fac>
   46b28:	mov	r0, #512	; 0x200
   46b2c:	bl	1467c <gcry_xmalloc@plt>
   46b30:	ldr	r2, [r5, #20]
   46b34:	str	r0, [r5, #16]
   46b38:	b	466f8 <npth_sleep@plt+0x31008>
   46b3c:	mov	r1, #255	; 0xff
   46b40:	mov	r0, r2
   46b44:	bl	46298 <npth_sleep@plt+0x30ba8>
   46b48:	cmp	r0, #0
   46b4c:	bne	46ae0 <npth_sleep@plt+0x313f0>
   46b50:	lsr	r1, r4, #24
   46b54:	mov	r0, r7
   46b58:	bl	46298 <npth_sleep@plt+0x30ba8>
   46b5c:	cmp	r0, #0
   46b60:	bne	46ae0 <npth_sleep@plt+0x313f0>
   46b64:	lsr	r1, r4, #16
   46b68:	mov	r0, r7
   46b6c:	uxtb	r1, r1
   46b70:	bl	46298 <npth_sleep@plt+0x30ba8>
   46b74:	cmp	r0, #0
   46b78:	bne	46ae0 <npth_sleep@plt+0x313f0>
   46b7c:	lsr	r1, r4, #8
   46b80:	mov	r0, r7
   46b84:	uxtb	r1, r1
   46b88:	bl	46298 <npth_sleep@plt+0x30ba8>
   46b8c:	cmp	r0, #0
   46b90:	bne	46ae0 <npth_sleep@plt+0x313f0>
   46b94:	uxtb	r1, r4
   46b98:	mov	r0, r7
   46b9c:	bl	46298 <npth_sleep@plt+0x30ba8>
   46ba0:	mov	r9, r0
   46ba4:	adds	r3, r4, #0
   46ba8:	movne	r3, #1
   46bac:	cmp	r9, #0
   46bb0:	movne	r3, #0
   46bb4:	cmp	r3, #0
   46bb8:	beq	46bd0 <npth_sleep@plt+0x314e0>
   46bbc:	mov	r2, r4
   46bc0:	mov	r0, r7
   46bc4:	ldr	r1, [r5, #16]
   46bc8:	bl	46328 <npth_sleep@plt+0x30c38>
   46bcc:	mov	r9, r0
   46bd0:	cmp	r9, #0
   46bd4:	beq	46b00 <npth_sleep@plt+0x31410>
   46bd8:	b	46ae0 <npth_sleep@plt+0x313f0>
   46bdc:	mov	r1, r4
   46be0:	mov	r0, r2
   46be4:	bl	46298 <npth_sleep@plt+0x30ba8>
   46be8:	mov	r9, r0
   46bec:	b	46ba4 <npth_sleep@plt+0x314b4>
   46bf0:	ldr	r0, [pc, #240]	; 46ce8 <npth_sleep@plt+0x315f8>
   46bf4:	bl	3d484 <npth_sleep@plt+0x27d94>
   46bf8:	mov	r9, #89	; 0x59
   46bfc:	b	4669c <npth_sleep@plt+0x30fac>
   46c00:	ldr	r2, [pc, #228]	; 46cec <npth_sleep@plt+0x315fc>
   46c04:	ldr	r1, [pc, #228]	; 46cf0 <npth_sleep@plt+0x31600>
   46c08:	ldr	r0, [pc, #228]	; 46cf4 <npth_sleep@plt+0x31604>
   46c0c:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   46c10:	ldr	r2, [pc, #212]	; 46cec <npth_sleep@plt+0x315fc>
   46c14:	ldr	r1, [pc, #220]	; 46cf8 <npth_sleep@plt+0x31608>
   46c18:	ldr	r0, [pc, #212]	; 46cf4 <npth_sleep@plt+0x31604>
   46c1c:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   46c20:	ldr	r3, [pc, #212]	; 46cfc <npth_sleep@plt+0x3160c>
   46c24:	ldr	r2, [pc, #212]	; 46d00 <npth_sleep@plt+0x31610>
   46c28:	ldr	r1, [pc, #196]	; 46cf4 <npth_sleep@plt+0x31604>
   46c2c:	ldr	r0, [pc, #208]	; 46d04 <npth_sleep@plt+0x31614>
   46c30:	bl	156e4 <__assert_fail@plt>
   46c34:	uxtb	r1, r6
   46c38:	mov	r0, r7
   46c3c:	bl	46298 <npth_sleep@plt+0x30ba8>
   46c40:	mov	r9, r0
   46c44:	b	46ba4 <npth_sleep@plt+0x314b4>
   46c48:	ldr	r2, [pc, #156]	; 46cec <npth_sleep@plt+0x315fc>
   46c4c:	ldr	r1, [pc, #180]	; 46d08 <npth_sleep@plt+0x31618>
   46c50:	ldr	r0, [pc, #156]	; 46cf4 <npth_sleep@plt+0x31604>
   46c54:	bl	3d7e4 <npth_sleep@plt+0x280f4>
   46c58:	ldr	r3, [pc, #156]	; 46cfc <npth_sleep@plt+0x3160c>
   46c5c:	ldr	r2, [pc, #168]	; 46d0c <npth_sleep@plt+0x3161c>
   46c60:	ldr	r1, [pc, #140]	; 46cf4 <npth_sleep@plt+0x31604>
   46c64:	ldr	r0, [pc, #164]	; 46d10 <npth_sleep@plt+0x31620>
   46c68:	bl	156e4 <__assert_fail@plt>
   46c6c:	ldr	r3, [pc, #136]	; 46cfc <npth_sleep@plt+0x3160c>
   46c70:	mov	r2, #964	; 0x3c4
   46c74:	ldr	r1, [pc, #120]	; 46cf4 <npth_sleep@plt+0x31604>
   46c78:	ldr	r0, [pc, #148]	; 46d14 <npth_sleep@plt+0x31624>
   46c7c:	bl	156e4 <__assert_fail@plt>
   46c80:	ldr	r3, [pc, #116]	; 46cfc <npth_sleep@plt+0x3160c>
   46c84:	ldr	r2, [pc, #140]	; 46d18 <npth_sleep@plt+0x31628>
   46c88:	ldr	r1, [pc, #100]	; 46cf4 <npth_sleep@plt+0x31604>
   46c8c:	ldr	r0, [pc, #136]	; 46d1c <npth_sleep@plt+0x3162c>
   46c90:	bl	156e4 <__assert_fail@plt>
   46c94:	ldr	r3, [pc, #96]	; 46cfc <npth_sleep@plt+0x3160c>
   46c98:	ldr	r2, [pc, #128]	; 46d20 <npth_sleep@plt+0x31630>
   46c9c:	ldr	r1, [pc, #80]	; 46cf4 <npth_sleep@plt+0x31604>
   46ca0:	ldr	r0, [pc, #124]	; 46d24 <npth_sleep@plt+0x31634>
   46ca4:	bl	156e4 <__assert_fail@plt>
   46ca8:	ldr	r3, [pc, #76]	; 46cfc <npth_sleep@plt+0x3160c>
   46cac:	mov	r2, #796	; 0x31c
   46cb0:	ldr	r1, [pc, #60]	; 46cf4 <npth_sleep@plt+0x31604>
   46cb4:	ldr	r0, [pc, #108]	; 46d28 <npth_sleep@plt+0x31638>
   46cb8:	bl	156e4 <__assert_fail@plt>
   46cbc:	andeq	sp, r6, r8, asr #20
   46cc0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   46cc4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   46cc8:	andeq	sl, r5, r0, lsr sp
   46ccc:			; <UNDEFINED> instruction: 0x0005acb8
   46cd0:	strdeq	sl, [r5], -r4
   46cd4:	andeq	sl, r5, r4, lsl #28
   46cd8:	ldrdeq	sl, [r5], -ip
   46cdc:	andeq	sl, r5, r4, lsr #28
   46ce0:	andeq	sl, r5, ip, lsr lr
   46ce4:	andeq	sl, r5, r0, ror #25
   46ce8:	andeq	sl, r5, r8, lsl #26
   46cec:	andeq	sl, r5, ip, lsl r3
   46cf0:	andeq	r0, r0, r5, ror r3
   46cf4:	andeq	sl, r5, r4, lsl #8
   46cf8:	andeq	r0, r0, lr, asr #7
   46cfc:	andeq	sl, r5, ip, lsl #6
   46d00:	muleq	r0, r6, r3
   46d04:	andeq	sl, r5, r4, ror #26
   46d08:	andeq	r0, r0, r2, lsl r4
   46d0c:	andeq	r0, r0, r5, asr #7
   46d10:			; <UNDEFINED> instruction: 0x0005adbc
   46d14:			; <UNDEFINED> instruction: 0x0005adb0
   46d18:	andeq	r0, r0, lr, lsr #7
   46d1c:	andeq	sl, r5, r8, lsl #27
   46d20:			; <UNDEFINED> instruction: 0x000003b3
   46d24:	muleq	r5, r4, sp
   46d28:	andeq	sl, r5, r4, lsl #25
   46d2c:	ldr	r3, [r0]
   46d30:	push	{r4, r5, r6, lr}
   46d34:	cmp	r3, #1
   46d38:	bls	46d60 <npth_sleep@plt+0x31670>
   46d3c:	mov	r4, r0
   46d40:	mov	r0, r1
   46d44:	mov	r5, r1
   46d48:	bl	14f58 <strlen@plt>
   46d4c:	mov	r1, r5
   46d50:	mov	r2, r0
   46d54:	mov	r0, r4
   46d58:	pop	{r4, r5, r6, lr}
   46d5c:	b	46328 <npth_sleep@plt+0x30c38>
   46d60:	ldr	r0, [pc]	; 46d68 <npth_sleep@plt+0x31678>
   46d64:	bl	3d58c <npth_sleep@plt+0x27e9c>
   46d68:	andeq	sl, r5, ip, asr lr
   46d6c:	push	{r4, r5, r6, r7, r8, lr}
   46d70:	sub	sp, sp, #40	; 0x28
   46d74:	ldr	r6, [pc, #152]	; 46e14 <npth_sleep@plt+0x31724>
   46d78:	mov	r4, r0
   46d7c:	mov	r8, r1
   46d80:	ldr	r3, [r6]
   46d84:	mov	r7, r2
   46d88:	str	r3, [sp, #36]	; 0x24
   46d8c:	b	46d94 <npth_sleep@plt+0x316a4>
   46d90:	mov	r4, r3
   46d94:	mov	r0, r4
   46d98:	bl	43f90 <npth_sleep@plt+0x2e8a0>
   46d9c:	cmp	r0, #0
   46da0:	bne	46de8 <npth_sleep@plt+0x316f8>
   46da4:	ldr	r3, [r4, #76]	; 0x4c
   46da8:	cmp	r3, #0
   46dac:	bne	46d90 <npth_sleep@plt+0x316a0>
   46db0:	ldr	r5, [r4, #44]	; 0x2c
   46db4:	mov	r0, r8
   46db8:	cmp	r5, r7
   46dbc:	movcs	r5, r7
   46dc0:	mov	r2, r5
   46dc4:	ldr	r1, [r4, #48]	; 0x30
   46dc8:	bl	1491c <memcpy@plt>
   46dcc:	ldr	r2, [sp, #36]	; 0x24
   46dd0:	ldr	r3, [r6]
   46dd4:	mov	r0, r5
   46dd8:	cmp	r2, r3
   46ddc:	bne	46e10 <npth_sleep@plt+0x31720>
   46de0:	add	sp, sp, #40	; 0x28
   46de4:	pop	{r4, r5, r6, r7, r8, pc}
   46de8:	add	r1, sp, #4
   46dec:	mov	r0, r4
   46df0:	ldr	r5, [r4, #80]	; 0x50
   46df4:	ldr	r6, [r4, #84]	; 0x54
   46df8:	bl	44604 <npth_sleep@plt+0x2ef14>
   46dfc:	mov	r2, r6
   46e00:	mov	r1, r5
   46e04:	mov	r3, r0
   46e08:	ldr	r0, [pc, #8]	; 46e18 <npth_sleep@plt+0x31728>
   46e0c:	bl	3d58c <npth_sleep@plt+0x27e9c>
   46e10:	bl	14a60 <__stack_chk_fail@plt>
   46e14:	andeq	ip, r6, r8, lsr r8
   46e18:	andeq	sl, r5, ip, lsl #29
   46e1c:	ldr	r3, [r1]
   46e20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   46e24:	cmp	r3, #1
   46e28:	bhi	46ee0 <npth_sleep@plt+0x317f0>
   46e2c:	ldr	r3, [r0]
   46e30:	mov	r8, r0
   46e34:	cmp	r3, #2
   46e38:	bne	46ecc <npth_sleep@plt+0x317dc>
   46e3c:	ldr	r5, [r0, #56]	; 0x38
   46e40:	cmp	r5, #0
   46e44:	mvnne	r7, #0
   46e48:	bne	46eb4 <npth_sleep@plt+0x317c4>
   46e4c:	mov	r0, #32768	; 0x8000
   46e50:	mov	r9, r1
   46e54:	bl	1467c <gcry_xmalloc@plt>
   46e58:	mov	r7, r5
   46e5c:	mov	r6, r0
   46e60:	b	46e88 <npth_sleep@plt+0x31798>
   46e64:	cmp	r5, r0
   46e68:	mov	r2, r0
   46e6c:	mov	r1, r6
   46e70:	mov	r0, r8
   46e74:	movcc	r5, r4
   46e78:	bl	46328 <npth_sleep@plt+0x30c38>
   46e7c:	cmp	r0, #0
   46e80:	bne	46ea4 <npth_sleep@plt+0x317b4>
   46e84:	add	r7, r7, r4
   46e88:	mov	r2, #32768	; 0x8000
   46e8c:	mov	r1, r6
   46e90:	mov	r0, r9
   46e94:	bl	46024 <npth_sleep@plt+0x30934>
   46e98:	cmn	r0, #1
   46e9c:	mov	r4, r0
   46ea0:	bne	46e64 <npth_sleep@plt+0x31774>
   46ea4:	cmp	r5, #0
   46ea8:	bne	46ebc <npth_sleep@plt+0x317cc>
   46eac:	mov	r0, r6
   46eb0:	bl	149dc <gcry_free@plt>
   46eb4:	mov	r0, r7
   46eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46ebc:	mov	r1, r5
   46ec0:	mov	r0, r6
   46ec4:	bl	3d830 <npth_sleep@plt+0x28140>
   46ec8:	b	46eac <npth_sleep@plt+0x317bc>
   46ecc:	ldr	r3, [pc, #32]	; 46ef4 <npth_sleep@plt+0x31804>
   46ed0:	ldr	r2, [pc, #32]	; 46ef8 <npth_sleep@plt+0x31808>
   46ed4:	ldr	r1, [pc, #32]	; 46efc <npth_sleep@plt+0x3180c>
   46ed8:	ldr	r0, [pc, #32]	; 46f00 <npth_sleep@plt+0x31810>
   46edc:	bl	156e4 <__assert_fail@plt>
   46ee0:	ldr	r3, [pc, #12]	; 46ef4 <npth_sleep@plt+0x31804>
   46ee4:	ldr	r2, [pc, #24]	; 46f04 <npth_sleep@plt+0x31814>
   46ee8:	ldr	r1, [pc, #12]	; 46efc <npth_sleep@plt+0x3180c>
   46eec:	ldr	r0, [pc, #20]	; 46f08 <npth_sleep@plt+0x31818>
   46ef0:	bl	156e4 <__assert_fail@plt>
   46ef4:	andeq	sl, r5, ip, lsr #6
   46ef8:	andeq	r0, r0, pc, lsr #17
   46efc:	andeq	sl, r5, r4, lsl #8
   46f00:	andeq	sl, r5, r4, lsl pc
   46f04:	andeq	r0, r0, lr, lsr #17
   46f08:	ldrdeq	sl, [r5], -r4
   46f0c:	ldr	r3, [r0]
   46f10:	push	{r4, lr}
   46f14:	cmp	r3, #1
   46f18:	bls	46f4c <npth_sleep@plt+0x3185c>
   46f1c:	ldr	r3, [r0, #76]	; 0x4c
   46f20:	mov	r4, r0
   46f24:	cmp	r3, #0
   46f28:	popeq	{r4, pc}
   46f2c:	mov	r2, #0
   46f30:	ldr	r1, [r4, #60]	; 0x3c
   46f34:	mov	r0, r4
   46f38:	bl	45c90 <npth_sleep@plt+0x305a0>
   46f3c:	ldr	r3, [r4, #76]	; 0x4c
   46f40:	cmp	r3, #0
   46f44:	bne	46f2c <npth_sleep@plt+0x3183c>
   46f48:	pop	{r4, pc}
   46f4c:	ldr	r0, [pc]	; 46f54 <npth_sleep@plt+0x31864>
   46f50:	bl	3d58c <npth_sleep@plt+0x27e9c>
   46f54:	andeq	sl, r5, r4, asr pc
   46f58:	ldr	r3, [r1]
   46f5c:	push	{r4, r5, r6, lr}
   46f60:	sub	r3, r3, #2
   46f64:	cmp	r3, #1
   46f68:	bhi	46fa0 <npth_sleep@plt+0x318b0>
   46f6c:	ldr	r3, [r0]
   46f70:	mov	r5, r0
   46f74:	sub	r3, r3, #2
   46f78:	cmp	r3, #1
   46f7c:	bhi	46fb4 <npth_sleep@plt+0x318c4>
   46f80:	mov	r4, r1
   46f84:	mov	r0, r1
   46f88:	bl	46f0c <npth_sleep@plt+0x3181c>
   46f8c:	mov	r0, r5
   46f90:	ldr	r2, [r4, #44]	; 0x2c
   46f94:	ldr	r1, [r4, #48]	; 0x30
   46f98:	pop	{r4, r5, r6, lr}
   46f9c:	b	46328 <npth_sleep@plt+0x30c38>
   46fa0:	ldr	r3, [pc, #32]	; 46fc8 <npth_sleep@plt+0x318d8>
   46fa4:	mov	r2, #2176	; 0x880
   46fa8:	ldr	r1, [pc, #28]	; 46fcc <npth_sleep@plt+0x318dc>
   46fac:	ldr	r0, [pc, #28]	; 46fd0 <npth_sleep@plt+0x318e0>
   46fb0:	bl	156e4 <__assert_fail@plt>
   46fb4:	ldr	r3, [pc, #12]	; 46fc8 <npth_sleep@plt+0x318d8>
   46fb8:	ldr	r2, [pc, #20]	; 46fd4 <npth_sleep@plt+0x318e4>
   46fbc:	ldr	r1, [pc, #8]	; 46fcc <npth_sleep@plt+0x318dc>
   46fc0:	ldr	r0, [pc, #16]	; 46fd8 <npth_sleep@plt+0x318e8>
   46fc4:	bl	156e4 <__assert_fail@plt>
   46fc8:	andeq	sl, r5, r8, lsr r3
   46fcc:	andeq	sl, r5, r4, lsl #8
   46fd0:	andeq	sl, r5, r4, lsl #31
   46fd4:	andeq	r0, r0, r1, lsl #17
   46fd8:	andeq	sl, r5, r4, asr #31
   46fdc:	push	{r4, r5, lr}
   46fe0:	orrs	ip, r2, r3
   46fe4:	ldr	r1, [r0, #24]
   46fe8:	ldr	lr, [r0, #16]
   46fec:	ldr	ip, [r0, #28]
   46ff0:	ldr	r5, [r0, #20]
   46ff4:	strd	r2, [r0, #8]
   46ff8:	movne	r4, #1
   46ffc:	moveq	r4, #0
   47000:	mov	r2, #0
   47004:	adds	r1, r1, lr
   47008:	mov	r3, #0
   4700c:	adc	ip, ip, r5
   47010:	str	r4, [r0, #32]
   47014:	str	r1, [r0, #24]
   47018:	str	ip, [r0, #28]
   4701c:	strd	r2, [r0, #16]
   47020:	pop	{r4, r5, pc}
   47024:	push	{r4, lr}
   47028:	sub	sp, sp, #112	; 0x70
   4702c:	ldr	r4, [pc, #156]	; 470d0 <npth_sleep@plt+0x319e0>
   47030:	cmp	r1, #0
   47034:	ldr	r3, [r4]
   47038:	str	r3, [sp, #108]	; 0x6c
   4703c:	movne	r3, #0
   47040:	strne	r3, [r1]
   47044:	b	4704c <npth_sleep@plt+0x3195c>
   47048:	mov	r0, r3
   4704c:	ldr	r3, [r0, #76]	; 0x4c
   47050:	cmp	r3, #0
   47054:	bne	47048 <npth_sleep@plt+0x31958>
   47058:	ldr	r2, [r0, #60]	; 0x3c
   4705c:	ldr	r3, [pc, #112]	; 470d4 <npth_sleep@plt+0x319e4>
   47060:	cmp	r2, r3
   47064:	movne	r0, #0
   47068:	movne	r1, #0
   4706c:	beq	47088 <npth_sleep@plt+0x31998>
   47070:	ldr	r2, [sp, #108]	; 0x6c
   47074:	ldr	r3, [r4]
   47078:	cmp	r2, r3
   4707c:	bne	470cc <npth_sleep@plt+0x319dc>
   47080:	add	sp, sp, #112	; 0x70
   47084:	pop	{r4, pc}
   47088:	ldr	r3, [r0, #64]	; 0x40
   4708c:	mov	r2, sp
   47090:	mov	r0, #3
   47094:	ldr	r1, [r3]
   47098:	bl	14bb0 <__fxstat64@plt>
   4709c:	cmp	r0, #0
   470a0:	ldrdeq	r0, [sp, #48]	; 0x30
   470a4:	beq	47070 <npth_sleep@plt+0x31980>
   470a8:	bl	15084 <__errno_location@plt>
   470ac:	ldr	r0, [r0]
   470b0:	bl	14dcc <strerror@plt>
   470b4:	mov	r1, r0
   470b8:	ldr	r0, [pc, #24]	; 470d8 <npth_sleep@plt+0x319e8>
   470bc:	bl	3d484 <npth_sleep@plt+0x27d94>
   470c0:	mov	r0, #0
   470c4:	mov	r1, #0
   470c8:	b	47070 <npth_sleep@plt+0x31980>
   470cc:	bl	14a60 <__stack_chk_fail@plt>
   470d0:	andeq	ip, r6, r8, lsr r8
   470d4:	andeq	r4, r4, ip, lsr #1
   470d8:	andeq	fp, r5, r0
   470dc:	b	470e4 <npth_sleep@plt+0x319f4>
   470e0:	mov	r0, r3
   470e4:	ldr	r3, [r0, #76]	; 0x4c
   470e8:	cmp	r3, #0
   470ec:	bne	470e0 <npth_sleep@plt+0x319f0>
   470f0:	ldr	r3, [pc, #20]	; 4710c <npth_sleep@plt+0x31a1c>
   470f4:	ldr	r2, [r0, #60]	; 0x3c
   470f8:	cmp	r2, r3
   470fc:	ldreq	r3, [r0, #64]	; 0x40
   47100:	ldreq	r0, [r3]
   47104:	mvnne	r0, #0
   47108:	bx	lr
   4710c:	andeq	r4, r4, ip, lsr #1
   47110:	ldr	r3, [r0, #24]
   47114:	ldr	r2, [r0, #16]
   47118:	ldr	ip, [r0, #28]
   4711c:	ldr	r1, [r0, #20]
   47120:	adds	r0, r3, r2
   47124:	adc	r1, ip, r1
   47128:	bx	lr
   4712c:	push	{r4, r5, r6, r7, lr}
   47130:	mov	r7, r3
   47134:	ldr	r3, [r0]
   47138:	sub	sp, sp, #12
   4713c:	bics	r3, r3, #2
   47140:	mov	r4, r0
   47144:	mov	r6, r2
   47148:	beq	471bc <npth_sleep@plt+0x31acc>
   4714c:	ldr	r3, [r4, #76]	; 0x4c
   47150:	mov	r0, #0
   47154:	mov	r1, #0
   47158:	cmp	r3, #0
   4715c:	mov	r3, #0
   47160:	strd	r6, [r4, #24]
   47164:	strd	r0, [r4, #16]
   47168:	strd	r0, [r4, #8]
   4716c:	str	r3, [r4, #40]	; 0x28
   47170:	str	r3, [r4, #32]
   47174:	str	r3, [r4, #56]	; 0x38
   47178:	beq	471ac <npth_sleep@plt+0x31abc>
   4717c:	ldr	r0, [pc, #172]	; 47230 <npth_sleep@plt+0x31b40>
   47180:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   47184:	ldr	r3, [r4, #76]	; 0x4c
   47188:	cmp	r3, #0
   4718c:	beq	471ac <npth_sleep@plt+0x31abc>
   47190:	mov	r2, #0
   47194:	ldr	r1, [r4, #60]	; 0x3c
   47198:	mov	r0, r4
   4719c:	bl	45c90 <npth_sleep@plt+0x305a0>
   471a0:	ldr	r3, [r4, #76]	; 0x4c
   471a4:	cmp	r3, #0
   471a8:	bne	47190 <npth_sleep@plt+0x31aa0>
   471ac:	mov	r0, #0
   471b0:	add	sp, sp, #12
   471b4:	pop	{r4, r5, r6, r7, pc}
   471b8:	mov	r4, r5
   471bc:	ldr	r5, [r4, #76]	; 0x4c
   471c0:	cmp	r5, #0
   471c4:	bne	471b8 <npth_sleep@plt+0x31ac8>
   471c8:	ldr	r3, [pc, #100]	; 47234 <npth_sleep@plt+0x31b44>
   471cc:	ldr	r2, [r4, #60]	; 0x3c
   471d0:	cmp	r2, r3
   471d4:	bne	47228 <npth_sleep@plt+0x31b38>
   471d8:	ldr	r1, [r4, #64]	; 0x40
   471dc:	mov	r2, r6
   471e0:	mov	r3, r7
   471e4:	ldr	r0, [r1]
   471e8:	str	r5, [sp]
   471ec:	bl	14c28 <lseek64@plt>
   471f0:	mvn	r3, #0
   471f4:	mvn	r2, #0
   471f8:	cmp	r1, r3
   471fc:	cmpeq	r0, r2
   47200:	strne	r5, [r4, #44]	; 0x2c
   47204:	bne	4714c <npth_sleep@plt+0x31a5c>
   47208:	bl	15084 <__errno_location@plt>
   4720c:	ldr	r0, [r0]
   47210:	bl	14dcc <strerror@plt>
   47214:	mov	r1, r0
   47218:	ldr	r0, [pc, #24]	; 47238 <npth_sleep@plt+0x31b48>
   4721c:	bl	3d484 <npth_sleep@plt+0x27d94>
   47220:	mvn	r0, #0
   47224:	b	471b0 <npth_sleep@plt+0x31ac0>
   47228:	mvn	r0, #0
   4722c:	b	471b0 <npth_sleep@plt+0x31ac0>
   47230:	andeq	fp, r5, r8, lsr #32
   47234:	andeq	r4, r4, ip, lsr #1
   47238:	andeq	fp, r5, r4, lsl r0
   4723c:	ldr	r3, [r0, #72]	; 0x48
   47240:	cmp	r3, #0
   47244:	beq	47250 <npth_sleep@plt+0x31b60>
   47248:	mov	r0, r3
   4724c:	bx	lr
   47250:	b	45028 <npth_sleep@plt+0x2f938>
   47254:	cmp	r0, #0
   47258:	bxeq	lr
   4725c:	ldr	r2, [r0, #76]	; 0x4c
   47260:	cmp	r2, #0
   47264:	bne	47270 <npth_sleep@plt+0x31b80>
   47268:	b	47294 <npth_sleep@plt+0x31ba4>
   4726c:	mov	r2, r3
   47270:	ldr	r3, [r2, #76]	; 0x4c
   47274:	cmp	r3, #0
   47278:	bne	4726c <npth_sleep@plt+0x31b7c>
   4727c:	ldr	r3, [pc, #36]	; 472a8 <npth_sleep@plt+0x31bb8>
   47280:	ldr	r1, [r2, #60]	; 0x3c
   47284:	cmp	r1, r3
   47288:	beq	4729c <npth_sleep@plt+0x31bac>
   4728c:	mov	r0, #0
   47290:	bx	lr
   47294:	mov	r2, r0
   47298:	b	4727c <npth_sleep@plt+0x31b8c>
   4729c:	ldr	r0, [r2, #64]	; 0x40
   472a0:	add	r0, r0, #20
   472a4:	bx	lr
   472a8:	andeq	r4, r4, ip, lsr #1
   472ac:	cmp	r0, #0
   472b0:	beq	472e4 <npth_sleep@plt+0x31bf4>
   472b4:	ldr	r2, [r0, #76]	; 0x4c
   472b8:	cmp	r2, #0
   472bc:	bne	472c8 <npth_sleep@plt+0x31bd8>
   472c0:	b	47300 <npth_sleep@plt+0x31c10>
   472c4:	mov	r2, r3
   472c8:	ldr	r3, [r2, #76]	; 0x4c
   472cc:	cmp	r3, #0
   472d0:	bne	472c4 <npth_sleep@plt+0x31bd4>
   472d4:	ldr	r3, [pc, #44]	; 47308 <npth_sleep@plt+0x31c18>
   472d8:	ldr	r1, [r2, #60]	; 0x3c
   472dc:	cmp	r1, r3
   472e0:	beq	472ec <npth_sleep@plt+0x31bfc>
   472e4:	ldr	r0, [pc, #32]	; 4730c <npth_sleep@plt+0x31c1c>
   472e8:	bx	lr
   472ec:	ldr	r0, [r2, #64]	; 0x40
   472f0:	ldr	r3, [pc, #20]	; 4730c <npth_sleep@plt+0x31c1c>
   472f4:	adds	r0, r0, #20
   472f8:	moveq	r0, r3
   472fc:	bx	lr
   47300:	mov	r2, r0
   47304:	b	472d4 <npth_sleep@plt+0x31be4>
   47308:	andeq	r4, r4, ip, lsr #1
   4730c:	andeq	fp, r5, r0, rrx
   47310:	push	{r4, r5, r6, lr}
   47314:	subs	r5, r1, #0
   47318:	mov	r4, r0
   4731c:	bne	47358 <npth_sleep@plt+0x31c68>
   47320:	ldr	r3, [r0]
   47324:	cmp	r3, #0
   47328:	beq	4734c <npth_sleep@plt+0x31c5c>
   4732c:	ldr	r3, [pc, #124]	; 473b0 <npth_sleep@plt+0x31cc0>
   47330:	ldr	r1, [r4, #60]	; 0x3c
   47334:	cmp	r1, r3
   47338:	bne	4739c <npth_sleep@plt+0x31cac>
   4733c:	mov	r0, r4
   47340:	mov	r2, #0
   47344:	pop	{r4, r5, r6, lr}
   47348:	b	45c90 <npth_sleep@plt+0x305a0>
   4734c:	ldr	r0, [pc, #96]	; 473b4 <npth_sleep@plt+0x31cc4>
   47350:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   47354:	b	4732c <npth_sleep@plt+0x31c3c>
   47358:	mov	r1, #32
   4735c:	mov	r0, #1
   47360:	bl	15528 <gcry_xcalloc@plt>
   47364:	ldr	r3, [r4]
   47368:	mov	lr, #0
   4736c:	mov	r1, #1
   47370:	mov	ip, r0
   47374:	mov	r2, ip
   47378:	mov	r0, r4
   4737c:	str	r5, [ip, #24]
   47380:	str	r3, [ip]
   47384:	str	r1, [ip, #12]
   47388:	mov	r3, lr
   4738c:	str	lr, [ip, #4]
   47390:	ldr	r1, [pc, #24]	; 473b0 <npth_sleep@plt+0x31cc0>
   47394:	pop	{r4, r5, r6, lr}
   47398:	b	45a78 <npth_sleep@plt+0x30388>
   4739c:	ldr	r3, [pc, #20]	; 473b8 <npth_sleep@plt+0x31cc8>
   473a0:	mov	r2, #2528	; 0x9e0
   473a4:	ldr	r1, [pc, #16]	; 473bc <npth_sleep@plt+0x31ccc>
   473a8:	ldr	r0, [pc, #16]	; 473c0 <npth_sleep@plt+0x31cd0>
   473ac:	bl	3d80c <npth_sleep@plt+0x2811c>
   473b0:	ldrdeq	r6, [r4], -r0
   473b4:	andeq	fp, r5, r4, rrx
   473b8:	andeq	sl, r5, ip, asr #6
   473bc:	andeq	sl, r5, r4, lsl #8
   473c0:	andeq	fp, r5, r8, lsr #1
   473c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   473c8:	sub	sp, sp, #12
   473cc:	ldr	r8, [r2]
   473d0:	ldr	sl, [r1]
   473d4:	clz	ip, sl
   473d8:	lsr	ip, ip, #5
   473dc:	mov	r9, r2
   473e0:	str	r3, [sp, #4]
   473e4:	mov	r2, r3
   473e8:	cmp	r8, #1
   473ec:	movls	r3, ip
   473f0:	orrhi	r3, ip, #1
   473f4:	cmp	r3, #0
   473f8:	str	r1, [sp]
   473fc:	mov	r4, r0
   47400:	ldr	r7, [r2]
   47404:	bne	4743c <npth_sleep@plt+0x31d4c>
   47408:	cmp	r7, #1
   4740c:	bls	475d4 <npth_sleep@plt+0x31ee4>
   47410:	cmp	r7, #256	; 0x100
   47414:	movcc	r8, r7
   47418:	movcs	r8, #256	; 0x100
   4741c:	mov	r0, sl
   47420:	mov	r1, r8
   47424:	bl	14d78 <gcry_xrealloc@plt>
   47428:	ldr	r3, [sp]
   4742c:	mov	sl, r0
   47430:	str	r0, [r3]
   47434:	str	r8, [r9]
   47438:	b	4744c <npth_sleep@plt+0x31d5c>
   4743c:	cmp	r8, #1
   47440:	orrls	ip, ip, #1
   47444:	cmp	ip, #0
   47448:	bne	47410 <npth_sleep@plt+0x31d20>
   4744c:	mov	fp, sl
   47450:	mov	r6, #0
   47454:	b	474a8 <npth_sleep@plt+0x31db8>
   47458:	ldr	ip, [r4, #16]
   4745c:	ldr	lr, [r4, #20]
   47460:	ldr	r5, [r4, #48]	; 0x30
   47464:	adds	ip, ip, #1
   47468:	str	ip, [r4, #16]
   4746c:	adc	lr, lr, #0
   47470:	add	ip, r0, #1
   47474:	str	lr, [r4, #20]
   47478:	str	ip, [r4, #40]	; 0x28
   4747c:	ldrb	ip, [r5, r0]
   47480:	mov	r0, ip
   47484:	mov	r5, fp
   47488:	cmp	r0, #10
   4748c:	add	r6, r6, #1
   47490:	strb	ip, [r5], #1
   47494:	beq	475a4 <npth_sleep@plt+0x31eb4>
   47498:	sub	r0, r8, #1
   4749c:	cmp	r0, r6
   474a0:	beq	474dc <npth_sleep@plt+0x31dec>
   474a4:	mov	fp, r5
   474a8:	ldr	r0, [r4, #32]
   474ac:	cmp	r0, #0
   474b0:	bne	474c4 <npth_sleep@plt+0x31dd4>
   474b4:	ldr	r0, [r4, #40]	; 0x28
   474b8:	ldr	ip, [r4, #44]	; 0x2c
   474bc:	cmp	r0, ip
   474c0:	bcc	47458 <npth_sleep@plt+0x31d68>
   474c4:	mov	r0, r4
   474c8:	bl	45f30 <npth_sleep@plt+0x30840>
   474cc:	cmn	r0, #1
   474d0:	beq	475b8 <npth_sleep@plt+0x31ec8>
   474d4:	uxtb	ip, r0
   474d8:	b	47484 <npth_sleep@plt+0x31d94>
   474dc:	cmp	r8, r7
   474e0:	beq	47540 <npth_sleep@plt+0x31e50>
   474e4:	ldr	r3, [pc, #252]	; 475e8 <npth_sleep@plt+0x31ef8>
   474e8:	mov	r0, sl
   474ec:	cmp	r8, r3
   474f0:	movls	r3, #256	; 0x100
   474f4:	movhi	r3, #1024	; 0x400
   474f8:	add	r2, r8, r3
   474fc:	cmp	r7, r2
   47500:	movcc	r8, r7
   47504:	movcs	r8, r2
   47508:	mov	r1, r8
   4750c:	bl	14d78 <gcry_xrealloc@plt>
   47510:	ldr	r3, [sp]
   47514:	mov	sl, r0
   47518:	str	r0, [r3]
   4751c:	add	r5, r0, r6
   47520:	str	r8, [r9]
   47524:	b	474a4 <npth_sleep@plt+0x31db4>
   47528:	mov	r0, r4
   4752c:	bl	45f30 <npth_sleep@plt+0x30840>
   47530:	cmn	r0, #1
   47534:	beq	47588 <npth_sleep@plt+0x31e98>
   47538:	cmp	r0, #10
   4753c:	beq	47588 <npth_sleep@plt+0x31e98>
   47540:	ldr	r2, [r4, #32]
   47544:	cmp	r2, #0
   47548:	bne	47528 <npth_sleep@plt+0x31e38>
   4754c:	ldr	r2, [r4, #40]	; 0x28
   47550:	ldr	r0, [r4, #44]	; 0x2c
   47554:	cmp	r2, r0
   47558:	bcs	47528 <npth_sleep@plt+0x31e38>
   4755c:	ldr	r0, [r4, #16]
   47560:	ldr	ip, [r4, #20]
   47564:	ldr	lr, [r4, #48]	; 0x30
   47568:	adds	r0, r0, #1
   4756c:	str	r0, [r4, #16]
   47570:	adc	ip, ip, #0
   47574:	add	r0, r2, #1
   47578:	str	ip, [r4, #20]
   4757c:	str	r0, [r4, #40]	; 0x28
   47580:	ldrb	r0, [lr, r2]
   47584:	b	47538 <npth_sleep@plt+0x31e48>
   47588:	cmp	sl, r5
   4758c:	bcs	475c0 <npth_sleep@plt+0x31ed0>
   47590:	ldr	r3, [sp, #4]
   47594:	mov	r1, #10
   47598:	mov	r2, #0
   4759c:	strb	r1, [fp]
   475a0:	str	r2, [r3]
   475a4:	mov	r3, #0
   475a8:	mov	r0, r6
   475ac:	strb	r3, [r5]
   475b0:	add	sp, sp, #12
   475b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   475b8:	mov	r5, fp
   475bc:	b	475a4 <npth_sleep@plt+0x31eb4>
   475c0:	ldr	r3, [pc, #36]	; 475ec <npth_sleep@plt+0x31efc>
   475c4:	ldr	r2, [pc, #36]	; 475f0 <npth_sleep@plt+0x31f00>
   475c8:	ldr	r1, [pc, #36]	; 475f4 <npth_sleep@plt+0x31f04>
   475cc:	ldr	r0, [pc, #36]	; 475f8 <npth_sleep@plt+0x31f08>
   475d0:	bl	156e4 <__assert_fail@plt>
   475d4:	ldr	r3, [pc, #16]	; 475ec <npth_sleep@plt+0x31efc>
   475d8:	mov	r2, #2560	; 0xa00
   475dc:	ldr	r1, [pc, #16]	; 475f4 <npth_sleep@plt+0x31f04>
   475e0:	ldr	r0, [pc, #20]	; 475fc <npth_sleep@plt+0x31f0c>
   475e4:	bl	156e4 <__assert_fail@plt>
   475e8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   475ec:	andeq	sl, r5, r0, ror r3
   475f0:	andeq	r0, r0, r1, lsr #20
   475f4:	andeq	sl, r5, r4, lsl #8
   475f8:	andeq	fp, r5, ip, ror #1
   475fc:	andeq	fp, r5, r4, asr #1
   47600:	cmp	r2, #0
   47604:	push	{r4, r5, r6, r7, r8, lr}
   47608:	mov	r4, r0
   4760c:	bne	476e4 <npth_sleep@plt+0x31ff4>
   47610:	cmp	r1, #0
   47614:	mov	r5, r1
   47618:	popeq	{r4, r5, r6, r7, r8, pc}
   4761c:	ldr	r3, [r4, #32]
   47620:	mov	r0, r4
   47624:	cmp	r3, #0
   47628:	beq	47684 <npth_sleep@plt+0x31f94>
   4762c:	bl	45f30 <npth_sleep@plt+0x30840>
   47630:	sub	r5, r5, #1
   47634:	cmn	r0, #1
   47638:	popeq	{r4, r5, r6, r7, r8, pc}
   4763c:	cmp	r5, #0
   47640:	bne	47674 <npth_sleep@plt+0x31f84>
   47644:	pop	{r4, r5, r6, r7, r8, pc}
   47648:	ldrd	r2, [r4, #16]
   4764c:	cmp	ip, r5
   47650:	movcs	ip, r5
   47654:	adds	r6, r2, ip
   47658:	sub	r5, r5, ip
   4765c:	adc	r7, r3, #0
   47660:	cmp	r5, #0
   47664:	add	r1, r1, ip
   47668:	str	r1, [r4, #40]	; 0x28
   4766c:	strd	r6, [r4, #16]
   47670:	popeq	{r4, r5, r6, r7, r8, pc}
   47674:	ldr	r3, [r4, #32]
   47678:	mov	r0, r4
   4767c:	cmp	r3, #0
   47680:	bne	4762c <npth_sleep@plt+0x31f3c>
   47684:	ldr	r1, [r4, #40]	; 0x28
   47688:	ldr	r3, [r4, #44]	; 0x2c
   4768c:	cmp	r1, r3
   47690:	sub	ip, r3, r1
   47694:	bcc	47648 <npth_sleep@plt+0x31f58>
   47698:	b	4762c <npth_sleep@plt+0x31f3c>
   4769c:	ldr	r2, [r4, #44]	; 0x2c
   476a0:	ldr	r3, [r4, #40]	; 0x28
   476a4:	cmp	r3, r2
   476a8:	sub	ip, r2, r3
   476ac:	bcs	476d4 <npth_sleep@plt+0x31fe4>
   476b0:	ldrd	r0, [r4, #16]
   476b4:	str	r2, [r4, #40]	; 0x28
   476b8:	ldr	r3, [r4, #40]	; 0x28
   476bc:	adds	r6, r0, ip
   476c0:	adc	r7, r1, #0
   476c4:	cmp	r3, r2
   476c8:	strd	r6, [r4, #16]
   476cc:	sub	ip, r2, r3
   476d0:	bcc	476b0 <npth_sleep@plt+0x31fc0>
   476d4:	mov	r0, r4
   476d8:	bl	45f30 <npth_sleep@plt+0x30840>
   476dc:	cmn	r0, #1
   476e0:	popeq	{r4, r5, r6, r7, r8, pc}
   476e4:	ldr	r3, [r4, #32]
   476e8:	cmp	r3, #0
   476ec:	bne	476d4 <npth_sleep@plt+0x31fe4>
   476f0:	b	4769c <npth_sleep@plt+0x31fac>
   476f4:	push	{r4, r5, r6, lr}
   476f8:	adds	ip, r1, #0
   476fc:	ldr	lr, [pc, #108]	; 47770 <npth_sleep@plt+0x32080>
   47700:	sub	r4, r2, #1
   47704:	movne	ip, #1
   47708:	ldr	r5, [lr]
   4770c:	ands	ip, ip, r5, asr r4
   47710:	bne	4771c <npth_sleep@plt+0x3202c>
   47714:	mov	r0, #0
   47718:	pop	{r4, r5, r6, pc}
   4771c:	ldr	r1, [r1]
   47720:	tst	r1, #1024	; 0x400
   47724:	beq	47714 <npth_sleep@plt+0x32024>
   47728:	cmp	r0, #0
   4772c:	mov	r4, r3
   47730:	beq	47754 <npth_sleep@plt+0x32064>
   47734:	ldr	r3, [lr, #4]
   47738:	cmp	r3, #0
   4773c:	beq	47754 <npth_sleep@plt+0x32064>
   47740:	mov	r1, r2
   47744:	mov	r2, r4
   47748:	blx	r3
   4774c:	cmp	r0, #0
   47750:	beq	47714 <npth_sleep@plt+0x32024>
   47754:	cmp	r4, #0
   47758:	beq	47768 <npth_sleep@plt+0x32078>
   4775c:	mov	r1, r4
   47760:	mov	r0, #7
   47764:	bl	3d41c <npth_sleep@plt+0x27d2c>
   47768:	mov	r0, #1
   4776c:	pop	{r4, r5, r6, pc}
   47770:	andeq	sp, r6, r4, ror #17
   47774:	push	{r4, r5, r6, lr}
   47778:	mov	r6, r0
   4777c:	ldr	r5, [pc, #180]	; 47838 <npth_sleep@plt+0x32148>
   47780:	sub	sp, sp, #24
   47784:	cmp	r2, #0
   47788:	ldr	r0, [r5]
   4778c:	moveq	r4, r2
   47790:	str	r0, [sp, #20]
   47794:	beq	477a4 <npth_sleep@plt+0x320b4>
   47798:	ldrb	r4, [r2]
   4779c:	cmp	r4, #0
   477a0:	bne	477c0 <npth_sleep@plt+0x320d0>
   477a4:	ldr	r2, [sp, #20]
   477a8:	ldr	r3, [r5]
   477ac:	mov	r0, r4
   477b0:	cmp	r2, r3
   477b4:	bne	47834 <npth_sleep@plt+0x32144>
   477b8:	add	sp, sp, #24
   477bc:	pop	{r4, r5, r6, pc}
   477c0:	mov	ip, r3
   477c4:	ldr	lr, [pc, #112]	; 4783c <npth_sleep@plt+0x3214c>
   477c8:	ldr	r0, [pc, #112]	; 47840 <npth_sleep@plt+0x32150>
   477cc:	cmp	ip, #0
   477d0:	str	r2, [sp]
   477d4:	mov	r3, r1
   477d8:	moveq	r2, r0
   477dc:	movne	r2, lr
   477e0:	ldr	r1, [pc, #92]	; 47844 <npth_sleep@plt+0x32154>
   477e4:	add	r0, sp, #16
   477e8:	bl	15390 <gpgrt_asprintf@plt>
   477ec:	cmp	r0, #0
   477f0:	blt	47828 <npth_sleep@plt+0x32138>
   477f4:	mov	r3, #0
   477f8:	mov	r0, r6
   477fc:	str	r3, [sp, #12]
   47800:	str	r3, [sp, #8]
   47804:	str	r3, [sp, #4]
   47808:	str	r3, [sp]
   4780c:	mov	r2, r3
   47810:	ldr	r1, [sp, #16]
   47814:	bl	14d24 <assuan_transact@plt>
   47818:	mov	r4, r0
   4781c:	ldr	r0, [sp, #16]
   47820:	bl	149dc <gcry_free@plt>
   47824:	b	477a4 <npth_sleep@plt+0x320b4>
   47828:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4782c:	uxth	r4, r0
   47830:	b	477a4 <npth_sleep@plt+0x320b4>
   47834:	bl	14a60 <__stack_chk_fail@plt>
   47838:	andeq	ip, r6, r8, lsr r8
   4783c:	strdeq	fp, [r5], -r8
   47840:	andeq	r5, r5, r8, asr r2
   47844:	andeq	fp, r5, r0, lsl #2
   47848:	mov	r3, #0
   4784c:	push	{r4, r5, r6, lr}
   47850:	mov	r4, r0
   47854:	str	r3, [r0]
   47858:	mov	r6, r1
   4785c:	mov	r0, r2
   47860:	ldr	r1, [pc, #128]	; 478e8 <npth_sleep@plt+0x321f8>
   47864:	mov	r5, r2
   47868:	bl	14760 <strcmp@plt>
   4786c:	cmp	r0, #0
   47870:	beq	478e0 <npth_sleep@plt+0x321f0>
   47874:	ldr	r1, [pc, #112]	; 478ec <npth_sleep@plt+0x321fc>
   47878:	mov	r0, r5
   4787c:	bl	14760 <strcmp@plt>
   47880:	ldr	r3, [pc, #104]	; 478f0 <npth_sleep@plt+0x32200>
   47884:	ldr	r1, [pc, #104]	; 478f4 <npth_sleep@plt+0x32204>
   47888:	cmp	r0, #0
   4788c:	movne	r1, r3
   47890:	mov	r0, r6
   47894:	mov	r2, #0
   47898:	bl	38084 <npth_sleep@plt+0x22994>
   4789c:	subs	r5, r0, #0
   478a0:	beq	478d4 <npth_sleep@plt+0x321e4>
   478a4:	mov	r1, #0
   478a8:	bl	4d548 <npth_sleep@plt+0x37e58>
   478ac:	str	r0, [r4]
   478b0:	mov	r0, r5
   478b4:	bl	149dc <gcry_free@plt>
   478b8:	ldr	r0, [r4]
   478bc:	cmp	r0, #0
   478c0:	beq	478d4 <npth_sleep@plt+0x321e4>
   478c4:	mvn	r1, #0
   478c8:	bl	4d710 <npth_sleep@plt+0x38020>
   478cc:	cmp	r0, #0
   478d0:	popeq	{r4, r5, r6, pc}
   478d4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   478d8:	uxth	r0, r0
   478dc:	pop	{r4, r5, r6, pc}
   478e0:	ldr	r1, [pc, #16]	; 478f8 <npth_sleep@plt+0x32208>
   478e4:	b	47890 <npth_sleep@plt+0x321a0>
   478e8:	muleq	r4, ip, sl
   478ec:	andeq	fp, r5, ip, ror #2
   478f0:	andeq	fp, r5, ip, asr #2
   478f4:	andeq	fp, r5, ip, lsr #2
   478f8:	andeq	fp, r5, r0, lsl r1
   478fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47900:	sub	sp, sp, #12
   47904:	mov	fp, r3
   47908:	mov	r3, #6
   4790c:	ldr	r5, [pc, #232]	; 479fc <npth_sleep@plt+0x3230c>
   47910:	ldr	sl, [pc, #232]	; 47a00 <npth_sleep@plt+0x32310>
   47914:	ldr	r9, [pc, #232]	; 47a04 <npth_sleep@plt+0x32314>
   47918:	ldr	r6, [pc, #232]	; 47a08 <npth_sleep@plt+0x32318>
   4791c:	str	r0, [sp, #4]
   47920:	mov	r8, r1
   47924:	mov	r7, r2
   47928:	str	r3, [sp]
   4792c:	mov	r4, #0
   47930:	b	47978 <npth_sleep@plt+0x32288>
   47934:	mov	r0, r5
   47938:	bl	3ef88 <npth_sleep@plt+0x29898>
   4793c:	mov	r3, #0
   47940:	mov	r2, r3
   47944:	mov	r1, r8
   47948:	mov	r0, fp
   4794c:	bl	156b4 <assuan_socket_connect@plt>
   47950:	add	r4, r4, r5
   47954:	lsl	r2, r5, #1
   47958:	subs	r3, r0, #0
   4795c:	beq	479c0 <npth_sleep@plt+0x322d0>
   47960:	cmp	r2, r6
   47964:	movlt	r5, r2
   47968:	ldr	r2, [pc, #156]	; 47a0c <npth_sleep@plt+0x3231c>
   4796c:	movge	r5, r6
   47970:	cmp	r4, r2
   47974:	bgt	479f0 <npth_sleep@plt+0x32300>
   47978:	sub	r3, sl, r4
   4797c:	cmp	r7, #0
   47980:	umull	r2, r3, r9, r3
   47984:	beq	47934 <npth_sleep@plt+0x32244>
   47988:	ldr	r2, [sp]
   4798c:	lsr	r3, r3, #18
   47990:	cmp	r3, r2
   47994:	bge	47934 <npth_sleep@plt+0x32244>
   47998:	mov	r2, #5
   4799c:	ldr	r1, [pc, #108]	; 47a10 <npth_sleep@plt+0x32320>
   479a0:	mov	r0, #0
   479a4:	str	r3, [sp]
   479a8:	bl	14a3c <dcgettext@plt>
   479ac:	ldr	r3, [sp]
   479b0:	ldr	r1, [sp, #4]
   479b4:	mov	r2, r3
   479b8:	bl	3d420 <npth_sleep@plt+0x27d30>
   479bc:	b	47934 <npth_sleep@plt+0x32244>
   479c0:	cmp	r7, #0
   479c4:	beq	479f0 <npth_sleep@plt+0x32300>
   479c8:	mov	r2, #5
   479cc:	ldr	r1, [pc, #64]	; 47a14 <npth_sleep@plt+0x32324>
   479d0:	str	r3, [sp]
   479d4:	bl	14a3c <dcgettext@plt>
   479d8:	ldr	r1, [sp, #4]
   479dc:	bl	3d420 <npth_sleep@plt+0x27d30>
   479e0:	ldr	r3, [sp, #48]	; 0x30
   479e4:	mov	r2, #1
   479e8:	str	r2, [r3]
   479ec:	ldr	r3, [sp]
   479f0:	mov	r0, r3
   479f4:	add	sp, sp, #12
   479f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   479fc:	ldrdeq	r0, [r0], -r1
   47a00:	subseq	r8, fp, pc, ror sp
   47a04:	tstmi	fp, #2096	; 0x830
   47a08:	andeq	r4, pc, r0, asr #4
   47a0c:	subeq	r4, ip, pc, lsr fp
   47a10:	andeq	fp, r5, r4, ror r1
   47a14:	andeq	fp, r5, r0, lsr #3
   47a18:	push	{r4, r5, r6, lr}
   47a1c:	mov	r5, r0
   47a20:	ldr	r0, [pc, #68]	; 47a6c <npth_sleep@plt+0x3237c>
   47a24:	mov	r4, r1
   47a28:	bl	14d48 <getenv@plt>
   47a2c:	cmp	r0, #0
   47a30:	beq	47a5c <npth_sleep@plt+0x3236c>
   47a34:	mov	r2, #10
   47a38:	mov	r1, #0
   47a3c:	bl	14784 <strtol@plt>
   47a40:	ldr	r3, [pc, #40]	; 47a70 <npth_sleep@plt+0x32380>
   47a44:	str	r0, [r3]
   47a48:	mov	r1, r5
   47a4c:	str	r4, [r3, #4]
   47a50:	ldr	r0, [pc, #28]	; 47a74 <npth_sleep@plt+0x32384>
   47a54:	pop	{r4, r5, r6, lr}
   47a58:	b	148c8 <assuan_set_log_cb@plt>
   47a5c:	ldr	r3, [pc, #12]	; 47a70 <npth_sleep@plt+0x32380>
   47a60:	mov	r2, #128	; 0x80
   47a64:	str	r2, [r3]
   47a68:	b	47a48 <npth_sleep@plt+0x32358>
   47a6c:	andeq	fp, r5, r0, asr #3
   47a70:	andeq	sp, r6, r4, ror #17
   47a74:	strdeq	r7, [r4], -r4
   47a78:	ldr	r3, [pc, #12]	; 47a8c <npth_sleep@plt+0x3239c>
   47a7c:	cmp	r0, #0
   47a80:	moveq	r0, #128	; 0x80
   47a84:	str	r0, [r3]
   47a88:	bx	lr
   47a8c:	andeq	sp, r6, r4, ror #17
   47a90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   47a94:	sub	sp, sp, #16
   47a98:	ldr	r7, [pc, #716]	; 47d6c <npth_sleep@plt+0x3267c>
   47a9c:	ldr	r5, [sp, #48]	; 0x30
   47aa0:	mov	r6, r0
   47aa4:	mov	r8, r2
   47aa8:	ldr	r0, [r7]
   47aac:	mov	r9, r3
   47ab0:	mov	r1, #0
   47ab4:	str	r0, [sp, #12]
   47ab8:	str	r1, [sp]
   47abc:	add	r1, sp, #4
   47ac0:	mov	r0, sp
   47ac4:	bl	49050 <npth_sleep@plt+0x33960>
   47ac8:	subs	r4, r0, #0
   47acc:	beq	47b4c <npth_sleep@plt+0x3245c>
   47ad0:	mov	r2, #0
   47ad4:	mov	r1, r4
   47ad8:	mov	r0, r5
   47adc:	bl	492e4 <npth_sleep@plt+0x33bf4>
   47ae0:	subs	r2, r0, #0
   47ae4:	beq	47abc <npth_sleep@plt+0x323cc>
   47ae8:	ldr	r1, [sp, #4]
   47aec:	cmp	r1, #0
   47af0:	beq	47b28 <npth_sleep@plt+0x32438>
   47af4:	mov	r3, #0
   47af8:	mov	r0, r6
   47afc:	bl	47774 <npth_sleep@plt+0x32084>
   47b00:	mov	r4, r0
   47b04:	cmp	r4, #0
   47b08:	beq	47abc <npth_sleep@plt+0x323cc>
   47b0c:	ldr	r2, [sp, #12]
   47b10:	ldr	r3, [r7]
   47b14:	mov	r0, r4
   47b18:	cmp	r2, r3
   47b1c:	bne	47d68 <npth_sleep@plt+0x32678>
   47b20:	add	sp, sp, #16
   47b24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   47b28:	mov	r1, r4
   47b2c:	mov	r3, #1
   47b30:	mov	r0, r6
   47b34:	bl	47774 <npth_sleep@plt+0x32084>
   47b38:	uxth	r3, r0
   47b3c:	cmp	r3, #174	; 0xae
   47b40:	mov	r4, r0
   47b44:	bne	47b04 <npth_sleep@plt+0x32414>
   47b48:	b	47abc <npth_sleep@plt+0x323cc>
   47b4c:	mov	r0, r5
   47b50:	add	r2, sp, #8
   47b54:	ldr	r1, [pc, #532]	; 47d70 <npth_sleep@plt+0x32680>
   47b58:	bl	492e4 <npth_sleep@plt+0x33bf4>
   47b5c:	subs	r5, r0, #0
   47b60:	beq	47b70 <npth_sleep@plt+0x32480>
   47b64:	ldr	r3, [sp, #8]
   47b68:	cmp	r3, #0
   47b6c:	moveq	r5, #0
   47b70:	mov	r1, #0
   47b74:	mov	r0, r1
   47b78:	bl	152d0 <setlocale@plt>
   47b7c:	subs	r4, r0, #0
   47b80:	beq	47c3c <npth_sleep@plt+0x3254c>
   47b84:	bl	15684 <gcry_strdup@plt>
   47b88:	subs	sl, r0, #0
   47b8c:	beq	47cc0 <npth_sleep@plt+0x325d0>
   47b90:	ldr	r1, [pc, #476]	; 47d74 <npth_sleep@plt+0x32684>
   47b94:	mov	r0, #0
   47b98:	bl	152d0 <setlocale@plt>
   47b9c:	cmp	r8, #0
   47ba0:	beq	47c98 <npth_sleep@plt+0x325a8>
   47ba4:	mov	r2, r8
   47ba8:	mov	r3, #0
   47bac:	ldr	r1, [pc, #452]	; 47d78 <npth_sleep@plt+0x32688>
   47bb0:	mov	r0, r6
   47bb4:	bl	47774 <npth_sleep@plt+0x32084>
   47bb8:	mov	r4, r0
   47bbc:	mov	r1, sl
   47bc0:	mov	r0, #0
   47bc4:	bl	152d0 <setlocale@plt>
   47bc8:	mov	r0, sl
   47bcc:	bl	149dc <gcry_free@plt>
   47bd0:	cmp	r4, #0
   47bd4:	bne	47b0c <npth_sleep@plt+0x3241c>
   47bd8:	mov	r1, #0
   47bdc:	mov	r0, #5
   47be0:	bl	152d0 <setlocale@plt>
   47be4:	subs	r4, r0, #0
   47be8:	beq	47c68 <npth_sleep@plt+0x32578>
   47bec:	bl	15684 <gcry_strdup@plt>
   47bf0:	subs	r8, r0, #0
   47bf4:	beq	47cc0 <npth_sleep@plt+0x325d0>
   47bf8:	ldr	r1, [pc, #372]	; 47d74 <npth_sleep@plt+0x32684>
   47bfc:	mov	r0, #5
   47c00:	bl	152d0 <setlocale@plt>
   47c04:	cmp	r9, #0
   47c08:	beq	47ccc <npth_sleep@plt+0x325dc>
   47c0c:	mov	r2, r9
   47c10:	mov	r0, r6
   47c14:	mov	r3, #0
   47c18:	ldr	r1, [pc, #348]	; 47d7c <npth_sleep@plt+0x3268c>
   47c1c:	bl	47774 <npth_sleep@plt+0x32084>
   47c20:	mov	r4, r0
   47c24:	mov	r1, r8
   47c28:	mov	r0, #5
   47c2c:	bl	152d0 <setlocale@plt>
   47c30:	mov	r0, r8
   47c34:	bl	149dc <gcry_free@plt>
   47c38:	b	47b0c <npth_sleep@plt+0x3241c>
   47c3c:	ldr	r1, [pc, #304]	; 47d74 <npth_sleep@plt+0x32684>
   47c40:	bl	152d0 <setlocale@plt>
   47c44:	cmp	r8, #0
   47c48:	beq	47d14 <npth_sleep@plt+0x32624>
   47c4c:	mov	r3, r4
   47c50:	mov	r2, r8
   47c54:	ldr	r1, [pc, #284]	; 47d78 <npth_sleep@plt+0x32688>
   47c58:	mov	r0, r6
   47c5c:	bl	47774 <npth_sleep@plt+0x32084>
   47c60:	mov	r4, r0
   47c64:	b	47bd0 <npth_sleep@plt+0x324e0>
   47c68:	ldr	r1, [pc, #260]	; 47d74 <npth_sleep@plt+0x32684>
   47c6c:	mov	r0, #5
   47c70:	bl	152d0 <setlocale@plt>
   47c74:	cmp	r9, #0
   47c78:	beq	47d3c <npth_sleep@plt+0x3264c>
   47c7c:	mov	r3, r4
   47c80:	mov	r2, r9
   47c84:	mov	r0, r6
   47c88:	ldr	r1, [pc, #236]	; 47d7c <npth_sleep@plt+0x3268c>
   47c8c:	bl	47774 <npth_sleep@plt+0x32084>
   47c90:	mov	r4, r0
   47c94:	b	47b0c <npth_sleep@plt+0x3241c>
   47c98:	cmp	r5, #0
   47c9c:	cmpne	r0, #0
   47ca0:	beq	47cfc <npth_sleep@plt+0x3260c>
   47ca4:	mov	r2, r0
   47ca8:	mov	r3, r8
   47cac:	ldr	r1, [pc, #196]	; 47d78 <npth_sleep@plt+0x32688>
   47cb0:	mov	r0, r6
   47cb4:	bl	47774 <npth_sleep@plt+0x32084>
   47cb8:	mov	r4, r0
   47cbc:	b	47bbc <npth_sleep@plt+0x324cc>
   47cc0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   47cc4:	uxth	r4, r0
   47cc8:	b	47b0c <npth_sleep@plt+0x3241c>
   47ccc:	cmp	r5, #0
   47cd0:	cmpne	r0, #0
   47cd4:	beq	47cf4 <npth_sleep@plt+0x32604>
   47cd8:	mov	r2, r0
   47cdc:	mov	r3, r9
   47ce0:	mov	r0, r6
   47ce4:	ldr	r1, [pc, #144]	; 47d7c <npth_sleep@plt+0x3268c>
   47ce8:	bl	47774 <npth_sleep@plt+0x32084>
   47cec:	mov	r4, r0
   47cf0:	b	47c24 <npth_sleep@plt+0x32534>
   47cf4:	mov	r4, r9
   47cf8:	b	47c24 <npth_sleep@plt+0x32534>
   47cfc:	mov	r0, r8
   47d00:	mov	r1, sl
   47d04:	bl	152d0 <setlocale@plt>
   47d08:	mov	r0, sl
   47d0c:	bl	149dc <gcry_free@plt>
   47d10:	b	47bd8 <npth_sleep@plt+0x324e8>
   47d14:	cmp	r5, #0
   47d18:	cmpne	r0, #0
   47d1c:	beq	47bd8 <npth_sleep@plt+0x324e8>
   47d20:	mov	r2, r0
   47d24:	mov	r3, r8
   47d28:	ldr	r1, [pc, #72]	; 47d78 <npth_sleep@plt+0x32688>
   47d2c:	mov	r0, r6
   47d30:	bl	47774 <npth_sleep@plt+0x32084>
   47d34:	mov	r4, r0
   47d38:	b	47bd0 <npth_sleep@plt+0x324e0>
   47d3c:	cmp	r5, #0
   47d40:	cmpne	r0, #0
   47d44:	moveq	r4, r9
   47d48:	beq	47b0c <npth_sleep@plt+0x3241c>
   47d4c:	mov	r2, r0
   47d50:	mov	r3, r9
   47d54:	mov	r0, r6
   47d58:	ldr	r1, [pc, #28]	; 47d7c <npth_sleep@plt+0x3268c>
   47d5c:	bl	47774 <npth_sleep@plt+0x32084>
   47d60:	mov	r4, r0
   47d64:	b	47b0c <npth_sleep@plt+0x3241c>
   47d68:	bl	14a60 <__stack_chk_fail@plt>
   47d6c:	andeq	ip, r6, r8, lsr r8
   47d70:	andeq	pc, r4, r4, ror #4
   47d74:	andeq	r5, r5, r8, asr r2
   47d78:	andeq	r0, r5, ip, ror #17
   47d7c:	strdeq	r0, [r5], -r8
   47d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47d84:	sub	sp, sp, #84	; 0x54
   47d88:	ldr	r5, [pc, #1356]	; 482dc <npth_sleep@plt+0x32bec>
   47d8c:	str	r3, [sp, #24]
   47d90:	ldr	r3, [sp, #120]	; 0x78
   47d94:	mov	r6, r0
   47d98:	str	r3, [sp, #28]
   47d9c:	ldr	r3, [sp, #124]	; 0x7c
   47da0:	mov	ip, #0
   47da4:	ldr	lr, [r5]
   47da8:	str	r3, [sp, #32]
   47dac:	ldr	r3, [sp, #144]	; 0x90
   47db0:	add	r0, sp, #40	; 0x28
   47db4:	str	ip, [r6]
   47db8:	mov	fp, r1
   47dbc:	mov	r7, r2
   47dc0:	str	lr, [sp, #76]	; 0x4c
   47dc4:	str	ip, [sp, #44]	; 0x2c
   47dc8:	ldr	r9, [sp, #140]	; 0x8c
   47dcc:	str	r3, [sp, #20]
   47dd0:	bl	14f34 <assuan_new@plt>
   47dd4:	subs	r4, r0, #0
   47dd8:	bne	47f7c <npth_sleep@plt+0x3288c>
   47ddc:	bl	40130 <npth_sleep@plt+0x2aa40>
   47de0:	mov	r2, r4
   47de4:	ldr	r1, [pc, #1268]	; 482e0 <npth_sleep@plt+0x32bf0>
   47de8:	bl	37fd4 <npth_sleep@plt+0x228e4>
   47dec:	subs	r8, r0, #0
   47df0:	beq	4809c <npth_sleep@plt+0x329ac>
   47df4:	mov	r3, r4
   47df8:	mov	r2, r4
   47dfc:	mov	r1, r8
   47e00:	ldr	r0, [sp, #40]	; 0x28
   47e04:	bl	156b4 <assuan_socket_connect@plt>
   47e08:	ldr	r3, [sp, #128]	; 0x80
   47e0c:	cmp	r0, #0
   47e10:	cmpne	r3, #0
   47e14:	mov	sl, r0
   47e18:	beq	47fa8 <npth_sleep@plt+0x328b8>
   47e1c:	cmp	r7, #0
   47e20:	beq	47e30 <npth_sleep@plt+0x32740>
   47e24:	ldrb	r3, [r7]
   47e28:	cmp	r3, #0
   47e2c:	bne	47ff4 <npth_sleep@plt+0x32904>
   47e30:	mov	r0, #1
   47e34:	bl	402bc <npth_sleep@plt+0x2abcc>
   47e38:	mov	sl, #0
   47e3c:	str	sl, [sp, #36]	; 0x24
   47e40:	mov	r7, r0
   47e44:	ldr	r3, [sp, #132]	; 0x84
   47e48:	cmp	r3, #0
   47e4c:	bne	48028 <npth_sleep@plt+0x32938>
   47e50:	cmp	r9, #0
   47e54:	beq	47e6c <npth_sleep@plt+0x3277c>
   47e58:	ldr	r0, [sp, #20]
   47e5c:	mov	r3, #0
   47e60:	ldr	r2, [pc, #1148]	; 482e4 <npth_sleep@plt+0x32bf4>
   47e64:	mov	r1, #50	; 0x32
   47e68:	blx	r9
   47e6c:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   47e70:	mov	r1, #0
   47e74:	bl	38084 <npth_sleep@plt+0x22994>
   47e78:	subs	r9, r0, #0
   47e7c:	beq	480f4 <npth_sleep@plt+0x32a04>
   47e80:	mov	r0, #0
   47e84:	bl	14820 <fflush@plt>
   47e88:	cmp	r0, #0
   47e8c:	bne	4813c <npth_sleep@plt+0x32a4c>
   47e90:	ldr	r2, [pc, #1104]	; 482e8 <npth_sleep@plt+0x32bf8>
   47e94:	ldr	r3, [pc, #1104]	; 482ec <npth_sleep@plt+0x32bfc>
   47e98:	cmp	sl, #0
   47e9c:	str	r2, [sp, #52]	; 0x34
   47ea0:	str	r3, [sp, #60]	; 0x3c
   47ea4:	movne	r2, #4
   47ea8:	movne	r3, #5
   47eac:	moveq	r3, #4
   47eb0:	moveq	r2, #3
   47eb4:	add	r1, sp, #80	; 0x50
   47eb8:	add	r2, r1, r2, lsl #2
   47ebc:	add	r3, r1, r3, lsl #2
   47ec0:	ldr	r1, [pc, #1064]	; 482f0 <npth_sleep@plt+0x32c00>
   47ec4:	mov	r4, #0
   47ec8:	strne	sl, [sp, #64]	; 0x40
   47ecc:	str	r9, [sp, #56]	; 0x38
   47ed0:	str	r1, [r2, #-28]	; 0xffffffe4
   47ed4:	str	r4, [r3, #-28]	; 0xffffffe4
   47ed8:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   47edc:	ldr	r2, [pc, #1040]	; 482f4 <npth_sleep@plt+0x32c04>
   47ee0:	mov	r1, r0
   47ee4:	add	r0, sp, #48	; 0x30
   47ee8:	bl	47848 <npth_sleep@plt+0x32158>
   47eec:	subs	sl, r0, #0
   47ef0:	beq	48044 <npth_sleep@plt+0x32954>
   47ef4:	ldr	r0, [sp, #48]	; 0x30
   47ef8:	cmp	r0, #0
   47efc:	beq	481b8 <npth_sleep@plt+0x32ac8>
   47f00:	bl	4d608 <npth_sleep@plt+0x37f18>
   47f04:	mov	r3, #0
   47f08:	str	r3, [sp, #48]	; 0x30
   47f0c:	mov	r0, r9
   47f10:	bl	149dc <gcry_free@plt>
   47f14:	ldr	r0, [sp, #36]	; 0x24
   47f18:	bl	149dc <gcry_free@plt>
   47f1c:	mov	r0, r8
   47f20:	bl	149dc <gcry_free@plt>
   47f24:	cmp	sl, #0
   47f28:	bne	47fc8 <npth_sleep@plt+0x328d8>
   47f2c:	ldr	r3, [sp, #136]	; 0x88
   47f30:	cmp	r3, #0
   47f34:	beq	47f44 <npth_sleep@plt+0x32854>
   47f38:	ldr	r3, [sp, #44]	; 0x2c
   47f3c:	cmp	r3, #0
   47f40:	beq	481d4 <npth_sleep@plt+0x32ae4>
   47f44:	mov	r3, #0
   47f48:	str	r3, [sp, #12]
   47f4c:	str	r3, [sp, #8]
   47f50:	str	r3, [sp, #4]
   47f54:	str	r3, [sp]
   47f58:	mov	r2, r3
   47f5c:	ldr	r1, [pc, #916]	; 482f8 <npth_sleep@plt+0x32c08>
   47f60:	ldr	r0, [sp, #40]	; 0x28
   47f64:	bl	14d24 <assuan_transact@plt>
   47f68:	subs	r4, r0, #0
   47f6c:	beq	480b8 <npth_sleep@plt+0x329c8>
   47f70:	ldr	r0, [sp, #40]	; 0x28
   47f74:	bl	15318 <assuan_release@plt>
   47f78:	b	47f8c <npth_sleep@plt+0x3289c>
   47f7c:	bl	15408 <gpg_strerror@plt>
   47f80:	mov	r1, r0
   47f84:	ldr	r0, [pc, #880]	; 482fc <npth_sleep@plt+0x32c0c>
   47f88:	bl	3d484 <npth_sleep@plt+0x27d94>
   47f8c:	ldr	r2, [sp, #76]	; 0x4c
   47f90:	ldr	r3, [r5]
   47f94:	mov	r0, r4
   47f98:	cmp	r2, r3
   47f9c:	bne	482d8 <npth_sleep@plt+0x32be8>
   47fa0:	add	sp, sp, #84	; 0x54
   47fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47fa8:	mov	r0, r8
   47fac:	bl	149dc <gcry_free@plt>
   47fb0:	cmp	sl, #0
   47fb4:	beq	47f2c <npth_sleep@plt+0x3283c>
   47fb8:	ldr	r3, [pc, #832]	; 48300 <npth_sleep@plt+0x32c10>
   47fbc:	uxth	r2, sl
   47fc0:	cmp	r2, r3
   47fc4:	beq	47fdc <npth_sleep@plt+0x328ec>
   47fc8:	mov	r0, sl
   47fcc:	bl	15408 <gpg_strerror@plt>
   47fd0:	mov	r1, r0
   47fd4:	ldr	r0, [pc, #808]	; 48304 <npth_sleep@plt+0x32c14>
   47fd8:	bl	3d484 <npth_sleep@plt+0x27d94>
   47fdc:	lsl	r4, fp, #24
   47fe0:	ldr	r0, [sp, #40]	; 0x28
   47fe4:	and	r4, r4, #2130706432	; 0x7f000000
   47fe8:	bl	15318 <assuan_release@plt>
   47fec:	orr	r4, r4, #77	; 0x4d
   47ff0:	b	47f8c <npth_sleep@plt+0x3289c>
   47ff4:	mov	r1, #124	; 0x7c
   47ff8:	mov	r0, r7
   47ffc:	bl	14fa0 <strchr@plt>
   48000:	subs	sl, r0, #0
   48004:	beq	48018 <npth_sleep@plt+0x32928>
   48008:	ldrb	r3, [sl, #1]
   4800c:	cmp	r3, #45	; 0x2d
   48010:	beq	481e0 <npth_sleep@plt+0x32af0>
   48014:	mov	sl, r4
   48018:	ldr	r3, [sp, #132]	; 0x84
   4801c:	str	sl, [sp, #36]	; 0x24
   48020:	cmp	r3, #0
   48024:	beq	47e50 <npth_sleep@plt+0x32760>
   48028:	mov	r2, #5
   4802c:	ldr	r1, [pc, #724]	; 48308 <npth_sleep@plt+0x32c18>
   48030:	mov	r0, #0
   48034:	bl	14a3c <dcgettext@plt>
   48038:	mov	r1, r7
   4803c:	bl	3d420 <npth_sleep@plt+0x27d30>
   48040:	b	47e50 <npth_sleep@plt+0x32760>
   48044:	mov	r3, sl
   48048:	mov	r2, sl
   4804c:	mov	r1, r8
   48050:	ldr	r0, [sp, #40]	; 0x28
   48054:	bl	156b4 <assuan_socket_connect@plt>
   48058:	subs	sl, r0, #0
   4805c:	beq	48190 <npth_sleep@plt+0x32aa0>
   48060:	ldr	r3, [sp, #36]	; 0x24
   48064:	mov	r2, r4
   48068:	cmp	r3, r4
   4806c:	mov	r0, r3
   48070:	add	r1, sp, #52	; 0x34
   48074:	moveq	r0, r7
   48078:	bl	4c988 <npth_sleep@plt+0x37298>
   4807c:	subs	sl, r0, #0
   48080:	beq	48230 <npth_sleep@plt+0x32b40>
   48084:	bl	15408 <gpg_strerror@plt>
   48088:	mov	r1, r7
   4808c:	mov	r2, r0
   48090:	ldr	r0, [pc, #628]	; 4830c <npth_sleep@plt+0x32c1c>
   48094:	bl	3d484 <npth_sleep@plt+0x27d94>
   48098:	b	47ef4 <npth_sleep@plt+0x32804>
   4809c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   480a0:	subs	r4, r0, #0
   480a4:	lslne	r3, fp, #24
   480a8:	andne	r3, r3, #2130706432	; 0x7f000000
   480ac:	uxthne	r4, r4
   480b0:	orrne	r4, r3, r4
   480b4:	b	47f70 <npth_sleep@plt+0x32880>
   480b8:	ldr	r3, [sp, #32]
   480bc:	mov	r1, fp
   480c0:	str	r3, [sp]
   480c4:	ldr	r0, [sp, #40]	; 0x28
   480c8:	ldrd	r2, [sp, #24]
   480cc:	bl	47a90 <npth_sleep@plt+0x323a0>
   480d0:	uxth	r3, r0
   480d4:	cmp	r3, #251	; 0xfb
   480d8:	mov	r7, r0
   480dc:	beq	48214 <npth_sleep@plt+0x32b24>
   480e0:	cmp	r0, #0
   480e4:	ldr	r0, [sp, #40]	; 0x28
   480e8:	bne	48228 <npth_sleep@plt+0x32b38>
   480ec:	str	r0, [r6]
   480f0:	b	47f8c <npth_sleep@plt+0x3289c>
   480f4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   480f8:	subs	r4, r0, #0
   480fc:	lslne	r3, fp, #24
   48100:	uxthne	r4, r4
   48104:	andne	r3, r3, #2130706432	; 0x7f000000
   48108:	orrne	r4, r3, r4
   4810c:	mov	r0, r4
   48110:	bl	15408 <gpg_strerror@plt>
   48114:	mov	r1, r0
   48118:	ldr	r0, [pc, #496]	; 48310 <npth_sleep@plt+0x32c20>
   4811c:	bl	3d484 <npth_sleep@plt+0x27d94>
   48120:	mov	r0, r8
   48124:	bl	149dc <gcry_free@plt>
   48128:	ldr	r0, [sp, #40]	; 0x28
   4812c:	bl	15318 <assuan_release@plt>
   48130:	ldr	r0, [sp, #36]	; 0x24
   48134:	bl	149dc <gcry_free@plt>
   48138:	b	47f8c <npth_sleep@plt+0x3289c>
   4813c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   48140:	subs	r4, r0, #0
   48144:	lslne	r3, fp, #24
   48148:	andne	r3, r3, #2130706432	; 0x7f000000
   4814c:	uxthne	r4, r4
   48150:	orrne	r4, r3, r4
   48154:	bl	15084 <__errno_location@plt>
   48158:	ldr	r0, [r0]
   4815c:	bl	14dcc <strerror@plt>
   48160:	mov	r1, r0
   48164:	ldr	r0, [pc, #424]	; 48314 <npth_sleep@plt+0x32c24>
   48168:	bl	3d484 <npth_sleep@plt+0x27d94>
   4816c:	mov	r0, r8
   48170:	bl	149dc <gcry_free@plt>
   48174:	ldr	r0, [sp, #40]	; 0x28
   48178:	bl	15318 <assuan_release@plt>
   4817c:	mov	r0, r9
   48180:	bl	149dc <gcry_free@plt>
   48184:	ldr	r0, [sp, #36]	; 0x24
   48188:	bl	149dc <gcry_free@plt>
   4818c:	b	47f8c <npth_sleep@plt+0x3289c>
   48190:	ldr	r0, [sp, #48]	; 0x30
   48194:	cmp	r0, #0
   48198:	bne	47f00 <npth_sleep@plt+0x32810>
   4819c:	mov	r0, r9
   481a0:	bl	149dc <gcry_free@plt>
   481a4:	ldr	r0, [sp, #36]	; 0x24
   481a8:	bl	149dc <gcry_free@plt>
   481ac:	mov	r0, r8
   481b0:	bl	149dc <gcry_free@plt>
   481b4:	b	47f2c <npth_sleep@plt+0x3283c>
   481b8:	mov	r0, r9
   481bc:	bl	149dc <gcry_free@plt>
   481c0:	ldr	r0, [sp, #36]	; 0x24
   481c4:	bl	149dc <gcry_free@plt>
   481c8:	mov	r0, r8
   481cc:	bl	149dc <gcry_free@plt>
   481d0:	b	47fc8 <npth_sleep@plt+0x328d8>
   481d4:	ldr	r0, [pc, #316]	; 48318 <npth_sleep@plt+0x32c28>
   481d8:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   481dc:	b	47f44 <npth_sleep@plt+0x32854>
   481e0:	ldrb	r3, [sl, #2]
   481e4:	cmp	r3, #45	; 0x2d
   481e8:	bne	48014 <npth_sleep@plt+0x32924>
   481ec:	mov	r0, r7
   481f0:	bl	15684 <gcry_strdup@plt>
   481f4:	subs	r3, r0, #0
   481f8:	str	r3, [sp, #36]	; 0x24
   481fc:	beq	482b4 <npth_sleep@plt+0x32bc4>
   48200:	mov	r1, #124	; 0x7c
   48204:	bl	14fa0 <strchr@plt>
   48208:	mov	sl, r0
   4820c:	strb	r4, [sl], #1
   48210:	b	47e44 <npth_sleep@plt+0x32754>
   48214:	lsr	r3, r0, #24
   48218:	and	r3, r3, #127	; 0x7f
   4821c:	cmp	r3, #4
   48220:	ldr	r0, [sp, #40]	; 0x28
   48224:	beq	48260 <npth_sleep@plt+0x32b70>
   48228:	mov	r4, r7
   4822c:	b	47f74 <npth_sleep@plt+0x32884>
   48230:	add	r3, sp, #44	; 0x2c
   48234:	str	r3, [sp]
   48238:	ldr	r2, [sp, #132]	; 0x84
   4823c:	ldr	r3, [sp, #40]	; 0x28
   48240:	mov	r1, r8
   48244:	ldr	r0, [pc, #168]	; 482f4 <npth_sleep@plt+0x32c04>
   48248:	bl	478fc <npth_sleep@plt+0x3220c>
   4824c:	mov	sl, r0
   48250:	ldr	r0, [sp, #48]	; 0x30
   48254:	cmp	r0, #0
   48258:	beq	47f0c <npth_sleep@plt+0x3281c>
   4825c:	b	47f00 <npth_sleep@plt+0x32810>
   48260:	str	r4, [sp, #12]
   48264:	str	r4, [sp, #8]
   48268:	str	r4, [sp, #4]
   4826c:	str	r4, [sp]
   48270:	mov	r3, r4
   48274:	mov	r2, r4
   48278:	ldr	r1, [pc, #156]	; 4831c <npth_sleep@plt+0x32c2c>
   4827c:	bl	14d24 <assuan_transact@plt>
   48280:	cmp	r0, #0
   48284:	movne	r4, r7
   48288:	bne	47f70 <npth_sleep@plt+0x32880>
   4828c:	ldr	r3, [sp, #132]	; 0x84
   48290:	cmp	r3, #0
   48294:	ldreq	r0, [sp, #40]	; 0x28
   48298:	beq	480ec <npth_sleep@plt+0x329fc>
   4829c:	mov	r2, #5
   482a0:	ldr	r1, [pc, #120]	; 48320 <npth_sleep@plt+0x32c30>
   482a4:	bl	14a3c <dcgettext@plt>
   482a8:	bl	3d420 <npth_sleep@plt+0x27d30>
   482ac:	ldr	r0, [sp, #40]	; 0x28
   482b0:	b	480ec <npth_sleep@plt+0x329fc>
   482b4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   482b8:	subs	r4, r0, #0
   482bc:	lslne	r3, fp, #24
   482c0:	andne	r3, r3, #2130706432	; 0x7f000000
   482c4:	uxthne	r4, r4
   482c8:	mov	r0, r8
   482cc:	orrne	r4, r3, r4
   482d0:	bl	149dc <gcry_free@plt>
   482d4:	b	47f70 <npth_sleep@plt+0x32880>
   482d8:	bl	14a60 <__stack_chk_fail@plt>
   482dc:	andeq	ip, r6, r8, lsr r8
   482e0:	andeq	pc, r4, r0, lsl r1	; <UNPREDICTABLE>
   482e4:	andeq	fp, r5, r0, lsr #4
   482e8:	andeq	r8, r5, r4, lsl sl
   482ec:	andeq	fp, r5, r8, lsr r2
   482f0:	andeq	fp, r5, r0, asr r2
   482f4:	muleq	r4, ip, sl
   482f8:	andeq	r6, r5, r4, asr #5
   482fc:	ldrdeq	fp, [r5], -r0
   48300:	andeq	r0, r0, r3, lsl #2
   48304:	andeq	fp, r5, ip, ror r2
   48308:	strdeq	fp, [r5], -r8
   4830c:	andeq	fp, r5, ip, asr r2
   48310:	strdeq	r8, [r5], -r4
   48314:	andeq	r5, r5, r0, ror #28
   48318:	muleq	r5, ip, r2
   4831c:	andeq	fp, r5, r0, asr #5
   48320:	ldrdeq	fp, [r5], -r4
   48324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48328:	sub	sp, sp, #52	; 0x34
   4832c:	ldr	r5, [pc, #828]	; 48670 <npth_sleep@plt+0x32f80>
   48330:	mov	r6, r0
   48334:	mov	ip, #0
   48338:	ldr	lr, [r5]
   4833c:	mov	r9, r3
   48340:	ldr	r3, [sp, #100]	; 0x64
   48344:	add	r0, sp, #16
   48348:	str	ip, [r6]
   4834c:	str	r1, [sp, #8]
   48350:	mov	r8, r2
   48354:	str	lr, [sp, #44]	; 0x2c
   48358:	str	ip, [sp, #20]
   4835c:	ldr	sl, [sp, #96]	; 0x60
   48360:	str	r3, [sp, #12]
   48364:	bl	14f34 <assuan_new@plt>
   48368:	subs	r4, r0, #0
   4836c:	bne	484c0 <npth_sleep@plt+0x32dd0>
   48370:	bl	401d0 <npth_sleep@plt+0x2aae0>
   48374:	mov	r3, r4
   48378:	mov	r2, r4
   4837c:	mov	r1, r0
   48380:	mov	fp, r0
   48384:	ldr	r0, [sp, #16]
   48388:	bl	156b4 <assuan_socket_connect@plt>
   4838c:	cmp	r0, #0
   48390:	cmpne	r9, #0
   48394:	mov	r7, r0
   48398:	beq	48488 <npth_sleep@plt+0x32d98>
   4839c:	cmp	r8, #0
   483a0:	beq	484ec <npth_sleep@plt+0x32dfc>
   483a4:	ldrb	r3, [r8]
   483a8:	cmp	r3, #0
   483ac:	beq	484ec <npth_sleep@plt+0x32dfc>
   483b0:	ldr	r3, [sp, #88]	; 0x58
   483b4:	cmp	r3, #0
   483b8:	bne	48504 <npth_sleep@plt+0x32e14>
   483bc:	cmp	sl, #0
   483c0:	beq	483d8 <npth_sleep@plt+0x32ce8>
   483c4:	ldr	r0, [sp, #12]
   483c8:	mov	r3, #0
   483cc:	ldr	r2, [pc, #672]	; 48674 <npth_sleep@plt+0x32f84>
   483d0:	mov	r1, #50	; 0x32
   483d4:	blx	sl
   483d8:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   483dc:	mov	r1, #0
   483e0:	bl	3802c <npth_sleep@plt+0x2293c>
   483e4:	subs	r9, r0, #0
   483e8:	beq	48574 <npth_sleep@plt+0x32e84>
   483ec:	mov	r0, #0
   483f0:	bl	14820 <fflush@plt>
   483f4:	cmp	r0, #0
   483f8:	bne	48520 <npth_sleep@plt+0x32e30>
   483fc:	ldr	r2, [pc, #628]	; 48678 <npth_sleep@plt+0x32f88>
   48400:	ldr	r3, [pc, #628]	; 4867c <npth_sleep@plt+0x32f8c>
   48404:	str	r9, [sp, #36]	; 0x24
   48408:	str	r0, [sp, #40]	; 0x28
   4840c:	strd	r2, [sp, #28]
   48410:	bl	3fd2c <npth_sleep@plt+0x2a63c>
   48414:	ldr	r2, [pc, #612]	; 48680 <npth_sleep@plt+0x32f90>
   48418:	mov	r1, r0
   4841c:	add	r0, sp, #24
   48420:	bl	47848 <npth_sleep@plt+0x32158>
   48424:	subs	r7, r0, #0
   48428:	beq	485b0 <npth_sleep@plt+0x32ec0>
   4842c:	ldr	r0, [sp, #24]
   48430:	cmp	r0, #0
   48434:	beq	485f4 <npth_sleep@plt+0x32f04>
   48438:	bl	4d608 <npth_sleep@plt+0x37f18>
   4843c:	mov	r3, #0
   48440:	str	r3, [sp, #24]
   48444:	mov	r0, r9
   48448:	bl	149dc <gcry_free@plt>
   4844c:	cmp	r7, #0
   48450:	beq	48490 <npth_sleep@plt+0x32da0>
   48454:	mov	r0, r7
   48458:	bl	15408 <gpg_strerror@plt>
   4845c:	mov	r1, fp
   48460:	mov	r2, r0
   48464:	ldr	r0, [pc, #536]	; 48684 <npth_sleep@plt+0x32f94>
   48468:	bl	3d484 <npth_sleep@plt+0x27d94>
   4846c:	ldr	r0, [sp, #16]
   48470:	bl	15318 <assuan_release@plt>
   48474:	ldr	r3, [sp, #8]
   48478:	lsl	r4, r3, #24
   4847c:	and	r4, r4, #2130706432	; 0x7f000000
   48480:	orr	r4, r4, #92	; 0x5c
   48484:	b	484a4 <npth_sleep@plt+0x32db4>
   48488:	cmp	r0, #0
   4848c:	bne	48560 <npth_sleep@plt+0x32e70>
   48490:	ldr	r3, [sp, #92]	; 0x5c
   48494:	cmp	r3, #0
   48498:	bne	484d4 <npth_sleep@plt+0x32de4>
   4849c:	ldr	r3, [sp, #16]
   484a0:	str	r3, [r6]
   484a4:	ldr	r2, [sp, #44]	; 0x2c
   484a8:	ldr	r3, [r5]
   484ac:	mov	r0, r4
   484b0:	cmp	r2, r3
   484b4:	bne	4866c <npth_sleep@plt+0x32f7c>
   484b8:	add	sp, sp, #52	; 0x34
   484bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   484c0:	bl	15408 <gpg_strerror@plt>
   484c4:	mov	r1, r0
   484c8:	ldr	r0, [pc, #440]	; 48688 <npth_sleep@plt+0x32f98>
   484cc:	bl	3d484 <npth_sleep@plt+0x27d94>
   484d0:	b	484a4 <npth_sleep@plt+0x32db4>
   484d4:	ldr	r3, [sp, #20]
   484d8:	cmp	r3, #0
   484dc:	bne	4849c <npth_sleep@plt+0x32dac>
   484e0:	ldr	r0, [pc, #420]	; 4868c <npth_sleep@plt+0x32f9c>
   484e4:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   484e8:	b	4849c <npth_sleep@plt+0x32dac>
   484ec:	mov	r0, #4
   484f0:	bl	402bc <npth_sleep@plt+0x2abcc>
   484f4:	ldr	r3, [sp, #88]	; 0x58
   484f8:	cmp	r3, #0
   484fc:	mov	r8, r0
   48500:	beq	483bc <npth_sleep@plt+0x32ccc>
   48504:	mov	r2, #5
   48508:	ldr	r1, [pc, #384]	; 48690 <npth_sleep@plt+0x32fa0>
   4850c:	mov	r0, #0
   48510:	bl	14a3c <dcgettext@plt>
   48514:	mov	r1, r8
   48518:	bl	3d420 <npth_sleep@plt+0x27d30>
   4851c:	b	483bc <npth_sleep@plt+0x32ccc>
   48520:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   48524:	subs	r4, r0, #0
   48528:	ldrne	r3, [sp, #8]
   4852c:	uxthne	r4, r4
   48530:	lslne	sl, r3, #24
   48534:	andne	sl, sl, #2130706432	; 0x7f000000
   48538:	orrne	r4, sl, r4
   4853c:	bl	15084 <__errno_location@plt>
   48540:	ldr	r0, [r0]
   48544:	bl	14dcc <strerror@plt>
   48548:	mov	r1, r0
   4854c:	ldr	r0, [pc, #320]	; 48694 <npth_sleep@plt+0x32fa4>
   48550:	bl	3d484 <npth_sleep@plt+0x27d94>
   48554:	ldr	r0, [sp, #16]
   48558:	bl	15318 <assuan_release@plt>
   4855c:	b	484a4 <npth_sleep@plt+0x32db4>
   48560:	ldr	r3, [pc, #304]	; 48698 <npth_sleep@plt+0x32fa8>
   48564:	uxth	r2, r0
   48568:	cmp	r2, r3
   4856c:	bne	48454 <npth_sleep@plt+0x32d64>
   48570:	b	4846c <npth_sleep@plt+0x32d7c>
   48574:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   48578:	subs	r4, r0, #0
   4857c:	ldrne	r3, [sp, #8]
   48580:	uxthne	r4, r4
   48584:	lslne	sl, r3, #24
   48588:	andne	sl, sl, #2130706432	; 0x7f000000
   4858c:	orrne	r4, sl, r4
   48590:	mov	r0, r4
   48594:	bl	15408 <gpg_strerror@plt>
   48598:	mov	r1, r0
   4859c:	ldr	r0, [pc, #248]	; 4869c <npth_sleep@plt+0x32fac>
   485a0:	bl	3d484 <npth_sleep@plt+0x27d94>
   485a4:	ldr	r0, [sp, #16]
   485a8:	bl	15318 <assuan_release@plt>
   485ac:	b	484a4 <npth_sleep@plt+0x32db4>
   485b0:	mov	r3, r7
   485b4:	mov	r2, r7
   485b8:	mov	r1, fp
   485bc:	ldr	r0, [sp, #16]
   485c0:	bl	156b4 <assuan_socket_connect@plt>
   485c4:	subs	r3, r0, #0
   485c8:	bne	48600 <npth_sleep@plt+0x32f10>
   485cc:	ldr	r0, [sp, #24]
   485d0:	str	r3, [sp, #8]
   485d4:	cmp	r0, #0
   485d8:	beq	48630 <npth_sleep@plt+0x32f40>
   485dc:	bl	4d608 <npth_sleep@plt+0x37f18>
   485e0:	ldr	r3, [sp, #8]
   485e4:	mov	r0, r9
   485e8:	str	r3, [sp, #24]
   485ec:	bl	149dc <gcry_free@plt>
   485f0:	b	48490 <npth_sleep@plt+0x32da0>
   485f4:	mov	r0, r9
   485f8:	bl	149dc <gcry_free@plt>
   485fc:	b	48454 <npth_sleep@plt+0x32d64>
   48600:	mov	r2, r7
   48604:	add	r1, sp, #28
   48608:	mov	r0, r8
   4860c:	bl	4c988 <npth_sleep@plt+0x37298>
   48610:	subs	r7, r0, #0
   48614:	beq	4863c <npth_sleep@plt+0x32f4c>
   48618:	bl	15408 <gpg_strerror@plt>
   4861c:	mov	r1, r8
   48620:	mov	r2, r0
   48624:	ldr	r0, [pc, #116]	; 486a0 <npth_sleep@plt+0x32fb0>
   48628:	bl	3d484 <npth_sleep@plt+0x27d94>
   4862c:	b	4842c <npth_sleep@plt+0x32d3c>
   48630:	mov	r0, r9
   48634:	bl	149dc <gcry_free@plt>
   48638:	b	48490 <npth_sleep@plt+0x32da0>
   4863c:	add	r3, sp, #20
   48640:	str	r3, [sp]
   48644:	ldr	r2, [sp, #88]	; 0x58
   48648:	ldr	r3, [sp, #16]
   4864c:	mov	r1, fp
   48650:	ldr	r0, [pc, #40]	; 48680 <npth_sleep@plt+0x32f90>
   48654:	bl	478fc <npth_sleep@plt+0x3220c>
   48658:	mov	r7, r0
   4865c:	ldr	r0, [sp, #24]
   48660:	cmp	r0, #0
   48664:	beq	48444 <npth_sleep@plt+0x32d54>
   48668:	b	48438 <npth_sleep@plt+0x32d48>
   4866c:	bl	14a60 <__stack_chk_fail@plt>
   48670:	andeq	ip, r6, r8, lsr r8
   48674:	andeq	fp, r5, r4, lsr #6
   48678:	andeq	fp, r5, r0, asr r2
   4867c:	andeq	r8, r5, r4, lsl sl
   48680:	andeq	fp, r5, ip, ror #2
   48684:	andeq	fp, r5, r4, ror #6
   48688:	ldrdeq	fp, [r5], -r0
   4868c:	andeq	fp, r5, ip, lsl #7
   48690:	andeq	fp, r5, r0, lsl #6
   48694:	andeq	r5, r5, r0, ror #28
   48698:	andeq	r0, r0, r3, lsl #2
   4869c:	strdeq	r8, [r5], -r4
   486a0:	andeq	fp, r5, ip, lsr r3
   486a4:	push	{r4, r5, r6, r7, r8, lr}
   486a8:	sub	sp, sp, #40	; 0x28
   486ac:	ldr	r5, [pc, #192]	; 48774 <npth_sleep@plt+0x33084>
   486b0:	mov	r6, r1
   486b4:	mov	r8, r0
   486b8:	ldr	r3, [r5]
   486bc:	add	r0, sp, #20
   486c0:	mov	r1, #64	; 0x40
   486c4:	mov	r7, r2
   486c8:	str	r3, [sp, #36]	; 0x24
   486cc:	bl	43c3c <npth_sleep@plt+0x2e54c>
   486d0:	ldr	r3, [pc, #160]	; 48778 <npth_sleep@plt+0x33088>
   486d4:	mov	r4, #0
   486d8:	cmp	r6, #2
   486dc:	ldr	r1, [pc, #152]	; 4877c <npth_sleep@plt+0x3308c>
   486e0:	mov	r0, r8
   486e4:	movne	r1, r3
   486e8:	str	r4, [sp, #12]
   486ec:	add	r3, sp, #20
   486f0:	str	r4, [sp, #8]
   486f4:	str	r4, [sp, #4]
   486f8:	str	r4, [sp]
   486fc:	ldr	r2, [pc, #124]	; 48780 <npth_sleep@plt+0x33090>
   48700:	bl	14d24 <assuan_transact@plt>
   48704:	subs	r6, r0, #0
   48708:	beq	4873c <npth_sleep@plt+0x3304c>
   4870c:	mov	r1, r4
   48710:	add	r0, sp, #20
   48714:	bl	43e7c <npth_sleep@plt+0x2e78c>
   48718:	bl	149dc <gcry_free@plt>
   4871c:	str	r4, [r7]
   48720:	ldr	r2, [sp, #36]	; 0x24
   48724:	ldr	r3, [r5]
   48728:	mov	r0, r6
   4872c:	cmp	r2, r3
   48730:	bne	48770 <npth_sleep@plt+0x33080>
   48734:	add	sp, sp, #40	; 0x28
   48738:	pop	{r4, r5, r6, r7, r8, pc}
   4873c:	mov	r2, #1
   48740:	ldr	r1, [pc, #60]	; 48784 <npth_sleep@plt+0x33094>
   48744:	add	r0, sp, #20
   48748:	bl	43cec <npth_sleep@plt+0x2e5fc>
   4874c:	mov	r1, r6
   48750:	add	r0, sp, #20
   48754:	bl	43e7c <npth_sleep@plt+0x2e78c>
   48758:	cmp	r0, #0
   4875c:	str	r0, [r7]
   48760:	bne	48720 <npth_sleep@plt+0x33030>
   48764:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   48768:	uxth	r6, r0
   4876c:	b	48720 <npth_sleep@plt+0x33030>
   48770:	bl	14a60 <__stack_chk_fail@plt>
   48774:	andeq	ip, r6, r8, lsr r8
   48778:			; <UNDEFINED> instruction: 0x0005b3b8
   4877c:			; <UNDEFINED> instruction: 0x0005b3b4
   48780:	muleq	r4, r4, sp
   48784:	andeq	r5, r5, r8, asr r2
   48788:	push	{r4, r5, r6, lr}
   4878c:	mov	lr, r2
   48790:	ldr	r4, [pc, #136]	; 48820 <npth_sleep@plt+0x33130>
   48794:	sub	sp, sp, #8
   48798:	mov	r5, r0
   4879c:	ldr	ip, [r4]
   487a0:	mov	r6, r1
   487a4:	mov	r2, r3
   487a8:	mov	r1, lr
   487ac:	mov	r0, sp
   487b0:	str	ip, [sp, #4]
   487b4:	bl	15114 <gpgrt_vasprintf@plt>
   487b8:	cmp	r0, #0
   487bc:	blt	487f8 <npth_sleep@plt+0x33108>
   487c0:	mov	r0, r5
   487c4:	mov	r1, r6
   487c8:	ldr	r2, [sp]
   487cc:	bl	14988 <assuan_write_status@plt>
   487d0:	mov	r5, r0
   487d4:	ldr	r0, [sp]
   487d8:	bl	149dc <gcry_free@plt>
   487dc:	ldr	r2, [sp, #4]
   487e0:	ldr	r3, [r4]
   487e4:	mov	r0, r5
   487e8:	cmp	r2, r3
   487ec:	bne	4881c <npth_sleep@plt+0x3312c>
   487f0:	add	sp, sp, #8
   487f4:	pop	{r4, r5, r6, pc}
   487f8:	ldr	r3, [pc, #36]	; 48824 <npth_sleep@plt+0x33134>
   487fc:	ldr	r6, [r3]
   48800:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   48804:	subs	r5, r0, #0
   48808:	lslne	r6, r6, #24
   4880c:	andne	r6, r6, #2130706432	; 0x7f000000
   48810:	uxthne	r5, r5
   48814:	orrne	r5, r6, r5
   48818:	b	487dc <npth_sleep@plt+0x330ec>
   4881c:	bl	14a60 <__stack_chk_fail@plt>
   48820:	andeq	ip, r6, r8, lsr r8
   48824:			; <UNDEFINED> instruction: 0x0006d7bc
   48828:	push	{r2, r3}
   4882c:	push	{r4, lr}
   48830:	sub	sp, sp, #8
   48834:	ldr	r4, [pc, #56]	; 48874 <npth_sleep@plt+0x33184>
   48838:	add	r3, sp, #20
   4883c:	ldr	r2, [sp, #16]
   48840:	ldr	ip, [r4]
   48844:	str	r3, [sp]
   48848:	str	ip, [sp, #4]
   4884c:	bl	48788 <npth_sleep@plt+0x33098>
   48850:	ldr	r2, [sp, #4]
   48854:	ldr	r3, [r4]
   48858:	cmp	r2, r3
   4885c:	bne	48870 <npth_sleep@plt+0x33180>
   48860:	add	sp, sp, #8
   48864:	pop	{r4, lr}
   48868:	add	sp, sp, #8
   4886c:	bx	lr
   48870:	bl	14a60 <__stack_chk_fail@plt>
   48874:	andeq	ip, r6, r8, lsr r8
   48878:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4887c:	sub	sp, sp, #964	; 0x3c4
   48880:	ldr	r9, [pc, #256]	; 48988 <npth_sleep@plt+0x33298>
   48884:	ldr	r6, [pc, #256]	; 4898c <npth_sleep@plt+0x3329c>
   48888:	mov	lr, #0
   4888c:	ldr	r3, [r9]
   48890:	mov	fp, #32
   48894:	str	r3, [sp, #956]	; 0x3bc
   48898:	mov	r7, #92	; 0x5c
   4889c:	add	r3, sp, #4
   488a0:	mov	sl, #114	; 0x72
   488a4:	mov	r8, #110	; 0x6e
   488a8:	ldr	r5, [r2], #4
   488ac:	cmp	lr, r6
   488b0:	movhi	r4, #0
   488b4:	movls	r4, #1
   488b8:	cmp	r5, #0
   488bc:	moveq	r4, #0
   488c0:	cmp	r4, #0
   488c4:	beq	48960 <npth_sleep@plt+0x33270>
   488c8:	cmp	lr, #0
   488cc:	beq	488e4 <npth_sleep@plt+0x331f4>
   488d0:	add	lr, lr, #1
   488d4:	cmp	lr, r6
   488d8:	movhi	r4, #0
   488dc:	movls	r4, #1
   488e0:	strb	fp, [r3], #1
   488e4:	ldrb	ip, [r5]
   488e8:	cmp	ip, #0
   488ec:	moveq	r4, #0
   488f0:	cmp	r4, #0
   488f4:	bne	4893c <npth_sleep@plt+0x3324c>
   488f8:	b	488a8 <npth_sleep@plt+0x331b8>
   488fc:	cmp	ip, #13
   48900:	moveq	ip, r3
   48904:	addeq	lr, lr, #2
   48908:	strbeq	r7, [ip], #2
   4890c:	movne	lr, r4
   48910:	strbeq	sl, [r3, #1]
   48914:	moveq	r3, ip
   48918:	strbne	ip, [r3], #1
   4891c:	ldrb	ip, [r5, #1]!
   48920:	cmp	lr, r6
   48924:	movhi	r4, #0
   48928:	movls	r4, #1
   4892c:	cmp	ip, #0
   48930:	moveq	r4, #0
   48934:	cmp	r4, #0
   48938:	beq	488a8 <npth_sleep@plt+0x331b8>
   4893c:	cmp	ip, #10
   48940:	add	r4, lr, #1
   48944:	bne	488fc <npth_sleep@plt+0x3320c>
   48948:	mov	ip, r3
   4894c:	add	lr, lr, #2
   48950:	strb	r7, [ip], #2
   48954:	strb	r8, [r3, #1]
   48958:	mov	r3, ip
   4895c:	b	4891c <npth_sleep@plt+0x3322c>
   48960:	strb	r4, [r3]
   48964:	add	r2, sp, #4
   48968:	bl	14988 <assuan_write_status@plt>
   4896c:	ldr	r2, [sp, #956]	; 0x3bc
   48970:	ldr	r3, [r9]
   48974:	cmp	r2, r3
   48978:	bne	48984 <npth_sleep@plt+0x33294>
   4897c:	add	sp, sp, #964	; 0x3c4
   48980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48984:	bl	14a60 <__stack_chk_fail@plt>
   48988:	andeq	ip, r6, r8, lsr r8
   4898c:			; <UNDEFINED> instruction: 0x000003b2
   48990:	push	{r1, r2, r3}
   48994:	push	{r4, lr}
   48998:	sub	sp, sp, #12
   4899c:	ldr	r4, [pc, #60]	; 489e0 <npth_sleep@plt+0x332f0>
   489a0:	add	r3, sp, #24
   489a4:	mov	r2, r3
   489a8:	ldr	ip, [r4]
   489ac:	ldr	r1, [sp, #20]
   489b0:	str	r3, [sp]
   489b4:	str	ip, [sp, #4]
   489b8:	bl	48878 <npth_sleep@plt+0x33188>
   489bc:	ldr	r2, [sp, #4]
   489c0:	ldr	r3, [r4]
   489c4:	cmp	r2, r3
   489c8:	bne	489dc <npth_sleep@plt+0x332ec>
   489cc:	add	sp, sp, #12
   489d0:	pop	{r4, lr}
   489d4:	add	sp, sp, #12
   489d8:	bx	lr
   489dc:	bl	14a60 <__stack_chk_fail@plt>
   489e0:	andeq	ip, r6, r8, lsr r8
   489e4:	ldr	r3, [pc, #8]	; 489f4 <npth_sleep@plt+0x33304>
   489e8:	mov	r2, #1
   489ec:	str	r2, [r3]
   489f0:	bx	lr
   489f4:	andeq	sp, r6, ip, ror #17
   489f8:	push	{r4, r5, r6, lr}
   489fc:	sub	sp, sp, #288	; 0x120
   48a00:	ldr	r4, [pc, #108]	; 48a74 <npth_sleep@plt+0x33384>
   48a04:	cmp	r2, #0
   48a08:	mov	r6, r1
   48a0c:	ldr	r3, [r4]
   48a10:	mov	r5, r0
   48a14:	str	r3, [sp, #284]	; 0x11c
   48a18:	beq	48a34 <npth_sleep@plt+0x33344>
   48a1c:	add	r2, sp, #4
   48a20:	mov	r1, #0
   48a24:	bl	14bc8 <sigaction@plt>
   48a28:	ldr	r3, [sp, #4]
   48a2c:	cmp	r3, #1
   48a30:	beq	48a58 <npth_sleep@plt+0x33368>
   48a34:	add	r0, sp, #148	; 0x94
   48a38:	str	r6, [sp, #144]	; 0x90
   48a3c:	bl	152e8 <sigemptyset@plt>
   48a40:	mov	r3, #0
   48a44:	mov	r0, r5
   48a48:	add	r1, sp, #144	; 0x90
   48a4c:	mov	r2, r3
   48a50:	str	r3, [sp, #276]	; 0x114
   48a54:	bl	14bc8 <sigaction@plt>
   48a58:	ldr	r2, [sp, #284]	; 0x11c
   48a5c:	ldr	r3, [r4]
   48a60:	cmp	r2, r3
   48a64:	bne	48a70 <npth_sleep@plt+0x33380>
   48a68:	add	sp, sp, #288	; 0x120
   48a6c:	pop	{r4, r5, r6, pc}
   48a70:	bl	14a60 <__stack_chk_fail@plt>
   48a74:	andeq	ip, r6, r8, lsr r8
   48a78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48a7c:	mov	r7, r0
   48a80:	ldr	r4, [pc, #392]	; 48c10 <npth_sleep@plt+0x33520>
   48a84:	sub	sp, sp, #12
   48a88:	ldr	r3, [r4, #4]
   48a8c:	cmp	r3, #0
   48a90:	bne	48bf0 <npth_sleep@plt+0x33500>
   48a94:	ldr	r3, [r4, #8]
   48a98:	mov	r2, #1
   48a9c:	cmp	r3, #0
   48aa0:	str	r2, [r4, #4]
   48aa4:	beq	48aac <npth_sleep@plt+0x333bc>
   48aa8:	blx	r3
   48aac:	mov	r2, #1
   48ab0:	ldr	r1, [pc, #348]	; 48c14 <npth_sleep@plt+0x33524>
   48ab4:	mov	r0, #2
   48ab8:	bl	1518c <write@plt>
   48abc:	mov	r0, #0
   48ac0:	bl	3d230 <npth_sleep@plt+0x27b40>
   48ac4:	subs	r4, r0, #0
   48ac8:	beq	48ae0 <npth_sleep@plt+0x333f0>
   48acc:	bl	14f58 <strlen@plt>
   48ad0:	mov	r1, r4
   48ad4:	mov	r2, r0
   48ad8:	mov	r0, #2
   48adc:	bl	1518c <write@plt>
   48ae0:	mov	r2, #9
   48ae4:	ldr	r1, [pc, #300]	; 48c18 <npth_sleep@plt+0x33528>
   48ae8:	mov	r0, #2
   48aec:	bl	1518c <write@plt>
   48af0:	cmp	r7, #64	; 0x40
   48af4:	bhi	48b8c <npth_sleep@plt+0x3349c>
   48af8:	ldr	r3, [pc, #284]	; 48c1c <npth_sleep@plt+0x3352c>
   48afc:	ldr	r1, [r3, r7, lsl #2]
   48b00:	cmp	r1, #0
   48b04:	bne	48bf8 <npth_sleep@plt+0x33508>
   48b08:	ldr	r4, [pc, #272]	; 48c20 <npth_sleep@plt+0x33530>
   48b0c:	ldr	r9, [pc, #272]	; 48c24 <npth_sleep@plt+0x33534>
   48b10:	ldr	r8, [pc, #272]	; 48c28 <npth_sleep@plt+0x33538>
   48b14:	mov	r5, r1
   48b18:	mov	sl, r7
   48b1c:	mov	r6, #5
   48b20:	cmp	r4, sl
   48b24:	and	r3, r5, #1
   48b28:	mov	r1, r4
   48b2c:	mov	r0, sl
   48b30:	ble	48bcc <npth_sleep@plt+0x334dc>
   48b34:	cmp	r4, #1
   48b38:	orreq	r3, r3, #1
   48b3c:	cmp	r3, #0
   48b40:	moveq	r5, r3
   48b44:	beq	48b74 <npth_sleep@plt+0x33484>
   48b48:	bl	4ebac <npth_sleep@plt+0x394bc>
   48b4c:	mov	r2, #1
   48b50:	mov	r1, r9
   48b54:	cmp	r0, #0
   48b58:	mov	r0, #2
   48b5c:	bne	48b74 <npth_sleep@plt+0x33484>
   48b60:	bl	1518c <write@plt>
   48b64:	mov	r0, sl
   48b68:	mov	r1, r4
   48b6c:	bl	4edcc <npth_sleep@plt+0x396dc>
   48b70:	mov	sl, r1
   48b74:	smull	r2, r3, r8, r4
   48b78:	subs	r6, r6, #1
   48b7c:	asr	r4, r4, #31
   48b80:	rsb	r4, r4, r3, asr #2
   48b84:	bne	48b20 <npth_sleep@plt+0x33430>
   48b88:	b	48b9c <npth_sleep@plt+0x334ac>
   48b8c:	ldr	r1, [pc, #152]	; 48c2c <npth_sleep@plt+0x3353c>
   48b90:	mov	r2, #1
   48b94:	mov	r0, #2
   48b98:	bl	1518c <write@plt>
   48b9c:	mov	r2, #20
   48ba0:	ldr	r1, [pc, #136]	; 48c30 <npth_sleep@plt+0x33540>
   48ba4:	mov	r0, #2
   48ba8:	bl	1518c <write@plt>
   48bac:	mov	r2, #0
   48bb0:	mov	r0, r7
   48bb4:	mov	r1, r2
   48bb8:	bl	489f8 <npth_sleep@plt+0x33308>
   48bbc:	mov	r0, r7
   48bc0:	add	sp, sp, #12
   48bc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48bc8:	b	146a0 <raise@plt>
   48bcc:	bl	4ebac <npth_sleep@plt+0x394bc>
   48bd0:	mov	r2, #1
   48bd4:	mov	fp, r0
   48bd8:	add	r1, r9, r0
   48bdc:	mov	r0, #2
   48be0:	bl	1518c <write@plt>
   48be4:	cmp	fp, #0
   48be8:	movne	r5, #1
   48bec:	b	48b64 <npth_sleep@plt+0x33474>
   48bf0:	bl	146a0 <raise@plt>
   48bf4:	b	48a94 <npth_sleep@plt+0x333a4>
   48bf8:	mov	r0, r1
   48bfc:	str	r1, [sp, #4]
   48c00:	bl	14f58 <strlen@plt>
   48c04:	ldr	r1, [sp, #4]
   48c08:	mov	r2, r0
   48c0c:	b	48b94 <npth_sleep@plt+0x334a4>
   48c10:	andeq	sp, r6, ip, ror #17
   48c14:	andeq	sl, r5, r8, lsl #17
   48c18:	ldrdeq	fp, [r5], -ip
   48c1c:	andeq	ip, r6, ip, lsr r8
   48c20:	andeq	r2, r0, r0, lsl r7
   48c24:	andeq	fp, r5, r8, ror #7
   48c28:	strbtvs	r6, [r6], -r7, ror #12
   48c2c:	andeq	r6, r5, ip, lsr r0
   48c30:	strdeq	fp, [r5], -r4
   48c34:	push	{r4, lr}
   48c38:	subs	r4, r0, #0
   48c3c:	bne	48cc0 <npth_sleep@plt+0x335d0>
   48c40:	ldr	ip, [pc, #140]	; 48cd4 <npth_sleep@plt+0x335e4>
   48c44:	mov	r3, r1
   48c48:	mov	r2, #1
   48c4c:	ldr	r1, [pc, #132]	; 48cd8 <npth_sleep@plt+0x335e8>
   48c50:	mov	r0, #2
   48c54:	str	r3, [ip, #8]
   48c58:	bl	489f8 <npth_sleep@plt+0x33308>
   48c5c:	mov	r2, #1
   48c60:	mov	r0, r2
   48c64:	ldr	r1, [pc, #108]	; 48cd8 <npth_sleep@plt+0x335e8>
   48c68:	bl	489f8 <npth_sleep@plt+0x33308>
   48c6c:	mov	r2, #1
   48c70:	ldr	r1, [pc, #96]	; 48cd8 <npth_sleep@plt+0x335e8>
   48c74:	mov	r0, #15
   48c78:	bl	489f8 <npth_sleep@plt+0x33308>
   48c7c:	mov	r2, #1
   48c80:	ldr	r1, [pc, #80]	; 48cd8 <npth_sleep@plt+0x335e8>
   48c84:	mov	r0, #3
   48c88:	bl	489f8 <npth_sleep@plt+0x33308>
   48c8c:	mov	r2, #1
   48c90:	ldr	r1, [pc, #64]	; 48cd8 <npth_sleep@plt+0x335e8>
   48c94:	mov	r0, #11
   48c98:	bl	489f8 <npth_sleep@plt+0x33308>
   48c9c:	mov	r2, r4
   48ca0:	ldr	r1, [pc, #52]	; 48cdc <npth_sleep@plt+0x335ec>
   48ca4:	mov	r0, #10
   48ca8:	bl	489f8 <npth_sleep@plt+0x33308>
   48cac:	mov	r2, r4
   48cb0:	mov	r1, #1
   48cb4:	mov	r0, #13
   48cb8:	pop	{r4, lr}
   48cbc:	b	489f8 <npth_sleep@plt+0x33308>
   48cc0:	ldr	r3, [pc, #24]	; 48ce0 <npth_sleep@plt+0x335f0>
   48cc4:	mov	r2, #169	; 0xa9
   48cc8:	ldr	r1, [pc, #20]	; 48ce4 <npth_sleep@plt+0x335f4>
   48ccc:	ldr	r0, [pc, #20]	; 48ce8 <npth_sleep@plt+0x335f8>
   48cd0:	bl	156e4 <__assert_fail@plt>
   48cd4:	andeq	sp, r6, ip, ror #17
   48cd8:	andeq	r8, r4, r8, ror sl
   48cdc:	andeq	r8, r4, r4, ror #19
   48ce0:	andeq	fp, r5, r8, asr #7
   48ce4:	andeq	fp, r5, ip, lsl #8
   48ce8:	andeq	fp, r5, r4, lsr #8
   48cec:	push	{r4, r5, r6, lr}
   48cf0:	sub	sp, sp, #136	; 0x88
   48cf4:	ldr	r4, [pc, #88]	; 48d54 <npth_sleep@plt+0x33664>
   48cf8:	ldr	r5, [pc, #88]	; 48d58 <npth_sleep@plt+0x33668>
   48cfc:	ldr	r6, [r4, #12]
   48d00:	ldr	r3, [r5]
   48d04:	cmp	r6, #0
   48d08:	str	r3, [sp, #132]	; 0x84
   48d0c:	bne	48d48 <npth_sleep@plt+0x33658>
   48d10:	add	r0, sp, #4
   48d14:	bl	15048 <sigfillset@plt>
   48d18:	add	r1, sp, #4
   48d1c:	add	r2, r4, #16
   48d20:	mov	r0, r6
   48d24:	bl	14844 <sigprocmask@plt>
   48d28:	ldr	r1, [sp, #132]	; 0x84
   48d2c:	ldr	r2, [r5]
   48d30:	mov	r3, #1
   48d34:	cmp	r1, r2
   48d38:	str	r3, [r4, #12]
   48d3c:	bne	48d50 <npth_sleep@plt+0x33660>
   48d40:	add	sp, sp, #136	; 0x88
   48d44:	pop	{r4, r5, r6, pc}
   48d48:	ldr	r0, [pc, #12]	; 48d5c <npth_sleep@plt+0x3366c>
   48d4c:	bl	3d58c <npth_sleep@plt+0x27e9c>
   48d50:	bl	14a60 <__stack_chk_fail@plt>
   48d54:	andeq	sp, r6, ip, ror #17
   48d58:	andeq	ip, r6, r8, lsr r8
   48d5c:	andeq	fp, r5, ip, lsr #8
   48d60:	push	{r4, lr}
   48d64:	ldr	r4, [pc, #44]	; 48d98 <npth_sleep@plt+0x336a8>
   48d68:	ldr	r3, [r4, #12]
   48d6c:	cmp	r3, #0
   48d70:	beq	48d90 <npth_sleep@plt+0x336a0>
   48d74:	mov	r2, #0
   48d78:	add	r1, r4, #16
   48d7c:	mov	r0, #2
   48d80:	bl	14844 <sigprocmask@plt>
   48d84:	mov	r3, #0
   48d88:	str	r3, [r4, #12]
   48d8c:	pop	{r4, pc}
   48d90:	ldr	r0, [pc, #4]	; 48d9c <npth_sleep@plt+0x336ac>
   48d94:	bl	3d58c <npth_sleep@plt+0x27e9c>
   48d98:	andeq	sp, r6, ip, ror #17
   48d9c:	andeq	fp, r5, ip, asr #8
   48da0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48da4:	sub	sp, sp, #28
   48da8:	cmp	r3, #0
   48dac:	str	r3, [sp, #20]
   48db0:	addeq	r3, r2, #1
   48db4:	addeq	r3, r1, r3
   48db8:	streq	r3, [sp, #20]
   48dbc:	str	r0, [sp, #12]
   48dc0:	ldr	r0, [sp, #20]
   48dc4:	mov	r9, r1
   48dc8:	mov	r7, r2
   48dcc:	bl	14f58 <strlen@plt>
   48dd0:	ldr	r3, [sp, #12]
   48dd4:	ldr	r8, [r3, #4]
   48dd8:	cmp	r8, #0
   48ddc:	str	r0, [sp, #16]
   48de0:	beq	48f30 <npth_sleep@plt+0x33840>
   48de4:	ldr	r6, [r3, #8]
   48de8:	mvn	r3, #0
   48dec:	str	r3, [sp, #8]
   48df0:	sub	r6, r6, #4
   48df4:	mov	r4, #0
   48df8:	b	48e28 <npth_sleep@plt+0x33738>
   48dfc:	bl	15624 <strncmp@plt>
   48e00:	subs	r3, r0, #0
   48e04:	str	r3, [sp, #4]
   48e08:	mov	r0, fp
   48e0c:	bne	48e1c <npth_sleep@plt+0x3372c>
   48e10:	bl	14f58 <strlen@plt>
   48e14:	cmp	r0, r7
   48e18:	beq	48ee4 <npth_sleep@plt+0x337f4>
   48e1c:	add	r4, r4, #1
   48e20:	cmp	r8, r4
   48e24:	beq	48e58 <npth_sleep@plt+0x33768>
   48e28:	ldr	r5, [r6, #4]!
   48e2c:	mov	r2, r7
   48e30:	add	fp, r5, #8
   48e34:	cmp	r5, #0
   48e38:	mov	r1, r9
   48e3c:	lsl	sl, r4, #2
   48e40:	mov	r0, fp
   48e44:	bne	48dfc <npth_sleep@plt+0x3370c>
   48e48:	str	r4, [sp, #8]
   48e4c:	add	r4, r4, #1
   48e50:	cmp	r8, r4
   48e54:	bne	48e28 <npth_sleep@plt+0x33738>
   48e58:	ldr	r3, [sp, #8]
   48e5c:	cmn	r3, #1
   48e60:	beq	48f30 <npth_sleep@plt+0x33840>
   48e64:	ldr	r3, [sp, #16]
   48e68:	add	r0, r7, #13
   48e6c:	add	r0, r0, r3
   48e70:	bl	146d0 <gcry_malloc@plt>
   48e74:	subs	r4, r0, #0
   48e78:	beq	48f54 <npth_sleep@plt+0x33864>
   48e7c:	ldr	r2, [sp, #64]	; 0x40
   48e80:	add	r3, r4, #8
   48e84:	str	r2, [r4, #4]
   48e88:	mov	r1, r9
   48e8c:	mov	r2, r7
   48e90:	mov	r0, r3
   48e94:	bl	1491c <memcpy@plt>
   48e98:	add	r2, r7, #1
   48e9c:	add	r7, r4, r7
   48ea0:	mov	fp, #0
   48ea4:	ldr	r1, [sp, #20]
   48ea8:	strb	fp, [r7, #8]
   48eac:	add	r3, r0, r2
   48eb0:	str	r3, [r4]
   48eb4:	mov	r0, r3
   48eb8:	bl	14c88 <strcpy@plt>
   48ebc:	ldr	r5, [sp, #12]
   48ec0:	ldr	r6, [sp, #8]
   48ec4:	ldr	r3, [r5, #8]
   48ec8:	ldr	r0, [r3, r6, lsl #2]
   48ecc:	bl	149dc <gcry_free@plt>
   48ed0:	ldr	r3, [r5, #8]
   48ed4:	mov	r0, fp
   48ed8:	str	r4, [r3, r6, lsl #2]
   48edc:	add	sp, sp, #28
   48ee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48ee4:	ldr	r5, [r5]
   48ee8:	str	r4, [sp, #8]
   48eec:	mov	r0, r5
   48ef0:	bl	14f58 <strlen@plt>
   48ef4:	ldr	r3, [sp, #16]
   48ef8:	cmp	r0, r3
   48efc:	bne	48e1c <npth_sleep@plt+0x3372c>
   48f00:	mov	r2, r3
   48f04:	ldr	r1, [sp, #20]
   48f08:	mov	r0, r5
   48f0c:	bl	1491c <memcpy@plt>
   48f10:	ldr	r3, [sp, #12]
   48f14:	ldr	r2, [sp, #64]	; 0x40
   48f18:	ldr	r0, [sp, #4]
   48f1c:	ldr	r3, [r3, #8]
   48f20:	ldr	r3, [r3, sl]
   48f24:	str	r2, [r3, #4]
   48f28:	add	sp, sp, #28
   48f2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48f30:	ldr	r3, [sp, #12]
   48f34:	ldr	r3, [r3]
   48f38:	cmp	r3, r8
   48f3c:	beq	48f64 <npth_sleep@plt+0x33874>
   48f40:	ldr	r3, [sp, #12]
   48f44:	str	r8, [sp, #8]
   48f48:	add	r8, r8, #1
   48f4c:	str	r8, [r3, #4]
   48f50:	b	48e64 <npth_sleep@plt+0x33774>
   48f54:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   48f58:	uxth	r0, r0
   48f5c:	add	sp, sp, #28
   48f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48f64:	add	r8, r8, #10
   48f68:	mov	r0, r8
   48f6c:	mov	r1, #4
   48f70:	bl	150fc <gcry_calloc@plt>
   48f74:	subs	r4, r0, #0
   48f78:	beq	48f54 <npth_sleep@plt+0x33864>
   48f7c:	ldr	r2, [sp, #12]
   48f80:	ldr	r3, [r2, #4]
   48f84:	ldr	r0, [r2, #8]
   48f88:	cmp	r3, #0
   48f8c:	addne	r3, r0, r3, lsl #2
   48f90:	subne	ip, r3, #4
   48f94:	subne	r2, r4, #4
   48f98:	subne	r3, r0, #4
   48f9c:	beq	48fb0 <npth_sleep@plt+0x338c0>
   48fa0:	ldr	r1, [r3, #4]!
   48fa4:	cmp	r3, ip
   48fa8:	str	r1, [r2, #4]!
   48fac:	bne	48fa0 <npth_sleep@plt+0x338b0>
   48fb0:	ldr	r5, [sp, #12]
   48fb4:	str	r8, [r5]
   48fb8:	bl	149dc <gcry_free@plt>
   48fbc:	str	r4, [r5, #8]
   48fc0:	ldr	r8, [r5, #4]
   48fc4:	b	48f40 <npth_sleep@plt+0x33850>
   48fc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48fcc:	sub	sp, sp, #12
   48fd0:	ldr	r7, [r0]
   48fd4:	cmp	r7, #0
   48fd8:	beq	49044 <npth_sleep@plt+0x33954>
   48fdc:	mov	r8, r2
   48fe0:	mov	fp, r1
   48fe4:	str	r0, [sp, #4]
   48fe8:	ldr	r6, [r1]
   48fec:	mov	r4, #0
   48ff0:	b	48ffc <npth_sleep@plt+0x3390c>
   48ff4:	cmp	r7, r4
   48ff8:	bls	49044 <npth_sleep@plt+0x33954>
   48ffc:	ldr	r5, [r6, r4, lsl #2]
   49000:	lsl	r9, r4, #2
   49004:	cmp	r5, #0
   49008:	mov	r1, r8
   4900c:	add	r0, r5, #8
   49010:	add	r4, r4, #1
   49014:	beq	48ff4 <npth_sleep@plt+0x33904>
   49018:	bl	14760 <strcmp@plt>
   4901c:	subs	sl, r0, #0
   49020:	bne	48ff4 <npth_sleep@plt+0x33904>
   49024:	mov	r0, r5
   49028:	bl	149dc <gcry_free@plt>
   4902c:	ldr	r3, [sp, #4]
   49030:	ldr	r6, [fp]
   49034:	ldr	r7, [r3]
   49038:	str	sl, [r6, r9]
   4903c:	cmp	r7, r4
   49040:	bhi	48ffc <npth_sleep@plt+0x3390c>
   49044:	mov	r0, #0
   49048:	add	sp, sp, #12
   4904c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49050:	ldr	r3, [r0]
   49054:	cmp	r3, #9
   49058:	bhi	49080 <npth_sleep@plt+0x33990>
   4905c:	add	r2, r3, #1
   49060:	str	r2, [r0]
   49064:	ldr	r2, [pc, #28]	; 49088 <npth_sleep@plt+0x33998>
   49068:	cmp	r1, #0
   4906c:	addne	r0, r2, r3, lsl #3
   49070:	ldrne	r0, [r0, #4]
   49074:	strne	r0, [r1]
   49078:	ldr	r0, [r2, r3, lsl #3]
   4907c:	bx	lr
   49080:	mov	r0, #0
   49084:	bx	lr
   49088:	andeq	fp, r5, r8, ror #8
   4908c:	push	{r4, r5, r6, lr}
   49090:	mov	r1, #12
   49094:	mov	r0, #1
   49098:	bl	150fc <gcry_calloc@plt>
   4909c:	subs	r4, r0, #0
   490a0:	beq	490d0 <npth_sleep@plt+0x339e0>
   490a4:	ldr	r3, [pc, #60]	; 490e8 <npth_sleep@plt+0x339f8>
   490a8:	mov	r1, #4
   490ac:	ldr	r0, [r3]
   490b0:	cmp	r0, #0
   490b4:	moveq	r0, #8
   490b8:	str	r0, [r4]
   490bc:	bl	150fc <gcry_calloc@plt>
   490c0:	cmp	r0, #0
   490c4:	mov	r5, r0
   490c8:	str	r0, [r4, #8]
   490cc:	beq	490d8 <npth_sleep@plt+0x339e8>
   490d0:	mov	r0, r4
   490d4:	pop	{r4, r5, r6, pc}
   490d8:	mov	r0, r4
   490dc:	bl	149dc <gcry_free@plt>
   490e0:	mov	r4, r5
   490e4:	b	490d0 <npth_sleep@plt+0x339e0>
   490e8:	andeq	sp, r6, ip, ror r9
   490ec:	push	{r4, r5, r6, lr}
   490f0:	subs	r5, r0, #0
   490f4:	popeq	{r4, r5, r6, pc}
   490f8:	ldr	r3, [r5]
   490fc:	sub	r2, r3, #9
   49100:	cmp	r2, #49	; 0x31
   49104:	bls	4914c <npth_sleep@plt+0x33a5c>
   49108:	ldmib	r5, {r1, r2}
   4910c:	cmp	r1, #0
   49110:	beq	49138 <npth_sleep@plt+0x33a48>
   49114:	mov	r4, #0
   49118:	ldr	r3, [r2, r4, lsl #2]
   4911c:	add	r4, r4, #1
   49120:	subs	r0, r3, #0
   49124:	beq	49130 <npth_sleep@plt+0x33a40>
   49128:	bl	149dc <gcry_free@plt>
   4912c:	ldmib	r5, {r1, r2}
   49130:	cmp	r1, r4
   49134:	bhi	49118 <npth_sleep@plt+0x33a28>
   49138:	mov	r0, r2
   4913c:	bl	149dc <gcry_free@plt>
   49140:	mov	r0, r5
   49144:	pop	{r4, r5, r6, lr}
   49148:	b	149dc <gcry_free@plt>
   4914c:	ldr	r2, [pc, #12]	; 49160 <npth_sleep@plt+0x33a70>
   49150:	ldr	r1, [r2]
   49154:	cmp	r3, r1
   49158:	strhi	r3, [r2]
   4915c:	b	49108 <npth_sleep@plt+0x33a18>
   49160:	andeq	sp, r6, ip, ror r9
   49164:	push	{r4, r5, lr}
   49168:	subs	r4, r1, #0
   4916c:	sub	sp, sp, #12
   49170:	beq	491c0 <npth_sleep@plt+0x33ad0>
   49174:	ldrb	r3, [r4]
   49178:	cmp	r3, #0
   4917c:	beq	491c0 <npth_sleep@plt+0x33ad0>
   49180:	mov	r5, r0
   49184:	mov	r1, #61	; 0x3d
   49188:	mov	r0, r4
   4918c:	bl	14fa0 <strchr@plt>
   49190:	cmp	r4, r0
   49194:	beq	491c0 <npth_sleep@plt+0x33ad0>
   49198:	cmp	r0, #0
   4919c:	beq	491cc <npth_sleep@plt+0x33adc>
   491a0:	mov	r3, #0
   491a4:	sub	r2, r0, r4
   491a8:	mov	r1, r4
   491ac:	mov	r0, r5
   491b0:	str	r3, [sp]
   491b4:	bl	48da0 <npth_sleep@plt+0x336b0>
   491b8:	add	sp, sp, #12
   491bc:	pop	{r4, r5, pc}
   491c0:	mov	r0, #55	; 0x37
   491c4:	add	sp, sp, #12
   491c8:	pop	{r4, r5, pc}
   491cc:	mov	r2, r4
   491d0:	add	r1, r5, #8
   491d4:	add	r0, r5, #4
   491d8:	add	sp, sp, #12
   491dc:	pop	{r4, r5, lr}
   491e0:	b	48fc8 <npth_sleep@plt+0x338d8>
   491e4:	push	{r4, r5, r6, lr}
   491e8:	subs	r4, r1, #0
   491ec:	sub	sp, sp, #8
   491f0:	beq	49254 <npth_sleep@plt+0x33b64>
   491f4:	ldrb	r3, [r4]
   491f8:	cmp	r3, #0
   491fc:	beq	49254 <npth_sleep@plt+0x33b64>
   49200:	cmp	r2, #0
   49204:	beq	4923c <npth_sleep@plt+0x33b4c>
   49208:	mov	r6, r0
   4920c:	mov	r0, r4
   49210:	mov	r5, r2
   49214:	bl	14f58 <strlen@plt>
   49218:	mov	r2, #0
   4921c:	str	r2, [sp]
   49220:	mov	r3, r5
   49224:	mov	r1, r4
   49228:	mov	r2, r0
   4922c:	mov	r0, r6
   49230:	bl	48da0 <npth_sleep@plt+0x336b0>
   49234:	add	sp, sp, #8
   49238:	pop	{r4, r5, r6, pc}
   4923c:	add	r1, r0, #8
   49240:	mov	r2, r4
   49244:	add	r0, r0, #4
   49248:	add	sp, sp, #8
   4924c:	pop	{r4, r5, r6, lr}
   49250:	b	48fc8 <npth_sleep@plt+0x338d8>
   49254:	mov	r0, #55	; 0x37
   49258:	add	sp, sp, #8
   4925c:	pop	{r4, r5, r6, pc}
   49260:	cmp	r0, #0
   49264:	push	{r4, r5, r6, r7, r8, lr}
   49268:	clz	r4, r1
   4926c:	lsr	r4, r4, #5
   49270:	moveq	r4, #1
   49274:	cmp	r4, #0
   49278:	bne	492cc <npth_sleep@plt+0x33bdc>
   4927c:	ldrb	r3, [r1]
   49280:	cmp	r3, #0
   49284:	beq	492cc <npth_sleep@plt+0x33bdc>
   49288:	ldr	r8, [r0, #4]
   4928c:	cmp	r8, #0
   49290:	beq	492cc <npth_sleep@plt+0x33bdc>
   49294:	ldr	r6, [r0, #8]
   49298:	mov	r7, r1
   4929c:	sub	r6, r6, #4
   492a0:	ldr	r5, [r6, #4]!
   492a4:	mov	r1, r7
   492a8:	cmp	r5, #0
   492ac:	add	r4, r4, #1
   492b0:	add	r0, r5, #8
   492b4:	beq	492c4 <npth_sleep@plt+0x33bd4>
   492b8:	bl	14760 <strcmp@plt>
   492bc:	cmp	r0, #0
   492c0:	beq	492d4 <npth_sleep@plt+0x33be4>
   492c4:	cmp	r4, r8
   492c8:	bne	492a0 <npth_sleep@plt+0x33bb0>
   492cc:	mov	r0, #0
   492d0:	pop	{r4, r5, r6, r7, r8, pc}
   492d4:	ldr	r3, [r5, #4]
   492d8:	cmp	r3, #0
   492dc:	ldreq	r0, [r5]
   492e0:	pop	{r4, r5, r6, r7, r8, pc}
   492e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   492e8:	subs	sl, r2, #0
   492ec:	movne	r3, #0
   492f0:	strne	r3, [sl]
   492f4:	cmp	r0, #0
   492f8:	clz	r4, r1
   492fc:	lsr	r4, r4, #5
   49300:	moveq	r4, #1
   49304:	cmp	r4, #0
   49308:	sub	sp, sp, #8
   4930c:	bne	493e8 <npth_sleep@plt+0x33cf8>
   49310:	ldrb	r3, [r1]
   49314:	cmp	r3, #0
   49318:	beq	493e8 <npth_sleep@plt+0x33cf8>
   4931c:	ldr	r8, [r0, #4]
   49320:	mov	r7, r1
   49324:	cmp	r8, #0
   49328:	mov	r9, r0
   4932c:	beq	49364 <npth_sleep@plt+0x33c74>
   49330:	ldr	r6, [r0, #8]
   49334:	sub	r6, r6, #4
   49338:	ldr	r5, [r6, #4]!
   4933c:	mov	r1, r7
   49340:	cmp	r5, #0
   49344:	add	r4, r4, #1
   49348:	add	r0, r5, #8
   4934c:	beq	4935c <npth_sleep@plt+0x33c6c>
   49350:	bl	14760 <strcmp@plt>
   49354:	cmp	r0, #0
   49358:	beq	493f4 <npth_sleep@plt+0x33d04>
   4935c:	cmp	r8, r4
   49360:	bne	49338 <npth_sleep@plt+0x33c48>
   49364:	mov	r0, r7
   49368:	bl	14d48 <getenv@plt>
   4936c:	subs	r4, r0, #0
   49370:	beq	4944c <npth_sleep@plt+0x33d5c>
   49374:	ldrb	r3, [r4]
   49378:	cmp	r3, #0
   4937c:	beq	49418 <npth_sleep@plt+0x33d28>
   49380:	mov	r0, r7
   49384:	bl	14f58 <strlen@plt>
   49388:	mov	r2, #1
   4938c:	str	r2, [sp]
   49390:	mov	r3, r4
   49394:	mov	r1, r7
   49398:	mov	r2, r0
   4939c:	mov	r0, r9
   493a0:	bl	48da0 <npth_sleep@plt+0x336b0>
   493a4:	ldr	r8, [r9, #4]
   493a8:	cmp	r8, #0
   493ac:	beq	493e8 <npth_sleep@plt+0x33cf8>
   493b0:	ldr	r6, [r9, #8]
   493b4:	mov	r5, #0
   493b8:	sub	r6, r6, #4
   493bc:	ldr	r4, [r6, #4]!
   493c0:	mov	r1, r7
   493c4:	cmp	r4, #0
   493c8:	add	r5, r5, #1
   493cc:	add	r0, r4, #8
   493d0:	beq	493e0 <npth_sleep@plt+0x33cf0>
   493d4:	bl	14760 <strcmp@plt>
   493d8:	cmp	r0, #0
   493dc:	beq	49470 <npth_sleep@plt+0x33d80>
   493e0:	cmp	r8, r5
   493e4:	bne	493bc <npth_sleep@plt+0x33ccc>
   493e8:	mov	r0, #0
   493ec:	add	sp, sp, #8
   493f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   493f4:	cmp	sl, #0
   493f8:	beq	4940c <npth_sleep@plt+0x33d1c>
   493fc:	ldr	r3, [r5, #4]
   49400:	cmp	r3, #0
   49404:	movne	r3, #1
   49408:	strne	r3, [sl]
   4940c:	ldr	r0, [r5]
   49410:	add	sp, sp, #8
   49414:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49418:	ldr	r1, [pc, #116]	; 49494 <npth_sleep@plt+0x33da4>
   4941c:	mov	r0, r7
   49420:	bl	14760 <strcmp@plt>
   49424:	cmp	r0, #0
   49428:	bne	49380 <npth_sleep@plt+0x33c90>
   4942c:	bl	14f4c <ttyname@plt>
   49430:	cmp	r0, #0
   49434:	beq	49380 <npth_sleep@plt+0x33c90>
   49438:	mov	r0, #0
   4943c:	bl	14f4c <ttyname@plt>
   49440:	subs	r4, r0, #0
   49444:	bne	49380 <npth_sleep@plt+0x33c90>
   49448:	b	493e8 <npth_sleep@plt+0x33cf8>
   4944c:	ldr	r1, [pc, #64]	; 49494 <npth_sleep@plt+0x33da4>
   49450:	mov	r0, r7
   49454:	bl	14760 <strcmp@plt>
   49458:	cmp	r0, #0
   4945c:	bne	493e8 <npth_sleep@plt+0x33cf8>
   49460:	bl	14f4c <ttyname@plt>
   49464:	cmp	r0, #0
   49468:	bne	49438 <npth_sleep@plt+0x33d48>
   4946c:	b	493e8 <npth_sleep@plt+0x33cf8>
   49470:	cmp	sl, #0
   49474:	beq	49488 <npth_sleep@plt+0x33d98>
   49478:	ldr	r3, [r4, #4]
   4947c:	cmp	r3, #0
   49480:	movne	r3, #1
   49484:	strne	r3, [sl]
   49488:	ldr	r0, [r4]
   4948c:	add	sp, sp, #8
   49490:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49494:	andeq	pc, r4, r4, ror #4
   49498:	ldr	ip, [r1]
   4949c:	cmp	r0, #0
   494a0:	push	{r4, r5, lr}
   494a4:	lsrne	lr, ip, #31
   494a8:	moveq	lr, #1
   494ac:	cmp	lr, #0
   494b0:	bne	49514 <npth_sleep@plt+0x33e24>
   494b4:	ldr	r5, [r0, #4]
   494b8:	cmp	r5, ip
   494bc:	bls	49514 <npth_sleep@plt+0x33e24>
   494c0:	ldr	r0, [r0, #8]
   494c4:	add	lr, r0, ip, lsl #2
   494c8:	ldr	r0, [r0, ip, lsl #2]
   494cc:	cmp	r0, #0
   494d0:	bne	4951c <npth_sleep@plt+0x33e2c>
   494d4:	add	ip, ip, #1
   494d8:	cmp	r5, ip
   494dc:	popls	{r4, r5, pc}
   494e0:	ldr	r4, [lr, #4]!
   494e4:	cmp	r4, #0
   494e8:	beq	494d4 <npth_sleep@plt+0x33de4>
   494ec:	cmp	r3, #0
   494f0:	add	ip, ip, #1
   494f4:	str	ip, [r1]
   494f8:	ldrne	r1, [r4, #4]
   494fc:	add	r0, r4, #8
   49500:	strne	r1, [r3]
   49504:	cmp	r2, #0
   49508:	ldrne	r3, [r4]
   4950c:	strne	r3, [r2]
   49510:	pop	{r4, r5, pc}
   49514:	mov	r0, #0
   49518:	pop	{r4, r5, pc}
   4951c:	mov	r4, r0
   49520:	b	494ec <npth_sleep@plt+0x33dfc>
   49524:	bx	lr
   49528:	bx	lr
   4952c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49530:	sub	sp, sp, #100	; 0x64
   49534:	ldr	sl, [pc, #1780]	; 49c30 <npth_sleep@plt+0x34540>
   49538:	mov	lr, r3
   4953c:	str	r3, [sp, #24]
   49540:	ldr	ip, [sl]
   49544:	mov	r3, #0
   49548:	str	r3, [r2]
   4954c:	str	r2, [sp, #20]
   49550:	str	r1, [sp, #16]
   49554:	mov	r2, r3
   49558:	str	r3, [lr]
   4955c:	ldr	r1, [pc, #1744]	; 49c34 <npth_sleep@plt+0x34544>
   49560:	str	ip, [sp, #92]	; 0x5c
   49564:	str	r3, [sp, #36]	; 0x24
   49568:	mov	r5, r0
   4956c:	bl	14ca0 <gcry_sexp_find_token@plt>
   49570:	subs	r4, r0, #0
   49574:	beq	49654 <npth_sleep@plt+0x33f64>
   49578:	mov	r0, r4
   4957c:	bl	147c0 <gcry_sexp_cadr@plt>
   49580:	mov	r7, r0
   49584:	mov	r0, r4
   49588:	bl	148d4 <gcry_sexp_release@plt>
   4958c:	mov	r0, r7
   49590:	mov	r1, #0
   49594:	bl	151bc <gcry_sexp_nth_string@plt>
   49598:	subs	fp, r0, #0
   4959c:	beq	495f4 <npth_sleep@plt+0x33f04>
   495a0:	mov	r2, #0
   495a4:	ldr	r1, [sp, #16]
   495a8:	add	r0, sp, #36	; 0x24
   495ac:	bl	14964 <gcry_md_open@plt>
   495b0:	subs	r6, r0, #0
   495b4:	bne	4964c <npth_sleep@plt+0x33f5c>
   495b8:	mov	r0, fp
   495bc:	bl	14d9c <gcry_pk_map_name@plt>
   495c0:	cmp	r0, #17
   495c4:	beq	49944 <npth_sleep@plt+0x34254>
   495c8:	cmp	r0, #18
   495cc:	beq	497c8 <npth_sleep@plt+0x340d8>
   495d0:	cmp	r0, #1
   495d4:	beq	496bc <npth_sleep@plt+0x33fcc>
   495d8:	ldr	r3, [pc, #1624]	; 49c38 <npth_sleep@plt+0x34548>
   495dc:	mov	r5, #0
   495e0:	ldr	r6, [r3]
   495e4:	lsl	r6, r6, #24
   495e8:	and	r6, r6, #2130706432	; 0x7f000000
   495ec:	orr	r6, r6, #4
   495f0:	b	4960c <npth_sleep@plt+0x33f1c>
   495f4:	ldr	r3, [pc, #1596]	; 49c38 <npth_sleep@plt+0x34548>
   495f8:	mov	r5, fp
   495fc:	ldr	r6, [r3]
   49600:	lsl	r6, r6, #24
   49604:	and	r6, r6, #2130706432	; 0x7f000000
   49608:	orr	r6, r6, #83	; 0x53
   4960c:	mov	r0, fp
   49610:	bl	149dc <gcry_free@plt>
   49614:	mov	r0, r5
   49618:	bl	148d4 <gcry_sexp_release@plt>
   4961c:	ldr	r0, [sp, #36]	; 0x24
   49620:	bl	147cc <gcry_md_close@plt>
   49624:	mov	r0, r7
   49628:	bl	148d4 <gcry_sexp_release@plt>
   4962c:	ldr	r2, [sp, #92]	; 0x5c
   49630:	ldr	r3, [sl]
   49634:	mov	r0, r6
   49638:	cmp	r2, r3
   4963c:	bne	49c24 <npth_sleep@plt+0x34534>
   49640:	add	sp, sp, #100	; 0x64
   49644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49648:	mov	r6, r5
   4964c:	mov	r5, #0
   49650:	b	4960c <npth_sleep@plt+0x33f1c>
   49654:	mov	r2, r4
   49658:	ldr	r1, [pc, #1500]	; 49c3c <npth_sleep@plt+0x3454c>
   4965c:	mov	r0, r5
   49660:	bl	14ca0 <gcry_sexp_find_token@plt>
   49664:	subs	r4, r0, #0
   49668:	bne	49578 <npth_sleep@plt+0x33e88>
   4966c:	mov	r2, r4
   49670:	ldr	r1, [pc, #1480]	; 49c40 <npth_sleep@plt+0x34550>
   49674:	mov	r0, r5
   49678:	bl	14ca0 <gcry_sexp_find_token@plt>
   4967c:	subs	r4, r0, #0
   49680:	bne	49578 <npth_sleep@plt+0x33e88>
   49684:	mov	r2, r4
   49688:	mov	r0, r5
   4968c:	ldr	r1, [pc, #1456]	; 49c44 <npth_sleep@plt+0x34554>
   49690:	bl	14ca0 <gcry_sexp_find_token@plt>
   49694:	subs	r7, r0, #0
   49698:	bne	49c28 <npth_sleep@plt+0x34538>
   4969c:	ldr	r3, [pc, #1428]	; 49c38 <npth_sleep@plt+0x34548>
   496a0:	mov	fp, r7
   496a4:	mov	r5, r7
   496a8:	ldr	r6, [r3]
   496ac:	lsl	r6, r6, #24
   496b0:	and	r6, r6, #2130706432	; 0x7f000000
   496b4:	orr	r6, r6, #104	; 0x68
   496b8:	b	4960c <npth_sleep@plt+0x33f1c>
   496bc:	mov	r2, #11
   496c0:	ldr	r1, [pc, #1408]	; 49c48 <npth_sleep@plt+0x34558>
   496c4:	ldr	r0, [sp, #36]	; 0x24
   496c8:	bl	149ac <gcry_md_write@plt>
   496cc:	mov	r9, r6
   496d0:	ldr	r4, [pc, #1396]	; 49c4c <npth_sleep@plt+0x3455c>
   496d4:	b	4972c <npth_sleep@plt+0x3403c>
   496d8:	add	r2, sp, #44	; 0x2c
   496dc:	mov	r1, #1
   496e0:	bl	14b20 <gcry_sexp_nth_data@plt>
   496e4:	subs	r8, r0, #0
   496e8:	beq	497b0 <npth_sleep@plt+0x340c0>
   496ec:	ldr	r3, [sp, #44]	; 0x2c
   496f0:	mov	r2, #4
   496f4:	sub	r3, r3, #1
   496f8:	rev	ip, r3
   496fc:	add	r1, sp, #88	; 0x58
   49700:	ldr	r0, [sp, #36]	; 0x24
   49704:	str	r3, [sp, #44]	; 0x2c
   49708:	str	ip, [sp, #88]	; 0x58
   4970c:	bl	149ac <gcry_md_write@plt>
   49710:	add	r1, r8, #1
   49714:	ldr	r2, [sp, #44]	; 0x2c
   49718:	ldr	r0, [sp, #36]	; 0x24
   4971c:	bl	149ac <gcry_md_write@plt>
   49720:	ldrb	r8, [r4, #1]!
   49724:	cmp	r8, #0
   49728:	beq	49960 <npth_sleep@plt+0x34270>
   4972c:	mov	r2, #1
   49730:	mov	r1, r4
   49734:	mov	r0, r7
   49738:	bl	14ca0 <gcry_sexp_find_token@plt>
   4973c:	subs	r5, r0, #0
   49740:	beq	497b0 <npth_sleep@plt+0x340c0>
   49744:	cmp	r9, #0
   49748:	bne	496d8 <npth_sleep@plt+0x33fe8>
   4974c:	mov	r2, #5
   49750:	mov	r1, #1
   49754:	bl	14dfc <gcry_sexp_nth_mpi@plt>
   49758:	mov	r8, r0
   4975c:	mov	r0, r5
   49760:	bl	148d4 <gcry_sexp_release@plt>
   49764:	cmp	r8, #0
   49768:	beq	49b60 <npth_sleep@plt+0x34470>
   4976c:	mov	r3, r8
   49770:	add	r2, sp, #44	; 0x2c
   49774:	add	r1, sp, #40	; 0x28
   49778:	mov	r0, #3
   4977c:	bl	152b8 <gcry_mpi_aprint@plt>
   49780:	mov	r5, r0
   49784:	mov	r0, r8
   49788:	bl	1515c <gcry_mpi_release@plt>
   4978c:	cmp	r5, #0
   49790:	bne	49648 <npth_sleep@plt+0x33f58>
   49794:	add	r0, sp, #36	; 0x24
   49798:	mov	r5, r9
   4979c:	ldm	r0, {r0, r1, r2}
   497a0:	bl	149ac <gcry_md_write@plt>
   497a4:	ldr	r0, [sp, #40]	; 0x28
   497a8:	bl	149dc <gcry_free@plt>
   497ac:	b	49720 <npth_sleep@plt+0x34030>
   497b0:	ldr	r3, [pc, #1152]	; 49c38 <npth_sleep@plt+0x34548>
   497b4:	ldr	r6, [r3]
   497b8:	lsl	r6, r6, #24
   497bc:	and	r6, r6, #2130706432	; 0x7f000000
   497c0:	orr	r6, r6, #83	; 0x53
   497c4:	b	4960c <npth_sleep@plt+0x33f1c>
   497c8:	mov	r2, r6
   497cc:	ldr	r1, [pc, #1148]	; 49c50 <npth_sleep@plt+0x34560>
   497d0:	mov	r0, r7
   497d4:	bl	14ca0 <gcry_sexp_find_token@plt>
   497d8:	subs	r4, r0, #0
   497dc:	beq	49858 <npth_sleep@plt+0x34168>
   497e0:	bl	15570 <gcry_sexp_length@plt>
   497e4:	sub	r8, r0, #1
   497e8:	cmp	r8, #0
   497ec:	ble	49858 <npth_sleep@plt+0x34168>
   497f0:	ldr	r5, [pc, #1116]	; 49c54 <npth_sleep@plt+0x34564>
   497f4:	b	49800 <npth_sleep@plt+0x34110>
   497f8:	subs	r8, r8, #1
   497fc:	beq	49858 <npth_sleep@plt+0x34168>
   49800:	add	r2, sp, #44	; 0x2c
   49804:	mov	r1, r8
   49808:	mov	r0, r4
   4980c:	bl	14b20 <gcry_sexp_nth_data@plt>
   49810:	cmp	r0, #0
   49814:	beq	497f8 <npth_sleep@plt+0x34108>
   49818:	ldr	r2, [sp, #44]	; 0x2c
   4981c:	cmp	r2, #5
   49820:	bne	497f8 <npth_sleep@plt+0x34108>
   49824:	mov	r1, r5
   49828:	bl	149e8 <memcmp@plt>
   4982c:	cmp	r0, #0
   49830:	bne	497f8 <npth_sleep@plt+0x34108>
   49834:	mov	r0, r4
   49838:	bl	148d4 <gcry_sexp_release@plt>
   4983c:	mov	r2, #15
   49840:	ldr	r1, [pc, #1040]	; 49c58 <npth_sleep@plt+0x34568>
   49844:	ldr	r0, [sp, #36]	; 0x24
   49848:	bl	149ac <gcry_md_write@plt>
   4984c:	mov	r9, #1
   49850:	ldr	r4, [pc, #1028]	; 49c5c <npth_sleep@plt+0x3456c>
   49854:	b	4972c <npth_sleep@plt+0x3403c>
   49858:	mov	r0, r4
   4985c:	bl	148d4 <gcry_sexp_release@plt>
   49860:	mov	r2, #20
   49864:	ldr	r1, [pc, #1012]	; 49c60 <npth_sleep@plt+0x34570>
   49868:	ldr	r0, [sp, #36]	; 0x24
   4986c:	bl	149ac <gcry_md_write@plt>
   49870:	mov	r2, #0
   49874:	ldr	r1, [pc, #1000]	; 49c64 <npth_sleep@plt+0x34574>
   49878:	mov	r0, r7
   4987c:	bl	14ca0 <gcry_sexp_find_token@plt>
   49880:	subs	r4, r0, #0
   49884:	beq	49b44 <npth_sleep@plt+0x34454>
   49888:	mov	r0, fp
   4988c:	bl	149dc <gcry_free@plt>
   49890:	mov	r1, #1
   49894:	mov	r0, r4
   49898:	bl	151bc <gcry_sexp_nth_string@plt>
   4989c:	mov	fp, r0
   498a0:	mov	r0, r4
   498a4:	bl	148d4 <gcry_sexp_release@plt>
   498a8:	cmp	fp, #0
   498ac:	beq	49b44 <npth_sleep@plt+0x34454>
   498b0:	ldr	r1, [pc, #944]	; 49c68 <npth_sleep@plt+0x34578>
   498b4:	mov	r0, fp
   498b8:	bl	14760 <strcmp@plt>
   498bc:	cmp	r0, #0
   498c0:	beq	49b9c <npth_sleep@plt+0x344ac>
   498c4:	ldr	r1, [pc, #928]	; 49c6c <npth_sleep@plt+0x3457c>
   498c8:	mov	r0, fp
   498cc:	bl	14760 <strcmp@plt>
   498d0:	cmp	r0, #0
   498d4:	beq	49b9c <npth_sleep@plt+0x344ac>
   498d8:	ldr	r1, [pc, #912]	; 49c70 <npth_sleep@plt+0x34580>
   498dc:	mov	r0, fp
   498e0:	bl	14760 <strcmp@plt>
   498e4:	cmp	r0, #0
   498e8:	beq	49c08 <npth_sleep@plt+0x34518>
   498ec:	ldr	r1, [pc, #896]	; 49c74 <npth_sleep@plt+0x34584>
   498f0:	mov	r0, fp
   498f4:	bl	14760 <strcmp@plt>
   498f8:	cmp	r0, #0
   498fc:	beq	49c08 <npth_sleep@plt+0x34518>
   49900:	ldr	r1, [pc, #880]	; 49c78 <npth_sleep@plt+0x34588>
   49904:	mov	r0, fp
   49908:	bl	14760 <strcmp@plt>
   4990c:	cmp	r0, #0
   49910:	beq	49928 <npth_sleep@plt+0x34238>
   49914:	ldr	r1, [pc, #864]	; 49c7c <npth_sleep@plt+0x3458c>
   49918:	mov	r0, fp
   4991c:	bl	14760 <strcmp@plt>
   49920:	cmp	r0, #0
   49924:	bne	49b44 <npth_sleep@plt+0x34454>
   49928:	mov	r2, #15
   4992c:	ldr	r1, [pc, #844]	; 49c80 <npth_sleep@plt+0x34590>
   49930:	ldr	r0, [sp, #36]	; 0x24
   49934:	bl	149ac <gcry_md_write@plt>
   49938:	mov	r9, #0
   4993c:	ldr	r4, [pc, #792]	; 49c5c <npth_sleep@plt+0x3456c>
   49940:	b	4972c <npth_sleep@plt+0x3403c>
   49944:	mov	r2, #11
   49948:	ldr	r1, [pc, #820]	; 49c84 <npth_sleep@plt+0x34594>
   4994c:	ldr	r0, [sp, #36]	; 0x24
   49950:	bl	149ac <gcry_md_write@plt>
   49954:	mov	r9, r6
   49958:	ldr	r4, [pc, #808]	; 49c88 <npth_sleep@plt+0x34598>
   4995c:	b	4972c <npth_sleep@plt+0x3403c>
   49960:	ldr	r3, [sp, #136]	; 0x88
   49964:	ldr	r0, [sp, #16]
   49968:	cmp	r3, #0
   4996c:	beq	49afc <npth_sleep@plt+0x3440c>
   49970:	bl	15024 <gcry_md_algo_name@plt>
   49974:	mov	r9, r0
   49978:	bl	14f58 <strlen@plt>
   4997c:	mov	r4, r0
   49980:	ldr	r0, [sp, #16]
   49984:	bl	14754 <gcry_md_get_algo_dlen@plt>
   49988:	add	r4, r4, #2
   4998c:	add	r0, r0, r0, lsl #1
   49990:	add	r0, r0, r4
   49994:	bl	146d0 <gcry_malloc@plt>
   49998:	ldr	r3, [sp, #20]
   4999c:	cmp	r0, #0
   499a0:	mov	r4, r0
   499a4:	str	r0, [r3]
   499a8:	beq	49b78 <npth_sleep@plt+0x34488>
   499ac:	mov	r0, r9
   499b0:	bl	14f58 <strlen@plt>
   499b4:	mov	r1, r9
   499b8:	mov	r2, r0
   499bc:	mov	r0, r4
   499c0:	bl	1491c <memcpy@plt>
   499c4:	mov	r0, r9
   499c8:	bl	14f58 <strlen@plt>
   499cc:	ldr	r3, [sp, #16]
   499d0:	cmp	r3, #1
   499d4:	mov	r3, #58	; 0x3a
   499d8:	add	r9, r4, r0
   499dc:	strb	r3, [r4, r0]
   499e0:	add	r4, r9, #1
   499e4:	beq	49bb8 <npth_sleep@plt+0x344c8>
   499e8:	ldr	r0, [sp, #16]
   499ec:	bl	14754 <gcry_md_get_algo_dlen@plt>
   499f0:	ldr	r1, [pc, #660]	; 49c8c <npth_sleep@plt+0x3459c>
   499f4:	ldr	r2, [pc, #660]	; 49c90 <npth_sleep@plt+0x345a0>
   499f8:	ldr	r3, [pc, #660]	; 49c94 <npth_sleep@plt+0x345a4>
   499fc:	str	r1, [sp, #8]
   49a00:	str	r2, [sp, #4]
   49a04:	str	r3, [sp]
   49a08:	mov	r2, r8
   49a0c:	mov	r3, r8
   49a10:	add	r0, r0, r0, lsl #1
   49a14:	add	r1, r0, #1
   49a18:	mov	r0, r4
   49a1c:	bl	156c0 <gpgrt_mopen@plt>
   49a20:	subs	r8, r0, #0
   49a24:	beq	49b78 <npth_sleep@plt+0x34488>
   49a28:	add	r0, sp, #48	; 0x30
   49a2c:	ldr	r2, [pc, #612]	; 49c98 <npth_sleep@plt+0x345a8>
   49a30:	mov	r1, r8
   49a34:	bl	4e234 <npth_sleep@plt+0x38b44>
   49a38:	subs	r3, r0, #0
   49a3c:	bne	49bf0 <npth_sleep@plt+0x34500>
   49a40:	ldr	r1, [sp, #16]
   49a44:	ldr	r0, [sp, #36]	; 0x24
   49a48:	bl	14874 <gcry_md_read@plt>
   49a4c:	str	r0, [sp, #28]
   49a50:	ldr	r0, [sp, #16]
   49a54:	bl	14754 <gcry_md_get_algo_dlen@plt>
   49a58:	ldr	r1, [sp, #28]
   49a5c:	mov	r2, r0
   49a60:	add	r0, sp, #48	; 0x30
   49a64:	bl	4e244 <npth_sleep@plt+0x38b54>
   49a68:	subs	r3, r0, #0
   49a6c:	bne	49bf0 <npth_sleep@plt+0x34500>
   49a70:	add	r0, sp, #48	; 0x30
   49a74:	bl	4e594 <npth_sleep@plt+0x38ea4>
   49a78:	str	r0, [sp, #16]
   49a7c:	mov	r0, r8
   49a80:	bl	15600 <gpgrt_ftell@plt>
   49a84:	str	r0, [sp, #28]
   49a88:	mov	r0, r8
   49a8c:	bl	14cd0 <gpgrt_fclose@plt>
   49a90:	ldr	r2, [sp, #16]
   49a94:	cmp	r2, #0
   49a98:	movne	r6, r2
   49a9c:	bne	4960c <npth_sleep@plt+0x33f1c>
   49aa0:	ldr	r1, [sp, #28]
   49aa4:	add	r3, r9, r1
   49aa8:	cmp	r4, r3
   49aac:	strb	r2, [r4, r1]
   49ab0:	bcs	49ae0 <npth_sleep@plt+0x343f0>
   49ab4:	ldrb	r2, [r9, r1]
   49ab8:	cmp	r2, #61	; 0x3d
   49abc:	bne	49ae0 <npth_sleep@plt+0x343f0>
   49ac0:	mov	r1, #0
   49ac4:	b	49ad4 <npth_sleep@plt+0x343e4>
   49ac8:	ldrb	r2, [r3]
   49acc:	cmp	r2, #61	; 0x3d
   49ad0:	bne	49ae0 <npth_sleep@plt+0x343f0>
   49ad4:	strb	r1, [r3], #-1
   49ad8:	cmp	r4, r3
   49adc:	bne	49ac8 <npth_sleep@plt+0x343d8>
   49ae0:	ldr	r3, [sp, #20]
   49ae4:	ldr	r0, [r3]
   49ae8:	bl	14f58 <strlen@plt>
   49aec:	ldr	r3, [sp, #24]
   49af0:	add	r0, r0, #1
   49af4:	str	r0, [r3]
   49af8:	b	4960c <npth_sleep@plt+0x33f1c>
   49afc:	bl	14754 <gcry_md_get_algo_dlen@plt>
   49b00:	ldr	r3, [sp, #24]
   49b04:	str	r0, [r3]
   49b08:	bl	146d0 <gcry_malloc@plt>
   49b0c:	ldr	r3, [sp, #20]
   49b10:	cmp	r0, #0
   49b14:	mov	r4, r0
   49b18:	str	r0, [r3]
   49b1c:	beq	49b78 <npth_sleep@plt+0x34488>
   49b20:	ldr	r1, [sp, #16]
   49b24:	ldr	r0, [sp, #36]	; 0x24
   49b28:	bl	14874 <gcry_md_read@plt>
   49b2c:	ldr	r3, [sp, #24]
   49b30:	ldr	r2, [r3]
   49b34:	mov	r1, r0
   49b38:	mov	r0, r4
   49b3c:	bl	1491c <memcpy@plt>
   49b40:	b	4960c <npth_sleep@plt+0x33f1c>
   49b44:	ldr	r3, [pc, #236]	; 49c38 <npth_sleep@plt+0x34548>
   49b48:	mov	r5, #0
   49b4c:	ldr	r6, [r3]
   49b50:	lsl	r6, r6, #24
   49b54:	and	r6, r6, #2130706432	; 0x7f000000
   49b58:	orr	r6, r6, #188	; 0xbc
   49b5c:	b	4960c <npth_sleep@plt+0x33f1c>
   49b60:	ldr	r3, [pc, #208]	; 49c38 <npth_sleep@plt+0x34548>
   49b64:	ldr	r6, [r3]
   49b68:	lsl	r6, r6, #24
   49b6c:	and	r6, r6, #2130706432	; 0x7f000000
   49b70:	orr	r6, r6, #83	; 0x53
   49b74:	b	4964c <npth_sleep@plt+0x33f5c>
   49b78:	ldr	r3, [pc, #184]	; 49c38 <npth_sleep@plt+0x34548>
   49b7c:	ldr	r4, [r3]
   49b80:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   49b84:	subs	r6, r0, #0
   49b88:	lslne	r3, r4, #24
   49b8c:	andne	r3, r3, #2130706432	; 0x7f000000
   49b90:	uxthne	r6, r6
   49b94:	orrne	r6, r3, r6
   49b98:	b	4960c <npth_sleep@plt+0x33f1c>
   49b9c:	mov	r2, #15
   49ba0:	ldr	r1, [pc, #244]	; 49c9c <npth_sleep@plt+0x345ac>
   49ba4:	ldr	r0, [sp, #36]	; 0x24
   49ba8:	bl	149ac <gcry_md_write@plt>
   49bac:	mov	r9, #0
   49bb0:	ldr	r4, [pc, #164]	; 49c5c <npth_sleep@plt+0x3456c>
   49bb4:	b	4972c <npth_sleep@plt+0x3403c>
   49bb8:	ldr	r9, [sp, #16]
   49bbc:	ldr	r0, [sp, #36]	; 0x24
   49bc0:	mov	r1, r9
   49bc4:	bl	14874 <gcry_md_read@plt>
   49bc8:	mov	r8, r0
   49bcc:	mov	r0, r9
   49bd0:	bl	14754 <gcry_md_get_algo_dlen@plt>
   49bd4:	mov	r2, r4
   49bd8:	mov	r1, r0
   49bdc:	mov	r0, r8
   49be0:	bl	427e8 <npth_sleep@plt+0x2d0f8>
   49be4:	mov	r0, r4
   49be8:	bl	384bc <npth_sleep@plt+0x22dcc>
   49bec:	b	49ae0 <npth_sleep@plt+0x343f0>
   49bf0:	mov	r0, r8
   49bf4:	str	r3, [sp, #16]
   49bf8:	bl	14cd0 <gpgrt_fclose@plt>
   49bfc:	ldr	r3, [sp, #16]
   49c00:	mov	r6, r3
   49c04:	b	4960c <npth_sleep@plt+0x33f1c>
   49c08:	mov	r2, #15
   49c0c:	ldr	r1, [pc, #140]	; 49ca0 <npth_sleep@plt+0x345b0>
   49c10:	ldr	r0, [sp, #36]	; 0x24
   49c14:	bl	149ac <gcry_md_write@plt>
   49c18:	mov	r9, #0
   49c1c:	ldr	r4, [pc, #56]	; 49c5c <npth_sleep@plt+0x3456c>
   49c20:	b	4972c <npth_sleep@plt+0x3403c>
   49c24:	bl	14a60 <__stack_chk_fail@plt>
   49c28:	mov	r4, r7
   49c2c:	b	49578 <npth_sleep@plt+0x33e88>
   49c30:	andeq	ip, r6, r8, lsr r8
   49c34:			; <UNDEFINED> instruction: 0x000554b8
   49c38:			; <UNDEFINED> instruction: 0x0006d7bc
   49c3c:	andeq	r4, r5, r8, lsl #7
   49c40:	andeq	r5, r5, r0, lsl #10
   49c44:	ldrdeq	r7, [r5], -r8
   49c48:	andeq	fp, r5, r0, lsl #10
   49c4c:	andeq	r0, r5, r0, lsr #20
   49c50:	andeq	r6, r5, ip, ror r8
   49c54:	andeq	r6, r5, r4, lsl #17
   49c58:	andeq	fp, r5, r8, asr #10
   49c5c:	andeq	r5, r5, r0, lsl #20
   49c60:	andeq	fp, r5, r8, asr r5
   49c64:	andeq	r5, r5, r8, lsl r5
   49c68:	andeq	r5, r5, ip, lsr #7
   49c6c:	andeq	r5, r5, r8, lsl #8
   49c70:			; <UNDEFINED> instruction: 0x000553b8
   49c74:	andeq	r5, r5, r4, lsl r4
   49c78:	andeq	r5, r5, r4, asr #7
   49c7c:	andeq	r5, r5, r0, lsr #8
   49c80:	andeq	fp, r5, r8, lsr r5
   49c84:	andeq	fp, r5, ip, lsl #10
   49c88:	andeq	r5, r5, r0, lsr sl
   49c8c:	andeq	r5, r5, r4, lsl #16
   49c90:	andeq	r9, r4, r8, lsr #10
   49c94:	andeq	r9, r4, r4, lsr #10
   49c98:	andeq	r5, r5, r8, asr r2
   49c9c:	andeq	fp, r5, r8, lsl r5
   49ca0:	andeq	fp, r5, r8, lsr #10
   49ca4:	push	{lr}		; (str lr, [sp, #-4]!)
   49ca8:	sub	sp, sp, #12
   49cac:	mov	ip, #0
   49cb0:	str	ip, [sp]
   49cb4:	bl	4952c <npth_sleep@plt+0x33e3c>
   49cb8:	add	sp, sp, #12
   49cbc:	pop	{pc}		; (ldr pc, [sp], #4)
   49cc0:	push	{r4, r5, lr}
   49cc4:	sub	sp, sp, #28
   49cc8:	ldr	r4, [pc, #64]	; 49d10 <npth_sleep@plt+0x34620>
   49ccc:	mov	r3, #1
   49cd0:	mov	r5, r2
   49cd4:	ldr	ip, [r4]
   49cd8:	str	r3, [sp]
   49cdc:	add	r2, sp, #16
   49ce0:	add	r3, sp, #12
   49ce4:	str	ip, [sp, #20]
   49ce8:	bl	4952c <npth_sleep@plt+0x33e3c>
   49cec:	ldr	r3, [sp, #16]
   49cf0:	ldr	r2, [sp, #20]
   49cf4:	str	r3, [r5]
   49cf8:	ldr	r3, [r4]
   49cfc:	cmp	r2, r3
   49d00:	bne	49d0c <npth_sleep@plt+0x3461c>
   49d04:	add	sp, sp, #28
   49d08:	pop	{r4, r5, pc}
   49d0c:	bl	14a60 <__stack_chk_fail@plt>
   49d10:	andeq	ip, r6, r8, lsr r8
   49d14:	push	{r4, lr}
   49d18:	mov	r4, r0
   49d1c:	ldr	r1, [pc, #112]	; 49d94 <npth_sleep@plt+0x346a4>
   49d20:	bl	14760 <strcmp@plt>
   49d24:	cmp	r0, #0
   49d28:	popeq	{r4, pc}
   49d2c:	ldr	r1, [pc, #100]	; 49d98 <npth_sleep@plt+0x346a8>
   49d30:	mov	r0, r4
   49d34:	bl	14760 <strcmp@plt>
   49d38:	cmp	r0, #0
   49d3c:	popeq	{r4, pc}
   49d40:	ldr	r1, [pc, #84]	; 49d9c <npth_sleep@plt+0x346ac>
   49d44:	mov	r0, r4
   49d48:	bl	14760 <strcmp@plt>
   49d4c:	cmp	r0, #0
   49d50:	beq	49d84 <npth_sleep@plt+0x34694>
   49d54:	ldr	r1, [pc, #68]	; 49da0 <npth_sleep@plt+0x346b0>
   49d58:	mov	r0, r4
   49d5c:	bl	14760 <strcmp@plt>
   49d60:	cmp	r0, #0
   49d64:	beq	49d8c <npth_sleep@plt+0x3469c>
   49d68:	mov	r0, r4
   49d6c:	ldr	r1, [pc, #48]	; 49da4 <npth_sleep@plt+0x346b4>
   49d70:	bl	14760 <strcmp@plt>
   49d74:	cmp	r0, #0
   49d78:	moveq	r0, #3
   49d7c:	mvnne	r0, #0
   49d80:	pop	{r4, pc}
   49d84:	mov	r0, #1
   49d88:	pop	{r4, pc}
   49d8c:	mov	r0, #2
   49d90:	pop	{r4, pc}
   49d94:	andeq	fp, r5, ip, lsl #11
   49d98:	andeq	r7, r5, ip, ror ip
   49d9c:	andeq	r6, r5, ip, asr #7
   49da0:	muleq	r5, r0, r5
   49da4:	muleq	r5, r8, r5
   49da8:	cmp	r0, #3
   49dac:	ldrls	r3, [pc, #8]	; 49dbc <npth_sleep@plt+0x346cc>
   49db0:	ldrls	r0, [r3, r0, lsl #2]
   49db4:	ldrhi	r0, [pc, #4]	; 49dc0 <npth_sleep@plt+0x346d0>
   49db8:	bx	lr
   49dbc:	andeq	fp, r5, r0, ror r5
   49dc0:	andeq	r6, r5, ip, lsr r0
   49dc4:	push	{r4, lr}
   49dc8:	mov	r4, r0
   49dcc:	ldr	r1, [pc, #84]	; 49e28 <npth_sleep@plt+0x34738>
   49dd0:	bl	14760 <strcmp@plt>
   49dd4:	cmp	r0, #0
   49dd8:	popeq	{r4, pc}
   49ddc:	ldr	r1, [pc, #72]	; 49e2c <npth_sleep@plt+0x3473c>
   49de0:	mov	r0, r4
   49de4:	bl	14760 <strcmp@plt>
   49de8:	cmp	r0, #0
   49dec:	popeq	{r4, pc}
   49df0:	ldr	r1, [pc, #56]	; 49e30 <npth_sleep@plt+0x34740>
   49df4:	mov	r0, r4
   49df8:	bl	14760 <strcmp@plt>
   49dfc:	cmp	r0, #0
   49e00:	bne	49e0c <npth_sleep@plt+0x3471c>
   49e04:	mov	r0, #1
   49e08:	pop	{r4, pc}
   49e0c:	mov	r0, r4
   49e10:	ldr	r1, [pc, #28]	; 49e34 <npth_sleep@plt+0x34744>
   49e14:	bl	14760 <strcmp@plt>
   49e18:	cmp	r0, #0
   49e1c:	moveq	r0, #2
   49e20:	mvnne	r0, #0
   49e24:	pop	{r4, pc}
   49e28:	andeq	pc, r4, r8, ror #2
   49e2c:	andeq	fp, r5, r4, lsr #11
   49e30:	andeq	fp, r5, ip, lsr #11
   49e34:			; <UNDEFINED> instruction: 0x000503b8
   49e38:	cmp	r0, #2
   49e3c:	ldrls	r3, [pc, #12]	; 49e50 <npth_sleep@plt+0x34760>
   49e40:	addls	r0, r3, r0, lsl #2
   49e44:	ldrls	r0, [r0, #16]
   49e48:	ldrhi	r0, [pc, #4]	; 49e54 <npth_sleep@plt+0x34764>
   49e4c:	bx	lr
   49e50:	andeq	fp, r5, r0, ror r5
   49e54:	andeq	r6, r5, ip, lsr r0
   49e58:	ldr	r3, [pc, #976]	; 4a230 <npth_sleep@plt+0x34b40>
   49e5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49e60:	sub	sp, sp, #292	; 0x124
   49e64:	ldr	r3, [r3]
   49e68:	mov	r6, #0
   49e6c:	str	r0, [sp, #4]
   49e70:	mov	r9, r1
   49e74:	mov	r0, r1
   49e78:	ldr	r1, [pc, #948]	; 4a234 <npth_sleep@plt+0x34b44>
   49e7c:	str	r3, [sp, #284]	; 0x11c
   49e80:	str	r6, [sp, #16]
   49e84:	str	r6, [sp, #12]
   49e88:	str	r6, [sp, #20]
   49e8c:	str	r6, [sp, #24]
   49e90:	bl	15480 <fopen64@plt>
   49e94:	subs	r4, r0, #0
   49e98:	beq	4a1c4 <npth_sleep@plt+0x34ad4>
   49e9c:	ldr	sl, [pc, #916]	; 4a238 <npth_sleep@plt+0x34b48>
   49ea0:	ldr	fp, [pc, #916]	; 4a23c <npth_sleep@plt+0x34b4c>
   49ea4:	mov	r5, r6
   49ea8:	mov	r7, r6
   49eac:	mov	r2, r4
   49eb0:	mov	r1, #255	; 0xff
   49eb4:	add	r0, sp, #28
   49eb8:	bl	1488c <fgets@plt>
   49ebc:	cmp	r0, #0
   49ec0:	beq	4a0cc <npth_sleep@plt+0x349dc>
   49ec4:	ldrb	r3, [sp, #28]
   49ec8:	add	r5, r5, #1
   49ecc:	cmp	r3, #0
   49ed0:	beq	49f44 <npth_sleep@plt+0x34854>
   49ed4:	add	r0, sp, #28
   49ed8:	bl	14f58 <strlen@plt>
   49edc:	add	r3, sp, #288	; 0x120
   49ee0:	sub	r0, r0, #1
   49ee4:	add	r0, r3, r0
   49ee8:	ldrb	r3, [r0, #-260]	; 0xfffffefc
   49eec:	cmp	r3, #10
   49ef0:	moveq	r3, #0
   49ef4:	strbeq	r3, [r0, #-260]	; 0xfffffefc
   49ef8:	bne	49f44 <npth_sleep@plt+0x34854>
   49efc:	cmp	r6, #0
   49f00:	ldrb	r1, [sp, #28]
   49f04:	beq	49fa8 <npth_sleep@plt+0x348b8>
   49f08:	cmp	r1, #35	; 0x23
   49f0c:	beq	4a054 <npth_sleep@plt+0x34964>
   49f10:	cmp	r1, #46	; 0x2e
   49f14:	addne	r1, sp, #28
   49f18:	beq	4a070 <npth_sleep@plt+0x34980>
   49f1c:	ldr	r3, [sp, #20]
   49f20:	cmp	r3, #0
   49f24:	beq	4a05c <npth_sleep@plt+0x3496c>
   49f28:	add	r0, sp, #12
   49f2c:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   49f30:	mov	r2, #1
   49f34:	mov	r1, fp
   49f38:	add	r0, sp, #12
   49f3c:	bl	43cec <npth_sleep@plt+0x2e5fc>
   49f40:	b	49eac <npth_sleep@plt+0x347bc>
   49f44:	mov	r0, r4
   49f48:	bl	1563c <getc@plt>
   49f4c:	cmp	r0, #10
   49f50:	cmnne	r0, #1
   49f54:	movne	r0, #1
   49f58:	moveq	r0, #0
   49f5c:	bne	49f44 <npth_sleep@plt+0x34854>
   49f60:	ldrb	r3, [sp, #28]
   49f64:	mov	r2, #5
   49f68:	mov	r1, sl
   49f6c:	cmp	r3, #0
   49f70:	movne	r7, #97	; 0x61
   49f74:	moveq	r7, #75	; 0x4b
   49f78:	bl	14a3c <dcgettext@plt>
   49f7c:	mov	r8, r0
   49f80:	mov	r0, r7
   49f84:	bl	15408 <gpg_strerror@plt>
   49f88:	mov	r1, r9
   49f8c:	mov	r2, r5
   49f90:	mov	r3, r0
   49f94:	mov	r0, r8
   49f98:	bl	3d484 <npth_sleep@plt+0x27d94>
   49f9c:	cmp	r6, #0
   49fa0:	ldrb	r1, [sp, #28]
   49fa4:	bne	49f08 <npth_sleep@plt+0x34818>
   49fa8:	cmp	r1, #32
   49fac:	cmpne	r1, #9
   49fb0:	addeq	r2, sp, #28
   49fb4:	bne	4a0c4 <npth_sleep@plt+0x349d4>
   49fb8:	ldrb	r3, [r2, #1]!
   49fbc:	cmp	r3, #9
   49fc0:	cmpne	r3, #32
   49fc4:	beq	49fb8 <npth_sleep@plt+0x348c8>
   49fc8:	cmp	r3, #35	; 0x23
   49fcc:	cmpne	r3, #0
   49fd0:	beq	4a024 <npth_sleep@plt+0x34934>
   49fd4:	cmp	r1, #46	; 0x2e
   49fd8:	bne	49fec <npth_sleep@plt+0x348fc>
   49fdc:	ldrb	r3, [sp, #29]
   49fe0:	cmp	r3, #9
   49fe4:	cmpne	r3, #32
   49fe8:	bne	4a02c <npth_sleep@plt+0x3493c>
   49fec:	mov	r2, #5
   49ff0:	mov	r1, sl
   49ff4:	mov	r0, #0
   49ff8:	bl	14a3c <dcgettext@plt>
   49ffc:	mov	r2, #5
   4a000:	ldr	r1, [pc, #568]	; 4a240 <npth_sleep@plt+0x34b50>
   4a004:	mov	r6, r0
   4a008:	mov	r0, #0
   4a00c:	bl	14a3c <dcgettext@plt>
   4a010:	mov	r2, r5
   4a014:	mov	r1, r9
   4a018:	mov	r3, r0
   4a01c:	mov	r0, r6
   4a020:	bl	3d420 <npth_sleep@plt+0x27d30>
   4a024:	mov	r6, #0
   4a028:	b	49eac <npth_sleep@plt+0x347bc>
   4a02c:	add	r0, sp, #28
   4a030:	bl	37db4 <npth_sleep@plt+0x226c4>
   4a034:	ldr	r1, [sp, #4]
   4a038:	add	r0, sp, #29
   4a03c:	bl	14760 <strcmp@plt>
   4a040:	cmp	r0, #0
   4a044:	bne	4a054 <npth_sleep@plt+0x34964>
   4a048:	mov	r1, #1024	; 0x400
   4a04c:	add	r0, sp, #12
   4a050:	bl	43c3c <npth_sleep@plt+0x2e54c>
   4a054:	mov	r6, #1
   4a058:	b	49eac <npth_sleep@plt+0x347bc>
   4a05c:	ldr	r3, [sp, #24]
   4a060:	cmp	r3, #0
   4a064:	bne	49f28 <npth_sleep@plt+0x34838>
   4a068:	mov	r6, #1
   4a06c:	b	49eac <npth_sleep@plt+0x347bc>
   4a070:	ldrb	r3, [sp, #29]
   4a074:	cmp	r3, #9
   4a078:	cmpne	r3, #32
   4a07c:	addeq	r1, sp, #30
   4a080:	beq	49f1c <npth_sleep@plt+0x3482c>
   4a084:	add	r0, sp, #28
   4a088:	bl	37db4 <npth_sleep@plt+0x226c4>
   4a08c:	ldr	r3, [sp, #20]
   4a090:	cmp	r3, #0
   4a094:	bne	4a0cc <npth_sleep@plt+0x349dc>
   4a098:	ldr	r3, [sp, #24]
   4a09c:	cmp	r3, #0
   4a0a0:	bne	4a0cc <npth_sleep@plt+0x349dc>
   4a0a4:	ldrb	r3, [sp, #29]
   4a0a8:	cmp	r3, #0
   4a0ac:	ldrbne	r1, [sp, #28]
   4a0b0:	beq	4a024 <npth_sleep@plt+0x34934>
   4a0b4:	cmp	r1, #32
   4a0b8:	cmpne	r1, #9
   4a0bc:	addeq	r2, sp, #28
   4a0c0:	beq	49fb8 <npth_sleep@plt+0x348c8>
   4a0c4:	mov	r3, r1
   4a0c8:	b	49fc8 <npth_sleep@plt+0x348d8>
   4a0cc:	cmp	r7, #0
   4a0d0:	mov	r0, r4
   4a0d4:	beq	4a180 <npth_sleep@plt+0x34a90>
   4a0d8:	bl	1521c <fclose@plt>
   4a0dc:	ldr	r3, [sp, #20]
   4a0e0:	cmp	r3, #0
   4a0e4:	bne	4a16c <npth_sleep@plt+0x34a7c>
   4a0e8:	ldr	r3, [sp, #24]
   4a0ec:	cmp	r3, #0
   4a0f0:	bne	4a16c <npth_sleep@plt+0x34a7c>
   4a0f4:	mov	r4, #0
   4a0f8:	ldr	r3, [pc, #304]	; 4a230 <npth_sleep@plt+0x34b40>
   4a0fc:	ldr	r2, [sp, #284]	; 0x11c
   4a100:	mov	r0, r4
   4a104:	ldr	r3, [r3]
   4a108:	cmp	r2, r3
   4a10c:	bne	4a22c <npth_sleep@plt+0x34b3c>
   4a110:	add	sp, sp, #292	; 0x124
   4a114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a118:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4a11c:	mov	r2, #5
   4a120:	ldr	r1, [pc, #284]	; 4a244 <npth_sleep@plt+0x34b54>
   4a124:	uxth	r6, r0
   4a128:	mov	r0, r7
   4a12c:	bl	14a3c <dcgettext@plt>
   4a130:	mov	r7, r0
   4a134:	mov	r0, r6
   4a138:	bl	15408 <gpg_strerror@plt>
   4a13c:	mov	r2, r5
   4a140:	mov	r1, r9
   4a144:	mov	r3, r0
   4a148:	mov	r0, r7
   4a14c:	bl	3d484 <npth_sleep@plt+0x27d94>
   4a150:	mov	r0, r4
   4a154:	bl	1521c <fclose@plt>
   4a158:	ldr	r3, [sp, #20]
   4a15c:	cmp	r3, #0
   4a160:	beq	4a20c <npth_sleep@plt+0x34b1c>
   4a164:	cmp	r6, #0
   4a168:	beq	4a1a0 <npth_sleep@plt+0x34ab0>
   4a16c:	mov	r1, #0
   4a170:	add	r0, sp, #12
   4a174:	bl	43e7c <npth_sleep@plt+0x2e78c>
   4a178:	bl	149dc <gcry_free@plt>
   4a17c:	b	4a0f4 <npth_sleep@plt+0x34a04>
   4a180:	bl	148bc <ferror@plt>
   4a184:	cmp	r0, #0
   4a188:	bne	4a118 <npth_sleep@plt+0x34a28>
   4a18c:	mov	r0, r4
   4a190:	bl	1521c <fclose@plt>
   4a194:	ldr	r3, [sp, #20]
   4a198:	cmp	r3, #0
   4a19c:	beq	4a21c <npth_sleep@plt+0x34b2c>
   4a1a0:	mov	r2, #1
   4a1a4:	ldr	r1, [pc, #156]	; 4a248 <npth_sleep@plt+0x34b58>
   4a1a8:	add	r0, sp, #12
   4a1ac:	bl	43cec <npth_sleep@plt+0x2e5fc>
   4a1b0:	add	r0, sp, #12
   4a1b4:	mov	r1, #0
   4a1b8:	bl	43e7c <npth_sleep@plt+0x2e78c>
   4a1bc:	mov	r4, r0
   4a1c0:	b	4a0f8 <npth_sleep@plt+0x34a08>
   4a1c4:	bl	15084 <__errno_location@plt>
   4a1c8:	ldr	r3, [r0]
   4a1cc:	cmp	r3, #2
   4a1d0:	beq	4a0f4 <npth_sleep@plt+0x34a04>
   4a1d4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4a1d8:	mov	r2, #5
   4a1dc:	ldr	r1, [pc, #104]	; 4a24c <npth_sleep@plt+0x34b5c>
   4a1e0:	mov	r6, r0
   4a1e4:	mov	r0, r4
   4a1e8:	bl	14a3c <dcgettext@plt>
   4a1ec:	mov	r5, r0
   4a1f0:	uxth	r0, r6
   4a1f4:	bl	15408 <gpg_strerror@plt>
   4a1f8:	mov	r1, r9
   4a1fc:	mov	r2, r0
   4a200:	mov	r0, r5
   4a204:	bl	3d484 <npth_sleep@plt+0x27d94>
   4a208:	b	4a0f8 <npth_sleep@plt+0x34a08>
   4a20c:	ldr	r3, [sp, #24]
   4a210:	cmp	r3, #0
   4a214:	bne	4a164 <npth_sleep@plt+0x34a74>
   4a218:	b	4a0f4 <npth_sleep@plt+0x34a04>
   4a21c:	ldr	r3, [sp, #24]
   4a220:	cmp	r3, #0
   4a224:	bne	4a1a0 <npth_sleep@plt+0x34ab0>
   4a228:	b	4a0f4 <npth_sleep@plt+0x34a04>
   4a22c:	bl	14a60 <__stack_chk_fail@plt>
   4a230:	andeq	ip, r6, r8, lsr r8
   4a234:	andeq	r7, r5, r0, asr pc
   4a238:	andeq	r7, r5, ip, asr ip
   4a23c:	andeq	sl, r5, r8, lsl #17
   4a240:			; <UNDEFINED> instruction: 0x0005b5b4
   4a244:	andeq	r7, r5, ip, lsr #27
   4a248:	andeq	r5, r5, r8, asr r2
   4a24c:	strdeq	r5, [r5], -r4
   4a250:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4a254:	mov	r6, r0
   4a258:	mov	r0, r3
   4a25c:	mov	r5, r1
   4a260:	mov	r9, r3
   4a264:	mov	r7, r2
   4a268:	bl	14f58 <strlen@plt>
   4a26c:	mov	r4, r0
   4a270:	mov	r0, r5
   4a274:	bl	14f58 <strlen@plt>
   4a278:	add	r0, r4, r0
   4a27c:	add	r0, r0, #11
   4a280:	bl	146d0 <gcry_malloc@plt>
   4a284:	subs	r8, r0, #0
   4a288:	moveq	sl, r8
   4a28c:	beq	4a310 <npth_sleep@plt+0x34c20>
   4a290:	mov	r1, r9
   4a294:	bl	14a0c <stpcpy@plt>
   4a298:	ldr	r3, [pc, #260]	; 4a3a4 <npth_sleep@plt+0x34cb4>
   4a29c:	mov	r1, #95	; 0x5f
   4a2a0:	ldrh	r2, [r3, #4]
   4a2a4:	mov	r9, r0
   4a2a8:	mov	r4, r0
   4a2ac:	ldr	r0, [r3]
   4a2b0:	ldrb	r3, [r3, #6]
   4a2b4:	str	r0, [r9]
   4a2b8:	strh	r2, [r9, #4]
   4a2bc:	mov	r0, r5
   4a2c0:	strb	r3, [r4, #6]!
   4a2c4:	bl	14fa0 <strchr@plt>
   4a2c8:	cmp	r0, #0
   4a2cc:	beq	4a318 <npth_sleep@plt+0x34c28>
   4a2d0:	mov	r1, r5
   4a2d4:	mov	r0, r4
   4a2d8:	bl	14a0c <stpcpy@plt>
   4a2dc:	ldr	r2, [pc, #196]	; 4a3a8 <npth_sleep@plt+0x34cb8>
   4a2e0:	mov	r1, r8
   4a2e4:	mov	r3, r0
   4a2e8:	ldr	r0, [r2]
   4a2ec:	ldrb	r2, [r2, #4]
   4a2f0:	str	r0, [r3]
   4a2f4:	mov	r0, r6
   4a2f8:	strb	r2, [r3, #4]
   4a2fc:	bl	49e58 <npth_sleep@plt+0x34768>
   4a300:	subs	sl, r0, #0
   4a304:	beq	4a318 <npth_sleep@plt+0x34c28>
   4a308:	mov	r0, r8
   4a30c:	bl	149dc <gcry_free@plt>
   4a310:	mov	r0, sl
   4a314:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4a318:	ldrb	r3, [r5]
   4a31c:	cmp	r3, #0
   4a320:	beq	4a384 <npth_sleep@plt+0x34c94>
   4a324:	cmp	r3, #95	; 0x5f
   4a328:	mov	r2, r4
   4a32c:	beq	4a348 <npth_sleep@plt+0x34c58>
   4a330:	mov	r1, r5
   4a334:	strb	r3, [r2], #1
   4a338:	ldrb	r3, [r1, #1]!
   4a33c:	cmp	r3, #0
   4a340:	cmpne	r3, #95	; 0x5f
   4a344:	bne	4a334 <npth_sleep@plt+0x34c44>
   4a348:	ldr	r3, [pc, #88]	; 4a3a8 <npth_sleep@plt+0x34cb8>
   4a34c:	mov	r1, r8
   4a350:	ldr	r0, [r3]
   4a354:	ldrb	r3, [r3, #4]
   4a358:	str	r0, [r2]
   4a35c:	mov	r0, r6
   4a360:	strb	r3, [r2, #4]
   4a364:	bl	49e58 <npth_sleep@plt+0x34768>
   4a368:	subs	sl, r0, #0
   4a36c:	bne	4a308 <npth_sleep@plt+0x34c18>
   4a370:	cmp	r7, #0
   4a374:	beq	4a384 <npth_sleep@plt+0x34c94>
   4a378:	ldrb	r3, [r5]
   4a37c:	cmp	r3, #0
   4a380:	bne	4a308 <npth_sleep@plt+0x34c18>
   4a384:	ldr	r3, [pc, #32]	; 4a3ac <npth_sleep@plt+0x34cbc>
   4a388:	mov	r1, r8
   4a38c:	ldr	r0, [r3]
   4a390:	str	r0, [r9, #6]
   4a394:	mov	r0, r6
   4a398:	bl	49e58 <npth_sleep@plt+0x34768>
   4a39c:	mov	sl, r0
   4a3a0:	b	4a308 <npth_sleep@plt+0x34c18>
   4a3a4:	andeq	fp, r5, ip, asr #11
   4a3a8:	ldrdeq	fp, [r5], -r4
   4a3ac:	ldrdeq	fp, [r5], -ip
   4a3b0:	push	{r4, r5, r6, r7, r8, lr}
   4a3b4:	mov	r4, r0
   4a3b8:	ldr	r5, [pc, #268]	; 4a4cc <npth_sleep@plt+0x34ddc>
   4a3bc:	mov	r7, r1
   4a3c0:	ldr	r6, [r5]
   4a3c4:	cmp	r6, #0
   4a3c8:	beq	4a444 <npth_sleep@plt+0x34d54>
   4a3cc:	cmp	r4, #0
   4a3d0:	beq	4a438 <npth_sleep@plt+0x34d48>
   4a3d4:	ldrb	r3, [r4]
   4a3d8:	cmp	r3, #0
   4a3dc:	beq	4a438 <npth_sleep@plt+0x34d48>
   4a3e0:	ldr	r6, [r5]
   4a3e4:	bl	40188 <npth_sleep@plt+0x2aa98>
   4a3e8:	mov	r1, r6
   4a3ec:	mov	r2, r7
   4a3f0:	mov	r3, r0
   4a3f4:	mov	r0, r4
   4a3f8:	bl	4a250 <npth_sleep@plt+0x34b60>
   4a3fc:	subs	r6, r0, #0
   4a400:	beq	4a414 <npth_sleep@plt+0x34d24>
   4a404:	mov	r0, r6
   4a408:	bl	37db4 <npth_sleep@plt+0x226c4>
   4a40c:	mov	r0, r6
   4a410:	pop	{r4, r5, r6, r7, r8, pc}
   4a414:	ldr	r5, [r5]
   4a418:	bl	401ac <npth_sleep@plt+0x2aabc>
   4a41c:	mov	r2, r7
   4a420:	mov	r1, r5
   4a424:	mov	r3, r0
   4a428:	mov	r0, r4
   4a42c:	bl	4a250 <npth_sleep@plt+0x34b60>
   4a430:	subs	r6, r0, #0
   4a434:	bne	4a404 <npth_sleep@plt+0x34d14>
   4a438:	mov	r6, #0
   4a43c:	mov	r0, r6
   4a440:	pop	{r4, r5, r6, r7, r8, pc}
   4a444:	bl	4e940 <npth_sleep@plt+0x39250>
   4a448:	bl	15684 <gcry_strdup@plt>
   4a44c:	cmp	r0, #0
   4a450:	beq	4a4c0 <npth_sleep@plt+0x34dd0>
   4a454:	ldrb	r3, [r0]
   4a458:	cmp	r3, #0
   4a45c:	movne	ip, r6
   4a460:	movne	r1, r0
   4a464:	bne	4a478 <npth_sleep@plt+0x34d88>
   4a468:	b	4a4b8 <npth_sleep@plt+0x34dc8>
   4a46c:	ldrb	r3, [r1, #1]!
   4a470:	cmp	r3, #0
   4a474:	beq	4a4b8 <npth_sleep@plt+0x34dc8>
   4a478:	sub	r2, r3, #46	; 0x2e
   4a47c:	cmp	r3, #64	; 0x40
   4a480:	cmpne	r2, #1
   4a484:	movls	r2, #1
   4a488:	movhi	r2, #0
   4a48c:	strbls	ip, [r1]
   4a490:	bls	4a46c <npth_sleep@plt+0x34d7c>
   4a494:	cmp	r3, #95	; 0x5f
   4a498:	bne	4a46c <npth_sleep@plt+0x34d7c>
   4a49c:	cmp	r6, #0
   4a4a0:	strbne	r2, [r1]
   4a4a4:	ldrb	r3, [r1, #1]!
   4a4a8:	addne	r6, r6, #1
   4a4ac:	moveq	r6, #1
   4a4b0:	cmp	r3, #0
   4a4b4:	bne	4a478 <npth_sleep@plt+0x34d88>
   4a4b8:	str	r0, [r5]
   4a4bc:	b	4a3cc <npth_sleep@plt+0x34cdc>
   4a4c0:	ldr	r3, [pc, #8]	; 4a4d0 <npth_sleep@plt+0x34de0>
   4a4c4:	str	r3, [r5]
   4a4c8:	b	4a3cc <npth_sleep@plt+0x34cdc>
   4a4cc:	andeq	sp, r6, r0, lsl #19
   4a4d0:	andeq	r5, r5, r8, asr r2
   4a4d4:	ldrb	r3, [r0]
   4a4d8:	cmp	r3, #9
   4a4dc:	cmpne	r3, #32
   4a4e0:	bne	4a4f4 <npth_sleep@plt+0x34e04>
   4a4e4:	ldrb	r3, [r0, #1]!
   4a4e8:	cmp	r3, #9
   4a4ec:	cmpne	r3, #32
   4a4f0:	beq	4a4e4 <npth_sleep@plt+0x34df4>
   4a4f4:	cmp	r3, #45	; 0x2d
   4a4f8:	bxne	lr
   4a4fc:	ldrb	r3, [r0, #1]
   4a500:	cmp	r3, #45	; 0x2d
   4a504:	bxne	lr
   4a508:	add	r2, r0, #1
   4a50c:	b	4a514 <npth_sleep@plt+0x34e24>
   4a510:	ldrb	r3, [r2, #1]!
   4a514:	cmp	r3, #0
   4a518:	mov	r0, r2
   4a51c:	bxeq	lr
   4a520:	cmp	r3, #32
   4a524:	cmpne	r3, #9
   4a528:	bne	4a510 <npth_sleep@plt+0x34e20>
   4a52c:	cmp	r3, #9
   4a530:	cmpne	r3, #32
   4a534:	bne	4a4f4 <npth_sleep@plt+0x34e04>
   4a538:	ldrb	r3, [r0, #1]!
   4a53c:	cmp	r3, #9
   4a540:	cmpne	r3, #32
   4a544:	beq	4a538 <npth_sleep@plt+0x34e48>
   4a548:	cmp	r3, #45	; 0x2d
   4a54c:	beq	4a4fc <npth_sleep@plt+0x34e0c>
   4a550:	bx	lr
   4a554:	push	{r4, r5, r6, lr}
   4a558:	mov	r5, r0
   4a55c:	mov	r6, r1
   4a560:	bl	14694 <strstr@plt>
   4a564:	subs	r4, r0, #0
   4a568:	beq	4a5b8 <npth_sleep@plt+0x34ec8>
   4a56c:	mov	r0, r5
   4a570:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   4a574:	cmp	r4, r0
   4a578:	bcs	4a5b8 <npth_sleep@plt+0x34ec8>
   4a57c:	cmp	r5, r4
   4a580:	beq	4a59c <npth_sleep@plt+0x34eac>
   4a584:	ldrb	r0, [r4, #-1]
   4a588:	cmp	r0, #9
   4a58c:	cmpne	r0, #32
   4a590:	moveq	r0, #1
   4a594:	movne	r0, #0
   4a598:	popne	{r4, r5, r6, pc}
   4a59c:	mov	r0, r6
   4a5a0:	bl	14f58 <strlen@plt>
   4a5a4:	ldrb	r0, [r4, r0]
   4a5a8:	tst	r0, #223	; 0xdf
   4a5ac:	bne	4a5c0 <npth_sleep@plt+0x34ed0>
   4a5b0:	mov	r0, #1
   4a5b4:	pop	{r4, r5, r6, pc}
   4a5b8:	mov	r0, #0
   4a5bc:	pop	{r4, r5, r6, pc}
   4a5c0:	sub	r0, r0, #9
   4a5c4:	clz	r0, r0
   4a5c8:	lsr	r0, r0, #5
   4a5cc:	pop	{r4, r5, r6, pc}
   4a5d0:	ldrb	r3, [r1]
   4a5d4:	cmp	r3, #45	; 0x2d
   4a5d8:	bne	4a5f8 <npth_sleep@plt+0x34f08>
   4a5dc:	push	{r4, r5, r6, r7, r8, lr}
   4a5e0:	mov	r7, r1
   4a5e4:	ldrb	r3, [r1, #1]
   4a5e8:	cmp	r3, #45	; 0x2d
   4a5ec:	beq	4a600 <npth_sleep@plt+0x34f10>
   4a5f0:	mov	r0, #0
   4a5f4:	pop	{r4, r5, r6, r7, r8, pc}
   4a5f8:	mov	r0, #0
   4a5fc:	bx	lr
   4a600:	ldrb	r3, [r1, #2]
   4a604:	mov	r6, r0
   4a608:	ands	r0, r3, #223	; 0xdf
   4a60c:	popeq	{r4, r5, r6, r7, r8, pc}
   4a610:	cmp	r3, #9
   4a614:	beq	4a5f0 <npth_sleep@plt+0x34f00>
   4a618:	mov	r0, r1
   4a61c:	bl	14f58 <strlen@plt>
   4a620:	ldrb	r4, [r6]
   4a624:	mov	r8, r0
   4a628:	cmp	r4, #45	; 0x2d
   4a62c:	bne	4a5f0 <npth_sleep@plt+0x34f00>
   4a630:	ldrb	r4, [r6, #1]
   4a634:	cmp	r4, #45	; 0x2d
   4a638:	bne	4a5f0 <npth_sleep@plt+0x34f00>
   4a63c:	add	r3, r6, #1
   4a640:	b	4a654 <npth_sleep@plt+0x34f64>
   4a644:	cmp	r4, #32
   4a648:	cmpne	r4, #9
   4a64c:	beq	4a68c <npth_sleep@plt+0x34f9c>
   4a650:	ldrb	r4, [r3, #1]!
   4a654:	cmp	r4, #0
   4a658:	mov	r5, r3
   4a65c:	bne	4a644 <npth_sleep@plt+0x34f54>
   4a660:	sub	r3, r3, r6
   4a664:	cmp	r8, r3
   4a668:	bne	4a5f0 <npth_sleep@plt+0x34f00>
   4a66c:	mov	r0, r6
   4a670:	mov	r2, r8
   4a674:	mov	r1, r7
   4a678:	bl	15624 <strncmp@plt>
   4a67c:	cmp	r0, #0
   4a680:	bne	4a6ac <npth_sleep@plt+0x34fbc>
   4a684:	mov	r0, #1
   4a688:	pop	{r4, r5, r6, r7, r8, pc}
   4a68c:	sub	r3, r3, r6
   4a690:	cmp	r3, r8
   4a694:	bne	4a6a0 <npth_sleep@plt+0x34fb0>
   4a698:	b	4a6b4 <npth_sleep@plt+0x34fc4>
   4a69c:	ldrb	r4, [r5, #1]!
   4a6a0:	cmp	r4, #9
   4a6a4:	cmpne	r4, #32
   4a6a8:	beq	4a69c <npth_sleep@plt+0x34fac>
   4a6ac:	mov	r6, r5
   4a6b0:	b	4a628 <npth_sleep@plt+0x34f38>
   4a6b4:	mov	r0, r6
   4a6b8:	mov	r2, r8
   4a6bc:	mov	r1, r7
   4a6c0:	bl	15624 <strncmp@plt>
   4a6c4:	cmp	r0, #0
   4a6c8:	bne	4a6a0 <npth_sleep@plt+0x34fb0>
   4a6cc:	b	4a684 <npth_sleep@plt+0x34f94>
   4a6d0:	push	{r4, r5, r6, lr}
   4a6d4:	mov	r5, r0
   4a6d8:	mov	r6, r1
   4a6dc:	bl	14694 <strstr@plt>
   4a6e0:	subs	r4, r0, #0
   4a6e4:	beq	4a720 <npth_sleep@plt+0x35030>
   4a6e8:	cmp	r5, r4
   4a6ec:	beq	4a70c <npth_sleep@plt+0x3501c>
   4a6f0:	ldrb	r3, [r4, #-1]
   4a6f4:	cmp	r3, #9
   4a6f8:	cmpne	r3, #32
   4a6fc:	movne	r3, #0
   4a700:	moveq	r3, #1
   4a704:	movne	r4, r3
   4a708:	bne	4a720 <npth_sleep@plt+0x35030>
   4a70c:	mov	r0, r6
   4a710:	bl	14f58 <strlen@plt>
   4a714:	ldrb	r3, [r4, r0]!
   4a718:	tst	r3, #223	; 0xdf
   4a71c:	bne	4a728 <npth_sleep@plt+0x35038>
   4a720:	mov	r0, r4
   4a724:	pop	{r4, r5, r6, pc}
   4a728:	cmp	r3, #61	; 0x3d
   4a72c:	cmpne	r3, #9
   4a730:	movne	r4, #0
   4a734:	mov	r0, r4
   4a738:	pop	{r4, r5, r6, pc}
   4a73c:	push	{r4, r5, r6, lr}
   4a740:	mov	r5, r0
   4a744:	mov	r6, r1
   4a748:	bl	14694 <strstr@plt>
   4a74c:	subs	r4, r0, #0
   4a750:	beq	4a7f0 <npth_sleep@plt+0x35100>
   4a754:	mov	r0, r5
   4a758:	bl	4a4d4 <npth_sleep@plt+0x34de4>
   4a75c:	cmp	r4, r0
   4a760:	bcs	4a7ec <npth_sleep@plt+0x350fc>
   4a764:	cmp	r5, r4
   4a768:	beq	4a77c <npth_sleep@plt+0x3508c>
   4a76c:	ldrb	r3, [r4, #-1]
   4a770:	cmp	r3, #9
   4a774:	cmpne	r3, #32
   4a778:	bne	4a7ec <npth_sleep@plt+0x350fc>
   4a77c:	mov	r0, r6
   4a780:	bl	14f58 <strlen@plt>
   4a784:	ldrb	r3, [r4, r0]
   4a788:	cmp	r3, #0
   4a78c:	beq	4a7ec <npth_sleep@plt+0x350fc>
   4a790:	cmp	r3, #9
   4a794:	cmpne	r3, #32
   4a798:	moveq	r2, #1
   4a79c:	movne	r2, #0
   4a7a0:	cmp	r3, #61	; 0x3d
   4a7a4:	movne	r3, r2
   4a7a8:	orreq	r3, r2, #1
   4a7ac:	cmp	r3, #0
   4a7b0:	beq	4a7ec <npth_sleep@plt+0x350fc>
   4a7b4:	add	r0, r0, #1
   4a7b8:	add	r5, r4, r0
   4a7bc:	mov	r0, r5
   4a7c0:	ldr	r1, [pc, #48]	; 4a7f8 <npth_sleep@plt+0x35108>
   4a7c4:	bl	156d8 <strspn@plt>
   4a7c8:	ldrb	r3, [r5, r0]
   4a7cc:	add	r4, r5, r0
   4a7d0:	ands	r2, r3, #223	; 0xdf
   4a7d4:	moveq	r4, r2
   4a7d8:	beq	4a7f0 <npth_sleep@plt+0x35100>
   4a7dc:	cmp	r3, #9
   4a7e0:	moveq	r4, #0
   4a7e4:	mov	r0, r4
   4a7e8:	pop	{r4, r5, r6, pc}
   4a7ec:	mov	r4, #0
   4a7f0:	mov	r0, r4
   4a7f4:	pop	{r4, r5, r6, pc}
   4a7f8:	andeq	r9, r5, r4, lsr #14
   4a7fc:	push	{r4, r5, r6, lr}
   4a800:	mov	r5, r1
   4a804:	ldrb	r3, [r0]
   4a808:	ldr	r1, [r1]
   4a80c:	mov	r6, r2
   4a810:	cmp	r3, #13
   4a814:	cmpne	r3, #32
   4a818:	moveq	r2, #1
   4a81c:	movne	r2, #0
   4a820:	sub	r3, r3, #9
   4a824:	cmp	r3, #1
   4a828:	movhi	r3, r2
   4a82c:	orrls	r3, r2, #1
   4a830:	cmp	r1, #0
   4a834:	mov	r4, r0
   4a838:	beq	4a90c <npth_sleep@plt+0x3521c>
   4a83c:	cmp	r3, #0
   4a840:	beq	4a870 <npth_sleep@plt+0x35180>
   4a844:	ldrb	r3, [r4, #1]!
   4a848:	cmp	r3, #13
   4a84c:	cmpne	r3, #32
   4a850:	moveq	r0, #1
   4a854:	movne	r0, #0
   4a858:	sub	r3, r3, #9
   4a85c:	cmp	r3, #1
   4a860:	movhi	r3, r0
   4a864:	orrls	r3, r0, #1
   4a868:	cmp	r3, #0
   4a86c:	bne	4a844 <npth_sleep@plt+0x35154>
   4a870:	mov	r0, r4
   4a874:	bl	14f58 <strlen@plt>
   4a878:	subs	ip, r0, #0
   4a87c:	beq	4a8f4 <npth_sleep@plt+0x35204>
   4a880:	sub	r0, ip, #1
   4a884:	add	r2, r4, r0
   4a888:	ldrb	r3, [r4, r0]
   4a88c:	cmp	r3, #32
   4a890:	cmpne	r3, #13
   4a894:	moveq	r1, #1
   4a898:	movne	r1, #0
   4a89c:	sub	r3, r3, #9
   4a8a0:	cmp	r3, #1
   4a8a4:	movhi	r3, r1
   4a8a8:	orrls	r3, r1, #1
   4a8ac:	cmp	r3, #0
   4a8b0:	bne	4a8ec <npth_sleep@plt+0x351fc>
   4a8b4:	b	4a918 <npth_sleep@plt+0x35228>
   4a8b8:	ldrb	r3, [r2, #-1]!
   4a8bc:	sub	r1, r0, #1
   4a8c0:	cmp	r3, #13
   4a8c4:	cmpne	r3, #32
   4a8c8:	moveq	ip, #1
   4a8cc:	movne	ip, #0
   4a8d0:	sub	r3, r3, #9
   4a8d4:	cmp	r3, #1
   4a8d8:	movhi	r3, ip
   4a8dc:	orrls	r3, ip, #1
   4a8e0:	cmp	r3, #0
   4a8e4:	beq	4a91c <npth_sleep@plt+0x3522c>
   4a8e8:	mov	r0, r1
   4a8ec:	cmp	r0, #0
   4a8f0:	bne	4a8b8 <npth_sleep@plt+0x351c8>
   4a8f4:	ldr	r4, [pc, #44]	; 4a928 <npth_sleep@plt+0x35238>
   4a8f8:	mov	r0, #1
   4a8fc:	str	r0, [r5]
   4a900:	cmp	r6, #0
   4a904:	strne	r4, [r6]
   4a908:	pop	{r4, r5, r6, pc}
   4a90c:	cmp	r3, #0
   4a910:	addne	r4, r0, #1
   4a914:	b	4a870 <npth_sleep@plt+0x35180>
   4a918:	mov	r0, ip
   4a91c:	mov	r3, #0
   4a920:	str	r3, [r5]
   4a924:	b	4a900 <npth_sleep@plt+0x35210>
   4a928:	andeq	sl, r5, r8, lsl #17
   4a92c:	push	{r4, lr}
   4a930:	mov	r4, r0
   4a934:	bl	14f58 <strlen@plt>
   4a938:	ldrb	r3, [r4]
   4a93c:	bic	r3, r3, #32
   4a940:	sub	r2, r3, #65	; 0x41
   4a944:	clz	r3, r0
   4a948:	lsr	r3, r3, #5
   4a94c:	cmp	r2, #25
   4a950:	orrhi	r3, r3, #1
   4a954:	cmp	r3, #0
   4a958:	beq	4a964 <npth_sleep@plt+0x35274>
   4a95c:	mov	r0, #0
   4a960:	pop	{r4, pc}
   4a964:	sub	r2, r0, #1
   4a968:	ldrb	r1, [r4, r2]
   4a96c:	cmp	r1, #58	; 0x3a
   4a970:	bne	4a95c <npth_sleep@plt+0x3526c>
   4a974:	cmp	r2, #1
   4a978:	bls	4a9b4 <npth_sleep@plt+0x352c4>
   4a97c:	sub	r3, r4, #2
   4a980:	mov	r2, r4
   4a984:	add	r0, r3, r0
   4a988:	ldrb	r1, [r2, #1]!
   4a98c:	bic	r3, r1, #32
   4a990:	sub	r3, r3, #65	; 0x41
   4a994:	cmp	r3, #25
   4a998:	sub	ip, r1, #48	; 0x30
   4a99c:	bls	4a9ac <npth_sleep@plt+0x352bc>
   4a9a0:	cmp	r1, #45	; 0x2d
   4a9a4:	cmpne	ip, #9
   4a9a8:	bhi	4a95c <npth_sleep@plt+0x3526c>
   4a9ac:	cmp	r0, r2
   4a9b0:	bne	4a988 <npth_sleep@plt+0x35298>
   4a9b4:	mov	r0, #1
   4a9b8:	pop	{r4, pc}
   4a9bc:	push	{r4, r5, r6, lr}
   4a9c0:	subs	r4, r0, #0
   4a9c4:	popeq	{r4, r5, r6, pc}
   4a9c8:	ldr	r0, [r4, #8]
   4a9cc:	mov	r5, r1
   4a9d0:	bl	149dc <gcry_free@plt>
   4a9d4:	ldr	r6, [r4, #16]
   4a9d8:	subs	r0, r6, #0
   4a9dc:	beq	4aa00 <npth_sleep@plt+0x35310>
   4a9e0:	cmp	r5, #0
   4a9e4:	bne	4aa20 <npth_sleep@plt+0x35330>
   4a9e8:	bl	149dc <gcry_free@plt>
   4a9ec:	ldr	r0, [r4, #12]
   4a9f0:	bl	38d18 <npth_sleep@plt+0x23628>
   4a9f4:	mov	r0, r4
   4a9f8:	pop	{r4, r5, r6, lr}
   4a9fc:	b	149dc <gcry_free@plt>
   4aa00:	bl	149dc <gcry_free@plt>
   4aa04:	cmp	r5, #0
   4aa08:	beq	4a9ec <npth_sleep@plt+0x352fc>
   4aa0c:	ldr	r0, [r4, #12]
   4aa10:	bl	38d38 <npth_sleep@plt+0x23648>
   4aa14:	mov	r0, r4
   4aa18:	pop	{r4, r5, r6, lr}
   4aa1c:	b	149dc <gcry_free@plt>
   4aa20:	bl	14f58 <strlen@plt>
   4aa24:	mov	r1, r0
   4aa28:	mov	r0, r6
   4aa2c:	bl	3d830 <npth_sleep@plt+0x28140>
   4aa30:	ldr	r0, [r4, #16]
   4aa34:	bl	149dc <gcry_free@plt>
   4aa38:	ldr	r0, [r4, #12]
   4aa3c:	bl	38d38 <npth_sleep@plt+0x23648>
   4aa40:	b	4aa14 <npth_sleep@plt+0x35324>
   4aa44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4aa48:	sub	sp, sp, #16
   4aa4c:	ldr	r8, [pc, #304]	; 4ab84 <npth_sleep@plt+0x35494>
   4aa50:	ldr	r4, [r0]
   4aa54:	mov	r6, #0
   4aa58:	ldr	r3, [r8]
   4aa5c:	cmp	r4, #0
   4aa60:	mov	r5, r0
   4aa64:	mov	sl, r1
   4aa68:	str	r3, [sp, #12]
   4aa6c:	str	r6, [sp, #4]
   4aa70:	beq	4ab34 <npth_sleep@plt+0x35444>
   4aa74:	add	r9, sp, #4
   4aa78:	add	r0, r4, #8
   4aa7c:	mov	r2, #0
   4aa80:	mov	r1, r9
   4aa84:	bl	4a7fc <npth_sleep@plt+0x3510c>
   4aa88:	ldr	r4, [r4]
   4aa8c:	cmp	r4, #0
   4aa90:	add	r6, r6, r0
   4aa94:	bne	4aa78 <npth_sleep@plt+0x35388>
   4aa98:	add	r6, r6, #1
   4aa9c:	mov	r0, r6
   4aaa0:	bl	146d0 <gcry_malloc@plt>
   4aaa4:	cmp	r0, #0
   4aaa8:	mov	r4, r0
   4aaac:	str	r0, [sl]
   4aab0:	beq	4ab44 <npth_sleep@plt+0x35454>
   4aab4:	ldr	r5, [r5]
   4aab8:	mov	r3, #0
   4aabc:	cmp	r5, r3
   4aac0:	str	r3, [sp, #4]
   4aac4:	beq	4ab3c <npth_sleep@plt+0x3544c>
   4aac8:	add	r9, sp, #4
   4aacc:	add	r2, sp, #8
   4aad0:	mov	r1, r9
   4aad4:	add	r0, r5, #8
   4aad8:	bl	4a7fc <npth_sleep@plt+0x3510c>
   4aadc:	ldr	r1, [sp, #8]
   4aae0:	mov	r7, r0
   4aae4:	mov	r2, r0
   4aae8:	mov	r0, r4
   4aaec:	bl	1491c <memcpy@plt>
   4aaf0:	ldr	r5, [r5]
   4aaf4:	add	r4, r4, r7
   4aaf8:	cmp	r5, #0
   4aafc:	bne	4aacc <npth_sleep@plt+0x353dc>
   4ab00:	ldr	r2, [sl]
   4ab04:	mov	r3, #0
   4ab08:	strb	r3, [r4], #1
   4ab0c:	sub	r4, r4, r2
   4ab10:	cmp	r4, r6
   4ab14:	bne	4ab70 <npth_sleep@plt+0x35480>
   4ab18:	mov	r0, #0
   4ab1c:	ldr	r2, [sp, #12]
   4ab20:	ldr	r3, [r8]
   4ab24:	cmp	r2, r3
   4ab28:	bne	4ab6c <npth_sleep@plt+0x3547c>
   4ab2c:	add	sp, sp, #16
   4ab30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ab34:	mov	r6, #1
   4ab38:	b	4aa9c <npth_sleep@plt+0x353ac>
   4ab3c:	mov	r2, r0
   4ab40:	b	4ab04 <npth_sleep@plt+0x35414>
   4ab44:	ldr	r3, [pc, #60]	; 4ab88 <npth_sleep@plt+0x35498>
   4ab48:	ldr	r4, [r3]
   4ab4c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4ab50:	cmp	r0, #0
   4ab54:	beq	4ab18 <npth_sleep@plt+0x35428>
   4ab58:	lsl	r3, r4, #24
   4ab5c:	and	r3, r3, #2130706432	; 0x7f000000
   4ab60:	uxth	r0, r0
   4ab64:	orr	r0, r3, r0
   4ab68:	b	4ab1c <npth_sleep@plt+0x3542c>
   4ab6c:	bl	14a60 <__stack_chk_fail@plt>
   4ab70:	ldr	r3, [pc, #20]	; 4ab8c <npth_sleep@plt+0x3549c>
   4ab74:	ldr	r2, [pc, #20]	; 4ab90 <npth_sleep@plt+0x354a0>
   4ab78:	ldr	r1, [pc, #20]	; 4ab94 <npth_sleep@plt+0x354a4>
   4ab7c:	ldr	r0, [pc, #20]	; 4ab98 <npth_sleep@plt+0x354a8>
   4ab80:	bl	156e4 <__assert_fail@plt>
   4ab84:	andeq	ip, r6, r8, lsr r8
   4ab88:			; <UNDEFINED> instruction: 0x0006d7bc
   4ab8c:	andeq	fp, r5, r0, ror #11
   4ab90:	andeq	r0, r0, pc, lsr r1
   4ab94:	strdeq	fp, [r5], -ip
   4ab98:	andeq	fp, r5, r8, lsl r6
   4ab9c:	mov	r1, #12
   4aba0:	mov	r0, #1
   4aba4:	b	150fc <gcry_calloc@plt>
   4aba8:	push	{r4, lr}
   4abac:	mov	r1, #12
   4abb0:	mov	r0, #1
   4abb4:	bl	150fc <gcry_calloc@plt>
   4abb8:	cmp	r0, #0
   4abbc:	ldrbne	r3, [r0, #8]
   4abc0:	orrne	r3, r3, #1
   4abc4:	strbne	r3, [r0, #8]
   4abc8:	pop	{r4, pc}
   4abcc:	push	{r4, r5, r6, lr}
   4abd0:	subs	r5, r0, #0
   4abd4:	popeq	{r4, r5, r6, pc}
   4abd8:	ldr	r0, [r5]
   4abdc:	cmp	r0, #0
   4abe0:	beq	4abfc <npth_sleep@plt+0x3550c>
   4abe4:	ldrb	r1, [r5, #8]
   4abe8:	ldr	r4, [r0, #4]
   4abec:	and	r1, r1, #1
   4abf0:	bl	4a9bc <npth_sleep@plt+0x352cc>
   4abf4:	subs	r0, r4, #0
   4abf8:	bne	4abe4 <npth_sleep@plt+0x354f4>
   4abfc:	mov	r0, r5
   4ac00:	pop	{r4, r5, r6, lr}
   4ac04:	b	149dc <gcry_free@plt>
   4ac08:	ldr	r0, [r0, #8]
   4ac0c:	bx	lr
   4ac10:	push	{r4, r5, r6, lr}
   4ac14:	ldr	r5, [r0, #16]
   4ac18:	cmp	r5, #0
   4ac1c:	bne	4ac38 <npth_sleep@plt+0x35548>
   4ac20:	mov	r4, r0
   4ac24:	add	r1, r0, #16
   4ac28:	add	r0, r0, #12
   4ac2c:	bl	4aa44 <npth_sleep@plt+0x35354>
   4ac30:	cmp	r0, #0
   4ac34:	ldreq	r5, [r4, #16]
   4ac38:	mov	r0, r5
   4ac3c:	pop	{r4, r5, r6, pc}
   4ac40:	ldrd	r2, [r1]
   4ac44:	cmp	r2, #0
   4ac48:	strne	r3, [r2, #4]
   4ac4c:	ldrne	r3, [r1, #4]
   4ac50:	streq	r3, [r0]
   4ac54:	cmp	r3, #0
   4ac58:	strne	r2, [r3]
   4ac5c:	ldrb	r3, [r0, #8]
   4ac60:	streq	r2, [r0, #4]
   4ac64:	mov	r0, r1
   4ac68:	and	r1, r3, #1
   4ac6c:	b	4a9bc <npth_sleep@plt+0x352cc>
   4ac70:	ldr	r0, [r0]
   4ac74:	cmp	r0, #0
   4ac78:	bxeq	lr
   4ac7c:	ldr	r3, [r0, #8]
   4ac80:	cmp	r3, #0
   4ac84:	bxne	lr
   4ac88:	ldr	r0, [r0, #4]
   4ac8c:	cmp	r0, #0
   4ac90:	bne	4ac7c <npth_sleep@plt+0x3558c>
   4ac94:	bx	lr
   4ac98:	push	{r4, r5, r6, lr}
   4ac9c:	ldr	r4, [r0]
   4aca0:	cmp	r4, #0
   4aca4:	beq	4acd4 <npth_sleep@plt+0x355e4>
   4aca8:	mov	r5, r1
   4acac:	ldr	r3, [r4, #8]
   4acb0:	mov	r1, r5
   4acb4:	subs	r0, r3, #0
   4acb8:	beq	4acc8 <npth_sleep@plt+0x355d8>
   4acbc:	bl	38288 <npth_sleep@plt+0x22b98>
   4acc0:	cmp	r0, #0
   4acc4:	beq	4acd8 <npth_sleep@plt+0x355e8>
   4acc8:	ldr	r4, [r4, #4]
   4accc:	cmp	r4, #0
   4acd0:	bne	4acac <npth_sleep@plt+0x355bc>
   4acd4:	mov	r4, #0
   4acd8:	mov	r0, r4
   4acdc:	pop	{r4, r5, r6, pc}
   4ace0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4ace4:	mov	r8, r3
   4ace8:	orrs	r3, r2, r8
   4acec:	beq	4aea8 <npth_sleep@plt+0x357b8>
   4acf0:	cmp	r1, #0
   4acf4:	mov	r6, r2
   4acf8:	mov	r7, r0
   4acfc:	mov	r5, r1
   4ad00:	beq	4ad20 <npth_sleep@plt+0x35630>
   4ad04:	mov	r0, r1
   4ad08:	bl	4a92c <npth_sleep@plt+0x3523c>
   4ad0c:	cmp	r0, #0
   4ad10:	beq	4adbc <npth_sleep@plt+0x356cc>
   4ad14:	ldrb	r3, [r7, #8]
   4ad18:	tst	r3, #1
   4ad1c:	bne	4ad94 <npth_sleep@plt+0x356a4>
   4ad20:	mov	r1, #20
   4ad24:	mov	r0, #1
   4ad28:	bl	150fc <gcry_calloc@plt>
   4ad2c:	subs	r9, r0, #0
   4ad30:	beq	4ae78 <npth_sleep@plt+0x35788>
   4ad34:	ldr	r4, [r7]
   4ad38:	str	r5, [r9, #8]
   4ad3c:	cmp	r4, #0
   4ad40:	str	r6, [r9, #16]
   4ad44:	str	r8, [r9, #12]
   4ad48:	beq	4ae0c <npth_sleep@plt+0x3571c>
   4ad4c:	ldr	r3, [sp, #32]
   4ad50:	cmp	r5, #0
   4ad54:	andne	r3, r3, #1
   4ad58:	moveq	r3, #1
   4ad5c:	cmp	r3, #0
   4ad60:	beq	4ae1c <npth_sleep@plt+0x3572c>
   4ad64:	ldr	r6, [r7, #4]
   4ad68:	ldr	r4, [r6, #4]
   4ad6c:	cmp	r4, #0
   4ad70:	beq	4ae60 <npth_sleep@plt+0x35770>
   4ad74:	str	r4, [r9, #4]
   4ad78:	str	r6, [r9]
   4ad7c:	str	r9, [r6, #4]
   4ad80:	ldr	r3, [r9, #4]
   4ad84:	mov	r4, #0
   4ad88:	str	r9, [r3]
   4ad8c:	mov	r0, r4
   4ad90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ad94:	ldr	r1, [pc, #288]	; 4aebc <npth_sleep@plt+0x357cc>
   4ad98:	mov	r0, r5
   4ad9c:	bl	38288 <npth_sleep@plt+0x22b98>
   4ada0:	cmp	r0, #0
   4ada4:	bne	4ad20 <npth_sleep@plt+0x35630>
   4ada8:	ldr	r1, [pc, #268]	; 4aebc <npth_sleep@plt+0x357cc>
   4adac:	mov	r0, r7
   4adb0:	bl	4ac98 <npth_sleep@plt+0x355a8>
   4adb4:	cmp	r0, #0
   4adb8:	beq	4ad20 <npth_sleep@plt+0x35630>
   4adbc:	ldr	r3, [pc, #252]	; 4aec0 <npth_sleep@plt+0x357d0>
   4adc0:	ldr	r4, [r3]
   4adc4:	lsl	r4, r4, #24
   4adc8:	and	r4, r4, #2130706432	; 0x7f000000
   4adcc:	orr	r4, r4, #88	; 0x58
   4add0:	mov	r0, r5
   4add4:	bl	149dc <gcry_free@plt>
   4add8:	cmp	r6, #0
   4addc:	beq	4adf4 <npth_sleep@plt+0x35704>
   4ade0:	mov	r0, r6
   4ade4:	bl	14f58 <strlen@plt>
   4ade8:	mov	r1, r0
   4adec:	mov	r0, r6
   4adf0:	bl	3d830 <npth_sleep@plt+0x28140>
   4adf4:	mov	r0, r6
   4adf8:	bl	149dc <gcry_free@plt>
   4adfc:	mov	r0, r8
   4ae00:	bl	38d38 <npth_sleep@plt+0x23648>
   4ae04:	mov	r0, r4
   4ae08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ae0c:	str	r9, [r7, #4]
   4ae10:	str	r9, [r7]
   4ae14:	mov	r0, r4
   4ae18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ae1c:	mov	r1, r5
   4ae20:	mov	r0, r7
   4ae24:	bl	4ac98 <npth_sleep@plt+0x355a8>
   4ae28:	subs	r6, r0, #0
   4ae2c:	bne	4ae54 <npth_sleep@plt+0x35764>
   4ae30:	b	4ad64 <npth_sleep@plt+0x35674>
   4ae34:	ldr	r0, [r4, #8]
   4ae38:	cmp	r0, #0
   4ae3c:	beq	4ad74 <npth_sleep@plt+0x35684>
   4ae40:	mov	r1, r5
   4ae44:	bl	38288 <npth_sleep@plt+0x22b98>
   4ae48:	cmp	r0, #0
   4ae4c:	bne	4ad68 <npth_sleep@plt+0x35678>
   4ae50:	mov	r6, r4
   4ae54:	ldr	r4, [r6, #4]
   4ae58:	cmp	r4, #0
   4ae5c:	bne	4ae34 <npth_sleep@plt+0x35744>
   4ae60:	mov	r4, #0
   4ae64:	str	r6, [r9]
   4ae68:	mov	r0, r4
   4ae6c:	str	r9, [r6, #4]
   4ae70:	str	r9, [r7, #4]
   4ae74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ae78:	ldr	r3, [pc, #64]	; 4aec0 <npth_sleep@plt+0x357d0>
   4ae7c:	ldr	r7, [r3]
   4ae80:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4ae84:	subs	r4, r0, #0
   4ae88:	beq	4ad8c <npth_sleep@plt+0x3569c>
   4ae8c:	lsl	r3, r7, #24
   4ae90:	and	r3, r3, #2130706432	; 0x7f000000
   4ae94:	uxth	r4, r4
   4ae98:	orrs	r4, r3, r4
   4ae9c:	bne	4add0 <npth_sleep@plt+0x356e0>
   4aea0:	mov	r0, r4
   4aea4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4aea8:	ldr	r3, [pc, #20]	; 4aec4 <npth_sleep@plt+0x357d4>
   4aeac:	ldr	r2, [pc, #20]	; 4aec8 <npth_sleep@plt+0x357d8>
   4aeb0:	ldr	r1, [pc, #20]	; 4aecc <npth_sleep@plt+0x357dc>
   4aeb4:	ldr	r0, [pc, #20]	; 4aed0 <npth_sleep@plt+0x357e0>
   4aeb8:	bl	156e4 <__assert_fail@plt>
   4aebc:	andeq	fp, r5, r4, asr #12
   4aec0:			; <UNDEFINED> instruction: 0x0006d7bc
   4aec4:	strdeq	fp, [r5], -r0
   4aec8:	andeq	r0, r0, r5, ror #2
   4aecc:	strdeq	fp, [r5], -ip
   4aed0:	andeq	fp, r5, r0, lsr r6
   4aed4:	push	{r4, r5, r6, lr}
   4aed8:	mov	r6, r0
   4aedc:	sub	sp, sp, #8
   4aee0:	mov	r0, r1
   4aee4:	mov	r4, r2
   4aee8:	bl	15684 <gcry_strdup@plt>
   4aeec:	subs	r5, r0, #0
   4aef0:	beq	4af28 <npth_sleep@plt+0x35838>
   4aef4:	mov	r0, r4
   4aef8:	bl	15684 <gcry_strdup@plt>
   4aefc:	subs	r2, r0, #0
   4af00:	beq	4af20 <npth_sleep@plt+0x35830>
   4af04:	mov	r3, #0
   4af08:	mov	r1, r5
   4af0c:	mov	r0, r6
   4af10:	str	r3, [sp]
   4af14:	bl	4ace0 <npth_sleep@plt+0x355f0>
   4af18:	add	sp, sp, #8
   4af1c:	pop	{r4, r5, r6, pc}
   4af20:	mov	r0, r5
   4af24:	bl	149dc <gcry_free@plt>
   4af28:	ldr	r3, [pc, #40]	; 4af58 <npth_sleep@plt+0x35868>
   4af2c:	ldr	r4, [r3]
   4af30:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4af34:	cmp	r0, #0
   4af38:	moveq	r0, #0
   4af3c:	beq	4af18 <npth_sleep@plt+0x35828>
   4af40:	lsl	r4, r4, #24
   4af44:	and	r4, r4, #2130706432	; 0x7f000000
   4af48:	uxth	r0, r0
   4af4c:	orr	r0, r4, r0
   4af50:	add	sp, sp, #8
   4af54:	pop	{r4, r5, r6, pc}
   4af58:			; <UNDEFINED> instruction: 0x0006d7bc
   4af5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4af60:	mov	r9, r0
   4af64:	ldr	sl, [pc, #760]	; 4b264 <npth_sleep@plt+0x35b74>
   4af68:	sub	sp, sp, #28
   4af6c:	cmp	r3, #0
   4af70:	ldr	r0, [sl]
   4af74:	mov	r3, #0
   4af78:	mov	r6, r1
   4af7c:	str	r0, [sp, #20]
   4af80:	mov	r7, r2
   4af84:	str	r3, [sp, #8]
   4af88:	str	r3, [sp, #12]
   4af8c:	str	r3, [sp, #16]
   4af90:	mov	r1, #12
   4af94:	mov	r0, #1
   4af98:	beq	4afbc <npth_sleep@plt+0x358cc>
   4af9c:	bl	150fc <gcry_calloc@plt>
   4afa0:	cmp	r0, #0
   4afa4:	beq	4b1b8 <npth_sleep@plt+0x35ac8>
   4afa8:	ldrb	r3, [r0, #8]
   4afac:	str	r0, [r9]
   4afb0:	orr	r3, r3, #1
   4afb4:	strb	r3, [r0, #8]
   4afb8:	b	4afcc <npth_sleep@plt+0x358dc>
   4afbc:	bl	150fc <gcry_calloc@plt>
   4afc0:	cmp	r0, #0
   4afc4:	str	r0, [r9]
   4afc8:	beq	4b1bc <npth_sleep@plt+0x35acc>
   4afcc:	mov	r5, #0
   4afd0:	cmp	r6, #0
   4afd4:	mov	r8, r5
   4afd8:	movne	r3, #0
   4afdc:	strne	r3, [r6]
   4afe0:	mov	r3, #0
   4afe4:	add	r2, sp, #12
   4afe8:	add	r1, sp, #8
   4afec:	mov	r0, r7
   4aff0:	bl	146f4 <gpgrt_read_line@plt>
   4aff4:	cmp	r0, #0
   4aff8:	ble	4b1ec <npth_sleep@plt+0x35afc>
   4affc:	cmp	r6, #0
   4b000:	ldr	fp, [sp, #8]
   4b004:	ldrne	r3, [r6]
   4b008:	addne	r3, r3, #1
   4b00c:	strne	r3, [r6]
   4b010:	ldrb	r1, [fp]
   4b014:	cmp	r1, #0
   4b018:	beq	4b1b0 <npth_sleep@plt+0x35ac0>
   4b01c:	sub	r0, r1, #32
   4b020:	clz	r0, r0
   4b024:	lsr	r0, r0, #5
   4b028:	cmp	r1, #13
   4b02c:	movne	r3, r0
   4b030:	orreq	r3, r0, #1
   4b034:	sub	r2, r1, #9
   4b038:	cmp	r2, #1
   4b03c:	orrls	r3, r3, #1
   4b040:	cmp	r3, #0
   4b044:	mov	r4, fp
   4b048:	bne	4b078 <npth_sleep@plt+0x35988>
   4b04c:	b	4b104 <npth_sleep@plt+0x35a14>
   4b050:	cmp	r3, #13
   4b054:	cmpne	r3, #32
   4b058:	moveq	r2, #1
   4b05c:	movne	r2, #0
   4b060:	sub	r3, r3, #9
   4b064:	cmp	r3, #1
   4b068:	movhi	r3, r2
   4b06c:	orrls	r3, r2, #1
   4b070:	cmp	r3, #0
   4b074:	beq	4b0e8 <npth_sleep@plt+0x359f8>
   4b078:	ldrb	r3, [r4, #1]!
   4b07c:	cmp	r3, #0
   4b080:	bne	4b050 <npth_sleep@plt+0x35960>
   4b084:	cmp	r5, #0
   4b088:	beq	4b104 <npth_sleep@plt+0x35a14>
   4b08c:	mov	r1, fp
   4b090:	add	r0, sp, #16
   4b094:	bl	38e44 <npth_sleep@plt+0x23754>
   4b098:	cmp	r0, #0
   4b09c:	bne	4afe0 <npth_sleep@plt+0x358f0>
   4b0a0:	ldr	r3, [pc, #448]	; 4b268 <npth_sleep@plt+0x35b78>
   4b0a4:	ldr	r4, [r3]
   4b0a8:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b0ac:	subs	r5, r0, #0
   4b0b0:	beq	4b18c <npth_sleep@plt+0x35a9c>
   4b0b4:	lsl	r3, r4, #24
   4b0b8:	and	r3, r3, #2130706432	; 0x7f000000
   4b0bc:	uxth	r5, r5
   4b0c0:	orr	r5, r3, r5
   4b0c4:	ldr	r0, [sp, #8]
   4b0c8:	bl	15384 <gpgrt_free@plt>
   4b0cc:	cmp	r5, #0
   4b0d0:	beq	4b1e4 <npth_sleep@plt+0x35af4>
   4b0d4:	ldr	r0, [r9]
   4b0d8:	bl	4abcc <npth_sleep@plt+0x354dc>
   4b0dc:	mov	r3, #0
   4b0e0:	str	r3, [r9]
   4b0e4:	b	4b194 <npth_sleep@plt+0x35aa4>
   4b0e8:	cmp	r5, #0
   4b0ec:	beq	4b104 <npth_sleep@plt+0x35a14>
   4b0f0:	cmp	r1, #9
   4b0f4:	movne	r1, r0
   4b0f8:	orreq	r1, r0, #1
   4b0fc:	cmp	r1, #0
   4b100:	bne	4b08c <npth_sleep@plt+0x3599c>
   4b104:	ldr	r3, [sp, #16]
   4b108:	cmp	r3, #0
   4b10c:	beq	4b134 <npth_sleep@plt+0x35a44>
   4b110:	mov	r2, #1
   4b114:	str	r2, [sp]
   4b118:	mov	r1, r5
   4b11c:	mov	r2, #0
   4b120:	ldr	r0, [r9]
   4b124:	bl	4ace0 <npth_sleep@plt+0x355f0>
   4b128:	ldr	fp, [sp, #8]
   4b12c:	subs	r5, r0, #0
   4b130:	bne	4b230 <npth_sleep@plt+0x35b40>
   4b134:	str	r8, [sp, #16]
   4b138:	ldrb	r3, [r4]
   4b13c:	subs	r5, r3, #35	; 0x23
   4b140:	movne	r5, #1
   4b144:	cmp	r3, #0
   4b148:	moveq	r5, #0
   4b14c:	cmp	r5, #0
   4b150:	beq	4b08c <npth_sleep@plt+0x3599c>
   4b154:	mov	r1, #58	; 0x3a
   4b158:	mov	r0, fp
   4b15c:	bl	14fa0 <strchr@plt>
   4b160:	subs	r5, r0, #0
   4b164:	beq	4b21c <npth_sleep@plt+0x35b2c>
   4b168:	mov	r0, r4
   4b16c:	ldrb	r4, [r5, #1]
   4b170:	strb	r8, [r5, #1]
   4b174:	bl	15684 <gcry_strdup@plt>
   4b178:	strb	r4, [r5, #1]
   4b17c:	add	r1, r5, #1
   4b180:	subs	r5, r0, #0
   4b184:	bne	4b090 <npth_sleep@plt+0x359a0>
   4b188:	b	4b0a0 <npth_sleep@plt+0x359b0>
   4b18c:	ldr	r0, [sp, #8]
   4b190:	bl	15384 <gpgrt_free@plt>
   4b194:	ldr	r2, [sp, #20]
   4b198:	ldr	r3, [sl]
   4b19c:	mov	r0, r5
   4b1a0:	cmp	r2, r3
   4b1a4:	bne	4b260 <npth_sleep@plt+0x35b70>
   4b1a8:	add	sp, sp, #28
   4b1ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b1b0:	mov	r4, fp
   4b1b4:	b	4b084 <npth_sleep@plt+0x35994>
   4b1b8:	str	r0, [r9]
   4b1bc:	ldr	r3, [pc, #164]	; 4b268 <npth_sleep@plt+0x35b78>
   4b1c0:	ldr	r5, [r3]
   4b1c4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b1c8:	subs	r3, r0, #0
   4b1cc:	beq	4b1e4 <npth_sleep@plt+0x35af4>
   4b1d0:	lsl	r5, r5, #24
   4b1d4:	and	r5, r5, #2130706432	; 0x7f000000
   4b1d8:	uxth	r3, r3
   4b1dc:	orr	r5, r5, r3
   4b1e0:	b	4b194 <npth_sleep@plt+0x35aa4>
   4b1e4:	mov	r5, #0
   4b1e8:	b	4b194 <npth_sleep@plt+0x35aa4>
   4b1ec:	bne	4b24c <npth_sleep@plt+0x35b5c>
   4b1f0:	ldr	r3, [sp, #16]
   4b1f4:	cmp	r3, #0
   4b1f8:	beq	4b23c <npth_sleep@plt+0x35b4c>
   4b1fc:	mov	ip, #1
   4b200:	mov	r2, r0
   4b204:	mov	r1, r5
   4b208:	str	ip, [sp]
   4b20c:	ldr	r0, [r9]
   4b210:	bl	4ace0 <npth_sleep@plt+0x355f0>
   4b214:	mov	r5, r0
   4b218:	b	4b0c4 <npth_sleep@plt+0x359d4>
   4b21c:	ldr	r3, [pc, #68]	; 4b268 <npth_sleep@plt+0x35b78>
   4b220:	ldr	r5, [r3]
   4b224:	lsl	r5, r5, #24
   4b228:	and	r5, r5, #2130706432	; 0x7f000000
   4b22c:	orr	r5, r5, #55	; 0x37
   4b230:	mov	r0, fp
   4b234:	bl	15384 <gpgrt_free@plt>
   4b238:	b	4b0d4 <npth_sleep@plt+0x359e4>
   4b23c:	ldr	r0, [sp, #8]
   4b240:	mov	r5, r3
   4b244:	bl	15384 <gpgrt_free@plt>
   4b248:	b	4b194 <npth_sleep@plt+0x35aa4>
   4b24c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b250:	subs	r5, r0, #0
   4b254:	beq	4b18c <npth_sleep@plt+0x35a9c>
   4b258:	uxth	r5, r5
   4b25c:	b	4b0c4 <npth_sleep@plt+0x359d4>
   4b260:	bl	14a60 <__stack_chk_fail@plt>
   4b264:	andeq	ip, r6, r8, lsr r8
   4b268:			; <UNDEFINED> instruction: 0x0006d7bc
   4b26c:	push	{r4, r5, r6, r7, r8, lr}
   4b270:	mov	r6, r0
   4b274:	mov	r0, r1
   4b278:	mov	r4, r1
   4b27c:	mov	r7, r2
   4b280:	bl	4a92c <npth_sleep@plt+0x3523c>
   4b284:	cmp	r0, #0
   4b288:	beq	4b2f8 <npth_sleep@plt+0x35c08>
   4b28c:	mov	r1, r4
   4b290:	mov	r0, r6
   4b294:	bl	4ac98 <npth_sleep@plt+0x355a8>
   4b298:	subs	r5, r0, #0
   4b29c:	beq	4b328 <npth_sleep@plt+0x35c38>
   4b2a0:	mov	r0, r7
   4b2a4:	bl	15684 <gcry_strdup@plt>
   4b2a8:	subs	r6, r0, #0
   4b2ac:	beq	4b300 <npth_sleep@plt+0x35c10>
   4b2b0:	ldr	r0, [r5, #12]
   4b2b4:	bl	38d38 <npth_sleep@plt+0x23648>
   4b2b8:	ldr	r4, [r5, #16]
   4b2bc:	mov	r3, #0
   4b2c0:	cmp	r4, r3
   4b2c4:	str	r3, [r5, #12]
   4b2c8:	beq	4b2e4 <npth_sleep@plt+0x35bf4>
   4b2cc:	mov	r0, r4
   4b2d0:	bl	14f58 <strlen@plt>
   4b2d4:	mov	r1, r0
   4b2d8:	mov	r0, r4
   4b2dc:	bl	3d830 <npth_sleep@plt+0x28140>
   4b2e0:	ldr	r4, [r5, #16]
   4b2e4:	mov	r0, r4
   4b2e8:	bl	149dc <gcry_free@plt>
   4b2ec:	str	r6, [r5, #16]
   4b2f0:	mov	r0, #0
   4b2f4:	pop	{r4, r5, r6, r7, r8, pc}
   4b2f8:	mov	r0, #88	; 0x58
   4b2fc:	pop	{r4, r5, r6, r7, r8, pc}
   4b300:	ldr	r3, [pc, #52]	; 4b33c <npth_sleep@plt+0x35c4c>
   4b304:	ldr	r4, [r3]
   4b308:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b30c:	cmp	r0, #0
   4b310:	popeq	{r4, r5, r6, r7, r8, pc}
   4b314:	lsl	r4, r4, #24
   4b318:	and	r4, r4, #2130706432	; 0x7f000000
   4b31c:	uxth	r0, r0
   4b320:	orr	r0, r4, r0
   4b324:	pop	{r4, r5, r6, r7, r8, pc}
   4b328:	mov	r2, r7
   4b32c:	mov	r1, r4
   4b330:	mov	r0, r6
   4b334:	pop	{r4, r5, r6, r7, r8, lr}
   4b338:	b	4aed4 <npth_sleep@plt+0x357e4>
   4b33c:			; <UNDEFINED> instruction: 0x0006d7bc
   4b340:	ldr	r0, [r0, #4]
   4b344:	cmp	r0, #0
   4b348:	bxeq	lr
   4b34c:	ldr	r3, [r0, #8]
   4b350:	cmp	r3, #0
   4b354:	beq	4b340 <npth_sleep@plt+0x35c50>
   4b358:	bx	lr
   4b35c:	push	{r4, r5, r6, lr}
   4b360:	ldr	r4, [r0, #4]
   4b364:	cmp	r4, #0
   4b368:	beq	4b398 <npth_sleep@plt+0x35ca8>
   4b36c:	mov	r5, r1
   4b370:	ldr	r3, [r4, #8]
   4b374:	mov	r1, r5
   4b378:	subs	r0, r3, #0
   4b37c:	beq	4b38c <npth_sleep@plt+0x35c9c>
   4b380:	bl	38288 <npth_sleep@plt+0x22b98>
   4b384:	cmp	r0, #0
   4b388:	beq	4b39c <npth_sleep@plt+0x35cac>
   4b38c:	ldr	r4, [r4, #4]
   4b390:	cmp	r4, #0
   4b394:	bne	4b370 <npth_sleep@plt+0x35c80>
   4b398:	mov	r4, #0
   4b39c:	mov	r0, r4
   4b3a0:	pop	{r4, r5, r6, pc}
   4b3a4:	ldrb	r3, [r0, #8]
   4b3a8:	push	{r4, r5, r6, lr}
   4b3ac:	tst	r3, #1
   4b3b0:	bne	4b3cc <npth_sleep@plt+0x35cdc>
   4b3b4:	ldr	r3, [pc, #108]	; 4b428 <npth_sleep@plt+0x35d38>
   4b3b8:	ldr	r0, [r3]
   4b3bc:	lsl	r0, r0, #24
   4b3c0:	and	r0, r0, #2130706432	; 0x7f000000
   4b3c4:	orr	r0, r0, #181	; 0xb5
   4b3c8:	pop	{r4, r5, r6, pc}
   4b3cc:	mov	r4, r1
   4b3d0:	ldr	r1, [pc, #84]	; 4b42c <npth_sleep@plt+0x35d3c>
   4b3d4:	bl	4ac98 <npth_sleep@plt+0x355a8>
   4b3d8:	subs	r6, r0, #0
   4b3dc:	beq	4b3b4 <npth_sleep@plt+0x35cc4>
   4b3e0:	ldr	r5, [r6, #16]
   4b3e4:	cmp	r5, #0
   4b3e8:	beq	4b40c <npth_sleep@plt+0x35d1c>
   4b3ec:	mov	r0, r5
   4b3f0:	bl	14f58 <strlen@plt>
   4b3f4:	mov	r2, r5
   4b3f8:	mov	r1, #0
   4b3fc:	mov	r3, r0
   4b400:	mov	r0, r4
   4b404:	pop	{r4, r5, r6, lr}
   4b408:	b	14934 <gcry_sexp_sscan@plt>
   4b40c:	add	r1, r6, #16
   4b410:	add	r0, r6, #12
   4b414:	bl	4aa44 <npth_sleep@plt+0x35354>
   4b418:	cmp	r0, #0
   4b41c:	popne	{r4, r5, r6, pc}
   4b420:	ldr	r5, [r6, #16]
   4b424:	b	4b3ec <npth_sleep@plt+0x35cfc>
   4b428:			; <UNDEFINED> instruction: 0x0006d7bc
   4b42c:	andeq	fp, r5, r4, asr #12
   4b430:	ldrb	r3, [r0, #8]
   4b434:	push	{r4, r5, r6, r7, r8, lr}
   4b438:	tst	r3, #1
   4b43c:	bne	4b45c <npth_sleep@plt+0x35d6c>
   4b440:	ldr	r3, [pc, #576]	; 4b688 <npth_sleep@plt+0x35f98>
   4b444:	ldr	r5, [r3]
   4b448:	lsl	r5, r5, #24
   4b44c:	and	r5, r5, #2130706432	; 0x7f000000
   4b450:	orr	r5, r5, #181	; 0xb5
   4b454:	mov	r0, r5
   4b458:	pop	{r4, r5, r6, r7, r8, pc}
   4b45c:	mov	r3, #0
   4b460:	mov	r7, r1
   4b464:	mov	r2, r3
   4b468:	mov	r1, #3
   4b46c:	mov	r5, r0
   4b470:	mov	r0, r7
   4b474:	bl	14c70 <gcry_sexp_sprint@plt>
   4b478:	mov	r8, r0
   4b47c:	bl	146d0 <gcry_malloc@plt>
   4b480:	subs	r4, r0, #0
   4b484:	beq	4b650 <npth_sleep@plt+0x35f60>
   4b488:	mov	r0, r8
   4b48c:	bl	146d0 <gcry_malloc@plt>
   4b490:	subs	r6, r0, #0
   4b494:	beq	4b648 <npth_sleep@plt+0x35f58>
   4b498:	mov	r3, r8
   4b49c:	mov	r2, r4
   4b4a0:	mov	r1, #3
   4b4a4:	mov	r0, r7
   4b4a8:	bl	14c70 <gcry_sexp_sprint@plt>
   4b4ac:	mov	r0, r4
   4b4b0:	bl	14f58 <strlen@plt>
   4b4b4:	subs	r3, r0, #1
   4b4b8:	beq	4b680 <npth_sleep@plt+0x35f90>
   4b4bc:	ldrb	r3, [r4, r3]
   4b4c0:	cmp	r3, #13
   4b4c4:	cmpne	r3, #32
   4b4c8:	moveq	r2, #1
   4b4cc:	movne	r2, #0
   4b4d0:	sub	r3, r3, #9
   4b4d4:	cmp	r3, #1
   4b4d8:	movhi	r3, r2
   4b4dc:	orrls	r3, r2, #1
   4b4e0:	cmp	r3, #0
   4b4e4:	beq	4b53c <npth_sleep@plt+0x35e4c>
   4b4e8:	sub	r1, r0, #2
   4b4ec:	add	r1, r4, r1
   4b4f0:	add	r0, r4, r0
   4b4f4:	mov	ip, #0
   4b4f8:	b	4b528 <npth_sleep@plt+0x35e38>
   4b4fc:	ldrb	r3, [r1], #-1
   4b500:	cmp	r3, #13
   4b504:	cmpne	r3, #32
   4b508:	moveq	r2, #1
   4b50c:	movne	r2, #0
   4b510:	sub	r3, r3, #9
   4b514:	cmp	r3, #1
   4b518:	movhi	r3, r2
   4b51c:	orrls	r3, r2, #1
   4b520:	cmp	r3, #0
   4b524:	beq	4b534 <npth_sleep@plt+0x35e44>
   4b528:	cmp	r1, r4
   4b52c:	strb	ip, [r0, #-1]!
   4b530:	bne	4b4fc <npth_sleep@plt+0x35e0c>
   4b534:	mov	r0, r4
   4b538:	bl	14f58 <strlen@plt>
   4b53c:	cmp	r0, #0
   4b540:	beq	4b678 <npth_sleep@plt+0x35f88>
   4b544:	sub	ip, r4, #1
   4b548:	mov	r2, r6
   4b54c:	mov	r1, #0
   4b550:	b	4b5ac <npth_sleep@plt+0x35ebc>
   4b554:	and	lr, r3, #251	; 0xfb
   4b558:	cmp	lr, #9
   4b55c:	bne	4b604 <npth_sleep@plt+0x35f14>
   4b560:	cmp	r1, #0
   4b564:	beq	4b604 <npth_sleep@plt+0x35f14>
   4b568:	ldrb	lr, [ip, #-1]
   4b56c:	cmp	lr, #32
   4b570:	cmpne	lr, #13
   4b574:	moveq	r7, #1
   4b578:	movne	r7, #0
   4b57c:	sub	r8, lr, #9
   4b580:	cmp	r8, #1
   4b584:	orrls	r7, r7, #1
   4b588:	sub	lr, lr, #40	; 0x28
   4b58c:	cmp	lr, #1
   4b590:	movhi	lr, r7
   4b594:	orrls	lr, r7, #1
   4b598:	cmp	lr, #0
   4b59c:	beq	4b604 <npth_sleep@plt+0x35f14>
   4b5a0:	add	r1, r1, #1
   4b5a4:	cmp	r1, r0
   4b5a8:	bcs	4b614 <npth_sleep@plt+0x35f24>
   4b5ac:	ldrb	r3, [ip, #1]!
   4b5b0:	cmp	r3, #10
   4b5b4:	cmpne	r3, #32
   4b5b8:	bne	4b554 <npth_sleep@plt+0x35e64>
   4b5bc:	cmp	r1, #0
   4b5c0:	beq	4b5fc <npth_sleep@plt+0x35f0c>
   4b5c4:	ldrb	lr, [ip, #-1]
   4b5c8:	cmp	lr, #13
   4b5cc:	cmpne	lr, #32
   4b5d0:	moveq	r7, #1
   4b5d4:	movne	r7, #0
   4b5d8:	sub	r8, lr, #9
   4b5dc:	cmp	r8, #1
   4b5e0:	orrls	r7, r7, #1
   4b5e4:	sub	lr, lr, #40	; 0x28
   4b5e8:	cmp	lr, #1
   4b5ec:	movhi	lr, r7
   4b5f0:	orrls	lr, r7, #1
   4b5f4:	cmp	lr, #0
   4b5f8:	bne	4b5a0 <npth_sleep@plt+0x35eb0>
   4b5fc:	cmp	r3, #10
   4b600:	moveq	r3, #32
   4b604:	add	r1, r1, #1
   4b608:	cmp	r1, r0
   4b60c:	strb	r3, [r2], #1
   4b610:	bcc	4b5ac <npth_sleep@plt+0x35ebc>
   4b614:	mov	r3, #0
   4b618:	strb	r3, [r2]
   4b61c:	ldr	r1, [pc, #104]	; 4b68c <npth_sleep@plt+0x35f9c>
   4b620:	mov	r2, r6
   4b624:	mov	r0, r5
   4b628:	bl	4b26c <npth_sleep@plt+0x35b7c>
   4b62c:	mov	r5, r0
   4b630:	mov	r0, r4
   4b634:	bl	149dc <gcry_free@plt>
   4b638:	mov	r0, r6
   4b63c:	bl	149dc <gcry_free@plt>
   4b640:	mov	r0, r5
   4b644:	pop	{r4, r5, r6, r7, r8, pc}
   4b648:	mov	r0, r4
   4b64c:	bl	149dc <gcry_free@plt>
   4b650:	ldr	r3, [pc, #48]	; 4b688 <npth_sleep@plt+0x35f98>
   4b654:	ldr	r5, [r3]
   4b658:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b65c:	cmp	r0, #0
   4b660:	moveq	r5, #0
   4b664:	lslne	r5, r5, #24
   4b668:	andne	r5, r5, #2130706432	; 0x7f000000
   4b66c:	uxthne	r0, r0
   4b670:	orrne	r5, r5, r0
   4b674:	b	4b454 <npth_sleep@plt+0x35d64>
   4b678:	mov	r2, r6
   4b67c:	b	4b614 <npth_sleep@plt+0x35f24>
   4b680:	mov	r0, #1
   4b684:	b	4b544 <npth_sleep@plt+0x35e54>
   4b688:			; <UNDEFINED> instruction: 0x0006d7bc
   4b68c:	andeq	fp, r5, r4, asr #12
   4b690:	mov	r3, #0
   4b694:	b	4af5c <npth_sleep@plt+0x3586c>
   4b698:	mov	r3, #1
   4b69c:	b	4af5c <npth_sleep@plt+0x3586c>
   4b6a0:	ldr	r3, [pc, #620]	; 4b914 <npth_sleep@plt+0x36224>
   4b6a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b6a8:	sub	sp, sp, #100	; 0x64
   4b6ac:	ldr	r6, [r0]
   4b6b0:	ldr	r3, [r3]
   4b6b4:	cmp	r6, #0
   4b6b8:	str	r3, [sp, #92]	; 0x5c
   4b6bc:	beq	4b728 <npth_sleep@plt+0x36038>
   4b6c0:	ldr	sl, [pc, #592]	; 4b918 <npth_sleep@plt+0x36228>
   4b6c4:	mov	r8, r1
   4b6c8:	ldr	r0, [r6, #8]
   4b6cc:	cmp	r0, #0
   4b6d0:	beq	4b6dc <npth_sleep@plt+0x35fec>
   4b6d4:	mov	r1, r8
   4b6d8:	bl	15228 <gpgrt_fputs@plt>
   4b6dc:	ldr	r3, [r6, #12]
   4b6e0:	cmp	r3, #0
   4b6e4:	mov	r4, r3
   4b6e8:	beq	4b74c <npth_sleep@plt+0x3605c>
   4b6ec:	cmp	r4, #0
   4b6f0:	beq	4b70c <npth_sleep@plt+0x3601c>
   4b6f4:	add	r0, r4, #8
   4b6f8:	mov	r1, r8
   4b6fc:	bl	15228 <gpgrt_fputs@plt>
   4b700:	ldr	r4, [r4]
   4b704:	cmp	r4, #0
   4b708:	bne	4b6f4 <npth_sleep@plt+0x36004>
   4b70c:	mov	r0, r8
   4b710:	bl	14ac0 <gpgrt_ferror@plt>
   4b714:	cmp	r0, #0
   4b718:	bne	4b8e8 <npth_sleep@plt+0x361f8>
   4b71c:	ldr	r6, [r6, #4]
   4b720:	cmp	r6, #0
   4b724:	bne	4b6c8 <npth_sleep@plt+0x35fd8>
   4b728:	mov	r4, #0
   4b72c:	ldr	r3, [pc, #480]	; 4b914 <npth_sleep@plt+0x36224>
   4b730:	ldr	r2, [sp, #92]	; 0x5c
   4b734:	mov	r0, r4
   4b738:	ldr	r3, [r3]
   4b73c:	cmp	r2, r3
   4b740:	bne	4b910 <npth_sleep@plt+0x36220>
   4b744:	add	sp, sp, #100	; 0x64
   4b748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b74c:	ldr	fp, [r6, #16]
   4b750:	str	r3, [sp, #12]
   4b754:	mov	r0, fp
   4b758:	bl	14f58 <strlen@plt>
   4b75c:	subs	r5, r0, #0
   4b760:	beq	4b6ec <npth_sleep@plt+0x35ffc>
   4b764:	ldr	r3, [sp, #12]
   4b768:	add	r9, r6, #12
   4b76c:	mov	r7, r3
   4b770:	cmp	r3, #0
   4b774:	beq	4b7f8 <npth_sleep@plt+0x36108>
   4b778:	mov	r0, #70	; 0x46
   4b77c:	cmp	r0, r5
   4b780:	bcc	4b814 <npth_sleep@plt+0x36124>
   4b784:	add	r7, fp, r7
   4b788:	mov	r3, r5
   4b78c:	mov	r2, sl
   4b790:	mov	r1, #73	; 0x49
   4b794:	str	r7, [sp]
   4b798:	add	r0, sp, #16
   4b79c:	bl	15264 <gpgrt_snprintf@plt>
   4b7a0:	add	r1, sp, #16
   4b7a4:	mov	r0, r9
   4b7a8:	bl	38e44 <npth_sleep@plt+0x23754>
   4b7ac:	cmp	r0, #0
   4b7b0:	bne	4b7f0 <npth_sleep@plt+0x36100>
   4b7b4:	ldr	r3, [pc, #352]	; 4b91c <npth_sleep@plt+0x3622c>
   4b7b8:	ldr	r4, [r3]
   4b7bc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b7c0:	cmp	r0, #0
   4b7c4:	beq	4b7f0 <npth_sleep@plt+0x36100>
   4b7c8:	lsl	r3, r4, #24
   4b7cc:	and	r3, r3, #2130706432	; 0x7f000000
   4b7d0:	uxth	r0, r0
   4b7d4:	orrs	r4, r3, r0
   4b7d8:	beq	4b7f0 <npth_sleep@plt+0x36100>
   4b7dc:	ldr	r0, [r6, #12]
   4b7e0:	bl	38d38 <npth_sleep@plt+0x23648>
   4b7e4:	mov	r3, #0
   4b7e8:	str	r3, [r6, #12]
   4b7ec:	b	4b72c <npth_sleep@plt+0x3603c>
   4b7f0:	ldr	r4, [r6, #12]
   4b7f4:	b	4b6ec <npth_sleep@plt+0x35ffc>
   4b7f8:	ldr	r0, [r6, #8]
   4b7fc:	bl	14f58 <strlen@plt>
   4b800:	cmp	r0, #69	; 0x45
   4b804:	rsbls	r0, r0, #70	; 0x46
   4b808:	bhi	4b778 <npth_sleep@plt+0x36088>
   4b80c:	cmp	r0, r5
   4b810:	bcs	4b784 <npth_sleep@plt+0x36094>
   4b814:	sub	r4, r0, #1
   4b818:	add	r1, fp, r4
   4b81c:	ldrb	r2, [fp, r4]
   4b820:	cmp	r2, #32
   4b824:	cmpne	r2, #13
   4b828:	moveq	r3, #1
   4b82c:	movne	r3, #0
   4b830:	sub	r2, r2, #9
   4b834:	cmp	r2, #1
   4b838:	orrls	r3, r3, #1
   4b83c:	cmp	r7, #0
   4b840:	bne	4b8dc <npth_sleep@plt+0x361ec>
   4b844:	cmp	r3, #0
   4b848:	bne	4b890 <npth_sleep@plt+0x361a0>
   4b84c:	mov	ip, #2
   4b850:	mvn	lr, fp
   4b854:	add	r4, lr, r1
   4b858:	ldrb	r2, [r1, #-1]!
   4b85c:	cmp	r2, #13
   4b860:	cmpne	r2, #32
   4b864:	moveq	r3, #1
   4b868:	movne	r3, #0
   4b86c:	sub	r2, r2, #9
   4b870:	cmp	r2, #1
   4b874:	movhi	r2, r3
   4b878:	orrls	r2, r3, #1
   4b87c:	cmp	ip, #29
   4b880:	bhi	4b8d8 <npth_sleep@plt+0x361e8>
   4b884:	cmp	r2, #0
   4b888:	add	ip, ip, #1
   4b88c:	beq	4b854 <npth_sleep@plt+0x36164>
   4b890:	add	fp, fp, r7
   4b894:	mov	r3, r4
   4b898:	mov	r2, sl
   4b89c:	mov	r1, #73	; 0x49
   4b8a0:	str	fp, [sp]
   4b8a4:	add	r0, sp, #16
   4b8a8:	bl	15264 <gpgrt_snprintf@plt>
   4b8ac:	add	r1, sp, #16
   4b8b0:	mov	r0, r9
   4b8b4:	bl	38e44 <npth_sleep@plt+0x23754>
   4b8b8:	cmp	r0, #0
   4b8bc:	beq	4b7b4 <npth_sleep@plt+0x360c4>
   4b8c0:	subs	r5, r5, r4
   4b8c4:	add	r7, r7, r4
   4b8c8:	beq	4b7f0 <npth_sleep@plt+0x36100>
   4b8cc:	ldr	r3, [r6, #12]
   4b8d0:	ldr	fp, [r6, #16]
   4b8d4:	b	4b770 <npth_sleep@plt+0x36080>
   4b8d8:	mov	r3, r2
   4b8dc:	cmp	r3, #0
   4b8e0:	moveq	r4, r0
   4b8e4:	b	4b890 <npth_sleep@plt+0x361a0>
   4b8e8:	ldr	r3, [pc, #44]	; 4b91c <npth_sleep@plt+0x3622c>
   4b8ec:	ldr	r4, [r3]
   4b8f0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b8f4:	cmp	r0, #0
   4b8f8:	beq	4b728 <npth_sleep@plt+0x36038>
   4b8fc:	lsl	r4, r4, #24
   4b900:	and	r3, r4, #2130706432	; 0x7f000000
   4b904:	uxth	r0, r0
   4b908:	orr	r4, r3, r0
   4b90c:	b	4b72c <npth_sleep@plt+0x3603c>
   4b910:	bl	14a60 <__stack_chk_fail@plt>
   4b914:	andeq	ip, r6, r8, lsr r8
   4b918:	andeq	fp, r5, ip, asr #12
   4b91c:			; <UNDEFINED> instruction: 0x0006d7bc
   4b920:	push	{r4, r5, r6, r7, r8, lr}
   4b924:	mov	r6, r1
   4b928:	mov	r7, r2
   4b92c:	mov	r4, r3
   4b930:	mov	r5, r0
   4b934:	bl	1524c <pipe@plt>
   4b938:	cmn	r0, #1
   4b93c:	beq	4b980 <npth_sleep@plt+0x36290>
   4b940:	cmp	r7, #0
   4b944:	ldreq	r3, [pc, #256]	; 4ba4c <npth_sleep@plt+0x3635c>
   4b948:	ldreq	r1, [pc, #256]	; 4ba50 <npth_sleep@plt+0x36360>
   4b94c:	ldreq	r0, [r5]
   4b950:	ldrne	r1, [pc, #252]	; 4ba54 <npth_sleep@plt+0x36364>
   4b954:	ldrne	r3, [pc, #252]	; 4ba58 <npth_sleep@plt+0x36368>
   4b958:	ldrne	r0, [r5, #4]
   4b95c:	cmp	r4, #0
   4b960:	moveq	r1, r3
   4b964:	bl	14d60 <gpgrt_fdopen@plt>
   4b968:	cmp	r0, #0
   4b96c:	str	r0, [r6]
   4b970:	movne	r4, #0
   4b974:	beq	4b9e4 <npth_sleep@plt+0x362f4>
   4b978:	mov	r0, r4
   4b97c:	pop	{r4, r5, r6, r7, r8, pc}
   4b980:	ldr	r3, [pc, #212]	; 4ba5c <npth_sleep@plt+0x3636c>
   4b984:	ldr	r7, [r3]
   4b988:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b98c:	mov	r2, #5
   4b990:	ldr	r1, [pc, #200]	; 4ba60 <npth_sleep@plt+0x36370>
   4b994:	subs	r4, r0, #0
   4b998:	lslne	r7, r7, #24
   4b99c:	uxthne	r4, r4
   4b9a0:	andne	r7, r7, #2130706432	; 0x7f000000
   4b9a4:	mov	r0, #0
   4b9a8:	orrne	r4, r7, r4
   4b9ac:	bl	14a3c <dcgettext@plt>
   4b9b0:	mov	r7, r0
   4b9b4:	mov	r0, r4
   4b9b8:	bl	15408 <gpg_strerror@plt>
   4b9bc:	mov	r1, r0
   4b9c0:	mov	r0, r7
   4b9c4:	bl	3d484 <npth_sleep@plt+0x27d94>
   4b9c8:	mvn	r3, #0
   4b9cc:	mov	r2, #0
   4b9d0:	str	r3, [r5, #4]
   4b9d4:	str	r3, [r5]
   4b9d8:	mov	r0, r4
   4b9dc:	str	r2, [r6]
   4b9e0:	pop	{r4, r5, r6, r7, r8, pc}
   4b9e4:	ldr	r3, [pc, #112]	; 4ba5c <npth_sleep@plt+0x3636c>
   4b9e8:	ldr	r6, [r3]
   4b9ec:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4b9f0:	mov	r2, #5
   4b9f4:	ldr	r1, [pc, #104]	; 4ba64 <npth_sleep@plt+0x36374>
   4b9f8:	subs	r4, r0, #0
   4b9fc:	lslne	r6, r6, #24
   4ba00:	andne	r6, r6, #2130706432	; 0x7f000000
   4ba04:	uxthne	r4, r4
   4ba08:	mov	r0, #0
   4ba0c:	orrne	r4, r6, r4
   4ba10:	bl	14a3c <dcgettext@plt>
   4ba14:	mov	r6, r0
   4ba18:	mov	r0, r4
   4ba1c:	bl	15408 <gpg_strerror@plt>
   4ba20:	mov	r1, r0
   4ba24:	mov	r0, r6
   4ba28:	bl	3d484 <npth_sleep@plt+0x27d94>
   4ba2c:	ldr	r0, [r5]
   4ba30:	bl	15660 <close@plt>
   4ba34:	ldr	r0, [r5, #4]
   4ba38:	bl	15660 <close@plt>
   4ba3c:	mvn	r3, #0
   4ba40:	str	r3, [r5, #4]
   4ba44:	str	r3, [r5]
   4ba48:	b	4b978 <npth_sleep@plt+0x36288>
   4ba4c:	andeq	r7, r5, r0, asr pc
   4ba50:	andeq	fp, r5, ip, asr r6
   4ba54:	andeq	fp, r5, r8, ror #12
   4ba58:	andeq	r5, r5, r4, lsl #16
   4ba5c:			; <UNDEFINED> instruction: 0x0006d7bc
   4ba60:	andeq	fp, r5, r4, ror r6
   4ba64:	muleq	r5, r0, r6
   4ba68:	push	{r4, r5, r6, lr}
   4ba6c:	mov	r4, r0
   4ba70:	bl	1524c <pipe@plt>
   4ba74:	cmn	r0, #1
   4ba78:	beq	4ba84 <npth_sleep@plt+0x36394>
   4ba7c:	mov	r0, #0
   4ba80:	pop	{r4, r5, r6, pc}
   4ba84:	ldr	r3, [pc, #40]	; 4bab4 <npth_sleep@plt+0x363c4>
   4ba88:	ldr	r5, [r3]
   4ba8c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4ba90:	mvn	r3, #0
   4ba94:	str	r3, [r4, #4]
   4ba98:	str	r3, [r4]
   4ba9c:	cmp	r0, #0
   4baa0:	lslne	r5, r5, #24
   4baa4:	andne	r5, r5, #2130706432	; 0x7f000000
   4baa8:	uxthne	r0, r0
   4baac:	orrne	r0, r5, r0
   4bab0:	pop	{r4, r5, r6, pc}
   4bab4:			; <UNDEFINED> instruction: 0x0006d7bc
   4bab8:	push	{r4, r5, r6, lr}
   4babc:	sub	sp, sp, #24
   4bac0:	ldr	r6, [pc, #248]	; 4bbc0 <npth_sleep@plt+0x364d0>
   4bac4:	ldr	r0, [pc, #248]	; 4bbc4 <npth_sleep@plt+0x364d4>
   4bac8:	ldr	r3, [r6]
   4bacc:	str	r3, [sp, #20]
   4bad0:	bl	14d0c <opendir@plt>
   4bad4:	subs	r5, r0, #0
   4bad8:	mvnne	r4, #0
   4badc:	beq	4bb54 <npth_sleep@plt+0x36464>
   4bae0:	mov	r0, r5
   4bae4:	bl	153d8 <readdir64@plt>
   4bae8:	cmp	r0, #0
   4baec:	beq	4bb28 <npth_sleep@plt+0x36438>
   4baf0:	ldrb	r3, [r0, #19]
   4baf4:	sub	r3, r3, #48	; 0x30
   4baf8:	cmp	r3, #9
   4bafc:	bhi	4bae0 <npth_sleep@plt+0x363f0>
   4bb00:	mov	r2, #10
   4bb04:	mov	r1, #0
   4bb08:	add	r0, r0, #19
   4bb0c:	bl	14784 <strtol@plt>
   4bb10:	cmp	r4, r0
   4bb14:	movlt	r4, r0
   4bb18:	mov	r0, r5
   4bb1c:	bl	153d8 <readdir64@plt>
   4bb20:	cmp	r0, #0
   4bb24:	bne	4baf0 <npth_sleep@plt+0x36400>
   4bb28:	mov	r0, r5
   4bb2c:	bl	1569c <closedir@plt>
   4bb30:	cmn	r4, #1
   4bb34:	addne	r0, r4, #1
   4bb38:	beq	4bb54 <npth_sleep@plt+0x36464>
   4bb3c:	ldr	r2, [sp, #20]
   4bb40:	ldr	r3, [r6]
   4bb44:	cmp	r2, r3
   4bb48:	bne	4bbbc <npth_sleep@plt+0x364cc>
   4bb4c:	add	sp, sp, #24
   4bb50:	pop	{r4, r5, r6, pc}
   4bb54:	mov	r4, sp
   4bb58:	mov	r1, r4
   4bb5c:	mov	r0, #7
   4bb60:	bl	14acc <getrlimit64@plt>
   4bb64:	cmp	r0, #0
   4bb68:	bne	4bb84 <npth_sleep@plt+0x36494>
   4bb6c:	ldr	r0, [sp, #8]
   4bb70:	cmn	r0, #1
   4bb74:	beq	4bb84 <npth_sleep@plt+0x36494>
   4bb78:	cmn	r0, #-2147483647	; 0x80000001
   4bb7c:	moveq	r0, #256	; 0x100
   4bb80:	b	4bb3c <npth_sleep@plt+0x3644c>
   4bb84:	mov	r1, r4
   4bb88:	mov	r0, #7
   4bb8c:	bl	14acc <getrlimit64@plt>
   4bb90:	cmp	r0, #0
   4bb94:	bne	4bba4 <npth_sleep@plt+0x364b4>
   4bb98:	ldr	r0, [sp, #8]
   4bb9c:	cmn	r0, #1
   4bba0:	bne	4bb78 <npth_sleep@plt+0x36488>
   4bba4:	mov	r0, #4
   4bba8:	bl	14a84 <sysconf@plt>
   4bbac:	cmp	r0, #0
   4bbb0:	bge	4bb78 <npth_sleep@plt+0x36488>
   4bbb4:	mov	r0, #20
   4bbb8:	b	4bb3c <npth_sleep@plt+0x3644c>
   4bbbc:	bl	14a60 <__stack_chk_fail@plt>
   4bbc0:	andeq	ip, r6, r8, lsr r8
   4bbc4:			; <UNDEFINED> instruction: 0x0005b6b8
   4bbc8:	push	{r4, r5, r6, r7, r8, lr}
   4bbcc:	mov	r6, r1
   4bbd0:	mov	r4, r0
   4bbd4:	bl	4bab8 <npth_sleep@plt+0x363c8>
   4bbd8:	cmp	r6, #0
   4bbdc:	mov	r7, r0
   4bbe0:	beq	4bc54 <npth_sleep@plt+0x36564>
   4bbe4:	cmp	r0, r4
   4bbe8:	movgt	r5, #0
   4bbec:	ble	4bc3c <npth_sleep@plt+0x3654c>
   4bbf0:	ldr	r3, [r6, r5, lsl #2]
   4bbf4:	add	r2, r6, r5, lsl #2
   4bbf8:	cmn	r3, #1
   4bbfc:	beq	4bc28 <npth_sleep@plt+0x36538>
   4bc00:	cmp	r3, r4
   4bc04:	movne	r0, r5
   4bc08:	bne	4bc18 <npth_sleep@plt+0x36528>
   4bc0c:	b	4bc48 <npth_sleep@plt+0x36558>
   4bc10:	cmp	r3, r4
   4bc14:	beq	4bc4c <npth_sleep@plt+0x3655c>
   4bc18:	ldr	r3, [r2, #4]!
   4bc1c:	add	r0, r0, #1
   4bc20:	cmn	r3, #1
   4bc24:	bne	4bc10 <npth_sleep@plt+0x36520>
   4bc28:	mov	r0, r4
   4bc2c:	bl	15660 <close@plt>
   4bc30:	add	r4, r4, #1
   4bc34:	cmp	r7, r4
   4bc38:	bne	4bbf0 <npth_sleep@plt+0x36500>
   4bc3c:	mov	r0, #0
   4bc40:	pop	{r4, r5, r6, r7, r8, lr}
   4bc44:	b	153b4 <gpg_err_set_errno@plt>
   4bc48:	mov	r0, r5
   4bc4c:	add	r5, r0, #1
   4bc50:	b	4bc30 <npth_sleep@plt+0x36540>
   4bc54:	cmp	r0, r4
   4bc58:	ble	4bc3c <npth_sleep@plt+0x3654c>
   4bc5c:	mov	r0, r4
   4bc60:	add	r4, r4, #1
   4bc64:	bl	15660 <close@plt>
   4bc68:	cmp	r7, r4
   4bc6c:	bne	4bc5c <npth_sleep@plt+0x3656c>
   4bc70:	mov	r0, #0
   4bc74:	pop	{r4, r5, r6, r7, r8, lr}
   4bc78:	b	153b4 <gpg_err_set_errno@plt>
   4bc7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bc80:	sub	sp, sp, #20
   4bc84:	ldr	lr, [pc, #444]	; 4be48 <npth_sleep@plt+0x36758>
   4bc88:	mov	r8, r2
   4bc8c:	ldr	ip, [sp, #56]	; 0x38
   4bc90:	ldr	r2, [lr]
   4bc94:	subs	r4, r1, #0
   4bc98:	mov	r5, r0
   4bc9c:	str	r8, [sp]
   4bca0:	str	r3, [sp, #4]
   4bca4:	str	r2, [sp, #12]
   4bca8:	str	ip, [sp, #8]
   4bcac:	ldr	r7, [sp, #60]	; 0x3c
   4bcb0:	ldr	r6, [sp, #64]	; 0x40
   4bcb4:	moveq	r0, r4
   4bcb8:	beq	4bce0 <npth_sleep@plt+0x365f0>
   4bcbc:	ldr	r0, [r4]
   4bcc0:	cmp	r0, #0
   4bcc4:	beq	4bce0 <npth_sleep@plt+0x365f0>
   4bcc8:	mov	r3, r4
   4bccc:	mov	r0, #0
   4bcd0:	ldr	r2, [r3, #4]!
   4bcd4:	add	r0, r0, #1
   4bcd8:	cmp	r2, #0
   4bcdc:	bne	4bcd0 <npth_sleep@plt+0x365e0>
   4bce0:	mov	r1, #4
   4bce4:	add	r0, r0, #2
   4bce8:	bl	15528 <gcry_xcalloc@plt>
   4bcec:	mov	r1, #47	; 0x2f
   4bcf0:	mov	r9, r0
   4bcf4:	mov	r0, r5
   4bcf8:	bl	1533c <strrchr@plt>
   4bcfc:	cmp	r0, #0
   4bd00:	str	r0, [r9]
   4bd04:	beq	4bdfc <npth_sleep@plt+0x3670c>
   4bd08:	add	r0, r0, #1
   4bd0c:	str	r0, [r9]
   4bd10:	cmp	r4, #0
   4bd14:	beq	4bd3c <npth_sleep@plt+0x3664c>
   4bd18:	ldr	r3, [r4]
   4bd1c:	cmp	r3, #0
   4bd20:	beq	4bd3c <npth_sleep@plt+0x3664c>
   4bd24:	mov	r1, r4
   4bd28:	mov	r2, r9
   4bd2c:	str	r3, [r2, #4]!
   4bd30:	ldr	r3, [r1, #4]!
   4bd34:	cmp	r3, #0
   4bd38:	bne	4bd2c <npth_sleep@plt+0x3663c>
   4bd3c:	cmn	r8, #1
   4bd40:	add	sl, sp, #4
   4bd44:	mov	r4, #0
   4bd48:	ldr	fp, [pc, #252]	; 4be4c <npth_sleep@plt+0x3675c>
   4bd4c:	beq	4bd68 <npth_sleep@plt+0x36678>
   4bd50:	add	r4, r4, #1
   4bd54:	cmp	r4, #3
   4bd58:	beq	4bda0 <npth_sleep@plt+0x366b0>
   4bd5c:	ldr	r8, [sl], #4
   4bd60:	cmn	r8, #1
   4bd64:	bne	4bd50 <npth_sleep@plt+0x36660>
   4bd68:	adds	r1, r4, #0
   4bd6c:	movne	r1, #1
   4bd70:	mov	r0, fp
   4bd74:	bl	15018 <__open64_2@plt>
   4bd78:	cmn	r0, #1
   4bd7c:	str	r0, [sl, #-4]
   4bd80:	bne	4bd50 <npth_sleep@plt+0x36660>
   4bd84:	bl	15084 <__errno_location@plt>
   4bd88:	ldr	r0, [r0]
   4bd8c:	bl	14dcc <strerror@plt>
   4bd90:	ldr	r1, [pc, #180]	; 4be4c <npth_sleep@plt+0x3675c>
   4bd94:	mov	r2, r0
   4bd98:	ldr	r0, [pc, #176]	; 4be50 <npth_sleep@plt+0x36760>
   4bd9c:	bl	3d508 <npth_sleep@plt+0x27e18>
   4bda0:	mov	r8, sp
   4bda4:	mov	r4, #0
   4bda8:	ldr	r0, [r8], #4
   4bdac:	cmp	r0, r4
   4bdb0:	beq	4bdc4 <npth_sleep@plt+0x366d4>
   4bdb4:	mov	r1, r4
   4bdb8:	bl	14ab4 <dup2@plt>
   4bdbc:	cmn	r0, #1
   4bdc0:	beq	4be0c <npth_sleep@plt+0x3671c>
   4bdc4:	add	r4, r4, #1
   4bdc8:	cmp	r4, #3
   4bdcc:	bne	4bda8 <npth_sleep@plt+0x366b8>
   4bdd0:	mov	r1, r7
   4bdd4:	mov	r0, r4
   4bdd8:	bl	4bbc8 <npth_sleep@plt+0x364d8>
   4bddc:	cmp	r6, #0
   4bde0:	beq	4bde8 <npth_sleep@plt+0x366f8>
   4bde4:	blx	r6
   4bde8:	mov	r1, r9
   4bdec:	mov	r0, r5
   4bdf0:	bl	1500c <execv@plt>
   4bdf4:	mov	r0, #127	; 0x7f
   4bdf8:	bl	14904 <_exit@plt>
   4bdfc:	mov	r0, r5
   4be00:	bl	151f8 <gcry_xstrdup@plt>
   4be04:	str	r0, [r9]
   4be08:	b	4bd10 <npth_sleep@plt+0x36620>
   4be0c:	cmp	r4, #0
   4be10:	ldreq	r4, [pc, #60]	; 4be54 <npth_sleep@plt+0x36764>
   4be14:	beq	4be2c <npth_sleep@plt+0x3673c>
   4be18:	ldr	r3, [pc, #56]	; 4be58 <npth_sleep@plt+0x36768>
   4be1c:	ldr	r2, [pc, #56]	; 4be5c <npth_sleep@plt+0x3676c>
   4be20:	cmp	r4, #1
   4be24:	moveq	r4, r3
   4be28:	movne	r4, r2
   4be2c:	bl	15084 <__errno_location@plt>
   4be30:	ldr	r0, [r0]
   4be34:	bl	14dcc <strerror@plt>
   4be38:	mov	r1, r4
   4be3c:	mov	r2, r0
   4be40:	ldr	r0, [pc, #24]	; 4be60 <npth_sleep@plt+0x36770>
   4be44:	bl	3d508 <npth_sleep@plt+0x27e18>
   4be48:	andeq	ip, r6, r8, lsr r8
   4be4c:	andeq	pc, r4, r0, lsr #23
   4be50:	andeq	r0, r5, ip, lsl #9
   4be54:			; <UNDEFINED> instruction: 0x000545b0
   4be58:	andeq	fp, r5, r8, asr #13
   4be5c:	andeq	fp, r5, ip, asr #13
   4be60:	ldrdeq	fp, [r5], -r0
   4be64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4be68:	sub	sp, sp, #116	; 0x74
   4be6c:	ldr	sl, [pc, #248]	; 4bf6c <npth_sleep@plt+0x3687c>
   4be70:	ldr	r3, [sl]
   4be74:	str	r3, [sp, #108]	; 0x6c
   4be78:	bl	4bab8 <npth_sleep@plt+0x363c8>
   4be7c:	mov	r1, #4
   4be80:	mov	r9, r0
   4be84:	mov	r0, #32
   4be88:	bl	14688 <calloc@plt>
   4be8c:	subs	r8, r0, #0
   4be90:	beq	4bf34 <npth_sleep@plt+0x36844>
   4be94:	cmp	r9, #0
   4be98:	ble	4bf60 <npth_sleep@plt+0x36870>
   4be9c:	mov	r5, #0
   4bea0:	mov	r4, r5
   4bea4:	mov	r6, #32
   4bea8:	b	4bef4 <npth_sleep@plt+0x36804>
   4beac:	add	r7, r5, #1
   4beb0:	cmp	r7, r6
   4beb4:	bcc	4bee0 <npth_sleep@plt+0x367f0>
   4beb8:	cmp	r6, #256	; 0x100
   4bebc:	movcc	r3, #32
   4bec0:	movcs	r3, #256	; 0x100
   4bec4:	add	r6, r6, r3
   4bec8:	mov	r0, r8
   4becc:	lsl	r1, r6, #2
   4bed0:	bl	14ad8 <realloc@plt>
   4bed4:	subs	fp, r0, #0
   4bed8:	beq	4bf50 <npth_sleep@plt+0x36860>
   4bedc:	mov	r8, fp
   4bee0:	str	r4, [r8, r5, lsl #2]
   4bee4:	add	r4, r4, #1
   4bee8:	cmp	r9, r4
   4beec:	mov	r5, r7
   4bef0:	beq	4bf28 <npth_sleep@plt+0x36838>
   4bef4:	mov	r2, sp
   4bef8:	mov	r1, r4
   4befc:	mov	r0, #3
   4bf00:	bl	14bb0 <__fxstat64@plt>
   4bf04:	cmn	r0, #1
   4bf08:	bne	4beac <npth_sleep@plt+0x367bc>
   4bf0c:	bl	15084 <__errno_location@plt>
   4bf10:	ldr	r3, [r0]
   4bf14:	cmp	r3, #9
   4bf18:	bne	4beac <npth_sleep@plt+0x367bc>
   4bf1c:	add	r4, r4, #1
   4bf20:	cmp	r9, r4
   4bf24:	bne	4bef4 <npth_sleep@plt+0x36804>
   4bf28:	add	r5, r8, r5, lsl #2
   4bf2c:	mvn	r3, #0
   4bf30:	str	r3, [r5]
   4bf34:	ldr	r2, [sp, #108]	; 0x6c
   4bf38:	ldr	r3, [sl]
   4bf3c:	mov	r0, r8
   4bf40:	cmp	r2, r3
   4bf44:	bne	4bf68 <npth_sleep@plt+0x36878>
   4bf48:	add	sp, sp, #116	; 0x74
   4bf4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bf50:	mov	r0, r8
   4bf54:	bl	14880 <free@plt>
   4bf58:	mov	r8, fp
   4bf5c:	b	4bf34 <npth_sleep@plt+0x36844>
   4bf60:	mov	r5, r8
   4bf64:	b	4bf2c <npth_sleep@plt+0x3683c>
   4bf68:	bl	14a60 <__stack_chk_fail@plt>
   4bf6c:	andeq	ip, r6, r8, lsr r8
   4bf70:	cmp	r1, #0
   4bf74:	beq	4bf84 <npth_sleep@plt+0x36894>
   4bf78:	mov	r3, r2
   4bf7c:	mov	r2, #0
   4bf80:	b	4b920 <npth_sleep@plt+0x36230>
   4bf84:	b	4ba68 <npth_sleep@plt+0x36378>
   4bf88:	cmp	r1, #0
   4bf8c:	beq	4bf9c <npth_sleep@plt+0x368ac>
   4bf90:	mov	r3, r2
   4bf94:	mov	r2, #1
   4bf98:	b	4b920 <npth_sleep@plt+0x36230>
   4bf9c:	b	4ba68 <npth_sleep@plt+0x36378>
   4bfa0:	b	4ba68 <npth_sleep@plt+0x36378>
   4bfa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bfa8:	sub	sp, sp, #76	; 0x4c
   4bfac:	ldr	sl, [pc, #976]	; 4c384 <npth_sleep@plt+0x36c94>
   4bfb0:	ldr	ip, [pc, #976]	; 4c388 <npth_sleep@plt+0x36c98>
   4bfb4:	ldr	r5, [sp, #116]	; 0x74
   4bfb8:	ldr	r6, [sl]
   4bfbc:	cmp	r5, #0
   4bfc0:	str	r6, [sp, #68]	; 0x44
   4bfc4:	ldrd	r6, [sp, #120]	; 0x78
   4bfc8:	strd	r0, [sp, #16]
   4bfcc:	ldm	ip, {r0, r1}
   4bfd0:	mov	ip, #0
   4bfd4:	strne	ip, [r5]
   4bfd8:	cmp	r6, #0
   4bfdc:	strd	r2, [sp, #24]
   4bfe0:	ldr	r4, [sp, #112]	; 0x70
   4bfe4:	movne	r3, #0
   4bfe8:	strne	r3, [r6]
   4bfec:	ldr	fp, [sp, #128]	; 0x80
   4bff0:	cmp	r7, #0
   4bff4:	movne	r3, #0
   4bff8:	add	lr, sp, #44	; 0x2c
   4bffc:	add	r9, sp, #52	; 0x34
   4c000:	add	r8, sp, #60	; 0x3c
   4c004:	strne	r3, [r7]
   4c008:	lsr	r4, r4, #4
   4c00c:	mvn	r3, #0
   4c010:	cmp	r5, #0
   4c014:	stm	lr, {r0, r1}
   4c018:	stm	r9, {r0, r1}
   4c01c:	stm	r8, {r0, r1}
   4c020:	and	r4, r4, #1
   4c024:	str	ip, [sp, #32]
   4c028:	str	ip, [sp, #36]	; 0x24
   4c02c:	str	ip, [sp, #40]	; 0x28
   4c030:	str	r3, [fp]
   4c034:	beq	4c054 <npth_sleep@plt+0x36964>
   4c038:	mov	r3, r4
   4c03c:	mov	r0, lr
   4c040:	mov	r2, #1
   4c044:	add	r1, sp, #32
   4c048:	bl	4b920 <npth_sleep@plt+0x36230>
   4c04c:	subs	r3, r0, #0
   4c050:	bne	4c110 <npth_sleep@plt+0x36a20>
   4c054:	cmp	r6, #0
   4c058:	beq	4c078 <npth_sleep@plt+0x36988>
   4c05c:	mov	r3, r4
   4c060:	mov	r0, r9
   4c064:	mov	r2, #0
   4c068:	add	r1, sp, #36	; 0x24
   4c06c:	bl	4b920 <npth_sleep@plt+0x36230>
   4c070:	subs	r3, r0, #0
   4c074:	bne	4c190 <npth_sleep@plt+0x36aa0>
   4c078:	cmp	r7, #0
   4c07c:	beq	4c09c <npth_sleep@plt+0x369ac>
   4c080:	mov	r3, r4
   4c084:	mov	r0, r8
   4c088:	mov	r2, #0
   4c08c:	add	r1, sp, #40	; 0x28
   4c090:	bl	4b920 <npth_sleep@plt+0x36230>
   4c094:	subs	r3, r0, #0
   4c098:	bne	4c12c <npth_sleep@plt+0x36a3c>
   4c09c:	bl	15300 <fork@plt>
   4c0a0:	cmn	r0, #1
   4c0a4:	str	r0, [fp]
   4c0a8:	beq	4c1b8 <npth_sleep@plt+0x36ac8>
   4c0ac:	cmp	r0, #0
   4c0b0:	beq	4c33c <npth_sleep@plt+0x36c4c>
   4c0b4:	ldr	r0, [sp, #44]	; 0x2c
   4c0b8:	cmn	r0, #1
   4c0bc:	beq	4c0c4 <npth_sleep@plt+0x369d4>
   4c0c0:	bl	15660 <close@plt>
   4c0c4:	ldr	r0, [sp, #56]	; 0x38
   4c0c8:	cmn	r0, #1
   4c0cc:	beq	4c0d4 <npth_sleep@plt+0x369e4>
   4c0d0:	bl	15660 <close@plt>
   4c0d4:	ldr	r0, [sp, #64]	; 0x40
   4c0d8:	cmn	r0, #1
   4c0dc:	beq	4c0e4 <npth_sleep@plt+0x369f4>
   4c0e0:	bl	15660 <close@plt>
   4c0e4:	cmp	r5, #0
   4c0e8:	ldrne	r3, [sp, #32]
   4c0ec:	strne	r3, [r5]
   4c0f0:	cmp	r6, #0
   4c0f4:	ldrne	r3, [sp, #36]	; 0x24
   4c0f8:	strne	r3, [r6]
   4c0fc:	cmp	r7, #0
   4c100:	movne	r3, #0
   4c104:	ldrne	r2, [sp, #40]	; 0x28
   4c108:	moveq	r3, r7
   4c10c:	strne	r2, [r7]
   4c110:	ldr	r1, [sp, #68]	; 0x44
   4c114:	ldr	r2, [sl]
   4c118:	mov	r0, r3
   4c11c:	cmp	r1, r2
   4c120:	bne	4c338 <npth_sleep@plt+0x36c48>
   4c124:	add	sp, sp, #76	; 0x4c
   4c128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c12c:	ldr	r0, [sp, #32]
   4c130:	cmp	r0, #0
   4c134:	beq	4c290 <npth_sleep@plt+0x36ba0>
   4c138:	str	r3, [sp, #16]
   4c13c:	bl	14cd0 <gpgrt_fclose@plt>
   4c140:	ldr	r3, [sp, #16]
   4c144:	ldr	r0, [sp, #44]	; 0x2c
   4c148:	cmn	r0, #1
   4c14c:	beq	4c15c <npth_sleep@plt+0x36a6c>
   4c150:	str	r3, [sp, #16]
   4c154:	bl	15660 <close@plt>
   4c158:	ldr	r3, [sp, #16]
   4c15c:	ldr	r0, [sp, #36]	; 0x24
   4c160:	cmp	r0, #0
   4c164:	beq	4c2ac <npth_sleep@plt+0x36bbc>
   4c168:	str	r3, [sp, #16]
   4c16c:	bl	14cd0 <gpgrt_fclose@plt>
   4c170:	ldr	r3, [sp, #16]
   4c174:	ldr	r0, [sp, #56]	; 0x38
   4c178:	cmn	r0, #1
   4c17c:	beq	4c110 <npth_sleep@plt+0x36a20>
   4c180:	str	r3, [sp, #16]
   4c184:	bl	15660 <close@plt>
   4c188:	ldr	r3, [sp, #16]
   4c18c:	b	4c110 <npth_sleep@plt+0x36a20>
   4c190:	ldr	r0, [sp, #32]
   4c194:	cmp	r0, #0
   4c198:	beq	4c2c8 <npth_sleep@plt+0x36bd8>
   4c19c:	str	r3, [sp, #16]
   4c1a0:	bl	14cd0 <gpgrt_fclose@plt>
   4c1a4:	ldr	r3, [sp, #16]
   4c1a8:	ldr	r0, [sp, #44]	; 0x2c
   4c1ac:	cmn	r0, #1
   4c1b0:	beq	4c110 <npth_sleep@plt+0x36a20>
   4c1b4:	b	4c180 <npth_sleep@plt+0x36a90>
   4c1b8:	ldr	r3, [pc, #460]	; 4c38c <npth_sleep@plt+0x36c9c>
   4c1bc:	ldr	r4, [r3]
   4c1c0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4c1c4:	mov	r2, #5
   4c1c8:	ldr	r1, [pc, #448]	; 4c390 <npth_sleep@plt+0x36ca0>
   4c1cc:	subs	r3, r0, #0
   4c1d0:	lslne	r4, r4, #24
   4c1d4:	uxthne	r3, r3
   4c1d8:	andne	r4, r4, #2130706432	; 0x7f000000
   4c1dc:	orrne	r3, r4, r3
   4c1e0:	mov	r0, #0
   4c1e4:	str	r3, [sp, #16]
   4c1e8:	bl	14a3c <dcgettext@plt>
   4c1ec:	ldr	r3, [sp, #16]
   4c1f0:	mov	r4, r0
   4c1f4:	mov	r0, r3
   4c1f8:	bl	15408 <gpg_strerror@plt>
   4c1fc:	mov	r1, r0
   4c200:	mov	r0, r4
   4c204:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c208:	ldr	r0, [sp, #32]
   4c20c:	ldr	r3, [sp, #16]
   4c210:	cmp	r0, #0
   4c214:	beq	4c2e4 <npth_sleep@plt+0x36bf4>
   4c218:	bl	14cd0 <gpgrt_fclose@plt>
   4c21c:	ldr	r3, [sp, #16]
   4c220:	ldr	r0, [sp, #44]	; 0x2c
   4c224:	cmn	r0, #1
   4c228:	beq	4c238 <npth_sleep@plt+0x36b48>
   4c22c:	str	r3, [sp, #16]
   4c230:	bl	15660 <close@plt>
   4c234:	ldr	r3, [sp, #16]
   4c238:	ldr	r0, [sp, #36]	; 0x24
   4c23c:	cmp	r0, #0
   4c240:	beq	4c300 <npth_sleep@plt+0x36c10>
   4c244:	str	r3, [sp, #16]
   4c248:	bl	14cd0 <gpgrt_fclose@plt>
   4c24c:	ldr	r3, [sp, #16]
   4c250:	ldr	r0, [sp, #56]	; 0x38
   4c254:	cmn	r0, #1
   4c258:	beq	4c268 <npth_sleep@plt+0x36b78>
   4c25c:	str	r3, [sp, #16]
   4c260:	bl	15660 <close@plt>
   4c264:	ldr	r3, [sp, #16]
   4c268:	ldr	r0, [sp, #40]	; 0x28
   4c26c:	cmp	r0, #0
   4c270:	beq	4c31c <npth_sleep@plt+0x36c2c>
   4c274:	str	r3, [sp, #16]
   4c278:	bl	14cd0 <gpgrt_fclose@plt>
   4c27c:	ldr	r3, [sp, #16]
   4c280:	ldr	r0, [sp, #64]	; 0x40
   4c284:	cmn	r0, #1
   4c288:	beq	4c110 <npth_sleep@plt+0x36a20>
   4c28c:	b	4c180 <npth_sleep@plt+0x36a90>
   4c290:	ldr	r0, [sp, #48]	; 0x30
   4c294:	cmn	r0, #1
   4c298:	beq	4c144 <npth_sleep@plt+0x36a54>
   4c29c:	str	r3, [sp, #16]
   4c2a0:	bl	15660 <close@plt>
   4c2a4:	ldr	r3, [sp, #16]
   4c2a8:	b	4c144 <npth_sleep@plt+0x36a54>
   4c2ac:	ldr	r0, [sp, #52]	; 0x34
   4c2b0:	cmn	r0, #1
   4c2b4:	beq	4c174 <npth_sleep@plt+0x36a84>
   4c2b8:	str	r3, [sp, #16]
   4c2bc:	bl	15660 <close@plt>
   4c2c0:	ldr	r3, [sp, #16]
   4c2c4:	b	4c174 <npth_sleep@plt+0x36a84>
   4c2c8:	ldr	r0, [sp, #48]	; 0x30
   4c2cc:	cmn	r0, #1
   4c2d0:	beq	4c1a8 <npth_sleep@plt+0x36ab8>
   4c2d4:	str	r3, [sp, #16]
   4c2d8:	bl	15660 <close@plt>
   4c2dc:	ldr	r3, [sp, #16]
   4c2e0:	b	4c1a8 <npth_sleep@plt+0x36ab8>
   4c2e4:	ldr	r0, [sp, #48]	; 0x30
   4c2e8:	cmn	r0, #1
   4c2ec:	beq	4c220 <npth_sleep@plt+0x36b30>
   4c2f0:	str	r3, [sp, #16]
   4c2f4:	bl	15660 <close@plt>
   4c2f8:	ldr	r3, [sp, #16]
   4c2fc:	b	4c220 <npth_sleep@plt+0x36b30>
   4c300:	ldr	r0, [sp, #52]	; 0x34
   4c304:	cmn	r0, #1
   4c308:	beq	4c250 <npth_sleep@plt+0x36b60>
   4c30c:	str	r3, [sp, #16]
   4c310:	bl	15660 <close@plt>
   4c314:	ldr	r3, [sp, #16]
   4c318:	b	4c250 <npth_sleep@plt+0x36b60>
   4c31c:	ldr	r0, [sp, #60]	; 0x3c
   4c320:	cmn	r0, #1
   4c324:	beq	4c280 <npth_sleep@plt+0x36b90>
   4c328:	str	r3, [sp, #16]
   4c32c:	bl	15660 <close@plt>
   4c330:	ldr	r3, [sp, #16]
   4c334:	b	4c280 <npth_sleep@plt+0x36b90>
   4c338:	bl	14a60 <__stack_chk_fail@plt>
   4c33c:	mov	r0, #25
   4c340:	bl	15498 <gcry_control@plt>
   4c344:	ldr	r0, [sp, #32]
   4c348:	bl	14cd0 <gpgrt_fclose@plt>
   4c34c:	ldr	r0, [sp, #36]	; 0x24
   4c350:	bl	14cd0 <gpgrt_fclose@plt>
   4c354:	ldr	r0, [sp, #40]	; 0x28
   4c358:	bl	14cd0 <gpgrt_fclose@plt>
   4c35c:	ldr	r2, [sp, #28]
   4c360:	ldr	r3, [sp, #64]	; 0x40
   4c364:	str	r2, [sp, #8]
   4c368:	ldr	r2, [sp, #24]
   4c36c:	str	r3, [sp]
   4c370:	str	r2, [sp, #4]
   4c374:	ldrd	r0, [sp, #16]
   4c378:	ldr	r3, [sp, #56]	; 0x38
   4c37c:	ldr	r2, [sp, #44]	; 0x2c
   4c380:	bl	4bc7c <npth_sleep@plt+0x3658c>
   4c384:	andeq	ip, r6, r8, lsr r8
   4c388:	andeq	fp, r5, r4, asr r6
   4c38c:			; <UNDEFINED> instruction: 0x0006d7bc
   4c390:	andeq	fp, r5, r8, ror #13
   4c394:	push	{r4, r5, r6, r7, r8, r9, lr}
   4c398:	sub	sp, sp, #20
   4c39c:	mov	r6, r0
   4c3a0:	ldr	r5, [sp, #52]	; 0x34
   4c3a4:	mov	r7, r1
   4c3a8:	mov	r8, r2
   4c3ac:	mov	r9, r3
   4c3b0:	bl	15300 <fork@plt>
   4c3b4:	cmn	r0, #1
   4c3b8:	str	r0, [r5]
   4c3bc:	beq	4c3dc <npth_sleep@plt+0x36cec>
   4c3c0:	cmp	r0, #0
   4c3c4:	mov	r4, r0
   4c3c8:	movne	r4, #0
   4c3cc:	beq	4c434 <npth_sleep@plt+0x36d44>
   4c3d0:	mov	r0, r4
   4c3d4:	add	sp, sp, #20
   4c3d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4c3dc:	ldr	r3, [pc, #124]	; 4c460 <npth_sleep@plt+0x36d70>
   4c3e0:	ldr	r5, [r3]
   4c3e4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4c3e8:	mov	r2, #5
   4c3ec:	ldr	r1, [pc, #112]	; 4c464 <npth_sleep@plt+0x36d74>
   4c3f0:	subs	r4, r0, #0
   4c3f4:	lslne	r5, r5, #24
   4c3f8:	andne	r5, r5, #2130706432	; 0x7f000000
   4c3fc:	uxthne	r4, r4
   4c400:	mov	r0, #0
   4c404:	orrne	r4, r5, r4
   4c408:	bl	14a3c <dcgettext@plt>
   4c40c:	mov	r5, r0
   4c410:	bl	15084 <__errno_location@plt>
   4c414:	ldr	r0, [r0]
   4c418:	bl	14dcc <strerror@plt>
   4c41c:	mov	r1, r0
   4c420:	mov	r0, r5
   4c424:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c428:	mov	r0, r4
   4c42c:	add	sp, sp, #20
   4c430:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4c434:	mov	r0, #25
   4c438:	bl	15498 <gcry_control@plt>
   4c43c:	ldr	r3, [sp, #48]	; 0x30
   4c440:	str	r4, [sp, #8]
   4c444:	str	r3, [sp]
   4c448:	str	r4, [sp, #4]
   4c44c:	mov	r3, r9
   4c450:	mov	r2, r8
   4c454:	mov	r1, r7
   4c458:	mov	r0, r6
   4c45c:	bl	4bc7c <npth_sleep@plt+0x3658c>
   4c460:			; <UNDEFINED> instruction: 0x0006d7bc
   4c464:	andeq	fp, r5, r8, ror #13
   4c468:	push	{r4, r5, r6, r7, r8, lr}
   4c46c:	subs	r4, r3, #0
   4c470:	ldr	r5, [pc, #356]	; 4c5dc <npth_sleep@plt+0x36eec>
   4c474:	sub	sp, sp, #8
   4c478:	mov	r7, r0
   4c47c:	ldr	r3, [r5]
   4c480:	mov	r6, r1
   4c484:	str	r3, [sp, #4]
   4c488:	mvnne	r3, #0
   4c48c:	strne	r3, [r4]
   4c490:	cmn	r1, #1
   4c494:	moveq	r0, #55	; 0x37
   4c498:	beq	4c4c4 <npth_sleep@plt+0x36dd4>
   4c49c:	clz	r2, r2
   4c4a0:	mov	r1, sp
   4c4a4:	lsr	r2, r2, #5
   4c4a8:	mov	r0, r6
   4c4ac:	bl	15588 <npth_waitpid@plt>
   4c4b0:	cmn	r0, #1
   4c4b4:	beq	4c554 <npth_sleep@plt+0x36e64>
   4c4b8:	cmp	r0, #0
   4c4bc:	moveq	r0, #62	; 0x3e
   4c4c0:	bne	4c4dc <npth_sleep@plt+0x36dec>
   4c4c4:	ldr	r2, [sp, #4]
   4c4c8:	ldr	r3, [r5]
   4c4cc:	cmp	r2, r3
   4c4d0:	bne	4c5d8 <npth_sleep@plt+0x36ee8>
   4c4d4:	add	sp, sp, #8
   4c4d8:	pop	{r4, r5, r6, r7, r8, pc}
   4c4dc:	ldr	r2, [sp]
   4c4e0:	ands	r3, r2, #127	; 0x7f
   4c4e4:	bne	4c534 <npth_sleep@plt+0x36e44>
   4c4e8:	asr	r2, r2, #8
   4c4ec:	uxtb	r0, r2
   4c4f0:	cmp	r0, #127	; 0x7f
   4c4f4:	beq	4c5b8 <npth_sleep@plt+0x36ec8>
   4c4f8:	cmp	r0, #0
   4c4fc:	beq	4c5a8 <npth_sleep@plt+0x36eb8>
   4c500:	cmp	r4, #0
   4c504:	strne	r0, [r4]
   4c508:	movne	r0, #1
   4c50c:	bne	4c4c4 <npth_sleep@plt+0x36dd4>
   4c510:	mov	r2, #5
   4c514:	ldr	r1, [pc, #196]	; 4c5e0 <npth_sleep@plt+0x36ef0>
   4c518:	mov	r0, r4
   4c51c:	bl	14a3c <dcgettext@plt>
   4c520:	mov	r1, r7
   4c524:	ldrb	r2, [sp, #1]
   4c528:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c52c:	mov	r0, #1
   4c530:	b	4c4c4 <npth_sleep@plt+0x36dd4>
   4c534:	mov	r2, #5
   4c538:	ldr	r1, [pc, #164]	; 4c5e4 <npth_sleep@plt+0x36ef4>
   4c53c:	mov	r0, #0
   4c540:	bl	14a3c <dcgettext@plt>
   4c544:	mov	r1, r7
   4c548:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c54c:	mov	r0, #1
   4c550:	b	4c4c4 <npth_sleep@plt+0x36dd4>
   4c554:	bl	15084 <__errno_location@plt>
   4c558:	mov	r7, r0
   4c55c:	ldr	r0, [r0]
   4c560:	bl	14bf8 <gpg_err_code_from_errno@plt>
   4c564:	mov	r2, #5
   4c568:	ldr	r1, [pc, #120]	; 4c5e8 <npth_sleep@plt+0x36ef8>
   4c56c:	mov	r4, r0
   4c570:	mov	r0, #0
   4c574:	bl	14a3c <dcgettext@plt>
   4c578:	mov	r8, r0
   4c57c:	ldr	r0, [r7]
   4c580:	bl	14dcc <strerror@plt>
   4c584:	mov	r1, r6
   4c588:	mov	r2, r0
   4c58c:	mov	r0, r8
   4c590:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c594:	cmp	r4, #0
   4c598:	uxthne	r0, r4
   4c59c:	bne	4c4c4 <npth_sleep@plt+0x36dd4>
   4c5a0:	mov	r0, #0
   4c5a4:	b	4c4c4 <npth_sleep@plt+0x36dd4>
   4c5a8:	cmp	r4, #0
   4c5ac:	strne	r0, [r4]
   4c5b0:	bne	4c4c4 <npth_sleep@plt+0x36dd4>
   4c5b4:	b	4c5a0 <npth_sleep@plt+0x36eb0>
   4c5b8:	mov	r0, r3
   4c5bc:	mov	r2, #5
   4c5c0:	ldr	r1, [pc, #36]	; 4c5ec <npth_sleep@plt+0x36efc>
   4c5c4:	bl	14a3c <dcgettext@plt>
   4c5c8:	mov	r1, r7
   4c5cc:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c5d0:	mov	r0, #115	; 0x73
   4c5d4:	b	4c4c4 <npth_sleep@plt+0x36dd4>
   4c5d8:	bl	14a60 <__stack_chk_fail@plt>
   4c5dc:	andeq	ip, r6, r8, lsr r8
   4c5e0:	andeq	fp, r5, r0, ror #14
   4c5e4:	andeq	fp, r5, r4, lsl #15
   4c5e8:	andeq	fp, r5, r4, lsl #14
   4c5ec:	andeq	fp, r5, r4, lsr r7
   4c5f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c5f4:	sub	sp, sp, #36	; 0x24
   4c5f8:	mov	r7, r1
   4c5fc:	str	r0, [sp, #16]
   4c600:	ldr	r0, [pc, #860]	; 4c964 <npth_sleep@plt+0x37274>
   4c604:	ldr	ip, [sp, #72]	; 0x48
   4c608:	str	r3, [sp, #12]
   4c60c:	cmp	ip, #0
   4c610:	ldr	r0, [r0]
   4c614:	movne	r3, #0
   4c618:	str	ip, [sp, #4]
   4c61c:	mov	r4, r2
   4c620:	str	r0, [sp, #28]
   4c624:	strne	r3, [sp, #8]
   4c628:	beq	4c7ec <npth_sleep@plt+0x370fc>
   4c62c:	cmp	r4, #0
   4c630:	beq	4c818 <npth_sleep@plt+0x37128>
   4c634:	ldr	r0, [r7]
   4c638:	cmn	r0, #1
   4c63c:	beq	4c7b0 <npth_sleep@plt+0x370c0>
   4c640:	ldr	r3, [sp, #4]
   4c644:	ldr	r6, [pc, #796]	; 4c968 <npth_sleep@plt+0x37278>
   4c648:	sub	r3, r3, #4
   4c64c:	mov	r9, r3
   4c650:	mov	fp, r7
   4c654:	mov	r5, r4
   4c658:	mov	sl, #0
   4c65c:	str	r3, [sp, #20]
   4c660:	ldr	r2, [r6]
   4c664:	cmp	r2, #0
   4c668:	beq	4c698 <npth_sleep@plt+0x36fa8>
   4c66c:	ldr	r3, [r2]
   4c670:	cmp	r0, r3
   4c674:	bne	4c68c <npth_sleep@plt+0x36f9c>
   4c678:	b	4c7e0 <npth_sleep@plt+0x370f0>
   4c67c:	ldr	r1, [r3]
   4c680:	cmp	r0, r1
   4c684:	beq	4c6c0 <npth_sleep@plt+0x36fd0>
   4c688:	mov	r2, r3
   4c68c:	ldr	r3, [r2, #8]
   4c690:	cmp	r3, #0
   4c694:	bne	4c67c <npth_sleep@plt+0x36f8c>
   4c698:	add	r3, sl, #1
   4c69c:	mvn	r8, #0
   4c6a0:	cmp	r4, r3
   4c6a4:	str	r8, [r9, #4]!
   4c6a8:	beq	4c6ec <npth_sleep@plt+0x36ffc>
   4c6ac:	ldr	r0, [fp, #4]!
   4c6b0:	cmn	r0, #1
   4c6b4:	beq	4c7b0 <npth_sleep@plt+0x370c0>
   4c6b8:	mov	sl, r3
   4c6bc:	b	4c660 <npth_sleep@plt+0x36f70>
   4c6c0:	add	r2, r2, #8
   4c6c4:	ldr	r1, [r3, #8]
   4c6c8:	mov	r0, r3
   4c6cc:	str	r1, [r2]
   4c6d0:	ldr	r8, [r3, #4]
   4c6d4:	bl	149dc <gcry_free@plt>
   4c6d8:	add	r3, sl, #1
   4c6dc:	cmp	r4, r3
   4c6e0:	sub	r5, r5, #1
   4c6e4:	str	r8, [r9, #4]!
   4c6e8:	bne	4c6ac <npth_sleep@plt+0x36fbc>
   4c6ec:	cmp	r5, #0
   4c6f0:	beq	4c7a8 <npth_sleep@plt+0x370b8>
   4c6f4:	ldr	r3, [sp, #12]
   4c6f8:	clz	r9, r3
   4c6fc:	lsr	r9, r9, #5
   4c700:	mov	r2, r9
   4c704:	add	r1, sp, #24
   4c708:	mvn	r0, #0
   4c70c:	bl	15588 <npth_waitpid@plt>
   4c710:	cmn	r0, #1
   4c714:	mov	fp, r0
   4c718:	beq	4c82c <npth_sleep@plt+0x3713c>
   4c71c:	cmp	r0, #0
   4c720:	beq	4c930 <npth_sleep@plt+0x37240>
   4c724:	ldr	r3, [r7]
   4c728:	cmp	r3, r0
   4c72c:	beq	4c810 <npth_sleep@plt+0x37120>
   4c730:	mov	r2, r7
   4c734:	mov	r3, #0
   4c738:	b	4c74c <npth_sleep@plt+0x3705c>
   4c73c:	ldr	r1, [r2, #4]!
   4c740:	lsl	r0, r3, #2
   4c744:	cmp	r1, fp
   4c748:	beq	4c784 <npth_sleep@plt+0x37094>
   4c74c:	cmp	sl, r3
   4c750:	add	r3, r3, #1
   4c754:	bne	4c73c <npth_sleep@plt+0x3704c>
   4c758:	mov	r0, #12
   4c75c:	ldr	r8, [sp, #24]
   4c760:	bl	146d0 <gcry_malloc@plt>
   4c764:	cmp	r0, #0
   4c768:	beq	4c938 <npth_sleep@plt+0x37248>
   4c76c:	ldr	r3, [r6]
   4c770:	str	fp, [r0]
   4c774:	str	r8, [r0, #4]
   4c778:	str	r3, [r0, #8]
   4c77c:	str	r0, [r6]
   4c780:	b	4c700 <npth_sleep@plt+0x37010>
   4c784:	ldr	r3, [sp, #4]
   4c788:	add	r0, r3, r0
   4c78c:	ldr	r3, [r0]
   4c790:	cmn	r3, #1
   4c794:	bne	4c94c <npth_sleep@plt+0x3725c>
   4c798:	ldr	r3, [sp, #24]
   4c79c:	subs	r5, r5, #1
   4c7a0:	str	r3, [r0]
   4c7a4:	bne	4c700 <npth_sleep@plt+0x37010>
   4c7a8:	mov	fp, #0
   4c7ac:	b	4c868 <npth_sleep@plt+0x37178>
   4c7b0:	ldr	r3, [pc, #436]	; 4c96c <npth_sleep@plt+0x3727c>
   4c7b4:	ldr	r0, [r3]
   4c7b8:	lsl	r0, r0, #24
   4c7bc:	and	r0, r0, #2130706432	; 0x7f000000
   4c7c0:	orr	r0, r0, #55	; 0x37
   4c7c4:	ldr	r3, [pc, #408]	; 4c964 <npth_sleep@plt+0x37274>
   4c7c8:	ldr	r2, [sp, #28]
   4c7cc:	ldr	r3, [r3]
   4c7d0:	cmp	r2, r3
   4c7d4:	bne	4c960 <npth_sleep@plt+0x37270>
   4c7d8:	add	sp, sp, #36	; 0x24
   4c7dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c7e0:	mov	r3, r2
   4c7e4:	ldr	r2, [pc, #380]	; 4c968 <npth_sleep@plt+0x37278>
   4c7e8:	b	4c6c4 <npth_sleep@plt+0x36fd4>
   4c7ec:	lsl	r0, r2, #2
   4c7f0:	bl	146d0 <gcry_malloc@plt>
   4c7f4:	subs	r3, r0, #0
   4c7f8:	str	r3, [sp, #4]
   4c7fc:	ldrne	r3, [sp, #4]
   4c800:	strne	r3, [sp, #8]
   4c804:	bne	4c62c <npth_sleep@plt+0x36f3c>
   4c808:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4c80c:	b	4c7c4 <npth_sleep@plt+0x370d4>
   4c810:	ldr	r0, [sp, #4]
   4c814:	b	4c78c <npth_sleep@plt+0x3709c>
   4c818:	mov	fp, r4
   4c81c:	ldr	r0, [sp, #8]
   4c820:	bl	149dc <gcry_free@plt>
   4c824:	uxth	r0, fp
   4c828:	b	4c7c4 <npth_sleep@plt+0x370d4>
   4c82c:	bl	15084 <__errno_location@plt>
   4c830:	mov	r5, r0
   4c834:	ldr	r0, [r0]
   4c838:	bl	14bf8 <gpg_err_code_from_errno@plt>
   4c83c:	ldr	r1, [pc, #300]	; 4c970 <npth_sleep@plt+0x37280>
   4c840:	mov	r2, #5
   4c844:	mov	fp, r0
   4c848:	mov	r0, #0
   4c84c:	bl	14a3c <dcgettext@plt>
   4c850:	mov	r6, r0
   4c854:	ldr	r0, [r5]
   4c858:	bl	14dcc <strerror@plt>
   4c85c:	mov	r1, r0
   4c860:	mov	r0, r6
   4c864:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c868:	ldr	r3, [sp, #4]
   4c86c:	ldr	r5, [pc, #256]	; 4c974 <npth_sleep@plt+0x37284>
   4c870:	add	r4, r3, r4, lsl #2
   4c874:	ldr	r6, [pc, #252]	; 4c978 <npth_sleep@plt+0x37288>
   4c878:	ldr	r7, [pc, #252]	; 4c97c <npth_sleep@plt+0x3728c>
   4c87c:	sub	r4, r4, #4
   4c880:	ldr	r8, [sp, #20]
   4c884:	ldr	r9, [sp, #16]
   4c888:	b	4c8b4 <npth_sleep@plt+0x371c4>
   4c88c:	mov	r2, #5
   4c890:	mov	r1, r5
   4c894:	mov	r0, #0
   4c898:	bl	14a3c <dcgettext@plt>
   4c89c:	ldr	r1, [r9]
   4c8a0:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c8a4:	mov	fp, #1
   4c8a8:	cmp	r4, r8
   4c8ac:	add	r9, r9, #4
   4c8b0:	beq	4c81c <npth_sleep@plt+0x3712c>
   4c8b4:	ldr	r3, [r8, #4]!
   4c8b8:	cmn	r3, #1
   4c8bc:	beq	4c8a8 <npth_sleep@plt+0x371b8>
   4c8c0:	ands	r0, r3, #127	; 0x7f
   4c8c4:	bne	4c88c <npth_sleep@plt+0x3719c>
   4c8c8:	asr	r3, r3, #8
   4c8cc:	uxtb	r3, r3
   4c8d0:	cmp	r3, #127	; 0x7f
   4c8d4:	beq	4c914 <npth_sleep@plt+0x37224>
   4c8d8:	cmp	r3, #0
   4c8dc:	beq	4c8a8 <npth_sleep@plt+0x371b8>
   4c8e0:	ldr	r2, [sp, #8]
   4c8e4:	cmp	r2, #0
   4c8e8:	streq	r3, [r8]
   4c8ec:	moveq	fp, #1
   4c8f0:	beq	4c8a8 <npth_sleep@plt+0x371b8>
   4c8f4:	mov	r2, #5
   4c8f8:	mov	r1, r6
   4c8fc:	bl	14a3c <dcgettext@plt>
   4c900:	ldrb	r2, [r8, #1]
   4c904:	ldr	r1, [r9]
   4c908:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c90c:	mov	fp, #1
   4c910:	b	4c8a8 <npth_sleep@plt+0x371b8>
   4c914:	mov	r2, #5
   4c918:	mov	r1, r7
   4c91c:	bl	14a3c <dcgettext@plt>
   4c920:	ldr	r1, [r9]
   4c924:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c928:	mov	fp, #115	; 0x73
   4c92c:	b	4c8a8 <npth_sleep@plt+0x371b8>
   4c930:	mov	fp, #62	; 0x3e
   4c934:	b	4c868 <npth_sleep@plt+0x37178>
   4c938:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4c93c:	cmp	r0, #0
   4c940:	beq	4c700 <npth_sleep@plt+0x37010>
   4c944:	mov	fp, r0
   4c948:	b	4c868 <npth_sleep@plt+0x37178>
   4c94c:	mov	r1, fp
   4c950:	ldr	r0, [pc, #40]	; 4c980 <npth_sleep@plt+0x37290>
   4c954:	bl	3d484 <npth_sleep@plt+0x27d94>
   4c958:	mov	fp, #1
   4c95c:	b	4c868 <npth_sleep@plt+0x37178>
   4c960:	bl	14a60 <__stack_chk_fail@plt>
   4c964:	andeq	ip, r6, r8, lsr r8
   4c968:	andeq	sp, r6, ip, asr #20
   4c96c:			; <UNDEFINED> instruction: 0x0006d7bc
   4c970:	andeq	fp, r5, r4, lsr #15
   4c974:	andeq	fp, r5, r4, lsl #15
   4c978:	andeq	fp, r5, r0, ror #14
   4c97c:	andeq	fp, r5, r4, lsr r7
   4c980:	ldrdeq	fp, [r5], -r4
   4c984:	bx	lr
   4c988:	push	{r4, r5, r6, r7, lr}
   4c98c:	sub	sp, sp, #20
   4c990:	mov	r7, r1
   4c994:	mov	r6, r2
   4c998:	mov	r5, r0
   4c99c:	bl	1482c <getuid@plt>
   4c9a0:	mov	r4, r0
   4c9a4:	bl	14b50 <geteuid@plt>
   4c9a8:	cmp	r4, r0
   4c9ac:	beq	4c9cc <npth_sleep@plt+0x372dc>
   4c9b0:	ldr	r3, [pc, #392]	; 4cb40 <npth_sleep@plt+0x37450>
   4c9b4:	ldr	r0, [r3]
   4c9b8:	lsl	r0, r0, #24
   4c9bc:	and	r0, r0, #2130706432	; 0x7f000000
   4c9c0:	orr	r0, r0, #59	; 0x3b
   4c9c4:	add	sp, sp, #20
   4c9c8:	pop	{r4, r5, r6, r7, pc}
   4c9cc:	mov	r1, #1
   4c9d0:	mov	r0, r5
   4c9d4:	bl	15204 <access@plt>
   4c9d8:	subs	r4, r0, #0
   4c9dc:	bne	4ca34 <npth_sleep@plt+0x37344>
   4c9e0:	bl	15300 <fork@plt>
   4c9e4:	cmn	r0, #1
   4c9e8:	beq	4ca7c <npth_sleep@plt+0x3738c>
   4c9ec:	cmp	r0, #0
   4c9f0:	bne	4ca5c <npth_sleep@plt+0x3736c>
   4c9f4:	mov	r0, #25
   4c9f8:	bl	15498 <gcry_control@plt>
   4c9fc:	bl	14f70 <setsid@plt>
   4ca00:	cmn	r0, #1
   4ca04:	beq	4caf0 <npth_sleep@plt+0x37400>
   4ca08:	ldr	r0, [pc, #308]	; 4cb44 <npth_sleep@plt+0x37454>
   4ca0c:	bl	14b38 <chdir@plt>
   4ca10:	subs	r4, r0, #0
   4ca14:	bne	4caf0 <npth_sleep@plt+0x37400>
   4ca18:	bl	15300 <fork@plt>
   4ca1c:	cmn	r0, #1
   4ca20:	beq	4caf0 <npth_sleep@plt+0x37400>
   4ca24:	cmp	r0, #0
   4ca28:	beq	4caf8 <npth_sleep@plt+0x37408>
   4ca2c:	mov	r0, r4
   4ca30:	bl	14904 <_exit@plt>
   4ca34:	ldr	r3, [pc, #260]	; 4cb40 <npth_sleep@plt+0x37450>
   4ca38:	ldr	r4, [r3]
   4ca3c:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4ca40:	cmp	r0, #0
   4ca44:	beq	4ca70 <npth_sleep@plt+0x37380>
   4ca48:	lsl	r4, r4, #24
   4ca4c:	and	r4, r4, #2130706432	; 0x7f000000
   4ca50:	uxth	r0, r0
   4ca54:	orr	r0, r4, r0
   4ca58:	b	4c9c4 <npth_sleep@plt+0x372d4>
   4ca5c:	mov	r2, r4
   4ca60:	mov	r1, r4
   4ca64:	bl	14c58 <waitpid@plt>
   4ca68:	cmn	r0, #1
   4ca6c:	beq	4cad0 <npth_sleep@plt+0x373e0>
   4ca70:	mov	r0, #0
   4ca74:	add	sp, sp, #20
   4ca78:	pop	{r4, r5, r6, r7, pc}
   4ca7c:	mov	r2, #5
   4ca80:	ldr	r1, [pc, #192]	; 4cb48 <npth_sleep@plt+0x37458>
   4ca84:	mov	r0, r4
   4ca88:	bl	14a3c <dcgettext@plt>
   4ca8c:	mov	r4, r0
   4ca90:	bl	15084 <__errno_location@plt>
   4ca94:	ldr	r0, [r0]
   4ca98:	bl	14dcc <strerror@plt>
   4ca9c:	mov	r1, r0
   4caa0:	mov	r0, r4
   4caa4:	bl	3d484 <npth_sleep@plt+0x27d94>
   4caa8:	ldr	r3, [pc, #144]	; 4cb40 <npth_sleep@plt+0x37450>
   4caac:	ldr	r4, [r3]
   4cab0:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4cab4:	cmp	r0, #0
   4cab8:	beq	4ca70 <npth_sleep@plt+0x37380>
   4cabc:	lsl	r3, r4, #24
   4cac0:	and	r3, r3, #2130706432	; 0x7f000000
   4cac4:	uxth	r0, r0
   4cac8:	orr	r0, r3, r0
   4cacc:	b	4c9c4 <npth_sleep@plt+0x372d4>
   4cad0:	bl	15084 <__errno_location@plt>
   4cad4:	ldr	r0, [r0]
   4cad8:	bl	14dcc <strerror@plt>
   4cadc:	mov	r1, r0
   4cae0:	ldr	r0, [pc, #100]	; 4cb4c <npth_sleep@plt+0x3745c>
   4cae4:	bl	3d484 <npth_sleep@plt+0x27d94>
   4cae8:	mov	r0, r4
   4caec:	b	4c9c4 <npth_sleep@plt+0x372d4>
   4caf0:	mov	r0, #1
   4caf4:	bl	14904 <_exit@plt>
   4caf8:	cmp	r6, #0
   4cafc:	subne	r6, r6, #4
   4cb00:	bne	4cb10 <npth_sleep@plt+0x37420>
   4cb04:	b	4cb1c <npth_sleep@plt+0x3742c>
   4cb08:	bl	151f8 <gcry_xstrdup@plt>
   4cb0c:	bl	15324 <putenv@plt>
   4cb10:	ldr	r0, [r6, #4]!
   4cb14:	cmp	r0, #0
   4cb18:	bne	4cb08 <npth_sleep@plt+0x37418>
   4cb1c:	mov	r2, #0
   4cb20:	mvn	r3, #0
   4cb24:	str	r2, [sp, #8]
   4cb28:	str	r2, [sp, #4]
   4cb2c:	mov	r1, r7
   4cb30:	mov	r0, r5
   4cb34:	str	r3, [sp]
   4cb38:	mov	r2, r3
   4cb3c:	bl	4bc7c <npth_sleep@plt+0x3658c>
   4cb40:			; <UNDEFINED> instruction: 0x0006d7bc
   4cb44:	andeq	r9, r5, r4, asr #13
   4cb48:	andeq	fp, r5, r8, ror #13
   4cb4c:	andeq	fp, r5, r8, ror #15
   4cb50:	cmn	r0, #1
   4cb54:	bxeq	lr
   4cb58:	mov	r1, #15
   4cb5c:	b	14e98 <kill@plt>
   4cb60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cb64:	sub	sp, sp, #12
   4cb68:	ldr	r9, [pc, #228]	; 4cc54 <npth_sleep@plt+0x37564>
   4cb6c:	str	r1, [sp]
   4cb70:	mov	r1, #64	; 0x40
   4cb74:	str	r2, [sp, #4]
   4cb78:	bl	14fa0 <strchr@plt>
   4cb7c:	ldr	r8, [pc, #212]	; 4cc58 <npth_sleep@plt+0x37568>
   4cb80:	mov	r4, r0
   4cb84:	cmp	r4, #0
   4cb88:	beq	4cbd0 <npth_sleep@plt+0x374e0>
   4cb8c:	add	r5, r4, #1
   4cb90:	mov	r0, r5
   4cb94:	mov	r1, #64	; 0x40
   4cb98:	bl	14fa0 <strchr@plt>
   4cb9c:	ldrb	r3, [r4, #1]
   4cba0:	sub	r3, r3, #65	; 0x41
   4cba4:	cmp	r3, #25
   4cba8:	mov	r7, r0
   4cbac:	bhi	4cbc4 <npth_sleep@plt+0x374d4>
   4cbb0:	cmp	r0, #0
   4cbb4:	bne	4cbe0 <npth_sleep@plt+0x374f0>
   4cbb8:	mov	r0, r7
   4cbbc:	add	sp, sp, #12
   4cbc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cbc4:	mov	r4, r7
   4cbc8:	cmp	r4, #0
   4cbcc:	bne	4cb8c <npth_sleep@plt+0x3749c>
   4cbd0:	mov	r7, r4
   4cbd4:	mov	r0, r7
   4cbd8:	add	sp, sp, #12
   4cbdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cbe0:	sub	r6, r0, r5
   4cbe4:	mov	fp, r9
   4cbe8:	mov	r0, #5
   4cbec:	mov	sl, #0
   4cbf0:	b	4cc0c <npth_sleep@plt+0x3751c>
   4cbf4:	add	sl, sl, #1
   4cbf8:	cmp	sl, #10
   4cbfc:	beq	4cbc4 <npth_sleep@plt+0x374d4>
   4cc00:	ldr	fp, [r8, sl, lsl #3]
   4cc04:	mov	r0, fp
   4cc08:	bl	14f58 <strlen@plt>
   4cc0c:	cmp	r6, r0
   4cc10:	bne	4cbf4 <npth_sleep@plt+0x37504>
   4cc14:	mov	r0, fp
   4cc18:	mov	r2, r6
   4cc1c:	mov	r1, r5
   4cc20:	bl	149e8 <memcmp@plt>
   4cc24:	cmp	r0, #0
   4cc28:	bne	4cbf4 <npth_sleep@plt+0x37504>
   4cc2c:	ldr	r3, [sp]
   4cc30:	ldr	r2, [pc, #32]	; 4cc58 <npth_sleep@plt+0x37568>
   4cc34:	str	r4, [r3]
   4cc38:	add	r3, r2, sl, lsl #3
   4cc3c:	ldr	r2, [sp, #4]
   4cc40:	str	r7, [r2]
   4cc44:	ldr	r7, [r3, #4]
   4cc48:	mov	r0, r7
   4cc4c:	add	sp, sp, #12
   4cc50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cc54:	andeq	fp, r5, ip, ror #16
   4cc58:	andeq	fp, r5, ip, lsl r8
   4cc5c:	cmp	r0, #0
   4cc60:	bxeq	lr
   4cc64:	b	4cb60 <npth_sleep@plt+0x37470>
   4cc68:	push	{r4, r5, r6, r7, r8, lr}
   4cc6c:	sub	sp, sp, #32
   4cc70:	ldr	r8, [pc, #336]	; 4cdc8 <npth_sleep@plt+0x376d8>
   4cc74:	ldr	r7, [pc, #336]	; 4cdcc <npth_sleep@plt+0x376dc>
   4cc78:	mov	r5, r0
   4cc7c:	ldr	r3, [r8]
   4cc80:	ldr	r2, [r7]
   4cc84:	cmp	r3, #0
   4cc88:	str	r2, [sp, #28]
   4cc8c:	bne	4cca0 <npth_sleep@plt+0x375b0>
   4cc90:	b	4ccd4 <npth_sleep@plt+0x375e4>
   4cc94:	ldr	r3, [r3]
   4cc98:	cmp	r3, #0
   4cc9c:	beq	4ccd4 <npth_sleep@plt+0x375e4>
   4cca0:	ldr	r2, [r3, #4]
   4cca4:	cmp	r5, r2
   4cca8:	bne	4cc94 <npth_sleep@plt+0x375a4>
   4ccac:	ldr	r4, [r3, #8]
   4ccb0:	cmp	r4, #0
   4ccb4:	beq	4ccdc <npth_sleep@plt+0x375ec>
   4ccb8:	ldr	r2, [sp, #28]
   4ccbc:	ldr	r3, [r7]
   4ccc0:	mov	r0, r4
   4ccc4:	cmp	r2, r3
   4ccc8:	bne	4cdac <npth_sleep@plt+0x376bc>
   4cccc:	add	sp, sp, #32
   4ccd0:	pop	{r4, r5, r6, r7, r8, pc}
   4ccd4:	cmp	r5, #0
   4ccd8:	beq	4cda4 <npth_sleep@plt+0x376b4>
   4ccdc:	add	r2, sp, #8
   4cce0:	add	r1, sp, #4
   4cce4:	mov	r0, r5
   4cce8:	bl	4cb60 <npth_sleep@plt+0x37470>
   4ccec:	subs	r6, r0, #0
   4ccf0:	beq	4cda4 <npth_sleep@plt+0x376b4>
   4ccf4:	mov	r0, r5
   4ccf8:	bl	14f58 <strlen@plt>
   4ccfc:	mov	r4, r5
   4cd00:	add	r1, r0, #100	; 0x64
   4cd04:	add	r0, sp, #12
   4cd08:	bl	43c3c <npth_sleep@plt+0x2e54c>
   4cd0c:	b	4cd28 <npth_sleep@plt+0x37638>
   4cd10:	add	r2, sp, #8
   4cd14:	add	r1, sp, #4
   4cd18:	mov	r0, r4
   4cd1c:	bl	4cb60 <npth_sleep@plt+0x37470>
   4cd20:	subs	r6, r0, #0
   4cd24:	beq	4cd54 <npth_sleep@plt+0x37664>
   4cd28:	ldr	r2, [sp, #4]
   4cd2c:	mov	r1, r4
   4cd30:	sub	r2, r2, r4
   4cd34:	add	r0, sp, #12
   4cd38:	bl	43cec <npth_sleep@plt+0x2e5fc>
   4cd3c:	mov	r1, r6
   4cd40:	add	r0, sp, #12
   4cd44:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   4cd48:	ldr	r4, [sp, #8]
   4cd4c:	adds	r4, r4, #1
   4cd50:	bne	4cd10 <npth_sleep@plt+0x37620>
   4cd54:	mov	r1, r4
   4cd58:	add	r0, sp, #12
   4cd5c:	bl	43db4 <npth_sleep@plt+0x2e6c4>
   4cd60:	mov	r2, #1
   4cd64:	ldr	r1, [pc, #100]	; 4cdd0 <npth_sleep@plt+0x376e0>
   4cd68:	add	r0, sp, #12
   4cd6c:	bl	43cec <npth_sleep@plt+0x2e5fc>
   4cd70:	add	r0, sp, #12
   4cd74:	mov	r1, #0
   4cd78:	bl	43eb4 <npth_sleep@plt+0x2e7c4>
   4cd7c:	subs	r4, r0, #0
   4cd80:	beq	4cdb0 <npth_sleep@plt+0x376c0>
   4cd84:	mov	r0, #12
   4cd88:	bl	1467c <gcry_xmalloc@plt>
   4cd8c:	ldr	r3, [r8]
   4cd90:	str	r5, [r0, #4]
   4cd94:	str	r4, [r0, #8]
   4cd98:	str	r3, [r0]
   4cd9c:	str	r0, [r8]
   4cda0:	b	4ccb8 <npth_sleep@plt+0x375c8>
   4cda4:	mov	r4, r5
   4cda8:	b	4ccb8 <npth_sleep@plt+0x375c8>
   4cdac:	bl	14a60 <__stack_chk_fail@plt>
   4cdb0:	bl	15084 <__errno_location@plt>
   4cdb4:	ldr	r0, [r0]
   4cdb8:	bl	14dcc <strerror@plt>
   4cdbc:	mov	r1, r0
   4cdc0:	ldr	r0, [pc, #12]	; 4cdd4 <npth_sleep@plt+0x376e4>
   4cdc4:	bl	3d508 <npth_sleep@plt+0x27e18>
   4cdc8:	andeq	sp, r6, r4, lsl #19
   4cdcc:	andeq	ip, r6, r8, lsr r8
   4cdd0:	andeq	r5, r5, r8, asr r2
   4cdd4:	andeq	fp, r5, r4, ror r8
   4cdd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cddc:	sub	sp, sp, #540	; 0x21c
   4cde0:	ldr	fp, [pc, #1084]	; 4d224 <npth_sleep@plt+0x37b34>
   4cde4:	mov	sl, r1
   4cde8:	mov	r4, r0
   4cdec:	ldr	r3, [fp]
   4cdf0:	ldr	r9, [pc, #1072]	; 4d228 <npth_sleep@plt+0x37b38>
   4cdf4:	str	r3, [sp, #532]	; 0x214
   4cdf8:	bl	14ec8 <getpid@plt>
   4cdfc:	ldr	r2, [pc, #1064]	; 4d22c <npth_sleep@plt+0x37b3c>
   4ce00:	mov	r1, #16
   4ce04:	mov	r3, r0
   4ce08:	add	r0, sp, #516	; 0x204
   4ce0c:	bl	15264 <gpgrt_snprintf@plt>
   4ce10:	add	r0, sp, #124	; 0x7c
   4ce14:	bl	14a24 <uname@plt>
   4ce18:	mov	r1, #47	; 0x2f
   4ce1c:	cmp	r0, #0
   4ce20:	mov	r0, sl
   4ce24:	addeq	r6, sp, #189	; 0xbd
   4ce28:	ldrne	r6, [pc, #1024]	; 4d230 <npth_sleep@plt+0x37b40>
   4ce2c:	bl	1533c <strrchr@plt>
   4ce30:	cmp	r0, #0
   4ce34:	subne	r8, r0, sl
   4ce38:	ldreq	r3, [pc, #1012]	; 4d234 <npth_sleep@plt+0x37b44>
   4ce3c:	moveq	r5, #1
   4ce40:	streq	r3, [sp, #12]
   4ce44:	ldr	r3, [r9]
   4ce48:	mov	r0, r6
   4ce4c:	str	r3, [r4]
   4ce50:	movne	r5, r8
   4ce54:	moveq	r8, r5
   4ce58:	strne	sl, [sp, #12]
   4ce5c:	str	r4, [r9]
   4ce60:	bl	14f58 <strlen@plt>
   4ce64:	add	r5, r0, r5
   4ce68:	add	r0, r5, #48	; 0x30
   4ce6c:	bl	146d0 <gcry_malloc@plt>
   4ce70:	add	r5, r5, #47	; 0x2f
   4ce74:	cmp	r0, #0
   4ce78:	mov	r7, r0
   4ce7c:	str	r0, [r4, #16]
   4ce80:	beq	4d0b4 <npth_sleep@plt+0x379c4>
   4ce84:	mov	r0, r6
   4ce88:	bl	14f58 <strlen@plt>
   4ce8c:	ldr	r3, [sp, #12]
   4ce90:	mov	r1, r5
   4ce94:	str	r3, [sp]
   4ce98:	ldr	r2, [pc, #920]	; 4d238 <npth_sleep@plt+0x37b48>
   4ce9c:	mov	r3, r8
   4cea0:	str	r4, [sp, #4]
   4cea4:	str	r0, [r4, #24]
   4cea8:	mov	r0, r7
   4ceac:	bl	15264 <gpgrt_snprintf@plt>
   4ceb0:	ldr	r7, [r4, #16]
   4ceb4:	mov	r0, r7
   4ceb8:	bl	14f58 <strlen@plt>
   4cebc:	str	r0, [r4, #20]
   4cec0:	add	r7, r7, r0
   4cec4:	sub	r5, r5, r0
   4cec8:	bl	14ec8 <getpid@plt>
   4cecc:	mov	r1, r5
   4ced0:	mov	r3, r6
   4ced4:	ldr	r2, [pc, #864]	; 4d23c <npth_sleep@plt+0x37b4c>
   4ced8:	str	r0, [sp]
   4cedc:	mov	r0, r7
   4cee0:	bl	15264 <gpgrt_snprintf@plt>
   4cee4:	b	4cef8 <npth_sleep@plt+0x37808>
   4cee8:	bl	15084 <__errno_location@plt>
   4ceec:	ldr	r5, [r0]
   4cef0:	cmp	r5, #4
   4cef4:	bne	4d070 <npth_sleep@plt+0x37980>
   4cef8:	mov	r0, #0
   4cefc:	bl	153b4 <gpg_err_set_errno@plt>
   4cf00:	mov	r2, #420	; 0x1a4
   4cf04:	mov	r1, #193	; 0xc1
   4cf08:	ldr	r0, [r4, #16]
   4cf0c:	bl	14d30 <open64@plt>
   4cf10:	cmn	r0, #1
   4cf14:	mov	r5, r0
   4cf18:	beq	4cee8 <npth_sleep@plt+0x377f8>
   4cf1c:	add	r1, sp, #516	; 0x204
   4cf20:	mov	r2, #11
   4cf24:	bl	1518c <write@plt>
   4cf28:	cmp	r0, #11
   4cf2c:	bne	4cffc <npth_sleep@plt+0x3790c>
   4cf30:	mov	r0, r6
   4cf34:	bl	14f58 <strlen@plt>
   4cf38:	mov	r1, r6
   4cf3c:	mov	r2, r0
   4cf40:	mov	r0, r5
   4cf44:	bl	1518c <write@plt>
   4cf48:	mov	r7, r0
   4cf4c:	mov	r0, r6
   4cf50:	bl	14f58 <strlen@plt>
   4cf54:	cmp	r7, r0
   4cf58:	bne	4cffc <npth_sleep@plt+0x3790c>
   4cf5c:	mov	r2, #1
   4cf60:	ldr	r1, [pc, #728]	; 4d240 <npth_sleep@plt+0x37b50>
   4cf64:	mov	r0, r5
   4cf68:	bl	1518c <write@plt>
   4cf6c:	cmp	r0, #1
   4cf70:	bne	4cffc <npth_sleep@plt+0x3790c>
   4cf74:	mov	r0, r5
   4cf78:	bl	15660 <close@plt>
   4cf7c:	cmp	r0, #0
   4cf80:	bne	4d1b4 <npth_sleep@plt+0x37ac4>
   4cf84:	ldr	r5, [r4, #16]
   4cf88:	add	r2, sp, #16
   4cf8c:	mov	r1, r5
   4cf90:	mov	r0, #3
   4cf94:	bl	155c4 <__xstat64@plt>
   4cf98:	cmp	r0, #0
   4cf9c:	beq	4d0c8 <npth_sleep@plt+0x379d8>
   4cfa0:	bl	15084 <__errno_location@plt>
   4cfa4:	ldr	r7, [r4, #16]
   4cfa8:	ldr	r6, [r0]
   4cfac:	mov	r5, r0
   4cfb0:	mov	r0, r6
   4cfb4:	bl	14dcc <strerror@plt>
   4cfb8:	mov	r1, r7
   4cfbc:	mov	r2, r0
   4cfc0:	ldr	r0, [pc, #636]	; 4d244 <npth_sleep@plt+0x37b54>
   4cfc4:	bl	3d484 <npth_sleep@plt+0x27d94>
   4cfc8:	mov	r0, r6
   4cfcc:	bl	153b4 <gpg_err_set_errno@plt>
   4cfd0:	ldr	r6, [r5]
   4cfd4:	ldr	r3, [r4]
   4cfd8:	mov	r0, r6
   4cfdc:	ldr	r5, [r4, #16]
   4cfe0:	str	r3, [r9]
   4cfe4:	bl	14dcc <strerror@plt>
   4cfe8:	mov	r1, r5
   4cfec:	mov	r2, r0
   4cff0:	ldr	r0, [pc, #592]	; 4d248 <npth_sleep@plt+0x37b58>
   4cff4:	bl	3d484 <npth_sleep@plt+0x27d94>
   4cff8:	b	4d030 <npth_sleep@plt+0x37940>
   4cffc:	bl	15084 <__errno_location@plt>
   4d000:	ldr	r6, [r0]
   4d004:	ldr	r3, [r4]
   4d008:	mov	r0, r6
   4d00c:	ldr	r7, [r4, #16]
   4d010:	str	r3, [r9]
   4d014:	bl	14dcc <strerror@plt>
   4d018:	mov	r1, r7
   4d01c:	mov	r2, r0
   4d020:	ldr	r0, [pc, #544]	; 4d248 <npth_sleep@plt+0x37b58>
   4d024:	bl	3d484 <npth_sleep@plt+0x27d94>
   4d028:	mov	r0, r5
   4d02c:	bl	15660 <close@plt>
   4d030:	ldr	r0, [r4, #16]
   4d034:	bl	14a90 <unlink@plt>
   4d038:	ldr	r0, [r4, #16]
   4d03c:	bl	149dc <gcry_free@plt>
   4d040:	mov	r0, r4
   4d044:	bl	149dc <gcry_free@plt>
   4d048:	mov	r0, r6
   4d04c:	bl	153b4 <gpg_err_set_errno@plt>
   4d050:	mov	r7, #0
   4d054:	ldr	r2, [sp, #532]	; 0x214
   4d058:	ldr	r3, [fp]
   4d05c:	mov	r0, r7
   4d060:	cmp	r2, r3
   4d064:	bne	4d220 <npth_sleep@plt+0x37b30>
   4d068:	add	sp, sp, #540	; 0x21c
   4d06c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d070:	ldr	r3, [r4]
   4d074:	mov	r0, r5
   4d078:	str	r3, [r9]
   4d07c:	ldr	r6, [r4, #16]
   4d080:	bl	14dcc <strerror@plt>
   4d084:	mov	r1, r6
   4d088:	mov	r7, #0
   4d08c:	mov	r2, r0
   4d090:	ldr	r0, [pc, #436]	; 4d24c <npth_sleep@plt+0x37b5c>
   4d094:	bl	3d484 <npth_sleep@plt+0x27d94>
   4d098:	ldr	r0, [r4, #16]
   4d09c:	bl	149dc <gcry_free@plt>
   4d0a0:	mov	r0, r4
   4d0a4:	bl	149dc <gcry_free@plt>
   4d0a8:	mov	r0, r5
   4d0ac:	bl	153b4 <gpg_err_set_errno@plt>
   4d0b0:	b	4d054 <npth_sleep@plt+0x37964>
   4d0b4:	ldr	r3, [r4]
   4d0b8:	mov	r0, r4
   4d0bc:	str	r3, [r9]
   4d0c0:	bl	149dc <gcry_free@plt>
   4d0c4:	b	4d054 <npth_sleep@plt+0x37964>
   4d0c8:	mov	r0, r5
   4d0cc:	bl	14f58 <strlen@plt>
   4d0d0:	ldr	r7, [sp, #36]	; 0x24
   4d0d4:	add	r0, r0, #2
   4d0d8:	bl	146d0 <gcry_malloc@plt>
   4d0dc:	subs	r6, r0, #0
   4d0e0:	beq	4cfa0 <npth_sleep@plt+0x378b0>
   4d0e4:	mov	r1, r5
   4d0e8:	bl	14a0c <stpcpy@plt>
   4d0ec:	ldr	r3, [pc, #348]	; 4d250 <npth_sleep@plt+0x37b60>
   4d0f0:	mov	r1, r6
   4d0f4:	ldrh	r3, [r3]
   4d0f8:	strh	r3, [r0]
   4d0fc:	mov	r0, r5
   4d100:	bl	15180 <link@plt>
   4d104:	add	r2, sp, #16
   4d108:	mov	r1, r5
   4d10c:	mov	r0, #3
   4d110:	bl	155c4 <__xstat64@plt>
   4d114:	cmp	r0, #0
   4d118:	bne	4d1c8 <npth_sleep@plt+0x37ad8>
   4d11c:	ldr	r3, [sp, #36]	; 0x24
   4d120:	add	r7, r7, #1
   4d124:	cmp	r3, r7
   4d128:	mov	r0, r6
   4d12c:	beq	4d1dc <npth_sleep@plt+0x37aec>
   4d130:	bl	14a90 <unlink@plt>
   4d134:	mov	r0, r6
   4d138:	bl	149dc <gcry_free@plt>
   4d13c:	ldr	r0, [r4, #16]
   4d140:	bl	14a90 <unlink@plt>
   4d144:	ldrb	r3, [r4, #8]
   4d148:	orr	r3, r3, #4
   4d14c:	strb	r3, [r4, #8]
   4d150:	mov	r0, sl
   4d154:	bl	14f58 <strlen@plt>
   4d158:	add	r0, r0, #6
   4d15c:	bl	146d0 <gcry_malloc@plt>
   4d160:	cmp	r0, #0
   4d164:	mov	r7, r0
   4d168:	str	r0, [r4, #4]
   4d16c:	beq	4d1ec <npth_sleep@plt+0x37afc>
   4d170:	mov	r1, sl
   4d174:	bl	14a0c <stpcpy@plt>
   4d178:	ldr	r2, [pc, #212]	; 4d254 <npth_sleep@plt+0x37b64>
   4d17c:	ldrb	r1, [r4, #8]
   4d180:	tst	r1, #4
   4d184:	moveq	r7, r4
   4d188:	mov	r3, r0
   4d18c:	ldr	r0, [r2]
   4d190:	ldrh	r2, [r2, #4]
   4d194:	str	r0, [r3]
   4d198:	strh	r2, [r3, #4]
   4d19c:	beq	4d054 <npth_sleep@plt+0x37964>
   4d1a0:	mov	r1, r7
   4d1a4:	ldr	r0, [pc, #172]	; 4d258 <npth_sleep@plt+0x37b68>
   4d1a8:	mov	r7, r4
   4d1ac:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   4d1b0:	b	4d054 <npth_sleep@plt+0x37964>
   4d1b4:	bl	15084 <__errno_location@plt>
   4d1b8:	ldr	r6, [r0]
   4d1bc:	cmp	r6, #4
   4d1c0:	bne	4d004 <npth_sleep@plt+0x37914>
   4d1c4:	b	4cfd4 <npth_sleep@plt+0x378e4>
   4d1c8:	mov	r0, r6
   4d1cc:	bl	14a90 <unlink@plt>
   4d1d0:	mov	r0, r6
   4d1d4:	bl	149dc <gcry_free@plt>
   4d1d8:	b	4cfa0 <npth_sleep@plt+0x378b0>
   4d1dc:	bl	14a90 <unlink@plt>
   4d1e0:	mov	r0, r6
   4d1e4:	bl	149dc <gcry_free@plt>
   4d1e8:	b	4d150 <npth_sleep@plt+0x37a60>
   4d1ec:	bl	15084 <__errno_location@plt>
   4d1f0:	ldr	r3, [r4]
   4d1f4:	str	r3, [r9]
   4d1f8:	ldr	r5, [r0]
   4d1fc:	ldr	r0, [r4, #16]
   4d200:	bl	14a90 <unlink@plt>
   4d204:	ldr	r0, [r4, #16]
   4d208:	bl	149dc <gcry_free@plt>
   4d20c:	mov	r0, r4
   4d210:	bl	149dc <gcry_free@plt>
   4d214:	mov	r0, r5
   4d218:	bl	153b4 <gpg_err_set_errno@plt>
   4d21c:	b	4d054 <npth_sleep@plt+0x37964>
   4d220:	bl	14a60 <__stack_chk_fail@plt>
   4d224:	andeq	ip, r6, r8, lsr r8
   4d228:	andeq	sp, r6, r8, lsl #19
   4d22c:	andeq	fp, r5, r8, lsl #18
   4d230:	andeq	r6, r5, r0, lsr #32
   4d234:	andeq	r9, r5, r4, lsr #11
   4d238:	andeq	fp, r5, r0, lsl r9
   4d23c:	andeq	fp, r5, r0, lsr #18
   4d240:	andeq	sl, r5, r8, lsl #17
   4d244:	andeq	fp, r5, r8, lsr #18
   4d248:	ldrdeq	r9, [r5], -r4
   4d24c:	muleq	r5, r0, r9
   4d250:	andeq	r9, r5, r8, lsl r0
   4d254:	andeq	fp, r5, r4, ror #18
   4d258:	andeq	fp, r5, ip, ror #18
   4d25c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d260:	mov	r4, #0
   4d264:	ldr	r9, [pc, #692]	; 4d520 <npth_sleep@plt+0x37e30>
   4d268:	sub	sp, sp, #108	; 0x6c
   4d26c:	mov	r8, r0
   4d270:	ldr	r3, [r9]
   4d274:	str	r4, [r1]
   4d278:	ldr	r5, [r0, #24]
   4d27c:	str	r1, [sp, #8]
   4d280:	add	r5, r5, #12
   4d284:	cmp	r5, #81	; 0x51
   4d288:	str	r3, [sp, #100]	; 0x64
   4d28c:	bls	4d2cc <npth_sleep@plt+0x37bdc>
   4d290:	mov	r0, r5
   4d294:	bl	146d0 <gcry_malloc@plt>
   4d298:	cmp	r0, r4
   4d29c:	mov	r7, r0
   4d2a0:	mov	sl, r0
   4d2a4:	beq	4d450 <npth_sleep@plt+0x37d60>
   4d2a8:	mov	r1, r4
   4d2ac:	ldr	r0, [r8, #4]
   4d2b0:	bl	14d30 <open64@plt>
   4d2b4:	cmn	r0, #1
   4d2b8:	mov	r6, r0
   4d2bc:	beq	4d4e0 <npth_sleep@plt+0x37df0>
   4d2c0:	add	r3, sp, #16
   4d2c4:	str	r3, [sp, #4]
   4d2c8:	b	4d2ec <npth_sleep@plt+0x37bfc>
   4d2cc:	mov	r1, r4
   4d2d0:	ldr	r0, [r0, #4]
   4d2d4:	bl	14d30 <open64@plt>
   4d2d8:	cmn	r0, #1
   4d2dc:	mov	r6, r0
   4d2e0:	beq	4d458 <npth_sleep@plt+0x37d68>
   4d2e4:	add	r7, sp, #16
   4d2e8:	str	r7, [sp, #4]
   4d2ec:	mov	fp, r7
   4d2f0:	mov	r4, #0
   4d2f4:	b	4d324 <npth_sleep@plt+0x37c34>
   4d2f8:	cmp	r0, #0
   4d2fc:	blt	4d514 <npth_sleep@plt+0x37e24>
   4d300:	add	fp, fp, r0
   4d304:	add	r4, r4, r0
   4d308:	subs	r2, r5, r4
   4d30c:	movne	r2, #1
   4d310:	cmp	sl, #0
   4d314:	movne	r1, r2
   4d318:	moveq	r1, #0
   4d31c:	cmp	r1, #0
   4d320:	beq	4d3b0 <npth_sleep@plt+0x37cc0>
   4d324:	sub	r2, r5, r4
   4d328:	mov	r1, fp
   4d32c:	mov	r0, r6
   4d330:	bl	147fc <read@plt>
   4d334:	cmn	r0, #1
   4d338:	mov	sl, r0
   4d33c:	bne	4d2f8 <npth_sleep@plt+0x37c08>
   4d340:	bl	15084 <__errno_location@plt>
   4d344:	ldr	r2, [r0]
   4d348:	cmp	r2, #4
   4d34c:	beq	4d308 <npth_sleep@plt+0x37c18>
   4d350:	ldr	r1, [r8, #4]
   4d354:	ldr	r0, [pc, #456]	; 4d524 <npth_sleep@plt+0x37e34>
   4d358:	str	r2, [sp, #8]
   4d35c:	bl	3d420 <npth_sleep@plt+0x27d30>
   4d360:	mov	r0, r6
   4d364:	bl	15660 <close@plt>
   4d368:	ldr	r3, [sp, #4]
   4d36c:	ldr	r2, [sp, #8]
   4d370:	cmp	r7, r3
   4d374:	beq	4d388 <npth_sleep@plt+0x37c98>
   4d378:	mov	r0, r7
   4d37c:	str	r2, [sp, #4]
   4d380:	bl	149dc <gcry_free@plt>
   4d384:	ldr	r2, [sp, #4]
   4d388:	mov	r0, r2
   4d38c:	bl	153b4 <gpg_err_set_errno@plt>
   4d390:	mvn	r6, #0
   4d394:	ldr	r2, [sp, #100]	; 0x64
   4d398:	ldr	r3, [r9]
   4d39c:	mov	r0, r6
   4d3a0:	cmp	r2, r3
   4d3a4:	bne	4d510 <npth_sleep@plt+0x37e20>
   4d3a8:	add	sp, sp, #108	; 0x6c
   4d3ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d3b0:	mov	r0, r6
   4d3b4:	str	r1, [sp, #12]
   4d3b8:	bl	15660 <close@plt>
   4d3bc:	cmp	r4, #10
   4d3c0:	ldr	r1, [sp, #12]
   4d3c4:	ble	4d4c4 <npth_sleep@plt+0x37dd4>
   4d3c8:	ldrb	r2, [r7, #10]
   4d3cc:	cmp	r2, #10
   4d3d0:	bne	4d48c <npth_sleep@plt+0x37d9c>
   4d3d4:	strb	r1, [r7, #10]
   4d3d8:	mov	r0, r7
   4d3dc:	bl	14784 <strtol@plt>
   4d3e0:	cmn	r0, #1
   4d3e4:	mov	r6, r0
   4d3e8:	beq	4d48c <npth_sleep@plt+0x37d9c>
   4d3ec:	cmp	r0, #0
   4d3f0:	beq	4d490 <npth_sleep@plt+0x37da0>
   4d3f4:	cmp	r5, r4
   4d3f8:	beq	4d414 <npth_sleep@plt+0x37d24>
   4d3fc:	ldr	r3, [sp, #4]
   4d400:	cmp	r7, r3
   4d404:	beq	4d394 <npth_sleep@plt+0x37ca4>
   4d408:	mov	r0, r7
   4d40c:	bl	149dc <gcry_free@plt>
   4d410:	b	4d394 <npth_sleep@plt+0x37ca4>
   4d414:	add	r0, r8, #16
   4d418:	add	r1, r7, #11
   4d41c:	ldm	r0, {r0, r3, r4}
   4d420:	mov	r2, r4
   4d424:	add	r0, r0, r3
   4d428:	bl	149e8 <memcmp@plt>
   4d42c:	cmp	r0, #0
   4d430:	bne	4d3fc <npth_sleep@plt+0x37d0c>
   4d434:	add	r4, r7, r4
   4d438:	ldrb	r3, [r4, #11]
   4d43c:	cmp	r3, #10
   4d440:	moveq	r3, #1
   4d444:	ldreq	r2, [sp, #8]
   4d448:	streq	r3, [r2]
   4d44c:	b	4d3fc <npth_sleep@plt+0x37d0c>
   4d450:	mvn	r6, #0
   4d454:	b	4d394 <npth_sleep@plt+0x37ca4>
   4d458:	bl	15084 <__errno_location@plt>
   4d45c:	ldr	r5, [r8, #4]
   4d460:	ldr	r4, [r0]
   4d464:	mov	r0, r4
   4d468:	bl	14dcc <strerror@plt>
   4d46c:	mov	r1, r5
   4d470:	mov	r2, r0
   4d474:	ldr	r0, [pc, #172]	; 4d528 <npth_sleep@plt+0x37e38>
   4d478:	bl	3d420 <npth_sleep@plt+0x27d30>
   4d47c:	mov	r0, r4
   4d480:	bl	153b4 <gpg_err_set_errno@plt>
   4d484:	mvn	r6, #0
   4d488:	b	4d394 <npth_sleep@plt+0x37ca4>
   4d48c:	mvn	r6, #0
   4d490:	ldr	r2, [r8, #4]
   4d494:	mov	r1, r6
   4d498:	ldr	r0, [pc, #140]	; 4d52c <npth_sleep@plt+0x37e3c>
   4d49c:	bl	3d484 <npth_sleep@plt+0x27d94>
   4d4a0:	ldr	r3, [sp, #4]
   4d4a4:	cmp	r7, r3
   4d4a8:	beq	4d4b4 <npth_sleep@plt+0x37dc4>
   4d4ac:	mov	r0, r7
   4d4b0:	bl	149dc <gcry_free@plt>
   4d4b4:	mov	r0, #22
   4d4b8:	bl	153b4 <gpg_err_set_errno@plt>
   4d4bc:	mvn	r6, #0
   4d4c0:	b	4d394 <npth_sleep@plt+0x37ca4>
   4d4c4:	ldr	r1, [r8, #4]
   4d4c8:	ldr	r0, [pc, #96]	; 4d530 <npth_sleep@plt+0x37e40>
   4d4cc:	bl	3d420 <npth_sleep@plt+0x27d30>
   4d4d0:	ldr	r3, [sp, #4]
   4d4d4:	cmp	r7, r3
   4d4d8:	bne	4d4ac <npth_sleep@plt+0x37dbc>
   4d4dc:	b	4d4b4 <npth_sleep@plt+0x37dc4>
   4d4e0:	bl	15084 <__errno_location@plt>
   4d4e4:	ldr	r5, [r8, #4]
   4d4e8:	ldr	r4, [r0]
   4d4ec:	mov	r0, r4
   4d4f0:	bl	14dcc <strerror@plt>
   4d4f4:	mov	r1, r5
   4d4f8:	mov	r2, r0
   4d4fc:	ldr	r0, [pc, #36]	; 4d528 <npth_sleep@plt+0x37e38>
   4d500:	bl	3d420 <npth_sleep@plt+0x27d30>
   4d504:	mov	r0, sl
   4d508:	bl	149dc <gcry_free@plt>
   4d50c:	b	4d47c <npth_sleep@plt+0x37d8c>
   4d510:	bl	14a60 <__stack_chk_fail@plt>
   4d514:	bl	15084 <__errno_location@plt>
   4d518:	ldr	r2, [r0]
   4d51c:	b	4d350 <npth_sleep@plt+0x37c60>
   4d520:	andeq	ip, r6, r8, lsr r8
   4d524:			; <UNDEFINED> instruction: 0x0005b9bc
   4d528:	andeq	fp, r5, r0, lsr #20
   4d52c:	strdeq	fp, [r5], -ip
   4d530:	ldrdeq	fp, [r5], -ip
   4d534:	ldr	r3, [pc, #8]	; 4d544 <npth_sleep@plt+0x37e54>
   4d538:	mov	r2, #1
   4d53c:	str	r2, [r3, #4]
   4d540:	bx	lr
   4d544:	andeq	sp, r6, r8, lsl #19
   4d548:	push	{r4, r5, r6, lr}
   4d54c:	mov	r5, r0
   4d550:	ldr	r4, [pc, #152]	; 4d5f0 <npth_sleep@plt+0x37f00>
   4d554:	mov	r6, r1
   4d558:	ldr	r3, [r4, #8]
   4d55c:	cmp	r3, #0
   4d560:	beq	4d5c8 <npth_sleep@plt+0x37ed8>
   4d564:	cmp	r5, #0
   4d568:	beq	4d5e4 <npth_sleep@plt+0x37ef4>
   4d56c:	cmp	r6, #0
   4d570:	bne	4d5dc <npth_sleep@plt+0x37eec>
   4d574:	mov	r1, #28
   4d578:	mov	r0, #1
   4d57c:	bl	150fc <gcry_calloc@plt>
   4d580:	subs	r3, r0, #0
   4d584:	beq	4d5e4 <npth_sleep@plt+0x37ef4>
   4d588:	ldr	r1, [r4, #4]
   4d58c:	mvn	r2, #0
   4d590:	cmp	r1, #0
   4d594:	str	r2, [r3, #12]
   4d598:	beq	4d5bc <npth_sleep@plt+0x37ecc>
   4d59c:	ldrb	r2, [r3, #8]
   4d5a0:	ldr	r1, [r4]
   4d5a4:	mov	r0, r3
   4d5a8:	orr	r2, r2, #2
   4d5ac:	str	r3, [r4]
   4d5b0:	strb	r2, [r3, #8]
   4d5b4:	str	r1, [r3]
   4d5b8:	pop	{r4, r5, r6, pc}
   4d5bc:	mov	r1, r5
   4d5c0:	pop	{r4, r5, r6, lr}
   4d5c4:	b	4cdd8 <npth_sleep@plt+0x376e8>
   4d5c8:	ldr	r0, [pc, #36]	; 4d5f4 <npth_sleep@plt+0x37f04>
   4d5cc:	bl	4f098 <npth_sleep@plt+0x399a8>
   4d5d0:	mov	r3, #1
   4d5d4:	str	r3, [r4, #8]
   4d5d8:	b	4d564 <npth_sleep@plt+0x37e74>
   4d5dc:	mov	r0, #22
   4d5e0:	bl	153b4 <gpg_err_set_errno@plt>
   4d5e4:	mov	r3, #0
   4d5e8:	mov	r0, r3
   4d5ec:	pop	{r4, r5, r6, pc}
   4d5f0:	andeq	sp, r6, r8, lsl #19
   4d5f4:	ldrdeq	sp, [r4], -ip
   4d5f8:	str	r1, [r0, #12]
   4d5fc:	bx	lr
   4d600:	ldr	r0, [r0, #12]
   4d604:	bx	lr
   4d608:	push	{r4, lr}
   4d60c:	subs	r4, r0, #0
   4d610:	popeq	{r4, pc}
   4d614:	ldr	r2, [pc, #188]	; 4d6d8 <npth_sleep@plt+0x37fe8>
   4d618:	ldr	r1, [r2]
   4d61c:	cmp	r1, #0
   4d620:	beq	4d650 <npth_sleep@plt+0x37f60>
   4d624:	cmp	r4, r1
   4d628:	ldr	r3, [r1]
   4d62c:	bne	4d648 <npth_sleep@plt+0x37f58>
   4d630:	b	4d6d0 <npth_sleep@plt+0x37fe0>
   4d634:	cmp	r4, r3
   4d638:	ldr	r2, [r3]
   4d63c:	beq	4d668 <npth_sleep@plt+0x37f78>
   4d640:	mov	r1, r3
   4d644:	mov	r3, r2
   4d648:	cmp	r3, #0
   4d64c:	bne	4d634 <npth_sleep@plt+0x37f44>
   4d650:	ldrb	r3, [r4, #8]
   4d654:	tst	r3, #2
   4d658:	beq	4d680 <npth_sleep@plt+0x37f90>
   4d65c:	mov	r0, r4
   4d660:	pop	{r4, lr}
   4d664:	b	149dc <gcry_free@plt>
   4d668:	str	r2, [r1]
   4d66c:	mov	r3, #0
   4d670:	str	r3, [r4]
   4d674:	ldrb	r3, [r4, #8]
   4d678:	tst	r3, #2
   4d67c:	bne	4d65c <npth_sleep@plt+0x37f6c>
   4d680:	tst	r3, #1
   4d684:	beq	4d698 <npth_sleep@plt+0x37fa8>
   4d688:	ldr	r0, [r4, #4]
   4d68c:	cmp	r0, #0
   4d690:	beq	4d698 <npth_sleep@plt+0x37fa8>
   4d694:	bl	14a90 <unlink@plt>
   4d698:	ldr	r0, [r4, #16]
   4d69c:	cmp	r0, #0
   4d6a0:	beq	4d6b8 <npth_sleep@plt+0x37fc8>
   4d6a4:	ldrb	r3, [r4, #8]
   4d6a8:	tst	r3, #4
   4d6ac:	bne	4d6b8 <npth_sleep@plt+0x37fc8>
   4d6b0:	bl	14a90 <unlink@plt>
   4d6b4:	ldr	r0, [r4, #16]
   4d6b8:	bl	149dc <gcry_free@plt>
   4d6bc:	ldr	r0, [r4, #4]
   4d6c0:	bl	149dc <gcry_free@plt>
   4d6c4:	mov	r0, r4
   4d6c8:	pop	{r4, lr}
   4d6cc:	b	149dc <gcry_free@plt>
   4d6d0:	str	r3, [r2]
   4d6d4:	b	4d66c <npth_sleep@plt+0x37f7c>
   4d6d8:	andeq	sp, r6, r8, lsl #19
   4d6dc:	ldr	r3, [pc, #40]	; 4d70c <npth_sleep@plt+0x3801c>
   4d6e0:	mov	r2, #0
   4d6e4:	ldr	r0, [r3]
   4d6e8:	str	r2, [r3]
   4d6ec:	cmp	r0, r2
   4d6f0:	bxeq	lr
   4d6f4:	push	{r4, lr}
   4d6f8:	ldr	r4, [r0]
   4d6fc:	bl	4d608 <npth_sleep@plt+0x37f18>
   4d700:	subs	r0, r4, #0
   4d704:	bne	4d6f8 <npth_sleep@plt+0x38008>
   4d708:	pop	{r4, pc}
   4d70c:	andeq	sp, r6, r8, lsl #19
   4d710:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d714:	sub	sp, sp, #148	; 0x94
   4d718:	ldr	sl, [pc, #996]	; 4db04 <npth_sleep@plt+0x38414>
   4d71c:	ldrb	r3, [r0, #8]
   4d720:	ldr	r2, [sl]
   4d724:	ands	r5, r3, #2
   4d728:	str	r2, [sp, #140]	; 0x8c
   4d72c:	movne	r5, #0
   4d730:	bne	4d758 <npth_sleep@plt+0x38068>
   4d734:	ands	r8, r3, #1
   4d738:	mov	r6, r0
   4d73c:	moveq	r7, r1
   4d740:	moveq	r4, r8
   4d744:	mvneq	r9, #0
   4d748:	beq	4d790 <npth_sleep@plt+0x380a0>
   4d74c:	ldr	r1, [r0, #4]
   4d750:	ldr	r0, [pc, #944]	; 4db08 <npth_sleep@plt+0x38418>
   4d754:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   4d758:	ldr	r2, [sp, #140]	; 0x8c
   4d75c:	ldr	r3, [sl]
   4d760:	mov	r0, r5
   4d764:	cmp	r2, r3
   4d768:	bne	4db00 <npth_sleep@plt+0x38410>
   4d76c:	add	sp, sp, #148	; 0x94
   4d770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d774:	bl	15084 <__errno_location@plt>
   4d778:	ldr	fp, [r0]
   4d77c:	cmp	fp, #2
   4d780:	bne	4dadc <npth_sleep@plt+0x383ec>
   4d784:	ldr	r0, [pc, #896]	; 4db0c <npth_sleep@plt+0x3841c>
   4d788:	bl	3d420 <npth_sleep@plt+0x27d30>
   4d78c:	ldrb	r3, [r6, #8]
   4d790:	tst	r3, #4
   4d794:	bne	4d8e4 <npth_sleep@plt+0x381f4>
   4d798:	ldr	r1, [r6, #4]
   4d79c:	ldr	r0, [r6, #16]
   4d7a0:	bl	15180 <link@plt>
   4d7a4:	add	r2, sp, #16
   4d7a8:	ldr	r1, [r6, #16]
   4d7ac:	mov	r0, #3
   4d7b0:	bl	155c4 <__xstat64@plt>
   4d7b4:	subs	r5, r0, #0
   4d7b8:	bne	4dab0 <npth_sleep@plt+0x383c0>
   4d7bc:	ldr	r3, [sp, #36]	; 0x24
   4d7c0:	cmp	r3, #2
   4d7c4:	beq	4daa0 <npth_sleep@plt+0x383b0>
   4d7c8:	add	r1, sp, #12
   4d7cc:	mov	r0, r6
   4d7d0:	bl	4d25c <npth_sleep@plt+0x37b6c>
   4d7d4:	cmn	r0, #1
   4d7d8:	mov	r5, r0
   4d7dc:	beq	4d774 <npth_sleep@plt+0x38084>
   4d7e0:	bl	14ec8 <getpid@plt>
   4d7e4:	ldr	r3, [sp, #12]
   4d7e8:	cmp	r5, r0
   4d7ec:	beq	4d9ec <npth_sleep@plt+0x382fc>
   4d7f0:	cmp	r3, #0
   4d7f4:	beq	4d81c <npth_sleep@plt+0x3812c>
   4d7f8:	mov	r1, #0
   4d7fc:	mov	r0, r5
   4d800:	bl	14e98 <kill@plt>
   4d804:	cmp	r0, #0
   4d808:	beq	4d81c <npth_sleep@plt+0x3812c>
   4d80c:	bl	15084 <__errno_location@plt>
   4d810:	ldr	r3, [r0]
   4d814:	cmp	r3, #3
   4d818:	beq	4da60 <npth_sleep@plt+0x38370>
   4d81c:	cmn	r9, #1
   4d820:	beq	4d9e0 <npth_sleep@plt+0x382f0>
   4d824:	subs	r3, r5, r9
   4d828:	movne	r3, #1
   4d82c:	cmp	r7, #0
   4d830:	beq	4daf0 <npth_sleep@plt+0x38400>
   4d834:	cmp	r4, #0
   4d838:	moveq	r3, #1
   4d83c:	cmp	r3, #0
   4d840:	bne	4d9d8 <npth_sleep@plt+0x382e8>
   4d844:	cmp	r4, #800	; 0x320
   4d848:	lsllt	r4, r4, #1
   4d84c:	blt	4d864 <npth_sleep@plt+0x38174>
   4d850:	cmp	r4, #800	; 0x320
   4d854:	beq	4d9a0 <npth_sleep@plt+0x382b0>
   4d858:	cmp	r4, #8000	; 0x1f40
   4d85c:	lsllt	r4, r4, #1
   4d860:	blt	4d9a4 <npth_sleep@plt+0x382b4>
   4d864:	cmp	r7, #0
   4d868:	ble	4d878 <npth_sleep@plt+0x38188>
   4d86c:	cmp	r4, r7
   4d870:	movge	r4, r7
   4d874:	sub	r7, r7, r4
   4d878:	ldr	r3, [pc, #656]	; 4db10 <npth_sleep@plt+0x38420>
   4d87c:	add	r8, r8, r4
   4d880:	cmp	r8, r3
   4d884:	bgt	4d9ac <npth_sleep@plt+0x382bc>
   4d888:	ldr	r3, [pc, #644]	; 4db14 <npth_sleep@plt+0x38424>
   4d88c:	add	r2, sp, #16
   4d890:	str	r2, [sp]
   4d894:	umull	r3, lr, r3, r4
   4d898:	mov	r3, #0
   4d89c:	lsr	lr, lr, #6
   4d8a0:	mov	r2, r3
   4d8a4:	rsb	r0, lr, lr, lsl #5
   4d8a8:	mov	r1, r3
   4d8ac:	add	r0, lr, r0, lsl #2
   4d8b0:	str	lr, [sp, #16]
   4d8b4:	sub	r0, r4, r0, lsl #3
   4d8b8:	rsb	ip, r0, r0, lsl #5
   4d8bc:	add	ip, r0, ip, lsl #2
   4d8c0:	mov	r0, r3
   4d8c4:	lsl	ip, ip, #3
   4d8c8:	str	ip, [sp, #20]
   4d8cc:	bl	149f4 <select@plt>
   4d8d0:	b	4d78c <npth_sleep@plt+0x3809c>
   4d8d4:	bl	15084 <__errno_location@plt>
   4d8d8:	ldr	r5, [r0]
   4d8dc:	cmp	r5, #4
   4d8e0:	bne	4da10 <npth_sleep@plt+0x38320>
   4d8e4:	mov	r0, #0
   4d8e8:	bl	153b4 <gpg_err_set_errno@plt>
   4d8ec:	mov	r2, #420	; 0x1a4
   4d8f0:	mov	r1, #193	; 0xc1
   4d8f4:	ldr	r0, [r6, #4]
   4d8f8:	bl	14d30 <open64@plt>
   4d8fc:	cmn	r0, #1
   4d900:	mov	fp, r0
   4d904:	beq	4d8d4 <npth_sleep@plt+0x381e4>
   4d908:	bl	14ec8 <getpid@plt>
   4d90c:	ldr	r2, [pc, #516]	; 4db18 <npth_sleep@plt+0x38428>
   4d910:	mov	r1, #16
   4d914:	mov	r3, r0
   4d918:	add	r0, sp, #124	; 0x7c
   4d91c:	bl	15264 <gpgrt_snprintf@plt>
   4d920:	add	r1, sp, #124	; 0x7c
   4d924:	mov	r2, #11
   4d928:	mov	r0, fp
   4d92c:	bl	1518c <write@plt>
   4d930:	cmp	r0, #11
   4d934:	bne	4d95c <npth_sleep@plt+0x3826c>
   4d938:	ldr	r3, [r6, #20]
   4d93c:	ldr	r1, [r6, #16]
   4d940:	ldr	r2, [r6, #24]
   4d944:	add	r1, r1, r3
   4d948:	mov	r0, fp
   4d94c:	bl	1518c <write@plt>
   4d950:	ldr	r3, [r6, #24]
   4d954:	cmp	r0, r3
   4d958:	beq	4da78 <npth_sleep@plt+0x38388>
   4d95c:	bl	15084 <__errno_location@plt>
   4d960:	ldr	r7, [r6, #4]
   4d964:	mvn	r5, #0
   4d968:	ldr	r4, [r0]
   4d96c:	mov	r0, r4
   4d970:	bl	14dcc <strerror@plt>
   4d974:	mov	r1, r7
   4d978:	mov	r2, r0
   4d97c:	ldr	r0, [pc, #408]	; 4db1c <npth_sleep@plt+0x3842c>
   4d980:	bl	3d484 <npth_sleep@plt+0x27d94>
   4d984:	mov	r0, fp
   4d988:	bl	15660 <close@plt>
   4d98c:	ldr	r0, [r6, #4]
   4d990:	bl	14a90 <unlink@plt>
   4d994:	mov	r0, r4
   4d998:	bl	153b4 <gpg_err_set_errno@plt>
   4d99c:	b	4d758 <npth_sleep@plt+0x38068>
   4d9a0:	mov	r4, #2000	; 0x7d0
   4d9a4:	cmp	r7, #0
   4d9a8:	bgt	4d86c <npth_sleep@plt+0x3817c>
   4d9ac:	ldr	r3, [pc, #364]	; 4db20 <npth_sleep@plt+0x38430>
   4d9b0:	ldr	r3, [r3]
   4d9b4:	cmp	r3, #0
   4d9b8:	beq	4da44 <npth_sleep@plt+0x38354>
   4d9bc:	cmp	r6, r3
   4d9c0:	beq	4d9b0 <npth_sleep@plt+0x382c0>
   4d9c4:	ldrb	r2, [r3, #8]
   4d9c8:	tst	r2, #1
   4d9cc:	beq	4d9b0 <npth_sleep@plt+0x382c0>
   4d9d0:	ldr	r3, [pc, #332]	; 4db24 <npth_sleep@plt+0x38434>
   4d9d4:	b	4da48 <npth_sleep@plt+0x38358>
   4d9d8:	mov	r4, #50	; 0x32
   4d9dc:	b	4d864 <npth_sleep@plt+0x38174>
   4d9e0:	mov	r9, r5
   4d9e4:	mov	r3, #0
   4d9e8:	b	4d82c <npth_sleep@plt+0x3813c>
   4d9ec:	cmp	r3, #0
   4d9f0:	beq	4d81c <npth_sleep@plt+0x3812c>
   4d9f4:	ldr	r0, [pc, #300]	; 4db28 <npth_sleep@plt+0x38438>
   4d9f8:	bl	3d420 <npth_sleep@plt+0x27d30>
   4d9fc:	ldrb	r3, [r6, #8]
   4da00:	mov	r5, #0
   4da04:	orr	r3, r3, #1
   4da08:	strb	r3, [r6, #8]
   4da0c:	b	4d758 <npth_sleep@plt+0x38068>
   4da10:	cmp	r5, #17
   4da14:	beq	4d7c8 <npth_sleep@plt+0x380d8>
   4da18:	mov	r0, r5
   4da1c:	ldr	r4, [r6, #4]
   4da20:	bl	14dcc <strerror@plt>
   4da24:	mov	r1, r4
   4da28:	mov	r2, r0
   4da2c:	ldr	r0, [pc, #248]	; 4db2c <npth_sleep@plt+0x3843c>
   4da30:	bl	3d484 <npth_sleep@plt+0x27d94>
   4da34:	mov	r0, r5
   4da38:	mov	r5, fp
   4da3c:	bl	153b4 <gpg_err_set_errno@plt>
   4da40:	b	4d758 <npth_sleep@plt+0x38068>
   4da44:	ldr	r3, [pc, #228]	; 4db30 <npth_sleep@plt+0x38440>
   4da48:	mov	r1, r5
   4da4c:	ldr	r2, [pc, #220]	; 4db30 <npth_sleep@plt+0x38440>
   4da50:	ldr	r0, [pc, #220]	; 4db34 <npth_sleep@plt+0x38444>
   4da54:	bl	3d420 <npth_sleep@plt+0x27d30>
   4da58:	mov	r8, #0
   4da5c:	b	4d888 <npth_sleep@plt+0x38198>
   4da60:	mov	r1, r5
   4da64:	ldr	r0, [pc, #204]	; 4db38 <npth_sleep@plt+0x38448>
   4da68:	bl	3d420 <npth_sleep@plt+0x27d30>
   4da6c:	ldr	r0, [r6, #4]
   4da70:	bl	14a90 <unlink@plt>
   4da74:	b	4d78c <npth_sleep@plt+0x3809c>
   4da78:	mov	r2, #1
   4da7c:	ldr	r1, [pc, #184]	; 4db3c <npth_sleep@plt+0x3844c>
   4da80:	mov	r0, fp
   4da84:	bl	1518c <write@plt>
   4da88:	cmp	r0, #1
   4da8c:	bne	4d95c <npth_sleep@plt+0x3826c>
   4da90:	mov	r0, fp
   4da94:	bl	15660 <close@plt>
   4da98:	subs	r5, r0, #0
   4da9c:	bne	4d95c <npth_sleep@plt+0x3826c>
   4daa0:	ldrb	r3, [r6, #8]
   4daa4:	orr	r3, r3, #1
   4daa8:	strb	r3, [r6, #8]
   4daac:	b	4d758 <npth_sleep@plt+0x38068>
   4dab0:	bl	15084 <__errno_location@plt>
   4dab4:	mvn	r5, #0
   4dab8:	ldr	r4, [r0]
   4dabc:	mov	r0, r4
   4dac0:	bl	14dcc <strerror@plt>
   4dac4:	mov	r1, r0
   4dac8:	ldr	r0, [pc, #112]	; 4db40 <npth_sleep@plt+0x38450>
   4dacc:	bl	3d484 <npth_sleep@plt+0x27d94>
   4dad0:	mov	r0, r4
   4dad4:	bl	153b4 <gpg_err_set_errno@plt>
   4dad8:	b	4d758 <npth_sleep@plt+0x38068>
   4dadc:	ldr	r0, [pc, #96]	; 4db44 <npth_sleep@plt+0x38454>
   4dae0:	bl	3d420 <npth_sleep@plt+0x27d30>
   4dae4:	mov	r0, fp
   4dae8:	bl	153b4 <gpg_err_set_errno@plt>
   4daec:	b	4d758 <npth_sleep@plt+0x38068>
   4daf0:	mov	r0, #13
   4daf4:	bl	153b4 <gpg_err_set_errno@plt>
   4daf8:	mvn	r5, #0
   4dafc:	b	4d758 <npth_sleep@plt+0x38068>
   4db00:	bl	14a60 <__stack_chk_fail@plt>
   4db04:	andeq	ip, r6, r8, lsr r8
   4db08:	andeq	fp, r5, r4, asr sl
   4db0c:	andeq	fp, r5, ip, ror #21
   4db10:	ldrdeq	r0, [r0], -fp
   4db14:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   4db18:	andeq	fp, r5, r8, lsl #18
   4db1c:	andeq	fp, r5, r4, ror sl
   4db20:	andeq	sp, r6, r8, lsl #19
   4db24:	andeq	fp, r5, r4, asr #20
   4db28:	andeq	fp, r5, r4, lsl #22
   4db2c:	andeq	fp, r5, r8, ror fp
   4db30:	andeq	r5, r5, r8, asr r2
   4db34:	andeq	fp, r5, r0, asr fp
   4db38:	andeq	fp, r5, r4, lsr #22
   4db3c:	andeq	sl, r5, r8, lsl #17
   4db40:	andeq	fp, r5, r0, lsr #21
   4db44:	ldrdeq	fp, [r5], -r4
   4db48:	push	{r4, r5, r6, lr}
   4db4c:	sub	sp, sp, #8
   4db50:	ldr	r6, [pc, #260]	; 4dc5c <npth_sleep@plt+0x3856c>
   4db54:	ldr	r3, [pc, #260]	; 4dc60 <npth_sleep@plt+0x38570>
   4db58:	ldr	r2, [r6]
   4db5c:	str	r2, [sp, #4]
   4db60:	ldr	r4, [r3]
   4db64:	cmp	r4, #0
   4db68:	beq	4dbd0 <npth_sleep@plt+0x384e0>
   4db6c:	ldrb	r4, [r0, #8]
   4db70:	mov	r5, r0
   4db74:	tst	r4, #2
   4db78:	movne	r4, #0
   4db7c:	bne	4dbd0 <npth_sleep@plt+0x384e0>
   4db80:	ands	r4, r4, #1
   4db84:	beq	4dbec <npth_sleep@plt+0x384fc>
   4db88:	mov	r1, sp
   4db8c:	bl	4d25c <npth_sleep@plt+0x37b6c>
   4db90:	cmn	r0, #1
   4db94:	mov	r4, r0
   4db98:	beq	4dc18 <npth_sleep@plt+0x38528>
   4db9c:	bl	14ec8 <getpid@plt>
   4dba0:	cmp	r4, r0
   4dba4:	bne	4dbfc <npth_sleep@plt+0x3850c>
   4dba8:	ldr	r3, [sp]
   4dbac:	cmp	r3, #0
   4dbb0:	beq	4dbfc <npth_sleep@plt+0x3850c>
   4dbb4:	ldr	r0, [r5, #4]
   4dbb8:	bl	14a90 <unlink@plt>
   4dbbc:	subs	r4, r0, #0
   4dbc0:	bne	4dc34 <npth_sleep@plt+0x38544>
   4dbc4:	ldrb	r3, [r5, #8]
   4dbc8:	bic	r3, r3, #1
   4dbcc:	strb	r3, [r5, #8]
   4dbd0:	ldr	r2, [sp, #4]
   4dbd4:	ldr	r3, [r6]
   4dbd8:	mov	r0, r4
   4dbdc:	cmp	r2, r3
   4dbe0:	bne	4dc58 <npth_sleep@plt+0x38568>
   4dbe4:	add	sp, sp, #8
   4dbe8:	pop	{r4, r5, r6, pc}
   4dbec:	ldr	r1, [r0, #4]
   4dbf0:	ldr	r0, [pc, #108]	; 4dc64 <npth_sleep@plt+0x38574>
   4dbf4:	bl	3d5d0 <npth_sleep@plt+0x27ee0>
   4dbf8:	b	4dbd0 <npth_sleep@plt+0x384e0>
   4dbfc:	mov	r1, r4
   4dc00:	ldr	r0, [pc, #96]	; 4dc68 <npth_sleep@plt+0x38578>
   4dc04:	bl	3d484 <npth_sleep@plt+0x27d94>
   4dc08:	mov	r0, #13
   4dc0c:	bl	153b4 <gpg_err_set_errno@plt>
   4dc10:	mvn	r4, #0
   4dc14:	b	4dbd0 <npth_sleep@plt+0x384e0>
   4dc18:	bl	15084 <__errno_location@plt>
   4dc1c:	ldr	r5, [r0]
   4dc20:	ldr	r0, [pc, #68]	; 4dc6c <npth_sleep@plt+0x3857c>
   4dc24:	bl	3d484 <npth_sleep@plt+0x27d94>
   4dc28:	mov	r0, r5
   4dc2c:	bl	153b4 <gpg_err_set_errno@plt>
   4dc30:	b	4dbd0 <npth_sleep@plt+0x384e0>
   4dc34:	bl	15084 <__errno_location@plt>
   4dc38:	ldr	r1, [r5, #4]
   4dc3c:	mvn	r4, #0
   4dc40:	ldr	r5, [r0]
   4dc44:	ldr	r0, [pc, #36]	; 4dc70 <npth_sleep@plt+0x38580>
   4dc48:	bl	3d484 <npth_sleep@plt+0x27d94>
   4dc4c:	mov	r0, r5
   4dc50:	bl	153b4 <gpg_err_set_errno@plt>
   4dc54:	b	4dbd0 <npth_sleep@plt+0x384e0>
   4dc58:	bl	14a60 <__stack_chk_fail@plt>
   4dc5c:	andeq	ip, r6, r8, lsr r8
   4dc60:	andeq	sp, r6, r8, lsl #19
   4dc64:	andeq	fp, r5, r8, lsr #23
   4dc68:	andeq	fp, r5, r8, ror #23
   4dc6c:	andeq	fp, r5, r4, asr #23
   4dc70:	andeq	fp, r5, r0, lsl ip
   4dc74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4dc78:	sub	sp, sp, #28
   4dc7c:	ldr	fp, [pc, #376]	; 4ddfc <npth_sleep@plt+0x3870c>
   4dc80:	cmp	r1, #1
   4dc84:	str	r3, [sp, #12]
   4dc88:	ldr	ip, [fp]
   4dc8c:	ldr	r9, [sp, #64]	; 0x40
   4dc90:	str	ip, [sp, #20]
   4dc94:	bls	4ddcc <npth_sleep@plt+0x386dc>
   4dc98:	mov	r8, r2
   4dc9c:	add	sl, r9, #1
   4dca0:	b	4dd24 <npth_sleep@plt+0x38634>
   4dca4:	ldrb	r5, [r0, #1]
   4dca8:	sub	r7, r1, #2
   4dcac:	cmp	r5, #127	; 0x7f
   4dcb0:	addls	r4, r0, #2
   4dcb4:	bls	4dcf0 <npth_sleep@plt+0x38600>
   4dcb8:	cmp	r5, #129	; 0x81
   4dcbc:	beq	4ddb8 <npth_sleep@plt+0x386c8>
   4dcc0:	subs	r5, r5, #130	; 0x82
   4dcc4:	movne	r5, #1
   4dcc8:	cmp	r7, #1
   4dccc:	movhi	r7, r5
   4dcd0:	orrls	r7, r5, #1
   4dcd4:	cmp	r7, #0
   4dcd8:	bne	4ddcc <npth_sleep@plt+0x386dc>
   4dcdc:	ldrh	r5, [r0, #2]
   4dce0:	sub	r7, r1, #4
   4dce4:	add	r4, r0, #4
   4dce8:	rev16	r5, r5
   4dcec:	uxth	r5, r5
   4dcf0:	cmp	r9, #99	; 0x63
   4dcf4:	movgt	r3, #0
   4dcf8:	andle	r3, r3, #1
   4dcfc:	cmp	r3, #0
   4dd00:	bne	4dd84 <npth_sleep@plt+0x38694>
   4dd04:	cmp	r6, r8
   4dd08:	beq	4ddec <npth_sleep@plt+0x386fc>
   4dd0c:	cmp	r7, r5
   4dd10:	bcc	4ddcc <npth_sleep@plt+0x386dc>
   4dd14:	add	r0, r4, r5
   4dd18:	sub	r1, r7, r5
   4dd1c:	cmp	r1, #1
   4dd20:	bls	4ddcc <npth_sleep@plt+0x386dc>
   4dd24:	ldrb	r6, [r0]
   4dd28:	sub	r3, r6, #1
   4dd2c:	uxtb	r3, r3
   4dd30:	cmp	r3, #253	; 0xfd
   4dd34:	addhi	r0, r0, #1
   4dd38:	subhi	r1, r1, #1
   4dd3c:	bhi	4dd1c <npth_sleep@plt+0x3862c>
   4dd40:	and	r3, r6, #31
   4dd44:	cmp	r3, #31
   4dd48:	lsr	r3, r6, #5
   4dd4c:	and	r3, r3, #1
   4dd50:	bne	4dca4 <npth_sleep@plt+0x385b4>
   4dd54:	sub	r1, r1, #1
   4dd58:	cmp	r1, #1
   4dd5c:	add	ip, r0, #1
   4dd60:	beq	4ddcc <npth_sleep@plt+0x386dc>
   4dd64:	ldrb	r2, [r0, #1]
   4dd68:	and	r0, r2, #31
   4dd6c:	cmp	r0, #31
   4dd70:	beq	4ddcc <npth_sleep@plt+0x386dc>
   4dd74:	and	r2, r2, #127	; 0x7f
   4dd78:	orr	r6, r2, r6, lsl #8
   4dd7c:	mov	r0, ip
   4dd80:	b	4dca4 <npth_sleep@plt+0x385b4>
   4dd84:	str	sl, [sp]
   4dd88:	add	r3, sp, #16
   4dd8c:	mov	r2, r8
   4dd90:	mov	r1, r5
   4dd94:	mov	r0, r4
   4dd98:	bl	4dc74 <npth_sleep@plt+0x38584>
   4dd9c:	cmp	r0, #0
   4dda0:	beq	4dd04 <npth_sleep@plt+0x38614>
   4dda4:	ldr	r2, [sp, #12]
   4dda8:	ldr	r3, [sp, #16]
   4ddac:	mov	r4, r0
   4ddb0:	str	r3, [r2]
   4ddb4:	b	4ddd0 <npth_sleep@plt+0x386e0>
   4ddb8:	cmp	r7, #0
   4ddbc:	subne	r7, r1, #3
   4ddc0:	ldrbne	r5, [r0, #2]
   4ddc4:	addne	r4, r0, #3
   4ddc8:	bne	4dcf0 <npth_sleep@plt+0x38600>
   4ddcc:	mov	r4, #0
   4ddd0:	ldr	r2, [sp, #20]
   4ddd4:	ldr	r3, [fp]
   4ddd8:	mov	r0, r4
   4dddc:	cmp	r2, r3
   4dde0:	bne	4ddf8 <npth_sleep@plt+0x38708>
   4dde4:	add	sp, sp, #28
   4dde8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ddec:	ldr	r3, [sp, #12]
   4ddf0:	str	r5, [r3]
   4ddf4:	b	4ddd0 <npth_sleep@plt+0x386e0>
   4ddf8:	bl	14a60 <__stack_chk_fail@plt>
   4ddfc:	andeq	ip, r6, r8, lsr r8
   4de00:	push	{r4, r5, r6, lr}
   4de04:	sub	sp, sp, #8
   4de08:	mov	ip, #0
   4de0c:	str	ip, [sp]
   4de10:	mov	r5, r0
   4de14:	mov	r4, r1
   4de18:	mov	r6, r3
   4de1c:	bl	4dc74 <npth_sleep@plt+0x38584>
   4de20:	cmp	r0, #0
   4de24:	beq	4de3c <npth_sleep@plt+0x3874c>
   4de28:	sub	r5, r0, r5
   4de2c:	ldr	r3, [r6]
   4de30:	sub	r4, r4, r5
   4de34:	cmp	r3, r4
   4de38:	movhi	r0, #0
   4de3c:	add	sp, sp, #8
   4de40:	pop	{r4, r5, r6, pc}
   4de44:	push	{lr}		; (str lr, [sp, #-4]!)
   4de48:	sub	sp, sp, #12
   4de4c:	mov	ip, #0
   4de50:	str	ip, [sp]
   4de54:	bl	4dc74 <npth_sleep@plt+0x38584>
   4de58:	add	sp, sp, #12
   4de5c:	pop	{pc}		; (ldr pc, [sp], #4)
   4de60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4de64:	mov	r7, #0
   4de68:	ldr	r9, [r1]
   4de6c:	ldr	fp, [sp, #44]	; 0x2c
   4de70:	ldr	r4, [sp, #48]	; 0x30
   4de74:	ldr	ip, [sp, #40]	; 0x28
   4de78:	cmp	r9, #0
   4de7c:	ldr	r5, [r0]
   4de80:	str	r7, [ip]
   4de84:	str	r7, [fp]
   4de88:	str	r7, [r4]
   4de8c:	beq	4df80 <npth_sleep@plt+0x38890>
   4de90:	mov	ip, r5
   4de94:	mov	lr, #1
   4de98:	ldrb	r8, [ip], #1
   4de9c:	str	lr, [r4]
   4dea0:	sub	r6, r9, #1
   4dea4:	and	lr, r8, #31
   4dea8:	lsr	sl, r8, #5
   4deac:	asr	r8, r8, #6
   4deb0:	str	r8, [r2]
   4deb4:	ldr	r8, [sp, #36]	; 0x24
   4deb8:	and	sl, sl, #1
   4debc:	cmp	lr, #31
   4dec0:	str	sl, [r8]
   4dec4:	beq	4dfa0 <npth_sleep@plt+0x388b0>
   4dec8:	cmp	r6, #0
   4decc:	str	lr, [r3]
   4ded0:	beq	4df80 <npth_sleep@plt+0x38890>
   4ded4:	ldrb	lr, [ip], #1
   4ded8:	ldr	r7, [r4]
   4dedc:	sub	r6, r6, #1
   4dee0:	add	r8, r7, #1
   4dee4:	tst	lr, #128	; 0x80
   4dee8:	str	r8, [r4]
   4deec:	bne	4df20 <npth_sleep@plt+0x38830>
   4def0:	str	lr, [fp]
   4def4:	ldr	r2, [r2]
   4def8:	cmp	r2, #0
   4defc:	bne	4df0c <npth_sleep@plt+0x3881c>
   4df00:	ldr	r3, [r3]
   4df04:	cmp	r3, #0
   4df08:	streq	r3, [fp]
   4df0c:	mov	r3, #0
   4df10:	str	ip, [r0]
   4df14:	str	r6, [r1]
   4df18:	mov	r0, r3
   4df1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4df20:	cmp	lr, #128	; 0x80
   4df24:	beq	4dffc <npth_sleep@plt+0x3890c>
   4df28:	cmp	lr, #255	; 0xff
   4df2c:	beq	4e00c <npth_sleep@plt+0x3891c>
   4df30:	and	lr, lr, #127	; 0x7f
   4df34:	cmp	lr, #4
   4df38:	bhi	4e00c <npth_sleep@plt+0x3891c>
   4df3c:	cmp	lr, #0
   4df40:	beq	4def0 <npth_sleep@plt+0x38800>
   4df44:	cmp	r6, #0
   4df48:	beq	4df80 <npth_sleep@plt+0x38890>
   4df4c:	add	r8, lr, r8
   4df50:	add	r7, r7, #2
   4df54:	mov	lr, #0
   4df58:	ldrb	r5, [ip], #1
   4df5c:	cmp	r8, r7
   4df60:	sub	r6, r6, #1
   4df64:	orr	lr, r5, lr
   4df68:	str	r7, [r4]
   4df6c:	beq	4def0 <npth_sleep@plt+0x38800>
   4df70:	cmp	r6, #0
   4df74:	lsl	lr, lr, #8
   4df78:	add	r7, r7, #1
   4df7c:	bne	4df58 <npth_sleep@plt+0x38868>
   4df80:	ldr	r3, [pc, #156]	; 4e024 <npth_sleep@plt+0x38934>
   4df84:	ldr	r3, [r3]
   4df88:	lsl	r3, r3, #24
   4df8c:	and	r3, r3, #2130706432	; 0x7f000000
   4df90:	mvn	r3, r3, lsr #14
   4df94:	mvn	r3, r3, lsl #14
   4df98:	mov	r0, r3
   4df9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dfa0:	add	r5, r5, r9
   4dfa4:	mov	r6, r7
   4dfa8:	b	4dfd0 <npth_sleep@plt+0x388e0>
   4dfac:	ldrb	r6, [ip], #1
   4dfb0:	ldr	r7, [r4]
   4dfb4:	tst	r6, #128	; 0x80
   4dfb8:	add	r7, r7, #1
   4dfbc:	and	r6, r6, #127	; 0x7f
   4dfc0:	orr	r6, r6, lr
   4dfc4:	str	r7, [r4]
   4dfc8:	sub	lr, r5, ip
   4dfcc:	beq	4dfe0 <npth_sleep@plt+0x388f0>
   4dfd0:	cmp	ip, r5
   4dfd4:	lsl	lr, r6, #7
   4dfd8:	bne	4dfac <npth_sleep@plt+0x388bc>
   4dfdc:	b	4df80 <npth_sleep@plt+0x38890>
   4dfe0:	mov	r5, lr
   4dfe4:	mov	lr, r6
   4dfe8:	mov	r6, r5
   4dfec:	cmp	r6, #0
   4dff0:	str	lr, [r3]
   4dff4:	bne	4ded4 <npth_sleep@plt+0x387e4>
   4dff8:	b	4df80 <npth_sleep@plt+0x38890>
   4dffc:	ldr	r4, [sp, #40]	; 0x28
   4e000:	mov	lr, #1
   4e004:	str	lr, [r4]
   4e008:	b	4def4 <npth_sleep@plt+0x38804>
   4e00c:	ldr	r3, [pc, #16]	; 4e024 <npth_sleep@plt+0x38934>
   4e010:	ldr	r3, [r3]
   4e014:	lsl	r3, r3, #24
   4e018:	and	r3, r3, #2130706432	; 0x7f000000
   4e01c:	orr	r3, r3, #134	; 0x86
   4e020:	b	4df98 <npth_sleep@plt+0x388a8>
   4e024:			; <UNDEFINED> instruction: 0x0006d7bc
   4e028:	push	{r4, r5, r6, r7, r8, lr}
   4e02c:	mov	r4, #0
   4e030:	ldr	lr, [r1]
   4e034:	ldr	r7, [sp, #24]
   4e038:	cmp	lr, #0
   4e03c:	ldr	r5, [r0]
   4e040:	str	r4, [r3]
   4e044:	str	r4, [r7]
   4e048:	beq	4e108 <npth_sleep@plt+0x38a18>
   4e04c:	ldrb	ip, [r5]
   4e050:	cmp	ip, #40	; 0x28
   4e054:	beq	4e130 <npth_sleep@plt+0x38a40>
   4e058:	cmp	ip, #41	; 0x29
   4e05c:	bne	4e0b0 <npth_sleep@plt+0x389c0>
   4e060:	ldr	r3, [r2]
   4e064:	cmp	r3, #0
   4e068:	beq	4e114 <npth_sleep@plt+0x38a24>
   4e06c:	mov	r3, #1
   4e070:	str	r3, [r7]
   4e074:	ldr	r3, [r2]
   4e078:	sub	ip, lr, #1
   4e07c:	add	r5, r5, #1
   4e080:	sub	r3, r3, #1
   4e084:	str	r3, [r2]
   4e088:	mov	lr, r4
   4e08c:	str	r5, [r0]
   4e090:	str	ip, [r1]
   4e094:	b	4e128 <npth_sleep@plt+0x38a38>
   4e098:	cmp	r6, #9
   4e09c:	bhi	4e114 <npth_sleep@plt+0x38a24>
   4e0a0:	subs	lr, lr, #1
   4e0a4:	sub	r4, r2, #48	; 0x30
   4e0a8:	beq	4e114 <npth_sleep@plt+0x38a24>
   4e0ac:	ldrb	ip, [r5, #1]!
   4e0b0:	add	r2, r4, r4, lsl #2
   4e0b4:	cmp	ip, #58	; 0x3a
   4e0b8:	cmpne	ip, #0
   4e0bc:	sub	r6, ip, #48	; 0x30
   4e0c0:	movne	r8, #1
   4e0c4:	moveq	r8, #0
   4e0c8:	add	r2, ip, r2, lsl #1
   4e0cc:	bne	4e098 <npth_sleep@plt+0x389a8>
   4e0d0:	cmp	ip, #58	; 0x3a
   4e0d4:	bne	4e114 <npth_sleep@plt+0x38a24>
   4e0d8:	sub	lr, lr, #1
   4e0dc:	cmp	lr, r4
   4e0e0:	bcc	4e114 <npth_sleep@plt+0x38a24>
   4e0e4:	add	r5, r5, #1
   4e0e8:	sub	r2, lr, r4
   4e0ec:	add	ip, r5, r4
   4e0f0:	str	r5, [r3]
   4e0f4:	mov	lr, r8
   4e0f8:	str	r4, [r7]
   4e0fc:	str	ip, [r0]
   4e100:	str	r2, [r1]
   4e104:	b	4e128 <npth_sleep@plt+0x38a38>
   4e108:	ldr	r3, [r2]
   4e10c:	cmp	r3, r4
   4e110:	beq	4e128 <npth_sleep@plt+0x38a38>
   4e114:	ldr	r3, [pc, #60]	; 4e158 <npth_sleep@plt+0x38a68>
   4e118:	ldr	lr, [r3]
   4e11c:	lsl	lr, lr, #24
   4e120:	and	lr, lr, #2130706432	; 0x7f000000
   4e124:	orr	lr, lr, #83	; 0x53
   4e128:	mov	r0, lr
   4e12c:	pop	{r4, r5, r6, r7, r8, pc}
   4e130:	ldr	r3, [r2]
   4e134:	sub	ip, lr, #1
   4e138:	add	r5, r5, #1
   4e13c:	add	r3, r3, #1
   4e140:	mov	lr, r4
   4e144:	str	r3, [r2]
   4e148:	str	r5, [r0]
   4e14c:	str	ip, [r1]
   4e150:	mov	r0, lr
   4e154:	pop	{r4, r5, r6, r7, r8, pc}
   4e158:			; <UNDEFINED> instruction: 0x0006d7bc
   4e15c:	push	{r4, r5, r6, r7, r8, lr}
   4e160:	mov	r4, r0
   4e164:	mov	r5, r3
   4e168:	mov	r7, r1
   4e16c:	mov	r6, r2
   4e170:	mov	r1, #0
   4e174:	mov	r2, #36	; 0x24
   4e178:	bl	150f0 <memset@plt>
   4e17c:	mov	r3, #0
   4e180:	cmp	r5, #0
   4e184:	str	r7, [r4, #12]
   4e188:	str	r6, [r4, #16]
   4e18c:	str	r3, [r4, #36]	; 0x24
   4e190:	beq	4e1f4 <npth_sleep@plt+0x38b04>
   4e194:	ldrb	r0, [r5]
   4e198:	cmp	r0, r3
   4e19c:	beq	4e1e4 <npth_sleep@plt+0x38af4>
   4e1a0:	mov	r2, #4
   4e1a4:	ldr	r1, [pc, #96]	; 4e20c <npth_sleep@plt+0x38b1c>
   4e1a8:	mov	r0, r5
   4e1ac:	bl	15624 <strncmp@plt>
   4e1b0:	cmp	r0, #0
   4e1b4:	mov	r0, r5
   4e1b8:	ldreq	r3, [r4]
   4e1bc:	ldreq	r2, [pc, #76]	; 4e210 <npth_sleep@plt+0x38b20>
   4e1c0:	orreq	r3, r3, #32
   4e1c4:	streq	r3, [r4]
   4e1c8:	streq	r2, [r4, #28]
   4e1cc:	bl	15684 <gcry_strdup@plt>
   4e1d0:	cmp	r0, #0
   4e1d4:	str	r0, [r4, #20]
   4e1d8:	beq	4e1fc <npth_sleep@plt+0x38b0c>
   4e1dc:	ldr	r0, [r4, #36]	; 0x24
   4e1e0:	pop	{r4, r5, r6, r7, r8, pc}
   4e1e4:	ldr	r3, [r4]
   4e1e8:	orr	r3, r3, #16
   4e1ec:	str	r3, [r4]
   4e1f0:	pop	{r4, r5, r6, r7, r8, pc}
   4e1f4:	mov	r0, r5
   4e1f8:	pop	{r4, r5, r6, r7, r8, pc}
   4e1fc:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4e200:	uxth	r0, r0
   4e204:	str	r0, [r4, #36]	; 0x24
   4e208:	pop	{r4, r5, r6, r7, r8, pc}
   4e20c:	andeq	ip, r5, r0, lsr #1
   4e210:	adcseq	r0, r7, lr, asr #9
   4e214:	cmp	r2, #0
   4e218:	beq	4e224 <npth_sleep@plt+0x38b34>
   4e21c:	mov	r1, r2
   4e220:	b	15228 <gpgrt_fputs@plt>
   4e224:	b	15618 <fputs@plt>
   4e228:	mov	r3, r2
   4e22c:	mov	r2, #0
   4e230:	b	4e15c <npth_sleep@plt+0x38a6c>
   4e234:	mov	r3, r2
   4e238:	mov	r2, r1
   4e23c:	mov	r1, #0
   4e240:	b	4e15c <npth_sleep@plt+0x38a6c>
   4e244:	ldr	r3, [pc, #812]	; 4e578 <npth_sleep@plt+0x38e88>
   4e248:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e24c:	sub	sp, sp, #28
   4e250:	ldr	sl, [r0, #36]	; 0x24
   4e254:	ldr	r3, [r3]
   4e258:	cmp	sl, #0
   4e25c:	str	r3, [sp, #20]
   4e260:	bne	4e2a4 <npth_sleep@plt+0x38bb4>
   4e264:	cmp	r2, #0
   4e268:	mov	r5, r0
   4e26c:	mov	r6, r1
   4e270:	mov	r9, r2
   4e274:	bne	4e2c4 <npth_sleep@plt+0x38bd4>
   4e278:	cmp	r1, #0
   4e27c:	beq	4e2a0 <npth_sleep@plt+0x38bb0>
   4e280:	ldr	r0, [r0, #16]
   4e284:	cmp	r0, #0
   4e288:	beq	4e54c <npth_sleep@plt+0x38e5c>
   4e28c:	bl	14ae4 <gpgrt_fflush@plt>
   4e290:	adds	r0, r0, #0
   4e294:	movne	r0, #1
   4e298:	cmp	r0, #0
   4e29c:	bne	4e4c4 <npth_sleep@plt+0x38dd4>
   4e2a0:	mov	sl, #0
   4e2a4:	ldr	r3, [pc, #716]	; 4e578 <npth_sleep@plt+0x38e88>
   4e2a8:	ldr	r2, [sp, #20]
   4e2ac:	mov	r0, sl
   4e2b0:	ldr	r3, [r3]
   4e2b4:	cmp	r2, r3
   4e2b8:	bne	4e560 <npth_sleep@plt+0x38e70>
   4e2bc:	add	sp, sp, #28
   4e2c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e2c4:	ldr	r3, [r0]
   4e2c8:	tst	r3, #1
   4e2cc:	bne	4e354 <npth_sleep@plt+0x38c64>
   4e2d0:	ldr	r2, [r0, #20]
   4e2d4:	cmp	r2, #0
   4e2d8:	beq	4e34c <npth_sleep@plt+0x38c5c>
   4e2dc:	ldr	r2, [r0, #16]
   4e2e0:	ldr	r1, [r0, #12]
   4e2e4:	ldr	r0, [pc, #656]	; 4e57c <npth_sleep@plt+0x38e8c>
   4e2e8:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e2ec:	cmn	r0, #1
   4e2f0:	beq	4e4c4 <npth_sleep@plt+0x38dd4>
   4e2f4:	ldr	r2, [r5, #16]
   4e2f8:	ldr	r1, [r5, #12]
   4e2fc:	ldr	r0, [r5, #20]
   4e300:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e304:	cmn	r0, #1
   4e308:	beq	4e4c4 <npth_sleep@plt+0x38dd4>
   4e30c:	ldr	r2, [r5, #16]
   4e310:	ldr	r1, [r5, #12]
   4e314:	ldr	r0, [pc, #612]	; 4e580 <npth_sleep@plt+0x38e90>
   4e318:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e31c:	cmn	r0, #1
   4e320:	beq	4e4c4 <npth_sleep@plt+0x38dd4>
   4e324:	ldr	r3, [r5]
   4e328:	tst	r3, #32
   4e32c:	beq	4e34c <npth_sleep@plt+0x38c5c>
   4e330:	ldr	r2, [r5, #16]
   4e334:	ldr	r1, [r5, #12]
   4e338:	ldr	r0, [pc, #580]	; 4e584 <npth_sleep@plt+0x38e94>
   4e33c:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e340:	cmn	r0, #1
   4e344:	beq	4e4c4 <npth_sleep@plt+0x38dd4>
   4e348:	ldr	r3, [r5]
   4e34c:	orr	r3, r3, #1
   4e350:	str	r3, [r5]
   4e354:	ldmib	r5, {r4, r8}
   4e358:	cmp	r4, #3
   4e35c:	bgt	4e564 <npth_sleep@plt+0x38e74>
   4e360:	add	r3, r5, #24
   4e364:	str	r3, [sp, #4]
   4e368:	mov	r1, r3
   4e36c:	add	r0, sp, #12
   4e370:	mov	r3, #4
   4e374:	mov	r2, r4
   4e378:	bl	14bd4 <__memcpy_chk@plt>
   4e37c:	ldr	r3, [r5]
   4e380:	tst	r3, #32
   4e384:	addeq	r9, r6, r9
   4e388:	bne	4e510 <npth_sleep@plt+0x38e20>
   4e38c:	ldr	r7, [pc, #500]	; 4e588 <npth_sleep@plt+0x38e98>
   4e390:	sub	r6, r6, #1
   4e394:	sub	r9, r9, #1
   4e398:	ldrb	r2, [r6, #1]!
   4e39c:	add	r3, sp, #24
   4e3a0:	add	r3, r3, r4
   4e3a4:	add	r4, r4, #1
   4e3a8:	cmp	r4, #2
   4e3ac:	strb	r2, [r3, #-12]
   4e3b0:	ble	4e470 <npth_sleep@plt+0x38d80>
   4e3b4:	ldrb	ip, [sp, #13]
   4e3b8:	ldrb	r0, [sp, #12]
   4e3bc:	ldrb	r1, [sp, #14]
   4e3c0:	add	fp, sp, #17
   4e3c4:	lsl	r3, ip, #2
   4e3c8:	lsl	r2, r0, #4
   4e3cc:	and	r2, r2, #48	; 0x30
   4e3d0:	and	r3, r3, #60	; 0x3c
   4e3d4:	orr	r2, r2, ip, lsr #4
   4e3d8:	orr	r3, r3, r1, lsr #6
   4e3dc:	and	r1, r1, #63	; 0x3f
   4e3e0:	add	r2, r7, r2
   4e3e4:	add	r3, r7, r3
   4e3e8:	add	r1, r7, r1
   4e3ec:	add	r0, r7, r0, lsr #2
   4e3f0:	ldrb	ip, [r2, #1040]	; 0x410
   4e3f4:	ldrb	r0, [r0, #1040]	; 0x410
   4e3f8:	ldrb	r2, [r3, #1040]	; 0x410
   4e3fc:	ldrb	r3, [r1, #1040]	; 0x410
   4e400:	ldr	r1, [r5, #16]
   4e404:	strb	r0, [sp, #16]
   4e408:	cmp	r1, #0
   4e40c:	add	r4, sp, #20
   4e410:	strb	ip, [sp, #17]
   4e414:	strb	r2, [sp, #18]
   4e418:	strb	r3, [sp, #19]
   4e41c:	beq	4e490 <npth_sleep@plt+0x38da0>
   4e420:	bl	14cb8 <gpgrt_fputc@plt>
   4e424:	cmp	r4, fp
   4e428:	beq	4e440 <npth_sleep@plt+0x38d50>
   4e42c:	ldrb	r0, [fp], #1
   4e430:	ldr	r1, [r5, #16]
   4e434:	bl	14cb8 <gpgrt_fputc@plt>
   4e438:	cmp	r4, fp
   4e43c:	bne	4e42c <npth_sleep@plt+0x38d3c>
   4e440:	ldr	r0, [r5, #16]
   4e444:	bl	14ac0 <gpgrt_ferror@plt>
   4e448:	cmp	r0, #0
   4e44c:	bne	4e4c4 <npth_sleep@plt+0x38dd4>
   4e450:	add	r8, r8, #1
   4e454:	cmp	r8, #15
   4e458:	ble	4e46c <npth_sleep@plt+0x38d7c>
   4e45c:	ldr	r3, [r5]
   4e460:	tst	r3, #16
   4e464:	beq	4e4f4 <npth_sleep@plt+0x38e04>
   4e468:	mov	r8, #0
   4e46c:	mov	r4, #0
   4e470:	cmp	r6, r9
   4e474:	bne	4e398 <npth_sleep@plt+0x38ca8>
   4e478:	add	r1, sp, #12
   4e47c:	ldr	r0, [sp, #4]
   4e480:	mov	r2, r4
   4e484:	bl	1491c <memcpy@plt>
   4e488:	stmib	r5, {r4, r8}
   4e48c:	b	4e2a4 <npth_sleep@plt+0x38bb4>
   4e490:	ldr	r1, [r5, #12]
   4e494:	bl	1542c <putc@plt>
   4e498:	cmp	r4, fp
   4e49c:	beq	4e4b4 <npth_sleep@plt+0x38dc4>
   4e4a0:	ldrb	r0, [fp], #1
   4e4a4:	ldr	r1, [r5, #12]
   4e4a8:	bl	1542c <putc@plt>
   4e4ac:	cmp	r4, fp
   4e4b0:	bne	4e4a0 <npth_sleep@plt+0x38db0>
   4e4b4:	ldr	r0, [r5, #12]
   4e4b8:	bl	148bc <ferror@plt>
   4e4bc:	cmp	r0, #0
   4e4c0:	beq	4e450 <npth_sleep@plt+0x38d60>
   4e4c4:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4e4c8:	ldr	r3, [r5, #20]
   4e4cc:	cmp	r3, #0
   4e4d0:	uxth	sl, r0
   4e4d4:	str	sl, [r5, #36]	; 0x24
   4e4d8:	beq	4e2a4 <npth_sleep@plt+0x38bb4>
   4e4dc:	mov	r0, r3
   4e4e0:	bl	149dc <gcry_free@plt>
   4e4e4:	mov	r3, #0
   4e4e8:	ldr	sl, [r5, #36]	; 0x24
   4e4ec:	str	r3, [r5, #20]
   4e4f0:	b	4e2a4 <npth_sleep@plt+0x38bb4>
   4e4f4:	ldr	r2, [r5, #16]
   4e4f8:	ldr	r1, [r5, #12]
   4e4fc:	ldr	r0, [pc, #128]	; 4e584 <npth_sleep@plt+0x38e94>
   4e500:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e504:	cmn	r0, #1
   4e508:	bne	4e468 <npth_sleep@plt+0x38d78>
   4e50c:	b	4e4c4 <npth_sleep@plt+0x38dd4>
   4e510:	ldr	r2, [r5, #28]
   4e514:	ldr	r1, [pc, #108]	; 4e588 <npth_sleep@plt+0x38e98>
   4e518:	add	r9, r6, r9
   4e51c:	mov	r0, r6
   4e520:	ldrb	r3, [r0], #1
   4e524:	lsl	ip, r2, #8
   4e528:	eor	r3, r3, ip, lsr #24
   4e52c:	cmp	r0, r9
   4e530:	add	r3, r1, r3, lsl #2
   4e534:	ldr	r3, [r3, #16]
   4e538:	eor	r2, r3, r2, lsl #8
   4e53c:	bne	4e520 <npth_sleep@plt+0x38e30>
   4e540:	bic	r2, r2, #-16777216	; 0xff000000
   4e544:	str	r2, [r5, #28]
   4e548:	b	4e38c <npth_sleep@plt+0x38c9c>
   4e54c:	ldr	r0, [r5, #12]
   4e550:	bl	14820 <fflush@plt>
   4e554:	adds	r0, r0, #0
   4e558:	movne	r0, #1
   4e55c:	b	4e298 <npth_sleep@plt+0x38ba8>
   4e560:	bl	14a60 <__stack_chk_fail@plt>
   4e564:	ldr	r3, [pc, #28]	; 4e588 <npth_sleep@plt+0x38e98>
   4e568:	mov	r2, #239	; 0xef
   4e56c:	ldr	r1, [pc, #24]	; 4e58c <npth_sleep@plt+0x38e9c>
   4e570:	ldr	r0, [pc, #24]	; 4e590 <npth_sleep@plt+0x38ea0>
   4e574:	bl	156e4 <__assert_fail@plt>
   4e578:	andeq	ip, r6, r8, lsr r8
   4e57c:	andeq	ip, r5, r8, lsr #1
   4e580:	strheq	ip, [r5], -r4
   4e584:	andeq	sl, r5, r8, lsl #17
   4e588:	andeq	fp, r5, r0, asr #24
   4e58c:	strheq	ip, [r5], -ip	; <UNPREDICTABLE>
   4e590:	ldrdeq	ip, [r5], -r4
   4e594:	push	{r4, r5, r6, r7, r8, r9, lr}
   4e598:	sub	sp, sp, #20
   4e59c:	ldr	r6, [pc, #880]	; 4e914 <npth_sleep@plt+0x39224>
   4e5a0:	ldr	r5, [r0, #36]	; 0x24
   4e5a4:	ldr	r3, [r6]
   4e5a8:	cmp	r5, #0
   4e5ac:	str	r3, [sp, #12]
   4e5b0:	bne	4e720 <npth_sleep@plt+0x39030>
   4e5b4:	ldr	r7, [r0]
   4e5b8:	mov	r4, r0
   4e5bc:	tst	r7, #1
   4e5c0:	beq	4e6f8 <npth_sleep@plt+0x39008>
   4e5c4:	ldrd	r8, [r0, #4]
   4e5c8:	cmp	r8, #3
   4e5cc:	bgt	4e900 <npth_sleep@plt+0x39210>
   4e5d0:	mov	r3, #4
   4e5d4:	add	r1, r0, #24
   4e5d8:	mov	r2, r8
   4e5dc:	add	r0, sp, r3
   4e5e0:	bl	14bd4 <__memcpy_chk@plt>
   4e5e4:	cmp	r8, #0
   4e5e8:	beq	4e73c <npth_sleep@plt+0x3904c>
   4e5ec:	ldrb	r3, [sp, #4]
   4e5f0:	ldr	r2, [pc, #800]	; 4e918 <npth_sleep@plt+0x39228>
   4e5f4:	cmp	r8, #1
   4e5f8:	add	r1, r2, r3, lsr #2
   4e5fc:	lsl	r3, r3, #4
   4e600:	ldrb	r0, [r1, #1040]	; 0x410
   4e604:	and	r3, r3, #48	; 0x30
   4e608:	strb	r0, [sp, #8]
   4e60c:	beq	4e79c <npth_sleep@plt+0x390ac>
   4e610:	ldrb	ip, [sp, #5]
   4e614:	mov	r1, #61	; 0x3d
   4e618:	strb	r1, [sp, #11]
   4e61c:	lsl	r1, ip, #2
   4e620:	orr	r3, r3, ip, lsr #4
   4e624:	and	r1, r1, #60	; 0x3c
   4e628:	add	r3, r2, r3
   4e62c:	add	r1, r2, r1
   4e630:	ldrb	r3, [r3, #1040]	; 0x410
   4e634:	ldrb	r2, [r1, #1040]	; 0x410
   4e638:	strb	r3, [sp, #9]
   4e63c:	strb	r2, [sp, #10]
   4e640:	ldr	r1, [r4, #16]
   4e644:	add	r7, sp, #9
   4e648:	cmp	r1, #0
   4e64c:	add	r8, sp, #12
   4e650:	beq	4e750 <npth_sleep@plt+0x39060>
   4e654:	bl	14cb8 <gpgrt_fputc@plt>
   4e658:	cmp	r7, r8
   4e65c:	beq	4e674 <npth_sleep@plt+0x38f84>
   4e660:	ldrb	r0, [r7], #1
   4e664:	ldr	r1, [r4, #16]
   4e668:	bl	14cb8 <gpgrt_fputc@plt>
   4e66c:	cmp	r7, r8
   4e670:	bne	4e660 <npth_sleep@plt+0x38f70>
   4e674:	ldr	r0, [r4, #16]
   4e678:	bl	14ac0 <gpgrt_ferror@plt>
   4e67c:	cmp	r0, #0
   4e680:	bne	4e784 <npth_sleep@plt+0x39094>
   4e684:	add	r9, r9, #1
   4e688:	cmp	r9, #15
   4e68c:	ldr	r7, [r4]
   4e690:	ble	4e73c <npth_sleep@plt+0x3904c>
   4e694:	tst	r7, #16
   4e698:	beq	4e7b4 <npth_sleep@plt+0x390c4>
   4e69c:	tst	r7, #32
   4e6a0:	bne	4e7d4 <npth_sleep@plt+0x390e4>
   4e6a4:	ldr	r3, [r4, #20]
   4e6a8:	cmp	r3, #0
   4e6ac:	beq	4e710 <npth_sleep@plt+0x39020>
   4e6b0:	ldr	r2, [r4, #16]
   4e6b4:	ldr	r1, [r4, #12]
   4e6b8:	ldr	r0, [pc, #604]	; 4e91c <npth_sleep@plt+0x3922c>
   4e6bc:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e6c0:	cmn	r0, #1
   4e6c4:	beq	4e784 <npth_sleep@plt+0x39094>
   4e6c8:	ldr	r2, [r4, #16]
   4e6cc:	ldr	r1, [r4, #12]
   4e6d0:	ldr	r0, [r4, #20]
   4e6d4:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e6d8:	cmn	r0, #1
   4e6dc:	beq	4e784 <npth_sleep@plt+0x39094>
   4e6e0:	ldr	r2, [r4, #16]
   4e6e4:	ldr	r1, [r4, #12]
   4e6e8:	ldr	r0, [pc, #560]	; 4e920 <npth_sleep@plt+0x39230>
   4e6ec:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e6f0:	cmn	r0, #1
   4e6f4:	beq	4e784 <npth_sleep@plt+0x39094>
   4e6f8:	ldr	r0, [r4, #20]
   4e6fc:	cmp	r0, #0
   4e700:	beq	4e710 <npth_sleep@plt+0x39020>
   4e704:	bl	149dc <gcry_free@plt>
   4e708:	mov	r3, #0
   4e70c:	str	r3, [r4, #20]
   4e710:	mov	r3, #0
   4e714:	str	r5, [r4, #36]	; 0x24
   4e718:	str	r3, [r4, #12]
   4e71c:	str	r3, [r4, #16]
   4e720:	ldr	r2, [sp, #12]
   4e724:	ldr	r3, [r6]
   4e728:	mov	r0, r5
   4e72c:	cmp	r2, r3
   4e730:	bne	4e8fc <npth_sleep@plt+0x3920c>
   4e734:	add	sp, sp, #20
   4e738:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4e73c:	cmp	r9, #0
   4e740:	beq	4e69c <npth_sleep@plt+0x38fac>
   4e744:	tst	r7, #16
   4e748:	bne	4e69c <npth_sleep@plt+0x38fac>
   4e74c:	b	4e7b4 <npth_sleep@plt+0x390c4>
   4e750:	ldr	r1, [r4, #12]
   4e754:	bl	1542c <putc@plt>
   4e758:	cmp	r7, r8
   4e75c:	beq	4e774 <npth_sleep@plt+0x39084>
   4e760:	ldrb	r0, [r7], #1
   4e764:	ldr	r1, [r4, #12]
   4e768:	bl	1542c <putc@plt>
   4e76c:	cmp	r7, r8
   4e770:	bne	4e760 <npth_sleep@plt+0x39070>
   4e774:	ldr	r0, [r4, #12]
   4e778:	bl	148bc <ferror@plt>
   4e77c:	cmp	r0, #0
   4e780:	beq	4e684 <npth_sleep@plt+0x38f94>
   4e784:	bl	14fc4 <gpg_err_code_from_syserror@plt>
   4e788:	uxth	r5, r0
   4e78c:	ldr	r0, [r4, #20]
   4e790:	cmp	r0, #0
   4e794:	bne	4e704 <npth_sleep@plt+0x39014>
   4e798:	b	4e710 <npth_sleep@plt+0x39020>
   4e79c:	add	r3, r2, r3
   4e7a0:	ldr	r2, [pc, #380]	; 4e924 <npth_sleep@plt+0x39234>
   4e7a4:	ldrb	r3, [r3, #1040]	; 0x410
   4e7a8:	strh	r2, [sp, #10]
   4e7ac:	strb	r3, [sp, #9]
   4e7b0:	b	4e640 <npth_sleep@plt+0x38f50>
   4e7b4:	ldr	r2, [r4, #16]
   4e7b8:	ldr	r1, [r4, #12]
   4e7bc:	ldr	r0, [pc, #356]	; 4e928 <npth_sleep@plt+0x39238>
   4e7c0:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e7c4:	cmn	r0, #1
   4e7c8:	beq	4e784 <npth_sleep@plt+0x39094>
   4e7cc:	ldr	r7, [r4]
   4e7d0:	b	4e69c <npth_sleep@plt+0x38fac>
   4e7d4:	ldr	r2, [r4, #16]
   4e7d8:	ldr	r1, [r4, #12]
   4e7dc:	ldr	r0, [pc, #328]	; 4e92c <npth_sleep@plt+0x3923c>
   4e7e0:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e7e4:	ldr	r2, [r4, #28]
   4e7e8:	ldr	r0, [pc, #296]	; 4e918 <npth_sleep@plt+0x39228>
   4e7ec:	lsr	lr, r2, #16
   4e7f0:	lsr	r3, r2, #8
   4e7f4:	lsl	r1, lr, #4
   4e7f8:	uxtb	r2, r2
   4e7fc:	uxtb	ip, r3
   4e800:	lsl	r3, r3, #2
   4e804:	uxtb	lr, lr
   4e808:	and	r1, r1, #48	; 0x30
   4e80c:	and	r3, r3, #60	; 0x3c
   4e810:	orr	r1, r1, ip, lsr #4
   4e814:	orr	r3, r3, r2, lsr #6
   4e818:	and	r7, r2, #63	; 0x3f
   4e81c:	add	r1, r0, r1
   4e820:	add	r3, r0, r3
   4e824:	add	r7, r0, r7
   4e828:	add	r0, r0, lr, lsr #2
   4e82c:	ldrb	r8, [r3, #1040]	; 0x410
   4e830:	ldrb	r9, [r1, #1040]	; 0x410
   4e834:	ldrb	r3, [r7, #1040]	; 0x410
   4e838:	ldrb	r0, [r0, #1040]	; 0x410
   4e83c:	ldr	r1, [r4, #16]
   4e840:	strb	r8, [sp, #10]
   4e844:	cmp	r1, #0
   4e848:	strb	lr, [sp, #4]
   4e84c:	strb	r2, [sp, #6]
   4e850:	add	r7, sp, #9
   4e854:	strb	ip, [sp, #5]
   4e858:	strb	r9, [sp, #9]
   4e85c:	strb	r0, [sp, #8]
   4e860:	strb	r3, [sp, #11]
   4e864:	add	r8, sp, #12
   4e868:	beq	4e8c4 <npth_sleep@plt+0x391d4>
   4e86c:	bl	14cb8 <gpgrt_fputc@plt>
   4e870:	cmp	r8, r7
   4e874:	beq	4e88c <npth_sleep@plt+0x3919c>
   4e878:	ldrb	r0, [r7], #1
   4e87c:	ldr	r1, [r4, #16]
   4e880:	bl	14cb8 <gpgrt_fputc@plt>
   4e884:	cmp	r8, r7
   4e888:	bne	4e878 <npth_sleep@plt+0x39188>
   4e88c:	ldr	r0, [r4, #16]
   4e890:	bl	14ac0 <gpgrt_ferror@plt>
   4e894:	cmp	r0, #0
   4e898:	bne	4e784 <npth_sleep@plt+0x39094>
   4e89c:	ldr	r3, [r4]
   4e8a0:	tst	r3, #16
   4e8a4:	bne	4e6a4 <npth_sleep@plt+0x38fb4>
   4e8a8:	ldr	r2, [r4, #16]
   4e8ac:	ldr	r1, [r4, #12]
   4e8b0:	ldr	r0, [pc, #112]	; 4e928 <npth_sleep@plt+0x39238>
   4e8b4:	bl	4e214 <npth_sleep@plt+0x38b24>
   4e8b8:	cmn	r0, #1
   4e8bc:	bne	4e6a4 <npth_sleep@plt+0x38fb4>
   4e8c0:	b	4e784 <npth_sleep@plt+0x39094>
   4e8c4:	ldr	r1, [r4, #12]
   4e8c8:	bl	1542c <putc@plt>
   4e8cc:	cmp	r8, r7
   4e8d0:	beq	4e8e8 <npth_sleep@plt+0x391f8>
   4e8d4:	ldrb	r0, [r7], #1
   4e8d8:	ldr	r1, [r4, #12]
   4e8dc:	bl	1542c <putc@plt>
   4e8e0:	cmp	r8, r7
   4e8e4:	bne	4e8d4 <npth_sleep@plt+0x391e4>
   4e8e8:	ldr	r0, [r4, #12]
   4e8ec:	bl	148bc <ferror@plt>
   4e8f0:	cmp	r0, #0
   4e8f4:	beq	4e89c <npth_sleep@plt+0x391ac>
   4e8f8:	b	4e784 <npth_sleep@plt+0x39094>
   4e8fc:	bl	14a60 <__stack_chk_fail@plt>
   4e900:	ldr	r3, [pc, #40]	; 4e930 <npth_sleep@plt+0x39240>
   4e904:	ldr	r2, [pc, #40]	; 4e934 <npth_sleep@plt+0x39244>
   4e908:	ldr	r1, [pc, #40]	; 4e938 <npth_sleep@plt+0x39248>
   4e90c:	ldr	r0, [pc, #40]	; 4e93c <npth_sleep@plt+0x3924c>
   4e910:	bl	156e4 <__assert_fail@plt>
   4e914:	andeq	ip, r6, r8, lsr r8
   4e918:	andeq	fp, r5, r0, asr #24
   4e91c:	andeq	ip, r5, r0, ror #1
   4e920:	strheq	ip, [r5], -r4
   4e924:	andeq	r3, r0, sp, lsr sp
   4e928:	andeq	sl, r5, r8, lsl #17
   4e92c:	ldrdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   4e930:	muleq	r5, r0, r0
   4e934:	andeq	r0, r0, r1, asr #2
   4e938:	strheq	ip, [r5], -ip	; <UNPREDICTABLE>
   4e93c:	ldrdeq	ip, [r5], -r4
   4e940:	push	{r4, lr}
   4e944:	mov	r1, #0
   4e948:	mov	r0, #5
   4e94c:	bl	152d0 <setlocale@plt>
   4e950:	subs	r4, r0, #0
   4e954:	beq	4e968 <npth_sleep@plt+0x39278>
   4e958:	ldr	r1, [pc, #52]	; 4e994 <npth_sleep@plt+0x392a4>
   4e95c:	bl	14760 <strcmp@plt>
   4e960:	cmp	r0, #0
   4e964:	bne	4e974 <npth_sleep@plt+0x39284>
   4e968:	ldr	r4, [pc, #40]	; 4e998 <npth_sleep@plt+0x392a8>
   4e96c:	mov	r0, r4
   4e970:	pop	{r4, pc}
   4e974:	mov	r0, r4
   4e978:	ldr	r1, [pc, #28]	; 4e99c <npth_sleep@plt+0x392ac>
   4e97c:	bl	14760 <strcmp@plt>
   4e980:	ldr	r3, [pc, #16]	; 4e998 <npth_sleep@plt+0x392a8>
   4e984:	cmp	r0, #0
   4e988:	moveq	r4, r3
   4e98c:	mov	r0, r4
   4e990:	pop	{r4, pc}
   4e994:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   4e998:	andeq	r5, r5, r8, asr r2
   4e99c:	andeq	ip, r5, ip, ror #1
   4e9a0:	subs	r2, r1, #1
   4e9a4:	bxeq	lr
   4e9a8:	bcc	4eb80 <npth_sleep@plt+0x39490>
   4e9ac:	cmp	r0, r1
   4e9b0:	bls	4eb64 <npth_sleep@plt+0x39474>
   4e9b4:	tst	r1, r2
   4e9b8:	beq	4eb70 <npth_sleep@plt+0x39480>
   4e9bc:	clz	r3, r0
   4e9c0:	clz	r2, r1
   4e9c4:	sub	r3, r2, r3
   4e9c8:	rsbs	r3, r3, #31
   4e9cc:	addne	r3, r3, r3, lsl #1
   4e9d0:	mov	r2, #0
   4e9d4:	addne	pc, pc, r3, lsl #2
   4e9d8:	nop			; (mov r0, r0)
   4e9dc:	cmp	r0, r1, lsl #31
   4e9e0:	adc	r2, r2, r2
   4e9e4:	subcs	r0, r0, r1, lsl #31
   4e9e8:	cmp	r0, r1, lsl #30
   4e9ec:	adc	r2, r2, r2
   4e9f0:	subcs	r0, r0, r1, lsl #30
   4e9f4:	cmp	r0, r1, lsl #29
   4e9f8:	adc	r2, r2, r2
   4e9fc:	subcs	r0, r0, r1, lsl #29
   4ea00:	cmp	r0, r1, lsl #28
   4ea04:	adc	r2, r2, r2
   4ea08:	subcs	r0, r0, r1, lsl #28
   4ea0c:	cmp	r0, r1, lsl #27
   4ea10:	adc	r2, r2, r2
   4ea14:	subcs	r0, r0, r1, lsl #27
   4ea18:	cmp	r0, r1, lsl #26
   4ea1c:	adc	r2, r2, r2
   4ea20:	subcs	r0, r0, r1, lsl #26
   4ea24:	cmp	r0, r1, lsl #25
   4ea28:	adc	r2, r2, r2
   4ea2c:	subcs	r0, r0, r1, lsl #25
   4ea30:	cmp	r0, r1, lsl #24
   4ea34:	adc	r2, r2, r2
   4ea38:	subcs	r0, r0, r1, lsl #24
   4ea3c:	cmp	r0, r1, lsl #23
   4ea40:	adc	r2, r2, r2
   4ea44:	subcs	r0, r0, r1, lsl #23
   4ea48:	cmp	r0, r1, lsl #22
   4ea4c:	adc	r2, r2, r2
   4ea50:	subcs	r0, r0, r1, lsl #22
   4ea54:	cmp	r0, r1, lsl #21
   4ea58:	adc	r2, r2, r2
   4ea5c:	subcs	r0, r0, r1, lsl #21
   4ea60:	cmp	r0, r1, lsl #20
   4ea64:	adc	r2, r2, r2
   4ea68:	subcs	r0, r0, r1, lsl #20
   4ea6c:	cmp	r0, r1, lsl #19
   4ea70:	adc	r2, r2, r2
   4ea74:	subcs	r0, r0, r1, lsl #19
   4ea78:	cmp	r0, r1, lsl #18
   4ea7c:	adc	r2, r2, r2
   4ea80:	subcs	r0, r0, r1, lsl #18
   4ea84:	cmp	r0, r1, lsl #17
   4ea88:	adc	r2, r2, r2
   4ea8c:	subcs	r0, r0, r1, lsl #17
   4ea90:	cmp	r0, r1, lsl #16
   4ea94:	adc	r2, r2, r2
   4ea98:	subcs	r0, r0, r1, lsl #16
   4ea9c:	cmp	r0, r1, lsl #15
   4eaa0:	adc	r2, r2, r2
   4eaa4:	subcs	r0, r0, r1, lsl #15
   4eaa8:	cmp	r0, r1, lsl #14
   4eaac:	adc	r2, r2, r2
   4eab0:	subcs	r0, r0, r1, lsl #14
   4eab4:	cmp	r0, r1, lsl #13
   4eab8:	adc	r2, r2, r2
   4eabc:	subcs	r0, r0, r1, lsl #13
   4eac0:	cmp	r0, r1, lsl #12
   4eac4:	adc	r2, r2, r2
   4eac8:	subcs	r0, r0, r1, lsl #12
   4eacc:	cmp	r0, r1, lsl #11
   4ead0:	adc	r2, r2, r2
   4ead4:	subcs	r0, r0, r1, lsl #11
   4ead8:	cmp	r0, r1, lsl #10
   4eadc:	adc	r2, r2, r2
   4eae0:	subcs	r0, r0, r1, lsl #10
   4eae4:	cmp	r0, r1, lsl #9
   4eae8:	adc	r2, r2, r2
   4eaec:	subcs	r0, r0, r1, lsl #9
   4eaf0:	cmp	r0, r1, lsl #8
   4eaf4:	adc	r2, r2, r2
   4eaf8:	subcs	r0, r0, r1, lsl #8
   4eafc:	cmp	r0, r1, lsl #7
   4eb00:	adc	r2, r2, r2
   4eb04:	subcs	r0, r0, r1, lsl #7
   4eb08:	cmp	r0, r1, lsl #6
   4eb0c:	adc	r2, r2, r2
   4eb10:	subcs	r0, r0, r1, lsl #6
   4eb14:	cmp	r0, r1, lsl #5
   4eb18:	adc	r2, r2, r2
   4eb1c:	subcs	r0, r0, r1, lsl #5
   4eb20:	cmp	r0, r1, lsl #4
   4eb24:	adc	r2, r2, r2
   4eb28:	subcs	r0, r0, r1, lsl #4
   4eb2c:	cmp	r0, r1, lsl #3
   4eb30:	adc	r2, r2, r2
   4eb34:	subcs	r0, r0, r1, lsl #3
   4eb38:	cmp	r0, r1, lsl #2
   4eb3c:	adc	r2, r2, r2
   4eb40:	subcs	r0, r0, r1, lsl #2
   4eb44:	cmp	r0, r1, lsl #1
   4eb48:	adc	r2, r2, r2
   4eb4c:	subcs	r0, r0, r1, lsl #1
   4eb50:	cmp	r0, r1
   4eb54:	adc	r2, r2, r2
   4eb58:	subcs	r0, r0, r1
   4eb5c:	mov	r0, r2
   4eb60:	bx	lr
   4eb64:	moveq	r0, #1
   4eb68:	movne	r0, #0
   4eb6c:	bx	lr
   4eb70:	clz	r2, r1
   4eb74:	rsb	r2, r2, #31
   4eb78:	lsr	r0, r0, r2
   4eb7c:	bx	lr
   4eb80:	cmp	r0, #0
   4eb84:	mvnne	r0, #0
   4eb88:	b	4eefc <npth_sleep@plt+0x3980c>
   4eb8c:	cmp	r1, #0
   4eb90:	beq	4eb80 <npth_sleep@plt+0x39490>
   4eb94:	push	{r0, r1, lr}
   4eb98:	bl	4e9a0 <npth_sleep@plt+0x392b0>
   4eb9c:	pop	{r1, r2, lr}
   4eba0:	mul	r3, r2, r0
   4eba4:	sub	r1, r1, r3
   4eba8:	bx	lr
   4ebac:	cmp	r1, #0
   4ebb0:	beq	4edbc <npth_sleep@plt+0x396cc>
   4ebb4:	eor	ip, r0, r1
   4ebb8:	rsbmi	r1, r1, #0
   4ebbc:	subs	r2, r1, #1
   4ebc0:	beq	4ed88 <npth_sleep@plt+0x39698>
   4ebc4:	movs	r3, r0
   4ebc8:	rsbmi	r3, r0, #0
   4ebcc:	cmp	r3, r1
   4ebd0:	bls	4ed94 <npth_sleep@plt+0x396a4>
   4ebd4:	tst	r1, r2
   4ebd8:	beq	4eda4 <npth_sleep@plt+0x396b4>
   4ebdc:	clz	r2, r3
   4ebe0:	clz	r0, r1
   4ebe4:	sub	r2, r0, r2
   4ebe8:	rsbs	r2, r2, #31
   4ebec:	addne	r2, r2, r2, lsl #1
   4ebf0:	mov	r0, #0
   4ebf4:	addne	pc, pc, r2, lsl #2
   4ebf8:	nop			; (mov r0, r0)
   4ebfc:	cmp	r3, r1, lsl #31
   4ec00:	adc	r0, r0, r0
   4ec04:	subcs	r3, r3, r1, lsl #31
   4ec08:	cmp	r3, r1, lsl #30
   4ec0c:	adc	r0, r0, r0
   4ec10:	subcs	r3, r3, r1, lsl #30
   4ec14:	cmp	r3, r1, lsl #29
   4ec18:	adc	r0, r0, r0
   4ec1c:	subcs	r3, r3, r1, lsl #29
   4ec20:	cmp	r3, r1, lsl #28
   4ec24:	adc	r0, r0, r0
   4ec28:	subcs	r3, r3, r1, lsl #28
   4ec2c:	cmp	r3, r1, lsl #27
   4ec30:	adc	r0, r0, r0
   4ec34:	subcs	r3, r3, r1, lsl #27
   4ec38:	cmp	r3, r1, lsl #26
   4ec3c:	adc	r0, r0, r0
   4ec40:	subcs	r3, r3, r1, lsl #26
   4ec44:	cmp	r3, r1, lsl #25
   4ec48:	adc	r0, r0, r0
   4ec4c:	subcs	r3, r3, r1, lsl #25
   4ec50:	cmp	r3, r1, lsl #24
   4ec54:	adc	r0, r0, r0
   4ec58:	subcs	r3, r3, r1, lsl #24
   4ec5c:	cmp	r3, r1, lsl #23
   4ec60:	adc	r0, r0, r0
   4ec64:	subcs	r3, r3, r1, lsl #23
   4ec68:	cmp	r3, r1, lsl #22
   4ec6c:	adc	r0, r0, r0
   4ec70:	subcs	r3, r3, r1, lsl #22
   4ec74:	cmp	r3, r1, lsl #21
   4ec78:	adc	r0, r0, r0
   4ec7c:	subcs	r3, r3, r1, lsl #21
   4ec80:	cmp	r3, r1, lsl #20
   4ec84:	adc	r0, r0, r0
   4ec88:	subcs	r3, r3, r1, lsl #20
   4ec8c:	cmp	r3, r1, lsl #19
   4ec90:	adc	r0, r0, r0
   4ec94:	subcs	r3, r3, r1, lsl #19
   4ec98:	cmp	r3, r1, lsl #18
   4ec9c:	adc	r0, r0, r0
   4eca0:	subcs	r3, r3, r1, lsl #18
   4eca4:	cmp	r3, r1, lsl #17
   4eca8:	adc	r0, r0, r0
   4ecac:	subcs	r3, r3, r1, lsl #17
   4ecb0:	cmp	r3, r1, lsl #16
   4ecb4:	adc	r0, r0, r0
   4ecb8:	subcs	r3, r3, r1, lsl #16
   4ecbc:	cmp	r3, r1, lsl #15
   4ecc0:	adc	r0, r0, r0
   4ecc4:	subcs	r3, r3, r1, lsl #15
   4ecc8:	cmp	r3, r1, lsl #14
   4eccc:	adc	r0, r0, r0
   4ecd0:	subcs	r3, r3, r1, lsl #14
   4ecd4:	cmp	r3, r1, lsl #13
   4ecd8:	adc	r0, r0, r0
   4ecdc:	subcs	r3, r3, r1, lsl #13
   4ece0:	cmp	r3, r1, lsl #12
   4ece4:	adc	r0, r0, r0
   4ece8:	subcs	r3, r3, r1, lsl #12
   4ecec:	cmp	r3, r1, lsl #11
   4ecf0:	adc	r0, r0, r0
   4ecf4:	subcs	r3, r3, r1, lsl #11
   4ecf8:	cmp	r3, r1, lsl #10
   4ecfc:	adc	r0, r0, r0
   4ed00:	subcs	r3, r3, r1, lsl #10
   4ed04:	cmp	r3, r1, lsl #9
   4ed08:	adc	r0, r0, r0
   4ed0c:	subcs	r3, r3, r1, lsl #9
   4ed10:	cmp	r3, r1, lsl #8
   4ed14:	adc	r0, r0, r0
   4ed18:	subcs	r3, r3, r1, lsl #8
   4ed1c:	cmp	r3, r1, lsl #7
   4ed20:	adc	r0, r0, r0
   4ed24:	subcs	r3, r3, r1, lsl #7
   4ed28:	cmp	r3, r1, lsl #6
   4ed2c:	adc	r0, r0, r0
   4ed30:	subcs	r3, r3, r1, lsl #6
   4ed34:	cmp	r3, r1, lsl #5
   4ed38:	adc	r0, r0, r0
   4ed3c:	subcs	r3, r3, r1, lsl #5
   4ed40:	cmp	r3, r1, lsl #4
   4ed44:	adc	r0, r0, r0
   4ed48:	subcs	r3, r3, r1, lsl #4
   4ed4c:	cmp	r3, r1, lsl #3
   4ed50:	adc	r0, r0, r0
   4ed54:	subcs	r3, r3, r1, lsl #3
   4ed58:	cmp	r3, r1, lsl #2
   4ed5c:	adc	r0, r0, r0
   4ed60:	subcs	r3, r3, r1, lsl #2
   4ed64:	cmp	r3, r1, lsl #1
   4ed68:	adc	r0, r0, r0
   4ed6c:	subcs	r3, r3, r1, lsl #1
   4ed70:	cmp	r3, r1
   4ed74:	adc	r0, r0, r0
   4ed78:	subcs	r3, r3, r1
   4ed7c:	cmp	ip, #0
   4ed80:	rsbmi	r0, r0, #0
   4ed84:	bx	lr
   4ed88:	teq	ip, r0
   4ed8c:	rsbmi	r0, r0, #0
   4ed90:	bx	lr
   4ed94:	movcc	r0, #0
   4ed98:	asreq	r0, ip, #31
   4ed9c:	orreq	r0, r0, #1
   4eda0:	bx	lr
   4eda4:	clz	r2, r1
   4eda8:	rsb	r2, r2, #31
   4edac:	cmp	ip, #0
   4edb0:	lsr	r0, r3, r2
   4edb4:	rsbmi	r0, r0, #0
   4edb8:	bx	lr
   4edbc:	cmp	r0, #0
   4edc0:	mvngt	r0, #-2147483648	; 0x80000000
   4edc4:	movlt	r0, #-2147483648	; 0x80000000
   4edc8:	b	4eefc <npth_sleep@plt+0x3980c>
   4edcc:	cmp	r1, #0
   4edd0:	beq	4edbc <npth_sleep@plt+0x396cc>
   4edd4:	push	{r0, r1, lr}
   4edd8:	bl	4ebb4 <npth_sleep@plt+0x394c4>
   4eddc:	pop	{r1, r2, lr}
   4ede0:	mul	r3, r2, r0
   4ede4:	sub	r1, r1, r3
   4ede8:	bx	lr
   4edec:	cmp	r3, #0
   4edf0:	cmpeq	r2, #0
   4edf4:	bne	4ee18 <npth_sleep@plt+0x39728>
   4edf8:	cmp	r1, #0
   4edfc:	movlt	r1, #-2147483648	; 0x80000000
   4ee00:	movlt	r0, #0
   4ee04:	blt	4ee14 <npth_sleep@plt+0x39724>
   4ee08:	cmpeq	r0, #0
   4ee0c:	mvnne	r1, #-2147483648	; 0x80000000
   4ee10:	mvnne	r0, #0
   4ee14:	b	4eefc <npth_sleep@plt+0x3980c>
   4ee18:	sub	sp, sp, #8
   4ee1c:	push	{sp, lr}
   4ee20:	cmp	r1, #0
   4ee24:	blt	4ee44 <npth_sleep@plt+0x39754>
   4ee28:	cmp	r3, #0
   4ee2c:	blt	4ee78 <npth_sleep@plt+0x39788>
   4ee30:	bl	4ef0c <npth_sleep@plt+0x3981c>
   4ee34:	ldr	lr, [sp, #4]
   4ee38:	add	sp, sp, #8
   4ee3c:	pop	{r2, r3}
   4ee40:	bx	lr
   4ee44:	rsbs	r0, r0, #0
   4ee48:	sbc	r1, r1, r1, lsl #1
   4ee4c:	cmp	r3, #0
   4ee50:	blt	4ee9c <npth_sleep@plt+0x397ac>
   4ee54:	bl	4ef0c <npth_sleep@plt+0x3981c>
   4ee58:	ldr	lr, [sp, #4]
   4ee5c:	add	sp, sp, #8
   4ee60:	pop	{r2, r3}
   4ee64:	rsbs	r0, r0, #0
   4ee68:	sbc	r1, r1, r1, lsl #1
   4ee6c:	rsbs	r2, r2, #0
   4ee70:	sbc	r3, r3, r3, lsl #1
   4ee74:	bx	lr
   4ee78:	rsbs	r2, r2, #0
   4ee7c:	sbc	r3, r3, r3, lsl #1
   4ee80:	bl	4ef0c <npth_sleep@plt+0x3981c>
   4ee84:	ldr	lr, [sp, #4]
   4ee88:	add	sp, sp, #8
   4ee8c:	pop	{r2, r3}
   4ee90:	rsbs	r0, r0, #0
   4ee94:	sbc	r1, r1, r1, lsl #1
   4ee98:	bx	lr
   4ee9c:	rsbs	r2, r2, #0
   4eea0:	sbc	r3, r3, r3, lsl #1
   4eea4:	bl	4ef0c <npth_sleep@plt+0x3981c>
   4eea8:	ldr	lr, [sp, #4]
   4eeac:	add	sp, sp, #8
   4eeb0:	pop	{r2, r3}
   4eeb4:	rsbs	r2, r2, #0
   4eeb8:	sbc	r3, r3, r3, lsl #1
   4eebc:	bx	lr
   4eec0:	cmp	r3, #0
   4eec4:	cmpeq	r2, #0
   4eec8:	bne	4eee0 <npth_sleep@plt+0x397f0>
   4eecc:	cmp	r1, #0
   4eed0:	cmpeq	r0, #0
   4eed4:	mvnne	r1, #0
   4eed8:	mvnne	r0, #0
   4eedc:	b	4eefc <npth_sleep@plt+0x3980c>
   4eee0:	sub	sp, sp, #8
   4eee4:	push	{sp, lr}
   4eee8:	bl	4ef0c <npth_sleep@plt+0x3981c>
   4eeec:	ldr	lr, [sp, #4]
   4eef0:	add	sp, sp, #8
   4eef4:	pop	{r2, r3}
   4eef8:	bx	lr
   4eefc:	push	{r1, lr}
   4ef00:	mov	r0, #8
   4ef04:	bl	146a0 <raise@plt>
   4ef08:	pop	{r1, pc}
   4ef0c:	cmp	r1, r3
   4ef10:	cmpeq	r0, r2
   4ef14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ef18:	mov	r4, r0
   4ef1c:	movcc	r0, #0
   4ef20:	mov	r5, r1
   4ef24:	ldr	lr, [sp, #36]	; 0x24
   4ef28:	movcc	r1, r0
   4ef2c:	bcc	4f028 <npth_sleep@plt+0x39938>
   4ef30:	cmp	r3, #0
   4ef34:	clzeq	ip, r2
   4ef38:	clzne	ip, r3
   4ef3c:	addeq	ip, ip, #32
   4ef40:	cmp	r5, #0
   4ef44:	clzeq	r1, r4
   4ef48:	addeq	r1, r1, #32
   4ef4c:	clzne	r1, r5
   4ef50:	sub	ip, ip, r1
   4ef54:	sub	sl, ip, #32
   4ef58:	lsl	r9, r3, ip
   4ef5c:	rsb	fp, ip, #32
   4ef60:	orr	r9, r9, r2, lsl sl
   4ef64:	orr	r9, r9, r2, lsr fp
   4ef68:	lsl	r8, r2, ip
   4ef6c:	cmp	r5, r9
   4ef70:	cmpeq	r4, r8
   4ef74:	movcc	r0, #0
   4ef78:	movcc	r1, r0
   4ef7c:	bcc	4ef98 <npth_sleep@plt+0x398a8>
   4ef80:	mov	r0, #1
   4ef84:	subs	r4, r4, r8
   4ef88:	lsl	r1, r0, sl
   4ef8c:	orr	r1, r1, r0, lsr fp
   4ef90:	lsl	r0, r0, ip
   4ef94:	sbc	r5, r5, r9
   4ef98:	cmp	ip, #0
   4ef9c:	beq	4f028 <npth_sleep@plt+0x39938>
   4efa0:	lsr	r6, r8, #1
   4efa4:	orr	r6, r6, r9, lsl #31
   4efa8:	lsr	r7, r9, #1
   4efac:	mov	r2, ip
   4efb0:	b	4efd4 <npth_sleep@plt+0x398e4>
   4efb4:	subs	r3, r4, r6
   4efb8:	sbc	r8, r5, r7
   4efbc:	adds	r3, r3, r3
   4efc0:	adc	r8, r8, r8
   4efc4:	adds	r4, r3, #1
   4efc8:	adc	r5, r8, #0
   4efcc:	subs	r2, r2, #1
   4efd0:	beq	4eff0 <npth_sleep@plt+0x39900>
   4efd4:	cmp	r5, r7
   4efd8:	cmpeq	r4, r6
   4efdc:	bcs	4efb4 <npth_sleep@plt+0x398c4>
   4efe0:	adds	r4, r4, r4
   4efe4:	adc	r5, r5, r5
   4efe8:	subs	r2, r2, #1
   4efec:	bne	4efd4 <npth_sleep@plt+0x398e4>
   4eff0:	lsr	r3, r4, ip
   4eff4:	orr	r3, r3, r5, lsl fp
   4eff8:	lsr	r2, r5, ip
   4effc:	orr	r3, r3, r5, lsr sl
   4f000:	adds	r0, r0, r4
   4f004:	mov	r4, r3
   4f008:	lsl	r3, r2, ip
   4f00c:	orr	r3, r3, r4, lsl sl
   4f010:	lsl	ip, r4, ip
   4f014:	orr	r3, r3, r4, lsr fp
   4f018:	adc	r1, r1, r5
   4f01c:	subs	r0, r0, ip
   4f020:	mov	r5, r2
   4f024:	sbc	r1, r1, r3
   4f028:	cmp	lr, #0
   4f02c:	strdne	r4, [lr]
   4f030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f034:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f038:	mov	r7, r0
   4f03c:	ldr	r6, [pc, #72]	; 4f08c <npth_sleep@plt+0x3999c>
   4f040:	ldr	r5, [pc, #72]	; 4f090 <npth_sleep@plt+0x399a0>
   4f044:	add	r6, pc, r6
   4f048:	add	r5, pc, r5
   4f04c:	sub	r6, r6, r5
   4f050:	mov	r8, r1
   4f054:	mov	r9, r2
   4f058:	bl	14644 <pthread_mutex_unlock@plt-0x20>
   4f05c:	asrs	r6, r6, #2
   4f060:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f064:	mov	r4, #0
   4f068:	add	r4, r4, #1
   4f06c:	ldr	r3, [r5], #4
   4f070:	mov	r2, r9
   4f074:	mov	r1, r8
   4f078:	mov	r0, r7
   4f07c:	blx	r3
   4f080:	cmp	r6, r4
   4f084:	bne	4f068 <npth_sleep@plt+0x39978>
   4f088:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f08c:	andeq	sp, r1, r8, ror #15
   4f090:	andeq	sp, r1, r0, ror #15
   4f094:	bx	lr
   4f098:	ldr	r3, [pc, #12]	; 4f0ac <npth_sleep@plt+0x399bc>
   4f09c:	mov	r1, #0
   4f0a0:	add	r3, pc, r3
   4f0a4:	ldr	r2, [r3]
   4f0a8:	b	150c0 <__cxa_atexit@plt>
   4f0ac:	andeq	sp, r1, ip, asr pc

Disassembly of section .fini:

0004f0b0 <.fini>:
   4f0b0:	push	{r3, lr}
   4f0b4:	pop	{r3, pc}
