#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Mar 20 10:22:23 2024
# Process ID: 10075
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 3412.492 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7827.789 ; gain = 279.195 ; free physical = 5575 ; free virtual = 13503
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_recurrent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.tanh
Compiling module xil_defaultlib.calculate_recurrent
Compiling module xil_defaultlib.tanh_16b
Compiling module xil_defaultlib.calculate_cell
Compiling module xil_defaultlib.calculate_output
Compiling module xil_defaultlib.LSTM_Unit
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
####################################

At time = 0, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 0, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1 

----------------------------------
At time = 2000, init_n = x
At time = 2000, enable_input = x, finish_input = 1, enable_recurrent = x, finish_recurrent = 1
At time = 2000, enable_cell = x, finish_cell = 1, enable_output = x, finish_output = 1

At time = 2000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 2000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = xxxxxxxx, sigmoid = 7f, tanh = 0

At time = 2000, output_cell = 0, tanh_output_cell = 7f

At time = 2000, hidden_state = xx, prev_ht = xx
Time =                 5000
----------------------------------
At time = 7000, init_n = 0
At time = 7000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 7000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 7000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 7000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = xxxxxxxx, sigmoid = 7f, tanh = 0

At time = 7000, output_cell = 0, tanh_output_cell = 7f

At time = 7000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 12000, init_n = 0
At time = 12000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 12000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 12000, output_input_1 = b, output_forget_1 = c, output_cell_update_1 = d, output_output_1 = e

At time = 12000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = xxxxxxxx, sigmoid = 7f, tanh = 0

At time = 12000, output_cell = 0, tanh_output_cell = 7f

At time = 12000, hidden_state = 0, prev_ht = 0
####################################

At time = 16000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 16000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 16000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
----------------------------------
At time = 17000, init_n = 1
At time = 17000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 17000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 17000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 17000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = xxxxxxxx, sigmoid = 7f, tanh = 0

At time = 17000, output_cell = 0, tanh_output_cell = 7f

At time = 17000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 22000, init_n = 1
At time = 22000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 22000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 22000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 22000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = xxxxxxxx, sigmoid = 7f, tanh = 0

At time = 22000, output_cell = 0, tanh_output_cell = 7f

At time = 22000, hidden_state = 0, prev_ht = 0
####################################

At time = 26000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 26000, before_output_input_3 = 50, before_output_forget_3 = 50, before_output_cell_update_3 = 50, before_output_output_3 = ae, sigmoid = 7f, tanh = 0
----------------------------------
At time = 27000, init_n = 1
At time = 27000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 27000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 27000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 27000, before_output_input_3 = 50, before_output_forget_3 = 50, before_output_cell_update_3 = 50, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 27000, output_cell = 0, tanh_output_cell = 7f

At time = 27000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 32000, init_n = 1
At time = 32000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 32000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 32000, output_input_1 = 5b, output_forget_1 = 5c, output_cell_update_1 = 5d, output_output_1 = 5e

At time = 32000, before_output_input_3 = 50, before_output_forget_3 = 50, before_output_cell_update_3 = 50, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 32000, output_cell = 0, tanh_output_cell = 7f

At time = 32000, hidden_state = 0, prev_ht = 0
####################################

At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 36000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1 


At time = 36000, output_cell = 0, tanh_output_cell = 7f
----------------------------------
At time = 37000, init_n = 1
At time = 37000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 37000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 37000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 37000, before_output_input_3 = ab, before_output_forget_3 = ac, before_output_cell_update_3 = ad, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 37000, output_cell = 0, tanh_output_cell = 7f

At time = 37000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 42000, init_n = 1
At time = 42000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 42000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 42000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 42000, before_output_input_3 = ab, before_output_forget_3 = ac, before_output_cell_update_3 = ad, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 42000, output_cell = 0, tanh_output_cell = 7f

At time = 42000, hidden_state = 0, prev_ht = 0
Time =                45000
####################################

At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1 


At time = 46000, hidden_state = 2fa, prev_ht = 0
----------------------------------
At time = 47000, init_n = 1
At time = 47000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 47000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 47000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 47000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 47000, output_cell = 4f6, tanh_output_cell = 6

At time = 47000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 52000, init_n = 1
At time = 52000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 52000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 52000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 52000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 52000, output_cell = 4f6, tanh_output_cell = 6

At time = 52000, hidden_state = 0, prev_ht = 0
----------------------------------
At time = 57000, init_n = 0
At time = 57000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 57000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 57000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 57000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 57000, output_cell = 0, tanh_output_cell = 7f

At time = 57000, hidden_state = 2, prev_ht = 2
----------------------------------
At time = 62000, init_n = 0
At time = 62000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 62000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 62000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 62000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 62000, output_cell = 0, tanh_output_cell = 7f

At time = 62000, hidden_state = 2, prev_ht = 2
----------------------------------
At time = 67000, init_n = 0
At time = 67000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 67000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 67000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 67000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 67000, output_cell = 0, tanh_output_cell = 7f

At time = 67000, hidden_state = 2, prev_ht = 2
----------------------------------
At time = 72000, init_n = 0
At time = 72000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 72000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 72000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 72000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 72000, output_cell = 0, tanh_output_cell = 7f

At time = 72000, hidden_state = 2, prev_ht = 2
----------------------------------
At time = 77000, init_n = 0
At time = 77000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 77000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 77000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 77000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 77000, output_cell = 0, tanh_output_cell = 7f

At time = 77000, hidden_state = 2, prev_ht = 2
----------------------------------
At time = 82000, init_n = 0
At time = 82000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 82000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 82000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 82000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 82000, output_cell = 0, tanh_output_cell = 7f

At time = 82000, hidden_state = 2, prev_ht = 2
----------------------------------
At time = 87000, init_n = 0
At time = 87000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 87000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 87000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 87000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 87000, output_cell = 0, tanh_output_cell = 7f

At time = 87000, hidden_state = 2, prev_ht = 2
----------------------------------
At time = 92000, init_n = 0
At time = 92000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 92000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 92000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 92000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 92000, output_cell = 0, tanh_output_cell = 7f

At time = 92000, hidden_state = 2, prev_ht = 2
----------------------------------
At time = 97000, init_n = 0
At time = 97000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 97000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 97000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0

At time = 97000, before_output_input_3 = 0, before_output_forget_3 = 0, before_output_cell_update_3 = 0, before_output_output_3 = ae, sigmoid = 7f, tanh = 0

At time = 97000, output_cell = 0, tanh_output_cell = 7f

At time = 97000, hidden_state = 2, prev_ht = 2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7967.281 ; gain = 76.270 ; free physical = 5425 ; free virtual = 13497
synth_design -top LSTM_Unit -part xc7a35ticsg324-1L -lint 
Command: synth_design -top LSTM_Unit -part xc7a35ticsg324-1L -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8614.234 ; gain = 371.758 ; free physical = 4732 ; free virtual = 12781
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'LSTM_Unit' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_weights_input' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_weights_input' (1#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_recurrent' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:23]
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (2#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/sigmoid.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tanh' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:24]
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh' (3#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_recurrent' (4#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_cell' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tanh_16b' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv:23]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tanh_16b' (5#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh_16b.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'calculate_cell' (6#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_output' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
	Parameter NUMBER_OF_FEATURES bound to: 2 - type: integer 
	Parameter NUMBER_OF_UNITS bound to: 2 - type: integer 
WARNING: [Synth 8-7137] Register hidden_state_reg in module calculate_output has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:43]
WARNING: [Synth 8-7137] Register prev_ht_reg in module calculate_output has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:44]
WARNING: [Synth 8-7137] Register hidden_state_reg in module calculate_output has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:43]
WARNING: [Synth 8-7137] Register prev_ht_reg in module calculate_output has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'calculate_output' (7#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Unit' (8#1) [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8707.984 ; gain = 465.508 ; free physical = 4616 ; free virtual = 12667
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Mar 20 10:23:12 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-1 | 1            | 0        |
| ASSIGN-6 | 3            | 0        |
| ASSIGN-7 | 15           | 0        |
| RESET-2  | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'output_cell' was assigned but not read. 
RTL Name 'output_cell', Hierarchy 'LSTM_Unit', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv', Line 82.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'prev_ht' was assigned but not read. 
RTL Name 'prev_ht', Hierarchy 'LSTM_Unit', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv', Line 87.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'buffer_cell' are not read. First unread bit index is 0. 
RTL Name 'buffer_cell', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 39.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array buffer_forget_cell, first multi-driven bit index is 0.
RTL Name 'buffer_forget_cell', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 37.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array buffer_input_cell_update, first multi-driven bit index is 0.
RTL Name 'buffer_input_cell_update', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 38.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_cell'.
RTL Name 'finish_cell', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 32.
WARNING: [Synth 37-103] [RESET-2]Register buffer_forget_cell_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'buffer_forget_cell_reg', Hierarchy 'calculate_cell', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_cell.sv', Line 42.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array buffer_output, first multi-driven bit index is 0.
RTL Name 'buffer_output', Hierarchy 'calculate_output', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv', Line 35.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_output'.
RTL Name 'finish_output', Hierarchy 'calculate_output', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv', Line 32.
WARNING: [Synth 37-103] [RESET-2]Register buffer_output_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'buffer_output_reg', Hierarchy 'calculate_output', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv', Line 37.
WARNING: [Synth 37-77] [ASSIGN-1]Input operands(of sizes 32 16 32 16) of add/sub cluster ending with expression '(output_buffer + output_output_1)' could yield maximum size of 34, but only width of 32 is being used.
Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 83, Additional lines 81.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array cell_buffer, first multi-driven bit index is 0.
RTL Name 'cell_buffer', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 47.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_recurrent'.
RTL Name 'finish_recurrent', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 37.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array forget_buffer, first multi-driven bit index is 0.
RTL Name 'forget_buffer', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 46.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array input_buffer, first multi-driven bit index is 0.
RTL Name 'input_buffer', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 45.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array output_buffer, first multi-driven bit index is 0.
RTL Name 'output_buffer', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 48.
WARNING: [Synth 37-103] [RESET-2]Register input_buffer_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'input_buffer_reg', Hierarchy 'calculate_recurrent', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_recurrent.sv', Line 58.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array cell_buffer, first multi-driven bit index is 0.
RTL Name 'cell_buffer', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 46.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'finish_input'.
RTL Name 'finish_input', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 37.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array forget_buffer, first multi-driven bit index is 0.
RTL Name 'forget_buffer', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 45.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array input_buffer, first multi-driven bit index is 0.
RTL Name 'input_buffer', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 44.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array output_buffer, first multi-driven bit index is 0.
RTL Name 'output_buffer', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 47.
WARNING: [Synth 37-103] [RESET-2]Register input_buffer_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'input_buffer_reg', Hierarchy 'calculate_weights_input', File '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv', Line 50.
INFO: [Synth 37-85] Total of 23 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 8722.828 ; gain = 0.000 ; free physical = 4623 ; free virtual = 12674
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8843.570 ; gain = 0.000 ; free physical = 4592 ; free virtual = 12656
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8843.570 ; gain = 870.289 ; free physical = 4592 ; free virtual = 12655
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Mar 20 10:25:27 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8888.613 ; gain = 0.000 ; free physical = 4476 ; free virtual = 12613
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8928.570 ; gain = 0.000 ; free physical = 4468 ; free virtual = 12610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 8
[Wed Mar 20 10:42:30 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9284.449 ; gain = 0.000 ; free physical = 415 ; free virtual = 8599
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9284.449 ; gain = 0.000 ; free physical = 406 ; free virtual = 8596
Restored from archive | CPU: 0.020000 secs | Memory: 0.027405 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9284.449 ; gain = 0.000 ; free physical = 406 ; free virtual = 8596
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9284.449 ; gain = 0.000 ; free physical = 406 ; free virtual = 8596
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close [ open /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv w ]
add_files /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/lstm_layer.sv
update_compile_order -fileset sources_1
