SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fgg676
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/paul/work/fpga/Xilinx/artix7/open_aars_minimig/ip/mig_7series_1_1/_tmp/
SET_PREFERENCE subworkingdirectory /home/paul/work/fpga/Xilinx/artix7/open_aars_minimig/ip/mig_7series_1_1/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PARAMETER component_name mig_7series_1_1
SET_PREFERENCE compnamestatus 1
SET_PARAMETER component_name mig_7series_1_1
SET_PARAMETER xml_input_file /home/paul/work/fpga/Xilinx/artix7/open_aars_minimig/ip/mig_7series_1_1/mig_a.prj
SET_PARAMETER data_dir_path /opt/Xilinx/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH /opt/Xilinx/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET /opt/Xilinx/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
