|fsm_test
clk => clk_div_mac:CLOCK_MAC.clk_in
RESET => clk_div_mac:CLOCK_MAC.rst
RESET => Data_Gen:U0.reset
RESET => FIR_10:U1.RESET
WRI => Data_Gen:U0.wr
HEX0[0] << sieteseg:HEX.bcd0[0]
HEX0[1] << sieteseg:HEX.bcd0[1]
HEX0[2] << sieteseg:HEX.bcd0[2]
HEX0[3] << sieteseg:HEX.bcd0[3]
HEX0[4] << sieteseg:HEX.bcd0[4]
HEX0[5] << sieteseg:HEX.bcd0[5]
HEX0[6] << sieteseg:HEX.bcd0[6]
HEX1[0] << sieteseg:HEX.bcd1[0]
HEX1[1] << sieteseg:HEX.bcd1[1]
HEX1[2] << sieteseg:HEX.bcd1[2]
HEX1[3] << sieteseg:HEX.bcd1[3]
HEX1[4] << sieteseg:HEX.bcd1[4]
HEX1[5] << sieteseg:HEX.bcd1[5]
HEX1[6] << sieteseg:HEX.bcd1[6]
HEX2[0] << sieteseg:HEX.bcd2[0]
HEX2[1] << sieteseg:HEX.bcd2[1]
HEX2[2] << sieteseg:HEX.bcd2[2]
HEX2[3] << sieteseg:HEX.bcd2[3]
HEX2[4] << sieteseg:HEX.bcd2[4]
HEX2[5] << sieteseg:HEX.bcd2[5]
HEX2[6] << sieteseg:HEX.bcd2[6]
HEX3[0] << sieteseg:HEX.bcd3[0]
HEX3[1] << sieteseg:HEX.bcd3[1]
HEX3[2] << sieteseg:HEX.bcd3[2]
HEX3[3] << sieteseg:HEX.bcd3[3]
HEX3[4] << sieteseg:HEX.bcd3[4]
HEX3[5] << sieteseg:HEX.bcd3[5]
HEX3[6] << sieteseg:HEX.bcd3[6]
HEX4[0] << sieteseg:HEX.bcd4[0]
HEX4[1] << sieteseg:HEX.bcd4[1]
HEX4[2] << sieteseg:HEX.bcd4[2]
HEX4[3] << sieteseg:HEX.bcd4[3]
HEX4[4] << sieteseg:HEX.bcd4[4]
HEX4[5] << sieteseg:HEX.bcd4[5]
HEX4[6] << sieteseg:HEX.bcd4[6]
HEX5[0] << sieteseg:HEX.bcd5[0]
HEX5[1] << sieteseg:HEX.bcd5[1]
HEX5[2] << sieteseg:HEX.bcd5[2]
HEX5[3] << sieteseg:HEX.bcd5[3]
HEX5[4] << sieteseg:HEX.bcd5[4]
HEX5[5] << sieteseg:HEX.bcd5[5]
HEX5[6] << sieteseg:HEX.bcd5[6]
HEX6[0] << sieteseg:HEX.bcd6[0]
HEX6[1] << sieteseg:HEX.bcd6[1]
HEX6[2] << sieteseg:HEX.bcd6[2]
HEX6[3] << sieteseg:HEX.bcd6[3]
HEX6[4] << sieteseg:HEX.bcd6[4]
HEX6[5] << sieteseg:HEX.bcd6[5]
HEX6[6] << sieteseg:HEX.bcd6[6]
HEX7[0] << sieteseg:HEX.bcd7[0]
HEX7[1] << sieteseg:HEX.bcd7[1]
HEX7[2] << sieteseg:HEX.bcd7[2]
HEX7[3] << sieteseg:HEX.bcd7[3]
HEX7[4] << sieteseg:HEX.bcd7[4]
HEX7[5] << sieteseg:HEX.bcd7[5]
HEX7[6] << sieteseg:HEX.bcd7[6]
READY_SIGN << FIR_10:U1.READY_SIGN


|fsm_test|clk_div_mac:CLOCK_MAC
clk_in => clk_out~reg0.CLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => count[13].CLK
clk_in => count[14].CLK
clk_in => count[15].CLK
clk_in => count[16].CLK
clk_in => count[17].CLK
clk_in => count[18].CLK
clk_in => count[19].CLK
clk_in => count[20].CLK
clk_in => count[21].CLK
clk_in => count[22].CLK
rst => clk_out~reg0.PRESET
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|Data_Gen:U0
clk => rd~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
wr => rd~reg0.DATAIN
wr => counter[3].ENA
wr => counter[2].ENA
wr => counter[1].ENA
wr => counter[0].ENA
reset => rd~reg0.ACLR
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
rd <= rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>
data[10] <= <GND>
data[11] <= <GND>
data[12] <= <GND>
data[13] <= <GND>
data[14] <= <GND>
data[15] <= <GND>


|fsm_test|FIR_10:U1
DATA_IN[0] => REG:REG0.data_in[0]
DATA_IN[1] => REG:REG0.data_in[1]
DATA_IN[2] => REG:REG0.data_in[2]
DATA_IN[3] => REG:REG0.data_in[3]
DATA_IN[4] => REG:REG0.data_in[4]
DATA_IN[5] => REG:REG0.data_in[5]
DATA_IN[6] => REG:REG0.data_in[6]
DATA_IN[7] => REG:REG0.data_in[7]
DATA_IN[8] => REG:REG0.data_in[8]
DATA_IN[9] => REG:REG0.data_in[9]
DATA_IN[10] => REG:REG0.data_in[10]
DATA_IN[11] => REG:REG0.data_in[11]
DATA_IN[12] => REG:REG0.data_in[12]
DATA_IN[13] => REG:REG0.data_in[13]
DATA_IN[14] => REG:REG0.data_in[14]
DATA_IN[15] => REG:REG0.data_in[15]
clk => clk_div:CLK_D.clk_in
clk => REG:REG0.clk
clk => MAC:MAC_PROCESS.clk_mac
clk => FSM:FSM_PROCESS.clk
RESET => clk_div:CLK_D.rst
RESET => REG:REG0.reset
RESET => MAC:MAC_PROCESS.reset
RESET => FSM:FSM_PROCESS.reset
WR => MAC:MAC_PROCESS.wr_mac
WR => FSM:FSM_PROCESS.wr
DATA_OUT[0] <= FSM:FSM_PROCESS.data_out[0]
DATA_OUT[1] <= FSM:FSM_PROCESS.data_out[1]
DATA_OUT[2] <= FSM:FSM_PROCESS.data_out[2]
DATA_OUT[3] <= FSM:FSM_PROCESS.data_out[3]
DATA_OUT[4] <= FSM:FSM_PROCESS.data_out[4]
DATA_OUT[5] <= FSM:FSM_PROCESS.data_out[5]
DATA_OUT[6] <= FSM:FSM_PROCESS.data_out[6]
DATA_OUT[7] <= FSM:FSM_PROCESS.data_out[7]
DATA_OUT[8] <= FSM:FSM_PROCESS.data_out[8]
DATA_OUT[9] <= FSM:FSM_PROCESS.data_out[9]
DATA_OUT[10] <= FSM:FSM_PROCESS.data_out[10]
DATA_OUT[11] <= FSM:FSM_PROCESS.data_out[11]
DATA_OUT[12] <= FSM:FSM_PROCESS.data_out[12]
DATA_OUT[13] <= FSM:FSM_PROCESS.data_out[13]
DATA_OUT[14] <= FSM:FSM_PROCESS.data_out[14]
DATA_OUT[15] <= FSM:FSM_PROCESS.data_out[15]
DATA_OUT[16] <= FSM:FSM_PROCESS.data_out[16]
DATA_OUT[17] <= FSM:FSM_PROCESS.data_out[17]
DATA_OUT[18] <= FSM:FSM_PROCESS.data_out[18]
DATA_OUT[19] <= FSM:FSM_PROCESS.data_out[19]
DATA_OUT[20] <= FSM:FSM_PROCESS.data_out[20]
DATA_OUT[21] <= FSM:FSM_PROCESS.data_out[21]
DATA_OUT[22] <= FSM:FSM_PROCESS.data_out[22]
DATA_OUT[23] <= FSM:FSM_PROCESS.data_out[23]
DATA_OUT[24] <= FSM:FSM_PROCESS.data_out[24]
DATA_OUT[25] <= FSM:FSM_PROCESS.data_out[25]
DATA_OUT[26] <= FSM:FSM_PROCESS.data_out[26]
DATA_OUT[27] <= FSM:FSM_PROCESS.data_out[27]
DATA_OUT[28] <= FSM:FSM_PROCESS.data_out[28]
DATA_OUT[29] <= FSM:FSM_PROCESS.data_out[29]
DATA_OUT[30] <= FSM:FSM_PROCESS.data_out[30]
DATA_OUT[31] <= FSM:FSM_PROCESS.data_out[31]
READY_SIGN <= FSM:FSM_PROCESS.ready_signal
CLOCK_OUT <= clk_div:CLK_D.clk_out


|fsm_test|FIR_10:U1|clk_div:CLK_D
clk_in => clk_out~reg0.CLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
rst => clk_out~reg0.PRESET
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|FIR_10:U1|REG:REG0
data_in[0] => mem[0][0].DATAIN
data_in[1] => mem[0][1].DATAIN
data_in[2] => mem[0][2].DATAIN
data_in[3] => mem[0][3].DATAIN
data_in[4] => mem[0][4].DATAIN
data_in[5] => mem[0][5].DATAIN
data_in[6] => mem[0][6].DATAIN
data_in[7] => mem[0][7].DATAIN
data_in[8] => mem[0][8].DATAIN
data_in[9] => mem[0][9].DATAIN
data_in[10] => mem[0][10].DATAIN
data_in[11] => mem[0][11].DATAIN
data_in[12] => mem[0][12].DATAIN
data_in[13] => mem[0][13].DATAIN
data_in[14] => mem[0][14].DATAIN
data_in[15] => mem[0][15].DATAIN
clk => c_out[0]~reg0.CLK
clk => c_out[1]~reg0.CLK
clk => c_out[2]~reg0.CLK
clk => c_out[3]~reg0.CLK
clk => c_out[4]~reg0.CLK
clk => c_out[5]~reg0.CLK
clk => c_out[6]~reg0.CLK
clk => c_out[7]~reg0.CLK
clk => c_out[8]~reg0.CLK
clk => c_out[9]~reg0.CLK
clk => c_out[10]~reg0.CLK
clk => c_out[11]~reg0.CLK
clk => c_out[12]~reg0.CLK
clk => c_out[13]~reg0.CLK
clk => c_out[14]~reg0.CLK
clk => c_out[15]~reg0.CLK
clk => x_out[0]~reg0.CLK
clk => x_out[1]~reg0.CLK
clk => x_out[2]~reg0.CLK
clk => x_out[3]~reg0.CLK
clk => x_out[4]~reg0.CLK
clk => x_out[5]~reg0.CLK
clk => x_out[6]~reg0.CLK
clk => x_out[7]~reg0.CLK
clk => x_out[8]~reg0.CLK
clk => x_out[9]~reg0.CLK
clk => x_out[10]~reg0.CLK
clk => x_out[11]~reg0.CLK
clk => x_out[12]~reg0.CLK
clk => x_out[13]~reg0.CLK
clk => x_out[14]~reg0.CLK
clk => x_out[15]~reg0.CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[10][8].CLK
clk => mem[10][9].CLK
clk => mem[10][10].CLK
clk => mem[10][11].CLK
clk => mem[10][12].CLK
clk => mem[10][13].CLK
clk => mem[10][14].CLK
clk => mem[10][15].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[9][8].CLK
clk => mem[9][9].CLK
clk => mem[9][10].CLK
clk => mem[9][11].CLK
clk => mem[9][12].CLK
clk => mem[9][13].CLK
clk => mem[9][14].CLK
clk => mem[9][15].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[8][8].CLK
clk => mem[8][9].CLK
clk => mem[8][10].CLK
clk => mem[8][11].CLK
clk => mem[8][12].CLK
clk => mem[8][13].CLK
clk => mem[8][14].CLK
clk => mem[8][15].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
reset => mem[10][0].ACLR
reset => mem[10][1].ACLR
reset => mem[10][2].ACLR
reset => mem[10][3].ACLR
reset => mem[10][4].ACLR
reset => mem[10][5].ACLR
reset => mem[10][6].ACLR
reset => mem[10][7].ACLR
reset => mem[10][8].ACLR
reset => mem[10][9].ACLR
reset => mem[10][10].ACLR
reset => mem[10][11].ACLR
reset => mem[10][12].ACLR
reset => mem[10][13].ACLR
reset => mem[10][14].ACLR
reset => mem[10][15].ACLR
reset => mem[9][0].ACLR
reset => mem[9][1].ACLR
reset => mem[9][2].ACLR
reset => mem[9][3].ACLR
reset => mem[9][4].ACLR
reset => mem[9][5].ACLR
reset => mem[9][6].ACLR
reset => mem[9][7].ACLR
reset => mem[9][8].ACLR
reset => mem[9][9].ACLR
reset => mem[9][10].ACLR
reset => mem[9][11].ACLR
reset => mem[9][12].ACLR
reset => mem[9][13].ACLR
reset => mem[9][14].ACLR
reset => mem[9][15].ACLR
reset => mem[8][0].ACLR
reset => mem[8][1].ACLR
reset => mem[8][2].ACLR
reset => mem[8][3].ACLR
reset => mem[8][4].ACLR
reset => mem[8][5].ACLR
reset => mem[8][6].ACLR
reset => mem[8][7].ACLR
reset => mem[8][8].ACLR
reset => mem[8][9].ACLR
reset => mem[8][10].ACLR
reset => mem[8][11].ACLR
reset => mem[8][12].ACLR
reset => mem[8][13].ACLR
reset => mem[8][14].ACLR
reset => mem[8][15].ACLR
reset => mem[7][0].ACLR
reset => mem[7][1].ACLR
reset => mem[7][2].ACLR
reset => mem[7][3].ACLR
reset => mem[7][4].ACLR
reset => mem[7][5].ACLR
reset => mem[7][6].ACLR
reset => mem[7][7].ACLR
reset => mem[7][8].ACLR
reset => mem[7][9].ACLR
reset => mem[7][10].ACLR
reset => mem[7][11].ACLR
reset => mem[7][12].ACLR
reset => mem[7][13].ACLR
reset => mem[7][14].ACLR
reset => mem[7][15].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[6][8].ACLR
reset => mem[6][9].ACLR
reset => mem[6][10].ACLR
reset => mem[6][11].ACLR
reset => mem[6][12].ACLR
reset => mem[6][13].ACLR
reset => mem[6][14].ACLR
reset => mem[6][15].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[5][8].ACLR
reset => mem[5][9].ACLR
reset => mem[5][10].ACLR
reset => mem[5][11].ACLR
reset => mem[5][12].ACLR
reset => mem[5][13].ACLR
reset => mem[5][14].ACLR
reset => mem[5][15].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => x_out[15]~reg0.ENA
reset => x_out[14]~reg0.ENA
reset => x_out[13]~reg0.ENA
reset => x_out[12]~reg0.ENA
reset => x_out[11]~reg0.ENA
reset => x_out[10]~reg0.ENA
reset => x_out[9]~reg0.ENA
reset => x_out[8]~reg0.ENA
reset => x_out[7]~reg0.ENA
reset => x_out[6]~reg0.ENA
reset => x_out[5]~reg0.ENA
reset => x_out[4]~reg0.ENA
reset => x_out[3]~reg0.ENA
reset => x_out[2]~reg0.ENA
reset => x_out[1]~reg0.ENA
reset => x_out[0]~reg0.ENA
reset => c_out[15]~reg0.ENA
reset => c_out[14]~reg0.ENA
reset => c_out[13]~reg0.ENA
reset => c_out[12]~reg0.ENA
reset => c_out[11]~reg0.ENA
reset => c_out[10]~reg0.ENA
reset => c_out[9]~reg0.ENA
reset => c_out[8]~reg0.ENA
reset => c_out[7]~reg0.ENA
reset => c_out[6]~reg0.ENA
reset => c_out[5]~reg0.ENA
reset => c_out[4]~reg0.ENA
reset => c_out[3]~reg0.ENA
reset => c_out[2]~reg0.ENA
reset => c_out[1]~reg0.ENA
reset => c_out[0]~reg0.ENA
wr => mem[0][15].ENA
wr => mem[0][14].ENA
wr => mem[0][13].ENA
wr => mem[0][12].ENA
wr => mem[0][11].ENA
wr => mem[0][10].ENA
wr => mem[0][9].ENA
wr => mem[0][8].ENA
wr => mem[0][7].ENA
wr => mem[0][6].ENA
wr => mem[0][5].ENA
wr => mem[0][4].ENA
wr => mem[0][3].ENA
wr => mem[0][2].ENA
wr => mem[0][1].ENA
wr => mem[0][0].ENA
wr => mem[1][15].ENA
wr => mem[1][14].ENA
wr => mem[1][13].ENA
wr => mem[1][12].ENA
wr => mem[1][11].ENA
wr => mem[1][10].ENA
wr => mem[1][9].ENA
wr => mem[1][8].ENA
wr => mem[1][7].ENA
wr => mem[1][6].ENA
wr => mem[1][5].ENA
wr => mem[1][4].ENA
wr => mem[1][3].ENA
wr => mem[1][2].ENA
wr => mem[1][1].ENA
wr => mem[1][0].ENA
wr => mem[2][15].ENA
wr => mem[2][14].ENA
wr => mem[2][13].ENA
wr => mem[2][12].ENA
wr => mem[2][11].ENA
wr => mem[2][10].ENA
wr => mem[2][9].ENA
wr => mem[2][8].ENA
wr => mem[2][7].ENA
wr => mem[2][6].ENA
wr => mem[2][5].ENA
wr => mem[2][4].ENA
wr => mem[2][3].ENA
wr => mem[2][2].ENA
wr => mem[2][1].ENA
wr => mem[2][0].ENA
wr => mem[3][15].ENA
wr => mem[3][14].ENA
wr => mem[3][13].ENA
wr => mem[3][12].ENA
wr => mem[3][11].ENA
wr => mem[3][10].ENA
wr => mem[3][9].ENA
wr => mem[3][8].ENA
wr => mem[3][7].ENA
wr => mem[3][6].ENA
wr => mem[3][5].ENA
wr => mem[3][4].ENA
wr => mem[3][3].ENA
wr => mem[3][2].ENA
wr => mem[3][1].ENA
wr => mem[3][0].ENA
wr => mem[4][15].ENA
wr => mem[4][14].ENA
wr => mem[4][13].ENA
wr => mem[4][12].ENA
wr => mem[4][11].ENA
wr => mem[4][10].ENA
wr => mem[4][9].ENA
wr => mem[4][8].ENA
wr => mem[4][7].ENA
wr => mem[4][6].ENA
wr => mem[4][5].ENA
wr => mem[4][4].ENA
wr => mem[4][3].ENA
wr => mem[4][2].ENA
wr => mem[4][1].ENA
wr => mem[4][0].ENA
wr => mem[5][15].ENA
wr => mem[5][14].ENA
wr => mem[5][13].ENA
wr => mem[5][12].ENA
wr => mem[5][11].ENA
wr => mem[5][10].ENA
wr => mem[5][9].ENA
wr => mem[5][8].ENA
wr => mem[5][7].ENA
wr => mem[5][6].ENA
wr => mem[5][5].ENA
wr => mem[5][4].ENA
wr => mem[5][3].ENA
wr => mem[5][2].ENA
wr => mem[5][1].ENA
wr => mem[5][0].ENA
wr => mem[6][15].ENA
wr => mem[6][14].ENA
wr => mem[6][13].ENA
wr => mem[6][12].ENA
wr => mem[6][11].ENA
wr => mem[6][10].ENA
wr => mem[6][9].ENA
wr => mem[6][8].ENA
wr => mem[6][7].ENA
wr => mem[6][6].ENA
wr => mem[6][5].ENA
wr => mem[6][4].ENA
wr => mem[6][3].ENA
wr => mem[6][2].ENA
wr => mem[6][1].ENA
wr => mem[6][0].ENA
wr => mem[7][15].ENA
wr => mem[7][14].ENA
wr => mem[7][13].ENA
wr => mem[7][12].ENA
wr => mem[7][11].ENA
wr => mem[7][10].ENA
wr => mem[7][9].ENA
wr => mem[7][8].ENA
wr => mem[7][7].ENA
wr => mem[7][6].ENA
wr => mem[7][5].ENA
wr => mem[7][4].ENA
wr => mem[7][3].ENA
wr => mem[7][2].ENA
wr => mem[7][1].ENA
wr => mem[7][0].ENA
wr => mem[8][15].ENA
wr => mem[8][14].ENA
wr => mem[8][13].ENA
wr => mem[8][12].ENA
wr => mem[8][11].ENA
wr => mem[8][10].ENA
wr => mem[8][9].ENA
wr => mem[8][8].ENA
wr => mem[8][7].ENA
wr => mem[8][6].ENA
wr => mem[8][5].ENA
wr => mem[8][4].ENA
wr => mem[8][3].ENA
wr => mem[8][2].ENA
wr => mem[8][1].ENA
wr => mem[8][0].ENA
wr => mem[9][15].ENA
wr => mem[9][14].ENA
wr => mem[9][13].ENA
wr => mem[9][12].ENA
wr => mem[9][11].ENA
wr => mem[9][10].ENA
wr => mem[9][9].ENA
wr => mem[9][8].ENA
wr => mem[9][7].ENA
wr => mem[9][6].ENA
wr => mem[9][5].ENA
wr => mem[9][4].ENA
wr => mem[9][3].ENA
wr => mem[9][2].ENA
wr => mem[9][1].ENA
wr => mem[9][0].ENA
wr => mem[10][15].ENA
wr => mem[10][14].ENA
wr => mem[10][13].ENA
wr => mem[10][12].ENA
wr => mem[10][11].ENA
wr => mem[10][10].ENA
wr => mem[10][9].ENA
wr => mem[10][8].ENA
wr => mem[10][7].ENA
wr => mem[10][6].ENA
wr => mem[10][5].ENA
wr => mem[10][4].ENA
wr => mem[10][3].ENA
wr => mem[10][2].ENA
wr => mem[10][1].ENA
wr => mem[10][0].ENA
dir[0] => Mux0.IN8
dir[0] => Mux1.IN8
dir[0] => Mux2.IN8
dir[0] => Mux3.IN8
dir[0] => Mux4.IN8
dir[0] => Mux5.IN8
dir[0] => Mux6.IN8
dir[0] => Mux7.IN8
dir[0] => Mux8.IN8
dir[0] => Mux9.IN8
dir[0] => Mux10.IN8
dir[0] => Mux11.IN8
dir[0] => Mux12.IN8
dir[0] => Mux13.IN8
dir[0] => Mux14.IN8
dir[0] => Mux15.IN8
dir[0] => Mux16.IN19
dir[0] => Mux17.IN10
dir[0] => Mux18.IN10
dir[0] => Mux19.IN5
dir[0] => Mux20.IN10
dir[0] => Mux21.IN10
dir[0] => Mux22.IN10
dir[0] => Mux23.IN10
dir[0] => Mux24.IN5
dir[0] => Mux25.IN19
dir[0] => Mux26.IN10
dir[0] => Mux27.IN19
dir[1] => Mux0.IN7
dir[1] => Mux1.IN7
dir[1] => Mux2.IN7
dir[1] => Mux3.IN7
dir[1] => Mux4.IN7
dir[1] => Mux5.IN7
dir[1] => Mux6.IN7
dir[1] => Mux7.IN7
dir[1] => Mux8.IN7
dir[1] => Mux9.IN7
dir[1] => Mux10.IN7
dir[1] => Mux11.IN7
dir[1] => Mux12.IN7
dir[1] => Mux13.IN7
dir[1] => Mux14.IN7
dir[1] => Mux15.IN7
dir[1] => Mux16.IN18
dir[1] => Mux17.IN9
dir[1] => Mux18.IN9
dir[1] => Mux20.IN9
dir[1] => Mux21.IN9
dir[1] => Mux22.IN9
dir[1] => Mux23.IN9
dir[1] => Mux25.IN18
dir[1] => Mux26.IN9
dir[1] => Mux27.IN18
dir[2] => Mux0.IN6
dir[2] => Mux1.IN6
dir[2] => Mux2.IN6
dir[2] => Mux3.IN6
dir[2] => Mux4.IN6
dir[2] => Mux5.IN6
dir[2] => Mux6.IN6
dir[2] => Mux7.IN6
dir[2] => Mux8.IN6
dir[2] => Mux9.IN6
dir[2] => Mux10.IN6
dir[2] => Mux11.IN6
dir[2] => Mux12.IN6
dir[2] => Mux13.IN6
dir[2] => Mux14.IN6
dir[2] => Mux15.IN6
dir[2] => Mux16.IN17
dir[2] => Mux17.IN8
dir[2] => Mux18.IN8
dir[2] => Mux19.IN4
dir[2] => Mux20.IN8
dir[2] => Mux21.IN8
dir[2] => Mux22.IN8
dir[2] => Mux23.IN8
dir[2] => Mux24.IN4
dir[2] => Mux25.IN17
dir[2] => Mux26.IN8
dir[2] => Mux27.IN17
dir[3] => Mux0.IN5
dir[3] => Mux1.IN5
dir[3] => Mux2.IN5
dir[3] => Mux3.IN5
dir[3] => Mux4.IN5
dir[3] => Mux5.IN5
dir[3] => Mux6.IN5
dir[3] => Mux7.IN5
dir[3] => Mux8.IN5
dir[3] => Mux9.IN5
dir[3] => Mux10.IN5
dir[3] => Mux11.IN5
dir[3] => Mux12.IN5
dir[3] => Mux13.IN5
dir[3] => Mux14.IN5
dir[3] => Mux15.IN5
dir[3] => Mux16.IN16
dir[3] => Mux25.IN16
dir[3] => Mux27.IN16
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[8] <= x_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[9] <= x_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[10] <= x_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[11] <= x_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[12] <= x_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[13] <= x_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[14] <= x_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[15] <= x_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= c_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= c_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= c_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[3] <= c_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[4] <= c_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[5] <= c_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[6] <= c_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[7] <= c_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[8] <= c_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[9] <= c_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[10] <= c_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[11] <= c_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[12] <= c_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[13] <= c_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[14] <= c_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[15] <= c_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|FIR_10:U1|MAC:MAC_PROCESS
X[0] => Mult0.IN15
X[1] => Mult0.IN14
X[2] => Mult0.IN13
X[3] => Mult0.IN12
X[4] => Mult0.IN11
X[5] => Mult0.IN10
X[6] => Mult0.IN9
X[7] => Mult0.IN8
X[8] => Mult0.IN7
X[9] => Mult0.IN6
X[10] => Mult0.IN5
X[11] => Mult0.IN4
X[12] => Mult0.IN3
X[13] => Mult0.IN2
X[14] => Mult0.IN1
X[15] => Mult0.IN0
coeff[0] => Mult0.IN31
coeff[1] => Mult0.IN30
coeff[2] => Mult0.IN29
coeff[3] => Mult0.IN28
coeff[4] => Mult0.IN27
coeff[5] => Mult0.IN26
coeff[6] => Mult0.IN25
coeff[7] => Mult0.IN24
coeff[8] => Mult0.IN23
coeff[9] => Mult0.IN22
coeff[10] => Mult0.IN21
coeff[11] => Mult0.IN20
coeff[12] => Mult0.IN19
coeff[13] => Mult0.IN18
coeff[14] => Mult0.IN17
coeff[15] => Mult0.IN16
reset => out_internal[0].ACLR
reset => out_internal[1].ACLR
reset => out_internal[2].ACLR
reset => out_internal[3].ACLR
reset => out_internal[4].ACLR
reset => out_internal[5].ACLR
reset => out_internal[6].ACLR
reset => out_internal[7].ACLR
reset => out_internal[8].ACLR
reset => out_internal[9].ACLR
reset => out_internal[10].ACLR
reset => out_internal[11].ACLR
reset => out_internal[12].ACLR
reset => out_internal[13].ACLR
reset => out_internal[14].ACLR
reset => out_internal[15].ACLR
reset => out_internal[16].ACLR
reset => out_internal[17].ACLR
reset => out_internal[18].ACLR
reset => out_internal[19].ACLR
reset => out_internal[20].ACLR
reset => out_internal[21].ACLR
reset => out_internal[22].ACLR
reset => out_internal[23].ACLR
reset => out_internal[24].ACLR
reset => out_internal[25].ACLR
reset => out_internal[26].ACLR
reset => out_internal[27].ACLR
reset => out_internal[28].ACLR
reset => out_internal[29].ACLR
reset => out_internal[30].ACLR
reset => out_internal[31].ACLR
wr_mac => out_internal[0].ENA
wr_mac => out_internal[31].ENA
wr_mac => out_internal[30].ENA
wr_mac => out_internal[29].ENA
wr_mac => out_internal[28].ENA
wr_mac => out_internal[27].ENA
wr_mac => out_internal[26].ENA
wr_mac => out_internal[25].ENA
wr_mac => out_internal[24].ENA
wr_mac => out_internal[23].ENA
wr_mac => out_internal[22].ENA
wr_mac => out_internal[21].ENA
wr_mac => out_internal[20].ENA
wr_mac => out_internal[19].ENA
wr_mac => out_internal[18].ENA
wr_mac => out_internal[17].ENA
wr_mac => out_internal[16].ENA
wr_mac => out_internal[15].ENA
wr_mac => out_internal[14].ENA
wr_mac => out_internal[13].ENA
wr_mac => out_internal[12].ENA
wr_mac => out_internal[11].ENA
wr_mac => out_internal[10].ENA
wr_mac => out_internal[9].ENA
wr_mac => out_internal[8].ENA
wr_mac => out_internal[7].ENA
wr_mac => out_internal[6].ENA
wr_mac => out_internal[5].ENA
wr_mac => out_internal[4].ENA
wr_mac => out_internal[3].ENA
wr_mac => out_internal[2].ENA
wr_mac => out_internal[1].ENA
clk_mac => out_internal[0].CLK
clk_mac => out_internal[1].CLK
clk_mac => out_internal[2].CLK
clk_mac => out_internal[3].CLK
clk_mac => out_internal[4].CLK
clk_mac => out_internal[5].CLK
clk_mac => out_internal[6].CLK
clk_mac => out_internal[7].CLK
clk_mac => out_internal[8].CLK
clk_mac => out_internal[9].CLK
clk_mac => out_internal[10].CLK
clk_mac => out_internal[11].CLK
clk_mac => out_internal[12].CLK
clk_mac => out_internal[13].CLK
clk_mac => out_internal[14].CLK
clk_mac => out_internal[15].CLK
clk_mac => out_internal[16].CLK
clk_mac => out_internal[17].CLK
clk_mac => out_internal[18].CLK
clk_mac => out_internal[19].CLK
clk_mac => out_internal[20].CLK
clk_mac => out_internal[21].CLK
clk_mac => out_internal[22].CLK
clk_mac => out_internal[23].CLK
clk_mac => out_internal[24].CLK
clk_mac => out_internal[25].CLK
clk_mac => out_internal[26].CLK
clk_mac => out_internal[27].CLK
clk_mac => out_internal[28].CLK
clk_mac => out_internal[29].CLK
clk_mac => out_internal[30].CLK
clk_mac => out_internal[31].CLK
output[0] <= out_internal[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= out_internal[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= out_internal[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= out_internal[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= out_internal[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= out_internal[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= out_internal[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= out_internal[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= out_internal[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= out_internal[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= out_internal[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= out_internal[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= out_internal[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= out_internal[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= out_internal[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= out_internal[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= out_internal[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= out_internal[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= out_internal[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= out_internal[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= out_internal[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= out_internal[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= out_internal[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= out_internal[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= out_internal[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= out_internal[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= out_internal[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= out_internal[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= out_internal[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= out_internal[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= out_internal[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= out_internal[31].DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|FIR_10:U1|FSM:FSM_PROCESS
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => nxt_state.A.OUTPUTSELECT
reset => nxt_state.B.OUTPUTSELECT
reset => nxt_state.C.OUTPUTSELECT
reset => nxt_state.D.OUTPUTSELECT
reset => nxt_state.E.OUTPUTSELECT
reset => nxt_state.F.OUTPUTSELECT
reset => nxt_state.G.OUTPUTSELECT
reset => nxt_state.H.OUTPUTSELECT
reset => nxt_state.I.OUTPUTSELECT
reset => nxt_state.J.OUTPUTSELECT
reset => nxt_state.K.OUTPUTSELECT
reset => nxt_state.L.OUTPUTSELECT
reset => nxt_state.M.OUTPUTSELECT
reset => nxt_state.N.OUTPUTSELECT
clk => state~1.DATAIN
wr => Selector0.IN3
wr => Selector1.IN3
wr => Selector2.IN3
wr => Selector3.IN3
wr => Selector4.IN3
wr => Selector5.IN3
wr => Selector6.IN3
wr => Selector7.IN3
wr => Selector8.IN3
wr => Selector9.IN3
wr => Selector10.IN3
wr => Selector11.IN3
wr => Selector12.IN3
wr => Selector13.IN3
wr => Selector13.IN1
wr => Selector12.IN1
wr => Selector11.IN1
wr => Selector10.IN1
wr => Selector9.IN1
wr => Selector8.IN1
wr => Selector7.IN1
wr => Selector6.IN1
wr => Selector5.IN1
wr => Selector4.IN1
wr => Selector3.IN1
wr => Selector2.IN1
wr => Selector1.IN1
wr => Selector0.IN1
wr_reg <= wr_reg.DB_MAX_OUTPUT_PORT_TYPE
ready_signal <= ready_signal.DB_MAX_OUTPUT_PORT_TYPE
dir[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dir[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dir[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dir[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
mac_out[0] => data_out[0]$latch.DATAIN
mac_out[1] => data_out[1]$latch.DATAIN
mac_out[2] => data_out[2]$latch.DATAIN
mac_out[3] => data_out[3]$latch.DATAIN
mac_out[4] => data_out[4]$latch.DATAIN
mac_out[5] => data_out[5]$latch.DATAIN
mac_out[6] => data_out[6]$latch.DATAIN
mac_out[7] => data_out[7]$latch.DATAIN
mac_out[8] => data_out[8]$latch.DATAIN
mac_out[9] => data_out[9]$latch.DATAIN
mac_out[10] => data_out[10]$latch.DATAIN
mac_out[11] => data_out[11]$latch.DATAIN
mac_out[12] => data_out[12]$latch.DATAIN
mac_out[13] => data_out[13]$latch.DATAIN
mac_out[14] => data_out[14]$latch.DATAIN
mac_out[15] => data_out[15]$latch.DATAIN
mac_out[16] => data_out[16]$latch.DATAIN
mac_out[17] => data_out[17]$latch.DATAIN
mac_out[18] => data_out[18]$latch.DATAIN
mac_out[19] => data_out[19]$latch.DATAIN
mac_out[20] => data_out[20]$latch.DATAIN
mac_out[21] => data_out[21]$latch.DATAIN
mac_out[22] => data_out[22]$latch.DATAIN
mac_out[23] => data_out[23]$latch.DATAIN
mac_out[24] => data_out[24]$latch.DATAIN
mac_out[25] => data_out[25]$latch.DATAIN
mac_out[26] => data_out[26]$latch.DATAIN
mac_out[27] => data_out[27]$latch.DATAIN
mac_out[28] => data_out[28]$latch.DATAIN
mac_out[29] => data_out[29]$latch.DATAIN
mac_out[30] => data_out[30]$latch.DATAIN
mac_out[31] => data_out[31]$latch.DATAIN
data_out[0] <= data_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|sieteseg:HEX
decimal[0] => bcd27seg:D7.number[0]
decimal[1] => bcd27seg:D7.number[1]
decimal[2] => bcd27seg:D7.number[2]
decimal[3] => bcd27seg:D7.number[3]
decimal[4] => bcd27seg:D6.number[0]
decimal[5] => bcd27seg:D6.number[1]
decimal[6] => bcd27seg:D6.number[2]
decimal[7] => bcd27seg:D6.number[3]
decimal[8] => bcd27seg:D5.number[0]
decimal[9] => bcd27seg:D5.number[1]
decimal[10] => bcd27seg:D5.number[2]
decimal[11] => bcd27seg:D5.number[3]
decimal[12] => bcd27seg:D4.number[0]
decimal[13] => bcd27seg:D4.number[1]
decimal[14] => bcd27seg:D4.number[2]
decimal[15] => bcd27seg:D4.number[3]
decimal[16] => bcd27seg:D3.number[0]
decimal[17] => bcd27seg:D3.number[1]
decimal[18] => bcd27seg:D3.number[2]
decimal[19] => bcd27seg:D3.number[3]
decimal[20] => bcd27seg:D2.number[0]
decimal[21] => bcd27seg:D2.number[1]
decimal[22] => bcd27seg:D2.number[2]
decimal[23] => bcd27seg:D2.number[3]
decimal[24] => bcd27seg:D1.number[0]
decimal[25] => bcd27seg:D1.number[1]
decimal[26] => bcd27seg:D1.number[2]
decimal[27] => bcd27seg:D1.number[3]
decimal[28] => bcd27seg:D0.number[0]
decimal[29] => bcd27seg:D0.number[1]
decimal[30] => bcd27seg:D0.number[2]
decimal[31] => bcd27seg:D0.number[3]
bcd0[0] <= bcd27seg:D7.bcd[0]
bcd0[1] <= bcd27seg:D7.bcd[1]
bcd0[2] <= bcd27seg:D7.bcd[2]
bcd0[3] <= bcd27seg:D7.bcd[3]
bcd0[4] <= bcd27seg:D7.bcd[4]
bcd0[5] <= bcd27seg:D7.bcd[5]
bcd0[6] <= bcd27seg:D7.bcd[6]
bcd1[0] <= bcd27seg:D6.bcd[0]
bcd1[1] <= bcd27seg:D6.bcd[1]
bcd1[2] <= bcd27seg:D6.bcd[2]
bcd1[3] <= bcd27seg:D6.bcd[3]
bcd1[4] <= bcd27seg:D6.bcd[4]
bcd1[5] <= bcd27seg:D6.bcd[5]
bcd1[6] <= bcd27seg:D6.bcd[6]
bcd2[0] <= bcd27seg:D5.bcd[0]
bcd2[1] <= bcd27seg:D5.bcd[1]
bcd2[2] <= bcd27seg:D5.bcd[2]
bcd2[3] <= bcd27seg:D5.bcd[3]
bcd2[4] <= bcd27seg:D5.bcd[4]
bcd2[5] <= bcd27seg:D5.bcd[5]
bcd2[6] <= bcd27seg:D5.bcd[6]
bcd3[0] <= bcd27seg:D4.bcd[0]
bcd3[1] <= bcd27seg:D4.bcd[1]
bcd3[2] <= bcd27seg:D4.bcd[2]
bcd3[3] <= bcd27seg:D4.bcd[3]
bcd3[4] <= bcd27seg:D4.bcd[4]
bcd3[5] <= bcd27seg:D4.bcd[5]
bcd3[6] <= bcd27seg:D4.bcd[6]
bcd4[0] <= bcd27seg:D3.bcd[0]
bcd4[1] <= bcd27seg:D3.bcd[1]
bcd4[2] <= bcd27seg:D3.bcd[2]
bcd4[3] <= bcd27seg:D3.bcd[3]
bcd4[4] <= bcd27seg:D3.bcd[4]
bcd4[5] <= bcd27seg:D3.bcd[5]
bcd4[6] <= bcd27seg:D3.bcd[6]
bcd5[0] <= bcd27seg:D2.bcd[0]
bcd5[1] <= bcd27seg:D2.bcd[1]
bcd5[2] <= bcd27seg:D2.bcd[2]
bcd5[3] <= bcd27seg:D2.bcd[3]
bcd5[4] <= bcd27seg:D2.bcd[4]
bcd5[5] <= bcd27seg:D2.bcd[5]
bcd5[6] <= bcd27seg:D2.bcd[6]
bcd6[0] <= bcd27seg:D1.bcd[0]
bcd6[1] <= bcd27seg:D1.bcd[1]
bcd6[2] <= bcd27seg:D1.bcd[2]
bcd6[3] <= bcd27seg:D1.bcd[3]
bcd6[4] <= bcd27seg:D1.bcd[4]
bcd6[5] <= bcd27seg:D1.bcd[5]
bcd6[6] <= bcd27seg:D1.bcd[6]
bcd7[0] <= bcd27seg:D0.bcd[0]
bcd7[1] <= bcd27seg:D0.bcd[1]
bcd7[2] <= bcd27seg:D0.bcd[2]
bcd7[3] <= bcd27seg:D0.bcd[3]
bcd7[4] <= bcd27seg:D0.bcd[4]
bcd7[5] <= bcd27seg:D0.bcd[5]
bcd7[6] <= bcd27seg:D0.bcd[6]


|fsm_test|sieteseg:HEX|bcd27seg:D0
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
bcd[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|sieteseg:HEX|bcd27seg:D1
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
bcd[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|sieteseg:HEX|bcd27seg:D2
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
bcd[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|sieteseg:HEX|bcd27seg:D3
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
bcd[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|sieteseg:HEX|bcd27seg:D4
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
bcd[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|sieteseg:HEX|bcd27seg:D5
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
bcd[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|sieteseg:HEX|bcd27seg:D6
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
bcd[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm_test|sieteseg:HEX|bcd27seg:D7
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
bcd[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


