<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 751.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;mm3_no_taffo.c&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;argc&apos; (mm3_no_taffo.c:102:14)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;argv&apos; (mm3_no_taffo.c:102:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.53 seconds. Elapsed time: 1.27 seconds; current allocated memory: 753.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.85 seconds; current allocated memory: 754.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.133 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_65_2&apos; (mm3_no_taffo.c:58) in function &apos;mm3&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_77_5&apos; (mm3_no_taffo.c:58) in function &apos;mm3&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_90_8&apos; (mm3_no_taffo.c:58) in function &apos;mm3&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_65_2&apos; (mm3_no_taffo.c:58) in function &apos;mm3&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_77_5&apos; (mm3_no_taffo.c:58) in function &apos;mm3&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_90_8&apos; (mm3_no_taffo.c:58) in function &apos;mm3&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_68_3&apos; (mm3_no_taffo.c:59) in function &apos;mm3&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_80_6&apos; (mm3_no_taffo.c:59) in function &apos;mm3&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_93_9&apos; (mm3_no_taffo.c:59) in function &apos;mm3&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 780.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_63_1&apos; (mm3_no_taffo.c:57:7) in function &apos;mm3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_75_4&apos; (mm3_no_taffo.c:57:7) in function &apos;mm3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_88_7&apos; (mm3_no_taffo.c:57:7) in function &apos;mm3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 802.609 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;mm3&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; (loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_resp&apos;, mm3_no_taffo.c:70) on port &apos;gmem&apos; (mm3_no_taffo.c:70) and bus request operation (&apos;gmem_load_req&apos;, mm3_no_taffo.c:63) on port &apos;gmem&apos; (mm3_no_taffo.c:63)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; (loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_resp&apos;, mm3_no_taffo.c:70) on port &apos;gmem&apos; (mm3_no_taffo.c:70) and bus request operation (&apos;gmem_load_req&apos;, mm3_no_taffo.c:63) on port &apos;gmem&apos; (mm3_no_taffo.c:63)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; (loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_resp&apos;, mm3_no_taffo.c:70) on port &apos;gmem&apos; (mm3_no_taffo.c:70) and bus request operation (&apos;gmem_load_req&apos;, mm3_no_taffo.c:63) on port &apos;gmem&apos; (mm3_no_taffo.c:63)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; (loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_resp&apos;, mm3_no_taffo.c:70) on port &apos;gmem&apos; (mm3_no_taffo.c:70) and bus request operation (&apos;gmem_load_req&apos;, mm3_no_taffo.c:63) on port &apos;gmem&apos; (mm3_no_taffo.c:63)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; (loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_resp&apos;, mm3_no_taffo.c:70) on port &apos;gmem&apos; (mm3_no_taffo.c:70) and bus request operation (&apos;gmem_load_req&apos;, mm3_no_taffo.c:63) on port &apos;gmem&apos; (mm3_no_taffo.c:63)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; (loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_resp&apos;, mm3_no_taffo.c:70) on port &apos;gmem&apos; (mm3_no_taffo.c:70) and bus request operation (&apos;gmem_load_req&apos;, mm3_no_taffo.c:63) on port &apos;gmem&apos; (mm3_no_taffo.c:63)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; (loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_resp&apos;, mm3_no_taffo.c:70) on port &apos;gmem&apos; (mm3_no_taffo.c:70) and bus request operation (&apos;gmem_load_req&apos;, mm3_no_taffo.c:63) on port &apos;gmem&apos; (mm3_no_taffo.c:63)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; (loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_resp&apos;, mm3_no_taffo.c:70) on port &apos;gmem&apos; (mm3_no_taffo.c:70) and bus request operation (&apos;gmem_load_req&apos;, mm3_no_taffo.c:63) on port &apos;gmem&apos; (mm3_no_taffo.c:63)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 64, Depth = 65, loop &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 808.172 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 808.172 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; (loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_1_resp&apos;, mm3_no_taffo.c:82) on port &apos;gmem&apos; (mm3_no_taffo.c:82) and bus request operation (&apos;gmem_load_32_req&apos;, mm3_no_taffo.c:75) on port &apos;gmem&apos; (mm3_no_taffo.c:75)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; (loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_1_resp&apos;, mm3_no_taffo.c:82) on port &apos;gmem&apos; (mm3_no_taffo.c:82) and bus request operation (&apos;gmem_load_32_req&apos;, mm3_no_taffo.c:75) on port &apos;gmem&apos; (mm3_no_taffo.c:75)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; (loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_1_resp&apos;, mm3_no_taffo.c:82) on port &apos;gmem&apos; (mm3_no_taffo.c:82) and bus request operation (&apos;gmem_load_32_req&apos;, mm3_no_taffo.c:75) on port &apos;gmem&apos; (mm3_no_taffo.c:75)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; (loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_1_resp&apos;, mm3_no_taffo.c:82) on port &apos;gmem&apos; (mm3_no_taffo.c:82) and bus request operation (&apos;gmem_load_32_req&apos;, mm3_no_taffo.c:75) on port &apos;gmem&apos; (mm3_no_taffo.c:75)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; (loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_1_resp&apos;, mm3_no_taffo.c:82) on port &apos;gmem&apos; (mm3_no_taffo.c:82) and bus request operation (&apos;gmem_load_32_req&apos;, mm3_no_taffo.c:75) on port &apos;gmem&apos; (mm3_no_taffo.c:75)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; (loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_1_resp&apos;, mm3_no_taffo.c:82) on port &apos;gmem&apos; (mm3_no_taffo.c:82) and bus request operation (&apos;gmem_load_32_req&apos;, mm3_no_taffo.c:75) on port &apos;gmem&apos; (mm3_no_taffo.c:75)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; (loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_1_resp&apos;, mm3_no_taffo.c:82) on port &apos;gmem&apos; (mm3_no_taffo.c:82) and bus request operation (&apos;gmem_load_32_req&apos;, mm3_no_taffo.c:75) on port &apos;gmem&apos; (mm3_no_taffo.c:75)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; (loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_1_resp&apos;, mm3_no_taffo.c:82) on port &apos;gmem&apos; (mm3_no_taffo.c:82) and bus request operation (&apos;gmem_load_32_req&apos;, mm3_no_taffo.c:75) on port &apos;gmem&apos; (mm3_no_taffo.c:75)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 64, Depth = 65, loop &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 811.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 811.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; (loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_4_resp&apos;, mm3_no_taffo.c:95) on port &apos;gmem&apos; (mm3_no_taffo.c:95) and bus request operation (&apos;gmem_load_64_req&apos;, mm3_no_taffo.c:88) on port &apos;gmem&apos; (mm3_no_taffo.c:88)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; (loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_4_resp&apos;, mm3_no_taffo.c:95) on port &apos;gmem&apos; (mm3_no_taffo.c:95) and bus request operation (&apos;gmem_load_64_req&apos;, mm3_no_taffo.c:88) on port &apos;gmem&apos; (mm3_no_taffo.c:88)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; (loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_4_resp&apos;, mm3_no_taffo.c:95) on port &apos;gmem&apos; (mm3_no_taffo.c:95) and bus request operation (&apos;gmem_load_64_req&apos;, mm3_no_taffo.c:88) on port &apos;gmem&apos; (mm3_no_taffo.c:88)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; (loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_4_resp&apos;, mm3_no_taffo.c:95) on port &apos;gmem&apos; (mm3_no_taffo.c:95) and bus request operation (&apos;gmem_load_64_req&apos;, mm3_no_taffo.c:88) on port &apos;gmem&apos; (mm3_no_taffo.c:88)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; (loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_4_resp&apos;, mm3_no_taffo.c:95) on port &apos;gmem&apos; (mm3_no_taffo.c:95) and bus request operation (&apos;gmem_load_64_req&apos;, mm3_no_taffo.c:88) on port &apos;gmem&apos; (mm3_no_taffo.c:88)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; (loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_4_resp&apos;, mm3_no_taffo.c:95) on port &apos;gmem&apos; (mm3_no_taffo.c:95) and bus request operation (&apos;gmem_load_64_req&apos;, mm3_no_taffo.c:88) on port &apos;gmem&apos; (mm3_no_taffo.c:88)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; (loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_4_resp&apos;, mm3_no_taffo.c:95) on port &apos;gmem&apos; (mm3_no_taffo.c:95) and bus request operation (&apos;gmem_load_64_req&apos;, mm3_no_taffo.c:88) on port &apos;gmem&apos; (mm3_no_taffo.c:88)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; (loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus response operation (&apos;gmem_addr_4_resp&apos;, mm3_no_taffo.c:95) on port &apos;gmem&apos; (mm3_no_taffo.c:95) and bus request operation (&apos;gmem_load_64_req&apos;, mm3_no_taffo.c:88) on port &apos;gmem&apos; (mm3_no_taffo.c:88)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 64, Depth = 65, loop &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 814.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 814.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mm3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 814.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 814.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; pipeline &apos;VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_2_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 817.191 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; pipeline &apos;VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_2_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 826.609 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; pipeline &apos;VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_2_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 836.020 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mm3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mm3/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mm3/A&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mm3/B&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mm3/C&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mm3/D&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mm3/E&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mm3/F&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mm3/G&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;mm3&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;A&apos;, &apos;B&apos;, &apos;C&apos;, &apos;D&apos;, &apos;E&apos;, &apos;F&apos; and &apos;G&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_2_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mm3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 842.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 846.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 852.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for mm3." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for mm3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 68.49 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 17.6 seconds. CPU system time: 1.34 seconds. Elapsed time: 18.98 seconds; current allocated memory: 100.625 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: cosim_design" resolution=""/>
</Messages>
