Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 10 16:20:49 2021
| Host         : LAPTOP-EO0RR57C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file jiaotongdeng_control_sets_placed.rpt
| Design       : jiaotongdeng
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      9 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------+------------------+------------------+----------------+
|       Clock Signal       |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+---------------------+------------------+------------------+----------------+
|  aa/CLK                  | cc/state[1]_i_1_n_0 | CLR_IBUF         |                1 |              2 |
|  clk_1M_IBUF_BUFG        |                     |                  |                2 |              4 |
|  cc/light_reg[5]_i_2_n_0 |                     |                  |                2 |              6 |
|  aa/CLK                  | cc/E[0]             | CLR_IBUF         |                5 |              9 |
|  aa/CLK                  | cc/start[0]         | CLR_IBUF         |                4 |              9 |
|  dd/CLK                  |                     |                  |                4 |             17 |
|  clk_1M_IBUF_BUFG        |                     | dd/clk           |                8 |             31 |
|  clk_1M_IBUF_BUFG        |                     | aa/CLK_1         |                8 |             31 |
+--------------------------+---------------------+------------------+------------------+----------------+


