#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xcbfb50 .scope module, "TestBench" "TestBench" 2 4;
 .timescale -9 -12;
v0xce9ef0_0 .net "ack_o", 0 0, v0xce92d0_0; 1 drivers
v0xce9f90_0 .net "adr_i", 0 0, v0xce82c0_0; 1 drivers
v0xcea010_0 .net "clock", 0 0, v0xce8980_0; 1 drivers
v0xcea090_0 .net "host_data_i", 63 0, v0xce8620_0; 1 drivers
v0xcea110_0 .net "host_data_o", 63 0, v0xce95e0_0; 1 drivers
v0xcea190_0 .net "new_command", 0 0, v0xce9660_0; 1 drivers
v0xcea210_0 .net "new_data", 0 0, v0xce9740_0; 1 drivers
v0xcea290_0 .net "reset", 0 0, v0xce87d0_0; 1 drivers
v0xcea360_0 .net "strobe", 0 0, v0xce8110_0; 1 drivers
v0xcea3e0_0 .net "wb_data_i", 63 0, v0xccefb0_0; 1 drivers
v0xcea460_0 .net "wb_data_o", 63 0, v0xce9d00_0; 1 drivers
v0xcea4e0_0 .net "we_i", 0 0, v0xce8470_0; 1 drivers
S_0xce8f70 .scope module, "wb_salve1" "wishbone_slave" 2 33, 3 1, S_0xcbfb50;
 .timescale -9 -12;
P_0xce9068 .param/l "IDLE" 3 34, C4<01>;
P_0xce9090 .param/l "READWRITE" 3 35, C4<10>;
P_0xce90b8 .param/l "RESET" 3 33, C4<00>;
P_0xce90e0 .param/l "SIZE" 3 29, +C4<010>;
v0xce92d0_0 .var "ack_o", 0 0;
v0xce9370_0 .alias "adr_i", 0 0, v0xce9f90_0;
v0xce9440_0 .alias "clock", 0 0, v0xcea010_0;
v0xce9510_0 .alias "host_data_i", 63 0, v0xcea090_0;
v0xce95e0_0 .var "host_data_o", 63 0;
v0xce9660_0 .var "new_command", 0 0;
v0xce9740_0 .var "new_data", 0 0;
v0xce97e0_0 .var "next_state", 1 0;
v0xce98d0_0 .alias "reset", 0 0, v0xcea290_0;
v0xce99a0_0 .var "setup_done", 0 0;
v0xce9aa0_0 .var "state", 1 0;
v0xce9b40_0 .alias "strobe", 0 0, v0xcea360_0;
v0xce9c30_0 .alias "wb_data_i", 63 0, v0xcea3e0_0;
v0xce9d00_0 .var "wb_data_o", 63 0;
v0xce9e20_0 .alias "we_i", 0 0, v0xcea4e0_0;
E_0xce9210 .event posedge, v0xce8980_0;
E_0xce9240/0 .event edge, v0xce9aa0_0, v0xce8470_0, v0xccefb0_0, v0xce82c0_0;
E_0xce9240/1 .event edge, v0xce8620_0;
E_0xce9240 .event/or E_0xce9240/0, E_0xce9240/1;
E_0xce92a0 .event edge, v0xce9aa0_0, v0xce8110_0, v0xce99a0_0;
S_0xccedd0 .scope module, "WBSgen" "generatorWBSlave" 2 49, 4 1, S_0xcbfb50;
 .timescale -9 -12;
v0xce8a40_0 .alias "adr_i", 0 0, v0xce9f90_0;
v0xce8b10_0 .alias "clock", 0 0, v0xcea010_0;
v0xce8bc0_0 .alias "host_data_i", 63 0, v0xcea090_0;
v0xce8c70_0 .alias "reset", 0 0, v0xcea290_0;
v0xce8d50_0 .alias "strobe", 0 0, v0xcea360_0;
v0xce8e00_0 .alias "wb_data_i", 63 0, v0xcea3e0_0;
v0xce8ec0_0 .alias "we_i", 0 0, v0xcea4e0_0;
S_0xce8890 .scope module, "clk1" "clock_gen" 4 14, 4 24, S_0xccedd0;
 .timescale -9 -12;
v0xce8980_0 .var "clock", 0 0;
S_0xce86e0 .scope module, "r1" "reset_gen" 4 15, 4 39, S_0xccedd0;
 .timescale -9 -12;
v0xce87d0_0 .var "reset", 0 0;
S_0xce8530 .scope module, "hDatag" "host_data_in_gen" 4 16, 4 51, S_0xccedd0;
 .timescale -9 -12;
v0xce8620_0 .var "host_data", 63 0;
S_0xce8380 .scope module, "weg" "we_in_gen" 4 17, 4 64, S_0xccedd0;
 .timescale -9 -12;
v0xce8470_0 .var "we_in", 0 0;
S_0xce81d0 .scope module, "adrg" "adr_in_gen" 4 18, 4 79, S_0xccedd0;
 .timescale -9 -12;
v0xce82c0_0 .var "adr_in", 0 0;
S_0xce8020 .scope module, "strg" "strobe_in_gen" 4 19, 4 94, S_0xccedd0;
 .timescale -9 -12;
v0xce8110_0 .var "strobe_in", 0 0;
S_0xcceec0 .scope module, "wbDatag" "wb_data_in_gen" 4 20, 4 104, S_0xccedd0;
 .timescale -9 -12;
v0xccefb0_0 .var "wb_data", 63 0;
    .scope S_0xce8f70;
T_0 ;
    %wait E_0xce92a0;
    %load/v 8, v0xce9aa0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_0.2, 6;
    %set/v v0xce97e0_0, 0, 2;
    %jmp T_0.4;
T_0.0 ;
    %movi 8, 1, 2;
    %set/v v0xce97e0_0, 8, 2;
    %jmp T_0.4;
T_0.1 ;
    %load/v 8, v0xce9b40_0, 1;
    %jmp/0xz  T_0.5, 8;
    %movi 8, 2, 2;
    %set/v v0xce97e0_0, 8, 2;
    %jmp T_0.6;
T_0.5 ;
    %movi 8, 1, 2;
    %set/v v0xce97e0_0, 8, 2;
T_0.6 ;
    %jmp T_0.4;
T_0.2 ;
    %load/v 8, v0xce99a0_0, 1;
    %jmp/0xz  T_0.7, 8;
    %movi 8, 1, 2;
    %set/v v0xce97e0_0, 8, 2;
    %jmp T_0.8;
T_0.7 ;
    %movi 8, 2, 2;
    %set/v v0xce97e0_0, 8, 2;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xce8f70;
T_1 ;
    %wait E_0xce9240;
    %load/v 8, v0xce9aa0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.2, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce92d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce99a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9740_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce95e0_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce9d00_0, 0, 0;
    %jmp T_1.4;
T_1.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce92d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce99a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9740_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce95e0_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce9d00_0, 0, 0;
    %jmp T_1.4;
T_1.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce92d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce99a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9740_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce95e0_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce9d00_0, 0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/v 8, v0xce9e20_0, 1;
    %jmp/0xz  T_1.5, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce92d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce99a0_0, 0, 1;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce9d00_0, 0, 0;
    %load/v 8, v0xce9c30_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce95e0_0, 0, 8;
    %load/v 8, v0xce9370_0, 1;
    %jmp/0xz  T_1.7, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9740_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9660_0, 0, 0;
    %jmp T_1.8;
T_1.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9660_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9740_0, 0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce92d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce99a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9740_0, 0, 0;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce95e0_0, 0, 0;
    %load/v 8, v0xce9510_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0xce9d00_0, 0, 8;
T_1.6 ;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xce8f70;
T_2 ;
    %wait E_0xce9210;
    %load/v 8, v0xce98d0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce9aa0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0xce97e0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce9aa0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xce8890;
T_3 ;
    %set/v v0xce8980_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0xce8890;
T_4 ;
    %delay 20000, 0;
    %set/v v0xce8980_0, 1, 1;
    %delay 20000, 0;
    %set/v v0xce8980_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0xce86e0;
T_5 ;
    %set/v v0xce87d0_0, 0, 1;
    %delay 100000, 0;
    %set/v v0xce87d0_0, 1, 1;
    %delay 100000, 0;
    %set/v v0xce87d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xce8530;
T_6 ;
    %set/v v0xce8620_0, 0, 64;
    %end;
    .thread T_6;
    .scope S_0xce8530;
T_7 ;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xce8620_0, 64;
    %set/v v0xce8620_0, 8, 64;
    %jmp T_7;
    .thread T_7;
    .scope S_0xce8380;
T_8 ;
    %set/v v0xce8470_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0xce8380;
T_9 ;
    %delay 200000, 0;
    %set/v v0xce8470_0, 1, 1;
    %delay 800000, 0;
    %set/v v0xce8470_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0xce81d0;
T_10 ;
    %set/v v0xce82c0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xce81d0;
T_11 ;
    %delay 500000, 0;
    %set/v v0xce82c0_0, 1, 1;
    %delay 500000, 0;
    %set/v v0xce82c0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0xce8020;
T_12 ;
    %set/v v0xce8110_0, 0, 1;
    %delay 300000, 0;
    %set/v v0xce8110_0, 1, 1;
    %end;
    .thread T_12;
    .scope S_0xcceec0;
T_13 ;
    %set/v v0xccefb0_0, 0, 64;
    %end;
    .thread T_13;
    .scope S_0xcceec0;
T_14 ;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xccefb0_0, 64;
    %set/v v0xccefb0_0, 8, 64;
    %jmp T_14;
    .thread T_14;
    .scope S_0xcbfb50;
T_15 ;
    %vpi_call 2 61 "$dumpfile", "signalsWishboneSlave.vcd";
    %vpi_call 2 62 "$dumpvars";
    %delay 2500000, 0;
    %vpi_call 2 64 "$display", "test finished";
    %vpi_call 2 65 "$finish";
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "wishbone_slave_tb.v";
    "./../code/wishbone_slave.v";
    "./generatorWBSlave.v";
