INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/reg_memory/reg_memory.srcs/sources_1/new/reg_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/reg_memory/reg_memory.srcs/sources_1/new/single_bit_fliFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_bit_fliFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/reg_memory/reg_memory.srcs/sim_1/new/register_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_sim
