<!DOCTYPE html>
<html>
<head>
	<meta charset="utf-8"><meta property="og:site_name" content="rezvan"><title>Digital Design: Part 6 - Reconfigurable Hardware | rezvan</title>
  <meta property="og:title" content="Digital Design: Part 6 - Reconfigurable Hardware | rezvan"><meta property="og:description" content="">
  <meta property="og:type" content="blog">
  <meta property="og:link" content="https://rezvan.xyz/school/Digital_design_6/"><link rel="shortcut icon" type="image/png" href=https://rezvan.xyz//images/icon.png />
  <meta property="og:image" content="https://rezvan.xyz//images/icon.png" /><meta name="viewport" content="width=device-width, initial-scale=1">
	<link rel="stylesheet" type="text/css" media="screen" href="https://rezvan.xyz//css/main.css" />    
</head>

<body>
  <div class="wrapper">
	<div class="content">
		<div class="header_main">

    <a href="https://rezvan.xyz/"><p class="header_title">rezvan</p>
    </a>

    <br>

    <nav id="main">
        
        <a href="/about/">about</a>
        
        <a href="/cv/">cv</a>
        
        <a href="/school/">school</a>
        
    </nav></div>

  <article><div class="title_wrapper">
			<h1 class="title">Digital Design: Part 6 - Reconfigurable Hardware</h1><p class="single_time">Feb 5, 2023</p></div>
		<section class="post">
			<p>As we discussed in the first part of this series, there two main paradigms.</p>
<p>ASIC and reconfigurable Hardware</p>
<ul>
<li>
<p>ASIC</p>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>Very high performance and efficient.</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Not flexible (can&rsquo;t be altered after fabrication).</p>
</li>
<li>
<p>High cost.</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Reconfigurable computing</p>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Much higher performance than software, lower than ASIC.</p>
</li>
<li>
<p>Higher level of flexibility than ASIC, more difficult to program than software.</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Software-programmed processors</p>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>Very flexible to change.</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Performance can suffer if the clock speed isn&rsquo;t fast enough.</p>
</li>
<li>
<p>Fixed instruction set, set by the hardware.</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="reconfigurable-devices">Reconfigurable devices</h3>
<p><strong>Field-Programmable Gate Arrays</strong>, or FPGAs are on example on reconfigurable hardware.</p>
<p>An FPGA consists of an array of <em>configurable logic blocks</em>.
These logic blocks are connected by a set of <em>routing resources</em> (usually wires) that also are programmable.</p>
<p>Arbitrary custom logic circuits/functions can be mapped onto these.</p>
<h3 id="reconfigurable-gates">Reconfigurable gates</h3>
<p>So, how do we configure these gates to what we want? The answer is look up tables or LUTs.</p>
<p>A lookup table is just memory cells that are connected into a K-mux,
with an optional output flip-flop.</p>
<p>There is a hierarchy to these logic cells. In each logic cell (LC), there is a K-LUT.
A logic cluster consists of N LCs. The LCs in each cluster is fully or nearly fully connected with each other.</p>
<h3 id="lut-size">LUT size</h3>
<p>The size of our LUT and how we implement have their pros and cons:</p>
<ul>
<li>
<p>Bigger LUTs:</p>
<ul>
<li>
<p>Fit more logic in each one of them</p>
</li>
<li>
<p>Fewer wires to interconnect</p>
</li>
<li>
<p>But slower to access each one of them</p>
</li>
</ul>
</li>
<li>
<p>Smaller LUTs</p>
<ul>
<li>
<p>Fit less logic in each one</p>
</li>
<li>
<p>More wires to interconnect them</p>
</li>
<li>
<p>Faster to access one of them</p>
</li>
</ul>
</li>
</ul>
<h3 id="heterogeneous-reconfigurable-environments">Heterogeneous reconfigurable environments</h3>
<p>Reconfigurable fabric can contain non-reconfigurable elements,
these interface the logic blocks through the reconfigurable interconnect fabric.</p>
<p>Embedded memory, multipliers, adders, etc. are some examples.</p>
<p>Since it&rsquo;s costly to implement memory with LUTs, hard chunks of RAM blocks are usually added.</p>
<p>Same, goes for multipliers, they are inherently slow if implemented with logic cells,
therefore it&rsquo;s better to add hard-wired multiplier blocks.</p>
<h3 id="reconfiguration-memory">Reconfiguration memory</h3>
<p>There are 3 types of these:</p>
<ul>
<li>
<p>Anti-fuse</p>
<ul>
<li>
<p>by default is OFF; when programmed it is ON.
(creating a short-circuit between the endpoints).</p>
</li>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Negligible delay</p>
</li>
<li>
<p>Small area overhead</p>
</li>
<li>
<p>No soft-errors and bit flips</p>
</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>Not really reconfigurable; One time programmable.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Flash</p>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Programming not lost when device is turned off.</p>
</li>
<li>
<p>Fewer transistors than SRAM.</p>
</li>
<li>
<p>Lower power than SRAM.</p>
</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Limited writes (~millions)</p>
</li>
<li>
<p>Slower writes than SRAM.</p>
</li>
<li>
<p>Higher voltage than circuits.</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>SRAM</p>
<ul>
<li>
<p>SRAM bit cell stores the programmability of the device</p>
</li>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Can be reconfigured quickly and as repeatedly as required.</p>
</li>
<li>
<p>No special fabrication steps.</p>
</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Takes more area and power.</p>
</li>
<li>
<p>Loses charge when turned off.</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="summary">Summary</h3>
<p>I think a good way of summarizing is reading these two quotes:</p>
<blockquote>
<p>Reconfigurable Computing is Computing via post-fabrication,
spatially programmed connection of processing elements.
– Andre DeHon</p>
</blockquote>
<blockquote>
<p>The difference between reconfigurable and reprogrammable is that the first can
implement an arbitrary number of functions directly in hardware, while the
second supports only a predefined –during fabrication- finite number of
functions.
– Stamatis Vassiliadis</p>
</blockquote>

		</section>
  </article>
	</div>

	<footer><p class="footer_msg">memento mori</p></footer>

  </div>
</body>
</html>
