<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA_work\Gowin\TangNano_1k\bittest_lcd800\impl\gwsynthesis\lcd_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FPGA_work\Gowin\TangNano_1k\bittest_lcd800\src\lcd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr 18 22:19:53 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>226</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>110</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>60.606</td>
<td>16.500
<td>0.000</td>
<td>30.303</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.000
<td>0.000</td>
<td>45.455</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>video_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.000(MHz)</td>
<td>143.089(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_1_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>2</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_2_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>3</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_3_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>4</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_4_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>5</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_5_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>6</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_6_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>7</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_7_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>8</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_8_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>9</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_9_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>10</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_10_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>11</td>
<td>23.314</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_11_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.945</td>
</tr>
<tr>
<td>12</td>
<td>23.406</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_active_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.854</td>
</tr>
<tr>
<td>13</td>
<td>23.736</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/rgb_vs_s1/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.524</td>
</tr>
<tr>
<td>14</td>
<td>23.774</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_0_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.486</td>
</tr>
<tr>
<td>15</td>
<td>24.209</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/rgb_vs_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.050</td>
</tr>
<tr>
<td>16</td>
<td>24.209</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_active_s0/SET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>6.050</td>
</tr>
<tr>
<td>17</td>
<td>24.854</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/rgb_hs_s1/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>5.406</td>
</tr>
<tr>
<td>18</td>
<td>25.207</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_1_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>5.053</td>
</tr>
<tr>
<td>19</td>
<td>25.207</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_2_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>5.053</td>
</tr>
<tr>
<td>20</td>
<td>25.207</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_3_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>5.053</td>
</tr>
<tr>
<td>21</td>
<td>25.207</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_4_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>5.053</td>
</tr>
<tr>
<td>22</td>
<td>25.207</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_5_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>5.053</td>
</tr>
<tr>
<td>23</td>
<td>25.211</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_0_s0/CE</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>5.048</td>
</tr>
<tr>
<td>24</td>
<td>25.330</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/h_cnt_0_s0/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>4.930</td>
</tr>
<tr>
<td>25</td>
<td>25.633</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/rgb_hs_s1/RESET</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>4.627</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>rgb_timing_m0/rgb_vs_s1/Q</td>
<td>rgb_timing_m0/rgb_vs_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>rgb_timing_m0/rgb_hs_s1/Q</td>
<td>rgb_timing_m0/rgb_hs_s1/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>rgb_timing_m0/h_cnt_0_s0/Q</td>
<td>rgb_timing_m0/h_cnt_0_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>rgb_timing_m0/v_cnt_0_s0/Q</td>
<td>rgb_timing_m0/v_cnt_0_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>rgb_timing_m0/v_cnt_6_s0/Q</td>
<td>rgb_timing_m0/v_cnt_6_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>rgb_timing_m0/v_cnt_8_s0/Q</td>
<td>rgb_timing_m0/v_cnt_8_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>rgb_timing_m0/h_cnt_8_s0/Q</td>
<td>rgb_timing_m0/h_cnt_8_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.731</td>
<td>rgb_timing_m0/v_cnt_2_s0/Q</td>
<td>rgb_timing_m0/v_cnt_2_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>9</td>
<td>0.731</td>
<td>rgb_timing_m0/h_cnt_2_s0/Q</td>
<td>rgb_timing_m0/h_cnt_2_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>10</td>
<td>0.731</td>
<td>rgb_timing_m0/h_cnt_6_s0/Q</td>
<td>rgb_timing_m0/h_cnt_6_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>11</td>
<td>0.854</td>
<td>rgb_timing_m0/v_cnt_1_s0/Q</td>
<td>rgb_timing_m0/v_cnt_1_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>12</td>
<td>0.854</td>
<td>rgb_timing_m0/h_cnt_1_s0/Q</td>
<td>rgb_timing_m0/h_cnt_1_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>13</td>
<td>0.946</td>
<td>rgb_timing_m0/h_cnt_7_s0/Q</td>
<td>rgb_timing_m0/rgb_x_7_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>14</td>
<td>0.950</td>
<td>rgb_timing_m0/h_cnt_6_s0/Q</td>
<td>rgb_timing_m0/rgb_x_6_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.950</td>
</tr>
<tr>
<td>15</td>
<td>0.959</td>
<td>rgb_timing_m0/v_cnt_9_s0/Q</td>
<td>rgb_timing_m0/v_cnt_9_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>16</td>
<td>0.962</td>
<td>rgb_timing_m0/v_cnt_5_s0/Q</td>
<td>rgb_timing_m0/v_cnt_5_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>17</td>
<td>0.965</td>
<td>rgb_timing_m0/v_cnt_11_s0/Q</td>
<td>rgb_timing_m0/v_cnt_11_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>18</td>
<td>0.965</td>
<td>rgb_timing_m0/h_cnt_9_s0/Q</td>
<td>rgb_timing_m0/h_cnt_9_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>19</td>
<td>0.966</td>
<td>rgb_timing_m0/v_cnt_3_s0/Q</td>
<td>rgb_timing_m0/v_cnt_3_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>20</td>
<td>0.966</td>
<td>rgb_timing_m0/v_cnt_10_s0/Q</td>
<td>rgb_timing_m0/v_cnt_10_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>21</td>
<td>0.966</td>
<td>rgb_timing_m0/h_cnt_3_s0/Q</td>
<td>rgb_timing_m0/h_cnt_3_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>22</td>
<td>0.966</td>
<td>rgb_timing_m0/h_cnt_10_s0/Q</td>
<td>rgb_timing_m0/h_cnt_10_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>23</td>
<td>0.966</td>
<td>rgb_timing_m0/h_cnt_11_s0/Q</td>
<td>rgb_timing_m0/h_cnt_11_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>24</td>
<td>0.967</td>
<td>rgb_timing_m0/v_cnt_4_s0/Q</td>
<td>rgb_timing_m0/v_cnt_4_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.967</td>
</tr>
<tr>
<td>25</td>
<td>0.967</td>
<td>rgb_timing_m0/h_cnt_4_s0/Q</td>
<td>rgb_timing_m0/h_cnt_4_s0/D</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.967</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/rgb_x_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/rgb_x_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/rgb_x_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>rgb_timing_m0/rgb_x_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>rgb_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>rgb_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>rgb_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>rgb_timing_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>rgb_timing_m0/v_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>rgb_timing_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>rgb_timing_m0/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>rgb_timing_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>rgb_timing_m0/v_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>rgb_timing_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>rgb_timing_m0/v_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 44.908%; route: 3.368, 48.493%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_active_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.643</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_active_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>rgb_timing_m0/v_active_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>rgb_timing_m0/v_active_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 45.509%; route: 3.276, 47.803%; tC2Q: 0.458, 6.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_vs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.902</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>rgb_timing_m0/n222_s0/I0</td>
</tr>
<tr>
<td>7.527</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n222_s0/F</td>
</tr>
<tr>
<td>8.314</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_vs_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_vs_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_vs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.683, 41.127%; route: 3.382, 51.848%; tC2Q: 0.458, 7.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.873</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>rgb_timing_m0/n258_s0/I0</td>
</tr>
<tr>
<td>7.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n258_s0/F</td>
</tr>
<tr>
<td>8.276</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>rgb_timing_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>rgb_timing_m0/v_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 48.088%; route: 2.909, 44.845%; tC2Q: 0.458, 7.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_vs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.478</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>rgb_timing_m0/n231_s0/I0</td>
</tr>
<tr>
<td>7.504</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n231_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_vs_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_vs_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_vs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.078, 50.873%; route: 2.514, 41.552%; tC2Q: 0.458, 7.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_active_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.478</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>rgb_timing_m0/n245_s0/I0</td>
</tr>
<tr>
<td>7.504</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n245_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_active_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>rgb_timing_m0/v_active_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>rgb_timing_m0/v_active_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.078, 50.873%; route: 2.514, 41.552%; tC2Q: 0.458, 7.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>rgb_timing_m0/n190_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n190_s0/F</td>
</tr>
<tr>
<td>7.196</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_hs_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>rgb_timing_m0/rgb_hs_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 37.961%; route: 2.895, 53.560%; tC2Q: 0.458, 8.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 40.610%; route: 2.543, 50.320%; tC2Q: 0.458, 9.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 40.610%; route: 2.543, 50.320%; tC2Q: 0.458, 9.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>rgb_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 40.610%; route: 2.543, 50.320%; tC2Q: 0.458, 9.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>rgb_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 40.610%; route: 2.543, 50.320%; tC2Q: 0.458, 9.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.843</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>rgb_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 40.610%; route: 2.543, 50.320%; tC2Q: 0.458, 9.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>rgb_timing_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>rgb_timing_m0/v_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 40.647%; route: 2.538, 50.275%; tC2Q: 0.458, 9.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>rgb_timing_m0/n79_s2/I2</td>
</tr>
<tr>
<td>4.599</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n79_s2/F</td>
</tr>
<tr>
<td>4.935</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>rgb_timing_m0/n79_s0/I2</td>
</tr>
<tr>
<td>5.560</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n79_s0/F</td>
</tr>
<tr>
<td>6.720</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 33.612%; route: 2.814, 57.091%; tC2Q: 0.458, 9.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.567</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>rgb_timing_m0/n122_s1/I0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>rgb_timing_m0/n122_s0/I2</td>
</tr>
<tr>
<td>6.041</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n122_s0/F</td>
</tr>
<tr>
<td>6.417</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_hs_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.093</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>rgb_timing_m0/rgb_hs_s1/CLK</td>
</tr>
<tr>
<td>32.050</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 44.350%; route: 2.117, 45.744%; tC2Q: 0.458, 9.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_vs_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_vs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_vs_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_vs_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/n233_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n233_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_vs_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_vs_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>rgb_timing_m0/rgb_vs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>rgb_timing_m0/rgb_hs_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_hs_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>rgb_timing_m0/n192_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n192_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_hs_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>rgb_timing_m0/rgb_hs_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>rgb_timing_m0/rgb_hs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/n92_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n92_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>rgb_timing_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>rgb_timing_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>rgb_timing_m0/n142_s2/I0</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n142_s2/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>rgb_timing_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>rgb_timing_m0/v_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C13[0][A]</td>
<td>rgb_timing_m0/n136_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n136_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>rgb_timing_m0/v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/n134_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n134_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>rgb_timing_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>rgb_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>rgb_timing_m0/n84_s/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n84_s/SUM</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>rgb_timing_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>rgb_timing_m0/h_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C12[1][A]</td>
<td>rgb_timing_m0/n140_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n140_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>rgb_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>rgb_timing_m0/n90_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n90_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>rgb_timing_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>rgb_timing_m0/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>rgb_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>rgb_timing_m0/n86_s/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n86_s/SUM</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>rgb_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C12[0][B]</td>
<td>rgb_timing_m0/n141_s/I0</td>
</tr>
<tr>
<td>2.584</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n141_s/SUM</td>
</tr>
<tr>
<td>2.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>rgb_timing_m0/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>rgb_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C15[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td>rgb_timing_m0/n91_s/I0</td>
</tr>
<tr>
<td>2.584</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n91_s/SUM</td>
</tr>
<tr>
<td>2.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>rgb_timing_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>rgb_timing_m0/h_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_x_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>rgb_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[0][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.677</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>rgb_timing_m0/rgb_x_7_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>rgb_timing_m0/rgb_x_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 64.774%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/rgb_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>rgb_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.681</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/rgb_x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>rgb_timing_m0/rgb_x_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>rgb_timing_m0/rgb_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 64.915%; tC2Q: 0.333, 35.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>rgb_timing_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C13[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.295</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[1][B]</td>
<td>rgb_timing_m0/n133_s/I1</td>
</tr>
<tr>
<td>2.689</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n133_s/SUM</td>
</tr>
<tr>
<td>2.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>rgb_timing_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[1][B]</td>
<td>rgb_timing_m0/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>rgb_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_5_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C12[2][B]</td>
<td>rgb_timing_m0/n137_s/I1</td>
</tr>
<tr>
<td>2.692</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n137_s/SUM</td>
</tr>
<tr>
<td>2.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>rgb_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>rgb_timing_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.302</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C13[2][B]</td>
<td>rgb_timing_m0/n131_s/I1</td>
</tr>
<tr>
<td>2.696</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n131_s/SUM</td>
</tr>
<tr>
<td>2.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>rgb_timing_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>rgb_timing_m0/v_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td>rgb_timing_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C16[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.302</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C16[1][B]</td>
<td>rgb_timing_m0/n83_s/I1</td>
</tr>
<tr>
<td>2.696</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n83_s/SUM</td>
</tr>
<tr>
<td>2.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][B]</td>
<td>rgb_timing_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][B]</td>
<td>rgb_timing_m0/h_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.827%; route: 0.238, 24.632%; tC2Q: 0.333, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>rgb_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C12[1][B]</td>
<td>rgb_timing_m0/n139_s/I1</td>
</tr>
<tr>
<td>2.697</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n139_s/SUM</td>
</tr>
<tr>
<td>2.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>rgb_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>rgb_timing_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_10_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C13[2][A]</td>
<td>rgb_timing_m0/n132_s/I1</td>
</tr>
<tr>
<td>2.697</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n132_s/SUM</td>
</tr>
<tr>
<td>2.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>rgb_timing_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>rgb_timing_m0/v_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/n89_s/I1</td>
</tr>
<tr>
<td>2.697</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n89_s/SUM</td>
</tr>
<tr>
<td>2.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][B]</td>
<td>rgb_timing_m0/h_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>rgb_timing_m0/h_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C16[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_10_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[2][A]</td>
<td>rgb_timing_m0/n82_s/I1</td>
</tr>
<tr>
<td>2.697</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n82_s/SUM</td>
</tr>
<tr>
<td>2.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>rgb_timing_m0/h_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>rgb_timing_m0/h_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>rgb_timing_m0/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[2][B]</td>
<td>rgb_timing_m0/n81_s/I1</td>
</tr>
<tr>
<td>2.697</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n81_s/SUM</td>
</tr>
<tr>
<td>2.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>rgb_timing_m0/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>rgb_timing_m0/h_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>rgb_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C12[2][A]</td>
<td>rgb_timing_m0/n138_s/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n138_s/SUM</td>
</tr>
<tr>
<td>2.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/v_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>rgb_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.733%; route: 0.240, 24.805%; tC2Q: 0.333, 34.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>rgb_timing_m0/h_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb_timing_m0/h_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>rgb_timing_m0/h_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C15[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C15[2][A]</td>
<td>rgb_timing_m0/n88_s/I1</td>
</tr>
<tr>
<td>2.698</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">rgb_timing_m0/n88_s/SUM</td>
</tr>
<tr>
<td>2.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" font-weight:bold;">rgb_timing_m0/h_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>PLL_R</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>rgb_timing_m0/h_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>rgb_timing_m0/h_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.733%; route: 0.240, 24.805%; tC2Q: 0.333, 34.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/rgb_x_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/rgb_x_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/rgb_x_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/rgb_x_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/rgb_x_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/rgb_x_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/rgb_x_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/rgb_x_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/rgb_x_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/h_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/h_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/v_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/v_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/h_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/v_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/v_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb_timing_m0/rgb_x_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.698</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.960</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rgb_timing_m0/rgb_x_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>video_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.849</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>video_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.034</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rgb_timing_m0/rgb_x_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>38</td>
<td>lcd_dclk_d</td>
<td>23.314</td>
<td>0.661</td>
</tr>
<tr>
<td>17</td>
<td>n122_3</td>
<td>23.314</td>
<td>0.855</td>
</tr>
<tr>
<td>13</td>
<td>n258_3</td>
<td>23.314</td>
<td>0.837</td>
</tr>
<tr>
<td>13</td>
<td>n79_3</td>
<td>25.330</td>
<td>1.305</td>
</tr>
<tr>
<td>12</td>
<td>n6_52</td>
<td>23.674</td>
<td>1.318</td>
</tr>
<tr>
<td>6</td>
<td>h_cnt[7]</td>
<td>25.161</td>
<td>1.326</td>
</tr>
<tr>
<td>5</td>
<td>v_cnt[0]</td>
<td>24.724</td>
<td>0.427</td>
</tr>
<tr>
<td>5</td>
<td>v_cnt[4]</td>
<td>26.209</td>
<td>1.157</td>
</tr>
<tr>
<td>5</td>
<td>h_cnt[8]</td>
<td>23.944</td>
<td>0.834</td>
</tr>
<tr>
<td>5</td>
<td>h_cnt[5]</td>
<td>24.607</td>
<td>1.458</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C17</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
