This project serves as an introductory project for learing verilog. 
