./sim_define.v

../../src/rtl/refCPU/rev05_protect/10peripheral_tbman/tbman_apbs.v
../../src/rtl/refCPU/rev05_protect/10peripheral_tbman/tbman_regs.v
../../src/rtl/refCPU/rev05_protect/10peripheral_tbman/tbman_wrap.v

../../src/rtl/refCPU/rev05_protect/11peripheral_gpio/GPIO.v
../../src/rtl/refCPU/rev05_protect/11peripheral_gpio/SEG7_LUT.v

../../src/rtl/refCPU/rev05_protect/12peripheral_timer/TimerCounter.v

../../src/rtl/refCPU/rev05_protect/13peripheral_uart/uart.v
../../src/rtl/refCPU/rev05_protect/13peripheral_uart/uart_receiver.v
../../src/rtl/refCPU/rev05_protect/13peripheral_uart/uart_transmitter.v
../../src/rtl/refCPU/rev05_protect/13peripheral_uart/uart_wrap.v

../../src/rtl/refCPU/rev05_protect/Addr_Decoder.v
../../src/rtl/refCPU/rev05_protect/data_mux.v

../../src/rtl/refCPU/rev05_protect/rv32i_cpu_protected.vp

../../src/rtl/refCPU/rev05_protect/SMU_RV32I_System.v

../../testbench/echo_tb.v
