Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 11 02:34:20 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file State_machine_control_sets_placed.rpt
| Design       : State_machine
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             206 |           27 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |             150 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | reset_IBUF                             |                                              |                1 |              4 |
|  clk_IBUF_BUFG |                                        |                                              |                2 |              8 |
|  clk_IBUF_BUFG | switch_state/counter_reg[0]_0          | debounce_switch_state/led_reg_0              |                2 |              8 |
|  clk_IBUF_BUFG |                                        | debounce_switch_state/led_reg_0              |                5 |             28 |
|  clk_IBUF_BUFG |                                        | warning_state/Debounce_counter[0]_i_1__1_n_0 |                7 |             50 |
|  clk_IBUF_BUFG | trigger_state/Debounce_counter         | debounce_switch_state/led_reg_0              |                7 |             50 |
|  clk_IBUF_BUFG | press_state/p_1_in__0                  | press_state/counter[0]_i_1_n_0               |                7 |             50 |
|  clk_IBUF_BUFG | debounce_switch_state/Debounce_counter | debounce_switch_state/led_reg_0              |                7 |             50 |
|  clk_IBUF_BUFG |                                        | warning_state/Halt_Counter[0]_i_1_n_0        |                8 |             64 |
|  clk_IBUF_BUFG |                                        | warning_state/Warn_Counter[31]_i_1_n_0       |                7 |             64 |
+----------------+----------------------------------------+----------------------------------------------+------------------+----------------+


