{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1753851877235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753851877238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 02:04:37 2025 " "Processing started: Wed Jul 30 02:04:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753851877238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1753851877238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1753851877238 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1753851877749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal " "Found entity 1: circuito_principal" {  } { { "circuito_principal.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/circuito_principal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "almacenamiento/almacenamiento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file almacenamiento/almacenamiento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 almacenamiento " "Found entity 1: almacenamiento" {  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador/contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador/contador.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Contador/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador_uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador/contador_uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_UC " "Found entity 1: contador_UC" {  } { { "Contador/contador_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Contador/contador_UC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/unidad_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/unidad_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "UnidadDeControl/unidad_control.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/unidad_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_estados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_estados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_estados " "Found entity 1: UC_estados" {  } { { "UnidadDeControl/UC_estados.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_estados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_pausa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_pausa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_pausa " "Found entity 1: UC_detector_pausa" {  } { { "UnidadDeControl/UC_detector_pausa.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_detector_pausa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_fin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_fin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_fin " "Found entity 1: UC_detector_fin" {  } { { "UnidadDeControl/UC_detector_fin.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_detector_fin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_detector_error.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_detector_error.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_detector_error " "Found entity 1: UC_detector_error" {  } { { "UnidadDeControl/UC_detector_error.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_detector_error.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_de_uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_de_uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_de_UC " "Found entity 1: UC_de_UC" {  } { { "UnidadDeControl/UC_de_UC.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_de_UC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/uc_de_ua.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/uc_de_ua.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC_de_UA " "Found entity 1: UC_de_UA" {  } { { "UnidadDeControl/UC_de_UA.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_de_UA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/decodificador_salida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/decodificador_salida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_salida " "Found entity 1: decodificador_salida" {  } { { "UnidadDeControl/decodificador_salida.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/decodificador_salida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_funcion_de_salida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_funcion_de_salida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_funcion_de_salida " "Found entity 1: MEF_funcion_de_salida" {  } { { "UnidadDeControl/MEF/MEF_funcion_de_salida.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/MEF/MEF_funcion_de_salida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_funcion_de_estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_funcion_de_estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_funcion_de_estado " "Found entity 1: MEF_funcion_de_estado" {  } { { "UnidadDeControl/MEF/MEF_funcion_de_estado.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/MEF/MEF_funcion_de_estado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef_estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef_estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_estado " "Found entity 1: MEF_estado" {  } { { "UnidadDeControl/MEF/MEF_estado.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/MEF/MEF_estado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidaddecontrol/mef/mef.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidaddecontrol/mef/mef.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "UnidadDeControl/MEF/MEF.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/MEF/MEF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_semi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_semi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_semi " "Found entity 1: sumador_semi" {  } { { "Generales/sumador_semi.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/sumador_semi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "Generales/sumador_completo.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/sumador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/sumador_12bits_serie.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/sumador_12bits_serie.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_12bits_serie " "Found entity 1: sumador_12bits_serie" {  } { { "Generales/sumador_12bits_serie.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/sumador_12bits_serie.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_12bits_tristate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_12bits_tristate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_12bits_tristate " "Found entity 1: reg_12bits_tristate" {  } { { "Generales/reg_12bits_tristate.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_12bits_tristate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_12bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_12bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_12bits " "Found entity 1: reg_12bits" {  } { { "Generales/reg_12bits.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_12bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_1bit_tristate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_1bit_tristate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit_tristate " "Found entity 1: reg_1bit_tristate" {  } { { "Generales/reg_1bit_tristate.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_1bit_tristate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/reg_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/reg_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit " "Found entity 1: reg_1bit" {  } { { "Generales/reg_1bit.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/conversorca2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/conversorca2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversorCA2 " "Found entity 1: conversorCA2" {  } { { "Generales/conversorCA2.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/conversorCA2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/comparador_12bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/comparador_12bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_12bits " "Found entity 1: comparador_12bits" {  } { { "Generales/comparador_12bits.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/comparador_12bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generales/comparador_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generales/comparador_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_1bit " "Found entity 1: comparador_1bit" {  } { { "Generales/comparador_1bit.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/comparador_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753851877876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753851877876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "almacenamiento " "Elaborating entity \"almacenamiento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1753851877921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_12bits reg_12bits:inst " "Elaborating entity \"reg_12bits\" for hierarchy \"reg_12bits:inst\"" {  } { { "Almacenamiento/almacenamiento.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 136 560 704 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753851877969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1bit reg_12bits:inst\|reg_1bit:inst " "Elaborating entity \"reg_1bit\" for hierarchy \"reg_12bits:inst\|reg_1bit:inst\"" {  } { { "Generales/reg_12bits.bdf" "inst" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_12bits.bdf" { { 232 768 864 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753851877973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1753851878531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1753851878866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753851878866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1753851878954 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1753851878954 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1753851878954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1753851878954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1753851878954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753851878988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 30 02:04:38 2025 " "Processing ended: Wed Jul 30 02:04:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753851878988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753851878988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753851878988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753851878988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1753851880659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753851880660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 02:04:40 2025 " "Processing started: Wed Jul 30 02:04:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753851880660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1753851880660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1753851880660 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1753851880781 ""}
{ "Info" "0" "" "Project  = TEI_GRUPO17" {  } {  } 0 0 "Project  = TEI_GRUPO17" 0 0 "Fitter" 0 0 1753851880781 ""}
{ "Info" "0" "" "Revision = TEI_GRUPO17" {  } {  } 0 0 "Revision = TEI_GRUPO17" 0 0 "Fitter" 0 0 1753851880781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1753851880873 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TEI_GRUPO17 EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design TEI_GRUPO17" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1753851880978 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1753851881016 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1753851881016 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1753851881130 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1753851881141 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1753851881364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1753851881364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1753851881364 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1753851881364 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1753851881367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1753851881367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1753851881367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1753851881367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1753851881367 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1753851881367 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1753851881370 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[11\] " "Pin ORegA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[11] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[10\] " "Pin ORegA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[10] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[9\] " "Pin ORegA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[9] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[8\] " "Pin ORegA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[8] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[7\] " "Pin ORegA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[7] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[6\] " "Pin ORegA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[6] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[5\] " "Pin ORegA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[5] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[4\] " "Pin ORegA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[4] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[3\] " "Pin ORegA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[3] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[2\] " "Pin ORegA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[2] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[1\] " "Pin ORegA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[1] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegA\[0\] " "Pin ORegA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegA[0] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 160 888 1064 176 "ORegA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[11\] " "Pin ORegB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[11] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[10\] " "Pin ORegB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[10] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[9\] " "Pin ORegB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[9] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[8\] " "Pin ORegB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[8] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[7\] " "Pin ORegB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[7] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[6\] " "Pin ORegB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[6] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[5\] " "Pin ORegB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[5] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[4\] " "Pin ORegB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[4] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[3\] " "Pin ORegB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[3] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[2\] " "Pin ORegB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[2] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[1\] " "Pin ORegB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[1] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ORegB\[0\] " "Pin ORegB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ORegB[0] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 312 888 1064 328 "ORegB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ORegB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[11\] " "Pin Bus\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[11] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[10\] " "Pin Bus\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[10] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[9\] " "Pin Bus\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[9] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[8\] " "Pin Bus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[8] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[7\] " "Pin Bus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[7] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[6\] " "Pin Bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[6] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[5\] " "Pin Bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[5] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[4\] " "Pin Bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[4] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[3\] " "Pin Bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[3] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[2\] " "Pin Bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[2] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[1\] " "Pin Bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[1] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[0\] " "Pin Bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Bus[0] } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 80 888 1064 96 "Bus" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 408 272 440 424 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IenA " "Pin IenA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IenA } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 192 272 440 208 "IenA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IenA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IenB " "Pin IenB not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IenB } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 344 272 440 360 "IenB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IenB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OenB " "Pin OenB not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OenB } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 328 272 440 344 "OenB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OenB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OenA " "Pin OenA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OenA } } } { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 176 272 440 192 "OenA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OenA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1753851881751 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1753851881751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEI_GRUPO17.sdc " "Synopsys Design Constraints File file not found: 'TEI_GRUPO17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1753851881911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1753851881911 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1753851881913 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1753851881913 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1753851881914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1753851881925 ""}  } { { "Almacenamiento/almacenamiento.bdf" "" { Schematic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf" { { 408 272 440 424 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1753851881925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1753851882202 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1753851882202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1753851882202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1753851882203 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1753851882204 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1753851882204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1753851882204 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1753851882204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1753851882215 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1753851882216 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1753851882216 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 4 24 12 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 4 input, 24 output, 12 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1753851882217 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1753851882217 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1753851882217 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1753851882218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1753851882218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1753851882218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1753851882218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1753851882218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1753851882218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1753851882218 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1753851882218 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1753851882218 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1753851882218 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753851882510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1753851883458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753851883507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1753851883516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1753851883974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753851883974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1753851884274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1753851884709 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1753851884709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753851884795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1753851884795 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1753851884795 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1753851884795 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1753851884801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1753851884845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1753851885166 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1753851885245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1753851885611 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1753851886011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/output_files/TEI_GRUPO17.fit.smsg " "Generated suppressed messages file C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/output_files/TEI_GRUPO17.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1753851886476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753851886749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 30 02:04:46 2025 " "Processing ended: Wed Jul 30 02:04:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753851886749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753851886749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753851886749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1753851886749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1753851888298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753851888298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 02:04:48 2025 " "Processing started: Wed Jul 30 02:04:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753851888298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1753851888298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1753851888298 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1753851889137 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1753851889193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753851889536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 30 02:04:49 2025 " "Processing ended: Wed Jul 30 02:04:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753851889536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753851889536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753851889536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1753851889536 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1753851890158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1753851891310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753851891311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 02:04:50 2025 " "Processing started: Wed Jul 30 02:04:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753851891311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1753851891311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_sta TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1753851891311 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1753851891430 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1753851891592 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1753851891635 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1753851891635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TEI_GRUPO17.sdc " "Synopsys Design Constraints File file not found: 'TEI_GRUPO17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1753851891819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1753851891821 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1753851891821 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1753851891821 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1753851891822 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1753851891822 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1753851891823 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1753851891831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851891832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851891837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851891840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851891842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851891844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1753851891844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1753851891844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851891845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851891845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.000 CLK  " "   -3.000             -27.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851891845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1753851891845 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1753851891868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1753851891889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1753851892442 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1753851892516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1753851892546 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1753851892546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851892549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851892549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.000 CLK  " "   -3.000             -27.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851892549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1753851892549 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1753851892582 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1753851892683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1753851892739 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1753851892740 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1753851892740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851892743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851892743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.464 CLK  " "   -3.000             -28.464 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1753851892743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1753851892743 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1753851892977 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1753851892977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753851893053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 30 02:04:53 2025 " "Processing ended: Wed Jul 30 02:04:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753851893053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753851893053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753851893053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753851893053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1753851894633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753851894634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 02:04:54 2025 " "Processing started: Wed Jul 30 02:04:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753851894634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1753851894634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TEI_GRUPO17 -c TEI_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1753851894634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17_6_1200mv_85c_slow.vo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim// simulation " "Generated file TEI_GRUPO17_6_1200mv_85c_slow.vo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1753851895052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17_6_1200mv_0c_slow.vo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim// simulation " "Generated file TEI_GRUPO17_6_1200mv_0c_slow.vo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1753851895083 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17_min_1200mv_0c_fast.vo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim// simulation " "Generated file TEI_GRUPO17_min_1200mv_0c_fast.vo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1753851895115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17.vo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim// simulation " "Generated file TEI_GRUPO17.vo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1753851895144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17_6_1200mv_85c_v_slow.sdo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim// simulation " "Generated file TEI_GRUPO17_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1753851895166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17_6_1200mv_0c_v_slow.sdo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim// simulation " "Generated file TEI_GRUPO17_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1753851895189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17_min_1200mv_0c_v_fast.sdo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim// simulation " "Generated file TEI_GRUPO17_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1753851895212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TEI_GRUPO17_v.sdo C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim// simulation " "Generated file TEI_GRUPO17_v.sdo in folder \"C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1753851895234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753851895322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 30 02:04:55 2025 " "Processing ended: Wed Jul 30 02:04:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753851895322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753851895322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753851895322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753851895322 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753851895930 ""}
