// Seed: 4209173419
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output id_4
);
  assign id_0 = 1;
  assign id_1 = id_2;
  always begin
    id_4 <= 1;
    id_4 <= id_3;
  end
endmodule
