---
layout: ../../layouts/ProjectLayout.astro
title: 'VHDL Module'
pubDate: 2023-01-13
description: 'A hardware module written in vhdl'
github: 'https://github.com/gio-del/Progetto-Reti-Logiche-2021-22'
tags: ["vhdl", "hw"]
photo: '../src/assets/projects/emall.png'
---
This project was realized for the course of 'Logical Networks'. The goal was the implementation of a hardware module written in vhdl that was compliant with a specific date.
