/*
 * SPDX-FileCopyrightText: Copyright (c) 2025-2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/*
 * This file contains code derived from causal-conv1d
 * (https://github.com/Dao-AILab/causal-conv1d)
 * Copyright (c) 2022, the respective contributors, as shown by the AUTHORS file.
 * Licensed under the BSD 3-Clause License.
 *
 * Modifications by NVIDIA:
 * - Adapted causal depthwise conv1d kernel for TensorRT Edge-LLM integration
 * - Added stride, dilation, and padding parameters for generalized conv1d
 * - Added decode-mode kernel (conv_state dot weight)
 * - Added conv state capture and shift-insert kernels
 */

#include "causalConv1d.h"

#include "common/checkMacros.h"
#include "conversion.cuh"

#include <cuda_fp16.h>
#include <stdexcept>

namespace mamba_ssm
{

// Prefill causal conv1d: sliding window with device-adaptive seq-parallel.
// Maintains a shift register of width input values per thread, reading 1 new value per output
// instead of width. Uses gridDim.z to distribute contiguous chunks across SMs.
//
// Two variants: template kWidth for compile-time unroll, runtime width as fallback.
template <typename T, int32_t kWidth>
__global__ void causalConv1dKernelT(T const* __restrict__ x, T const* __restrict__ weight, T const* bias,
    T* __restrict__ out, int32_t seqLen, int32_t outSeqLen, int32_t dim, int32_t padding, int32_t const* contextLengths)
{
    int32_t const batchIdx = blockIdx.x;
    int32_t const dimIdx = static_cast<int32_t>(blockIdx.y * blockDim.x + threadIdx.x);
    if (dimIdx >= dim)
    {
        return;
    }

    int32_t const effectiveSeqLen = contextLengths ? contextLengths[batchIdx] : seqLen;
    float const biasVal = (bias != nullptr) ? conversion::toFloat(bias[dimIdx]) : 0.0F;

    float w[kWidth];
#pragma unroll
    for (int32_t k = 0; k < kWidth; ++k)
    {
        w[k] = conversion::toFloat(weight[static_cast<int64_t>(dimIdx) * kWidth + k]);
    }

    int64_t const batchOff = static_cast<int64_t>(batchIdx) * seqLen * dim;
    int64_t const outBatchOff = static_cast<int64_t>(batchIdx) * outSeqLen * dim;

    int32_t const zBlocks = static_cast<int32_t>(gridDim.z);
    int32_t const chunkSize = (outSeqLen + zBlocks - 1) / zBlocks;
    int32_t const chunkStart = static_cast<int32_t>(blockIdx.z) * chunkSize;
    int32_t const chunkEnd = chunkStart + chunkSize < outSeqLen ? chunkStart + chunkSize : outSeqLen;
    if (chunkStart >= outSeqLen)
    {
        return;
    }

    float xBuf[kWidth];
#pragma unroll
    for (int32_t k = 0; k < kWidth - 1; ++k)
    {
        int32_t const inPos = chunkStart + k - padding;
        xBuf[k] = (inPos >= 0 && inPos < effectiveSeqLen)
            ? conversion::toFloat(x[batchOff + static_cast<int64_t>(inPos) * dim + dimIdx])
            : 0.0F;
    }

    for (int32_t outPos = chunkStart; outPos < chunkEnd; ++outPos)
    {
        if (outPos >= effectiveSeqLen)
        {
            conversion::convertAndStore(&out[outBatchOff + static_cast<int64_t>(outPos) * dim + dimIdx], 0.0F);
            xBuf[kWidth - 1] = 0.0F;
        }
        else
        {
            int32_t const newInPos = outPos + kWidth - 1 - padding;
            xBuf[kWidth - 1] = (newInPos >= 0 && newInPos < effectiveSeqLen)
                ? conversion::toFloat(x[batchOff + static_cast<int64_t>(newInPos) * dim + dimIdx])
                : 0.0F;

            float acc = biasVal;
#pragma unroll
            for (int32_t k = 0; k < kWidth; ++k)
            {
                acc += xBuf[k] * w[k];
            }
            conversion::convertAndStore(&out[outBatchOff + static_cast<int64_t>(outPos) * dim + dimIdx], acc);
        }
#pragma unroll
        for (int32_t k = 0; k < kWidth - 1; ++k)
        {
            xBuf[k] = xBuf[k + 1];
        }
    }
}

// Runtime width fallback
template <typename T>
__global__ void causalConv1dKernel(T const* __restrict__ x, T const* __restrict__ weight, T const* bias,
    T* __restrict__ out, int32_t seqLen, int32_t outSeqLen, int32_t dim, int32_t width, int32_t padding,
    int32_t const* contextLengths)
{
    int32_t const batchIdx = blockIdx.x;
    int32_t const dimIdx = static_cast<int32_t>(blockIdx.y * blockDim.x + threadIdx.x);
    if (dimIdx >= dim)
    {
        return;
    }

    int32_t const effectiveSeqLen = contextLengths ? contextLengths[batchIdx] : seqLen;
    float const biasVal = (bias != nullptr) ? conversion::toFloat(bias[dimIdx]) : 0.0F;

    constexpr int32_t kMaxWidth = 8;
    float w[kMaxWidth];
    for (int32_t k = 0; k < width && k < kMaxWidth; ++k)
    {
        w[k] = conversion::toFloat(weight[static_cast<int64_t>(dimIdx) * width + k]);
    }

    int64_t const batchOff = static_cast<int64_t>(batchIdx) * seqLen * dim;
    int64_t const outBatchOff = static_cast<int64_t>(batchIdx) * outSeqLen * dim;

    // Contiguous chunk for this z-block
    int32_t const zBlocks = static_cast<int32_t>(gridDim.z);
    int32_t const chunkSize = (outSeqLen + zBlocks - 1) / zBlocks;
    int32_t const chunkStart = static_cast<int32_t>(blockIdx.z) * chunkSize;
    int32_t const chunkEnd = chunkStart + chunkSize < outSeqLen ? chunkStart + chunkSize : outSeqLen;
    if (chunkStart >= outSeqLen)
    {
        return;
    }

    // Pre-fill shift register
    float xBuf[kMaxWidth];
    for (int32_t k = 0; k < width - 1; ++k)
    {
        int32_t const inPos = chunkStart + k - padding;
        xBuf[k] = (inPos >= 0 && inPos < effectiveSeqLen)
            ? conversion::toFloat(x[batchOff + static_cast<int64_t>(inPos) * dim + dimIdx])
            : 0.0F;
    }

    for (int32_t outPos = chunkStart; outPos < chunkEnd; ++outPos)
    {
        if (outPos >= effectiveSeqLen)
        {
            conversion::convertAndStore(&out[outBatchOff + static_cast<int64_t>(outPos) * dim + dimIdx], 0.0F);
            xBuf[width - 1] = 0.0F;
        }
        else
        {
            int32_t const newInPos = outPos + width - 1 - padding;
            xBuf[width - 1] = (newInPos >= 0 && newInPos < effectiveSeqLen)
                ? conversion::toFloat(x[batchOff + static_cast<int64_t>(newInPos) * dim + dimIdx])
                : 0.0F;

            float acc = biasVal;
#pragma unroll
            for (int32_t k = 0; k < width; ++k)
            {
                acc += xBuf[k] * w[k];
            }
            conversion::convertAndStore(&out[outBatchOff + static_cast<int64_t>(outPos) * dim + dimIdx], acc);
        }
#pragma unroll
        for (int32_t k = 0; k < width - 1; ++k)
        {
            xBuf[k] = xBuf[k + 1];
        }
    }
}

void invokeCausalConv1d(trt_edgellm::rt::Tensor const& x, trt_edgellm::rt::Tensor const& weight,
    trt_edgellm::rt::OptionalInputTensor bias, trt_edgellm::rt::Tensor& out, int32_t stride, int32_t padding,
    int32_t dilation, trt_edgellm::rt::OptionalInputTensor contextLengths, cudaStream_t stream)
{
    int32_t const batch = static_cast<int32_t>(x.getShape()[0]);
    int32_t const seqLen = static_cast<int32_t>(x.getShape()[1]);
    int32_t const dim = static_cast<int32_t>(x.getShape()[2]);
    int32_t const width = static_cast<int32_t>(weight.getShape()[2]);
    int32_t const outSeqLen = static_cast<int32_t>(out.getShape()[1]);

    if (x.getDataType() != nvinfer1::DataType::kHALF || weight.getDataType() != nvinfer1::DataType::kHALF
        || out.getDataType() != nvinfer1::DataType::kHALF)
    {
        throw std::runtime_error("invokeCausalConv1d: only FP16 (half) is supported.");
    }

    bool const isContiguous = (x.getStride(2) == 1 && x.getStride(1) == dim && out.getStride(2) == 1
        && out.getStride(1) == dim && weight.getStride(2) == 1);

    if (!isContiguous || stride != 1 || dilation != 1 || width > 8)
    {
        throw std::runtime_error("invokeCausalConv1d: requires contiguous [B,S,D], stride=1, dilation=1, width<=8.");
    }

    int32_t constexpr kThreads = 256;
    dim3 const block(kThreads);
    uint32_t const dimBlocks = static_cast<uint32_t>((dim + kThreads - 1) / kThreads);

    // Adaptive seq-parallel: add z-blocks only when dim-blocks under-utilize the SMs
    int32_t smCount = 0;
    int32_t deviceId = 0;
    cudaGetDevice(&deviceId);
    cudaDeviceGetAttribute(&smCount, cudaDevAttrMultiProcessorCount, deviceId);
    uint32_t seqBlocks = 1;
    if (dimBlocks < static_cast<uint32_t>(smCount) * 2)
    {
        seqBlocks = (static_cast<uint32_t>(smCount) * 4 + dimBlocks - 1) / dimBlocks;
    }
    if (seqBlocks > static_cast<uint32_t>(outSeqLen))
    {
        seqBlocks = static_cast<uint32_t>(outSeqLen);
    }
    dim3 const grid(batch, dimBlocks, seqBlocks);

    half const* biasPtr = bias.has_value() ? bias->get().dataPointer<half>() : nullptr;
    int32_t const* clPtr = contextLengths.has_value() ? contextLengths->get().dataPointer<int32_t>() : nullptr;
    half const* xPtr = x.dataPointer<half>();
    half const* wPtr = weight.dataPointer<half>();
    half* outPtr = out.dataPointer<half>();

    switch (width)
    {
    case 2:
        causalConv1dKernelT<half, 2>
            <<<grid, block, 0, stream>>>(xPtr, wPtr, biasPtr, outPtr, seqLen, outSeqLen, dim, padding, clPtr);
        break;
    case 3:
        causalConv1dKernelT<half, 3>
            <<<grid, block, 0, stream>>>(xPtr, wPtr, biasPtr, outPtr, seqLen, outSeqLen, dim, padding, clPtr);
        break;
    case 4:
        causalConv1dKernelT<half, 4>
            <<<grid, block, 0, stream>>>(xPtr, wPtr, biasPtr, outPtr, seqLen, outSeqLen, dim, padding, clPtr);
        break;
    default:
        causalConv1dKernel<half>
            <<<grid, block, 0, stream>>>(xPtr, wPtr, biasPtr, outPtr, seqLen, outSeqLen, dim, width, padding, clPtr);
        break;
    }
    CUDA_CHECK(cudaPeekAtLastError());
}

// Capture last `width` time-steps from x into conv_state (transposed).
template <typename T>
__global__ void captureConvStateKernel(
    T const* x, T* convState, int32_t seqLen, int32_t dim, int32_t width, int32_t const* contextLengths)
{
    int32_t const batchIdx = blockIdx.x;
    int32_t const dimIdx = static_cast<int32_t>(blockIdx.y * blockDim.x + threadIdx.x);
    if (dimIdx >= dim)
    {
        return;
    }

    int32_t const effectiveSeqLen = contextLengths ? contextLengths[batchIdx] : seqLen;
    int32_t const tailLen = (effectiveSeqLen >= width) ? width : effectiveSeqLen;
    int32_t const tailStart = effectiveSeqLen - tailLen;
    int32_t const dstOffset = width - tailLen;

    for (int32_t t = 0; t < tailLen; ++t)
    {
        int64_t const srcIdx = (static_cast<int64_t>(batchIdx) * seqLen + tailStart + t) * dim + dimIdx;
        int64_t const dstIdx = (static_cast<int64_t>(batchIdx) * dim + dimIdx) * width + dstOffset + t;
        convState[dstIdx] = x[srcIdx];
    }
}

void invokeCaptureConvState(trt_edgellm::rt::Tensor const& x, trt_edgellm::rt::Tensor& convState,
    trt_edgellm::rt::OptionalInputTensor contextLengths, cudaStream_t stream)
{
    int32_t const batch = static_cast<int32_t>(x.getShape()[0]);
    int32_t const seqLen = static_cast<int32_t>(x.getShape()[1]);
    int32_t const dim = static_cast<int32_t>(x.getShape()[2]);
    int32_t const width = static_cast<int32_t>(convState.getShape()[2]);

    if (x.getDataType() != nvinfer1::DataType::kHALF || convState.getDataType() != nvinfer1::DataType::kHALF)
    {
        throw std::runtime_error("invokeCaptureConvState: only FP16 (half) is supported.");
    }

    size_t const elemSize = sizeof(half);
    CUDA_CHECK(cudaMemsetAsync(convState.rawPointer(), 0, static_cast<size_t>(batch) * dim * width * elemSize, stream));

    int32_t const* clPtr = contextLengths.has_value() ? contextLengths->get().dataPointer<int32_t>() : nullptr;
    int32_t constexpr kThreads = 256;
    dim3 const block(kThreads);
    dim3 const grid(batch, static_cast<uint32_t>((dim + kThreads - 1) / kThreads));
    captureConvStateKernel<half>
        <<<grid, block, 0, stream>>>(x.dataPointer<half>(), convState.dataPointer<half>(), seqLen, dim, width, clPtr);
    CUDA_CHECK(cudaPeekAtLastError());
}

// Decode kernel: shift conv_state left by 1, insert new column, then dot with weight + bias
template <typename T>
__global__ void causalConv1dDecodeKernel(
    T* convState, T const* newCol, T const* weight, T const* bias, T* output, int32_t dim, int32_t width)
{
    int32_t const batchIdx = blockIdx.x;
    int32_t const dimIdx = static_cast<int32_t>(blockIdx.y * blockDim.x + threadIdx.x);
    if (dimIdx >= dim)
    {
        return;
    }

    int64_t const rowOffset = (static_cast<int64_t>(batchIdx) * dim + dimIdx) * width;
    int64_t const weightOffset = static_cast<int64_t>(dimIdx) * width;
    T* row = convState + rowOffset;

    float acc = (bias != nullptr) ? conversion::toFloat(bias[dimIdx]) : 0.0F;

    // Shift left and compute dot product
    for (int32_t k = 0; k < width - 1; ++k)
    {
        T val = row[k + 1];
        row[k] = val;
        acc += conversion::toFloat(val) * conversion::toFloat(weight[weightOffset + k]);
    }
    // Insert new column and accumulate last weight element
    T newVal = newCol[static_cast<int64_t>(batchIdx) * dim + dimIdx];
    row[width - 1] = newVal;
    acc += conversion::toFloat(newVal) * conversion::toFloat(weight[weightOffset + width - 1]);

    int64_t const outIdx = static_cast<int64_t>(batchIdx) * dim + dimIdx;
    conversion::convertAndStore(&output[outIdx], acc);
}

void invokeCausalConv1dDecode(trt_edgellm::rt::Tensor& convState, trt_edgellm::rt::Tensor const& newCol,
    trt_edgellm::rt::Tensor const& weight, trt_edgellm::rt::OptionalInputTensor bias, trt_edgellm::rt::Tensor& out,
    cudaStream_t stream)
{
    int32_t const batch = static_cast<int32_t>(convState.getShape()[0]);
    int32_t const dim = static_cast<int32_t>(convState.getShape()[1]);
    int32_t const width = static_cast<int32_t>(convState.getShape()[2]);

    if (convState.getDataType() != nvinfer1::DataType::kHALF || newCol.getDataType() != nvinfer1::DataType::kHALF
        || weight.getDataType() != nvinfer1::DataType::kHALF || out.getDataType() != nvinfer1::DataType::kHALF)
    {
        throw std::runtime_error("invokeCausalConv1dDecode: only FP16 (half) is supported.");
    }

    int32_t constexpr kThreads = 256;
    dim3 const block(kThreads);
    dim3 const grid(batch, static_cast<uint32_t>((dim + kThreads - 1) / kThreads));
    half const* biasPtr = bias.has_value() ? bias->get().dataPointer<half>() : nullptr;
    causalConv1dDecodeKernel<half><<<grid, block, 0, stream>>>(convState.dataPointer<half>(),
        newCol.dataPointer<half>(), weight.dataPointer<half>(), biasPtr, out.dataPointer<half>(), dim, width);
    CUDA_CHECK(cudaPeekAtLastError());
}

} // namespace mamba_ssm
