// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_mult_3lyr_1_HH_
#define _dense_mult_3lyr_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_1_0_1.h"
#include "dense_resource_2_0.h"
#include "dense_resource_0_0_1.h"
#include "relu.h"

namespace ap_rtl {

struct dense_mult_3lyr_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<14> > data_0_V_read;
    sc_in< sc_lv<14> > data_1_V_read;
    sc_in< sc_lv<14> > data_2_V_read;
    sc_in< sc_lv<14> > data_3_V_read;
    sc_in< sc_lv<14> > data_4_V_read;
    sc_in< sc_lv<14> > data_5_V_read;
    sc_in< sc_lv<14> > data_6_V_read;
    sc_in< sc_lv<14> > data_7_V_read;
    sc_in< sc_lv<14> > data_8_V_read;
    sc_in< sc_lv<14> > data_9_V_read;
    sc_out< sc_lv<14> > ap_return_0;
    sc_out< sc_lv<14> > ap_return_1;
    sc_out< sc_lv<14> > ap_return_2;
    sc_out< sc_lv<14> > ap_return_3;


    // Module declarations
    dense_mult_3lyr_1(sc_module_name name);
    SC_HAS_PROCESS(dense_mult_3lyr_1);

    ~dense_mult_3lyr_1();

    sc_trace_file* mVcdFile;

    dense_resource_1_0_1* grp_dense_resource_1_0_1_fu_90;
    dense_resource_2_0* grp_dense_resource_2_0_fu_114;
    dense_resource_0_0_1* grp_dense_resource_0_0_1_fu_126;
    relu* call_ret6_relu_fu_138;
    relu* call_ret_relu_fu_150;
    sc_signal< sc_lv<14> > data0_logits_0_V_reg_290;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<14> > data0_logits_1_V_reg_295;
    sc_signal< sc_lv<14> > data0_logits_2_V_reg_300;
    sc_signal< sc_lv<14> > data0_logits_3_V_reg_305;
    sc_signal< sc_lv<14> > data0_logits_4_V_reg_310;
    sc_signal< sc_lv<14> > data0_logits_5_V_reg_315;
    sc_signal< sc_lv<14> > data0_logits_6_V_reg_320;
    sc_signal< sc_lv<14> > data0_logits_7_V_reg_325;
    sc_signal< sc_lv<14> > data0_0_V_reg_330;
    sc_signal< sc_lv<14> > data0_1_V_reg_335;
    sc_signal< sc_lv<14> > data0_2_V_reg_340;
    sc_signal< sc_lv<14> > data0_3_V_reg_345;
    sc_signal< sc_lv<14> > data0_4_V_reg_350;
    sc_signal< sc_lv<14> > data0_5_V_reg_355;
    sc_signal< sc_lv<14> > data0_6_V_reg_360;
    sc_signal< sc_lv<14> > data0_7_V_reg_365;
    sc_signal< sc_lv<14> > data1_logits_0_V_reg_370;
    sc_signal< sc_lv<14> > data1_logits_1_V_reg_375;
    sc_signal< sc_lv<14> > data1_logits_2_V_reg_380;
    sc_signal< sc_lv<14> > data1_logits_3_V_reg_385;
    sc_signal< sc_lv<14> > data1_logits_4_V_reg_390;
    sc_signal< sc_lv<14> > data1_logits_5_V_reg_395;
    sc_signal< sc_lv<14> > data1_logits_6_V_reg_400;
    sc_signal< sc_lv<14> > data1_logits_7_V_reg_405;
    sc_signal< sc_lv<14> > data1_0_V_reg_410;
    sc_signal< sc_lv<14> > data1_1_V_reg_415;
    sc_signal< sc_lv<14> > data1_2_V_reg_420;
    sc_signal< sc_lv<14> > data1_3_V_reg_425;
    sc_signal< sc_lv<14> > data1_4_V_reg_430;
    sc_signal< sc_lv<14> > data1_5_V_reg_435;
    sc_signal< sc_lv<14> > data1_6_V_reg_440;
    sc_signal< sc_lv<14> > data1_7_V_reg_445;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_1_fu_90_ap_return_0;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_1_fu_90_ap_return_1;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_1_fu_90_ap_return_2;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_1_fu_90_ap_return_3;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_1_fu_90_ap_return_4;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_1_fu_90_ap_return_5;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_1_fu_90_ap_return_6;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_1_fu_90_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_1_0_1_fu_90_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call10;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call10;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call10;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call10;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call10;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call10;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call10;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call10;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp19;
    sc_signal< sc_lv<14> > grp_dense_resource_2_0_fu_114_ap_return_0;
    sc_signal< sc_lv<14> > grp_dense_resource_2_0_fu_114_ap_return_1;
    sc_signal< sc_lv<14> > grp_dense_resource_2_0_fu_114_ap_return_2;
    sc_signal< sc_lv<14> > grp_dense_resource_2_0_fu_114_ap_return_3;
    sc_signal< sc_lv<14> > grp_dense_resource_2_0_fu_114_ap_return_4;
    sc_signal< sc_lv<14> > grp_dense_resource_2_0_fu_114_ap_return_5;
    sc_signal< sc_lv<14> > grp_dense_resource_2_0_fu_114_ap_return_6;
    sc_signal< sc_lv<14> > grp_dense_resource_2_0_fu_114_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_2_0_fu_114_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call28;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call28;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call28;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call28;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call28;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call28;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call28;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call28;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp38;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_1_fu_126_ap_return_0;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_1_fu_126_ap_return_1;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_1_fu_126_ap_return_2;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_1_fu_126_ap_return_3;
    sc_signal< sc_logic > grp_dense_resource_0_0_1_fu_126_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call46;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call46;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call46;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call46;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call46;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call46;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call46;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call46;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp57;
    sc_signal< sc_logic > call_ret6_relu_fu_138_ap_ready;
    sc_signal< sc_lv<14> > call_ret6_relu_fu_138_ap_return_0;
    sc_signal< sc_lv<14> > call_ret6_relu_fu_138_ap_return_1;
    sc_signal< sc_lv<14> > call_ret6_relu_fu_138_ap_return_2;
    sc_signal< sc_lv<14> > call_ret6_relu_fu_138_ap_return_3;
    sc_signal< sc_lv<14> > call_ret6_relu_fu_138_ap_return_4;
    sc_signal< sc_lv<14> > call_ret6_relu_fu_138_ap_return_5;
    sc_signal< sc_lv<14> > call_ret6_relu_fu_138_ap_return_6;
    sc_signal< sc_lv<14> > call_ret6_relu_fu_138_ap_return_7;
    sc_signal< sc_logic > call_ret_relu_fu_150_ap_ready;
    sc_signal< sc_lv<14> > call_ret_relu_fu_150_ap_return_0;
    sc_signal< sc_lv<14> > call_ret_relu_fu_150_ap_return_1;
    sc_signal< sc_lv<14> > call_ret_relu_fu_150_ap_return_2;
    sc_signal< sc_lv<14> > call_ret_relu_fu_150_ap_return_3;
    sc_signal< sc_lv<14> > call_ret_relu_fu_150_ap_return_4;
    sc_signal< sc_lv<14> > call_ret_relu_fu_150_ap_return_5;
    sc_signal< sc_lv<14> > call_ret_relu_fu_150_ap_return_6;
    sc_signal< sc_lv<14> > call_ret_relu_fu_150_ap_return_7;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<14> > data_0_V_read_int_reg;
    sc_signal< sc_lv<14> > data_1_V_read_int_reg;
    sc_signal< sc_lv<14> > data_2_V_read_int_reg;
    sc_signal< sc_lv<14> > data_3_V_read_int_reg;
    sc_signal< sc_lv<14> > data_4_V_read_int_reg;
    sc_signal< sc_lv<14> > data_5_V_read_int_reg;
    sc_signal< sc_lv<14> > data_6_V_read_int_reg;
    sc_signal< sc_lv<14> > data_7_V_read_int_reg;
    sc_signal< sc_lv<14> > data_8_V_read_int_reg;
    sc_signal< sc_lv<14> > data_9_V_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp19();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp38();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp57();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call10();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call28();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call46();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call10();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call28();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call46();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call10();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call28();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call46();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call10();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call28();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call46();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call10();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call28();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call46();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call10();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call28();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call46();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call10();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call28();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call46();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call10();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call28();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call46();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_grp_dense_resource_0_0_1_fu_126_ap_ce();
    void thread_grp_dense_resource_1_0_1_fu_90_ap_ce();
    void thread_grp_dense_resource_2_0_fu_114_ap_ce();
};

}

using namespace ap_rtl;

#endif
