
STM32H562RGV6_display_board_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012ffc  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000788  08013248  08013248  00014248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080139d0  080139d0  00015070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080139d0  080139d0  000149d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080139d8  080139d8  00015070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080139d8  080139d8  000149d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080139dc  080139dc  000149dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080139e0  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b0  20000070  08013a50  00015070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000920  08013a50  00015920  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00015070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020b9e  00000000  00000000  000150a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bbf  00000000  00000000  00035c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ac0  00000000  00000000  00039808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014d2  00000000  00000000  0003b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033002  00000000  00000000  0003c79a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000237c3  00000000  00000000  0006f79c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00147220  00000000  00000000  00092f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001da17f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007eb4  00000000  00000000  001da1c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000007b  00000000  00000000  001e2078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  001e20f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	20000070 	.word	0x20000070
 8000268:	00000000 	.word	0x00000000
 800026c:	08013230 	.word	0x08013230

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000074 	.word	0x20000074
 8000288:	08013230 	.word	0x08013230

0800028c <strlen>:
 800028c:	4603      	mov	r3, r0
 800028e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000292:	2a00      	cmp	r2, #0
 8000294:	d1fb      	bne.n	800028e <strlen+0x2>
 8000296:	1a18      	subs	r0, r3, r0
 8000298:	3801      	subs	r0, #1
 800029a:	4770      	bx	lr

0800029c <__aeabi_uldivmod>:
 800029c:	b953      	cbnz	r3, 80002b4 <__aeabi_uldivmod+0x18>
 800029e:	b94a      	cbnz	r2, 80002b4 <__aeabi_uldivmod+0x18>
 80002a0:	2900      	cmp	r1, #0
 80002a2:	bf08      	it	eq
 80002a4:	2800      	cmpeq	r0, #0
 80002a6:	bf1c      	itt	ne
 80002a8:	f04f 31ff 	movne.w	r1, #4294967295
 80002ac:	f04f 30ff 	movne.w	r0, #4294967295
 80002b0:	f000 b9b0 	b.w	8000614 <__aeabi_idiv0>
 80002b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002bc:	f000 f806 	bl	80002cc <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4770      	bx	lr

080002cc <__udivmoddi4>:
 80002cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002d0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002d2:	4688      	mov	r8, r1
 80002d4:	4604      	mov	r4, r0
 80002d6:	468e      	mov	lr, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14a      	bne.n	8000372 <__udivmoddi4+0xa6>
 80002dc:	428a      	cmp	r2, r1
 80002de:	4617      	mov	r7, r2
 80002e0:	d95f      	bls.n	80003a2 <__udivmoddi4+0xd6>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	b14e      	cbz	r6, 80002fc <__udivmoddi4+0x30>
 80002e8:	f1c6 0320 	rsb	r3, r6, #32
 80002ec:	fa01 fe06 	lsl.w	lr, r1, r6
 80002f0:	40b7      	lsls	r7, r6
 80002f2:	40b4      	lsls	r4, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002fc:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	0c23      	lsrs	r3, r4, #16
 8000306:	fbbe f1f8 	udiv	r1, lr, r8
 800030a:	fb08 ee11 	mls	lr, r8, r1, lr
 800030e:	fb01 f20c 	mul.w	r2, r1, ip
 8000312:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000316:	429a      	cmp	r2, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x5e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x5c>
 8000322:	429a      	cmp	r2, r3
 8000324:	f200 8154 	bhi.w	80005d0 <__udivmoddi4+0x304>
 8000328:	4601      	mov	r1, r0
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	b2a2      	uxth	r2, r4
 800032e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000332:	fb08 3310 	mls	r3, r8, r0, r3
 8000336:	fb00 fc0c 	mul.w	ip, r0, ip
 800033a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800033e:	4594      	cmp	ip, r2
 8000340:	d90b      	bls.n	800035a <__udivmoddi4+0x8e>
 8000342:	18ba      	adds	r2, r7, r2
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	bf2c      	ite	cs
 800034a:	2401      	movcs	r4, #1
 800034c:	2400      	movcc	r4, #0
 800034e:	4594      	cmp	ip, r2
 8000350:	d902      	bls.n	8000358 <__udivmoddi4+0x8c>
 8000352:	2c00      	cmp	r4, #0
 8000354:	f000 813f 	beq.w	80005d6 <__udivmoddi4+0x30a>
 8000358:	4618      	mov	r0, r3
 800035a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035e:	eba2 020c 	sub.w	r2, r2, ip
 8000362:	2100      	movs	r1, #0
 8000364:	b11d      	cbz	r5, 800036e <__udivmoddi4+0xa2>
 8000366:	40f2      	lsrs	r2, r6
 8000368:	2300      	movs	r3, #0
 800036a:	e9c5 2300 	strd	r2, r3, [r5]
 800036e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000372:	428b      	cmp	r3, r1
 8000374:	d905      	bls.n	8000382 <__udivmoddi4+0xb6>
 8000376:	b10d      	cbz	r5, 800037c <__udivmoddi4+0xb0>
 8000378:	e9c5 0100 	strd	r0, r1, [r5]
 800037c:	2100      	movs	r1, #0
 800037e:	4608      	mov	r0, r1
 8000380:	e7f5      	b.n	800036e <__udivmoddi4+0xa2>
 8000382:	fab3 f183 	clz	r1, r3
 8000386:	2900      	cmp	r1, #0
 8000388:	d14e      	bne.n	8000428 <__udivmoddi4+0x15c>
 800038a:	4543      	cmp	r3, r8
 800038c:	f0c0 8112 	bcc.w	80005b4 <__udivmoddi4+0x2e8>
 8000390:	4282      	cmp	r2, r0
 8000392:	f240 810f 	bls.w	80005b4 <__udivmoddi4+0x2e8>
 8000396:	4608      	mov	r0, r1
 8000398:	2d00      	cmp	r5, #0
 800039a:	d0e8      	beq.n	800036e <__udivmoddi4+0xa2>
 800039c:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a0:	e7e5      	b.n	800036e <__udivmoddi4+0xa2>
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	f000 80ac 	beq.w	8000500 <__udivmoddi4+0x234>
 80003a8:	fab2 f682 	clz	r6, r2
 80003ac:	2e00      	cmp	r6, #0
 80003ae:	f040 80bb 	bne.w	8000528 <__udivmoddi4+0x25c>
 80003b2:	1a8b      	subs	r3, r1, r2
 80003b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b8:	b2bc      	uxth	r4, r7
 80003ba:	2101      	movs	r1, #1
 80003bc:	0c02      	lsrs	r2, r0, #16
 80003be:	b280      	uxth	r0, r0
 80003c0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003cc:	fb04 f20c 	mul.w	r2, r4, ip
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d90e      	bls.n	80003f2 <__udivmoddi4+0x126>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003da:	bf2c      	ite	cs
 80003dc:	f04f 0901 	movcs.w	r9, #1
 80003e0:	f04f 0900 	movcc.w	r9, #0
 80003e4:	429a      	cmp	r2, r3
 80003e6:	d903      	bls.n	80003f0 <__udivmoddi4+0x124>
 80003e8:	f1b9 0f00 	cmp.w	r9, #0
 80003ec:	f000 80ec 	beq.w	80005c8 <__udivmoddi4+0x2fc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003fc:	fb04 f408 	mul.w	r4, r4, r8
 8000400:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000404:	4294      	cmp	r4, r2
 8000406:	d90b      	bls.n	8000420 <__udivmoddi4+0x154>
 8000408:	18ba      	adds	r2, r7, r2
 800040a:	f108 33ff 	add.w	r3, r8, #4294967295
 800040e:	bf2c      	ite	cs
 8000410:	2001      	movcs	r0, #1
 8000412:	2000      	movcc	r0, #0
 8000414:	4294      	cmp	r4, r2
 8000416:	d902      	bls.n	800041e <__udivmoddi4+0x152>
 8000418:	2800      	cmp	r0, #0
 800041a:	f000 80d1 	beq.w	80005c0 <__udivmoddi4+0x2f4>
 800041e:	4698      	mov	r8, r3
 8000420:	1b12      	subs	r2, r2, r4
 8000422:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000426:	e79d      	b.n	8000364 <__udivmoddi4+0x98>
 8000428:	f1c1 0620 	rsb	r6, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa08 f401 	lsl.w	r4, r8, r1
 8000432:	fa00 f901 	lsl.w	r9, r0, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	fa28 f806 	lsr.w	r8, r8, r6
 800043e:	408a      	lsls	r2, r1
 8000440:	431f      	orrs	r7, r3
 8000442:	fa20 f306 	lsr.w	r3, r0, r6
 8000446:	0c38      	lsrs	r0, r7, #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa1f fc87 	uxth.w	ip, r7
 800044e:	0c1c      	lsrs	r4, r3, #16
 8000450:	fbb8 fef0 	udiv	lr, r8, r0
 8000454:	fb00 881e 	mls	r8, r0, lr, r8
 8000458:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800045c:	fb0e f80c 	mul.w	r8, lr, ip
 8000460:	45a0      	cmp	r8, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1b6>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f10e 3aff 	add.w	sl, lr, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a0      	cmp	r8, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b4>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 80b8 	beq.w	80005f0 <__udivmoddi4+0x324>
 8000480:	46d6      	mov	lr, sl
 8000482:	eba4 0408 	sub.w	r4, r4, r8
 8000486:	fa1f f883 	uxth.w	r8, r3
 800048a:	fbb4 f3f0 	udiv	r3, r4, r0
 800048e:	fb00 4413 	mls	r4, r0, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d90e      	bls.n	80004bc <__udivmoddi4+0x1f0>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a4:	bf2c      	ite	cs
 80004a6:	f04f 0801 	movcs.w	r8, #1
 80004aa:	f04f 0800 	movcc.w	r8, #0
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d903      	bls.n	80004ba <__udivmoddi4+0x1ee>
 80004b2:	f1b8 0f00 	cmp.w	r8, #0
 80004b6:	f000 809f 	beq.w	80005f8 <__udivmoddi4+0x32c>
 80004ba:	4603      	mov	r3, r0
 80004bc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c0:	eba4 040c 	sub.w	r4, r4, ip
 80004c4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c8:	4564      	cmp	r4, ip
 80004ca:	4673      	mov	r3, lr
 80004cc:	46e0      	mov	r8, ip
 80004ce:	d302      	bcc.n	80004d6 <__udivmoddi4+0x20a>
 80004d0:	d107      	bne.n	80004e2 <__udivmoddi4+0x216>
 80004d2:	45f1      	cmp	r9, lr
 80004d4:	d205      	bcs.n	80004e2 <__udivmoddi4+0x216>
 80004d6:	ebbe 0302 	subs.w	r3, lr, r2
 80004da:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004de:	3801      	subs	r0, #1
 80004e0:	46e0      	mov	r8, ip
 80004e2:	b15d      	cbz	r5, 80004fc <__udivmoddi4+0x230>
 80004e4:	ebb9 0203 	subs.w	r2, r9, r3
 80004e8:	eb64 0408 	sbc.w	r4, r4, r8
 80004ec:	fa04 f606 	lsl.w	r6, r4, r6
 80004f0:	fa22 f301 	lsr.w	r3, r2, r1
 80004f4:	40cc      	lsrs	r4, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	e9c5 6400 	strd	r6, r4, [r5]
 80004fc:	2100      	movs	r1, #0
 80004fe:	e736      	b.n	800036e <__udivmoddi4+0xa2>
 8000500:	fbb1 fcf2 	udiv	ip, r1, r2
 8000504:	0c01      	lsrs	r1, r0, #16
 8000506:	4614      	mov	r4, r2
 8000508:	b280      	uxth	r0, r0
 800050a:	4696      	mov	lr, r2
 800050c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000510:	2620      	movs	r6, #32
 8000512:	4690      	mov	r8, r2
 8000514:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000518:	4610      	mov	r0, r2
 800051a:	fbb1 f1f2 	udiv	r1, r1, r2
 800051e:	eba3 0308 	sub.w	r3, r3, r8
 8000522:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000526:	e74b      	b.n	80003c0 <__udivmoddi4+0xf4>
 8000528:	40b7      	lsls	r7, r6
 800052a:	f1c6 0320 	rsb	r3, r6, #32
 800052e:	fa01 f206 	lsl.w	r2, r1, r6
 8000532:	fa21 f803 	lsr.w	r8, r1, r3
 8000536:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800053a:	fa20 f303 	lsr.w	r3, r0, r3
 800053e:	b2bc      	uxth	r4, r7
 8000540:	40b0      	lsls	r0, r6
 8000542:	4313      	orrs	r3, r2
 8000544:	0c02      	lsrs	r2, r0, #16
 8000546:	0c19      	lsrs	r1, r3, #16
 8000548:	b280      	uxth	r0, r0
 800054a:	fbb8 f9fe 	udiv	r9, r8, lr
 800054e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000552:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000556:	fb09 f804 	mul.w	r8, r9, r4
 800055a:	4588      	cmp	r8, r1
 800055c:	d951      	bls.n	8000602 <__udivmoddi4+0x336>
 800055e:	1879      	adds	r1, r7, r1
 8000560:	f109 3cff 	add.w	ip, r9, #4294967295
 8000564:	bf2c      	ite	cs
 8000566:	f04f 0a01 	movcs.w	sl, #1
 800056a:	f04f 0a00 	movcc.w	sl, #0
 800056e:	4588      	cmp	r8, r1
 8000570:	d902      	bls.n	8000578 <__udivmoddi4+0x2ac>
 8000572:	f1ba 0f00 	cmp.w	sl, #0
 8000576:	d031      	beq.n	80005dc <__udivmoddi4+0x310>
 8000578:	eba1 0108 	sub.w	r1, r1, r8
 800057c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000580:	fb09 f804 	mul.w	r8, r9, r4
 8000584:	fb0e 1119 	mls	r1, lr, r9, r1
 8000588:	b29b      	uxth	r3, r3
 800058a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058e:	4543      	cmp	r3, r8
 8000590:	d235      	bcs.n	80005fe <__udivmoddi4+0x332>
 8000592:	18fb      	adds	r3, r7, r3
 8000594:	f109 31ff 	add.w	r1, r9, #4294967295
 8000598:	bf2c      	ite	cs
 800059a:	f04f 0a01 	movcs.w	sl, #1
 800059e:	f04f 0a00 	movcc.w	sl, #0
 80005a2:	4543      	cmp	r3, r8
 80005a4:	d2bb      	bcs.n	800051e <__udivmoddi4+0x252>
 80005a6:	f1ba 0f00 	cmp.w	sl, #0
 80005aa:	d1b8      	bne.n	800051e <__udivmoddi4+0x252>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e7b4      	b.n	800051e <__udivmoddi4+0x252>
 80005b4:	1a84      	subs	r4, r0, r2
 80005b6:	eb68 0203 	sbc.w	r2, r8, r3
 80005ba:	2001      	movs	r0, #1
 80005bc:	4696      	mov	lr, r2
 80005be:	e6eb      	b.n	8000398 <__udivmoddi4+0xcc>
 80005c0:	443a      	add	r2, r7
 80005c2:	f1a8 0802 	sub.w	r8, r8, #2
 80005c6:	e72b      	b.n	8000420 <__udivmoddi4+0x154>
 80005c8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005cc:	443b      	add	r3, r7
 80005ce:	e710      	b.n	80003f2 <__udivmoddi4+0x126>
 80005d0:	3902      	subs	r1, #2
 80005d2:	443b      	add	r3, r7
 80005d4:	e6a9      	b.n	800032a <__udivmoddi4+0x5e>
 80005d6:	443a      	add	r2, r7
 80005d8:	3802      	subs	r0, #2
 80005da:	e6be      	b.n	800035a <__udivmoddi4+0x8e>
 80005dc:	eba7 0808 	sub.w	r8, r7, r8
 80005e0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005e4:	4441      	add	r1, r8
 80005e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ea:	fb09 f804 	mul.w	r8, r9, r4
 80005ee:	e7c9      	b.n	8000584 <__udivmoddi4+0x2b8>
 80005f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005f4:	443c      	add	r4, r7
 80005f6:	e744      	b.n	8000482 <__udivmoddi4+0x1b6>
 80005f8:	3b02      	subs	r3, #2
 80005fa:	443c      	add	r4, r7
 80005fc:	e75e      	b.n	80004bc <__udivmoddi4+0x1f0>
 80005fe:	4649      	mov	r1, r9
 8000600:	e78d      	b.n	800051e <__udivmoddi4+0x252>
 8000602:	eba1 0108 	sub.w	r1, r1, r8
 8000606:	46cc      	mov	ip, r9
 8000608:	fbb1 f9fe 	udiv	r9, r1, lr
 800060c:	fb09 f804 	mul.w	r8, r9, r4
 8000610:	e7b8      	b.n	8000584 <__udivmoddi4+0x2b8>
 8000612:	bf00      	nop

08000614 <__aeabi_idiv0>:
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop

08000618 <Plot_GUI_screen_1>:

}
*/

void Plot_GUI_screen_1()
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b086      	sub	sp, #24
 800061c:	af02      	add	r7, sp, #8

    uint16_t trace_color = LIGHTER_GREEN; //
 800061e:	f248 7393 	movw	r3, #34707	@ 0x8793
 8000622:	817b      	strh	r3, [r7, #10]
    uint16_t via_color = LIGHTER_GREEN;   //
 8000624:	f248 7393 	movw	r3, #34707	@ 0x8793
 8000628:	813b      	strh	r3, [r7, #8]
    uint16_t comp_color = LIGHTER_GREEN;  //
 800062a:	f248 7393 	movw	r3, #34707	@ 0x8793
 800062e:	80fb      	strh	r3, [r7, #6]
    uint16_t label_color = WHITE;         //
 8000630:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000634:	80bb      	strh	r3, [r7, #4]
    uint16_t battery_color = WHITE;       //
 8000636:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800063a:	807b      	strh	r3, [r7, #2]

    // Clear screen with black (optional)
    ILI9488_FillScreen(DARKER_GREEN);
 800063c:	f641 40a7 	movw	r0, #7335	@ 0x1ca7
 8000640:	f002 fef6 	bl	8003430 <ILI9488_FillScreen>
    HAL_Delay(200);
 8000644:	20c8      	movs	r0, #200	@ 0xc8
 8000646:	f004 ffa9 	bl	800559c <HAL_Delay>

    // --- Top bus traces ---
    ILI9488_drawThickLine(20, 40, 460, 40, 3, trace_color);
 800064a:	897b      	ldrh	r3, [r7, #10]
 800064c:	9301      	str	r3, [sp, #4]
 800064e:	2303      	movs	r3, #3
 8000650:	9300      	str	r3, [sp, #0]
 8000652:	2328      	movs	r3, #40	@ 0x28
 8000654:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8000658:	2128      	movs	r1, #40	@ 0x28
 800065a:	2014      	movs	r0, #20
 800065c:	f003 f8a8 	bl	80037b0 <ILI9488_drawThickLine>
    HAL_Delay(50);
 8000660:	2032      	movs	r0, #50	@ 0x32
 8000662:	f004 ff9b 	bl	800559c <HAL_Delay>
    ILI9488_drawThickLine(20, 60, 460, 60, 3, trace_color);
 8000666:	897b      	ldrh	r3, [r7, #10]
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	2303      	movs	r3, #3
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	233c      	movs	r3, #60	@ 0x3c
 8000670:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8000674:	213c      	movs	r1, #60	@ 0x3c
 8000676:	2014      	movs	r0, #20
 8000678:	f003 f89a 	bl	80037b0 <ILI9488_drawThickLine>
    HAL_Delay(50);
 800067c:	2032      	movs	r0, #50	@ 0x32
 800067e:	f004 ff8d 	bl	800559c <HAL_Delay>

    // Vias on top bus
    for (int x = 40; x <= 440; x += 80)
 8000682:	2328      	movs	r3, #40	@ 0x28
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	e018      	b.n	80006ba <Plot_GUI_screen_1+0xa2>
    {
        ILI9488_drawCircleOutline(x, 40, 5, 2, via_color);
 8000688:	893b      	ldrh	r3, [r7, #8]
 800068a:	9300      	str	r3, [sp, #0]
 800068c:	2302      	movs	r3, #2
 800068e:	2205      	movs	r2, #5
 8000690:	2128      	movs	r1, #40	@ 0x28
 8000692:	68f8      	ldr	r0, [r7, #12]
 8000694:	f003 f906 	bl	80038a4 <ILI9488_drawCircleOutline>
        HAL_Delay(25);
 8000698:	2019      	movs	r0, #25
 800069a:	f004 ff7f 	bl	800559c <HAL_Delay>
        ILI9488_drawCircleOutline(x, 60, 5, 2, via_color);
 800069e:	893b      	ldrh	r3, [r7, #8]
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	2302      	movs	r3, #2
 80006a4:	2205      	movs	r2, #5
 80006a6:	213c      	movs	r1, #60	@ 0x3c
 80006a8:	68f8      	ldr	r0, [r7, #12]
 80006aa:	f003 f8fb 	bl	80038a4 <ILI9488_drawCircleOutline>
        HAL_Delay(25);
 80006ae:	2019      	movs	r0, #25
 80006b0:	f004 ff74 	bl	800559c <HAL_Delay>
    for (int x = 40; x <= 440; x += 80)
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3350      	adds	r3, #80	@ 0x50
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	f5b3 7fdc 	cmp.w	r3, #440	@ 0x1b8
 80006c0:	dde2      	ble.n	8000688 <Plot_GUI_screen_1+0x70>
    }

    // Trace 1: horizontal
    ILI9488_drawThickLine(30, 100, 100, 100, 3, trace_color);
 80006c2:	897b      	ldrh	r3, [r7, #10]
 80006c4:	9301      	str	r3, [sp, #4]
 80006c6:	2303      	movs	r3, #3
 80006c8:	9300      	str	r3, [sp, #0]
 80006ca:	2364      	movs	r3, #100	@ 0x64
 80006cc:	2264      	movs	r2, #100	@ 0x64
 80006ce:	2164      	movs	r1, #100	@ 0x64
 80006d0:	201e      	movs	r0, #30
 80006d2:	f003 f86d 	bl	80037b0 <ILI9488_drawThickLine>
    HAL_Delay(100);
 80006d6:	2064      	movs	r0, #100	@ 0x64
 80006d8:	f004 ff60 	bl	800559c <HAL_Delay>

    // Via 1
    ILI9488_drawCircleOutline(30, 100, 6, 3, via_color);
 80006dc:	893b      	ldrh	r3, [r7, #8]
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	2303      	movs	r3, #3
 80006e2:	2206      	movs	r2, #6
 80006e4:	2164      	movs	r1, #100	@ 0x64
 80006e6:	201e      	movs	r0, #30
 80006e8:	f003 f8dc 	bl	80038a4 <ILI9488_drawCircleOutline>
    HAL_Delay(100);
 80006ec:	2064      	movs	r0, #100	@ 0x64
 80006ee:	f004 ff55 	bl	800559c <HAL_Delay>

    // Via 2
    ILI9488_drawCircleOutline(100, 100, 6, 3, via_color);
 80006f2:	893b      	ldrh	r3, [r7, #8]
 80006f4:	9300      	str	r3, [sp, #0]
 80006f6:	2303      	movs	r3, #3
 80006f8:	2206      	movs	r2, #6
 80006fa:	2164      	movs	r1, #100	@ 0x64
 80006fc:	2064      	movs	r0, #100	@ 0x64
 80006fe:	f003 f8d1 	bl	80038a4 <ILI9488_drawCircleOutline>
    HAL_Delay(100);
 8000702:	2064      	movs	r0, #100	@ 0x64
 8000704:	f004 ff4a 	bl	800559c <HAL_Delay>

    // Trace 2: vertical from first trace
    ILI9488_drawThickLine(30, 100, 30, 200, 3, trace_color);
 8000708:	897b      	ldrh	r3, [r7, #10]
 800070a:	9301      	str	r3, [sp, #4]
 800070c:	2303      	movs	r3, #3
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	23c8      	movs	r3, #200	@ 0xc8
 8000712:	221e      	movs	r2, #30
 8000714:	2164      	movs	r1, #100	@ 0x64
 8000716:	201e      	movs	r0, #30
 8000718:	f003 f84a 	bl	80037b0 <ILI9488_drawThickLine>
    HAL_Delay(100);
 800071c:	2064      	movs	r0, #100	@ 0x64
 800071e:	f004 ff3d 	bl	800559c <HAL_Delay>

    // Trace 3: curve approximation (segment steps)
    ILI9488_drawThickLine(30, 200, 80, 220, 3, trace_color);
 8000722:	897b      	ldrh	r3, [r7, #10]
 8000724:	9301      	str	r3, [sp, #4]
 8000726:	2303      	movs	r3, #3
 8000728:	9300      	str	r3, [sp, #0]
 800072a:	23dc      	movs	r3, #220	@ 0xdc
 800072c:	2250      	movs	r2, #80	@ 0x50
 800072e:	21c8      	movs	r1, #200	@ 0xc8
 8000730:	201e      	movs	r0, #30
 8000732:	f003 f83d 	bl	80037b0 <ILI9488_drawThickLine>
    HAL_Delay(100);
 8000736:	2064      	movs	r0, #100	@ 0x64
 8000738:	f004 ff30 	bl	800559c <HAL_Delay>
    ILI9488_drawThickLine(80, 220, 130, 220, 3, trace_color);
 800073c:	897b      	ldrh	r3, [r7, #10]
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	2303      	movs	r3, #3
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	23dc      	movs	r3, #220	@ 0xdc
 8000746:	2282      	movs	r2, #130	@ 0x82
 8000748:	21dc      	movs	r1, #220	@ 0xdc
 800074a:	2050      	movs	r0, #80	@ 0x50
 800074c:	f003 f830 	bl	80037b0 <ILI9488_drawThickLine>
    HAL_Delay(100);
 8000750:	2064      	movs	r0, #100	@ 0x64
 8000752:	f004 ff23 	bl	800559c <HAL_Delay>

    // Via 3
    ILI9488_drawCircleOutline(130, 220, 6, 3, via_color);
 8000756:	893b      	ldrh	r3, [r7, #8]
 8000758:	9300      	str	r3, [sp, #0]
 800075a:	2303      	movs	r3, #3
 800075c:	2206      	movs	r2, #6
 800075e:	21dc      	movs	r1, #220	@ 0xdc
 8000760:	2082      	movs	r0, #130	@ 0x82
 8000762:	f003 f89f 	bl	80038a4 <ILI9488_drawCircleOutline>
    HAL_Delay(100);
 8000766:	2064      	movs	r0, #100	@ 0x64
 8000768:	f004 ff18 	bl	800559c <HAL_Delay>

    ILI9488_DrawBatterySymbol(370, 80, 100, battery_color); // Draw battery symbol
 800076c:	887b      	ldrh	r3, [r7, #2]
 800076e:	2264      	movs	r2, #100	@ 0x64
 8000770:	2150      	movs	r1, #80	@ 0x50
 8000772:	f44f 70b9 	mov.w	r0, #370	@ 0x172
 8000776:	f003 f8ed 	bl	8003954 <ILI9488_DrawBatterySymbol>
    HAL_Delay(100);
 800077a:	2064      	movs	r0, #100	@ 0x64
 800077c:	f004 ff0e 	bl	800559c <HAL_Delay>
        ILI9488_drawCircleOutline(x, 310, 5, 2, via_color);
        HAL_Delay(25);
    }
*/
    // --- Text logo ---
    ILI9488_DrawString(140, 180, 12, "BMS", label_color, DARKER_GREEN);
 8000780:	f641 43a7 	movw	r3, #7335	@ 0x1ca7
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	88bb      	ldrh	r3, [r7, #4]
 8000788:	9300      	str	r3, [sp, #0]
 800078a:	4b14      	ldr	r3, [pc, #80]	@ (80007dc <Plot_GUI_screen_1+0x1c4>)
 800078c:	220c      	movs	r2, #12
 800078e:	21b4      	movs	r1, #180	@ 0xb4
 8000790:	208c      	movs	r0, #140	@ 0x8c
 8000792:	f002 ff87 	bl	80036a4 <ILI9488_DrawString>
    HAL_Delay(25);
 8000796:	2019      	movs	r0, #25
 8000798:	f004 ff00 	bl	800559c <HAL_Delay>
    ILI9488_DrawString(140, 130, 3, "designed by", label_color, DARKER_GREEN);
 800079c:	f641 43a7 	movw	r3, #7335	@ 0x1ca7
 80007a0:	9301      	str	r3, [sp, #4]
 80007a2:	88bb      	ldrh	r3, [r7, #4]
 80007a4:	9300      	str	r3, [sp, #0]
 80007a6:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <Plot_GUI_screen_1+0x1c8>)
 80007a8:	2203      	movs	r2, #3
 80007aa:	2182      	movs	r1, #130	@ 0x82
 80007ac:	208c      	movs	r0, #140	@ 0x8c
 80007ae:	f002 ff79 	bl	80036a4 <ILI9488_DrawString>
    HAL_Delay(25);
 80007b2:	2019      	movs	r0, #25
 80007b4:	f004 fef2 	bl	800559c <HAL_Delay>
    ILI9488_DrawString(140, 80, 3, "Martin Novak", label_color, DARKER_GREEN);
 80007b8:	f641 43a7 	movw	r3, #7335	@ 0x1ca7
 80007bc:	9301      	str	r3, [sp, #4]
 80007be:	88bb      	ldrh	r3, [r7, #4]
 80007c0:	9300      	str	r3, [sp, #0]
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <Plot_GUI_screen_1+0x1cc>)
 80007c4:	2203      	movs	r2, #3
 80007c6:	2150      	movs	r1, #80	@ 0x50
 80007c8:	208c      	movs	r0, #140	@ 0x8c
 80007ca:	f002 ff6b 	bl	80036a4 <ILI9488_DrawString>
    HAL_Delay(25);
 80007ce:	2019      	movs	r0, #25
 80007d0:	f004 fee4 	bl	800559c <HAL_Delay>

    // HAL_Delay(100);
}
 80007d4:	bf00      	nop
 80007d6:	3710      	adds	r7, #16
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	08013248 	.word	0x08013248
 80007e0:	0801324c 	.word	0x0801324c
 80007e4:	08013258 	.word	0x08013258

080007e8 <Plot_GUI_screen_2>:

void Plot_GUI_screen_2()
{
 80007e8:	b590      	push	{r4, r7, lr}
 80007ea:	b091      	sub	sp, #68	@ 0x44
 80007ec:	af02      	add	r7, sp, #8
    // ILI9488_FillScreen(BLACK);
    // draw strings
    // display X,Y 0,0 is bottom right corner
    // X is horizontal
    // Y is vertical
    sprintf(buffer, "#2");
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	4961      	ldr	r1, [pc, #388]	@ (8000978 <Plot_GUI_screen_2+0x190>)
 80007f2:	4618      	mov	r0, r3
 80007f4:	f011 fc56 	bl	80120a4 <siprintf>
    ILI9488_DrawString(400, 280, 4, buffer, WHITE, BLACK);
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	2200      	movs	r2, #0
 80007fc:	9201      	str	r2, [sp, #4]
 80007fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000802:	9200      	str	r2, [sp, #0]
 8000804:	2204      	movs	r2, #4
 8000806:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800080a:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800080e:	f002 ff49 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "SOC[%%] %02d.%0d", BMS_no1.SOC / 10, (BMS_no1.SOC % 10));
 8000812:	4b5a      	ldr	r3, [pc, #360]	@ (800097c <Plot_GUI_screen_2+0x194>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	4a5a      	ldr	r2, [pc, #360]	@ (8000980 <Plot_GUI_screen_2+0x198>)
 8000818:	fba2 2303 	umull	r2, r3, r2, r3
 800081c:	08db      	lsrs	r3, r3, #3
 800081e:	b29b      	uxth	r3, r3
 8000820:	461c      	mov	r4, r3
 8000822:	4b56      	ldr	r3, [pc, #344]	@ (800097c <Plot_GUI_screen_2+0x194>)
 8000824:	881a      	ldrh	r2, [r3, #0]
 8000826:	4b56      	ldr	r3, [pc, #344]	@ (8000980 <Plot_GUI_screen_2+0x198>)
 8000828:	fba3 1302 	umull	r1, r3, r3, r2
 800082c:	08d9      	lsrs	r1, r3, #3
 800082e:	460b      	mov	r3, r1
 8000830:	009b      	lsls	r3, r3, #2
 8000832:	440b      	add	r3, r1
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	b29b      	uxth	r3, r3
 800083a:	1d38      	adds	r0, r7, #4
 800083c:	4622      	mov	r2, r4
 800083e:	4951      	ldr	r1, [pc, #324]	@ (8000984 <Plot_GUI_screen_2+0x19c>)
 8000840:	f011 fc30 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 200, 4, buffer, WHITE, BLACK);
 8000844:	1d3b      	adds	r3, r7, #4
 8000846:	2200      	movs	r2, #0
 8000848:	9201      	str	r2, [sp, #4]
 800084a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800084e:	9200      	str	r2, [sp, #0]
 8000850:	2204      	movs	r2, #4
 8000852:	21c8      	movs	r1, #200	@ 0xc8
 8000854:	200a      	movs	r0, #10
 8000856:	f002 ff25 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "V[V] %02d.%0d   ", BMS_no1.Stack_Voltage_mV / 1000, (BMS_no1.Stack_Voltage_mV % 1000));
 800085a:	4b48      	ldr	r3, [pc, #288]	@ (800097c <Plot_GUI_screen_2+0x194>)
 800085c:	895b      	ldrh	r3, [r3, #10]
 800085e:	4a4a      	ldr	r2, [pc, #296]	@ (8000988 <Plot_GUI_screen_2+0x1a0>)
 8000860:	fba2 2303 	umull	r2, r3, r2, r3
 8000864:	099b      	lsrs	r3, r3, #6
 8000866:	b29b      	uxth	r3, r3
 8000868:	461c      	mov	r4, r3
 800086a:	4b44      	ldr	r3, [pc, #272]	@ (800097c <Plot_GUI_screen_2+0x194>)
 800086c:	895b      	ldrh	r3, [r3, #10]
 800086e:	4a46      	ldr	r2, [pc, #280]	@ (8000988 <Plot_GUI_screen_2+0x1a0>)
 8000870:	fba2 1203 	umull	r1, r2, r2, r3
 8000874:	0992      	lsrs	r2, r2, #6
 8000876:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800087a:	fb01 f202 	mul.w	r2, r1, r2
 800087e:	1a9b      	subs	r3, r3, r2
 8000880:	b29b      	uxth	r3, r3
 8000882:	1d38      	adds	r0, r7, #4
 8000884:	4622      	mov	r2, r4
 8000886:	4941      	ldr	r1, [pc, #260]	@ (800098c <Plot_GUI_screen_2+0x1a4>)
 8000888:	f011 fc0c 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 150, 4, buffer, WHITE, BLACK);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2200      	movs	r2, #0
 8000890:	9201      	str	r2, [sp, #4]
 8000892:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000896:	9200      	str	r2, [sp, #0]
 8000898:	2204      	movs	r2, #4
 800089a:	2196      	movs	r1, #150	@ 0x96
 800089c:	200a      	movs	r0, #10
 800089e:	f002 ff01 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "I[A] %02d.%0d   ", BMS_no1.current_userA / 100, (BMS_no1.current_userA % 100));
 80008a2:	4b36      	ldr	r3, [pc, #216]	@ (800097c <Plot_GUI_screen_2+0x194>)
 80008a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80008a8:	4a39      	ldr	r2, [pc, #228]	@ (8000990 <Plot_GUI_screen_2+0x1a8>)
 80008aa:	fb82 1203 	smull	r1, r2, r2, r3
 80008ae:	1152      	asrs	r2, r2, #5
 80008b0:	17db      	asrs	r3, r3, #31
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	b21b      	sxth	r3, r3
 80008b6:	461c      	mov	r4, r3
 80008b8:	4b30      	ldr	r3, [pc, #192]	@ (800097c <Plot_GUI_screen_2+0x194>)
 80008ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80008be:	4a34      	ldr	r2, [pc, #208]	@ (8000990 <Plot_GUI_screen_2+0x1a8>)
 80008c0:	fb82 1203 	smull	r1, r2, r2, r3
 80008c4:	1151      	asrs	r1, r2, #5
 80008c6:	17da      	asrs	r2, r3, #31
 80008c8:	1a8a      	subs	r2, r1, r2
 80008ca:	2164      	movs	r1, #100	@ 0x64
 80008cc:	fb01 f202 	mul.w	r2, r1, r2
 80008d0:	1a9b      	subs	r3, r3, r2
 80008d2:	b21b      	sxth	r3, r3
 80008d4:	1d38      	adds	r0, r7, #4
 80008d6:	4622      	mov	r2, r4
 80008d8:	492e      	ldr	r1, [pc, #184]	@ (8000994 <Plot_GUI_screen_2+0x1ac>)
 80008da:	f011 fbe3 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 100, 4, buffer, WHITE, BLACK);
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	2200      	movs	r2, #0
 80008e2:	9201      	str	r2, [sp, #4]
 80008e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008e8:	9200      	str	r2, [sp, #0]
 80008ea:	2204      	movs	r2, #4
 80008ec:	2164      	movs	r1, #100	@ 0x64
 80008ee:	200a      	movs	r0, #10
 80008f0:	f002 fed8 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "P[W] %05d", BMS_no1.Power_W);
 80008f4:	4b21      	ldr	r3, [pc, #132]	@ (800097c <Plot_GUI_screen_2+0x194>)
 80008f6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80008fa:	461a      	mov	r2, r3
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	4926      	ldr	r1, [pc, #152]	@ (8000998 <Plot_GUI_screen_2+0x1b0>)
 8000900:	4618      	mov	r0, r3
 8000902:	f011 fbcf 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 50, 4, buffer, WHITE, BLACK);
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	2200      	movs	r2, #0
 800090a:	9201      	str	r2, [sp, #4]
 800090c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000910:	9200      	str	r2, [sp, #0]
 8000912:	2204      	movs	r2, #4
 8000914:	2132      	movs	r1, #50	@ 0x32
 8000916:	200a      	movs	r0, #10
 8000918:	f002 fec4 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "T[C] %02d.%0d", BMS_no1.Internal_Temperature_C / 10, (BMS_no1.Internal_Temperature_C % 10));
 800091c:	4b17      	ldr	r3, [pc, #92]	@ (800097c <Plot_GUI_screen_2+0x194>)
 800091e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000922:	4a1e      	ldr	r2, [pc, #120]	@ (800099c <Plot_GUI_screen_2+0x1b4>)
 8000924:	fb82 1203 	smull	r1, r2, r2, r3
 8000928:	1092      	asrs	r2, r2, #2
 800092a:	17db      	asrs	r3, r3, #31
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	b21b      	sxth	r3, r3
 8000930:	461c      	mov	r4, r3
 8000932:	4b12      	ldr	r3, [pc, #72]	@ (800097c <Plot_GUI_screen_2+0x194>)
 8000934:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8000938:	4b18      	ldr	r3, [pc, #96]	@ (800099c <Plot_GUI_screen_2+0x1b4>)
 800093a:	fb83 1302 	smull	r1, r3, r3, r2
 800093e:	1099      	asrs	r1, r3, #2
 8000940:	17d3      	asrs	r3, r2, #31
 8000942:	1ac9      	subs	r1, r1, r3
 8000944:	460b      	mov	r3, r1
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	440b      	add	r3, r1
 800094a:	005b      	lsls	r3, r3, #1
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	b21b      	sxth	r3, r3
 8000950:	1d38      	adds	r0, r7, #4
 8000952:	4622      	mov	r2, r4
 8000954:	4912      	ldr	r1, [pc, #72]	@ (80009a0 <Plot_GUI_screen_2+0x1b8>)
 8000956:	f011 fba5 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 10, 4, buffer, WHITE, BLACK);
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2200      	movs	r2, #0
 800095e:	9201      	str	r2, [sp, #4]
 8000960:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000964:	9200      	str	r2, [sp, #0]
 8000966:	2204      	movs	r2, #4
 8000968:	210a      	movs	r1, #10
 800096a:	200a      	movs	r0, #10
 800096c:	f002 fe9a 	bl	80036a4 <ILI9488_DrawString>
}
 8000970:	bf00      	nop
 8000972:	373c      	adds	r7, #60	@ 0x3c
 8000974:	46bd      	mov	sp, r7
 8000976:	bd90      	pop	{r4, r7, pc}
 8000978:	08013268 	.word	0x08013268
 800097c:	20000388 	.word	0x20000388
 8000980:	cccccccd 	.word	0xcccccccd
 8000984:	0801326c 	.word	0x0801326c
 8000988:	10624dd3 	.word	0x10624dd3
 800098c:	08013280 	.word	0x08013280
 8000990:	51eb851f 	.word	0x51eb851f
 8000994:	08013294 	.word	0x08013294
 8000998:	080132a8 	.word	0x080132a8
 800099c:	66666667 	.word	0x66666667
 80009a0:	080132b4 	.word	0x080132b4

080009a4 <Plot_GUI_screen_3>:

// screen with cell voltages
void Plot_GUI_screen_3()
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b090      	sub	sp, #64	@ 0x40
 80009a8:	af02      	add	r7, sp, #8
    char buffer[50]; // buffer for strings

    // background color
    // ILI9488_FillScreen(BLUE);
    // draw strings
    sprintf(buffer, "#3");
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	49aa      	ldr	r1, [pc, #680]	@ (8000c58 <Plot_GUI_screen_3+0x2b4>)
 80009ae:	4618      	mov	r0, r3
 80009b0:	f011 fb78 	bl	80120a4 <siprintf>
    ILI9488_DrawString(400, 280, 4, buffer, WHITE, BLUE);
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	221f      	movs	r2, #31
 80009b8:	9201      	str	r2, [sp, #4]
 80009ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009be:	9200      	str	r2, [sp, #0]
 80009c0:	2204      	movs	r2, #4
 80009c2:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80009c6:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80009ca:	f002 fe6b 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "cells [mV]");
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	49a2      	ldr	r1, [pc, #648]	@ (8000c5c <Plot_GUI_screen_3+0x2b8>)
 80009d2:	4618      	mov	r0, r3
 80009d4:	f011 fb66 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 280, 3, buffer, WHITE, BLUE);
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	221f      	movs	r2, #31
 80009dc:	9201      	str	r2, [sp, #4]
 80009de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009e2:	9200      	str	r2, [sp, #0]
 80009e4:	2203      	movs	r2, #3
 80009e6:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80009ea:	200a      	movs	r0, #10
 80009ec:	f002 fe5a 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "01: %04d", BMS_no1.Cell_1_voltage_mV);
 80009f0:	4b9b      	ldr	r3, [pc, #620]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 80009f2:	899b      	ldrh	r3, [r3, #12]
 80009f4:	461a      	mov	r2, r3
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	499a      	ldr	r1, [pc, #616]	@ (8000c64 <Plot_GUI_screen_3+0x2c0>)
 80009fa:	4618      	mov	r0, r3
 80009fc:	f011 fb52 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 240, 3, buffer, WHITE, BLUE);
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	221f      	movs	r2, #31
 8000a04:	9201      	str	r2, [sp, #4]
 8000a06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a0a:	9200      	str	r2, [sp, #0]
 8000a0c:	2203      	movs	r2, #3
 8000a0e:	21f0      	movs	r1, #240	@ 0xf0
 8000a10:	200a      	movs	r0, #10
 8000a12:	f002 fe47 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "02: %04d", BMS_no1.Cell_2_voltage_mV);
 8000a16:	4b92      	ldr	r3, [pc, #584]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000a18:	89db      	ldrh	r3, [r3, #14]
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	4992      	ldr	r1, [pc, #584]	@ (8000c68 <Plot_GUI_screen_3+0x2c4>)
 8000a20:	4618      	mov	r0, r3
 8000a22:	f011 fb3f 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 210, 3, buffer, WHITE, BLUE);
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	221f      	movs	r2, #31
 8000a2a:	9201      	str	r2, [sp, #4]
 8000a2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a30:	9200      	str	r2, [sp, #0]
 8000a32:	2203      	movs	r2, #3
 8000a34:	21d2      	movs	r1, #210	@ 0xd2
 8000a36:	200a      	movs	r0, #10
 8000a38:	f002 fe34 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "03: %04d", BMS_no1.Cell_3_voltage_mV);
 8000a3c:	4b88      	ldr	r3, [pc, #544]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000a3e:	8a1b      	ldrh	r3, [r3, #16]
 8000a40:	461a      	mov	r2, r3
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	4989      	ldr	r1, [pc, #548]	@ (8000c6c <Plot_GUI_screen_3+0x2c8>)
 8000a46:	4618      	mov	r0, r3
 8000a48:	f011 fb2c 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 180, 3, buffer, WHITE, BLUE);
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	221f      	movs	r2, #31
 8000a50:	9201      	str	r2, [sp, #4]
 8000a52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a56:	9200      	str	r2, [sp, #0]
 8000a58:	2203      	movs	r2, #3
 8000a5a:	21b4      	movs	r1, #180	@ 0xb4
 8000a5c:	200a      	movs	r0, #10
 8000a5e:	f002 fe21 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "04: %04d", BMS_no1.Cell_4_voltage_mV);
 8000a62:	4b7f      	ldr	r3, [pc, #508]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000a64:	8a5b      	ldrh	r3, [r3, #18]
 8000a66:	461a      	mov	r2, r3
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	4981      	ldr	r1, [pc, #516]	@ (8000c70 <Plot_GUI_screen_3+0x2cc>)
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f011 fb19 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 150, 3, buffer, WHITE, BLUE);
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	221f      	movs	r2, #31
 8000a76:	9201      	str	r2, [sp, #4]
 8000a78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a7c:	9200      	str	r2, [sp, #0]
 8000a7e:	2203      	movs	r2, #3
 8000a80:	2196      	movs	r1, #150	@ 0x96
 8000a82:	200a      	movs	r0, #10
 8000a84:	f002 fe0e 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "05: %04d", BMS_no1.Cell_5_voltage_mV);
 8000a88:	4b75      	ldr	r3, [pc, #468]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000a8a:	8a9b      	ldrh	r3, [r3, #20]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	4978      	ldr	r1, [pc, #480]	@ (8000c74 <Plot_GUI_screen_3+0x2d0>)
 8000a92:	4618      	mov	r0, r3
 8000a94:	f011 fb06 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 120, 3, buffer, WHITE, BLUE);
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	221f      	movs	r2, #31
 8000a9c:	9201      	str	r2, [sp, #4]
 8000a9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aa2:	9200      	str	r2, [sp, #0]
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	2178      	movs	r1, #120	@ 0x78
 8000aa8:	200a      	movs	r0, #10
 8000aaa:	f002 fdfb 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "06: %04d", BMS_no1.Cell_6_voltage_mV);
 8000aae:	4b6c      	ldr	r3, [pc, #432]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000ab0:	8adb      	ldrh	r3, [r3, #22]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	4970      	ldr	r1, [pc, #448]	@ (8000c78 <Plot_GUI_screen_3+0x2d4>)
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f011 faf3 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 90, 3, buffer, WHITE, BLUE);
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	221f      	movs	r2, #31
 8000ac2:	9201      	str	r2, [sp, #4]
 8000ac4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ac8:	9200      	str	r2, [sp, #0]
 8000aca:	2203      	movs	r2, #3
 8000acc:	215a      	movs	r1, #90	@ 0x5a
 8000ace:	200a      	movs	r0, #10
 8000ad0:	f002 fde8 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "07: %04d", BMS_no1.Cell_7_voltage_mV);
 8000ad4:	4b62      	ldr	r3, [pc, #392]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000ad6:	8b1b      	ldrh	r3, [r3, #24]
 8000ad8:	461a      	mov	r2, r3
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	4967      	ldr	r1, [pc, #412]	@ (8000c7c <Plot_GUI_screen_3+0x2d8>)
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f011 fae0 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 60, 3, buffer, WHITE, BLUE);
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	221f      	movs	r2, #31
 8000ae8:	9201      	str	r2, [sp, #4]
 8000aea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aee:	9200      	str	r2, [sp, #0]
 8000af0:	2203      	movs	r2, #3
 8000af2:	213c      	movs	r1, #60	@ 0x3c
 8000af4:	200a      	movs	r0, #10
 8000af6:	f002 fdd5 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "08: %04d", BMS_no1.Cell_8_voltage_mV);
 8000afa:	4b59      	ldr	r3, [pc, #356]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000afc:	8b5b      	ldrh	r3, [r3, #26]
 8000afe:	461a      	mov	r2, r3
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	495f      	ldr	r1, [pc, #380]	@ (8000c80 <Plot_GUI_screen_3+0x2dc>)
 8000b04:	4618      	mov	r0, r3
 8000b06:	f011 facd 	bl	80120a4 <siprintf>
    ILI9488_DrawString(10, 30, 3, buffer, WHITE, BLUE);
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	221f      	movs	r2, #31
 8000b0e:	9201      	str	r2, [sp, #4]
 8000b10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b14:	9200      	str	r2, [sp, #0]
 8000b16:	2203      	movs	r2, #3
 8000b18:	211e      	movs	r1, #30
 8000b1a:	200a      	movs	r0, #10
 8000b1c:	f002 fdc2 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "09: %04d", BMS_no1.Cell_9_voltage_mV);
 8000b20:	4b4f      	ldr	r3, [pc, #316]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000b22:	8b9b      	ldrh	r3, [r3, #28]
 8000b24:	461a      	mov	r2, r3
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	4956      	ldr	r1, [pc, #344]	@ (8000c84 <Plot_GUI_screen_3+0x2e0>)
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f011 faba 	bl	80120a4 <siprintf>
    ILI9488_DrawString(250, 240, 3, buffer, WHITE, BLUE);
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	221f      	movs	r2, #31
 8000b34:	9201      	str	r2, [sp, #4]
 8000b36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b3a:	9200      	str	r2, [sp, #0]
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	21f0      	movs	r1, #240	@ 0xf0
 8000b40:	20fa      	movs	r0, #250	@ 0xfa
 8000b42:	f002 fdaf 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "10: %04d", BMS_no1.Cell_10_voltage_mV);
 8000b46:	4b46      	ldr	r3, [pc, #280]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000b48:	8bdb      	ldrh	r3, [r3, #30]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	494e      	ldr	r1, [pc, #312]	@ (8000c88 <Plot_GUI_screen_3+0x2e4>)
 8000b50:	4618      	mov	r0, r3
 8000b52:	f011 faa7 	bl	80120a4 <siprintf>
    ILI9488_DrawString(250, 210, 3, buffer, WHITE, BLUE);
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	221f      	movs	r2, #31
 8000b5a:	9201      	str	r2, [sp, #4]
 8000b5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b60:	9200      	str	r2, [sp, #0]
 8000b62:	2203      	movs	r2, #3
 8000b64:	21d2      	movs	r1, #210	@ 0xd2
 8000b66:	20fa      	movs	r0, #250	@ 0xfa
 8000b68:	f002 fd9c 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "11: %04d", BMS_no1.Cell_11_voltage_mV);
 8000b6c:	4b3c      	ldr	r3, [pc, #240]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000b6e:	8c1b      	ldrh	r3, [r3, #32]
 8000b70:	461a      	mov	r2, r3
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	4945      	ldr	r1, [pc, #276]	@ (8000c8c <Plot_GUI_screen_3+0x2e8>)
 8000b76:	4618      	mov	r0, r3
 8000b78:	f011 fa94 	bl	80120a4 <siprintf>
    ILI9488_DrawString(250, 180, 3, buffer, WHITE, BLUE);
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	221f      	movs	r2, #31
 8000b80:	9201      	str	r2, [sp, #4]
 8000b82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b86:	9200      	str	r2, [sp, #0]
 8000b88:	2203      	movs	r2, #3
 8000b8a:	21b4      	movs	r1, #180	@ 0xb4
 8000b8c:	20fa      	movs	r0, #250	@ 0xfa
 8000b8e:	f002 fd89 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "12: %04d", BMS_no1.Cell_12_voltage_mV);
 8000b92:	4b33      	ldr	r3, [pc, #204]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000b94:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000b96:	461a      	mov	r2, r3
 8000b98:	1d3b      	adds	r3, r7, #4
 8000b9a:	493d      	ldr	r1, [pc, #244]	@ (8000c90 <Plot_GUI_screen_3+0x2ec>)
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f011 fa81 	bl	80120a4 <siprintf>
    ILI9488_DrawString(250, 150, 3, buffer, WHITE, BLUE);
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	221f      	movs	r2, #31
 8000ba6:	9201      	str	r2, [sp, #4]
 8000ba8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bac:	9200      	str	r2, [sp, #0]
 8000bae:	2203      	movs	r2, #3
 8000bb0:	2196      	movs	r1, #150	@ 0x96
 8000bb2:	20fa      	movs	r0, #250	@ 0xfa
 8000bb4:	f002 fd76 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "13: %04d", BMS_no1.Cell_13_voltage_mV);
 8000bb8:	4b29      	ldr	r3, [pc, #164]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000bba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	4934      	ldr	r1, [pc, #208]	@ (8000c94 <Plot_GUI_screen_3+0x2f0>)
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f011 fa6e 	bl	80120a4 <siprintf>
    ILI9488_DrawString(250, 120, 3, buffer, WHITE, BLUE);
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	221f      	movs	r2, #31
 8000bcc:	9201      	str	r2, [sp, #4]
 8000bce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bd2:	9200      	str	r2, [sp, #0]
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	2178      	movs	r1, #120	@ 0x78
 8000bd8:	20fa      	movs	r0, #250	@ 0xfa
 8000bda:	f002 fd63 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "14: %04d", BMS_no1.Cell_14_voltage_mV);
 8000bde:	4b20      	ldr	r3, [pc, #128]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000be0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000be2:	461a      	mov	r2, r3
 8000be4:	1d3b      	adds	r3, r7, #4
 8000be6:	492c      	ldr	r1, [pc, #176]	@ (8000c98 <Plot_GUI_screen_3+0x2f4>)
 8000be8:	4618      	mov	r0, r3
 8000bea:	f011 fa5b 	bl	80120a4 <siprintf>
    ILI9488_DrawString(250, 90, 3, buffer, WHITE, BLUE);
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	221f      	movs	r2, #31
 8000bf2:	9201      	str	r2, [sp, #4]
 8000bf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bf8:	9200      	str	r2, [sp, #0]
 8000bfa:	2203      	movs	r2, #3
 8000bfc:	215a      	movs	r1, #90	@ 0x5a
 8000bfe:	20fa      	movs	r0, #250	@ 0xfa
 8000c00:	f002 fd50 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "15: %04d", BMS_no1.Cell_15_voltage_mV);
 8000c04:	4b16      	ldr	r3, [pc, #88]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000c08:	461a      	mov	r2, r3
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	4923      	ldr	r1, [pc, #140]	@ (8000c9c <Plot_GUI_screen_3+0x2f8>)
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f011 fa48 	bl	80120a4 <siprintf>
    ILI9488_DrawString(250, 60, 3, buffer, WHITE, BLUE);
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	221f      	movs	r2, #31
 8000c18:	9201      	str	r2, [sp, #4]
 8000c1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c1e:	9200      	str	r2, [sp, #0]
 8000c20:	2203      	movs	r2, #3
 8000c22:	213c      	movs	r1, #60	@ 0x3c
 8000c24:	20fa      	movs	r0, #250	@ 0xfa
 8000c26:	f002 fd3d 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "16: %04d", BMS_no1.Cell_16_voltage_mV);
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <Plot_GUI_screen_3+0x2bc>)
 8000c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000c2e:	461a      	mov	r2, r3
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	491b      	ldr	r1, [pc, #108]	@ (8000ca0 <Plot_GUI_screen_3+0x2fc>)
 8000c34:	4618      	mov	r0, r3
 8000c36:	f011 fa35 	bl	80120a4 <siprintf>
    ILI9488_DrawString(250, 30, 3, buffer, WHITE, BLUE);
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	221f      	movs	r2, #31
 8000c3e:	9201      	str	r2, [sp, #4]
 8000c40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c44:	9200      	str	r2, [sp, #0]
 8000c46:	2203      	movs	r2, #3
 8000c48:	211e      	movs	r1, #30
 8000c4a:	20fa      	movs	r0, #250	@ 0xfa
 8000c4c:	f002 fd2a 	bl	80036a4 <ILI9488_DrawString>
}
 8000c50:	bf00      	nop
 8000c52:	3738      	adds	r7, #56	@ 0x38
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	080132c4 	.word	0x080132c4
 8000c5c:	080132c8 	.word	0x080132c8
 8000c60:	20000388 	.word	0x20000388
 8000c64:	080132d4 	.word	0x080132d4
 8000c68:	080132e0 	.word	0x080132e0
 8000c6c:	080132ec 	.word	0x080132ec
 8000c70:	080132f8 	.word	0x080132f8
 8000c74:	08013304 	.word	0x08013304
 8000c78:	08013310 	.word	0x08013310
 8000c7c:	0801331c 	.word	0x0801331c
 8000c80:	08013328 	.word	0x08013328
 8000c84:	08013334 	.word	0x08013334
 8000c88:	08013340 	.word	0x08013340
 8000c8c:	0801334c 	.word	0x0801334c
 8000c90:	08013358 	.word	0x08013358
 8000c94:	08013364 	.word	0x08013364
 8000c98:	08013370 	.word	0x08013370
 8000c9c:	0801337c 	.word	0x0801337c
 8000ca0:	08013388 	.word	0x08013388

08000ca4 <Draw_Modern_Button>:
 * @param scale: Text scale
 */
static void Draw_Modern_Button(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
                               const char *text, uint16_t bg_color, uint16_t text_color,
                               uint16_t border_color, uint8_t scale)
{
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b087      	sub	sp, #28
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4604      	mov	r4, r0
 8000cac:	4608      	mov	r0, r1
 8000cae:	4611      	mov	r1, r2
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4623      	mov	r3, r4
 8000cb4:	80fb      	strh	r3, [r7, #6]
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	80bb      	strh	r3, [r7, #4]
 8000cba:	460b      	mov	r3, r1
 8000cbc:	807b      	strh	r3, [r7, #2]
 8000cbe:	4613      	mov	r3, r2
 8000cc0:	803b      	strh	r3, [r7, #0]
    // Draw button background
    ILI9488_FilledRectangle(x1, y1, x2, y2, bg_color);
 8000cc2:	883c      	ldrh	r4, [r7, #0]
 8000cc4:	887a      	ldrh	r2, [r7, #2]
 8000cc6:	88b9      	ldrh	r1, [r7, #4]
 8000cc8:	88f8      	ldrh	r0, [r7, #6]
 8000cca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ccc:	9300      	str	r3, [sp, #0]
 8000cce:	4623      	mov	r3, r4
 8000cd0:	f002 fbea 	bl	80034a8 <ILI9488_FilledRectangle>

    // Calculate text position (centered)
    uint16_t text_x = x1 + ((x2 - x1) / 2) - (strlen(text) * 6 * scale / 2);
 8000cd4:	887a      	ldrh	r2, [r7, #2]
 8000cd6:	88fb      	ldrh	r3, [r7, #6]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	0fda      	lsrs	r2, r3, #31
 8000cdc:	4413      	add	r3, r2
 8000cde:	105b      	asrs	r3, r3, #1
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	88fb      	ldrh	r3, [r7, #6]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	b29c      	uxth	r4, r3
 8000ce8:	6a38      	ldr	r0, [r7, #32]
 8000cea:	f7ff facf 	bl	800028c <strlen>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000cf4:	fb03 f202 	mul.w	r2, r3, r2
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	4413      	add	r3, r2
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	085b      	lsrs	r3, r3, #1
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	1ae3      	subs	r3, r4, r3
 8000d06:	81fb      	strh	r3, [r7, #14]
    uint16_t text_y = y1 + ((y2 - y1) / 2) - (8 * scale / 2);
 8000d08:	883a      	ldrh	r2, [r7, #0]
 8000d0a:	88bb      	ldrh	r3, [r7, #4]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	0fda      	lsrs	r2, r3, #31
 8000d10:	4413      	add	r3, r2
 8000d12:	105b      	asrs	r3, r3, #1
 8000d14:	b29a      	uxth	r2, r3
 8000d16:	88bb      	ldrh	r3, [r7, #4]
 8000d18:	4413      	add	r3, r2
 8000d1a:	b29a      	uxth	r2, r3
 8000d1c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	81bb      	strh	r3, [r7, #12]

    // Draw button text
    ILI9488_DrawString(text_x, text_y, scale, (char *)text, text_color, bg_color);
 8000d2a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000d2e:	89b9      	ldrh	r1, [r7, #12]
 8000d30:	89f8      	ldrh	r0, [r7, #14]
 8000d32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d34:	9301      	str	r3, [sp, #4]
 8000d36:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000d38:	9300      	str	r3, [sp, #0]
 8000d3a:	6a3b      	ldr	r3, [r7, #32]
 8000d3c:	f002 fcb2 	bl	80036a4 <ILI9488_DrawString>
}
 8000d40:	bf00      	nop
 8000d42:	3714      	adds	r7, #20
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd90      	pop	{r4, r7, pc}

08000d48 <GetWeekdayShort>:

static const char *const WEEKDAY_SHORT_NAMES[] = {"Mon", "Tue", "Wed", "Thu", "Fri", "Sat", "Sun"};
static const char *const WEEKDAY_LONG_NAMES[] = {"Monday", "Tuesday", "Wednesday", "Thursday", "Friday", "Saturday", "Sunday"};

static const char *GetWeekdayShort(uint8_t index)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
    if (index < 7)
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	2b06      	cmp	r3, #6
 8000d56:	d804      	bhi.n	8000d62 <GetWeekdayShort+0x1a>
    {
        return WEEKDAY_SHORT_NAMES[index];
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	4a05      	ldr	r2, [pc, #20]	@ (8000d70 <GetWeekdayShort+0x28>)
 8000d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d60:	e000      	b.n	8000d64 <GetWeekdayShort+0x1c>
    }
    return "Day";
 8000d62:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <GetWeekdayShort+0x2c>)
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	08013698 	.word	0x08013698
 8000d74:	080133fc 	.word	0x080133fc

08000d78 <GetWeekdayLong>:

static const char *GetWeekdayLong(uint8_t index)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
    if (index < 7)
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	2b06      	cmp	r3, #6
 8000d86:	d804      	bhi.n	8000d92 <GetWeekdayLong+0x1a>
    {
        return WEEKDAY_LONG_NAMES[index];
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	4a05      	ldr	r2, [pc, #20]	@ (8000da0 <GetWeekdayLong+0x28>)
 8000d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d90:	e000      	b.n	8000d94 <GetWeekdayLong+0x1c>
    }
    return "Any Day";
 8000d92:	4b04      	ldr	r3, [pc, #16]	@ (8000da4 <GetWeekdayLong+0x2c>)
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	080136b4 	.word	0x080136b4
 8000da4:	08013400 	.word	0x08013400

08000da8 <Plot_Touchscreen_Temperature_Screen>:
 * - Knob indicator hint
 */
void Plot_Touchscreen_Temperature_Screen(int16_t temperature,
                                         uint16_t year, uint8_t month, uint8_t day,
                                         uint8_t hour, uint8_t minute, uint8_t second)
{
 8000da8:	b590      	push	{r4, r7, lr}
 8000daa:	b0b1      	sub	sp, #196	@ 0xc4
 8000dac:	af06      	add	r7, sp, #24
 8000dae:	4604      	mov	r4, r0
 8000db0:	4608      	mov	r0, r1
 8000db2:	4611      	mov	r1, r2
 8000db4:	461a      	mov	r2, r3
 8000db6:	4623      	mov	r3, r4
 8000db8:	80fb      	strh	r3, [r7, #6]
 8000dba:	4603      	mov	r3, r0
 8000dbc:	80bb      	strh	r3, [r7, #4]
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	70fb      	strb	r3, [r7, #3]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	70bb      	strb	r3, [r7, #2]
    char buffer[50];

    // Screen dimensions
    const uint16_t SCREEN_WIDTH = 480;
 8000dc6:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000dca:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
    const uint16_t SCREEN_HEIGHT = 320;
 8000dce:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000dd2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
    const uint16_t MARGIN = 15; // Increased for better visual spacing
 8000dd6:	230f      	movs	r3, #15
 8000dd8:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
    const uint16_t HEADER_HEIGHT = 50;
 8000ddc:	2332      	movs	r3, #50	@ 0x32
 8000dde:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    const uint16_t BUTTON_SPACING = 15; // Increased for better button separation
 8000de2:	230f      	movs	r3, #15
 8000de4:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 8000de8:	232d      	movs	r3, #45	@ 0x2d
 8000dea:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 8000dee:	f8b7 20a2 	ldrh.w	r2, [r7, #162]	@ 0xa2
 8000df2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98

    // Clear screen with dark blue background
    ILI9488_FillScreen(NAVY_BLUE);
 8000e04:	200f      	movs	r0, #15
 8000e06:	f002 fb13 	bl	8003430 <ILI9488_FillScreen>

    // ===== HEADER =====
    // Title bar with precise height
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 8000e0a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8000e0e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8000e12:	2113      	movs	r1, #19
 8000e14:	9100      	str	r1, [sp, #0]
 8000e16:	2100      	movs	r1, #0
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f002 fb45 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Temperature Control", WHITE, DARK_BLUE);
 8000e1e:	f8b7 00a0 	ldrh.w	r0, [r7, #160]	@ 0xa0
 8000e22:	2313      	movs	r3, #19
 8000e24:	9301      	str	r3, [sp, #4]
 8000e26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e2a:	9300      	str	r3, [sp, #0]
 8000e2c:	4be1      	ldr	r3, [pc, #900]	@ (80011b4 <Plot_Touchscreen_Temperature_Screen+0x40c>)
 8000e2e:	2202      	movs	r2, #2
 8000e30:	2108      	movs	r1, #8
 8000e32:	f002 fc37 	bl	80036a4 <ILI9488_DrawString>

    // Date display (left side of header)
    sprintf(buffer, "%02d %02d %04d", day, month, year);
 8000e36:	78ba      	ldrb	r2, [r7, #2]
 8000e38:	78f9      	ldrb	r1, [r7, #3]
 8000e3a:	88bb      	ldrh	r3, [r7, #4]
 8000e3c:	f107 000c 	add.w	r0, r7, #12
 8000e40:	9300      	str	r3, [sp, #0]
 8000e42:	460b      	mov	r3, r1
 8000e44:	49dc      	ldr	r1, [pc, #880]	@ (80011b8 <Plot_Touchscreen_Temperature_Screen+0x410>)
 8000e46:	f011 f92d 	bl	80120a4 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 8000e4a:	f107 030c 	add.w	r3, r7, #12
 8000e4e:	f8b7 00a0 	ldrh.w	r0, [r7, #160]	@ 0xa0
 8000e52:	2213      	movs	r2, #19
 8000e54:	9201      	str	r2, [sp, #4]
 8000e56:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8000e5a:	9200      	str	r2, [sp, #0]
 8000e5c:	2202      	movs	r2, #2
 8000e5e:	211e      	movs	r1, #30
 8000e60:	f002 fc20 	bl	80036a4 <ILI9488_DrawString>

    // Time display (right side of header)
    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 8000e64:	f897 20b8 	ldrb.w	r2, [r7, #184]	@ 0xb8
 8000e68:	f897 10bc 	ldrb.w	r1, [r7, #188]	@ 0xbc
 8000e6c:	f897 30c0 	ldrb.w	r3, [r7, #192]	@ 0xc0
 8000e70:	f107 000c 	add.w	r0, r7, #12
 8000e74:	9300      	str	r3, [sp, #0]
 8000e76:	460b      	mov	r3, r1
 8000e78:	49d0      	ldr	r1, [pc, #832]	@ (80011bc <Plot_Touchscreen_Temperature_Screen+0x414>)
 8000e7a:	f011 f913 	bl	80120a4 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 8000e7e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8000e82:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	b29c      	uxth	r4, r3
 8000e8a:	f107 030c 	add.w	r3, r7, #12
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff f9fc 	bl	800028c <strlen>
 8000e94:	4603      	mov	r3, r0
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	461a      	mov	r2, r3
 8000e9a:	0052      	lsls	r2, r2, #1
 8000e9c:	4413      	add	r3, r2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	1ae3      	subs	r3, r4, r3
 8000ea4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 8000ea8:	f107 030c 	add.w	r3, r7, #12
 8000eac:	f8b7 0096 	ldrh.w	r0, [r7, #150]	@ 0x96
 8000eb0:	2213      	movs	r2, #19
 8000eb2:	9201      	str	r2, [sp, #4]
 8000eb4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000eb8:	9200      	str	r2, [sp, #0]
 8000eba:	2202      	movs	r2, #2
 8000ebc:	211e      	movs	r1, #30
 8000ebe:	f002 fbf1 	bl	80036a4 <ILI9488_DrawString>

    // ===== MAIN TEMPERATURE DISPLAY =====
    // Temperature box: left-aligned with margin, leaving space for +/- buttons
    const uint16_t TEMP_BOX_X1 = MARGIN;
 8000ec2:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8000ec6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
    const uint16_t TEMP_BOX_Y1 = HEADER_HEIGHT + MARGIN;
 8000eca:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8000ece:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8000ed2:	4413      	add	r3, r2
 8000ed4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
    const uint16_t TEMP_BOX_WIDTH = 330;  // Adjusted to leave proper space for +/- buttons
 8000ed8:	f44f 73a5 	mov.w	r3, #330	@ 0x14a
 8000edc:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
    const uint16_t TEMP_BOX_HEIGHT = 110; // Adjusted for better proportions
 8000ee0:	236e      	movs	r3, #110	@ 0x6e
 8000ee2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    const uint16_t TEMP_BOX_X2 = TEMP_BOX_X1 + TEMP_BOX_WIDTH;
 8000ee6:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8000eea:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8000eee:	4413      	add	r3, r2
 8000ef0:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
    const uint16_t TEMP_BOX_Y2 = TEMP_BOX_Y1 + TEMP_BOX_HEIGHT;
 8000ef4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8000ef8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8000efc:	4413      	add	r3, r2
 8000efe:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a

    // Background for temperature display
    ILI9488_FilledRectangle(TEMP_BOX_X1, TEMP_BOX_Y1, TEMP_BOX_X2, TEMP_BOX_Y2, BLACK);
 8000f02:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8000f06:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8000f0a:	f8b7 1092 	ldrh.w	r1, [r7, #146]	@ 0x92
 8000f0e:	f8b7 0094 	ldrh.w	r0, [r7, #148]	@ 0x94
 8000f12:	2400      	movs	r4, #0
 8000f14:	9400      	str	r4, [sp, #0]
 8000f16:	f002 fac7 	bl	80034a8 <ILI9488_FilledRectangle>

    // Temperature value (precisely centered in box)
    int16_t temp_whole = temperature / 10;
 8000f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f1e:	4aa8      	ldr	r2, [pc, #672]	@ (80011c0 <Plot_Touchscreen_Temperature_Screen+0x418>)
 8000f20:	fb82 1203 	smull	r1, r2, r2, r3
 8000f24:	1092      	asrs	r2, r2, #2
 8000f26:	17db      	asrs	r3, r3, #31
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int16_t temp_decimal = temperature % 10;
 8000f2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f32:	4ba3      	ldr	r3, [pc, #652]	@ (80011c0 <Plot_Touchscreen_Temperature_Screen+0x418>)
 8000f34:	fb83 1302 	smull	r1, r3, r3, r2
 8000f38:	1099      	asrs	r1, r3, #2
 8000f3a:	17d3      	asrs	r3, r2, #31
 8000f3c:	1ac9      	subs	r1, r1, r3
 8000f3e:	460b      	mov	r3, r1
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	440b      	add	r3, r1
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    if (temp_decimal < 0)
 8000f4c:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	da05      	bge.n	8000f60 <Plot_Touchscreen_Temperature_Screen+0x1b8>
        temp_decimal = -temp_decimal;
 8000f54:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8000f58:	425b      	negs	r3, r3
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

    // Calculate precise center position for temperature text
    sprintf(buffer, "%d", temp_whole);
 8000f60:	f9b7 2088 	ldrsh.w	r2, [r7, #136]	@ 0x88
 8000f64:	f107 030c 	add.w	r3, r7, #12
 8000f68:	4996      	ldr	r1, [pc, #600]	@ (80011c4 <Plot_Touchscreen_Temperature_Screen+0x41c>)
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f011 f89a 	bl	80120a4 <siprintf>
    uint16_t whole_width = strlen(buffer) * 6 * 8;
 8000f70:	f107 030c 	add.w	r3, r7, #12
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff f989 	bl	800028c <strlen>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	461a      	mov	r2, r3
 8000f80:	0052      	lsls	r2, r2, #1
 8000f82:	4413      	add	r3, r2
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    sprintf(buffer, ".%d", temp_decimal);
 8000f8a:	f9b7 20a6 	ldrsh.w	r2, [r7, #166]	@ 0xa6
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	498d      	ldr	r1, [pc, #564]	@ (80011c8 <Plot_Touchscreen_Temperature_Screen+0x420>)
 8000f94:	4618      	mov	r0, r3
 8000f96:	f011 f885 	bl	80120a4 <siprintf>
    uint16_t decimal_width = strlen(buffer) * 6 * 8;
 8000f9a:	f107 030c 	add.w	r3, r7, #12
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff f974 	bl	800028c <strlen>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	461a      	mov	r2, r3
 8000faa:	0052      	lsls	r2, r2, #1
 8000fac:	4413      	add	r3, r2
 8000fae:	011b      	lsls	r3, r3, #4
 8000fb0:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    uint16_t unit_width = 6 * 6 + 25; // "C" + "o" symbol width
 8000fb4:	233d      	movs	r3, #61	@ 0x3d
 8000fb6:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82

    uint16_t total_width = whole_width + decimal_width + unit_width + 10;
 8000fba:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8000fbe:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000fc2:	4413      	add	r3, r2
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000fca:	4413      	add	r3, r2
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	330a      	adds	r3, #10
 8000fd0:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
    uint16_t temp_text_x = TEMP_BOX_X1 + (TEMP_BOX_WIDTH / 2) - (total_width / 2);
 8000fd4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8000fd8:	085b      	lsrs	r3, r3, #1
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8000fe0:	4413      	add	r3, r2
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8000fe8:	085b      	lsrs	r3, r3, #1
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    uint16_t temp_text_y = TEMP_BOX_Y1 + (TEMP_BOX_HEIGHT / 2) - (8 * 8 / 2) - 5;
 8000ff2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8000ff6:	085b      	lsrs	r3, r3, #1
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8000ffe:	4413      	add	r3, r2
 8001000:	b29b      	uxth	r3, r3
 8001002:	3b25      	subs	r3, #37	@ 0x25
 8001004:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c

    sprintf(buffer, "%d", temp_whole);
 8001008:	f9b7 2088 	ldrsh.w	r2, [r7, #136]	@ 0x88
 800100c:	f107 030c 	add.w	r3, r7, #12
 8001010:	496c      	ldr	r1, [pc, #432]	@ (80011c4 <Plot_Touchscreen_Temperature_Screen+0x41c>)
 8001012:	4618      	mov	r0, r3
 8001014:	f011 f846 	bl	80120a4 <siprintf>
    ILI9488_DrawString(temp_text_x, temp_text_y, 8, buffer, WHITE, BLACK);
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	f8b7 107c 	ldrh.w	r1, [r7, #124]	@ 0x7c
 8001020:	f8b7 007e 	ldrh.w	r0, [r7, #126]	@ 0x7e
 8001024:	2200      	movs	r2, #0
 8001026:	9201      	str	r2, [sp, #4]
 8001028:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800102c:	9200      	str	r2, [sp, #0]
 800102e:	2208      	movs	r2, #8
 8001030:	f002 fb38 	bl	80036a4 <ILI9488_DrawString>

    // Decimal point and digit
    sprintf(buffer, ".%d", temp_decimal);
 8001034:	f9b7 20a6 	ldrsh.w	r2, [r7, #166]	@ 0xa6
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	4962      	ldr	r1, [pc, #392]	@ (80011c8 <Plot_Touchscreen_Temperature_Screen+0x420>)
 800103e:	4618      	mov	r0, r3
 8001040:	f011 f830 	bl	80120a4 <siprintf>
    uint16_t decimal_x = temp_text_x + whole_width;
 8001044:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8001048:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800104c:	4413      	add	r3, r2
 800104e:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    ILI9488_DrawString(decimal_x, temp_text_y, 8, buffer, WHITE, BLACK);
 8001052:	f107 030c 	add.w	r3, r7, #12
 8001056:	f8b7 107c 	ldrh.w	r1, [r7, #124]	@ 0x7c
 800105a:	f8b7 007a 	ldrh.w	r0, [r7, #122]	@ 0x7a
 800105e:	2200      	movs	r2, #0
 8001060:	9201      	str	r2, [sp, #4]
 8001062:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001066:	9200      	str	r2, [sp, #0]
 8001068:	2208      	movs	r2, #8
 800106a:	f002 fb1b 	bl	80036a4 <ILI9488_DrawString>

    // Degree symbol and unit
    uint16_t unit_x = decimal_x + decimal_width + 10;
 800106e:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8001072:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8001076:	4413      	add	r3, r2
 8001078:	b29b      	uxth	r3, r3
 800107a:	330a      	adds	r3, #10
 800107c:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    ILI9488_DrawString(unit_x, temp_text_y + 5, 6, "C", WHITE, BLACK);
 8001080:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8001084:	3305      	adds	r3, #5
 8001086:	b299      	uxth	r1, r3
 8001088:	f8b7 0078 	ldrh.w	r0, [r7, #120]	@ 0x78
 800108c:	2300      	movs	r3, #0
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	4b4d      	ldr	r3, [pc, #308]	@ (80011cc <Plot_Touchscreen_Temperature_Screen+0x424>)
 8001098:	2206      	movs	r2, #6
 800109a:	f002 fb03 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(unit_x + 25, temp_text_y + 12, 3, "o", WHITE, BLACK);
 800109e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80010a2:	3319      	adds	r3, #25
 80010a4:	b298      	uxth	r0, r3
 80010a6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80010aa:	330c      	adds	r3, #12
 80010ac:	b299      	uxth	r1, r3
 80010ae:	2300      	movs	r3, #0
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	4b45      	ldr	r3, [pc, #276]	@ (80011d0 <Plot_Touchscreen_Temperature_Screen+0x428>)
 80010ba:	2203      	movs	r2, #3
 80010bc:	f002 faf2 	bl	80036a4 <ILI9488_DrawString>

    // Label below temperature (perfectly centered, with more space from temperature)
    // Calculate bottom of temperature text (degree symbol extends to temp_text_y + 12 + 8*3 = temp_text_y + 36)
    uint16_t temp_bottom_y = temp_text_y + (8 * 8) + 5; // Bottom of main temperature text + degree symbol space
 80010c0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80010c4:	3345      	adds	r3, #69	@ 0x45
 80010c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    uint16_t label_spacing = 20;                        // More space between temperature and label
 80010ca:	2314      	movs	r3, #20
 80010cc:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    sprintf(buffer, "Set Temperature");
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	493f      	ldr	r1, [pc, #252]	@ (80011d4 <Plot_Touchscreen_Temperature_Screen+0x42c>)
 80010d6:	4618      	mov	r0, r3
 80010d8:	f010 ffe4 	bl	80120a4 <siprintf>
    uint16_t label_x = TEMP_BOX_X1 + (TEMP_BOX_WIDTH / 2) - (strlen(buffer) * 6 * 2 / 2);
 80010dc:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80010e0:	085b      	lsrs	r3, r3, #1
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80010e8:	4413      	add	r3, r2
 80010ea:	b29c      	uxth	r4, r3
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff f8cb 	bl	800028c <strlen>
 80010f6:	4602      	mov	r2, r0
 80010f8:	4613      	mov	r3, r2
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	4413      	add	r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	085b      	lsrs	r3, r3, #1
 8001102:	b29b      	uxth	r3, r3
 8001104:	1ae3      	subs	r3, r4, r3
 8001106:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    uint16_t label_y = temp_bottom_y + label_spacing;
 800110a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800110e:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001112:	4413      	add	r3, r2
 8001114:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    ILI9488_DrawString(label_x, label_y, 2, buffer, LIGHT_GRAY, BLACK);
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	f8b7 1070 	ldrh.w	r1, [r7, #112]	@ 0x70
 8001120:	f8b7 0072 	ldrh.w	r0, [r7, #114]	@ 0x72
 8001124:	2200      	movs	r2, #0
 8001126:	9201      	str	r2, [sp, #4]
 8001128:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800112c:	9200      	str	r2, [sp, #0]
 800112e:	2202      	movs	r2, #2
 8001130:	f002 fab8 	bl	80036a4 <ILI9488_DrawString>

    // ===== INCREASE/DECREASE BUTTONS =====
    // Positioned to the right of temperature box with proper spacing, contained within temperature box height
    const uint16_t ADJ_BTN_X1 = TEMP_BOX_X2 + BUTTON_SPACING;
 8001134:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8001138:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800113c:	4413      	add	r3, r2
 800113e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    const uint16_t ADJ_BTN_X2 = SCREEN_WIDTH - MARGIN;
 8001142:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8001146:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    const uint16_t ADJ_BTN_WIDTH = ADJ_BTN_X2 - ADJ_BTN_X1;
 8001150:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001154:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    const uint16_t ADJ_BTN_HEIGHT = 52; // Smaller buttons - equal size for both, fits within temp box
 800115e:	2334      	movs	r3, #52	@ 0x34
 8001160:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    const uint16_t ADJ_BTN_SPACING = 8; // Spacing between + and - buttons
 8001164:	2308      	movs	r3, #8
 8001166:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    const uint16_t ADJ_BTN_TOTAL_HEIGHT = (ADJ_BTN_HEIGHT * 2) + ADJ_BTN_SPACING;
 800116a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	b29a      	uxth	r2, r3
 8001172:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001176:	4413      	add	r3, r2
 8001178:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    // Ensure buttons fit within temperature box height and don't affect other elements
    const uint16_t ADJ_BTN_START_Y = TEMP_BOX_Y1 + (TEMP_BOX_HEIGHT / 2) - (ADJ_BTN_TOTAL_HEIGHT / 2);
 800117c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001180:	085b      	lsrs	r3, r3, #1
 8001182:	b29a      	uxth	r2, r3
 8001184:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8001188:	4413      	add	r3, r2
 800118a:	b29a      	uxth	r2, r3
 800118c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001190:	085b      	lsrs	r3, r3, #1
 8001192:	b29b      	uxth	r3, r3
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // Increase button (top) - smaller, equal size, centered with temperature box
    uint16_t inc_btn_y1 = ADJ_BTN_START_Y;
 800119a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800119e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    uint16_t inc_btn_y2 = inc_btn_y1 + ADJ_BTN_HEIGHT;
 80011a2:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 80011a6:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80011aa:	4413      	add	r3, r2
 80011ac:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80011b0:	e012      	b.n	80011d8 <Plot_Touchscreen_Temperature_Screen+0x430>
 80011b2:	bf00      	nop
 80011b4:	08013408 	.word	0x08013408
 80011b8:	0801341c 	.word	0x0801341c
 80011bc:	0801342c 	.word	0x0801342c
 80011c0:	66666667 	.word	0x66666667
 80011c4:	0801343c 	.word	0x0801343c
 80011c8:	08013440 	.word	0x08013440
 80011cc:	08013444 	.word	0x08013444
 80011d0:	08013448 	.word	0x08013448
 80011d4:	0801344c 	.word	0x0801344c
    Draw_Modern_Button(ADJ_BTN_X1, inc_btn_y1, ADJ_BTN_X2, inc_btn_y2,
 80011d8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80011dc:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80011e0:	f8b7 1060 	ldrh.w	r1, [r7, #96]	@ 0x60
 80011e4:	f8b7 006e 	ldrh.w	r0, [r7, #110]	@ 0x6e
 80011e8:	2405      	movs	r4, #5
 80011ea:	9404      	str	r4, [sp, #16]
 80011ec:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80011f0:	9403      	str	r4, [sp, #12]
 80011f2:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80011f6:	9402      	str	r4, [sp, #8]
 80011f8:	f248 4410 	movw	r4, #33808	@ 0x8410
 80011fc:	9401      	str	r4, [sp, #4]
 80011fe:	4c91      	ldr	r4, [pc, #580]	@ (8001444 <Plot_Touchscreen_Temperature_Screen+0x69c>)
 8001200:	9400      	str	r4, [sp, #0]
 8001202:	f7ff fd4f 	bl	8000ca4 <Draw_Modern_Button>
                       "+", GRAY, WHITE, LIGHT_GRAY, 5);

    // Decrease button (bottom) - smaller, equal size, centered with temperature box
    uint16_t dec_btn_y1 = inc_btn_y2 + ADJ_BTN_SPACING;
 8001206:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 800120a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800120e:	4413      	add	r3, r2
 8001210:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t dec_btn_y2 = dec_btn_y1 + ADJ_BTN_HEIGHT;
 8001214:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8001218:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800121c:	4413      	add	r3, r2
 800121e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    Draw_Modern_Button(ADJ_BTN_X1, dec_btn_y1, ADJ_BTN_X2, dec_btn_y2,
 8001222:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001226:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800122a:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 800122e:	f8b7 006e 	ldrh.w	r0, [r7, #110]	@ 0x6e
 8001232:	2405      	movs	r4, #5
 8001234:	9404      	str	r4, [sp, #16]
 8001236:	f24c 6418 	movw	r4, #50712	@ 0xc618
 800123a:	9403      	str	r4, [sp, #12]
 800123c:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001240:	9402      	str	r4, [sp, #8]
 8001242:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001246:	9401      	str	r4, [sp, #4]
 8001248:	4c7f      	ldr	r4, [pc, #508]	@ (8001448 <Plot_Touchscreen_Temperature_Screen+0x6a0>)
 800124a:	9400      	str	r4, [sp, #0]
 800124c:	f7ff fd2a 	bl	8000ca4 <Draw_Modern_Button>
                       "-", GRAY, WHITE, LIGHT_GRAY, 5);

    // ===== KNOB INDICATOR =====
    // Positioned below temperature box with proper spacing and visible logo
    uint16_t knob_y = TEMP_BOX_Y2 + 40; // Increased spacing from temperature box
 8001250:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8001254:	3328      	adds	r3, #40	@ 0x28
 8001256:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    uint16_t knob_icon_x = MARGIN;
 800125a:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 800125e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t knob_icon_y = knob_y + 8; // Center icon with text
 8001262:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001266:	3308      	adds	r3, #8
 8001268:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    uint16_t knob_icon_radius = 12;
 800126c:	230c      	movs	r3, #12
 800126e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

    // Draw knob icon (circle representing rotary encoder)
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius, 2, WHITE);
 8001272:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001276:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800127a:	18d0      	adds	r0, r2, r3
 800127c:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 8001280:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001284:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2302      	movs	r3, #2
 800128c:	f002 fb0a 	bl	80038a4 <ILI9488_drawCircleOutline>
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius - 4, 1, LIGHT_GRAY);
 8001290:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001294:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001298:	18d0      	adds	r0, r2, r3
 800129a:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 800129e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80012a2:	1f1a      	subs	r2, r3, #4
 80012a4:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	2301      	movs	r3, #1
 80012ac:	f002 fafa 	bl	80038a4 <ILI9488_drawCircleOutline>
    // Draw center dot
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 80012b0:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80012b4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80012b8:	4413      	add	r3, r2
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	3b02      	subs	r3, #2
 80012be:	b298      	uxth	r0, r3
 80012c0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80012c4:	3b02      	subs	r3, #2
 80012c6:	b299      	uxth	r1, r3
                            knob_icon_x + knob_icon_radius + 2, knob_icon_y + 2, WHITE);
 80012c8:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80012cc:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80012d0:	4413      	add	r3, r2
 80012d2:	b29b      	uxth	r3, r3
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 80012d4:	3302      	adds	r3, #2
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80012dc:	3302      	adds	r3, #2
 80012de:	b29b      	uxth	r3, r3
 80012e0:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80012e4:	9400      	str	r4, [sp, #0]
 80012e6:	f002 f8df 	bl	80034a8 <ILI9488_FilledRectangle>

    // Draw text next to icon (more visible)
    uint16_t knob_text_x = knob_icon_x + (knob_icon_radius * 2) + 10;
 80012ea:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80012f6:	4413      	add	r3, r2
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	330a      	adds	r3, #10
 80012fc:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    ILI9488_DrawString(knob_text_x, knob_y, 2, "Use knob to adjust temperature", WHITE, NAVY_BLUE);
 8001300:	f8b7 1058 	ldrh.w	r1, [r7, #88]	@ 0x58
 8001304:	f8b7 0050 	ldrh.w	r0, [r7, #80]	@ 0x50
 8001308:	230f      	movs	r3, #15
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	4b4e      	ldr	r3, [pc, #312]	@ (800144c <Plot_Touchscreen_Temperature_Screen+0x6a4>)
 8001314:	2202      	movs	r2, #2
 8001316:	f002 f9c5 	bl	80036a4 <ILI9488_DrawString>

    // ===== BOTTOM BUTTON ROW =====
    // Three buttons: Schedule (navigate to Schedule screen), On/Off (toggle system), Reset (functionality)
    const uint16_t BOTTOM_BUTTON_WIDTH = 140;
 800131a:	238c      	movs	r3, #140	@ 0x8c
 800131c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 3) + (BUTTON_SPACING * 2);
 8001320:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001324:	461a      	mov	r2, r3
 8001326:	0052      	lsls	r2, r2, #1
 8001328:	4413      	add	r3, r2
 800132a:	b29a      	uxth	r2, r3
 800132c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	b29b      	uxth	r3, r3
 8001334:	4413      	add	r3, r2
 8001336:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2; // Centered
 800133a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800133e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	0fda      	lsrs	r2, r3, #31
 8001346:	4413      	add	r3, r2
 8001348:	105b      	asrs	r3, r3, #1
 800134a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    // Schedule button (left) - navigates to Schedule Screen
    uint16_t sched_btn_x1 = BOTTOM_START_X;
 800134e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001352:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    uint16_t sched_btn_x2 = sched_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8001356:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800135a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800135e:	4413      	add	r3, r2
 8001360:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    Draw_Modern_Button(sched_btn_x1, BOTTOM_BUTTON_Y, sched_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001364:	f8b7 2098 	ldrh.w	r2, [r7, #152]	@ 0x98
 8001368:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 800136c:	4413      	add	r3, r2
 800136e:	b29b      	uxth	r3, r3
 8001370:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001374:	f8b7 1098 	ldrh.w	r1, [r7, #152]	@ 0x98
 8001378:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 800137c:	2403      	movs	r4, #3
 800137e:	9404      	str	r4, [sp, #16]
 8001380:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001384:	9403      	str	r4, [sp, #12]
 8001386:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800138a:	9402      	str	r4, [sp, #8]
 800138c:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001390:	9401      	str	r4, [sp, #4]
 8001392:	4c2f      	ldr	r4, [pc, #188]	@ (8001450 <Plot_Touchscreen_Temperature_Screen+0x6a8>)
 8001394:	9400      	str	r4, [sp, #0]
 8001396:	f7ff fc85 	bl	8000ca4 <Draw_Modern_Button>
                       "Schedule", GRAY, WHITE, LIGHT_GRAY, 3);

    // On/Off button (center) - toggles temperature control system
    uint16_t onoff_btn_x1 = sched_btn_x2 + BUTTON_SPACING;
 800139a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800139e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80013a2:	4413      	add	r3, r2
 80013a4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    uint16_t onoff_btn_x2 = onoff_btn_x1 + BOTTOM_BUTTON_WIDTH;
 80013a8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80013ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80013b0:	4413      	add	r3, r2
 80013b2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    Draw_Modern_Button(onoff_btn_x1, BOTTOM_BUTTON_Y, onoff_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 80013b6:	f8b7 2098 	ldrh.w	r2, [r7, #152]	@ 0x98
 80013ba:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 80013be:	4413      	add	r3, r2
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80013c6:	f8b7 1098 	ldrh.w	r1, [r7, #152]	@ 0x98
 80013ca:	f8b7 0044 	ldrh.w	r0, [r7, #68]	@ 0x44
 80013ce:	2403      	movs	r4, #3
 80013d0:	9404      	str	r4, [sp, #16]
 80013d2:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80013d6:	9403      	str	r4, [sp, #12]
 80013d8:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80013dc:	9402      	str	r4, [sp, #8]
 80013de:	f248 4410 	movw	r4, #33808	@ 0x8410
 80013e2:	9401      	str	r4, [sp, #4]
 80013e4:	4c1b      	ldr	r4, [pc, #108]	@ (8001454 <Plot_Touchscreen_Temperature_Screen+0x6ac>)
 80013e6:	9400      	str	r4, [sp, #0]
 80013e8:	f7ff fc5c 	bl	8000ca4 <Draw_Modern_Button>
                       "On/Off", GRAY, WHITE, LIGHT_GRAY, 3);

    // Reset button (right) - functionality button
    uint16_t reset_btn_x1 = onoff_btn_x2 + BUTTON_SPACING;
 80013ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80013f0:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80013f4:	4413      	add	r3, r2
 80013f6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    uint16_t reset_btn_x2 = reset_btn_x1 + BOTTOM_BUTTON_WIDTH;
 80013fa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80013fe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001402:	4413      	add	r3, r2
 8001404:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    Draw_Modern_Button(reset_btn_x1, BOTTOM_BUTTON_Y, reset_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001406:	f8b7 2098 	ldrh.w	r2, [r7, #152]	@ 0x98
 800140a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 800140e:	4413      	add	r3, r2
 8001410:	b29b      	uxth	r3, r3
 8001412:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001414:	f8b7 1098 	ldrh.w	r1, [r7, #152]	@ 0x98
 8001418:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 800141c:	2403      	movs	r4, #3
 800141e:	9404      	str	r4, [sp, #16]
 8001420:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001424:	9403      	str	r4, [sp, #12]
 8001426:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800142a:	9402      	str	r4, [sp, #8]
 800142c:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001430:	9401      	str	r4, [sp, #4]
 8001432:	4c09      	ldr	r4, [pc, #36]	@ (8001458 <Plot_Touchscreen_Temperature_Screen+0x6b0>)
 8001434:	9400      	str	r4, [sp, #0]
 8001436:	f7ff fc35 	bl	8000ca4 <Draw_Modern_Button>
                       "Reset", GRAY, WHITE, LIGHT_GRAY, 3);
}
 800143a:	bf00      	nop
 800143c:	37ac      	adds	r7, #172	@ 0xac
 800143e:	46bd      	mov	sp, r7
 8001440:	bd90      	pop	{r4, r7, pc}
 8001442:	bf00      	nop
 8001444:	0801345c 	.word	0x0801345c
 8001448:	08013460 	.word	0x08013460
 800144c:	08013464 	.word	0x08013464
 8001450:	08013484 	.word	0x08013484
 8001454:	08013490 	.word	0x08013490
 8001458:	08013498 	.word	0x08013498

0800145c <Plot_Touchscreen_Schedule_Screen>:
 * - List of scheduled temperature changes
 * - Back button to return to temperature screen
 */
void Plot_Touchscreen_Schedule_Screen(uint16_t year, uint8_t month, uint8_t day,
                                      uint8_t hour, uint8_t minute, uint8_t second)
{
 800145c:	b590      	push	{r4, r7, lr}
 800145e:	b0a9      	sub	sp, #164	@ 0xa4
 8001460:	af06      	add	r7, sp, #24
 8001462:	4604      	mov	r4, r0
 8001464:	4608      	mov	r0, r1
 8001466:	4611      	mov	r1, r2
 8001468:	461a      	mov	r2, r3
 800146a:	4623      	mov	r3, r4
 800146c:	80fb      	strh	r3, [r7, #6]
 800146e:	4603      	mov	r3, r0
 8001470:	717b      	strb	r3, [r7, #5]
 8001472:	460b      	mov	r3, r1
 8001474:	713b      	strb	r3, [r7, #4]
 8001476:	4613      	mov	r3, r2
 8001478:	70fb      	strb	r3, [r7, #3]
    char buffer[50];

    // Screen dimensions (matching temperature screen)
    const uint16_t SCREEN_WIDTH = 480;
 800147a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800147e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    const uint16_t SCREEN_HEIGHT = 320;
 8001482:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001486:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    const uint16_t MARGIN = 15;
 800148a:	230f      	movs	r3, #15
 800148c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
    const uint16_t HEADER_HEIGHT = 50;
 8001490:	2332      	movs	r3, #50	@ 0x32
 8001492:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
    const uint16_t BUTTON_SPACING = 15;
 8001496:	230f      	movs	r3, #15
 8001498:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 800149c:	232d      	movs	r3, #45	@ 0x2d
 800149e:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 80014a2:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 80014a6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a

    // Clear screen with dark blue background
    ILI9488_FillScreen(NAVY_BLUE);
 80014b8:	200f      	movs	r0, #15
 80014ba:	f001 ffb9 	bl	8003430 <ILI9488_FillScreen>

    // ===== HEADER =====
    // Title bar with precise height (matching temperature screen)
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 80014be:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80014c2:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 80014c6:	2113      	movs	r1, #19
 80014c8:	9100      	str	r1, [sp, #0]
 80014ca:	2100      	movs	r1, #0
 80014cc:	2000      	movs	r0, #0
 80014ce:	f001 ffeb 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Temperature Schedule", WHITE, DARK_BLUE);
 80014d2:	f8b7 0082 	ldrh.w	r0, [r7, #130]	@ 0x82
 80014d6:	2313      	movs	r3, #19
 80014d8:	9301      	str	r3, [sp, #4]
 80014da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014de:	9300      	str	r3, [sp, #0]
 80014e0:	4bdc      	ldr	r3, [pc, #880]	@ (8001854 <Plot_Touchscreen_Schedule_Screen+0x3f8>)
 80014e2:	2202      	movs	r2, #2
 80014e4:	2108      	movs	r1, #8
 80014e6:	f002 f8dd 	bl	80036a4 <ILI9488_DrawString>

    // Date display (left side of header)
    sprintf(buffer, "%02d %02d %04d", day, month, year);
 80014ea:	793a      	ldrb	r2, [r7, #4]
 80014ec:	7979      	ldrb	r1, [r7, #5]
 80014ee:	88fb      	ldrh	r3, [r7, #6]
 80014f0:	f107 0008 	add.w	r0, r7, #8
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	460b      	mov	r3, r1
 80014f8:	49d7      	ldr	r1, [pc, #860]	@ (8001858 <Plot_Touchscreen_Schedule_Screen+0x3fc>)
 80014fa:	f010 fdd3 	bl	80120a4 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 80014fe:	f107 0308 	add.w	r3, r7, #8
 8001502:	f8b7 0082 	ldrh.w	r0, [r7, #130]	@ 0x82
 8001506:	2213      	movs	r2, #19
 8001508:	9201      	str	r2, [sp, #4]
 800150a:	f24c 6218 	movw	r2, #50712	@ 0xc618
 800150e:	9200      	str	r2, [sp, #0]
 8001510:	2202      	movs	r2, #2
 8001512:	211e      	movs	r1, #30
 8001514:	f002 f8c6 	bl	80036a4 <ILI9488_DrawString>

    // Time display (right side of header)
    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 8001518:	78fa      	ldrb	r2, [r7, #3]
 800151a:	f897 1098 	ldrb.w	r1, [r7, #152]	@ 0x98
 800151e:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 8001522:	f107 0008 	add.w	r0, r7, #8
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	460b      	mov	r3, r1
 800152a:	49cc      	ldr	r1, [pc, #816]	@ (800185c <Plot_Touchscreen_Schedule_Screen+0x400>)
 800152c:	f010 fdba 	bl	80120a4 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 8001530:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8001534:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	b29c      	uxth	r4, r3
 800153c:	f107 0308 	add.w	r3, r7, #8
 8001540:	4618      	mov	r0, r3
 8001542:	f7fe fea3 	bl	800028c <strlen>
 8001546:	4603      	mov	r3, r0
 8001548:	b29b      	uxth	r3, r3
 800154a:	461a      	mov	r2, r3
 800154c:	0052      	lsls	r2, r2, #1
 800154e:	4413      	add	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	b29b      	uxth	r3, r3
 8001554:	1ae3      	subs	r3, r4, r3
 8001556:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	f8b7 0078 	ldrh.w	r0, [r7, #120]	@ 0x78
 8001562:	2213      	movs	r2, #19
 8001564:	9201      	str	r2, [sp, #4]
 8001566:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800156a:	9200      	str	r2, [sp, #0]
 800156c:	2202      	movs	r2, #2
 800156e:	211e      	movs	r1, #30
 8001570:	f002 f898 	bl	80036a4 <ILI9488_DrawString>

    // ===== SCHEDULE LIST =====
    // Schedule entries displayed as boxes in 2 columns (smaller elements)
    uint16_t list_y_start = HEADER_HEIGHT + MARGIN + 5;
 8001574:	f8b7 2080 	ldrh.w	r2, [r7, #128]	@ 0x80
 8001578:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800157c:	4413      	add	r3, r2
 800157e:	b29b      	uxth	r3, r3
 8001580:	3305      	adds	r3, #5
 8001582:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    uint16_t box_spacing = 12; // Reduced spacing between boxes
 8001586:	230c      	movs	r3, #12
 8001588:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    uint16_t box_height = 70;  // Smaller boxes
 800158c:	2346      	movs	r3, #70	@ 0x46
 800158e:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    uint16_t box_padding = 12; // Reduced internal padding
 8001592:	230c      	movs	r3, #12
 8001594:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    uint16_t available_width = SCREEN_WIDTH - (MARGIN * 2);
 8001598:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	b29b      	uxth	r3, r3
 80015a0:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t box_width = (available_width - box_spacing) / 2; // Two boxes per row
 80015aa:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 80015ae:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	0fda      	lsrs	r2, r3, #31
 80015b6:	4413      	add	r3, r2
 80015b8:	105b      	asrs	r3, r3, #1
 80015ba:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Row 1: Entry 1 (left) and Entry 2 (right)
    uint16_t row1_y = list_y_start;
 80015be:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80015c2:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

    // Schedule entry 1 (left box)
    uint16_t box1_x1 = MARGIN;
 80015c6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80015ca:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    uint16_t box1_x2 = box1_x1 + box_width;
 80015ce:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 80015d2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80015d6:	4413      	add	r3, r2
 80015d8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    uint16_t box1_y1 = row1_y;
 80015dc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80015e0:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    uint16_t box1_y2 = box1_y1 + box_height;
 80015e4:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 80015e8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80015ec:	4413      	add	r3, r2
 80015ee:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    ILI9488_FilledRectangle(box1_x1, box1_y1, box1_x2, box1_y2, GRAY);
 80015f2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80015f6:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80015fa:	f8b7 1064 	ldrh.w	r1, [r7, #100]	@ 0x64
 80015fe:	f8b7 0068 	ldrh.w	r0, [r7, #104]	@ 0x68
 8001602:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001606:	9400      	str	r4, [sp, #0]
 8001608:	f001 ff4e 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(box1_x1 + box_padding, box1_y1 + 15, 2.5, "09:00", WHITE, GRAY);
 800160c:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 8001610:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001614:	4413      	add	r3, r2
 8001616:	b298      	uxth	r0, r3
 8001618:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800161c:	330f      	adds	r3, #15
 800161e:	b299      	uxth	r1, r3
 8001620:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001624:	9301      	str	r3, [sp, #4]
 8001626:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	4b8c      	ldr	r3, [pc, #560]	@ (8001860 <Plot_Touchscreen_Schedule_Screen+0x404>)
 800162e:	2202      	movs	r2, #2
 8001630:	f002 f838 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(box1_x1 + box_padding, box1_y1 + 32, 2.5, "->", LIGHT_GRAY, GRAY);
 8001634:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 8001638:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800163c:	4413      	add	r3, r2
 800163e:	b298      	uxth	r0, r3
 8001640:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001644:	3320      	adds	r3, #32
 8001646:	b299      	uxth	r1, r3
 8001648:	f248 4310 	movw	r3, #33808	@ 0x8410
 800164c:	9301      	str	r3, [sp, #4]
 800164e:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	4b83      	ldr	r3, [pc, #524]	@ (8001864 <Plot_Touchscreen_Schedule_Screen+0x408>)
 8001656:	2202      	movs	r2, #2
 8001658:	f002 f824 	bl	80036a4 <ILI9488_DrawString>
    sprintf(buffer, "%d.%d C", 22, 0);
 800165c:	f107 0008 	add.w	r0, r7, #8
 8001660:	2300      	movs	r3, #0
 8001662:	2216      	movs	r2, #22
 8001664:	4980      	ldr	r1, [pc, #512]	@ (8001868 <Plot_Touchscreen_Schedule_Screen+0x40c>)
 8001666:	f010 fd1d 	bl	80120a4 <siprintf>
    ILI9488_DrawString(box1_x1 + box_padding, box1_y1 + 50, 2.5, buffer, WHITE, GRAY);
 800166a:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 800166e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001672:	4413      	add	r3, r2
 8001674:	b298      	uxth	r0, r3
 8001676:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800167a:	3332      	adds	r3, #50	@ 0x32
 800167c:	b299      	uxth	r1, r3
 800167e:	f107 0308 	add.w	r3, r7, #8
 8001682:	f248 4210 	movw	r2, #33808	@ 0x8410
 8001686:	9201      	str	r2, [sp, #4]
 8001688:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800168c:	9200      	str	r2, [sp, #0]
 800168e:	2202      	movs	r2, #2
 8001690:	f002 f808 	bl	80036a4 <ILI9488_DrawString>

    // Schedule entry 2 (right box)
    uint16_t box2_x1 = box1_x2 + box_spacing;
 8001694:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8001698:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800169c:	4413      	add	r3, r2
 800169e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    uint16_t box2_x2 = box2_x1 + box_width;
 80016a2:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 80016a6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80016aa:	4413      	add	r3, r2
 80016ac:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint16_t box2_y1 = row1_y;
 80016b0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80016b4:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t box2_y2 = box2_y1 + box_height;
 80016b8:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80016bc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80016c0:	4413      	add	r3, r2
 80016c2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    ILI9488_FilledRectangle(box2_x1, box2_y1, box2_x2, box2_y2, GRAY);
 80016c6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80016ca:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 80016ce:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 80016d2:	f8b7 0060 	ldrh.w	r0, [r7, #96]	@ 0x60
 80016d6:	f248 4410 	movw	r4, #33808	@ 0x8410
 80016da:	9400      	str	r4, [sp, #0]
 80016dc:	f001 fee4 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(box2_x1 + box_padding, box2_y1 + 15, 2.5, "12:00", WHITE, GRAY);
 80016e0:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 80016e4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80016e8:	4413      	add	r3, r2
 80016ea:	b298      	uxth	r0, r3
 80016ec:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80016f0:	330f      	adds	r3, #15
 80016f2:	b299      	uxth	r1, r3
 80016f4:	f248 4310 	movw	r3, #33808	@ 0x8410
 80016f8:	9301      	str	r3, [sp, #4]
 80016fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	4b5a      	ldr	r3, [pc, #360]	@ (800186c <Plot_Touchscreen_Schedule_Screen+0x410>)
 8001702:	2202      	movs	r2, #2
 8001704:	f001 ffce 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(box2_x1 + box_padding, box2_y1 + 32, 2.5, "->", LIGHT_GRAY, GRAY);
 8001708:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 800170c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001710:	4413      	add	r3, r2
 8001712:	b298      	uxth	r0, r3
 8001714:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8001718:	3320      	adds	r3, #32
 800171a:	b299      	uxth	r1, r3
 800171c:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001720:	9301      	str	r3, [sp, #4]
 8001722:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	4b4e      	ldr	r3, [pc, #312]	@ (8001864 <Plot_Touchscreen_Schedule_Screen+0x408>)
 800172a:	2202      	movs	r2, #2
 800172c:	f001 ffba 	bl	80036a4 <ILI9488_DrawString>
    sprintf(buffer, "%d.%d C", 24, 5);
 8001730:	f107 0008 	add.w	r0, r7, #8
 8001734:	2305      	movs	r3, #5
 8001736:	2218      	movs	r2, #24
 8001738:	494b      	ldr	r1, [pc, #300]	@ (8001868 <Plot_Touchscreen_Schedule_Screen+0x40c>)
 800173a:	f010 fcb3 	bl	80120a4 <siprintf>
    ILI9488_DrawString(box2_x1 + box_padding, box2_y1 + 50, 2.5, buffer, WHITE, GRAY);
 800173e:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8001742:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001746:	4413      	add	r3, r2
 8001748:	b298      	uxth	r0, r3
 800174a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800174e:	3332      	adds	r3, #50	@ 0x32
 8001750:	b299      	uxth	r1, r3
 8001752:	f107 0308 	add.w	r3, r7, #8
 8001756:	f248 4210 	movw	r2, #33808	@ 0x8410
 800175a:	9201      	str	r2, [sp, #4]
 800175c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001760:	9200      	str	r2, [sp, #0]
 8001762:	2202      	movs	r2, #2
 8001764:	f001 ff9e 	bl	80036a4 <ILI9488_DrawString>

    // Row 2: Entry 3 (left) and Entry 4 (right)
    uint16_t row2_y = row1_y + box_height + box_spacing;
 8001768:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 800176c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001770:	4413      	add	r3, r2
 8001772:	b29a      	uxth	r2, r3
 8001774:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001778:	4413      	add	r3, r2
 800177a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58

    // Schedule entry 3 (left box)
    uint16_t box3_x1 = MARGIN;
 800177e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8001782:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t box3_x2 = box3_x1 + box_width;
 8001786:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800178a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800178e:	4413      	add	r3, r2
 8001790:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    uint16_t box3_y1 = row2_y;
 8001794:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001798:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint16_t box3_y2 = box3_y1 + box_height;
 800179c:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 80017a0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80017a4:	4413      	add	r3, r2
 80017a6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    ILI9488_FilledRectangle(box3_x1, box3_y1, box3_x2, box3_y2, GRAY);
 80017aa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80017ae:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80017b2:	f8b7 1052 	ldrh.w	r1, [r7, #82]	@ 0x52
 80017b6:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 80017ba:	f248 4410 	movw	r4, #33808	@ 0x8410
 80017be:	9400      	str	r4, [sp, #0]
 80017c0:	f001 fe72 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(box3_x1 + box_padding, box3_y1 + 15, 2.5, "18:00", WHITE, GRAY);
 80017c4:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80017c8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80017cc:	4413      	add	r3, r2
 80017ce:	b298      	uxth	r0, r3
 80017d0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80017d4:	330f      	adds	r3, #15
 80017d6:	b299      	uxth	r1, r3
 80017d8:	f248 4310 	movw	r3, #33808	@ 0x8410
 80017dc:	9301      	str	r3, [sp, #4]
 80017de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	4b22      	ldr	r3, [pc, #136]	@ (8001870 <Plot_Touchscreen_Schedule_Screen+0x414>)
 80017e6:	2202      	movs	r2, #2
 80017e8:	f001 ff5c 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(box3_x1 + box_padding, box3_y1 + 32, 2.5, "->", LIGHT_GRAY, GRAY);
 80017ec:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80017f0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80017f4:	4413      	add	r3, r2
 80017f6:	b298      	uxth	r0, r3
 80017f8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80017fc:	3320      	adds	r3, #32
 80017fe:	b299      	uxth	r1, r3
 8001800:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001804:	9301      	str	r3, [sp, #4]
 8001806:	f24c 6318 	movw	r3, #50712	@ 0xc618
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <Plot_Touchscreen_Schedule_Screen+0x408>)
 800180e:	2202      	movs	r2, #2
 8001810:	f001 ff48 	bl	80036a4 <ILI9488_DrawString>
    sprintf(buffer, "%d.%d C", 20, 0);
 8001814:	f107 0008 	add.w	r0, r7, #8
 8001818:	2300      	movs	r3, #0
 800181a:	2214      	movs	r2, #20
 800181c:	4912      	ldr	r1, [pc, #72]	@ (8001868 <Plot_Touchscreen_Schedule_Screen+0x40c>)
 800181e:	f010 fc41 	bl	80120a4 <siprintf>
    ILI9488_DrawString(box3_x1 + box_padding, box3_y1 + 50, 2.5, buffer, WHITE, GRAY);
 8001822:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001826:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800182a:	4413      	add	r3, r2
 800182c:	b298      	uxth	r0, r3
 800182e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001832:	3332      	adds	r3, #50	@ 0x32
 8001834:	b299      	uxth	r1, r3
 8001836:	f107 0308 	add.w	r3, r7, #8
 800183a:	f248 4210 	movw	r2, #33808	@ 0x8410
 800183e:	9201      	str	r2, [sp, #4]
 8001840:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001844:	9200      	str	r2, [sp, #0]
 8001846:	2202      	movs	r2, #2
 8001848:	f001 ff2c 	bl	80036a4 <ILI9488_DrawString>

    // Schedule entry 4 (right box)
    uint16_t box4_x1 = box3_x2 + box_spacing;
 800184c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8001850:	e010      	b.n	8001874 <Plot_Touchscreen_Schedule_Screen+0x418>
 8001852:	bf00      	nop
 8001854:	080134a0 	.word	0x080134a0
 8001858:	0801341c 	.word	0x0801341c
 800185c:	0801342c 	.word	0x0801342c
 8001860:	080134b8 	.word	0x080134b8
 8001864:	080134c0 	.word	0x080134c0
 8001868:	080134c4 	.word	0x080134c4
 800186c:	080134cc 	.word	0x080134cc
 8001870:	080134d4 	.word	0x080134d4
 8001874:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001878:	4413      	add	r3, r2
 800187a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t box4_x2 = box4_x1 + box_width;
 800187e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001882:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001886:	4413      	add	r3, r2
 8001888:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t box4_y1 = row2_y;
 800188c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001890:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    uint16_t box4_y2 = box4_y1 + box_height;
 8001894:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001898:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800189c:	4413      	add	r3, r2
 800189e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    ILI9488_FilledRectangle(box4_x1, box4_y1, box4_x2, box4_y2, GRAY);
 80018a2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80018a6:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80018aa:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 80018ae:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 80018b2:	f248 4410 	movw	r4, #33808	@ 0x8410
 80018b6:	9400      	str	r4, [sp, #0]
 80018b8:	f001 fdf6 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(box4_x1 + box_padding, box4_y1 + 15, 2.5, "22:00", WHITE, GRAY);
 80018bc:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80018c0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80018c4:	4413      	add	r3, r2
 80018c6:	b298      	uxth	r0, r3
 80018c8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80018cc:	330f      	adds	r3, #15
 80018ce:	b299      	uxth	r1, r3
 80018d0:	f248 4310 	movw	r3, #33808	@ 0x8410
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001a08 <Plot_Touchscreen_Schedule_Screen+0x5ac>)
 80018de:	2202      	movs	r2, #2
 80018e0:	f001 fee0 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(box4_x1 + box_padding, box4_y1 + 32, 2.5, "->", LIGHT_GRAY, GRAY);
 80018e4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80018e8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80018ec:	4413      	add	r3, r2
 80018ee:	b298      	uxth	r0, r3
 80018f0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80018f4:	3320      	adds	r3, #32
 80018f6:	b299      	uxth	r1, r3
 80018f8:	f248 4310 	movw	r3, #33808	@ 0x8410
 80018fc:	9301      	str	r3, [sp, #4]
 80018fe:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	4b41      	ldr	r3, [pc, #260]	@ (8001a0c <Plot_Touchscreen_Schedule_Screen+0x5b0>)
 8001906:	2202      	movs	r2, #2
 8001908:	f001 fecc 	bl	80036a4 <ILI9488_DrawString>
    sprintf(buffer, "%d.%d C", 18, 5);
 800190c:	f107 0008 	add.w	r0, r7, #8
 8001910:	2305      	movs	r3, #5
 8001912:	2212      	movs	r2, #18
 8001914:	493e      	ldr	r1, [pc, #248]	@ (8001a10 <Plot_Touchscreen_Schedule_Screen+0x5b4>)
 8001916:	f010 fbc5 	bl	80120a4 <siprintf>
    ILI9488_DrawString(box4_x1 + box_padding, box4_y1 + 50, 2.5, buffer, WHITE, GRAY);
 800191a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800191e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001922:	4413      	add	r3, r2
 8001924:	b298      	uxth	r0, r3
 8001926:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800192a:	3332      	adds	r3, #50	@ 0x32
 800192c:	b299      	uxth	r1, r3
 800192e:	f107 0308 	add.w	r3, r7, #8
 8001932:	f248 4210 	movw	r2, #33808	@ 0x8410
 8001936:	9201      	str	r2, [sp, #4]
 8001938:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800193c:	9200      	str	r2, [sp, #0]
 800193e:	2202      	movs	r2, #2
 8001940:	f001 feb0 	bl	80036a4 <ILI9488_DrawString>

    // ===== BOTTOM BUTTON ROW =====
    // Two buttons at the bottom (smaller)
    const uint16_t BOTTOM_BUTTON_WIDTH = 180;
 8001944:	23b4      	movs	r3, #180	@ 0xb4
 8001946:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 2) + BUTTON_SPACING;
 800194a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	b29a      	uxth	r2, r3
 8001952:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8001956:	4413      	add	r3, r2
 8001958:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2;
 800195c:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8001960:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	0fda      	lsrs	r2, r3, #31
 8001968:	4413      	add	r3, r2
 800196a:	105b      	asrs	r3, r3, #1
 800196c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    // Back button (left)
    uint16_t back_btn_x1 = BOTTOM_START_X;
 8001970:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001974:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    uint16_t back_btn_x2 = back_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8001978:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800197c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001980:	4413      	add	r3, r2
 8001982:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    Draw_Modern_Button(back_btn_x1, BOTTOM_BUTTON_Y, back_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001984:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8001988:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800198c:	4413      	add	r3, r2
 800198e:	b29b      	uxth	r3, r3
 8001990:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001992:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 8001996:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 800199a:	2403      	movs	r4, #3
 800199c:	9404      	str	r4, [sp, #16]
 800199e:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80019a2:	9403      	str	r4, [sp, #12]
 80019a4:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80019a8:	9402      	str	r4, [sp, #8]
 80019aa:	f248 4410 	movw	r4, #33808	@ 0x8410
 80019ae:	9401      	str	r4, [sp, #4]
 80019b0:	4c18      	ldr	r4, [pc, #96]	@ (8001a14 <Plot_Touchscreen_Schedule_Screen+0x5b8>)
 80019b2:	9400      	str	r4, [sp, #0]
 80019b4:	f7ff f976 	bl	8000ca4 <Draw_Modern_Button>
                       "Back", GRAY, WHITE, LIGHT_GRAY, 3);

    // Add New button (right)
    uint16_t add_btn_x1 = back_btn_x2 + BUTTON_SPACING;
 80019b8:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80019ba:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80019be:	4413      	add	r3, r2
 80019c0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    uint16_t add_btn_x2 = add_btn_x1 + BOTTOM_BUTTON_WIDTH;
 80019c2:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80019c4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80019c8:	4413      	add	r3, r2
 80019ca:	877b      	strh	r3, [r7, #58]	@ 0x3a
    Draw_Modern_Button(add_btn_x1, BOTTOM_BUTTON_Y, add_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 80019cc:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80019d0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80019d4:	4413      	add	r3, r2
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80019da:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 80019de:	8fb8      	ldrh	r0, [r7, #60]	@ 0x3c
 80019e0:	2403      	movs	r4, #3
 80019e2:	9404      	str	r4, [sp, #16]
 80019e4:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80019e8:	9403      	str	r4, [sp, #12]
 80019ea:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80019ee:	9402      	str	r4, [sp, #8]
 80019f0:	f248 4410 	movw	r4, #33808	@ 0x8410
 80019f4:	9401      	str	r4, [sp, #4]
 80019f6:	4c08      	ldr	r4, [pc, #32]	@ (8001a18 <Plot_Touchscreen_Schedule_Screen+0x5bc>)
 80019f8:	9400      	str	r4, [sp, #0]
 80019fa:	f7ff f953 	bl	8000ca4 <Draw_Modern_Button>
                       "Add New", GRAY, WHITE, LIGHT_GRAY, 3);
}
 80019fe:	bf00      	nop
 8001a00:	378c      	adds	r7, #140	@ 0x8c
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd90      	pop	{r4, r7, pc}
 8001a06:	bf00      	nop
 8001a08:	080134dc 	.word	0x080134dc
 8001a0c:	080134c0 	.word	0x080134c0
 8001a10:	080134c4 	.word	0x080134c4
 8001a14:	080134e4 	.word	0x080134e4
 8001a18:	080134ec 	.word	0x080134ec

08001a1c <Plot_Touchscreen_AddSchedule_Screen>:
/**
 * @brief Draws the "Add Schedule" screen for creating a new entry
 */
void Plot_Touchscreen_AddSchedule_Screen(uint16_t year, uint8_t month, uint8_t day,
                                         uint8_t hour, uint8_t minute, uint8_t second)
{
 8001a1c:	b590      	push	{r4, r7, lr}
 8001a1e:	b0a7      	sub	sp, #156	@ 0x9c
 8001a20:	af06      	add	r7, sp, #24
 8001a22:	4604      	mov	r4, r0
 8001a24:	4608      	mov	r0, r1
 8001a26:	4611      	mov	r1, r2
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4623      	mov	r3, r4
 8001a2c:	80fb      	strh	r3, [r7, #6]
 8001a2e:	4603      	mov	r3, r0
 8001a30:	717b      	strb	r3, [r7, #5]
 8001a32:	460b      	mov	r3, r1
 8001a34:	713b      	strb	r3, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	70fb      	strb	r3, [r7, #3]
    char buffer[50];

    // Screen dimensions (matching other screens)
    const uint16_t SCREEN_WIDTH = 480;
 8001a3a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001a3e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    const uint16_t SCREEN_HEIGHT = 320;
 8001a42:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001a46:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
    const uint16_t MARGIN = 15;
 8001a4a:	230f      	movs	r3, #15
 8001a4c:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    const uint16_t HEADER_HEIGHT = 50;
 8001a50:	2332      	movs	r3, #50	@ 0x32
 8001a52:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    const uint16_t BUTTON_SPACING = 15;
 8001a56:	230f      	movs	r3, #15
 8001a58:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 8001a5c:	232d      	movs	r3, #45	@ 0x2d
 8001a5e:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 8001a62:	f8b7 207c 	ldrh.w	r2, [r7, #124]	@ 0x7c
 8001a66:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    const uint16_t CARD_SPACING = 12;
 8001a78:	230c      	movs	r3, #12
 8001a7a:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    const uint16_t CARD_HEIGHT = 50;
 8001a7e:	2332      	movs	r3, #50	@ 0x32
 8001a80:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    const uint16_t NOTES_HEIGHT = 60;
 8001a84:	233c      	movs	r3, #60	@ 0x3c
 8001a86:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Clear screen with dark blue background
    ILI9488_FillScreen(NAVY_BLUE);
 8001a8a:	200f      	movs	r0, #15
 8001a8c:	f001 fcd0 	bl	8003430 <ILI9488_FillScreen>

    // ===== HEADER =====
    // Title bar with precise height (matching other screens)
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 8001a90:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8001a94:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8001a98:	2113      	movs	r1, #19
 8001a9a:	9100      	str	r1, [sp, #0]
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f001 fd02 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Add Schedule Entry", WHITE, DARK_BLUE);
 8001aa4:	f8b7 007a 	ldrh.w	r0, [r7, #122]	@ 0x7a
 8001aa8:	2313      	movs	r3, #19
 8001aaa:	9301      	str	r3, [sp, #4]
 8001aac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	4bdb      	ldr	r3, [pc, #876]	@ (8001e20 <Plot_Touchscreen_AddSchedule_Screen+0x404>)
 8001ab4:	2202      	movs	r2, #2
 8001ab6:	2108      	movs	r1, #8
 8001ab8:	f001 fdf4 	bl	80036a4 <ILI9488_DrawString>

    // Date display (left side of header)
    sprintf(buffer, "%02d %02d %04d", day, month, year);
 8001abc:	793a      	ldrb	r2, [r7, #4]
 8001abe:	7979      	ldrb	r1, [r7, #5]
 8001ac0:	88fb      	ldrh	r3, [r7, #6]
 8001ac2:	f107 000c 	add.w	r0, r7, #12
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	460b      	mov	r3, r1
 8001aca:	49d6      	ldr	r1, [pc, #856]	@ (8001e24 <Plot_Touchscreen_AddSchedule_Screen+0x408>)
 8001acc:	f010 faea 	bl	80120a4 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	f8b7 007a 	ldrh.w	r0, [r7, #122]	@ 0x7a
 8001ad8:	2213      	movs	r2, #19
 8001ada:	9201      	str	r2, [sp, #4]
 8001adc:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8001ae0:	9200      	str	r2, [sp, #0]
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	211e      	movs	r1, #30
 8001ae6:	f001 fddd 	bl	80036a4 <ILI9488_DrawString>

    // Time display (right side of header)
    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 8001aea:	78fa      	ldrb	r2, [r7, #3]
 8001aec:	f897 1090 	ldrb.w	r1, [r7, #144]	@ 0x90
 8001af0:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8001af4:	f107 000c 	add.w	r0, r7, #12
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	460b      	mov	r3, r1
 8001afc:	49ca      	ldr	r1, [pc, #808]	@ (8001e28 <Plot_Touchscreen_AddSchedule_Screen+0x40c>)
 8001afe:	f010 fad1 	bl	80120a4 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 8001b02:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8001b06:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	b29c      	uxth	r4, r3
 8001b0e:	f107 030c 	add.w	r3, r7, #12
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7fe fbba 	bl	800028c <strlen>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	0052      	lsls	r2, r2, #1
 8001b20:	4413      	add	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	1ae3      	subs	r3, r4, r3
 8001b28:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 8001b2c:	f107 030c 	add.w	r3, r7, #12
 8001b30:	f8b7 006a 	ldrh.w	r0, [r7, #106]	@ 0x6a
 8001b34:	2213      	movs	r2, #19
 8001b36:	9201      	str	r2, [sp, #4]
 8001b38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b3c:	9200      	str	r2, [sp, #0]
 8001b3e:	2202      	movs	r2, #2
 8001b40:	211e      	movs	r1, #30
 8001b42:	f001 fdaf 	bl	80036a4 <ILI9488_DrawString>

    // ===== INPUT CARDS =====
    // Calculate available space for cards (smaller elements)
    uint16_t cards_start_y = HEADER_HEIGHT + MARGIN + 10;
 8001b46:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 8001b4a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8001b4e:	4413      	add	r3, r2
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	330a      	adds	r3, #10
 8001b54:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    uint16_t cards_end_y = BOTTOM_BUTTON_Y - MARGIN;
 8001b58:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8001b5c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    uint16_t available_height = cards_end_y - cards_start_y;
 8001b66:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8001b6a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    const uint16_t CARD_SPACING_SIMPLE = 12; // Reduced spacing
 8001b74:	230c      	movs	r3, #12
 8001b76:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    const uint16_t CARD_HEIGHT_SIMPLE = 48;  // Smaller cards
 8001b7a:	2330      	movs	r3, #48	@ 0x30
 8001b7c:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    const uint16_t NOTES_HEIGHT_SIMPLE = 55; // Smaller notes card
 8001b80:	2337      	movs	r3, #55	@ 0x37
 8001b82:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint16_t total_cards_height = (CARD_HEIGHT_SIMPLE * 2) + NOTES_HEIGHT_SIMPLE + (CARD_SPACING_SIMPLE * 2);
 8001b86:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8001b8a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001b8e:	4413      	add	r3, r2
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001b9a:	4413      	add	r3, r2
 8001b9c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t cards_y = cards_start_y + (available_height - total_cards_height) / 2; // Center cards vertically
 8001ba0:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8001ba4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	0fda      	lsrs	r2, r3, #31
 8001bac:	4413      	add	r3, r2
 8001bae:	105b      	asrs	r3, r3, #1
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8001bb6:	4413      	add	r3, r2
 8001bb8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    uint16_t card_x1 = MARGIN;
 8001bbc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8001bc0:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    uint16_t card_x2 = SCREEN_WIDTH - MARGIN;
 8001bc4:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8001bc8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t card_text_y_offset = (CARD_HEIGHT_SIMPLE / 2) - 8; // Center text vertically in card
 8001bd2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8001bd6:	085b      	lsrs	r3, r3, #1
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	3b08      	subs	r3, #8
 8001bdc:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54

    // Time card
    uint16_t time_card_y = cards_y;
 8001be0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001be4:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    ILI9488_FilledRectangle(card_x1, time_card_y, card_x2, time_card_y + CARD_HEIGHT_SIMPLE, GRAY);
 8001be8:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001bec:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8001bf0:	4413      	add	r3, r2
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001bf8:	f8b7 1052 	ldrh.w	r1, [r7, #82]	@ 0x52
 8001bfc:	f8b7 0058 	ldrh.w	r0, [r7, #88]	@ 0x58
 8001c00:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001c04:	9400      	str	r4, [sp, #0]
 8001c06:	f001 fc4f 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(card_x1 + 18, time_card_y + card_text_y_offset, 2.5, "Time", WHITE, GRAY);
 8001c0a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001c0e:	3312      	adds	r3, #18
 8001c10:	b298      	uxth	r0, r3
 8001c12:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001c16:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001c1a:	4413      	add	r3, r2
 8001c1c:	b299      	uxth	r1, r3
 8001c1e:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001c22:	9301      	str	r3, [sp, #4]
 8001c24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	4b80      	ldr	r3, [pc, #512]	@ (8001e2c <Plot_Touchscreen_AddSchedule_Screen+0x410>)
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	f001 fd39 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(card_x2 - 100, time_card_y + card_text_y_offset, 2, "HH:MM", LIGHT_GRAY, GRAY);
 8001c32:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001c36:	3b64      	subs	r3, #100	@ 0x64
 8001c38:	b298      	uxth	r0, r3
 8001c3a:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001c3e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001c42:	4413      	add	r3, r2
 8001c44:	b299      	uxth	r1, r3
 8001c46:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001c4a:	9301      	str	r3, [sp, #4]
 8001c4c:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	4b77      	ldr	r3, [pc, #476]	@ (8001e30 <Plot_Touchscreen_AddSchedule_Screen+0x414>)
 8001c54:	2202      	movs	r2, #2
 8001c56:	f001 fd25 	bl	80036a4 <ILI9488_DrawString>

    // Temperature card
    uint16_t temp_card_y = time_card_y + CARD_HEIGHT_SIMPLE + CARD_SPACING_SIMPLE;
 8001c5a:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001c5e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8001c62:	4413      	add	r3, r2
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001c6a:	4413      	add	r3, r2
 8001c6c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    ILI9488_FilledRectangle(card_x1, temp_card_y, card_x2, temp_card_y + CARD_HEIGHT_SIMPLE, GRAY);
 8001c70:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001c74:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8001c78:	4413      	add	r3, r2
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001c80:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 8001c84:	f8b7 0058 	ldrh.w	r0, [r7, #88]	@ 0x58
 8001c88:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001c8c:	9400      	str	r4, [sp, #0]
 8001c8e:	f001 fc0b 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(card_x1 + 18, temp_card_y + card_text_y_offset, 2.5, "Temperature", WHITE, GRAY);
 8001c92:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001c96:	3312      	adds	r3, #18
 8001c98:	b298      	uxth	r0, r3
 8001c9a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001c9e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001ca2:	4413      	add	r3, r2
 8001ca4:	b299      	uxth	r1, r3
 8001ca6:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	4b60      	ldr	r3, [pc, #384]	@ (8001e34 <Plot_Touchscreen_AddSchedule_Screen+0x418>)
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	f001 fcf5 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(card_x2 - 50, temp_card_y + card_text_y_offset, 2, "C", LIGHT_GRAY, GRAY);
 8001cba:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001cbe:	3b32      	subs	r3, #50	@ 0x32
 8001cc0:	b298      	uxth	r0, r3
 8001cc2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001cc6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001cca:	4413      	add	r3, r2
 8001ccc:	b299      	uxth	r1, r3
 8001cce:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001cd2:	9301      	str	r3, [sp, #4]
 8001cd4:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	4b57      	ldr	r3, [pc, #348]	@ (8001e38 <Plot_Touchscreen_AddSchedule_Screen+0x41c>)
 8001cdc:	2202      	movs	r2, #2
 8001cde:	f001 fce1 	bl	80036a4 <ILI9488_DrawString>

    // Notes card
    uint16_t notes_card_y = temp_card_y + CARD_HEIGHT_SIMPLE + CARD_SPACING_SIMPLE;
 8001ce2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001ce6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8001cea:	4413      	add	r3, r2
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001cf2:	4413      	add	r3, r2
 8001cf4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    ILI9488_FilledRectangle(card_x1, notes_card_y, card_x2, notes_card_y + NOTES_HEIGHT_SIMPLE, GRAY);
 8001cf8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001cfc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001d00:	4413      	add	r3, r2
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001d08:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8001d0c:	f8b7 0058 	ldrh.w	r0, [r7, #88]	@ 0x58
 8001d10:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001d14:	9400      	str	r4, [sp, #0]
 8001d16:	f001 fbc7 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(card_x1 + 18, notes_card_y + 12, 2, "Notes (Optional)", WHITE, GRAY);
 8001d1a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001d1e:	3312      	adds	r3, #18
 8001d20:	b298      	uxth	r0, r3
 8001d22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001d26:	330c      	adds	r3, #12
 8001d28:	b299      	uxth	r1, r3
 8001d2a:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001d2e:	9301      	str	r3, [sp, #4]
 8001d30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	4b41      	ldr	r3, [pc, #260]	@ (8001e3c <Plot_Touchscreen_AddSchedule_Screen+0x420>)
 8001d38:	2202      	movs	r2, #2
 8001d3a:	f001 fcb3 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(card_x1 + 18, notes_card_y + 35, 2, "Tap to add notes", LIGHT_GRAY, GRAY);
 8001d3e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001d42:	3312      	adds	r3, #18
 8001d44:	b298      	uxth	r0, r3
 8001d46:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001d4a:	3323      	adds	r3, #35	@ 0x23
 8001d4c:	b299      	uxth	r1, r3
 8001d4e:	f248 4310 	movw	r3, #33808	@ 0x8410
 8001d52:	9301      	str	r3, [sp, #4]
 8001d54:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	4b39      	ldr	r3, [pc, #228]	@ (8001e40 <Plot_Touchscreen_AddSchedule_Screen+0x424>)
 8001d5c:	2202      	movs	r2, #2
 8001d5e:	f001 fca1 	bl	80036a4 <ILI9488_DrawString>

    // ===== BOTTOM BUTTONS =====
    // Two buttons at the bottom (smaller)
    const uint16_t BOTTOM_BUTTON_WIDTH = 180;
 8001d62:	23b4      	movs	r3, #180	@ 0xb4
 8001d64:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 2) + BUTTON_SPACING;
 8001d68:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8001d74:	4413      	add	r3, r2
 8001d76:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2;
 8001d7a:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8001d7e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	0fda      	lsrs	r2, r3, #31
 8001d86:	4413      	add	r3, r2
 8001d88:	105b      	asrs	r3, r3, #1
 8001d8a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    // Cancel button (left)
    uint16_t cancel_btn_x1 = BOTTOM_START_X;
 8001d8e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001d92:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint16_t cancel_btn_x2 = cancel_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8001d96:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001d9a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001d9e:	4413      	add	r3, r2
 8001da0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    Draw_Modern_Button(cancel_btn_x1, BOTTOM_BUTTON_Y, cancel_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001da4:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8001da8:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001dac:	4413      	add	r3, r2
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8001db4:	f8b7 1072 	ldrh.w	r1, [r7, #114]	@ 0x72
 8001db8:	f8b7 0046 	ldrh.w	r0, [r7, #70]	@ 0x46
 8001dbc:	2403      	movs	r4, #3
 8001dbe:	9404      	str	r4, [sp, #16]
 8001dc0:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001dc4:	9403      	str	r4, [sp, #12]
 8001dc6:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001dca:	9402      	str	r4, [sp, #8]
 8001dcc:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001dd0:	9401      	str	r4, [sp, #4]
 8001dd2:	4c1c      	ldr	r4, [pc, #112]	@ (8001e44 <Plot_Touchscreen_AddSchedule_Screen+0x428>)
 8001dd4:	9400      	str	r4, [sp, #0]
 8001dd6:	f7fe ff65 	bl	8000ca4 <Draw_Modern_Button>
                       "Cancel", GRAY, WHITE, LIGHT_GRAY, 3);

    // Save button (right)
    uint16_t save_btn_x1 = cancel_btn_x2 + BUTTON_SPACING;
 8001dda:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8001dde:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8001de2:	4413      	add	r3, r2
 8001de4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint16_t save_btn_x2 = save_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8001de8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8001dec:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001df0:	4413      	add	r3, r2
 8001df2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    Draw_Modern_Button(save_btn_x1, BOTTOM_BUTTON_Y, save_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8001df6:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8001dfa:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001dfe:	4413      	add	r3, r2
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001e06:	f8b7 1072 	ldrh.w	r1, [r7, #114]	@ 0x72
 8001e0a:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8001e0e:	2403      	movs	r4, #3
 8001e10:	9404      	str	r4, [sp, #16]
 8001e12:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8001e16:	9403      	str	r4, [sp, #12]
 8001e18:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001e1c:	e014      	b.n	8001e48 <Plot_Touchscreen_AddSchedule_Screen+0x42c>
 8001e1e:	bf00      	nop
 8001e20:	080134f4 	.word	0x080134f4
 8001e24:	0801341c 	.word	0x0801341c
 8001e28:	0801342c 	.word	0x0801342c
 8001e2c:	08013508 	.word	0x08013508
 8001e30:	08013510 	.word	0x08013510
 8001e34:	08013518 	.word	0x08013518
 8001e38:	08013444 	.word	0x08013444
 8001e3c:	08013524 	.word	0x08013524
 8001e40:	08013538 	.word	0x08013538
 8001e44:	0801354c 	.word	0x0801354c
 8001e48:	9402      	str	r4, [sp, #8]
 8001e4a:	f248 4410 	movw	r4, #33808	@ 0x8410
 8001e4e:	9401      	str	r4, [sp, #4]
 8001e50:	4c03      	ldr	r4, [pc, #12]	@ (8001e60 <Plot_Touchscreen_AddSchedule_Screen+0x444>)
 8001e52:	9400      	str	r4, [sp, #0]
 8001e54:	f7fe ff26 	bl	8000ca4 <Draw_Modern_Button>
                       "Save", GRAY, WHITE, LIGHT_GRAY, 3);
}
 8001e58:	bf00      	nop
 8001e5a:	3784      	adds	r7, #132	@ 0x84
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd90      	pop	{r4, r7, pc}
 8001e60:	08013554 	.word	0x08013554

08001e64 <Plot_Touchscreen_ScheduleWizard_Day>:
 * @brief Schedule wizard - Step 1 (Day selection)
 */
void Plot_Touchscreen_ScheduleWizard_Day(uint16_t year, uint8_t month, uint8_t day,
                                         uint8_t hour, uint8_t minute, uint8_t second,
                                         uint8_t selected_weekday)
{
 8001e64:	b5b0      	push	{r4, r5, r7, lr}
 8001e66:	b0a4      	sub	sp, #144	@ 0x90
 8001e68:	af06      	add	r7, sp, #24
 8001e6a:	4604      	mov	r4, r0
 8001e6c:	4608      	mov	r0, r1
 8001e6e:	4611      	mov	r1, r2
 8001e70:	461a      	mov	r2, r3
 8001e72:	4623      	mov	r3, r4
 8001e74:	80fb      	strh	r3, [r7, #6]
 8001e76:	4603      	mov	r3, r0
 8001e78:	717b      	strb	r3, [r7, #5]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	713b      	strb	r3, [r7, #4]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	70fb      	strb	r3, [r7, #3]
    char buffer[50];

    const uint16_t SCREEN_WIDTH = 480;
 8001e82:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001e86:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    const uint16_t SCREEN_HEIGHT = 320;
 8001e8a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001e8e:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    const uint16_t MARGIN = 15;
 8001e92:	230f      	movs	r3, #15
 8001e94:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    const uint16_t HEADER_HEIGHT = 50;
 8001e98:	2332      	movs	r3, #50	@ 0x32
 8001e9a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    const uint16_t BUTTON_SPACING = 15;
 8001e9e:	230f      	movs	r3, #15
 8001ea0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 8001ea4:	232d      	movs	r3, #45	@ 0x2d
 8001ea6:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 8001eaa:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8001eae:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

    ILI9488_FillScreen(NAVY_BLUE);
 8001ec0:	200f      	movs	r0, #15
 8001ec2:	f001 fab5 	bl	8003430 <ILI9488_FillScreen>

    // Header
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 8001ec6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001eca:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8001ece:	2113      	movs	r1, #19
 8001ed0:	9100      	str	r1, [sp, #0]
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f001 fae7 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Schedule Wizard", WHITE, DARK_BLUE);
 8001eda:	f8b7 0070 	ldrh.w	r0, [r7, #112]	@ 0x70
 8001ede:	2313      	movs	r3, #19
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	4b51      	ldr	r3, [pc, #324]	@ (8002030 <Plot_Touchscreen_ScheduleWizard_Day+0x1cc>)
 8001eea:	2202      	movs	r2, #2
 8001eec:	2108      	movs	r1, #8
 8001eee:	f001 fbd9 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "%02d %02d %04d", day, month, year);
 8001ef2:	793a      	ldrb	r2, [r7, #4]
 8001ef4:	7979      	ldrb	r1, [r7, #5]
 8001ef6:	88fb      	ldrh	r3, [r7, #6]
 8001ef8:	f107 0008 	add.w	r0, r7, #8
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	460b      	mov	r3, r1
 8001f00:	494c      	ldr	r1, [pc, #304]	@ (8002034 <Plot_Touchscreen_ScheduleWizard_Day+0x1d0>)
 8001f02:	f010 f8cf 	bl	80120a4 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 8001f06:	f107 0308 	add.w	r3, r7, #8
 8001f0a:	f8b7 0070 	ldrh.w	r0, [r7, #112]	@ 0x70
 8001f0e:	2213      	movs	r2, #19
 8001f10:	9201      	str	r2, [sp, #4]
 8001f12:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8001f16:	9200      	str	r2, [sp, #0]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	211e      	movs	r1, #30
 8001f1c:	f001 fbc2 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 8001f20:	78fa      	ldrb	r2, [r7, #3]
 8001f22:	f897 1088 	ldrb.w	r1, [r7, #136]	@ 0x88
 8001f26:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8001f2a:	f107 0008 	add.w	r0, r7, #8
 8001f2e:	9300      	str	r3, [sp, #0]
 8001f30:	460b      	mov	r3, r1
 8001f32:	4941      	ldr	r1, [pc, #260]	@ (8002038 <Plot_Touchscreen_ScheduleWizard_Day+0x1d4>)
 8001f34:	f010 f8b6 	bl	80120a4 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 8001f38:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8001f3c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	b29c      	uxth	r4, r3
 8001f44:	f107 0308 	add.w	r3, r7, #8
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7fe f99f 	bl	800028c <strlen>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	461a      	mov	r2, r3
 8001f54:	0052      	lsls	r2, r2, #1
 8001f56:	4413      	add	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	1ae3      	subs	r3, r4, r3
 8001f5e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 8001f62:	f107 0308 	add.w	r3, r7, #8
 8001f66:	f8b7 0066 	ldrh.w	r0, [r7, #102]	@ 0x66
 8001f6a:	2213      	movs	r2, #19
 8001f6c:	9201      	str	r2, [sp, #4]
 8001f6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f72:	9200      	str	r2, [sp, #0]
 8001f74:	2202      	movs	r2, #2
 8001f76:	211e      	movs	r1, #30
 8001f78:	f001 fb94 	bl	80036a4 <ILI9488_DrawString>

    // Step label (smaller)
    ILI9488_DrawString(MARGIN, HEADER_HEIGHT + 12, 2.5, "Select day", WHITE, NAVY_BLUE);
 8001f7c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001f80:	330c      	adds	r3, #12
 8001f82:	b299      	uxth	r1, r3
 8001f84:	f8b7 0070 	ldrh.w	r0, [r7, #112]	@ 0x70
 8001f88:	230f      	movs	r3, #15
 8001f8a:	9301      	str	r3, [sp, #4]
 8001f8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f90:	9300      	str	r3, [sp, #0]
 8001f92:	4b2a      	ldr	r3, [pc, #168]	@ (800203c <Plot_Touchscreen_ScheduleWizard_Day+0x1d8>)
 8001f94:	2202      	movs	r2, #2
 8001f96:	f001 fb85 	bl	80036a4 <ILI9488_DrawString>

    // Day selection chips (all in one row to save space)
    const uint16_t DAY_BTN_HEIGHT = 50;
 8001f9a:	2332      	movs	r3, #50	@ 0x32
 8001f9c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    const uint16_t DAY_BTN_WIDTH = (SCREEN_WIDTH - (MARGIN * 2) - (BUTTON_SPACING * 6)) / 7;
 8001fa0:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8001fa4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	1ad1      	subs	r1, r2, r3
 8001fac:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	0092      	lsls	r2, r2, #2
 8001fb4:	1a9b      	subs	r3, r3, r2
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	440b      	add	r3, r1
 8001fba:	4a21      	ldr	r2, [pc, #132]	@ (8002040 <Plot_Touchscreen_ScheduleWizard_Day+0x1dc>)
 8001fbc:	fb82 1203 	smull	r1, r2, r2, r3
 8001fc0:	441a      	add	r2, r3
 8001fc2:	1092      	asrs	r2, r2, #2
 8001fc4:	17db      	asrs	r3, r3, #31
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    uint16_t day_grid_start = HEADER_HEIGHT + 55;
 8001fcc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001fd0:	3337      	adds	r3, #55	@ 0x37
 8001fd2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60

    for (uint8_t i = 0; i < 7; ++i)
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001fdc:	e053      	b.n	8002086 <Plot_Touchscreen_ScheduleWizard_Day+0x222>
    {
        uint16_t x1 = MARGIN + i * (DAY_BTN_WIDTH + BUTTON_SPACING);
 8001fde:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	f8b7 1062 	ldrh.w	r1, [r7, #98]	@ 0x62
 8001fe8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8001fec:	440b      	add	r3, r1
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	fb12 f303 	smulbb	r3, r2, r3
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8001ffa:	4413      	add	r3, r2
 8001ffc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        uint16_t x2 = x1 + DAY_BTN_WIDTH;
 8002000:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002004:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002008:	4413      	add	r3, r2
 800200a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        uint16_t y1 = day_grid_start;
 800200e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8002012:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        uint16_t y2 = y1 + DAY_BTN_HEIGHT;
 8002014:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002016:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800201a:	4413      	add	r3, r2
 800201c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        uint16_t bg = (i == selected_weekday) ? DARK_GRAY : GRAY;
 800201e:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8002022:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002026:	429a      	cmp	r2, r3
 8002028:	d10c      	bne.n	8002044 <Plot_Touchscreen_ScheduleWizard_Day+0x1e0>
 800202a:	f244 2308 	movw	r3, #16904	@ 0x4208
 800202e:	e00b      	b.n	8002048 <Plot_Touchscreen_ScheduleWizard_Day+0x1e4>
 8002030:	0801355c 	.word	0x0801355c
 8002034:	0801341c 	.word	0x0801341c
 8002038:	0801342c 	.word	0x0801342c
 800203c:	0801356c 	.word	0x0801356c
 8002040:	92492493 	.word	0x92492493
 8002044:	f248 4310 	movw	r3, #33808	@ 0x8410
 8002048:	877b      	strh	r3, [r7, #58]	@ 0x3a
        Draw_Modern_Button(x1, y1, x2, y2, GetWeekdayShort(i), bg, WHITE, bg, 2.5);
 800204a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe fe7a 	bl	8000d48 <GetWeekdayShort>
 8002054:	4605      	mov	r5, r0
 8002056:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8002058:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800205c:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 800205e:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002062:	2302      	movs	r3, #2
 8002064:	9304      	str	r3, [sp, #16]
 8002066:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002068:	9303      	str	r3, [sp, #12]
 800206a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800206e:	9302      	str	r3, [sp, #8]
 8002070:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002072:	9301      	str	r3, [sp, #4]
 8002074:	9500      	str	r5, [sp, #0]
 8002076:	4623      	mov	r3, r4
 8002078:	f7fe fe14 	bl	8000ca4 <Draw_Modern_Button>
    for (uint8_t i = 0; i < 7; ++i)
 800207c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002080:	3301      	adds	r3, #1
 8002082:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002086:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800208a:	2b06      	cmp	r3, #6
 800208c:	d9a7      	bls.n	8001fde <Plot_Touchscreen_ScheduleWizard_Day+0x17a>
    }

    // Show selected day (better spacing)
    const char *weekday_long = GetWeekdayLong(selected_weekday);
 800208e:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fe70 	bl	8000d78 <GetWeekdayLong>
 8002098:	65f8      	str	r0, [r7, #92]	@ 0x5c
    sprintf(buffer, "Selected: %s", weekday_long);
 800209a:	f107 0308 	add.w	r3, r7, #8
 800209e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80020a0:	4974      	ldr	r1, [pc, #464]	@ (8002274 <Plot_Touchscreen_ScheduleWizard_Day+0x410>)
 80020a2:	4618      	mov	r0, r3
 80020a4:	f00f fffe 	bl	80120a4 <siprintf>
    ILI9488_DrawString(MARGIN, day_grid_start + DAY_BTN_HEIGHT + 18, 2, buffer, LIGHT_GRAY, NAVY_BLUE);
 80020a8:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 80020ac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80020b0:	4413      	add	r3, r2
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	3312      	adds	r3, #18
 80020b6:	b299      	uxth	r1, r3
 80020b8:	f107 0308 	add.w	r3, r7, #8
 80020bc:	f8b7 0070 	ldrh.w	r0, [r7, #112]	@ 0x70
 80020c0:	220f      	movs	r2, #15
 80020c2:	9201      	str	r2, [sp, #4]
 80020c4:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80020c8:	9200      	str	r2, [sp, #0]
 80020ca:	2202      	movs	r2, #2
 80020cc:	f001 faea 	bl	80036a4 <ILI9488_DrawString>

    // Knob hint (with icon, moved up)
    uint16_t knob_y = day_grid_start + DAY_BTN_HEIGHT + 50;
 80020d0:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 80020d4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80020d8:	4413      	add	r3, r2
 80020da:	b29b      	uxth	r3, r3
 80020dc:	3332      	adds	r3, #50	@ 0x32
 80020de:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    uint16_t knob_icon_x = MARGIN;
 80020e2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80020e6:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    uint16_t knob_icon_y = knob_y + 8;
 80020ea:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80020ee:	3308      	adds	r3, #8
 80020f0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t knob_icon_radius = 12;
 80020f4:	230c      	movs	r3, #12
 80020f6:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius, 2, WHITE);
 80020fa:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80020fe:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002102:	18d0      	adds	r0, r2, r3
 8002104:	f8b7 1056 	ldrh.w	r1, [r7, #86]	@ 0x56
 8002108:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800210c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	2302      	movs	r3, #2
 8002114:	f001 fbc6 	bl	80038a4 <ILI9488_drawCircleOutline>
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius - 4, 1, LIGHT_GRAY);
 8002118:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800211c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002120:	18d0      	adds	r0, r2, r3
 8002122:	f8b7 1056 	ldrh.w	r1, [r7, #86]	@ 0x56
 8002126:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800212a:	1f1a      	subs	r2, r3, #4
 800212c:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	2301      	movs	r3, #1
 8002134:	f001 fbb6 	bl	80038a4 <ILI9488_drawCircleOutline>
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 8002138:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800213c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002140:	4413      	add	r3, r2
 8002142:	b29b      	uxth	r3, r3
 8002144:	3b02      	subs	r3, #2
 8002146:	b298      	uxth	r0, r3
 8002148:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800214c:	3b02      	subs	r3, #2
 800214e:	b299      	uxth	r1, r3
                            knob_icon_x + knob_icon_radius + 2, knob_icon_y + 2, WHITE);
 8002150:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8002154:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002158:	4413      	add	r3, r2
 800215a:	b29b      	uxth	r3, r3
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 800215c:	3302      	adds	r3, #2
 800215e:	b29a      	uxth	r2, r3
 8002160:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002164:	3302      	adds	r3, #2
 8002166:	b29b      	uxth	r3, r3
 8002168:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800216c:	9400      	str	r4, [sp, #0]
 800216e:	f001 f99b 	bl	80034a8 <ILI9488_FilledRectangle>
    uint16_t knob_text_x = knob_icon_x + (knob_icon_radius * 2) + 10;
 8002172:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	b29a      	uxth	r2, r3
 800217a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800217e:	4413      	add	r3, r2
 8002180:	b29b      	uxth	r3, r3
 8002182:	330a      	adds	r3, #10
 8002184:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    ILI9488_DrawString(knob_text_x, knob_y, 2, "Use knob to change day", WHITE, NAVY_BLUE);
 8002188:	f8b7 105a 	ldrh.w	r1, [r7, #90]	@ 0x5a
 800218c:	f8b7 0052 	ldrh.w	r0, [r7, #82]	@ 0x52
 8002190:	230f      	movs	r3, #15
 8002192:	9301      	str	r3, [sp, #4]
 8002194:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	4b37      	ldr	r3, [pc, #220]	@ (8002278 <Plot_Touchscreen_ScheduleWizard_Day+0x414>)
 800219c:	2202      	movs	r2, #2
 800219e:	f001 fa81 	bl	80036a4 <ILI9488_DrawString>

    // Bottom buttons (consistent colors)
    const uint16_t BOTTOM_BUTTON_WIDTH = 200;
 80021a2:	23c8      	movs	r3, #200	@ 0xc8
 80021a4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 2) + BUTTON_SPACING;
 80021a8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80021b4:	4413      	add	r3, r2
 80021b6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2;
 80021ba:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 80021be:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	0fda      	lsrs	r2, r3, #31
 80021c6:	4413      	add	r3, r2
 80021c8:	105b      	asrs	r3, r3, #1
 80021ca:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

    uint16_t back_btn_x1 = BOTTOM_START_X;
 80021ce:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80021d2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    uint16_t back_btn_x2 = back_btn_x1 + BOTTOM_BUTTON_WIDTH;
 80021d6:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80021da:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80021de:	4413      	add	r3, r2
 80021e0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    Draw_Modern_Button(back_btn_x1, BOTTOM_BUTTON_Y, back_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 80021e4:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 80021e8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80021ec:	4413      	add	r3, r2
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80021f4:	f8b7 1068 	ldrh.w	r1, [r7, #104]	@ 0x68
 80021f8:	f8b7 004a 	ldrh.w	r0, [r7, #74]	@ 0x4a
 80021fc:	2403      	movs	r4, #3
 80021fe:	9404      	str	r4, [sp, #16]
 8002200:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8002204:	9403      	str	r4, [sp, #12]
 8002206:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800220a:	9402      	str	r4, [sp, #8]
 800220c:	f248 4410 	movw	r4, #33808	@ 0x8410
 8002210:	9401      	str	r4, [sp, #4]
 8002212:	4c1a      	ldr	r4, [pc, #104]	@ (800227c <Plot_Touchscreen_ScheduleWizard_Day+0x418>)
 8002214:	9400      	str	r4, [sp, #0]
 8002216:	f7fe fd45 	bl	8000ca4 <Draw_Modern_Button>
                       "Back", GRAY, WHITE, LIGHT_GRAY, 3);

    uint16_t next_btn_x1 = back_btn_x2 + BUTTON_SPACING;
 800221a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800221e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8002222:	4413      	add	r3, r2
 8002224:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint16_t next_btn_x2 = next_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8002228:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800222c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002230:	4413      	add	r3, r2
 8002232:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    Draw_Modern_Button(next_btn_x1, BOTTOM_BUTTON_Y, next_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8002236:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 800223a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800223e:	4413      	add	r3, r2
 8002240:	b29b      	uxth	r3, r3
 8002242:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002246:	f8b7 1068 	ldrh.w	r1, [r7, #104]	@ 0x68
 800224a:	f8b7 0046 	ldrh.w	r0, [r7, #70]	@ 0x46
 800224e:	2403      	movs	r4, #3
 8002250:	9404      	str	r4, [sp, #16]
 8002252:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8002256:	9403      	str	r4, [sp, #12]
 8002258:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800225c:	9402      	str	r4, [sp, #8]
 800225e:	f248 4410 	movw	r4, #33808	@ 0x8410
 8002262:	9401      	str	r4, [sp, #4]
 8002264:	4c06      	ldr	r4, [pc, #24]	@ (8002280 <Plot_Touchscreen_ScheduleWizard_Day+0x41c>)
 8002266:	9400      	str	r4, [sp, #0]
 8002268:	f7fe fd1c 	bl	8000ca4 <Draw_Modern_Button>
                       "Next", GRAY, WHITE, LIGHT_GRAY, 3);
}
 800226c:	bf00      	nop
 800226e:	3778      	adds	r7, #120	@ 0x78
 8002270:	46bd      	mov	sp, r7
 8002272:	bdb0      	pop	{r4, r5, r7, pc}
 8002274:	08013578 	.word	0x08013578
 8002278:	08013588 	.word	0x08013588
 800227c:	080134e4 	.word	0x080134e4
 8002280:	080135a0 	.word	0x080135a0

08002284 <Plot_Touchscreen_ScheduleWizard_Time>:
 * @brief Schedule wizard - Step 2 (Time selection)
 */
void Plot_Touchscreen_ScheduleWizard_Time(uint16_t year, uint8_t month, uint8_t day,
                                          uint8_t hour, uint8_t minute, uint8_t second,
                                          uint8_t selected_weekday, uint8_t target_hour, uint8_t target_minute)
{
 8002284:	b590      	push	{r4, r7, lr}
 8002286:	b0a7      	sub	sp, #156	@ 0x9c
 8002288:	af06      	add	r7, sp, #24
 800228a:	4604      	mov	r4, r0
 800228c:	4608      	mov	r0, r1
 800228e:	4611      	mov	r1, r2
 8002290:	461a      	mov	r2, r3
 8002292:	4623      	mov	r3, r4
 8002294:	80fb      	strh	r3, [r7, #6]
 8002296:	4603      	mov	r3, r0
 8002298:	717b      	strb	r3, [r7, #5]
 800229a:	460b      	mov	r3, r1
 800229c:	713b      	strb	r3, [r7, #4]
 800229e:	4613      	mov	r3, r2
 80022a0:	70fb      	strb	r3, [r7, #3]
    char buffer[50];

    const uint16_t SCREEN_WIDTH = 480;
 80022a2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80022a6:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    const uint16_t SCREEN_HEIGHT = 320;
 80022aa:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80022ae:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
    const uint16_t MARGIN = 15;
 80022b2:	230f      	movs	r3, #15
 80022b4:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    const uint16_t HEADER_HEIGHT = 50;
 80022b8:	2332      	movs	r3, #50	@ 0x32
 80022ba:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    const uint16_t BUTTON_SPACING = 15;
 80022be:	230f      	movs	r3, #15
 80022c0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 80022c4:	232d      	movs	r3, #45	@ 0x2d
 80022c6:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 80022ca:	f8b7 207c 	ldrh.w	r2, [r7, #124]	@ 0x7c
 80022ce:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

    ILI9488_FillScreen(NAVY_BLUE);
 80022e0:	200f      	movs	r0, #15
 80022e2:	f001 f8a5 	bl	8003430 <ILI9488_FillScreen>

    // Header
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 80022e6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80022ea:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 80022ee:	2113      	movs	r1, #19
 80022f0:	9100      	str	r1, [sp, #0]
 80022f2:	2100      	movs	r1, #0
 80022f4:	2000      	movs	r0, #0
 80022f6:	f001 f8d7 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Schedule Wizard", WHITE, DARK_BLUE);
 80022fa:	f8b7 007a 	ldrh.w	r0, [r7, #122]	@ 0x7a
 80022fe:	2313      	movs	r3, #19
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	4bdc      	ldr	r3, [pc, #880]	@ (800267c <Plot_Touchscreen_ScheduleWizard_Time+0x3f8>)
 800230a:	2202      	movs	r2, #2
 800230c:	2108      	movs	r1, #8
 800230e:	f001 f9c9 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "%02d %02d %04d", day, month, year);
 8002312:	793a      	ldrb	r2, [r7, #4]
 8002314:	7979      	ldrb	r1, [r7, #5]
 8002316:	88fb      	ldrh	r3, [r7, #6]
 8002318:	f107 0008 	add.w	r0, r7, #8
 800231c:	9300      	str	r3, [sp, #0]
 800231e:	460b      	mov	r3, r1
 8002320:	49d7      	ldr	r1, [pc, #860]	@ (8002680 <Plot_Touchscreen_ScheduleWizard_Time+0x3fc>)
 8002322:	f00f febf 	bl	80120a4 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 8002326:	f107 0308 	add.w	r3, r7, #8
 800232a:	f8b7 007a 	ldrh.w	r0, [r7, #122]	@ 0x7a
 800232e:	2213      	movs	r2, #19
 8002330:	9201      	str	r2, [sp, #4]
 8002332:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002336:	9200      	str	r2, [sp, #0]
 8002338:	2202      	movs	r2, #2
 800233a:	211e      	movs	r1, #30
 800233c:	f001 f9b2 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 8002340:	78fa      	ldrb	r2, [r7, #3]
 8002342:	f897 1090 	ldrb.w	r1, [r7, #144]	@ 0x90
 8002346:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 800234a:	f107 0008 	add.w	r0, r7, #8
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	460b      	mov	r3, r1
 8002352:	49cc      	ldr	r1, [pc, #816]	@ (8002684 <Plot_Touchscreen_ScheduleWizard_Time+0x400>)
 8002354:	f00f fea6 	bl	80120a4 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 8002358:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 800235c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	b29c      	uxth	r4, r3
 8002364:	f107 0308 	add.w	r3, r7, #8
 8002368:	4618      	mov	r0, r3
 800236a:	f7fd ff8f 	bl	800028c <strlen>
 800236e:	4603      	mov	r3, r0
 8002370:	b29b      	uxth	r3, r3
 8002372:	461a      	mov	r2, r3
 8002374:	0052      	lsls	r2, r2, #1
 8002376:	4413      	add	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	b29b      	uxth	r3, r3
 800237c:	1ae3      	subs	r3, r4, r3
 800237e:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 8002382:	f107 0308 	add.w	r3, r7, #8
 8002386:	f8b7 0070 	ldrh.w	r0, [r7, #112]	@ 0x70
 800238a:	2213      	movs	r2, #19
 800238c:	9201      	str	r2, [sp, #4]
 800238e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002392:	9200      	str	r2, [sp, #0]
 8002394:	2202      	movs	r2, #2
 8002396:	211e      	movs	r1, #30
 8002398:	f001 f984 	bl	80036a4 <ILI9488_DrawString>

    // Step label (smaller)
    ILI9488_DrawString(MARGIN, HEADER_HEIGHT + 12, 2.5, "Set time", WHITE, NAVY_BLUE);
 800239c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80023a0:	330c      	adds	r3, #12
 80023a2:	b299      	uxth	r1, r3
 80023a4:	f8b7 007a 	ldrh.w	r0, [r7, #122]	@ 0x7a
 80023a8:	230f      	movs	r3, #15
 80023aa:	9301      	str	r3, [sp, #4]
 80023ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	4bb5      	ldr	r3, [pc, #724]	@ (8002688 <Plot_Touchscreen_ScheduleWizard_Time+0x404>)
 80023b4:	2202      	movs	r2, #2
 80023b6:	f001 f975 	bl	80036a4 <ILI9488_DrawString>

    // Time display panel (consistent with temperature screen)
    const uint16_t TIME_PANEL_X1 = MARGIN;
 80023ba:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80023be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    const uint16_t TIME_PANEL_Y1 = HEADER_HEIGHT + 55;
 80023c2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80023c6:	3337      	adds	r3, #55	@ 0x37
 80023c8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    const uint16_t TIME_PANEL_WIDTH = SCREEN_WIDTH - (MARGIN * 2) - 100;
 80023cc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	b29b      	uxth	r3, r3
 80023dc:	3b64      	subs	r3, #100	@ 0x64
 80023de:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    const uint16_t TIME_PANEL_HEIGHT = 120;
 80023e2:	2378      	movs	r3, #120	@ 0x78
 80023e4:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    const uint16_t TIME_PANEL_X2 = TIME_PANEL_X1 + TIME_PANEL_WIDTH;
 80023e8:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 80023ec:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80023f0:	4413      	add	r3, r2
 80023f2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    const uint16_t TIME_PANEL_Y2 = TIME_PANEL_Y1 + TIME_PANEL_HEIGHT;
 80023f6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80023fa:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80023fe:	4413      	add	r3, r2
 8002400:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    ILI9488_FilledRectangle(TIME_PANEL_X1, TIME_PANEL_Y1, TIME_PANEL_X2, TIME_PANEL_Y2, BLACK);
 8002404:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002408:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 800240c:	f8b7 106c 	ldrh.w	r1, [r7, #108]	@ 0x6c
 8002410:	f8b7 006e 	ldrh.w	r0, [r7, #110]	@ 0x6e
 8002414:	2400      	movs	r4, #0
 8002416:	9400      	str	r4, [sp, #0]
 8002418:	f001 f846 	bl	80034a8 <ILI9488_FilledRectangle>

    sprintf(buffer, "%02d:%02d", target_hour, target_minute);
 800241c:	f897 209c 	ldrb.w	r2, [r7, #156]	@ 0x9c
 8002420:	f897 30a0 	ldrb.w	r3, [r7, #160]	@ 0xa0
 8002424:	f107 0008 	add.w	r0, r7, #8
 8002428:	4998      	ldr	r1, [pc, #608]	@ (800268c <Plot_Touchscreen_ScheduleWizard_Time+0x408>)
 800242a:	f00f fe3b 	bl	80120a4 <siprintf>
    uint16_t time_text_x = TIME_PANEL_X1 + (TIME_PANEL_WIDTH / 2) - (strlen(buffer) * 6 * 5 / 2);
 800242e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8002432:	085b      	lsrs	r3, r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800243a:	4413      	add	r3, r2
 800243c:	b29c      	uxth	r4, r3
 800243e:	f107 0308 	add.w	r3, r7, #8
 8002442:	4618      	mov	r0, r3
 8002444:	f7fd ff22 	bl	800028c <strlen>
 8002448:	4602      	mov	r2, r0
 800244a:	4613      	mov	r3, r2
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	1a9b      	subs	r3, r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	085b      	lsrs	r3, r3, #1
 8002454:	b29b      	uxth	r3, r3
 8002456:	1ae3      	subs	r3, r4, r3
 8002458:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    uint16_t time_text_y = TIME_PANEL_Y1 + (TIME_PANEL_HEIGHT / 2) - (8 * 5 / 2);
 800245c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8002460:	085b      	lsrs	r3, r3, #1
 8002462:	b29a      	uxth	r2, r3
 8002464:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8002468:	4413      	add	r3, r2
 800246a:	b29b      	uxth	r3, r3
 800246c:	3b14      	subs	r3, #20
 800246e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    ILI9488_DrawString(time_text_x, time_text_y, 5, buffer, WHITE, BLACK);
 8002472:	f107 0308 	add.w	r3, r7, #8
 8002476:	f8b7 1060 	ldrh.w	r1, [r7, #96]	@ 0x60
 800247a:	f8b7 0062 	ldrh.w	r0, [r7, #98]	@ 0x62
 800247e:	2200      	movs	r2, #0
 8002480:	9201      	str	r2, [sp, #4]
 8002482:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002486:	9200      	str	r2, [sp, #0]
 8002488:	2205      	movs	r2, #5
 800248a:	f001 f90b 	bl	80036a4 <ILI9488_DrawString>

    // Increase/decrease buttons (right side, consistent with temperature screen)
    const uint16_t ADJ_BTN_HEIGHT = 55;
 800248e:	2337      	movs	r3, #55	@ 0x37
 8002490:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    const uint16_t ADJ_BTN_WIDTH = 90;
 8002494:	235a      	movs	r3, #90	@ 0x5a
 8002496:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t adj_btn_x1 = SCREEN_WIDTH - MARGIN - ADJ_BTN_WIDTH;
 800249a:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 800249e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    uint16_t adj_btn_y1 = TIME_PANEL_Y1;
 80024b0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80024b4:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    uint16_t adj_btn_y2 = adj_btn_y1 + ADJ_BTN_HEIGHT;
 80024b8:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80024bc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80024c0:	4413      	add	r3, r2
 80024c2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    Draw_Modern_Button(adj_btn_x1, adj_btn_y1, adj_btn_x1 + ADJ_BTN_WIDTH, adj_btn_y2,
 80024c6:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80024ca:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80024ce:	4413      	add	r3, r2
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80024d6:	f8b7 1058 	ldrh.w	r1, [r7, #88]	@ 0x58
 80024da:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 80024de:	2405      	movs	r4, #5
 80024e0:	9404      	str	r4, [sp, #16]
 80024e2:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80024e6:	9403      	str	r4, [sp, #12]
 80024e8:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80024ec:	9402      	str	r4, [sp, #8]
 80024ee:	f248 4410 	movw	r4, #33808	@ 0x8410
 80024f2:	9401      	str	r4, [sp, #4]
 80024f4:	4c66      	ldr	r4, [pc, #408]	@ (8002690 <Plot_Touchscreen_ScheduleWizard_Time+0x40c>)
 80024f6:	9400      	str	r4, [sp, #0]
 80024f8:	f7fe fbd4 	bl	8000ca4 <Draw_Modern_Button>
                       "+", GRAY, WHITE, LIGHT_GRAY, 5);

    uint16_t adj_btn2_y1 = adj_btn_y2 + 10;
 80024fc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002500:	330a      	adds	r3, #10
 8002502:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    uint16_t adj_btn2_y2 = adj_btn2_y1 + ADJ_BTN_HEIGHT;
 8002506:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800250a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800250e:	4413      	add	r3, r2
 8002510:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    Draw_Modern_Button(adj_btn_x1, adj_btn2_y1, adj_btn_x1 + ADJ_BTN_WIDTH, adj_btn2_y2,
 8002514:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8002518:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800251c:	4413      	add	r3, r2
 800251e:	b29a      	uxth	r2, r3
 8002520:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002524:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 8002528:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 800252c:	2405      	movs	r4, #5
 800252e:	9404      	str	r4, [sp, #16]
 8002530:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8002534:	9403      	str	r4, [sp, #12]
 8002536:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800253a:	9402      	str	r4, [sp, #8]
 800253c:	f248 4410 	movw	r4, #33808	@ 0x8410
 8002540:	9401      	str	r4, [sp, #4]
 8002542:	4c54      	ldr	r4, [pc, #336]	@ (8002694 <Plot_Touchscreen_ScheduleWizard_Time+0x410>)
 8002544:	9400      	str	r4, [sp, #0]
 8002546:	f7fe fbad 	bl	8000ca4 <Draw_Modern_Button>
                       "-", GRAY, WHITE, LIGHT_GRAY, 5);

    // Knob hint (with icon, better spacing)
    uint16_t knob_y = TIME_PANEL_Y2 + 8;
 800254a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800254e:	3308      	adds	r3, #8
 8002550:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    uint16_t knob_icon_x = MARGIN;
 8002554:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8002558:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t knob_icon_y = knob_y + 8;
 800255c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002560:	3308      	adds	r3, #8
 8002562:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t knob_icon_radius = 12;
 8002566:	230c      	movs	r3, #12
 8002568:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius, 2, WHITE);
 800256c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8002570:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002574:	18d0      	adds	r0, r2, r3
 8002576:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 800257a:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 800257e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	2302      	movs	r3, #2
 8002586:	f001 f98d 	bl	80038a4 <ILI9488_drawCircleOutline>
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius - 4, 1, LIGHT_GRAY);
 800258a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800258e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002592:	18d0      	adds	r0, r2, r3
 8002594:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8002598:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800259c:	1f1a      	subs	r2, r3, #4
 800259e:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	2301      	movs	r3, #1
 80025a6:	f001 f97d 	bl	80038a4 <ILI9488_drawCircleOutline>
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 80025aa:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80025ae:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80025b2:	4413      	add	r3, r2
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	3b02      	subs	r3, #2
 80025b8:	b298      	uxth	r0, r3
 80025ba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80025be:	3b02      	subs	r3, #2
 80025c0:	b299      	uxth	r1, r3
                            knob_icon_x + knob_icon_radius + 2, knob_icon_y + 2, WHITE);
 80025c2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80025c6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80025ca:	4413      	add	r3, r2
 80025cc:	b29b      	uxth	r3, r3
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 80025ce:	3302      	adds	r3, #2
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80025d6:	3302      	adds	r3, #2
 80025d8:	b29b      	uxth	r3, r3
 80025da:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80025de:	9400      	str	r4, [sp, #0]
 80025e0:	f000 ff62 	bl	80034a8 <ILI9488_FilledRectangle>
    uint16_t knob_text_x = knob_icon_x + (knob_icon_radius * 2) + 10;
 80025e4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025f0:	4413      	add	r3, r2
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	330a      	adds	r3, #10
 80025f6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    ILI9488_DrawString(knob_text_x, knob_y, 2, "Use knob to adjust time", WHITE, NAVY_BLUE);
 80025fa:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 80025fe:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 8002602:	230f      	movs	r3, #15
 8002604:	9301      	str	r3, [sp, #4]
 8002606:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	4b22      	ldr	r3, [pc, #136]	@ (8002698 <Plot_Touchscreen_ScheduleWizard_Time+0x414>)
 800260e:	2202      	movs	r2, #2
 8002610:	f001 f848 	bl	80036a4 <ILI9488_DrawString>

    // Bottom buttons (consistent colors)
    const uint16_t BOTTOM_BUTTON_WIDTH = 200;
 8002614:	23c8      	movs	r3, #200	@ 0xc8
 8002616:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 2) + BUTTON_SPACING;
 800261a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	b29a      	uxth	r2, r3
 8002622:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8002626:	4413      	add	r3, r2
 8002628:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2;
 800262c:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8002630:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	0fda      	lsrs	r2, r3, #31
 8002638:	4413      	add	r3, r2
 800263a:	105b      	asrs	r3, r3, #1
 800263c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    uint16_t back_btn_x1 = BOTTOM_START_X;
 8002640:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002644:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    uint16_t back_btn_x2 = back_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8002648:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800264c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002650:	4413      	add	r3, r2
 8002652:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    Draw_Modern_Button(back_btn_x1, BOTTOM_BUTTON_Y, back_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8002654:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8002658:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800265c:	4413      	add	r3, r2
 800265e:	b29b      	uxth	r3, r3
 8002660:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002662:	f8b7 1072 	ldrh.w	r1, [r7, #114]	@ 0x72
 8002666:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 800266a:	2403      	movs	r4, #3
 800266c:	9404      	str	r4, [sp, #16]
 800266e:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8002672:	9403      	str	r4, [sp, #12]
 8002674:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8002678:	9402      	str	r4, [sp, #8]
 800267a:	e00f      	b.n	800269c <Plot_Touchscreen_ScheduleWizard_Time+0x418>
 800267c:	0801355c 	.word	0x0801355c
 8002680:	0801341c 	.word	0x0801341c
 8002684:	0801342c 	.word	0x0801342c
 8002688:	080135a8 	.word	0x080135a8
 800268c:	080135b4 	.word	0x080135b4
 8002690:	0801345c 	.word	0x0801345c
 8002694:	08013460 	.word	0x08013460
 8002698:	080135c0 	.word	0x080135c0
 800269c:	f248 4410 	movw	r4, #33808	@ 0x8410
 80026a0:	9401      	str	r4, [sp, #4]
 80026a2:	4c15      	ldr	r4, [pc, #84]	@ (80026f8 <Plot_Touchscreen_ScheduleWizard_Time+0x474>)
 80026a4:	9400      	str	r4, [sp, #0]
 80026a6:	f7fe fafd 	bl	8000ca4 <Draw_Modern_Button>
                       "Back", GRAY, WHITE, LIGHT_GRAY, 3);

    uint16_t next_btn_x1 = back_btn_x2 + BUTTON_SPACING;
 80026aa:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80026ac:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80026b0:	4413      	add	r3, r2
 80026b2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    uint16_t next_btn_x2 = next_btn_x1 + BOTTOM_BUTTON_WIDTH;
 80026b4:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80026b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80026ba:	4413      	add	r3, r2
 80026bc:	877b      	strh	r3, [r7, #58]	@ 0x3a
    Draw_Modern_Button(next_btn_x1, BOTTOM_BUTTON_Y, next_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 80026be:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 80026c2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80026c6:	4413      	add	r3, r2
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80026cc:	f8b7 1072 	ldrh.w	r1, [r7, #114]	@ 0x72
 80026d0:	8fb8      	ldrh	r0, [r7, #60]	@ 0x3c
 80026d2:	2403      	movs	r4, #3
 80026d4:	9404      	str	r4, [sp, #16]
 80026d6:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80026da:	9403      	str	r4, [sp, #12]
 80026dc:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80026e0:	9402      	str	r4, [sp, #8]
 80026e2:	f248 4410 	movw	r4, #33808	@ 0x8410
 80026e6:	9401      	str	r4, [sp, #4]
 80026e8:	4c04      	ldr	r4, [pc, #16]	@ (80026fc <Plot_Touchscreen_ScheduleWizard_Time+0x478>)
 80026ea:	9400      	str	r4, [sp, #0]
 80026ec:	f7fe fada 	bl	8000ca4 <Draw_Modern_Button>
                       "Next", GRAY, WHITE, LIGHT_GRAY, 3);
}
 80026f0:	bf00      	nop
 80026f2:	3784      	adds	r7, #132	@ 0x84
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd90      	pop	{r4, r7, pc}
 80026f8:	080134e4 	.word	0x080134e4
 80026fc:	080135a0 	.word	0x080135a0

08002700 <Plot_Touchscreen_ScheduleWizard_Temperature>:
 */
void Plot_Touchscreen_ScheduleWizard_Temperature(uint16_t year, uint8_t month, uint8_t day,
                                                 uint8_t hour, uint8_t minute, uint8_t second,
                                                 int16_t target_temperature_tenths,
                                                 uint8_t selected_weekday, uint8_t target_hour, uint8_t target_minute)
{
 8002700:	b590      	push	{r4, r7, lr}
 8002702:	b0ab      	sub	sp, #172	@ 0xac
 8002704:	af06      	add	r7, sp, #24
 8002706:	4604      	mov	r4, r0
 8002708:	4608      	mov	r0, r1
 800270a:	4611      	mov	r1, r2
 800270c:	461a      	mov	r2, r3
 800270e:	4623      	mov	r3, r4
 8002710:	80fb      	strh	r3, [r7, #6]
 8002712:	4603      	mov	r3, r0
 8002714:	717b      	strb	r3, [r7, #5]
 8002716:	460b      	mov	r3, r1
 8002718:	713b      	strb	r3, [r7, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	70fb      	strb	r3, [r7, #3]
    char buffer[50];

    const uint16_t SCREEN_WIDTH = 480;
 800271e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8002722:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
    const uint16_t SCREEN_HEIGHT = 320;
 8002726:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800272a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    const uint16_t MARGIN = 15;
 800272e:	230f      	movs	r3, #15
 8002730:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    const uint16_t HEADER_HEIGHT = 50;
 8002734:	2332      	movs	r3, #50	@ 0x32
 8002736:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    const uint16_t BUTTON_SPACING = 15;
 800273a:	230f      	movs	r3, #15
 800273c:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 8002740:	232d      	movs	r3, #45	@ 0x2d
 8002742:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 8002746:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800274a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	b29a      	uxth	r2, r3
 8002752:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80

    ILI9488_FillScreen(NAVY_BLUE);
 800275c:	200f      	movs	r0, #15
 800275e:	f000 fe67 	bl	8003430 <ILI9488_FillScreen>

    // Header
    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 8002762:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002766:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 800276a:	2113      	movs	r1, #19
 800276c:	9100      	str	r1, [sp, #0]
 800276e:	2100      	movs	r1, #0
 8002770:	2000      	movs	r0, #0
 8002772:	f000 fe99 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Schedule Wizard", WHITE, DARK_BLUE);
 8002776:	f8b7 0088 	ldrh.w	r0, [r7, #136]	@ 0x88
 800277a:	2313      	movs	r3, #19
 800277c:	9301      	str	r3, [sp, #4]
 800277e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	4bdc      	ldr	r3, [pc, #880]	@ (8002af8 <Plot_Touchscreen_ScheduleWizard_Temperature+0x3f8>)
 8002786:	2202      	movs	r2, #2
 8002788:	2108      	movs	r1, #8
 800278a:	f000 ff8b 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "%02d %02d %04d", day, month, year);
 800278e:	793a      	ldrb	r2, [r7, #4]
 8002790:	7979      	ldrb	r1, [r7, #5]
 8002792:	88fb      	ldrh	r3, [r7, #6]
 8002794:	f107 000c 	add.w	r0, r7, #12
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	460b      	mov	r3, r1
 800279c:	49d7      	ldr	r1, [pc, #860]	@ (8002afc <Plot_Touchscreen_ScheduleWizard_Temperature+0x3fc>)
 800279e:	f00f fc81 	bl	80120a4 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 80027a2:	f107 030c 	add.w	r3, r7, #12
 80027a6:	f8b7 0088 	ldrh.w	r0, [r7, #136]	@ 0x88
 80027aa:	2213      	movs	r2, #19
 80027ac:	9201      	str	r2, [sp, #4]
 80027ae:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80027b2:	9200      	str	r2, [sp, #0]
 80027b4:	2202      	movs	r2, #2
 80027b6:	211e      	movs	r1, #30
 80027b8:	f000 ff74 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	f897 10a0 	ldrb.w	r1, [r7, #160]	@ 0xa0
 80027c2:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 80027c6:	f107 000c 	add.w	r0, r7, #12
 80027ca:	9300      	str	r3, [sp, #0]
 80027cc:	460b      	mov	r3, r1
 80027ce:	49cc      	ldr	r1, [pc, #816]	@ (8002b00 <Plot_Touchscreen_ScheduleWizard_Temperature+0x400>)
 80027d0:	f00f fc68 	bl	80120a4 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 80027d4:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 80027d8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	b29c      	uxth	r4, r3
 80027e0:	f107 030c 	add.w	r3, r7, #12
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fd fd51 	bl	800028c <strlen>
 80027ea:	4603      	mov	r3, r0
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	461a      	mov	r2, r3
 80027f0:	0052      	lsls	r2, r2, #1
 80027f2:	4413      	add	r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	1ae3      	subs	r3, r4, r3
 80027fa:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 80027fe:	f107 030c 	add.w	r3, r7, #12
 8002802:	f8b7 007e 	ldrh.w	r0, [r7, #126]	@ 0x7e
 8002806:	2213      	movs	r2, #19
 8002808:	9201      	str	r2, [sp, #4]
 800280a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800280e:	9200      	str	r2, [sp, #0]
 8002810:	2202      	movs	r2, #2
 8002812:	211e      	movs	r1, #30
 8002814:	f000 ff46 	bl	80036a4 <ILI9488_DrawString>

    // Step label (smaller)
    ILI9488_DrawString(MARGIN, HEADER_HEIGHT + 12, 2.5, "Set temperature", WHITE, NAVY_BLUE);
 8002818:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800281c:	330c      	adds	r3, #12
 800281e:	b299      	uxth	r1, r3
 8002820:	f8b7 0088 	ldrh.w	r0, [r7, #136]	@ 0x88
 8002824:	230f      	movs	r3, #15
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	4bb5      	ldr	r3, [pc, #724]	@ (8002b04 <Plot_Touchscreen_ScheduleWizard_Temperature+0x404>)
 8002830:	2202      	movs	r2, #2
 8002832:	f000 ff37 	bl	80036a4 <ILI9488_DrawString>

    // Temperature block (centered, larger)
    const uint16_t TEMP_PANEL_X1 = MARGIN;
 8002836:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800283a:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
    const uint16_t TEMP_PANEL_Y1 = HEADER_HEIGHT + 55;
 800283e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002842:	3337      	adds	r3, #55	@ 0x37
 8002844:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    const uint16_t TEMP_PANEL_WIDTH = SCREEN_WIDTH - (MARGIN * 2) - 100;
 8002848:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	b29b      	uxth	r3, r3
 8002850:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	b29b      	uxth	r3, r3
 8002858:	3b64      	subs	r3, #100	@ 0x64
 800285a:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
    const uint16_t TEMP_PANEL_HEIGHT = 120;
 800285e:	2378      	movs	r3, #120	@ 0x78
 8002860:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    const uint16_t TEMP_PANEL_X2 = TEMP_PANEL_X1 + TEMP_PANEL_WIDTH;
 8002864:	f8b7 207c 	ldrh.w	r2, [r7, #124]	@ 0x7c
 8002868:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800286c:	4413      	add	r3, r2
 800286e:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    const uint16_t TEMP_PANEL_Y2 = TEMP_PANEL_Y1 + TEMP_PANEL_HEIGHT;
 8002872:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8002876:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 800287a:	4413      	add	r3, r2
 800287c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    ILI9488_FilledRectangle(TEMP_PANEL_X1, TEMP_PANEL_Y1, TEMP_PANEL_X2, TEMP_PANEL_Y2, BLACK);
 8002880:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8002884:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8002888:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 800288c:	f8b7 007c 	ldrh.w	r0, [r7, #124]	@ 0x7c
 8002890:	2400      	movs	r4, #0
 8002892:	9400      	str	r4, [sp, #0]
 8002894:	f000 fe08 	bl	80034a8 <ILI9488_FilledRectangle>

    int16_t temp_whole = target_temperature_tenths / 10;
 8002898:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	@ 0xa8
 800289c:	4a9a      	ldr	r2, [pc, #616]	@ (8002b08 <Plot_Touchscreen_ScheduleWizard_Temperature+0x408>)
 800289e:	fb82 1203 	smull	r1, r2, r2, r3
 80028a2:	1092      	asrs	r2, r2, #2
 80028a4:	17db      	asrs	r3, r3, #31
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    int16_t temp_decimal = target_temperature_tenths % 10;
 80028ac:	f9b7 20a8 	ldrsh.w	r2, [r7, #168]	@ 0xa8
 80028b0:	4b95      	ldr	r3, [pc, #596]	@ (8002b08 <Plot_Touchscreen_ScheduleWizard_Temperature+0x408>)
 80028b2:	fb83 1302 	smull	r1, r3, r3, r2
 80028b6:	1099      	asrs	r1, r3, #2
 80028b8:	17d3      	asrs	r3, r2, #31
 80028ba:	1ac9      	subs	r1, r1, r3
 80028bc:	460b      	mov	r3, r1
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if (temp_decimal < 0)
 80028ca:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	da05      	bge.n	80028de <Plot_Touchscreen_ScheduleWizard_Temperature+0x1de>
    {
        temp_decimal = -temp_decimal;
 80028d2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80028d6:	425b      	negs	r3, r3
 80028d8:	b29b      	uxth	r3, r3
 80028da:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    }

    sprintf(buffer, "%d", temp_whole);
 80028de:	f9b7 2070 	ldrsh.w	r2, [r7, #112]	@ 0x70
 80028e2:	f107 030c 	add.w	r3, r7, #12
 80028e6:	4989      	ldr	r1, [pc, #548]	@ (8002b0c <Plot_Touchscreen_ScheduleWizard_Temperature+0x40c>)
 80028e8:	4618      	mov	r0, r3
 80028ea:	f00f fbdb 	bl	80120a4 <siprintf>
    uint16_t whole_width = strlen(buffer) * 6 * 6;
 80028ee:	f107 030c 	add.w	r3, r7, #12
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fd fcca 	bl	800028c <strlen>
 80028f8:	4603      	mov	r3, r0
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	461a      	mov	r2, r3
 80028fe:	00d2      	lsls	r2, r2, #3
 8002900:	4413      	add	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    sprintf(buffer, ".%d", temp_decimal);
 8002908:	f9b7 208e 	ldrsh.w	r2, [r7, #142]	@ 0x8e
 800290c:	f107 030c 	add.w	r3, r7, #12
 8002910:	497f      	ldr	r1, [pc, #508]	@ (8002b10 <Plot_Touchscreen_ScheduleWizard_Temperature+0x410>)
 8002912:	4618      	mov	r0, r3
 8002914:	f00f fbc6 	bl	80120a4 <siprintf>
    uint16_t decimal_width = strlen(buffer) * 6 * 4;
 8002918:	f107 030c 	add.w	r3, r7, #12
 800291c:	4618      	mov	r0, r3
 800291e:	f7fd fcb5 	bl	800028c <strlen>
 8002922:	4603      	mov	r3, r0
 8002924:	b29b      	uxth	r3, r3
 8002926:	461a      	mov	r2, r3
 8002928:	0052      	lsls	r2, r2, #1
 800292a:	4413      	add	r3, r2
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    uint16_t total_width = whole_width + decimal_width + (6 * 4);
 8002932:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8002936:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800293a:	4413      	add	r3, r2
 800293c:	b29b      	uxth	r3, r3
 800293e:	3318      	adds	r3, #24
 8002940:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    uint16_t temp_text_x = TEMP_PANEL_X1 + (TEMP_PANEL_WIDTH / 2) - (total_width / 2);
 8002944:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8002950:	4413      	add	r3, r2
 8002952:	b29a      	uxth	r2, r3
 8002954:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8002958:	085b      	lsrs	r3, r3, #1
 800295a:	b29b      	uxth	r3, r3
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
    uint16_t temp_text_y = TEMP_PANEL_Y1 + (TEMP_PANEL_HEIGHT / 2) - (8 * 6 / 2);
 8002962:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8002966:	085b      	lsrs	r3, r3, #1
 8002968:	b29a      	uxth	r2, r3
 800296a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800296e:	4413      	add	r3, r2
 8002970:	b29b      	uxth	r3, r3
 8002972:	3b18      	subs	r3, #24
 8002974:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

    sprintf(buffer, "%d", temp_whole);
 8002978:	f9b7 2070 	ldrsh.w	r2, [r7, #112]	@ 0x70
 800297c:	f107 030c 	add.w	r3, r7, #12
 8002980:	4962      	ldr	r1, [pc, #392]	@ (8002b0c <Plot_Touchscreen_ScheduleWizard_Temperature+0x40c>)
 8002982:	4618      	mov	r0, r3
 8002984:	f00f fb8e 	bl	80120a4 <siprintf>
    ILI9488_DrawString(temp_text_x, temp_text_y, 6, buffer, WHITE, BLACK);
 8002988:	f107 030c 	add.w	r3, r7, #12
 800298c:	f8b7 1066 	ldrh.w	r1, [r7, #102]	@ 0x66
 8002990:	f8b7 0068 	ldrh.w	r0, [r7, #104]	@ 0x68
 8002994:	2200      	movs	r2, #0
 8002996:	9201      	str	r2, [sp, #4]
 8002998:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800299c:	9200      	str	r2, [sp, #0]
 800299e:	2206      	movs	r2, #6
 80029a0:	f000 fe80 	bl	80036a4 <ILI9488_DrawString>
    sprintf(buffer, ".%d", temp_decimal);
 80029a4:	f9b7 208e 	ldrsh.w	r2, [r7, #142]	@ 0x8e
 80029a8:	f107 030c 	add.w	r3, r7, #12
 80029ac:	4958      	ldr	r1, [pc, #352]	@ (8002b10 <Plot_Touchscreen_ScheduleWizard_Temperature+0x410>)
 80029ae:	4618      	mov	r0, r3
 80029b0:	f00f fb78 	bl	80120a4 <siprintf>
    ILI9488_DrawString(temp_text_x + whole_width, temp_text_y, 4, buffer, LIGHT_GRAY, BLACK);
 80029b4:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 80029b8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80029bc:	4413      	add	r3, r2
 80029be:	b298      	uxth	r0, r3
 80029c0:	f107 030c 	add.w	r3, r7, #12
 80029c4:	f8b7 1066 	ldrh.w	r1, [r7, #102]	@ 0x66
 80029c8:	2200      	movs	r2, #0
 80029ca:	9201      	str	r2, [sp, #4]
 80029cc:	f24c 6218 	movw	r2, #50712	@ 0xc618
 80029d0:	9200      	str	r2, [sp, #0]
 80029d2:	2204      	movs	r2, #4
 80029d4:	f000 fe66 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(temp_text_x + whole_width + decimal_width + 8, temp_text_y + 8, 4, "C", WHITE, BLACK);
 80029d8:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 80029dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80029e0:	4413      	add	r3, r2
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80029e8:	4413      	add	r3, r2
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	3308      	adds	r3, #8
 80029ee:	b298      	uxth	r0, r3
 80029f0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80029f4:	3308      	adds	r3, #8
 80029f6:	b299      	uxth	r1, r3
 80029f8:	2300      	movs	r3, #0
 80029fa:	9301      	str	r3, [sp, #4]
 80029fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	4b44      	ldr	r3, [pc, #272]	@ (8002b14 <Plot_Touchscreen_ScheduleWizard_Temperature+0x414>)
 8002a04:	2204      	movs	r2, #4
 8002a06:	f000 fe4d 	bl	80036a4 <ILI9488_DrawString>

    // Increase/decrease buttons (right side)
    const uint16_t ADJ_BTN_HEIGHT = 55;
 8002a0a:	2337      	movs	r3, #55	@ 0x37
 8002a0c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    const uint16_t ADJ_BTN_WIDTH = 90;
 8002a10:	235a      	movs	r3, #90	@ 0x5a
 8002a12:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    uint16_t adj_btn_x1 = SCREEN_WIDTH - MARGIN - ADJ_BTN_WIDTH;
 8002a16:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8002a1a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    uint16_t adj_btn_y1 = TEMP_PANEL_Y1;
 8002a2c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8002a30:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint16_t adj_btn_y2 = adj_btn_y1 + ADJ_BTN_HEIGHT;
 8002a34:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002a38:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002a3c:	4413      	add	r3, r2
 8002a3e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    Draw_Modern_Button(adj_btn_x1, adj_btn_y1, adj_btn_x1 + ADJ_BTN_WIDTH, adj_btn_y2,
 8002a42:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8002a46:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002a4a:	4413      	add	r3, r2
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002a52:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 8002a56:	f8b7 0060 	ldrh.w	r0, [r7, #96]	@ 0x60
 8002a5a:	2405      	movs	r4, #5
 8002a5c:	9404      	str	r4, [sp, #16]
 8002a5e:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8002a62:	9403      	str	r4, [sp, #12]
 8002a64:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8002a68:	9402      	str	r4, [sp, #8]
 8002a6a:	f248 4410 	movw	r4, #33808	@ 0x8410
 8002a6e:	9401      	str	r4, [sp, #4]
 8002a70:	4c29      	ldr	r4, [pc, #164]	@ (8002b18 <Plot_Touchscreen_ScheduleWizard_Temperature+0x418>)
 8002a72:	9400      	str	r4, [sp, #0]
 8002a74:	f7fe f916 	bl	8000ca4 <Draw_Modern_Button>
                       "+", GRAY, WHITE, LIGHT_GRAY, 5);

    uint16_t adj_btn2_y1 = adj_btn_y2 + 10;
 8002a78:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002a7c:	330a      	adds	r3, #10
 8002a7e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    uint16_t adj_btn2_y2 = adj_btn2_y1 + ADJ_BTN_HEIGHT;
 8002a82:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8002a86:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002a8a:	4413      	add	r3, r2
 8002a8c:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    Draw_Modern_Button(adj_btn_x1, adj_btn2_y1, adj_btn_x1 + ADJ_BTN_WIDTH, adj_btn2_y2,
 8002a90:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 8002a94:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002a98:	4413      	add	r3, r2
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002aa0:	f8b7 105a 	ldrh.w	r1, [r7, #90]	@ 0x5a
 8002aa4:	f8b7 0060 	ldrh.w	r0, [r7, #96]	@ 0x60
 8002aa8:	2405      	movs	r4, #5
 8002aaa:	9404      	str	r4, [sp, #16]
 8002aac:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8002ab0:	9403      	str	r4, [sp, #12]
 8002ab2:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8002ab6:	9402      	str	r4, [sp, #8]
 8002ab8:	f248 4410 	movw	r4, #33808	@ 0x8410
 8002abc:	9401      	str	r4, [sp, #4]
 8002abe:	4c17      	ldr	r4, [pc, #92]	@ (8002b1c <Plot_Touchscreen_ScheduleWizard_Temperature+0x41c>)
 8002ac0:	9400      	str	r4, [sp, #0]
 8002ac2:	f7fe f8ef 	bl	8000ca4 <Draw_Modern_Button>
                       "-", GRAY, WHITE, LIGHT_GRAY, 5);

    // Knob hint (with icon, better spacing)
    uint16_t knob_y = TEMP_PANEL_Y2 + 8;
 8002ac6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8002aca:	3308      	adds	r3, #8
 8002acc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t knob_icon_x = MARGIN;
 8002ad0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002ad4:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    uint16_t knob_icon_y = knob_y + 8;
 8002ad8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002adc:	3308      	adds	r3, #8
 8002ade:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint16_t knob_icon_radius = 12;
 8002ae2:	230c      	movs	r3, #12
 8002ae4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius, 2, WHITE);
 8002ae8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002aec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002af0:	18d0      	adds	r0, r2, r3
 8002af2:	f8b7 1052 	ldrh.w	r1, [r7, #82]	@ 0x52
 8002af6:	e013      	b.n	8002b20 <Plot_Touchscreen_ScheduleWizard_Temperature+0x420>
 8002af8:	0801355c 	.word	0x0801355c
 8002afc:	0801341c 	.word	0x0801341c
 8002b00:	0801342c 	.word	0x0801342c
 8002b04:	080135d8 	.word	0x080135d8
 8002b08:	66666667 	.word	0x66666667
 8002b0c:	0801343c 	.word	0x0801343c
 8002b10:	08013440 	.word	0x08013440
 8002b14:	08013444 	.word	0x08013444
 8002b18:	0801345c 	.word	0x0801345c
 8002b1c:	08013460 	.word	0x08013460
 8002b20:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002b24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	f000 feba 	bl	80038a4 <ILI9488_drawCircleOutline>
    ILI9488_drawCircleOutline(knob_icon_x + knob_icon_radius, knob_icon_y, knob_icon_radius - 4, 1, LIGHT_GRAY);
 8002b30:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002b34:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002b38:	18d0      	adds	r0, r2, r3
 8002b3a:	f8b7 1052 	ldrh.w	r1, [r7, #82]	@ 0x52
 8002b3e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002b42:	1f1a      	subs	r2, r3, #4
 8002b44:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	f000 feaa 	bl	80038a4 <ILI9488_drawCircleOutline>
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 8002b50:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002b54:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002b58:	4413      	add	r3, r2
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	3b02      	subs	r3, #2
 8002b5e:	b298      	uxth	r0, r3
 8002b60:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002b64:	3b02      	subs	r3, #2
 8002b66:	b299      	uxth	r1, r3
                            knob_icon_x + knob_icon_radius + 2, knob_icon_y + 2, WHITE);
 8002b68:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002b6c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002b70:	4413      	add	r3, r2
 8002b72:	b29b      	uxth	r3, r3
    ILI9488_FilledRectangle(knob_icon_x + knob_icon_radius - 2, knob_icon_y - 2,
 8002b74:	3302      	adds	r3, #2
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002b7c:	3302      	adds	r3, #2
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8002b84:	9400      	str	r4, [sp, #0]
 8002b86:	f000 fc8f 	bl	80034a8 <ILI9488_FilledRectangle>
    uint16_t knob_text_x = knob_icon_x + (knob_icon_radius * 2) + 10;
 8002b8a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002b96:	4413      	add	r3, r2
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	330a      	adds	r3, #10
 8002b9c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    ILI9488_DrawString(knob_text_x, knob_y, 2, "Use knob to adjust temperature", WHITE, NAVY_BLUE);
 8002ba0:	f8b7 1056 	ldrh.w	r1, [r7, #86]	@ 0x56
 8002ba4:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8002ba8:	230f      	movs	r3, #15
 8002baa:	9301      	str	r3, [sp, #4]
 8002bac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	4b36      	ldr	r3, [pc, #216]	@ (8002c8c <Plot_Touchscreen_ScheduleWizard_Temperature+0x58c>)
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	f000 fd75 	bl	80036a4 <ILI9488_DrawString>

    // Bottom buttons
    const uint16_t BOTTOM_BUTTON_WIDTH = 200;
 8002bba:	23c8      	movs	r3, #200	@ 0xc8
 8002bbc:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 2) + BUTTON_SPACING;
 8002bc0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8002bcc:	4413      	add	r3, r2
 8002bce:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2;
 8002bd2:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8002bd6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	0fda      	lsrs	r2, r3, #31
 8002bde:	4413      	add	r3, r2
 8002be0:	105b      	asrs	r3, r3, #1
 8002be2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    uint16_t prev_btn_x1 = BOTTOM_START_X;
 8002be6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002bea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint16_t prev_btn_x2 = prev_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8002bee:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002bf2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002bf6:	4413      	add	r3, r2
 8002bf8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    Draw_Modern_Button(prev_btn_x1, BOTTOM_BUTTON_Y, prev_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8002bfc:	f8b7 2080 	ldrh.w	r2, [r7, #128]	@ 0x80
 8002c00:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8002c04:	4413      	add	r3, r2
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002c0c:	f8b7 1080 	ldrh.w	r1, [r7, #128]	@ 0x80
 8002c10:	f8b7 0046 	ldrh.w	r0, [r7, #70]	@ 0x46
 8002c14:	2403      	movs	r4, #3
 8002c16:	9404      	str	r4, [sp, #16]
 8002c18:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8002c1c:	9403      	str	r4, [sp, #12]
 8002c1e:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8002c22:	9402      	str	r4, [sp, #8]
 8002c24:	f248 4410 	movw	r4, #33808	@ 0x8410
 8002c28:	9401      	str	r4, [sp, #4]
 8002c2a:	4c19      	ldr	r4, [pc, #100]	@ (8002c90 <Plot_Touchscreen_ScheduleWizard_Temperature+0x590>)
 8002c2c:	9400      	str	r4, [sp, #0]
 8002c2e:	f7fe f839 	bl	8000ca4 <Draw_Modern_Button>
                       "Back", GRAY, WHITE, LIGHT_GRAY, 3);

    uint16_t next_btn_x1 = prev_btn_x2 + BUTTON_SPACING;
 8002c32:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002c36:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8002c3a:	4413      	add	r3, r2
 8002c3c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint16_t next_btn_x2 = next_btn_x1 + BOTTOM_BUTTON_WIDTH;
 8002c40:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002c44:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002c48:	4413      	add	r3, r2
 8002c4a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    Draw_Modern_Button(next_btn_x1, BOTTOM_BUTTON_Y, next_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8002c4e:	f8b7 2080 	ldrh.w	r2, [r7, #128]	@ 0x80
 8002c52:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8002c56:	4413      	add	r3, r2
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002c5e:	f8b7 1080 	ldrh.w	r1, [r7, #128]	@ 0x80
 8002c62:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002c66:	2403      	movs	r4, #3
 8002c68:	9404      	str	r4, [sp, #16]
 8002c6a:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8002c6e:	9403      	str	r4, [sp, #12]
 8002c70:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8002c74:	9402      	str	r4, [sp, #8]
 8002c76:	f248 4410 	movw	r4, #33808	@ 0x8410
 8002c7a:	9401      	str	r4, [sp, #4]
 8002c7c:	4c05      	ldr	r4, [pc, #20]	@ (8002c94 <Plot_Touchscreen_ScheduleWizard_Temperature+0x594>)
 8002c7e:	9400      	str	r4, [sp, #0]
 8002c80:	f7fe f810 	bl	8000ca4 <Draw_Modern_Button>
                       "Next", GRAY, WHITE, LIGHT_GRAY, 3);
}
 8002c84:	bf00      	nop
 8002c86:	3794      	adds	r7, #148	@ 0x94
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd90      	pop	{r4, r7, pc}
 8002c8c:	08013464 	.word	0x08013464
 8002c90:	080134e4 	.word	0x080134e4
 8002c94:	080135a0 	.word	0x080135a0

08002c98 <Plot_Touchscreen_ScheduleWizard_Name>:
 */
void Plot_Touchscreen_ScheduleWizard_Name(uint16_t year, uint8_t month, uint8_t day,
                                          uint8_t hour, uint8_t minute, uint8_t second,
                                          const char *entry_name, int16_t target_temperature_tenths,
                                          uint8_t selected_weekday, uint8_t target_hour, uint8_t target_minute)
{
 8002c98:	b590      	push	{r4, r7, lr}
 8002c9a:	b0a5      	sub	sp, #148	@ 0x94
 8002c9c:	af06      	add	r7, sp, #24
 8002c9e:	4604      	mov	r4, r0
 8002ca0:	4608      	mov	r0, r1
 8002ca2:	4611      	mov	r1, r2
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4623      	mov	r3, r4
 8002ca8:	80fb      	strh	r3, [r7, #6]
 8002caa:	4603      	mov	r3, r0
 8002cac:	717b      	strb	r3, [r7, #5]
 8002cae:	460b      	mov	r3, r1
 8002cb0:	713b      	strb	r3, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	70fb      	strb	r3, [r7, #3]
    char buffer[50];

    const uint16_t SCREEN_WIDTH = 480;
 8002cb6:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8002cba:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
    const uint16_t SCREEN_HEIGHT = 320;
 8002cbe:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002cc2:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    const uint16_t MARGIN = 15;
 8002cc6:	230f      	movs	r3, #15
 8002cc8:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
    const uint16_t HEADER_HEIGHT = 50;
 8002ccc:	2332      	movs	r3, #50	@ 0x32
 8002cce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    const uint16_t BUTTON_SPACING = 15;
 8002cd2:	230f      	movs	r3, #15
 8002cd4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    const uint16_t BOTTOM_BUTTON_HEIGHT = 45;
 8002cd8:	232d      	movs	r3, #45	@ 0x2d
 8002cda:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    const uint16_t BOTTOM_BUTTON_Y = SCREEN_HEIGHT - BOTTOM_BUTTON_HEIGHT - MARGIN;
 8002cde:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8002ce2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

    ILI9488_FillScreen(NAVY_BLUE);
 8002cf4:	200f      	movs	r0, #15
 8002cf6:	f000 fb9b 	bl	8003430 <ILI9488_FillScreen>

    ILI9488_FilledRectangle(0, 0, SCREEN_WIDTH, HEADER_HEIGHT, DARK_BLUE);
 8002cfa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002cfe:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8002d02:	2113      	movs	r1, #19
 8002d04:	9100      	str	r1, [sp, #0]
 8002d06:	2100      	movs	r1, #0
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f000 fbcd 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(MARGIN, 8, 2, "Schedule Wizard", WHITE, DARK_BLUE);
 8002d0e:	f8b7 0070 	ldrh.w	r0, [r7, #112]	@ 0x70
 8002d12:	2313      	movs	r3, #19
 8002d14:	9301      	str	r3, [sp, #4]
 8002d16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	4bdb      	ldr	r3, [pc, #876]	@ (800308c <Plot_Touchscreen_ScheduleWizard_Name+0x3f4>)
 8002d1e:	2202      	movs	r2, #2
 8002d20:	2108      	movs	r1, #8
 8002d22:	f000 fcbf 	bl	80036a4 <ILI9488_DrawString>

    sprintf(buffer, "%02d %02d %04d", day, month, year);
 8002d26:	793a      	ldrb	r2, [r7, #4]
 8002d28:	7979      	ldrb	r1, [r7, #5]
 8002d2a:	88fb      	ldrh	r3, [r7, #6]
 8002d2c:	f107 0008 	add.w	r0, r7, #8
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	460b      	mov	r3, r1
 8002d34:	49d6      	ldr	r1, [pc, #856]	@ (8003090 <Plot_Touchscreen_ScheduleWizard_Name+0x3f8>)
 8002d36:	f00f f9b5 	bl	80120a4 <siprintf>
    ILI9488_DrawString(MARGIN, 30, 2, buffer, LIGHT_GRAY, DARK_BLUE);
 8002d3a:	f107 0308 	add.w	r3, r7, #8
 8002d3e:	f8b7 0070 	ldrh.w	r0, [r7, #112]	@ 0x70
 8002d42:	2213      	movs	r2, #19
 8002d44:	9201      	str	r2, [sp, #4]
 8002d46:	f24c 6218 	movw	r2, #50712	@ 0xc618
 8002d4a:	9200      	str	r2, [sp, #0]
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	211e      	movs	r1, #30
 8002d50:	f000 fca8 	bl	80036a4 <ILI9488_DrawString>
    sprintf(buffer, "%02d:%02d:%02d", hour, minute, second);
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	f897 1088 	ldrb.w	r1, [r7, #136]	@ 0x88
 8002d5a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8002d5e:	f107 0008 	add.w	r0, r7, #8
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	460b      	mov	r3, r1
 8002d66:	49cb      	ldr	r1, [pc, #812]	@ (8003094 <Plot_Touchscreen_ScheduleWizard_Name+0x3fc>)
 8002d68:	f00f f99c 	bl	80120a4 <siprintf>
    uint16_t time_x = SCREEN_WIDTH - MARGIN - (strlen(buffer) * 6 * 2);
 8002d6c:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8002d70:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	b29c      	uxth	r4, r3
 8002d78:	f107 0308 	add.w	r3, r7, #8
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7fd fa85 	bl	800028c <strlen>
 8002d82:	4603      	mov	r3, r0
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	461a      	mov	r2, r3
 8002d88:	0052      	lsls	r2, r2, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	1ae3      	subs	r3, r4, r3
 8002d92:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    ILI9488_DrawString(time_x, 30, 2, buffer, WHITE, DARK_BLUE);
 8002d96:	f107 0308 	add.w	r3, r7, #8
 8002d9a:	f8b7 0066 	ldrh.w	r0, [r7, #102]	@ 0x66
 8002d9e:	2213      	movs	r2, #19
 8002da0:	9201      	str	r2, [sp, #4]
 8002da2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002da6:	9200      	str	r2, [sp, #0]
 8002da8:	2202      	movs	r2, #2
 8002daa:	211e      	movs	r1, #30
 8002dac:	f000 fc7a 	bl	80036a4 <ILI9488_DrawString>

    // Step label (smaller)
    ILI9488_DrawString(MARGIN, HEADER_HEIGHT + 12, 2.5, "Name & confirm", WHITE, NAVY_BLUE);
 8002db0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002db4:	330c      	adds	r3, #12
 8002db6:	b299      	uxth	r1, r3
 8002db8:	f8b7 0070 	ldrh.w	r0, [r7, #112]	@ 0x70
 8002dbc:	230f      	movs	r3, #15
 8002dbe:	9301      	str	r3, [sp, #4]
 8002dc0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	4bb4      	ldr	r3, [pc, #720]	@ (8003098 <Plot_Touchscreen_ScheduleWizard_Name+0x400>)
 8002dc8:	2202      	movs	r2, #2
 8002dca:	f000 fc6b 	bl	80036a4 <ILI9488_DrawString>

    // Name card (smaller text, better spacing)
    uint16_t name_card_y = HEADER_HEIGHT + 42;
 8002dce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8002dd2:	332a      	adds	r3, #42	@ 0x2a
 8002dd4:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    uint16_t name_card_height = 55;
 8002dd8:	2337      	movs	r3, #55	@ 0x37
 8002dda:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    uint16_t name_card_x1 = MARGIN;
 8002dde:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8002de2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    uint16_t name_card_x2 = SCREEN_WIDTH - MARGIN;
 8002de6:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8002dea:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e

    ILI9488_FilledRectangle(name_card_x1, name_card_y, name_card_x2, name_card_y + name_card_height, GRAY);
 8002df4:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8002df8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002dfc:	4413      	add	r3, r2
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002e04:	f8b7 1064 	ldrh.w	r1, [r7, #100]	@ 0x64
 8002e08:	f8b7 0060 	ldrh.w	r0, [r7, #96]	@ 0x60
 8002e0c:	f248 4410 	movw	r4, #33808	@ 0x8410
 8002e10:	9400      	str	r4, [sp, #0]
 8002e12:	f000 fb49 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(name_card_x1 + 15, name_card_y + 10, 2, "Schedule name", LIGHT_GRAY, GRAY);
 8002e16:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8002e1a:	330f      	adds	r3, #15
 8002e1c:	b298      	uxth	r0, r3
 8002e1e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002e22:	330a      	adds	r3, #10
 8002e24:	b299      	uxth	r1, r3
 8002e26:	f248 4310 	movw	r3, #33808	@ 0x8410
 8002e2a:	9301      	str	r3, [sp, #4]
 8002e2c:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	4b9a      	ldr	r3, [pc, #616]	@ (800309c <Plot_Touchscreen_ScheduleWizard_Name+0x404>)
 8002e34:	2202      	movs	r2, #2
 8002e36:	f000 fc35 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(name_card_x1 + 15, name_card_y + 28, 2.5, entry_name, WHITE, GRAY);
 8002e3a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8002e3e:	330f      	adds	r3, #15
 8002e40:	b298      	uxth	r0, r3
 8002e42:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002e46:	331c      	adds	r3, #28
 8002e48:	b299      	uxth	r1, r3
 8002e4a:	f248 4310 	movw	r3, #33808	@ 0x8410
 8002e4e:	9301      	str	r3, [sp, #4]
 8002e50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f000 fc22 	bl	80036a4 <ILI9488_DrawString>

    // Summary cards (smaller text, more compact, better spacing)
    uint16_t summary_y = name_card_y + name_card_height + 12;
 8002e60:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8002e64:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002e68:	4413      	add	r3, r2
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	330c      	adds	r3, #12
 8002e6e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t summary_card_width = (SCREEN_WIDTH - (MARGIN * 2) - BUTTON_SPACING) / 2;
 8002e72:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8002e76:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	1ad2      	subs	r2, r2, r3
 8002e7e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	0fda      	lsrs	r2, r3, #31
 8002e86:	4413      	add	r3, r2
 8002e88:	105b      	asrs	r3, r3, #1
 8002e8a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    uint16_t summary_card_height = 65;
 8002e8e:	2341      	movs	r3, #65	@ 0x41
 8002e90:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58

    // Day/time card (smaller text)
    uint16_t day_card_x1 = MARGIN;
 8002e94:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8002e98:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t day_card_x2 = day_card_x1 + summary_card_width;
 8002e9c:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8002ea0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002ea4:	4413      	add	r3, r2
 8002ea6:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    ILI9488_FilledRectangle(day_card_x1, summary_y, day_card_x2, summary_y + summary_card_height, DARK_GRAY);
 8002eaa:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8002eae:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002eb2:	4413      	add	r3, r2
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002eba:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 8002ebe:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8002ec2:	f244 2408 	movw	r4, #16904	@ 0x4208
 8002ec6:	9400      	str	r4, [sp, #0]
 8002ec8:	f000 faee 	bl	80034a8 <ILI9488_FilledRectangle>
    const char *weekday_long = GetWeekdayLong(selected_weekday);
 8002ecc:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fd ff51 	bl	8000d78 <GetWeekdayLong>
 8002ed6:	6538      	str	r0, [r7, #80]	@ 0x50
    sprintf(buffer, "%s", weekday_long);
 8002ed8:	f107 0308 	add.w	r3, r7, #8
 8002edc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002ede:	4970      	ldr	r1, [pc, #448]	@ (80030a0 <Plot_Touchscreen_ScheduleWizard_Name+0x408>)
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f00f f8df 	bl	80120a4 <siprintf>
    ILI9488_DrawString(day_card_x1 + 12, summary_y + 10, 2, "Day", LIGHT_GRAY, DARK_GRAY);
 8002ee6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002eea:	330c      	adds	r3, #12
 8002eec:	b298      	uxth	r0, r3
 8002eee:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002ef2:	330a      	adds	r3, #10
 8002ef4:	b299      	uxth	r1, r3
 8002ef6:	f244 2308 	movw	r3, #16904	@ 0x4208
 8002efa:	9301      	str	r3, [sp, #4]
 8002efc:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	4b68      	ldr	r3, [pc, #416]	@ (80030a4 <Plot_Touchscreen_ScheduleWizard_Name+0x40c>)
 8002f04:	2202      	movs	r2, #2
 8002f06:	f000 fbcd 	bl	80036a4 <ILI9488_DrawString>
    ILI9488_DrawString(day_card_x1 + 12, summary_y + 28, 2.5, buffer, WHITE, DARK_GRAY);
 8002f0a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002f0e:	330c      	adds	r3, #12
 8002f10:	b298      	uxth	r0, r3
 8002f12:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002f16:	331c      	adds	r3, #28
 8002f18:	b299      	uxth	r1, r3
 8002f1a:	f107 0308 	add.w	r3, r7, #8
 8002f1e:	f244 2208 	movw	r2, #16904	@ 0x4208
 8002f22:	9201      	str	r2, [sp, #4]
 8002f24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f28:	9200      	str	r2, [sp, #0]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f000 fbba 	bl	80036a4 <ILI9488_DrawString>
    sprintf(buffer, "%02d:%02d", target_hour, target_minute);
 8002f30:	f897 209c 	ldrb.w	r2, [r7, #156]	@ 0x9c
 8002f34:	f897 30a0 	ldrb.w	r3, [r7, #160]	@ 0xa0
 8002f38:	f107 0008 	add.w	r0, r7, #8
 8002f3c:	495a      	ldr	r1, [pc, #360]	@ (80030a8 <Plot_Touchscreen_ScheduleWizard_Name+0x410>)
 8002f3e:	f00f f8b1 	bl	80120a4 <siprintf>
    ILI9488_DrawString(day_card_x1 + 12, summary_y + 48, 2.5, buffer, WHITE, DARK_GRAY);
 8002f42:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002f46:	330c      	adds	r3, #12
 8002f48:	b298      	uxth	r0, r3
 8002f4a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002f4e:	3330      	adds	r3, #48	@ 0x30
 8002f50:	b299      	uxth	r1, r3
 8002f52:	f107 0308 	add.w	r3, r7, #8
 8002f56:	f244 2208 	movw	r2, #16904	@ 0x4208
 8002f5a:	9201      	str	r2, [sp, #4]
 8002f5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f60:	9200      	str	r2, [sp, #0]
 8002f62:	2202      	movs	r2, #2
 8002f64:	f000 fb9e 	bl	80036a4 <ILI9488_DrawString>

    // Temperature card (smaller text)
    uint16_t temp_card_x1 = day_card_x2 + BUTTON_SPACING;
 8002f68:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8002f6c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8002f70:	4413      	add	r3, r2
 8002f72:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t temp_card_x2 = temp_card_x1 + summary_card_width;
 8002f76:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8002f7a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002f7e:	4413      	add	r3, r2
 8002f80:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    ILI9488_FilledRectangle(temp_card_x1, summary_y, temp_card_x2, summary_y + summary_card_height, DARK_GRAY);
 8002f84:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8002f88:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002f8c:	4413      	add	r3, r2
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8002f94:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 8002f98:	f8b7 004e 	ldrh.w	r0, [r7, #78]	@ 0x4e
 8002f9c:	f244 2408 	movw	r4, #16904	@ 0x4208
 8002fa0:	9400      	str	r4, [sp, #0]
 8002fa2:	f000 fa81 	bl	80034a8 <ILI9488_FilledRectangle>
    ILI9488_DrawString(temp_card_x1 + 12, summary_y + 10, 2, "Temperature", LIGHT_GRAY, DARK_GRAY);
 8002fa6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002faa:	330c      	adds	r3, #12
 8002fac:	b298      	uxth	r0, r3
 8002fae:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002fb2:	330a      	adds	r3, #10
 8002fb4:	b299      	uxth	r1, r3
 8002fb6:	f244 2308 	movw	r3, #16904	@ 0x4208
 8002fba:	9301      	str	r3, [sp, #4]
 8002fbc:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	4b3a      	ldr	r3, [pc, #232]	@ (80030ac <Plot_Touchscreen_ScheduleWizard_Name+0x414>)
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	f000 fb6d 	bl	80036a4 <ILI9488_DrawString>

    int16_t temp_whole = target_temperature_tenths / 10;
 8002fca:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 8002fce:	4a38      	ldr	r2, [pc, #224]	@ (80030b0 <Plot_Touchscreen_ScheduleWizard_Name+0x418>)
 8002fd0:	fb82 1203 	smull	r1, r2, r2, r3
 8002fd4:	1092      	asrs	r2, r2, #2
 8002fd6:	17db      	asrs	r3, r3, #31
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    int16_t temp_decimal = target_temperature_tenths % 10;
 8002fde:	f9b7 2094 	ldrsh.w	r2, [r7, #148]	@ 0x94
 8002fe2:	4b33      	ldr	r3, [pc, #204]	@ (80030b0 <Plot_Touchscreen_ScheduleWizard_Name+0x418>)
 8002fe4:	fb83 1302 	smull	r1, r3, r3, r2
 8002fe8:	1099      	asrs	r1, r3, #2
 8002fea:	17d3      	asrs	r3, r2, #31
 8002fec:	1ac9      	subs	r1, r1, r3
 8002fee:	460b      	mov	r3, r1
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if (temp_decimal < 0)
 8002ffc:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	@ 0x76
 8003000:	2b00      	cmp	r3, #0
 8003002:	da05      	bge.n	8003010 <Plot_Touchscreen_ScheduleWizard_Name+0x378>
    {
        temp_decimal = -temp_decimal;
 8003004:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8003008:	425b      	negs	r3, r3
 800300a:	b29b      	uxth	r3, r3
 800300c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    }
    sprintf(buffer, "%d.%d C", temp_whole, temp_decimal);
 8003010:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	@ 0x4a
 8003014:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	@ 0x76
 8003018:	f107 0008 	add.w	r0, r7, #8
 800301c:	4925      	ldr	r1, [pc, #148]	@ (80030b4 <Plot_Touchscreen_ScheduleWizard_Name+0x41c>)
 800301e:	f00f f841 	bl	80120a4 <siprintf>
    ILI9488_DrawString(temp_card_x1 + 12, summary_y + 35, 2.5, buffer, WHITE, DARK_GRAY);
 8003022:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003026:	330c      	adds	r3, #12
 8003028:	b298      	uxth	r0, r3
 800302a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800302e:	3323      	adds	r3, #35	@ 0x23
 8003030:	b299      	uxth	r1, r3
 8003032:	f107 0308 	add.w	r3, r7, #8
 8003036:	f244 2208 	movw	r2, #16904	@ 0x4208
 800303a:	9201      	str	r2, [sp, #4]
 800303c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003040:	9200      	str	r2, [sp, #0]
 8003042:	2202      	movs	r2, #2
 8003044:	f000 fb2e 	bl	80036a4 <ILI9488_DrawString>

    // Bottom buttons (consistent colors)
    const uint16_t BOTTOM_BUTTON_WIDTH = 200;
 8003048:	23c8      	movs	r3, #200	@ 0xc8
 800304a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    const uint16_t TOTAL_BUTTON_WIDTH = (BOTTOM_BUTTON_WIDTH * 2) + BUTTON_SPACING;
 800304e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	b29a      	uxth	r2, r3
 8003056:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800305a:	4413      	add	r3, r2
 800305c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    const uint16_t BOTTOM_START_X = (SCREEN_WIDTH - TOTAL_BUTTON_WIDTH) / 2;
 8003060:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8003064:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	0fda      	lsrs	r2, r3, #31
 800306c:	4413      	add	r3, r2
 800306e:	105b      	asrs	r3, r3, #1
 8003070:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

    uint16_t cancel_btn_x1 = BOTTOM_START_X;
 8003074:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003078:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint16_t cancel_btn_x2 = cancel_btn_x1 + BOTTOM_BUTTON_WIDTH;
 800307c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8003080:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003084:	4413      	add	r3, r2
 8003086:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800308a:	e015      	b.n	80030b8 <Plot_Touchscreen_ScheduleWizard_Name+0x420>
 800308c:	0801355c 	.word	0x0801355c
 8003090:	0801341c 	.word	0x0801341c
 8003094:	0801342c 	.word	0x0801342c
 8003098:	080135e8 	.word	0x080135e8
 800309c:	080135f8 	.word	0x080135f8
 80030a0:	08013608 	.word	0x08013608
 80030a4:	080133fc 	.word	0x080133fc
 80030a8:	080135b4 	.word	0x080135b4
 80030ac:	08013518 	.word	0x08013518
 80030b0:	66666667 	.word	0x66666667
 80030b4:	080134c4 	.word	0x080134c4
    Draw_Modern_Button(cancel_btn_x1, BOTTOM_BUTTON_Y, cancel_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 80030b8:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 80030bc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80030c0:	4413      	add	r3, r2
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80030c8:	f8b7 1068 	ldrh.w	r1, [r7, #104]	@ 0x68
 80030cc:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 80030d0:	2403      	movs	r4, #3
 80030d2:	9404      	str	r4, [sp, #16]
 80030d4:	f24c 6418 	movw	r4, #50712	@ 0xc618
 80030d8:	9403      	str	r4, [sp, #12]
 80030da:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80030de:	9402      	str	r4, [sp, #8]
 80030e0:	f248 4410 	movw	r4, #33808	@ 0x8410
 80030e4:	9401      	str	r4, [sp, #4]
 80030e6:	4c16      	ldr	r4, [pc, #88]	@ (8003140 <Plot_Touchscreen_ScheduleWizard_Name+0x4a8>)
 80030e8:	9400      	str	r4, [sp, #0]
 80030ea:	f7fd fddb 	bl	8000ca4 <Draw_Modern_Button>
                       "Back", GRAY, WHITE, LIGHT_GRAY, 3);

    uint16_t save_btn_x1 = cancel_btn_x2 + BUTTON_SPACING;
 80030ee:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80030f2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80030f6:	4413      	add	r3, r2
 80030f8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint16_t save_btn_x2 = save_btn_x1 + BOTTOM_BUTTON_WIDTH;
 80030fa:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80030fc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8003100:	4413      	add	r3, r2
 8003102:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    Draw_Modern_Button(save_btn_x1, BOTTOM_BUTTON_Y, save_btn_x2, BOTTOM_BUTTON_Y + BOTTOM_BUTTON_HEIGHT,
 8003104:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 8003108:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800310c:	4413      	add	r3, r2
 800310e:	b29b      	uxth	r3, r3
 8003110:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8003112:	f8b7 1068 	ldrh.w	r1, [r7, #104]	@ 0x68
 8003116:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 8003118:	2403      	movs	r4, #3
 800311a:	9404      	str	r4, [sp, #16]
 800311c:	f24c 6418 	movw	r4, #50712	@ 0xc618
 8003120:	9403      	str	r4, [sp, #12]
 8003122:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8003126:	9402      	str	r4, [sp, #8]
 8003128:	f248 4410 	movw	r4, #33808	@ 0x8410
 800312c:	9401      	str	r4, [sp, #4]
 800312e:	4c05      	ldr	r4, [pc, #20]	@ (8003144 <Plot_Touchscreen_ScheduleWizard_Name+0x4ac>)
 8003130:	9400      	str	r4, [sp, #0]
 8003132:	f7fd fdb7 	bl	8000ca4 <Draw_Modern_Button>
                       "Save", GRAY, WHITE, LIGHT_GRAY, 3);
}
 8003136:	bf00      	nop
 8003138:	377c      	adds	r7, #124	@ 0x7c
 800313a:	46bd      	mov	sp, r7
 800313c:	bd90      	pop	{r4, r7, pc}
 800313e:	bf00      	nop
 8003140:	080134e4 	.word	0x080134e4
 8003144:	08013554 	.word	0x08013554

08003148 <ILI9488_Write8>:
#define LCD_nCS_LOW()   (GPIOA->BSRR = GPIO_BSRR_BR3)
#define LCD_nCS_HIGH()  (GPIOA->BSRR = GPIO_BSRR_BS3)


static inline void ILI9488_Write8(uint8_t data)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	4603      	mov	r3, r0
 8003150:	71fb      	strb	r3, [r7, #7]
    // Toggle WR LOW
    LCD_WR_LOW();
 8003152:	4b08      	ldr	r3, [pc, #32]	@ (8003174 <ILI9488_Write8+0x2c>)
 8003154:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003158:	619a      	str	r2, [r3, #24]
	GPIOC->ODR = data;
 800315a:	4a07      	ldr	r2, [pc, #28]	@ (8003178 <ILI9488_Write8+0x30>)
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	6153      	str	r3, [r2, #20]
    //__NOP();  // Delay to meet timing
    LCD_WR_HIGH();
 8003160:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <ILI9488_Write8+0x2c>)
 8003162:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003166:	619a      	str	r2, [r3, #24]

}
 8003168:	bf00      	nop
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr
 8003174:	42020400 	.word	0x42020400
 8003178:	42020800 	.word	0x42020800

0800317c <ILI9488_Write16>:

static inline void ILI9488_Write16(uint16_t data)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	80fb      	strh	r3, [r7, #6]
    // Toggle WR LOW
    LCD_WR_LOW();
 8003186:	4b08      	ldr	r3, [pc, #32]	@ (80031a8 <ILI9488_Write16+0x2c>)
 8003188:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800318c:	619a      	str	r2, [r3, #24]
	GPIOC->ODR = data;
 800318e:	4a07      	ldr	r2, [pc, #28]	@ (80031ac <ILI9488_Write16+0x30>)
 8003190:	88fb      	ldrh	r3, [r7, #6]
 8003192:	6153      	str	r3, [r2, #20]
    //__NOP();  // Delay to meet timing
    LCD_WR_HIGH();
 8003194:	4b04      	ldr	r3, [pc, #16]	@ (80031a8 <ILI9488_Write16+0x2c>)
 8003196:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800319a:	619a      	str	r2, [r3, #24]
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	42020400 	.word	0x42020400
 80031ac:	42020800 	.word	0x42020800

080031b0 <ILI9488_WriteCommand>:



static inline void ILI9488_WriteCommand(uint8_t cmd)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	4603      	mov	r3, r0
 80031b8:	71fb      	strb	r3, [r7, #7]
    LCD_RS_LOW();
 80031ba:	4b06      	ldr	r3, [pc, #24]	@ (80031d4 <ILI9488_WriteCommand+0x24>)
 80031bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031c0:	619a      	str	r2, [r3, #24]
    ILI9488_Write8(cmd);
 80031c2:	79fb      	ldrb	r3, [r7, #7]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ffbf 	bl	8003148 <ILI9488_Write8>
}
 80031ca:	bf00      	nop
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	42020c00 	.word	0x42020c00

080031d8 <ILI9488_WriteData>:
}
*/

// 16 bit version
static inline void ILI9488_WriteData(uint16_t data)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	4603      	mov	r3, r0
 80031e0:	80fb      	strh	r3, [r7, #6]
    LCD_RS_HIGH();
 80031e2:	4b06      	ldr	r3, [pc, #24]	@ (80031fc <ILI9488_WriteData+0x24>)
 80031e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80031e8:	619a      	str	r2, [r3, #24]
    ILI9488_Write16(data);
 80031ea:	88fb      	ldrh	r3, [r7, #6]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7ff ffc5 	bl	800317c <ILI9488_Write16>
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	42020c00 	.word	0x42020c00

08003200 <ILI9488_Reset>:

void ILI9488_Reset(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
	LCD_nRESET_LOW();
 8003204:	4b07      	ldr	r3, [pc, #28]	@ (8003224 <ILI9488_Reset+0x24>)
 8003206:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800320a:	619a      	str	r2, [r3, #24]
    HAL_Delay(10);
 800320c:	200a      	movs	r0, #10
 800320e:	f002 f9c5 	bl	800559c <HAL_Delay>
    LCD_nRESET_HIGH();
 8003212:	4b04      	ldr	r3, [pc, #16]	@ (8003224 <ILI9488_Reset+0x24>)
 8003214:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003218:	619a      	str	r2, [r3, #24]
    HAL_Delay(10);
 800321a:	200a      	movs	r0, #10
 800321c:	f002 f9be 	bl	800559c <HAL_Delay>
}
 8003220:	bf00      	nop
 8003222:	bd80      	pop	{r7, pc}
 8003224:	42020000 	.word	0x42020000

08003228 <ILI9488_Init>:

void ILI9488_Init(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
	// initial state of pins
	LCD_RD_HIGH();
 800322c:	4b57      	ldr	r3, [pc, #348]	@ (800338c <ILI9488_Init+0x164>)
 800322e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003232:	619a      	str	r2, [r3, #24]
	LCD_WR_HIGH();
 8003234:	4b56      	ldr	r3, [pc, #344]	@ (8003390 <ILI9488_Init+0x168>)
 8003236:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800323a:	619a      	str	r2, [r3, #24]
	LCD_RS_HIGH();
 800323c:	4b53      	ldr	r3, [pc, #332]	@ (800338c <ILI9488_Init+0x164>)
 800323e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003242:	619a      	str	r2, [r3, #24]
	LCD_nCS_LOW();
 8003244:	4b53      	ldr	r3, [pc, #332]	@ (8003394 <ILI9488_Init+0x16c>)
 8003246:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800324a:	619a      	str	r2, [r3, #24]
	LCD_nRESET_LOW();
 800324c:	4b51      	ldr	r3, [pc, #324]	@ (8003394 <ILI9488_Init+0x16c>)
 800324e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003252:	619a      	str	r2, [r3, #24]

    HAL_Delay(5);
 8003254:	2005      	movs	r0, #5
 8003256:	f002 f9a1 	bl	800559c <HAL_Delay>
    LCD_nCS_LOW();
 800325a:	4b4e      	ldr	r3, [pc, #312]	@ (8003394 <ILI9488_Init+0x16c>)
 800325c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003260:	619a      	str	r2, [r3, #24]
    ILI9488_Reset();
 8003262:	f7ff ffcd 	bl	8003200 <ILI9488_Reset>

    ILI9488_WriteCommand(0xE0); // Positive Gamma Control
 8003266:	20e0      	movs	r0, #224	@ 0xe0
 8003268:	f7ff ffa2 	bl	80031b0 <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 800326c:	2000      	movs	r0, #0
 800326e:	f7ff ffb3 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x03);
 8003272:	2003      	movs	r0, #3
 8003274:	f7ff ffb0 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x09);
 8003278:	2009      	movs	r0, #9
 800327a:	f7ff ffad 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x08);
 800327e:	2008      	movs	r0, #8
 8003280:	f7ff ffaa 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 8003284:	2016      	movs	r0, #22
 8003286:	f7ff ffa7 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x0A);
 800328a:	200a      	movs	r0, #10
 800328c:	f7ff ffa4 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x3F);
 8003290:	203f      	movs	r0, #63	@ 0x3f
 8003292:	f7ff ffa1 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x78);
 8003296:	2078      	movs	r0, #120	@ 0x78
 8003298:	f7ff ff9e 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x4C);
 800329c:	204c      	movs	r0, #76	@ 0x4c
 800329e:	f7ff ff9b 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x09);
 80032a2:	2009      	movs	r0, #9
 80032a4:	f7ff ff98 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x0A);
 80032a8:	200a      	movs	r0, #10
 80032aa:	f7ff ff95 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x08);
 80032ae:	2008      	movs	r0, #8
 80032b0:	f7ff ff92 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 80032b4:	2016      	movs	r0, #22
 80032b6:	f7ff ff8f 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x1A);
 80032ba:	201a      	movs	r0, #26
 80032bc:	f7ff ff8c 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 80032c0:	200f      	movs	r0, #15
 80032c2:	f7ff ff89 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xE1); // Negative Gamma Control
 80032c6:	20e1      	movs	r0, #225	@ 0xe1
 80032c8:	f7ff ff72 	bl	80031b0 <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 80032cc:	2000      	movs	r0, #0
 80032ce:	f7ff ff83 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x16);
 80032d2:	2016      	movs	r0, #22
 80032d4:	f7ff ff80 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x19);
 80032d8:	2019      	movs	r0, #25
 80032da:	f7ff ff7d 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x03);
 80032de:	2003      	movs	r0, #3
 80032e0:	f7ff ff7a 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 80032e4:	200f      	movs	r0, #15
 80032e6:	f7ff ff77 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x05);
 80032ea:	2005      	movs	r0, #5
 80032ec:	f7ff ff74 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x32);
 80032f0:	2032      	movs	r0, #50	@ 0x32
 80032f2:	f7ff ff71 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x45);
 80032f6:	2045      	movs	r0, #69	@ 0x45
 80032f8:	f7ff ff6e 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x46);
 80032fc:	2046      	movs	r0, #70	@ 0x46
 80032fe:	f7ff ff6b 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x04);
 8003302:	2004      	movs	r0, #4
 8003304:	f7ff ff68 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x0E);
 8003308:	200e      	movs	r0, #14
 800330a:	f7ff ff65 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x0D);
 800330e:	200d      	movs	r0, #13
 8003310:	f7ff ff62 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x35);
 8003314:	2035      	movs	r0, #53	@ 0x35
 8003316:	f7ff ff5f 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x37);
 800331a:	2037      	movs	r0, #55	@ 0x37
 800331c:	f7ff ff5c 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x0F);
 8003320:	200f      	movs	r0, #15
 8003322:	f7ff ff59 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC0); // Power Control 1
 8003326:	20c0      	movs	r0, #192	@ 0xc0
 8003328:	f7ff ff42 	bl	80031b0 <ILI9488_WriteCommand>
    ILI9488_WriteData(0x17);
 800332c:	2017      	movs	r0, #23
 800332e:	f7ff ff53 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x15);
 8003332:	2015      	movs	r0, #21
 8003334:	f7ff ff50 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC1); // Power Control 2
 8003338:	20c1      	movs	r0, #193	@ 0xc1
 800333a:	f7ff ff39 	bl	80031b0 <ILI9488_WriteCommand>
    ILI9488_WriteData(0x41);
 800333e:	2041      	movs	r0, #65	@ 0x41
 8003340:	f7ff ff4a 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0xC5); // VCOM Control
 8003344:	20c5      	movs	r0, #197	@ 0xc5
 8003346:	f7ff ff33 	bl	80031b0 <ILI9488_WriteCommand>
    ILI9488_WriteData(0x00);
 800334a:	2000      	movs	r0, #0
 800334c:	f7ff ff44 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x12);
 8003350:	2012      	movs	r0, #18
 8003352:	f7ff ff41 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(0x80);
 8003356:	2080      	movs	r0, #128	@ 0x80
 8003358:	f7ff ff3e 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x36); // Memory Access Control
 800335c:	2036      	movs	r0, #54	@ 0x36
 800335e:	f7ff ff27 	bl	80031b0 <ILI9488_WriteCommand>
    ILI9488_WriteData(0x48);    // RGB
 8003362:	2048      	movs	r0, #72	@ 0x48
 8003364:	f7ff ff38 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x3A); // Pixel Format
 8003368:	203a      	movs	r0, #58	@ 0x3a
 800336a:	f7ff ff21 	bl	80031b0 <ILI9488_WriteCommand>
    //ILI9488_WriteData(0x66);    // 18-bit/pixel
    ILI9488_WriteData(0x55);    // 16-bit/pixel
 800336e:	2055      	movs	r0, #85	@ 0x55
 8003370:	f7ff ff32 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x11); // Sleep Out
 8003374:	2011      	movs	r0, #17
 8003376:	f7ff ff1b 	bl	80031b0 <ILI9488_WriteCommand>
    HAL_Delay(120);
 800337a:	2078      	movs	r0, #120	@ 0x78
 800337c:	f002 f90e 	bl	800559c <HAL_Delay>

    ILI9488_WriteCommand(0x29); // Display ON
 8003380:	2029      	movs	r0, #41	@ 0x29
 8003382:	f7ff ff15 	bl	80031b0 <ILI9488_WriteCommand>

}
 8003386:	bf00      	nop
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	42020c00 	.word	0x42020c00
 8003390:	42020400 	.word	0x42020400
 8003394:	42020000 	.word	0x42020000

08003398 <ILI9488_SetAddressWindow>:

static inline void ILI9488_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8003398:	b590      	push	{r4, r7, lr}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	4604      	mov	r4, r0
 80033a0:	4608      	mov	r0, r1
 80033a2:	4611      	mov	r1, r2
 80033a4:	461a      	mov	r2, r3
 80033a6:	4623      	mov	r3, r4
 80033a8:	80fb      	strh	r3, [r7, #6]
 80033aa:	4603      	mov	r3, r0
 80033ac:	80bb      	strh	r3, [r7, #4]
 80033ae:	460b      	mov	r3, r1
 80033b0:	807b      	strh	r3, [r7, #2]
 80033b2:	4613      	mov	r3, r2
 80033b4:	803b      	strh	r3, [r7, #0]

    ILI9488_WriteCommand(0x2A); // Column Address Set
 80033b6:	202a      	movs	r0, #42	@ 0x2a
 80033b8:	f7ff fefa 	bl	80031b0 <ILI9488_WriteCommand>
    ILI9488_WriteData(x0 >> 8);
 80033bc:	88fb      	ldrh	r3, [r7, #6]
 80033be:	0a1b      	lsrs	r3, r3, #8
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff ff08 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(x0 & 0xFF);
 80033c8:	88fb      	ldrh	r3, [r7, #6]
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff ff02 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(x1 >> 8);
 80033d4:	887b      	ldrh	r3, [r7, #2]
 80033d6:	0a1b      	lsrs	r3, r3, #8
 80033d8:	b29b      	uxth	r3, r3
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fefc 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(x1 & 0xFF);
 80033e0:	887b      	ldrh	r3, [r7, #2]
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff fef6 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x2B); // Row Address Set
 80033ec:	202b      	movs	r0, #43	@ 0x2b
 80033ee:	f7ff fedf 	bl	80031b0 <ILI9488_WriteCommand>
    ILI9488_WriteData(y0 >> 8);
 80033f2:	88bb      	ldrh	r3, [r7, #4]
 80033f4:	0a1b      	lsrs	r3, r3, #8
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7ff feed 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(y0 & 0xFF);
 80033fe:	88bb      	ldrh	r3, [r7, #4]
 8003400:	b2db      	uxtb	r3, r3
 8003402:	b29b      	uxth	r3, r3
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff fee7 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(y1 >> 8);
 800340a:	883b      	ldrh	r3, [r7, #0]
 800340c:	0a1b      	lsrs	r3, r3, #8
 800340e:	b29b      	uxth	r3, r3
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff fee1 	bl	80031d8 <ILI9488_WriteData>
    ILI9488_WriteData(y1 & 0xFF);
 8003416:	883b      	ldrh	r3, [r7, #0]
 8003418:	b2db      	uxtb	r3, r3
 800341a:	b29b      	uxth	r3, r3
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff fedb 	bl	80031d8 <ILI9488_WriteData>

    ILI9488_WriteCommand(0x2C); // Memory Write
 8003422:	202c      	movs	r0, #44	@ 0x2c
 8003424:	f7ff fec4 	bl	80031b0 <ILI9488_WriteCommand>

}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	bd90      	pop	{r4, r7, pc}

08003430 <ILI9488_FillScreen>:
// function with unrolled loop for extra speed
// 16 bit version
__attribute__((optimize("O3")))
void ILI9488_FillScreen(uint16_t color)
{
    ILI9488_SetAddressWindow(0, 0, ILI9488_HEIGHT-1, ILI9488_WIDTH-1);
 8003430:	2100      	movs	r1, #0
{
 8003432:	b570      	push	{r4, r5, r6, lr}
    ILI9488_SetAddressWindow(0, 0, ILI9488_HEIGHT-1, ILI9488_WIDTH-1);
 8003434:	4d19      	ldr	r5, [pc, #100]	@ (800349c <ILI9488_FillScreen+0x6c>)
 8003436:	4e1a      	ldr	r6, [pc, #104]	@ (80034a0 <ILI9488_FillScreen+0x70>)
 8003438:	882b      	ldrh	r3, [r5, #0]
 800343a:	8832      	ldrh	r2, [r6, #0]
 800343c:	3b01      	subs	r3, #1
 800343e:	3a01      	subs	r2, #1
 8003440:	b29b      	uxth	r3, r3
 8003442:	b292      	uxth	r2, r2
{
 8003444:	4604      	mov	r4, r0
    ILI9488_SetAddressWindow(0, 0, ILI9488_HEIGHT-1, ILI9488_WIDTH-1);
 8003446:	4608      	mov	r0, r1
 8003448:	f7ff ffa6 	bl	8003398 <ILI9488_SetAddressWindow>
    LCD_RS_HIGH();  // Data mode
 800344c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003450:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <ILI9488_FillScreen+0x74>)

    uint32_t pixels = ILI9488_HEIGHT * ILI9488_WIDTH;
 8003452:	8836      	ldrh	r6, [r6, #0]
    LCD_RS_HIGH();  // Data mode
 8003454:	619a      	str	r2, [r3, #24]
    uint32_t pixels = ILI9488_HEIGHT * ILI9488_WIDTH;
 8003456:	882b      	ldrh	r3, [r5, #0]
 8003458:	fb03 f606 	mul.w	r6, r3, r6
    uint32_t iterations = pixels / 8;

    for (uint32_t i = 0; i < iterations; i++)
 800345c:	08f6      	lsrs	r6, r6, #3
 800345e:	d01b      	beq.n	8003498 <ILI9488_FillScreen+0x68>
 8003460:	2500      	movs	r5, #0
    {
        ILI9488_Write16(color);			// 1
 8003462:	4620      	mov	r0, r4
 8003464:	f7ff fe8a 	bl	800317c <ILI9488_Write16>
        ILI9488_Write16(color);			// 2
 8003468:	4620      	mov	r0, r4
 800346a:	f7ff fe87 	bl	800317c <ILI9488_Write16>
        ILI9488_Write16(color);			// 3
 800346e:	4620      	mov	r0, r4
 8003470:	f7ff fe84 	bl	800317c <ILI9488_Write16>
        ILI9488_Write16(color);			// 4
 8003474:	4620      	mov	r0, r4
 8003476:	f7ff fe81 	bl	800317c <ILI9488_Write16>
        ILI9488_Write16(color);			// 5
 800347a:	4620      	mov	r0, r4
 800347c:	f7ff fe7e 	bl	800317c <ILI9488_Write16>
        ILI9488_Write16(color);			// 6
 8003480:	4620      	mov	r0, r4
 8003482:	f7ff fe7b 	bl	800317c <ILI9488_Write16>
        ILI9488_Write16(color);			// 7
 8003486:	4620      	mov	r0, r4
 8003488:	f7ff fe78 	bl	800317c <ILI9488_Write16>
    for (uint32_t i = 0; i < iterations; i++)
 800348c:	3501      	adds	r5, #1
        ILI9488_Write16(color);			// 8
 800348e:	4620      	mov	r0, r4
 8003490:	f7ff fe74 	bl	800317c <ILI9488_Write16>
    for (uint32_t i = 0; i < iterations; i++)
 8003494:	42ae      	cmp	r6, r5
 8003496:	d1e4      	bne.n	8003462 <ILI9488_FillScreen+0x32>
    }
}
 8003498:	bd70      	pop	{r4, r5, r6, pc}
 800349a:	bf00      	nop
 800349c:	20000000 	.word	0x20000000
 80034a0:	20000002 	.word	0x20000002
 80034a4:	42020c00 	.word	0x42020c00

080034a8 <ILI9488_FilledRectangle>:
}
*/

// 16 bit version
void ILI9488_FilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,uint16_t color)
{
 80034a8:	b590      	push	{r4, r7, lr}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4604      	mov	r4, r0
 80034b0:	4608      	mov	r0, r1
 80034b2:	4611      	mov	r1, r2
 80034b4:	461a      	mov	r2, r3
 80034b6:	4623      	mov	r3, r4
 80034b8:	80fb      	strh	r3, [r7, #6]
 80034ba:	4603      	mov	r3, r0
 80034bc:	80bb      	strh	r3, [r7, #4]
 80034be:	460b      	mov	r3, r1
 80034c0:	807b      	strh	r3, [r7, #2]
 80034c2:	4613      	mov	r3, r2
 80034c4:	803b      	strh	r3, [r7, #0]
    }

#endif

#ifdef LCD_ORIENTATION_LANDSCAPE
	ILI9488_SetAddressWindow(y0, x0, y1, x1);
 80034c6:	887b      	ldrh	r3, [r7, #2]
 80034c8:	883a      	ldrh	r2, [r7, #0]
 80034ca:	88f9      	ldrh	r1, [r7, #6]
 80034cc:	88b8      	ldrh	r0, [r7, #4]
 80034ce:	f7ff ff63 	bl	8003398 <ILI9488_SetAddressWindow>

	uint16_t dx = x1 - x0;
 80034d2:	887a      	ldrh	r2, [r7, #2]
 80034d4:	88fb      	ldrh	r3, [r7, #6]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	827b      	strh	r3, [r7, #18]
	uint16_t dy = y1 - y0;
 80034da:	883a      	ldrh	r2, [r7, #0]
 80034dc:	88bb      	ldrh	r3, [r7, #4]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	823b      	strh	r3, [r7, #16]
	uint16_t data_size = dx*dy;
 80034e2:	8a7a      	ldrh	r2, [r7, #18]
 80034e4:	8a3b      	ldrh	r3, [r7, #16]
 80034e6:	fb12 f303 	smulbb	r3, r2, r3
 80034ea:	81fb      	strh	r3, [r7, #14]

    for (uint32_t i = 0; i < data_size+dy/2; i++)
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	e006      	b.n	8003500 <ILI9488_FilledRectangle+0x58>
    {
        ILI9488_WriteData(color);
 80034f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff fe6f 	bl	80031d8 <ILI9488_WriteData>
    for (uint32_t i = 0; i < data_size+dy/2; i++)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	3301      	adds	r3, #1
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	89fb      	ldrh	r3, [r7, #14]
 8003502:	8a3a      	ldrh	r2, [r7, #16]
 8003504:	0852      	lsrs	r2, r2, #1
 8003506:	b292      	uxth	r2, r2
 8003508:	4413      	add	r3, r2
 800350a:	461a      	mov	r2, r3
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	4293      	cmp	r3, r2
 8003510:	d3ef      	bcc.n	80034f2 <ILI9488_FilledRectangle+0x4a>
    }

#endif
}
 8003512:	bf00      	nop
 8003514:	bf00      	nop
 8003516:	371c      	adds	r7, #28
 8003518:	46bd      	mov	sp, r7
 800351a:	bd90      	pop	{r4, r7, pc}

0800351c <ILI9488_DrawPixel>:
}
*/

// 16 bit version
void ILI9488_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	80fb      	strh	r3, [r7, #6]
 8003526:	460b      	mov	r3, r1
 8003528:	80bb      	strh	r3, [r7, #4]
 800352a:	4613      	mov	r3, r2
 800352c:	807b      	strh	r3, [r7, #2]

#ifdef LCD_ORIENTATION_LANDSCAPE
	// swap X and Y in this orientation
	// check if not outside of display
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 800352e:	4b0c      	ldr	r3, [pc, #48]	@ (8003560 <ILI9488_DrawPixel+0x44>)
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	88fa      	ldrh	r2, [r7, #6]
 8003534:	429a      	cmp	r2, r3
 8003536:	d20f      	bcs.n	8003558 <ILI9488_DrawPixel+0x3c>
 8003538:	4b0a      	ldr	r3, [pc, #40]	@ (8003564 <ILI9488_DrawPixel+0x48>)
 800353a:	881b      	ldrh	r3, [r3, #0]
 800353c:	88ba      	ldrh	r2, [r7, #4]
 800353e:	429a      	cmp	r2, r3
 8003540:	d20a      	bcs.n	8003558 <ILI9488_DrawPixel+0x3c>
    ILI9488_SetAddressWindow(y, x, y, x);
 8003542:	88fb      	ldrh	r3, [r7, #6]
 8003544:	88ba      	ldrh	r2, [r7, #4]
 8003546:	88f9      	ldrh	r1, [r7, #6]
 8003548:	88b8      	ldrh	r0, [r7, #4]
 800354a:	f7ff ff25 	bl	8003398 <ILI9488_SetAddressWindow>
	// check if not outside of display
    if ((y >= ILI9488_WIDTH) || (x >= ILI9488_HEIGHT)) return;
    ILI9488_SetAddressWindow(x, y, x, y);
#endif
    // write the actual pixel
    ILI9488_WriteData(color);
 800354e:	887b      	ldrh	r3, [r7, #2]
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff fe41 	bl	80031d8 <ILI9488_WriteData>
 8003556:	e000      	b.n	800355a <ILI9488_DrawPixel+0x3e>
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 8003558:	bf00      	nop

}
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	20000000 	.word	0x20000000
 8003564:	20000002 	.word	0x20000002

08003568 <ILI9488_DrawChar>:

void ILI9488_DrawChar(uint16_t x, uint16_t y, uint8_t scale, char ch, uint16_t color, uint16_t bg_color)
{
 8003568:	b590      	push	{r4, r7, lr}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	4604      	mov	r4, r0
 8003570:	4608      	mov	r0, r1
 8003572:	4611      	mov	r1, r2
 8003574:	461a      	mov	r2, r3
 8003576:	4623      	mov	r3, r4
 8003578:	80fb      	strh	r3, [r7, #6]
 800357a:	4603      	mov	r3, r0
 800357c:	80bb      	strh	r3, [r7, #4]
 800357e:	460b      	mov	r3, r1
 8003580:	70fb      	strb	r3, [r7, #3]
 8003582:	4613      	mov	r3, r2
 8003584:	70bb      	strb	r3, [r7, #2]

#ifdef LCD_ORIENTATION_LANDSCAPE
	// swap X and Y in this orientation
	uint16_t temp = x;
 8003586:	88fb      	ldrh	r3, [r7, #6]
 8003588:	813b      	strh	r3, [r7, #8]
	x = y;
 800358a:	88bb      	ldrh	r3, [r7, #4]
 800358c:	80fb      	strh	r3, [r7, #6]
	y = temp;
 800358e:	893b      	ldrh	r3, [r7, #8]
 8003590:	80bb      	strh	r3, [r7, #4]
#endif

    // check if coordinates are not outside of display
    if ((y >= ILI9488_WIDTH) || (x >= ILI9488_HEIGHT)) return;
 8003592:	4b41      	ldr	r3, [pc, #260]	@ (8003698 <ILI9488_DrawChar+0x130>)
 8003594:	881b      	ldrh	r3, [r3, #0]
 8003596:	88ba      	ldrh	r2, [r7, #4]
 8003598:	429a      	cmp	r2, r3
 800359a:	d278      	bcs.n	800368e <ILI9488_DrawChar+0x126>
 800359c:	4b3f      	ldr	r3, [pc, #252]	@ (800369c <ILI9488_DrawChar+0x134>)
 800359e:	881b      	ldrh	r3, [r3, #0]
 80035a0:	88fa      	ldrh	r2, [r7, #6]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d273      	bcs.n	800368e <ILI9488_DrawChar+0x126>

    // draw character, per pixel,
    // with selected character and background color

    uint8_t collumn = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	73fb      	strb	r3, [r7, #15]

    //for (uint8_t i = 5 * scale; i > 0   ; i = i - scale)
    for (uint8_t i = 0; i < 5 * scale  ; i = i + scale)
 80035aa:	2300      	movs	r3, #0
 80035ac:	73bb      	strb	r3, [r7, #14]
 80035ae:	e066      	b.n	800367e <ILI9488_DrawChar+0x116>
    {
        for (uint8_t step_for_scaling2 = 0; step_for_scaling2 <  scale ; step_for_scaling2++)
 80035b0:	2300      	movs	r3, #0
 80035b2:	737b      	strb	r3, [r7, #13]
 80035b4:	e058      	b.n	8003668 <ILI9488_DrawChar+0x100>
        {
        	uint8_t line = font5x8[ch - 0x20][collumn];
 80035b6:	78bb      	ldrb	r3, [r7, #2]
 80035b8:	f1a3 0220 	sub.w	r2, r3, #32
 80035bc:	7bf9      	ldrb	r1, [r7, #15]
 80035be:	4838      	ldr	r0, [pc, #224]	@ (80036a0 <ILI9488_DrawChar+0x138>)
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	4403      	add	r3, r0
 80035c8:	440b      	add	r3, r1
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	733b      	strb	r3, [r7, #12]

			for (uint8_t j = 8 * scale; j > 0  ; j = j - scale)
 80035ce:	78fb      	ldrb	r3, [r7, #3]
 80035d0:	00db      	lsls	r3, r3, #3
 80035d2:	72fb      	strb	r3, [r7, #11]
 80035d4:	e042      	b.n	800365c <ILI9488_DrawChar+0xf4>
			//for (uint8_t j = 0; j < 8 * scale ; j = j + scale)
			{
				 for (uint8_t step_for_scaling = 0; step_for_scaling <  scale ; step_for_scaling++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	72bb      	strb	r3, [r7, #10]
 80035da:	e034      	b.n	8003646 <ILI9488_DrawChar+0xde>
					if (line & 0x01)
						ILI9488_DrawPixel(x + j + step_for_scaling, y + i + step_for_scaling2 , color);
					else
						ILI9488_DrawPixel(x + j + step_for_scaling, y + i + step_for_scaling2, bg_color);
					*/
					if (line & 0x01)
 80035dc:	7b3b      	ldrb	r3, [r7, #12]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d016      	beq.n	8003614 <ILI9488_DrawChar+0xac>
						ILI9488_DrawPixel(y + i + step_for_scaling2, x + j + step_for_scaling , color);
 80035e6:	7bbb      	ldrb	r3, [r7, #14]
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	88bb      	ldrh	r3, [r7, #4]
 80035ec:	4413      	add	r3, r2
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	7b7b      	ldrb	r3, [r7, #13]
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	4413      	add	r3, r2
 80035f6:	b298      	uxth	r0, r3
 80035f8:	7afb      	ldrb	r3, [r7, #11]
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	88fb      	ldrh	r3, [r7, #6]
 80035fe:	4413      	add	r3, r2
 8003600:	b29a      	uxth	r2, r3
 8003602:	7abb      	ldrb	r3, [r7, #10]
 8003604:	b29b      	uxth	r3, r3
 8003606:	4413      	add	r3, r2
 8003608:	b29b      	uxth	r3, r3
 800360a:	8c3a      	ldrh	r2, [r7, #32]
 800360c:	4619      	mov	r1, r3
 800360e:	f7ff ff85 	bl	800351c <ILI9488_DrawPixel>
 8003612:	e015      	b.n	8003640 <ILI9488_DrawChar+0xd8>
					else
						ILI9488_DrawPixel(y + i + step_for_scaling2, x + j + step_for_scaling, bg_color);
 8003614:	7bbb      	ldrb	r3, [r7, #14]
 8003616:	b29a      	uxth	r2, r3
 8003618:	88bb      	ldrh	r3, [r7, #4]
 800361a:	4413      	add	r3, r2
 800361c:	b29a      	uxth	r2, r3
 800361e:	7b7b      	ldrb	r3, [r7, #13]
 8003620:	b29b      	uxth	r3, r3
 8003622:	4413      	add	r3, r2
 8003624:	b298      	uxth	r0, r3
 8003626:	7afb      	ldrb	r3, [r7, #11]
 8003628:	b29a      	uxth	r2, r3
 800362a:	88fb      	ldrh	r3, [r7, #6]
 800362c:	4413      	add	r3, r2
 800362e:	b29a      	uxth	r2, r3
 8003630:	7abb      	ldrb	r3, [r7, #10]
 8003632:	b29b      	uxth	r3, r3
 8003634:	4413      	add	r3, r2
 8003636:	b29b      	uxth	r3, r3
 8003638:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800363a:	4619      	mov	r1, r3
 800363c:	f7ff ff6e 	bl	800351c <ILI9488_DrawPixel>
				 for (uint8_t step_for_scaling = 0; step_for_scaling <  scale ; step_for_scaling++)
 8003640:	7abb      	ldrb	r3, [r7, #10]
 8003642:	3301      	adds	r3, #1
 8003644:	72bb      	strb	r3, [r7, #10]
 8003646:	7aba      	ldrb	r2, [r7, #10]
 8003648:	78fb      	ldrb	r3, [r7, #3]
 800364a:	429a      	cmp	r2, r3
 800364c:	d3c6      	bcc.n	80035dc <ILI9488_DrawChar+0x74>
				 }

				line >>= 1;
 800364e:	7b3b      	ldrb	r3, [r7, #12]
 8003650:	085b      	lsrs	r3, r3, #1
 8003652:	733b      	strb	r3, [r7, #12]
			for (uint8_t j = 8 * scale; j > 0  ; j = j - scale)
 8003654:	7afa      	ldrb	r2, [r7, #11]
 8003656:	78fb      	ldrb	r3, [r7, #3]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	72fb      	strb	r3, [r7, #11]
 800365c:	7afb      	ldrb	r3, [r7, #11]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1b9      	bne.n	80035d6 <ILI9488_DrawChar+0x6e>
        for (uint8_t step_for_scaling2 = 0; step_for_scaling2 <  scale ; step_for_scaling2++)
 8003662:	7b7b      	ldrb	r3, [r7, #13]
 8003664:	3301      	adds	r3, #1
 8003666:	737b      	strb	r3, [r7, #13]
 8003668:	7b7a      	ldrb	r2, [r7, #13]
 800366a:	78fb      	ldrb	r3, [r7, #3]
 800366c:	429a      	cmp	r2, r3
 800366e:	d3a2      	bcc.n	80035b6 <ILI9488_DrawChar+0x4e>
			}

        }

        collumn++;
 8003670:	7bfb      	ldrb	r3, [r7, #15]
 8003672:	3301      	adds	r3, #1
 8003674:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 5 * scale  ; i = i + scale)
 8003676:	7bba      	ldrb	r2, [r7, #14]
 8003678:	78fb      	ldrb	r3, [r7, #3]
 800367a:	4413      	add	r3, r2
 800367c:	73bb      	strb	r3, [r7, #14]
 800367e:	7bb9      	ldrb	r1, [r7, #14]
 8003680:	78fa      	ldrb	r2, [r7, #3]
 8003682:	4613      	mov	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4413      	add	r3, r2
 8003688:	4299      	cmp	r1, r3
 800368a:	db91      	blt.n	80035b0 <ILI9488_DrawChar+0x48>
 800368c:	e000      	b.n	8003690 <ILI9488_DrawChar+0x128>
    if ((y >= ILI9488_WIDTH) || (x >= ILI9488_HEIGHT)) return;
 800368e:	bf00      	nop
    }

}
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	bd90      	pop	{r4, r7, pc}
 8003696:	bf00      	nop
 8003698:	20000000 	.word	0x20000000
 800369c:	20000002 	.word	0x20000002
 80036a0:	080136d0 	.word	0x080136d0

080036a4 <ILI9488_DrawString>:


void ILI9488_DrawString(uint16_t x, uint16_t y, uint8_t scale, char *str, uint16_t color, uint16_t bgcolor)
{
 80036a4:	b590      	push	{r4, r7, lr}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af02      	add	r7, sp, #8
 80036aa:	607b      	str	r3, [r7, #4]
 80036ac:	4603      	mov	r3, r0
 80036ae:	81fb      	strh	r3, [r7, #14]
 80036b0:	460b      	mov	r3, r1
 80036b2:	81bb      	strh	r3, [r7, #12]
 80036b4:	4613      	mov	r3, r2
 80036b6:	72fb      	strb	r3, [r7, #11]
    while (*str)
 80036b8:	e018      	b.n	80036ec <ILI9488_DrawString+0x48>
    {
    	ILI9488_DrawChar(x, y, scale, *str, color, bgcolor);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	781c      	ldrb	r4, [r3, #0]
 80036be:	7afa      	ldrb	r2, [r7, #11]
 80036c0:	89b9      	ldrh	r1, [r7, #12]
 80036c2:	89f8      	ldrh	r0, [r7, #14]
 80036c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80036c6:	9301      	str	r3, [sp, #4]
 80036c8:	8c3b      	ldrh	r3, [r7, #32]
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	4623      	mov	r3, r4
 80036ce:	f7ff ff4b 	bl	8003568 <ILI9488_DrawChar>
        x += 6 * scale; // character spacing
 80036d2:	7afb      	ldrb	r3, [r7, #11]
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	461a      	mov	r2, r3
 80036d8:	0052      	lsls	r2, r2, #1
 80036da:	4413      	add	r3, r2
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	b29a      	uxth	r2, r3
 80036e0:	89fb      	ldrh	r3, [r7, #14]
 80036e2:	4413      	add	r3, r2
 80036e4:	81fb      	strh	r3, [r7, #14]
        str++;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3301      	adds	r3, #1
 80036ea:	607b      	str	r3, [r7, #4]
    while (*str)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1e2      	bne.n	80036ba <ILI9488_DrawString+0x16>
    }
}
 80036f4:	bf00      	nop
 80036f6:	bf00      	nop
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd90      	pop	{r4, r7, pc}
 80036fe:	bf00      	nop

08003700 <ILI9488_Rect_3>:

// draws a rectangle from lines
// line thickness 3 pixels
// the rectangle is not filled
void ILI9488_Rect_3(unsigned int x,unsigned int y,unsigned int w,unsigned int h,unsigned int color)
{
 8003700:	b590      	push	{r4, r7, lr}
 8003702:	b087      	sub	sp, #28
 8003704:	af02      	add	r7, sp, #8
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
 800370c:	603b      	str	r3, [r7, #0]
	ILI9488_drawThickLine(x  , y  , x, y+h  , 3, color);
	ILI9488_drawThickLine(x  , y+w, x, y+w+h, 3, color);
#endif

#ifdef LCD_ORIENTATION_LANDSCAPE
	ILI9488_drawThickLine(y  , x  , y+w, x, 3, color);
 800370e:	68b8      	ldr	r0, [r7, #8]
 8003710:	68f9      	ldr	r1, [r7, #12]
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4413      	add	r3, r2
 8003718:	461c      	mov	r4, r3
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	b29b      	uxth	r3, r3
 8003720:	9301      	str	r3, [sp, #4]
 8003722:	2303      	movs	r3, #3
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	4613      	mov	r3, r2
 8003728:	4622      	mov	r2, r4
 800372a:	f000 f841 	bl	80037b0 <ILI9488_drawThickLine>
	ILI9488_drawThickLine(y  , x+h, y+w, x+h, 3, color);
 800372e:	68b8      	ldr	r0, [r7, #8]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	4413      	add	r3, r2
 8003736:	4619      	mov	r1, r3
 8003738:	68ba      	ldr	r2, [r7, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4413      	add	r3, r2
 800373e:	461c      	mov	r4, r3
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	4413      	add	r3, r2
 8003746:	461a      	mov	r2, r3
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	b29b      	uxth	r3, r3
 800374c:	9301      	str	r3, [sp, #4]
 800374e:	2303      	movs	r3, #3
 8003750:	9300      	str	r3, [sp, #0]
 8003752:	4613      	mov	r3, r2
 8003754:	4622      	mov	r2, r4
 8003756:	f000 f82b 	bl	80037b0 <ILI9488_drawThickLine>
	ILI9488_drawThickLine(y  , x  , y, x+h, 3, color);
 800375a:	68b8      	ldr	r0, [r7, #8]
 800375c:	68f9      	ldr	r1, [r7, #12]
 800375e:	68bc      	ldr	r4, [r7, #8]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	4413      	add	r3, r2
 8003766:	461a      	mov	r2, r3
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	b29b      	uxth	r3, r3
 800376c:	9301      	str	r3, [sp, #4]
 800376e:	2303      	movs	r3, #3
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	4613      	mov	r3, r2
 8003774:	4622      	mov	r2, r4
 8003776:	f000 f81b 	bl	80037b0 <ILI9488_drawThickLine>
	ILI9488_drawThickLine(y+w, x  , y+w, x+h,3, color);
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4413      	add	r3, r2
 8003780:	4618      	mov	r0, r3
 8003782:	68f9      	ldr	r1, [r7, #12]
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4413      	add	r3, r2
 800378a:	461c      	mov	r4, r3
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	4413      	add	r3, r2
 8003792:	461a      	mov	r2, r3
 8003794:	6a3b      	ldr	r3, [r7, #32]
 8003796:	b29b      	uxth	r3, r3
 8003798:	9301      	str	r3, [sp, #4]
 800379a:	2303      	movs	r3, #3
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	4613      	mov	r3, r2
 80037a0:	4622      	mov	r2, r4
 80037a2:	f000 f805 	bl	80037b0 <ILI9488_drawThickLine>
#endif

}
 80037a6:	bf00      	nop
 80037a8:	3714      	adds	r7, #20
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd90      	pop	{r4, r7, pc}
 80037ae:	bf00      	nop

080037b0 <ILI9488_drawThickLine>:
// Use Bresenhams line algorithm
// Compute points along the line from (x1, y1) to (x2, y2)
// Around each point, draw a small rectangle (or square) with side equal to thickness

void ILI9488_drawThickLine(int x0, int y0, int x1, int y1, uint8_t thickness, uint16_t color)
{
 80037b0:	b590      	push	{r4, r7, lr}
 80037b2:	b08f      	sub	sp, #60	@ 0x3c
 80037b4:	af02      	add	r7, sp, #8
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
 80037bc:	603b      	str	r3, [r7, #0]
    int dx = abs(x1 - x0);
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	bfb8      	it	lt
 80037c8:	425b      	neglt	r3, r3
 80037ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    int dy = abs(y1 - y0);
 80037cc:	683a      	ldr	r2, [r7, #0]
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	bfb8      	it	lt
 80037d6:	425b      	neglt	r3, r3
 80037d8:	627b      	str	r3, [r7, #36]	@ 0x24
    int sx = (x0 < x1) ? 1 : -1;
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	429a      	cmp	r2, r3
 80037e0:	da01      	bge.n	80037e6 <ILI9488_drawThickLine+0x36>
 80037e2:	2301      	movs	r3, #1
 80037e4:	e001      	b.n	80037ea <ILI9488_drawThickLine+0x3a>
 80037e6:	f04f 33ff 	mov.w	r3, #4294967295
 80037ea:	623b      	str	r3, [r7, #32]
    int sy = (y0 < y1) ? 1 : -1;
 80037ec:	68ba      	ldr	r2, [r7, #8]
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	da01      	bge.n	80037f8 <ILI9488_drawThickLine+0x48>
 80037f4:	2301      	movs	r3, #1
 80037f6:	e001      	b.n	80037fc <ILI9488_drawThickLine+0x4c>
 80037f8:	f04f 33ff 	mov.w	r3, #4294967295
 80037fc:	61fb      	str	r3, [r7, #28]
    int err = dx - dy;
 80037fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int e2;

    int half_thick = thickness / 2;
 8003806:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800380a:	085b      	lsrs	r3, r3, #1
 800380c:	b2db      	uxtb	r3, r3
 800380e:	61bb      	str	r3, [r7, #24]

    while (1)
    {
        // Draw a filled rectangle centered at (x0, y0) with size thickness x thickness
    	ILI9488_FilledRectangle(x0 - half_thick, y0 - half_thick, x0 + half_thick, y0 + half_thick, color);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	b29a      	uxth	r2, r3
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	b29b      	uxth	r3, r3
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	b298      	uxth	r0, r3
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	b29a      	uxth	r2, r3
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	b29b      	uxth	r3, r3
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	b299      	uxth	r1, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	b29a      	uxth	r2, r3
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	b29b      	uxth	r3, r3
 8003830:	4413      	add	r3, r2
 8003832:	b29c      	uxth	r4, r3
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	b29a      	uxth	r2, r3
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	b29b      	uxth	r3, r3
 800383c:	4413      	add	r3, r2
 800383e:	b29a      	uxth	r2, r3
 8003840:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	4613      	mov	r3, r2
 8003848:	4622      	mov	r2, r4
 800384a:	f7ff fe2d 	bl	80034a8 <ILI9488_FilledRectangle>

        if (x0 == x1 && y0 == y1) break;
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	429a      	cmp	r2, r3
 8003854:	d103      	bne.n	800385e <ILI9488_drawThickLine+0xae>
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	429a      	cmp	r2, r3
 800385c:	d01c      	beq.n	8003898 <ILI9488_drawThickLine+0xe8>

        e2 = 2 * err;
 800385e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	617b      	str	r3, [r7, #20]
        if (e2 > -dy)
 8003864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003866:	425b      	negs	r3, r3
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	429a      	cmp	r2, r3
 800386c:	dd07      	ble.n	800387e <ILI9488_drawThickLine+0xce>
        {
            err -= dy;
 800386e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	62fb      	str	r3, [r7, #44]	@ 0x2c
            x0 += sx;
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	6a3b      	ldr	r3, [r7, #32]
 800387a:	4413      	add	r3, r2
 800387c:	60fb      	str	r3, [r7, #12]
        }
        if (e2 < dx)
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003882:	429a      	cmp	r2, r3
 8003884:	dac4      	bge.n	8003810 <ILI9488_drawThickLine+0x60>
        {
            err += dx;
 8003886:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388a:	4413      	add	r3, r2
 800388c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            y0 += sy;
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	4413      	add	r3, r2
 8003894:	60bb      	str	r3, [r7, #8]
    	ILI9488_FilledRectangle(x0 - half_thick, y0 - half_thick, x0 + half_thick, y0 + half_thick, color);
 8003896:	e7bb      	b.n	8003810 <ILI9488_drawThickLine+0x60>
        if (x0 == x1 && y0 == y1) break;
 8003898:	bf00      	nop
        }
    }
}
 800389a:	bf00      	nop
 800389c:	3734      	adds	r7, #52	@ 0x34
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd90      	pop	{r4, r7, pc}
 80038a2:	bf00      	nop

080038a4 <ILI9488_drawCircleOutline>:
// Loops over a square region covering the circle.
// For each pixel (x, y) relative to the center (x0, y0), calculates x + y.
// If the pixel is within the desired ring (between inner and outer), it gets drawn.

void ILI9488_drawCircleOutline(int x0, int y0, int radius, uint8_t thickness, uint16_t color)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b08a      	sub	sp, #40	@ 0x28
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
 80038b0:	70fb      	strb	r3, [r7, #3]
    if (radius <= 0 || thickness == 0) return;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	dd48      	ble.n	800394a <ILI9488_drawCircleOutline+0xa6>
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d045      	beq.n	800394a <ILI9488_drawCircleOutline+0xa6>

    int outer = radius;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	61bb      	str	r3, [r7, #24]
    int inner = radius - thickness;
 80038c2:	78fb      	ldrb	r3, [r7, #3]
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (inner < 0) inner = 0;
 80038ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	da01      	bge.n	80038d4 <ILI9488_drawCircleOutline+0x30>
 80038d0:	2300      	movs	r3, #0
 80038d2:	627b      	str	r3, [r7, #36]	@ 0x24

    for (int y = -outer; y <= outer; y++)
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	425b      	negs	r3, r3
 80038d8:	623b      	str	r3, [r7, #32]
 80038da:	e031      	b.n	8003940 <ILI9488_drawCircleOutline+0x9c>
    {
        for (int x = -outer; x <= outer; x++)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	425b      	negs	r3, r3
 80038e0:	61fb      	str	r3, [r7, #28]
 80038e2:	e026      	b.n	8003932 <ILI9488_drawCircleOutline+0x8e>
        {
            int r2 = x * x + y * y;
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	fb03 f203 	mul.w	r2, r3, r3
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	fb03 f303 	mul.w	r3, r3, r3
 80038f0:	4413      	add	r3, r2
 80038f2:	617b      	str	r3, [r7, #20]

            if (r2 >= inner * inner && r2 <= outer * outer)
 80038f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f6:	fb03 f303 	mul.w	r3, r3, r3
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	db15      	blt.n	800392c <ILI9488_drawCircleOutline+0x88>
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	fb03 f303 	mul.w	r3, r3, r3
 8003906:	697a      	ldr	r2, [r7, #20]
 8003908:	429a      	cmp	r2, r3
 800390a:	dc0f      	bgt.n	800392c <ILI9488_drawCircleOutline+0x88>
            {
                ILI9488_DrawPixel(x0 + x, y0 + y, color);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	b29a      	uxth	r2, r3
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	b29b      	uxth	r3, r3
 8003914:	4413      	add	r3, r2
 8003916:	b298      	uxth	r0, r3
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	b29a      	uxth	r2, r3
 800391c:	6a3b      	ldr	r3, [r7, #32]
 800391e:	b29b      	uxth	r3, r3
 8003920:	4413      	add	r3, r2
 8003922:	b29b      	uxth	r3, r3
 8003924:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003926:	4619      	mov	r1, r3
 8003928:	f7ff fdf8 	bl	800351c <ILI9488_DrawPixel>
        for (int x = -outer; x <= outer; x++)
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	3301      	adds	r3, #1
 8003930:	61fb      	str	r3, [r7, #28]
 8003932:	69fa      	ldr	r2, [r7, #28]
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	429a      	cmp	r2, r3
 8003938:	ddd4      	ble.n	80038e4 <ILI9488_drawCircleOutline+0x40>
    for (int y = -outer; y <= outer; y++)
 800393a:	6a3b      	ldr	r3, [r7, #32]
 800393c:	3301      	adds	r3, #1
 800393e:	623b      	str	r3, [r7, #32]
 8003940:	6a3a      	ldr	r2, [r7, #32]
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	429a      	cmp	r2, r3
 8003946:	ddc9      	ble.n	80038dc <ILI9488_drawCircleOutline+0x38>
 8003948:	e000      	b.n	800394c <ILI9488_drawCircleOutline+0xa8>
    if (radius <= 0 || thickness == 0) return;
 800394a:	bf00      	nop
            }
        }
    }
}
 800394c:	3728      	adds	r7, #40	@ 0x28
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop

08003954 <ILI9488_DrawBatterySymbol>:

void ILI9488_DrawBatterySymbol(uint16_t x, uint16_t y, uint16_t size, uint16_t color)
{
 8003954:	b590      	push	{r4, r7, lr}
 8003956:	b08f      	sub	sp, #60	@ 0x3c
 8003958:	af02      	add	r7, sp, #8
 800395a:	4604      	mov	r4, r0
 800395c:	4608      	mov	r0, r1
 800395e:	4611      	mov	r1, r2
 8003960:	461a      	mov	r2, r3
 8003962:	4623      	mov	r3, r4
 8003964:	80fb      	strh	r3, [r7, #6]
 8003966:	4603      	mov	r3, r0
 8003968:	80bb      	strh	r3, [r7, #4]
 800396a:	460b      	mov	r3, r1
 800396c:	807b      	strh	r3, [r7, #2]
 800396e:	4613      	mov	r3, r2
 8003970:	803b      	strh	r3, [r7, #0]
    // Battery aspect ratio
    uint16_t width = size / 2;            // battery width
 8003972:	887b      	ldrh	r3, [r7, #2]
 8003974:	085b      	lsrs	r3, r3, #1
 8003976:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint16_t height = size;               // battery height
 8003978:	887b      	ldrh	r3, [r7, #2]
 800397a:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Battery body rectangle (excluding terminal)
    uint16_t body_x0 = x;
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	853b      	strh	r3, [r7, #40]	@ 0x28
    uint16_t body_y0 = y;
 8003980:	88bb      	ldrh	r3, [r7, #4]
 8003982:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t body_x1 = width;
 8003984:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003986:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint16_t body_y1 = height;
 8003988:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800398a:	847b      	strh	r3, [r7, #34]	@ 0x22

    // Draw battery body outline
	#ifdef LCD_ORIENTATION_LANDSCAPE
		ILI9488_Rect_3(y, x, width, height, color);
 800398c:	88b8      	ldrh	r0, [r7, #4]
 800398e:	88f9      	ldrh	r1, [r7, #6]
 8003990:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003992:	8d7c      	ldrh	r4, [r7, #42]	@ 0x2a
 8003994:	883b      	ldrh	r3, [r7, #0]
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	4623      	mov	r3, r4
 800399a:	f7ff feb1 	bl	8003700 <ILI9488_Rect_3>
		// TODO: untested
		ILI9488_Rect_3(x, y, width, height, color);
	#endif

    // Terminal (positive pole)
    uint16_t terminal_height = size / 12;
 800399e:	887b      	ldrh	r3, [r7, #2]
 80039a0:	4a38      	ldr	r2, [pc, #224]	@ (8003a84 <ILI9488_DrawBatterySymbol+0x130>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	08db      	lsrs	r3, r3, #3
 80039a8:	843b      	strh	r3, [r7, #32]
    uint16_t terminal_width  = width / 3;
 80039aa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80039ac:	4a35      	ldr	r2, [pc, #212]	@ (8003a84 <ILI9488_DrawBatterySymbol+0x130>)
 80039ae:	fba2 2303 	umull	r2, r3, r2, r3
 80039b2:	085b      	lsrs	r3, r3, #1
 80039b4:	83fb      	strh	r3, [r7, #30]
    uint16_t terminal_x = x + width / 2 - terminal_width / 2;
 80039b6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80039b8:	085b      	lsrs	r3, r3, #1
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	88fb      	ldrh	r3, [r7, #6]
 80039be:	4413      	add	r3, r2
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	8bfb      	ldrh	r3, [r7, #30]
 80039c4:	085b      	lsrs	r3, r3, #1
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	83bb      	strh	r3, [r7, #28]
    uint16_t terminal_y = y + height;
 80039cc:	88ba      	ldrh	r2, [r7, #4]
 80039ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80039d0:	4413      	add	r3, r2
 80039d2:	837b      	strh	r3, [r7, #26]

    // Draw terminal
    //ILI9488_DrawPixel(terminal_x, terminal_y, WHITE);
    ILI9488_FilledRectangle(terminal_x, terminal_y, terminal_x + terminal_width, terminal_y + terminal_height, color);
 80039d4:	8bba      	ldrh	r2, [r7, #28]
 80039d6:	8bfb      	ldrh	r3, [r7, #30]
 80039d8:	4413      	add	r3, r2
 80039da:	b29c      	uxth	r4, r3
 80039dc:	8b7a      	ldrh	r2, [r7, #26]
 80039de:	8c3b      	ldrh	r3, [r7, #32]
 80039e0:	4413      	add	r3, r2
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	8b79      	ldrh	r1, [r7, #26]
 80039e6:	8bb8      	ldrh	r0, [r7, #28]
 80039e8:	883b      	ldrh	r3, [r7, #0]
 80039ea:	9300      	str	r3, [sp, #0]
 80039ec:	4613      	mov	r3, r2
 80039ee:	4622      	mov	r2, r4
 80039f0:	f7ff fd5a 	bl	80034a8 <ILI9488_FilledRectangle>



    // Internal bar padding
    uint16_t bar_count = 4;
 80039f4:	2304      	movs	r3, #4
 80039f6:	833b      	strh	r3, [r7, #24]
    uint16_t bar_gap = 4;
 80039f8:	2304      	movs	r3, #4
 80039fa:	82fb      	strh	r3, [r7, #22]
    uint16_t bar_height = (height - ((bar_count + 1) * bar_gap)) / bar_count;
 80039fc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80039fe:	8b3b      	ldrh	r3, [r7, #24]
 8003a00:	3301      	adds	r3, #1
 8003a02:	8af9      	ldrh	r1, [r7, #22]
 8003a04:	fb01 f303 	mul.w	r3, r1, r3
 8003a08:	1ad2      	subs	r2, r2, r3
 8003a0a:	8b3b      	ldrh	r3, [r7, #24]
 8003a0c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003a10:	82bb      	strh	r3, [r7, #20]
    uint16_t bar_width = width - 5; // a bit narrower to fit inside
 8003a12:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003a14:	3b05      	subs	r3, #5
 8003a16:	827b      	strh	r3, [r7, #18]

    // Draw filled bars  3 out of 4 = 75%
    for (uint8_t i = 0; i < 3; i++)
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003a1e:	e027      	b.n	8003a70 <ILI9488_DrawBatterySymbol+0x11c>
    {
        uint16_t bx = x + 4; // left inset
 8003a20:	88fb      	ldrh	r3, [r7, #6]
 8003a22:	3304      	adds	r3, #4
 8003a24:	823b      	strh	r3, [r7, #16]
        uint16_t by = body_y0 + bar_gap + i * (bar_height + bar_gap); // from bottom up
 8003a26:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003a28:	8afb      	ldrh	r3, [r7, #22]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003a32:	b299      	uxth	r1, r3
 8003a34:	8ab8      	ldrh	r0, [r7, #20]
 8003a36:	8afb      	ldrh	r3, [r7, #22]
 8003a38:	4403      	add	r3, r0
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	fb11 f303 	smulbb	r3, r1, r3
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	4413      	add	r3, r2
 8003a44:	81fb      	strh	r3, [r7, #14]
        ILI9488_FilledRectangle(bx, by, bx + bar_width, by + bar_height, color);
 8003a46:	8a3a      	ldrh	r2, [r7, #16]
 8003a48:	8a7b      	ldrh	r3, [r7, #18]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	b29c      	uxth	r4, r3
 8003a4e:	89fa      	ldrh	r2, [r7, #14]
 8003a50:	8abb      	ldrh	r3, [r7, #20]
 8003a52:	4413      	add	r3, r2
 8003a54:	b29a      	uxth	r2, r3
 8003a56:	89f9      	ldrh	r1, [r7, #14]
 8003a58:	8a38      	ldrh	r0, [r7, #16]
 8003a5a:	883b      	ldrh	r3, [r7, #0]
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	4622      	mov	r2, r4
 8003a62:	f7ff fd21 	bl	80034a8 <ILI9488_FilledRectangle>
    for (uint8_t i = 0; i < 3; i++)
 8003a66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003a70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d9d3      	bls.n	8003a20 <ILI9488_DrawBatterySymbol+0xcc>
      //  uint16_t by = body_y1 - bar_gap - (i + 1) * (bar_height + bar_gap); // from bottom up
      //  ILI9488_FilledRectangle(bx, by, bx + bar_width, by + bar_height, color);
    }
}
 8003a78:	bf00      	nop
 8003a7a:	bf00      	nop
 8003a7c:	3734      	adds	r7, #52	@ 0x34
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd90      	pop	{r4, r7, pc}
 8003a82:	bf00      	nop
 8003a84:	aaaaaaab 	.word	0xaaaaaaab

08003a88 <Set_BMS_dummy_values>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Set_BMS_dummy_values(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
  // set some dummy variables
  BMS_no1.SOC = 501;                   // in 0.1 percent
 8003a8c:	4b23      	ldr	r3, [pc, #140]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003a8e:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8003a92:	801a      	strh	r2, [r3, #0]
  BMS_no1.Stack_Voltage_mV = 55123;    // in mV
 8003a94:	4b21      	ldr	r3, [pc, #132]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003a96:	f24d 7253 	movw	r2, #55123	@ 0xd753
 8003a9a:	815a      	strh	r2, [r3, #10]
  BMS_no1.current_userA = 22666;       // in 0.01A
 8003a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003a9e:	f645 028a 	movw	r2, #22666	@ 0x588a
 8003aa2:	811a      	strh	r2, [r3, #8]
  BMS_no1.Power_W = 288;               // in W
 8003aa4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003aa6:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8003aaa:	805a      	strh	r2, [r3, #2]
  BMS_no1.Internal_Temperature_C = 23; // in deg C
 8003aac:	4b1b      	ldr	r3, [pc, #108]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003aae:	2217      	movs	r2, #23
 8003ab0:	80da      	strh	r2, [r3, #6]

  BMS_no1.Cell_1_voltage_mV = 1;   // in mV
 8003ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	819a      	strh	r2, [r3, #12]
  BMS_no1.Cell_2_voltage_mV = 2;   // in mV
 8003ab8:	4b18      	ldr	r3, [pc, #96]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003aba:	2202      	movs	r2, #2
 8003abc:	81da      	strh	r2, [r3, #14]
  BMS_no1.Cell_3_voltage_mV = 3;   // in mV
 8003abe:	4b17      	ldr	r3, [pc, #92]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003ac0:	2203      	movs	r2, #3
 8003ac2:	821a      	strh	r2, [r3, #16]
  BMS_no1.Cell_4_voltage_mV = 4;   // in mV
 8003ac4:	4b15      	ldr	r3, [pc, #84]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003ac6:	2204      	movs	r2, #4
 8003ac8:	825a      	strh	r2, [r3, #18]
  BMS_no1.Cell_5_voltage_mV = 5;   // in mV
 8003aca:	4b14      	ldr	r3, [pc, #80]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003acc:	2205      	movs	r2, #5
 8003ace:	829a      	strh	r2, [r3, #20]
  BMS_no1.Cell_6_voltage_mV = 6;   // in mV
 8003ad0:	4b12      	ldr	r3, [pc, #72]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003ad2:	2206      	movs	r2, #6
 8003ad4:	82da      	strh	r2, [r3, #22]
  BMS_no1.Cell_7_voltage_mV = 7;   // in mV
 8003ad6:	4b11      	ldr	r3, [pc, #68]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003ad8:	2207      	movs	r2, #7
 8003ada:	831a      	strh	r2, [r3, #24]
  BMS_no1.Cell_8_voltage_mV = 8;   // in mV
 8003adc:	4b0f      	ldr	r3, [pc, #60]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003ade:	2208      	movs	r2, #8
 8003ae0:	835a      	strh	r2, [r3, #26]
  BMS_no1.Cell_9_voltage_mV = 9;   // in mV
 8003ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003ae4:	2209      	movs	r2, #9
 8003ae6:	839a      	strh	r2, [r3, #28]
  BMS_no1.Cell_10_voltage_mV = 10; // in mV
 8003ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003aea:	220a      	movs	r2, #10
 8003aec:	83da      	strh	r2, [r3, #30]
  BMS_no1.Cell_11_voltage_mV = 11; // in mV
 8003aee:	4b0b      	ldr	r3, [pc, #44]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003af0:	220b      	movs	r2, #11
 8003af2:	841a      	strh	r2, [r3, #32]
  BMS_no1.Cell_12_voltage_mV = 12; // in mV
 8003af4:	4b09      	ldr	r3, [pc, #36]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003af6:	220c      	movs	r2, #12
 8003af8:	845a      	strh	r2, [r3, #34]	@ 0x22
  BMS_no1.Cell_13_voltage_mV = 13; // in mV
 8003afa:	4b08      	ldr	r3, [pc, #32]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003afc:	220d      	movs	r2, #13
 8003afe:	849a      	strh	r2, [r3, #36]	@ 0x24
  BMS_no1.Cell_14_voltage_mV = 14; // in mV
 8003b00:	4b06      	ldr	r3, [pc, #24]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003b02:	220e      	movs	r2, #14
 8003b04:	84da      	strh	r2, [r3, #38]	@ 0x26
  BMS_no1.Cell_15_voltage_mV = 15; // in mV
 8003b06:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003b08:	220f      	movs	r2, #15
 8003b0a:	851a      	strh	r2, [r3, #40]	@ 0x28
  BMS_no1.Cell_16_voltage_mV = 16; // in mV
 8003b0c:	4b03      	ldr	r3, [pc, #12]	@ (8003b1c <Set_BMS_dummy_values+0x94>)
 8003b0e:	2210      	movs	r2, #16
 8003b10:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003b12:	bf00      	nop
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	20000388 	.word	0x20000388

08003b20 <HAL_TIM_PeriodElapsedCallback>:
    HAL_TIM_IRQHandler(&htim1);
}
*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  // TIM1 calls every 1 second a periodic update
  // updates LCD etc.
  if (htim->Instance == TIM1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a24      	ldr	r2, [pc, #144]	@ (8003bc0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d12a      	bne.n	8003b88 <HAL_TIM_PeriodElapsedCallback+0x68>
  {
    if (current_gui_screen == 1)
 8003b32:	4b24      	ldr	r3, [pc, #144]	@ (8003bc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d10c      	bne.n	8003b56 <HAL_TIM_PeriodElapsedCallback+0x36>
    {
      if (new_gui_screen == 1)
 8003b3c:	4b22      	ldr	r3, [pc, #136]	@ (8003bc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d105      	bne.n	8003b52 <HAL_TIM_PeriodElapsedCallback+0x32>
      {
        ILI9488_FillScreen(BLACK); // redraw background color
 8003b46:	2000      	movs	r0, #0
 8003b48:	f7ff fc72 	bl	8003430 <ILI9488_FillScreen>
        new_gui_screen = 0;
 8003b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8003bc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	701a      	strb	r2, [r3, #0]
      }
      Plot_GUI_screen_2();
 8003b52:	f7fc fe49 	bl	80007e8 <Plot_GUI_screen_2>
    }

    if (current_gui_screen == 2)
 8003b56:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d10c      	bne.n	8003b7a <HAL_TIM_PeriodElapsedCallback+0x5a>
    {
      if (new_gui_screen == 1)
 8003b60:	4b19      	ldr	r3, [pc, #100]	@ (8003bc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d105      	bne.n	8003b76 <HAL_TIM_PeriodElapsedCallback+0x56>
      {
        ILI9488_FillScreen(BLUE); // redraw background color
 8003b6a:	201f      	movs	r0, #31
 8003b6c:	f7ff fc60 	bl	8003430 <ILI9488_FillScreen>
        new_gui_screen = 0;
 8003b70:	4b15      	ldr	r3, [pc, #84]	@ (8003bc8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	701a      	strb	r2, [r3, #0]
      }
      Plot_GUI_screen_3();
 8003b76:	f7fc ff15 	bl	80009a4 <Plot_GUI_screen_3>
    // ws2812_send_random_colors_with_brightness(50); // 3 LEDs with brightness control

    // Called every 1 second
    // WS2812_Send(LED_colors);
    // WS2812_send_random_colors();
    WS2812_send_random_colors_with_brightness(255); // LEDs with brightness control
 8003b7a:	20ff      	movs	r0, #255	@ 0xff
 8003b7c:	f001 fb6a 	bl	8005254 <WS2812_send_random_colors_with_brightness>

#ifdef LCD_IS_MODBUS_MASTER
                                                    // LCD is MODBUS master
    Modbus_Request_ReadRegisters(0, 22); // Read first 22 registers from slave
 8003b80:	2116      	movs	r1, #22
 8003b82:	2000      	movs	r0, #0
 8003b84:	f000 fda0 	bl	80046c8 <Modbus_Request_ReadRegisters>
  // LCD is MODBUS master
  // TIM6 handles UART receive IDLE line detection
  // after a MODBUS frame is received
  // when the line becomes idle after 100ms
  // the MODBUS packet is processed
  if (htim->Instance == TIM6 && modbus_receiving)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a0f      	ldr	r2, [pc, #60]	@ (8003bcc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d111      	bne.n	8003bb6 <HAL_TIM_PeriodElapsedCallback+0x96>
 8003b92:	4b0f      	ldr	r3, [pc, #60]	@ (8003bd0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00c      	beq.n	8003bb6 <HAL_TIM_PeriodElapsedCallback+0x96>
  {
    modbus_receiving = 0;
 8003b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Stop_IT(&htim6);
 8003ba2:	480c      	ldr	r0, [pc, #48]	@ (8003bd4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003ba4:	f00a f858 	bl	800dc58 <HAL_TIM_Base_Stop_IT>

    // Now the Modbus response is assumed complete

    Modbus_Response_Handler(response_buffer, response_index);
 8003ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8003baa:	881b      	ldrh	r3, [r3, #0]
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	4619      	mov	r1, r3
 8003bb0:	480a      	ldr	r0, [pc, #40]	@ (8003bdc <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8003bb2:	f000 fdd1 	bl	8004758 <Modbus_Response_Handler>
  }
#endif
}
 8003bb6:	bf00      	nop
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40012c00 	.word	0x40012c00
 8003bc4:	20000004 	.word	0x20000004
 8003bc8:	200003bc 	.word	0x200003bc
 8003bcc:	40001000 	.word	0x40001000
 8003bd0:	200004c2 	.word	0x200004c2
 8003bd4:	200001b8 	.word	0x200001b8
 8003bd8:	200004c0 	.word	0x200004c0
 8003bdc:	200003c0 	.word	0x200003c0

08003be0 <HAL_GPIO_EXTI_Falling_Callback>:
      }
}
*/

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b086      	sub	sp, #24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	4603      	mov	r3, r0
 8003be8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == ENCODER_SW_Pin) // ENCODER SW pressed
 8003bea:	88fb      	ldrh	r3, [r7, #6]
 8003bec:	2b80      	cmp	r3, #128	@ 0x80
 8003bee:	d120      	bne.n	8003c32 <HAL_GPIO_EXTI_Falling_Callback+0x52>
  {
    uint32_t current_time = HAL_GetTick();
 8003bf0:	f001 fcc8 	bl	8005584 <HAL_GetTick>
 8003bf4:	6178      	str	r0, [r7, #20]
    if (current_time - last_interrupt_time >= SW_DEBOUNCE_DELAY_MS)
 8003bf6:	4b26      	ldr	r3, [pc, #152]	@ (8003c90 <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2bc7      	cmp	r3, #199	@ 0xc7
 8003c00:	d917      	bls.n	8003c32 <HAL_GPIO_EXTI_Falling_Callback+0x52>
    {
      last_interrupt_time = current_time;
 8003c02:	4a23      	ldr	r2, [pc, #140]	@ (8003c90 <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	6013      	str	r3, [r2, #0]
      encoder_position = 0; // zero encoder position
 8003c08:	4b22      	ldr	r3, [pc, #136]	@ (8003c94 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	801a      	strh	r2, [r3, #0]

      // switch current gui screen
      current_gui_screen++;
 8003c0e:	4b22      	ldr	r3, [pc, #136]	@ (8003c98 <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	3301      	adds	r3, #1
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	4b1f      	ldr	r3, [pc, #124]	@ (8003c98 <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 8003c1a:	701a      	strb	r2, [r3, #0]
      if (current_gui_screen > 2)
 8003c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8003c98 <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d902      	bls.n	8003c2c <HAL_GPIO_EXTI_Falling_Callback+0x4c>
      {
        current_gui_screen = 1;
 8003c26:	4b1c      	ldr	r3, [pc, #112]	@ (8003c98 <HAL_GPIO_EXTI_Falling_Callback+0xb8>)
 8003c28:	2201      	movs	r2, #1
 8003c2a:	701a      	strb	r2, [r3, #0]
      }

      new_gui_screen = 1;
 8003c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c9c <HAL_GPIO_EXTI_Falling_Callback+0xbc>)
 8003c2e:	2201      	movs	r2, #1
 8003c30:	701a      	strb	r2, [r3, #0]
    }
  }

  if (GPIO_Pin == ENCODER_B_Pin) // ENCODER_B changed
 8003c32:	88fb      	ldrh	r3, [r7, #6]
 8003c34:	2b20      	cmp	r3, #32
 8003c36:	d127      	bne.n	8003c88 <HAL_GPIO_EXTI_Falling_Callback+0xa8>
  {
    uint32_t current_time = HAL_GetTick();
 8003c38:	f001 fca4 	bl	8005584 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

    // Debounce check
    if (current_time - last_interrupt_time >= AB_DEBOUNCE_DELAY_MS)
 8003c3e:	4b14      	ldr	r3, [pc, #80]	@ (8003c90 <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b31      	cmp	r3, #49	@ 0x31
 8003c48:	d91e      	bls.n	8003c88 <HAL_GPIO_EXTI_Falling_Callback+0xa8>
    {
      last_interrupt_time = current_time;
 8003c4a:	4a11      	ldr	r2, [pc, #68]	@ (8003c90 <HAL_GPIO_EXTI_Falling_Callback+0xb0>)
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	6013      	str	r3, [r2, #0]

      GPIO_PinState a = HAL_GPIO_ReadPin(ENCODER_A_GPIO_Port, ENCODER_A_Pin);
 8003c50:	2140      	movs	r1, #64	@ 0x40
 8003c52:	4813      	ldr	r0, [pc, #76]	@ (8003ca0 <HAL_GPIO_EXTI_Falling_Callback+0xc0>)
 8003c54:	f003 ff1e 	bl	8007a94 <HAL_GPIO_ReadPin>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	73fb      	strb	r3, [r7, #15]
      if (a == GPIO_PIN_SET)
 8003c5c:	7bfb      	ldrb	r3, [r7, #15]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d109      	bne.n	8003c76 <HAL_GPIO_EXTI_Falling_Callback+0x96>
      {
        encoder_position--; // counter clock wise
 8003c62:	4b0c      	ldr	r3, [pc, #48]	@ (8003c94 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	b21b      	sxth	r3, r3
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	b21a      	sxth	r2, r3
 8003c70:	4b08      	ldr	r3, [pc, #32]	@ (8003c94 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8003c72:	801a      	strh	r2, [r3, #0]
      {
        encoder_position++; // clock wise
      }
    }
  }
}
 8003c74:	e008      	b.n	8003c88 <HAL_GPIO_EXTI_Falling_Callback+0xa8>
        encoder_position++; // clock wise
 8003c76:	4b07      	ldr	r3, [pc, #28]	@ (8003c94 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8003c78:	881b      	ldrh	r3, [r3, #0]
 8003c7a:	b21b      	sxth	r3, r3
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3301      	adds	r3, #1
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	b21a      	sxth	r2, r3
 8003c84:	4b03      	ldr	r3, [pc, #12]	@ (8003c94 <HAL_GPIO_EXTI_Falling_Callback+0xb4>)
 8003c86:	801a      	strh	r2, [r3, #0]
}
 8003c88:	bf00      	nop
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	200003b8 	.word	0x200003b8
 8003c94:	200003b4 	.word	0x200003b4
 8003c98:	20000004 	.word	0x20000004
 8003c9c:	200003bc 	.word	0x200003bc
 8003ca0:	42020000 	.word	0x42020000

08003ca4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b096      	sub	sp, #88	@ 0x58
 8003ca8:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003caa:	f001 fbb9 	bl	8005420 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003cae:	f000 f901 	bl	8003eb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003cb2:	f000 fb73 	bl	800439c <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8003cb6:	f000 f9ed 	bl	8004094 <MX_GPDMA1_Init>
  MX_UART5_Init();
 8003cba:	f000 fb21 	bl	8004300 <MX_UART5_Init>
  MX_ICACHE_Init();
 8003cbe:	f000 fa11 	bl	80040e4 <MX_ICACHE_Init>
  MX_ADC1_Init();
 8003cc2:	f000 f96f 	bl	8003fa4 <MX_ADC1_Init>
  MX_DCACHE1_Init();
 8003cc6:	f000 f9cf 	bl	8004068 <MX_DCACHE1_Init>
  MX_TIM1_Init();
 8003cca:	f000 fa17 	bl	80040fc <MX_TIM1_Init>
  MX_TIM6_Init();
 8003cce:	f000 fadf 	bl	8004290 <MX_TIM6_Init>
  MX_TIM3_Init();
 8003cd2:	f000 fa67 	bl	80041a4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // assign some RGB led colors for start
  LED_colors[0] = WS2812_RED;
 8003cd6:	4b70      	ldr	r3, [pc, #448]	@ (8003e98 <main+0x1f4>)
 8003cd8:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8003cdc:	601a      	str	r2, [r3, #0]
  LED_colors[1] = WS2812_GREEN;
 8003cde:	4b6e      	ldr	r3, [pc, #440]	@ (8003e98 <main+0x1f4>)
 8003ce0:	f44f 027f 	mov.w	r2, #16711680	@ 0xff0000
 8003ce4:	605a      	str	r2, [r3, #4]
  LED_colors[2] = WS2812_BLUE;
 8003ce6:	4b6c      	ldr	r3, [pc, #432]	@ (8003e98 <main+0x1f4>)
 8003ce8:	22ff      	movs	r2, #255	@ 0xff
 8003cea:	609a      	str	r2, [r3, #8]
  // LED_colors[WS2812_RED, WS2812_GREEN, WS2812_BLUE];
  WS2812_Send(LED_colors);
 8003cec:	486a      	ldr	r0, [pc, #424]	@ (8003e98 <main+0x1f4>)
 8003cee:	f001 fb1b 	bl	8005328 <WS2812_Send>

  // ws2812_init();					// initialize RGB led

  // TIM2->CNT = 0xFFFFFFF0;

  Set_BMS_dummy_values(); // set some dummy values to variable
 8003cf2:	f7ff fec9 	bl	8003a88 <Set_BMS_dummy_values>
    HAL_GPIO_WritePin(IM1_GPIO_Port, IM1_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(IM2_GPIO_Port, IM2_Pin, GPIO_PIN_RESET);
  */

  // set display mode to 16-bit mode MIPI-DBI
  HAL_GPIO_WritePin(IM0_GPIO_Port, IM0_Pin, GPIO_PIN_RESET);
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	2140      	movs	r1, #64	@ 0x40
 8003cfa:	4868      	ldr	r0, [pc, #416]	@ (8003e9c <main+0x1f8>)
 8003cfc:	f003 fee2 	bl	8007ac4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8003d00:	200a      	movs	r0, #10
 8003d02:	f001 fc4b 	bl	800559c <HAL_Delay>
  HAL_GPIO_WritePin(IM1_GPIO_Port, IM1_Pin, GPIO_PIN_SET);
 8003d06:	2201      	movs	r2, #1
 8003d08:	2120      	movs	r1, #32
 8003d0a:	4864      	ldr	r0, [pc, #400]	@ (8003e9c <main+0x1f8>)
 8003d0c:	f003 feda 	bl	8007ac4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8003d10:	200a      	movs	r0, #10
 8003d12:	f001 fc43 	bl	800559c <HAL_Delay>
  HAL_GPIO_WritePin(IM2_GPIO_Port, IM2_Pin, GPIO_PIN_RESET);
 8003d16:	2200      	movs	r2, #0
 8003d18:	2110      	movs	r1, #16
 8003d1a:	4860      	ldr	r0, [pc, #384]	@ (8003e9c <main+0x1f8>)
 8003d1c:	f003 fed2 	bl	8007ac4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8003d20:	200a      	movs	r0, #10
 8003d22:	f001 fc3b 	bl	800559c <HAL_Delay>

  // enable LCD back-light
  HAL_GPIO_WritePin(DISP_LCD_BL_GPIO_Port, DISP_LCD_BL_Pin, GPIO_PIN_SET);
 8003d26:	2201      	movs	r2, #1
 8003d28:	2101      	movs	r1, #1
 8003d2a:	485d      	ldr	r0, [pc, #372]	@ (8003ea0 <main+0x1fc>)
 8003d2c:	f003 feca 	bl	8007ac4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8003d30:	200a      	movs	r0, #10
 8003d32:	f001 fc33 	bl	800559c <HAL_Delay>
  // initialize LCD
  ILI9488_Init();
 8003d36:	f7ff fa77 	bl	8003228 <ILI9488_Init>

  // display introduction screen
  Plot_GUI_screen_1();
 8003d3a:	f7fc fc6d 	bl	8000618 <Plot_GUI_screen_1>
  HAL_Delay(5000);
 8003d3e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003d42:	f001 fc2b 	bl	800559c <HAL_Delay>

  // test GUI screen, display temperature and time
  Plot_Touchscreen_Temperature_Screen(16, 2025, 11, 25, 8, 32, 25);
 8003d46:	2319      	movs	r3, #25
 8003d48:	9302      	str	r3, [sp, #8]
 8003d4a:	2320      	movs	r3, #32
 8003d4c:	9301      	str	r3, [sp, #4]
 8003d4e:	2308      	movs	r3, #8
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	2319      	movs	r3, #25
 8003d54:	220b      	movs	r2, #11
 8003d56:	f240 71e9 	movw	r1, #2025	@ 0x7e9
 8003d5a:	2010      	movs	r0, #16
 8003d5c:	f7fd f824 	bl	8000da8 <Plot_Touchscreen_Temperature_Screen>
  HAL_Delay(5000);
 8003d60:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003d64:	f001 fc1a 	bl	800559c <HAL_Delay>

  Plot_Touchscreen_Schedule_Screen(2025, 11, 26, 19, 47, 33);
 8003d68:	2321      	movs	r3, #33	@ 0x21
 8003d6a:	9301      	str	r3, [sp, #4]
 8003d6c:	232f      	movs	r3, #47	@ 0x2f
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	2313      	movs	r3, #19
 8003d72:	221a      	movs	r2, #26
 8003d74:	210b      	movs	r1, #11
 8003d76:	f240 70e9 	movw	r0, #2025	@ 0x7e9
 8003d7a:	f7fd fb6f 	bl	800145c <Plot_Touchscreen_Schedule_Screen>
  HAL_Delay(5000);
 8003d7e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003d82:	f001 fc0b 	bl	800559c <HAL_Delay>

  Plot_Touchscreen_AddSchedule_Screen(2025, 11, 26, 19, 47, 33);
 8003d86:	2321      	movs	r3, #33	@ 0x21
 8003d88:	9301      	str	r3, [sp, #4]
 8003d8a:	232f      	movs	r3, #47	@ 0x2f
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	2313      	movs	r3, #19
 8003d90:	221a      	movs	r2, #26
 8003d92:	210b      	movs	r1, #11
 8003d94:	f240 70e9 	movw	r0, #2025	@ 0x7e9
 8003d98:	f7fd fe40 	bl	8001a1c <Plot_Touchscreen_AddSchedule_Screen>
  HAL_Delay(5000);
 8003d9c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003da0:	f001 fbfc 	bl	800559c <HAL_Delay>

  // Schedule wizard demonstration (multi-step)
  Plot_Touchscreen_ScheduleWizard_Day(2025, 11, 26, 19, 47, 33, 0);
 8003da4:	2300      	movs	r3, #0
 8003da6:	9302      	str	r3, [sp, #8]
 8003da8:	2321      	movs	r3, #33	@ 0x21
 8003daa:	9301      	str	r3, [sp, #4]
 8003dac:	232f      	movs	r3, #47	@ 0x2f
 8003dae:	9300      	str	r3, [sp, #0]
 8003db0:	2313      	movs	r3, #19
 8003db2:	221a      	movs	r2, #26
 8003db4:	210b      	movs	r1, #11
 8003db6:	f240 70e9 	movw	r0, #2025	@ 0x7e9
 8003dba:	f7fe f853 	bl	8001e64 <Plot_Touchscreen_ScheduleWizard_Day>
  HAL_Delay(3000);
 8003dbe:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003dc2:	f001 fbeb 	bl	800559c <HAL_Delay>
  Plot_Touchscreen_ScheduleWizard_Time(2025, 11, 26, 19, 47, 33, 0, 9, 0);
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	9304      	str	r3, [sp, #16]
 8003dca:	2309      	movs	r3, #9
 8003dcc:	9303      	str	r3, [sp, #12]
 8003dce:	2300      	movs	r3, #0
 8003dd0:	9302      	str	r3, [sp, #8]
 8003dd2:	2321      	movs	r3, #33	@ 0x21
 8003dd4:	9301      	str	r3, [sp, #4]
 8003dd6:	232f      	movs	r3, #47	@ 0x2f
 8003dd8:	9300      	str	r3, [sp, #0]
 8003dda:	2313      	movs	r3, #19
 8003ddc:	221a      	movs	r2, #26
 8003dde:	210b      	movs	r1, #11
 8003de0:	f240 70e9 	movw	r0, #2025	@ 0x7e9
 8003de4:	f7fe fa4e 	bl	8002284 <Plot_Touchscreen_ScheduleWizard_Time>
  HAL_Delay(5000);
 8003de8:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003dec:	f001 fbd6 	bl	800559c <HAL_Delay>

  Plot_Touchscreen_ScheduleWizard_Temperature(2025, 11, 26, 19, 47, 33, 250, 0, 9, 0);
 8003df0:	2300      	movs	r3, #0
 8003df2:	9305      	str	r3, [sp, #20]
 8003df4:	2309      	movs	r3, #9
 8003df6:	9304      	str	r3, [sp, #16]
 8003df8:	2300      	movs	r3, #0
 8003dfa:	9303      	str	r3, [sp, #12]
 8003dfc:	23fa      	movs	r3, #250	@ 0xfa
 8003dfe:	9302      	str	r3, [sp, #8]
 8003e00:	2321      	movs	r3, #33	@ 0x21
 8003e02:	9301      	str	r3, [sp, #4]
 8003e04:	232f      	movs	r3, #47	@ 0x2f
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	2313      	movs	r3, #19
 8003e0a:	221a      	movs	r2, #26
 8003e0c:	210b      	movs	r1, #11
 8003e0e:	f240 70e9 	movw	r0, #2025	@ 0x7e9
 8003e12:	f7fe fc75 	bl	8002700 <Plot_Touchscreen_ScheduleWizard_Temperature>
  HAL_Delay(5000);
 8003e16:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003e1a:	f001 fbbf 	bl	800559c <HAL_Delay>

  Plot_Touchscreen_ScheduleWizard_Name(2025, 11, 26, 19, 47, 33, "Morning Warmup", 250, 0, 9, 0);
 8003e1e:	2300      	movs	r3, #0
 8003e20:	9306      	str	r3, [sp, #24]
 8003e22:	2309      	movs	r3, #9
 8003e24:	9305      	str	r3, [sp, #20]
 8003e26:	2300      	movs	r3, #0
 8003e28:	9304      	str	r3, [sp, #16]
 8003e2a:	23fa      	movs	r3, #250	@ 0xfa
 8003e2c:	9303      	str	r3, [sp, #12]
 8003e2e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea4 <main+0x200>)
 8003e30:	9302      	str	r3, [sp, #8]
 8003e32:	2321      	movs	r3, #33	@ 0x21
 8003e34:	9301      	str	r3, [sp, #4]
 8003e36:	232f      	movs	r3, #47	@ 0x2f
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	2313      	movs	r3, #19
 8003e3c:	221a      	movs	r2, #26
 8003e3e:	210b      	movs	r1, #11
 8003e40:	f240 70e9 	movw	r0, #2025	@ 0x7e9
 8003e44:	f7fe ff28 	bl	8002c98 <Plot_Touchscreen_ScheduleWizard_Name>
  HAL_Delay(5000);
 8003e48:	f241 3088 	movw	r0, #5000	@ 0x1388
 8003e4c:	f001 fba6 	bl	800559c <HAL_Delay>

  // prepare for normal run with black LCd background
  ILI9488_FillScreen(BLACK);
 8003e50:	2000      	movs	r0, #0
 8003e52:	f7ff faed 	bl	8003430 <ILI9488_FillScreen>

  HAL_TIM_Base_Start_IT(&htim1); // start ONE second time
 8003e56:	4814      	ldr	r0, [pc, #80]	@ (8003ea8 <main+0x204>)
 8003e58:	f009 fe50 	bl	800dafc <HAL_TIM_Base_Start_IT>
  HAL_Delay(10);
 8003e5c:	200a      	movs	r0, #10
 8003e5e:	f001 fb9d 	bl	800559c <HAL_Delay>

    // display encoder
    // ILI9488_FilledRectangle(0, 350, 100, 420,BLACK); // overwrite background

    char buffer[50]; // buffer for strings
    sprintf(buffer, "%+06d", encoder_position);
 8003e62:	4b12      	ldr	r3, [pc, #72]	@ (8003eac <main+0x208>)
 8003e64:	881b      	ldrh	r3, [r3, #0]
 8003e66:	b21b      	sxth	r3, r3
 8003e68:	461a      	mov	r2, r3
 8003e6a:	1d3b      	adds	r3, r7, #4
 8003e6c:	4910      	ldr	r1, [pc, #64]	@ (8003eb0 <main+0x20c>)
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f00e f918 	bl	80120a4 <siprintf>
    ILI9488_DrawString(350, 0, 3, buffer, WHITE, BLACK);
 8003e74:	1d3b      	adds	r3, r7, #4
 8003e76:	2200      	movs	r2, #0
 8003e78:	9201      	str	r2, [sp, #4]
 8003e7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003e7e:	9200      	str	r2, [sp, #0]
 8003e80:	2203      	movs	r2, #3
 8003e82:	2100      	movs	r1, #0
 8003e84:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8003e88:	f7ff fc0c 	bl	80036a4 <ILI9488_DrawString>
    HAL_Delay(10);
 8003e8c:	200a      	movs	r0, #10
 8003e8e:	f001 fb85 	bl	800559c <HAL_Delay>
  {
 8003e92:	bf00      	nop
 8003e94:	e7e5      	b.n	8003e62 <main+0x1be>
 8003e96:	bf00      	nop
 8003e98:	200006c4 	.word	0x200006c4
 8003e9c:	42020400 	.word	0x42020400
 8003ea0:	42021c00 	.word	0x42021c00
 8003ea4:	0801360c 	.word	0x0801360c
 8003ea8:	20000120 	.word	0x20000120
 8003eac:	200003b4 	.word	0x200003b4
 8003eb0:	0801361c 	.word	0x0801361c

08003eb4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b09c      	sub	sp, #112	@ 0x70
 8003eb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003eba:	f107 0320 	add.w	r3, r7, #32
 8003ebe:	2250      	movs	r2, #80	@ 0x50
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f00e f9e8 	bl	8012298 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ec8:	f107 0308 	add.w	r3, r7, #8
 8003ecc:	2200      	movs	r2, #0
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	605a      	str	r2, [r3, #4]
 8003ed2:	609a      	str	r2, [r3, #8]
 8003ed4:	60da      	str	r2, [r3, #12]
 8003ed6:	611a      	str	r2, [r3, #16]
 8003ed8:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
   */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8003eda:	4b30      	ldr	r3, [pc, #192]	@ (8003f9c <SystemClock_Config+0xe8>)
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	4a2f      	ldr	r2, [pc, #188]	@ (8003f9c <SystemClock_Config+0xe8>)
 8003ee0:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003ee4:	6113      	str	r3, [r2, #16]
 8003ee6:	4b2d      	ldr	r3, [pc, #180]	@ (8003f9c <SystemClock_Config+0xe8>)
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003eee:	607b      	str	r3, [r7, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]

  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 8003ef2:	bf00      	nop
 8003ef4:	4b29      	ldr	r3, [pc, #164]	@ (8003f9c <SystemClock_Config+0xe8>)
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	f003 0308 	and.w	r3, r3, #8
 8003efc:	2b08      	cmp	r3, #8
 8003efe:	d1f9      	bne.n	8003ef4 <SystemClock_Config+0x40>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_CSI;
 8003f00:	2312      	movs	r3, #18
 8003f02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f04:	2301      	movs	r3, #1
 8003f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8003f08:	2308      	movs	r3, #8
 8003f0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f0c:	2340      	movs	r3, #64	@ 0x40
 8003f0e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8003f10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8003f16:	2320      	movs	r3, #32
 8003f18:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8003f1e:	2302      	movs	r3, #2
 8003f20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003f22:	2301      	movs	r3, #1
 8003f24:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 8003f26:	237d      	movs	r3, #125	@ 0x7d
 8003f28:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003f2e:	2302      	movs	r3, #2
 8003f30:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003f32:	2302      	movs	r3, #2
 8003f34:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8003f36:	2308      	movs	r3, #8
 8003f38:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f42:	f107 0320 	add.w	r3, r7, #32
 8003f46:	4618      	mov	r0, r3
 8003f48:	f003 fe26 	bl	8007b98 <HAL_RCC_OscConfig>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003f52:	f000 fb5d 	bl	8004610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
 8003f56:	231f      	movs	r3, #31
 8003f58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f66:	2300      	movs	r3, #0
 8003f68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003f6e:	f107 0308 	add.w	r3, r7, #8
 8003f72:	2105      	movs	r1, #5
 8003f74:	4618      	mov	r0, r3
 8003f76:	f004 fa47 	bl	8008408 <HAL_RCC_ClockConfig>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8003f80:	f000 fb46 	bl	8004610 <Error_Handler>
  }

  /** Configure the programming delay
   */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8003f84:	4b06      	ldr	r3, [pc, #24]	@ (8003fa0 <SystemClock_Config+0xec>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003f8c:	4a04      	ldr	r2, [pc, #16]	@ (8003fa0 <SystemClock_Config+0xec>)
 8003f8e:	f043 0320 	orr.w	r3, r3, #32
 8003f92:	6013      	str	r3, [r2, #0]
}
 8003f94:	bf00      	nop
 8003f96:	3770      	adds	r7, #112	@ 0x70
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	44020800 	.word	0x44020800
 8003fa0:	40022000 	.word	0x40022000

08003fa4 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b088      	sub	sp, #32
 8003fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003faa:	463b      	mov	r3, r7
 8003fac:	2220      	movs	r2, #32
 8003fae:	2100      	movs	r1, #0
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f00e f971 	bl	8012298 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 8003fb6:	4b2a      	ldr	r3, [pc, #168]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fb8:	4a2a      	ldr	r2, [pc, #168]	@ (8004064 <MX_ADC1_Init+0xc0>)
 8003fba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003fbc:	4b28      	ldr	r3, [pc, #160]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003fc2:	4b27      	ldr	r3, [pc, #156]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fc8:	4b25      	ldr	r3, [pc, #148]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003fce:	4b24      	ldr	r3, [pc, #144]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003fd4:	4b22      	ldr	r3, [pc, #136]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fd6:	2204      	movs	r2, #4
 8003fd8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003fda:	4b21      	ldr	r3, [pc, #132]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003fe6:	4b1e      	ldr	r3, [pc, #120]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fe8:	2201      	movs	r2, #1
 8003fea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003fec:	4b1c      	ldr	r3, [pc, #112]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003ffa:	4b19      	ldr	r3, [pc, #100]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004000:	4b17      	ldr	r3, [pc, #92]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8004002:	2200      	movs	r2, #0
 8004004:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8004008:	4b15      	ldr	r3, [pc, #84]	@ (8004060 <MX_ADC1_Init+0xbc>)
 800400a:	2200      	movs	r2, #0
 800400c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800400e:	4b14      	ldr	r3, [pc, #80]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8004010:	2200      	movs	r2, #0
 8004012:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8004014:	4b12      	ldr	r3, [pc, #72]	@ (8004060 <MX_ADC1_Init+0xbc>)
 8004016:	2200      	movs	r2, #0
 8004018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800401c:	4810      	ldr	r0, [pc, #64]	@ (8004060 <MX_ADC1_Init+0xbc>)
 800401e:	f001 fcdd 	bl	80059dc <HAL_ADC_Init>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d001      	beq.n	800402c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8004028:	f000 faf2 	bl	8004610 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_0;
 800402c:	2301      	movs	r3, #1
 800402e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004030:	2306      	movs	r3, #6
 8004032:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004034:	2300      	movs	r3, #0
 8004036:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004038:	237f      	movs	r3, #127	@ 0x7f
 800403a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800403c:	2304      	movs	r3, #4
 800403e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8004040:	2300      	movs	r3, #0
 8004042:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004044:	463b      	mov	r3, r7
 8004046:	4619      	mov	r1, r3
 8004048:	4805      	ldr	r0, [pc, #20]	@ (8004060 <MX_ADC1_Init+0xbc>)
 800404a:	f001 fe1b 	bl	8005c84 <HAL_ADC_ConfigChannel>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d001      	beq.n	8004058 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8004054:	f000 fadc 	bl	8004610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8004058:	bf00      	nop
 800405a:	3720      	adds	r7, #32
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	2000008c 	.word	0x2000008c
 8004064:	42028000 	.word	0x42028000

08004068 <MX_DCACHE1_Init>:
 * @brief DCACHE1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DCACHE1_Init(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE1_Init 0 */

  /* USER CODE BEGIN DCACHE1_Init 1 */

  /* USER CODE END DCACHE1_Init 1 */
  hdcache1.Instance = DCACHE1;
 800406c:	4b07      	ldr	r3, [pc, #28]	@ (800408c <MX_DCACHE1_Init+0x24>)
 800406e:	4a08      	ldr	r2, [pc, #32]	@ (8004090 <MX_DCACHE1_Init+0x28>)
 8004070:	601a      	str	r2, [r3, #0]
  hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 8004072:	4b06      	ldr	r3, [pc, #24]	@ (800408c <MX_DCACHE1_Init+0x24>)
 8004074:	2200      	movs	r2, #0
 8004076:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 8004078:	4804      	ldr	r0, [pc, #16]	@ (800408c <MX_DCACHE1_Init+0x24>)
 800407a:	f002 fba3 	bl	80067c4 <HAL_DCACHE_Init>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <MX_DCACHE1_Init+0x20>
  {
    Error_Handler();
 8004084:	f000 fac4 	bl	8004610 <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE1_Init 2 */

  /* USER CODE END DCACHE1_Init 2 */
}
 8004088:	bf00      	nop
 800408a:	bd80      	pop	{r7, pc}
 800408c:	200000f4 	.word	0x200000f4
 8004090:	40031400 	.word	0x40031400

08004094 <MX_GPDMA1_Init>:
 * @brief GPDMA1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPDMA1_Init(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800409a:	4b11      	ldr	r3, [pc, #68]	@ (80040e0 <MX_GPDMA1_Init+0x4c>)
 800409c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a0:	4a0f      	ldr	r2, [pc, #60]	@ (80040e0 <MX_GPDMA1_Init+0x4c>)
 80040a2:	f043 0301 	orr.w	r3, r3, #1
 80040a6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80040aa:	4b0d      	ldr	r3, [pc, #52]	@ (80040e0 <MX_GPDMA1_Init+0x4c>)
 80040ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	607b      	str	r3, [r7, #4]
 80040b6:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
  HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 80040b8:	2200      	movs	r2, #0
 80040ba:	2100      	movs	r1, #0
 80040bc:	201b      	movs	r0, #27
 80040be:	f002 faa9 	bl	8006614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 80040c2:	201b      	movs	r0, #27
 80040c4:	f002 fac0 	bl	8006648 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(GPDMA1_Channel2_IRQn, 0, 0);
 80040c8:	2200      	movs	r2, #0
 80040ca:	2100      	movs	r1, #0
 80040cc:	201d      	movs	r0, #29
 80040ce:	f002 faa1 	bl	8006614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 80040d2:	201d      	movs	r0, #29
 80040d4:	f002 fab8 	bl	8006648 <HAL_NVIC_EnableIRQ>

  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */
}
 80040d8:	bf00      	nop
 80040da:	3708      	adds	r7, #8
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	44020c00 	.word	0x44020c00

080040e4 <MX_ICACHE_Init>:
 * @brief ICACHE Initialization Function
 * @param None
 * @retval None
 */
static void MX_ICACHE_Init(void)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
   */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80040e8:	f003 fd36 	bl	8007b58 <HAL_ICACHE_Enable>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80040f2:	f000 fa8d 	bl	8004610 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */
}
 80040f6:	bf00      	nop
 80040f8:	bd80      	pop	{r7, pc}
	...

080040fc <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b088      	sub	sp, #32
 8004100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004102:	f107 0310 	add.w	r3, r7, #16
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	605a      	str	r2, [r3, #4]
 800410c:	609a      	str	r2, [r3, #8]
 800410e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004110:	1d3b      	adds	r3, r7, #4
 8004112:	2200      	movs	r2, #0
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	605a      	str	r2, [r3, #4]
 8004118:	609a      	str	r2, [r3, #8]
  // htim1.Init.Prescaler = 25000-1;  // 250MHz / 25000 = 10kHz
  // htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  // htim1.Init.Period = 10000-1;   // 10kHz / 10000 = 1Hz (1s)

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800411a:	4b20      	ldr	r3, [pc, #128]	@ (800419c <MX_TIM1_Init+0xa0>)
 800411c:	4a20      	ldr	r2, [pc, #128]	@ (80041a0 <MX_TIM1_Init+0xa4>)
 800411e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 25000 - 1;
 8004120:	4b1e      	ldr	r3, [pc, #120]	@ (800419c <MX_TIM1_Init+0xa0>)
 8004122:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8004126:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004128:	4b1c      	ldr	r3, [pc, #112]	@ (800419c <MX_TIM1_Init+0xa0>)
 800412a:	2200      	movs	r2, #0
 800412c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 800412e:	4b1b      	ldr	r3, [pc, #108]	@ (800419c <MX_TIM1_Init+0xa0>)
 8004130:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004134:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004136:	4b19      	ldr	r3, [pc, #100]	@ (800419c <MX_TIM1_Init+0xa0>)
 8004138:	2200      	movs	r2, #0
 800413a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800413c:	4b17      	ldr	r3, [pc, #92]	@ (800419c <MX_TIM1_Init+0xa0>)
 800413e:	2200      	movs	r2, #0
 8004140:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004142:	4b16      	ldr	r3, [pc, #88]	@ (800419c <MX_TIM1_Init+0xa0>)
 8004144:	2200      	movs	r2, #0
 8004146:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004148:	4814      	ldr	r0, [pc, #80]	@ (800419c <MX_TIM1_Init+0xa0>)
 800414a:	f009 fc7f 	bl	800da4c <HAL_TIM_Base_Init>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8004154:	f000 fa5c 	bl	8004610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004158:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800415c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800415e:	f107 0310 	add.w	r3, r7, #16
 8004162:	4619      	mov	r1, r3
 8004164:	480d      	ldr	r0, [pc, #52]	@ (800419c <MX_TIM1_Init+0xa0>)
 8004166:	f00a fc0b 	bl	800e980 <HAL_TIM_ConfigClockSource>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8004170:	f000 fa4e 	bl	8004610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004174:	2300      	movs	r3, #0
 8004176:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004178:	2300      	movs	r3, #0
 800417a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800417c:	2300      	movs	r3, #0
 800417e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004180:	1d3b      	adds	r3, r7, #4
 8004182:	4619      	mov	r1, r3
 8004184:	4805      	ldr	r0, [pc, #20]	@ (800419c <MX_TIM1_Init+0xa0>)
 8004186:	f00b fbf9 	bl	800f97c <HAL_TIMEx_MasterConfigSynchronization>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004190:	f000 fa3e 	bl	8004610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
}
 8004194:	bf00      	nop
 8004196:	3720      	adds	r7, #32
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	20000120 	.word	0x20000120
 80041a0:	40012c00 	.word	0x40012c00

080041a4 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b08e      	sub	sp, #56	@ 0x38
 80041a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80041ae:	2200      	movs	r2, #0
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	605a      	str	r2, [r3, #4]
 80041b4:	609a      	str	r2, [r3, #8]
 80041b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041b8:	f107 031c 	add.w	r3, r7, #28
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	605a      	str	r2, [r3, #4]
 80041c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041c4:	463b      	mov	r3, r7
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	605a      	str	r2, [r3, #4]
 80041cc:	609a      	str	r2, [r3, #8]
 80041ce:	60da      	str	r2, [r3, #12]
 80041d0:	611a      	str	r2, [r3, #16]
 80041d2:	615a      	str	r2, [r3, #20]
 80041d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041d6:	4b2c      	ldr	r3, [pc, #176]	@ (8004288 <MX_TIM3_Init+0xe4>)
 80041d8:	4a2c      	ldr	r2, [pc, #176]	@ (800428c <MX_TIM3_Init+0xe8>)
 80041da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2;
 80041dc:	4b2a      	ldr	r3, [pc, #168]	@ (8004288 <MX_TIM3_Init+0xe4>)
 80041de:	2202      	movs	r2, #2
 80041e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041e2:	4b29      	ldr	r3, [pc, #164]	@ (8004288 <MX_TIM3_Init+0xe4>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80041e8:	4b27      	ldr	r3, [pc, #156]	@ (8004288 <MX_TIM3_Init+0xe4>)
 80041ea:	2263      	movs	r2, #99	@ 0x63
 80041ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041ee:	4b26      	ldr	r3, [pc, #152]	@ (8004288 <MX_TIM3_Init+0xe4>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041f4:	4b24      	ldr	r3, [pc, #144]	@ (8004288 <MX_TIM3_Init+0xe4>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80041fa:	4823      	ldr	r0, [pc, #140]	@ (8004288 <MX_TIM3_Init+0xe4>)
 80041fc:	f009 fc26 	bl	800da4c <HAL_TIM_Base_Init>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8004206:	f000 fa03 	bl	8004610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800420a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800420e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004210:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004214:	4619      	mov	r1, r3
 8004216:	481c      	ldr	r0, [pc, #112]	@ (8004288 <MX_TIM3_Init+0xe4>)
 8004218:	f00a fbb2 	bl	800e980 <HAL_TIM_ConfigClockSource>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8004222:	f000 f9f5 	bl	8004610 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004226:	4818      	ldr	r0, [pc, #96]	@ (8004288 <MX_TIM3_Init+0xe4>)
 8004228:	f009 fd45 	bl	800dcb6 <HAL_TIM_PWM_Init>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8004232:	f000 f9ed 	bl	8004610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004236:	2300      	movs	r3, #0
 8004238:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800423a:	2300      	movs	r3, #0
 800423c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800423e:	f107 031c 	add.w	r3, r7, #28
 8004242:	4619      	mov	r1, r3
 8004244:	4810      	ldr	r0, [pc, #64]	@ (8004288 <MX_TIM3_Init+0xe4>)
 8004246:	f00b fb99 	bl	800f97c <HAL_TIMEx_MasterConfigSynchronization>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8004250:	f000 f9de 	bl	8004610 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004254:	2360      	movs	r3, #96	@ 0x60
 8004256:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800425c:	2300      	movs	r3, #0
 800425e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004260:	2300      	movs	r3, #0
 8004262:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004264:	463b      	mov	r3, r7
 8004266:	2208      	movs	r2, #8
 8004268:	4619      	mov	r1, r3
 800426a:	4807      	ldr	r0, [pc, #28]	@ (8004288 <MX_TIM3_Init+0xe4>)
 800426c:	f00a fa74 	bl	800e758 <HAL_TIM_PWM_ConfigChannel>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8004276:	f000 f9cb 	bl	8004610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800427a:	4803      	ldr	r0, [pc, #12]	@ (8004288 <MX_TIM3_Init+0xe4>)
 800427c:	f000 fd1a 	bl	8004cb4 <HAL_TIM_MspPostInit>
}
 8004280:	bf00      	nop
 8004282:	3738      	adds	r7, #56	@ 0x38
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	2000016c 	.word	0x2000016c
 800428c:	40000400 	.word	0x40000400

08004290 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004296:	1d3b      	adds	r3, r7, #4
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	605a      	str	r2, [r3, #4]
 800429e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80042a0:	4b15      	ldr	r3, [pc, #84]	@ (80042f8 <MX_TIM6_Init+0x68>)
 80042a2:	4a16      	ldr	r2, [pc, #88]	@ (80042fc <MX_TIM6_Init+0x6c>)
 80042a4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 25000 - 1;
 80042a6:	4b14      	ldr	r3, [pc, #80]	@ (80042f8 <MX_TIM6_Init+0x68>)
 80042a8:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 80042ac:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042ae:	4b12      	ldr	r3, [pc, #72]	@ (80042f8 <MX_TIM6_Init+0x68>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80042b4:	4b10      	ldr	r3, [pc, #64]	@ (80042f8 <MX_TIM6_Init+0x68>)
 80042b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80042ba:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042bc:	4b0e      	ldr	r3, [pc, #56]	@ (80042f8 <MX_TIM6_Init+0x68>)
 80042be:	2200      	movs	r2, #0
 80042c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80042c2:	480d      	ldr	r0, [pc, #52]	@ (80042f8 <MX_TIM6_Init+0x68>)
 80042c4:	f009 fbc2 	bl	800da4c <HAL_TIM_Base_Init>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d001      	beq.n	80042d2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80042ce:	f000 f99f 	bl	8004610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042d2:	2300      	movs	r3, #0
 80042d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042d6:	2300      	movs	r3, #0
 80042d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80042da:	1d3b      	adds	r3, r7, #4
 80042dc:	4619      	mov	r1, r3
 80042de:	4806      	ldr	r0, [pc, #24]	@ (80042f8 <MX_TIM6_Init+0x68>)
 80042e0:	f00b fb4c 	bl	800f97c <HAL_TIMEx_MasterConfigSynchronization>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80042ea:	f000 f991 	bl	8004610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */
}
 80042ee:	bf00      	nop
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	200001b8 	.word	0x200001b8
 80042fc:	40001000 	.word	0x40001000

08004300 <MX_UART5_Init>:
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8004304:	4b23      	ldr	r3, [pc, #140]	@ (8004394 <MX_UART5_Init+0x94>)
 8004306:	4a24      	ldr	r2, [pc, #144]	@ (8004398 <MX_UART5_Init+0x98>)
 8004308:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800430a:	4b22      	ldr	r3, [pc, #136]	@ (8004394 <MX_UART5_Init+0x94>)
 800430c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004310:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 8004312:	4b20      	ldr	r3, [pc, #128]	@ (8004394 <MX_UART5_Init+0x94>)
 8004314:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004318:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800431a:	4b1e      	ldr	r3, [pc, #120]	@ (8004394 <MX_UART5_Init+0x94>)
 800431c:	2200      	movs	r2, #0
 800431e:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_EVEN;
 8004320:	4b1c      	ldr	r3, [pc, #112]	@ (8004394 <MX_UART5_Init+0x94>)
 8004322:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004326:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004328:	4b1a      	ldr	r3, [pc, #104]	@ (8004394 <MX_UART5_Init+0x94>)
 800432a:	220c      	movs	r2, #12
 800432c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800432e:	4b19      	ldr	r3, [pc, #100]	@ (8004394 <MX_UART5_Init+0x94>)
 8004330:	2200      	movs	r2, #0
 8004332:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8004334:	4b17      	ldr	r3, [pc, #92]	@ (8004394 <MX_UART5_Init+0x94>)
 8004336:	2200      	movs	r2, #0
 8004338:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800433a:	4b16      	ldr	r3, [pc, #88]	@ (8004394 <MX_UART5_Init+0x94>)
 800433c:	2200      	movs	r2, #0
 800433e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004340:	4b14      	ldr	r3, [pc, #80]	@ (8004394 <MX_UART5_Init+0x94>)
 8004342:	2200      	movs	r2, #0
 8004344:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004346:	4b13      	ldr	r3, [pc, #76]	@ (8004394 <MX_UART5_Init+0x94>)
 8004348:	2200      	movs	r2, #0
 800434a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800434c:	4811      	ldr	r0, [pc, #68]	@ (8004394 <MX_UART5_Init+0x94>)
 800434e:	f00b fc2b 	bl	800fba8 <HAL_UART_Init>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d001      	beq.n	800435c <MX_UART5_Init+0x5c>
  {
    Error_Handler();
 8004358:	f000 f95a 	bl	8004610 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800435c:	2100      	movs	r1, #0
 800435e:	480d      	ldr	r0, [pc, #52]	@ (8004394 <MX_UART5_Init+0x94>)
 8004360:	f00d fc65 	bl	8011c2e <HAL_UARTEx_SetTxFifoThreshold>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <MX_UART5_Init+0x6e>
  {
    Error_Handler();
 800436a:	f000 f951 	bl	8004610 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800436e:	2100      	movs	r1, #0
 8004370:	4808      	ldr	r0, [pc, #32]	@ (8004394 <MX_UART5_Init+0x94>)
 8004372:	f00d fc9a 	bl	8011caa <HAL_UARTEx_SetRxFifoThreshold>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <MX_UART5_Init+0x80>
  {
    Error_Handler();
 800437c:	f000 f948 	bl	8004610 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8004380:	4804      	ldr	r0, [pc, #16]	@ (8004394 <MX_UART5_Init+0x94>)
 8004382:	f00d fc1b 	bl	8011bbc <HAL_UARTEx_DisableFifoMode>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <MX_UART5_Init+0x90>
  {
    Error_Handler();
 800438c:	f000 f940 	bl	8004610 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */
}
 8004390:	bf00      	nop
 8004392:	bd80      	pop	{r7, pc}
 8004394:	2000027c 	.word	0x2000027c
 8004398:	40005000 	.word	0x40005000

0800439c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b08a      	sub	sp, #40	@ 0x28
 80043a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043a2:	f107 0314 	add.w	r3, r7, #20
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	605a      	str	r2, [r3, #4]
 80043ac:	609a      	str	r2, [r3, #8]
 80043ae:	60da      	str	r2, [r3, #12]
 80043b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80043b2:	4b90      	ldr	r3, [pc, #576]	@ (80045f4 <MX_GPIO_Init+0x258>)
 80043b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043b8:	4a8e      	ldr	r2, [pc, #568]	@ (80045f4 <MX_GPIO_Init+0x258>)
 80043ba:	f043 0304 	orr.w	r3, r3, #4
 80043be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80043c2:	4b8c      	ldr	r3, [pc, #560]	@ (80045f4 <MX_GPIO_Init+0x258>)
 80043c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	613b      	str	r3, [r7, #16]
 80043ce:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80043d0:	4b88      	ldr	r3, [pc, #544]	@ (80045f4 <MX_GPIO_Init+0x258>)
 80043d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043d6:	4a87      	ldr	r2, [pc, #540]	@ (80045f4 <MX_GPIO_Init+0x258>)
 80043d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043dc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80043e0:	4b84      	ldr	r3, [pc, #528]	@ (80045f4 <MX_GPIO_Init+0x258>)
 80043e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ee:	4b81      	ldr	r3, [pc, #516]	@ (80045f4 <MX_GPIO_Init+0x258>)
 80043f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043f4:	4a7f      	ldr	r2, [pc, #508]	@ (80045f4 <MX_GPIO_Init+0x258>)
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80043fe:	4b7d      	ldr	r3, [pc, #500]	@ (80045f4 <MX_GPIO_Init+0x258>)
 8004400:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	60bb      	str	r3, [r7, #8]
 800440a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800440c:	4b79      	ldr	r3, [pc, #484]	@ (80045f4 <MX_GPIO_Init+0x258>)
 800440e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004412:	4a78      	ldr	r2, [pc, #480]	@ (80045f4 <MX_GPIO_Init+0x258>)
 8004414:	f043 0302 	orr.w	r3, r3, #2
 8004418:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800441c:	4b75      	ldr	r3, [pc, #468]	@ (80045f4 <MX_GPIO_Init+0x258>)
 800441e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004422:	f003 0302 	and.w	r3, r3, #2
 8004426:	607b      	str	r3, [r7, #4]
 8004428:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800442a:	4b72      	ldr	r3, [pc, #456]	@ (80045f4 <MX_GPIO_Init+0x258>)
 800442c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004430:	4a70      	ldr	r2, [pc, #448]	@ (80045f4 <MX_GPIO_Init+0x258>)
 8004432:	f043 0308 	orr.w	r3, r3, #8
 8004436:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800443a:	4b6e      	ldr	r3, [pc, #440]	@ (80045f4 <MX_GPIO_Init+0x258>)
 800443c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004440:	f003 0308 	and.w	r3, r3, #8
 8004444:	603b      	str	r3, [r7, #0]
 8004446:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12, GPIO_PIN_RESET);
 8004448:	2200      	movs	r2, #0
 800444a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800444e:	486a      	ldr	r0, [pc, #424]	@ (80045f8 <MX_GPIO_Init+0x25c>)
 8004450:	f003 fb38 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_LCD_BL_GPIO_Port, DISP_LCD_BL_Pin, GPIO_PIN_RESET);
 8004454:	2200      	movs	r2, #0
 8004456:	2101      	movs	r1, #1
 8004458:	4868      	ldr	r0, [pc, #416]	@ (80045fc <MX_GPIO_Init+0x260>)
 800445a:	f003 fb33 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_nCS_Pin | RS485_DIR_Pin, GPIO_PIN_RESET);
 800445e:	2200      	movs	r2, #0
 8004460:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8004464:	4866      	ldr	r0, [pc, #408]	@ (8004600 <MX_GPIO_Init+0x264>)
 8004466:	f003 fb2d 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISP_WR_Pin | IM1_Pin | IM0_Pin, GPIO_PIN_SET);
 800446a:	2201      	movs	r2, #1
 800446c:	f44f 618c 	mov.w	r1, #1120	@ 0x460
 8004470:	4864      	ldr	r0, [pc, #400]	@ (8004604 <MX_GPIO_Init+0x268>)
 8004472:	f003 fb27 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISP_RD_Pin | DISP_DCX_Pin, GPIO_PIN_SET);
 8004476:	2201      	movs	r2, #1
 8004478:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800447c:	4862      	ldr	r0, [pc, #392]	@ (8004608 <MX_GPIO_Init+0x26c>)
 800447e:	f003 fb21 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISP_nRESET_GPIO_Port, DISP_nRESET_Pin, GPIO_PIN_SET);
 8004482:	2201      	movs	r2, #1
 8004484:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004488:	485d      	ldr	r0, [pc, #372]	@ (8004600 <MX_GPIO_Init+0x264>)
 800448a:	f003 fb1b 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IM2_GPIO_Port, IM2_Pin, GPIO_PIN_RESET);
 800448e:	2200      	movs	r2, #0
 8004490:	2110      	movs	r1, #16
 8004492:	485c      	ldr	r0, [pc, #368]	@ (8004604 <MX_GPIO_Init+0x268>)
 8004494:	f003 fb16 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8004498:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800449c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800449e:	2301      	movs	r3, #1
 80044a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a2:	2300      	movs	r3, #0
 80044a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044a6:	2300      	movs	r3, #0
 80044a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044aa:	f107 0314 	add.w	r3, r7, #20
 80044ae:	4619      	mov	r1, r3
 80044b0:	4851      	ldr	r0, [pc, #324]	@ (80045f8 <MX_GPIO_Init+0x25c>)
 80044b2:	f003 f991 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_LCD_BL_Pin */
  GPIO_InitStruct.Pin = DISP_LCD_BL_Pin;
 80044b6:	2301      	movs	r3, #1
 80044b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044ba:	2301      	movs	r3, #1
 80044bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044be:	2300      	movs	r3, #0
 80044c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044c2:	2300      	movs	r3, #0
 80044c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_LCD_BL_GPIO_Port, &GPIO_InitStruct);
 80044c6:	f107 0314 	add.w	r3, r7, #20
 80044ca:	4619      	mov	r1, r3
 80044cc:	484b      	ldr	r0, [pc, #300]	@ (80045fc <MX_GPIO_Init+0x260>)
 80044ce:	f003 f983 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 80044d2:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80044d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044d8:	2301      	movs	r3, #1
 80044da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044dc:	2300      	movs	r3, #0
 80044de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044e0:	2303      	movs	r3, #3
 80044e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044e4:	f107 0314 	add.w	r3, r7, #20
 80044e8:	4619      	mov	r1, r3
 80044ea:	4843      	ldr	r0, [pc, #268]	@ (80045f8 <MX_GPIO_Init+0x25c>)
 80044ec:	f003 f974 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_nCS_Pin DISP_nRESET_Pin RS485_DIR_Pin */
  GPIO_InitStruct.Pin = DISP_nCS_Pin | DISP_nRESET_Pin | RS485_DIR_Pin;
 80044f0:	f44f 7342 	mov.w	r3, #776	@ 0x308
 80044f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044f6:	2301      	movs	r3, #1
 80044f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044fe:	2300      	movs	r3, #0
 8004500:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004502:	f107 0314 	add.w	r3, r7, #20
 8004506:	4619      	mov	r1, r3
 8004508:	483d      	ldr	r0, [pc, #244]	@ (8004600 <MX_GPIO_Init+0x264>)
 800450a:	f003 f965 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_B_Pin ENCODER_SW_Pin */
  GPIO_InitStruct.Pin = ENCODER_B_Pin | ENCODER_SW_Pin;
 800450e:	23a0      	movs	r3, #160	@ 0xa0
 8004510:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004512:	4b3e      	ldr	r3, [pc, #248]	@ (800460c <MX_GPIO_Init+0x270>)
 8004514:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004516:	2301      	movs	r3, #1
 8004518:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800451a:	f107 0314 	add.w	r3, r7, #20
 800451e:	4619      	mov	r1, r3
 8004520:	4837      	ldr	r0, [pc, #220]	@ (8004600 <MX_GPIO_Init+0x264>)
 8004522:	f003 f959 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_A_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin;
 8004526:	2340      	movs	r3, #64	@ 0x40
 8004528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800452a:	2300      	movs	r3, #0
 800452c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800452e:	2301      	movs	r3, #1
 8004530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_A_GPIO_Port, &GPIO_InitStruct);
 8004532:	f107 0314 	add.w	r3, r7, #20
 8004536:	4619      	mov	r1, r3
 8004538:	4831      	ldr	r0, [pc, #196]	@ (8004600 <MX_GPIO_Init+0x264>)
 800453a:	f003 f94d 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_TE_Pin */
  GPIO_InitStruct.Pin = DISP_TE_Pin;
 800453e:	2304      	movs	r3, #4
 8004540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004542:	2300      	movs	r3, #0
 8004544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004546:	2300      	movs	r3, #0
 8004548:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISP_TE_GPIO_Port, &GPIO_InitStruct);
 800454a:	f107 0314 	add.w	r3, r7, #20
 800454e:	4619      	mov	r1, r3
 8004550:	482c      	ldr	r0, [pc, #176]	@ (8004604 <MX_GPIO_Init+0x268>)
 8004552:	f003 f941 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_WR_Pin */
  GPIO_InitStruct.Pin = DISP_WR_Pin;
 8004556:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800455a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800455c:	2301      	movs	r3, #1
 800455e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004560:	2300      	movs	r3, #0
 8004562:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004564:	2303      	movs	r3, #3
 8004566:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_WR_GPIO_Port, &GPIO_InitStruct);
 8004568:	f107 0314 	add.w	r3, r7, #20
 800456c:	4619      	mov	r1, r3
 800456e:	4825      	ldr	r0, [pc, #148]	@ (8004604 <MX_GPIO_Init+0x268>)
 8004570:	f003 f932 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_RD_Pin DISP_DCX_Pin */
  GPIO_InitStruct.Pin = DISP_RD_Pin | DISP_DCX_Pin;
 8004574:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800457a:	2301      	movs	r3, #1
 800457c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457e:	2300      	movs	r3, #0
 8004580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004582:	2303      	movs	r3, #3
 8004584:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004586:	f107 0314 	add.w	r3, r7, #20
 800458a:	4619      	mov	r1, r3
 800458c:	481e      	ldr	r0, [pc, #120]	@ (8004608 <MX_GPIO_Init+0x26c>)
 800458e:	f003 f923 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IM2_Pin */
  GPIO_InitStruct.Pin = IM2_Pin;
 8004592:	2310      	movs	r3, #16
 8004594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004596:	2301      	movs	r3, #1
 8004598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800459a:	2302      	movs	r3, #2
 800459c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800459e:	2300      	movs	r3, #0
 80045a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IM2_GPIO_Port, &GPIO_InitStruct);
 80045a2:	f107 0314 	add.w	r3, r7, #20
 80045a6:	4619      	mov	r1, r3
 80045a8:	4816      	ldr	r0, [pc, #88]	@ (8004604 <MX_GPIO_Init+0x268>)
 80045aa:	f003 f915 	bl	80077d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IM1_Pin IM0_Pin */
  GPIO_InitStruct.Pin = IM1_Pin | IM0_Pin;
 80045ae:	2360      	movs	r3, #96	@ 0x60
 80045b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045b2:	2301      	movs	r3, #1
 80045b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045b6:	2301      	movs	r3, #1
 80045b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ba:	2300      	movs	r3, #0
 80045bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045be:	f107 0314 	add.w	r3, r7, #20
 80045c2:	4619      	mov	r1, r3
 80045c4:	480f      	ldr	r0, [pc, #60]	@ (8004604 <MX_GPIO_Init+0x268>)
 80045c6:	f003 f907 	bl	80077d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI5_IRQn, 15, 0);
 80045ca:	2200      	movs	r2, #0
 80045cc:	210f      	movs	r1, #15
 80045ce:	2010      	movs	r0, #16
 80045d0:	f002 f820 	bl	8006614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI5_IRQn);
 80045d4:	2010      	movs	r0, #16
 80045d6:	f002 f837 	bl	8006648 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI7_IRQn, 0, 0);
 80045da:	2200      	movs	r2, #0
 80045dc:	2100      	movs	r1, #0
 80045de:	2012      	movs	r0, #18
 80045e0:	f002 f818 	bl	8006614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI7_IRQn);
 80045e4:	2012      	movs	r0, #18
 80045e6:	f002 f82f 	bl	8006648 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80045ea:	bf00      	nop
 80045ec:	3728      	adds	r7, #40	@ 0x28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	44020c00 	.word	0x44020c00
 80045f8:	42020800 	.word	0x42020800
 80045fc:	42021c00 	.word	0x42021c00
 8004600:	42020000 	.word	0x42020000
 8004604:	42020400 	.word	0x42020400
 8004608:	42020c00 	.word	0x42020c00
 800460c:	10210000 	.word	0x10210000

08004610 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004614:	b672      	cpsid	i
}
 8004616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004618:	bf00      	nop
 800461a:	e7fd      	b.n	8004618 <Error_Handler+0x8>

0800461c <Start_Modbus_Reception>:
  *
  * @param  none
  * @retval none
  */
void Start_Modbus_Reception(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
    response_index = 0;
 8004620:	4b06      	ldr	r3, [pc, #24]	@ (800463c <Start_Modbus_Reception+0x20>)
 8004622:	2200      	movs	r2, #0
 8004624:	801a      	strh	r2, [r3, #0]
    modbus_receiving = 1;
 8004626:	4b06      	ldr	r3, [pc, #24]	@ (8004640 <Start_Modbus_Reception+0x24>)
 8004628:	2201      	movs	r2, #1
 800462a:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart5, &byte, 1);
 800462c:	2201      	movs	r2, #1
 800462e:	4905      	ldr	r1, [pc, #20]	@ (8004644 <Start_Modbus_Reception+0x28>)
 8004630:	4805      	ldr	r0, [pc, #20]	@ (8004648 <Start_Modbus_Reception+0x2c>)
 8004632:	f00b fb09 	bl	800fc48 <HAL_UART_Receive_IT>
}
 8004636:	bf00      	nop
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	200004c0 	.word	0x200004c0
 8004640:	200004c2 	.word	0x200004c2
 8004644:	200003bd 	.word	0x200003bd
 8004648:	2000027c 	.word	0x2000027c

0800464c <Modbus_Calculate_CRC>:
  * @param  data: pointer to the input data buffer
  * @param  length: number of bytes in the buffer
  * @retval 16-bit CRC value
  */
uint16_t Modbus_Calculate_CRC(uint8_t *data, uint16_t length)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	460b      	mov	r3, r1
 8004656:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8004658:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800465c:	81fb      	strh	r3, [r7, #14]
    for (uint16_t pos = 0; pos < length; pos++)
 800465e:	2300      	movs	r3, #0
 8004660:	81bb      	strh	r3, [r7, #12]
 8004662:	e026      	b.n	80046b2 <Modbus_Calculate_CRC+0x66>
    {
        crc ^= (uint16_t)data[pos];
 8004664:	89bb      	ldrh	r3, [r7, #12]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	4413      	add	r3, r2
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	461a      	mov	r2, r3
 800466e:	89fb      	ldrh	r3, [r7, #14]
 8004670:	4053      	eors	r3, r2
 8004672:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0; i < 8; i++)
 8004674:	2300      	movs	r3, #0
 8004676:	72fb      	strb	r3, [r7, #11]
 8004678:	e015      	b.n	80046a6 <Modbus_Calculate_CRC+0x5a>
        {
            if (crc & 0x0001)
 800467a:	89fb      	ldrh	r3, [r7, #14]
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <Modbus_Calculate_CRC+0x4e>
            {
                crc >>= 1;
 8004684:	89fb      	ldrh	r3, [r7, #14]
 8004686:	085b      	lsrs	r3, r3, #1
 8004688:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;
 800468a:	89fb      	ldrh	r3, [r7, #14]
 800468c:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004690:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8004694:	43db      	mvns	r3, r3
 8004696:	81fb      	strh	r3, [r7, #14]
 8004698:	e002      	b.n	80046a0 <Modbus_Calculate_CRC+0x54>
            } else
            {
                crc >>= 1;
 800469a:	89fb      	ldrh	r3, [r7, #14]
 800469c:	085b      	lsrs	r3, r3, #1
 800469e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 0; i < 8; i++)
 80046a0:	7afb      	ldrb	r3, [r7, #11]
 80046a2:	3301      	adds	r3, #1
 80046a4:	72fb      	strb	r3, [r7, #11]
 80046a6:	7afb      	ldrb	r3, [r7, #11]
 80046a8:	2b07      	cmp	r3, #7
 80046aa:	d9e6      	bls.n	800467a <Modbus_Calculate_CRC+0x2e>
    for (uint16_t pos = 0; pos < length; pos++)
 80046ac:	89bb      	ldrh	r3, [r7, #12]
 80046ae:	3301      	adds	r3, #1
 80046b0:	81bb      	strh	r3, [r7, #12]
 80046b2:	89ba      	ldrh	r2, [r7, #12]
 80046b4:	887b      	ldrh	r3, [r7, #2]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d3d4      	bcc.n	8004664 <Modbus_Calculate_CRC+0x18>
            }
        }
    }
    return crc;
 80046ba:	89fb      	ldrh	r3, [r7, #14]
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3714      	adds	r7, #20
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <Modbus_Request_ReadRegisters>:
  * @param  start_address: starting register address to read
  * @param  num_registers: number of registers to read (1 to 125)
  * @retval None
  */
void Modbus_Request_ReadRegisters(uint16_t start_address, uint16_t num_registers)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	460a      	mov	r2, r1
 80046d2:	80fb      	strh	r3, [r7, #6]
 80046d4:	4613      	mov	r3, r2
 80046d6:	80bb      	strh	r3, [r7, #4]
	// create frame request
    request_frame[0] = SLAVE_ADDRESS;
 80046d8:	4b1c      	ldr	r3, [pc, #112]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 80046da:	2201      	movs	r2, #1
 80046dc:	701a      	strb	r2, [r3, #0]
    request_frame[1] = 0x03;							// Function code: Read Holding Registers
 80046de:	4b1b      	ldr	r3, [pc, #108]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 80046e0:	2203      	movs	r2, #3
 80046e2:	705a      	strb	r2, [r3, #1]
    request_frame[2] = (start_address >> 8) & 0xFF;
 80046e4:	88fb      	ldrh	r3, [r7, #6]
 80046e6:	0a1b      	lsrs	r3, r3, #8
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	4b17      	ldr	r3, [pc, #92]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 80046ee:	709a      	strb	r2, [r3, #2]
    request_frame[3] = start_address & 0xFF;
 80046f0:	88fb      	ldrh	r3, [r7, #6]
 80046f2:	b2da      	uxtb	r2, r3
 80046f4:	4b15      	ldr	r3, [pc, #84]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 80046f6:	70da      	strb	r2, [r3, #3]
    request_frame[4] = (num_registers >> 8) & 0xFF;
 80046f8:	88bb      	ldrh	r3, [r7, #4]
 80046fa:	0a1b      	lsrs	r3, r3, #8
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	4b12      	ldr	r3, [pc, #72]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 8004702:	711a      	strb	r2, [r3, #4]
    request_frame[5] = num_registers & 0xFF;
 8004704:	88bb      	ldrh	r3, [r7, #4]
 8004706:	b2da      	uxtb	r2, r3
 8004708:	4b10      	ldr	r3, [pc, #64]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 800470a:	715a      	strb	r2, [r3, #5]

    uint16_t crc = Modbus_Calculate_CRC(request_frame, 6);
 800470c:	2106      	movs	r1, #6
 800470e:	480f      	ldr	r0, [pc, #60]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 8004710:	f7ff ff9c 	bl	800464c <Modbus_Calculate_CRC>
 8004714:	4603      	mov	r3, r0
 8004716:	81fb      	strh	r3, [r7, #14]
    request_frame[6] = crc & 0xFF;
 8004718:	89fb      	ldrh	r3, [r7, #14]
 800471a:	b2da      	uxtb	r2, r3
 800471c:	4b0b      	ldr	r3, [pc, #44]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 800471e:	719a      	strb	r2, [r3, #6]
    request_frame[7] = (crc >> 8) & 0xFF;
 8004720:	89fb      	ldrh	r3, [r7, #14]
 8004722:	0a1b      	lsrs	r3, r3, #8
 8004724:	b29b      	uxth	r3, r3
 8004726:	b2da      	uxtb	r2, r3
 8004728:	4b08      	ldr	r3, [pc, #32]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 800472a:	71da      	strb	r2, [r3, #7]

    // RS485_1_DIR to transmit
	HAL_GPIO_WritePin (RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_SET);
 800472c:	2201      	movs	r2, #1
 800472e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004732:	4807      	ldr	r0, [pc, #28]	@ (8004750 <Modbus_Request_ReadRegisters+0x88>)
 8004734:	f003 f9c6 	bl	8007ac4 <HAL_GPIO_WritePin>
    // send request
    //HAL_UART_Transmit(&huart5, request_frame, 8, HAL_MAX_DELAY);	// this is blocking
	// RS485_1_DIR back to receive
	// HAL_GPIO_WritePin (RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);

	HAL_UART_Transmit_DMA(&huart5, request_frame, 8);				// this uses DMA for transmit
 8004738:	2208      	movs	r2, #8
 800473a:	4904      	ldr	r1, [pc, #16]	@ (800474c <Modbus_Request_ReadRegisters+0x84>)
 800473c:	4805      	ldr	r0, [pc, #20]	@ (8004754 <Modbus_Request_ReadRegisters+0x8c>)
 800473e:	f00b fae5 	bl	800fd0c <HAL_UART_Transmit_DMA>

}
 8004742:	bf00      	nop
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	200006d0 	.word	0x200006d0
 8004750:	42020000 	.word	0x42020000
 8004754:	2000027c 	.word	0x2000027c

08004758 <Modbus_Response_Handler>:
  * @param  response: pointer to response buffer
  * @param  length: length of received data
  * @retval None
  */
void Modbus_Response_Handler(uint8_t *response, uint16_t length)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	807b      	strh	r3, [r7, #2]
    if (length < 5) return; // Minimum length: address + function + byte count + 2 CRC
 8004764:	887b      	ldrh	r3, [r7, #2]
 8004766:	2b04      	cmp	r3, #4
 8004768:	f240 80c6 	bls.w	80048f8 <Modbus_Response_Handler+0x1a0>

    uint16_t received_crc = (response[length - 1] << 8) | response[length - 2];
 800476c:	887b      	ldrh	r3, [r7, #2]
 800476e:	3b01      	subs	r3, #1
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	4413      	add	r3, r2
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	b21b      	sxth	r3, r3
 8004778:	021b      	lsls	r3, r3, #8
 800477a:	b21a      	sxth	r2, r3
 800477c:	887b      	ldrh	r3, [r7, #2]
 800477e:	3b02      	subs	r3, #2
 8004780:	6879      	ldr	r1, [r7, #4]
 8004782:	440b      	add	r3, r1
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	b21b      	sxth	r3, r3
 8004788:	4313      	orrs	r3, r2
 800478a:	b21b      	sxth	r3, r3
 800478c:	81bb      	strh	r3, [r7, #12]
    uint16_t calculated_crc = Modbus_Calculate_CRC(response, length - 2);
 800478e:	887b      	ldrh	r3, [r7, #2]
 8004790:	3b02      	subs	r3, #2
 8004792:	b29b      	uxth	r3, r3
 8004794:	4619      	mov	r1, r3
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7ff ff58 	bl	800464c <Modbus_Calculate_CRC>
 800479c:	4603      	mov	r3, r0
 800479e:	817b      	strh	r3, [r7, #10]

    if (received_crc != calculated_crc)
 80047a0:	89ba      	ldrh	r2, [r7, #12]
 80047a2:	897b      	ldrh	r3, [r7, #10]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d003      	beq.n	80047b0 <Modbus_Response_Handler+0x58>
    {
        printf("CRC error, discarding response\n");
 80047a8:	4855      	ldr	r0, [pc, #340]	@ (8004900 <Modbus_Response_Handler+0x1a8>)
 80047aa:	f00d fc73 	bl	8012094 <puts>
        return;
 80047ae:	e0a4      	b.n	80048fa <Modbus_Response_Handler+0x1a2>
    }

    if (response[1] != 0x03)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	3301      	adds	r3, #1
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	2b03      	cmp	r3, #3
 80047b8:	d003      	beq.n	80047c2 <Modbus_Response_Handler+0x6a>
    {
        printf("Unexpected function code\n");
 80047ba:	4852      	ldr	r0, [pc, #328]	@ (8004904 <Modbus_Response_Handler+0x1ac>)
 80047bc:	f00d fc6a 	bl	8012094 <puts>
        return;
 80047c0:	e09b      	b.n	80048fa <Modbus_Response_Handler+0x1a2>
    }

    uint8_t byte_count = response[2];
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	789b      	ldrb	r3, [r3, #2]
 80047c6:	727b      	strb	r3, [r7, #9]
    if (byte_count > 250 || (byte_count % 2 != 0))
 80047c8:	7a7b      	ldrb	r3, [r7, #9]
 80047ca:	2bfa      	cmp	r3, #250	@ 0xfa
 80047cc:	d805      	bhi.n	80047da <Modbus_Response_Handler+0x82>
 80047ce:	7a7b      	ldrb	r3, [r7, #9]
 80047d0:	f003 0301 	and.w	r3, r3, #1
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <Modbus_Response_Handler+0x8a>
    {
        printf("Invalid byte count\n");
 80047da:	484b      	ldr	r0, [pc, #300]	@ (8004908 <Modbus_Response_Handler+0x1b0>)
 80047dc:	f00d fc5a 	bl	8012094 <puts>
        return;
 80047e0:	e08b      	b.n	80048fa <Modbus_Response_Handler+0x1a2>
    }

    // process response and store to registers
    uint8_t num_registers = byte_count / 2;
 80047e2:	7a7b      	ldrb	r3, [r7, #9]
 80047e4:	085b      	lsrs	r3, r3, #1
 80047e6:	723b      	strb	r3, [r7, #8]
    for (uint8_t i = 0; i < num_registers; i++)
 80047e8:	2300      	movs	r3, #0
 80047ea:	73fb      	strb	r3, [r7, #15]
 80047ec:	e01b      	b.n	8004826 <Modbus_Response_Handler+0xce>
    {
        modbus_registers[i] = (response[3 + i * 2] << 8) | response[4 + i * 2];
 80047ee:	7bfb      	ldrb	r3, [r7, #15]
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	3303      	adds	r3, #3
 80047f4:	461a      	mov	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4413      	add	r3, r2
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	b21b      	sxth	r3, r3
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	b21a      	sxth	r2, r3
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	3302      	adds	r3, #2
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	4619      	mov	r1, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	440b      	add	r3, r1
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	b21b      	sxth	r3, r3
 8004812:	4313      	orrs	r3, r2
 8004814:	b21a      	sxth	r2, r3
 8004816:	7bfb      	ldrb	r3, [r7, #15]
 8004818:	b291      	uxth	r1, r2
 800481a:	4a3c      	ldr	r2, [pc, #240]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 800481c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < num_registers; i++)
 8004820:	7bfb      	ldrb	r3, [r7, #15]
 8004822:	3301      	adds	r3, #1
 8004824:	73fb      	strb	r3, [r7, #15]
 8004826:	7bfa      	ldrb	r2, [r7, #15]
 8004828:	7a3b      	ldrb	r3, [r7, #8]
 800482a:	429a      	cmp	r2, r3
 800482c:	d3df      	bcc.n	80047ee <Modbus_Response_Handler+0x96>
    }
    response_index = 0;
 800482e:	4b38      	ldr	r3, [pc, #224]	@ (8004910 <Modbus_Response_Handler+0x1b8>)
 8004830:	2200      	movs	r2, #0
 8004832:	801a      	strh	r2, [r3, #0]
    printf("Received %d registers from slave\n", num_registers);
 8004834:	7a3b      	ldrb	r3, [r7, #8]
 8004836:	4619      	mov	r1, r3
 8004838:	4836      	ldr	r0, [pc, #216]	@ (8004914 <Modbus_Response_Handler+0x1bc>)
 800483a:	f00d fbc3 	bl	8011fc4 <iprintf>

    // copy modbus_registers to BMS_data_structure
    BMS_no1.SOC = modbus_registers[0];								// state of charge, in 0.1 percent
 800483e:	4b33      	ldr	r3, [pc, #204]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004840:	881a      	ldrh	r2, [r3, #0]
 8004842:	4b35      	ldr	r3, [pc, #212]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 8004844:	801a      	strh	r2, [r3, #0]
    BMS_no1.Power_W = modbus_registers[1];							// BMS power in W
 8004846:	4b31      	ldr	r3, [pc, #196]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004848:	885b      	ldrh	r3, [r3, #2]
 800484a:	b21a      	sxth	r2, r3
 800484c:	4b32      	ldr	r3, [pc, #200]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 800484e:	805a      	strh	r2, [r3, #2]
    BMS_no1.Internal_Temperature_K = modbus_registers[2];			// This is the most recent measured internal die temperature, in 0.1 K
 8004850:	4b2e      	ldr	r3, [pc, #184]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004852:	889b      	ldrh	r3, [r3, #4]
 8004854:	b21a      	sxth	r2, r3
 8004856:	4b30      	ldr	r3, [pc, #192]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 8004858:	809a      	strh	r2, [r3, #4]
	BMS_no1.Internal_Temperature_C = modbus_registers[3];			// This is the most recent measured internal die temperature, in 0.1 C
 800485a:	4b2c      	ldr	r3, [pc, #176]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 800485c:	88db      	ldrh	r3, [r3, #6]
 800485e:	b21a      	sxth	r2, r3
 8004860:	4b2d      	ldr	r3, [pc, #180]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 8004862:	80da      	strh	r2, [r3, #6]
	BMS_no1.current_userA = modbus_registers[4];					// 16-bit CC2 current, in 0.1A
 8004864:	4b29      	ldr	r3, [pc, #164]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004866:	891b      	ldrh	r3, [r3, #8]
 8004868:	b21a      	sxth	r2, r3
 800486a:	4b2b      	ldr	r3, [pc, #172]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 800486c:	811a      	strh	r2, [r3, #8]
	BMS_no1.Stack_Voltage_mV = modbus_registers[5];					// 16-bit voltage on top of stack, in mV
 800486e:	4b27      	ldr	r3, [pc, #156]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004870:	895a      	ldrh	r2, [r3, #10]
 8004872:	4b29      	ldr	r3, [pc, #164]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 8004874:	815a      	strh	r2, [r3, #10]
	BMS_no1.Cell_1_voltage_mV = modbus_registers[6];				// 16-bit voltage on cell 1, in mV
 8004876:	4b25      	ldr	r3, [pc, #148]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004878:	899a      	ldrh	r2, [r3, #12]
 800487a:	4b27      	ldr	r3, [pc, #156]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 800487c:	819a      	strh	r2, [r3, #12]
	BMS_no1.Cell_2_voltage_mV = modbus_registers[7];				// 16-bit voltage on cell 2, in mV
 800487e:	4b23      	ldr	r3, [pc, #140]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004880:	89da      	ldrh	r2, [r3, #14]
 8004882:	4b25      	ldr	r3, [pc, #148]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 8004884:	81da      	strh	r2, [r3, #14]
	BMS_no1.Cell_3_voltage_mV = modbus_registers[8];				// 16-bit voltage on cell 3, in mV
 8004886:	4b21      	ldr	r3, [pc, #132]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004888:	8a1a      	ldrh	r2, [r3, #16]
 800488a:	4b23      	ldr	r3, [pc, #140]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 800488c:	821a      	strh	r2, [r3, #16]
	BMS_no1.Cell_4_voltage_mV = modbus_registers[9];				// 16-bit voltage on cell 4, in mV
 800488e:	4b1f      	ldr	r3, [pc, #124]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004890:	8a5a      	ldrh	r2, [r3, #18]
 8004892:	4b21      	ldr	r3, [pc, #132]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 8004894:	825a      	strh	r2, [r3, #18]
	BMS_no1.Cell_5_voltage_mV = modbus_registers[10];				// 16-bit voltage on cell 5, in mV
 8004896:	4b1d      	ldr	r3, [pc, #116]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 8004898:	8a9a      	ldrh	r2, [r3, #20]
 800489a:	4b1f      	ldr	r3, [pc, #124]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 800489c:	829a      	strh	r2, [r3, #20]
	BMS_no1.Cell_6_voltage_mV = modbus_registers[11];				// 16-bit voltage on cell 6, in mV
 800489e:	4b1b      	ldr	r3, [pc, #108]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048a0:	8ada      	ldrh	r2, [r3, #22]
 80048a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048a4:	82da      	strh	r2, [r3, #22]
	BMS_no1.Cell_7_voltage_mV = modbus_registers[12];				// 16-bit voltage on cell 7, in mV
 80048a6:	4b19      	ldr	r3, [pc, #100]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048a8:	8b1a      	ldrh	r2, [r3, #24]
 80048aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048ac:	831a      	strh	r2, [r3, #24]
	BMS_no1.Cell_8_voltage_mV = modbus_registers[13];				// 16-bit voltage on cell 8, in mV
 80048ae:	4b17      	ldr	r3, [pc, #92]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048b0:	8b5a      	ldrh	r2, [r3, #26]
 80048b2:	4b19      	ldr	r3, [pc, #100]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048b4:	835a      	strh	r2, [r3, #26]
	BMS_no1.Cell_9_voltage_mV = modbus_registers[14];				// 16-bit voltage on cell 9, in mV
 80048b6:	4b15      	ldr	r3, [pc, #84]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048b8:	8b9a      	ldrh	r2, [r3, #28]
 80048ba:	4b17      	ldr	r3, [pc, #92]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048bc:	839a      	strh	r2, [r3, #28]
	BMS_no1.Cell_10_voltage_mV = modbus_registers[15];				// 16-bit voltage on cell 10, in mV
 80048be:	4b13      	ldr	r3, [pc, #76]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048c0:	8bda      	ldrh	r2, [r3, #30]
 80048c2:	4b15      	ldr	r3, [pc, #84]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048c4:	83da      	strh	r2, [r3, #30]
	BMS_no1.Cell_11_voltage_mV = modbus_registers[16];				// 16-bit voltage on cell 11, in mV
 80048c6:	4b11      	ldr	r3, [pc, #68]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048c8:	8c1a      	ldrh	r2, [r3, #32]
 80048ca:	4b13      	ldr	r3, [pc, #76]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048cc:	841a      	strh	r2, [r3, #32]
	BMS_no1.Cell_12_voltage_mV = modbus_registers[17];				// 16-bit voltage on cell 12, in mV
 80048ce:	4b0f      	ldr	r3, [pc, #60]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048d0:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 80048d2:	4b11      	ldr	r3, [pc, #68]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048d4:	845a      	strh	r2, [r3, #34]	@ 0x22
	BMS_no1.Cell_13_voltage_mV = modbus_registers[18];				// 16-bit voltage on cell 13, in mV
 80048d6:	4b0d      	ldr	r3, [pc, #52]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048d8:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80048da:	4b0f      	ldr	r3, [pc, #60]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048dc:	849a      	strh	r2, [r3, #36]	@ 0x24
	BMS_no1.Cell_14_voltage_mV = modbus_registers[19];				// 16-bit voltage on cell 14, in mV
 80048de:	4b0b      	ldr	r3, [pc, #44]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048e0:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80048e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048e4:	84da      	strh	r2, [r3, #38]	@ 0x26
	BMS_no1.Cell_15_voltage_mV = modbus_registers[20];				// 16-bit voltage on cell 15, in mV
 80048e6:	4b09      	ldr	r3, [pc, #36]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048e8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80048ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048ec:	851a      	strh	r2, [r3, #40]	@ 0x28
	BMS_no1.Cell_16_voltage_mV = modbus_registers[20];				// 16-bit voltage on cell 16, in mV
 80048ee:	4b07      	ldr	r3, [pc, #28]	@ (800490c <Modbus_Response_Handler+0x1b4>)
 80048f0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80048f2:	4b09      	ldr	r3, [pc, #36]	@ (8004918 <Modbus_Response_Handler+0x1c0>)
 80048f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048f6:	e000      	b.n	80048fa <Modbus_Response_Handler+0x1a2>
    if (length < 5) return; // Minimum length: address + function + byte count + 2 CRC
 80048f8:	bf00      	nop

}
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	08013624 	.word	0x08013624
 8004904:	08013644 	.word	0x08013644
 8004908:	08013660 	.word	0x08013660
 800490c:	200004c4 	.word	0x200004c4
 8004910:	200004c0 	.word	0x200004c0
 8004914:	08013674 	.word	0x08013674
 8004918:	20000388 	.word	0x20000388

0800491c <some_delay>:

// prevent compiler to optimize this code, this is a delay loop
#pragma GCC push_options
#pragma GCC optimize ("O0")
void some_delay(void)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < 5000; i++)
 8004922:	2300      	movs	r3, #0
 8004924:	607b      	str	r3, [r7, #4]
 8004926:	e006      	b.n	8004936 <some_delay+0x1a>
    {
    	__NOP(); __NOP(); __NOP(); __NOP();
 8004928:	bf00      	nop
 800492a:	bf00      	nop
 800492c:	bf00      	nop
 800492e:	bf00      	nop
    for (uint32_t i = 0; i < 5000; i++)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	3301      	adds	r3, #1
 8004934:	607b      	str	r3, [r7, #4]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f241 3287 	movw	r2, #4999	@ 0x1387
 800493c:	4293      	cmp	r3, r2
 800493e:	d9f3      	bls.n	8004928 <some_delay+0xc>
    }

}
 8004940:	bf00      	nop
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
	...

08004950 <HAL_UART_TxCpltCallback>:
  *
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
// based on https://blog.embeddedexpert.io/?p=2881

	if(huart->Instance==UART5)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a08      	ldr	r2, [pc, #32]	@ (8004980 <HAL_UART_TxCpltCallback+0x30>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d109      	bne.n	8004976 <HAL_UART_TxCpltCallback+0x26>
	{
		// when transmission is complete
		// RS485_1_DIR back to receive
		HAL_GPIO_WritePin (RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004962:	2200      	movs	r2, #0
 8004964:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004968:	4806      	ldr	r0, [pc, #24]	@ (8004984 <HAL_UART_TxCpltCallback+0x34>)
 800496a:	f003 f8ab 	bl	8007ac4 <HAL_GPIO_WritePin>

	    // add a small delay to wait for  RS485_1_DIR to switch
		some_delay();
 800496e:	f7ff ffd5 	bl	800491c <some_delay>

		Start_Modbus_Reception();  // Start reception after request is sent
 8004972:	f7ff fe53 	bl	800461c <Start_Modbus_Reception>
	}
}
 8004976:	bf00      	nop
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	40005000 	.word	0x40005000
 8004984:	42020000 	.word	0x42020000

08004988 <HAL_UART_RxCpltCallback>:
  *
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART5 && modbus_receiving)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a16      	ldr	r2, [pc, #88]	@ (80049f0 <HAL_UART_RxCpltCallback+0x68>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d126      	bne.n	80049e8 <HAL_UART_RxCpltCallback+0x60>
 800499a:	4b16      	ldr	r3, [pc, #88]	@ (80049f4 <HAL_UART_RxCpltCallback+0x6c>)
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d022      	beq.n	80049e8 <HAL_UART_RxCpltCallback+0x60>
    {
        if (response_index < sizeof(response_buffer))
 80049a2:	4b15      	ldr	r3, [pc, #84]	@ (80049f8 <HAL_UART_RxCpltCallback+0x70>)
 80049a4:	881b      	ldrh	r3, [r3, #0]
 80049a6:	2bff      	cmp	r3, #255	@ 0xff
 80049a8:	d81e      	bhi.n	80049e8 <HAL_UART_RxCpltCallback+0x60>
        {
            response_buffer[response_index++] = byte;
 80049aa:	4b13      	ldr	r3, [pc, #76]	@ (80049f8 <HAL_UART_RxCpltCallback+0x70>)
 80049ac:	881b      	ldrh	r3, [r3, #0]
 80049ae:	1c5a      	adds	r2, r3, #1
 80049b0:	b291      	uxth	r1, r2
 80049b2:	4a11      	ldr	r2, [pc, #68]	@ (80049f8 <HAL_UART_RxCpltCallback+0x70>)
 80049b4:	8011      	strh	r1, [r2, #0]
 80049b6:	461a      	mov	r2, r3
 80049b8:	4b10      	ldr	r3, [pc, #64]	@ (80049fc <HAL_UART_RxCpltCallback+0x74>)
 80049ba:	7819      	ldrb	r1, [r3, #0]
 80049bc:	4b10      	ldr	r3, [pc, #64]	@ (8004a00 <HAL_UART_RxCpltCallback+0x78>)
 80049be:	5499      	strb	r1, [r3, r2]

            // prevent buffer overflow
            if (response_index > sizeof(response_buffer))
 80049c0:	4b0d      	ldr	r3, [pc, #52]	@ (80049f8 <HAL_UART_RxCpltCallback+0x70>)
 80049c2:	881b      	ldrh	r3, [r3, #0]
 80049c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049c8:	d902      	bls.n	80049d0 <HAL_UART_RxCpltCallback+0x48>
            {
            	response_index = 0;
 80049ca:	4b0b      	ldr	r3, [pc, #44]	@ (80049f8 <HAL_UART_RxCpltCallback+0x70>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	801a      	strh	r2, [r3, #0]
            }

            // Restart byte reception
            HAL_UART_Receive_IT(&huart5, &byte, 1);
 80049d0:	2201      	movs	r2, #1
 80049d2:	490a      	ldr	r1, [pc, #40]	@ (80049fc <HAL_UART_RxCpltCallback+0x74>)
 80049d4:	480b      	ldr	r0, [pc, #44]	@ (8004a04 <HAL_UART_RxCpltCallback+0x7c>)
 80049d6:	f00b f937 	bl	800fc48 <HAL_UART_Receive_IT>

            // Restart response timeout timer (e.g. TIM6)
            // timeout detects IDLE line
            __HAL_TIM_SET_COUNTER(&htim6, 0);
 80049da:	4b0b      	ldr	r3, [pc, #44]	@ (8004a08 <HAL_UART_RxCpltCallback+0x80>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2200      	movs	r2, #0
 80049e0:	625a      	str	r2, [r3, #36]	@ 0x24
            HAL_TIM_Base_Start_IT(&htim6);
 80049e2:	4809      	ldr	r0, [pc, #36]	@ (8004a08 <HAL_UART_RxCpltCallback+0x80>)
 80049e4:	f009 f88a 	bl	800dafc <HAL_TIM_Base_Start_IT>
        }
    }
}
 80049e8:	bf00      	nop
 80049ea:	3708      	adds	r7, #8
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	40005000 	.word	0x40005000
 80049f4:	200004c2 	.word	0x200004c2
 80049f8:	200004c0 	.word	0x200004c0
 80049fc:	200003bd 	.word	0x200003bd
 8004a00:	200003c0 	.word	0x200003c0
 8004a04:	2000027c 	.word	0x2000027c
 8004a08:	200001b8 	.word	0x200001b8

08004a0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  /* Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004a10:	f003 f8b2 	bl	8007b78 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a14:	bf00      	nop
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b0cc      	sub	sp, #304	@ 0x130
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a22:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004a26:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a28:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	601a      	str	r2, [r3, #0]
 8004a30:	605a      	str	r2, [r3, #4]
 8004a32:	609a      	str	r2, [r3, #8]
 8004a34:	60da      	str	r2, [r3, #12]
 8004a36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a3c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004a40:	4618      	mov	r0, r3
 8004a42:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8004a46:	461a      	mov	r2, r3
 8004a48:	2100      	movs	r1, #0
 8004a4a:	f00d fc25 	bl	8012298 <memset>
  if(hadc->Instance==ADC1)
 8004a4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a52:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a30      	ldr	r2, [pc, #192]	@ (8004b1c <HAL_ADC_MspInit+0x104>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d157      	bne.n	8004b10 <HAL_ADC_MspInit+0xf8>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8004a60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a64:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8004a68:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004a6c:	f04f 0300 	mov.w	r3, #0
 8004a70:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 8004a74:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004a78:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004a7c:	2204      	movs	r2, #4
 8004a7e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a82:	f107 0310 	add.w	r3, r7, #16
 8004a86:	4618      	mov	r0, r3
 8004a88:	f004 f800 	bl	8008a8c <HAL_RCCEx_PeriphCLKConfig>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8004a92:	f7ff fdbd 	bl	8004610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004a96:	4b22      	ldr	r3, [pc, #136]	@ (8004b20 <HAL_ADC_MspInit+0x108>)
 8004a98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a9c:	4a20      	ldr	r2, [pc, #128]	@ (8004b20 <HAL_ADC_MspInit+0x108>)
 8004a9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004aa2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8004b20 <HAL_ADC_MspInit+0x108>)
 8004aa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aac:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8004ab0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ab4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004ab8:	601a      	str	r2, [r3, #0]
 8004aba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004abe:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004ac2:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ac4:	4b16      	ldr	r3, [pc, #88]	@ (8004b20 <HAL_ADC_MspInit+0x108>)
 8004ac6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aca:	4a15      	ldr	r2, [pc, #84]	@ (8004b20 <HAL_ADC_MspInit+0x108>)
 8004acc:	f043 0301 	orr.w	r3, r3, #1
 8004ad0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004ad4:	4b12      	ldr	r3, [pc, #72]	@ (8004b20 <HAL_ADC_MspInit+0x108>)
 8004ad6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ada:	f003 0201 	and.w	r2, r3, #1
 8004ade:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ae2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004aec:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004af0:	681b      	ldr	r3, [r3, #0]
    PA0     ------> ADC1_INP0
    PA1     ------> ADC1_INP1
    PA2     ------> ADC1_INP14
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = XL_Pin|YU_Pin|XR_Pin|YD_Pin;
 8004af2:	2317      	movs	r3, #23
 8004af4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004af8:	2303      	movs	r3, #3
 8004afa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004afe:	2300      	movs	r3, #0
 8004b00:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b04:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8004b08:	4619      	mov	r1, r3
 8004b0a:	4806      	ldr	r0, [pc, #24]	@ (8004b24 <HAL_ADC_MspInit+0x10c>)
 8004b0c:	f002 fe64 	bl	80077d8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004b10:	bf00      	nop
 8004b12:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	42028000 	.word	0x42028000
 8004b20:	44020c00 	.word	0x44020c00
 8004b24:	42020000 	.word	0x42020000

08004b28 <HAL_DCACHE_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcache: DCACHE handle pointer
  * @retval None
  */
void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef* hdcache)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  if(hdcache->Instance==DCACHE1)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a0b      	ldr	r2, [pc, #44]	@ (8004b64 <HAL_DCACHE_MspInit+0x3c>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d10e      	bne.n	8004b58 <HAL_DCACHE_MspInit+0x30>
  {
    /* USER CODE BEGIN DCACHE1_MspInit 0 */

    /* USER CODE END DCACHE1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCACHE1_CLK_ENABLE();
 8004b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b68 <HAL_DCACHE_MspInit+0x40>)
 8004b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b40:	4a09      	ldr	r2, [pc, #36]	@ (8004b68 <HAL_DCACHE_MspInit+0x40>)
 8004b42:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004b46:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8004b4a:	4b07      	ldr	r3, [pc, #28]	@ (8004b68 <HAL_DCACHE_MspInit+0x40>)
 8004b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b50:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004b54:	60fb      	str	r3, [r7, #12]
 8004b56:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DCACHE1_MspInit 1 */

  }

}
 8004b58:	bf00      	nop
 8004b5a:	3714      	adds	r7, #20
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr
 8004b64:	40031400 	.word	0x40031400
 8004b68:	44020c00 	.word	0x44020c00

08004b6c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a48      	ldr	r2, [pc, #288]	@ (8004c9c <HAL_TIM_Base_MspInit+0x130>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d117      	bne.n	8004bae <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b7e:	4b48      	ldr	r3, [pc, #288]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004b80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b84:	4a46      	ldr	r2, [pc, #280]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004b86:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004b8a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8004b8e:	4b44      	ldr	r3, [pc, #272]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004b90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b98:	617b      	str	r3, [r7, #20]
 8004b9a:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	202a      	movs	r0, #42	@ 0x2a
 8004ba2:	f001 fd37 	bl	8006614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004ba6:	202a      	movs	r0, #42	@ 0x2a
 8004ba8:	f001 fd4e 	bl	8006648 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004bac:	e072      	b.n	8004c94 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM3)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a3c      	ldr	r2, [pc, #240]	@ (8004ca4 <HAL_TIM_Base_MspInit+0x138>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d151      	bne.n	8004c5c <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004bb8:	4b39      	ldr	r3, [pc, #228]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004bba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bbe:	4a38      	ldr	r2, [pc, #224]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004bc0:	f043 0302 	orr.w	r3, r3, #2
 8004bc4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004bc8:	4b35      	ldr	r3, [pc, #212]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004bca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bce:	f003 0302 	and.w	r3, r3, #2
 8004bd2:	613b      	str	r3, [r7, #16]
 8004bd4:	693b      	ldr	r3, [r7, #16]
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 8004bd6:	4b34      	ldr	r3, [pc, #208]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004bd8:	4a34      	ldr	r2, [pc, #208]	@ (8004cac <HAL_TIM_Base_MspInit+0x140>)
 8004bda:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_TIM3_CH3;
 8004bdc:	4b32      	ldr	r3, [pc, #200]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004bde:	224f      	movs	r2, #79	@ 0x4f
 8004be0:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel2.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8004be2:	4b31      	ldr	r3, [pc, #196]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004be8:	4b2f      	ldr	r3, [pc, #188]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004bea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bee:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel2.Init.SrcInc = DMA_SINC_INCREMENTED;
 8004bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004bf2:	2208      	movs	r2, #8
 8004bf4:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_FIXED;
 8004bf6:	4b2c      	ldr	r3, [pc, #176]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel2.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8004bfc:	4b2a      	ldr	r3, [pc, #168]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel2.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8004c02:	4b29      	ldr	r3, [pc, #164]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel2.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8004c08:	4b27      	ldr	r3, [pc, #156]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel2.Init.SrcBurstLength = 1;
 8004c0e:	4b26      	ldr	r3, [pc, #152]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c10:	2201      	movs	r2, #1
 8004c12:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel2.Init.DestBurstLength = 1;
 8004c14:	4b24      	ldr	r3, [pc, #144]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c16:	2201      	movs	r2, #1
 8004c18:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel2.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8004c1a:	4b23      	ldr	r3, [pc, #140]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel2.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8004c20:	4b21      	ldr	r3, [pc, #132]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c22:	2200      	movs	r2, #0
 8004c24:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel2.Init.Mode = DMA_NORMAL;
 8004c26:	4b20      	ldr	r3, [pc, #128]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 8004c2c:	481e      	ldr	r0, [pc, #120]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c2e:	f001 fe75 	bl	800691c <HAL_DMA_Init>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d001      	beq.n	8004c3c <HAL_TIM_Base_MspInit+0xd0>
      Error_Handler();
 8004c38:	f7ff fcea 	bl	8004610 <Error_Handler>
    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], handle_GPDMA1_Channel2);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a1a      	ldr	r2, [pc, #104]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c40:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004c42:	4a19      	ldr	r2, [pc, #100]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	65d3      	str	r3, [r2, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8004c48:	2110      	movs	r1, #16
 8004c4a:	4817      	ldr	r0, [pc, #92]	@ (8004ca8 <HAL_TIM_Base_MspInit+0x13c>)
 8004c4c:	f002 fa14 	bl	8007078 <HAL_DMA_ConfigChannelAttributes>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d01e      	beq.n	8004c94 <HAL_TIM_Base_MspInit+0x128>
      Error_Handler();
 8004c56:	f7ff fcdb 	bl	8004610 <Error_Handler>
}
 8004c5a:	e01b      	b.n	8004c94 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM6)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a13      	ldr	r2, [pc, #76]	@ (8004cb0 <HAL_TIM_Base_MspInit+0x144>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d116      	bne.n	8004c94 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004c66:	4b0e      	ldr	r3, [pc, #56]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004c68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004c6e:	f043 0310 	orr.w	r3, r3, #16
 8004c72:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004c76:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca0 <HAL_TIM_Base_MspInit+0x134>)
 8004c78:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	60fb      	str	r3, [r7, #12]
 8004c82:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8004c84:	2200      	movs	r2, #0
 8004c86:	2100      	movs	r1, #0
 8004c88:	2031      	movs	r0, #49	@ 0x31
 8004c8a:	f001 fcc3 	bl	8006614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8004c8e:	2031      	movs	r0, #49	@ 0x31
 8004c90:	f001 fcda 	bl	8006648 <HAL_NVIC_EnableIRQ>
}
 8004c94:	bf00      	nop
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	40012c00 	.word	0x40012c00
 8004ca0:	44020c00 	.word	0x44020c00
 8004ca4:	40000400 	.word	0x40000400
 8004ca8:	20000204 	.word	0x20000204
 8004cac:	40020150 	.word	0x40020150
 8004cb0:	40001000 	.word	0x40001000

08004cb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b088      	sub	sp, #32
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cbc:	f107 030c 	add.w	r3, r7, #12
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	605a      	str	r2, [r3, #4]
 8004cc6:	609a      	str	r2, [r3, #8]
 8004cc8:	60da      	str	r2, [r3, #12]
 8004cca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a12      	ldr	r2, [pc, #72]	@ (8004d1c <HAL_TIM_MspPostInit+0x68>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d11e      	bne.n	8004d14 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cd6:	4b12      	ldr	r3, [pc, #72]	@ (8004d20 <HAL_TIM_MspPostInit+0x6c>)
 8004cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cdc:	4a10      	ldr	r2, [pc, #64]	@ (8004d20 <HAL_TIM_MspPostInit+0x6c>)
 8004cde:	f043 0302 	orr.w	r3, r3, #2
 8004ce2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8004d20 <HAL_TIM_MspPostInit+0x6c>)
 8004ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	60bb      	str	r3, [r7, #8]
 8004cf2:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_RGB_DATA_Pin;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d00:	2300      	movs	r3, #0
 8004d02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004d04:	2302      	movs	r3, #2
 8004d06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED_RGB_DATA_GPIO_Port, &GPIO_InitStruct);
 8004d08:	f107 030c 	add.w	r3, r7, #12
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4805      	ldr	r0, [pc, #20]	@ (8004d24 <HAL_TIM_MspPostInit+0x70>)
 8004d10:	f002 fd62 	bl	80077d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004d14:	bf00      	nop
 8004d16:	3720      	adds	r7, #32
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	40000400 	.word	0x40000400
 8004d20:	44020c00 	.word	0x44020c00
 8004d24:	42020400 	.word	0x42020400

08004d28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b0cc      	sub	sp, #304	@ 0x130
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d32:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004d36:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d38:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	605a      	str	r2, [r3, #4]
 8004d42:	609a      	str	r2, [r3, #8]
 8004d44:	60da      	str	r2, [r3, #12]
 8004d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004d48:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d4c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004d50:	4618      	mov	r0, r3
 8004d52:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8004d56:	461a      	mov	r2, r3
 8004d58:	2100      	movs	r1, #0
 8004d5a:	f00d fa9d 	bl	8012298 <memset>
  if(huart->Instance==UART5)
 8004d5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d62:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a5c      	ldr	r2, [pc, #368]	@ (8004edc <HAL_UART_MspInit+0x1b4>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	f040 80b0 	bne.w	8004ed2 <HAL_UART_MspInit+0x1aa>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8004d72:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d76:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8004d7a:	f04f 0210 	mov.w	r2, #16
 8004d7e:	f04f 0300 	mov.w	r3, #0
 8004d82:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8004d86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004d8a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004d8e:	2200      	movs	r2, #0
 8004d90:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004d92:	f107 0310 	add.w	r3, r7, #16
 8004d96:	4618      	mov	r0, r3
 8004d98:	f003 fe78 	bl	8008a8c <HAL_RCCEx_PeriphCLKConfig>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <HAL_UART_MspInit+0x7e>
    {
      Error_Handler();
 8004da2:	f7ff fc35 	bl	8004610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004da6:	4b4e      	ldr	r3, [pc, #312]	@ (8004ee0 <HAL_UART_MspInit+0x1b8>)
 8004da8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004dac:	4a4c      	ldr	r2, [pc, #304]	@ (8004ee0 <HAL_UART_MspInit+0x1b8>)
 8004dae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004db2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004db6:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee0 <HAL_UART_MspInit+0x1b8>)
 8004db8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004dbc:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004dc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004dc4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004dce:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004dd2:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dd4:	4b42      	ldr	r3, [pc, #264]	@ (8004ee0 <HAL_UART_MspInit+0x1b8>)
 8004dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dda:	4a41      	ldr	r2, [pc, #260]	@ (8004ee0 <HAL_UART_MspInit+0x1b8>)
 8004ddc:	f043 0302 	orr.w	r3, r3, #2
 8004de0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004de4:	4b3e      	ldr	r3, [pc, #248]	@ (8004ee0 <HAL_UART_MspInit+0x1b8>)
 8004de6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dea:	f003 0202 	and.w	r2, r3, #2
 8004dee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004df2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004dfc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004e00:	681b      	ldr	r3, [r3, #0]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = RS485_RX_Pin|RS485_TX_Pin;
 8004e02:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8004e06:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e10:	2300      	movs	r3, #0
 8004e12:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e16:	2300      	movs	r3, #0
 8004e18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8004e1c:	230e      	movs	r3, #14
 8004e1e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e22:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8004e26:	4619      	mov	r1, r3
 8004e28:	482e      	ldr	r0, [pc, #184]	@ (8004ee4 <HAL_UART_MspInit+0x1bc>)
 8004e2a:	f002 fcd5 	bl	80077d8 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* GPDMA1_REQUEST_UART5_TX Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8004e2e:	4b2e      	ldr	r3, [pc, #184]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e30:	4a2e      	ldr	r2, [pc, #184]	@ (8004eec <HAL_UART_MspInit+0x1c4>)
 8004e32:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_UART5_TX;
 8004e34:	4b2c      	ldr	r3, [pc, #176]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e36:	221e      	movs	r2, #30
 8004e38:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8004e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e40:	4b29      	ldr	r3, [pc, #164]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e46:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_INCREMENTED;
 8004e48:	4b27      	ldr	r3, [pc, #156]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e4a:	2208      	movs	r2, #8
 8004e4c:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8004e4e:	4b26      	ldr	r3, [pc, #152]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8004e54:	4b24      	ldr	r3, [pc, #144]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8004e5a:	4b23      	ldr	r3, [pc, #140]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8004e60:	4b21      	ldr	r3, [pc, #132]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8004e66:	4b20      	ldr	r3, [pc, #128]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e68:	2201      	movs	r2, #1
 8004e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8004e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8004e72:	4b1d      	ldr	r3, [pc, #116]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8004e78:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8004e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e80:	2200      	movs	r2, #0
 8004e82:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8004e84:	4818      	ldr	r0, [pc, #96]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004e86:	f001 fd49 	bl	800691c <HAL_DMA_Init>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d001      	beq.n	8004e94 <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8004e90:	f7ff fbbe 	bl	8004610 <Error_Handler>
    }

    __HAL_LINKDMA(huart, hdmatx, handle_GPDMA1_Channel0);
 8004e94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004e98:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a12      	ldr	r2, [pc, #72]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004ea0:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004ea2:	4a11      	ldr	r2, [pc, #68]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004ea4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8004ea8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8004eb0:	2110      	movs	r1, #16
 8004eb2:	480d      	ldr	r0, [pc, #52]	@ (8004ee8 <HAL_UART_MspInit+0x1c0>)
 8004eb4:	f002 f8e0 	bl	8007078 <HAL_DMA_ConfigChannelAttributes>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <HAL_UART_MspInit+0x19a>
    {
      Error_Handler();
 8004ebe:	f7ff fba7 	bl	8004610 <Error_Handler>
    }

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	203e      	movs	r0, #62	@ 0x3e
 8004ec8:	f001 fba4 	bl	8006614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004ecc:	203e      	movs	r0, #62	@ 0x3e
 8004ece:	f001 fbbb 	bl	8006648 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8004ed2:	bf00      	nop
 8004ed4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	40005000 	.word	0x40005000
 8004ee0:	44020c00 	.word	0x44020c00
 8004ee4:	42020400 	.word	0x42020400
 8004ee8:	20000310 	.word	0x20000310
 8004eec:	40020050 	.word	0x40020050

08004ef0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004ef4:	bf00      	nop
 8004ef6:	e7fd      	b.n	8004ef4 <NMI_Handler+0x4>

08004ef8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004efc:	bf00      	nop
 8004efe:	e7fd      	b.n	8004efc <HardFault_Handler+0x4>

08004f00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f00:	b480      	push	{r7}
 8004f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f04:	bf00      	nop
 8004f06:	e7fd      	b.n	8004f04 <MemManage_Handler+0x4>

08004f08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f0c:	bf00      	nop
 8004f0e:	e7fd      	b.n	8004f0c <BusFault_Handler+0x4>

08004f10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f10:	b480      	push	{r7}
 8004f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f14:	bf00      	nop
 8004f16:	e7fd      	b.n	8004f14 <UsageFault_Handler+0x4>

08004f18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f1c:	bf00      	nop
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr

08004f26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f26:	b480      	push	{r7}
 8004f28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f2a:	bf00      	nop
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f38:	bf00      	nop
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f46:	f000 fb09 	bl	800555c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f4a:	bf00      	nop
 8004f4c:	bd80      	pop	{r7, pc}

08004f4e <EXTI5_IRQHandler>:

/**
  * @brief This function handles EXTI Line5 interrupt.
  */
void EXTI5_IRQHandler(void)
{
 8004f4e:	b580      	push	{r7, lr}
 8004f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI5_IRQn 0 */

  /* USER CODE END EXTI5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_B_Pin);
 8004f52:	2020      	movs	r0, #32
 8004f54:	f002 fdce 	bl	8007af4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI5_IRQn 1 */

  /* USER CODE END EXTI5_IRQn 1 */
}
 8004f58:	bf00      	nop
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_SW_Pin);
 8004f60:	2080      	movs	r0, #128	@ 0x80
 8004f62:	f002 fdc7 	bl	8007af4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 8004f66:	bf00      	nop
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8004f70:	4802      	ldr	r0, [pc, #8]	@ (8004f7c <GPDMA1_Channel0_IRQHandler+0x10>)
 8004f72:	f001 ff20 	bl	8006db6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8004f76:	bf00      	nop
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	20000310 	.word	0x20000310

08004f80 <GPDMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 2 global interrupt.
  */
void GPDMA1_Channel2_IRQHandler(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel2);
 8004f84:	4802      	ldr	r0, [pc, #8]	@ (8004f90 <GPDMA1_Channel2_IRQHandler+0x10>)
 8004f86:	f001 ff16 	bl	8006db6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 1 */

  /* USER CODE END GPDMA1_Channel2_IRQn 1 */
}
 8004f8a:	bf00      	nop
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	20000204 	.word	0x20000204

08004f94 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004f98:	4802      	ldr	r0, [pc, #8]	@ (8004fa4 <TIM1_UP_IRQHandler+0x10>)
 8004f9a:	f009 fa8d 	bl	800e4b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004f9e:	bf00      	nop
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20000120 	.word	0x20000120

08004fa8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004fac:	4802      	ldr	r0, [pc, #8]	@ (8004fb8 <TIM6_IRQHandler+0x10>)
 8004fae:	f009 fa83 	bl	800e4b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8004fb2:	bf00      	nop
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	200001b8 	.word	0x200001b8

08004fbc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8004fc0:	4802      	ldr	r0, [pc, #8]	@ (8004fcc <UART5_IRQHandler+0x10>)
 8004fc2:	f00a ff6b 	bl	800fe9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8004fc6:	bf00      	nop
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	2000027c 	.word	0x2000027c

08004fd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0
  return 1;
 8004fd4:	2301      	movs	r3, #1
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <_kill>:

int _kill(int pid, int sig)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004fea:	f00d f9a3 	bl	8012334 <__errno>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2216      	movs	r2, #22
 8004ff2:	601a      	str	r2, [r3, #0]
  return -1;
 8004ff4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3708      	adds	r7, #8
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <_exit>:

void _exit (int status)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005008:	f04f 31ff 	mov.w	r1, #4294967295
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7ff ffe7 	bl	8004fe0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005012:	bf00      	nop
 8005014:	e7fd      	b.n	8005012 <_exit+0x12>

08005016 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b086      	sub	sp, #24
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005022:	2300      	movs	r3, #0
 8005024:	617b      	str	r3, [r7, #20]
 8005026:	e00a      	b.n	800503e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005028:	f3af 8000 	nop.w
 800502c:	4601      	mov	r1, r0
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	1c5a      	adds	r2, r3, #1
 8005032:	60ba      	str	r2, [r7, #8]
 8005034:	b2ca      	uxtb	r2, r1
 8005036:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	3301      	adds	r3, #1
 800503c:	617b      	str	r3, [r7, #20]
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	429a      	cmp	r2, r3
 8005044:	dbf0      	blt.n	8005028 <_read+0x12>
  }

  return len;
 8005046:	687b      	ldr	r3, [r7, #4]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3718      	adds	r7, #24
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b086      	sub	sp, #24
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800505c:	2300      	movs	r3, #0
 800505e:	617b      	str	r3, [r7, #20]
 8005060:	e009      	b.n	8005076 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	60ba      	str	r2, [r7, #8]
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	3301      	adds	r3, #1
 8005074:	617b      	str	r3, [r7, #20]
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	429a      	cmp	r2, r3
 800507c:	dbf1      	blt.n	8005062 <_write+0x12>
  }
  return len;
 800507e:	687b      	ldr	r3, [r7, #4]
}
 8005080:	4618      	mov	r0, r3
 8005082:	3718      	adds	r7, #24
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <_close>:

int _close(int file)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005090:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005094:	4618      	mov	r0, r3
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80050b0:	605a      	str	r2, [r3, #4]
  return 0;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <_isatty>:

int _isatty(int file)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80050c8:	2301      	movs	r3, #1
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80050d6:	b480      	push	{r7}
 80050d8:	b085      	sub	sp, #20
 80050da:	af00      	add	r7, sp, #0
 80050dc:	60f8      	str	r0, [r7, #12]
 80050de:	60b9      	str	r1, [r7, #8]
 80050e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3714      	adds	r7, #20
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b086      	sub	sp, #24
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80050f8:	4a14      	ldr	r2, [pc, #80]	@ (800514c <_sbrk+0x5c>)
 80050fa:	4b15      	ldr	r3, [pc, #84]	@ (8005150 <_sbrk+0x60>)
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005104:	4b13      	ldr	r3, [pc, #76]	@ (8005154 <_sbrk+0x64>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d102      	bne.n	8005112 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800510c:	4b11      	ldr	r3, [pc, #68]	@ (8005154 <_sbrk+0x64>)
 800510e:	4a12      	ldr	r2, [pc, #72]	@ (8005158 <_sbrk+0x68>)
 8005110:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005112:	4b10      	ldr	r3, [pc, #64]	@ (8005154 <_sbrk+0x64>)
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4413      	add	r3, r2
 800511a:	693a      	ldr	r2, [r7, #16]
 800511c:	429a      	cmp	r2, r3
 800511e:	d207      	bcs.n	8005130 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005120:	f00d f908 	bl	8012334 <__errno>
 8005124:	4603      	mov	r3, r0
 8005126:	220c      	movs	r2, #12
 8005128:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800512a:	f04f 33ff 	mov.w	r3, #4294967295
 800512e:	e009      	b.n	8005144 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005130:	4b08      	ldr	r3, [pc, #32]	@ (8005154 <_sbrk+0x64>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005136:	4b07      	ldr	r3, [pc, #28]	@ (8005154 <_sbrk+0x64>)
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4413      	add	r3, r2
 800513e:	4a05      	ldr	r2, [pc, #20]	@ (8005154 <_sbrk+0x64>)
 8005140:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005142:	68fb      	ldr	r3, [r7, #12]
}
 8005144:	4618      	mov	r0, r3
 8005146:	3718      	adds	r7, #24
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	200a0000 	.word	0x200a0000
 8005150:	00000400 	.word	0x00000400
 8005154:	200006d8 	.word	0x200006d8
 8005158:	20000920 	.word	0x20000920

0800515c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005162:	4b35      	ldr	r3, [pc, #212]	@ (8005238 <SystemInit+0xdc>)
 8005164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005168:	4a33      	ldr	r2, [pc, #204]	@ (8005238 <SystemInit+0xdc>)
 800516a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800516e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8005172:	4b32      	ldr	r3, [pc, #200]	@ (800523c <SystemInit+0xe0>)
 8005174:	2201      	movs	r2, #1
 8005176:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8005178:	4b30      	ldr	r3, [pc, #192]	@ (800523c <SystemInit+0xe0>)
 800517a:	2200      	movs	r2, #0
 800517c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800517e:	4b2f      	ldr	r3, [pc, #188]	@ (800523c <SystemInit+0xe0>)
 8005180:	2200      	movs	r2, #0
 8005182:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8005184:	4b2d      	ldr	r3, [pc, #180]	@ (800523c <SystemInit+0xe0>)
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	492c      	ldr	r1, [pc, #176]	@ (800523c <SystemInit+0xe0>)
 800518a:	4b2d      	ldr	r3, [pc, #180]	@ (8005240 <SystemInit+0xe4>)
 800518c:	4013      	ands	r3, r2
 800518e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8005190:	4b2a      	ldr	r3, [pc, #168]	@ (800523c <SystemInit+0xe0>)
 8005192:	2200      	movs	r2, #0
 8005194:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8005196:	4b29      	ldr	r3, [pc, #164]	@ (800523c <SystemInit+0xe0>)
 8005198:	2200      	movs	r2, #0
 800519a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 800519c:	4b27      	ldr	r3, [pc, #156]	@ (800523c <SystemInit+0xe0>)
 800519e:	2200      	movs	r2, #0
 80051a0:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80051a2:	4b26      	ldr	r3, [pc, #152]	@ (800523c <SystemInit+0xe0>)
 80051a4:	4a27      	ldr	r2, [pc, #156]	@ (8005244 <SystemInit+0xe8>)
 80051a6:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80051a8:	4b24      	ldr	r3, [pc, #144]	@ (800523c <SystemInit+0xe0>)
 80051aa:	2200      	movs	r2, #0
 80051ac:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80051ae:	4b23      	ldr	r3, [pc, #140]	@ (800523c <SystemInit+0xe0>)
 80051b0:	4a24      	ldr	r2, [pc, #144]	@ (8005244 <SystemInit+0xe8>)
 80051b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80051b4:	4b21      	ldr	r3, [pc, #132]	@ (800523c <SystemInit+0xe0>)
 80051b6:	2200      	movs	r2, #0
 80051b8:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80051ba:	4b20      	ldr	r3, [pc, #128]	@ (800523c <SystemInit+0xe0>)
 80051bc:	4a21      	ldr	r2, [pc, #132]	@ (8005244 <SystemInit+0xe8>)
 80051be:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80051c0:	4b1e      	ldr	r3, [pc, #120]	@ (800523c <SystemInit+0xe0>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80051c6:	4b1d      	ldr	r3, [pc, #116]	@ (800523c <SystemInit+0xe0>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a1c      	ldr	r2, [pc, #112]	@ (800523c <SystemInit+0xe0>)
 80051cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80051d2:	4b1a      	ldr	r3, [pc, #104]	@ (800523c <SystemInit+0xe0>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051d8:	4b17      	ldr	r3, [pc, #92]	@ (8005238 <SystemInit+0xdc>)
 80051da:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80051de:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80051e0:	4b19      	ldr	r3, [pc, #100]	@ (8005248 <SystemInit+0xec>)
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80051e8:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80051f0:	d003      	beq.n	80051fa <SystemInit+0x9e>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80051f8:	d117      	bne.n	800522a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80051fa:	4b13      	ldr	r3, [pc, #76]	@ (8005248 <SystemInit+0xec>)
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d005      	beq.n	8005212 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8005206:	4b10      	ldr	r3, [pc, #64]	@ (8005248 <SystemInit+0xec>)
 8005208:	4a10      	ldr	r2, [pc, #64]	@ (800524c <SystemInit+0xf0>)
 800520a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800520c:	4b0e      	ldr	r3, [pc, #56]	@ (8005248 <SystemInit+0xec>)
 800520e:	4a10      	ldr	r2, [pc, #64]	@ (8005250 <SystemInit+0xf4>)
 8005210:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8005212:	4b0d      	ldr	r3, [pc, #52]	@ (8005248 <SystemInit+0xec>)
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	4a0c      	ldr	r2, [pc, #48]	@ (8005248 <SystemInit+0xec>)
 8005218:	f043 0302 	orr.w	r3, r3, #2
 800521c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800521e:	4b0a      	ldr	r3, [pc, #40]	@ (8005248 <SystemInit+0xec>)
 8005220:	69db      	ldr	r3, [r3, #28]
 8005222:	4a09      	ldr	r2, [pc, #36]	@ (8005248 <SystemInit+0xec>)
 8005224:	f043 0301 	orr.w	r3, r3, #1
 8005228:	61d3      	str	r3, [r2, #28]
  }
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	e000ed00 	.word	0xe000ed00
 800523c:	44020c00 	.word	0x44020c00
 8005240:	eae2eae3 	.word	0xeae2eae3
 8005244:	01010280 	.word	0x01010280
 8005248:	40022000 	.word	0x40022000
 800524c:	08192a3b 	.word	0x08192a3b
 8005250:	4c5d6e7f 	.word	0x4c5d6e7f

08005254 <WS2812_send_random_colors_with_brightness>:
}
*/


void WS2812_send_random_colors_with_brightness(uint8_t brightness)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	4603      	mov	r3, r0
 800525c:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(LED_RGB_DATA_GPIO_Port, LED_RGB_DATA_Pin, GPIO_PIN_RESET);
    delay_us(300);
*/

    for (int i = 0; i < WS2812_LED_COUNT; i++)
 800525e:	2300      	movs	r3, #0
 8005260:	60fb      	str	r3, [r7, #12]
 8005262:	e047      	b.n	80052f4 <WS2812_send_random_colors_with_brightness+0xa0>
    {
    	uint8_t R = ( (rand() % 256) * brightness) / 255;
 8005264:	f00c fdae 	bl	8011dc4 <rand>
 8005268:	4603      	mov	r3, r0
 800526a:	425a      	negs	r2, r3
 800526c:	b2db      	uxtb	r3, r3
 800526e:	b2d2      	uxtb	r2, r2
 8005270:	bf58      	it	pl
 8005272:	4253      	negpl	r3, r2
 8005274:	79fa      	ldrb	r2, [r7, #7]
 8005276:	fb02 f303 	mul.w	r3, r2, r3
 800527a:	4a23      	ldr	r2, [pc, #140]	@ (8005308 <WS2812_send_random_colors_with_brightness+0xb4>)
 800527c:	fb82 1203 	smull	r1, r2, r2, r3
 8005280:	441a      	add	r2, r3
 8005282:	11d2      	asrs	r2, r2, #7
 8005284:	17db      	asrs	r3, r3, #31
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	72fb      	strb	r3, [r7, #11]
    	uint8_t G = ( (rand() % 256) * brightness) / 255;
 800528a:	f00c fd9b 	bl	8011dc4 <rand>
 800528e:	4603      	mov	r3, r0
 8005290:	425a      	negs	r2, r3
 8005292:	b2db      	uxtb	r3, r3
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	bf58      	it	pl
 8005298:	4253      	negpl	r3, r2
 800529a:	79fa      	ldrb	r2, [r7, #7]
 800529c:	fb02 f303 	mul.w	r3, r2, r3
 80052a0:	4a19      	ldr	r2, [pc, #100]	@ (8005308 <WS2812_send_random_colors_with_brightness+0xb4>)
 80052a2:	fb82 1203 	smull	r1, r2, r2, r3
 80052a6:	441a      	add	r2, r3
 80052a8:	11d2      	asrs	r2, r2, #7
 80052aa:	17db      	asrs	r3, r3, #31
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	72bb      	strb	r3, [r7, #10]
    	uint8_t B = ( (rand() % 256) * brightness) / 255;
 80052b0:	f00c fd88 	bl	8011dc4 <rand>
 80052b4:	4603      	mov	r3, r0
 80052b6:	425a      	negs	r2, r3
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	b2d2      	uxtb	r2, r2
 80052bc:	bf58      	it	pl
 80052be:	4253      	negpl	r3, r2
 80052c0:	79fa      	ldrb	r2, [r7, #7]
 80052c2:	fb02 f303 	mul.w	r3, r2, r3
 80052c6:	4a10      	ldr	r2, [pc, #64]	@ (8005308 <WS2812_send_random_colors_with_brightness+0xb4>)
 80052c8:	fb82 1203 	smull	r1, r2, r2, r3
 80052cc:	441a      	add	r2, r3
 80052ce:	11d2      	asrs	r2, r2, #7
 80052d0:	17db      	asrs	r3, r3, #31
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	727b      	strb	r3, [r7, #9]

        LED_colors[i] = ((G <<16) | (R<<8) | B) ;
 80052d6:	7abb      	ldrb	r3, [r7, #10]
 80052d8:	041a      	lsls	r2, r3, #16
 80052da:	7afb      	ldrb	r3, [r7, #11]
 80052dc:	021b      	lsls	r3, r3, #8
 80052de:	431a      	orrs	r2, r3
 80052e0:	7a7b      	ldrb	r3, [r7, #9]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	4619      	mov	r1, r3
 80052e6:	4a09      	ldr	r2, [pc, #36]	@ (800530c <WS2812_send_random_colors_with_brightness+0xb8>)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < WS2812_LED_COUNT; i++)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	3301      	adds	r3, #1
 80052f2:	60fb      	str	r3, [r7, #12]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	ddb4      	ble.n	8005264 <WS2812_send_random_colors_with_brightness+0x10>
	}

    WS2812_Send(LED_colors);
 80052fa:	4804      	ldr	r0, [pc, #16]	@ (800530c <WS2812_send_random_colors_with_brightness+0xb8>)
 80052fc:	f000 f814 	bl	8005328 <WS2812_Send>

}
 8005300:	bf00      	nop
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	80808081 	.word	0x80808081
 800530c:	200006c4 	.word	0x200006c4

08005310 <HAL_TIM_PWM_PulseFinishedCallback>:
}



void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 8005318:	2108      	movs	r1, #8
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f008 ffb2 	bl	800e284 <HAL_TIM_PWM_Stop_DMA>
}
 8005320:	bf00      	nop
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <WS2812_Send>:


uint16_t pwmData[(24*WS2812_LED_COUNT)+50];

void WS2812_Send (uint32_t *color)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
	uint32_t indx = 0;
 8005330:	2300      	movs	r3, #0
 8005332:	617b      	str	r3, [r7, #20]

	// create pwmData to be send later with DMA
	// loop for all LEDs
	for (int j= 0; j<WS2812_LED_COUNT; j++)
 8005334:	2300      	movs	r3, #0
 8005336:	613b      	str	r3, [r7, #16]
 8005338:	e025      	b.n	8005386 <WS2812_Send+0x5e>
	{
		for (int i=23; i>=0; i--)
 800533a:	2317      	movs	r3, #23
 800533c:	60fb      	str	r3, [r7, #12]
 800533e:	e01c      	b.n	800537a <WS2812_Send+0x52>
		{
			if (color[j]&(1<<i))
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	4413      	add	r3, r2
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2101      	movs	r1, #1
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	fa01 f202 	lsl.w	r2, r1, r2
 8005352:	4013      	ands	r3, r2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d005      	beq.n	8005364 <WS2812_Send+0x3c>
			{
				pwmData[indx] = 70;  // 66 = 790ns, 70 = 835ns
 8005358:	4a1a      	ldr	r2, [pc, #104]	@ (80053c4 <WS2812_Send+0x9c>)
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2146      	movs	r1, #70	@ 0x46
 800535e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8005362:	e004      	b.n	800536e <WS2812_Send+0x46>
			}
			else
			{
				pwmData[indx] = 25;  // 33 = 390ns, 25 = 300ns
 8005364:	4a17      	ldr	r2, [pc, #92]	@ (80053c4 <WS2812_Send+0x9c>)
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2119      	movs	r1, #25
 800536a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
				indx++;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	3301      	adds	r3, #1
 8005372:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	3b01      	subs	r3, #1
 8005378:	60fb      	str	r3, [r7, #12]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2b00      	cmp	r3, #0
 800537e:	dadf      	bge.n	8005340 <WS2812_Send+0x18>
	for (int j= 0; j<WS2812_LED_COUNT; j++)
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	3301      	adds	r3, #1
 8005384:	613b      	str	r3, [r7, #16]
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	2b02      	cmp	r3, #2
 800538a:	ddd6      	ble.n	800533a <WS2812_Send+0x12>
	}

	// add pause between data
	//After storing all the values for the LEDs, we need to also store the values, to keep the Pulse LOW for more than 50 us
	//To achieve this, we can store 50 zeroes. Since our period is 1.25 us, 50 zeroes will cover more than 50 us of the LOW time
	for (int i=0; i<50; i++)
 800538c:	2300      	movs	r3, #0
 800538e:	60bb      	str	r3, [r7, #8]
 8005390:	e00a      	b.n	80053a8 <WS2812_Send+0x80>
	{
		pwmData[indx] = 0;
 8005392:	4a0c      	ldr	r2, [pc, #48]	@ (80053c4 <WS2812_Send+0x9c>)
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	2100      	movs	r1, #0
 8005398:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	3301      	adds	r3, #1
 80053a0:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	3301      	adds	r3, #1
 80053a6:	60bb      	str	r3, [r7, #8]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2b31      	cmp	r3, #49	@ 0x31
 80053ac:	ddf1      	ble.n	8005392 <WS2812_Send+0x6a>
	}

	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, (uint32_t *)pwmData, sizeof(pwmData));
 80053ae:	23f4      	movs	r3, #244	@ 0xf4
 80053b0:	4a04      	ldr	r2, [pc, #16]	@ (80053c4 <WS2812_Send+0x9c>)
 80053b2:	2108      	movs	r1, #8
 80053b4:	4804      	ldr	r0, [pc, #16]	@ (80053c8 <WS2812_Send+0xa0>)
 80053b6:	f008 fcdf 	bl	800dd78 <HAL_TIM_PWM_Start_DMA>
	// now wait until all data is send with DMA
	// when finished  HAL_TIM_PWM_PulseFinishedCallback
	// is called to stop PWM generation
}
 80053ba:	bf00      	nop
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	200006dc 	.word	0x200006dc
 80053c8:	2000016c 	.word	0x2000016c

080053cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80053cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005404 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80053d0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80053d2:	e003      	b.n	80053dc <LoopCopyDataInit>

080053d4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80053d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005408 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80053d6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80053d8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80053da:	3104      	adds	r1, #4

080053dc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80053dc:	480b      	ldr	r0, [pc, #44]	@ (800540c <LoopForever+0xa>)
	ldr	r3, =_edata
 80053de:	4b0c      	ldr	r3, [pc, #48]	@ (8005410 <LoopForever+0xe>)
	adds	r2, r0, r1
 80053e0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80053e2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80053e4:	d3f6      	bcc.n	80053d4 <CopyDataInit>
	ldr	r2, =_sbss
 80053e6:	4a0b      	ldr	r2, [pc, #44]	@ (8005414 <LoopForever+0x12>)
	b	LoopFillZerobss
 80053e8:	e002      	b.n	80053f0 <LoopFillZerobss>

080053ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80053ea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80053ec:	f842 3b04 	str.w	r3, [r2], #4

080053f0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80053f0:	4b09      	ldr	r3, [pc, #36]	@ (8005418 <LoopForever+0x16>)
	cmp	r2, r3
 80053f2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80053f4:	d3f9      	bcc.n	80053ea <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80053f6:	f7ff feb1 	bl	800515c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80053fa:	f00c ffa1 	bl	8012340 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80053fe:	f7fe fc51 	bl	8003ca4 <main>

08005402 <LoopForever>:

LoopForever:
    b LoopForever
 8005402:	e7fe      	b.n	8005402 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8005404:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8005408:	080139e0 	.word	0x080139e0
	ldr	r0, =_sdata
 800540c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005410:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8005414:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8005418:	20000920 	.word	0x20000920

0800541c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800541c:	e7fe      	b.n	800541c <ADC1_IRQHandler>
	...

08005420 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005424:	2003      	movs	r0, #3
 8005426:	f001 f8ea 	bl	80065fe <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800542a:	f003 f9a5 	bl	8008778 <HAL_RCC_GetSysClockFreq>
 800542e:	4602      	mov	r2, r0
 8005430:	4b0c      	ldr	r3, [pc, #48]	@ (8005464 <HAL_Init+0x44>)
 8005432:	6a1b      	ldr	r3, [r3, #32]
 8005434:	f003 030f 	and.w	r3, r3, #15
 8005438:	490b      	ldr	r1, [pc, #44]	@ (8005468 <HAL_Init+0x48>)
 800543a:	5ccb      	ldrb	r3, [r1, r3]
 800543c:	fa22 f303 	lsr.w	r3, r2, r3
 8005440:	4a0a      	ldr	r2, [pc, #40]	@ (800546c <HAL_Init+0x4c>)
 8005442:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005444:	2004      	movs	r0, #4
 8005446:	f001 f92f 	bl	80066a8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800544a:	200f      	movs	r0, #15
 800544c:	f000 f810 	bl	8005470 <HAL_InitTick>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e002      	b.n	8005460 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800545a:	f7ff fad7 	bl	8004a0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	bd80      	pop	{r7, pc}
 8005464:	44020c00 	.word	0x44020c00
 8005468:	080138b0 	.word	0x080138b0
 800546c:	20000008 	.word	0x20000008

08005470 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8005478:	2300      	movs	r3, #0
 800547a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800547c:	4b33      	ldr	r3, [pc, #204]	@ (800554c <HAL_InitTick+0xdc>)
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d101      	bne.n	8005488 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e05c      	b.n	8005542 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8005488:	4b31      	ldr	r3, [pc, #196]	@ (8005550 <HAL_InitTick+0xe0>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b04      	cmp	r3, #4
 8005492:	d10c      	bne.n	80054ae <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8005494:	4b2f      	ldr	r3, [pc, #188]	@ (8005554 <HAL_InitTick+0xe4>)
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	4b2c      	ldr	r3, [pc, #176]	@ (800554c <HAL_InitTick+0xdc>)
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	4619      	mov	r1, r3
 800549e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80054a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	e037      	b.n	800551e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80054ae:	f001 f953 	bl	8006758 <HAL_SYSTICK_GetCLKSourceConfig>
 80054b2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d023      	beq.n	8005502 <HAL_InitTick+0x92>
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d82d      	bhi.n	800551c <HAL_InitTick+0xac>
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d003      	beq.n	80054ce <HAL_InitTick+0x5e>
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d00d      	beq.n	80054e8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80054cc:	e026      	b.n	800551c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80054ce:	4b21      	ldr	r3, [pc, #132]	@ (8005554 <HAL_InitTick+0xe4>)
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	4b1e      	ldr	r3, [pc, #120]	@ (800554c <HAL_InitTick+0xdc>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	4619      	mov	r1, r3
 80054d8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80054dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80054e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e4:	60fb      	str	r3, [r7, #12]
        break;
 80054e6:	e01a      	b.n	800551e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80054e8:	4b18      	ldr	r3, [pc, #96]	@ (800554c <HAL_InitTick+0xdc>)
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	461a      	mov	r2, r3
 80054ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80054f6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80054fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80054fe:	60fb      	str	r3, [r7, #12]
        break;
 8005500:	e00d      	b.n	800551e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8005502:	4b12      	ldr	r3, [pc, #72]	@ (800554c <HAL_InitTick+0xdc>)
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800550c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005510:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005514:	fbb2 f3f3 	udiv	r3, r2, r3
 8005518:	60fb      	str	r3, [r7, #12]
        break;
 800551a:	e000      	b.n	800551e <HAL_InitTick+0xae>
        break;
 800551c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f001 f8a0 	bl	8006664 <HAL_SYSTICK_Config>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e009      	b.n	8005542 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800552e:	2200      	movs	r2, #0
 8005530:	6879      	ldr	r1, [r7, #4]
 8005532:	f04f 30ff 	mov.w	r0, #4294967295
 8005536:	f001 f86d 	bl	8006614 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800553a:	4a07      	ldr	r2, [pc, #28]	@ (8005558 <HAL_InitTick+0xe8>)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	20000010 	.word	0x20000010
 8005550:	e000e010 	.word	0xe000e010
 8005554:	20000008 	.word	0x20000008
 8005558:	2000000c 	.word	0x2000000c

0800555c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005560:	4b06      	ldr	r3, [pc, #24]	@ (800557c <HAL_IncTick+0x20>)
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	4b06      	ldr	r3, [pc, #24]	@ (8005580 <HAL_IncTick+0x24>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4413      	add	r3, r2
 800556c:	4a04      	ldr	r2, [pc, #16]	@ (8005580 <HAL_IncTick+0x24>)
 800556e:	6013      	str	r3, [r2, #0]
}
 8005570:	bf00      	nop
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	20000010 	.word	0x20000010
 8005580:	200007d0 	.word	0x200007d0

08005584 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
  return uwTick;
 8005588:	4b03      	ldr	r3, [pc, #12]	@ (8005598 <HAL_GetTick+0x14>)
 800558a:	681b      	ldr	r3, [r3, #0]
}
 800558c:	4618      	mov	r0, r3
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	200007d0 	.word	0x200007d0

0800559c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055a4:	f7ff ffee 	bl	8005584 <HAL_GetTick>
 80055a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b4:	d005      	beq.n	80055c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055b6:	4b0a      	ldr	r3, [pc, #40]	@ (80055e0 <HAL_Delay+0x44>)
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	461a      	mov	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4413      	add	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80055c2:	bf00      	nop
 80055c4:	f7ff ffde 	bl	8005584 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d8f7      	bhi.n	80055c4 <HAL_Delay+0x28>
  {
  }
}
 80055d4:	bf00      	nop
 80055d6:	bf00      	nop
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	20000010 	.word	0x20000010

080055e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	431a      	orrs	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	609a      	str	r2, [r3, #8]
}
 80055fe:	bf00      	nop
 8005600:	370c      	adds	r7, #12
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800560a:	b480      	push	{r7}
 800560c:	b083      	sub	sp, #12
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
 8005612:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	431a      	orrs	r2, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	609a      	str	r2, [r3, #8]
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005640:	4618      	mov	r0, r3
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800565a:	f043 0201 	orr.w	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8005678:	4b06      	ldr	r3, [pc, #24]	@ (8005694 <LL_ADC_EnableChannel0_GPIO+0x24>)
 800567a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800567e:	4a05      	ldr	r2, [pc, #20]	@ (8005694 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8005680:	f043 0301 	orr.w	r3, r3, #1
 8005684:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr
 8005694:	42028000 	.word	0x42028000

08005698 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005698:	b480      	push	{r7}
 800569a:	b087      	sub	sp, #28
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
 80056a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	3360      	adds	r3, #96	@ 0x60
 80056aa:	461a      	mov	r2, r3
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	4b08      	ldr	r3, [pc, #32]	@ (80056dc <LL_ADC_SetOffset+0x44>)
 80056ba:	4013      	ands	r3, r2
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80056d0:	bf00      	nop
 80056d2:	371c      	adds	r7, #28
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr
 80056dc:	03fff000 	.word	0x03fff000

080056e0 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	3360      	adds	r3, #96	@ 0x60
 80056ee:	461a      	mov	r2, r3
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	4413      	add	r3, r2
 80056f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005700:	4618      	mov	r0, r3
 8005702:	3714      	adds	r7, #20
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	3360      	adds	r3, #96	@ 0x60
 800571c:	461a      	mov	r2, r3
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	4413      	add	r3, r2
 8005724:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	431a      	orrs	r2, r3
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005736:	bf00      	nop
 8005738:	371c      	adds	r7, #28
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr

08005742 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005742:	b480      	push	{r7}
 8005744:	b087      	sub	sp, #28
 8005746:	af00      	add	r7, sp, #0
 8005748:	60f8      	str	r0, [r7, #12]
 800574a:	60b9      	str	r1, [r7, #8]
 800574c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	3360      	adds	r3, #96	@ 0x60
 8005752:	461a      	mov	r2, r3
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	4413      	add	r3, r2
 800575a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	431a      	orrs	r2, r3
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800576c:	bf00      	nop
 800576e:	371c      	adds	r7, #28
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005778:	b480      	push	{r7}
 800577a:	b087      	sub	sp, #28
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	3360      	adds	r3, #96	@ 0x60
 8005788:	461a      	mov	r2, r3
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	4413      	add	r3, r2
 8005790:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	431a      	orrs	r2, r3
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80057a2:	bf00      	nop
 80057a4:	371c      	adds	r7, #28
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b083      	sub	sp, #12
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	431a      	orrs	r2, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	615a      	str	r2, [r3, #20]
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b087      	sub	sp, #28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	3330      	adds	r3, #48	@ 0x30
 80057e4:	461a      	mov	r2, r3
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	0a1b      	lsrs	r3, r3, #8
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	f003 030c 	and.w	r3, r3, #12
 80057f0:	4413      	add	r3, r2
 80057f2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f003 031f 	and.w	r3, r3, #31
 80057fe:	211f      	movs	r1, #31
 8005800:	fa01 f303 	lsl.w	r3, r1, r3
 8005804:	43db      	mvns	r3, r3
 8005806:	401a      	ands	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	0e9b      	lsrs	r3, r3, #26
 800580c:	f003 011f 	and.w	r1, r3, #31
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	f003 031f 	and.w	r3, r3, #31
 8005816:	fa01 f303 	lsl.w	r3, r1, r3
 800581a:	431a      	orrs	r2, r3
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005820:	bf00      	nop
 8005822:	371c      	adds	r7, #28
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800582c:	b480      	push	{r7}
 800582e:	b087      	sub	sp, #28
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	3314      	adds	r3, #20
 800583c:	461a      	mov	r2, r3
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	0e5b      	lsrs	r3, r3, #25
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	f003 0304 	and.w	r3, r3, #4
 8005848:	4413      	add	r3, r2
 800584a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	0d1b      	lsrs	r3, r3, #20
 8005854:	f003 031f 	and.w	r3, r3, #31
 8005858:	2107      	movs	r1, #7
 800585a:	fa01 f303 	lsl.w	r3, r1, r3
 800585e:	43db      	mvns	r3, r3
 8005860:	401a      	ands	r2, r3
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	0d1b      	lsrs	r3, r3, #20
 8005866:	f003 031f 	and.w	r3, r3, #31
 800586a:	6879      	ldr	r1, [r7, #4]
 800586c:	fa01 f303 	lsl.w	r3, r1, r3
 8005870:	431a      	orrs	r2, r3
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005876:	bf00      	nop
 8005878:	371c      	adds	r7, #28
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
	...

08005884 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800589c:	43db      	mvns	r3, r3
 800589e:	401a      	ands	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f003 0318 	and.w	r3, r3, #24
 80058a6:	4908      	ldr	r1, [pc, #32]	@ (80058c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80058a8:	40d9      	lsrs	r1, r3
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	400b      	ands	r3, r1
 80058ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058b2:	431a      	orrs	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80058ba:	bf00      	nop
 80058bc:	3714      	adds	r7, #20
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	000fffff 	.word	0x000fffff

080058cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80058dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	6093      	str	r3, [r2, #8]
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005904:	d101      	bne.n	800590a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005906:	2301      	movs	r3, #1
 8005908:	e000      	b.n	800590c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005928:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800592c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005950:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005954:	d101      	bne.n	800595a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005956:	2301      	movs	r3, #1
 8005958:	e000      	b.n	800595c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f003 0301 	and.w	r3, r3, #1
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <LL_ADC_IsEnabled+0x18>
 800597c:	2301      	movs	r3, #1
 800597e:	e000      	b.n	8005982 <LL_ADC_IsEnabled+0x1a>
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	370c      	adds	r7, #12
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr

0800598e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800598e:	b480      	push	{r7}
 8005990:	b083      	sub	sp, #12
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b04      	cmp	r3, #4
 80059a0:	d101      	bne.n	80059a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80059a2:	2301      	movs	r3, #1
 80059a4:	e000      	b.n	80059a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 0308 	and.w	r3, r3, #8
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	d101      	bne.n	80059cc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80059c8:	2301      	movs	r3, #1
 80059ca:	e000      	b.n	80059ce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
	...

080059dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80059dc:	b590      	push	{r4, r7, lr}
 80059de:	b089      	sub	sp, #36	@ 0x24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059e4:	2300      	movs	r3, #0
 80059e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80059e8:	2300      	movs	r3, #0
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d101      	bne.n	80059f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e136      	b.n	8005c64 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d109      	bne.n	8005a18 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f7ff f807 	bl	8004a18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7ff ff67 	bl	80058f0 <LL_ADC_IsDeepPowerDownEnabled>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d004      	beq.n	8005a32 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff ff4d 	bl	80058cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7ff ff82 	bl	8005940 <LL_ADC_IsInternalRegulatorEnabled>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d115      	bne.n	8005a6e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7ff ff66 	bl	8005918 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a4c:	4b87      	ldr	r3, [pc, #540]	@ (8005c6c <HAL_ADC_Init+0x290>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	099b      	lsrs	r3, r3, #6
 8005a52:	4a87      	ldr	r2, [pc, #540]	@ (8005c70 <HAL_ADC_Init+0x294>)
 8005a54:	fba2 2303 	umull	r2, r3, r2, r3
 8005a58:	099b      	lsrs	r3, r3, #6
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005a60:	e002      	b.n	8005a68 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	3b01      	subs	r3, #1
 8005a66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1f9      	bne.n	8005a62 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7ff ff64 	bl	8005940 <LL_ADC_IsInternalRegulatorEnabled>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10d      	bne.n	8005a9a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a82:	f043 0210 	orr.w	r2, r3, #16
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a8e:	f043 0201 	orr.w	r2, r3, #1
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7ff ff75 	bl	800598e <LL_ADC_REG_IsConversionOngoing>
 8005aa4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aaa:	f003 0310 	and.w	r3, r3, #16
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f040 80cf 	bne.w	8005c52 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	f040 80cb 	bne.w	8005c52 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ac0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005ac4:	f043 0202 	orr.w	r2, r3, #2
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f7ff ff49 	bl	8005968 <LL_ADC_IsEnabled>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d110      	bne.n	8005afe <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005adc:	4865      	ldr	r0, [pc, #404]	@ (8005c74 <HAL_ADC_Init+0x298>)
 8005ade:	f7ff ff43 	bl	8005968 <LL_ADC_IsEnabled>
 8005ae2:	4604      	mov	r4, r0
 8005ae4:	4864      	ldr	r0, [pc, #400]	@ (8005c78 <HAL_ADC_Init+0x29c>)
 8005ae6:	f7ff ff3f 	bl	8005968 <LL_ADC_IsEnabled>
 8005aea:	4603      	mov	r3, r0
 8005aec:	4323      	orrs	r3, r4
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d105      	bne.n	8005afe <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	4619      	mov	r1, r3
 8005af8:	4860      	ldr	r0, [pc, #384]	@ (8005c7c <HAL_ADC_Init+0x2a0>)
 8005afa:	f7ff fd73 	bl	80055e4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	7e5b      	ldrb	r3, [r3, #25]
 8005b02:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b08:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005b0e:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005b14:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b1c:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d106      	bne.n	8005b3a <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b30:	3b01      	subs	r3, #1
 8005b32:	045b      	lsls	r3, r3, #17
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d009      	beq.n	8005b56 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b46:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4e:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b50:	69ba      	ldr	r2, [r7, #24]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68da      	ldr	r2, [r3, #12]
 8005b5c:	4b48      	ldr	r3, [pc, #288]	@ (8005c80 <HAL_ADC_Init+0x2a4>)
 8005b5e:	4013      	ands	r3, r2
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	6812      	ldr	r2, [r2, #0]
 8005b64:	69b9      	ldr	r1, [r7, #24]
 8005b66:	430b      	orrs	r3, r1
 8005b68:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff ff15 	bl	80059b4 <LL_ADC_INJ_IsConversionOngoing>
 8005b8a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d13d      	bne.n	8005c0e <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d13a      	bne.n	8005c0e <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	7e1b      	ldrb	r3, [r3, #24]
 8005b9c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005ba4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bb4:	f023 0302 	bic.w	r3, r3, #2
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6812      	ldr	r2, [r2, #0]
 8005bbc:	69b9      	ldr	r1, [r7, #24]
 8005bbe:	430b      	orrs	r3, r1
 8005bc0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d118      	bne.n	8005bfe <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005bd6:	f023 0304 	bic.w	r3, r3, #4
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005be2:	4311      	orrs	r1, r2
 8005be4:	687a      	ldr	r2, [r7, #4]
 8005be6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005be8:	4311      	orrs	r1, r2
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	431a      	orrs	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f042 0201 	orr.w	r2, r2, #1
 8005bfa:	611a      	str	r2, [r3, #16]
 8005bfc:	e007      	b.n	8005c0e <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	691a      	ldr	r2, [r3, #16]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0201 	bic.w	r2, r2, #1
 8005c0c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d10c      	bne.n	8005c30 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1c:	f023 010f 	bic.w	r1, r3, #15
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	69db      	ldr	r3, [r3, #28]
 8005c24:	1e5a      	subs	r2, r3, #1
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c2e:	e007      	b.n	8005c40 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 020f 	bic.w	r2, r2, #15
 8005c3e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c44:	f023 0303 	bic.w	r3, r3, #3
 8005c48:	f043 0201 	orr.w	r2, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005c50:	e007      	b.n	8005c62 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c56:	f043 0210 	orr.w	r2, r3, #16
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c62:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3724      	adds	r7, #36	@ 0x24
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd90      	pop	{r4, r7, pc}
 8005c6c:	20000008 	.word	0x20000008
 8005c70:	053e2d63 	.word	0x053e2d63
 8005c74:	42028000 	.word	0x42028000
 8005c78:	42028100 	.word	0x42028100
 8005c7c:	42028300 	.word	0x42028300
 8005c80:	fff04007 	.word	0xfff04007

08005c84 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b0b6      	sub	sp, #216	@ 0xd8
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005c94:	2300      	movs	r3, #0
 8005c96:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d101      	bne.n	8005ca6 <HAL_ADC_ConfigChannel+0x22>
 8005ca2:	2302      	movs	r3, #2
 8005ca4:	e3e6      	b.n	8006474 <HAL_ADC_ConfigChannel+0x7f0>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7ff fe6b 	bl	800598e <LL_ADC_REG_IsConversionOngoing>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	f040 83cb 	bne.w	8006456 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d009      	beq.n	8005cdc <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4ab0      	ldr	r2, [pc, #704]	@ (8005f90 <HAL_ADC_ConfigChannel+0x30c>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d109      	bne.n	8005ce6 <HAL_ADC_ConfigChannel+0x62>
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	4aaf      	ldr	r2, [pc, #700]	@ (8005f94 <HAL_ADC_ConfigChannel+0x310>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d104      	bne.n	8005ce6 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7ff fcc5 	bl	8005670 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6818      	ldr	r0, [r3, #0]
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	6859      	ldr	r1, [r3, #4]
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	f7ff fd6e 	bl	80057d4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f7ff fe46 	bl	800598e <LL_ADC_REG_IsConversionOngoing>
 8005d02:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f7ff fe52 	bl	80059b4 <LL_ADC_INJ_IsConversionOngoing>
 8005d10:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005d14:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f040 81dd 	bne.w	80060d8 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005d1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f040 81d8 	bne.w	80060d8 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d30:	d10f      	bne.n	8005d52 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6818      	ldr	r0, [r3, #0]
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	f7ff fd75 	bl	800582c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7ff fd2f 	bl	80057ae <LL_ADC_SetSamplingTimeCommonConfig>
 8005d50:	e00e      	b.n	8005d70 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6818      	ldr	r0, [r3, #0]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	6819      	ldr	r1, [r3, #0]
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	461a      	mov	r2, r3
 8005d60:	f7ff fd64 	bl	800582c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2100      	movs	r1, #0
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7ff fd1f 	bl	80057ae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	695a      	ldr	r2, [r3, #20]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	08db      	lsrs	r3, r3, #3
 8005d7c:	f003 0303 	and.w	r3, r3, #3
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	fa02 f303 	lsl.w	r3, r2, r3
 8005d86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d022      	beq.n	8005dd8 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6818      	ldr	r0, [r3, #0]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	6919      	ldr	r1, [r3, #16]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005da2:	f7ff fc79 	bl	8005698 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6818      	ldr	r0, [r3, #0]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	6919      	ldr	r1, [r3, #16]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	461a      	mov	r2, r3
 8005db4:	f7ff fcc5 	bl	8005742 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6818      	ldr	r0, [r3, #0]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d102      	bne.n	8005dce <HAL_ADC_ConfigChannel+0x14a>
 8005dc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dcc:	e000      	b.n	8005dd0 <HAL_ADC_ConfigChannel+0x14c>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	f7ff fcd1 	bl	8005778 <LL_ADC_SetOffsetSaturation>
 8005dd6:	e17f      	b.n	80060d8 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2100      	movs	r1, #0
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7ff fc7e 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005de4:	4603      	mov	r3, r0
 8005de6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d10a      	bne.n	8005e04 <HAL_ADC_ConfigChannel+0x180>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2100      	movs	r1, #0
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7ff fc73 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	0e9b      	lsrs	r3, r3, #26
 8005dfe:	f003 021f 	and.w	r2, r3, #31
 8005e02:	e01e      	b.n	8005e42 <HAL_ADC_ConfigChannel+0x1be>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2100      	movs	r1, #0
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7ff fc68 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005e10:	4603      	mov	r3, r0
 8005e12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e16:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005e1a:	fa93 f3a3 	rbit	r3, r3
 8005e1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8005e22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e26:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8005e2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8005e32:	2320      	movs	r3, #32
 8005e34:	e004      	b.n	8005e40 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8005e36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005e3a:	fab3 f383 	clz	r3, r3
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d105      	bne.n	8005e5a <HAL_ADC_ConfigChannel+0x1d6>
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	0e9b      	lsrs	r3, r3, #26
 8005e54:	f003 031f 	and.w	r3, r3, #31
 8005e58:	e018      	b.n	8005e8c <HAL_ADC_ConfigChannel+0x208>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e62:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e66:	fa93 f3a3 	rbit	r3, r3
 8005e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005e6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005e76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8005e7e:	2320      	movs	r3, #32
 8005e80:	e004      	b.n	8005e8c <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8005e82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e86:	fab3 f383 	clz	r3, r3
 8005e8a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d106      	bne.n	8005e9e <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2200      	movs	r2, #0
 8005e96:	2100      	movs	r1, #0
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f7ff fc37 	bl	800570c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2101      	movs	r1, #1
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7ff fc1b 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10a      	bne.n	8005eca <HAL_ADC_ConfigChannel+0x246>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2101      	movs	r1, #1
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f7ff fc10 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	0e9b      	lsrs	r3, r3, #26
 8005ec4:	f003 021f 	and.w	r2, r3, #31
 8005ec8:	e01e      	b.n	8005f08 <HAL_ADC_ConfigChannel+0x284>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2101      	movs	r1, #1
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff fc05 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005edc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ee0:	fa93 f3a3 	rbit	r3, r3
 8005ee4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005ee8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005eec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005ef0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8005ef8:	2320      	movs	r3, #32
 8005efa:	e004      	b.n	8005f06 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8005efc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005f00:	fab3 f383 	clz	r3, r3
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d105      	bne.n	8005f20 <HAL_ADC_ConfigChannel+0x29c>
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	0e9b      	lsrs	r3, r3, #26
 8005f1a:	f003 031f 	and.w	r3, r3, #31
 8005f1e:	e018      	b.n	8005f52 <HAL_ADC_ConfigChannel+0x2ce>
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f2c:	fa93 f3a3 	rbit	r3, r3
 8005f30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005f34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005f38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005f3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8005f44:	2320      	movs	r3, #32
 8005f46:	e004      	b.n	8005f52 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8005f48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f4c:	fab3 f383 	clz	r3, r3
 8005f50:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d106      	bne.n	8005f64 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	2101      	movs	r1, #1
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff fbd4 	bl	800570c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2102      	movs	r1, #2
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7ff fbb8 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005f70:	4603      	mov	r3, r0
 8005f72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10e      	bne.n	8005f98 <HAL_ADC_ConfigChannel+0x314>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2102      	movs	r1, #2
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7ff fbad 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005f86:	4603      	mov	r3, r0
 8005f88:	0e9b      	lsrs	r3, r3, #26
 8005f8a:	f003 021f 	and.w	r2, r3, #31
 8005f8e:	e022      	b.n	8005fd6 <HAL_ADC_ConfigChannel+0x352>
 8005f90:	04300002 	.word	0x04300002
 8005f94:	407f0000 	.word	0x407f0000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2102      	movs	r1, #2
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7ff fb9e 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005faa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fae:	fa93 f3a3 	rbit	r3, r3
 8005fb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005fb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005fba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005fbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d101      	bne.n	8005fca <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8005fc6:	2320      	movs	r3, #32
 8005fc8:	e004      	b.n	8005fd4 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8005fca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005fce:	fab3 f383 	clz	r3, r3
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d105      	bne.n	8005fee <HAL_ADC_ConfigChannel+0x36a>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	0e9b      	lsrs	r3, r3, #26
 8005fe8:	f003 031f 	and.w	r3, r3, #31
 8005fec:	e016      	b.n	800601c <HAL_ADC_ConfigChannel+0x398>
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ff6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005ffa:	fa93 f3a3 	rbit	r3, r3
 8005ffe:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006000:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006002:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006006:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 800600e:	2320      	movs	r3, #32
 8006010:	e004      	b.n	800601c <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8006012:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006016:	fab3 f383 	clz	r3, r3
 800601a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800601c:	429a      	cmp	r2, r3
 800601e:	d106      	bne.n	800602e <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2200      	movs	r2, #0
 8006026:	2102      	movs	r1, #2
 8006028:	4618      	mov	r0, r3
 800602a:	f7ff fb6f 	bl	800570c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2103      	movs	r1, #3
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff fb53 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 800603a:	4603      	mov	r3, r0
 800603c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10a      	bne.n	800605a <HAL_ADC_ConfigChannel+0x3d6>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2103      	movs	r1, #3
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff fb48 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8006050:	4603      	mov	r3, r0
 8006052:	0e9b      	lsrs	r3, r3, #26
 8006054:	f003 021f 	and.w	r2, r3, #31
 8006058:	e017      	b.n	800608a <HAL_ADC_ConfigChannel+0x406>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2103      	movs	r1, #3
 8006060:	4618      	mov	r0, r3
 8006062:	f7ff fb3d 	bl	80056e0 <LL_ADC_GetOffsetChannel>
 8006066:	4603      	mov	r3, r0
 8006068:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800606a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800606c:	fa93 f3a3 	rbit	r3, r3
 8006070:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006072:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006074:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006076:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800607c:	2320      	movs	r3, #32
 800607e:	e003      	b.n	8006088 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8006080:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006082:	fab3 f383 	clz	r3, r3
 8006086:	b2db      	uxtb	r3, r3
 8006088:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006092:	2b00      	cmp	r3, #0
 8006094:	d105      	bne.n	80060a2 <HAL_ADC_ConfigChannel+0x41e>
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	0e9b      	lsrs	r3, r3, #26
 800609c:	f003 031f 	and.w	r3, r3, #31
 80060a0:	e011      	b.n	80060c6 <HAL_ADC_ConfigChannel+0x442>
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80060aa:	fa93 f3a3 	rbit	r3, r3
 80060ae:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80060b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80060b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80060b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 80060ba:	2320      	movs	r3, #32
 80060bc:	e003      	b.n	80060c6 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 80060be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060c0:	fab3 f383 	clz	r3, r3
 80060c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d106      	bne.n	80060d8 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2200      	movs	r2, #0
 80060d0:	2103      	movs	r1, #3
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7ff fb1a 	bl	800570c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4618      	mov	r0, r3
 80060de:	f7ff fc43 	bl	8005968 <LL_ADC_IsEnabled>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f040 813f 	bne.w	8006368 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6818      	ldr	r0, [r3, #0]
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	6819      	ldr	r1, [r3, #0]
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	461a      	mov	r2, r3
 80060f8:	f7ff fbc4 	bl	8005884 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	4a8e      	ldr	r2, [pc, #568]	@ (800633c <HAL_ADC_ConfigChannel+0x6b8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	f040 8130 	bne.w	8006368 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006114:	2b00      	cmp	r3, #0
 8006116:	d10b      	bne.n	8006130 <HAL_ADC_ConfigChannel+0x4ac>
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	0e9b      	lsrs	r3, r3, #26
 800611e:	3301      	adds	r3, #1
 8006120:	f003 031f 	and.w	r3, r3, #31
 8006124:	2b09      	cmp	r3, #9
 8006126:	bf94      	ite	ls
 8006128:	2301      	movls	r3, #1
 800612a:	2300      	movhi	r3, #0
 800612c:	b2db      	uxtb	r3, r3
 800612e:	e019      	b.n	8006164 <HAL_ADC_ConfigChannel+0x4e0>
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006138:	fa93 f3a3 	rbit	r3, r3
 800613c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800613e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006140:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006142:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8006148:	2320      	movs	r3, #32
 800614a:	e003      	b.n	8006154 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 800614c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800614e:	fab3 f383 	clz	r3, r3
 8006152:	b2db      	uxtb	r3, r3
 8006154:	3301      	adds	r3, #1
 8006156:	f003 031f 	and.w	r3, r3, #31
 800615a:	2b09      	cmp	r3, #9
 800615c:	bf94      	ite	ls
 800615e:	2301      	movls	r3, #1
 8006160:	2300      	movhi	r3, #0
 8006162:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006164:	2b00      	cmp	r3, #0
 8006166:	d079      	beq.n	800625c <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006170:	2b00      	cmp	r3, #0
 8006172:	d107      	bne.n	8006184 <HAL_ADC_ConfigChannel+0x500>
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	0e9b      	lsrs	r3, r3, #26
 800617a:	3301      	adds	r3, #1
 800617c:	069b      	lsls	r3, r3, #26
 800617e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006182:	e015      	b.n	80061b0 <HAL_ADC_ConfigChannel+0x52c>
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800618a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800618c:	fa93 f3a3 	rbit	r3, r3
 8006190:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006192:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006194:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 800619c:	2320      	movs	r3, #32
 800619e:	e003      	b.n	80061a8 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 80061a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061a2:	fab3 f383 	clz	r3, r3
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	3301      	adds	r3, #1
 80061aa:	069b      	lsls	r3, r3, #26
 80061ac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d109      	bne.n	80061d0 <HAL_ADC_ConfigChannel+0x54c>
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	0e9b      	lsrs	r3, r3, #26
 80061c2:	3301      	adds	r3, #1
 80061c4:	f003 031f 	and.w	r3, r3, #31
 80061c8:	2101      	movs	r1, #1
 80061ca:	fa01 f303 	lsl.w	r3, r1, r3
 80061ce:	e017      	b.n	8006200 <HAL_ADC_ConfigChannel+0x57c>
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061d8:	fa93 f3a3 	rbit	r3, r3
 80061dc:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80061de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80061e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d101      	bne.n	80061ec <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 80061e8:	2320      	movs	r3, #32
 80061ea:	e003      	b.n	80061f4 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 80061ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061ee:	fab3 f383 	clz	r3, r3
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	3301      	adds	r3, #1
 80061f6:	f003 031f 	and.w	r3, r3, #31
 80061fa:	2101      	movs	r1, #1
 80061fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006200:	ea42 0103 	orr.w	r1, r2, r3
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800620c:	2b00      	cmp	r3, #0
 800620e:	d10a      	bne.n	8006226 <HAL_ADC_ConfigChannel+0x5a2>
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	0e9b      	lsrs	r3, r3, #26
 8006216:	3301      	adds	r3, #1
 8006218:	f003 021f 	and.w	r2, r3, #31
 800621c:	4613      	mov	r3, r2
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	4413      	add	r3, r2
 8006222:	051b      	lsls	r3, r3, #20
 8006224:	e018      	b.n	8006258 <HAL_ADC_ConfigChannel+0x5d4>
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800622c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800622e:	fa93 f3a3 	rbit	r3, r3
 8006232:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006236:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 800623e:	2320      	movs	r3, #32
 8006240:	e003      	b.n	800624a <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8006242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006244:	fab3 f383 	clz	r3, r3
 8006248:	b2db      	uxtb	r3, r3
 800624a:	3301      	adds	r3, #1
 800624c:	f003 021f 	and.w	r2, r3, #31
 8006250:	4613      	mov	r3, r2
 8006252:	005b      	lsls	r3, r3, #1
 8006254:	4413      	add	r3, r2
 8006256:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006258:	430b      	orrs	r3, r1
 800625a:	e080      	b.n	800635e <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006264:	2b00      	cmp	r3, #0
 8006266:	d107      	bne.n	8006278 <HAL_ADC_ConfigChannel+0x5f4>
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	0e9b      	lsrs	r3, r3, #26
 800626e:	3301      	adds	r3, #1
 8006270:	069b      	lsls	r3, r3, #26
 8006272:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006276:	e015      	b.n	80062a4 <HAL_ADC_ConfigChannel+0x620>
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800627e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006280:	fa93 f3a3 	rbit	r3, r3
 8006284:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006288:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800628a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628c:	2b00      	cmp	r3, #0
 800628e:	d101      	bne.n	8006294 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8006290:	2320      	movs	r3, #32
 8006292:	e003      	b.n	800629c <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8006294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006296:	fab3 f383 	clz	r3, r3
 800629a:	b2db      	uxtb	r3, r3
 800629c:	3301      	adds	r3, #1
 800629e:	069b      	lsls	r3, r3, #26
 80062a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d109      	bne.n	80062c4 <HAL_ADC_ConfigChannel+0x640>
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	0e9b      	lsrs	r3, r3, #26
 80062b6:	3301      	adds	r3, #1
 80062b8:	f003 031f 	and.w	r3, r3, #31
 80062bc:	2101      	movs	r1, #1
 80062be:	fa01 f303 	lsl.w	r3, r1, r3
 80062c2:	e017      	b.n	80062f4 <HAL_ADC_ConfigChannel+0x670>
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ca:	6a3b      	ldr	r3, [r7, #32]
 80062cc:	fa93 f3a3 	rbit	r3, r3
 80062d0:	61fb      	str	r3, [r7, #28]
  return result;
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d101      	bne.n	80062e0 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 80062dc:	2320      	movs	r3, #32
 80062de:	e003      	b.n	80062e8 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	fab3 f383 	clz	r3, r3
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	3301      	adds	r3, #1
 80062ea:	f003 031f 	and.w	r3, r3, #31
 80062ee:	2101      	movs	r1, #1
 80062f0:	fa01 f303 	lsl.w	r3, r1, r3
 80062f4:	ea42 0103 	orr.w	r1, r2, r3
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006300:	2b00      	cmp	r3, #0
 8006302:	d10d      	bne.n	8006320 <HAL_ADC_ConfigChannel+0x69c>
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	0e9b      	lsrs	r3, r3, #26
 800630a:	3301      	adds	r3, #1
 800630c:	f003 021f 	and.w	r2, r3, #31
 8006310:	4613      	mov	r3, r2
 8006312:	005b      	lsls	r3, r3, #1
 8006314:	4413      	add	r3, r2
 8006316:	3b1e      	subs	r3, #30
 8006318:	051b      	lsls	r3, r3, #20
 800631a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800631e:	e01d      	b.n	800635c <HAL_ADC_ConfigChannel+0x6d8>
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	fa93 f3a3 	rbit	r3, r3
 800632c:	613b      	str	r3, [r7, #16]
  return result;
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d103      	bne.n	8006340 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8006338:	2320      	movs	r3, #32
 800633a:	e005      	b.n	8006348 <HAL_ADC_ConfigChannel+0x6c4>
 800633c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	fab3 f383 	clz	r3, r3
 8006346:	b2db      	uxtb	r3, r3
 8006348:	3301      	adds	r3, #1
 800634a:	f003 021f 	and.w	r2, r3, #31
 800634e:	4613      	mov	r3, r2
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	4413      	add	r3, r2
 8006354:	3b1e      	subs	r3, #30
 8006356:	051b      	lsls	r3, r3, #20
 8006358:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800635c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006362:	4619      	mov	r1, r3
 8006364:	f7ff fa62 	bl	800582c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	4b43      	ldr	r3, [pc, #268]	@ (800647c <HAL_ADC_ConfigChannel+0x7f8>)
 800636e:	4013      	ands	r3, r2
 8006370:	2b00      	cmp	r3, #0
 8006372:	d079      	beq.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006374:	4842      	ldr	r0, [pc, #264]	@ (8006480 <HAL_ADC_ConfigChannel+0x7fc>)
 8006376:	f7ff f95b 	bl	8005630 <LL_ADC_GetCommonPathInternalCh>
 800637a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a40      	ldr	r2, [pc, #256]	@ (8006484 <HAL_ADC_ConfigChannel+0x800>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d124      	bne.n	80063d2 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006388:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800638c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d11e      	bne.n	80063d2 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a3b      	ldr	r2, [pc, #236]	@ (8006488 <HAL_ADC_ConfigChannel+0x804>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d164      	bne.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800639e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80063a6:	4619      	mov	r1, r3
 80063a8:	4835      	ldr	r0, [pc, #212]	@ (8006480 <HAL_ADC_ConfigChannel+0x7fc>)
 80063aa:	f7ff f92e 	bl	800560a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80063ae:	4b37      	ldr	r3, [pc, #220]	@ (800648c <HAL_ADC_ConfigChannel+0x808>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	099b      	lsrs	r3, r3, #6
 80063b4:	4a36      	ldr	r2, [pc, #216]	@ (8006490 <HAL_ADC_ConfigChannel+0x80c>)
 80063b6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ba:	099b      	lsrs	r3, r3, #6
 80063bc:	3301      	adds	r3, #1
 80063be:	005b      	lsls	r3, r3, #1
 80063c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80063c2:	e002      	b.n	80063ca <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	3b01      	subs	r3, #1
 80063c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1f9      	bne.n	80063c4 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80063d0:	e04a      	b.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a2f      	ldr	r2, [pc, #188]	@ (8006494 <HAL_ADC_ConfigChannel+0x810>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d113      	bne.n	8006404 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80063dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10d      	bne.n	8006404 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a2a      	ldr	r2, [pc, #168]	@ (8006498 <HAL_ADC_ConfigChannel+0x814>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d13a      	bne.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80063f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063fa:	4619      	mov	r1, r3
 80063fc:	4820      	ldr	r0, [pc, #128]	@ (8006480 <HAL_ADC_ConfigChannel+0x7fc>)
 80063fe:	f7ff f904 	bl	800560a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006402:	e031      	b.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a24      	ldr	r2, [pc, #144]	@ (800649c <HAL_ADC_ConfigChannel+0x818>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d113      	bne.n	8006436 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800640e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10d      	bne.n	8006436 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a1a      	ldr	r2, [pc, #104]	@ (8006488 <HAL_ADC_ConfigChannel+0x804>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d121      	bne.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006424:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006428:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800642c:	4619      	mov	r1, r3
 800642e:	4814      	ldr	r0, [pc, #80]	@ (8006480 <HAL_ADC_ConfigChannel+0x7fc>)
 8006430:	f7ff f8eb 	bl	800560a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8006434:	e018      	b.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a19      	ldr	r2, [pc, #100]	@ (80064a0 <HAL_ADC_ConfigChannel+0x81c>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d113      	bne.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a10      	ldr	r2, [pc, #64]	@ (8006488 <HAL_ADC_ConfigChannel+0x804>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d00e      	beq.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f7ff f8fc 	bl	800564c <LL_ADC_EnableChannelVDDcore>
 8006454:	e008      	b.n	8006468 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800645a:	f043 0220 	orr.w	r2, r3, #32
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8006470:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006474:	4618      	mov	r0, r3
 8006476:	37d8      	adds	r7, #216	@ 0xd8
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	80080000 	.word	0x80080000
 8006480:	42028300 	.word	0x42028300
 8006484:	c3210000 	.word	0xc3210000
 8006488:	42028000 	.word	0x42028000
 800648c:	20000008 	.word	0x20000008
 8006490:	053e2d63 	.word	0x053e2d63
 8006494:	43290000 	.word	0x43290000
 8006498:	42028100 	.word	0x42028100
 800649c:	c7520000 	.word	0xc7520000
 80064a0:	475a0000 	.word	0x475a0000

080064a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f003 0307 	and.w	r3, r3, #7
 80064b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80064b4:	4b0c      	ldr	r3, [pc, #48]	@ (80064e8 <__NVIC_SetPriorityGrouping+0x44>)
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80064c0:	4013      	ands	r3, r2
 80064c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80064cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80064d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80064d6:	4a04      	ldr	r2, [pc, #16]	@ (80064e8 <__NVIC_SetPriorityGrouping+0x44>)
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	60d3      	str	r3, [r2, #12]
}
 80064dc:	bf00      	nop
 80064de:	3714      	adds	r7, #20
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr
 80064e8:	e000ed00 	.word	0xe000ed00

080064ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80064ec:	b480      	push	{r7}
 80064ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80064f0:	4b04      	ldr	r3, [pc, #16]	@ (8006504 <__NVIC_GetPriorityGrouping+0x18>)
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	0a1b      	lsrs	r3, r3, #8
 80064f6:	f003 0307 	and.w	r3, r3, #7
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr
 8006504:	e000ed00 	.word	0xe000ed00

08006508 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	4603      	mov	r3, r0
 8006510:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006512:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006516:	2b00      	cmp	r3, #0
 8006518:	db0b      	blt.n	8006532 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800651a:	88fb      	ldrh	r3, [r7, #6]
 800651c:	f003 021f 	and.w	r2, r3, #31
 8006520:	4907      	ldr	r1, [pc, #28]	@ (8006540 <__NVIC_EnableIRQ+0x38>)
 8006522:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006526:	095b      	lsrs	r3, r3, #5
 8006528:	2001      	movs	r0, #1
 800652a:	fa00 f202 	lsl.w	r2, r0, r2
 800652e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006532:	bf00      	nop
 8006534:	370c      	adds	r7, #12
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	e000e100 	.word	0xe000e100

08006544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	4603      	mov	r3, r0
 800654c:	6039      	str	r1, [r7, #0]
 800654e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006550:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006554:	2b00      	cmp	r3, #0
 8006556:	db0a      	blt.n	800656e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	b2da      	uxtb	r2, r3
 800655c:	490c      	ldr	r1, [pc, #48]	@ (8006590 <__NVIC_SetPriority+0x4c>)
 800655e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006562:	0112      	lsls	r2, r2, #4
 8006564:	b2d2      	uxtb	r2, r2
 8006566:	440b      	add	r3, r1
 8006568:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800656c:	e00a      	b.n	8006584 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	b2da      	uxtb	r2, r3
 8006572:	4908      	ldr	r1, [pc, #32]	@ (8006594 <__NVIC_SetPriority+0x50>)
 8006574:	88fb      	ldrh	r3, [r7, #6]
 8006576:	f003 030f 	and.w	r3, r3, #15
 800657a:	3b04      	subs	r3, #4
 800657c:	0112      	lsls	r2, r2, #4
 800657e:	b2d2      	uxtb	r2, r2
 8006580:	440b      	add	r3, r1
 8006582:	761a      	strb	r2, [r3, #24]
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr
 8006590:	e000e100 	.word	0xe000e100
 8006594:	e000ed00 	.word	0xe000ed00

08006598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006598:	b480      	push	{r7}
 800659a:	b089      	sub	sp, #36	@ 0x24
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f003 0307 	and.w	r3, r3, #7
 80065aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	f1c3 0307 	rsb	r3, r3, #7
 80065b2:	2b04      	cmp	r3, #4
 80065b4:	bf28      	it	cs
 80065b6:	2304      	movcs	r3, #4
 80065b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	3304      	adds	r3, #4
 80065be:	2b06      	cmp	r3, #6
 80065c0:	d902      	bls.n	80065c8 <NVIC_EncodePriority+0x30>
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	3b03      	subs	r3, #3
 80065c6:	e000      	b.n	80065ca <NVIC_EncodePriority+0x32>
 80065c8:	2300      	movs	r3, #0
 80065ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065cc:	f04f 32ff 	mov.w	r2, #4294967295
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	fa02 f303 	lsl.w	r3, r2, r3
 80065d6:	43da      	mvns	r2, r3
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	401a      	ands	r2, r3
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80065e0:	f04f 31ff 	mov.w	r1, #4294967295
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	fa01 f303 	lsl.w	r3, r1, r3
 80065ea:	43d9      	mvns	r1, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065f0:	4313      	orrs	r3, r2
         );
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3724      	adds	r7, #36	@ 0x24
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b082      	sub	sp, #8
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f7ff ff4c 	bl	80064a4 <__NVIC_SetPriorityGrouping>
}
 800660c:	bf00      	nop
 800660e:	3708      	adds	r7, #8
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	4603      	mov	r3, r0
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	607a      	str	r2, [r7, #4]
 8006620:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006622:	f7ff ff63 	bl	80064ec <__NVIC_GetPriorityGrouping>
 8006626:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	68b9      	ldr	r1, [r7, #8]
 800662c:	6978      	ldr	r0, [r7, #20]
 800662e:	f7ff ffb3 	bl	8006598 <NVIC_EncodePriority>
 8006632:	4602      	mov	r2, r0
 8006634:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006638:	4611      	mov	r1, r2
 800663a:	4618      	mov	r0, r3
 800663c:	f7ff ff82 	bl	8006544 <__NVIC_SetPriority>
}
 8006640:	bf00      	nop
 8006642:	3718      	adds	r7, #24
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b082      	sub	sp, #8
 800664c:	af00      	add	r7, sp, #0
 800664e:	4603      	mov	r3, r0
 8006650:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006652:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006656:	4618      	mov	r0, r3
 8006658:	f7ff ff56 	bl	8006508 <__NVIC_EnableIRQ>
}
 800665c:	bf00      	nop
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	3b01      	subs	r3, #1
 8006670:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006674:	d301      	bcc.n	800667a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8006676:	2301      	movs	r3, #1
 8006678:	e00d      	b.n	8006696 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800667a:	4a0a      	ldr	r2, [pc, #40]	@ (80066a4 <HAL_SYSTICK_Config+0x40>)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	3b01      	subs	r3, #1
 8006680:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8006682:	4b08      	ldr	r3, [pc, #32]	@ (80066a4 <HAL_SYSTICK_Config+0x40>)
 8006684:	2200      	movs	r2, #0
 8006686:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8006688:	4b06      	ldr	r3, [pc, #24]	@ (80066a4 <HAL_SYSTICK_Config+0x40>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a05      	ldr	r2, [pc, #20]	@ (80066a4 <HAL_SYSTICK_Config+0x40>)
 800668e:	f043 0303 	orr.w	r3, r3, #3
 8006692:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	370c      	adds	r7, #12
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	e000e010 	.word	0xe000e010

080066a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b04      	cmp	r3, #4
 80066b4:	d844      	bhi.n	8006740 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80066b6:	a201      	add	r2, pc, #4	@ (adr r2, 80066bc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80066b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066bc:	080066df 	.word	0x080066df
 80066c0:	080066fd 	.word	0x080066fd
 80066c4:	0800671f 	.word	0x0800671f
 80066c8:	08006741 	.word	0x08006741
 80066cc:	080066d1 	.word	0x080066d1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80066d0:	4b1f      	ldr	r3, [pc, #124]	@ (8006750 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a1e      	ldr	r2, [pc, #120]	@ (8006750 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80066d6:	f043 0304 	orr.w	r3, r3, #4
 80066da:	6013      	str	r3, [r2, #0]
      break;
 80066dc:	e031      	b.n	8006742 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80066de:	4b1c      	ldr	r3, [pc, #112]	@ (8006750 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a1b      	ldr	r2, [pc, #108]	@ (8006750 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80066e4:	f023 0304 	bic.w	r3, r3, #4
 80066e8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80066ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006754 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80066ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80066f0:	4a18      	ldr	r2, [pc, #96]	@ (8006754 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80066f2:	f023 030c 	bic.w	r3, r3, #12
 80066f6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80066fa:	e022      	b.n	8006742 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80066fc:	4b14      	ldr	r3, [pc, #80]	@ (8006750 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a13      	ldr	r2, [pc, #76]	@ (8006750 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006702:	f023 0304 	bic.w	r3, r3, #4
 8006706:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8006708:	4b12      	ldr	r3, [pc, #72]	@ (8006754 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800670a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800670e:	f023 030c 	bic.w	r3, r3, #12
 8006712:	4a10      	ldr	r2, [pc, #64]	@ (8006754 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006714:	f043 0304 	orr.w	r3, r3, #4
 8006718:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800671c:	e011      	b.n	8006742 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800671e:	4b0c      	ldr	r3, [pc, #48]	@ (8006750 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a0b      	ldr	r2, [pc, #44]	@ (8006750 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8006724:	f023 0304 	bic.w	r3, r3, #4
 8006728:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800672a:	4b0a      	ldr	r3, [pc, #40]	@ (8006754 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800672c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006730:	f023 030c 	bic.w	r3, r3, #12
 8006734:	4a07      	ldr	r2, [pc, #28]	@ (8006754 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8006736:	f043 0308 	orr.w	r3, r3, #8
 800673a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800673e:	e000      	b.n	8006742 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8006740:	bf00      	nop
  }
}
 8006742:	bf00      	nop
 8006744:	370c      	adds	r7, #12
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	e000e010 	.word	0xe000e010
 8006754:	44020c00 	.word	0x44020c00

08006758 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800675e:	4b17      	ldr	r3, [pc, #92]	@ (80067bc <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0304 	and.w	r3, r3, #4
 8006766:	2b00      	cmp	r3, #0
 8006768:	d002      	beq.n	8006770 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800676a:	2304      	movs	r3, #4
 800676c:	607b      	str	r3, [r7, #4]
 800676e:	e01e      	b.n	80067ae <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8006770:	4b13      	ldr	r3, [pc, #76]	@ (80067c0 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8006772:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006776:	f003 030c 	and.w	r3, r3, #12
 800677a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	2b08      	cmp	r3, #8
 8006780:	d00f      	beq.n	80067a2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	2b08      	cmp	r3, #8
 8006786:	d80f      	bhi.n	80067a8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d003      	beq.n	8006796 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	2b04      	cmp	r3, #4
 8006792:	d003      	beq.n	800679c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8006794:	e008      	b.n	80067a8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8006796:	2300      	movs	r3, #0
 8006798:	607b      	str	r3, [r7, #4]
        break;
 800679a:	e008      	b.n	80067ae <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800679c:	2301      	movs	r3, #1
 800679e:	607b      	str	r3, [r7, #4]
        break;
 80067a0:	e005      	b.n	80067ae <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80067a2:	2302      	movs	r3, #2
 80067a4:	607b      	str	r3, [r7, #4]
        break;
 80067a6:	e002      	b.n	80067ae <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80067a8:	2300      	movs	r3, #0
 80067aa:	607b      	str	r3, [r7, #4]
        break;
 80067ac:	bf00      	nop
    }
  }
  return systick_source;
 80067ae:	687b      	ldr	r3, [r7, #4]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr
 80067bc:	e000e010 	.word	0xe000e010
 80067c0:	44020c00 	.word	0x44020c00

080067c4 <HAL_DCACHE_Init>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHE.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the DCACHE handle allocation */
  if (hdcache == NULL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d101      	bne.n	80067d6 <HAL_DCACHE_Init+0x12>
  {
    return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e037      	b.n	8006846 <HAL_DCACHE_Init+0x82>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));
  assert_param(IS_DCACHE_READ_BURST_TYPE(hdcache->Init.ReadBurstType));

  if (hdcache->State == HAL_DCACHE_STATE_RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d119      	bne.n	8006816 <HAL_DCACHE_Init+0x52>
  {
    /* Init the DCACHE Callback settings with legacy weak */
    hdcache->ErrorCallback                      = HAL_DCACHE_ErrorCallback;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a1a      	ldr	r2, [pc, #104]	@ (8006850 <HAL_DCACHE_Init+0x8c>)
 80067e6:	609a      	str	r2, [r3, #8]
    hdcache->CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a1a      	ldr	r2, [pc, #104]	@ (8006854 <HAL_DCACHE_Init+0x90>)
 80067ec:	60da      	str	r2, [r3, #12]
    hdcache->InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a19      	ldr	r2, [pc, #100]	@ (8006858 <HAL_DCACHE_Init+0x94>)
 80067f2:	611a      	str	r2, [r3, #16]
    hdcache->InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a19      	ldr	r2, [pc, #100]	@ (800685c <HAL_DCACHE_Init+0x98>)
 80067f8:	615a      	str	r2, [r3, #20]
    hdcache->CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a18      	ldr	r2, [pc, #96]	@ (8006860 <HAL_DCACHE_Init+0x9c>)
 80067fe:	619a      	str	r2, [r3, #24]

    if (hdcache->MspInitCallback == NULL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	69db      	ldr	r3, [r3, #28]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d102      	bne.n	800680e <HAL_DCACHE_Init+0x4a>
    {
      hdcache->MspInitCallback = HAL_DCACHE_MspInit;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a16      	ldr	r2, [pc, #88]	@ (8006864 <HAL_DCACHE_Init+0xa0>)
 800680c:	61da      	str	r2, [r3, #28]
    }

    /* Init the low level hardware */
    hdcache->MspInitCallback(hdcache);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	4798      	blx	r3
  }

  /* Init the error code */
  hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Init the DCACHE handle state */
  hdcache->State = HAL_DCACHE_STATE_READY;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Set requested read burst type */
  MODIFY_REG(hdcache->Instance->CR, DCACHE_CR_HBURST, hdcache->Init.ReadBurstType);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	685a      	ldr	r2, [r3, #4]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	430a      	orrs	r2, r1
 8006838:	601a      	str	r2, [r3, #0]

  /* Enable the selected DCACHE peripheral */
  status = HAL_DCACHE_Enable(hdcache);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 f814 	bl	8006868 <HAL_DCACHE_Enable>
 8006840:	4603      	mov	r3, r0
 8006842:	73fb      	strb	r3, [r7, #15]

  return status;
 8006844:	7bfb      	ldrb	r3, [r7, #15]
}
 8006846:	4618      	mov	r0, r3
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	08006907 	.word	0x08006907
 8006854:	080068b7 	.word	0x080068b7
 8006858:	080068cb 	.word	0x080068cb
 800685c:	080068f3 	.word	0x080068f3
 8006860:	080068df 	.word	0x080068df
 8006864:	08004b29 	.word	0x08004b29

08006868 <HAL_DCACHE_Enable>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006870:	2300      	movs	r3, #0
 8006872:	73fb      	strb	r3, [r7, #15]

  /* Check the dcache handle allocation */
  if (hdcache == NULL)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d101      	bne.n	800687e <HAL_DCACHE_Enable+0x16>
  {
    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e015      	b.n	80068aa <HAL_DCACHE_Enable+0x42>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));

  /* Check no ongoing operation */
  if (READ_BIT(hdcache->Instance->SR, (DCACHE_SR_BUSYF | DCACHE_SR_BUSYCMDF)) != 0U)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	f003 0309 	and.w	r3, r3, #9
 8006888:	2b00      	cmp	r3, #0
 800688a:	d002      	beq.n	8006892 <HAL_DCACHE_Enable+0x2a>
  {
    /* Return busy status */
    status =  HAL_BUSY;
 800688c:	2302      	movs	r3, #2
 800688e:	73fb      	strb	r3, [r7, #15]
 8006890:	e00a      	b.n	80068a8 <HAL_DCACHE_Enable+0x40>
  }
  else
  {
    /* Update the error code */
    hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Enable the selected DCACHE peripheral */
    SET_BIT(hdcache->Instance->CR, DCACHE_CR_EN);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f042 0201 	orr.w	r2, r2, #1
 80068a6:	601a      	str	r2, [r3, #0]
  }

  return status;
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <HAL_DCACHE_CleanByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b083      	sub	sp, #12
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file
   */
}
 80068be:	bf00      	nop
 80068c0:	370c      	adds	r7, #12
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <HAL_DCACHE_InvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 80068ca:	b480      	push	{r7}
 80068cc:	b083      	sub	sp, #12
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file
   */
}
 80068d2:	bf00      	nop
 80068d4:	370c      	adds	r7, #12
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <HAL_DCACHE_CleanAndInvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file
   */
}
 80068e6:	bf00      	nop
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <HAL_DCACHE_InvalidateCompleteCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <HAL_DCACHE_ErrorCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)
{
 8006906:	b480      	push	{r7}
 8006908:	b083      	sub	sp, #12
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_ErrorCallback() should be implemented in the user file
   */
}
 800690e:	bf00      	nop
 8006910:	370c      	adds	r7, #12
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
	...

0800691c <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8006924:	f7fe fe2e 	bl	8005584 <HAL_GetTick>
 8006928:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d101      	bne.n	8006934 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e0f0      	b.n	8006b16 <HAL_DMA_Init+0x1fa>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a79      	ldr	r2, [pc, #484]	@ (8006b20 <HAL_DMA_Init+0x204>)
 800693a:	4293      	cmp	r3, r2
 800693c:	f000 809f 	beq.w	8006a7e <HAL_DMA_Init+0x162>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a77      	ldr	r2, [pc, #476]	@ (8006b24 <HAL_DMA_Init+0x208>)
 8006946:	4293      	cmp	r3, r2
 8006948:	f000 8099 	beq.w	8006a7e <HAL_DMA_Init+0x162>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a75      	ldr	r2, [pc, #468]	@ (8006b28 <HAL_DMA_Init+0x20c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	f000 8093 	beq.w	8006a7e <HAL_DMA_Init+0x162>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a73      	ldr	r2, [pc, #460]	@ (8006b2c <HAL_DMA_Init+0x210>)
 800695e:	4293      	cmp	r3, r2
 8006960:	f000 808d 	beq.w	8006a7e <HAL_DMA_Init+0x162>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a71      	ldr	r2, [pc, #452]	@ (8006b30 <HAL_DMA_Init+0x214>)
 800696a:	4293      	cmp	r3, r2
 800696c:	f000 8087 	beq.w	8006a7e <HAL_DMA_Init+0x162>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a6f      	ldr	r2, [pc, #444]	@ (8006b34 <HAL_DMA_Init+0x218>)
 8006976:	4293      	cmp	r3, r2
 8006978:	f000 8081 	beq.w	8006a7e <HAL_DMA_Init+0x162>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a6d      	ldr	r2, [pc, #436]	@ (8006b38 <HAL_DMA_Init+0x21c>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d07b      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a6c      	ldr	r2, [pc, #432]	@ (8006b3c <HAL_DMA_Init+0x220>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d076      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a6a      	ldr	r2, [pc, #424]	@ (8006b40 <HAL_DMA_Init+0x224>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d071      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a69      	ldr	r2, [pc, #420]	@ (8006b44 <HAL_DMA_Init+0x228>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d06c      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a67      	ldr	r2, [pc, #412]	@ (8006b48 <HAL_DMA_Init+0x22c>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d067      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a66      	ldr	r2, [pc, #408]	@ (8006b4c <HAL_DMA_Init+0x230>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d062      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a64      	ldr	r2, [pc, #400]	@ (8006b50 <HAL_DMA_Init+0x234>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d05d      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a63      	ldr	r2, [pc, #396]	@ (8006b54 <HAL_DMA_Init+0x238>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d058      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a61      	ldr	r2, [pc, #388]	@ (8006b58 <HAL_DMA_Init+0x23c>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d053      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a60      	ldr	r2, [pc, #384]	@ (8006b5c <HAL_DMA_Init+0x240>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d04e      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a5e      	ldr	r2, [pc, #376]	@ (8006b60 <HAL_DMA_Init+0x244>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d049      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a5d      	ldr	r2, [pc, #372]	@ (8006b64 <HAL_DMA_Init+0x248>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d044      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a5b      	ldr	r2, [pc, #364]	@ (8006b68 <HAL_DMA_Init+0x24c>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d03f      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a5a      	ldr	r2, [pc, #360]	@ (8006b6c <HAL_DMA_Init+0x250>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d03a      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a58      	ldr	r2, [pc, #352]	@ (8006b70 <HAL_DMA_Init+0x254>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d035      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a57      	ldr	r2, [pc, #348]	@ (8006b74 <HAL_DMA_Init+0x258>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d030      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a55      	ldr	r2, [pc, #340]	@ (8006b78 <HAL_DMA_Init+0x25c>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d02b      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a54      	ldr	r2, [pc, #336]	@ (8006b7c <HAL_DMA_Init+0x260>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d026      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a52      	ldr	r2, [pc, #328]	@ (8006b80 <HAL_DMA_Init+0x264>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d021      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a51      	ldr	r2, [pc, #324]	@ (8006b84 <HAL_DMA_Init+0x268>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d01c      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a4f      	ldr	r2, [pc, #316]	@ (8006b88 <HAL_DMA_Init+0x26c>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d017      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a4e      	ldr	r2, [pc, #312]	@ (8006b8c <HAL_DMA_Init+0x270>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d012      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a4c      	ldr	r2, [pc, #304]	@ (8006b90 <HAL_DMA_Init+0x274>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d00d      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a4b      	ldr	r2, [pc, #300]	@ (8006b94 <HAL_DMA_Init+0x278>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d008      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a49      	ldr	r2, [pc, #292]	@ (8006b98 <HAL_DMA_Init+0x27c>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d003      	beq.n	8006a7e <HAL_DMA_Init+0x162>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a48      	ldr	r2, [pc, #288]	@ (8006b9c <HAL_DMA_Init+0x280>)
 8006a7c:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10e      	bne.n	8006ab0 <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2202      	movs	r2, #2
 8006ab4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	695a      	ldr	r2, [r3, #20]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f042 0206 	orr.w	r2, r2, #6
 8006ac6:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8006ac8:	e00f      	b.n	8006aea <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8006aca:	f7fe fd5b 	bl	8005584 <HAL_GetTick>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	1ad3      	subs	r3, r2, r3
 8006ad4:	2b05      	cmp	r3, #5
 8006ad6:	d908      	bls.n	8006aea <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2210      	movs	r2, #16
 8006adc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2203      	movs	r2, #3
 8006ae2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e015      	b.n	8006b16 <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	695b      	ldr	r3, [r3, #20]
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1e8      	bne.n	8006aca <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 fb1f 	bl	800713c <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	40020050 	.word	0x40020050
 8006b24:	50020050 	.word	0x50020050
 8006b28:	400200d0 	.word	0x400200d0
 8006b2c:	500200d0 	.word	0x500200d0
 8006b30:	40020150 	.word	0x40020150
 8006b34:	50020150 	.word	0x50020150
 8006b38:	400201d0 	.word	0x400201d0
 8006b3c:	500201d0 	.word	0x500201d0
 8006b40:	40020250 	.word	0x40020250
 8006b44:	50020250 	.word	0x50020250
 8006b48:	400202d0 	.word	0x400202d0
 8006b4c:	500202d0 	.word	0x500202d0
 8006b50:	40020350 	.word	0x40020350
 8006b54:	50020350 	.word	0x50020350
 8006b58:	400203d0 	.word	0x400203d0
 8006b5c:	500203d0 	.word	0x500203d0
 8006b60:	40021050 	.word	0x40021050
 8006b64:	50021050 	.word	0x50021050
 8006b68:	400210d0 	.word	0x400210d0
 8006b6c:	500210d0 	.word	0x500210d0
 8006b70:	40021150 	.word	0x40021150
 8006b74:	50021150 	.word	0x50021150
 8006b78:	400211d0 	.word	0x400211d0
 8006b7c:	500211d0 	.word	0x500211d0
 8006b80:	40021250 	.word	0x40021250
 8006b84:	50021250 	.word	0x50021250
 8006b88:	400212d0 	.word	0x400212d0
 8006b8c:	500212d0 	.word	0x500212d0
 8006b90:	40021350 	.word	0x40021350
 8006b94:	50021350 	.word	0x50021350
 8006b98:	400213d0 	.word	0x400213d0
 8006b9c:	500213d0 	.word	0x500213d0

08006ba0 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
 8006bac:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e055      	b.n	8006c64 <HAL_DMA_Start_IT+0xc4>
  }

  /* Check the DMA Mode is DMA_NORMAL */
  if (hdma->Mode != DMA_NORMAL)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d001      	beq.n	8006bc4 <HAL_DMA_Start_IT+0x24>
  {
    return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e04f      	b.n	8006c64 <HAL_DMA_Start_IT+0xc4>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d101      	bne.n	8006bd2 <HAL_DMA_Start_IT+0x32>
 8006bce:	2302      	movs	r3, #2
 8006bd0:	e048      	b.n	8006c64 <HAL_DMA_Start_IT+0xc4>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d136      	bne.n	8006c54 <HAL_DMA_Start_IT+0xb4>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2202      	movs	r2, #2
 8006bea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	68b9      	ldr	r1, [r7, #8]
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	f000 fa78 	bl	80070f0 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	695a      	ldr	r2, [r3, #20]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8006c0e:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d007      	beq.n	8006c28 <HAL_DMA_Start_IT+0x88>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	695a      	ldr	r2, [r3, #20]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c26:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d007      	beq.n	8006c40 <HAL_DMA_Start_IT+0xa0>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	695a      	ldr	r2, [r3, #20]
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c3e:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	695a      	ldr	r2, [r3, #20]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f042 0201 	orr.w	r2, r2, #1
 8006c4e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8006c50:	2300      	movs	r3, #0
 8006c52:	e007      	b.n	8006c64 <HAL_DMA_Start_IT+0xc4>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2240      	movs	r2, #64	@ 0x40
 8006c58:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3710      	adds	r7, #16
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8006c74:	f7fe fc86 	bl	8005584 <HAL_GetTick>
 8006c78:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d101      	bne.n	8006c84 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e06b      	b.n	8006d5c <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d008      	beq.n	8006ca2 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e05c      	b.n	8006d5c <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	695a      	ldr	r2, [r3, #20]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f042 0204 	orr.w	r2, r2, #4
 8006cb0:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2205      	movs	r2, #5
 8006cb6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8006cba:	e020      	b.n	8006cfe <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8006cbc:	f7fe fc62 	bl	8005584 <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	1ad3      	subs	r3, r2, r3
 8006cc6:	2b05      	cmp	r3, #5
 8006cc8:	d919      	bls.n	8006cfe <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cce:	f043 0210 	orr.w	r2, r3, #16
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2203      	movs	r2, #3
 8006cda:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d003      	beq.n	8006cf2 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cee:	2201      	movs	r2, #1
 8006cf0:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e02e      	b.n	8006d5c <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d0d7      	beq.n	8006cbc <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	695a      	ldr	r2, [r3, #20]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f042 0202 	orr.w	r2, r2, #2
 8006d1a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2204      	movs	r2, #4
 8006d20:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8006d2c:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2201      	movs	r2, #1
 8006d32:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d007      	beq.n	8006d52 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d46:	2201      	movs	r2, #1
 8006d48:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3710      	adds	r7, #16
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d101      	bne.n	8006d76 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e019      	b.n	8006daa <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	d004      	beq.n	8006d8c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2220      	movs	r2, #32
 8006d86:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e00e      	b.n	8006daa <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2204      	movs	r2, #4
 8006d90:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	695b      	ldr	r3, [r3, #20]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	6812      	ldr	r2, [r2, #0]
 8006d9e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006da2:	f043 0304 	orr.w	r3, r3, #4
 8006da6:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	370c      	adds	r7, #12
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr

08006db6 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b086      	sub	sp, #24
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8006dc6:	f023 030f 	bic.w	r3, r3, #15
 8006dca:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dd4:	3b50      	subs	r3, #80	@ 0x50
 8006dd6:	09db      	lsrs	r3, r3, #7
 8006dd8:	f003 031f 	and.w	r3, r3, #31
 8006ddc:	2201      	movs	r2, #1
 8006dde:	fa02 f303 	lsl.w	r3, r2, r3
 8006de2:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	68db      	ldr	r3, [r3, #12]
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	4013      	ands	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f000 813b 	beq.w	800706c <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d011      	beq.n	8006e28 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	695b      	ldr	r3, [r3, #20]
 8006e0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00a      	beq.n	8006e28 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006e1a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e20:	f043 0201 	orr.w	r2, r3, #1
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d011      	beq.n	8006e5a <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00a      	beq.n	8006e5a <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e4c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e52:	f043 0202 	orr.w	r2, r3, #2
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	691b      	ldr	r3, [r3, #16]
 8006e60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d011      	beq.n	8006e8c <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	695b      	ldr	r3, [r3, #20]
 8006e6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d00a      	beq.n	8006e8c <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006e7e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e84:	f043 0204 	orr.w	r2, r3, #4
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d011      	beq.n	8006ebe <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	695b      	ldr	r3, [r3, #20]
 8006ea0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00a      	beq.n	8006ebe <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006eb0:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eb6:	f043 0208 	orr.w	r2, r3, #8
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d013      	beq.n	8006ef4 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d00c      	beq.n	8006ef4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ee2:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d003      	beq.n	8006ef4 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	691b      	ldr	r3, [r3, #16]
 8006efa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d04c      	beq.n	8006f9c <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d045      	beq.n	8006f9c <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006f18:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b04      	cmp	r3, #4
 8006f24:	d12e      	bne.n	8006f84 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	695a      	ldr	r2, [r3, #20]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006f34:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	695a      	ldr	r2, [r3, #20]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f042 0202 	orr.w	r2, r2, #2
 8006f44:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d007      	beq.n	8006f6a <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f5e:	2201      	movs	r2, #1
 8006f60:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2200      	movs	r2, #0
 8006f68:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d07a      	beq.n	8007070 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	4798      	blx	r3
        }

        return;
 8006f82:	e075      	b.n	8007070 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2205      	movs	r2, #5
 8006f88:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d003      	beq.n	8006f9c <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d039      	beq.n	800701e <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d032      	beq.n	800701e <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d012      	beq.n	8006fea <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d116      	bne.n	8006ffc <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d111      	bne.n	8006ffc <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	731a      	strb	r2, [r3, #12]
 8006fe8:	e008      	b.n	8006ffc <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d103      	bne.n	8006ffc <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8007004:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007012:	2b00      	cmp	r3, #0
 8007014:	d003      	beq.n	800701e <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007022:	2b00      	cmp	r3, #0
 8007024:	d025      	beq.n	8007072 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	695a      	ldr	r2, [r3, #20]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f042 0202 	orr.w	r2, r2, #2
 8007034:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2201      	movs	r2, #1
 800703a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007046:	2b00      	cmp	r3, #0
 8007048:	d003      	beq.n	8007052 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800704e:	2201      	movs	r2, #1
 8007050:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800705e:	2b00      	cmp	r3, #0
 8007060:	d007      	beq.n	8007072 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	4798      	blx	r3
 800706a:	e002      	b.n	8007072 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 800706c:	bf00      	nop
 800706e:	e000      	b.n	8007072 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8007070:	bf00      	nop
    }
  }
}
 8007072:	3718      	adds	r7, #24
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d101      	bne.n	800708c <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e02b      	b.n	80070e4 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007094:	f023 030f 	bic.w	r3, r3, #15
 8007098:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070a2:	3b50      	subs	r3, #80	@ 0x50
 80070a4:	09db      	lsrs	r3, r3, #7
 80070a6:	f003 031f 	and.w	r3, r3, #31
 80070aa:	2201      	movs	r2, #1
 80070ac:	fa02 f303 	lsl.w	r3, r2, r3
 80070b0:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	f003 0310 	and.w	r3, r3, #16
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d012      	beq.n	80070e2 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	f003 0311 	and.w	r3, r3, #17
 80070c2:	2b11      	cmp	r3, #17
 80070c4:	d106      	bne.n	80070d4 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	431a      	orrs	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	605a      	str	r2, [r3, #4]
 80070d2:	e006      	b.n	80070e2 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	43db      	mvns	r3, r3
 80070dc:	401a      	ands	r2, r3
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3714      	adds	r7, #20
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	607a      	str	r2, [r7, #4]
 80070fc:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007104:	0c1b      	lsrs	r3, r3, #16
 8007106:	041b      	lsls	r3, r3, #16
 8007108:	683a      	ldr	r2, [r7, #0]
 800710a:	b291      	uxth	r1, r2
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	6812      	ldr	r2, [r2, #0]
 8007110:	430b      	orrs	r3, r1
 8007112:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800711c:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800712e:	bf00      	nop
 8007130:	3714      	adds	r7, #20
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
	...

0800713c <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6a1b      	ldr	r3, [r3, #32]
 8007148:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	695b      	ldr	r3, [r3, #20]
 8007150:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68fa      	ldr	r2, [r7, #12]
 800715a:	430a      	orrs	r2, r1
 800715c:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	695a      	ldr	r2, [r3, #20]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	431a      	orrs	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	691b      	ldr	r3, [r3, #16]
 800716c:	431a      	orrs	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	4313      	orrs	r3, r2
 8007174:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a53      	ldr	r2, [pc, #332]	@ (80072c8 <DMA_Init+0x18c>)
 800717c:	4293      	cmp	r3, r2
 800717e:	f000 80a0 	beq.w	80072c2 <DMA_Init+0x186>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a51      	ldr	r2, [pc, #324]	@ (80072cc <DMA_Init+0x190>)
 8007188:	4293      	cmp	r3, r2
 800718a:	f000 809a 	beq.w	80072c2 <DMA_Init+0x186>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a4f      	ldr	r2, [pc, #316]	@ (80072d0 <DMA_Init+0x194>)
 8007194:	4293      	cmp	r3, r2
 8007196:	f000 8094 	beq.w	80072c2 <DMA_Init+0x186>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a4d      	ldr	r2, [pc, #308]	@ (80072d4 <DMA_Init+0x198>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	f000 808e 	beq.w	80072c2 <DMA_Init+0x186>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a4b      	ldr	r2, [pc, #300]	@ (80072d8 <DMA_Init+0x19c>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	f000 8088 	beq.w	80072c2 <DMA_Init+0x186>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a49      	ldr	r2, [pc, #292]	@ (80072dc <DMA_Init+0x1a0>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	f000 8082 	beq.w	80072c2 <DMA_Init+0x186>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a47      	ldr	r2, [pc, #284]	@ (80072e0 <DMA_Init+0x1a4>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d07c      	beq.n	80072c2 <DMA_Init+0x186>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a45      	ldr	r2, [pc, #276]	@ (80072e4 <DMA_Init+0x1a8>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d077      	beq.n	80072c2 <DMA_Init+0x186>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a44      	ldr	r2, [pc, #272]	@ (80072e8 <DMA_Init+0x1ac>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d072      	beq.n	80072c2 <DMA_Init+0x186>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a42      	ldr	r2, [pc, #264]	@ (80072ec <DMA_Init+0x1b0>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d06d      	beq.n	80072c2 <DMA_Init+0x186>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a41      	ldr	r2, [pc, #260]	@ (80072f0 <DMA_Init+0x1b4>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d068      	beq.n	80072c2 <DMA_Init+0x186>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a3f      	ldr	r2, [pc, #252]	@ (80072f4 <DMA_Init+0x1b8>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d063      	beq.n	80072c2 <DMA_Init+0x186>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a3e      	ldr	r2, [pc, #248]	@ (80072f8 <DMA_Init+0x1bc>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d05e      	beq.n	80072c2 <DMA_Init+0x186>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a3c      	ldr	r2, [pc, #240]	@ (80072fc <DMA_Init+0x1c0>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d059      	beq.n	80072c2 <DMA_Init+0x186>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a3b      	ldr	r2, [pc, #236]	@ (8007300 <DMA_Init+0x1c4>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d054      	beq.n	80072c2 <DMA_Init+0x186>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a39      	ldr	r2, [pc, #228]	@ (8007304 <DMA_Init+0x1c8>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d04f      	beq.n	80072c2 <DMA_Init+0x186>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a38      	ldr	r2, [pc, #224]	@ (8007308 <DMA_Init+0x1cc>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d04a      	beq.n	80072c2 <DMA_Init+0x186>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a36      	ldr	r2, [pc, #216]	@ (800730c <DMA_Init+0x1d0>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d045      	beq.n	80072c2 <DMA_Init+0x186>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a35      	ldr	r2, [pc, #212]	@ (8007310 <DMA_Init+0x1d4>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d040      	beq.n	80072c2 <DMA_Init+0x186>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a33      	ldr	r2, [pc, #204]	@ (8007314 <DMA_Init+0x1d8>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d03b      	beq.n	80072c2 <DMA_Init+0x186>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a32      	ldr	r2, [pc, #200]	@ (8007318 <DMA_Init+0x1dc>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d036      	beq.n	80072c2 <DMA_Init+0x186>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a30      	ldr	r2, [pc, #192]	@ (800731c <DMA_Init+0x1e0>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d031      	beq.n	80072c2 <DMA_Init+0x186>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a2f      	ldr	r2, [pc, #188]	@ (8007320 <DMA_Init+0x1e4>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d02c      	beq.n	80072c2 <DMA_Init+0x186>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a2d      	ldr	r2, [pc, #180]	@ (8007324 <DMA_Init+0x1e8>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d027      	beq.n	80072c2 <DMA_Init+0x186>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a2c      	ldr	r2, [pc, #176]	@ (8007328 <DMA_Init+0x1ec>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d022      	beq.n	80072c2 <DMA_Init+0x186>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a2a      	ldr	r2, [pc, #168]	@ (800732c <DMA_Init+0x1f0>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d01d      	beq.n	80072c2 <DMA_Init+0x186>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a29      	ldr	r2, [pc, #164]	@ (8007330 <DMA_Init+0x1f4>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d018      	beq.n	80072c2 <DMA_Init+0x186>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a27      	ldr	r2, [pc, #156]	@ (8007334 <DMA_Init+0x1f8>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d013      	beq.n	80072c2 <DMA_Init+0x186>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a26      	ldr	r2, [pc, #152]	@ (8007338 <DMA_Init+0x1fc>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d00e      	beq.n	80072c2 <DMA_Init+0x186>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a24      	ldr	r2, [pc, #144]	@ (800733c <DMA_Init+0x200>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d009      	beq.n	80072c2 <DMA_Init+0x186>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a23      	ldr	r2, [pc, #140]	@ (8007340 <DMA_Init+0x204>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d004      	beq.n	80072c2 <DMA_Init+0x186>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a21      	ldr	r2, [pc, #132]	@ (8007344 <DMA_Init+0x208>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d142      	bne.n	8007348 <DMA_Init+0x20c>
 80072c2:	2301      	movs	r3, #1
 80072c4:	e041      	b.n	800734a <DMA_Init+0x20e>
 80072c6:	bf00      	nop
 80072c8:	40020050 	.word	0x40020050
 80072cc:	50020050 	.word	0x50020050
 80072d0:	400200d0 	.word	0x400200d0
 80072d4:	500200d0 	.word	0x500200d0
 80072d8:	40020150 	.word	0x40020150
 80072dc:	50020150 	.word	0x50020150
 80072e0:	400201d0 	.word	0x400201d0
 80072e4:	500201d0 	.word	0x500201d0
 80072e8:	40020250 	.word	0x40020250
 80072ec:	50020250 	.word	0x50020250
 80072f0:	400202d0 	.word	0x400202d0
 80072f4:	500202d0 	.word	0x500202d0
 80072f8:	40020350 	.word	0x40020350
 80072fc:	50020350 	.word	0x50020350
 8007300:	400203d0 	.word	0x400203d0
 8007304:	500203d0 	.word	0x500203d0
 8007308:	40021050 	.word	0x40021050
 800730c:	50021050 	.word	0x50021050
 8007310:	400210d0 	.word	0x400210d0
 8007314:	500210d0 	.word	0x500210d0
 8007318:	40021150 	.word	0x40021150
 800731c:	50021150 	.word	0x50021150
 8007320:	400211d0 	.word	0x400211d0
 8007324:	500211d0 	.word	0x500211d0
 8007328:	40021250 	.word	0x40021250
 800732c:	50021250 	.word	0x50021250
 8007330:	400212d0 	.word	0x400212d0
 8007334:	500212d0 	.word	0x500212d0
 8007338:	40021350 	.word	0x40021350
 800733c:	50021350 	.word	0x50021350
 8007340:	400213d0 	.word	0x400213d0
 8007344:	500213d0 	.word	0x500213d0
 8007348:	2300      	movs	r3, #0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d012      	beq.n	8007374 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007356:	3b01      	subs	r3, #1
 8007358:	051b      	lsls	r3, r3, #20
 800735a:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800735e:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007364:	3b01      	subs	r3, #1
 8007366:	011b      	lsls	r3, r3, #4
 8007368:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800736c:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800736e:	68fa      	ldr	r2, [r7, #12]
 8007370:	4313      	orrs	r3, r2
 8007372:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800737a:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	68fa      	ldr	r2, [r7, #12]
 8007384:	430a      	orrs	r2, r1
 8007386:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689a      	ldr	r2, [r3, #8]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	b2db      	uxtb	r3, r3
 8007392:	431a      	orrs	r2, r3
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007398:	4313      	orrs	r3, r2
 800739a:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073a4:	f040 80b0 	bne.w	8007508 <DMA_Init+0x3cc>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a84      	ldr	r2, [pc, #528]	@ (80075c0 <DMA_Init+0x484>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	f000 80a0 	beq.w	80074f4 <DMA_Init+0x3b8>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a82      	ldr	r2, [pc, #520]	@ (80075c4 <DMA_Init+0x488>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	f000 809a 	beq.w	80074f4 <DMA_Init+0x3b8>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a80      	ldr	r2, [pc, #512]	@ (80075c8 <DMA_Init+0x48c>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	f000 8094 	beq.w	80074f4 <DMA_Init+0x3b8>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a7e      	ldr	r2, [pc, #504]	@ (80075cc <DMA_Init+0x490>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	f000 808e 	beq.w	80074f4 <DMA_Init+0x3b8>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a7c      	ldr	r2, [pc, #496]	@ (80075d0 <DMA_Init+0x494>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	f000 8088 	beq.w	80074f4 <DMA_Init+0x3b8>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a7a      	ldr	r2, [pc, #488]	@ (80075d4 <DMA_Init+0x498>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	f000 8082 	beq.w	80074f4 <DMA_Init+0x3b8>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a78      	ldr	r2, [pc, #480]	@ (80075d8 <DMA_Init+0x49c>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d07c      	beq.n	80074f4 <DMA_Init+0x3b8>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a77      	ldr	r2, [pc, #476]	@ (80075dc <DMA_Init+0x4a0>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d077      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a75      	ldr	r2, [pc, #468]	@ (80075e0 <DMA_Init+0x4a4>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d072      	beq.n	80074f4 <DMA_Init+0x3b8>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a74      	ldr	r2, [pc, #464]	@ (80075e4 <DMA_Init+0x4a8>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d06d      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a72      	ldr	r2, [pc, #456]	@ (80075e8 <DMA_Init+0x4ac>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d068      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a71      	ldr	r2, [pc, #452]	@ (80075ec <DMA_Init+0x4b0>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d063      	beq.n	80074f4 <DMA_Init+0x3b8>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a6f      	ldr	r2, [pc, #444]	@ (80075f0 <DMA_Init+0x4b4>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d05e      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a6e      	ldr	r2, [pc, #440]	@ (80075f4 <DMA_Init+0x4b8>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d059      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a6c      	ldr	r2, [pc, #432]	@ (80075f8 <DMA_Init+0x4bc>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d054      	beq.n	80074f4 <DMA_Init+0x3b8>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a6b      	ldr	r2, [pc, #428]	@ (80075fc <DMA_Init+0x4c0>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d04f      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a69      	ldr	r2, [pc, #420]	@ (8007600 <DMA_Init+0x4c4>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d04a      	beq.n	80074f4 <DMA_Init+0x3b8>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a68      	ldr	r2, [pc, #416]	@ (8007604 <DMA_Init+0x4c8>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d045      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a66      	ldr	r2, [pc, #408]	@ (8007608 <DMA_Init+0x4cc>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d040      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a65      	ldr	r2, [pc, #404]	@ (800760c <DMA_Init+0x4d0>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d03b      	beq.n	80074f4 <DMA_Init+0x3b8>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a63      	ldr	r2, [pc, #396]	@ (8007610 <DMA_Init+0x4d4>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d036      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a62      	ldr	r2, [pc, #392]	@ (8007614 <DMA_Init+0x4d8>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d031      	beq.n	80074f4 <DMA_Init+0x3b8>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a60      	ldr	r2, [pc, #384]	@ (8007618 <DMA_Init+0x4dc>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d02c      	beq.n	80074f4 <DMA_Init+0x3b8>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a5f      	ldr	r2, [pc, #380]	@ (800761c <DMA_Init+0x4e0>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d027      	beq.n	80074f4 <DMA_Init+0x3b8>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a5d      	ldr	r2, [pc, #372]	@ (8007620 <DMA_Init+0x4e4>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d022      	beq.n	80074f4 <DMA_Init+0x3b8>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a5c      	ldr	r2, [pc, #368]	@ (8007624 <DMA_Init+0x4e8>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d01d      	beq.n	80074f4 <DMA_Init+0x3b8>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a5a      	ldr	r2, [pc, #360]	@ (8007628 <DMA_Init+0x4ec>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d018      	beq.n	80074f4 <DMA_Init+0x3b8>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a59      	ldr	r2, [pc, #356]	@ (800762c <DMA_Init+0x4f0>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d013      	beq.n	80074f4 <DMA_Init+0x3b8>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a57      	ldr	r2, [pc, #348]	@ (8007630 <DMA_Init+0x4f4>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d00e      	beq.n	80074f4 <DMA_Init+0x3b8>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a56      	ldr	r2, [pc, #344]	@ (8007634 <DMA_Init+0x4f8>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d009      	beq.n	80074f4 <DMA_Init+0x3b8>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a54      	ldr	r2, [pc, #336]	@ (8007638 <DMA_Init+0x4fc>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d004      	beq.n	80074f4 <DMA_Init+0x3b8>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a53      	ldr	r2, [pc, #332]	@ (800763c <DMA_Init+0x500>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d101      	bne.n	80074f8 <DMA_Init+0x3bc>
 80074f4:	2301      	movs	r3, #1
 80074f6:	e000      	b.n	80074fa <DMA_Init+0x3be>
 80074f8:	2300      	movs	r3, #0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00d      	beq.n	800751a <DMA_Init+0x3de>
    {
      tmpreg |= DMA_CTR2_DREQ;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007504:	60fb      	str	r3, [r7, #12]
 8007506:	e008      	b.n	800751a <DMA_Init+0x3de>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007510:	d103      	bne.n	800751a <DMA_Init+0x3de>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007518:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	4313      	orrs	r3, r2
 8007522:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800752a:	4b45      	ldr	r3, [pc, #276]	@ (8007640 <DMA_Init+0x504>)
 800752c:	4013      	ands	r3, r2
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	6812      	ldr	r2, [r2, #0]
 8007532:	68f9      	ldr	r1, [r7, #12]
 8007534:	430b      	orrs	r3, r1
 8007536:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2200      	movs	r2, #0
 800753e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a2a      	ldr	r2, [pc, #168]	@ (80075f0 <DMA_Init+0x4b4>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d022      	beq.n	8007590 <DMA_Init+0x454>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a29      	ldr	r2, [pc, #164]	@ (80075f4 <DMA_Init+0x4b8>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d01d      	beq.n	8007590 <DMA_Init+0x454>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a27      	ldr	r2, [pc, #156]	@ (80075f8 <DMA_Init+0x4bc>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d018      	beq.n	8007590 <DMA_Init+0x454>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a26      	ldr	r2, [pc, #152]	@ (80075fc <DMA_Init+0x4c0>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d013      	beq.n	8007590 <DMA_Init+0x454>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a30      	ldr	r2, [pc, #192]	@ (8007630 <DMA_Init+0x4f4>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d00e      	beq.n	8007590 <DMA_Init+0x454>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a2f      	ldr	r2, [pc, #188]	@ (8007634 <DMA_Init+0x4f8>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d009      	beq.n	8007590 <DMA_Init+0x454>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a2d      	ldr	r2, [pc, #180]	@ (8007638 <DMA_Init+0x4fc>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d004      	beq.n	8007590 <DMA_Init+0x454>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a2c      	ldr	r2, [pc, #176]	@ (800763c <DMA_Init+0x500>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d101      	bne.n	8007594 <DMA_Init+0x458>
 8007590:	2301      	movs	r3, #1
 8007592:	e000      	b.n	8007596 <DMA_Init+0x45a>
 8007594:	2300      	movs	r3, #0
 8007596:	2b00      	cmp	r3, #0
 8007598:	d007      	beq.n	80075aa <DMA_Init+0x46e>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2200      	movs	r2, #0
 80075a0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2200      	movs	r2, #0
 80075a8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2200      	movs	r2, #0
 80075b0:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80075b2:	bf00      	nop
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	40020050 	.word	0x40020050
 80075c4:	50020050 	.word	0x50020050
 80075c8:	400200d0 	.word	0x400200d0
 80075cc:	500200d0 	.word	0x500200d0
 80075d0:	40020150 	.word	0x40020150
 80075d4:	50020150 	.word	0x50020150
 80075d8:	400201d0 	.word	0x400201d0
 80075dc:	500201d0 	.word	0x500201d0
 80075e0:	40020250 	.word	0x40020250
 80075e4:	50020250 	.word	0x50020250
 80075e8:	400202d0 	.word	0x400202d0
 80075ec:	500202d0 	.word	0x500202d0
 80075f0:	40020350 	.word	0x40020350
 80075f4:	50020350 	.word	0x50020350
 80075f8:	400203d0 	.word	0x400203d0
 80075fc:	500203d0 	.word	0x500203d0
 8007600:	40021050 	.word	0x40021050
 8007604:	50021050 	.word	0x50021050
 8007608:	400210d0 	.word	0x400210d0
 800760c:	500210d0 	.word	0x500210d0
 8007610:	40021150 	.word	0x40021150
 8007614:	50021150 	.word	0x50021150
 8007618:	400211d0 	.word	0x400211d0
 800761c:	500211d0 	.word	0x500211d0
 8007620:	40021250 	.word	0x40021250
 8007624:	50021250 	.word	0x50021250
 8007628:	400212d0 	.word	0x400212d0
 800762c:	500212d0 	.word	0x500212d0
 8007630:	40021350 	.word	0x40021350
 8007634:	50021350 	.word	0x50021350
 8007638:	400213d0 	.word	0x400213d0
 800763c:	500213d0 	.word	0x500213d0
 8007640:	3cc02100 	.word	0x3cc02100

08007644 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b086      	sub	sp, #24
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d003      	beq.n	800765a <HAL_DMAEx_List_Start_IT+0x16>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007656:	2b00      	cmp	r3, #0
 8007658:	d101      	bne.n	800765e <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e088      	b.n	8007770 <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007662:	2b00      	cmp	r3, #0
 8007664:	d101      	bne.n	800766a <HAL_DMAEx_List_Start_IT+0x26>
  {
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e082      	b.n	8007770 <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007670:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	695b      	ldr	r3, [r3, #20]
 8007678:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800767c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 800767e:	7dfb      	ldrb	r3, [r7, #23]
 8007680:	2b01      	cmp	r3, #1
 8007682:	d005      	beq.n	8007690 <HAL_DMAEx_List_Start_IT+0x4c>
 8007684:	7dfb      	ldrb	r3, [r7, #23]
 8007686:	2b02      	cmp	r3, #2
 8007688:	d16a      	bne.n	8007760 <HAL_DMAEx_List_Start_IT+0x11c>
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d067      	beq.n	8007760 <HAL_DMAEx_List_Start_IT+0x11c>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007696:	b2db      	uxtb	r3, r3
 8007698:	2b01      	cmp	r3, #1
 800769a:	d157      	bne.n	800774c <HAL_DMAEx_List_Start_IT+0x108>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d101      	bne.n	80076aa <HAL_DMAEx_List_Start_IT+0x66>
 80076a6:	2302      	movs	r3, #2
 80076a8:	e062      	b.n	8007770 <HAL_DMAEx_List_Start_IT+0x12c>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2201      	movs	r2, #1
 80076ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2202      	movs	r2, #2
 80076b6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076be:	2202      	movs	r2, #2
 80076c0:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076cc:	2200      	movs	r2, #0
 80076ce:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	695a      	ldr	r2, [r3, #20]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80076de:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d007      	beq.n	80076f8 <HAL_DMAEx_List_Start_IT+0xb4>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	695a      	ldr	r2, [r3, #20]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80076f6:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d007      	beq.n	8007710 <HAL_DMAEx_List_Start_IT+0xcc>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	695a      	ldr	r2, [r3, #20]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800770e:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f107 010c 	add.w	r1, r7, #12
 800771a:	2200      	movs	r2, #0
 800771c:	4618      	mov	r0, r3
 800771e:	f000 f82b 	bl	8007778 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4619      	mov	r1, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	0c0b      	lsrs	r3, r1, #16
 8007730:	041b      	lsls	r3, r3, #16
 8007732:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	461a      	mov	r2, r3
 800773c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8007740:	4013      	ands	r3, r2
 8007742:	68f9      	ldr	r1, [r7, #12]
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	6812      	ldr	r2, [r2, #0]
 8007748:	430b      	orrs	r3, r1
 800774a:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	695a      	ldr	r2, [r3, #20]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f042 0201 	orr.w	r2, r2, #1
 800775a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 800775c:	2300      	movs	r3, #0
 800775e:	e007      	b.n	8007770 <HAL_DMAEx_List_Start_IT+0x12c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2240      	movs	r2, #64	@ 0x40
 8007764:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
}
 8007770:	4618      	mov	r0, r3
 8007772:	3718      	adds	r7, #24
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8007778:	b480      	push	{r7}
 800777a:	b085      	sub	sp, #20
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6a1b      	ldr	r3, [r3, #32]
 8007788:	f003 0302 	and.w	r3, r3, #2
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00c      	beq.n	80077aa <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d002      	beq.n	800779c <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	4a0d      	ldr	r2, [pc, #52]	@ (80077d0 <DMA_List_GetCLLRNodeInfo+0x58>)
 800779a:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00f      	beq.n	80077c2 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2207      	movs	r2, #7
 80077a6:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 80077a8:	e00b      	b.n	80077c2 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d002      	beq.n	80077b6 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	4a08      	ldr	r2, [pc, #32]	@ (80077d4 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80077b4:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d002      	beq.n	80077c2 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2205      	movs	r2, #5
 80077c0:	601a      	str	r2, [r3, #0]
}
 80077c2:	bf00      	nop
 80077c4:	3714      	adds	r7, #20
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr
 80077ce:	bf00      	nop
 80077d0:	fe010000 	.word	0xfe010000
 80077d4:	f8010000 	.word	0xf8010000

080077d8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80077d8:	b480      	push	{r7}
 80077da:	b087      	sub	sp, #28
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80077e2:	2300      	movs	r3, #0
 80077e4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80077e6:	e142      	b.n	8007a6e <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	2101      	movs	r1, #1
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	fa01 f303 	lsl.w	r3, r1, r3
 80077f4:	4013      	ands	r3, r2
 80077f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f000 8134 	beq.w	8007a68 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	2b02      	cmp	r3, #2
 8007806:	d003      	beq.n	8007810 <HAL_GPIO_Init+0x38>
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	2b12      	cmp	r3, #18
 800780e:	d125      	bne.n	800785c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	08da      	lsrs	r2, r3, #3
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	3208      	adds	r2, #8
 8007818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800781c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	f003 0307 	and.w	r3, r3, #7
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	220f      	movs	r2, #15
 8007828:	fa02 f303 	lsl.w	r3, r2, r3
 800782c:	43db      	mvns	r3, r3
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	4013      	ands	r3, r2
 8007832:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	691b      	ldr	r3, [r3, #16]
 8007838:	f003 020f 	and.w	r2, r3, #15
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	f003 0307 	and.w	r3, r3, #7
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	fa02 f303 	lsl.w	r3, r2, r3
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	4313      	orrs	r3, r2
 800784c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	08da      	lsrs	r2, r3, #3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	3208      	adds	r2, #8
 8007856:	6979      	ldr	r1, [r7, #20]
 8007858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	2203      	movs	r2, #3
 8007868:	fa02 f303 	lsl.w	r3, r2, r3
 800786c:	43db      	mvns	r3, r3
 800786e:	697a      	ldr	r2, [r7, #20]
 8007870:	4013      	ands	r3, r2
 8007872:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	f003 0203 	and.w	r2, r3, #3
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	005b      	lsls	r3, r3, #1
 8007880:	fa02 f303 	lsl.w	r3, r2, r3
 8007884:	697a      	ldr	r2, [r7, #20]
 8007886:	4313      	orrs	r3, r2
 8007888:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	697a      	ldr	r2, [r7, #20]
 800788e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d00b      	beq.n	80078b0 <HAL_GPIO_Init+0xd8>
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	2b02      	cmp	r3, #2
 800789e:	d007      	beq.n	80078b0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80078a4:	2b11      	cmp	r3, #17
 80078a6:	d003      	beq.n	80078b0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	2b12      	cmp	r3, #18
 80078ae:	d130      	bne.n	8007912 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	005b      	lsls	r3, r3, #1
 80078ba:	2203      	movs	r2, #3
 80078bc:	fa02 f303 	lsl.w	r3, r2, r3
 80078c0:	43db      	mvns	r3, r3
 80078c2:	697a      	ldr	r2, [r7, #20]
 80078c4:	4013      	ands	r3, r2
 80078c6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	68da      	ldr	r2, [r3, #12]
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	005b      	lsls	r3, r3, #1
 80078d0:	fa02 f303 	lsl.w	r3, r2, r3
 80078d4:	697a      	ldr	r2, [r7, #20]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	697a      	ldr	r2, [r7, #20]
 80078de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80078e6:	2201      	movs	r2, #1
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	fa02 f303 	lsl.w	r3, r2, r3
 80078ee:	43db      	mvns	r3, r3
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	4013      	ands	r3, r2
 80078f4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	091b      	lsrs	r3, r3, #4
 80078fc:	f003 0201 	and.w	r2, r3, #1
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	fa02 f303 	lsl.w	r3, r2, r3
 8007906:	697a      	ldr	r2, [r7, #20]
 8007908:	4313      	orrs	r3, r2
 800790a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	697a      	ldr	r2, [r7, #20]
 8007910:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	f003 0303 	and.w	r3, r3, #3
 800791a:	2b03      	cmp	r3, #3
 800791c:	d109      	bne.n	8007932 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8007926:	2b03      	cmp	r3, #3
 8007928:	d11b      	bne.n	8007962 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d017      	beq.n	8007962 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	005b      	lsls	r3, r3, #1
 800793c:	2203      	movs	r2, #3
 800793e:	fa02 f303 	lsl.w	r3, r2, r3
 8007942:	43db      	mvns	r3, r3
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	4013      	ands	r3, r2
 8007948:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	689a      	ldr	r2, [r3, #8]
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	005b      	lsls	r3, r3, #1
 8007952:	fa02 f303 	lsl.w	r3, r2, r3
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	4313      	orrs	r3, r2
 800795a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d07c      	beq.n	8007a68 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800796e:	4a47      	ldr	r2, [pc, #284]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	089b      	lsrs	r3, r3, #2
 8007974:	3318      	adds	r3, #24
 8007976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800797a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	f003 0303 	and.w	r3, r3, #3
 8007982:	00db      	lsls	r3, r3, #3
 8007984:	220f      	movs	r2, #15
 8007986:	fa02 f303 	lsl.w	r3, r2, r3
 800798a:	43db      	mvns	r3, r3
 800798c:	697a      	ldr	r2, [r7, #20]
 800798e:	4013      	ands	r3, r2
 8007990:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	0a9a      	lsrs	r2, r3, #10
 8007996:	4b3e      	ldr	r3, [pc, #248]	@ (8007a90 <HAL_GPIO_Init+0x2b8>)
 8007998:	4013      	ands	r3, r2
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	f002 0203 	and.w	r2, r2, #3
 80079a0:	00d2      	lsls	r2, r2, #3
 80079a2:	4093      	lsls	r3, r2
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80079aa:	4938      	ldr	r1, [pc, #224]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	089b      	lsrs	r3, r3, #2
 80079b0:	3318      	adds	r3, #24
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80079b8:	4b34      	ldr	r3, [pc, #208]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	43db      	mvns	r3, r3
 80079c2:	697a      	ldr	r2, [r7, #20]
 80079c4:	4013      	ands	r3, r2
 80079c6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d003      	beq.n	80079dc <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	4313      	orrs	r3, r2
 80079da:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80079dc:	4a2b      	ldr	r2, [pc, #172]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80079e2:	4b2a      	ldr	r3, [pc, #168]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	43db      	mvns	r3, r3
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	4013      	ands	r3, r2
 80079f0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d003      	beq.n	8007a06 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8007a06:	4a21      	ldr	r2, [pc, #132]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8007a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 8007a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a12:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	43db      	mvns	r3, r3
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d003      	beq.n	8007a32 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8007a32:	4a16      	ldr	r2, [pc, #88]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8007a3a:	4b14      	ldr	r3, [pc, #80]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 8007a3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a40:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	43db      	mvns	r3, r3
 8007a46:	697a      	ldr	r2, [r7, #20]
 8007a48:	4013      	ands	r3, r2
 8007a4a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d003      	beq.n	8007a60 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8007a60:	4a0a      	ldr	r2, [pc, #40]	@ (8007a8c <HAL_GPIO_Init+0x2b4>)
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	fa22 f303 	lsr.w	r3, r2, r3
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f47f aeb5 	bne.w	80077e8 <HAL_GPIO_Init+0x10>
  }
}
 8007a7e:	bf00      	nop
 8007a80:	bf00      	nop
 8007a82:	371c      	adds	r7, #28
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr
 8007a8c:	44022000 	.word	0x44022000
 8007a90:	002f7f7f 	.word	0x002f7f7f

08007a94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	691a      	ldr	r2, [r3, #16]
 8007aa4:	887b      	ldrh	r3, [r7, #2]
 8007aa6:	4013      	ands	r3, r2
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d002      	beq.n	8007ab2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007aac:	2301      	movs	r3, #1
 8007aae:	73fb      	strb	r3, [r7, #15]
 8007ab0:	e001      	b.n	8007ab6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3714      	adds	r7, #20
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	460b      	mov	r3, r1
 8007ace:	807b      	strh	r3, [r7, #2]
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ad4:	787b      	ldrb	r3, [r7, #1]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d003      	beq.n	8007ae2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007ada:	887a      	ldrh	r2, [r7, #2]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007ae0:	e002      	b.n	8007ae8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007ae2:	887a      	ldrh	r2, [r7, #2]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007ae8:	bf00      	nop
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b082      	sub	sp, #8
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	4603      	mov	r3, r0
 8007afc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8007afe:	4b0f      	ldr	r3, [pc, #60]	@ (8007b3c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007b00:	68da      	ldr	r2, [r3, #12]
 8007b02:	88fb      	ldrh	r3, [r7, #6]
 8007b04:	4013      	ands	r3, r2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d006      	beq.n	8007b18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8007b0a:	4a0c      	ldr	r2, [pc, #48]	@ (8007b3c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007b0c:	88fb      	ldrh	r3, [r7, #6]
 8007b0e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8007b10:	88fb      	ldrh	r3, [r7, #6]
 8007b12:	4618      	mov	r0, r3
 8007b14:	f000 f814 	bl	8007b40 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8007b18:	4b08      	ldr	r3, [pc, #32]	@ (8007b3c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007b1a:	691a      	ldr	r2, [r3, #16]
 8007b1c:	88fb      	ldrh	r3, [r7, #6]
 8007b1e:	4013      	ands	r3, r2
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d006      	beq.n	8007b32 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8007b24:	4a05      	ldr	r2, [pc, #20]	@ (8007b3c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8007b26:	88fb      	ldrh	r3, [r7, #6]
 8007b28:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8007b2a:	88fb      	ldrh	r3, [r7, #6]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7fc f857 	bl	8003be0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8007b32:	bf00      	nop
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	44022000 	.word	0x44022000

08007b40 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	4603      	mov	r3, r0
 8007b48:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8007b4a:	bf00      	nop
 8007b4c:	370c      	adds	r7, #12
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
	...

08007b58 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8007b5c:	4b05      	ldr	r3, [pc, #20]	@ (8007b74 <HAL_ICACHE_Enable+0x1c>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a04      	ldr	r2, [pc, #16]	@ (8007b74 <HAL_ICACHE_Enable+0x1c>)
 8007b62:	f043 0301 	orr.w	r3, r3, #1
 8007b66:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007b68:	2300      	movs	r3, #0
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr
 8007b74:	40030400 	.word	0x40030400

08007b78 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8007b7c:	4b05      	ldr	r3, [pc, #20]	@ (8007b94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b80:	4a04      	ldr	r2, [pc, #16]	@ (8007b94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007b82:	f043 0301 	orr.w	r3, r3, #1
 8007b86:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8007b88:	bf00      	nop
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	44020800 	.word	0x44020800

08007b98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b088      	sub	sp, #32
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d102      	bne.n	8007bac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	f000 bc28 	b.w	80083fc <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007bac:	4b94      	ldr	r3, [pc, #592]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007bae:	69db      	ldr	r3, [r3, #28]
 8007bb0:	f003 0318 	and.w	r3, r3, #24
 8007bb4:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8007bb6:	4b92      	ldr	r3, [pc, #584]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bba:	f003 0303 	and.w	r3, r3, #3
 8007bbe:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 0310 	and.w	r3, r3, #16
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d05b      	beq.n	8007c84 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	2b08      	cmp	r3, #8
 8007bd0:	d005      	beq.n	8007bde <HAL_RCC_OscConfig+0x46>
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	2b18      	cmp	r3, #24
 8007bd6:	d114      	bne.n	8007c02 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	2b02      	cmp	r3, #2
 8007bdc:	d111      	bne.n	8007c02 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d102      	bne.n	8007bec <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	f000 bc08 	b.w	80083fc <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8007bec:	4b84      	ldr	r3, [pc, #528]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007bee:	699b      	ldr	r3, [r3, #24]
 8007bf0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6a1b      	ldr	r3, [r3, #32]
 8007bf8:	041b      	lsls	r3, r3, #16
 8007bfa:	4981      	ldr	r1, [pc, #516]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8007c00:	e040      	b.n	8007c84 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	69db      	ldr	r3, [r3, #28]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d023      	beq.n	8007c52 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007c0a:	4b7d      	ldr	r3, [pc, #500]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a7c      	ldr	r2, [pc, #496]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c16:	f7fd fcb5 	bl	8005584 <HAL_GetTick>
 8007c1a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007c1c:	e008      	b.n	8007c30 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8007c1e:	f7fd fcb1 	bl	8005584 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d901      	bls.n	8007c30 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e3e5      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8007c30:	4b73      	ldr	r3, [pc, #460]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d0f0      	beq.n	8007c1e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8007c3c:	4b70      	ldr	r3, [pc, #448]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007c3e:	699b      	ldr	r3, [r3, #24]
 8007c40:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a1b      	ldr	r3, [r3, #32]
 8007c48:	041b      	lsls	r3, r3, #16
 8007c4a:	496d      	ldr	r1, [pc, #436]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	618b      	str	r3, [r1, #24]
 8007c50:	e018      	b.n	8007c84 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007c52:	4b6b      	ldr	r3, [pc, #428]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a6a      	ldr	r2, [pc, #424]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007c58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c5e:	f7fd fc91 	bl	8005584 <HAL_GetTick>
 8007c62:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8007c64:	e008      	b.n	8007c78 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8007c66:	f7fd fc8d 	bl	8005584 <HAL_GetTick>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	1ad3      	subs	r3, r2, r3
 8007c70:	2b02      	cmp	r3, #2
 8007c72:	d901      	bls.n	8007c78 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8007c74:	2303      	movs	r3, #3
 8007c76:	e3c1      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8007c78:	4b61      	ldr	r3, [pc, #388]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d1f0      	bne.n	8007c66 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f000 80a0 	beq.w	8007dd2 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007c92:	69fb      	ldr	r3, [r7, #28]
 8007c94:	2b10      	cmp	r3, #16
 8007c96:	d005      	beq.n	8007ca4 <HAL_RCC_OscConfig+0x10c>
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	2b18      	cmp	r3, #24
 8007c9c:	d109      	bne.n	8007cb2 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	2b03      	cmp	r3, #3
 8007ca2:	d106      	bne.n	8007cb2 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f040 8092 	bne.w	8007dd2 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e3a4      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cba:	d106      	bne.n	8007cca <HAL_RCC_OscConfig+0x132>
 8007cbc:	4b50      	ldr	r3, [pc, #320]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a4f      	ldr	r2, [pc, #316]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007cc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cc6:	6013      	str	r3, [r2, #0]
 8007cc8:	e058      	b.n	8007d7c <HAL_RCC_OscConfig+0x1e4>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d112      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x160>
 8007cd2:	4b4b      	ldr	r3, [pc, #300]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a4a      	ldr	r2, [pc, #296]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007cd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007cdc:	6013      	str	r3, [r2, #0]
 8007cde:	4b48      	ldr	r3, [pc, #288]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a47      	ldr	r2, [pc, #284]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007ce4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007ce8:	6013      	str	r3, [r2, #0]
 8007cea:	4b45      	ldr	r3, [pc, #276]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a44      	ldr	r2, [pc, #272]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007cf0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007cf4:	6013      	str	r3, [r2, #0]
 8007cf6:	e041      	b.n	8007d7c <HAL_RCC_OscConfig+0x1e4>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d00:	d112      	bne.n	8007d28 <HAL_RCC_OscConfig+0x190>
 8007d02:	4b3f      	ldr	r3, [pc, #252]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a3e      	ldr	r2, [pc, #248]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d0c:	6013      	str	r3, [r2, #0]
 8007d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a3b      	ldr	r2, [pc, #236]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d14:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007d18:	6013      	str	r3, [r2, #0]
 8007d1a:	4b39      	ldr	r3, [pc, #228]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a38      	ldr	r2, [pc, #224]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d24:	6013      	str	r3, [r2, #0]
 8007d26:	e029      	b.n	8007d7c <HAL_RCC_OscConfig+0x1e4>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8007d30:	d112      	bne.n	8007d58 <HAL_RCC_OscConfig+0x1c0>
 8007d32:	4b33      	ldr	r3, [pc, #204]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a32      	ldr	r2, [pc, #200]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d3c:	6013      	str	r3, [r2, #0]
 8007d3e:	4b30      	ldr	r3, [pc, #192]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a2f      	ldr	r2, [pc, #188]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d44:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d48:	6013      	str	r3, [r2, #0]
 8007d4a:	4b2d      	ldr	r3, [pc, #180]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a2c      	ldr	r2, [pc, #176]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d54:	6013      	str	r3, [r2, #0]
 8007d56:	e011      	b.n	8007d7c <HAL_RCC_OscConfig+0x1e4>
 8007d58:	4b29      	ldr	r3, [pc, #164]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a28      	ldr	r2, [pc, #160]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	4b26      	ldr	r3, [pc, #152]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a25      	ldr	r2, [pc, #148]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d6e:	6013      	str	r3, [r2, #0]
 8007d70:	4b23      	ldr	r3, [pc, #140]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a22      	ldr	r2, [pc, #136]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007d76:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007d7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d013      	beq.n	8007dac <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d84:	f7fd fbfe 	bl	8005584 <HAL_GetTick>
 8007d88:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d8a:	e008      	b.n	8007d9e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007d8c:	f7fd fbfa 	bl	8005584 <HAL_GetTick>
 8007d90:	4602      	mov	r2, r0
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	2b64      	cmp	r3, #100	@ 0x64
 8007d98:	d901      	bls.n	8007d9e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e32e      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d9e:	4b18      	ldr	r3, [pc, #96]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d0f0      	beq.n	8007d8c <HAL_RCC_OscConfig+0x1f4>
 8007daa:	e012      	b.n	8007dd2 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dac:	f7fd fbea 	bl	8005584 <HAL_GetTick>
 8007db0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007db2:	e008      	b.n	8007dc6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007db4:	f7fd fbe6 	bl	8005584 <HAL_GetTick>
 8007db8:	4602      	mov	r2, r0
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	2b64      	cmp	r3, #100	@ 0x64
 8007dc0:	d901      	bls.n	8007dc6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	e31a      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8007e00 <HAL_RCC_OscConfig+0x268>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d1f0      	bne.n	8007db4 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f003 0302 	and.w	r3, r3, #2
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f000 809a 	beq.w	8007f14 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d005      	beq.n	8007df2 <HAL_RCC_OscConfig+0x25a>
 8007de6:	69fb      	ldr	r3, [r7, #28]
 8007de8:	2b18      	cmp	r3, #24
 8007dea:	d149      	bne.n	8007e80 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8007dec:	69bb      	ldr	r3, [r7, #24]
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d146      	bne.n	8007e80 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d104      	bne.n	8007e04 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e2fe      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
 8007dfe:	bf00      	nop
 8007e00:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d11c      	bne.n	8007e44 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8007e0a:	4b9a      	ldr	r3, [pc, #616]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f003 0218 	and.w	r2, r3, #24
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d014      	beq.n	8007e44 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007e1a:	4b96      	ldr	r3, [pc, #600]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f023 0218 	bic.w	r2, r3, #24
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	4993      	ldr	r1, [pc, #588]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8007e2c:	f000 fdd0 	bl	80089d0 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007e30:	4b91      	ldr	r3, [pc, #580]	@ (8008078 <HAL_RCC_OscConfig+0x4e0>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7fd fb1b 	bl	8005470 <HAL_InitTick>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	e2db      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e44:	f7fd fb9e 	bl	8005584 <HAL_GetTick>
 8007e48:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e4a:	e008      	b.n	8007e5e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007e4c:	f7fd fb9a 	bl	8005584 <HAL_GetTick>
 8007e50:	4602      	mov	r2, r0
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	1ad3      	subs	r3, r2, r3
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d901      	bls.n	8007e5e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	e2ce      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e5e:	4b85      	ldr	r3, [pc, #532]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f003 0302 	and.w	r3, r3, #2
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d0f0      	beq.n	8007e4c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8007e6a:	4b82      	ldr	r3, [pc, #520]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	695b      	ldr	r3, [r3, #20]
 8007e76:	041b      	lsls	r3, r3, #16
 8007e78:	497e      	ldr	r1, [pc, #504]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8007e7e:	e049      	b.n	8007f14 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d02c      	beq.n	8007ee2 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8007e88:	4b7a      	ldr	r3, [pc, #488]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f023 0218 	bic.w	r2, r3, #24
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	4977      	ldr	r1, [pc, #476]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e96:	4313      	orrs	r3, r2
 8007e98:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8007e9a:	4b76      	ldr	r3, [pc, #472]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a75      	ldr	r2, [pc, #468]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007ea0:	f043 0301 	orr.w	r3, r3, #1
 8007ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ea6:	f7fd fb6d 	bl	8005584 <HAL_GetTick>
 8007eaa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007eac:	e008      	b.n	8007ec0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007eae:	f7fd fb69 	bl	8005584 <HAL_GetTick>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	1ad3      	subs	r3, r2, r3
 8007eb8:	2b02      	cmp	r3, #2
 8007eba:	d901      	bls.n	8007ec0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8007ebc:	2303      	movs	r3, #3
 8007ebe:	e29d      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ec0:	4b6c      	ldr	r3, [pc, #432]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0302 	and.w	r3, r3, #2
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d0f0      	beq.n	8007eae <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8007ecc:	4b69      	ldr	r3, [pc, #420]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	695b      	ldr	r3, [r3, #20]
 8007ed8:	041b      	lsls	r3, r3, #16
 8007eda:	4966      	ldr	r1, [pc, #408]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007edc:	4313      	orrs	r3, r2
 8007ede:	610b      	str	r3, [r1, #16]
 8007ee0:	e018      	b.n	8007f14 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ee2:	4b64      	ldr	r3, [pc, #400]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a63      	ldr	r2, [pc, #396]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007ee8:	f023 0301 	bic.w	r3, r3, #1
 8007eec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007eee:	f7fd fb49 	bl	8005584 <HAL_GetTick>
 8007ef2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007ef4:	e008      	b.n	8007f08 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007ef6:	f7fd fb45 	bl	8005584 <HAL_GetTick>
 8007efa:	4602      	mov	r2, r0
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	1ad3      	subs	r3, r2, r3
 8007f00:	2b02      	cmp	r3, #2
 8007f02:	d901      	bls.n	8007f08 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8007f04:	2303      	movs	r3, #3
 8007f06:	e279      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007f08:	4b5a      	ldr	r3, [pc, #360]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f003 0302 	and.w	r3, r3, #2
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d1f0      	bne.n	8007ef6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 0308 	and.w	r3, r3, #8
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d03c      	beq.n	8007f9a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d01c      	beq.n	8007f62 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007f28:	4b52      	ldr	r3, [pc, #328]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007f2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f2e:	4a51      	ldr	r2, [pc, #324]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007f30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007f34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f38:	f7fd fb24 	bl	8005584 <HAL_GetTick>
 8007f3c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007f3e:	e008      	b.n	8007f52 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8007f40:	f7fd fb20 	bl	8005584 <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d901      	bls.n	8007f52 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e254      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007f52:	4b48      	ldr	r3, [pc, #288]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007f54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d0ef      	beq.n	8007f40 <HAL_RCC_OscConfig+0x3a8>
 8007f60:	e01b      	b.n	8007f9a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f62:	4b44      	ldr	r3, [pc, #272]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007f64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f68:	4a42      	ldr	r2, [pc, #264]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007f6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f6e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f72:	f7fd fb07 	bl	8005584 <HAL_GetTick>
 8007f76:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007f78:	e008      	b.n	8007f8c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8007f7a:	f7fd fb03 	bl	8005584 <HAL_GetTick>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	1ad3      	subs	r3, r2, r3
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d901      	bls.n	8007f8c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8007f88:	2303      	movs	r3, #3
 8007f8a:	e237      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007f8c:	4b39      	ldr	r3, [pc, #228]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007f8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d1ef      	bne.n	8007f7a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0304 	and.w	r3, r3, #4
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 80d2 	beq.w	800814c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007fa8:	4b34      	ldr	r3, [pc, #208]	@ (800807c <HAL_RCC_OscConfig+0x4e4>)
 8007faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fac:	f003 0301 	and.w	r3, r3, #1
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d118      	bne.n	8007fe6 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8007fb4:	4b31      	ldr	r3, [pc, #196]	@ (800807c <HAL_RCC_OscConfig+0x4e4>)
 8007fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb8:	4a30      	ldr	r2, [pc, #192]	@ (800807c <HAL_RCC_OscConfig+0x4e4>)
 8007fba:	f043 0301 	orr.w	r3, r3, #1
 8007fbe:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fc0:	f7fd fae0 	bl	8005584 <HAL_GetTick>
 8007fc4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007fc6:	e008      	b.n	8007fda <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fc8:	f7fd fadc 	bl	8005584 <HAL_GetTick>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d901      	bls.n	8007fda <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	e210      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007fda:	4b28      	ldr	r3, [pc, #160]	@ (800807c <HAL_RCC_OscConfig+0x4e4>)
 8007fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fde:	f003 0301 	and.w	r3, r3, #1
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d0f0      	beq.n	8007fc8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d108      	bne.n	8008000 <HAL_RCC_OscConfig+0x468>
 8007fee:	4b21      	ldr	r3, [pc, #132]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007ff0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8007ff6:	f043 0301 	orr.w	r3, r3, #1
 8007ffa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007ffe:	e074      	b.n	80080ea <HAL_RCC_OscConfig+0x552>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d118      	bne.n	800803a <HAL_RCC_OscConfig+0x4a2>
 8008008:	4b1a      	ldr	r3, [pc, #104]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 800800a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800800e:	4a19      	ldr	r2, [pc, #100]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8008010:	f023 0301 	bic.w	r3, r3, #1
 8008014:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008018:	4b16      	ldr	r3, [pc, #88]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 800801a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800801e:	4a15      	ldr	r2, [pc, #84]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8008020:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008024:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008028:	4b12      	ldr	r3, [pc, #72]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 800802a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800802e:	4a11      	ldr	r2, [pc, #68]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8008030:	f023 0304 	bic.w	r3, r3, #4
 8008034:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008038:	e057      	b.n	80080ea <HAL_RCC_OscConfig+0x552>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	2b05      	cmp	r3, #5
 8008040:	d11e      	bne.n	8008080 <HAL_RCC_OscConfig+0x4e8>
 8008042:	4b0c      	ldr	r3, [pc, #48]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8008044:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008048:	4a0a      	ldr	r2, [pc, #40]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 800804a:	f043 0304 	orr.w	r3, r3, #4
 800804e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008052:	4b08      	ldr	r3, [pc, #32]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8008054:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008058:	4a06      	ldr	r2, [pc, #24]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 800805a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800805e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008062:	4b04      	ldr	r3, [pc, #16]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 8008064:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008068:	4a02      	ldr	r2, [pc, #8]	@ (8008074 <HAL_RCC_OscConfig+0x4dc>)
 800806a:	f043 0301 	orr.w	r3, r3, #1
 800806e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008072:	e03a      	b.n	80080ea <HAL_RCC_OscConfig+0x552>
 8008074:	44020c00 	.word	0x44020c00
 8008078:	2000000c 	.word	0x2000000c
 800807c:	44020800 	.word	0x44020800
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	2b85      	cmp	r3, #133	@ 0x85
 8008086:	d118      	bne.n	80080ba <HAL_RCC_OscConfig+0x522>
 8008088:	4ba2      	ldr	r3, [pc, #648]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800808a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800808e:	4aa1      	ldr	r2, [pc, #644]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008090:	f043 0304 	orr.w	r3, r3, #4
 8008094:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008098:	4b9e      	ldr	r3, [pc, #632]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800809a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800809e:	4a9d      	ldr	r2, [pc, #628]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80080a8:	4b9a      	ldr	r3, [pc, #616]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080ae:	4a99      	ldr	r2, [pc, #612]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080b0:	f043 0301 	orr.w	r3, r3, #1
 80080b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80080b8:	e017      	b.n	80080ea <HAL_RCC_OscConfig+0x552>
 80080ba:	4b96      	ldr	r3, [pc, #600]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080c0:	4a94      	ldr	r2, [pc, #592]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080c2:	f023 0301 	bic.w	r3, r3, #1
 80080c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80080ca:	4b92      	ldr	r3, [pc, #584]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080d0:	4a90      	ldr	r2, [pc, #576]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080d2:	f023 0304 	bic.w	r3, r3, #4
 80080d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80080da:	4b8e      	ldr	r3, [pc, #568]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080e0:	4a8c      	ldr	r2, [pc, #560]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80080e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d016      	beq.n	8008120 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080f2:	f7fd fa47 	bl	8005584 <HAL_GetTick>
 80080f6:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080f8:	e00a      	b.n	8008110 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080fa:	f7fd fa43 	bl	8005584 <HAL_GetTick>
 80080fe:	4602      	mov	r2, r0
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008108:	4293      	cmp	r3, r2
 800810a:	d901      	bls.n	8008110 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800810c:	2303      	movs	r3, #3
 800810e:	e175      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008110:	4b80      	ldr	r3, [pc, #512]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008112:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008116:	f003 0302 	and.w	r3, r3, #2
 800811a:	2b00      	cmp	r3, #0
 800811c:	d0ed      	beq.n	80080fa <HAL_RCC_OscConfig+0x562>
 800811e:	e015      	b.n	800814c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008120:	f7fd fa30 	bl	8005584 <HAL_GetTick>
 8008124:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008126:	e00a      	b.n	800813e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008128:	f7fd fa2c 	bl	8005584 <HAL_GetTick>
 800812c:	4602      	mov	r2, r0
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	1ad3      	subs	r3, r2, r3
 8008132:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008136:	4293      	cmp	r3, r2
 8008138:	d901      	bls.n	800813e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800813a:	2303      	movs	r3, #3
 800813c:	e15e      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800813e:	4b75      	ldr	r3, [pc, #468]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008140:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008144:	f003 0302 	and.w	r3, r3, #2
 8008148:	2b00      	cmp	r3, #0
 800814a:	d1ed      	bne.n	8008128 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0320 	and.w	r3, r3, #32
 8008154:	2b00      	cmp	r3, #0
 8008156:	d036      	beq.n	80081c6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815c:	2b00      	cmp	r3, #0
 800815e:	d019      	beq.n	8008194 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008160:	4b6c      	ldr	r3, [pc, #432]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a6b      	ldr	r2, [pc, #428]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008166:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800816a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800816c:	f7fd fa0a 	bl	8005584 <HAL_GetTick>
 8008170:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008172:	e008      	b.n	8008186 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8008174:	f7fd fa06 	bl	8005584 <HAL_GetTick>
 8008178:	4602      	mov	r2, r0
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	2b02      	cmp	r3, #2
 8008180:	d901      	bls.n	8008186 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e13a      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008186:	4b63      	ldr	r3, [pc, #396]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800818e:	2b00      	cmp	r3, #0
 8008190:	d0f0      	beq.n	8008174 <HAL_RCC_OscConfig+0x5dc>
 8008192:	e018      	b.n	80081c6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008194:	4b5f      	ldr	r3, [pc, #380]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a5e      	ldr	r2, [pc, #376]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800819a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800819e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081a0:	f7fd f9f0 	bl	8005584 <HAL_GetTick>
 80081a4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80081a6:	e008      	b.n	80081ba <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80081a8:	f7fd f9ec 	bl	8005584 <HAL_GetTick>
 80081ac:	4602      	mov	r2, r0
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	1ad3      	subs	r3, r2, r3
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d901      	bls.n	80081ba <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80081b6:	2303      	movs	r3, #3
 80081b8:	e120      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80081ba:	4b56      	ldr	r3, [pc, #344]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1f0      	bne.n	80081a8 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f000 8115 	beq.w	80083fa <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	2b18      	cmp	r3, #24
 80081d4:	f000 80af 	beq.w	8008336 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081dc:	2b02      	cmp	r3, #2
 80081de:	f040 8086 	bne.w	80082ee <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80081e2:	4b4c      	ldr	r3, [pc, #304]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a4b      	ldr	r2, [pc, #300]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80081e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80081ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081ee:	f7fd f9c9 	bl	8005584 <HAL_GetTick>
 80081f2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80081f4:	e008      	b.n	8008208 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80081f6:	f7fd f9c5 	bl	8005584 <HAL_GetTick>
 80081fa:	4602      	mov	r2, r0
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	1ad3      	subs	r3, r2, r3
 8008200:	2b02      	cmp	r3, #2
 8008202:	d901      	bls.n	8008208 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8008204:	2303      	movs	r3, #3
 8008206:	e0f9      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008208:	4b42      	ldr	r3, [pc, #264]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1f0      	bne.n	80081f6 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8008214:	4b3f      	ldr	r3, [pc, #252]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008218:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800821c:	f023 0303 	bic.w	r3, r3, #3
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008228:	0212      	lsls	r2, r2, #8
 800822a:	430a      	orrs	r2, r1
 800822c:	4939      	ldr	r1, [pc, #228]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800822e:	4313      	orrs	r3, r2
 8008230:	628b      	str	r3, [r1, #40]	@ 0x28
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008236:	3b01      	subs	r3, #1
 8008238:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008240:	3b01      	subs	r3, #1
 8008242:	025b      	lsls	r3, r3, #9
 8008244:	b29b      	uxth	r3, r3
 8008246:	431a      	orrs	r2, r3
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800824c:	3b01      	subs	r3, #1
 800824e:	041b      	lsls	r3, r3, #16
 8008250:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008254:	431a      	orrs	r2, r3
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800825a:	3b01      	subs	r3, #1
 800825c:	061b      	lsls	r3, r3, #24
 800825e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008262:	492c      	ldr	r1, [pc, #176]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008264:	4313      	orrs	r3, r2
 8008266:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8008268:	4b2a      	ldr	r3, [pc, #168]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800826a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800826c:	4a29      	ldr	r2, [pc, #164]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800826e:	f023 0310 	bic.w	r3, r3, #16
 8008272:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008278:	4a26      	ldr	r2, [pc, #152]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800827a:	00db      	lsls	r3, r3, #3
 800827c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800827e:	4b25      	ldr	r3, [pc, #148]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008282:	4a24      	ldr	r2, [pc, #144]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008284:	f043 0310 	orr.w	r3, r3, #16
 8008288:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800828a:	4b22      	ldr	r3, [pc, #136]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800828c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800828e:	f023 020c 	bic.w	r2, r3, #12
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008296:	491f      	ldr	r1, [pc, #124]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 8008298:	4313      	orrs	r3, r2
 800829a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 800829c:	4b1d      	ldr	r3, [pc, #116]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 800829e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082a0:	f023 0220 	bic.w	r2, r3, #32
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082a8:	491a      	ldr	r1, [pc, #104]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80082aa:	4313      	orrs	r3, r2
 80082ac:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80082ae:	4b19      	ldr	r3, [pc, #100]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80082b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b2:	4a18      	ldr	r2, [pc, #96]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80082b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082b8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80082ba:	4b16      	ldr	r3, [pc, #88]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a15      	ldr	r2, [pc, #84]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80082c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082c6:	f7fd f95d 	bl	8005584 <HAL_GetTick>
 80082ca:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80082cc:	e008      	b.n	80082e0 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80082ce:	f7fd f959 	bl	8005584 <HAL_GetTick>
 80082d2:	4602      	mov	r2, r0
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	1ad3      	subs	r3, r2, r3
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d901      	bls.n	80082e0 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80082dc:	2303      	movs	r3, #3
 80082de:	e08d      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80082e0:	4b0c      	ldr	r3, [pc, #48]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d0f0      	beq.n	80082ce <HAL_RCC_OscConfig+0x736>
 80082ec:	e085      	b.n	80083fa <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80082ee:	4b09      	ldr	r3, [pc, #36]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a08      	ldr	r2, [pc, #32]	@ (8008314 <HAL_RCC_OscConfig+0x77c>)
 80082f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082fa:	f7fd f943 	bl	8005584 <HAL_GetTick>
 80082fe:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008300:	e00a      	b.n	8008318 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8008302:	f7fd f93f 	bl	8005584 <HAL_GetTick>
 8008306:	4602      	mov	r2, r0
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	1ad3      	subs	r3, r2, r3
 800830c:	2b02      	cmp	r3, #2
 800830e:	d903      	bls.n	8008318 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e073      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
 8008314:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008318:	4b3a      	ldr	r3, [pc, #232]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1ee      	bne.n	8008302 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8008324:	4b37      	ldr	r3, [pc, #220]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 8008326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008328:	4a36      	ldr	r2, [pc, #216]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 800832a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800832e:	f023 0303 	bic.w	r3, r3, #3
 8008332:	6293      	str	r3, [r2, #40]	@ 0x28
 8008334:	e061      	b.n	80083fa <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8008336:	4b33      	ldr	r3, [pc, #204]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 8008338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800833a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800833c:	4b31      	ldr	r3, [pc, #196]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 800833e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008340:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008346:	2b01      	cmp	r3, #1
 8008348:	d031      	beq.n	80083ae <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	f003 0203 	and.w	r2, r3, #3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008354:	429a      	cmp	r2, r3
 8008356:	d12a      	bne.n	80083ae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	0a1b      	lsrs	r3, r3, #8
 800835c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8008364:	429a      	cmp	r2, r3
 8008366:	d122      	bne.n	80083ae <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008372:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8008374:	429a      	cmp	r2, r3
 8008376:	d11a      	bne.n	80083ae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	0a5b      	lsrs	r3, r3, #9
 800837c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008384:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8008386:	429a      	cmp	r2, r3
 8008388:	d111      	bne.n	80083ae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	0c1b      	lsrs	r3, r3, #16
 800838e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008396:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8008398:	429a      	cmp	r2, r3
 800839a:	d108      	bne.n	80083ae <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	0e1b      	lsrs	r3, r3, #24
 80083a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d001      	beq.n	80083b2 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e024      	b.n	80083fc <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80083b2:	4b14      	ldr	r3, [pc, #80]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 80083b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083b6:	08db      	lsrs	r3, r3, #3
 80083b8:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d01a      	beq.n	80083fa <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80083c4:	4b0f      	ldr	r3, [pc, #60]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 80083c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083c8:	4a0e      	ldr	r2, [pc, #56]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 80083ca:	f023 0310 	bic.w	r3, r3, #16
 80083ce:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083d0:	f7fd f8d8 	bl	8005584 <HAL_GetTick>
 80083d4:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80083d6:	bf00      	nop
 80083d8:	f7fd f8d4 	bl	8005584 <HAL_GetTick>
 80083dc:	4602      	mov	r2, r0
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d0f9      	beq.n	80083d8 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083e8:	4a06      	ldr	r2, [pc, #24]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 80083ea:	00db      	lsls	r3, r3, #3
 80083ec:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80083ee:	4b05      	ldr	r3, [pc, #20]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 80083f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083f2:	4a04      	ldr	r2, [pc, #16]	@ (8008404 <HAL_RCC_OscConfig+0x86c>)
 80083f4:	f043 0310 	orr.w	r3, r3, #16
 80083f8:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80083fa:	2300      	movs	r3, #0
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3720      	adds	r7, #32
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	44020c00 	.word	0x44020c00

08008408 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d101      	bne.n	800841c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e19e      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800841c:	4b83      	ldr	r3, [pc, #524]	@ (800862c <HAL_RCC_ClockConfig+0x224>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f003 030f 	and.w	r3, r3, #15
 8008424:	683a      	ldr	r2, [r7, #0]
 8008426:	429a      	cmp	r2, r3
 8008428:	d910      	bls.n	800844c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800842a:	4b80      	ldr	r3, [pc, #512]	@ (800862c <HAL_RCC_ClockConfig+0x224>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f023 020f 	bic.w	r2, r3, #15
 8008432:	497e      	ldr	r1, [pc, #504]	@ (800862c <HAL_RCC_ClockConfig+0x224>)
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	4313      	orrs	r3, r2
 8008438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800843a:	4b7c      	ldr	r3, [pc, #496]	@ (800862c <HAL_RCC_ClockConfig+0x224>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f003 030f 	and.w	r3, r3, #15
 8008442:	683a      	ldr	r2, [r7, #0]
 8008444:	429a      	cmp	r2, r3
 8008446:	d001      	beq.n	800844c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008448:	2301      	movs	r3, #1
 800844a:	e186      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0310 	and.w	r3, r3, #16
 8008454:	2b00      	cmp	r3, #0
 8008456:	d012      	beq.n	800847e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	695a      	ldr	r2, [r3, #20]
 800845c:	4b74      	ldr	r3, [pc, #464]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	0a1b      	lsrs	r3, r3, #8
 8008462:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008466:	429a      	cmp	r2, r3
 8008468:	d909      	bls.n	800847e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800846a:	4b71      	ldr	r3, [pc, #452]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 800846c:	6a1b      	ldr	r3, [r3, #32]
 800846e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	695b      	ldr	r3, [r3, #20]
 8008476:	021b      	lsls	r3, r3, #8
 8008478:	496d      	ldr	r1, [pc, #436]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 800847a:	4313      	orrs	r3, r2
 800847c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 0308 	and.w	r3, r3, #8
 8008486:	2b00      	cmp	r3, #0
 8008488:	d012      	beq.n	80084b0 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	691a      	ldr	r2, [r3, #16]
 800848e:	4b68      	ldr	r3, [pc, #416]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 8008490:	6a1b      	ldr	r3, [r3, #32]
 8008492:	091b      	lsrs	r3, r3, #4
 8008494:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008498:	429a      	cmp	r2, r3
 800849a:	d909      	bls.n	80084b0 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800849c:	4b64      	ldr	r3, [pc, #400]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 800849e:	6a1b      	ldr	r3, [r3, #32]
 80084a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	691b      	ldr	r3, [r3, #16]
 80084a8:	011b      	lsls	r3, r3, #4
 80084aa:	4961      	ldr	r1, [pc, #388]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 80084ac:	4313      	orrs	r3, r2
 80084ae:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f003 0304 	and.w	r3, r3, #4
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d010      	beq.n	80084de <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	68da      	ldr	r2, [r3, #12]
 80084c0:	4b5b      	ldr	r3, [pc, #364]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 80084c2:	6a1b      	ldr	r3, [r3, #32]
 80084c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d908      	bls.n	80084de <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80084cc:	4b58      	ldr	r3, [pc, #352]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 80084ce:	6a1b      	ldr	r3, [r3, #32]
 80084d0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	4955      	ldr	r1, [pc, #340]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 80084da:	4313      	orrs	r3, r2
 80084dc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f003 0302 	and.w	r3, r3, #2
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d010      	beq.n	800850c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	689a      	ldr	r2, [r3, #8]
 80084ee:	4b50      	ldr	r3, [pc, #320]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 80084f0:	6a1b      	ldr	r3, [r3, #32]
 80084f2:	f003 030f 	and.w	r3, r3, #15
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d908      	bls.n	800850c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80084fa:	4b4d      	ldr	r3, [pc, #308]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 80084fc:	6a1b      	ldr	r3, [r3, #32]
 80084fe:	f023 020f 	bic.w	r2, r3, #15
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	494a      	ldr	r1, [pc, #296]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 8008508:	4313      	orrs	r3, r2
 800850a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	2b00      	cmp	r3, #0
 8008516:	f000 8093 	beq.w	8008640 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	2b03      	cmp	r3, #3
 8008520:	d107      	bne.n	8008532 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008522:	4b43      	ldr	r3, [pc, #268]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d121      	bne.n	8008572 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e113      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	2b02      	cmp	r3, #2
 8008538:	d107      	bne.n	800854a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800853a:	4b3d      	ldr	r3, [pc, #244]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008542:	2b00      	cmp	r3, #0
 8008544:	d115      	bne.n	8008572 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	e107      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	2b01      	cmp	r3, #1
 8008550:	d107      	bne.n	8008562 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8008552:	4b37      	ldr	r3, [pc, #220]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800855a:	2b00      	cmp	r3, #0
 800855c:	d109      	bne.n	8008572 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	e0fb      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008562:	4b33      	ldr	r3, [pc, #204]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0302 	and.w	r3, r3, #2
 800856a:	2b00      	cmp	r3, #0
 800856c:	d101      	bne.n	8008572 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	e0f3      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8008572:	4b2f      	ldr	r3, [pc, #188]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 8008574:	69db      	ldr	r3, [r3, #28]
 8008576:	f023 0203 	bic.w	r2, r3, #3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	492c      	ldr	r1, [pc, #176]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 8008580:	4313      	orrs	r3, r2
 8008582:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008584:	f7fc fffe 	bl	8005584 <HAL_GetTick>
 8008588:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	2b03      	cmp	r3, #3
 8008590:	d112      	bne.n	80085b8 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008592:	e00a      	b.n	80085aa <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8008594:	f7fc fff6 	bl	8005584 <HAL_GetTick>
 8008598:	4602      	mov	r2, r0
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	1ad3      	subs	r3, r2, r3
 800859e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d901      	bls.n	80085aa <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80085a6:	2303      	movs	r3, #3
 80085a8:	e0d7      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80085aa:	4b21      	ldr	r3, [pc, #132]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 80085ac:	69db      	ldr	r3, [r3, #28]
 80085ae:	f003 0318 	and.w	r3, r3, #24
 80085b2:	2b18      	cmp	r3, #24
 80085b4:	d1ee      	bne.n	8008594 <HAL_RCC_ClockConfig+0x18c>
 80085b6:	e043      	b.n	8008640 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d112      	bne.n	80085e6 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80085c0:	e00a      	b.n	80085d8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80085c2:	f7fc ffdf 	bl	8005584 <HAL_GetTick>
 80085c6:	4602      	mov	r2, r0
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	1ad3      	subs	r3, r2, r3
 80085cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d901      	bls.n	80085d8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80085d4:	2303      	movs	r3, #3
 80085d6:	e0c0      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80085d8:	4b15      	ldr	r3, [pc, #84]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 80085da:	69db      	ldr	r3, [r3, #28]
 80085dc:	f003 0318 	and.w	r3, r3, #24
 80085e0:	2b10      	cmp	r3, #16
 80085e2:	d1ee      	bne.n	80085c2 <HAL_RCC_ClockConfig+0x1ba>
 80085e4:	e02c      	b.n	8008640 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d122      	bne.n	8008634 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80085ee:	e00a      	b.n	8008606 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80085f0:	f7fc ffc8 	bl	8005584 <HAL_GetTick>
 80085f4:	4602      	mov	r2, r0
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085fe:	4293      	cmp	r3, r2
 8008600:	d901      	bls.n	8008606 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8008602:	2303      	movs	r3, #3
 8008604:	e0a9      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8008606:	4b0a      	ldr	r3, [pc, #40]	@ (8008630 <HAL_RCC_ClockConfig+0x228>)
 8008608:	69db      	ldr	r3, [r3, #28]
 800860a:	f003 0318 	and.w	r3, r3, #24
 800860e:	2b08      	cmp	r3, #8
 8008610:	d1ee      	bne.n	80085f0 <HAL_RCC_ClockConfig+0x1e8>
 8008612:	e015      	b.n	8008640 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8008614:	f7fc ffb6 	bl	8005584 <HAL_GetTick>
 8008618:	4602      	mov	r2, r0
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	1ad3      	subs	r3, r2, r3
 800861e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008622:	4293      	cmp	r3, r2
 8008624:	d906      	bls.n	8008634 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8008626:	2303      	movs	r3, #3
 8008628:	e097      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
 800862a:	bf00      	nop
 800862c:	40022000 	.word	0x40022000
 8008630:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008634:	4b4b      	ldr	r3, [pc, #300]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 8008636:	69db      	ldr	r3, [r3, #28]
 8008638:	f003 0318 	and.w	r3, r3, #24
 800863c:	2b00      	cmp	r3, #0
 800863e:	d1e9      	bne.n	8008614 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0302 	and.w	r3, r3, #2
 8008648:	2b00      	cmp	r3, #0
 800864a:	d010      	beq.n	800866e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	689a      	ldr	r2, [r3, #8]
 8008650:	4b44      	ldr	r3, [pc, #272]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 8008652:	6a1b      	ldr	r3, [r3, #32]
 8008654:	f003 030f 	and.w	r3, r3, #15
 8008658:	429a      	cmp	r2, r3
 800865a:	d208      	bcs.n	800866e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800865c:	4b41      	ldr	r3, [pc, #260]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 800865e:	6a1b      	ldr	r3, [r3, #32]
 8008660:	f023 020f 	bic.w	r2, r3, #15
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	493e      	ldr	r1, [pc, #248]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 800866a:	4313      	orrs	r3, r2
 800866c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800866e:	4b3e      	ldr	r3, [pc, #248]	@ (8008768 <HAL_RCC_ClockConfig+0x360>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 030f 	and.w	r3, r3, #15
 8008676:	683a      	ldr	r2, [r7, #0]
 8008678:	429a      	cmp	r2, r3
 800867a:	d210      	bcs.n	800869e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800867c:	4b3a      	ldr	r3, [pc, #232]	@ (8008768 <HAL_RCC_ClockConfig+0x360>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f023 020f 	bic.w	r2, r3, #15
 8008684:	4938      	ldr	r1, [pc, #224]	@ (8008768 <HAL_RCC_ClockConfig+0x360>)
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	4313      	orrs	r3, r2
 800868a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800868c:	4b36      	ldr	r3, [pc, #216]	@ (8008768 <HAL_RCC_ClockConfig+0x360>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f003 030f 	and.w	r3, r3, #15
 8008694:	683a      	ldr	r2, [r7, #0]
 8008696:	429a      	cmp	r2, r3
 8008698:	d001      	beq.n	800869e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e05d      	b.n	800875a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 0304 	and.w	r3, r3, #4
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d010      	beq.n	80086cc <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	68da      	ldr	r2, [r3, #12]
 80086ae:	4b2d      	ldr	r3, [pc, #180]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 80086b0:	6a1b      	ldr	r3, [r3, #32]
 80086b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d208      	bcs.n	80086cc <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80086ba:	4b2a      	ldr	r3, [pc, #168]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	4927      	ldr	r1, [pc, #156]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 80086c8:	4313      	orrs	r3, r2
 80086ca:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f003 0308 	and.w	r3, r3, #8
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d012      	beq.n	80086fe <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	691a      	ldr	r2, [r3, #16]
 80086dc:	4b21      	ldr	r3, [pc, #132]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 80086de:	6a1b      	ldr	r3, [r3, #32]
 80086e0:	091b      	lsrs	r3, r3, #4
 80086e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d209      	bcs.n	80086fe <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80086ea:	4b1e      	ldr	r3, [pc, #120]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 80086ec:	6a1b      	ldr	r3, [r3, #32]
 80086ee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	011b      	lsls	r3, r3, #4
 80086f8:	491a      	ldr	r1, [pc, #104]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 80086fa:	4313      	orrs	r3, r2
 80086fc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f003 0310 	and.w	r3, r3, #16
 8008706:	2b00      	cmp	r3, #0
 8008708:	d012      	beq.n	8008730 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	695a      	ldr	r2, [r3, #20]
 800870e:	4b15      	ldr	r3, [pc, #84]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 8008710:	6a1b      	ldr	r3, [r3, #32]
 8008712:	0a1b      	lsrs	r3, r3, #8
 8008714:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008718:	429a      	cmp	r2, r3
 800871a:	d209      	bcs.n	8008730 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800871c:	4b11      	ldr	r3, [pc, #68]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 800871e:	6a1b      	ldr	r3, [r3, #32]
 8008720:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	695b      	ldr	r3, [r3, #20]
 8008728:	021b      	lsls	r3, r3, #8
 800872a:	490e      	ldr	r1, [pc, #56]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 800872c:	4313      	orrs	r3, r2
 800872e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008730:	f000 f822 	bl	8008778 <HAL_RCC_GetSysClockFreq>
 8008734:	4602      	mov	r2, r0
 8008736:	4b0b      	ldr	r3, [pc, #44]	@ (8008764 <HAL_RCC_ClockConfig+0x35c>)
 8008738:	6a1b      	ldr	r3, [r3, #32]
 800873a:	f003 030f 	and.w	r3, r3, #15
 800873e:	490b      	ldr	r1, [pc, #44]	@ (800876c <HAL_RCC_ClockConfig+0x364>)
 8008740:	5ccb      	ldrb	r3, [r1, r3]
 8008742:	fa22 f303 	lsr.w	r3, r2, r3
 8008746:	4a0a      	ldr	r2, [pc, #40]	@ (8008770 <HAL_RCC_ClockConfig+0x368>)
 8008748:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800874a:	4b0a      	ldr	r3, [pc, #40]	@ (8008774 <HAL_RCC_ClockConfig+0x36c>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4618      	mov	r0, r3
 8008750:	f7fc fe8e 	bl	8005470 <HAL_InitTick>
 8008754:	4603      	mov	r3, r0
 8008756:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8008758:	7afb      	ldrb	r3, [r7, #11]
}
 800875a:	4618      	mov	r0, r3
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop
 8008764:	44020c00 	.word	0x44020c00
 8008768:	40022000 	.word	0x40022000
 800876c:	080138b0 	.word	0x080138b0
 8008770:	20000008 	.word	0x20000008
 8008774:	2000000c 	.word	0x2000000c

08008778 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008778:	b480      	push	{r7}
 800877a:	b089      	sub	sp, #36	@ 0x24
 800877c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800877e:	4b8c      	ldr	r3, [pc, #560]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8008780:	69db      	ldr	r3, [r3, #28]
 8008782:	f003 0318 	and.w	r3, r3, #24
 8008786:	2b08      	cmp	r3, #8
 8008788:	d102      	bne.n	8008790 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800878a:	4b8a      	ldr	r3, [pc, #552]	@ (80089b4 <HAL_RCC_GetSysClockFreq+0x23c>)
 800878c:	61fb      	str	r3, [r7, #28]
 800878e:	e107      	b.n	80089a0 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008790:	4b87      	ldr	r3, [pc, #540]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8008792:	69db      	ldr	r3, [r3, #28]
 8008794:	f003 0318 	and.w	r3, r3, #24
 8008798:	2b00      	cmp	r3, #0
 800879a:	d112      	bne.n	80087c2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800879c:	4b84      	ldr	r3, [pc, #528]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f003 0320 	and.w	r3, r3, #32
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d009      	beq.n	80087bc <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087a8:	4b81      	ldr	r3, [pc, #516]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	08db      	lsrs	r3, r3, #3
 80087ae:	f003 0303 	and.w	r3, r3, #3
 80087b2:	4a81      	ldr	r2, [pc, #516]	@ (80089b8 <HAL_RCC_GetSysClockFreq+0x240>)
 80087b4:	fa22 f303 	lsr.w	r3, r2, r3
 80087b8:	61fb      	str	r3, [r7, #28]
 80087ba:	e0f1      	b.n	80089a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80087bc:	4b7e      	ldr	r3, [pc, #504]	@ (80089b8 <HAL_RCC_GetSysClockFreq+0x240>)
 80087be:	61fb      	str	r3, [r7, #28]
 80087c0:	e0ee      	b.n	80089a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80087c2:	4b7b      	ldr	r3, [pc, #492]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80087c4:	69db      	ldr	r3, [r3, #28]
 80087c6:	f003 0318 	and.w	r3, r3, #24
 80087ca:	2b10      	cmp	r3, #16
 80087cc:	d102      	bne.n	80087d4 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80087ce:	4b7b      	ldr	r3, [pc, #492]	@ (80089bc <HAL_RCC_GetSysClockFreq+0x244>)
 80087d0:	61fb      	str	r3, [r7, #28]
 80087d2:	e0e5      	b.n	80089a0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087d4:	4b76      	ldr	r3, [pc, #472]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80087d6:	69db      	ldr	r3, [r3, #28]
 80087d8:	f003 0318 	and.w	r3, r3, #24
 80087dc:	2b18      	cmp	r3, #24
 80087de:	f040 80dd 	bne.w	800899c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80087e2:	4b73      	ldr	r3, [pc, #460]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80087e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e6:	f003 0303 	and.w	r3, r3, #3
 80087ea:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80087ec:	4b70      	ldr	r3, [pc, #448]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80087ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087f0:	0a1b      	lsrs	r3, r3, #8
 80087f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80087f6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80087f8:	4b6d      	ldr	r3, [pc, #436]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80087fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087fc:	091b      	lsrs	r3, r3, #4
 80087fe:	f003 0301 	and.w	r3, r3, #1
 8008802:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8008804:	4b6a      	ldr	r3, [pc, #424]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8008806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8008808:	08db      	lsrs	r3, r3, #3
 800880a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	fb02 f303 	mul.w	r3, r2, r3
 8008814:	ee07 3a90 	vmov	s15, r3
 8008818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800881c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 80b7 	beq.w	8008996 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d003      	beq.n	8008836 <HAL_RCC_GetSysClockFreq+0xbe>
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2b03      	cmp	r3, #3
 8008832:	d056      	beq.n	80088e2 <HAL_RCC_GetSysClockFreq+0x16a>
 8008834:	e077      	b.n	8008926 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8008836:	4b5e      	ldr	r3, [pc, #376]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f003 0320 	and.w	r3, r3, #32
 800883e:	2b00      	cmp	r3, #0
 8008840:	d02d      	beq.n	800889e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008842:	4b5b      	ldr	r3, [pc, #364]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	08db      	lsrs	r3, r3, #3
 8008848:	f003 0303 	and.w	r3, r3, #3
 800884c:	4a5a      	ldr	r2, [pc, #360]	@ (80089b8 <HAL_RCC_GetSysClockFreq+0x240>)
 800884e:	fa22 f303 	lsr.w	r3, r2, r3
 8008852:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	ee07 3a90 	vmov	s15, r3
 800885a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	ee07 3a90 	vmov	s15, r3
 8008864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008868:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800886c:	4b50      	ldr	r3, [pc, #320]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800886e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008870:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008874:	ee07 3a90 	vmov	s15, r3
 8008878:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800887c:	ed97 6a02 	vldr	s12, [r7, #8]
 8008880:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80089c0 <HAL_RCC_GetSysClockFreq+0x248>
 8008884:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008888:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800888c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008890:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008894:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008898:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800889c:	e065      	b.n	800896a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	ee07 3a90 	vmov	s15, r3
 80088a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088a8:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80089c4 <HAL_RCC_GetSysClockFreq+0x24c>
 80088ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088b0:	4b3f      	ldr	r3, [pc, #252]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80088b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088b8:	ee07 3a90 	vmov	s15, r3
 80088bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80088c0:	ed97 6a02 	vldr	s12, [r7, #8]
 80088c4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80089c0 <HAL_RCC_GetSysClockFreq+0x248>
 80088c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80088cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80088d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80088d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088dc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80088e0:	e043      	b.n	800896a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	ee07 3a90 	vmov	s15, r3
 80088e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088ec:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80089c8 <HAL_RCC_GetSysClockFreq+0x250>
 80088f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088f4:	4b2e      	ldr	r3, [pc, #184]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 80088f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088fc:	ee07 3a90 	vmov	s15, r3
 8008900:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8008904:	ed97 6a02 	vldr	s12, [r7, #8]
 8008908:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80089c0 <HAL_RCC_GetSysClockFreq+0x248>
 800890c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008910:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8008914:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008918:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800891c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008920:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8008924:	e021      	b.n	800896a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	ee07 3a90 	vmov	s15, r3
 800892c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008930:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80089cc <HAL_RCC_GetSysClockFreq+0x254>
 8008934:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008938:	4b1d      	ldr	r3, [pc, #116]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800893a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800893c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008940:	ee07 3a90 	vmov	s15, r3
 8008944:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8008948:	ed97 6a02 	vldr	s12, [r7, #8]
 800894c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80089c0 <HAL_RCC_GetSysClockFreq+0x248>
 8008950:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008954:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8008958:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800895c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008964:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8008968:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800896a:	4b11      	ldr	r3, [pc, #68]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x238>)
 800896c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800896e:	0a5b      	lsrs	r3, r3, #9
 8008970:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008974:	3301      	adds	r3, #1
 8008976:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	ee07 3a90 	vmov	s15, r3
 800897e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008982:	edd7 6a06 	vldr	s13, [r7, #24]
 8008986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800898a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800898e:	ee17 3a90 	vmov	r3, s15
 8008992:	61fb      	str	r3, [r7, #28]
 8008994:	e004      	b.n	80089a0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8008996:	2300      	movs	r3, #0
 8008998:	61fb      	str	r3, [r7, #28]
 800899a:	e001      	b.n	80089a0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800899c:	4b06      	ldr	r3, [pc, #24]	@ (80089b8 <HAL_RCC_GetSysClockFreq+0x240>)
 800899e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80089a0:	69fb      	ldr	r3, [r7, #28]
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3724      	adds	r7, #36	@ 0x24
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	44020c00 	.word	0x44020c00
 80089b4:	003d0900 	.word	0x003d0900
 80089b8:	03d09000 	.word	0x03d09000
 80089bc:	017d7840 	.word	0x017d7840
 80089c0:	46000000 	.word	0x46000000
 80089c4:	4c742400 	.word	0x4c742400
 80089c8:	4bbebc20 	.word	0x4bbebc20
 80089cc:	4a742400 	.word	0x4a742400

080089d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80089d4:	f7ff fed0 	bl	8008778 <HAL_RCC_GetSysClockFreq>
 80089d8:	4602      	mov	r2, r0
 80089da:	4b08      	ldr	r3, [pc, #32]	@ (80089fc <HAL_RCC_GetHCLKFreq+0x2c>)
 80089dc:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80089de:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80089e2:	4907      	ldr	r1, [pc, #28]	@ (8008a00 <HAL_RCC_GetHCLKFreq+0x30>)
 80089e4:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80089e6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80089ea:	fa22 f303 	lsr.w	r3, r2, r3
 80089ee:	4a05      	ldr	r2, [pc, #20]	@ (8008a04 <HAL_RCC_GetHCLKFreq+0x34>)
 80089f0:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80089f2:	4b04      	ldr	r3, [pc, #16]	@ (8008a04 <HAL_RCC_GetHCLKFreq+0x34>)
 80089f4:	681b      	ldr	r3, [r3, #0]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	44020c00 	.word	0x44020c00
 8008a00:	080138b0 	.word	0x080138b0
 8008a04:	20000008 	.word	0x20000008

08008a08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8008a0c:	f7ff ffe0 	bl	80089d0 <HAL_RCC_GetHCLKFreq>
 8008a10:	4602      	mov	r2, r0
 8008a12:	4b06      	ldr	r3, [pc, #24]	@ (8008a2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a14:	6a1b      	ldr	r3, [r3, #32]
 8008a16:	091b      	lsrs	r3, r3, #4
 8008a18:	f003 0307 	and.w	r3, r3, #7
 8008a1c:	4904      	ldr	r1, [pc, #16]	@ (8008a30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008a1e:	5ccb      	ldrb	r3, [r1, r3]
 8008a20:	f003 031f 	and.w	r3, r3, #31
 8008a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	bd80      	pop	{r7, pc}
 8008a2c:	44020c00 	.word	0x44020c00
 8008a30:	080138c0 	.word	0x080138c0

08008a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8008a38:	f7ff ffca 	bl	80089d0 <HAL_RCC_GetHCLKFreq>
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	4b06      	ldr	r3, [pc, #24]	@ (8008a58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a40:	6a1b      	ldr	r3, [r3, #32]
 8008a42:	0a1b      	lsrs	r3, r3, #8
 8008a44:	f003 0307 	and.w	r3, r3, #7
 8008a48:	4904      	ldr	r1, [pc, #16]	@ (8008a5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8008a4a:	5ccb      	ldrb	r3, [r1, r3]
 8008a4c:	f003 031f 	and.w	r3, r3, #31
 8008a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	44020c00 	.word	0x44020c00
 8008a5c:	080138c0 	.word	0x080138c0

08008a60 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8008a64:	f7ff ffb4 	bl	80089d0 <HAL_RCC_GetHCLKFreq>
 8008a68:	4602      	mov	r2, r0
 8008a6a:	4b06      	ldr	r3, [pc, #24]	@ (8008a84 <HAL_RCC_GetPCLK3Freq+0x24>)
 8008a6c:	6a1b      	ldr	r3, [r3, #32]
 8008a6e:	0b1b      	lsrs	r3, r3, #12
 8008a70:	f003 0307 	and.w	r3, r3, #7
 8008a74:	4904      	ldr	r1, [pc, #16]	@ (8008a88 <HAL_RCC_GetPCLK3Freq+0x28>)
 8008a76:	5ccb      	ldrb	r3, [r1, r3]
 8008a78:	f003 031f 	and.w	r3, r3, #31
 8008a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	bd80      	pop	{r7, pc}
 8008a84:	44020c00 	.word	0x44020c00
 8008a88:	080138c0 	.word	0x080138c0

08008a8c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8008a8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a90:	b0d6      	sub	sp, #344	@ 0x158
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008a98:	2300      	movs	r3, #0
 8008a9a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008aa4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aac:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8008ab0:	2500      	movs	r5, #0
 8008ab2:	ea54 0305 	orrs.w	r3, r4, r5
 8008ab6:	d00b      	beq.n	8008ad0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8008ab8:	4bcd      	ldr	r3, [pc, #820]	@ (8008df0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008aba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008abe:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8008ac2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ac8:	4ac9      	ldr	r2, [pc, #804]	@ (8008df0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008aca:	430b      	orrs	r3, r1
 8008acc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008ad0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad8:	f002 0801 	and.w	r8, r2, #1
 8008adc:	f04f 0900 	mov.w	r9, #0
 8008ae0:	ea58 0309 	orrs.w	r3, r8, r9
 8008ae4:	d042      	beq.n	8008b6c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8008ae6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aec:	2b05      	cmp	r3, #5
 8008aee:	d823      	bhi.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8008af0:	a201      	add	r2, pc, #4	@ (adr r2, 8008af8 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8008af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af6:	bf00      	nop
 8008af8:	08008b41 	.word	0x08008b41
 8008afc:	08008b11 	.word	0x08008b11
 8008b00:	08008b25 	.word	0x08008b25
 8008b04:	08008b41 	.word	0x08008b41
 8008b08:	08008b41 	.word	0x08008b41
 8008b0c:	08008b41 	.word	0x08008b41
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008b10:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b14:	3308      	adds	r3, #8
 8008b16:	4618      	mov	r0, r3
 8008b18:	f004 fe68 	bl	800d7ec <RCCEx_PLL2_Config>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 8008b22:	e00e      	b.n	8008b42 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008b24:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b28:	3330      	adds	r3, #48	@ 0x30
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f004 fef6 	bl	800d91c <RCCEx_PLL3_Config>
 8008b30:	4603      	mov	r3, r0
 8008b32:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 8008b36:	e004      	b.n	8008b42 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008b3e:	e000      	b.n	8008b42 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8008b40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b42:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d10c      	bne.n	8008b64 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008b4a:	4ba9      	ldr	r3, [pc, #676]	@ (8008df0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008b4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008b50:	f023 0107 	bic.w	r1, r3, #7
 8008b54:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b5a:	4aa5      	ldr	r2, [pc, #660]	@ (8008df0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008b5c:	430b      	orrs	r3, r1
 8008b5e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008b62:	e003      	b.n	8008b6c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b64:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008b68:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008b6c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b74:	f002 0a02 	and.w	sl, r2, #2
 8008b78:	f04f 0b00 	mov.w	fp, #0
 8008b7c:	ea5a 030b 	orrs.w	r3, sl, fp
 8008b80:	f000 8088 	beq.w	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8008b84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b8a:	2b28      	cmp	r3, #40	@ 0x28
 8008b8c:	d868      	bhi.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8008b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008b94 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8008b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b94:	08008c69 	.word	0x08008c69
 8008b98:	08008c61 	.word	0x08008c61
 8008b9c:	08008c61 	.word	0x08008c61
 8008ba0:	08008c61 	.word	0x08008c61
 8008ba4:	08008c61 	.word	0x08008c61
 8008ba8:	08008c61 	.word	0x08008c61
 8008bac:	08008c61 	.word	0x08008c61
 8008bb0:	08008c61 	.word	0x08008c61
 8008bb4:	08008c39 	.word	0x08008c39
 8008bb8:	08008c61 	.word	0x08008c61
 8008bbc:	08008c61 	.word	0x08008c61
 8008bc0:	08008c61 	.word	0x08008c61
 8008bc4:	08008c61 	.word	0x08008c61
 8008bc8:	08008c61 	.word	0x08008c61
 8008bcc:	08008c61 	.word	0x08008c61
 8008bd0:	08008c61 	.word	0x08008c61
 8008bd4:	08008c4d 	.word	0x08008c4d
 8008bd8:	08008c61 	.word	0x08008c61
 8008bdc:	08008c61 	.word	0x08008c61
 8008be0:	08008c61 	.word	0x08008c61
 8008be4:	08008c61 	.word	0x08008c61
 8008be8:	08008c61 	.word	0x08008c61
 8008bec:	08008c61 	.word	0x08008c61
 8008bf0:	08008c61 	.word	0x08008c61
 8008bf4:	08008c69 	.word	0x08008c69
 8008bf8:	08008c61 	.word	0x08008c61
 8008bfc:	08008c61 	.word	0x08008c61
 8008c00:	08008c61 	.word	0x08008c61
 8008c04:	08008c61 	.word	0x08008c61
 8008c08:	08008c61 	.word	0x08008c61
 8008c0c:	08008c61 	.word	0x08008c61
 8008c10:	08008c61 	.word	0x08008c61
 8008c14:	08008c69 	.word	0x08008c69
 8008c18:	08008c61 	.word	0x08008c61
 8008c1c:	08008c61 	.word	0x08008c61
 8008c20:	08008c61 	.word	0x08008c61
 8008c24:	08008c61 	.word	0x08008c61
 8008c28:	08008c61 	.word	0x08008c61
 8008c2c:	08008c61 	.word	0x08008c61
 8008c30:	08008c61 	.word	0x08008c61
 8008c34:	08008c69 	.word	0x08008c69
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008c38:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c3c:	3308      	adds	r3, #8
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f004 fdd4 	bl	800d7ec <RCCEx_PLL2_Config>
 8008c44:	4603      	mov	r3, r0
 8008c46:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 8008c4a:	e00e      	b.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008c4c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c50:	3330      	adds	r3, #48	@ 0x30
 8008c52:	4618      	mov	r0, r3
 8008c54:	f004 fe62 	bl	800d91c <RCCEx_PLL3_Config>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 8008c5e:	e004      	b.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008c66:	e000      	b.n	8008c6a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8008c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c6a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10c      	bne.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8008c72:	4b5f      	ldr	r3, [pc, #380]	@ (8008df0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008c74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008c78:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008c7c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c82:	4a5b      	ldr	r2, [pc, #364]	@ (8008df0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008c84:	430b      	orrs	r3, r1
 8008c86:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008c8a:	e003      	b.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c8c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008c90:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008c94:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9c:	f002 0304 	and.w	r3, r2, #4
 8008ca0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8008caa:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8008cae:	460b      	mov	r3, r1
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	d04e      	beq.n	8008d52 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8008cb4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008cb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cba:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008cbe:	d02c      	beq.n	8008d1a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8008cc0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008cc4:	d825      	bhi.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8008cc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cca:	d028      	beq.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008ccc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cd0:	d81f      	bhi.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8008cd2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008cd4:	d025      	beq.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8008cd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008cd8:	d81b      	bhi.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8008cda:	2b80      	cmp	r3, #128	@ 0x80
 8008cdc:	d00f      	beq.n	8008cfe <HAL_RCCEx_PeriphCLKConfig+0x272>
 8008cde:	2b80      	cmp	r3, #128	@ 0x80
 8008ce0:	d817      	bhi.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d01f      	beq.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8008ce6:	2b40      	cmp	r3, #64	@ 0x40
 8008ce8:	d113      	bne.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008cea:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008cee:	3308      	adds	r3, #8
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f004 fd7b 	bl	800d7ec <RCCEx_PLL2_Config>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 8008cfc:	e014      	b.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008cfe:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d02:	3330      	adds	r3, #48	@ 0x30
 8008d04:	4618      	mov	r0, r3
 8008d06:	f004 fe09 	bl	800d91c <RCCEx_PLL3_Config>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 8008d10:	e00a      	b.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008d18:	e006      	b.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8008d1a:	bf00      	nop
 8008d1c:	e004      	b.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8008d1e:	bf00      	nop
 8008d20:	e002      	b.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8008d22:	bf00      	nop
 8008d24:	e000      	b.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8008d26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d28:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d10c      	bne.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8008d30:	4b2f      	ldr	r3, [pc, #188]	@ (8008df0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008d32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008d36:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008d3a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d40:	4a2b      	ldr	r2, [pc, #172]	@ (8008df0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008d42:	430b      	orrs	r3, r1
 8008d44:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008d48:	e003      	b.n	8008d52 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d4a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008d4e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008d52:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d5a:	f002 0308 	and.w	r3, r2, #8
 8008d5e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8008d62:	2300      	movs	r3, #0
 8008d64:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8008d68:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	d056      	beq.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8008d72:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d78:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008d7c:	d031      	beq.n	8008de2 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8008d7e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008d82:	d82a      	bhi.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8008d84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d88:	d02d      	beq.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8008d8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d8e:	d824      	bhi.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8008d90:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008d94:	d029      	beq.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8008d96:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008d9a:	d81e      	bhi.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8008d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008da0:	d011      	beq.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8008da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008da6:	d818      	bhi.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d023      	beq.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8008dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008db0:	d113      	bne.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008db2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008db6:	3308      	adds	r3, #8
 8008db8:	4618      	mov	r0, r3
 8008dba:	f004 fd17 	bl	800d7ec <RCCEx_PLL2_Config>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 8008dc4:	e017      	b.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008dc6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008dca:	3330      	adds	r3, #48	@ 0x30
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f004 fda5 	bl	800d91c <RCCEx_PLL3_Config>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 8008dd8:	e00d      	b.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008de0:	e009      	b.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8008de2:	bf00      	nop
 8008de4:	e007      	b.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8008de6:	bf00      	nop
 8008de8:	e005      	b.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8008dea:	bf00      	nop
 8008dec:	e003      	b.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8008dee:	bf00      	nop
 8008df0:	44020c00 	.word	0x44020c00
        break;
 8008df4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008df6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d10c      	bne.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8008dfe:	4bbb      	ldr	r3, [pc, #748]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8008e00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008e04:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8008e08:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e0e:	4ab7      	ldr	r2, [pc, #732]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8008e10:	430b      	orrs	r3, r1
 8008e12:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008e16:	e003      	b.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e18:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008e1c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008e20:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e28:	f002 0310 	and.w	r3, r2, #16
 8008e2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8008e30:	2300      	movs	r3, #0
 8008e32:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8008e36:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8008e3a:	460b      	mov	r3, r1
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	d053      	beq.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8008e40:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e46:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008e4a:	d031      	beq.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8008e4c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008e50:	d82a      	bhi.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008e52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e56:	d02d      	beq.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8008e58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e5c:	d824      	bhi.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008e5e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008e62:	d029      	beq.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8008e64:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008e68:	d81e      	bhi.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008e6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e6e:	d011      	beq.n	8008e94 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8008e70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e74:	d818      	bhi.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d020      	beq.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x430>
 8008e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e7e:	d113      	bne.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008e80:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e84:	3308      	adds	r3, #8
 8008e86:	4618      	mov	r0, r3
 8008e88:	f004 fcb0 	bl	800d7ec <RCCEx_PLL2_Config>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 8008e92:	e014      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008e94:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e98:	3330      	adds	r3, #48	@ 0x30
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	f004 fd3e 	bl	800d91c <RCCEx_PLL3_Config>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 8008ea6:	e00a      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008eae:	e006      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8008eb0:	bf00      	nop
 8008eb2:	e004      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8008eb4:	bf00      	nop
 8008eb6:	e002      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8008eb8:	bf00      	nop
 8008eba:	e000      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8008ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ebe:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d10c      	bne.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8008ec6:	4b89      	ldr	r3, [pc, #548]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8008ec8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008ecc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008ed0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ed4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ed6:	4a85      	ldr	r2, [pc, #532]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8008ed8:	430b      	orrs	r3, r1
 8008eda:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008ede:	e003      	b.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ee0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008ee4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008ee8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef0:	f002 0320 	and.w	r3, r2, #32
 8008ef4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8008ef8:	2300      	movs	r3, #0
 8008efa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8008efe:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8008f02:	460b      	mov	r3, r1
 8008f04:	4313      	orrs	r3, r2
 8008f06:	d053      	beq.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8008f08:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f0e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008f12:	d031      	beq.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8008f14:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008f18:	d82a      	bhi.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8008f1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f1e:	d02d      	beq.n	8008f7c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8008f20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f24:	d824      	bhi.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8008f26:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008f2a:	d029      	beq.n	8008f80 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8008f2c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008f30:	d81e      	bhi.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8008f32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f36:	d011      	beq.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8008f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f3c:	d818      	bhi.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d020      	beq.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8008f42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f46:	d113      	bne.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008f48:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f4c:	3308      	adds	r3, #8
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f004 fc4c 	bl	800d7ec <RCCEx_PLL2_Config>
 8008f54:	4603      	mov	r3, r0
 8008f56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 8008f5a:	e014      	b.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008f5c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f60:	3330      	adds	r3, #48	@ 0x30
 8008f62:	4618      	mov	r0, r3
 8008f64:	f004 fcda 	bl	800d91c <RCCEx_PLL3_Config>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 8008f6e:	e00a      	b.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008f76:	e006      	b.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8008f78:	bf00      	nop
 8008f7a:	e004      	b.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8008f7c:	bf00      	nop
 8008f7e:	e002      	b.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8008f80:	bf00      	nop
 8008f82:	e000      	b.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8008f84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f86:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d10c      	bne.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8008f8e:	4b57      	ldr	r3, [pc, #348]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8008f90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008f94:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8008f98:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f9e:	4a53      	ldr	r2, [pc, #332]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8008fa0:	430b      	orrs	r3, r1
 8008fa2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008fa6:	e003      	b.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fa8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008fac:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008fb0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fb8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008fbc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8008fc6:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8008fca:	460b      	mov	r3, r1
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	d053      	beq.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8008fd0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008fd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fd6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008fda:	d031      	beq.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8008fdc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008fe0:	d82a      	bhi.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8008fe2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fe6:	d02d      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8008fe8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fec:	d824      	bhi.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8008fee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008ff2:	d029      	beq.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8008ff4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008ff8:	d81e      	bhi.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8008ffa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008ffe:	d011      	beq.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8009000:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009004:	d818      	bhi.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8009006:	2b00      	cmp	r3, #0
 8009008:	d020      	beq.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800900a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800900e:	d113      	bne.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009010:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009014:	3308      	adds	r3, #8
 8009016:	4618      	mov	r0, r3
 8009018:	f004 fbe8 	bl	800d7ec <RCCEx_PLL2_Config>
 800901c:	4603      	mov	r3, r0
 800901e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 8009022:	e014      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009024:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009028:	3330      	adds	r3, #48	@ 0x30
 800902a:	4618      	mov	r0, r3
 800902c:	f004 fc76 	bl	800d91c <RCCEx_PLL3_Config>
 8009030:	4603      	mov	r3, r0
 8009032:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 8009036:	e00a      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009038:	2301      	movs	r3, #1
 800903a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800903e:	e006      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8009040:	bf00      	nop
 8009042:	e004      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8009044:	bf00      	nop
 8009046:	e002      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8009048:	bf00      	nop
 800904a:	e000      	b.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800904c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800904e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009052:	2b00      	cmp	r3, #0
 8009054:	d10c      	bne.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8009056:	4b25      	ldr	r3, [pc, #148]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8009058:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800905c:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8009060:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009064:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009066:	4a21      	ldr	r2, [pc, #132]	@ (80090ec <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8009068:	430b      	orrs	r3, r1
 800906a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800906e:	e003      	b.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009070:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009074:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009078:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800907c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009080:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009084:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8009088:	2300      	movs	r3, #0
 800908a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800908e:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8009092:	460b      	mov	r3, r1
 8009094:	4313      	orrs	r3, r2
 8009096:	d055      	beq.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8009098:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800909c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800909e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80090a2:	d033      	beq.n	800910c <HAL_RCCEx_PeriphCLKConfig+0x680>
 80090a4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80090a8:	d82c      	bhi.n	8009104 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80090aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80090ae:	d02f      	beq.n	8009110 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80090b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80090b4:	d826      	bhi.n	8009104 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80090b6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80090ba:	d02b      	beq.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80090bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80090c0:	d820      	bhi.n	8009104 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80090c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80090c6:	d013      	beq.n	80090f0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80090c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80090cc:	d81a      	bhi.n	8009104 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d022      	beq.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80090d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80090d6:	d115      	bne.n	8009104 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80090d8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80090dc:	3308      	adds	r3, #8
 80090de:	4618      	mov	r0, r3
 80090e0:	f004 fb84 	bl	800d7ec <RCCEx_PLL2_Config>
 80090e4:	4603      	mov	r3, r0
 80090e6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 80090ea:	e016      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80090ec:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80090f0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80090f4:	3330      	adds	r3, #48	@ 0x30
 80090f6:	4618      	mov	r0, r3
 80090f8:	f004 fc10 	bl	800d91c <RCCEx_PLL3_Config>
 80090fc:	4603      	mov	r3, r0
 80090fe:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 8009102:	e00a      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009104:	2301      	movs	r3, #1
 8009106:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800910a:	e006      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800910c:	bf00      	nop
 800910e:	e004      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8009110:	bf00      	nop
 8009112:	e002      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8009114:	bf00      	nop
 8009116:	e000      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8009118:	bf00      	nop
    }

    if (ret == HAL_OK)
 800911a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800911e:	2b00      	cmp	r3, #0
 8009120:	d10c      	bne.n	800913c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8009122:	4bbb      	ldr	r3, [pc, #748]	@ (8009410 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8009124:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009128:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800912c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009130:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009132:	4ab7      	ldr	r2, [pc, #732]	@ (8009410 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8009134:	430b      	orrs	r3, r1
 8009136:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800913a:	e003      	b.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800913c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009140:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8009144:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8009150:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009154:	2300      	movs	r3, #0
 8009156:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800915a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800915e:	460b      	mov	r3, r1
 8009160:	4313      	orrs	r3, r2
 8009162:	d053      	beq.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8009164:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009168:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800916a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800916e:	d031      	beq.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8009170:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009174:	d82a      	bhi.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x740>
 8009176:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800917a:	d02d      	beq.n	80091d8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 800917c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009180:	d824      	bhi.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x740>
 8009182:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009186:	d029      	beq.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x750>
 8009188:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800918c:	d81e      	bhi.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x740>
 800918e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009192:	d011      	beq.n	80091b8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8009194:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009198:	d818      	bhi.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x740>
 800919a:	2b00      	cmp	r3, #0
 800919c:	d020      	beq.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x754>
 800919e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80091a2:	d113      	bne.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80091a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80091a8:	3308      	adds	r3, #8
 80091aa:	4618      	mov	r0, r3
 80091ac:	f004 fb1e 	bl	800d7ec <RCCEx_PLL2_Config>
 80091b0:	4603      	mov	r3, r0
 80091b2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 80091b6:	e014      	b.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80091b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80091bc:	3330      	adds	r3, #48	@ 0x30
 80091be:	4618      	mov	r0, r3
 80091c0:	f004 fbac 	bl	800d91c <RCCEx_PLL3_Config>
 80091c4:	4603      	mov	r3, r0
 80091c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 80091ca:	e00a      	b.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
 80091ce:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80091d2:	e006      	b.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80091d4:	bf00      	nop
 80091d6:	e004      	b.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80091d8:	bf00      	nop
 80091da:	e002      	b.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80091dc:	bf00      	nop
 80091de:	e000      	b.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80091e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091e2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d10c      	bne.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 80091ea:	4b89      	ldr	r3, [pc, #548]	@ (8009410 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80091ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80091f0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80091f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80091f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80091fa:	4a85      	ldr	r2, [pc, #532]	@ (8009410 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80091fc:	430b      	orrs	r3, r1
 80091fe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8009202:	e003      	b.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009204:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009208:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800920c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009214:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8009218:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800921c:	2300      	movs	r3, #0
 800921e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009222:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009226:	460b      	mov	r3, r1
 8009228:	4313      	orrs	r3, r2
 800922a:	d055      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 800922c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009234:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8009238:	d031      	beq.n	800929e <HAL_RCCEx_PeriphCLKConfig+0x812>
 800923a:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800923e:	d82a      	bhi.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8009240:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009244:	d02d      	beq.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8009246:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800924a:	d824      	bhi.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800924c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8009250:	d029      	beq.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8009252:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8009256:	d81e      	bhi.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8009258:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800925c:	d011      	beq.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800925e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009262:	d818      	bhi.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8009264:	2b00      	cmp	r3, #0
 8009266:	d020      	beq.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8009268:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800926c:	d113      	bne.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800926e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009272:	3308      	adds	r3, #8
 8009274:	4618      	mov	r0, r3
 8009276:	f004 fab9 	bl	800d7ec <RCCEx_PLL2_Config>
 800927a:	4603      	mov	r3, r0
 800927c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 8009280:	e014      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009282:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009286:	3330      	adds	r3, #48	@ 0x30
 8009288:	4618      	mov	r0, r3
 800928a:	f004 fb47 	bl	800d91c <RCCEx_PLL3_Config>
 800928e:	4603      	mov	r3, r0
 8009290:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 8009294:	e00a      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800929c:	e006      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800929e:	bf00      	nop
 80092a0:	e004      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80092a2:	bf00      	nop
 80092a4:	e002      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80092a6:	bf00      	nop
 80092a8:	e000      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80092aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092ac:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d10d      	bne.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80092b4:	4b56      	ldr	r3, [pc, #344]	@ (8009410 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80092b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80092ba:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 80092be:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80092c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092c6:	4a52      	ldr	r2, [pc, #328]	@ (8009410 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80092c8:	430b      	orrs	r3, r1
 80092ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80092ce:	e003      	b.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092d0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80092d4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80092d8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80092dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80092e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80092e8:	2300      	movs	r3, #0
 80092ea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80092ee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80092f2:	460b      	mov	r3, r1
 80092f4:	4313      	orrs	r3, r2
 80092f6:	d044      	beq.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 80092f8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80092fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009300:	2b05      	cmp	r3, #5
 8009302:	d823      	bhi.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8009304:	a201      	add	r2, pc, #4	@ (adr r2, 800930c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8009306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800930a:	bf00      	nop
 800930c:	08009355 	.word	0x08009355
 8009310:	08009325 	.word	0x08009325
 8009314:	08009339 	.word	0x08009339
 8009318:	08009355 	.word	0x08009355
 800931c:	08009355 	.word	0x08009355
 8009320:	08009355 	.word	0x08009355
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009324:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009328:	3308      	adds	r3, #8
 800932a:	4618      	mov	r0, r3
 800932c:	f004 fa5e 	bl	800d7ec <RCCEx_PLL2_Config>
 8009330:	4603      	mov	r3, r0
 8009332:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8009336:	e00e      	b.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009338:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800933c:	3330      	adds	r3, #48	@ 0x30
 800933e:	4618      	mov	r0, r3
 8009340:	f004 faec 	bl	800d91c <RCCEx_PLL3_Config>
 8009344:	4603      	mov	r3, r0
 8009346:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 800934a:	e004      	b.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800934c:	2301      	movs	r3, #1
 800934e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009352:	e000      	b.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8009354:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009356:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10d      	bne.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800935e:	4b2c      	ldr	r3, [pc, #176]	@ (8009410 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8009360:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009364:	f023 0107 	bic.w	r1, r3, #7
 8009368:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800936c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009370:	4a27      	ldr	r2, [pc, #156]	@ (8009410 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8009372:	430b      	orrs	r3, r1
 8009374:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8009378:	e003      	b.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800937a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800937e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8009382:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800938a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800938e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009392:	2300      	movs	r3, #0
 8009394:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009398:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800939c:	460b      	mov	r3, r1
 800939e:	4313      	orrs	r3, r2
 80093a0:	d04f      	beq.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 80093a2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80093a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093aa:	2b50      	cmp	r3, #80	@ 0x50
 80093ac:	d029      	beq.n	8009402 <HAL_RCCEx_PeriphCLKConfig+0x976>
 80093ae:	2b50      	cmp	r3, #80	@ 0x50
 80093b0:	d823      	bhi.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80093b2:	2b40      	cmp	r3, #64	@ 0x40
 80093b4:	d027      	beq.n	8009406 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80093b6:	2b40      	cmp	r3, #64	@ 0x40
 80093b8:	d81f      	bhi.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80093ba:	2b30      	cmp	r3, #48	@ 0x30
 80093bc:	d025      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 80093be:	2b30      	cmp	r3, #48	@ 0x30
 80093c0:	d81b      	bhi.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80093c2:	2b20      	cmp	r3, #32
 80093c4:	d00f      	beq.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80093c6:	2b20      	cmp	r3, #32
 80093c8:	d817      	bhi.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d022      	beq.n	8009414 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80093ce:	2b10      	cmp	r3, #16
 80093d0:	d113      	bne.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80093d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80093d6:	3308      	adds	r3, #8
 80093d8:	4618      	mov	r0, r3
 80093da:	f004 fa07 	bl	800d7ec <RCCEx_PLL2_Config>
 80093de:	4603      	mov	r3, r0
 80093e0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 80093e4:	e017      	b.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80093e6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80093ea:	3330      	adds	r3, #48	@ 0x30
 80093ec:	4618      	mov	r0, r3
 80093ee:	f004 fa95 	bl	800d91c <RCCEx_PLL3_Config>
 80093f2:	4603      	mov	r3, r0
 80093f4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 80093f8:	e00d      	b.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009400:	e009      	b.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8009402:	bf00      	nop
 8009404:	e007      	b.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8009406:	bf00      	nop
 8009408:	e005      	b.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800940a:	bf00      	nop
 800940c:	e003      	b.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800940e:	bf00      	nop
 8009410:	44020c00 	.word	0x44020c00
        break;
 8009414:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009416:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800941a:	2b00      	cmp	r3, #0
 800941c:	d10d      	bne.n	800943a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800941e:	4baf      	ldr	r3, [pc, #700]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8009420:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009424:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8009428:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800942c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009430:	4aaa      	ldr	r2, [pc, #680]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8009432:	430b      	orrs	r3, r1
 8009434:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8009438:	e003      	b.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800943a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800943e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009442:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800944a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800944e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009452:	2300      	movs	r3, #0
 8009454:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009458:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800945c:	460b      	mov	r3, r1
 800945e:	4313      	orrs	r3, r2
 8009460:	d055      	beq.n	800950e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8009462:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009466:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800946a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800946e:	d031      	beq.n	80094d4 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8009470:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009474:	d82a      	bhi.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8009476:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800947a:	d02d      	beq.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800947c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009480:	d824      	bhi.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8009482:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009486:	d029      	beq.n	80094dc <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8009488:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800948c:	d81e      	bhi.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800948e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009492:	d011      	beq.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8009494:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009498:	d818      	bhi.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800949a:	2b00      	cmp	r3, #0
 800949c:	d020      	beq.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800949e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80094a2:	d113      	bne.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80094a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80094a8:	3308      	adds	r3, #8
 80094aa:	4618      	mov	r0, r3
 80094ac:	f004 f99e 	bl	800d7ec <RCCEx_PLL2_Config>
 80094b0:	4603      	mov	r3, r0
 80094b2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80094b6:	e014      	b.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80094b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80094bc:	3330      	adds	r3, #48	@ 0x30
 80094be:	4618      	mov	r0, r3
 80094c0:	f004 fa2c 	bl	800d91c <RCCEx_PLL3_Config>
 80094c4:	4603      	mov	r3, r0
 80094c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80094ca:	e00a      	b.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094cc:	2301      	movs	r3, #1
 80094ce:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80094d2:	e006      	b.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80094d4:	bf00      	nop
 80094d6:	e004      	b.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80094d8:	bf00      	nop
 80094da:	e002      	b.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80094dc:	bf00      	nop
 80094de:	e000      	b.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80094e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094e2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d10d      	bne.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80094ea:	4b7c      	ldr	r3, [pc, #496]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80094ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80094f0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80094f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80094f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094fc:	4a77      	ldr	r2, [pc, #476]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80094fe:	430b      	orrs	r3, r1
 8009500:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009504:	e003      	b.n	800950e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009506:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800950a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800950e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009516:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800951a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800951e:	2300      	movs	r3, #0
 8009520:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009524:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009528:	460b      	mov	r3, r1
 800952a:	4313      	orrs	r3, r2
 800952c:	d03d      	beq.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800952e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009536:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800953a:	d01b      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 800953c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009540:	d814      	bhi.n	800956c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8009542:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009546:	d017      	beq.n	8009578 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8009548:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800954c:	d80e      	bhi.n	800956c <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800954e:	2b00      	cmp	r3, #0
 8009550:	d014      	beq.n	800957c <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8009552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009556:	d109      	bne.n	800956c <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009558:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800955c:	3330      	adds	r3, #48	@ 0x30
 800955e:	4618      	mov	r0, r3
 8009560:	f004 f9dc 	bl	800d91c <RCCEx_PLL3_Config>
 8009564:	4603      	mov	r3, r0
 8009566:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800956a:	e008      	b.n	800957e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800956c:	2301      	movs	r3, #1
 800956e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009572:	e004      	b.n	800957e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8009574:	bf00      	nop
 8009576:	e002      	b.n	800957e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8009578:	bf00      	nop
 800957a:	e000      	b.n	800957e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800957c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800957e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009582:	2b00      	cmp	r3, #0
 8009584:	d10d      	bne.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8009586:	4b55      	ldr	r3, [pc, #340]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8009588:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800958c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009590:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009598:	4a50      	ldr	r2, [pc, #320]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800959a:	430b      	orrs	r3, r1
 800959c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80095a0:	e003      	b.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095a2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80095a6:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80095aa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80095ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80095b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80095ba:	2300      	movs	r3, #0
 80095bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80095c0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80095c4:	460b      	mov	r3, r1
 80095c6:	4313      	orrs	r3, r2
 80095c8:	d03d      	beq.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80095ca:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80095ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095d2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80095d6:	d01b      	beq.n	8009610 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 80095d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80095dc:	d814      	bhi.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80095de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80095e2:	d017      	beq.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 80095e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80095e8:	d80e      	bhi.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d014      	beq.n	8009618 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 80095ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80095f2:	d109      	bne.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80095f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80095f8:	3330      	adds	r3, #48	@ 0x30
 80095fa:	4618      	mov	r0, r3
 80095fc:	f004 f98e 	bl	800d91c <RCCEx_PLL3_Config>
 8009600:	4603      	mov	r3, r0
 8009602:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8009606:	e008      	b.n	800961a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009608:	2301      	movs	r3, #1
 800960a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800960e:	e004      	b.n	800961a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8009610:	bf00      	nop
 8009612:	e002      	b.n	800961a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8009614:	bf00      	nop
 8009616:	e000      	b.n	800961a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8009618:	bf00      	nop
    }

    if (ret == HAL_OK)
 800961a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800961e:	2b00      	cmp	r3, #0
 8009620:	d10d      	bne.n	800963e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8009622:	4b2e      	ldr	r3, [pc, #184]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8009624:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009628:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800962c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009630:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009634:	4a29      	ldr	r2, [pc, #164]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8009636:	430b      	orrs	r3, r1
 8009638:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800963c:	e003      	b.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800963e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009642:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009646:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800964a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009652:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009656:	2300      	movs	r3, #0
 8009658:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800965c:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009660:	460b      	mov	r3, r1
 8009662:	4313      	orrs	r3, r2
 8009664:	d040      	beq.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8009666:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800966a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800966e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009672:	d01b      	beq.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8009674:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009678:	d814      	bhi.n	80096a4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800967a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800967e:	d017      	beq.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8009680:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009684:	d80e      	bhi.n	80096a4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8009686:	2b00      	cmp	r3, #0
 8009688:	d014      	beq.n	80096b4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800968a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800968e:	d109      	bne.n	80096a4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009690:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009694:	3330      	adds	r3, #48	@ 0x30
 8009696:	4618      	mov	r0, r3
 8009698:	f004 f940 	bl	800d91c <RCCEx_PLL3_Config>
 800969c:	4603      	mov	r3, r0
 800969e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C3 clock source config set later after clock selection check */
        break;
 80096a2:	e008      	b.n	80096b6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096a4:	2301      	movs	r3, #1
 80096a6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80096aa:	e004      	b.n	80096b6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80096ac:	bf00      	nop
 80096ae:	e002      	b.n	80096b6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80096b0:	bf00      	nop
 80096b2:	e000      	b.n	80096b6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80096b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096b6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d110      	bne.n	80096e0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80096be:	4b07      	ldr	r3, [pc, #28]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80096c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80096c4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80096c8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80096cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096d0:	4a02      	ldr	r2, [pc, #8]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80096d2:	430b      	orrs	r3, r1
 80096d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80096d8:	e006      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 80096da:	bf00      	nop
 80096dc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096e0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80096e4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80096e8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80096ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f0:	2100      	movs	r1, #0
 80096f2:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 80096f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80096fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009702:	460b      	mov	r3, r1
 8009704:	4313      	orrs	r3, r2
 8009706:	d03d      	beq.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8009708:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800970c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009710:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009714:	d01b      	beq.n	800974e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8009716:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800971a:	d814      	bhi.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800971c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009720:	d017      	beq.n	8009752 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8009722:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009726:	d80e      	bhi.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8009728:	2b00      	cmp	r3, #0
 800972a:	d014      	beq.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800972c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009730:	d109      	bne.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009732:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009736:	3330      	adds	r3, #48	@ 0x30
 8009738:	4618      	mov	r0, r3
 800973a:	f004 f8ef 	bl	800d91c <RCCEx_PLL3_Config>
 800973e:	4603      	mov	r3, r0
 8009740:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C4 clock source config set later after clock selection check */
        break;
 8009744:	e008      	b.n	8009758 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800974c:	e004      	b.n	8009758 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800974e:	bf00      	nop
 8009750:	e002      	b.n	8009758 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8009752:	bf00      	nop
 8009754:	e000      	b.n	8009758 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8009756:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009758:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800975c:	2b00      	cmp	r3, #0
 800975e:	d10d      	bne.n	800977c <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8009760:	4bbe      	ldr	r3, [pc, #760]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8009762:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009766:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800976a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800976e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009772:	4aba      	ldr	r2, [pc, #744]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8009774:	430b      	orrs	r3, r1
 8009776:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800977a:	e003      	b.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800977c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009780:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8009784:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009790:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009794:	2300      	movs	r3, #0
 8009796:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800979a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800979e:	460b      	mov	r3, r1
 80097a0:	4313      	orrs	r3, r2
 80097a2:	d035      	beq.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80097a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80097a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80097ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097b0:	d015      	beq.n	80097de <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80097b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097b6:	d80e      	bhi.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d012      	beq.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80097bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80097c0:	d109      	bne.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80097c2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80097c6:	3330      	adds	r3, #48	@ 0x30
 80097c8:	4618      	mov	r0, r3
 80097ca:	f004 f8a7 	bl	800d91c <RCCEx_PLL3_Config>
 80097ce:	4603      	mov	r3, r0
 80097d0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80097d4:	e006      	b.n	80097e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097d6:	2301      	movs	r3, #1
 80097d8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80097dc:	e002      	b.n	80097e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80097de:	bf00      	nop
 80097e0:	e000      	b.n	80097e4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80097e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097e4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d10d      	bne.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80097ec:	4b9b      	ldr	r3, [pc, #620]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80097ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80097f2:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80097f6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80097fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80097fe:	4a97      	ldr	r2, [pc, #604]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8009800:	430b      	orrs	r3, r1
 8009802:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009806:	e003      	b.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009808:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800980c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009810:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009818:	2100      	movs	r1, #0
 800981a:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 800981e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009822:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009826:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800982a:	460b      	mov	r3, r1
 800982c:	4313      	orrs	r3, r2
 800982e:	d00e      	beq.n	800984e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8009830:	4b8a      	ldr	r3, [pc, #552]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8009832:	69db      	ldr	r3, [r3, #28]
 8009834:	4a89      	ldr	r2, [pc, #548]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8009836:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800983a:	61d3      	str	r3, [r2, #28]
 800983c:	4b87      	ldr	r3, [pc, #540]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800983e:	69d9      	ldr	r1, [r3, #28]
 8009840:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009844:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8009848:	4a84      	ldr	r2, [pc, #528]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800984a:	430b      	orrs	r3, r1
 800984c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800984e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009856:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800985a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800985e:	2300      	movs	r3, #0
 8009860:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009864:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009868:	460b      	mov	r3, r1
 800986a:	4313      	orrs	r3, r2
 800986c:	d055      	beq.n	800991a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800986e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009872:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009876:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800987a:	d031      	beq.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 800987c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009880:	d82a      	bhi.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8009882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009886:	d02d      	beq.n	80098e4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8009888:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800988c:	d824      	bhi.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800988e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009892:	d029      	beq.n	80098e8 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8009894:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009898:	d81e      	bhi.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800989a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800989e:	d011      	beq.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80098a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098a4:	d818      	bhi.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d020      	beq.n	80098ec <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80098aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098ae:	d113      	bne.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80098b0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80098b4:	3308      	adds	r3, #8
 80098b6:	4618      	mov	r0, r3
 80098b8:	f003 ff98 	bl	800d7ec <RCCEx_PLL2_Config>
 80098bc:	4603      	mov	r3, r0
 80098be:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80098c2:	e014      	b.n	80098ee <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80098c4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80098c8:	3330      	adds	r3, #48	@ 0x30
 80098ca:	4618      	mov	r0, r3
 80098cc:	f004 f826 	bl	800d91c <RCCEx_PLL3_Config>
 80098d0:	4603      	mov	r3, r0
 80098d2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80098d6:	e00a      	b.n	80098ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098d8:	2301      	movs	r3, #1
 80098da:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80098de:	e006      	b.n	80098ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80098e0:	bf00      	nop
 80098e2:	e004      	b.n	80098ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80098e4:	bf00      	nop
 80098e6:	e002      	b.n	80098ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80098e8:	bf00      	nop
 80098ea:	e000      	b.n	80098ee <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80098ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098ee:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d10d      	bne.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80098f6:	4b59      	ldr	r3, [pc, #356]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80098f8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80098fc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8009900:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009904:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009908:	4a54      	ldr	r2, [pc, #336]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800990a:	430b      	orrs	r3, r1
 800990c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8009910:	e003      	b.n	800991a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009912:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009916:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800991a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800991e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009922:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009926:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800992a:	2300      	movs	r3, #0
 800992c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009930:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009934:	460b      	mov	r3, r1
 8009936:	4313      	orrs	r3, r2
 8009938:	d055      	beq.n	80099e6 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800993a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800993e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009942:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009946:	d031      	beq.n	80099ac <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8009948:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800994c:	d82a      	bhi.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800994e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009952:	d02d      	beq.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8009954:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009958:	d824      	bhi.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800995a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800995e:	d029      	beq.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8009960:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009964:	d81e      	bhi.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8009966:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800996a:	d011      	beq.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 800996c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009970:	d818      	bhi.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8009972:	2b00      	cmp	r3, #0
 8009974:	d020      	beq.n	80099b8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8009976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800997a:	d113      	bne.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800997c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009980:	3308      	adds	r3, #8
 8009982:	4618      	mov	r0, r3
 8009984:	f003 ff32 	bl	800d7ec <RCCEx_PLL2_Config>
 8009988:	4603      	mov	r3, r0
 800998a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800998e:	e014      	b.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009990:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009994:	3330      	adds	r3, #48	@ 0x30
 8009996:	4618      	mov	r0, r3
 8009998:	f003 ffc0 	bl	800d91c <RCCEx_PLL3_Config>
 800999c:	4603      	mov	r3, r0
 800999e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80099a2:	e00a      	b.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099a4:	2301      	movs	r3, #1
 80099a6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80099aa:	e006      	b.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80099ac:	bf00      	nop
 80099ae:	e004      	b.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80099b0:	bf00      	nop
 80099b2:	e002      	b.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80099b4:	bf00      	nop
 80099b6:	e000      	b.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80099b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099ba:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d10d      	bne.n	80099de <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80099c2:	4b26      	ldr	r3, [pc, #152]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80099c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80099c8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80099cc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80099d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80099d4:	4a21      	ldr	r2, [pc, #132]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80099d6:	430b      	orrs	r3, r1
 80099d8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80099dc:	e003      	b.n	80099e6 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099de:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80099e2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80099e6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80099ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ee:	2100      	movs	r1, #0
 80099f0:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80099f4:	f003 0320 	and.w	r3, r3, #32
 80099f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80099fc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009a00:	460b      	mov	r3, r1
 8009a02:	4313      	orrs	r3, r2
 8009a04:	d057      	beq.n	8009ab6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8009a06:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009a0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009a0e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a12:	d033      	beq.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8009a14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a18:	d82c      	bhi.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8009a1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a1e:	d02f      	beq.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8009a20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a24:	d826      	bhi.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8009a26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009a2a:	d02b      	beq.n	8009a84 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8009a2c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009a30:	d820      	bhi.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8009a32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a36:	d013      	beq.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009a38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a3c:	d81a      	bhi.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d022      	beq.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8009a42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a46:	d115      	bne.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009a48:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009a4c:	3308      	adds	r3, #8
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f003 fecc 	bl	800d7ec <RCCEx_PLL2_Config>
 8009a54:	4603      	mov	r3, r0
 8009a56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8009a5a:	e016      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8009a5c:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009a60:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009a64:	3330      	adds	r3, #48	@ 0x30
 8009a66:	4618      	mov	r0, r3
 8009a68:	f003 ff58 	bl	800d91c <RCCEx_PLL3_Config>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8009a72:	e00a      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a74:	2301      	movs	r3, #1
 8009a76:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009a7a:	e006      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8009a7c:	bf00      	nop
 8009a7e:	e004      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8009a80:	bf00      	nop
 8009a82:	e002      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8009a84:	bf00      	nop
 8009a86:	e000      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8009a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a8a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10d      	bne.n	8009aae <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8009a92:	4bbb      	ldr	r3, [pc, #748]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009a94:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009a98:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009a9c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009aa0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009aa4:	4ab6      	ldr	r2, [pc, #728]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009aa6:	430b      	orrs	r3, r1
 8009aa8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8009aac:	e003      	b.n	8009ab6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009aae:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009ab2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8009ab6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009abe:	2100      	movs	r1, #0
 8009ac0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8009ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ac8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009acc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	d055      	beq.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8009ad6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009ada:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009ade:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8009ae2:	d031      	beq.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8009ae4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8009ae8:	d82a      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8009aea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009aee:	d02d      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8009af0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009af4:	d824      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8009af6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009afa:	d029      	beq.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8009afc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009b00:	d81e      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8009b02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b06:	d011      	beq.n	8009b2c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8009b08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b0c:	d818      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d020      	beq.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8009b12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b16:	d113      	bne.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009b18:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009b1c:	3308      	adds	r3, #8
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f003 fe64 	bl	800d7ec <RCCEx_PLL2_Config>
 8009b24:	4603      	mov	r3, r0
 8009b26:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8009b2a:	e014      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009b2c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009b30:	3330      	adds	r3, #48	@ 0x30
 8009b32:	4618      	mov	r0, r3
 8009b34:	f003 fef2 	bl	800d91c <RCCEx_PLL3_Config>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8009b3e:	e00a      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009b46:	e006      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8009b48:	bf00      	nop
 8009b4a:	e004      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8009b4c:	bf00      	nop
 8009b4e:	e002      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8009b50:	bf00      	nop
 8009b52:	e000      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8009b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b56:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d10d      	bne.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8009b5e:	4b88      	ldr	r3, [pc, #544]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009b60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009b64:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8009b68:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009b6c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009b70:	4a83      	ldr	r2, [pc, #524]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009b72:	430b      	orrs	r3, r1
 8009b74:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8009b78:	e003      	b.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b7a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009b7e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8009b82:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8a:	2100      	movs	r1, #0
 8009b8c:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8009b90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009b98:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	d055      	beq.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8009ba2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009ba6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009baa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009bae:	d031      	beq.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8009bb0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009bb4:	d82a      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8009bb6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009bba:	d02d      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8009bbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009bc0:	d824      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8009bc2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009bc6:	d029      	beq.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8009bc8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009bcc:	d81e      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8009bce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009bd2:	d011      	beq.n	8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8009bd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009bd8:	d818      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d020      	beq.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8009bde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009be2:	d113      	bne.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009be4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009be8:	3308      	adds	r3, #8
 8009bea:	4618      	mov	r0, r3
 8009bec:	f003 fdfe 	bl	800d7ec <RCCEx_PLL2_Config>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8009bf6:	e014      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009bf8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009bfc:	3330      	adds	r3, #48	@ 0x30
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f003 fe8c 	bl	800d91c <RCCEx_PLL3_Config>
 8009c04:	4603      	mov	r3, r0
 8009c06:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8009c0a:	e00a      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009c12:	e006      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8009c14:	bf00      	nop
 8009c16:	e004      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8009c18:	bf00      	nop
 8009c1a:	e002      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8009c1c:	bf00      	nop
 8009c1e:	e000      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8009c20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c22:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d10d      	bne.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8009c2a:	4b55      	ldr	r3, [pc, #340]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009c2c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009c30:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009c34:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009c38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009c3c:	4a50      	ldr	r2, [pc, #320]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009c3e:	430b      	orrs	r3, r1
 8009c40:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8009c44:	e003      	b.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c46:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009c4a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8009c4e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c56:	2100      	movs	r1, #0
 8009c58:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8009c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009c64:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009c68:	460b      	mov	r3, r1
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	d055      	beq.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8009c6e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009c72:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009c76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009c7a:	d031      	beq.n	8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8009c7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009c80:	d82a      	bhi.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8009c82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c86:	d02d      	beq.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8009c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c8c:	d824      	bhi.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8009c8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009c92:	d029      	beq.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8009c94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009c98:	d81e      	bhi.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8009c9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c9e:	d011      	beq.n	8009cc4 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8009ca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ca4:	d818      	bhi.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d020      	beq.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8009caa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009cae:	d113      	bne.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009cb0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009cb4:	3308      	adds	r3, #8
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f003 fd98 	bl	800d7ec <RCCEx_PLL2_Config>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8009cc2:	e014      	b.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009cc4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009cc8:	3330      	adds	r3, #48	@ 0x30
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f003 fe26 	bl	800d91c <RCCEx_PLL3_Config>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8009cd6:	e00a      	b.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cd8:	2301      	movs	r3, #1
 8009cda:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009cde:	e006      	b.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8009ce0:	bf00      	nop
 8009ce2:	e004      	b.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8009ce4:	bf00      	nop
 8009ce6:	e002      	b.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8009ce8:	bf00      	nop
 8009cea:	e000      	b.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8009cec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cee:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d10d      	bne.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8009cf6:	4b22      	ldr	r3, [pc, #136]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009cf8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009cfc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009d00:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009d04:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009d08:	4a1d      	ldr	r2, [pc, #116]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009d0a:	430b      	orrs	r3, r1
 8009d0c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8009d10:	e003      	b.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d12:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009d16:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009d1a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d22:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009d26:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d30:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009d34:	460b      	mov	r3, r1
 8009d36:	4313      	orrs	r3, r2
 8009d38:	d055      	beq.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8009d3a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009d3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009d42:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009d46:	d035      	beq.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8009d48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009d4c:	d82e      	bhi.n	8009dac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8009d4e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009d52:	d031      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8009d54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009d58:	d828      	bhi.n	8009dac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8009d5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d5e:	d01b      	beq.n	8009d98 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8009d60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d64:	d822      	bhi.n	8009dac <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d003      	beq.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8009d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d6e:	d009      	beq.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8009d70:	e01c      	b.n	8009dac <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d72:	4b03      	ldr	r3, [pc, #12]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d76:	4a02      	ldr	r2, [pc, #8]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8009d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d7c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009d7e:	e01c      	b.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8009d80:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009d84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009d88:	3308      	adds	r3, #8
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f003 fd2e 	bl	800d7ec <RCCEx_PLL2_Config>
 8009d90:	4603      	mov	r3, r0
 8009d92:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009d96:	e010      	b.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009d98:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009d9c:	3330      	adds	r3, #48	@ 0x30
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f003 fdbc 	bl	800d91c <RCCEx_PLL3_Config>
 8009da4:	4603      	mov	r3, r0
 8009da6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009daa:	e006      	b.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009dac:	2301      	movs	r3, #1
 8009dae:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009db2:	e002      	b.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8009db4:	bf00      	nop
 8009db6:	e000      	b.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8009db8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009dba:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d10d      	bne.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8009dc2:	4bc2      	ldr	r3, [pc, #776]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009dc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009dc8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009dcc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009dd0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009dd4:	4abd      	ldr	r2, [pc, #756]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009dd6:	430b      	orrs	r3, r1
 8009dd8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009ddc:	e003      	b.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dde:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009de2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8009de6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dee:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009df2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009df4:	2300      	movs	r3, #0
 8009df6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009df8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	d051      	beq.n	8009ea6 <HAL_RCCEx_PeriphCLKConfig+0x141a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8009e02:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009e06:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009e0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009e0e:	d033      	beq.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 8009e10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009e14:	d82c      	bhi.n	8009e70 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8009e16:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009e1a:	d02d      	beq.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 8009e1c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009e20:	d826      	bhi.n	8009e70 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8009e22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e26:	d019      	beq.n	8009e5c <HAL_RCCEx_PeriphCLKConfig+0x13d0>
 8009e28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e2c:	d820      	bhi.n	8009e70 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d003      	beq.n	8009e3a <HAL_RCCEx_PeriphCLKConfig+0x13ae>
 8009e32:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009e36:	d007      	beq.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0x13bc>
 8009e38:	e01a      	b.n	8009e70 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e3a:	4ba4      	ldr	r3, [pc, #656]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e3e:	4aa3      	ldr	r2, [pc, #652]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e44:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009e46:	e018      	b.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009e48:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009e4c:	3308      	adds	r3, #8
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f003 fccc 	bl	800d7ec <RCCEx_PLL2_Config>
 8009e54:	4603      	mov	r3, r0
 8009e56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009e5a:	e00e      	b.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009e5c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009e60:	3330      	adds	r3, #48	@ 0x30
 8009e62:	4618      	mov	r0, r3
 8009e64:	f003 fd5a 	bl	800d91c <RCCEx_PLL3_Config>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009e6e:	e004      	b.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0x13ee>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e70:	2301      	movs	r3, #1
 8009e72:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009e76:	e000      	b.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0x13ee>
        break;
 8009e78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e7a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d10d      	bne.n	8009e9e <HAL_RCCEx_PeriphCLKConfig+0x1412>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8009e82:	4b92      	ldr	r3, [pc, #584]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009e84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009e88:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8009e8c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009e90:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009e94:	4a8d      	ldr	r2, [pc, #564]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009e96:	430b      	orrs	r3, r1
 8009e98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009e9c:	e003      	b.n	8009ea6 <HAL_RCCEx_PeriphCLKConfig+0x141a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e9e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009ea2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8009ea6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eae:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009eb2:	673b      	str	r3, [r7, #112]	@ 0x70
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	677b      	str	r3, [r7, #116]	@ 0x74
 8009eb8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	d032      	beq.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x149c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8009ec2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009ec6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8009eca:	2b05      	cmp	r3, #5
 8009ecc:	d80f      	bhi.n	8009eee <HAL_RCCEx_PeriphCLKConfig+0x1462>
 8009ece:	2b03      	cmp	r3, #3
 8009ed0:	d211      	bcs.n	8009ef6 <HAL_RCCEx_PeriphCLKConfig+0x146a>
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d911      	bls.n	8009efa <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	d109      	bne.n	8009eee <HAL_RCCEx_PeriphCLKConfig+0x1462>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009eda:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009ede:	3308      	adds	r3, #8
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f003 fc83 	bl	800d7ec <RCCEx_PLL2_Config>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009eec:	e006      	b.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x1470>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009ef4:	e002      	b.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 8009ef6:	bf00      	nop
 8009ef8:	e000      	b.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 8009efa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009efc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d10d      	bne.n	8009f20 <HAL_RCCEx_PeriphCLKConfig+0x1494>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8009f04:	4b71      	ldr	r3, [pc, #452]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009f06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f0a:	f023 0107 	bic.w	r1, r3, #7
 8009f0e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009f12:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8009f16:	4a6d      	ldr	r2, [pc, #436]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009f18:	430b      	orrs	r3, r1
 8009f1a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009f1e:	e003      	b.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x149c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f20:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009f24:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8009f28:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f30:	2100      	movs	r1, #0
 8009f32:	66b9      	str	r1, [r7, #104]	@ 0x68
 8009f34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f38:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f3a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009f3e:	460b      	mov	r3, r1
 8009f40:	4313      	orrs	r3, r2
 8009f42:	d024      	beq.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x1502>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8009f44:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009f48:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d005      	beq.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0x14d0>
 8009f50:	2b08      	cmp	r3, #8
 8009f52:	d005      	beq.n	8009f60 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009f5a:	e002      	b.n	8009f62 <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 8009f5c:	bf00      	nop
 8009f5e:	e000      	b.n	8009f62 <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 8009f60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f62:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10d      	bne.n	8009f86 <HAL_RCCEx_PeriphCLKConfig+0x14fa>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8009f6a:	4b58      	ldr	r3, [pc, #352]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009f6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f70:	f023 0108 	bic.w	r1, r3, #8
 8009f74:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009f78:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009f7c:	4a53      	ldr	r2, [pc, #332]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009f7e:	430b      	orrs	r3, r1
 8009f80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009f84:	e003      	b.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x1502>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f86:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009f8a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009f8e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f96:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009f9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009fa0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	f000 80b9 	beq.w	800a11e <HAL_RCCEx_PeriphCLKConfig+0x1692>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8009fac:	4b48      	ldr	r3, [pc, #288]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8009fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fb0:	4a47      	ldr	r2, [pc, #284]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8009fb2:	f043 0301 	orr.w	r3, r3, #1
 8009fb6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009fb8:	f7fb fae4 	bl	8005584 <HAL_GetTick>
 8009fbc:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8009fc0:	e00b      	b.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0x154e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009fc2:	f7fb fadf 	bl	8005584 <HAL_GetTick>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8009fcc:	1ad3      	subs	r3, r2, r3
 8009fce:	2b02      	cmp	r3, #2
 8009fd0:	d903      	bls.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0x154e>
      {
        ret = HAL_TIMEOUT;
 8009fd2:	2303      	movs	r3, #3
 8009fd4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8009fd8:	e005      	b.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x155a>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8009fda:	4b3d      	ldr	r3, [pc, #244]	@ (800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8009fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fde:	f003 0301 	and.w	r3, r3, #1
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d0ed      	beq.n	8009fc2 <HAL_RCCEx_PeriphCLKConfig+0x1536>
      }
    }

    if (ret == HAL_OK)
 8009fe6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	f040 8093 	bne.w	800a116 <HAL_RCCEx_PeriphCLKConfig+0x168a>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009ff0:	4b36      	ldr	r3, [pc, #216]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8009ff2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ffa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8009ffe:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800a002:	2b00      	cmp	r3, #0
 800a004:	d023      	beq.n	800a04e <HAL_RCCEx_PeriphCLKConfig+0x15c2>
 800a006:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a00a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 800a00e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800a012:	4293      	cmp	r3, r2
 800a014:	d01b      	beq.n	800a04e <HAL_RCCEx_PeriphCLKConfig+0x15c2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a016:	4b2d      	ldr	r3, [pc, #180]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a018:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a01c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a020:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a024:	4b29      	ldr	r3, [pc, #164]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a026:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a02a:	4a28      	ldr	r2, [pc, #160]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a02c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a030:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a034:	4b25      	ldr	r3, [pc, #148]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a036:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a03a:	4a24      	ldr	r2, [pc, #144]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a03c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a040:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a044:	4a21      	ldr	r2, [pc, #132]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a046:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800a04a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a04e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800a052:	f003 0301 	and.w	r3, r3, #1
 800a056:	2b00      	cmp	r3, #0
 800a058:	d019      	beq.n	800a08e <HAL_RCCEx_PeriphCLKConfig+0x1602>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a05a:	f7fb fa93 	bl	8005584 <HAL_GetTick>
 800a05e:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a062:	e00d      	b.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0x15f4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a064:	f7fb fa8e 	bl	8005584 <HAL_GetTick>
 800a068:	4602      	mov	r2, r0
 800a06a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a06e:	1ad2      	subs	r2, r2, r3
 800a070:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a074:	429a      	cmp	r2, r3
 800a076:	d903      	bls.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0x15f4>
          {
            ret = HAL_TIMEOUT;
 800a078:	2303      	movs	r3, #3
 800a07a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
            break;
 800a07e:	e006      	b.n	800a08e <HAL_RCCEx_PeriphCLKConfig+0x1602>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a080:	4b12      	ldr	r3, [pc, #72]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a082:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a086:	f003 0302 	and.w	r3, r3, #2
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d0ea      	beq.n	800a064 <HAL_RCCEx_PeriphCLKConfig+0x15d8>
          }
        }
      }

      if (ret == HAL_OK)
 800a08e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a092:	2b00      	cmp	r3, #0
 800a094:	d13a      	bne.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0x1680>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800a096:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a09a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a09e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a0a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0a6:	d115      	bne.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x1648>
 800a0a8:	4b08      	ldr	r3, [pc, #32]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a0aa:	69db      	ldr	r3, [r3, #28]
 800a0ac:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a0b0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a0b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a0b8:	091b      	lsrs	r3, r3, #4
 800a0ba:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a0be:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800a0c2:	4a02      	ldr	r2, [pc, #8]	@ (800a0cc <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800a0c4:	430b      	orrs	r3, r1
 800a0c6:	61d3      	str	r3, [r2, #28]
 800a0c8:	e00a      	b.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x1654>
 800a0ca:	bf00      	nop
 800a0cc:	44020c00 	.word	0x44020c00
 800a0d0:	44020800 	.word	0x44020800
 800a0d4:	4bc6      	ldr	r3, [pc, #792]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a0d6:	69db      	ldr	r3, [r3, #28]
 800a0d8:	4ac5      	ldr	r2, [pc, #788]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a0da:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a0de:	61d3      	str	r3, [r2, #28]
 800a0e0:	4bc3      	ldr	r3, [pc, #780]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a0e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a0e6:	4ac2      	ldr	r2, [pc, #776]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a0e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a0ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800a0f0:	4bbf      	ldr	r3, [pc, #764]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a0f2:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800a0f6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a0fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a0fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a102:	4abb      	ldr	r2, [pc, #748]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a104:	430b      	orrs	r3, r1
 800a106:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800a10a:	e008      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a10c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a110:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
 800a114:	e003      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a116:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a11a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a11e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a126:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800a12a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a12c:	2300      	movs	r3, #0
 800a12e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a130:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a134:	460b      	mov	r3, r1
 800a136:	4313      	orrs	r3, r2
 800a138:	d035      	beq.n	800a1a6 <HAL_RCCEx_PeriphCLKConfig+0x171a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800a13a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a13e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800a142:	2b30      	cmp	r3, #48	@ 0x30
 800a144:	d014      	beq.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0x16e4>
 800a146:	2b30      	cmp	r3, #48	@ 0x30
 800a148:	d80e      	bhi.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 800a14a:	2b20      	cmp	r3, #32
 800a14c:	d012      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 800a14e:	2b20      	cmp	r3, #32
 800a150:	d80a      	bhi.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 800a152:	2b00      	cmp	r3, #0
 800a154:	d010      	beq.n	800a178 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 800a156:	2b10      	cmp	r3, #16
 800a158:	d106      	bne.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a15a:	4ba5      	ldr	r3, [pc, #660]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a15c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a15e:	4aa4      	ldr	r2, [pc, #656]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a164:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800a166:	e008      	b.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0x16ee>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a16e:	e004      	b.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 800a170:	bf00      	nop
 800a172:	e002      	b.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 800a174:	bf00      	nop
 800a176:	e000      	b.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 800a178:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a17a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d10d      	bne.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x1712>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800a182:	4b9b      	ldr	r3, [pc, #620]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a184:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a188:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800a18c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a190:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800a194:	4a96      	ldr	r2, [pc, #600]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a196:	430b      	orrs	r3, r1
 800a198:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800a19c:	e003      	b.n	800a1a6 <HAL_RCCEx_PeriphCLKConfig+0x171a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a19e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a1a2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800a1a6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ae:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800a1b2:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	657b      	str	r3, [r7, #84]	@ 0x54
 800a1b8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a1bc:	460b      	mov	r3, r1
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	d033      	beq.n	800a22a <HAL_RCCEx_PeriphCLKConfig+0x179e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800a1c2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a1c6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d002      	beq.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0x1748>
 800a1ce:	2b40      	cmp	r3, #64	@ 0x40
 800a1d0:	d007      	beq.n	800a1e2 <HAL_RCCEx_PeriphCLKConfig+0x1756>
 800a1d2:	e010      	b.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0x176a>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1d4:	4b86      	ldr	r3, [pc, #536]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a1d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1d8:	4a85      	ldr	r2, [pc, #532]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a1da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1de:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800a1e0:	e00d      	b.n	800a1fe <HAL_RCCEx_PeriphCLKConfig+0x1772>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a1e2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a1e6:	3308      	adds	r3, #8
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f003 faff 	bl	800d7ec <RCCEx_PLL2_Config>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800a1f4:	e003      	b.n	800a1fe <HAL_RCCEx_PeriphCLKConfig+0x1772>

      default:
        ret = HAL_ERROR;
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a1fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1fe:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a202:	2b00      	cmp	r3, #0
 800a204:	d10d      	bne.n	800a222 <HAL_RCCEx_PeriphCLKConfig+0x1796>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800a206:	4b7a      	ldr	r3, [pc, #488]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a208:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a20c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800a210:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a214:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800a218:	4a75      	ldr	r2, [pc, #468]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a21a:	430b      	orrs	r3, r1
 800a21c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800a220:	e003      	b.n	800a22a <HAL_RCCEx_PeriphCLKConfig+0x179e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a222:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a226:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800a22a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a232:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800a236:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a238:	2300      	movs	r3, #0
 800a23a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a23c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a240:	460b      	mov	r3, r1
 800a242:	4313      	orrs	r3, r2
 800a244:	d048      	beq.n	800a2d8 <HAL_RCCEx_PeriphCLKConfig+0x184c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 800a246:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a24a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a24e:	2b04      	cmp	r3, #4
 800a250:	d827      	bhi.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0x1816>
 800a252:	a201      	add	r2, pc, #4	@ (adr r2, 800a258 <HAL_RCCEx_PeriphCLKConfig+0x17cc>)
 800a254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a258:	0800a26d 	.word	0x0800a26d
 800a25c:	0800a27b 	.word	0x0800a27b
 800a260:	0800a28f 	.word	0x0800a28f
 800a264:	0800a2ab 	.word	0x0800a2ab
 800a268:	0800a2ab 	.word	0x0800a2ab
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a26c:	4b60      	ldr	r3, [pc, #384]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a270:	4a5f      	ldr	r2, [pc, #380]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a272:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a276:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800a278:	e018      	b.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x1820>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a27a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a27e:	3308      	adds	r3, #8
 800a280:	4618      	mov	r0, r3
 800a282:	f003 fab3 	bl	800d7ec <RCCEx_PLL2_Config>
 800a286:	4603      	mov	r3, r0
 800a288:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800a28c:	e00e      	b.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x1820>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a28e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a292:	3330      	adds	r3, #48	@ 0x30
 800a294:	4618      	mov	r0, r3
 800a296:	f003 fb41 	bl	800d91c <RCCEx_PLL3_Config>
 800a29a:	4603      	mov	r3, r0
 800a29c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800a2a0:	e004      	b.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x1820>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a2a8:	e000      	b.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x1820>
        break;
 800a2aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2ac:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d10d      	bne.n	800a2d0 <HAL_RCCEx_PeriphCLKConfig+0x1844>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800a2b4:	4b4e      	ldr	r3, [pc, #312]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a2b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a2ba:	f023 0107 	bic.w	r1, r3, #7
 800a2be:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a2c2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a2c6:	4a4a      	ldr	r2, [pc, #296]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a2c8:	430b      	orrs	r3, r1
 800a2ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a2ce:	e003      	b.n	800a2d8 <HAL_RCCEx_PeriphCLKConfig+0x184c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2d0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a2d4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800a2d8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a2e4:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a2ea:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	f000 8083 	beq.w	800a3fc <HAL_RCCEx_PeriphCLKConfig+0x1970>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800a2f6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a2fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a2fe:	2b20      	cmp	r3, #32
 800a300:	d85f      	bhi.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0x1936>
 800a302:	a201      	add	r2, pc, #4	@ (adr r2, 800a308 <HAL_RCCEx_PeriphCLKConfig+0x187c>)
 800a304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a308:	0800a38d 	.word	0x0800a38d
 800a30c:	0800a3c3 	.word	0x0800a3c3
 800a310:	0800a3c3 	.word	0x0800a3c3
 800a314:	0800a3c3 	.word	0x0800a3c3
 800a318:	0800a3c3 	.word	0x0800a3c3
 800a31c:	0800a3c3 	.word	0x0800a3c3
 800a320:	0800a3c3 	.word	0x0800a3c3
 800a324:	0800a3c3 	.word	0x0800a3c3
 800a328:	0800a39b 	.word	0x0800a39b
 800a32c:	0800a3c3 	.word	0x0800a3c3
 800a330:	0800a3c3 	.word	0x0800a3c3
 800a334:	0800a3c3 	.word	0x0800a3c3
 800a338:	0800a3c3 	.word	0x0800a3c3
 800a33c:	0800a3c3 	.word	0x0800a3c3
 800a340:	0800a3c3 	.word	0x0800a3c3
 800a344:	0800a3c3 	.word	0x0800a3c3
 800a348:	0800a3af 	.word	0x0800a3af
 800a34c:	0800a3c3 	.word	0x0800a3c3
 800a350:	0800a3c3 	.word	0x0800a3c3
 800a354:	0800a3c3 	.word	0x0800a3c3
 800a358:	0800a3c3 	.word	0x0800a3c3
 800a35c:	0800a3c3 	.word	0x0800a3c3
 800a360:	0800a3c3 	.word	0x0800a3c3
 800a364:	0800a3c3 	.word	0x0800a3c3
 800a368:	0800a3cb 	.word	0x0800a3cb
 800a36c:	0800a3c3 	.word	0x0800a3c3
 800a370:	0800a3c3 	.word	0x0800a3c3
 800a374:	0800a3c3 	.word	0x0800a3c3
 800a378:	0800a3c3 	.word	0x0800a3c3
 800a37c:	0800a3c3 	.word	0x0800a3c3
 800a380:	0800a3c3 	.word	0x0800a3c3
 800a384:	0800a3c3 	.word	0x0800a3c3
 800a388:	0800a3cb 	.word	0x0800a3cb
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a38c:	4b18      	ldr	r3, [pc, #96]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a390:	4a17      	ldr	r2, [pc, #92]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a396:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800a398:	e018      	b.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0x1940>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a39a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a39e:	3308      	adds	r3, #8
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f003 fa23 	bl	800d7ec <RCCEx_PLL2_Config>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800a3ac:	e00e      	b.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0x1940>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a3ae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a3b2:	3330      	adds	r3, #48	@ 0x30
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f003 fab1 	bl	800d91c <RCCEx_PLL3_Config>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800a3c0:	e004      	b.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0x1940>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a3c8:	e000      	b.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0x1940>
        break;
 800a3ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3cc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d10f      	bne.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x1968>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800a3d4:	4b06      	ldr	r3, [pc, #24]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a3d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a3da:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a3de:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a3e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a3e6:	4a02      	ldr	r2, [pc, #8]	@ (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800a3e8:	430b      	orrs	r3, r1
 800a3ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a3ee:	e005      	b.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0x1970>
 800a3f0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3f4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a3f8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800a3fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a404:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a408:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a40a:	2300      	movs	r3, #0
 800a40c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a40e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a412:	460b      	mov	r3, r1
 800a414:	4313      	orrs	r3, r2
 800a416:	d04e      	beq.n	800a4b6 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800a418:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a41c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a420:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a424:	d02e      	beq.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
 800a426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a42a:	d827      	bhi.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 800a42c:	2bc0      	cmp	r3, #192	@ 0xc0
 800a42e:	d02b      	beq.n	800a488 <HAL_RCCEx_PeriphCLKConfig+0x19fc>
 800a430:	2bc0      	cmp	r3, #192	@ 0xc0
 800a432:	d823      	bhi.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 800a434:	2b80      	cmp	r3, #128	@ 0x80
 800a436:	d017      	beq.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x19dc>
 800a438:	2b80      	cmp	r3, #128	@ 0x80
 800a43a:	d81f      	bhi.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d002      	beq.n	800a446 <HAL_RCCEx_PeriphCLKConfig+0x19ba>
 800a440:	2b40      	cmp	r3, #64	@ 0x40
 800a442:	d007      	beq.n	800a454 <HAL_RCCEx_PeriphCLKConfig+0x19c8>
 800a444:	e01a      	b.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a446:	4bb0      	ldr	r3, [pc, #704]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a44a:	4aaf      	ldr	r2, [pc, #700]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a44c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a450:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800a452:	e01a      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0x19fe>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a454:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a458:	3308      	adds	r3, #8
 800a45a:	4618      	mov	r0, r3
 800a45c:	f003 f9c6 	bl	800d7ec <RCCEx_PLL2_Config>
 800a460:	4603      	mov	r3, r0
 800a462:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800a466:	e010      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0x19fe>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a468:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a46c:	3330      	adds	r3, #48	@ 0x30
 800a46e:	4618      	mov	r0, r3
 800a470:	f003 fa54 	bl	800d91c <RCCEx_PLL3_Config>
 800a474:	4603      	mov	r3, r0
 800a476:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800a47a:	e006      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a47c:	2301      	movs	r3, #1
 800a47e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a482:	e002      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 800a484:	bf00      	nop
 800a486:	e000      	b.n	800a48a <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 800a488:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a48a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d10d      	bne.n	800a4ae <HAL_RCCEx_PeriphCLKConfig+0x1a22>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800a492:	4b9d      	ldr	r3, [pc, #628]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a494:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a498:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800a49c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a4a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a4a4:	4a98      	ldr	r2, [pc, #608]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a4a6:	430b      	orrs	r3, r1
 800a4a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a4ac:	e003      	b.n	800a4b6 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4ae:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a4b2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800a4b6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4be:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a4c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4c8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a4cc:	460b      	mov	r3, r1
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	d055      	beq.n	800a57e <HAL_RCCEx_PeriphCLKConfig+0x1af2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800a4d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a4d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a4da:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a4de:	d031      	beq.n	800a544 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>
 800a4e0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a4e4:	d82a      	bhi.n	800a53c <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 800a4e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a4ea:	d02d      	beq.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x1abc>
 800a4ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a4f0:	d824      	bhi.n	800a53c <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 800a4f2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a4f6:	d029      	beq.n	800a54c <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
 800a4f8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a4fc:	d81e      	bhi.n	800a53c <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 800a4fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a502:	d011      	beq.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
 800a504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a508:	d818      	bhi.n	800a53c <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d020      	beq.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x1ac4>
 800a50e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a512:	d113      	bne.n	800a53c <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a514:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a518:	3308      	adds	r3, #8
 800a51a:	4618      	mov	r0, r3
 800a51c:	f003 f966 	bl	800d7ec <RCCEx_PLL2_Config>
 800a520:	4603      	mov	r3, r0
 800a522:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800a526:	e014      	b.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a528:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a52c:	3330      	adds	r3, #48	@ 0x30
 800a52e:	4618      	mov	r0, r3
 800a530:	f003 f9f4 	bl	800d91c <RCCEx_PLL3_Config>
 800a534:	4603      	mov	r3, r0
 800a536:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800a53a:	e00a      	b.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a53c:	2301      	movs	r3, #1
 800a53e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a542:	e006      	b.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 800a544:	bf00      	nop
 800a546:	e004      	b.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 800a548:	bf00      	nop
 800a54a:	e002      	b.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 800a54c:	bf00      	nop
 800a54e:	e000      	b.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 800a550:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a552:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a556:	2b00      	cmp	r3, #0
 800a558:	d10d      	bne.n	800a576 <HAL_RCCEx_PeriphCLKConfig+0x1aea>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800a55a:	4b6b      	ldr	r3, [pc, #428]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a55c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a560:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800a564:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a568:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a56c:	4a66      	ldr	r2, [pc, #408]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a56e:	430b      	orrs	r3, r1
 800a570:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a574:	e003      	b.n	800a57e <HAL_RCCEx_PeriphCLKConfig+0x1af2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a576:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a57a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800a57e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a586:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a58a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a58c:	2300      	movs	r3, #0
 800a58e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a590:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a594:	460b      	mov	r3, r1
 800a596:	4313      	orrs	r3, r2
 800a598:	d055      	beq.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0x1bba>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800a59a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a59e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800a5a2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a5a6:	d031      	beq.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x1b80>
 800a5a8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a5ac:	d82a      	bhi.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 800a5ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5b2:	d02d      	beq.n	800a610 <HAL_RCCEx_PeriphCLKConfig+0x1b84>
 800a5b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5b8:	d824      	bhi.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 800a5ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a5be:	d029      	beq.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0x1b88>
 800a5c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a5c4:	d81e      	bhi.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 800a5c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5ca:	d011      	beq.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x1b64>
 800a5cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5d0:	d818      	bhi.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d020      	beq.n	800a618 <HAL_RCCEx_PeriphCLKConfig+0x1b8c>
 800a5d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5da:	d113      	bne.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a5dc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a5e0:	3308      	adds	r3, #8
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f003 f902 	bl	800d7ec <RCCEx_PLL2_Config>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800a5ee:	e014      	b.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x1b8e>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a5f0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a5f4:	3330      	adds	r3, #48	@ 0x30
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f003 f990 	bl	800d91c <RCCEx_PLL3_Config>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800a602:	e00a      	b.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a604:	2301      	movs	r3, #1
 800a606:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a60a:	e006      	b.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 800a60c:	bf00      	nop
 800a60e:	e004      	b.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 800a610:	bf00      	nop
 800a612:	e002      	b.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 800a614:	bf00      	nop
 800a616:	e000      	b.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 800a618:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a61a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d10d      	bne.n	800a63e <HAL_RCCEx_PeriphCLKConfig+0x1bb2>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800a622:	4b39      	ldr	r3, [pc, #228]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a624:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a628:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800a62c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a630:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800a634:	4934      	ldr	r1, [pc, #208]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a636:	4313      	orrs	r3, r2
 800a638:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800a63c:	e003      	b.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0x1bba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a63e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a642:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a646:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64e:	2100      	movs	r1, #0
 800a650:	6239      	str	r1, [r7, #32]
 800a652:	f003 0301 	and.w	r3, r3, #1
 800a656:	627b      	str	r3, [r7, #36]	@ 0x24
 800a658:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a65c:	460b      	mov	r3, r1
 800a65e:	4313      	orrs	r3, r2
 800a660:	d058      	beq.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800a662:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a666:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a66a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a66e:	d031      	beq.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800a670:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a674:	d82a      	bhi.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 800a676:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a67a:	d02d      	beq.n	800a6d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4c>
 800a67c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a680:	d824      	bhi.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 800a682:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a686:	d029      	beq.n	800a6dc <HAL_RCCEx_PeriphCLKConfig+0x1c50>
 800a688:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a68c:	d81e      	bhi.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 800a68e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a692:	d011      	beq.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0x1c2c>
 800a694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a698:	d818      	bhi.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d020      	beq.n	800a6e0 <HAL_RCCEx_PeriphCLKConfig+0x1c54>
 800a69e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a6a2:	d113      	bne.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x1c40>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a6a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a6a8:	3308      	adds	r3, #8
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f003 f89e 	bl	800d7ec <RCCEx_PLL2_Config>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a6b6:	e014      	b.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x1c56>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a6b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a6bc:	3330      	adds	r3, #48	@ 0x30
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f003 f92c 	bl	800d91c <RCCEx_PLL3_Config>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a6ca:	e00a      	b.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a6d2:	e006      	b.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 800a6d4:	bf00      	nop
 800a6d6:	e004      	b.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 800a6d8:	bf00      	nop
 800a6da:	e002      	b.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 800a6dc:	bf00      	nop
 800a6de:	e000      	b.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 800a6e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6e2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d110      	bne.n	800a70c <HAL_RCCEx_PeriphCLKConfig+0x1c80>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 800a6ea:	4b07      	ldr	r3, [pc, #28]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a6ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a6f0:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 800a6f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a6f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6fc:	4902      	ldr	r1, [pc, #8]	@ (800a708 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 800a6fe:	4313      	orrs	r3, r2
 800a700:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800a704:	e006      	b.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
 800a706:	bf00      	nop
 800a708:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a70c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a710:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a714:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a71c:	2100      	movs	r1, #0
 800a71e:	61b9      	str	r1, [r7, #24]
 800a720:	f003 0302 	and.w	r3, r3, #2
 800a724:	61fb      	str	r3, [r7, #28]
 800a726:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a72a:	460b      	mov	r3, r1
 800a72c:	4313      	orrs	r3, r2
 800a72e:	d03d      	beq.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800a730:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a734:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a738:	2b03      	cmp	r3, #3
 800a73a:	d81c      	bhi.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x1cea>
 800a73c:	a201      	add	r2, pc, #4	@ (adr r2, 800a744 <HAL_RCCEx_PeriphCLKConfig+0x1cb8>)
 800a73e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a742:	bf00      	nop
 800a744:	0800a77f 	.word	0x0800a77f
 800a748:	0800a755 	.word	0x0800a755
 800a74c:	0800a763 	.word	0x0800a763
 800a750:	0800a77f 	.word	0x0800a77f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a754:	4b6f      	ldr	r3, [pc, #444]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a758:	4a6e      	ldr	r2, [pc, #440]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a75a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a75e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800a760:	e00e      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a762:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a766:	3308      	adds	r3, #8
 800a768:	4618      	mov	r0, r3
 800a76a:	f003 f83f 	bl	800d7ec <RCCEx_PLL2_Config>
 800a76e:	4603      	mov	r3, r0
 800a770:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800a774:	e004      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a776:	2301      	movs	r3, #1
 800a778:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a77c:	e000      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
        break;
 800a77e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a780:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a784:	2b00      	cmp	r3, #0
 800a786:	d10d      	bne.n	800a7a4 <HAL_RCCEx_PeriphCLKConfig+0x1d18>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800a788:	4b62      	ldr	r3, [pc, #392]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a78a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a78e:	f023 0203 	bic.w	r2, r3, #3
 800a792:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a796:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a79a:	495e      	ldr	r1, [pc, #376]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a79c:	4313      	orrs	r3, r2
 800a79e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800a7a2:	e003      	b.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x1d20>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7a4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a7a8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a7ac:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b4:	2100      	movs	r1, #0
 800a7b6:	6139      	str	r1, [r7, #16]
 800a7b8:	f003 0304 	and.w	r3, r3, #4
 800a7bc:	617b      	str	r3, [r7, #20]
 800a7be:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	4313      	orrs	r3, r2
 800a7c6:	d03a      	beq.n	800a83e <HAL_RCCEx_PeriphCLKConfig+0x1db2>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800a7c8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a7cc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a7d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7d4:	d00e      	beq.n	800a7f4 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
 800a7d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7da:	d815      	bhi.n	800a808 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d017      	beq.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0x1d84>
 800a7e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7e4:	d110      	bne.n	800a808 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a7e6:	4b4b      	ldr	r3, [pc, #300]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a7e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7ea:	4a4a      	ldr	r2, [pc, #296]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a7ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a7f0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800a7f2:	e00e      	b.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a7f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a7f8:	3308      	adds	r3, #8
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f002 fff6 	bl	800d7ec <RCCEx_PLL2_Config>
 800a800:	4603      	mov	r3, r0
 800a802:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800a806:	e004      	b.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      default:
        ret = HAL_ERROR;
 800a808:	2301      	movs	r3, #1
 800a80a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a80e:	e000      	b.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x1d86>
        break;
 800a810:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a812:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a816:	2b00      	cmp	r3, #0
 800a818:	d10d      	bne.n	800a836 <HAL_RCCEx_PeriphCLKConfig+0x1daa>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800a81a:	4b3e      	ldr	r3, [pc, #248]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a81c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a820:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a824:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a828:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a82c:	4939      	ldr	r1, [pc, #228]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a82e:	4313      	orrs	r3, r2
 800a830:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800a834:	e003      	b.n	800a83e <HAL_RCCEx_PeriphCLKConfig+0x1db2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a836:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a83a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a83e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	2100      	movs	r1, #0
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	f003 0310 	and.w	r3, r3, #16
 800a84e:	60fb      	str	r3, [r7, #12]
 800a850:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a854:	460b      	mov	r3, r1
 800a856:	4313      	orrs	r3, r2
 800a858:	d038      	beq.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1e40>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800a85a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a85e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800a862:	2b30      	cmp	r3, #48	@ 0x30
 800a864:	d01b      	beq.n	800a89e <HAL_RCCEx_PeriphCLKConfig+0x1e12>
 800a866:	2b30      	cmp	r3, #48	@ 0x30
 800a868:	d815      	bhi.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
 800a86a:	2b10      	cmp	r3, #16
 800a86c:	d002      	beq.n	800a874 <HAL_RCCEx_PeriphCLKConfig+0x1de8>
 800a86e:	2b20      	cmp	r3, #32
 800a870:	d007      	beq.n	800a882 <HAL_RCCEx_PeriphCLKConfig+0x1df6>
 800a872:	e010      	b.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a874:	4b27      	ldr	r3, [pc, #156]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a878:	4a26      	ldr	r2, [pc, #152]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a87a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a87e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800a880:	e00e      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x1e14>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a882:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a886:	3330      	adds	r3, #48	@ 0x30
 800a888:	4618      	mov	r0, r3
 800a88a:	f003 f847 	bl	800d91c <RCCEx_PLL3_Config>
 800a88e:	4603      	mov	r3, r0
 800a890:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800a894:	e004      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a896:	2301      	movs	r3, #1
 800a898:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800a89c:	e000      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        break;
 800a89e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8a0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10d      	bne.n	800a8c4 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800a8a8:	4b1a      	ldr	r3, [pc, #104]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a8aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a8ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a8b2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a8b6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800a8ba:	4916      	ldr	r1, [pc, #88]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a8bc:	4313      	orrs	r3, r2
 800a8be:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800a8c2:	e003      	b.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1e40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8c4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800a8c8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a8cc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	6039      	str	r1, [r7, #0]
 800a8d8:	f003 0308 	and.w	r3, r3, #8
 800a8dc:	607b      	str	r3, [r7, #4]
 800a8de:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	d00c      	beq.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x1e76>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 800a8e8:	4b0a      	ldr	r3, [pc, #40]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a8ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a8ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a8f2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800a8f6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800a8fa:	4906      	ldr	r1, [pc, #24]	@ (800a914 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800a902:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
}
 800a906:	4618      	mov	r0, r3
 800a908:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 800a90c:	46bd      	mov	sp, r7
 800a90e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a912:	bf00      	nop
 800a914:	44020c00 	.word	0x44020c00

0800a918 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 800a918:	b480      	push	{r7}
 800a91a:	b08b      	sub	sp, #44	@ 0x2c
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800a920:	4bae      	ldr	r3, [pc, #696]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800a922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a928:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800a92a:	4bac      	ldr	r3, [pc, #688]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800a92c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a92e:	f003 0303 	and.w	r3, r3, #3
 800a932:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800a934:	4ba9      	ldr	r3, [pc, #676]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800a936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a938:	0a1b      	lsrs	r3, r3, #8
 800a93a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a93e:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800a940:	4ba6      	ldr	r3, [pc, #664]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800a942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a944:	091b      	lsrs	r3, r3, #4
 800a946:	f003 0301 	and.w	r3, r3, #1
 800a94a:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a94c:	4ba3      	ldr	r3, [pc, #652]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800a94e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a950:	08db      	lsrs	r3, r3, #3
 800a952:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a956:	697a      	ldr	r2, [r7, #20]
 800a958:	fb02 f303 	mul.w	r3, r2, r3
 800a95c:	ee07 3a90 	vmov	s15, r3
 800a960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a964:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800a968:	69bb      	ldr	r3, [r7, #24]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f000 8126 	beq.w	800abbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800a970:	69fb      	ldr	r3, [r7, #28]
 800a972:	2b03      	cmp	r3, #3
 800a974:	d053      	beq.n	800aa1e <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	2b03      	cmp	r3, #3
 800a97a:	d86f      	bhi.n	800aa5c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	2b01      	cmp	r3, #1
 800a980:	d003      	beq.n	800a98a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800a982:	69fb      	ldr	r3, [r7, #28]
 800a984:	2b02      	cmp	r3, #2
 800a986:	d02b      	beq.n	800a9e0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800a988:	e068      	b.n	800aa5c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a98a:	4b94      	ldr	r3, [pc, #592]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	08db      	lsrs	r3, r3, #3
 800a990:	f003 0303 	and.w	r3, r3, #3
 800a994:	4a92      	ldr	r2, [pc, #584]	@ (800abe0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800a996:	fa22 f303 	lsr.w	r3, r2, r3
 800a99a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	ee07 3a90 	vmov	s15, r3
 800a9a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9a6:	69bb      	ldr	r3, [r7, #24]
 800a9a8:	ee07 3a90 	vmov	s15, r3
 800a9ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9b4:	6a3b      	ldr	r3, [r7, #32]
 800a9b6:	ee07 3a90 	vmov	s15, r3
 800a9ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9be:	ed97 6a04 	vldr	s12, [r7, #16]
 800a9c2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800abe4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800a9c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a9ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a9ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a9d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a9d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800a9de:	e068      	b.n	800aab2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800a9e0:	69bb      	ldr	r3, [r7, #24]
 800a9e2:	ee07 3a90 	vmov	s15, r3
 800a9e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9ea:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800abe8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800a9ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9f2:	6a3b      	ldr	r3, [r7, #32]
 800a9f4:	ee07 3a90 	vmov	s15, r3
 800a9f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9fc:	ed97 6a04 	vldr	s12, [r7, #16]
 800aa00:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800abe4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800aa04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa18:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800aa1c:	e049      	b.n	800aab2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800aa1e:	69bb      	ldr	r3, [r7, #24]
 800aa20:	ee07 3a90 	vmov	s15, r3
 800aa24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa28:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800abec <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 800aa2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa30:	6a3b      	ldr	r3, [r7, #32]
 800aa32:	ee07 3a90 	vmov	s15, r3
 800aa36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa3a:	ed97 6a04 	vldr	s12, [r7, #16]
 800aa3e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800abe4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800aa42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa56:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800aa5a:	e02a      	b.n	800aab2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aa5c:	4b5f      	ldr	r3, [pc, #380]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	08db      	lsrs	r3, r3, #3
 800aa62:	f003 0303 	and.w	r3, r3, #3
 800aa66:	4a5e      	ldr	r2, [pc, #376]	@ (800abe0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800aa68:	fa22 f303 	lsr.w	r3, r2, r3
 800aa6c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	ee07 3a90 	vmov	s15, r3
 800aa74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	ee07 3a90 	vmov	s15, r3
 800aa7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa86:	6a3b      	ldr	r3, [r7, #32]
 800aa88:	ee07 3a90 	vmov	s15, r3
 800aa8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa90:	ed97 6a04 	vldr	s12, [r7, #16]
 800aa94:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800abe4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800aa98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aaa0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aaa4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aaa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aaac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800aab0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aab2:	4b4a      	ldr	r3, [pc, #296]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aabe:	d121      	bne.n	800ab04 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800aac0:	4b46      	ldr	r3, [pc, #280]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800aac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aac4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d017      	beq.n	800aafc <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800aacc:	4b43      	ldr	r3, [pc, #268]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800aace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aad0:	0a5b      	lsrs	r3, r3, #9
 800aad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aad6:	ee07 3a90 	vmov	s15, r3
 800aada:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800aade:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aae2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800aae6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800aaea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aaee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aaf2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	601a      	str	r2, [r3, #0]
 800aafa:	e006      	b.n	800ab0a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2200      	movs	r2, #0
 800ab00:	601a      	str	r2, [r3, #0]
 800ab02:	e002      	b.n	800ab0a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2200      	movs	r2, #0
 800ab08:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab0a:	4b34      	ldr	r3, [pc, #208]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab16:	d121      	bne.n	800ab5c <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800ab18:	4b30      	ldr	r3, [pc, #192]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800ab1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d017      	beq.n	800ab54 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800ab24:	4b2d      	ldr	r3, [pc, #180]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800ab26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab28:	0c1b      	lsrs	r3, r3, #16
 800ab2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab2e:	ee07 3a90 	vmov	s15, r3
 800ab32:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800ab36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ab3a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800ab3e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ab42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ab4a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	605a      	str	r2, [r3, #4]
 800ab52:	e006      	b.n	800ab62 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2200      	movs	r2, #0
 800ab58:	605a      	str	r2, [r3, #4]
 800ab5a:	e002      	b.n	800ab62 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab62:	4b1e      	ldr	r3, [pc, #120]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab6e:	d121      	bne.n	800abb4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800ab70:	4b1a      	ldr	r3, [pc, #104]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800ab72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d017      	beq.n	800abac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800ab7c:	4b17      	ldr	r3, [pc, #92]	@ (800abdc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800ab7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab80:	0e1b      	lsrs	r3, r3, #24
 800ab82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab86:	ee07 3a90 	vmov	s15, r3
 800ab8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800ab8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ab92:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800ab96:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ab9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aba2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800abaa:	e010      	b.n	800abce <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2200      	movs	r2, #0
 800abb0:	609a      	str	r2, [r3, #8]
}
 800abb2:	e00c      	b.n	800abce <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2200      	movs	r2, #0
 800abb8:	609a      	str	r2, [r3, #8]
}
 800abba:	e008      	b.n	800abce <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2200      	movs	r2, #0
 800abc6:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2200      	movs	r2, #0
 800abcc:	609a      	str	r2, [r3, #8]
}
 800abce:	bf00      	nop
 800abd0:	372c      	adds	r7, #44	@ 0x2c
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr
 800abda:	bf00      	nop
 800abdc:	44020c00 	.word	0x44020c00
 800abe0:	03d09000 	.word	0x03d09000
 800abe4:	46000000 	.word	0x46000000
 800abe8:	4a742400 	.word	0x4a742400
 800abec:	4bbebc20 	.word	0x4bbebc20

0800abf0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 800abf0:	b480      	push	{r7}
 800abf2:	b08b      	sub	sp, #44	@ 0x2c
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800abf8:	4bae      	ldr	r3, [pc, #696]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800abfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac00:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800ac02:	4bac      	ldr	r3, [pc, #688]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ac04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac06:	f003 0303 	and.w	r3, r3, #3
 800ac0a:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800ac0c:	4ba9      	ldr	r3, [pc, #676]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ac0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac10:	0a1b      	lsrs	r3, r3, #8
 800ac12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ac16:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800ac18:	4ba6      	ldr	r3, [pc, #664]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ac1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac1c:	091b      	lsrs	r3, r3, #4
 800ac1e:	f003 0301 	and.w	r3, r3, #1
 800ac22:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800ac24:	4ba3      	ldr	r3, [pc, #652]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ac26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac28:	08db      	lsrs	r3, r3, #3
 800ac2a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ac2e:	697a      	ldr	r2, [r7, #20]
 800ac30:	fb02 f303 	mul.w	r3, r2, r3
 800ac34:	ee07 3a90 	vmov	s15, r3
 800ac38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac3c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800ac40:	69bb      	ldr	r3, [r7, #24]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	f000 8126 	beq.w	800ae94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	2b03      	cmp	r3, #3
 800ac4c:	d053      	beq.n	800acf6 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	2b03      	cmp	r3, #3
 800ac52:	d86f      	bhi.n	800ad34 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d003      	beq.n	800ac62 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	2b02      	cmp	r3, #2
 800ac5e:	d02b      	beq.n	800acb8 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800ac60:	e068      	b.n	800ad34 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ac62:	4b94      	ldr	r3, [pc, #592]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	08db      	lsrs	r3, r3, #3
 800ac68:	f003 0303 	and.w	r3, r3, #3
 800ac6c:	4a92      	ldr	r2, [pc, #584]	@ (800aeb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800ac6e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac72:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	ee07 3a90 	vmov	s15, r3
 800ac7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac7e:	69bb      	ldr	r3, [r7, #24]
 800ac80:	ee07 3a90 	vmov	s15, r3
 800ac84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac8c:	6a3b      	ldr	r3, [r7, #32]
 800ac8e:	ee07 3a90 	vmov	s15, r3
 800ac92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac96:	ed97 6a04 	vldr	s12, [r7, #16]
 800ac9a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800aebc <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800ac9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aca6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800acaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acb2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800acb6:	e068      	b.n	800ad8a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800acb8:	69bb      	ldr	r3, [r7, #24]
 800acba:	ee07 3a90 	vmov	s15, r3
 800acbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acc2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800aec0 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800acc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800acca:	6a3b      	ldr	r3, [r7, #32]
 800accc:	ee07 3a90 	vmov	s15, r3
 800acd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acd4:	ed97 6a04 	vldr	s12, [r7, #16]
 800acd8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800aebc <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800acdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ace0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ace4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ace8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acf0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800acf4:	e049      	b.n	800ad8a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800acf6:	69bb      	ldr	r3, [r7, #24]
 800acf8:	ee07 3a90 	vmov	s15, r3
 800acfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad00:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800aec4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800ad04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad08:	6a3b      	ldr	r3, [r7, #32]
 800ad0a:	ee07 3a90 	vmov	s15, r3
 800ad0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad12:	ed97 6a04 	vldr	s12, [r7, #16]
 800ad16:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800aebc <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800ad1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad2e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800ad32:	e02a      	b.n	800ad8a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ad34:	4b5f      	ldr	r3, [pc, #380]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	08db      	lsrs	r3, r3, #3
 800ad3a:	f003 0303 	and.w	r3, r3, #3
 800ad3e:	4a5e      	ldr	r2, [pc, #376]	@ (800aeb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800ad40:	fa22 f303 	lsr.w	r3, r2, r3
 800ad44:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	ee07 3a90 	vmov	s15, r3
 800ad4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad50:	69bb      	ldr	r3, [r7, #24]
 800ad52:	ee07 3a90 	vmov	s15, r3
 800ad56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad5e:	6a3b      	ldr	r3, [r7, #32]
 800ad60:	ee07 3a90 	vmov	s15, r3
 800ad64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad68:	ed97 6a04 	vldr	s12, [r7, #16]
 800ad6c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800aebc <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800ad70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad84:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800ad88:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad8a:	4b4a      	ldr	r3, [pc, #296]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad96:	d121      	bne.n	800addc <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800ad98:	4b46      	ldr	r3, [pc, #280]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ad9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d017      	beq.n	800add4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ada4:	4b43      	ldr	r3, [pc, #268]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ada6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ada8:	0a5b      	lsrs	r3, r3, #9
 800adaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adae:	ee07 3a90 	vmov	s15, r3
 800adb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800adb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800adba:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800adbe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800adc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800adc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800adca:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	601a      	str	r2, [r3, #0]
 800add2:	e006      	b.n	800ade2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2200      	movs	r2, #0
 800add8:	601a      	str	r2, [r3, #0]
 800adda:	e002      	b.n	800ade2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2200      	movs	r2, #0
 800ade0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ade2:	4b34      	ldr	r3, [pc, #208]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800adea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800adee:	d121      	bne.n	800ae34 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800adf0:	4b30      	ldr	r3, [pc, #192]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800adf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d017      	beq.n	800ae2c <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800adfc:	4b2d      	ldr	r3, [pc, #180]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800adfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae00:	0c1b      	lsrs	r3, r3, #16
 800ae02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae06:	ee07 3a90 	vmov	s15, r3
 800ae0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800ae0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae12:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800ae16:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ae1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae22:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	605a      	str	r2, [r3, #4]
 800ae2a:	e006      	b.n	800ae3a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	605a      	str	r2, [r3, #4]
 800ae32:	e002      	b.n	800ae3a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2200      	movs	r2, #0
 800ae38:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae3a:	4b1e      	ldr	r3, [pc, #120]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae46:	d121      	bne.n	800ae8c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800ae48:	4b1a      	ldr	r3, [pc, #104]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ae4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d017      	beq.n	800ae84 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ae54:	4b17      	ldr	r3, [pc, #92]	@ (800aeb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ae56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae58:	0e1b      	lsrs	r3, r3, #24
 800ae5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae5e:	ee07 3a90 	vmov	s15, r3
 800ae62:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800ae66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae6a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800ae6e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ae72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae7a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ae82:	e010      	b.n	800aea6 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2200      	movs	r2, #0
 800ae88:	609a      	str	r2, [r3, #8]
}
 800ae8a:	e00c      	b.n	800aea6 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	609a      	str	r2, [r3, #8]
}
 800ae92:	e008      	b.n	800aea6 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2200      	movs	r2, #0
 800ae98:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2200      	movs	r2, #0
 800aea4:	609a      	str	r2, [r3, #8]
}
 800aea6:	bf00      	nop
 800aea8:	372c      	adds	r7, #44	@ 0x2c
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	44020c00 	.word	0x44020c00
 800aeb8:	03d09000 	.word	0x03d09000
 800aebc:	46000000 	.word	0x46000000
 800aec0:	4a742400 	.word	0x4a742400
 800aec4:	4bbebc20 	.word	0x4bbebc20

0800aec8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b08b      	sub	sp, #44	@ 0x2c
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800aed0:	4bae      	ldr	r3, [pc, #696]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800aed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aed8:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800aeda:	4bac      	ldr	r3, [pc, #688]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800aedc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aede:	f003 0303 	and.w	r3, r3, #3
 800aee2:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800aee4:	4ba9      	ldr	r3, [pc, #676]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800aee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aee8:	0a1b      	lsrs	r3, r3, #8
 800aeea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aeee:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800aef0:	4ba6      	ldr	r3, [pc, #664]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800aef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aef4:	091b      	lsrs	r3, r3, #4
 800aef6:	f003 0301 	and.w	r3, r3, #1
 800aefa:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800aefc:	4ba3      	ldr	r3, [pc, #652]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800aefe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af00:	08db      	lsrs	r3, r3, #3
 800af02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af06:	697a      	ldr	r2, [r7, #20]
 800af08:	fb02 f303 	mul.w	r3, r2, r3
 800af0c:	ee07 3a90 	vmov	s15, r3
 800af10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af14:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 800af18:	69bb      	ldr	r3, [r7, #24]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	f000 8126 	beq.w	800b16c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 800af20:	69fb      	ldr	r3, [r7, #28]
 800af22:	2b03      	cmp	r3, #3
 800af24:	d053      	beq.n	800afce <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800af26:	69fb      	ldr	r3, [r7, #28]
 800af28:	2b03      	cmp	r3, #3
 800af2a:	d86f      	bhi.n	800b00c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800af2c:	69fb      	ldr	r3, [r7, #28]
 800af2e:	2b01      	cmp	r3, #1
 800af30:	d003      	beq.n	800af3a <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 800af32:	69fb      	ldr	r3, [r7, #28]
 800af34:	2b02      	cmp	r3, #2
 800af36:	d02b      	beq.n	800af90 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800af38:	e068      	b.n	800b00c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800af3a:	4b94      	ldr	r3, [pc, #592]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	08db      	lsrs	r3, r3, #3
 800af40:	f003 0303 	and.w	r3, r3, #3
 800af44:	4a92      	ldr	r2, [pc, #584]	@ (800b190 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800af46:	fa22 f303 	lsr.w	r3, r2, r3
 800af4a:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	ee07 3a90 	vmov	s15, r3
 800af52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	ee07 3a90 	vmov	s15, r3
 800af5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af64:	6a3b      	ldr	r3, [r7, #32]
 800af66:	ee07 3a90 	vmov	s15, r3
 800af6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af6e:	ed97 6a04 	vldr	s12, [r7, #16]
 800af72:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800b194 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800af76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af8a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800af8e:	e068      	b.n	800b062 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800af90:	69bb      	ldr	r3, [r7, #24]
 800af92:	ee07 3a90 	vmov	s15, r3
 800af96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af9a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800b198 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800af9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afa2:	6a3b      	ldr	r3, [r7, #32]
 800afa4:	ee07 3a90 	vmov	s15, r3
 800afa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afac:	ed97 6a04 	vldr	s12, [r7, #16]
 800afb0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b194 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800afb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afc8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800afcc:	e049      	b.n	800b062 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	ee07 3a90 	vmov	s15, r3
 800afd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afd8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800b19c <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 800afdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afe0:	6a3b      	ldr	r3, [r7, #32]
 800afe2:	ee07 3a90 	vmov	s15, r3
 800afe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afea:	ed97 6a04 	vldr	s12, [r7, #16]
 800afee:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800b194 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800aff2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800affa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800affe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b002:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b006:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800b00a:	e02a      	b.n	800b062 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b00c:	4b5f      	ldr	r3, [pc, #380]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	08db      	lsrs	r3, r3, #3
 800b012:	f003 0303 	and.w	r3, r3, #3
 800b016:	4a5e      	ldr	r2, [pc, #376]	@ (800b190 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800b018:	fa22 f303 	lsr.w	r3, r2, r3
 800b01c:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	ee07 3a90 	vmov	s15, r3
 800b024:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b028:	69bb      	ldr	r3, [r7, #24]
 800b02a:	ee07 3a90 	vmov	s15, r3
 800b02e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b036:	6a3b      	ldr	r3, [r7, #32]
 800b038:	ee07 3a90 	vmov	s15, r3
 800b03c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b040:	ed97 6a04 	vldr	s12, [r7, #16]
 800b044:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800b194 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800b048:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b04c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b050:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b054:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b05c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800b060:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b062:	4b4a      	ldr	r3, [pc, #296]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b06a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b06e:	d121      	bne.n	800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800b070:	4b46      	ldr	r3, [pc, #280]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b074:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d017      	beq.n	800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800b07c:	4b43      	ldr	r3, [pc, #268]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b07e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b080:	0a5b      	lsrs	r3, r3, #9
 800b082:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b086:	ee07 3a90 	vmov	s15, r3
 800b08a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800b08e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b092:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800b096:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800b09a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b09e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0a2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	601a      	str	r2, [r3, #0]
 800b0aa:	e006      	b.n	800b0ba <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	601a      	str	r2, [r3, #0]
 800b0b2:	e002      	b.n	800b0ba <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b0ba:	4b34      	ldr	r3, [pc, #208]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b0c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0c6:	d121      	bne.n	800b10c <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800b0c8:	4b30      	ldr	r3, [pc, #192]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b0ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d017      	beq.n	800b104 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800b0d4:	4b2d      	ldr	r3, [pc, #180]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b0d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0d8:	0c1b      	lsrs	r3, r3, #16
 800b0da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0de:	ee07 3a90 	vmov	s15, r3
 800b0e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800b0e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b0ea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800b0ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800b0f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0fa:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	605a      	str	r2, [r3, #4]
 800b102:	e006      	b.n	800b112 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2200      	movs	r2, #0
 800b108:	605a      	str	r2, [r3, #4]
 800b10a:	e002      	b.n	800b112 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2200      	movs	r2, #0
 800b110:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b112:	4b1e      	ldr	r3, [pc, #120]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b11a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b11e:	d121      	bne.n	800b164 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800b120:	4b1a      	ldr	r3, [pc, #104]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b124:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d017      	beq.n	800b15c <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800b12c:	4b17      	ldr	r3, [pc, #92]	@ (800b18c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800b12e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b130:	0e1b      	lsrs	r3, r3, #24
 800b132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b136:	ee07 3a90 	vmov	s15, r3
 800b13a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800b13e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b142:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800b146:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800b14a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b14e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b152:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800b15a:	e010      	b.n	800b17e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	2200      	movs	r2, #0
 800b160:	609a      	str	r2, [r3, #8]
}
 800b162:	e00c      	b.n	800b17e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	2200      	movs	r2, #0
 800b168:	609a      	str	r2, [r3, #8]
}
 800b16a:	e008      	b.n	800b17e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2200      	movs	r2, #0
 800b176:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2200      	movs	r2, #0
 800b17c:	609a      	str	r2, [r3, #8]
}
 800b17e:	bf00      	nop
 800b180:	372c      	adds	r7, #44	@ 0x2c
 800b182:	46bd      	mov	sp, r7
 800b184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b188:	4770      	bx	lr
 800b18a:	bf00      	nop
 800b18c:	44020c00 	.word	0x44020c00
 800b190:	03d09000 	.word	0x03d09000
 800b194:	46000000 	.word	0x46000000
 800b198:	4a742400 	.word	0x4a742400
 800b19c:	4bbebc20 	.word	0x4bbebc20

0800b1a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800b1a0:	b590      	push	{r4, r7, lr}
 800b1a2:	b08f      	sub	sp, #60	@ 0x3c
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800b1aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b1ae:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800b1b2:	4321      	orrs	r1, r4
 800b1b4:	d150      	bne.n	800b258 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800b1b6:	4b26      	ldr	r3, [pc, #152]	@ (800b250 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b1b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b1bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b1c0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800b1c2:	4b23      	ldr	r3, [pc, #140]	@ (800b250 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b1c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b1c8:	f003 0302 	and.w	r3, r3, #2
 800b1cc:	2b02      	cmp	r3, #2
 800b1ce:	d108      	bne.n	800b1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800b1d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1d6:	d104      	bne.n	800b1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800b1d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1de:	f002 baf6 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800b1e2:	4b1b      	ldr	r3, [pc, #108]	@ (800b250 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b1e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b1e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b1ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b1f0:	d108      	bne.n	800b204 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800b1f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1f8:	d104      	bne.n	800b204 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800b1fa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b1fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800b200:	f002 bae5 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800b204:	4b12      	ldr	r3, [pc, #72]	@ (800b250 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b20c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b210:	d119      	bne.n	800b246 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800b212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b214:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b218:	d115      	bne.n	800b246 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800b21a:	4b0d      	ldr	r3, [pc, #52]	@ (800b250 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b21c:	69db      	ldr	r3, [r3, #28]
 800b21e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800b222:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b226:	d30a      	bcc.n	800b23e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800b228:	4b09      	ldr	r3, [pc, #36]	@ (800b250 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b22a:	69db      	ldr	r3, [r3, #28]
 800b22c:	0a1b      	lsrs	r3, r3, #8
 800b22e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b232:	4a08      	ldr	r2, [pc, #32]	@ (800b254 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800b234:	fbb2 f3f3 	udiv	r3, r2, r3
 800b238:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800b23a:	f002 bac8 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
      }
      else
      {
        frequency = 0U;
 800b23e:	2300      	movs	r3, #0
 800b240:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800b242:	f002 bac4 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800b246:	2300      	movs	r3, #0
 800b248:	637b      	str	r3, [r7, #52]	@ 0x34
 800b24a:	f002 bac0 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b24e:	bf00      	nop
 800b250:	44020c00 	.word	0x44020c00
 800b254:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800b258:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b25c:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 800b260:	ea50 0104 	orrs.w	r1, r0, r4
 800b264:	f001 8242 	beq.w	800c6ec <HAL_RCCEx_GetPeriphCLKFreq+0x154c>
 800b268:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b26c:	2801      	cmp	r0, #1
 800b26e:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 800b272:	f082 82a9 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b276:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b27a:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800b27e:	ea50 0104 	orrs.w	r1, r0, r4
 800b282:	f001 8139 	beq.w	800c4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
 800b286:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b28a:	2801      	cmp	r0, #1
 800b28c:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 800b290:	f082 829a 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b294:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b298:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 800b29c:	ea50 0104 	orrs.w	r1, r0, r4
 800b2a0:	f001 85ce 	beq.w	800ce40 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca0>
 800b2a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2a8:	2801      	cmp	r0, #1
 800b2aa:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 800b2ae:	f082 828b 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b2b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2b6:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 800b2ba:	ea50 0104 	orrs.w	r1, r0, r4
 800b2be:	f001 8518 	beq.w	800ccf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b52>
 800b2c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2c6:	2801      	cmp	r0, #1
 800b2c8:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 800b2cc:	f082 827c 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b2d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2d4:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 800b2d8:	ea50 0104 	orrs.w	r1, r0, r4
 800b2dc:	f001 846a 	beq.w	800cbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a14>
 800b2e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2e4:	2801      	cmp	r0, #1
 800b2e6:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 800b2ea:	f082 826d 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b2ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2f2:	f1a1 0420 	sub.w	r4, r1, #32
 800b2f6:	ea50 0104 	orrs.w	r1, r0, r4
 800b2fa:	f001 83b4 	beq.w	800ca66 <HAL_RCCEx_GetPeriphCLKFreq+0x18c6>
 800b2fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b302:	2801      	cmp	r0, #1
 800b304:	f171 0120 	sbcs.w	r1, r1, #32
 800b308:	f082 825e 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b30c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b310:	f1a1 0410 	sub.w	r4, r1, #16
 800b314:	ea50 0104 	orrs.w	r1, r0, r4
 800b318:	f002 8222 	beq.w	800d760 <HAL_RCCEx_GetPeriphCLKFreq+0x25c0>
 800b31c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b320:	2801      	cmp	r0, #1
 800b322:	f171 0110 	sbcs.w	r1, r1, #16
 800b326:	f082 824f 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b32a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b32e:	f1a1 0408 	sub.w	r4, r1, #8
 800b332:	ea50 0104 	orrs.w	r1, r0, r4
 800b336:	f002 8198 	beq.w	800d66a <HAL_RCCEx_GetPeriphCLKFreq+0x24ca>
 800b33a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b33e:	2801      	cmp	r0, #1
 800b340:	f171 0108 	sbcs.w	r1, r1, #8
 800b344:	f082 8240 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b348:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b34c:	1f0c      	subs	r4, r1, #4
 800b34e:	ea50 0104 	orrs.w	r1, r0, r4
 800b352:	f001 8614 	beq.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0x1dde>
 800b356:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b35a:	2801      	cmp	r0, #1
 800b35c:	f171 0104 	sbcs.w	r1, r1, #4
 800b360:	f082 8232 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b364:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b368:	1e8c      	subs	r4, r1, #2
 800b36a:	ea50 0104 	orrs.w	r1, r0, r4
 800b36e:	f002 810f 	beq.w	800d590 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800b372:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b376:	2801      	cmp	r0, #1
 800b378:	f171 0102 	sbcs.w	r1, r1, #2
 800b37c:	f082 8224 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b380:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b384:	1e4c      	subs	r4, r1, #1
 800b386:	ea50 0104 	orrs.w	r1, r0, r4
 800b38a:	f002 809a 	beq.w	800d4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800b38e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b392:	2801      	cmp	r0, #1
 800b394:	f171 0101 	sbcs.w	r1, r1, #1
 800b398:	f082 8216 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b39c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b3a0:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800b3a4:	4321      	orrs	r1, r4
 800b3a6:	f002 8025 	beq.w	800d3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800b3aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b3ae:	4cd6      	ldr	r4, [pc, #856]	@ (800b708 <HAL_RCCEx_GetPeriphCLKFreq+0x568>)
 800b3b0:	42a0      	cmp	r0, r4
 800b3b2:	f171 0100 	sbcs.w	r1, r1, #0
 800b3b6:	f082 8207 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b3ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b3be:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 800b3c2:	4321      	orrs	r1, r4
 800b3c4:	f001 87a5 	beq.w	800d312 <HAL_RCCEx_GetPeriphCLKFreq+0x2172>
 800b3c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b3cc:	4ccf      	ldr	r4, [pc, #828]	@ (800b70c <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800b3ce:	42a0      	cmp	r0, r4
 800b3d0:	f171 0100 	sbcs.w	r1, r1, #0
 800b3d4:	f082 81f8 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b3d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b3dc:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 800b3e0:	4321      	orrs	r1, r4
 800b3e2:	f001 871d 	beq.w	800d220 <HAL_RCCEx_GetPeriphCLKFreq+0x2080>
 800b3e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b3ea:	4cc9      	ldr	r4, [pc, #804]	@ (800b710 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800b3ec:	42a0      	cmp	r0, r4
 800b3ee:	f171 0100 	sbcs.w	r1, r1, #0
 800b3f2:	f082 81e9 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b3f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b3fa:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 800b3fe:	4321      	orrs	r1, r4
 800b400:	f001 8666 	beq.w	800d0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f30>
 800b404:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b408:	4cc2      	ldr	r4, [pc, #776]	@ (800b714 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 800b40a:	42a0      	cmp	r0, r4
 800b40c:	f171 0100 	sbcs.w	r1, r1, #0
 800b410:	f082 81da 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b414:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b418:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 800b41c:	4321      	orrs	r1, r4
 800b41e:	f001 85de 	beq.w	800cfde <HAL_RCCEx_GetPeriphCLKFreq+0x1e3e>
 800b422:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b426:	4cbc      	ldr	r4, [pc, #752]	@ (800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800b428:	42a0      	cmp	r0, r4
 800b42a:	f171 0100 	sbcs.w	r1, r1, #0
 800b42e:	f082 81cb 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b432:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b436:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800b43a:	4321      	orrs	r1, r4
 800b43c:	f002 814a 	beq.w	800d6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2534>
 800b440:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b444:	4cb5      	ldr	r4, [pc, #724]	@ (800b71c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800b446:	42a0      	cmp	r0, r4
 800b448:	f171 0100 	sbcs.w	r1, r1, #0
 800b44c:	f082 81bc 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b450:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b454:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800b458:	4321      	orrs	r1, r4
 800b45a:	f000 826b 	beq.w	800b934 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b45e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b462:	4caf      	ldr	r4, [pc, #700]	@ (800b720 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 800b464:	42a0      	cmp	r0, r4
 800b466:	f171 0100 	sbcs.w	r1, r1, #0
 800b46a:	f082 81ad 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b46e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b472:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 800b476:	4321      	orrs	r1, r4
 800b478:	f000 87e9 	beq.w	800c44e <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 800b47c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b480:	4ca8      	ldr	r4, [pc, #672]	@ (800b724 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 800b482:	42a0      	cmp	r0, r4
 800b484:	f171 0100 	sbcs.w	r1, r1, #0
 800b488:	f082 819e 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b48c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b490:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800b494:	4321      	orrs	r1, r4
 800b496:	f000 81ce 	beq.w	800b836 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800b49a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b49e:	4ca2      	ldr	r4, [pc, #648]	@ (800b728 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b4a0:	42a0      	cmp	r0, r4
 800b4a2:	f171 0100 	sbcs.w	r1, r1, #0
 800b4a6:	f082 818f 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b4aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b4ae:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 800b4b2:	4321      	orrs	r1, r4
 800b4b4:	f000 8140 	beq.w	800b738 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 800b4b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b4bc:	4c9b      	ldr	r4, [pc, #620]	@ (800b72c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800b4be:	42a0      	cmp	r0, r4
 800b4c0:	f171 0100 	sbcs.w	r1, r1, #0
 800b4c4:	f082 8180 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b4c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b4cc:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 800b4d0:	4321      	orrs	r1, r4
 800b4d2:	f001 8229 	beq.w	800c928 <HAL_RCCEx_GetPeriphCLKFreq+0x1788>
 800b4d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b4da:	4c95      	ldr	r4, [pc, #596]	@ (800b730 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b4dc:	42a0      	cmp	r0, r4
 800b4de:	f171 0100 	sbcs.w	r1, r1, #0
 800b4e2:	f082 8171 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b4e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b4ea:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 800b4ee:	4321      	orrs	r1, r4
 800b4f0:	f001 8173 	beq.w	800c7da <HAL_RCCEx_GetPeriphCLKFreq+0x163a>
 800b4f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b4f8:	4c8e      	ldr	r4, [pc, #568]	@ (800b734 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800b4fa:	42a0      	cmp	r0, r4
 800b4fc:	f171 0100 	sbcs.w	r1, r1, #0
 800b500:	f082 8162 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b504:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b508:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800b50c:	4321      	orrs	r1, r4
 800b50e:	f001 8130 	beq.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 800b512:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b516:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 800b51a:	f171 0100 	sbcs.w	r1, r1, #0
 800b51e:	f082 8153 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b522:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b526:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 800b52a:	4321      	orrs	r1, r4
 800b52c:	f001 8093 	beq.w	800c656 <HAL_RCCEx_GetPeriphCLKFreq+0x14b6>
 800b530:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b534:	f248 0401 	movw	r4, #32769	@ 0x8001
 800b538:	42a0      	cmp	r0, r4
 800b53a:	f171 0100 	sbcs.w	r1, r1, #0
 800b53e:	f082 8143 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b542:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b546:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800b54a:	4321      	orrs	r1, r4
 800b54c:	f001 8040 	beq.w	800c5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1430>
 800b550:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b554:	f244 0401 	movw	r4, #16385	@ 0x4001
 800b558:	42a0      	cmp	r0, r4
 800b55a:	f171 0100 	sbcs.w	r1, r1, #0
 800b55e:	f082 8133 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b562:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b566:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 800b56a:	4321      	orrs	r1, r4
 800b56c:	f000 87ed 	beq.w	800c54a <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
 800b570:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b574:	f242 0401 	movw	r4, #8193	@ 0x2001
 800b578:	42a0      	cmp	r0, r4
 800b57a:	f171 0100 	sbcs.w	r1, r1, #0
 800b57e:	f082 8123 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b582:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b586:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 800b58a:	4321      	orrs	r1, r4
 800b58c:	f000 86f9 	beq.w	800c382 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800b590:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b594:	f241 0401 	movw	r4, #4097	@ 0x1001
 800b598:	42a0      	cmp	r0, r4
 800b59a:	f171 0100 	sbcs.w	r1, r1, #0
 800b59e:	f082 8113 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b5a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b5a6:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 800b5aa:	4321      	orrs	r1, r4
 800b5ac:	f000 8683 	beq.w	800c2b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800b5b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b5b4:	f640 0401 	movw	r4, #2049	@ 0x801
 800b5b8:	42a0      	cmp	r0, r4
 800b5ba:	f171 0100 	sbcs.w	r1, r1, #0
 800b5be:	f082 8103 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b5c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b5c6:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 800b5ca:	4321      	orrs	r1, r4
 800b5cc:	f000 860d 	beq.w	800c1ea <HAL_RCCEx_GetPeriphCLKFreq+0x104a>
 800b5d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b5d4:	f240 4401 	movw	r4, #1025	@ 0x401
 800b5d8:	42a0      	cmp	r0, r4
 800b5da:	f171 0100 	sbcs.w	r1, r1, #0
 800b5de:	f082 80f3 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b5e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b5e6:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 800b5ea:	4321      	orrs	r1, r4
 800b5ec:	f000 858b 	beq.w	800c106 <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
 800b5f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b5f4:	f240 2401 	movw	r4, #513	@ 0x201
 800b5f8:	42a0      	cmp	r0, r4
 800b5fa:	f171 0100 	sbcs.w	r1, r1, #0
 800b5fe:	f082 80e3 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b602:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b606:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 800b60a:	4321      	orrs	r1, r4
 800b60c:	f000 8510 	beq.w	800c030 <HAL_RCCEx_GetPeriphCLKFreq+0xe90>
 800b610:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b614:	f240 1401 	movw	r4, #257	@ 0x101
 800b618:	42a0      	cmp	r0, r4
 800b61a:	f171 0100 	sbcs.w	r1, r1, #0
 800b61e:	f082 80d3 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b622:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b626:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 800b62a:	4321      	orrs	r1, r4
 800b62c:	f000 8495 	beq.w	800bf5a <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 800b630:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b634:	2881      	cmp	r0, #129	@ 0x81
 800b636:	f171 0100 	sbcs.w	r1, r1, #0
 800b63a:	f082 80c5 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b63e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b642:	2821      	cmp	r0, #33	@ 0x21
 800b644:	f171 0100 	sbcs.w	r1, r1, #0
 800b648:	d254      	bcs.n	800b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800b64a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b64e:	4301      	orrs	r1, r0
 800b650:	f002 80ba 	beq.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b654:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b658:	1e42      	subs	r2, r0, #1
 800b65a:	f141 33ff 	adc.w	r3, r1, #4294967295
 800b65e:	2a20      	cmp	r2, #32
 800b660:	f173 0100 	sbcs.w	r1, r3, #0
 800b664:	f082 80b0 	bcs.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b668:	2a1f      	cmp	r2, #31
 800b66a:	f202 80ad 	bhi.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b66e:	a101      	add	r1, pc, #4	@ (adr r1, 800b674 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 800b670:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b674:	0800b979 	.word	0x0800b979
 800b678:	0800ba59 	.word	0x0800ba59
 800b67c:	0800d7c9 	.word	0x0800d7c9
 800b680:	0800bb19 	.word	0x0800bb19
 800b684:	0800d7c9 	.word	0x0800d7c9
 800b688:	0800d7c9 	.word	0x0800d7c9
 800b68c:	0800d7c9 	.word	0x0800d7c9
 800b690:	0800bbe9 	.word	0x0800bbe9
 800b694:	0800d7c9 	.word	0x0800d7c9
 800b698:	0800d7c9 	.word	0x0800d7c9
 800b69c:	0800d7c9 	.word	0x0800d7c9
 800b6a0:	0800d7c9 	.word	0x0800d7c9
 800b6a4:	0800d7c9 	.word	0x0800d7c9
 800b6a8:	0800d7c9 	.word	0x0800d7c9
 800b6ac:	0800d7c9 	.word	0x0800d7c9
 800b6b0:	0800bccb 	.word	0x0800bccb
 800b6b4:	0800d7c9 	.word	0x0800d7c9
 800b6b8:	0800d7c9 	.word	0x0800d7c9
 800b6bc:	0800d7c9 	.word	0x0800d7c9
 800b6c0:	0800d7c9 	.word	0x0800d7c9
 800b6c4:	0800d7c9 	.word	0x0800d7c9
 800b6c8:	0800d7c9 	.word	0x0800d7c9
 800b6cc:	0800d7c9 	.word	0x0800d7c9
 800b6d0:	0800d7c9 	.word	0x0800d7c9
 800b6d4:	0800d7c9 	.word	0x0800d7c9
 800b6d8:	0800d7c9 	.word	0x0800d7c9
 800b6dc:	0800d7c9 	.word	0x0800d7c9
 800b6e0:	0800d7c9 	.word	0x0800d7c9
 800b6e4:	0800d7c9 	.word	0x0800d7c9
 800b6e8:	0800d7c9 	.word	0x0800d7c9
 800b6ec:	0800d7c9 	.word	0x0800d7c9
 800b6f0:	0800bda1 	.word	0x0800bda1
 800b6f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6f8:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800b6fc:	430b      	orrs	r3, r1
 800b6fe:	f000 83ba 	beq.w	800be76 <HAL_RCCEx_GetPeriphCLKFreq+0xcd6>
 800b702:	f002 b861 	b.w	800d7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800b706:	bf00      	nop
 800b708:	80000001 	.word	0x80000001
 800b70c:	40000001 	.word	0x40000001
 800b710:	20000001 	.word	0x20000001
 800b714:	10000001 	.word	0x10000001
 800b718:	08000001 	.word	0x08000001
 800b71c:	04000001 	.word	0x04000001
 800b720:	00400001 	.word	0x00400001
 800b724:	00200001 	.word	0x00200001
 800b728:	00100001 	.word	0x00100001
 800b72c:	00080001 	.word	0x00080001
 800b730:	00040001 	.word	0x00040001
 800b734:	00020001 	.word	0x00020001
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800b738:	4b9f      	ldr	r3, [pc, #636]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b73a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b73e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b742:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b746:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b74a:	d036      	beq.n	800b7ba <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 800b74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b74e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b752:	d86b      	bhi.n	800b82c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800b754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b756:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b75a:	d02b      	beq.n	800b7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800b75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b75e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b762:	d863      	bhi.n	800b82c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800b764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b766:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b76a:	d01b      	beq.n	800b7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 800b76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b76e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b772:	d85b      	bhi.n	800b82c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800b774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b776:	2b00      	cmp	r3, #0
 800b778:	d004      	beq.n	800b784 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 800b77a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b77c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b780:	d008      	beq.n	800b794 <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>
 800b782:	e053      	b.n	800b82c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b784:	f107 0320 	add.w	r3, r7, #32
 800b788:	4618      	mov	r0, r3
 800b78a:	f7ff f8c5 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b790:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b792:	e04e      	b.n	800b832 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b794:	f107 0314 	add.w	r3, r7, #20
 800b798:	4618      	mov	r0, r3
 800b79a:	f7ff fa29 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b79e:	697b      	ldr	r3, [r7, #20]
 800b7a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b7a2:	e046      	b.n	800b832 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b7a4:	f107 0308 	add.w	r3, r7, #8
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	f7ff fb8d 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b7b2:	e03e      	b.n	800b832 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800b7b4:	4b81      	ldr	r3, [pc, #516]	@ (800b9bc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800b7b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b7b8:	e03b      	b.n	800b832 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b7ba:	4b7f      	ldr	r3, [pc, #508]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b7bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b7c0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b7c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b7c6:	4b7c      	ldr	r3, [pc, #496]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f003 0302 	and.w	r3, r3, #2
 800b7ce:	2b02      	cmp	r3, #2
 800b7d0:	d10c      	bne.n	800b7ec <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800b7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d109      	bne.n	800b7ec <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b7d8:	4b77      	ldr	r3, [pc, #476]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	08db      	lsrs	r3, r3, #3
 800b7de:	f003 0303 	and.w	r3, r3, #3
 800b7e2:	4a77      	ldr	r2, [pc, #476]	@ (800b9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800b7e4:	fa22 f303 	lsr.w	r3, r2, r3
 800b7e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7ea:	e01e      	b.n	800b82a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b7ec:	4b72      	ldr	r3, [pc, #456]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b7f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7f8:	d106      	bne.n	800b808 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800b7fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b800:	d102      	bne.n	800b808 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b802:	4b70      	ldr	r3, [pc, #448]	@ (800b9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800b804:	637b      	str	r3, [r7, #52]	@ 0x34
 800b806:	e010      	b.n	800b82a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b808:	4b6b      	ldr	r3, [pc, #428]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b810:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b814:	d106      	bne.n	800b824 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800b816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b818:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b81c:	d102      	bne.n	800b824 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b81e:	4b6a      	ldr	r3, [pc, #424]	@ (800b9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800b820:	637b      	str	r3, [r7, #52]	@ 0x34
 800b822:	e002      	b.n	800b82a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800b824:	2300      	movs	r3, #0
 800b826:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b828:	e003      	b.n	800b832 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 800b82a:	e002      	b.n	800b832 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          default :
          {
            frequency = 0U;
 800b82c:	2300      	movs	r3, #0
 800b82e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b830:	bf00      	nop
          }
        }
        break;
 800b832:	f001 bfcc 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800b836:	4b60      	ldr	r3, [pc, #384]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b838:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b83c:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800b840:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b844:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b848:	d036      	beq.n	800b8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800b84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b84c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b850:	d86b      	bhi.n	800b92a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800b852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b854:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800b858:	d02b      	beq.n	800b8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x712>
 800b85a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b85c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800b860:	d863      	bhi.n	800b92a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800b862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b864:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b868:	d01b      	beq.n	800b8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800b86a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b86c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b870:	d85b      	bhi.n	800b92a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800b872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b874:	2b00      	cmp	r3, #0
 800b876:	d004      	beq.n	800b882 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 800b878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b87a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b87e:	d008      	beq.n	800b892 <HAL_RCCEx_GetPeriphCLKFreq+0x6f2>
 800b880:	e053      	b.n	800b92a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b882:	f107 0320 	add.w	r3, r7, #32
 800b886:	4618      	mov	r0, r3
 800b888:	f7ff f846 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b88e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b890:	e04e      	b.n	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b892:	f107 0314 	add.w	r3, r7, #20
 800b896:	4618      	mov	r0, r3
 800b898:	f7ff f9aa 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b89c:	697b      	ldr	r3, [r7, #20]
 800b89e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b8a0:	e046      	b.n	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b8a2:	f107 0308 	add.w	r3, r7, #8
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f7ff fb0e 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b8b0:	e03e      	b.n	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800b8b2:	4b42      	ldr	r3, [pc, #264]	@ (800b9bc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800b8b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b8b6:	e03b      	b.n	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b8b8:	4b3f      	ldr	r3, [pc, #252]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b8ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b8be:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b8c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b8c4:	4b3c      	ldr	r3, [pc, #240]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f003 0302 	and.w	r3, r3, #2
 800b8cc:	2b02      	cmp	r3, #2
 800b8ce:	d10c      	bne.n	800b8ea <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 800b8d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d109      	bne.n	800b8ea <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b8d6:	4b38      	ldr	r3, [pc, #224]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	08db      	lsrs	r3, r3, #3
 800b8dc:	f003 0303 	and.w	r3, r3, #3
 800b8e0:	4a37      	ldr	r2, [pc, #220]	@ (800b9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800b8e2:	fa22 f303 	lsr.w	r3, r2, r3
 800b8e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8e8:	e01e      	b.n	800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b8ea:	4b33      	ldr	r3, [pc, #204]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b8f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b8f6:	d106      	bne.n	800b906 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
 800b8f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8fe:	d102      	bne.n	800b906 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b900:	4b30      	ldr	r3, [pc, #192]	@ (800b9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800b902:	637b      	str	r3, [r7, #52]	@ 0x34
 800b904:	e010      	b.n	800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b906:	4b2c      	ldr	r3, [pc, #176]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b90e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b912:	d106      	bne.n	800b922 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800b914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b916:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b91a:	d102      	bne.n	800b922 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b91c:	4b2a      	ldr	r3, [pc, #168]	@ (800b9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800b91e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b920:	e002      	b.n	800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800b922:	2300      	movs	r3, #0
 800b924:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b926:	e003      	b.n	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
 800b928:	e002      	b.n	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          default :
          {
            frequency = 0U;
 800b92a:	2300      	movs	r3, #0
 800b92c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b92e:	bf00      	nop
          }
        }
        break;
 800b930:	f001 bf4d 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800b934:	4b20      	ldr	r3, [pc, #128]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b936:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b93a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b93e:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800b940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b942:	2b00      	cmp	r3, #0
 800b944:	d108      	bne.n	800b958 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b946:	f107 0320 	add.w	r3, r7, #32
 800b94a:	4618      	mov	r0, r3
 800b94c:	f7fe ffe4 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b952:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b954:	f001 bf3b 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800b958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b95a:	2b40      	cmp	r3, #64	@ 0x40
 800b95c:	d108      	bne.n	800b970 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b95e:	f107 0314 	add.w	r3, r7, #20
 800b962:	4618      	mov	r0, r3
 800b964:	f7ff f944 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b968:	69fb      	ldr	r3, [r7, #28]
 800b96a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b96c:	f001 bf2f 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800b970:	2300      	movs	r3, #0
 800b972:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b974:	f001 bf2b 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800b978:	4b0f      	ldr	r3, [pc, #60]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b97a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b97e:	f003 0307 	and.w	r3, r3, #7
 800b982:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800b984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b986:	2b00      	cmp	r3, #0
 800b988:	d104      	bne.n	800b994 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800b98a:	f7fd f853 	bl	8008a34 <HAL_RCC_GetPCLK2Freq>
 800b98e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800b990:	f001 bf1d 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800b994:	4b08      	ldr	r3, [pc, #32]	@ (800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b99c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b9a0:	d114      	bne.n	800b9cc <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 800b9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a4:	2b01      	cmp	r3, #1
 800b9a6:	d111      	bne.n	800b9cc <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9a8:	f107 0314 	add.w	r3, r7, #20
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f7ff f91f 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b9b2:	69bb      	ldr	r3, [r7, #24]
 800b9b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9b6:	e04d      	b.n	800ba54 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 800b9b8:	44020c00 	.word	0x44020c00
 800b9bc:	00bb8000 	.word	0x00bb8000
 800b9c0:	03d09000 	.word	0x03d09000
 800b9c4:	003d0900 	.word	0x003d0900
 800b9c8:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800b9cc:	4ba0      	ldr	r3, [pc, #640]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b9d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9d8:	d10a      	bne.n	800b9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 800b9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9dc:	2b02      	cmp	r3, #2
 800b9de:	d107      	bne.n	800b9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9e0:	f107 0308 	add.w	r3, r7, #8
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f7ff fa6f 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9ee:	e031      	b.n	800ba54 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800b9f0:	4b97      	ldr	r3, [pc, #604]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f003 0302 	and.w	r3, r3, #2
 800b9f8:	2b02      	cmp	r3, #2
 800b9fa:	d10c      	bne.n	800ba16 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 800b9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9fe:	2b03      	cmp	r3, #3
 800ba00:	d109      	bne.n	800ba16 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ba02:	4b93      	ldr	r3, [pc, #588]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	08db      	lsrs	r3, r3, #3
 800ba08:	f003 0303 	and.w	r3, r3, #3
 800ba0c:	4a91      	ldr	r2, [pc, #580]	@ (800bc54 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800ba0e:	fa22 f303 	lsr.w	r3, r2, r3
 800ba12:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba14:	e01e      	b.n	800ba54 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800ba16:	4b8e      	ldr	r3, [pc, #568]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ba1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba22:	d105      	bne.n	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
 800ba24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba26:	2b04      	cmp	r3, #4
 800ba28:	d102      	bne.n	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = CSI_VALUE;
 800ba2a:	4b8b      	ldr	r3, [pc, #556]	@ (800bc58 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800ba2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba2e:	e011      	b.n	800ba54 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800ba30:	4b87      	ldr	r3, [pc, #540]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ba32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ba36:	f003 0302 	and.w	r3, r3, #2
 800ba3a:	2b02      	cmp	r3, #2
 800ba3c:	d106      	bne.n	800ba4c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 800ba3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba40:	2b05      	cmp	r3, #5
 800ba42:	d103      	bne.n	800ba4c <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
          frequency = LSE_VALUE;
 800ba44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ba48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba4a:	e003      	b.n	800ba54 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          frequency = 0U;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba50:	f001 bebd 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ba54:	f001 bebb 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800ba58:	4b7d      	ldr	r3, [pc, #500]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ba5a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ba5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ba62:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800ba64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d104      	bne.n	800ba74 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ba6a:	f7fc ffcd 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800ba6e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800ba70:	f001 bead 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800ba74:	4b76      	ldr	r3, [pc, #472]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ba7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ba80:	d10a      	bne.n	800ba98 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800ba82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba84:	2b08      	cmp	r3, #8
 800ba86:	d107      	bne.n	800ba98 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba88:	f107 0314 	add.w	r3, r7, #20
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f7ff f8af 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ba92:	69bb      	ldr	r3, [r7, #24]
 800ba94:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba96:	e03d      	b.n	800bb14 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800ba98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba9a:	2b10      	cmp	r3, #16
 800ba9c:	d108      	bne.n	800bab0 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ba9e:	f107 0308 	add.w	r3, r7, #8
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7ff fa10 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800baac:	f001 be8f 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800bab0:	4b67      	ldr	r3, [pc, #412]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f003 0302 	and.w	r3, r3, #2
 800bab8:	2b02      	cmp	r3, #2
 800baba:	d10c      	bne.n	800bad6 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 800babc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800babe:	2b18      	cmp	r3, #24
 800bac0:	d109      	bne.n	800bad6 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bac2:	4b63      	ldr	r3, [pc, #396]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	08db      	lsrs	r3, r3, #3
 800bac8:	f003 0303 	and.w	r3, r3, #3
 800bacc:	4a61      	ldr	r2, [pc, #388]	@ (800bc54 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800bace:	fa22 f303 	lsr.w	r3, r2, r3
 800bad2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bad4:	e01e      	b.n	800bb14 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800bad6:	4b5e      	ldr	r3, [pc, #376]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bade:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bae2:	d105      	bne.n	800baf0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800bae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae6:	2b20      	cmp	r3, #32
 800bae8:	d102      	bne.n	800baf0 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
          frequency = CSI_VALUE;
 800baea:	4b5b      	ldr	r3, [pc, #364]	@ (800bc58 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800baec:	637b      	str	r3, [r7, #52]	@ 0x34
 800baee:	e011      	b.n	800bb14 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800baf0:	4b57      	ldr	r3, [pc, #348]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800baf2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800baf6:	f003 0302 	and.w	r3, r3, #2
 800bafa:	2b02      	cmp	r3, #2
 800bafc:	d106      	bne.n	800bb0c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 800bafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb00:	2b28      	cmp	r3, #40	@ 0x28
 800bb02:	d103      	bne.n	800bb0c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = LSE_VALUE;
 800bb04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bb08:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb0a:	e003      	b.n	800bb14 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = 0U;
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bb10:	f001 be5d 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bb14:	f001 be5b 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800bb18:	4b4d      	ldr	r3, [pc, #308]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bb1a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bb1e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800bb22:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800bb24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d104      	bne.n	800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800bb2a:	f7fc ff6d 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800bb2e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800bb30:	f001 be4d 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800bb34:	4b46      	ldr	r3, [pc, #280]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bb3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bb40:	d10a      	bne.n	800bb58 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800bb42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb44:	2b40      	cmp	r3, #64	@ 0x40
 800bb46:	d107      	bne.n	800bb58 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb48:	f107 0314 	add.w	r3, r7, #20
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f7ff f84f 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bb52:	69bb      	ldr	r3, [r7, #24]
 800bb54:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb56:	e045      	b.n	800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800bb58:	4b3d      	ldr	r3, [pc, #244]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb64:	d10a      	bne.n	800bb7c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800bb66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb68:	2b80      	cmp	r3, #128	@ 0x80
 800bb6a:	d107      	bne.n	800bb7c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb6c:	f107 0308 	add.w	r3, r7, #8
 800bb70:	4618      	mov	r0, r3
 800bb72:	f7ff f9a9 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb7a:	e033      	b.n	800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800bb7c:	4b34      	ldr	r3, [pc, #208]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f003 0302 	and.w	r3, r3, #2
 800bb84:	2b02      	cmp	r3, #2
 800bb86:	d10c      	bne.n	800bba2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800bb88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb8a:	2bc0      	cmp	r3, #192	@ 0xc0
 800bb8c:	d109      	bne.n	800bba2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bb8e:	4b30      	ldr	r3, [pc, #192]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	08db      	lsrs	r3, r3, #3
 800bb94:	f003 0303 	and.w	r3, r3, #3
 800bb98:	4a2e      	ldr	r2, [pc, #184]	@ (800bc54 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800bb9a:	fa22 f303 	lsr.w	r3, r2, r3
 800bb9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800bba0:	e020      	b.n	800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800bba2:	4b2b      	ldr	r3, [pc, #172]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bbaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbae:	d106      	bne.n	800bbbe <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 800bbb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bbb6:	d102      	bne.n	800bbbe <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
          frequency = CSI_VALUE;
 800bbb8:	4b27      	ldr	r3, [pc, #156]	@ (800bc58 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800bbba:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbbc:	e012      	b.n	800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800bbbe:	4b24      	ldr	r3, [pc, #144]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bbc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bbc4:	f003 0302 	and.w	r3, r3, #2
 800bbc8:	2b02      	cmp	r3, #2
 800bbca:	d107      	bne.n	800bbdc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 800bbcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbce:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800bbd2:	d103      	bne.n	800bbdc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
          frequency = LSE_VALUE;
 800bbd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bbd8:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbda:	e003      	b.n	800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          frequency = 0U;
 800bbdc:	2300      	movs	r3, #0
 800bbde:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bbe0:	f001 bdf5 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bbe4:	f001 bdf3 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800bbe8:	4b19      	ldr	r3, [pc, #100]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bbea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bbee:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800bbf2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800bbf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d104      	bne.n	800bc04 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800bbfa:	f7fc ff05 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800bbfe:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800bc00:	f001 bde5 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800bc04:	4b12      	ldr	r3, [pc, #72]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc10:	d10b      	bne.n	800bc2a <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 800bc12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc18:	d107      	bne.n	800bc2a <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc1a:	f107 0314 	add.w	r3, r7, #20
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7fe ffe6 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bc24:	69bb      	ldr	r3, [r7, #24]
 800bc26:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc28:	e04d      	b.n	800bcc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800bc2a:	4b09      	ldr	r3, [pc, #36]	@ (800bc50 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc36:	d111      	bne.n	800bc5c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 800bc38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc3e:	d10d      	bne.n	800bc5c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc40:	f107 0308 	add.w	r3, r7, #8
 800bc44:	4618      	mov	r0, r3
 800bc46:	f7ff f93f 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc4e:	e03a      	b.n	800bcc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 800bc50:	44020c00 	.word	0x44020c00
 800bc54:	03d09000 	.word	0x03d09000
 800bc58:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800bc5c:	4ba0      	ldr	r3, [pc, #640]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	f003 0302 	and.w	r3, r3, #2
 800bc64:	2b02      	cmp	r3, #2
 800bc66:	d10d      	bne.n	800bc84 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800bc68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bc6e:	d109      	bne.n	800bc84 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc70:	4b9b      	ldr	r3, [pc, #620]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	08db      	lsrs	r3, r3, #3
 800bc76:	f003 0303 	and.w	r3, r3, #3
 800bc7a:	4a9a      	ldr	r2, [pc, #616]	@ (800bee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800bc7c:	fa22 f303 	lsr.w	r3, r2, r3
 800bc80:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc82:	e020      	b.n	800bcc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800bc84:	4b96      	ldr	r3, [pc, #600]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bc8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc90:	d106      	bne.n	800bca0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 800bc92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc98:	d102      	bne.n	800bca0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = CSI_VALUE;
 800bc9a:	4b93      	ldr	r3, [pc, #588]	@ (800bee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800bc9c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc9e:	e012      	b.n	800bcc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800bca0:	4b8f      	ldr	r3, [pc, #572]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bca2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bca6:	f003 0302 	and.w	r3, r3, #2
 800bcaa:	2b02      	cmp	r3, #2
 800bcac:	d107      	bne.n	800bcbe <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
 800bcae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800bcb4:	d103      	bne.n	800bcbe <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          frequency = LSE_VALUE;
 800bcb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bcba:	637b      	str	r3, [r7, #52]	@ 0x34
 800bcbc:	e003      	b.n	800bcc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
          frequency = 0U;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bcc2:	f001 bd84 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bcc6:	f001 bd82 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800bcca:	4b85      	ldr	r3, [pc, #532]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bccc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bcd0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800bcd4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800bcd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d104      	bne.n	800bce6 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800bcdc:	f7fc fe94 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800bce0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800bce2:	f001 bd74 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800bce6:	4b7e      	ldr	r3, [pc, #504]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bcee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bcf2:	d10b      	bne.n	800bd0c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800bcf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bcfa:	d107      	bne.n	800bd0c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcfc:	f107 0314 	add.w	r3, r7, #20
 800bd00:	4618      	mov	r0, r3
 800bd02:	f7fe ff75 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bd06:	69bb      	ldr	r3, [r7, #24]
 800bd08:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd0a:	e047      	b.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800bd0c:	4b74      	ldr	r3, [pc, #464]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd18:	d10b      	bne.n	800bd32 <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 800bd1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd20:	d107      	bne.n	800bd32 <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd22:	f107 0308 	add.w	r3, r7, #8
 800bd26:	4618      	mov	r0, r3
 800bd28:	f7ff f8ce 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd30:	e034      	b.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800bd32:	4b6b      	ldr	r3, [pc, #428]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f003 0302 	and.w	r3, r3, #2
 800bd3a:	2b02      	cmp	r3, #2
 800bd3c:	d10d      	bne.n	800bd5a <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
 800bd3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd40:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bd44:	d109      	bne.n	800bd5a <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bd46:	4b66      	ldr	r3, [pc, #408]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	08db      	lsrs	r3, r3, #3
 800bd4c:	f003 0303 	and.w	r3, r3, #3
 800bd50:	4a64      	ldr	r2, [pc, #400]	@ (800bee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800bd52:	fa22 f303 	lsr.w	r3, r2, r3
 800bd56:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd58:	e020      	b.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800bd5a:	4b61      	ldr	r3, [pc, #388]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bd62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd66:	d106      	bne.n	800bd76 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 800bd68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bd6e:	d102      	bne.n	800bd76 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
          frequency = CSI_VALUE;
 800bd70:	4b5d      	ldr	r3, [pc, #372]	@ (800bee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800bd72:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd74:	e012      	b.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800bd76:	4b5a      	ldr	r3, [pc, #360]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bd78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bd7c:	f003 0302 	and.w	r3, r3, #2
 800bd80:	2b02      	cmp	r3, #2
 800bd82:	d107      	bne.n	800bd94 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 800bd84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd86:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800bd8a:	d103      	bne.n	800bd94 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
          frequency = LSE_VALUE;
 800bd8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd90:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd92:	e003      	b.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
          frequency = 0U;
 800bd94:	2300      	movs	r3, #0
 800bd96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bd98:	f001 bd19 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bd9c:	f001 bd17 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800bda0:	4b4f      	ldr	r3, [pc, #316]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bda2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bda6:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800bdaa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800bdac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d104      	bne.n	800bdbc <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800bdb2:	f7fc fe29 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800bdb6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 800bdb8:	f001 bd09 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800bdbc:	4b48      	ldr	r3, [pc, #288]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bdc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bdc8:	d10b      	bne.n	800bde2 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 800bdca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdd0:	d107      	bne.n	800bde2 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bdd2:	f107 0314 	add.w	r3, r7, #20
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f7fe ff0a 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bddc:	69bb      	ldr	r3, [r7, #24]
 800bdde:	637b      	str	r3, [r7, #52]	@ 0x34
 800bde0:	e047      	b.n	800be72 <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800bde2:	4b3f      	ldr	r3, [pc, #252]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bdea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bdee:	d10b      	bne.n	800be08 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
 800bdf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdf2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdf6:	d107      	bne.n	800be08 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bdf8:	f107 0308 	add.w	r3, r7, #8
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f7ff f863 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	637b      	str	r3, [r7, #52]	@ 0x34
 800be06:	e034      	b.n	800be72 <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800be08:	4b35      	ldr	r3, [pc, #212]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	f003 0302 	and.w	r3, r3, #2
 800be10:	2b02      	cmp	r3, #2
 800be12:	d10d      	bne.n	800be30 <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
 800be14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be16:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800be1a:	d109      	bne.n	800be30 <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800be1c:	4b30      	ldr	r3, [pc, #192]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	08db      	lsrs	r3, r3, #3
 800be22:	f003 0303 	and.w	r3, r3, #3
 800be26:	4a2f      	ldr	r2, [pc, #188]	@ (800bee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800be28:	fa22 f303 	lsr.w	r3, r2, r3
 800be2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800be2e:	e020      	b.n	800be72 <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800be30:	4b2b      	ldr	r3, [pc, #172]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800be38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be3c:	d106      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800be3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800be44:	d102      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
          frequency = CSI_VALUE;
 800be46:	4b28      	ldr	r3, [pc, #160]	@ (800bee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800be48:	637b      	str	r3, [r7, #52]	@ 0x34
 800be4a:	e012      	b.n	800be72 <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800be4c:	4b24      	ldr	r3, [pc, #144]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800be4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800be52:	f003 0302 	and.w	r3, r3, #2
 800be56:	2b02      	cmp	r3, #2
 800be58:	d107      	bne.n	800be6a <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
 800be5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be5c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800be60:	d103      	bne.n	800be6a <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
          frequency = LSE_VALUE;
 800be62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be66:	637b      	str	r3, [r7, #52]	@ 0x34
 800be68:	e003      	b.n	800be72 <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
          frequency = 0U;
 800be6a:	2300      	movs	r3, #0
 800be6c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800be6e:	f001 bcae 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800be72:	f001 bcac 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800be76:	4b1a      	ldr	r3, [pc, #104]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800be78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800be7c:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 800be80:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800be82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be84:	2b00      	cmp	r3, #0
 800be86:	d104      	bne.n	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800be88:	f7fc fdbe 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800be8c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800be8e:	f001 bc9e 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800be92:	4b13      	ldr	r3, [pc, #76]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be9e:	d10b      	bne.n	800beb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
 800bea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bea6:	d107      	bne.n	800beb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bea8:	f107 0314 	add.w	r3, r7, #20
 800beac:	4618      	mov	r0, r3
 800beae:	f7fe fe9f 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800beb2:	69bb      	ldr	r3, [r7, #24]
 800beb4:	637b      	str	r3, [r7, #52]	@ 0x34
 800beb6:	e04e      	b.n	800bf56 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800beb8:	4b09      	ldr	r3, [pc, #36]	@ (800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bec0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bec4:	d112      	bne.n	800beec <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 800bec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800becc:	d10e      	bne.n	800beec <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bece:	f107 0308 	add.w	r3, r7, #8
 800bed2:	4618      	mov	r0, r3
 800bed4:	f7fe fff8 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	637b      	str	r3, [r7, #52]	@ 0x34
 800bedc:	e03b      	b.n	800bf56 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
 800bede:	bf00      	nop
 800bee0:	44020c00 	.word	0x44020c00
 800bee4:	03d09000 	.word	0x03d09000
 800bee8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800beec:	4ba0      	ldr	r3, [pc, #640]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f003 0302 	and.w	r3, r3, #2
 800bef4:	2b02      	cmp	r3, #2
 800bef6:	d10d      	bne.n	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
 800bef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800befa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800befe:	d109      	bne.n	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bf00:	4b9b      	ldr	r3, [pc, #620]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	08db      	lsrs	r3, r3, #3
 800bf06:	f003 0303 	and.w	r3, r3, #3
 800bf0a:	4a9a      	ldr	r2, [pc, #616]	@ (800c174 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800bf0c:	fa22 f303 	lsr.w	r3, r2, r3
 800bf10:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf12:	e020      	b.n	800bf56 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800bf14:	4b96      	ldr	r3, [pc, #600]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bf1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf20:	d106      	bne.n	800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 800bf22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf28:	d102      	bne.n	800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
          frequency = CSI_VALUE;
 800bf2a:	4b93      	ldr	r3, [pc, #588]	@ (800c178 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800bf2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf2e:	e012      	b.n	800bf56 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800bf30:	4b8f      	ldr	r3, [pc, #572]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bf32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bf36:	f003 0302 	and.w	r3, r3, #2
 800bf3a:	2b02      	cmp	r3, #2
 800bf3c:	d107      	bne.n	800bf4e <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
 800bf3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf40:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800bf44:	d103      	bne.n	800bf4e <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
          frequency = LSE_VALUE;
 800bf46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf4a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf4c:	e003      	b.n	800bf56 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
          frequency = 0U;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bf52:	f001 bc3c 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bf56:	f001 bc3a 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800bf5a:	4b85      	ldr	r3, [pc, #532]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bf5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bf60:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800bf64:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800bf66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d104      	bne.n	800bf76 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800bf6c:	f7fc fd4c 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800bf70:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800bf72:	f001 bc2c 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800bf76:	4b7e      	ldr	r3, [pc, #504]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bf82:	d10b      	bne.n	800bf9c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800bf84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf8a:	d107      	bne.n	800bf9c <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf8c:	f107 0314 	add.w	r3, r7, #20
 800bf90:	4618      	mov	r0, r3
 800bf92:	f7fe fe2d 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bf96:	69bb      	ldr	r3, [r7, #24]
 800bf98:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf9a:	e047      	b.n	800c02c <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800bf9c:	4b74      	ldr	r3, [pc, #464]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bfa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bfa8:	d10b      	bne.n	800bfc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800bfaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bfb0:	d107      	bne.n	800bfc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bfb2:	f107 0308 	add.w	r3, r7, #8
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	f7fe ff86 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfc0:	e034      	b.n	800c02c <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800bfc2:	4b6b      	ldr	r3, [pc, #428]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f003 0302 	and.w	r3, r3, #2
 800bfca:	2b02      	cmp	r3, #2
 800bfcc:	d10d      	bne.n	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
 800bfce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfd0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bfd4:	d109      	bne.n	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bfd6:	4b66      	ldr	r3, [pc, #408]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	08db      	lsrs	r3, r3, #3
 800bfdc:	f003 0303 	and.w	r3, r3, #3
 800bfe0:	4a64      	ldr	r2, [pc, #400]	@ (800c174 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800bfe2:	fa22 f303 	lsr.w	r3, r2, r3
 800bfe6:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfe8:	e020      	b.n	800c02c <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800bfea:	4b61      	ldr	r3, [pc, #388]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bff2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bff6:	d106      	bne.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
 800bff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bffa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bffe:	d102      	bne.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
          frequency = CSI_VALUE;
 800c000:	4b5d      	ldr	r3, [pc, #372]	@ (800c178 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800c002:	637b      	str	r3, [r7, #52]	@ 0x34
 800c004:	e012      	b.n	800c02c <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800c006:	4b5a      	ldr	r3, [pc, #360]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c008:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c00c:	f003 0302 	and.w	r3, r3, #2
 800c010:	2b02      	cmp	r3, #2
 800c012:	d107      	bne.n	800c024 <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
 800c014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c016:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800c01a:	d103      	bne.n	800c024 <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
          frequency = LSE_VALUE;
 800c01c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c020:	637b      	str	r3, [r7, #52]	@ 0x34
 800c022:	e003      	b.n	800c02c <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
          frequency = 0U;
 800c024:	2300      	movs	r3, #0
 800c026:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c028:	f001 bbd1 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c02c:	f001 bbcf 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800c030:	4b4f      	ldr	r3, [pc, #316]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c032:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c036:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800c03a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800c03c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d104      	bne.n	800c04c <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800c042:	f7fc fce1 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800c046:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 800c048:	f001 bbc1 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800c04c:	4b48      	ldr	r3, [pc, #288]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c054:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c058:	d10b      	bne.n	800c072 <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 800c05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c05c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c060:	d107      	bne.n	800c072 <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c062:	f107 0314 	add.w	r3, r7, #20
 800c066:	4618      	mov	r0, r3
 800c068:	f7fe fdc2 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c06c:	69bb      	ldr	r3, [r7, #24]
 800c06e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c070:	e047      	b.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800c072:	4b3f      	ldr	r3, [pc, #252]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c07a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c07e:	d10b      	bne.n	800c098 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800c080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c082:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c086:	d107      	bne.n	800c098 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c088:	f107 0308 	add.w	r3, r7, #8
 800c08c:	4618      	mov	r0, r3
 800c08e:	f7fe ff1b 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	637b      	str	r3, [r7, #52]	@ 0x34
 800c096:	e034      	b.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800c098:	4b35      	ldr	r3, [pc, #212]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f003 0302 	and.w	r3, r3, #2
 800c0a0:	2b02      	cmp	r3, #2
 800c0a2:	d10d      	bne.n	800c0c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 800c0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c0aa:	d109      	bne.n	800c0c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c0ac:	4b30      	ldr	r3, [pc, #192]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	08db      	lsrs	r3, r3, #3
 800c0b2:	f003 0303 	and.w	r3, r3, #3
 800c0b6:	4a2f      	ldr	r2, [pc, #188]	@ (800c174 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800c0b8:	fa22 f303 	lsr.w	r3, r2, r3
 800c0bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0be:	e020      	b.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800c0c0:	4b2b      	ldr	r3, [pc, #172]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c0c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0cc:	d106      	bne.n	800c0dc <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 800c0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c0d4:	d102      	bne.n	800c0dc <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
          frequency = CSI_VALUE;
 800c0d6:	4b28      	ldr	r3, [pc, #160]	@ (800c178 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800c0d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0da:	e012      	b.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800c0dc:	4b24      	ldr	r3, [pc, #144]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c0de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c0e2:	f003 0302 	and.w	r3, r3, #2
 800c0e6:	2b02      	cmp	r3, #2
 800c0e8:	d107      	bne.n	800c0fa <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 800c0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ec:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800c0f0:	d103      	bne.n	800c0fa <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
          frequency = LSE_VALUE;
 800c0f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c0f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0f8:	e003      	b.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
          frequency = 0U;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c0fe:	f001 bb66 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c102:	f001 bb64 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800c106:	4b1a      	ldr	r3, [pc, #104]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c108:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c10c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 800c110:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800c112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c114:	2b00      	cmp	r3, #0
 800c116:	d104      	bne.n	800c122 <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800c118:	f7fc fc76 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800c11c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800c11e:	f001 bb56 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800c122:	4b13      	ldr	r3, [pc, #76]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c12a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c12e:	d10b      	bne.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
 800c130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c132:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c136:	d107      	bne.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c138:	f107 0314 	add.w	r3, r7, #20
 800c13c:	4618      	mov	r0, r3
 800c13e:	f7fe fd57 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c142:	69bb      	ldr	r3, [r7, #24]
 800c144:	637b      	str	r3, [r7, #52]	@ 0x34
 800c146:	e04e      	b.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800c148:	4b09      	ldr	r3, [pc, #36]	@ (800c170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c150:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c154:	d112      	bne.n	800c17c <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800c156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c158:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c15c:	d10e      	bne.n	800c17c <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c15e:	f107 0308 	add.w	r3, r7, #8
 800c162:	4618      	mov	r0, r3
 800c164:	f7fe feb0 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c16c:	e03b      	b.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
 800c16e:	bf00      	nop
 800c170:	44020c00 	.word	0x44020c00
 800c174:	03d09000 	.word	0x03d09000
 800c178:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800c17c:	4b9f      	ldr	r3, [pc, #636]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f003 0302 	and.w	r3, r3, #2
 800c184:	2b02      	cmp	r3, #2
 800c186:	d10d      	bne.n	800c1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
 800c188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c18a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800c18e:	d109      	bne.n	800c1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c190:	4b9a      	ldr	r3, [pc, #616]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	08db      	lsrs	r3, r3, #3
 800c196:	f003 0303 	and.w	r3, r3, #3
 800c19a:	4a99      	ldr	r2, [pc, #612]	@ (800c400 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800c19c:	fa22 f303 	lsr.w	r3, r2, r3
 800c1a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1a2:	e020      	b.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800c1a4:	4b95      	ldr	r3, [pc, #596]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c1ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c1b0:	d106      	bne.n	800c1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
 800c1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c1b8:	d102      	bne.n	800c1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
          frequency = CSI_VALUE;
 800c1ba:	4b92      	ldr	r3, [pc, #584]	@ (800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800c1bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1be:	e012      	b.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800c1c0:	4b8e      	ldr	r3, [pc, #568]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c1c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c1c6:	f003 0302 	and.w	r3, r3, #2
 800c1ca:	2b02      	cmp	r3, #2
 800c1cc:	d107      	bne.n	800c1de <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
 800c1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1d0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800c1d4:	d103      	bne.n	800c1de <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
          frequency = LSE_VALUE;
 800c1d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c1da:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1dc:	e003      	b.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
          frequency = 0U;
 800c1de:	2300      	movs	r3, #0
 800c1e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c1e2:	f001 baf4 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c1e6:	f001 baf2 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800c1ea:	4b84      	ldr	r3, [pc, #528]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c1ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800c1f0:	f003 0307 	and.w	r3, r3, #7
 800c1f4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800c1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d104      	bne.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0x1066>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800c1fc:	f7fc fc04 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800c200:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800c202:	f001 bae4 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800c206:	4b7d      	ldr	r3, [pc, #500]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c20e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c212:	d10a      	bne.n	800c22a <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
 800c214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c216:	2b01      	cmp	r3, #1
 800c218:	d107      	bne.n	800c22a <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c21a:	f107 0314 	add.w	r3, r7, #20
 800c21e:	4618      	mov	r0, r3
 800c220:	f7fe fce6 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c224:	69bb      	ldr	r3, [r7, #24]
 800c226:	637b      	str	r3, [r7, #52]	@ 0x34
 800c228:	e043      	b.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800c22a:	4b74      	ldr	r3, [pc, #464]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c232:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c236:	d10a      	bne.n	800c24e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
 800c238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c23a:	2b02      	cmp	r3, #2
 800c23c:	d107      	bne.n	800c24e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c23e:	f107 0308 	add.w	r3, r7, #8
 800c242:	4618      	mov	r0, r3
 800c244:	f7fe fe40 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c24c:	e031      	b.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800c24e:	4b6b      	ldr	r3, [pc, #428]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f003 0302 	and.w	r3, r3, #2
 800c256:	2b02      	cmp	r3, #2
 800c258:	d10c      	bne.n	800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 800c25a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c25c:	2b03      	cmp	r3, #3
 800c25e:	d109      	bne.n	800c274 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c260:	4b66      	ldr	r3, [pc, #408]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	08db      	lsrs	r3, r3, #3
 800c266:	f003 0303 	and.w	r3, r3, #3
 800c26a:	4a65      	ldr	r2, [pc, #404]	@ (800c400 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800c26c:	fa22 f303 	lsr.w	r3, r2, r3
 800c270:	637b      	str	r3, [r7, #52]	@ 0x34
 800c272:	e01e      	b.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800c274:	4b61      	ldr	r3, [pc, #388]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c27c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c280:	d105      	bne.n	800c28e <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
 800c282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c284:	2b04      	cmp	r3, #4
 800c286:	d102      	bne.n	800c28e <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
          frequency = CSI_VALUE;
 800c288:	4b5e      	ldr	r3, [pc, #376]	@ (800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800c28a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c28c:	e011      	b.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800c28e:	4b5b      	ldr	r3, [pc, #364]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c290:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c294:	f003 0302 	and.w	r3, r3, #2
 800c298:	2b02      	cmp	r3, #2
 800c29a:	d106      	bne.n	800c2aa <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
 800c29c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c29e:	2b05      	cmp	r3, #5
 800c2a0:	d103      	bne.n	800c2aa <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
          frequency = LSE_VALUE;
 800c2a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c2a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2a8:	e003      	b.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
          frequency = 0U;
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c2ae:	f001 ba8e 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c2b2:	f001 ba8c 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800c2b6:	4b51      	ldr	r3, [pc, #324]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c2b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800c2bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c2c0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800c2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d104      	bne.n	800c2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800c2c8:	f7fc fb9e 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800c2cc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800c2ce:	f001 ba7e 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800c2d2:	4b4a      	ldr	r3, [pc, #296]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2de:	d10a      	bne.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800c2e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2e2:	2b10      	cmp	r3, #16
 800c2e4:	d107      	bne.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2e6:	f107 0314 	add.w	r3, r7, #20
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f7fe fc80 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c2f0:	69bb      	ldr	r3, [r7, #24]
 800c2f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2f4:	e043      	b.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800c2f6:	4b41      	ldr	r3, [pc, #260]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c2fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c302:	d10a      	bne.n	800c31a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
 800c304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c306:	2b20      	cmp	r3, #32
 800c308:	d107      	bne.n	800c31a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c30a:	f107 0308 	add.w	r3, r7, #8
 800c30e:	4618      	mov	r0, r3
 800c310:	f7fe fdda 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	637b      	str	r3, [r7, #52]	@ 0x34
 800c318:	e031      	b.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800c31a:	4b38      	ldr	r3, [pc, #224]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f003 0302 	and.w	r3, r3, #2
 800c322:	2b02      	cmp	r3, #2
 800c324:	d10c      	bne.n	800c340 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 800c326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c328:	2b30      	cmp	r3, #48	@ 0x30
 800c32a:	d109      	bne.n	800c340 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c32c:	4b33      	ldr	r3, [pc, #204]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	08db      	lsrs	r3, r3, #3
 800c332:	f003 0303 	and.w	r3, r3, #3
 800c336:	4a32      	ldr	r2, [pc, #200]	@ (800c400 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800c338:	fa22 f303 	lsr.w	r3, r2, r3
 800c33c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c33e:	e01e      	b.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800c340:	4b2e      	ldr	r3, [pc, #184]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c34c:	d105      	bne.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
 800c34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c350:	2b40      	cmp	r3, #64	@ 0x40
 800c352:	d102      	bne.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
          frequency = CSI_VALUE;
 800c354:	4b2b      	ldr	r3, [pc, #172]	@ (800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800c356:	637b      	str	r3, [r7, #52]	@ 0x34
 800c358:	e011      	b.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800c35a:	4b28      	ldr	r3, [pc, #160]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c35c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c360:	f003 0302 	and.w	r3, r3, #2
 800c364:	2b02      	cmp	r3, #2
 800c366:	d106      	bne.n	800c376 <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
 800c368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c36a:	2b50      	cmp	r3, #80	@ 0x50
 800c36c:	d103      	bne.n	800c376 <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
          frequency = LSE_VALUE;
 800c36e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c372:	637b      	str	r3, [r7, #52]	@ 0x34
 800c374:	e003      	b.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
          frequency = 0U;
 800c376:	2300      	movs	r3, #0
 800c378:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c37a:	f001 ba28 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c37e:	f001 ba26 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800c382:	4b1e      	ldr	r3, [pc, #120]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c384:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c388:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800c38c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800c38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c390:	2b00      	cmp	r3, #0
 800c392:	d104      	bne.n	800c39e <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800c394:	f7fc fb64 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800c398:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800c39a:	f001 ba18 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800c39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c3a4:	d108      	bne.n	800c3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1218>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c3a6:	f107 0314 	add.w	r3, r7, #20
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f7fe fc20 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c3b0:	69bb      	ldr	r3, [r7, #24]
 800c3b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c3b4:	f001 ba0b 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800c3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c3be:	d108      	bne.n	800c3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1232>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c3c0:	f107 0308 	add.w	r3, r7, #8
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	f7fe fd7f 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c3ce:	f001 b9fe 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800c3d2:	4b0a      	ldr	r3, [pc, #40]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f003 0302 	and.w	r3, r3, #2
 800c3da:	2b02      	cmp	r3, #2
 800c3dc:	d114      	bne.n	800c408 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
 800c3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3e0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c3e4:	d110      	bne.n	800c408 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c3e6:	4b05      	ldr	r3, [pc, #20]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	08db      	lsrs	r3, r3, #3
 800c3ec:	f003 0303 	and.w	r3, r3, #3
 800c3f0:	4a03      	ldr	r2, [pc, #12]	@ (800c400 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800c3f2:	fa22 f303 	lsr.w	r3, r2, r3
 800c3f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3f8:	e027      	b.n	800c44a <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
 800c3fa:	bf00      	nop
 800c3fc:	44020c00 	.word	0x44020c00
 800c400:	03d09000 	.word	0x03d09000
 800c404:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800c408:	4ba0      	ldr	r3, [pc, #640]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c414:	d106      	bne.n	800c424 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
 800c416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c418:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c41c:	d102      	bne.n	800c424 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
          frequency = CSI_VALUE;
 800c41e:	4b9c      	ldr	r3, [pc, #624]	@ (800c690 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800c420:	637b      	str	r3, [r7, #52]	@ 0x34
 800c422:	e012      	b.n	800c44a <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800c424:	4b99      	ldr	r3, [pc, #612]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c426:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c42a:	f003 0302 	and.w	r3, r3, #2
 800c42e:	2b02      	cmp	r3, #2
 800c430:	d107      	bne.n	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
 800c432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c434:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800c438:	d103      	bne.n	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
          frequency = LSE_VALUE;
 800c43a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c43e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c440:	e003      	b.n	800c44a <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
          frequency = 0U;
 800c442:	2300      	movs	r3, #0
 800c444:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c446:	f001 b9c2 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c44a:	f001 b9c0 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800c44e:	4b8f      	ldr	r3, [pc, #572]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c450:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c454:	f003 0307 	and.w	r3, r3, #7
 800c458:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800c45a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d104      	bne.n	800c46a <HAL_RCCEx_GetPeriphCLKFreq+0x12ca>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800c460:	f7fc fab6 	bl	80089d0 <HAL_RCC_GetHCLKFreq>
 800c464:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800c466:	f001 b9b2 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800c46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	d104      	bne.n	800c47a <HAL_RCCEx_GetPeriphCLKFreq+0x12da>
          frequency = HAL_RCC_GetSysClockFreq();
 800c470:	f7fc f982 	bl	8008778 <HAL_RCC_GetSysClockFreq>
 800c474:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800c476:	f001 b9aa 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800c47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47c:	2b02      	cmp	r3, #2
 800c47e:	d108      	bne.n	800c492 <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c480:	f107 0314 	add.w	r3, r7, #20
 800c484:	4618      	mov	r0, r3
 800c486:	f7fe fbb3 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c48a:	69fb      	ldr	r3, [r7, #28]
 800c48c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c48e:	f001 b99e 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800c492:	4b7e      	ldr	r3, [pc, #504]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c49a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c49e:	d105      	bne.n	800c4ac <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
 800c4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a2:	2b03      	cmp	r3, #3
 800c4a4:	d102      	bne.n	800c4ac <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
          frequency = HSE_VALUE;
 800c4a6:	4b7b      	ldr	r3, [pc, #492]	@ (800c694 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>)
 800c4a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4aa:	e023      	b.n	800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800c4ac:	4b77      	ldr	r3, [pc, #476]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f003 0302 	and.w	r3, r3, #2
 800c4b4:	2b02      	cmp	r3, #2
 800c4b6:	d10c      	bne.n	800c4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
 800c4b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4ba:	2b04      	cmp	r3, #4
 800c4bc:	d109      	bne.n	800c4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c4be:	4b73      	ldr	r3, [pc, #460]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	08db      	lsrs	r3, r3, #3
 800c4c4:	f003 0303 	and.w	r3, r3, #3
 800c4c8:	4a73      	ldr	r2, [pc, #460]	@ (800c698 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800c4ca:	fa22 f303 	lsr.w	r3, r2, r3
 800c4ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4d0:	e010      	b.n	800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800c4d2:	4b6e      	ldr	r3, [pc, #440]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c4da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4de:	d105      	bne.n	800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
 800c4e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4e2:	2b05      	cmp	r3, #5
 800c4e4:	d102      	bne.n	800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
          frequency = CSI_VALUE;
 800c4e6:	4b6a      	ldr	r3, [pc, #424]	@ (800c690 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800c4e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4ea:	e003      	b.n	800c4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
          frequency = 0U;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c4f0:	f001 b96d 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c4f4:	f001 b96b 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800c4f8:	4b64      	ldr	r3, [pc, #400]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c4fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c4fe:	f003 0308 	and.w	r3, r3, #8
 800c502:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800c504:	4b61      	ldr	r3, [pc, #388]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c506:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c50a:	f003 0302 	and.w	r3, r3, #2
 800c50e:	2b02      	cmp	r3, #2
 800c510:	d106      	bne.n	800c520 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
 800c512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c514:	2b00      	cmp	r3, #0
 800c516:	d103      	bne.n	800c520 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
        {
          frequency = LSE_VALUE;
 800c518:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c51c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c51e:	e012      	b.n	800c546 <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800c520:	4b5a      	ldr	r3, [pc, #360]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c522:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c526:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c52a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c52e:	d106      	bne.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 800c530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c532:	2b08      	cmp	r3, #8
 800c534:	d103      	bne.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
        {
          frequency = LSI_VALUE;
 800c536:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800c53a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c53c:	e003      	b.n	800c546 <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800c53e:	2300      	movs	r3, #0
 800c540:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800c542:	f001 b944 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c546:	f001 b942 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800c54a:	4b50      	ldr	r3, [pc, #320]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c54c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c550:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c554:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800c556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d104      	bne.n	800c566 <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800c55c:	f7fc fa54 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800c560:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800c562:	f001 b934 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800c566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c56c:	d108      	bne.n	800c580 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c56e:	f107 0308 	add.w	r3, r7, #8
 800c572:	4618      	mov	r0, r3
 800c574:	f7fe fca8 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c578:	693b      	ldr	r3, [r7, #16]
 800c57a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c57c:	f001 b927 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800c580:	4b42      	ldr	r3, [pc, #264]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f003 0302 	and.w	r3, r3, #2
 800c588:	2b02      	cmp	r3, #2
 800c58a:	d10d      	bne.n	800c5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
 800c58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c58e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c592:	d109      	bne.n	800c5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c594:	4b3d      	ldr	r3, [pc, #244]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	08db      	lsrs	r3, r3, #3
 800c59a:	f003 0303 	and.w	r3, r3, #3
 800c59e:	4a3e      	ldr	r2, [pc, #248]	@ (800c698 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800c5a0:	fa22 f303 	lsr.w	r3, r2, r3
 800c5a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5a6:	e011      	b.n	800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800c5a8:	4b38      	ldr	r3, [pc, #224]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c5b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c5b4:	d106      	bne.n	800c5c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
 800c5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c5bc:	d102      	bne.n	800c5c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
          frequency = CSI_VALUE;
 800c5be:	4b34      	ldr	r3, [pc, #208]	@ (800c690 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800c5c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5c2:	e003      	b.n	800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
          frequency = 0U;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c5c8:	f001 b901 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c5cc:	f001 b8ff 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800c5d0:	4b2e      	ldr	r3, [pc, #184]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c5d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c5d6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800c5da:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800c5dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d104      	bne.n	800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x144c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800c5e2:	f7fc fa11 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800c5e6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800c5e8:	f001 b8f1 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800c5ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c5f2:	d108      	bne.n	800c606 <HAL_RCCEx_GetPeriphCLKFreq+0x1466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c5f4:	f107 0308 	add.w	r3, r7, #8
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f7fe fc65 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c602:	f001 b8e4 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800c606:	4b21      	ldr	r3, [pc, #132]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	f003 0302 	and.w	r3, r3, #2
 800c60e:	2b02      	cmp	r3, #2
 800c610:	d10d      	bne.n	800c62e <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
 800c612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c614:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c618:	d109      	bne.n	800c62e <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c61a:	4b1c      	ldr	r3, [pc, #112]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	08db      	lsrs	r3, r3, #3
 800c620:	f003 0303 	and.w	r3, r3, #3
 800c624:	4a1c      	ldr	r2, [pc, #112]	@ (800c698 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800c626:	fa22 f303 	lsr.w	r3, r2, r3
 800c62a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c62c:	e011      	b.n	800c652 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800c62e:	4b17      	ldr	r3, [pc, #92]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c636:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c63a:	d106      	bne.n	800c64a <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
 800c63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c63e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800c642:	d102      	bne.n	800c64a <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
          frequency = CSI_VALUE;
 800c644:	4b12      	ldr	r3, [pc, #72]	@ (800c690 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800c646:	637b      	str	r3, [r7, #52]	@ 0x34
 800c648:	e003      	b.n	800c652 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
          frequency = 0U;
 800c64a:	2300      	movs	r3, #0
 800c64c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c64e:	f001 b8be 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c652:	f001 b8bc 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800c656:	4b0d      	ldr	r3, [pc, #52]	@ (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800c658:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c65c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c660:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800c662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c664:	2b00      	cmp	r3, #0
 800c666:	d104      	bne.n	800c672 <HAL_RCCEx_GetPeriphCLKFreq+0x14d2>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800c668:	f7fc f9fa 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800c66c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800c66e:	f001 b8ae 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800c672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c674:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c678:	d110      	bne.n	800c69c <HAL_RCCEx_GetPeriphCLKFreq+0x14fc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c67a:	f107 0308 	add.w	r3, r7, #8
 800c67e:	4618      	mov	r0, r3
 800c680:	f7fe fc22 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c684:	693b      	ldr	r3, [r7, #16]
 800c686:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c688:	f001 b8a1 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c68c:	44020c00 	.word	0x44020c00
 800c690:	003d0900 	.word	0x003d0900
 800c694:	017d7840 	.word	0x017d7840
 800c698:	03d09000 	.word	0x03d09000
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800c69c:	4b9e      	ldr	r3, [pc, #632]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f003 0302 	and.w	r3, r3, #2
 800c6a4:	2b02      	cmp	r3, #2
 800c6a6:	d10d      	bne.n	800c6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
 800c6a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c6ae:	d109      	bne.n	800c6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c6b0:	4b99      	ldr	r3, [pc, #612]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	08db      	lsrs	r3, r3, #3
 800c6b6:	f003 0303 	and.w	r3, r3, #3
 800c6ba:	4a98      	ldr	r2, [pc, #608]	@ (800c91c <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800c6bc:	fa22 f303 	lsr.w	r3, r2, r3
 800c6c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c6c2:	e011      	b.n	800c6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800c6c4:	4b94      	ldr	r3, [pc, #592]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c6cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c6d0:	d106      	bne.n	800c6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
 800c6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c6d8:	d102      	bne.n	800c6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
          frequency = CSI_VALUE;
 800c6da:	4b91      	ldr	r3, [pc, #580]	@ (800c920 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800c6dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800c6de:	e003      	b.n	800c6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
          frequency = 0U;
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c6e4:	f001 b873 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c6e8:	f001 b871 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800c6ec:	4b8a      	ldr	r3, [pc, #552]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c6ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c6f2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c6f6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800c6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d104      	bne.n	800c708 <HAL_RCCEx_GetPeriphCLKFreq+0x1568>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800c6fe:	f7fc f9af 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800c702:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800c704:	f001 b863 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800c708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c70a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c70e:	d108      	bne.n	800c722 <HAL_RCCEx_GetPeriphCLKFreq+0x1582>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c710:	f107 0308 	add.w	r3, r7, #8
 800c714:	4618      	mov	r0, r3
 800c716:	f7fe fbd7 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c71e:	f001 b856 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800c722:	4b7d      	ldr	r3, [pc, #500]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	f003 0302 	and.w	r3, r3, #2
 800c72a:	2b02      	cmp	r3, #2
 800c72c:	d10d      	bne.n	800c74a <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
 800c72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c730:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c734:	d109      	bne.n	800c74a <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c736:	4b78      	ldr	r3, [pc, #480]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	08db      	lsrs	r3, r3, #3
 800c73c:	f003 0303 	and.w	r3, r3, #3
 800c740:	4a76      	ldr	r2, [pc, #472]	@ (800c91c <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800c742:	fa22 f303 	lsr.w	r3, r2, r3
 800c746:	637b      	str	r3, [r7, #52]	@ 0x34
 800c748:	e011      	b.n	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800c74a:	4b73      	ldr	r3, [pc, #460]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c752:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c756:	d106      	bne.n	800c766 <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
 800c758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c75a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800c75e:	d102      	bne.n	800c766 <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
          frequency = CSI_VALUE;
 800c760:	4b6f      	ldr	r3, [pc, #444]	@ (800c920 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800c762:	637b      	str	r3, [r7, #52]	@ 0x34
 800c764:	e003      	b.n	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
          frequency = 0U;
 800c766:	2300      	movs	r3, #0
 800c768:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c76a:	f001 b830 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c76e:	f001 b82e 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800c772:	4b69      	ldr	r3, [pc, #420]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c774:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c778:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800c77c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800c77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c780:	2b00      	cmp	r3, #0
 800c782:	d104      	bne.n	800c78e <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800c784:	f7fc f940 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800c788:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800c78a:	f001 b820 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800c78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c794:	d108      	bne.n	800c7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c796:	f107 0308 	add.w	r3, r7, #8
 800c79a:	4618      	mov	r0, r3
 800c79c:	f7fe fb94 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c7a4:	f001 b813 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800c7a8:	4b5b      	ldr	r3, [pc, #364]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f003 0302 	and.w	r3, r3, #2
 800c7b0:	2b02      	cmp	r3, #2
 800c7b2:	d10e      	bne.n	800c7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
 800c7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c7ba:	d10a      	bne.n	800c7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c7bc:	4b56      	ldr	r3, [pc, #344]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	08db      	lsrs	r3, r3, #3
 800c7c2:	f003 0303 	and.w	r3, r3, #3
 800c7c6:	4a55      	ldr	r2, [pc, #340]	@ (800c91c <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800c7c8:	fa22 f303 	lsr.w	r3, r2, r3
 800c7cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c7ce:	f000 bffe 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c7d6:	f000 bffa 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c7da:	4b4f      	ldr	r3, [pc, #316]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c7dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800c7e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c7e4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800c7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7e8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800c7ec:	d056      	beq.n	800c89c <HAL_RCCEx_GetPeriphCLKFreq+0x16fc>
 800c7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800c7f4:	f200 808b 	bhi.w	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800c7f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c7fe:	d03e      	beq.n	800c87e <HAL_RCCEx_GetPeriphCLKFreq+0x16de>
 800c800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c802:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c806:	f200 8082 	bhi.w	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800c80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c80c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c810:	d027      	beq.n	800c862 <HAL_RCCEx_GetPeriphCLKFreq+0x16c2>
 800c812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c814:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c818:	d879      	bhi.n	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800c81a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c81c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c820:	d017      	beq.n	800c852 <HAL_RCCEx_GetPeriphCLKFreq+0x16b2>
 800c822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c828:	d871      	bhi.n	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800c82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d004      	beq.n	800c83a <HAL_RCCEx_GetPeriphCLKFreq+0x169a>
 800c830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c832:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c836:	d004      	beq.n	800c842 <HAL_RCCEx_GetPeriphCLKFreq+0x16a2>
 800c838:	e069      	b.n	800c90e <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800c83a:	f7fc f911 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800c83e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800c840:	e068      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c842:	f107 0314 	add.w	r3, r7, #20
 800c846:	4618      	mov	r0, r3
 800c848:	f7fe f9d2 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c850:	e060      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c852:	f107 0308 	add.w	r3, r7, #8
 800c856:	4618      	mov	r0, r3
 800c858:	f7fe fb36 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c860:	e058      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c862:	4b2d      	ldr	r3, [pc, #180]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c864:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c868:	f003 0302 	and.w	r3, r3, #2
 800c86c:	2b02      	cmp	r3, #2
 800c86e:	d103      	bne.n	800c878 <HAL_RCCEx_GetPeriphCLKFreq+0x16d8>
            {
              frequency = LSE_VALUE;
 800c870:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c874:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800c876:	e04d      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 800c878:	2300      	movs	r3, #0
 800c87a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c87c:	e04a      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800c87e:	4b26      	ldr	r3, [pc, #152]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c880:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c884:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c888:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c88c:	d103      	bne.n	800c896 <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            {
              frequency = LSI_VALUE;
 800c88e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800c892:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800c894:	e03e      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 800c896:	2300      	movs	r3, #0
 800c898:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c89a:	e03b      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c89c:	4b1e      	ldr	r3, [pc, #120]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c89e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c8a2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800c8a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c8a8:	4b1b      	ldr	r3, [pc, #108]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	f003 0302 	and.w	r3, r3, #2
 800c8b0:	2b02      	cmp	r3, #2
 800c8b2:	d10c      	bne.n	800c8ce <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
 800c8b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d109      	bne.n	800c8ce <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c8ba:	4b17      	ldr	r3, [pc, #92]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	08db      	lsrs	r3, r3, #3
 800c8c0:	f003 0303 	and.w	r3, r3, #3
 800c8c4:	4a15      	ldr	r2, [pc, #84]	@ (800c91c <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800c8c6:	fa22 f303 	lsr.w	r3, r2, r3
 800c8ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8cc:	e01e      	b.n	800c90c <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c8ce:	4b12      	ldr	r3, [pc, #72]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c8d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c8da:	d106      	bne.n	800c8ea <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
 800c8dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c8e2:	d102      	bne.n	800c8ea <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800c8e4:	4b0e      	ldr	r3, [pc, #56]	@ (800c920 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800c8e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8e8:	e010      	b.n	800c90c <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c8ea:	4b0b      	ldr	r3, [pc, #44]	@ (800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c8f6:	d106      	bne.n	800c906 <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
 800c8f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c8fe:	d102      	bne.n	800c906 <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800c900:	4b08      	ldr	r3, [pc, #32]	@ (800c924 <HAL_RCCEx_GetPeriphCLKFreq+0x1784>)
 800c902:	637b      	str	r3, [r7, #52]	@ 0x34
 800c904:	e002      	b.n	800c90c <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800c906:	2300      	movs	r3, #0
 800c908:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800c90a:	e003      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
 800c90c:	e002      	b.n	800c914 <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          default :
          {
            frequency = 0U;
 800c90e:	2300      	movs	r3, #0
 800c910:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c912:	bf00      	nop
          }
        }
        break;
 800c914:	f000 bf5b 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800c918:	44020c00 	.word	0x44020c00
 800c91c:	03d09000 	.word	0x03d09000
 800c920:	003d0900 	.word	0x003d0900
 800c924:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800c928:	4b9e      	ldr	r3, [pc, #632]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800c92a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800c92e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800c932:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800c934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c936:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800c93a:	d056      	beq.n	800c9ea <HAL_RCCEx_GetPeriphCLKFreq+0x184a>
 800c93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c93e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800c942:	f200 808b 	bhi.w	800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800c946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c948:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c94c:	d03e      	beq.n	800c9cc <HAL_RCCEx_GetPeriphCLKFreq+0x182c>
 800c94e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c950:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c954:	f200 8082 	bhi.w	800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800c958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c95a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c95e:	d027      	beq.n	800c9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1810>
 800c960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c962:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c966:	d879      	bhi.n	800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800c968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c96a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c96e:	d017      	beq.n	800c9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1800>
 800c970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c972:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c976:	d871      	bhi.n	800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800c978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d004      	beq.n	800c988 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>
 800c97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c984:	d004      	beq.n	800c990 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800c986:	e069      	b.n	800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800c988:	f7fc f83e 	bl	8008a08 <HAL_RCC_GetPCLK1Freq>
 800c98c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800c98e:	e068      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c990:	f107 0314 	add.w	r3, r7, #20
 800c994:	4618      	mov	r0, r3
 800c996:	f7fe f92b 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c99e:	e060      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c9a0:	f107 0308 	add.w	r3, r7, #8
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	f7fe fa8f 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800c9aa:	693b      	ldr	r3, [r7, #16]
 800c9ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c9ae:	e058      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c9b0:	4b7c      	ldr	r3, [pc, #496]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800c9b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c9b6:	f003 0302 	and.w	r3, r3, #2
 800c9ba:	2b02      	cmp	r3, #2
 800c9bc:	d103      	bne.n	800c9c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1826>
            {
              frequency = LSE_VALUE;
 800c9be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c9c2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800c9c4:	e04d      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c9ca:	e04a      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800c9cc:	4b75      	ldr	r3, [pc, #468]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800c9ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c9d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c9d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c9da:	d103      	bne.n	800c9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1844>
            {
              frequency = LSI_VALUE;
 800c9dc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800c9e0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800c9e2:	e03e      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800c9e8:	e03b      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c9ea:	4b6e      	ldr	r3, [pc, #440]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800c9ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c9f0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800c9f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c9f6:	4b6b      	ldr	r3, [pc, #428]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f003 0302 	and.w	r3, r3, #2
 800c9fe:	2b02      	cmp	r3, #2
 800ca00:	d10c      	bne.n	800ca1c <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
 800ca02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d109      	bne.n	800ca1c <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ca08:	4b66      	ldr	r3, [pc, #408]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	08db      	lsrs	r3, r3, #3
 800ca0e:	f003 0303 	and.w	r3, r3, #3
 800ca12:	4a65      	ldr	r2, [pc, #404]	@ (800cba8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 800ca14:	fa22 f303 	lsr.w	r3, r2, r3
 800ca18:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca1a:	e01e      	b.n	800ca5a <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ca1c:	4b61      	ldr	r3, [pc, #388]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ca24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca28:	d106      	bne.n	800ca38 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
 800ca2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca30:	d102      	bne.n	800ca38 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ca32:	4b5e      	ldr	r3, [pc, #376]	@ (800cbac <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 800ca34:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca36:	e010      	b.n	800ca5a <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ca38:	4b5a      	ldr	r3, [pc, #360]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ca44:	d106      	bne.n	800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
 800ca46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ca4c:	d102      	bne.n	800ca54 <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ca4e:	4b58      	ldr	r3, [pc, #352]	@ (800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 800ca50:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca52:	e002      	b.n	800ca5a <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ca54:	2300      	movs	r3, #0
 800ca56:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ca58:	e003      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
 800ca5a:	e002      	b.n	800ca62 <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          default :
          {
            frequency = 0U;
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ca60:	bf00      	nop
          }
        }
        break;
 800ca62:	f000 beb4 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800ca66:	4b4f      	ldr	r3, [pc, #316]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800ca68:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800ca6c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800ca70:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800ca72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ca78:	d056      	beq.n	800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x1988>
 800ca7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ca80:	f200 808b 	bhi.w	800cb9a <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800ca84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ca8a:	d03e      	beq.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0x196a>
 800ca8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ca92:	f200 8082 	bhi.w	800cb9a <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800ca96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ca9c:	d027      	beq.n	800caee <HAL_RCCEx_GetPeriphCLKFreq+0x194e>
 800ca9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800caa4:	d879      	bhi.n	800cb9a <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800caa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800caac:	d017      	beq.n	800cade <HAL_RCCEx_GetPeriphCLKFreq+0x193e>
 800caae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cab4:	d871      	bhi.n	800cb9a <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800cab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d004      	beq.n	800cac6 <HAL_RCCEx_GetPeriphCLKFreq+0x1926>
 800cabc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cabe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cac2:	d004      	beq.n	800cace <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 800cac4:	e069      	b.n	800cb9a <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800cac6:	f7fb ffcb 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800caca:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800cacc:	e068      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cace:	f107 0314 	add.w	r3, r7, #20
 800cad2:	4618      	mov	r0, r3
 800cad4:	f7fe f88c 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cadc:	e060      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cade:	f107 0308 	add.w	r3, r7, #8
 800cae2:	4618      	mov	r0, r3
 800cae4:	f7fe f9f0 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800cae8:	693b      	ldr	r3, [r7, #16]
 800caea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800caec:	e058      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800caee:	4b2d      	ldr	r3, [pc, #180]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800caf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800caf4:	f003 0302 	and.w	r3, r3, #2
 800caf8:	2b02      	cmp	r3, #2
 800cafa:	d103      	bne.n	800cb04 <HAL_RCCEx_GetPeriphCLKFreq+0x1964>
            {
              frequency = LSE_VALUE;
 800cafc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cb00:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800cb02:	e04d      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 800cb04:	2300      	movs	r3, #0
 800cb06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cb08:	e04a      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800cb0a:	4b26      	ldr	r3, [pc, #152]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800cb0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cb10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cb14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cb18:	d103      	bne.n	800cb22 <HAL_RCCEx_GetPeriphCLKFreq+0x1982>
            {
              frequency = LSI_VALUE;
 800cb1a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800cb1e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800cb20:	e03e      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 800cb22:	2300      	movs	r3, #0
 800cb24:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cb26:	e03b      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cb28:	4b1e      	ldr	r3, [pc, #120]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800cb2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cb2e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800cb32:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cb34:	4b1b      	ldr	r3, [pc, #108]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	f003 0302 	and.w	r3, r3, #2
 800cb3c:	2b02      	cmp	r3, #2
 800cb3e:	d10c      	bne.n	800cb5a <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
 800cb40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d109      	bne.n	800cb5a <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800cb46:	4b17      	ldr	r3, [pc, #92]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	08db      	lsrs	r3, r3, #3
 800cb4c:	f003 0303 	and.w	r3, r3, #3
 800cb50:	4a15      	ldr	r2, [pc, #84]	@ (800cba8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 800cb52:	fa22 f303 	lsr.w	r3, r2, r3
 800cb56:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb58:	e01e      	b.n	800cb98 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cb5a:	4b12      	ldr	r3, [pc, #72]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cb62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb66:	d106      	bne.n	800cb76 <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
 800cb68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb6e:	d102      	bne.n	800cb76 <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800cb70:	4b0e      	ldr	r3, [pc, #56]	@ (800cbac <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 800cb72:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb74:	e010      	b.n	800cb98 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cb76:	4b0b      	ldr	r3, [pc, #44]	@ (800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb82:	d106      	bne.n	800cb92 <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
 800cb84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cb8a:	d102      	bne.n	800cb92 <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800cb8c:	4b08      	ldr	r3, [pc, #32]	@ (800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 800cb8e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb90:	e002      	b.n	800cb98 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800cb92:	2300      	movs	r3, #0
 800cb94:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800cb96:	e003      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
 800cb98:	e002      	b.n	800cba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          default :
          {
            frequency = 0U;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cb9e:	bf00      	nop
          }
        }
        break;
 800cba0:	f000 be15 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800cba4:	44020c00 	.word	0x44020c00
 800cba8:	03d09000 	.word	0x03d09000
 800cbac:	003d0900 	.word	0x003d0900
 800cbb0:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800cbb4:	4b9e      	ldr	r3, [pc, #632]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cbb6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800cbba:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800cbbe:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800cbc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800cbc6:	d056      	beq.n	800cc76 <HAL_RCCEx_GetPeriphCLKFreq+0x1ad6>
 800cbc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbca:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800cbce:	f200 808b 	bhi.w	800cce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800cbd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cbd8:	d03e      	beq.n	800cc58 <HAL_RCCEx_GetPeriphCLKFreq+0x1ab8>
 800cbda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cbe0:	f200 8082 	bhi.w	800cce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800cbe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbe6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cbea:	d027      	beq.n	800cc3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a9c>
 800cbec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cbf2:	d879      	bhi.n	800cce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800cbf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cbfa:	d017      	beq.n	800cc2c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8c>
 800cbfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cc02:	d871      	bhi.n	800cce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800cc04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d004      	beq.n	800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>
 800cc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc10:	d004      	beq.n	800cc1c <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 800cc12:	e069      	b.n	800cce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800cc14:	f7fb ff24 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800cc18:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800cc1a:	e068      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc1c:	f107 0314 	add.w	r3, r7, #20
 800cc20:	4618      	mov	r0, r3
 800cc22:	f7fd ffe5 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800cc26:	697b      	ldr	r3, [r7, #20]
 800cc28:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cc2a:	e060      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc2c:	f107 0308 	add.w	r3, r7, #8
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7fe f949 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cc3a:	e058      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800cc3c:	4b7c      	ldr	r3, [pc, #496]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cc3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cc42:	f003 0302 	and.w	r3, r3, #2
 800cc46:	2b02      	cmp	r3, #2
 800cc48:	d103      	bne.n	800cc52 <HAL_RCCEx_GetPeriphCLKFreq+0x1ab2>
            {
              frequency = LSE_VALUE;
 800cc4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc4e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800cc50:	e04d      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 800cc52:	2300      	movs	r3, #0
 800cc54:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cc56:	e04a      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800cc58:	4b75      	ldr	r3, [pc, #468]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cc5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cc5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cc62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cc66:	d103      	bne.n	800cc70 <HAL_RCCEx_GetPeriphCLKFreq+0x1ad0>
            {
              frequency = LSI_VALUE;
 800cc68:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800cc6c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800cc6e:	e03e      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 800cc70:	2300      	movs	r3, #0
 800cc72:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cc74:	e03b      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cc76:	4b6e      	ldr	r3, [pc, #440]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cc78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cc7c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800cc80:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cc82:	4b6b      	ldr	r3, [pc, #428]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f003 0302 	and.w	r3, r3, #2
 800cc8a:	2b02      	cmp	r3, #2
 800cc8c:	d10c      	bne.n	800cca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
 800cc8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d109      	bne.n	800cca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800cc94:	4b66      	ldr	r3, [pc, #408]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	08db      	lsrs	r3, r3, #3
 800cc9a:	f003 0303 	and.w	r3, r3, #3
 800cc9e:	4a65      	ldr	r2, [pc, #404]	@ (800ce34 <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 800cca0:	fa22 f303 	lsr.w	r3, r2, r3
 800cca4:	637b      	str	r3, [r7, #52]	@ 0x34
 800cca6:	e01e      	b.n	800cce6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cca8:	4b61      	ldr	r3, [pc, #388]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ccb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ccb4:	d106      	bne.n	800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
 800ccb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ccbc:	d102      	bne.n	800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ccbe:	4b5e      	ldr	r3, [pc, #376]	@ (800ce38 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 800ccc0:	637b      	str	r3, [r7, #52]	@ 0x34
 800ccc2:	e010      	b.n	800cce6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ccc4:	4b5a      	ldr	r3, [pc, #360]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cccc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ccd0:	d106      	bne.n	800cce0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
 800ccd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ccd8:	d102      	bne.n	800cce0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ccda:	4b58      	ldr	r3, [pc, #352]	@ (800ce3c <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 800ccdc:	637b      	str	r3, [r7, #52]	@ 0x34
 800ccde:	e002      	b.n	800cce6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800cce0:	2300      	movs	r3, #0
 800cce2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800cce4:	e003      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
 800cce6:	e002      	b.n	800ccee <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          default :
          {
            frequency = 0U;
 800cce8:	2300      	movs	r3, #0
 800ccea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ccec:	bf00      	nop
          }
        }
        break;
 800ccee:	f000 bd6e 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800ccf2:	4b4f      	ldr	r3, [pc, #316]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800ccf4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800ccf8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ccfc:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800ccfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd00:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800cd04:	d056      	beq.n	800cdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c14>
 800cd06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd08:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800cd0c:	f200 808b 	bhi.w	800ce26 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800cd10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cd16:	d03e      	beq.n	800cd96 <HAL_RCCEx_GetPeriphCLKFreq+0x1bf6>
 800cd18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cd1e:	f200 8082 	bhi.w	800ce26 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800cd22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd24:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cd28:	d027      	beq.n	800cd7a <HAL_RCCEx_GetPeriphCLKFreq+0x1bda>
 800cd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd2c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cd30:	d879      	bhi.n	800ce26 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800cd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cd38:	d017      	beq.n	800cd6a <HAL_RCCEx_GetPeriphCLKFreq+0x1bca>
 800cd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cd40:	d871      	bhi.n	800ce26 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800cd42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d004      	beq.n	800cd52 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb2>
 800cd48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd4e:	d004      	beq.n	800cd5a <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800cd50:	e069      	b.n	800ce26 <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800cd52:	f7fb fe85 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800cd56:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800cd58:	e068      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd5a:	f107 0314 	add.w	r3, r7, #20
 800cd5e:	4618      	mov	r0, r3
 800cd60:	f7fd ff46 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800cd64:	697b      	ldr	r3, [r7, #20]
 800cd66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cd68:	e060      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cd6a:	f107 0308 	add.w	r3, r7, #8
 800cd6e:	4618      	mov	r0, r3
 800cd70:	f7fe f8aa 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cd78:	e058      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800cd7a:	4b2d      	ldr	r3, [pc, #180]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cd7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cd80:	f003 0302 	and.w	r3, r3, #2
 800cd84:	2b02      	cmp	r3, #2
 800cd86:	d103      	bne.n	800cd90 <HAL_RCCEx_GetPeriphCLKFreq+0x1bf0>
            {
              frequency = LSE_VALUE;
 800cd88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd8c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800cd8e:	e04d      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 800cd90:	2300      	movs	r3, #0
 800cd92:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cd94:	e04a      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800cd96:	4b26      	ldr	r3, [pc, #152]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cd98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cd9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cda0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cda4:	d103      	bne.n	800cdae <HAL_RCCEx_GetPeriphCLKFreq+0x1c0e>
            {
              frequency = LSI_VALUE;
 800cda6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800cdaa:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800cdac:	e03e      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cdb2:	e03b      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cdb4:	4b1e      	ldr	r3, [pc, #120]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cdb6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cdba:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800cdbe:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cdc0:	4b1b      	ldr	r3, [pc, #108]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f003 0302 	and.w	r3, r3, #2
 800cdc8:	2b02      	cmp	r3, #2
 800cdca:	d10c      	bne.n	800cde6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
 800cdcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d109      	bne.n	800cde6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800cdd2:	4b17      	ldr	r3, [pc, #92]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	08db      	lsrs	r3, r3, #3
 800cdd8:	f003 0303 	and.w	r3, r3, #3
 800cddc:	4a15      	ldr	r2, [pc, #84]	@ (800ce34 <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 800cdde:	fa22 f303 	lsr.w	r3, r2, r3
 800cde2:	637b      	str	r3, [r7, #52]	@ 0x34
 800cde4:	e01e      	b.n	800ce24 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cde6:	4b12      	ldr	r3, [pc, #72]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cdee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cdf2:	d106      	bne.n	800ce02 <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
 800cdf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdfa:	d102      	bne.n	800ce02 <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800cdfc:	4b0e      	ldr	r3, [pc, #56]	@ (800ce38 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 800cdfe:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce00:	e010      	b.n	800ce24 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ce02:	4b0b      	ldr	r3, [pc, #44]	@ (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ce0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce0e:	d106      	bne.n	800ce1e <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
 800ce10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ce16:	d102      	bne.n	800ce1e <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ce18:	4b08      	ldr	r3, [pc, #32]	@ (800ce3c <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 800ce1a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce1c:	e002      	b.n	800ce24 <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ce1e:	2300      	movs	r3, #0
 800ce20:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ce22:	e003      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
 800ce24:	e002      	b.n	800ce2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          default :
          {
            frequency = 0U;
 800ce26:	2300      	movs	r3, #0
 800ce28:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ce2a:	bf00      	nop
          }
        }
        break;
 800ce2c:	f000 bccf 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ce30:	44020c00 	.word	0x44020c00
 800ce34:	03d09000 	.word	0x03d09000
 800ce38:	003d0900 	.word	0x003d0900
 800ce3c:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800ce40:	4b9e      	ldr	r3, [pc, #632]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800ce42:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800ce46:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ce4a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800ce4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ce52:	d056      	beq.n	800cf02 <HAL_RCCEx_GetPeriphCLKFreq+0x1d62>
 800ce54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ce5a:	f200 808b 	bhi.w	800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800ce5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce64:	d03e      	beq.n	800cee4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d44>
 800ce66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce6c:	f200 8082 	bhi.w	800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800ce70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ce76:	d027      	beq.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d28>
 800ce78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ce7e:	d879      	bhi.n	800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800ce80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce86:	d017      	beq.n	800ceb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d18>
 800ce88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce8e:	d871      	bhi.n	800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800ce90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d004      	beq.n	800cea0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>
 800ce96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce9c:	d004      	beq.n	800cea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 800ce9e:	e069      	b.n	800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800cea0:	f7fb fdde 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800cea4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800cea6:	e068      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cea8:	f107 0314 	add.w	r3, r7, #20
 800ceac:	4618      	mov	r0, r3
 800ceae:	f7fd fe9f 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800ceb2:	697b      	ldr	r3, [r7, #20]
 800ceb4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ceb6:	e060      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ceb8:	f107 0308 	add.w	r3, r7, #8
 800cebc:	4618      	mov	r0, r3
 800cebe:	f7fe f803 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cec6:	e058      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800cec8:	4b7c      	ldr	r3, [pc, #496]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800ceca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cece:	f003 0302 	and.w	r3, r3, #2
 800ced2:	2b02      	cmp	r3, #2
 800ced4:	d103      	bne.n	800cede <HAL_RCCEx_GetPeriphCLKFreq+0x1d3e>
            {
              frequency = LSE_VALUE;
 800ced6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ceda:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800cedc:	e04d      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 800cede:	2300      	movs	r3, #0
 800cee0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cee2:	e04a      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800cee4:	4b75      	ldr	r3, [pc, #468]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cee6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ceea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ceee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cef2:	d103      	bne.n	800cefc <HAL_RCCEx_GetPeriphCLKFreq+0x1d5c>
            {
              frequency = LSI_VALUE;
 800cef4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800cef8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800cefa:	e03e      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 800cefc:	2300      	movs	r3, #0
 800cefe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cf00:	e03b      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cf02:	4b6e      	ldr	r3, [pc, #440]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cf04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cf08:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800cf0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cf0e:	4b6b      	ldr	r3, [pc, #428]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	f003 0302 	and.w	r3, r3, #2
 800cf16:	2b02      	cmp	r3, #2
 800cf18:	d10c      	bne.n	800cf34 <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
 800cf1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d109      	bne.n	800cf34 <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800cf20:	4b66      	ldr	r3, [pc, #408]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	08db      	lsrs	r3, r3, #3
 800cf26:	f003 0303 	and.w	r3, r3, #3
 800cf2a:	4a65      	ldr	r2, [pc, #404]	@ (800d0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 800cf2c:	fa22 f303 	lsr.w	r3, r2, r3
 800cf30:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf32:	e01e      	b.n	800cf72 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cf34:	4b61      	ldr	r3, [pc, #388]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cf3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf40:	d106      	bne.n	800cf50 <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
 800cf42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf48:	d102      	bne.n	800cf50 <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800cf4a:	4b5e      	ldr	r3, [pc, #376]	@ (800d0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 800cf4c:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf4e:	e010      	b.n	800cf72 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cf50:	4b5a      	ldr	r3, [pc, #360]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf5c:	d106      	bne.n	800cf6c <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
 800cf5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cf64:	d102      	bne.n	800cf6c <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800cf66:	4b58      	ldr	r3, [pc, #352]	@ (800d0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800cf68:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf6a:	e002      	b.n	800cf72 <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800cf70:	e003      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
 800cf72:	e002      	b.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          default :
          {
            frequency = 0U;
 800cf74:	2300      	movs	r3, #0
 800cf76:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800cf78:	bf00      	nop
          }
        }
        break;
 800cf7a:	f000 bc28 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800cf7e:	4b4f      	ldr	r3, [pc, #316]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cf80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800cf84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf88:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800cf8a:	4b4c      	ldr	r3, [pc, #304]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf96:	d106      	bne.n	800cfa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
 800cf98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d103      	bne.n	800cfa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
        {
          frequency = HSE_VALUE;
 800cf9e:	4b4a      	ldr	r3, [pc, #296]	@ (800d0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800cfa0:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800cfa2:	f000 bc14 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800cfa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cfac:	d108      	bne.n	800cfc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e20>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cfae:	f107 0320 	add.w	r3, r7, #32
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f7fd fcb0 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cfb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cfbc:	f000 bc07 	b.w	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800cfc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cfc6:	d107      	bne.n	800cfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e38>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cfc8:	f107 0314 	add.w	r3, r7, #20
 800cfcc:	4618      	mov	r0, r3
 800cfce:	f7fd fe0f 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cfd2:	69bb      	ldr	r3, [r7, #24]
 800cfd4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cfd6:	e3fa      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800cfd8:	2300      	movs	r3, #0
 800cfda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cfdc:	e3f7      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800cfde:	4b37      	ldr	r3, [pc, #220]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800cfe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cfe4:	f003 0307 	and.w	r3, r3, #7
 800cfe8:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800cfea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfec:	2b04      	cmp	r3, #4
 800cfee:	d861      	bhi.n	800d0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f14>
 800cff0:	a201      	add	r2, pc, #4	@ (adr r2, 800cff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e58>)
 800cff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cff6:	bf00      	nop
 800cff8:	0800d00d 	.word	0x0800d00d
 800cffc:	0800d01d 	.word	0x0800d01d
 800d000:	0800d02d 	.word	0x0800d02d
 800d004:	0800d03d 	.word	0x0800d03d
 800d008:	0800d043 	.word	0x0800d043
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d00c:	f107 0320 	add.w	r3, r7, #32
 800d010:	4618      	mov	r0, r3
 800d012:	f7fd fc81 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800d016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d018:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d01a:	e04e      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d01c:	f107 0314 	add.w	r3, r7, #20
 800d020:	4618      	mov	r0, r3
 800d022:	f7fd fde5 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800d026:	697b      	ldr	r3, [r7, #20]
 800d028:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d02a:	e046      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d02c:	f107 0308 	add.w	r3, r7, #8
 800d030:	4618      	mov	r0, r3
 800d032:	f7fd ff49 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800d036:	68bb      	ldr	r3, [r7, #8]
 800d038:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d03a:	e03e      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800d03c:	4b23      	ldr	r3, [pc, #140]	@ (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x1f2c>)
 800d03e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d040:	e03b      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d042:	4b1e      	ldr	r3, [pc, #120]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800d044:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d048:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800d04c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d04e:	4b1b      	ldr	r3, [pc, #108]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f003 0302 	and.w	r3, r3, #2
 800d056:	2b02      	cmp	r3, #2
 800d058:	d10c      	bne.n	800d074 <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
 800d05a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d109      	bne.n	800d074 <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d060:	4b16      	ldr	r3, [pc, #88]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	08db      	lsrs	r3, r3, #3
 800d066:	f003 0303 	and.w	r3, r3, #3
 800d06a:	4a15      	ldr	r2, [pc, #84]	@ (800d0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 800d06c:	fa22 f303 	lsr.w	r3, r2, r3
 800d070:	637b      	str	r3, [r7, #52]	@ 0x34
 800d072:	e01e      	b.n	800d0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d074:	4b11      	ldr	r3, [pc, #68]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d07c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d080:	d106      	bne.n	800d090 <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
 800d082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d084:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d088:	d102      	bne.n	800d090 <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800d08a:	4b0e      	ldr	r3, [pc, #56]	@ (800d0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 800d08c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d08e:	e010      	b.n	800d0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d090:	4b0a      	ldr	r3, [pc, #40]	@ (800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d098:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d09c:	d106      	bne.n	800d0ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
 800d09e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d0a4:	d102      	bne.n	800d0ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800d0a6:	4b08      	ldr	r3, [pc, #32]	@ (800d0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800d0a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d0aa:	e002      	b.n	800d0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800d0b0:	e003      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
 800d0b2:	e002      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          default:
          {
            frequency = 0;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d0b8:	bf00      	nop
          }
        }
        break;
 800d0ba:	e388      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800d0bc:	44020c00 	.word	0x44020c00
 800d0c0:	03d09000 	.word	0x03d09000
 800d0c4:	003d0900 	.word	0x003d0900
 800d0c8:	017d7840 	.word	0x017d7840
 800d0cc:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800d0d0:	4ba9      	ldr	r3, [pc, #676]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d0d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d0d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d0da:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800d0dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0de:	2b20      	cmp	r3, #32
 800d0e0:	f200 809a 	bhi.w	800d218 <HAL_RCCEx_GetPeriphCLKFreq+0x2078>
 800d0e4:	a201      	add	r2, pc, #4	@ (adr r2, 800d0ec <HAL_RCCEx_GetPeriphCLKFreq+0x1f4c>)
 800d0e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0ea:	bf00      	nop
 800d0ec:	0800d171 	.word	0x0800d171
 800d0f0:	0800d219 	.word	0x0800d219
 800d0f4:	0800d219 	.word	0x0800d219
 800d0f8:	0800d219 	.word	0x0800d219
 800d0fc:	0800d219 	.word	0x0800d219
 800d100:	0800d219 	.word	0x0800d219
 800d104:	0800d219 	.word	0x0800d219
 800d108:	0800d219 	.word	0x0800d219
 800d10c:	0800d181 	.word	0x0800d181
 800d110:	0800d219 	.word	0x0800d219
 800d114:	0800d219 	.word	0x0800d219
 800d118:	0800d219 	.word	0x0800d219
 800d11c:	0800d219 	.word	0x0800d219
 800d120:	0800d219 	.word	0x0800d219
 800d124:	0800d219 	.word	0x0800d219
 800d128:	0800d219 	.word	0x0800d219
 800d12c:	0800d191 	.word	0x0800d191
 800d130:	0800d219 	.word	0x0800d219
 800d134:	0800d219 	.word	0x0800d219
 800d138:	0800d219 	.word	0x0800d219
 800d13c:	0800d219 	.word	0x0800d219
 800d140:	0800d219 	.word	0x0800d219
 800d144:	0800d219 	.word	0x0800d219
 800d148:	0800d219 	.word	0x0800d219
 800d14c:	0800d1a1 	.word	0x0800d1a1
 800d150:	0800d219 	.word	0x0800d219
 800d154:	0800d219 	.word	0x0800d219
 800d158:	0800d219 	.word	0x0800d219
 800d15c:	0800d219 	.word	0x0800d219
 800d160:	0800d219 	.word	0x0800d219
 800d164:	0800d219 	.word	0x0800d219
 800d168:	0800d219 	.word	0x0800d219
 800d16c:	0800d1a7 	.word	0x0800d1a7
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d170:	f107 0320 	add.w	r3, r7, #32
 800d174:	4618      	mov	r0, r3
 800d176:	f7fd fbcf 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800d17a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d17c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d17e:	e04e      	b.n	800d21e <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d180:	f107 0314 	add.w	r3, r7, #20
 800d184:	4618      	mov	r0, r3
 800d186:	f7fd fd33 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d18e:	e046      	b.n	800d21e <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d190:	f107 0308 	add.w	r3, r7, #8
 800d194:	4618      	mov	r0, r3
 800d196:	f7fd fe97 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d19e:	e03e      	b.n	800d21e <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800d1a0:	4b76      	ldr	r3, [pc, #472]	@ (800d37c <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 800d1a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d1a4:	e03b      	b.n	800d21e <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d1a6:	4b74      	ldr	r3, [pc, #464]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d1a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d1ac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800d1b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d1b2:	4b71      	ldr	r3, [pc, #452]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	f003 0302 	and.w	r3, r3, #2
 800d1ba:	2b02      	cmp	r3, #2
 800d1bc:	d10c      	bne.n	800d1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
 800d1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d109      	bne.n	800d1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d1c4:	4b6c      	ldr	r3, [pc, #432]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	08db      	lsrs	r3, r3, #3
 800d1ca:	f003 0303 	and.w	r3, r3, #3
 800d1ce:	4a6c      	ldr	r2, [pc, #432]	@ (800d380 <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 800d1d0:	fa22 f303 	lsr.w	r3, r2, r3
 800d1d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d1d6:	e01e      	b.n	800d216 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d1d8:	4b67      	ldr	r3, [pc, #412]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d1e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d1e4:	d106      	bne.n	800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
 800d1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1ec:	d102      	bne.n	800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800d1ee:	4b65      	ldr	r3, [pc, #404]	@ (800d384 <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 800d1f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d1f2:	e010      	b.n	800d216 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d1f4:	4b60      	ldr	r3, [pc, #384]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d200:	d106      	bne.n	800d210 <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
 800d202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d204:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d208:	d102      	bne.n	800d210 <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800d20a:	4b5f      	ldr	r3, [pc, #380]	@ (800d388 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 800d20c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d20e:	e002      	b.n	800d216 <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800d210:	2300      	movs	r3, #0
 800d212:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800d214:	e003      	b.n	800d21e <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
 800d216:	e002      	b.n	800d21e <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          default:
          {
            frequency = 0;
 800d218:	2300      	movs	r3, #0
 800d21a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d21c:	bf00      	nop
          }
        }
        break;
 800d21e:	e2d6      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800d220:	4b55      	ldr	r3, [pc, #340]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d226:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800d22a:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800d22c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d22e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d232:	d031      	beq.n	800d298 <HAL_RCCEx_GetPeriphCLKFreq+0x20f8>
 800d234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d236:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d23a:	d866      	bhi.n	800d30a <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800d23c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d23e:	2bc0      	cmp	r3, #192	@ 0xc0
 800d240:	d027      	beq.n	800d292 <HAL_RCCEx_GetPeriphCLKFreq+0x20f2>
 800d242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d244:	2bc0      	cmp	r3, #192	@ 0xc0
 800d246:	d860      	bhi.n	800d30a <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800d248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d24a:	2b80      	cmp	r3, #128	@ 0x80
 800d24c:	d019      	beq.n	800d282 <HAL_RCCEx_GetPeriphCLKFreq+0x20e2>
 800d24e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d250:	2b80      	cmp	r3, #128	@ 0x80
 800d252:	d85a      	bhi.n	800d30a <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800d254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d256:	2b00      	cmp	r3, #0
 800d258:	d003      	beq.n	800d262 <HAL_RCCEx_GetPeriphCLKFreq+0x20c2>
 800d25a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d25c:	2b40      	cmp	r3, #64	@ 0x40
 800d25e:	d008      	beq.n	800d272 <HAL_RCCEx_GetPeriphCLKFreq+0x20d2>
 800d260:	e053      	b.n	800d30a <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d262:	f107 0320 	add.w	r3, r7, #32
 800d266:	4618      	mov	r0, r3
 800d268:	f7fd fb56 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800d26c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d26e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d270:	e04e      	b.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d272:	f107 0314 	add.w	r3, r7, #20
 800d276:	4618      	mov	r0, r3
 800d278:	f7fd fcba 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800d27c:	697b      	ldr	r3, [r7, #20]
 800d27e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d280:	e046      	b.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d282:	f107 0308 	add.w	r3, r7, #8
 800d286:	4618      	mov	r0, r3
 800d288:	f7fd fe1e 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d290:	e03e      	b.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800d292:	4b3a      	ldr	r3, [pc, #232]	@ (800d37c <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 800d294:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d296:	e03b      	b.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d298:	4b37      	ldr	r3, [pc, #220]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d29a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d29e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800d2a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d2a4:	4b34      	ldr	r3, [pc, #208]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f003 0302 	and.w	r3, r3, #2
 800d2ac:	2b02      	cmp	r3, #2
 800d2ae:	d10c      	bne.n	800d2ca <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800d2b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d109      	bne.n	800d2ca <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d2b6:	4b30      	ldr	r3, [pc, #192]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	08db      	lsrs	r3, r3, #3
 800d2bc:	f003 0303 	and.w	r3, r3, #3
 800d2c0:	4a2f      	ldr	r2, [pc, #188]	@ (800d380 <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 800d2c2:	fa22 f303 	lsr.w	r3, r2, r3
 800d2c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d2c8:	e01e      	b.n	800d308 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d2ca:	4b2b      	ldr	r3, [pc, #172]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d2d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d2d6:	d106      	bne.n	800d2e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
 800d2d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2de:	d102      	bne.n	800d2e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800d2e0:	4b28      	ldr	r3, [pc, #160]	@ (800d384 <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 800d2e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d2e4:	e010      	b.n	800d308 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d2e6:	4b24      	ldr	r3, [pc, #144]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d2ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d2f2:	d106      	bne.n	800d302 <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
 800d2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d2fa:	d102      	bne.n	800d302 <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800d2fc:	4b22      	ldr	r3, [pc, #136]	@ (800d388 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 800d2fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800d300:	e002      	b.n	800d308 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800d302:	2300      	movs	r3, #0
 800d304:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800d306:	e003      	b.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
 800d308:	e002      	b.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          default:
          {
            frequency = 0;
 800d30a:	2300      	movs	r3, #0
 800d30c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d30e:	bf00      	nop
          }
        }
        break;
 800d310:	e25d      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800d312:	4b19      	ldr	r3, [pc, #100]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d318:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800d31c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800d31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d320:	2b00      	cmp	r3, #0
 800d322:	d103      	bne.n	800d32c <HAL_RCCEx_GetPeriphCLKFreq+0x218c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800d324:	f7fb fb86 	bl	8008a34 <HAL_RCC_GetPCLK2Freq>
 800d328:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800d32a:	e250      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800d32c:	4b12      	ldr	r3, [pc, #72]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d338:	d10b      	bne.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
 800d33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d33c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d340:	d107      	bne.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d342:	f107 0314 	add.w	r3, r7, #20
 800d346:	4618      	mov	r0, r3
 800d348:	f7fd fc52 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d34c:	69bb      	ldr	r3, [r7, #24]
 800d34e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d350:	e04f      	b.n	800d3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800d352:	4b09      	ldr	r3, [pc, #36]	@ (800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d35a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d35e:	d115      	bne.n	800d38c <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
 800d360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d366:	d111      	bne.n	800d38c <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d368:	f107 0308 	add.w	r3, r7, #8
 800d36c:	4618      	mov	r0, r3
 800d36e:	f7fd fdab 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	637b      	str	r3, [r7, #52]	@ 0x34
 800d376:	e03c      	b.n	800d3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
 800d378:	44020c00 	.word	0x44020c00
 800d37c:	00bb8000 	.word	0x00bb8000
 800d380:	03d09000 	.word	0x03d09000
 800d384:	003d0900 	.word	0x003d0900
 800d388:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800d38c:	4b94      	ldr	r3, [pc, #592]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	f003 0302 	and.w	r3, r3, #2
 800d394:	2b02      	cmp	r3, #2
 800d396:	d10d      	bne.n	800d3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
 800d398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d39a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800d39e:	d109      	bne.n	800d3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d3a0:	4b8f      	ldr	r3, [pc, #572]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	08db      	lsrs	r3, r3, #3
 800d3a6:	f003 0303 	and.w	r3, r3, #3
 800d3aa:	4a8e      	ldr	r2, [pc, #568]	@ (800d5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800d3ac:	fa22 f303 	lsr.w	r3, r2, r3
 800d3b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3b2:	e01e      	b.n	800d3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800d3b4:	4b8a      	ldr	r3, [pc, #552]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d3bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d3c0:	d106      	bne.n	800d3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
 800d3c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d3c8:	d102      	bne.n	800d3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
          frequency = CSI_VALUE;
 800d3ca:	4b87      	ldr	r3, [pc, #540]	@ (800d5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800d3cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3ce:	e010      	b.n	800d3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800d3d0:	4b83      	ldr	r3, [pc, #524]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d3d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d3dc:	d106      	bne.n	800d3ec <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
 800d3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800d3e4:	d102      	bne.n	800d3ec <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
          frequency = HSE_VALUE;
 800d3e6:	4b81      	ldr	r3, [pc, #516]	@ (800d5ec <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800d3e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3ea:	e002      	b.n	800d3f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
          frequency = 0U;
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d3f0:	e1ed      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800d3f2:	e1ec      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800d3f4:	4b7a      	ldr	r3, [pc, #488]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d3f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d3fa:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d3fe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800d400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d402:	2b00      	cmp	r3, #0
 800d404:	d103      	bne.n	800d40e <HAL_RCCEx_GetPeriphCLKFreq+0x226e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800d406:	f7fb fb2b 	bl	8008a60 <HAL_RCC_GetPCLK3Freq>
 800d40a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800d40c:	e1df      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800d40e:	4b74      	ldr	r3, [pc, #464]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d416:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d41a:	d10b      	bne.n	800d434 <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
 800d41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d41e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d422:	d107      	bne.n	800d434 <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d424:	f107 0314 	add.w	r3, r7, #20
 800d428:	4618      	mov	r0, r3
 800d42a:	f7fd fbe1 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d42e:	69bb      	ldr	r3, [r7, #24]
 800d430:	637b      	str	r3, [r7, #52]	@ 0x34
 800d432:	e045      	b.n	800d4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800d434:	4b6a      	ldr	r3, [pc, #424]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d43c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d440:	d10b      	bne.n	800d45a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800d442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d444:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d448:	d107      	bne.n	800d45a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d44a:	f107 0308 	add.w	r3, r7, #8
 800d44e:	4618      	mov	r0, r3
 800d450:	f7fd fd3a 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	637b      	str	r3, [r7, #52]	@ 0x34
 800d458:	e032      	b.n	800d4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800d45a:	4b61      	ldr	r3, [pc, #388]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	f003 0302 	and.w	r3, r3, #2
 800d462:	2b02      	cmp	r3, #2
 800d464:	d10d      	bne.n	800d482 <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
 800d466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d468:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d46c:	d109      	bne.n	800d482 <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d46e:	4b5c      	ldr	r3, [pc, #368]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	08db      	lsrs	r3, r3, #3
 800d474:	f003 0303 	and.w	r3, r3, #3
 800d478:	4a5a      	ldr	r2, [pc, #360]	@ (800d5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800d47a:	fa22 f303 	lsr.w	r3, r2, r3
 800d47e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d480:	e01e      	b.n	800d4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800d482:	4b57      	ldr	r3, [pc, #348]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d48a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d48e:	d106      	bne.n	800d49e <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
 800d490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d492:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d496:	d102      	bne.n	800d49e <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
          frequency = CSI_VALUE;
 800d498:	4b53      	ldr	r3, [pc, #332]	@ (800d5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800d49a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d49c:	e010      	b.n	800d4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800d49e:	4b50      	ldr	r3, [pc, #320]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d4a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d4aa:	d106      	bne.n	800d4ba <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
 800d4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800d4b2:	d102      	bne.n	800d4ba <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
          frequency = HSE_VALUE;
 800d4b4:	4b4d      	ldr	r3, [pc, #308]	@ (800d5ec <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800d4b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4b8:	e002      	b.n	800d4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
          frequency = 0U;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d4be:	e186      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800d4c0:	e185      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d4c2:	4b47      	ldr	r3, [pc, #284]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d4c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800d4c8:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800d4cc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800d4ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d103      	bne.n	800d4dc <HAL_RCCEx_GetPeriphCLKFreq+0x233c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800d4d4:	f7fb faae 	bl	8008a34 <HAL_RCC_GetPCLK2Freq>
 800d4d8:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800d4da:	e178      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800d4dc:	4b40      	ldr	r3, [pc, #256]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d4e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d4e8:	d10b      	bne.n	800d502 <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
 800d4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d4f0:	d107      	bne.n	800d502 <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d4f2:	f107 0314 	add.w	r3, r7, #20
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f7fd fb7a 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d4fc:	69bb      	ldr	r3, [r7, #24]
 800d4fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800d500:	e045      	b.n	800d58e <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800d502:	4b37      	ldr	r3, [pc, #220]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d50a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d50e:	d10b      	bne.n	800d528 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
 800d510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d512:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d516:	d107      	bne.n	800d528 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d518:	f107 0308 	add.w	r3, r7, #8
 800d51c:	4618      	mov	r0, r3
 800d51e:	f7fd fcd3 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	637b      	str	r3, [r7, #52]	@ 0x34
 800d526:	e032      	b.n	800d58e <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800d528:	4b2d      	ldr	r3, [pc, #180]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f003 0302 	and.w	r3, r3, #2
 800d530:	2b02      	cmp	r3, #2
 800d532:	d10d      	bne.n	800d550 <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
 800d534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d536:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800d53a:	d109      	bne.n	800d550 <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d53c:	4b28      	ldr	r3, [pc, #160]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	08db      	lsrs	r3, r3, #3
 800d542:	f003 0303 	and.w	r3, r3, #3
 800d546:	4a27      	ldr	r2, [pc, #156]	@ (800d5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800d548:	fa22 f303 	lsr.w	r3, r2, r3
 800d54c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d54e:	e01e      	b.n	800d58e <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800d550:	4b23      	ldr	r3, [pc, #140]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d55c:	d106      	bne.n	800d56c <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
 800d55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d560:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d564:	d102      	bne.n	800d56c <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
          frequency = CSI_VALUE;
 800d566:	4b20      	ldr	r3, [pc, #128]	@ (800d5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800d568:	637b      	str	r3, [r7, #52]	@ 0x34
 800d56a:	e010      	b.n	800d58e <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800d56c:	4b1c      	ldr	r3, [pc, #112]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d578:	d106      	bne.n	800d588 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
 800d57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800d580:	d102      	bne.n	800d588 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
          frequency = HSE_VALUE;
 800d582:	4b1a      	ldr	r3, [pc, #104]	@ (800d5ec <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800d584:	637b      	str	r3, [r7, #52]	@ 0x34
 800d586:	e002      	b.n	800d58e <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
          frequency = 0U;
 800d588:	2300      	movs	r3, #0
 800d58a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d58c:	e11f      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800d58e:	e11e      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800d590:	4b13      	ldr	r3, [pc, #76]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800d592:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d596:	f003 0303 	and.w	r3, r3, #3
 800d59a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800d59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d59e:	2b03      	cmp	r3, #3
 800d5a0:	d85f      	bhi.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0x24c2>
 800d5a2:	a201      	add	r2, pc, #4	@ (adr r2, 800d5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2408>)
 800d5a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5a8:	0800d5b9 	.word	0x0800d5b9
 800d5ac:	0800d5c1 	.word	0x0800d5c1
 800d5b0:	0800d5d1 	.word	0x0800d5d1
 800d5b4:	0800d5f1 	.word	0x0800d5f1
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800d5b8:	f7fb fa0a 	bl	80089d0 <HAL_RCC_GetHCLKFreq>
 800d5bc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800d5be:	e053      	b.n	800d668 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d5c0:	f107 0320 	add.w	r3, r7, #32
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f7fd f9a7 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800d5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d5ce:	e04b      	b.n	800d668 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d5d0:	f107 0314 	add.w	r3, r7, #20
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	f7fd fb0b 	bl	800abf0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800d5da:	69fb      	ldr	r3, [r7, #28]
 800d5dc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d5de:	e043      	b.n	800d668 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 800d5e0:	44020c00 	.word	0x44020c00
 800d5e4:	03d09000 	.word	0x03d09000
 800d5e8:	003d0900 	.word	0x003d0900
 800d5ec:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d5f0:	4b79      	ldr	r3, [pc, #484]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d5f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d5f6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800d5fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d5fc:	4b76      	ldr	r3, [pc, #472]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	f003 0302 	and.w	r3, r3, #2
 800d604:	2b02      	cmp	r3, #2
 800d606:	d10c      	bne.n	800d622 <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
 800d608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d109      	bne.n	800d622 <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d60e:	4b72      	ldr	r3, [pc, #456]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	08db      	lsrs	r3, r3, #3
 800d614:	f003 0303 	and.w	r3, r3, #3
 800d618:	4a70      	ldr	r2, [pc, #448]	@ (800d7dc <HAL_RCCEx_GetPeriphCLKFreq+0x263c>)
 800d61a:	fa22 f303 	lsr.w	r3, r2, r3
 800d61e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d620:	e01e      	b.n	800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d622:	4b6d      	ldr	r3, [pc, #436]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d62a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d62e:	d106      	bne.n	800d63e <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
 800d630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d636:	d102      	bne.n	800d63e <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800d638:	4b69      	ldr	r3, [pc, #420]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2640>)
 800d63a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d63c:	e010      	b.n	800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d63e:	4b66      	ldr	r3, [pc, #408]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d646:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d64a:	d106      	bne.n	800d65a <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
 800d64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d64e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d652:	d102      	bne.n	800d65a <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800d654:	4b63      	ldr	r3, [pc, #396]	@ (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2644>)
 800d656:	637b      	str	r3, [r7, #52]	@ 0x34
 800d658:	e002      	b.n	800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800d65a:	2300      	movs	r3, #0
 800d65c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800d65e:	e003      	b.n	800d668 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 800d660:	e002      	b.n	800d668 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          default:
          {
            frequency = 0U;
 800d662:	2300      	movs	r3, #0
 800d664:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d666:	bf00      	nop
          }
        }
        break;
 800d668:	e0b1      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800d66a:	4b5b      	ldr	r3, [pc, #364]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d66c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d670:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d674:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800d676:	4b58      	ldr	r3, [pc, #352]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d678:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d67c:	f003 0302 	and.w	r3, r3, #2
 800d680:	2b02      	cmp	r3, #2
 800d682:	d106      	bne.n	800d692 <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
 800d684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d686:	2b00      	cmp	r3, #0
 800d688:	d103      	bne.n	800d692 <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
        {
          frequency = LSE_VALUE;
 800d68a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d68e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d690:	e01f      	b.n	800d6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800d692:	4b51      	ldr	r3, [pc, #324]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d694:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d698:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d69c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d6a0:	d106      	bne.n	800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
 800d6a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6a4:	2b40      	cmp	r3, #64	@ 0x40
 800d6a6:	d103      	bne.n	800d6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
        {
          frequency = LSI_VALUE;
 800d6a8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800d6ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6ae:	e010      	b.n	800d6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800d6b0:	4b49      	ldr	r3, [pc, #292]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d6b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d6bc:	d106      	bne.n	800d6cc <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
 800d6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c0:	2b80      	cmp	r3, #128	@ 0x80
 800d6c2:	d103      	bne.n	800d6cc <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
        {
          frequency = CSI_VALUE / 122U;
 800d6c4:	f248 0312 	movw	r3, #32786	@ 0x8012
 800d6c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6ca:	e002      	b.n	800d6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800d6d0:	e07d      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800d6d2:	e07c      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800d6d4:	4b40      	ldr	r3, [pc, #256]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d6d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d6da:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d6de:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800d6e0:	4b3d      	ldr	r3, [pc, #244]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d6e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d6ec:	d105      	bne.n	800d6fa <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800d6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d102      	bne.n	800d6fa <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = HSI48_VALUE;
 800d6f4:	4b3c      	ldr	r3, [pc, #240]	@ (800d7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 800d6f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6f8:	e031      	b.n	800d75e <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800d6fa:	4b37      	ldr	r3, [pc, #220]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d702:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d706:	d10a      	bne.n	800d71e <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
 800d708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d70a:	2b10      	cmp	r3, #16
 800d70c:	d107      	bne.n	800d71e <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d70e:	f107 0320 	add.w	r3, r7, #32
 800d712:	4618      	mov	r0, r3
 800d714:	f7fd f900 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d71a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d71c:	e01f      	b.n	800d75e <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800d71e:	4b2e      	ldr	r3, [pc, #184]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d724:	f003 0302 	and.w	r3, r3, #2
 800d728:	2b02      	cmp	r3, #2
 800d72a:	d106      	bne.n	800d73a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
 800d72c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d72e:	2b20      	cmp	r3, #32
 800d730:	d103      	bne.n	800d73a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        {
          frequency = LSE_VALUE;
 800d732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d736:	637b      	str	r3, [r7, #52]	@ 0x34
 800d738:	e011      	b.n	800d75e <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800d73a:	4b27      	ldr	r3, [pc, #156]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d73c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d744:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d748:	d106      	bne.n	800d758 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
 800d74a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d74c:	2b30      	cmp	r3, #48	@ 0x30
 800d74e:	d103      	bne.n	800d758 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
        {
          frequency = LSI_VALUE;
 800d750:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800d754:	637b      	str	r3, [r7, #52]	@ 0x34
 800d756:	e002      	b.n	800d75e <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800d758:	2300      	movs	r3, #0
 800d75a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800d75c:	e037      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800d75e:	e036      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800d760:	4b1d      	ldr	r3, [pc, #116]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d762:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d766:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d76a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800d76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d76e:	2b10      	cmp	r3, #16
 800d770:	d107      	bne.n	800d782 <HAL_RCCEx_GetPeriphCLKFreq+0x25e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d772:	f107 0320 	add.w	r3, r7, #32
 800d776:	4618      	mov	r0, r3
 800d778:	f7fd f8ce 	bl	800a918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d77c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d77e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800d780:	e025      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800d782:	4b15      	ldr	r3, [pc, #84]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d78a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d78e:	d10a      	bne.n	800d7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
 800d790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d792:	2b20      	cmp	r3, #32
 800d794:	d107      	bne.n	800d7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d796:	f107 0308 	add.w	r3, r7, #8
 800d79a:	4618      	mov	r0, r3
 800d79c:	f7fd fb94 	bl	800aec8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7a4:	e00f      	b.n	800d7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800d7a6:	4b0c      	ldr	r3, [pc, #48]	@ (800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d7ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d7b2:	d105      	bne.n	800d7c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800d7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7b6:	2b30      	cmp	r3, #48	@ 0x30
 800d7b8:	d102      	bne.n	800d7c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = HSI48_VALUE;
 800d7ba:	4b0b      	ldr	r3, [pc, #44]	@ (800d7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 800d7bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7be:	e002      	b.n	800d7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800d7c4:	e003      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800d7c6:	e002      	b.n	800d7ce <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      default:
        frequency = 0U;
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d7cc:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800d7ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	373c      	adds	r7, #60	@ 0x3c
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd90      	pop	{r4, r7, pc}
 800d7d8:	44020c00 	.word	0x44020c00
 800d7dc:	03d09000 	.word	0x03d09000
 800d7e0:	003d0900 	.word	0x003d0900
 800d7e4:	017d7840 	.word	0x017d7840
 800d7e8:	02dc6c00 	.word	0x02dc6c00

0800d7ec <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800d7f4:	4b48      	ldr	r3, [pc, #288]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	4a47      	ldr	r2, [pc, #284]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d7fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d7fe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d800:	f7f7 fec0 	bl	8005584 <HAL_GetTick>
 800d804:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d806:	e008      	b.n	800d81a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d808:	f7f7 febc 	bl	8005584 <HAL_GetTick>
 800d80c:	4602      	mov	r2, r0
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	1ad3      	subs	r3, r2, r3
 800d812:	2b02      	cmp	r3, #2
 800d814:	d901      	bls.n	800d81a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800d816:	2303      	movs	r3, #3
 800d818:	e07a      	b.n	800d910 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d81a:	4b3f      	ldr	r3, [pc, #252]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d822:	2b00      	cmp	r3, #0
 800d824:	d1f0      	bne.n	800d808 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800d826:	4b3c      	ldr	r3, [pc, #240]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d82a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d82e:	f023 0303 	bic.w	r3, r3, #3
 800d832:	687a      	ldr	r2, [r7, #4]
 800d834:	6811      	ldr	r1, [r2, #0]
 800d836:	687a      	ldr	r2, [r7, #4]
 800d838:	6852      	ldr	r2, [r2, #4]
 800d83a:	0212      	lsls	r2, r2, #8
 800d83c:	430a      	orrs	r2, r1
 800d83e:	4936      	ldr	r1, [pc, #216]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d840:	4313      	orrs	r3, r2
 800d842:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	689b      	ldr	r3, [r3, #8]
 800d848:	3b01      	subs	r3, #1
 800d84a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	68db      	ldr	r3, [r3, #12]
 800d852:	3b01      	subs	r3, #1
 800d854:	025b      	lsls	r3, r3, #9
 800d856:	b29b      	uxth	r3, r3
 800d858:	431a      	orrs	r2, r3
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	691b      	ldr	r3, [r3, #16]
 800d85e:	3b01      	subs	r3, #1
 800d860:	041b      	lsls	r3, r3, #16
 800d862:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d866:	431a      	orrs	r2, r3
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	695b      	ldr	r3, [r3, #20]
 800d86c:	3b01      	subs	r3, #1
 800d86e:	061b      	lsls	r3, r3, #24
 800d870:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d874:	4928      	ldr	r1, [pc, #160]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d876:	4313      	orrs	r3, r2
 800d878:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800d87a:	4b27      	ldr	r3, [pc, #156]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d87c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d87e:	f023 020c 	bic.w	r2, r3, #12
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	699b      	ldr	r3, [r3, #24]
 800d886:	4924      	ldr	r1, [pc, #144]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d888:	4313      	orrs	r3, r2
 800d88a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800d88c:	4b22      	ldr	r3, [pc, #136]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d890:	f023 0220 	bic.w	r2, r3, #32
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	69db      	ldr	r3, [r3, #28]
 800d898:	491f      	ldr	r1, [pc, #124]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d89a:	4313      	orrs	r3, r2
 800d89c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800d89e:	4b1e      	ldr	r3, [pc, #120]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8a6:	491c      	ldr	r1, [pc, #112]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8a8:	4313      	orrs	r3, r2
 800d8aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800d8ac:	4b1a      	ldr	r3, [pc, #104]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8b0:	4a19      	ldr	r2, [pc, #100]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8b2:	f023 0310 	bic.w	r3, r3, #16
 800d8b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800d8b8:	4b17      	ldr	r3, [pc, #92]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d8c0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800d8c4:	687a      	ldr	r2, [r7, #4]
 800d8c6:	6a12      	ldr	r2, [r2, #32]
 800d8c8:	00d2      	lsls	r2, r2, #3
 800d8ca:	4913      	ldr	r1, [pc, #76]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8cc:	4313      	orrs	r3, r2
 800d8ce:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800d8d0:	4b11      	ldr	r3, [pc, #68]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8d4:	4a10      	ldr	r2, [pc, #64]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8d6:	f043 0310 	orr.w	r3, r3, #16
 800d8da:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800d8dc:	4b0e      	ldr	r3, [pc, #56]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	4a0d      	ldr	r2, [pc, #52]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d8e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d8e6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d8e8:	f7f7 fe4c 	bl	8005584 <HAL_GetTick>
 800d8ec:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d8ee:	e008      	b.n	800d902 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d8f0:	f7f7 fe48 	bl	8005584 <HAL_GetTick>
 800d8f4:	4602      	mov	r2, r0
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	1ad3      	subs	r3, r2, r3
 800d8fa:	2b02      	cmp	r3, #2
 800d8fc:	d901      	bls.n	800d902 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800d8fe:	2303      	movs	r3, #3
 800d900:	e006      	b.n	800d910 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d902:	4b05      	ldr	r3, [pc, #20]	@ (800d918 <RCCEx_PLL2_Config+0x12c>)
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d0f0      	beq.n	800d8f0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800d90e:	2300      	movs	r3, #0

}
 800d910:	4618      	mov	r0, r3
 800d912:	3710      	adds	r7, #16
 800d914:	46bd      	mov	sp, r7
 800d916:	bd80      	pop	{r7, pc}
 800d918:	44020c00 	.word	0x44020c00

0800d91c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b084      	sub	sp, #16
 800d920:	af00      	add	r7, sp, #0
 800d922:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800d924:	4b48      	ldr	r3, [pc, #288]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4a47      	ldr	r2, [pc, #284]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d92a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d92e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d930:	f7f7 fe28 	bl	8005584 <HAL_GetTick>
 800d934:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d936:	e008      	b.n	800d94a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d938:	f7f7 fe24 	bl	8005584 <HAL_GetTick>
 800d93c:	4602      	mov	r2, r0
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	1ad3      	subs	r3, r2, r3
 800d942:	2b02      	cmp	r3, #2
 800d944:	d901      	bls.n	800d94a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800d946:	2303      	movs	r3, #3
 800d948:	e07a      	b.n	800da40 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d94a:	4b3f      	ldr	r3, [pc, #252]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d952:	2b00      	cmp	r3, #0
 800d954:	d1f0      	bne.n	800d938 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800d956:	4b3c      	ldr	r3, [pc, #240]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d95a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d95e:	f023 0303 	bic.w	r3, r3, #3
 800d962:	687a      	ldr	r2, [r7, #4]
 800d964:	6811      	ldr	r1, [r2, #0]
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	6852      	ldr	r2, [r2, #4]
 800d96a:	0212      	lsls	r2, r2, #8
 800d96c:	430a      	orrs	r2, r1
 800d96e:	4936      	ldr	r1, [pc, #216]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d970:	4313      	orrs	r3, r2
 800d972:	630b      	str	r3, [r1, #48]	@ 0x30
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	689b      	ldr	r3, [r3, #8]
 800d978:	3b01      	subs	r3, #1
 800d97a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	68db      	ldr	r3, [r3, #12]
 800d982:	3b01      	subs	r3, #1
 800d984:	025b      	lsls	r3, r3, #9
 800d986:	b29b      	uxth	r3, r3
 800d988:	431a      	orrs	r2, r3
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	691b      	ldr	r3, [r3, #16]
 800d98e:	3b01      	subs	r3, #1
 800d990:	041b      	lsls	r3, r3, #16
 800d992:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d996:	431a      	orrs	r2, r3
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	695b      	ldr	r3, [r3, #20]
 800d99c:	3b01      	subs	r3, #1
 800d99e:	061b      	lsls	r3, r3, #24
 800d9a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d9a4:	4928      	ldr	r1, [pc, #160]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9a6:	4313      	orrs	r3, r2
 800d9a8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d9aa:	4b27      	ldr	r3, [pc, #156]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9ae:	f023 020c 	bic.w	r2, r3, #12
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	699b      	ldr	r3, [r3, #24]
 800d9b6:	4924      	ldr	r1, [pc, #144]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9b8:	4313      	orrs	r3, r2
 800d9ba:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800d9bc:	4b22      	ldr	r3, [pc, #136]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9c0:	f023 0220 	bic.w	r2, r3, #32
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	69db      	ldr	r3, [r3, #28]
 800d9c8:	491f      	ldr	r1, [pc, #124]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9ca:	4313      	orrs	r3, r2
 800d9cc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800d9ce:	4b1e      	ldr	r3, [pc, #120]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9d6:	491c      	ldr	r1, [pc, #112]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9d8:	4313      	orrs	r3, r2
 800d9da:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800d9dc:	4b1a      	ldr	r3, [pc, #104]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9e0:	4a19      	ldr	r2, [pc, #100]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9e2:	f023 0310 	bic.w	r3, r3, #16
 800d9e6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800d9e8:	4b17      	ldr	r3, [pc, #92]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d9f0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800d9f4:	687a      	ldr	r2, [r7, #4]
 800d9f6:	6a12      	ldr	r2, [r2, #32]
 800d9f8:	00d2      	lsls	r2, r2, #3
 800d9fa:	4913      	ldr	r1, [pc, #76]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800d9fc:	4313      	orrs	r3, r2
 800d9fe:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800da00:	4b11      	ldr	r3, [pc, #68]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800da02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da04:	4a10      	ldr	r2, [pc, #64]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800da06:	f043 0310 	orr.w	r3, r3, #16
 800da0a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800da0c:	4b0e      	ldr	r3, [pc, #56]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	4a0d      	ldr	r2, [pc, #52]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800da12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da16:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800da18:	f7f7 fdb4 	bl	8005584 <HAL_GetTick>
 800da1c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800da1e:	e008      	b.n	800da32 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800da20:	f7f7 fdb0 	bl	8005584 <HAL_GetTick>
 800da24:	4602      	mov	r2, r0
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	1ad3      	subs	r3, r2, r3
 800da2a:	2b02      	cmp	r3, #2
 800da2c:	d901      	bls.n	800da32 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800da2e:	2303      	movs	r3, #3
 800da30:	e006      	b.n	800da40 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800da32:	4b05      	ldr	r3, [pc, #20]	@ (800da48 <RCCEx_PLL3_Config+0x12c>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d0f0      	beq.n	800da20 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800da3e:	2300      	movs	r3, #0
}
 800da40:	4618      	mov	r0, r3
 800da42:	3710      	adds	r7, #16
 800da44:	46bd      	mov	sp, r7
 800da46:	bd80      	pop	{r7, pc}
 800da48:	44020c00 	.word	0x44020c00

0800da4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b082      	sub	sp, #8
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d101      	bne.n	800da5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800da5a:	2301      	movs	r3, #1
 800da5c:	e049      	b.n	800daf2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da64:	b2db      	uxtb	r3, r3
 800da66:	2b00      	cmp	r3, #0
 800da68:	d106      	bne.n	800da78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	2200      	movs	r2, #0
 800da6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f7f7 f87a 	bl	8004b6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2202      	movs	r2, #2
 800da7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681a      	ldr	r2, [r3, #0]
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	3304      	adds	r3, #4
 800da88:	4619      	mov	r1, r3
 800da8a:	4610      	mov	r0, r2
 800da8c:	f001 f9b4 	bl	800edf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2201      	movs	r2, #1
 800da94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2201      	movs	r2, #1
 800da9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2201      	movs	r2, #1
 800daa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2201      	movs	r2, #1
 800daac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2201      	movs	r2, #1
 800dab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2201      	movs	r2, #1
 800dabc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2201      	movs	r2, #1
 800dac4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2201      	movs	r2, #1
 800dacc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	2201      	movs	r2, #1
 800dad4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	2201      	movs	r2, #1
 800dadc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2201      	movs	r2, #1
 800dae4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2201      	movs	r2, #1
 800daec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800daf0:	2300      	movs	r3, #0
}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3708      	adds	r7, #8
 800daf6:	46bd      	mov	sp, r7
 800daf8:	bd80      	pop	{r7, pc}
	...

0800dafc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800dafc:	b480      	push	{r7}
 800dafe:	b085      	sub	sp, #20
 800db00:	af00      	add	r7, sp, #0
 800db02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800db0a:	b2db      	uxtb	r3, r3
 800db0c:	2b01      	cmp	r3, #1
 800db0e:	d001      	beq.n	800db14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800db10:	2301      	movs	r3, #1
 800db12:	e07c      	b.n	800dc0e <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2202      	movs	r2, #2
 800db18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	68da      	ldr	r2, [r3, #12]
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	f042 0201 	orr.w	r2, r2, #1
 800db2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	4a3a      	ldr	r2, [pc, #232]	@ (800dc1c <HAL_TIM_Base_Start_IT+0x120>)
 800db32:	4293      	cmp	r3, r2
 800db34:	d04a      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	4a39      	ldr	r2, [pc, #228]	@ (800dc20 <HAL_TIM_Base_Start_IT+0x124>)
 800db3c:	4293      	cmp	r3, r2
 800db3e:	d045      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db48:	d040      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800db52:	d03b      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	4a32      	ldr	r2, [pc, #200]	@ (800dc24 <HAL_TIM_Base_Start_IT+0x128>)
 800db5a:	4293      	cmp	r3, r2
 800db5c:	d036      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	4a31      	ldr	r2, [pc, #196]	@ (800dc28 <HAL_TIM_Base_Start_IT+0x12c>)
 800db64:	4293      	cmp	r3, r2
 800db66:	d031      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	4a2f      	ldr	r2, [pc, #188]	@ (800dc2c <HAL_TIM_Base_Start_IT+0x130>)
 800db6e:	4293      	cmp	r3, r2
 800db70:	d02c      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	4a2e      	ldr	r2, [pc, #184]	@ (800dc30 <HAL_TIM_Base_Start_IT+0x134>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	d027      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	4a2c      	ldr	r2, [pc, #176]	@ (800dc34 <HAL_TIM_Base_Start_IT+0x138>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d022      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	4a2b      	ldr	r2, [pc, #172]	@ (800dc38 <HAL_TIM_Base_Start_IT+0x13c>)
 800db8c:	4293      	cmp	r3, r2
 800db8e:	d01d      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	4a29      	ldr	r2, [pc, #164]	@ (800dc3c <HAL_TIM_Base_Start_IT+0x140>)
 800db96:	4293      	cmp	r3, r2
 800db98:	d018      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	4a28      	ldr	r2, [pc, #160]	@ (800dc40 <HAL_TIM_Base_Start_IT+0x144>)
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d013      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4a26      	ldr	r2, [pc, #152]	@ (800dc44 <HAL_TIM_Base_Start_IT+0x148>)
 800dbaa:	4293      	cmp	r3, r2
 800dbac:	d00e      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	4a25      	ldr	r2, [pc, #148]	@ (800dc48 <HAL_TIM_Base_Start_IT+0x14c>)
 800dbb4:	4293      	cmp	r3, r2
 800dbb6:	d009      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	4a23      	ldr	r2, [pc, #140]	@ (800dc4c <HAL_TIM_Base_Start_IT+0x150>)
 800dbbe:	4293      	cmp	r3, r2
 800dbc0:	d004      	beq.n	800dbcc <HAL_TIM_Base_Start_IT+0xd0>
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	4a22      	ldr	r2, [pc, #136]	@ (800dc50 <HAL_TIM_Base_Start_IT+0x154>)
 800dbc8:	4293      	cmp	r3, r2
 800dbca:	d115      	bne.n	800dbf8 <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	689a      	ldr	r2, [r3, #8]
 800dbd2:	4b20      	ldr	r3, [pc, #128]	@ (800dc54 <HAL_TIM_Base_Start_IT+0x158>)
 800dbd4:	4013      	ands	r3, r2
 800dbd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	2b06      	cmp	r3, #6
 800dbdc:	d015      	beq.n	800dc0a <HAL_TIM_Base_Start_IT+0x10e>
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dbe4:	d011      	beq.n	800dc0a <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	681a      	ldr	r2, [r3, #0]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f042 0201 	orr.w	r2, r2, #1
 800dbf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbf6:	e008      	b.n	800dc0a <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	681a      	ldr	r2, [r3, #0]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f042 0201 	orr.w	r2, r2, #1
 800dc06:	601a      	str	r2, [r3, #0]
 800dc08:	e000      	b.n	800dc0c <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dc0a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dc0c:	2300      	movs	r3, #0
}
 800dc0e:	4618      	mov	r0, r3
 800dc10:	3714      	adds	r7, #20
 800dc12:	46bd      	mov	sp, r7
 800dc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc18:	4770      	bx	lr
 800dc1a:	bf00      	nop
 800dc1c:	40012c00 	.word	0x40012c00
 800dc20:	50012c00 	.word	0x50012c00
 800dc24:	40000400 	.word	0x40000400
 800dc28:	50000400 	.word	0x50000400
 800dc2c:	40000800 	.word	0x40000800
 800dc30:	50000800 	.word	0x50000800
 800dc34:	40000c00 	.word	0x40000c00
 800dc38:	50000c00 	.word	0x50000c00
 800dc3c:	40013400 	.word	0x40013400
 800dc40:	50013400 	.word	0x50013400
 800dc44:	40001800 	.word	0x40001800
 800dc48:	50001800 	.word	0x50001800
 800dc4c:	40014000 	.word	0x40014000
 800dc50:	50014000 	.word	0x50014000
 800dc54:	00010007 	.word	0x00010007

0800dc58 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800dc58:	b480      	push	{r7}
 800dc5a:	b083      	sub	sp, #12
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	68da      	ldr	r2, [r3, #12]
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	f022 0201 	bic.w	r2, r2, #1
 800dc6e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	6a1a      	ldr	r2, [r3, #32]
 800dc76:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dc7a:	4013      	ands	r3, r2
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d10f      	bne.n	800dca0 <HAL_TIM_Base_Stop_IT+0x48>
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	6a1a      	ldr	r2, [r3, #32]
 800dc86:	f244 4344 	movw	r3, #17476	@ 0x4444
 800dc8a:	4013      	ands	r3, r2
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d107      	bne.n	800dca0 <HAL_TIM_Base_Stop_IT+0x48>
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	681a      	ldr	r2, [r3, #0]
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	f022 0201 	bic.w	r2, r2, #1
 800dc9e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	2201      	movs	r2, #1
 800dca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800dca8:	2300      	movs	r3, #0
}
 800dcaa:	4618      	mov	r0, r3
 800dcac:	370c      	adds	r7, #12
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb4:	4770      	bx	lr

0800dcb6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dcb6:	b580      	push	{r7, lr}
 800dcb8:	b082      	sub	sp, #8
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d101      	bne.n	800dcc8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	e049      	b.n	800dd5c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dcce:	b2db      	uxtb	r3, r3
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d106      	bne.n	800dce2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dcdc:	6878      	ldr	r0, [r7, #4]
 800dcde:	f000 f841 	bl	800dd64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	2202      	movs	r2, #2
 800dce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681a      	ldr	r2, [r3, #0]
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	3304      	adds	r3, #4
 800dcf2:	4619      	mov	r1, r3
 800dcf4:	4610      	mov	r0, r2
 800dcf6:	f001 f87f 	bl	800edf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2201      	movs	r2, #1
 800dd06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2201      	movs	r2, #1
 800dd0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	2201      	movs	r2, #1
 800dd16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2201      	movs	r2, #1
 800dd1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2201      	movs	r2, #1
 800dd26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2201      	movs	r2, #1
 800dd2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2201      	movs	r2, #1
 800dd36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2201      	movs	r2, #1
 800dd46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	2201      	movs	r2, #1
 800dd4e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	2201      	movs	r2, #1
 800dd56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dd5a:	2300      	movs	r3, #0
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	3708      	adds	r7, #8
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}

0800dd64 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800dd64:	b480      	push	{r7}
 800dd66:	b083      	sub	sp, #12
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800dd6c:	bf00      	nop
 800dd6e:	370c      	adds	r7, #12
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr

0800dd78 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b086      	sub	sp, #24
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	60f8      	str	r0, [r7, #12]
 800dd80:	60b9      	str	r1, [r7, #8]
 800dd82:	607a      	str	r2, [r7, #4]
 800dd84:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800dd86:	2300      	movs	r3, #0
 800dd88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d109      	bne.n	800dda4 <HAL_TIM_PWM_Start_DMA+0x2c>
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800dd96:	b2db      	uxtb	r3, r3
 800dd98:	2b02      	cmp	r3, #2
 800dd9a:	bf0c      	ite	eq
 800dd9c:	2301      	moveq	r3, #1
 800dd9e:	2300      	movne	r3, #0
 800dda0:	b2db      	uxtb	r3, r3
 800dda2:	e03c      	b.n	800de1e <HAL_TIM_PWM_Start_DMA+0xa6>
 800dda4:	68bb      	ldr	r3, [r7, #8]
 800dda6:	2b04      	cmp	r3, #4
 800dda8:	d109      	bne.n	800ddbe <HAL_TIM_PWM_Start_DMA+0x46>
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ddb0:	b2db      	uxtb	r3, r3
 800ddb2:	2b02      	cmp	r3, #2
 800ddb4:	bf0c      	ite	eq
 800ddb6:	2301      	moveq	r3, #1
 800ddb8:	2300      	movne	r3, #0
 800ddba:	b2db      	uxtb	r3, r3
 800ddbc:	e02f      	b.n	800de1e <HAL_TIM_PWM_Start_DMA+0xa6>
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	2b08      	cmp	r3, #8
 800ddc2:	d109      	bne.n	800ddd8 <HAL_TIM_PWM_Start_DMA+0x60>
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	2b02      	cmp	r3, #2
 800ddce:	bf0c      	ite	eq
 800ddd0:	2301      	moveq	r3, #1
 800ddd2:	2300      	movne	r3, #0
 800ddd4:	b2db      	uxtb	r3, r3
 800ddd6:	e022      	b.n	800de1e <HAL_TIM_PWM_Start_DMA+0xa6>
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	2b0c      	cmp	r3, #12
 800dddc:	d109      	bne.n	800ddf2 <HAL_TIM_PWM_Start_DMA+0x7a>
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dde4:	b2db      	uxtb	r3, r3
 800dde6:	2b02      	cmp	r3, #2
 800dde8:	bf0c      	ite	eq
 800ddea:	2301      	moveq	r3, #1
 800ddec:	2300      	movne	r3, #0
 800ddee:	b2db      	uxtb	r3, r3
 800ddf0:	e015      	b.n	800de1e <HAL_TIM_PWM_Start_DMA+0xa6>
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	2b10      	cmp	r3, #16
 800ddf6:	d109      	bne.n	800de0c <HAL_TIM_PWM_Start_DMA+0x94>
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ddfe:	b2db      	uxtb	r3, r3
 800de00:	2b02      	cmp	r3, #2
 800de02:	bf0c      	ite	eq
 800de04:	2301      	moveq	r3, #1
 800de06:	2300      	movne	r3, #0
 800de08:	b2db      	uxtb	r3, r3
 800de0a:	e008      	b.n	800de1e <HAL_TIM_PWM_Start_DMA+0xa6>
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800de12:	b2db      	uxtb	r3, r3
 800de14:	2b02      	cmp	r3, #2
 800de16:	bf0c      	ite	eq
 800de18:	2301      	moveq	r3, #1
 800de1a:	2300      	movne	r3, #0
 800de1c:	b2db      	uxtb	r3, r3
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d001      	beq.n	800de26 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800de22:	2302      	movs	r3, #2
 800de24:	e20c      	b.n	800e240 <HAL_TIM_PWM_Start_DMA+0x4c8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d109      	bne.n	800de40 <HAL_TIM_PWM_Start_DMA+0xc8>
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800de32:	b2db      	uxtb	r3, r3
 800de34:	2b01      	cmp	r3, #1
 800de36:	bf0c      	ite	eq
 800de38:	2301      	moveq	r3, #1
 800de3a:	2300      	movne	r3, #0
 800de3c:	b2db      	uxtb	r3, r3
 800de3e:	e03c      	b.n	800deba <HAL_TIM_PWM_Start_DMA+0x142>
 800de40:	68bb      	ldr	r3, [r7, #8]
 800de42:	2b04      	cmp	r3, #4
 800de44:	d109      	bne.n	800de5a <HAL_TIM_PWM_Start_DMA+0xe2>
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800de4c:	b2db      	uxtb	r3, r3
 800de4e:	2b01      	cmp	r3, #1
 800de50:	bf0c      	ite	eq
 800de52:	2301      	moveq	r3, #1
 800de54:	2300      	movne	r3, #0
 800de56:	b2db      	uxtb	r3, r3
 800de58:	e02f      	b.n	800deba <HAL_TIM_PWM_Start_DMA+0x142>
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	2b08      	cmp	r3, #8
 800de5e:	d109      	bne.n	800de74 <HAL_TIM_PWM_Start_DMA+0xfc>
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800de66:	b2db      	uxtb	r3, r3
 800de68:	2b01      	cmp	r3, #1
 800de6a:	bf0c      	ite	eq
 800de6c:	2301      	moveq	r3, #1
 800de6e:	2300      	movne	r3, #0
 800de70:	b2db      	uxtb	r3, r3
 800de72:	e022      	b.n	800deba <HAL_TIM_PWM_Start_DMA+0x142>
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	2b0c      	cmp	r3, #12
 800de78:	d109      	bne.n	800de8e <HAL_TIM_PWM_Start_DMA+0x116>
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de80:	b2db      	uxtb	r3, r3
 800de82:	2b01      	cmp	r3, #1
 800de84:	bf0c      	ite	eq
 800de86:	2301      	moveq	r3, #1
 800de88:	2300      	movne	r3, #0
 800de8a:	b2db      	uxtb	r3, r3
 800de8c:	e015      	b.n	800deba <HAL_TIM_PWM_Start_DMA+0x142>
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	2b10      	cmp	r3, #16
 800de92:	d109      	bne.n	800dea8 <HAL_TIM_PWM_Start_DMA+0x130>
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800de9a:	b2db      	uxtb	r3, r3
 800de9c:	2b01      	cmp	r3, #1
 800de9e:	bf0c      	ite	eq
 800dea0:	2301      	moveq	r3, #1
 800dea2:	2300      	movne	r3, #0
 800dea4:	b2db      	uxtb	r3, r3
 800dea6:	e008      	b.n	800deba <HAL_TIM_PWM_Start_DMA+0x142>
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800deae:	b2db      	uxtb	r3, r3
 800deb0:	2b01      	cmp	r3, #1
 800deb2:	bf0c      	ite	eq
 800deb4:	2301      	moveq	r3, #1
 800deb6:	2300      	movne	r3, #0
 800deb8:	b2db      	uxtb	r3, r3
 800deba:	2b00      	cmp	r3, #0
 800debc:	d034      	beq.n	800df28 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d002      	beq.n	800deca <HAL_TIM_PWM_Start_DMA+0x152>
 800dec4:	887b      	ldrh	r3, [r7, #2]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d101      	bne.n	800dece <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800deca:	2301      	movs	r3, #1
 800decc:	e1b8      	b.n	800e240 <HAL_TIM_PWM_Start_DMA+0x4c8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dece:	68bb      	ldr	r3, [r7, #8]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d104      	bne.n	800dede <HAL_TIM_PWM_Start_DMA+0x166>
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	2202      	movs	r2, #2
 800ded8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dedc:	e026      	b.n	800df2c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800dede:	68bb      	ldr	r3, [r7, #8]
 800dee0:	2b04      	cmp	r3, #4
 800dee2:	d104      	bne.n	800deee <HAL_TIM_PWM_Start_DMA+0x176>
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	2202      	movs	r2, #2
 800dee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800deec:	e01e      	b.n	800df2c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800deee:	68bb      	ldr	r3, [r7, #8]
 800def0:	2b08      	cmp	r3, #8
 800def2:	d104      	bne.n	800defe <HAL_TIM_PWM_Start_DMA+0x186>
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	2202      	movs	r2, #2
 800def8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800defc:	e016      	b.n	800df2c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	2b0c      	cmp	r3, #12
 800df02:	d104      	bne.n	800df0e <HAL_TIM_PWM_Start_DMA+0x196>
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	2202      	movs	r2, #2
 800df08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800df0c:	e00e      	b.n	800df2c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800df0e:	68bb      	ldr	r3, [r7, #8]
 800df10:	2b10      	cmp	r3, #16
 800df12:	d104      	bne.n	800df1e <HAL_TIM_PWM_Start_DMA+0x1a6>
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	2202      	movs	r2, #2
 800df18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800df1c:	e006      	b.n	800df2c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2202      	movs	r2, #2
 800df22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800df26:	e001      	b.n	800df2c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800df28:	2301      	movs	r3, #1
 800df2a:	e189      	b.n	800e240 <HAL_TIM_PWM_Start_DMA+0x4c8>
  }

  switch (Channel)
 800df2c:	68bb      	ldr	r3, [r7, #8]
 800df2e:	2b0c      	cmp	r3, #12
 800df30:	f200 80ae 	bhi.w	800e090 <HAL_TIM_PWM_Start_DMA+0x318>
 800df34:	a201      	add	r2, pc, #4	@ (adr r2, 800df3c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800df36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df3a:	bf00      	nop
 800df3c:	0800df71 	.word	0x0800df71
 800df40:	0800e091 	.word	0x0800e091
 800df44:	0800e091 	.word	0x0800e091
 800df48:	0800e091 	.word	0x0800e091
 800df4c:	0800dfb9 	.word	0x0800dfb9
 800df50:	0800e091 	.word	0x0800e091
 800df54:	0800e091 	.word	0x0800e091
 800df58:	0800e091 	.word	0x0800e091
 800df5c:	0800e001 	.word	0x0800e001
 800df60:	0800e091 	.word	0x0800e091
 800df64:	0800e091 	.word	0x0800e091
 800df68:	0800e091 	.word	0x0800e091
 800df6c:	0800e049 	.word	0x0800e049
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df74:	4a67      	ldr	r2, [pc, #412]	@ (800e114 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800df76:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df7c:	4a66      	ldr	r2, [pc, #408]	@ (800e118 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800df7e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df84:	4a65      	ldr	r2, [pc, #404]	@ (800e11c <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800df86:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800df8c:	6879      	ldr	r1, [r7, #4]
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	3334      	adds	r3, #52	@ 0x34
 800df94:	461a      	mov	r2, r3
 800df96:	887b      	ldrh	r3, [r7, #2]
 800df98:	f000 fe10 	bl	800ebbc <TIM_DMA_Start_IT>
 800df9c:	4603      	mov	r3, r0
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d001      	beq.n	800dfa6 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800dfa2:	2301      	movs	r3, #1
 800dfa4:	e14c      	b.n	800e240 <HAL_TIM_PWM_Start_DMA+0x4c8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	68da      	ldr	r2, [r3, #12]
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dfb4:	60da      	str	r2, [r3, #12]
      break;
 800dfb6:	e06e      	b.n	800e096 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfbc:	4a55      	ldr	r2, [pc, #340]	@ (800e114 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800dfbe:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfc4:	4a54      	ldr	r2, [pc, #336]	@ (800e118 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800dfc6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfcc:	4a53      	ldr	r2, [pc, #332]	@ (800e11c <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800dfce:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800dfd4:	6879      	ldr	r1, [r7, #4]
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	3338      	adds	r3, #56	@ 0x38
 800dfdc:	461a      	mov	r2, r3
 800dfde:	887b      	ldrh	r3, [r7, #2]
 800dfe0:	f000 fdec 	bl	800ebbc <TIM_DMA_Start_IT>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d001      	beq.n	800dfee <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800dfea:	2301      	movs	r3, #1
 800dfec:	e128      	b.n	800e240 <HAL_TIM_PWM_Start_DMA+0x4c8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	68da      	ldr	r2, [r3, #12]
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800dffc:	60da      	str	r2, [r3, #12]
      break;
 800dffe:	e04a      	b.n	800e096 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e004:	4a43      	ldr	r2, [pc, #268]	@ (800e114 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800e006:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e00c:	4a42      	ldr	r2, [pc, #264]	@ (800e118 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800e00e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e014:	4a41      	ldr	r2, [pc, #260]	@ (800e11c <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800e016:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800e01c:	6879      	ldr	r1, [r7, #4]
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	333c      	adds	r3, #60	@ 0x3c
 800e024:	461a      	mov	r2, r3
 800e026:	887b      	ldrh	r3, [r7, #2]
 800e028:	f000 fdc8 	bl	800ebbc <TIM_DMA_Start_IT>
 800e02c:	4603      	mov	r3, r0
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d001      	beq.n	800e036 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800e032:	2301      	movs	r3, #1
 800e034:	e104      	b.n	800e240 <HAL_TIM_PWM_Start_DMA+0x4c8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	68da      	ldr	r2, [r3, #12]
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e044:	60da      	str	r2, [r3, #12]
      break;
 800e046:	e026      	b.n	800e096 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e04c:	4a31      	ldr	r2, [pc, #196]	@ (800e114 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800e04e:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e054:	4a30      	ldr	r2, [pc, #192]	@ (800e118 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800e056:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e05c:	4a2f      	ldr	r2, [pc, #188]	@ (800e11c <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800e05e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e064:	6879      	ldr	r1, [r7, #4]
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	3340      	adds	r3, #64	@ 0x40
 800e06c:	461a      	mov	r2, r3
 800e06e:	887b      	ldrh	r3, [r7, #2]
 800e070:	f000 fda4 	bl	800ebbc <TIM_DMA_Start_IT>
 800e074:	4603      	mov	r3, r0
 800e076:	2b00      	cmp	r3, #0
 800e078:	d001      	beq.n	800e07e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800e07a:	2301      	movs	r3, #1
 800e07c:	e0e0      	b.n	800e240 <HAL_TIM_PWM_Start_DMA+0x4c8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	68da      	ldr	r2, [r3, #12]
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e08c:	60da      	str	r2, [r3, #12]
      break;
 800e08e:	e002      	b.n	800e096 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800e090:	2301      	movs	r3, #1
 800e092:	75fb      	strb	r3, [r7, #23]
      break;
 800e094:	bf00      	nop
  }

  if (status == HAL_OK)
 800e096:	7dfb      	ldrb	r3, [r7, #23]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f040 80d0 	bne.w	800e23e <HAL_TIM_PWM_Start_DMA+0x4c6>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	68b9      	ldr	r1, [r7, #8]
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f001 fc42 	bl	800f930 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	4a1b      	ldr	r2, [pc, #108]	@ (800e120 <HAL_TIM_PWM_Start_DMA+0x3a8>)
 800e0b2:	4293      	cmp	r3, r2
 800e0b4:	d02c      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	4a1a      	ldr	r2, [pc, #104]	@ (800e124 <HAL_TIM_PWM_Start_DMA+0x3ac>)
 800e0bc:	4293      	cmp	r3, r2
 800e0be:	d027      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	4a18      	ldr	r2, [pc, #96]	@ (800e128 <HAL_TIM_PWM_Start_DMA+0x3b0>)
 800e0c6:	4293      	cmp	r3, r2
 800e0c8:	d022      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	4a17      	ldr	r2, [pc, #92]	@ (800e12c <HAL_TIM_PWM_Start_DMA+0x3b4>)
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d01d      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	4a15      	ldr	r2, [pc, #84]	@ (800e130 <HAL_TIM_PWM_Start_DMA+0x3b8>)
 800e0da:	4293      	cmp	r3, r2
 800e0dc:	d018      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	4a14      	ldr	r2, [pc, #80]	@ (800e134 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	d013      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	4a12      	ldr	r2, [pc, #72]	@ (800e138 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800e0ee:	4293      	cmp	r3, r2
 800e0f0:	d00e      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	4a11      	ldr	r2, [pc, #68]	@ (800e13c <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800e0f8:	4293      	cmp	r3, r2
 800e0fa:	d009      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	4a0f      	ldr	r2, [pc, #60]	@ (800e140 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 800e102:	4293      	cmp	r3, r2
 800e104:	d004      	beq.n	800e110 <HAL_TIM_PWM_Start_DMA+0x398>
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	4a0e      	ldr	r2, [pc, #56]	@ (800e144 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 800e10c:	4293      	cmp	r3, r2
 800e10e:	d11b      	bne.n	800e148 <HAL_TIM_PWM_Start_DMA+0x3d0>
 800e110:	2301      	movs	r3, #1
 800e112:	e01a      	b.n	800e14a <HAL_TIM_PWM_Start_DMA+0x3d2>
 800e114:	0800ed29 	.word	0x0800ed29
 800e118:	0800ed91 	.word	0x0800ed91
 800e11c:	0800ec97 	.word	0x0800ec97
 800e120:	40012c00 	.word	0x40012c00
 800e124:	50012c00 	.word	0x50012c00
 800e128:	40013400 	.word	0x40013400
 800e12c:	50013400 	.word	0x50013400
 800e130:	40014000 	.word	0x40014000
 800e134:	50014000 	.word	0x50014000
 800e138:	40014400 	.word	0x40014400
 800e13c:	50014400 	.word	0x50014400
 800e140:	40014800 	.word	0x40014800
 800e144:	50014800 	.word	0x50014800
 800e148:	2300      	movs	r3, #0
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d007      	beq.n	800e15e <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e15c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	4a39      	ldr	r2, [pc, #228]	@ (800e248 <HAL_TIM_PWM_Start_DMA+0x4d0>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d04a      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	4a37      	ldr	r2, [pc, #220]	@ (800e24c <HAL_TIM_PWM_Start_DMA+0x4d4>)
 800e16e:	4293      	cmp	r3, r2
 800e170:	d045      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e17a:	d040      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e184:	d03b      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	4a31      	ldr	r2, [pc, #196]	@ (800e250 <HAL_TIM_PWM_Start_DMA+0x4d8>)
 800e18c:	4293      	cmp	r3, r2
 800e18e:	d036      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	4a2f      	ldr	r2, [pc, #188]	@ (800e254 <HAL_TIM_PWM_Start_DMA+0x4dc>)
 800e196:	4293      	cmp	r3, r2
 800e198:	d031      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	4a2e      	ldr	r2, [pc, #184]	@ (800e258 <HAL_TIM_PWM_Start_DMA+0x4e0>)
 800e1a0:	4293      	cmp	r3, r2
 800e1a2:	d02c      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	4a2c      	ldr	r2, [pc, #176]	@ (800e25c <HAL_TIM_PWM_Start_DMA+0x4e4>)
 800e1aa:	4293      	cmp	r3, r2
 800e1ac:	d027      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	4a2b      	ldr	r2, [pc, #172]	@ (800e260 <HAL_TIM_PWM_Start_DMA+0x4e8>)
 800e1b4:	4293      	cmp	r3, r2
 800e1b6:	d022      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	4a29      	ldr	r2, [pc, #164]	@ (800e264 <HAL_TIM_PWM_Start_DMA+0x4ec>)
 800e1be:	4293      	cmp	r3, r2
 800e1c0:	d01d      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	4a28      	ldr	r2, [pc, #160]	@ (800e268 <HAL_TIM_PWM_Start_DMA+0x4f0>)
 800e1c8:	4293      	cmp	r3, r2
 800e1ca:	d018      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	4a26      	ldr	r2, [pc, #152]	@ (800e26c <HAL_TIM_PWM_Start_DMA+0x4f4>)
 800e1d2:	4293      	cmp	r3, r2
 800e1d4:	d013      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	4a25      	ldr	r2, [pc, #148]	@ (800e270 <HAL_TIM_PWM_Start_DMA+0x4f8>)
 800e1dc:	4293      	cmp	r3, r2
 800e1de:	d00e      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	4a23      	ldr	r2, [pc, #140]	@ (800e274 <HAL_TIM_PWM_Start_DMA+0x4fc>)
 800e1e6:	4293      	cmp	r3, r2
 800e1e8:	d009      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	4a22      	ldr	r2, [pc, #136]	@ (800e278 <HAL_TIM_PWM_Start_DMA+0x500>)
 800e1f0:	4293      	cmp	r3, r2
 800e1f2:	d004      	beq.n	800e1fe <HAL_TIM_PWM_Start_DMA+0x486>
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	4a20      	ldr	r2, [pc, #128]	@ (800e27c <HAL_TIM_PWM_Start_DMA+0x504>)
 800e1fa:	4293      	cmp	r3, r2
 800e1fc:	d115      	bne.n	800e22a <HAL_TIM_PWM_Start_DMA+0x4b2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	689a      	ldr	r2, [r3, #8]
 800e204:	4b1e      	ldr	r3, [pc, #120]	@ (800e280 <HAL_TIM_PWM_Start_DMA+0x508>)
 800e206:	4013      	ands	r3, r2
 800e208:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	2b06      	cmp	r3, #6
 800e20e:	d015      	beq.n	800e23c <HAL_TIM_PWM_Start_DMA+0x4c4>
 800e210:	693b      	ldr	r3, [r7, #16]
 800e212:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e216:	d011      	beq.n	800e23c <HAL_TIM_PWM_Start_DMA+0x4c4>
      {
        __HAL_TIM_ENABLE(htim);
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	681a      	ldr	r2, [r3, #0]
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f042 0201 	orr.w	r2, r2, #1
 800e226:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e228:	e008      	b.n	800e23c <HAL_TIM_PWM_Start_DMA+0x4c4>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	681a      	ldr	r2, [r3, #0]
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	f042 0201 	orr.w	r2, r2, #1
 800e238:	601a      	str	r2, [r3, #0]
 800e23a:	e000      	b.n	800e23e <HAL_TIM_PWM_Start_DMA+0x4c6>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e23c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e23e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e240:	4618      	mov	r0, r3
 800e242:	3718      	adds	r7, #24
 800e244:	46bd      	mov	sp, r7
 800e246:	bd80      	pop	{r7, pc}
 800e248:	40012c00 	.word	0x40012c00
 800e24c:	50012c00 	.word	0x50012c00
 800e250:	40000400 	.word	0x40000400
 800e254:	50000400 	.word	0x50000400
 800e258:	40000800 	.word	0x40000800
 800e25c:	50000800 	.word	0x50000800
 800e260:	40000c00 	.word	0x40000c00
 800e264:	50000c00 	.word	0x50000c00
 800e268:	40013400 	.word	0x40013400
 800e26c:	50013400 	.word	0x50013400
 800e270:	40001800 	.word	0x40001800
 800e274:	50001800 	.word	0x50001800
 800e278:	40014000 	.word	0x40014000
 800e27c:	50014000 	.word	0x50014000
 800e280:	00010007 	.word	0x00010007

0800e284 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e284:	b580      	push	{r7, lr}
 800e286:	b084      	sub	sp, #16
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
 800e28c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e28e:	2300      	movs	r3, #0
 800e290:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	2b0c      	cmp	r3, #12
 800e296:	d855      	bhi.n	800e344 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800e298:	a201      	add	r2, pc, #4	@ (adr r2, 800e2a0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800e29a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e29e:	bf00      	nop
 800e2a0:	0800e2d5 	.word	0x0800e2d5
 800e2a4:	0800e345 	.word	0x0800e345
 800e2a8:	0800e345 	.word	0x0800e345
 800e2ac:	0800e345 	.word	0x0800e345
 800e2b0:	0800e2f1 	.word	0x0800e2f1
 800e2b4:	0800e345 	.word	0x0800e345
 800e2b8:	0800e345 	.word	0x0800e345
 800e2bc:	0800e345 	.word	0x0800e345
 800e2c0:	0800e30d 	.word	0x0800e30d
 800e2c4:	0800e345 	.word	0x0800e345
 800e2c8:	0800e345 	.word	0x0800e345
 800e2cc:	0800e345 	.word	0x0800e345
 800e2d0:	0800e329 	.word	0x0800e329
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	68da      	ldr	r2, [r3, #12]
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800e2e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	f7f8 fd3b 	bl	8006d64 <HAL_DMA_Abort_IT>
      break;
 800e2ee:	e02c      	b.n	800e34a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	68da      	ldr	r2, [r3, #12]
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e2fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e304:	4618      	mov	r0, r3
 800e306:	f7f8 fd2d 	bl	8006d64 <HAL_DMA_Abort_IT>
      break;
 800e30a:	e01e      	b.n	800e34a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	68da      	ldr	r2, [r3, #12]
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e31a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e320:	4618      	mov	r0, r3
 800e322:	f7f8 fd1f 	bl	8006d64 <HAL_DMA_Abort_IT>
      break;
 800e326:	e010      	b.n	800e34a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	68da      	ldr	r2, [r3, #12]
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e336:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e33c:	4618      	mov	r0, r3
 800e33e:	f7f8 fd11 	bl	8006d64 <HAL_DMA_Abort_IT>
      break;
 800e342:	e002      	b.n	800e34a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800e344:	2301      	movs	r3, #1
 800e346:	73fb      	strb	r3, [r7, #15]
      break;
 800e348:	bf00      	nop
  }

  if (status == HAL_OK)
 800e34a:	7bfb      	ldrb	r3, [r7, #15]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	f040 809a 	bne.w	800e486 <HAL_TIM_PWM_Stop_DMA+0x202>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	2200      	movs	r2, #0
 800e358:	6839      	ldr	r1, [r7, #0]
 800e35a:	4618      	mov	r0, r3
 800e35c:	f001 fae8 	bl	800f930 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	4a4a      	ldr	r2, [pc, #296]	@ (800e490 <HAL_TIM_PWM_Stop_DMA+0x20c>)
 800e366:	4293      	cmp	r3, r2
 800e368:	d02c      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	4a49      	ldr	r2, [pc, #292]	@ (800e494 <HAL_TIM_PWM_Stop_DMA+0x210>)
 800e370:	4293      	cmp	r3, r2
 800e372:	d027      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	4a47      	ldr	r2, [pc, #284]	@ (800e498 <HAL_TIM_PWM_Stop_DMA+0x214>)
 800e37a:	4293      	cmp	r3, r2
 800e37c:	d022      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	4a46      	ldr	r2, [pc, #280]	@ (800e49c <HAL_TIM_PWM_Stop_DMA+0x218>)
 800e384:	4293      	cmp	r3, r2
 800e386:	d01d      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	4a44      	ldr	r2, [pc, #272]	@ (800e4a0 <HAL_TIM_PWM_Stop_DMA+0x21c>)
 800e38e:	4293      	cmp	r3, r2
 800e390:	d018      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	4a43      	ldr	r2, [pc, #268]	@ (800e4a4 <HAL_TIM_PWM_Stop_DMA+0x220>)
 800e398:	4293      	cmp	r3, r2
 800e39a:	d013      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	4a41      	ldr	r2, [pc, #260]	@ (800e4a8 <HAL_TIM_PWM_Stop_DMA+0x224>)
 800e3a2:	4293      	cmp	r3, r2
 800e3a4:	d00e      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	4a40      	ldr	r2, [pc, #256]	@ (800e4ac <HAL_TIM_PWM_Stop_DMA+0x228>)
 800e3ac:	4293      	cmp	r3, r2
 800e3ae:	d009      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	4a3e      	ldr	r2, [pc, #248]	@ (800e4b0 <HAL_TIM_PWM_Stop_DMA+0x22c>)
 800e3b6:	4293      	cmp	r3, r2
 800e3b8:	d004      	beq.n	800e3c4 <HAL_TIM_PWM_Stop_DMA+0x140>
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	4a3d      	ldr	r2, [pc, #244]	@ (800e4b4 <HAL_TIM_PWM_Stop_DMA+0x230>)
 800e3c0:	4293      	cmp	r3, r2
 800e3c2:	d101      	bne.n	800e3c8 <HAL_TIM_PWM_Stop_DMA+0x144>
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	e000      	b.n	800e3ca <HAL_TIM_PWM_Stop_DMA+0x146>
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d017      	beq.n	800e3fe <HAL_TIM_PWM_Stop_DMA+0x17a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	6a1a      	ldr	r2, [r3, #32]
 800e3d4:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e3d8:	4013      	ands	r3, r2
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d10f      	bne.n	800e3fe <HAL_TIM_PWM_Stop_DMA+0x17a>
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	6a1a      	ldr	r2, [r3, #32]
 800e3e4:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e3e8:	4013      	ands	r3, r2
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d107      	bne.n	800e3fe <HAL_TIM_PWM_Stop_DMA+0x17a>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e3fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	6a1a      	ldr	r2, [r3, #32]
 800e404:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e408:	4013      	ands	r3, r2
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d10f      	bne.n	800e42e <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	6a1a      	ldr	r2, [r3, #32]
 800e414:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e418:	4013      	ands	r3, r2
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d107      	bne.n	800e42e <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	681a      	ldr	r2, [r3, #0]
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	f022 0201 	bic.w	r2, r2, #1
 800e42c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d104      	bne.n	800e43e <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	2201      	movs	r2, #1
 800e438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e43c:	e023      	b.n	800e486 <HAL_TIM_PWM_Stop_DMA+0x202>
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	2b04      	cmp	r3, #4
 800e442:	d104      	bne.n	800e44e <HAL_TIM_PWM_Stop_DMA+0x1ca>
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	2201      	movs	r2, #1
 800e448:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e44c:	e01b      	b.n	800e486 <HAL_TIM_PWM_Stop_DMA+0x202>
 800e44e:	683b      	ldr	r3, [r7, #0]
 800e450:	2b08      	cmp	r3, #8
 800e452:	d104      	bne.n	800e45e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	2201      	movs	r2, #1
 800e458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e45c:	e013      	b.n	800e486 <HAL_TIM_PWM_Stop_DMA+0x202>
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	2b0c      	cmp	r3, #12
 800e462:	d104      	bne.n	800e46e <HAL_TIM_PWM_Stop_DMA+0x1ea>
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	2201      	movs	r2, #1
 800e468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e46c:	e00b      	b.n	800e486 <HAL_TIM_PWM_Stop_DMA+0x202>
 800e46e:	683b      	ldr	r3, [r7, #0]
 800e470:	2b10      	cmp	r3, #16
 800e472:	d104      	bne.n	800e47e <HAL_TIM_PWM_Stop_DMA+0x1fa>
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	2201      	movs	r2, #1
 800e478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e47c:	e003      	b.n	800e486 <HAL_TIM_PWM_Stop_DMA+0x202>
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2201      	movs	r2, #1
 800e482:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800e486:	7bfb      	ldrb	r3, [r7, #15]
}
 800e488:	4618      	mov	r0, r3
 800e48a:	3710      	adds	r7, #16
 800e48c:	46bd      	mov	sp, r7
 800e48e:	bd80      	pop	{r7, pc}
 800e490:	40012c00 	.word	0x40012c00
 800e494:	50012c00 	.word	0x50012c00
 800e498:	40013400 	.word	0x40013400
 800e49c:	50013400 	.word	0x50013400
 800e4a0:	40014000 	.word	0x40014000
 800e4a4:	50014000 	.word	0x50014000
 800e4a8:	40014400 	.word	0x40014400
 800e4ac:	50014400 	.word	0x50014400
 800e4b0:	40014800 	.word	0x40014800
 800e4b4:	50014800 	.word	0x50014800

0800e4b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b084      	sub	sp, #16
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	68db      	ldr	r3, [r3, #12]
 800e4c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	691b      	ldr	r3, [r3, #16]
 800e4ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	f003 0302 	and.w	r3, r3, #2
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d020      	beq.n	800e51c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	f003 0302 	and.w	r3, r3, #2
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d01b      	beq.n	800e51c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	f06f 0202 	mvn.w	r2, #2
 800e4ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	699b      	ldr	r3, [r3, #24]
 800e4fa:	f003 0303 	and.w	r3, r3, #3
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d003      	beq.n	800e50a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e502:	6878      	ldr	r0, [r7, #4]
 800e504:	f000 fb9f 	bl	800ec46 <HAL_TIM_IC_CaptureCallback>
 800e508:	e005      	b.n	800e516 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e50a:	6878      	ldr	r0, [r7, #4]
 800e50c:	f000 fb91 	bl	800ec32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e510:	6878      	ldr	r0, [r7, #4]
 800e512:	f7f6 fefd 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	2200      	movs	r2, #0
 800e51a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e51c:	68bb      	ldr	r3, [r7, #8]
 800e51e:	f003 0304 	and.w	r3, r3, #4
 800e522:	2b00      	cmp	r3, #0
 800e524:	d020      	beq.n	800e568 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	f003 0304 	and.w	r3, r3, #4
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d01b      	beq.n	800e568 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	f06f 0204 	mvn.w	r2, #4
 800e538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2202      	movs	r2, #2
 800e53e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	699b      	ldr	r3, [r3, #24]
 800e546:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d003      	beq.n	800e556 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	f000 fb79 	bl	800ec46 <HAL_TIM_IC_CaptureCallback>
 800e554:	e005      	b.n	800e562 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e556:	6878      	ldr	r0, [r7, #4]
 800e558:	f000 fb6b 	bl	800ec32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f7f6 fed7 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2200      	movs	r2, #0
 800e566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e568:	68bb      	ldr	r3, [r7, #8]
 800e56a:	f003 0308 	and.w	r3, r3, #8
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d020      	beq.n	800e5b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	f003 0308 	and.w	r3, r3, #8
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d01b      	beq.n	800e5b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	f06f 0208 	mvn.w	r2, #8
 800e584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2204      	movs	r2, #4
 800e58a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	69db      	ldr	r3, [r3, #28]
 800e592:	f003 0303 	and.w	r3, r3, #3
 800e596:	2b00      	cmp	r3, #0
 800e598:	d003      	beq.n	800e5a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e59a:	6878      	ldr	r0, [r7, #4]
 800e59c:	f000 fb53 	bl	800ec46 <HAL_TIM_IC_CaptureCallback>
 800e5a0:	e005      	b.n	800e5ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e5a2:	6878      	ldr	r0, [r7, #4]
 800e5a4:	f000 fb45 	bl	800ec32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e5a8:	6878      	ldr	r0, [r7, #4]
 800e5aa:	f7f6 feb1 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e5b4:	68bb      	ldr	r3, [r7, #8]
 800e5b6:	f003 0310 	and.w	r3, r3, #16
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d020      	beq.n	800e600 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	f003 0310 	and.w	r3, r3, #16
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d01b      	beq.n	800e600 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	f06f 0210 	mvn.w	r2, #16
 800e5d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	2208      	movs	r2, #8
 800e5d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	69db      	ldr	r3, [r3, #28]
 800e5de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d003      	beq.n	800e5ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 fb2d 	bl	800ec46 <HAL_TIM_IC_CaptureCallback>
 800e5ec:	e005      	b.n	800e5fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e5ee:	6878      	ldr	r0, [r7, #4]
 800e5f0:	f000 fb1f 	bl	800ec32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e5f4:	6878      	ldr	r0, [r7, #4]
 800e5f6:	f7f6 fe8b 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	2200      	movs	r2, #0
 800e5fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e600:	68bb      	ldr	r3, [r7, #8]
 800e602:	f003 0301 	and.w	r3, r3, #1
 800e606:	2b00      	cmp	r3, #0
 800e608:	d00c      	beq.n	800e624 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	f003 0301 	and.w	r3, r3, #1
 800e610:	2b00      	cmp	r3, #0
 800e612:	d007      	beq.n	800e624 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	f06f 0201 	mvn.w	r2, #1
 800e61c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f7f5 fa7e 	bl	8003b20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e624:	68bb      	ldr	r3, [r7, #8]
 800e626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d104      	bne.n	800e638 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e62e:	68bb      	ldr	r3, [r7, #8]
 800e630:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e634:	2b00      	cmp	r3, #0
 800e636:	d00c      	beq.n	800e652 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d007      	beq.n	800e652 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e64a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e64c:	6878      	ldr	r0, [r7, #4]
 800e64e:	f001 fa6f 	bl	800fb30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e652:	68bb      	ldr	r3, [r7, #8]
 800e654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d00c      	beq.n	800e676 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e662:	2b00      	cmp	r3, #0
 800e664:	d007      	beq.n	800e676 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e66e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e670:	6878      	ldr	r0, [r7, #4]
 800e672:	f001 fa67 	bl	800fb44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e676:	68bb      	ldr	r3, [r7, #8]
 800e678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d00c      	beq.n	800e69a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e686:	2b00      	cmp	r3, #0
 800e688:	d007      	beq.n	800e69a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e694:	6878      	ldr	r0, [r7, #4]
 800e696:	f000 faea 	bl	800ec6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	f003 0320 	and.w	r3, r3, #32
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d00c      	beq.n	800e6be <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	f003 0320 	and.w	r3, r3, #32
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d007      	beq.n	800e6be <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	f06f 0220 	mvn.w	r2, #32
 800e6b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f001 fa2f 	bl	800fb1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800e6be:	68bb      	ldr	r3, [r7, #8]
 800e6c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d00c      	beq.n	800e6e2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d007      	beq.n	800e6e2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800e6da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800e6dc:	6878      	ldr	r0, [r7, #4]
 800e6de:	f001 fa3b 	bl	800fb58 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d00c      	beq.n	800e706 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d007      	beq.n	800e706 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800e6fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f001 fa33 	bl	800fb6c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800e706:	68bb      	ldr	r3, [r7, #8]
 800e708:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d00c      	beq.n	800e72a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e716:	2b00      	cmp	r3, #0
 800e718:	d007      	beq.n	800e72a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800e722:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f001 fa2b 	bl	800fb80 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800e72a:	68bb      	ldr	r3, [r7, #8]
 800e72c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e730:	2b00      	cmp	r3, #0
 800e732:	d00c      	beq.n	800e74e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d007      	beq.n	800e74e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800e746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800e748:	6878      	ldr	r0, [r7, #4]
 800e74a:	f001 fa23 	bl	800fb94 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e74e:	bf00      	nop
 800e750:	3710      	adds	r7, #16
 800e752:	46bd      	mov	sp, r7
 800e754:	bd80      	pop	{r7, pc}
	...

0800e758 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e758:	b580      	push	{r7, lr}
 800e75a:	b086      	sub	sp, #24
 800e75c:	af00      	add	r7, sp, #0
 800e75e:	60f8      	str	r0, [r7, #12]
 800e760:	60b9      	str	r1, [r7, #8]
 800e762:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e764:	2300      	movs	r3, #0
 800e766:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e76e:	2b01      	cmp	r3, #1
 800e770:	d101      	bne.n	800e776 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e772:	2302      	movs	r3, #2
 800e774:	e0ff      	b.n	800e976 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	2201      	movs	r2, #1
 800e77a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	2b14      	cmp	r3, #20
 800e782:	f200 80f0 	bhi.w	800e966 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e786:	a201      	add	r2, pc, #4	@ (adr r2, 800e78c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e78c:	0800e7e1 	.word	0x0800e7e1
 800e790:	0800e967 	.word	0x0800e967
 800e794:	0800e967 	.word	0x0800e967
 800e798:	0800e967 	.word	0x0800e967
 800e79c:	0800e821 	.word	0x0800e821
 800e7a0:	0800e967 	.word	0x0800e967
 800e7a4:	0800e967 	.word	0x0800e967
 800e7a8:	0800e967 	.word	0x0800e967
 800e7ac:	0800e863 	.word	0x0800e863
 800e7b0:	0800e967 	.word	0x0800e967
 800e7b4:	0800e967 	.word	0x0800e967
 800e7b8:	0800e967 	.word	0x0800e967
 800e7bc:	0800e8a3 	.word	0x0800e8a3
 800e7c0:	0800e967 	.word	0x0800e967
 800e7c4:	0800e967 	.word	0x0800e967
 800e7c8:	0800e967 	.word	0x0800e967
 800e7cc:	0800e8e5 	.word	0x0800e8e5
 800e7d0:	0800e967 	.word	0x0800e967
 800e7d4:	0800e967 	.word	0x0800e967
 800e7d8:	0800e967 	.word	0x0800e967
 800e7dc:	0800e925 	.word	0x0800e925
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	68b9      	ldr	r1, [r7, #8]
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	f000 fc30 	bl	800f04c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	699a      	ldr	r2, [r3, #24]
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	f042 0208 	orr.w	r2, r2, #8
 800e7fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	699a      	ldr	r2, [r3, #24]
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	f022 0204 	bic.w	r2, r2, #4
 800e80a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	6999      	ldr	r1, [r3, #24]
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	691a      	ldr	r2, [r3, #16]
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	430a      	orrs	r2, r1
 800e81c:	619a      	str	r2, [r3, #24]
      break;
 800e81e:	e0a5      	b.n	800e96c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	68b9      	ldr	r1, [r7, #8]
 800e826:	4618      	mov	r0, r3
 800e828:	f000 fcd2 	bl	800f1d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	699a      	ldr	r2, [r3, #24]
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e83a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	699a      	ldr	r2, [r3, #24]
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e84a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	6999      	ldr	r1, [r3, #24]
 800e852:	68bb      	ldr	r3, [r7, #8]
 800e854:	691b      	ldr	r3, [r3, #16]
 800e856:	021a      	lsls	r2, r3, #8
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	430a      	orrs	r2, r1
 800e85e:	619a      	str	r2, [r3, #24]
      break;
 800e860:	e084      	b.n	800e96c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	68b9      	ldr	r1, [r7, #8]
 800e868:	4618      	mov	r0, r3
 800e86a:	f000 fd61 	bl	800f330 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	69da      	ldr	r2, [r3, #28]
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	f042 0208 	orr.w	r2, r2, #8
 800e87c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	69da      	ldr	r2, [r3, #28]
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	f022 0204 	bic.w	r2, r2, #4
 800e88c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	69d9      	ldr	r1, [r3, #28]
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	691a      	ldr	r2, [r3, #16]
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	430a      	orrs	r2, r1
 800e89e:	61da      	str	r2, [r3, #28]
      break;
 800e8a0:	e064      	b.n	800e96c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	68b9      	ldr	r1, [r7, #8]
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	f000 fdef 	bl	800f48c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	69da      	ldr	r2, [r3, #28]
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e8bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	69da      	ldr	r2, [r3, #28]
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e8cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	69d9      	ldr	r1, [r3, #28]
 800e8d4:	68bb      	ldr	r3, [r7, #8]
 800e8d6:	691b      	ldr	r3, [r3, #16]
 800e8d8:	021a      	lsls	r2, r3, #8
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	430a      	orrs	r2, r1
 800e8e0:	61da      	str	r2, [r3, #28]
      break;
 800e8e2:	e043      	b.n	800e96c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	68b9      	ldr	r1, [r7, #8]
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	f000 fe7e 	bl	800f5ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	f042 0208 	orr.w	r2, r2, #8
 800e8fe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	f022 0204 	bic.w	r2, r2, #4
 800e90e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800e916:	68bb      	ldr	r3, [r7, #8]
 800e918:	691a      	ldr	r2, [r3, #16]
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	430a      	orrs	r2, r1
 800e920:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800e922:	e023      	b.n	800e96c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	68b9      	ldr	r1, [r7, #8]
 800e92a:	4618      	mov	r0, r3
 800e92c:	f000 fee0 	bl	800f6f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e93e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e94e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	691b      	ldr	r3, [r3, #16]
 800e95a:	021a      	lsls	r2, r3, #8
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	430a      	orrs	r2, r1
 800e962:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800e964:	e002      	b.n	800e96c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e966:	2301      	movs	r3, #1
 800e968:	75fb      	strb	r3, [r7, #23]
      break;
 800e96a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	2200      	movs	r2, #0
 800e970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e974:	7dfb      	ldrb	r3, [r7, #23]
}
 800e976:	4618      	mov	r0, r3
 800e978:	3718      	adds	r7, #24
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd80      	pop	{r7, pc}
 800e97e:	bf00      	nop

0800e980 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b084      	sub	sp, #16
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
 800e988:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e98a:	2300      	movs	r3, #0
 800e98c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e994:	2b01      	cmp	r3, #1
 800e996:	d101      	bne.n	800e99c <HAL_TIM_ConfigClockSource+0x1c>
 800e998:	2302      	movs	r3, #2
 800e99a:	e0fe      	b.n	800eb9a <HAL_TIM_ConfigClockSource+0x21a>
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2201      	movs	r2, #1
 800e9a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	2202      	movs	r2, #2
 800e9a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	689b      	ldr	r3, [r3, #8]
 800e9b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e9b4:	68bb      	ldr	r3, [r7, #8]
 800e9b6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800e9ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800e9be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e9c0:	68bb      	ldr	r3, [r7, #8]
 800e9c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e9c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	68ba      	ldr	r2, [r7, #8]
 800e9ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e9d0:	683b      	ldr	r3, [r7, #0]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e9d8:	f000 80c9 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800e9dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e9e0:	f200 80ce 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800e9e4:	4a6f      	ldr	r2, [pc, #444]	@ (800eba4 <HAL_TIM_ConfigClockSource+0x224>)
 800e9e6:	4293      	cmp	r3, r2
 800e9e8:	f000 80c1 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800e9ec:	4a6d      	ldr	r2, [pc, #436]	@ (800eba4 <HAL_TIM_ConfigClockSource+0x224>)
 800e9ee:	4293      	cmp	r3, r2
 800e9f0:	f200 80c6 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800e9f4:	4a6c      	ldr	r2, [pc, #432]	@ (800eba8 <HAL_TIM_ConfigClockSource+0x228>)
 800e9f6:	4293      	cmp	r3, r2
 800e9f8:	f000 80b9 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800e9fc:	4a6a      	ldr	r2, [pc, #424]	@ (800eba8 <HAL_TIM_ConfigClockSource+0x228>)
 800e9fe:	4293      	cmp	r3, r2
 800ea00:	f200 80be 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea04:	4a69      	ldr	r2, [pc, #420]	@ (800ebac <HAL_TIM_ConfigClockSource+0x22c>)
 800ea06:	4293      	cmp	r3, r2
 800ea08:	f000 80b1 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800ea0c:	4a67      	ldr	r2, [pc, #412]	@ (800ebac <HAL_TIM_ConfigClockSource+0x22c>)
 800ea0e:	4293      	cmp	r3, r2
 800ea10:	f200 80b6 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea14:	4a66      	ldr	r2, [pc, #408]	@ (800ebb0 <HAL_TIM_ConfigClockSource+0x230>)
 800ea16:	4293      	cmp	r3, r2
 800ea18:	f000 80a9 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800ea1c:	4a64      	ldr	r2, [pc, #400]	@ (800ebb0 <HAL_TIM_ConfigClockSource+0x230>)
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	f200 80ae 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea24:	4a63      	ldr	r2, [pc, #396]	@ (800ebb4 <HAL_TIM_ConfigClockSource+0x234>)
 800ea26:	4293      	cmp	r3, r2
 800ea28:	f000 80a1 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800ea2c:	4a61      	ldr	r2, [pc, #388]	@ (800ebb4 <HAL_TIM_ConfigClockSource+0x234>)
 800ea2e:	4293      	cmp	r3, r2
 800ea30:	f200 80a6 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea34:	4a60      	ldr	r2, [pc, #384]	@ (800ebb8 <HAL_TIM_ConfigClockSource+0x238>)
 800ea36:	4293      	cmp	r3, r2
 800ea38:	f000 8099 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800ea3c:	4a5e      	ldr	r2, [pc, #376]	@ (800ebb8 <HAL_TIM_ConfigClockSource+0x238>)
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	f200 809e 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ea48:	f000 8091 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800ea4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ea50:	f200 8096 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ea58:	f000 8089 	beq.w	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800ea5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ea60:	f200 808e 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ea68:	d03e      	beq.n	800eae8 <HAL_TIM_ConfigClockSource+0x168>
 800ea6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ea6e:	f200 8087 	bhi.w	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea76:	f000 8086 	beq.w	800eb86 <HAL_TIM_ConfigClockSource+0x206>
 800ea7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea7e:	d87f      	bhi.n	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea80:	2b70      	cmp	r3, #112	@ 0x70
 800ea82:	d01a      	beq.n	800eaba <HAL_TIM_ConfigClockSource+0x13a>
 800ea84:	2b70      	cmp	r3, #112	@ 0x70
 800ea86:	d87b      	bhi.n	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea88:	2b60      	cmp	r3, #96	@ 0x60
 800ea8a:	d050      	beq.n	800eb2e <HAL_TIM_ConfigClockSource+0x1ae>
 800ea8c:	2b60      	cmp	r3, #96	@ 0x60
 800ea8e:	d877      	bhi.n	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea90:	2b50      	cmp	r3, #80	@ 0x50
 800ea92:	d03c      	beq.n	800eb0e <HAL_TIM_ConfigClockSource+0x18e>
 800ea94:	2b50      	cmp	r3, #80	@ 0x50
 800ea96:	d873      	bhi.n	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800ea98:	2b40      	cmp	r3, #64	@ 0x40
 800ea9a:	d058      	beq.n	800eb4e <HAL_TIM_ConfigClockSource+0x1ce>
 800ea9c:	2b40      	cmp	r3, #64	@ 0x40
 800ea9e:	d86f      	bhi.n	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800eaa0:	2b30      	cmp	r3, #48	@ 0x30
 800eaa2:	d064      	beq.n	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800eaa4:	2b30      	cmp	r3, #48	@ 0x30
 800eaa6:	d86b      	bhi.n	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800eaa8:	2b20      	cmp	r3, #32
 800eaaa:	d060      	beq.n	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800eaac:	2b20      	cmp	r3, #32
 800eaae:	d867      	bhi.n	800eb80 <HAL_TIM_ConfigClockSource+0x200>
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d05c      	beq.n	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800eab4:	2b10      	cmp	r3, #16
 800eab6:	d05a      	beq.n	800eb6e <HAL_TIM_ConfigClockSource+0x1ee>
 800eab8:	e062      	b.n	800eb80 <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eaca:	f000 ff11 	bl	800f8f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	689b      	ldr	r3, [r3, #8]
 800ead4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ead6:	68bb      	ldr	r3, [r7, #8]
 800ead8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800eadc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	68ba      	ldr	r2, [r7, #8]
 800eae4:	609a      	str	r2, [r3, #8]
      break;
 800eae6:	e04f      	b.n	800eb88 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eaec:	683b      	ldr	r3, [r7, #0]
 800eaee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eaf8:	f000 fefa 	bl	800f8f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	689a      	ldr	r2, [r3, #8]
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800eb0a:	609a      	str	r2, [r3, #8]
      break;
 800eb0c:	e03c      	b.n	800eb88 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb12:	683b      	ldr	r3, [r7, #0]
 800eb14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb16:	683b      	ldr	r3, [r7, #0]
 800eb18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb1a:	461a      	mov	r2, r3
 800eb1c:	f000 fe6c 	bl	800f7f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	2150      	movs	r1, #80	@ 0x50
 800eb26:	4618      	mov	r0, r3
 800eb28:	f000 fec5 	bl	800f8b6 <TIM_ITRx_SetConfig>
      break;
 800eb2c:	e02c      	b.n	800eb88 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb36:	683b      	ldr	r3, [r7, #0]
 800eb38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800eb3a:	461a      	mov	r2, r3
 800eb3c:	f000 fe8b 	bl	800f856 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	2160      	movs	r1, #96	@ 0x60
 800eb46:	4618      	mov	r0, r3
 800eb48:	f000 feb5 	bl	800f8b6 <TIM_ITRx_SetConfig>
      break;
 800eb4c:	e01c      	b.n	800eb88 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb52:	683b      	ldr	r3, [r7, #0]
 800eb54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb56:	683b      	ldr	r3, [r7, #0]
 800eb58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb5a:	461a      	mov	r2, r3
 800eb5c:	f000 fe4c 	bl	800f7f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	2140      	movs	r1, #64	@ 0x40
 800eb66:	4618      	mov	r0, r3
 800eb68:	f000 fea5 	bl	800f8b6 <TIM_ITRx_SetConfig>
      break;
 800eb6c:	e00c      	b.n	800eb88 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	681a      	ldr	r2, [r3, #0]
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	4619      	mov	r1, r3
 800eb78:	4610      	mov	r0, r2
 800eb7a:	f000 fe9c 	bl	800f8b6 <TIM_ITRx_SetConfig>
      break;
 800eb7e:	e003      	b.n	800eb88 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 800eb80:	2301      	movs	r3, #1
 800eb82:	73fb      	strb	r3, [r7, #15]
      break;
 800eb84:	e000      	b.n	800eb88 <HAL_TIM_ConfigClockSource+0x208>
      break;
 800eb86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2201      	movs	r2, #1
 800eb8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2200      	movs	r2, #0
 800eb94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800eb98:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	3710      	adds	r7, #16
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	bd80      	pop	{r7, pc}
 800eba2:	bf00      	nop
 800eba4:	00100070 	.word	0x00100070
 800eba8:	00100060 	.word	0x00100060
 800ebac:	00100050 	.word	0x00100050
 800ebb0:	00100040 	.word	0x00100040
 800ebb4:	00100030 	.word	0x00100030
 800ebb8:	00100020 	.word	0x00100020

0800ebbc <TIM_DMA_Start_IT>:
  * @param  length   : The size of a source block transfer in byte.
  * @retval HAL status
  */
HAL_StatusTypeDef TIM_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t src, uint32_t dst,
                                   uint32_t length)
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b086      	sub	sp, #24
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	60f8      	str	r0, [r7, #12]
 800ebc4:	60b9      	str	r1, [r7, #8]
 800ebc6:	607a      	str	r2, [r7, #4]
 800ebc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status ;

  /* Enable the DMA channel */
  if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ebce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d020      	beq.n	800ec18 <TIM_DMA_Start_IT+0x5c>
  {
    if ((hdma->LinkedListQueue != 0U) && (hdma->LinkedListQueue->Head != 0U))
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d019      	beq.n	800ec12 <TIM_DMA_Start_IT+0x56>
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d014      	beq.n	800ec12 <TIM_DMA_Start_IT+0x56>
    {
      /* Enable the DMA channel */
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = length;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	683a      	ldr	r2, [r7, #0]
 800ebf0:	609a      	str	r2, [r3, #8]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = src;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	68ba      	ldr	r2, [r7, #8]
 800ebfa:	60da      	str	r2, [r3, #12]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = dst;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	687a      	ldr	r2, [r7, #4]
 800ec04:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hdma);
 800ec06:	68f8      	ldr	r0, [r7, #12]
 800ec08:	f7f8 fd1c 	bl	8007644 <HAL_DMAEx_List_Start_IT>
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	75fb      	strb	r3, [r7, #23]
 800ec10:	e00a      	b.n	800ec28 <TIM_DMA_Start_IT+0x6c>
    }
    else
    {
      status = HAL_ERROR;
 800ec12:	2301      	movs	r3, #1
 800ec14:	75fb      	strb	r3, [r7, #23]
 800ec16:	e007      	b.n	800ec28 <TIM_DMA_Start_IT+0x6c>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hdma, src, dst, length);
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	687a      	ldr	r2, [r7, #4]
 800ec1c:	68b9      	ldr	r1, [r7, #8]
 800ec1e:	68f8      	ldr	r0, [r7, #12]
 800ec20:	f7f7 ffbe 	bl	8006ba0 <HAL_DMA_Start_IT>
 800ec24:	4603      	mov	r3, r0
 800ec26:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800ec28:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3718      	adds	r7, #24
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}

0800ec32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ec32:	b480      	push	{r7}
 800ec34:	b083      	sub	sp, #12
 800ec36:	af00      	add	r7, sp, #0
 800ec38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ec3a:	bf00      	nop
 800ec3c:	370c      	adds	r7, #12
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec44:	4770      	bx	lr

0800ec46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ec46:	b480      	push	{r7}
 800ec48:	b083      	sub	sp, #12
 800ec4a:	af00      	add	r7, sp, #0
 800ec4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ec4e:	bf00      	nop
 800ec50:	370c      	adds	r7, #12
 800ec52:	46bd      	mov	sp, r7
 800ec54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec58:	4770      	bx	lr

0800ec5a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ec5a:	b480      	push	{r7}
 800ec5c:	b083      	sub	sp, #12
 800ec5e:	af00      	add	r7, sp, #0
 800ec60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800ec62:	bf00      	nop
 800ec64:	370c      	adds	r7, #12
 800ec66:	46bd      	mov	sp, r7
 800ec68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6c:	4770      	bx	lr

0800ec6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ec6e:	b480      	push	{r7}
 800ec70:	b083      	sub	sp, #12
 800ec72:	af00      	add	r7, sp, #0
 800ec74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ec76:	bf00      	nop
 800ec78:	370c      	adds	r7, #12
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec80:	4770      	bx	lr

0800ec82 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800ec82:	b480      	push	{r7}
 800ec84:	b083      	sub	sp, #12
 800ec86:	af00      	add	r7, sp, #0
 800ec88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800ec8a:	bf00      	nop
 800ec8c:	370c      	adds	r7, #12
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec94:	4770      	bx	lr

0800ec96 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800ec96:	b580      	push	{r7, lr}
 800ec98:	b084      	sub	sp, #16
 800ec9a:	af00      	add	r7, sp, #0
 800ec9c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eca2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eca8:	687a      	ldr	r2, [r7, #4]
 800ecaa:	429a      	cmp	r2, r3
 800ecac:	d107      	bne.n	800ecbe <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	2201      	movs	r2, #1
 800ecb2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	2201      	movs	r2, #1
 800ecb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ecbc:	e02a      	b.n	800ed14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecc2:	687a      	ldr	r2, [r7, #4]
 800ecc4:	429a      	cmp	r2, r3
 800ecc6:	d107      	bne.n	800ecd8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	2202      	movs	r2, #2
 800eccc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	2201      	movs	r2, #1
 800ecd2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ecd6:	e01d      	b.n	800ed14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecdc:	687a      	ldr	r2, [r7, #4]
 800ecde:	429a      	cmp	r2, r3
 800ece0:	d107      	bne.n	800ecf2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	2204      	movs	r2, #4
 800ece6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	2201      	movs	r2, #1
 800ecec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ecf0:	e010      	b.n	800ed14 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecf6:	687a      	ldr	r2, [r7, #4]
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	d107      	bne.n	800ed0c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	2208      	movs	r2, #8
 800ed00:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	2201      	movs	r2, #1
 800ed06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ed0a:	e003      	b.n	800ed14 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	2201      	movs	r2, #1
 800ed10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800ed14:	68f8      	ldr	r0, [r7, #12]
 800ed16:	f7ff ffb4 	bl	800ec82 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	771a      	strb	r2, [r3, #28]
}
 800ed20:	bf00      	nop
 800ed22:	3710      	adds	r7, #16
 800ed24:	46bd      	mov	sp, r7
 800ed26:	bd80      	pop	{r7, pc}

0800ed28 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b084      	sub	sp, #16
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ed34:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed3a:	687a      	ldr	r2, [r7, #4]
 800ed3c:	429a      	cmp	r2, r3
 800ed3e:	d103      	bne.n	800ed48 <TIM_DMADelayPulseCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	2201      	movs	r2, #1
 800ed44:	771a      	strb	r2, [r3, #28]
 800ed46:	e019      	b.n	800ed7c <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed4c:	687a      	ldr	r2, [r7, #4]
 800ed4e:	429a      	cmp	r2, r3
 800ed50:	d103      	bne.n	800ed5a <TIM_DMADelayPulseCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	2202      	movs	r2, #2
 800ed56:	771a      	strb	r2, [r3, #28]
 800ed58:	e010      	b.n	800ed7c <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed5e:	687a      	ldr	r2, [r7, #4]
 800ed60:	429a      	cmp	r2, r3
 800ed62:	d103      	bne.n	800ed6c <TIM_DMADelayPulseCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	2204      	movs	r2, #4
 800ed68:	771a      	strb	r2, [r3, #28]
 800ed6a:	e007      	b.n	800ed7c <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed70:	687a      	ldr	r2, [r7, #4]
 800ed72:	429a      	cmp	r2, r3
 800ed74:	d102      	bne.n	800ed7c <TIM_DMADelayPulseCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	2208      	movs	r2, #8
 800ed7a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ed7c:	68f8      	ldr	r0, [r7, #12]
 800ed7e:	f7f6 fac7 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	2200      	movs	r2, #0
 800ed86:	771a      	strb	r2, [r3, #28]
}
 800ed88:	bf00      	nop
 800ed8a:	3710      	adds	r7, #16
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	bd80      	pop	{r7, pc}

0800ed90 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ed90:	b580      	push	{r7, lr}
 800ed92:	b084      	sub	sp, #16
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ed9c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eda2:	687a      	ldr	r2, [r7, #4]
 800eda4:	429a      	cmp	r2, r3
 800eda6:	d103      	bne.n	800edb0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	2201      	movs	r2, #1
 800edac:	771a      	strb	r2, [r3, #28]
 800edae:	e019      	b.n	800ede4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edb4:	687a      	ldr	r2, [r7, #4]
 800edb6:	429a      	cmp	r2, r3
 800edb8:	d103      	bne.n	800edc2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	2202      	movs	r2, #2
 800edbe:	771a      	strb	r2, [r3, #28]
 800edc0:	e010      	b.n	800ede4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edc6:	687a      	ldr	r2, [r7, #4]
 800edc8:	429a      	cmp	r2, r3
 800edca:	d103      	bne.n	800edd4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	2204      	movs	r2, #4
 800edd0:	771a      	strb	r2, [r3, #28]
 800edd2:	e007      	b.n	800ede4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800edd8:	687a      	ldr	r2, [r7, #4]
 800edda:	429a      	cmp	r2, r3
 800eddc:	d102      	bne.n	800ede4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	2208      	movs	r2, #8
 800ede2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800ede4:	68f8      	ldr	r0, [r7, #12]
 800ede6:	f7ff ff38 	bl	800ec5a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	2200      	movs	r2, #0
 800edee:	771a      	strb	r2, [r3, #28]
}
 800edf0:	bf00      	nop
 800edf2:	3710      	adds	r7, #16
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bd80      	pop	{r7, pc}

0800edf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800edf8:	b480      	push	{r7}
 800edfa:	b085      	sub	sp, #20
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
 800ee00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	4a7a      	ldr	r2, [pc, #488]	@ (800eff4 <TIM_Base_SetConfig+0x1fc>)
 800ee0c:	4293      	cmp	r3, r2
 800ee0e:	d02b      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	4a79      	ldr	r2, [pc, #484]	@ (800eff8 <TIM_Base_SetConfig+0x200>)
 800ee14:	4293      	cmp	r3, r2
 800ee16:	d027      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee1e:	d023      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ee26:	d01f      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	4a74      	ldr	r2, [pc, #464]	@ (800effc <TIM_Base_SetConfig+0x204>)
 800ee2c:	4293      	cmp	r3, r2
 800ee2e:	d01b      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	4a73      	ldr	r2, [pc, #460]	@ (800f000 <TIM_Base_SetConfig+0x208>)
 800ee34:	4293      	cmp	r3, r2
 800ee36:	d017      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	4a72      	ldr	r2, [pc, #456]	@ (800f004 <TIM_Base_SetConfig+0x20c>)
 800ee3c:	4293      	cmp	r3, r2
 800ee3e:	d013      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	4a71      	ldr	r2, [pc, #452]	@ (800f008 <TIM_Base_SetConfig+0x210>)
 800ee44:	4293      	cmp	r3, r2
 800ee46:	d00f      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	4a70      	ldr	r2, [pc, #448]	@ (800f00c <TIM_Base_SetConfig+0x214>)
 800ee4c:	4293      	cmp	r3, r2
 800ee4e:	d00b      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	4a6f      	ldr	r2, [pc, #444]	@ (800f010 <TIM_Base_SetConfig+0x218>)
 800ee54:	4293      	cmp	r3, r2
 800ee56:	d007      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	4a6e      	ldr	r2, [pc, #440]	@ (800f014 <TIM_Base_SetConfig+0x21c>)
 800ee5c:	4293      	cmp	r3, r2
 800ee5e:	d003      	beq.n	800ee68 <TIM_Base_SetConfig+0x70>
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	4a6d      	ldr	r2, [pc, #436]	@ (800f018 <TIM_Base_SetConfig+0x220>)
 800ee64:	4293      	cmp	r3, r2
 800ee66:	d108      	bne.n	800ee7a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ee70:	683b      	ldr	r3, [r7, #0]
 800ee72:	685b      	ldr	r3, [r3, #4]
 800ee74:	68fa      	ldr	r2, [r7, #12]
 800ee76:	4313      	orrs	r3, r2
 800ee78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	4a5d      	ldr	r2, [pc, #372]	@ (800eff4 <TIM_Base_SetConfig+0x1fc>)
 800ee7e:	4293      	cmp	r3, r2
 800ee80:	d05b      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	4a5c      	ldr	r2, [pc, #368]	@ (800eff8 <TIM_Base_SetConfig+0x200>)
 800ee86:	4293      	cmp	r3, r2
 800ee88:	d057      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee90:	d053      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ee98:	d04f      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	4a57      	ldr	r2, [pc, #348]	@ (800effc <TIM_Base_SetConfig+0x204>)
 800ee9e:	4293      	cmp	r3, r2
 800eea0:	d04b      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	4a56      	ldr	r2, [pc, #344]	@ (800f000 <TIM_Base_SetConfig+0x208>)
 800eea6:	4293      	cmp	r3, r2
 800eea8:	d047      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	4a55      	ldr	r2, [pc, #340]	@ (800f004 <TIM_Base_SetConfig+0x20c>)
 800eeae:	4293      	cmp	r3, r2
 800eeb0:	d043      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	4a54      	ldr	r2, [pc, #336]	@ (800f008 <TIM_Base_SetConfig+0x210>)
 800eeb6:	4293      	cmp	r3, r2
 800eeb8:	d03f      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	4a53      	ldr	r2, [pc, #332]	@ (800f00c <TIM_Base_SetConfig+0x214>)
 800eebe:	4293      	cmp	r3, r2
 800eec0:	d03b      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	4a52      	ldr	r2, [pc, #328]	@ (800f010 <TIM_Base_SetConfig+0x218>)
 800eec6:	4293      	cmp	r3, r2
 800eec8:	d037      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	4a51      	ldr	r2, [pc, #324]	@ (800f014 <TIM_Base_SetConfig+0x21c>)
 800eece:	4293      	cmp	r3, r2
 800eed0:	d033      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	4a50      	ldr	r2, [pc, #320]	@ (800f018 <TIM_Base_SetConfig+0x220>)
 800eed6:	4293      	cmp	r3, r2
 800eed8:	d02f      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	4a4f      	ldr	r2, [pc, #316]	@ (800f01c <TIM_Base_SetConfig+0x224>)
 800eede:	4293      	cmp	r3, r2
 800eee0:	d02b      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	4a4e      	ldr	r2, [pc, #312]	@ (800f020 <TIM_Base_SetConfig+0x228>)
 800eee6:	4293      	cmp	r3, r2
 800eee8:	d027      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	4a4d      	ldr	r2, [pc, #308]	@ (800f024 <TIM_Base_SetConfig+0x22c>)
 800eeee:	4293      	cmp	r3, r2
 800eef0:	d023      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	4a4c      	ldr	r2, [pc, #304]	@ (800f028 <TIM_Base_SetConfig+0x230>)
 800eef6:	4293      	cmp	r3, r2
 800eef8:	d01f      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	4a4b      	ldr	r2, [pc, #300]	@ (800f02c <TIM_Base_SetConfig+0x234>)
 800eefe:	4293      	cmp	r3, r2
 800ef00:	d01b      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	4a4a      	ldr	r2, [pc, #296]	@ (800f030 <TIM_Base_SetConfig+0x238>)
 800ef06:	4293      	cmp	r3, r2
 800ef08:	d017      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	4a49      	ldr	r2, [pc, #292]	@ (800f034 <TIM_Base_SetConfig+0x23c>)
 800ef0e:	4293      	cmp	r3, r2
 800ef10:	d013      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	4a48      	ldr	r2, [pc, #288]	@ (800f038 <TIM_Base_SetConfig+0x240>)
 800ef16:	4293      	cmp	r3, r2
 800ef18:	d00f      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	4a47      	ldr	r2, [pc, #284]	@ (800f03c <TIM_Base_SetConfig+0x244>)
 800ef1e:	4293      	cmp	r3, r2
 800ef20:	d00b      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	4a46      	ldr	r2, [pc, #280]	@ (800f040 <TIM_Base_SetConfig+0x248>)
 800ef26:	4293      	cmp	r3, r2
 800ef28:	d007      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	4a45      	ldr	r2, [pc, #276]	@ (800f044 <TIM_Base_SetConfig+0x24c>)
 800ef2e:	4293      	cmp	r3, r2
 800ef30:	d003      	beq.n	800ef3a <TIM_Base_SetConfig+0x142>
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	4a44      	ldr	r2, [pc, #272]	@ (800f048 <TIM_Base_SetConfig+0x250>)
 800ef36:	4293      	cmp	r3, r2
 800ef38:	d108      	bne.n	800ef4c <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ef40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	68db      	ldr	r3, [r3, #12]
 800ef46:	68fa      	ldr	r2, [r7, #12]
 800ef48:	4313      	orrs	r3, r2
 800ef4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ef52:	683b      	ldr	r3, [r7, #0]
 800ef54:	695b      	ldr	r3, [r3, #20]
 800ef56:	4313      	orrs	r3, r2
 800ef58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	68fa      	ldr	r2, [r7, #12]
 800ef5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	689a      	ldr	r2, [r3, #8]
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	681a      	ldr	r2, [r3, #0]
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	4a20      	ldr	r2, [pc, #128]	@ (800eff4 <TIM_Base_SetConfig+0x1fc>)
 800ef74:	4293      	cmp	r3, r2
 800ef76:	d023      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	4a1f      	ldr	r2, [pc, #124]	@ (800eff8 <TIM_Base_SetConfig+0x200>)
 800ef7c:	4293      	cmp	r3, r2
 800ef7e:	d01f      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	4a24      	ldr	r2, [pc, #144]	@ (800f014 <TIM_Base_SetConfig+0x21c>)
 800ef84:	4293      	cmp	r3, r2
 800ef86:	d01b      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	4a23      	ldr	r2, [pc, #140]	@ (800f018 <TIM_Base_SetConfig+0x220>)
 800ef8c:	4293      	cmp	r3, r2
 800ef8e:	d017      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	4a28      	ldr	r2, [pc, #160]	@ (800f034 <TIM_Base_SetConfig+0x23c>)
 800ef94:	4293      	cmp	r3, r2
 800ef96:	d013      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	4a27      	ldr	r2, [pc, #156]	@ (800f038 <TIM_Base_SetConfig+0x240>)
 800ef9c:	4293      	cmp	r3, r2
 800ef9e:	d00f      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	4a26      	ldr	r2, [pc, #152]	@ (800f03c <TIM_Base_SetConfig+0x244>)
 800efa4:	4293      	cmp	r3, r2
 800efa6:	d00b      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	4a25      	ldr	r2, [pc, #148]	@ (800f040 <TIM_Base_SetConfig+0x248>)
 800efac:	4293      	cmp	r3, r2
 800efae:	d007      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	4a24      	ldr	r2, [pc, #144]	@ (800f044 <TIM_Base_SetConfig+0x24c>)
 800efb4:	4293      	cmp	r3, r2
 800efb6:	d003      	beq.n	800efc0 <TIM_Base_SetConfig+0x1c8>
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	4a23      	ldr	r2, [pc, #140]	@ (800f048 <TIM_Base_SetConfig+0x250>)
 800efbc:	4293      	cmp	r3, r2
 800efbe:	d103      	bne.n	800efc8 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800efc0:	683b      	ldr	r3, [r7, #0]
 800efc2:	691a      	ldr	r2, [r3, #16]
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2201      	movs	r2, #1
 800efcc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	691b      	ldr	r3, [r3, #16]
 800efd2:	f003 0301 	and.w	r3, r3, #1
 800efd6:	2b01      	cmp	r3, #1
 800efd8:	d105      	bne.n	800efe6 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	691b      	ldr	r3, [r3, #16]
 800efde:	f023 0201 	bic.w	r2, r3, #1
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	611a      	str	r2, [r3, #16]
  }
}
 800efe6:	bf00      	nop
 800efe8:	3714      	adds	r7, #20
 800efea:	46bd      	mov	sp, r7
 800efec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff0:	4770      	bx	lr
 800eff2:	bf00      	nop
 800eff4:	40012c00 	.word	0x40012c00
 800eff8:	50012c00 	.word	0x50012c00
 800effc:	40000400 	.word	0x40000400
 800f000:	50000400 	.word	0x50000400
 800f004:	40000800 	.word	0x40000800
 800f008:	50000800 	.word	0x50000800
 800f00c:	40000c00 	.word	0x40000c00
 800f010:	50000c00 	.word	0x50000c00
 800f014:	40013400 	.word	0x40013400
 800f018:	50013400 	.word	0x50013400
 800f01c:	40001800 	.word	0x40001800
 800f020:	50001800 	.word	0x50001800
 800f024:	40001c00 	.word	0x40001c00
 800f028:	50001c00 	.word	0x50001c00
 800f02c:	40002000 	.word	0x40002000
 800f030:	50002000 	.word	0x50002000
 800f034:	40014000 	.word	0x40014000
 800f038:	50014000 	.word	0x50014000
 800f03c:	40014400 	.word	0x40014400
 800f040:	50014400 	.word	0x50014400
 800f044:	40014800 	.word	0x40014800
 800f048:	50014800 	.word	0x50014800

0800f04c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f04c:	b480      	push	{r7}
 800f04e:	b087      	sub	sp, #28
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
 800f054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	6a1b      	ldr	r3, [r3, #32]
 800f05a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	6a1b      	ldr	r3, [r3, #32]
 800f060:	f023 0201 	bic.w	r2, r3, #1
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	685b      	ldr	r3, [r3, #4]
 800f06c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	699b      	ldr	r3, [r3, #24]
 800f072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f07a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f07e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	f023 0303 	bic.w	r3, r3, #3
 800f086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	68fa      	ldr	r2, [r7, #12]
 800f08e:	4313      	orrs	r3, r2
 800f090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f092:	697b      	ldr	r3, [r7, #20]
 800f094:	f023 0302 	bic.w	r3, r3, #2
 800f098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f09a:	683b      	ldr	r3, [r7, #0]
 800f09c:	689b      	ldr	r3, [r3, #8]
 800f09e:	697a      	ldr	r2, [r7, #20]
 800f0a0:	4313      	orrs	r3, r2
 800f0a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	4a40      	ldr	r2, [pc, #256]	@ (800f1a8 <TIM_OC1_SetConfig+0x15c>)
 800f0a8:	4293      	cmp	r3, r2
 800f0aa:	d023      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	4a3f      	ldr	r2, [pc, #252]	@ (800f1ac <TIM_OC1_SetConfig+0x160>)
 800f0b0:	4293      	cmp	r3, r2
 800f0b2:	d01f      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	4a3e      	ldr	r2, [pc, #248]	@ (800f1b0 <TIM_OC1_SetConfig+0x164>)
 800f0b8:	4293      	cmp	r3, r2
 800f0ba:	d01b      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	4a3d      	ldr	r2, [pc, #244]	@ (800f1b4 <TIM_OC1_SetConfig+0x168>)
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	d017      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	4a3c      	ldr	r2, [pc, #240]	@ (800f1b8 <TIM_OC1_SetConfig+0x16c>)
 800f0c8:	4293      	cmp	r3, r2
 800f0ca:	d013      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	4a3b      	ldr	r2, [pc, #236]	@ (800f1bc <TIM_OC1_SetConfig+0x170>)
 800f0d0:	4293      	cmp	r3, r2
 800f0d2:	d00f      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	4a3a      	ldr	r2, [pc, #232]	@ (800f1c0 <TIM_OC1_SetConfig+0x174>)
 800f0d8:	4293      	cmp	r3, r2
 800f0da:	d00b      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	4a39      	ldr	r2, [pc, #228]	@ (800f1c4 <TIM_OC1_SetConfig+0x178>)
 800f0e0:	4293      	cmp	r3, r2
 800f0e2:	d007      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	4a38      	ldr	r2, [pc, #224]	@ (800f1c8 <TIM_OC1_SetConfig+0x17c>)
 800f0e8:	4293      	cmp	r3, r2
 800f0ea:	d003      	beq.n	800f0f4 <TIM_OC1_SetConfig+0xa8>
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	4a37      	ldr	r2, [pc, #220]	@ (800f1cc <TIM_OC1_SetConfig+0x180>)
 800f0f0:	4293      	cmp	r3, r2
 800f0f2:	d10c      	bne.n	800f10e <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f0f4:	697b      	ldr	r3, [r7, #20]
 800f0f6:	f023 0308 	bic.w	r3, r3, #8
 800f0fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f0fc:	683b      	ldr	r3, [r7, #0]
 800f0fe:	68db      	ldr	r3, [r3, #12]
 800f100:	697a      	ldr	r2, [r7, #20]
 800f102:	4313      	orrs	r3, r2
 800f104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	f023 0304 	bic.w	r3, r3, #4
 800f10c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	4a25      	ldr	r2, [pc, #148]	@ (800f1a8 <TIM_OC1_SetConfig+0x15c>)
 800f112:	4293      	cmp	r3, r2
 800f114:	d023      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	4a24      	ldr	r2, [pc, #144]	@ (800f1ac <TIM_OC1_SetConfig+0x160>)
 800f11a:	4293      	cmp	r3, r2
 800f11c:	d01f      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	4a23      	ldr	r2, [pc, #140]	@ (800f1b0 <TIM_OC1_SetConfig+0x164>)
 800f122:	4293      	cmp	r3, r2
 800f124:	d01b      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	4a22      	ldr	r2, [pc, #136]	@ (800f1b4 <TIM_OC1_SetConfig+0x168>)
 800f12a:	4293      	cmp	r3, r2
 800f12c:	d017      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	4a21      	ldr	r2, [pc, #132]	@ (800f1b8 <TIM_OC1_SetConfig+0x16c>)
 800f132:	4293      	cmp	r3, r2
 800f134:	d013      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	4a20      	ldr	r2, [pc, #128]	@ (800f1bc <TIM_OC1_SetConfig+0x170>)
 800f13a:	4293      	cmp	r3, r2
 800f13c:	d00f      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	4a1f      	ldr	r2, [pc, #124]	@ (800f1c0 <TIM_OC1_SetConfig+0x174>)
 800f142:	4293      	cmp	r3, r2
 800f144:	d00b      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	4a1e      	ldr	r2, [pc, #120]	@ (800f1c4 <TIM_OC1_SetConfig+0x178>)
 800f14a:	4293      	cmp	r3, r2
 800f14c:	d007      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	4a1d      	ldr	r2, [pc, #116]	@ (800f1c8 <TIM_OC1_SetConfig+0x17c>)
 800f152:	4293      	cmp	r3, r2
 800f154:	d003      	beq.n	800f15e <TIM_OC1_SetConfig+0x112>
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	4a1c      	ldr	r2, [pc, #112]	@ (800f1cc <TIM_OC1_SetConfig+0x180>)
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d111      	bne.n	800f182 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f15e:	693b      	ldr	r3, [r7, #16]
 800f160:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f164:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f166:	693b      	ldr	r3, [r7, #16]
 800f168:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f16c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f16e:	683b      	ldr	r3, [r7, #0]
 800f170:	695b      	ldr	r3, [r3, #20]
 800f172:	693a      	ldr	r2, [r7, #16]
 800f174:	4313      	orrs	r3, r2
 800f176:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f178:	683b      	ldr	r3, [r7, #0]
 800f17a:	699b      	ldr	r3, [r3, #24]
 800f17c:	693a      	ldr	r2, [r7, #16]
 800f17e:	4313      	orrs	r3, r2
 800f180:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	693a      	ldr	r2, [r7, #16]
 800f186:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	68fa      	ldr	r2, [r7, #12]
 800f18c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	685a      	ldr	r2, [r3, #4]
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	697a      	ldr	r2, [r7, #20]
 800f19a:	621a      	str	r2, [r3, #32]
}
 800f19c:	bf00      	nop
 800f19e:	371c      	adds	r7, #28
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a6:	4770      	bx	lr
 800f1a8:	40012c00 	.word	0x40012c00
 800f1ac:	50012c00 	.word	0x50012c00
 800f1b0:	40013400 	.word	0x40013400
 800f1b4:	50013400 	.word	0x50013400
 800f1b8:	40014000 	.word	0x40014000
 800f1bc:	50014000 	.word	0x50014000
 800f1c0:	40014400 	.word	0x40014400
 800f1c4:	50014400 	.word	0x50014400
 800f1c8:	40014800 	.word	0x40014800
 800f1cc:	50014800 	.word	0x50014800

0800f1d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f1d0:	b480      	push	{r7}
 800f1d2:	b087      	sub	sp, #28
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
 800f1d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	6a1b      	ldr	r3, [r3, #32]
 800f1de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	6a1b      	ldr	r3, [r3, #32]
 800f1e4:	f023 0210 	bic.w	r2, r3, #16
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	685b      	ldr	r3, [r3, #4]
 800f1f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	699b      	ldr	r3, [r3, #24]
 800f1f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f1fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f20a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f20c:	683b      	ldr	r3, [r7, #0]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	021b      	lsls	r3, r3, #8
 800f212:	68fa      	ldr	r2, [r7, #12]
 800f214:	4313      	orrs	r3, r2
 800f216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f218:	697b      	ldr	r3, [r7, #20]
 800f21a:	f023 0320 	bic.w	r3, r3, #32
 800f21e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	689b      	ldr	r3, [r3, #8]
 800f224:	011b      	lsls	r3, r3, #4
 800f226:	697a      	ldr	r2, [r7, #20]
 800f228:	4313      	orrs	r3, r2
 800f22a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	4a36      	ldr	r2, [pc, #216]	@ (800f308 <TIM_OC2_SetConfig+0x138>)
 800f230:	4293      	cmp	r3, r2
 800f232:	d00b      	beq.n	800f24c <TIM_OC2_SetConfig+0x7c>
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	4a35      	ldr	r2, [pc, #212]	@ (800f30c <TIM_OC2_SetConfig+0x13c>)
 800f238:	4293      	cmp	r3, r2
 800f23a:	d007      	beq.n	800f24c <TIM_OC2_SetConfig+0x7c>
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	4a34      	ldr	r2, [pc, #208]	@ (800f310 <TIM_OC2_SetConfig+0x140>)
 800f240:	4293      	cmp	r3, r2
 800f242:	d003      	beq.n	800f24c <TIM_OC2_SetConfig+0x7c>
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	4a33      	ldr	r2, [pc, #204]	@ (800f314 <TIM_OC2_SetConfig+0x144>)
 800f248:	4293      	cmp	r3, r2
 800f24a:	d10d      	bne.n	800f268 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f24c:	697b      	ldr	r3, [r7, #20]
 800f24e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f252:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	68db      	ldr	r3, [r3, #12]
 800f258:	011b      	lsls	r3, r3, #4
 800f25a:	697a      	ldr	r2, [r7, #20]
 800f25c:	4313      	orrs	r3, r2
 800f25e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f260:	697b      	ldr	r3, [r7, #20]
 800f262:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f266:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	4a27      	ldr	r2, [pc, #156]	@ (800f308 <TIM_OC2_SetConfig+0x138>)
 800f26c:	4293      	cmp	r3, r2
 800f26e:	d023      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	4a26      	ldr	r2, [pc, #152]	@ (800f30c <TIM_OC2_SetConfig+0x13c>)
 800f274:	4293      	cmp	r3, r2
 800f276:	d01f      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	4a25      	ldr	r2, [pc, #148]	@ (800f310 <TIM_OC2_SetConfig+0x140>)
 800f27c:	4293      	cmp	r3, r2
 800f27e:	d01b      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	4a24      	ldr	r2, [pc, #144]	@ (800f314 <TIM_OC2_SetConfig+0x144>)
 800f284:	4293      	cmp	r3, r2
 800f286:	d017      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	4a23      	ldr	r2, [pc, #140]	@ (800f318 <TIM_OC2_SetConfig+0x148>)
 800f28c:	4293      	cmp	r3, r2
 800f28e:	d013      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	4a22      	ldr	r2, [pc, #136]	@ (800f31c <TIM_OC2_SetConfig+0x14c>)
 800f294:	4293      	cmp	r3, r2
 800f296:	d00f      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	4a21      	ldr	r2, [pc, #132]	@ (800f320 <TIM_OC2_SetConfig+0x150>)
 800f29c:	4293      	cmp	r3, r2
 800f29e:	d00b      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	4a20      	ldr	r2, [pc, #128]	@ (800f324 <TIM_OC2_SetConfig+0x154>)
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	d007      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	4a1f      	ldr	r2, [pc, #124]	@ (800f328 <TIM_OC2_SetConfig+0x158>)
 800f2ac:	4293      	cmp	r3, r2
 800f2ae:	d003      	beq.n	800f2b8 <TIM_OC2_SetConfig+0xe8>
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	4a1e      	ldr	r2, [pc, #120]	@ (800f32c <TIM_OC2_SetConfig+0x15c>)
 800f2b4:	4293      	cmp	r3, r2
 800f2b6:	d113      	bne.n	800f2e0 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f2b8:	693b      	ldr	r3, [r7, #16]
 800f2ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f2be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f2c0:	693b      	ldr	r3, [r7, #16]
 800f2c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f2c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	695b      	ldr	r3, [r3, #20]
 800f2cc:	009b      	lsls	r3, r3, #2
 800f2ce:	693a      	ldr	r2, [r7, #16]
 800f2d0:	4313      	orrs	r3, r2
 800f2d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f2d4:	683b      	ldr	r3, [r7, #0]
 800f2d6:	699b      	ldr	r3, [r3, #24]
 800f2d8:	009b      	lsls	r3, r3, #2
 800f2da:	693a      	ldr	r2, [r7, #16]
 800f2dc:	4313      	orrs	r3, r2
 800f2de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	693a      	ldr	r2, [r7, #16]
 800f2e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	68fa      	ldr	r2, [r7, #12]
 800f2ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f2ec:	683b      	ldr	r3, [r7, #0]
 800f2ee:	685a      	ldr	r2, [r3, #4]
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	697a      	ldr	r2, [r7, #20]
 800f2f8:	621a      	str	r2, [r3, #32]
}
 800f2fa:	bf00      	nop
 800f2fc:	371c      	adds	r7, #28
 800f2fe:	46bd      	mov	sp, r7
 800f300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f304:	4770      	bx	lr
 800f306:	bf00      	nop
 800f308:	40012c00 	.word	0x40012c00
 800f30c:	50012c00 	.word	0x50012c00
 800f310:	40013400 	.word	0x40013400
 800f314:	50013400 	.word	0x50013400
 800f318:	40014000 	.word	0x40014000
 800f31c:	50014000 	.word	0x50014000
 800f320:	40014400 	.word	0x40014400
 800f324:	50014400 	.word	0x50014400
 800f328:	40014800 	.word	0x40014800
 800f32c:	50014800 	.word	0x50014800

0800f330 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f330:	b480      	push	{r7}
 800f332:	b087      	sub	sp, #28
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
 800f338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	6a1b      	ldr	r3, [r3, #32]
 800f33e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	6a1b      	ldr	r3, [r3, #32]
 800f344:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	685b      	ldr	r3, [r3, #4]
 800f350:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	69db      	ldr	r3, [r3, #28]
 800f356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f35e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f362:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	f023 0303 	bic.w	r3, r3, #3
 800f36a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f36c:	683b      	ldr	r3, [r7, #0]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	68fa      	ldr	r2, [r7, #12]
 800f372:	4313      	orrs	r3, r2
 800f374:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f376:	697b      	ldr	r3, [r7, #20]
 800f378:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f37c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f37e:	683b      	ldr	r3, [r7, #0]
 800f380:	689b      	ldr	r3, [r3, #8]
 800f382:	021b      	lsls	r3, r3, #8
 800f384:	697a      	ldr	r2, [r7, #20]
 800f386:	4313      	orrs	r3, r2
 800f388:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	4a35      	ldr	r2, [pc, #212]	@ (800f464 <TIM_OC3_SetConfig+0x134>)
 800f38e:	4293      	cmp	r3, r2
 800f390:	d00b      	beq.n	800f3aa <TIM_OC3_SetConfig+0x7a>
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	4a34      	ldr	r2, [pc, #208]	@ (800f468 <TIM_OC3_SetConfig+0x138>)
 800f396:	4293      	cmp	r3, r2
 800f398:	d007      	beq.n	800f3aa <TIM_OC3_SetConfig+0x7a>
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	4a33      	ldr	r2, [pc, #204]	@ (800f46c <TIM_OC3_SetConfig+0x13c>)
 800f39e:	4293      	cmp	r3, r2
 800f3a0:	d003      	beq.n	800f3aa <TIM_OC3_SetConfig+0x7a>
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	4a32      	ldr	r2, [pc, #200]	@ (800f470 <TIM_OC3_SetConfig+0x140>)
 800f3a6:	4293      	cmp	r3, r2
 800f3a8:	d10d      	bne.n	800f3c6 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f3aa:	697b      	ldr	r3, [r7, #20]
 800f3ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f3b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	68db      	ldr	r3, [r3, #12]
 800f3b6:	021b      	lsls	r3, r3, #8
 800f3b8:	697a      	ldr	r2, [r7, #20]
 800f3ba:	4313      	orrs	r3, r2
 800f3bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f3be:	697b      	ldr	r3, [r7, #20]
 800f3c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f3c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	4a26      	ldr	r2, [pc, #152]	@ (800f464 <TIM_OC3_SetConfig+0x134>)
 800f3ca:	4293      	cmp	r3, r2
 800f3cc:	d023      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	4a25      	ldr	r2, [pc, #148]	@ (800f468 <TIM_OC3_SetConfig+0x138>)
 800f3d2:	4293      	cmp	r3, r2
 800f3d4:	d01f      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	4a24      	ldr	r2, [pc, #144]	@ (800f46c <TIM_OC3_SetConfig+0x13c>)
 800f3da:	4293      	cmp	r3, r2
 800f3dc:	d01b      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	4a23      	ldr	r2, [pc, #140]	@ (800f470 <TIM_OC3_SetConfig+0x140>)
 800f3e2:	4293      	cmp	r3, r2
 800f3e4:	d017      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	4a22      	ldr	r2, [pc, #136]	@ (800f474 <TIM_OC3_SetConfig+0x144>)
 800f3ea:	4293      	cmp	r3, r2
 800f3ec:	d013      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	4a21      	ldr	r2, [pc, #132]	@ (800f478 <TIM_OC3_SetConfig+0x148>)
 800f3f2:	4293      	cmp	r3, r2
 800f3f4:	d00f      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	4a20      	ldr	r2, [pc, #128]	@ (800f47c <TIM_OC3_SetConfig+0x14c>)
 800f3fa:	4293      	cmp	r3, r2
 800f3fc:	d00b      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	4a1f      	ldr	r2, [pc, #124]	@ (800f480 <TIM_OC3_SetConfig+0x150>)
 800f402:	4293      	cmp	r3, r2
 800f404:	d007      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	4a1e      	ldr	r2, [pc, #120]	@ (800f484 <TIM_OC3_SetConfig+0x154>)
 800f40a:	4293      	cmp	r3, r2
 800f40c:	d003      	beq.n	800f416 <TIM_OC3_SetConfig+0xe6>
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	4a1d      	ldr	r2, [pc, #116]	@ (800f488 <TIM_OC3_SetConfig+0x158>)
 800f412:	4293      	cmp	r3, r2
 800f414:	d113      	bne.n	800f43e <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f416:	693b      	ldr	r3, [r7, #16]
 800f418:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f41c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f41e:	693b      	ldr	r3, [r7, #16]
 800f420:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f426:	683b      	ldr	r3, [r7, #0]
 800f428:	695b      	ldr	r3, [r3, #20]
 800f42a:	011b      	lsls	r3, r3, #4
 800f42c:	693a      	ldr	r2, [r7, #16]
 800f42e:	4313      	orrs	r3, r2
 800f430:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f432:	683b      	ldr	r3, [r7, #0]
 800f434:	699b      	ldr	r3, [r3, #24]
 800f436:	011b      	lsls	r3, r3, #4
 800f438:	693a      	ldr	r2, [r7, #16]
 800f43a:	4313      	orrs	r3, r2
 800f43c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	693a      	ldr	r2, [r7, #16]
 800f442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	68fa      	ldr	r2, [r7, #12]
 800f448:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	685a      	ldr	r2, [r3, #4]
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	697a      	ldr	r2, [r7, #20]
 800f456:	621a      	str	r2, [r3, #32]
}
 800f458:	bf00      	nop
 800f45a:	371c      	adds	r7, #28
 800f45c:	46bd      	mov	sp, r7
 800f45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f462:	4770      	bx	lr
 800f464:	40012c00 	.word	0x40012c00
 800f468:	50012c00 	.word	0x50012c00
 800f46c:	40013400 	.word	0x40013400
 800f470:	50013400 	.word	0x50013400
 800f474:	40014000 	.word	0x40014000
 800f478:	50014000 	.word	0x50014000
 800f47c:	40014400 	.word	0x40014400
 800f480:	50014400 	.word	0x50014400
 800f484:	40014800 	.word	0x40014800
 800f488:	50014800 	.word	0x50014800

0800f48c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f48c:	b480      	push	{r7}
 800f48e:	b087      	sub	sp, #28
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
 800f494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	6a1b      	ldr	r3, [r3, #32]
 800f49a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	6a1b      	ldr	r3, [r3, #32]
 800f4a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	685b      	ldr	r3, [r3, #4]
 800f4ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	69db      	ldr	r3, [r3, #28]
 800f4b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f4ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f4be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f4c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	021b      	lsls	r3, r3, #8
 800f4ce:	68fa      	ldr	r2, [r7, #12]
 800f4d0:	4313      	orrs	r3, r2
 800f4d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f4d4:	697b      	ldr	r3, [r7, #20]
 800f4d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f4da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f4dc:	683b      	ldr	r3, [r7, #0]
 800f4de:	689b      	ldr	r3, [r3, #8]
 800f4e0:	031b      	lsls	r3, r3, #12
 800f4e2:	697a      	ldr	r2, [r7, #20]
 800f4e4:	4313      	orrs	r3, r2
 800f4e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	4a36      	ldr	r2, [pc, #216]	@ (800f5c4 <TIM_OC4_SetConfig+0x138>)
 800f4ec:	4293      	cmp	r3, r2
 800f4ee:	d00b      	beq.n	800f508 <TIM_OC4_SetConfig+0x7c>
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	4a35      	ldr	r2, [pc, #212]	@ (800f5c8 <TIM_OC4_SetConfig+0x13c>)
 800f4f4:	4293      	cmp	r3, r2
 800f4f6:	d007      	beq.n	800f508 <TIM_OC4_SetConfig+0x7c>
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	4a34      	ldr	r2, [pc, #208]	@ (800f5cc <TIM_OC4_SetConfig+0x140>)
 800f4fc:	4293      	cmp	r3, r2
 800f4fe:	d003      	beq.n	800f508 <TIM_OC4_SetConfig+0x7c>
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	4a33      	ldr	r2, [pc, #204]	@ (800f5d0 <TIM_OC4_SetConfig+0x144>)
 800f504:	4293      	cmp	r3, r2
 800f506:	d10d      	bne.n	800f524 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800f508:	697b      	ldr	r3, [r7, #20]
 800f50a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f50e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	68db      	ldr	r3, [r3, #12]
 800f514:	031b      	lsls	r3, r3, #12
 800f516:	697a      	ldr	r2, [r7, #20]
 800f518:	4313      	orrs	r3, r2
 800f51a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800f51c:	697b      	ldr	r3, [r7, #20]
 800f51e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f522:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	4a27      	ldr	r2, [pc, #156]	@ (800f5c4 <TIM_OC4_SetConfig+0x138>)
 800f528:	4293      	cmp	r3, r2
 800f52a:	d023      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	4a26      	ldr	r2, [pc, #152]	@ (800f5c8 <TIM_OC4_SetConfig+0x13c>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d01f      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	4a25      	ldr	r2, [pc, #148]	@ (800f5cc <TIM_OC4_SetConfig+0x140>)
 800f538:	4293      	cmp	r3, r2
 800f53a:	d01b      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	4a24      	ldr	r2, [pc, #144]	@ (800f5d0 <TIM_OC4_SetConfig+0x144>)
 800f540:	4293      	cmp	r3, r2
 800f542:	d017      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	4a23      	ldr	r2, [pc, #140]	@ (800f5d4 <TIM_OC4_SetConfig+0x148>)
 800f548:	4293      	cmp	r3, r2
 800f54a:	d013      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	4a22      	ldr	r2, [pc, #136]	@ (800f5d8 <TIM_OC4_SetConfig+0x14c>)
 800f550:	4293      	cmp	r3, r2
 800f552:	d00f      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	4a21      	ldr	r2, [pc, #132]	@ (800f5dc <TIM_OC4_SetConfig+0x150>)
 800f558:	4293      	cmp	r3, r2
 800f55a:	d00b      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	4a20      	ldr	r2, [pc, #128]	@ (800f5e0 <TIM_OC4_SetConfig+0x154>)
 800f560:	4293      	cmp	r3, r2
 800f562:	d007      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	4a1f      	ldr	r2, [pc, #124]	@ (800f5e4 <TIM_OC4_SetConfig+0x158>)
 800f568:	4293      	cmp	r3, r2
 800f56a:	d003      	beq.n	800f574 <TIM_OC4_SetConfig+0xe8>
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	4a1e      	ldr	r2, [pc, #120]	@ (800f5e8 <TIM_OC4_SetConfig+0x15c>)
 800f570:	4293      	cmp	r3, r2
 800f572:	d113      	bne.n	800f59c <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f574:	693b      	ldr	r3, [r7, #16]
 800f576:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f57a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800f57c:	693b      	ldr	r3, [r7, #16]
 800f57e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f582:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f584:	683b      	ldr	r3, [r7, #0]
 800f586:	695b      	ldr	r3, [r3, #20]
 800f588:	019b      	lsls	r3, r3, #6
 800f58a:	693a      	ldr	r2, [r7, #16]
 800f58c:	4313      	orrs	r3, r2
 800f58e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800f590:	683b      	ldr	r3, [r7, #0]
 800f592:	699b      	ldr	r3, [r3, #24]
 800f594:	019b      	lsls	r3, r3, #6
 800f596:	693a      	ldr	r2, [r7, #16]
 800f598:	4313      	orrs	r3, r2
 800f59a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	693a      	ldr	r2, [r7, #16]
 800f5a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	68fa      	ldr	r2, [r7, #12]
 800f5a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f5a8:	683b      	ldr	r3, [r7, #0]
 800f5aa:	685a      	ldr	r2, [r3, #4]
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	697a      	ldr	r2, [r7, #20]
 800f5b4:	621a      	str	r2, [r3, #32]
}
 800f5b6:	bf00      	nop
 800f5b8:	371c      	adds	r7, #28
 800f5ba:	46bd      	mov	sp, r7
 800f5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c0:	4770      	bx	lr
 800f5c2:	bf00      	nop
 800f5c4:	40012c00 	.word	0x40012c00
 800f5c8:	50012c00 	.word	0x50012c00
 800f5cc:	40013400 	.word	0x40013400
 800f5d0:	50013400 	.word	0x50013400
 800f5d4:	40014000 	.word	0x40014000
 800f5d8:	50014000 	.word	0x50014000
 800f5dc:	40014400 	.word	0x40014400
 800f5e0:	50014400 	.word	0x50014400
 800f5e4:	40014800 	.word	0x40014800
 800f5e8:	50014800 	.word	0x50014800

0800f5ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f5ec:	b480      	push	{r7}
 800f5ee:	b087      	sub	sp, #28
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
 800f5f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	6a1b      	ldr	r3, [r3, #32]
 800f5fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	6a1b      	ldr	r3, [r3, #32]
 800f600:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	685b      	ldr	r3, [r3, #4]
 800f60c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f61a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f61e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	68fa      	ldr	r2, [r7, #12]
 800f626:	4313      	orrs	r3, r2
 800f628:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f62a:	693b      	ldr	r3, [r7, #16]
 800f62c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f630:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f632:	683b      	ldr	r3, [r7, #0]
 800f634:	689b      	ldr	r3, [r3, #8]
 800f636:	041b      	lsls	r3, r3, #16
 800f638:	693a      	ldr	r2, [r7, #16]
 800f63a:	4313      	orrs	r3, r2
 800f63c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	4a21      	ldr	r2, [pc, #132]	@ (800f6c8 <TIM_OC5_SetConfig+0xdc>)
 800f642:	4293      	cmp	r3, r2
 800f644:	d023      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	4a20      	ldr	r2, [pc, #128]	@ (800f6cc <TIM_OC5_SetConfig+0xe0>)
 800f64a:	4293      	cmp	r3, r2
 800f64c:	d01f      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	4a1f      	ldr	r2, [pc, #124]	@ (800f6d0 <TIM_OC5_SetConfig+0xe4>)
 800f652:	4293      	cmp	r3, r2
 800f654:	d01b      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	4a1e      	ldr	r2, [pc, #120]	@ (800f6d4 <TIM_OC5_SetConfig+0xe8>)
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d017      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	4a1d      	ldr	r2, [pc, #116]	@ (800f6d8 <TIM_OC5_SetConfig+0xec>)
 800f662:	4293      	cmp	r3, r2
 800f664:	d013      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	4a1c      	ldr	r2, [pc, #112]	@ (800f6dc <TIM_OC5_SetConfig+0xf0>)
 800f66a:	4293      	cmp	r3, r2
 800f66c:	d00f      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	4a1b      	ldr	r2, [pc, #108]	@ (800f6e0 <TIM_OC5_SetConfig+0xf4>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d00b      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4a1a      	ldr	r2, [pc, #104]	@ (800f6e4 <TIM_OC5_SetConfig+0xf8>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d007      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	4a19      	ldr	r2, [pc, #100]	@ (800f6e8 <TIM_OC5_SetConfig+0xfc>)
 800f682:	4293      	cmp	r3, r2
 800f684:	d003      	beq.n	800f68e <TIM_OC5_SetConfig+0xa2>
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	4a18      	ldr	r2, [pc, #96]	@ (800f6ec <TIM_OC5_SetConfig+0x100>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d109      	bne.n	800f6a2 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f68e:	697b      	ldr	r3, [r7, #20]
 800f690:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f694:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	695b      	ldr	r3, [r3, #20]
 800f69a:	021b      	lsls	r3, r3, #8
 800f69c:	697a      	ldr	r2, [r7, #20]
 800f69e:	4313      	orrs	r3, r2
 800f6a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	697a      	ldr	r2, [r7, #20]
 800f6a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	68fa      	ldr	r2, [r7, #12]
 800f6ac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f6ae:	683b      	ldr	r3, [r7, #0]
 800f6b0:	685a      	ldr	r2, [r3, #4]
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	693a      	ldr	r2, [r7, #16]
 800f6ba:	621a      	str	r2, [r3, #32]
}
 800f6bc:	bf00      	nop
 800f6be:	371c      	adds	r7, #28
 800f6c0:	46bd      	mov	sp, r7
 800f6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c6:	4770      	bx	lr
 800f6c8:	40012c00 	.word	0x40012c00
 800f6cc:	50012c00 	.word	0x50012c00
 800f6d0:	40013400 	.word	0x40013400
 800f6d4:	50013400 	.word	0x50013400
 800f6d8:	40014000 	.word	0x40014000
 800f6dc:	50014000 	.word	0x50014000
 800f6e0:	40014400 	.word	0x40014400
 800f6e4:	50014400 	.word	0x50014400
 800f6e8:	40014800 	.word	0x40014800
 800f6ec:	50014800 	.word	0x50014800

0800f6f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f6f0:	b480      	push	{r7}
 800f6f2:	b087      	sub	sp, #28
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	6078      	str	r0, [r7, #4]
 800f6f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	6a1b      	ldr	r3, [r3, #32]
 800f6fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	6a1b      	ldr	r3, [r3, #32]
 800f704:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	685b      	ldr	r3, [r3, #4]
 800f710:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f71e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f722:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	021b      	lsls	r3, r3, #8
 800f72a:	68fa      	ldr	r2, [r7, #12]
 800f72c:	4313      	orrs	r3, r2
 800f72e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f730:	693b      	ldr	r3, [r7, #16]
 800f732:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f736:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f738:	683b      	ldr	r3, [r7, #0]
 800f73a:	689b      	ldr	r3, [r3, #8]
 800f73c:	051b      	lsls	r3, r3, #20
 800f73e:	693a      	ldr	r2, [r7, #16]
 800f740:	4313      	orrs	r3, r2
 800f742:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	4a22      	ldr	r2, [pc, #136]	@ (800f7d0 <TIM_OC6_SetConfig+0xe0>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d023      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	4a21      	ldr	r2, [pc, #132]	@ (800f7d4 <TIM_OC6_SetConfig+0xe4>)
 800f750:	4293      	cmp	r3, r2
 800f752:	d01f      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	4a20      	ldr	r2, [pc, #128]	@ (800f7d8 <TIM_OC6_SetConfig+0xe8>)
 800f758:	4293      	cmp	r3, r2
 800f75a:	d01b      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	4a1f      	ldr	r2, [pc, #124]	@ (800f7dc <TIM_OC6_SetConfig+0xec>)
 800f760:	4293      	cmp	r3, r2
 800f762:	d017      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	4a1e      	ldr	r2, [pc, #120]	@ (800f7e0 <TIM_OC6_SetConfig+0xf0>)
 800f768:	4293      	cmp	r3, r2
 800f76a:	d013      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	4a1d      	ldr	r2, [pc, #116]	@ (800f7e4 <TIM_OC6_SetConfig+0xf4>)
 800f770:	4293      	cmp	r3, r2
 800f772:	d00f      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	4a1c      	ldr	r2, [pc, #112]	@ (800f7e8 <TIM_OC6_SetConfig+0xf8>)
 800f778:	4293      	cmp	r3, r2
 800f77a:	d00b      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	4a1b      	ldr	r2, [pc, #108]	@ (800f7ec <TIM_OC6_SetConfig+0xfc>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d007      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a1a      	ldr	r2, [pc, #104]	@ (800f7f0 <TIM_OC6_SetConfig+0x100>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d003      	beq.n	800f794 <TIM_OC6_SetConfig+0xa4>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	4a19      	ldr	r2, [pc, #100]	@ (800f7f4 <TIM_OC6_SetConfig+0x104>)
 800f790:	4293      	cmp	r3, r2
 800f792:	d109      	bne.n	800f7a8 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f79a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	695b      	ldr	r3, [r3, #20]
 800f7a0:	029b      	lsls	r3, r3, #10
 800f7a2:	697a      	ldr	r2, [r7, #20]
 800f7a4:	4313      	orrs	r3, r2
 800f7a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	697a      	ldr	r2, [r7, #20]
 800f7ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	68fa      	ldr	r2, [r7, #12]
 800f7b2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	685a      	ldr	r2, [r3, #4]
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	693a      	ldr	r2, [r7, #16]
 800f7c0:	621a      	str	r2, [r3, #32]
}
 800f7c2:	bf00      	nop
 800f7c4:	371c      	adds	r7, #28
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7cc:	4770      	bx	lr
 800f7ce:	bf00      	nop
 800f7d0:	40012c00 	.word	0x40012c00
 800f7d4:	50012c00 	.word	0x50012c00
 800f7d8:	40013400 	.word	0x40013400
 800f7dc:	50013400 	.word	0x50013400
 800f7e0:	40014000 	.word	0x40014000
 800f7e4:	50014000 	.word	0x50014000
 800f7e8:	40014400 	.word	0x40014400
 800f7ec:	50014400 	.word	0x50014400
 800f7f0:	40014800 	.word	0x40014800
 800f7f4:	50014800 	.word	0x50014800

0800f7f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f7f8:	b480      	push	{r7}
 800f7fa:	b087      	sub	sp, #28
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	60f8      	str	r0, [r7, #12]
 800f800:	60b9      	str	r1, [r7, #8]
 800f802:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	6a1b      	ldr	r3, [r3, #32]
 800f808:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	6a1b      	ldr	r3, [r3, #32]
 800f80e:	f023 0201 	bic.w	r2, r3, #1
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	699b      	ldr	r3, [r3, #24]
 800f81a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f81c:	693b      	ldr	r3, [r7, #16]
 800f81e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f822:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	011b      	lsls	r3, r3, #4
 800f828:	693a      	ldr	r2, [r7, #16]
 800f82a:	4313      	orrs	r3, r2
 800f82c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f82e:	697b      	ldr	r3, [r7, #20]
 800f830:	f023 030a 	bic.w	r3, r3, #10
 800f834:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f836:	697a      	ldr	r2, [r7, #20]
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	4313      	orrs	r3, r2
 800f83c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	693a      	ldr	r2, [r7, #16]
 800f842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	697a      	ldr	r2, [r7, #20]
 800f848:	621a      	str	r2, [r3, #32]
}
 800f84a:	bf00      	nop
 800f84c:	371c      	adds	r7, #28
 800f84e:	46bd      	mov	sp, r7
 800f850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f854:	4770      	bx	lr

0800f856 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f856:	b480      	push	{r7}
 800f858:	b087      	sub	sp, #28
 800f85a:	af00      	add	r7, sp, #0
 800f85c:	60f8      	str	r0, [r7, #12]
 800f85e:	60b9      	str	r1, [r7, #8]
 800f860:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	6a1b      	ldr	r3, [r3, #32]
 800f866:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	6a1b      	ldr	r3, [r3, #32]
 800f86c:	f023 0210 	bic.w	r2, r3, #16
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	699b      	ldr	r3, [r3, #24]
 800f878:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f87a:	693b      	ldr	r3, [r7, #16]
 800f87c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f880:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	031b      	lsls	r3, r3, #12
 800f886:	693a      	ldr	r2, [r7, #16]
 800f888:	4313      	orrs	r3, r2
 800f88a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f892:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	011b      	lsls	r3, r3, #4
 800f898:	697a      	ldr	r2, [r7, #20]
 800f89a:	4313      	orrs	r3, r2
 800f89c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	693a      	ldr	r2, [r7, #16]
 800f8a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	697a      	ldr	r2, [r7, #20]
 800f8a8:	621a      	str	r2, [r3, #32]
}
 800f8aa:	bf00      	nop
 800f8ac:	371c      	adds	r7, #28
 800f8ae:	46bd      	mov	sp, r7
 800f8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b4:	4770      	bx	lr

0800f8b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f8b6:	b480      	push	{r7}
 800f8b8:	b085      	sub	sp, #20
 800f8ba:	af00      	add	r7, sp, #0
 800f8bc:	6078      	str	r0, [r7, #4]
 800f8be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	689b      	ldr	r3, [r3, #8]
 800f8c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f8cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f8d2:	683a      	ldr	r2, [r7, #0]
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	4313      	orrs	r3, r2
 800f8d8:	f043 0307 	orr.w	r3, r3, #7
 800f8dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	68fa      	ldr	r2, [r7, #12]
 800f8e2:	609a      	str	r2, [r3, #8]
}
 800f8e4:	bf00      	nop
 800f8e6:	3714      	adds	r7, #20
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ee:	4770      	bx	lr

0800f8f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f8f0:	b480      	push	{r7}
 800f8f2:	b087      	sub	sp, #28
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	60f8      	str	r0, [r7, #12]
 800f8f8:	60b9      	str	r1, [r7, #8]
 800f8fa:	607a      	str	r2, [r7, #4]
 800f8fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	689b      	ldr	r3, [r3, #8]
 800f902:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f904:	697b      	ldr	r3, [r7, #20]
 800f906:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f90a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	021a      	lsls	r2, r3, #8
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	431a      	orrs	r2, r3
 800f914:	68bb      	ldr	r3, [r7, #8]
 800f916:	4313      	orrs	r3, r2
 800f918:	697a      	ldr	r2, [r7, #20]
 800f91a:	4313      	orrs	r3, r2
 800f91c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	697a      	ldr	r2, [r7, #20]
 800f922:	609a      	str	r2, [r3, #8]
}
 800f924:	bf00      	nop
 800f926:	371c      	adds	r7, #28
 800f928:	46bd      	mov	sp, r7
 800f92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f92e:	4770      	bx	lr

0800f930 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f930:	b480      	push	{r7}
 800f932:	b087      	sub	sp, #28
 800f934:	af00      	add	r7, sp, #0
 800f936:	60f8      	str	r0, [r7, #12]
 800f938:	60b9      	str	r1, [r7, #8]
 800f93a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f93c:	68bb      	ldr	r3, [r7, #8]
 800f93e:	f003 031f 	and.w	r3, r3, #31
 800f942:	2201      	movs	r2, #1
 800f944:	fa02 f303 	lsl.w	r3, r2, r3
 800f948:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	6a1a      	ldr	r2, [r3, #32]
 800f94e:	697b      	ldr	r3, [r7, #20]
 800f950:	43db      	mvns	r3, r3
 800f952:	401a      	ands	r2, r3
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	6a1a      	ldr	r2, [r3, #32]
 800f95c:	68bb      	ldr	r3, [r7, #8]
 800f95e:	f003 031f 	and.w	r3, r3, #31
 800f962:	6879      	ldr	r1, [r7, #4]
 800f964:	fa01 f303 	lsl.w	r3, r1, r3
 800f968:	431a      	orrs	r2, r3
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	621a      	str	r2, [r3, #32]
}
 800f96e:	bf00      	nop
 800f970:	371c      	adds	r7, #28
 800f972:	46bd      	mov	sp, r7
 800f974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f978:	4770      	bx	lr
	...

0800f97c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f97c:	b480      	push	{r7}
 800f97e:	b085      	sub	sp, #20
 800f980:	af00      	add	r7, sp, #0
 800f982:	6078      	str	r0, [r7, #4]
 800f984:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f98c:	2b01      	cmp	r3, #1
 800f98e:	d101      	bne.n	800f994 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f990:	2302      	movs	r3, #2
 800f992:	e0a1      	b.n	800fad8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	2201      	movs	r2, #1
 800f998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	2202      	movs	r2, #2
 800f9a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	685b      	ldr	r3, [r3, #4]
 800f9aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	689b      	ldr	r3, [r3, #8]
 800f9b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	4a4a      	ldr	r2, [pc, #296]	@ (800fae4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800f9ba:	4293      	cmp	r3, r2
 800f9bc:	d00e      	beq.n	800f9dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	4a49      	ldr	r2, [pc, #292]	@ (800fae8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800f9c4:	4293      	cmp	r3, r2
 800f9c6:	d009      	beq.n	800f9dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	4a47      	ldr	r2, [pc, #284]	@ (800faec <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800f9ce:	4293      	cmp	r3, r2
 800f9d0:	d004      	beq.n	800f9dc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	4a46      	ldr	r2, [pc, #280]	@ (800faf0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800f9d8:	4293      	cmp	r3, r2
 800f9da:	d108      	bne.n	800f9ee <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f9e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f9e4:	683b      	ldr	r3, [r7, #0]
 800f9e6:	685b      	ldr	r3, [r3, #4]
 800f9e8:	68fa      	ldr	r2, [r7, #12]
 800f9ea:	4313      	orrs	r3, r2
 800f9ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800f9f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	68fa      	ldr	r2, [r7, #12]
 800fa00:	4313      	orrs	r3, r2
 800fa02:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	68fa      	ldr	r2, [r7, #12]
 800fa0a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	4a34      	ldr	r2, [pc, #208]	@ (800fae4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800fa12:	4293      	cmp	r3, r2
 800fa14:	d04a      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	4a33      	ldr	r2, [pc, #204]	@ (800fae8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800fa1c:	4293      	cmp	r3, r2
 800fa1e:	d045      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa28:	d040      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa32:	d03b      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	4a2e      	ldr	r2, [pc, #184]	@ (800faf4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800fa3a:	4293      	cmp	r3, r2
 800fa3c:	d036      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	4a2d      	ldr	r2, [pc, #180]	@ (800faf8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800fa44:	4293      	cmp	r3, r2
 800fa46:	d031      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	4a2b      	ldr	r2, [pc, #172]	@ (800fafc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800fa4e:	4293      	cmp	r3, r2
 800fa50:	d02c      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	4a2a      	ldr	r2, [pc, #168]	@ (800fb00 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800fa58:	4293      	cmp	r3, r2
 800fa5a:	d027      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	4a28      	ldr	r2, [pc, #160]	@ (800fb04 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800fa62:	4293      	cmp	r3, r2
 800fa64:	d022      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	4a27      	ldr	r2, [pc, #156]	@ (800fb08 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800fa6c:	4293      	cmp	r3, r2
 800fa6e:	d01d      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	4a1d      	ldr	r2, [pc, #116]	@ (800faec <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800fa76:	4293      	cmp	r3, r2
 800fa78:	d018      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	4a1c      	ldr	r2, [pc, #112]	@ (800faf0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800fa80:	4293      	cmp	r3, r2
 800fa82:	d013      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	4a20      	ldr	r2, [pc, #128]	@ (800fb0c <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800fa8a:	4293      	cmp	r3, r2
 800fa8c:	d00e      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	4a1f      	ldr	r2, [pc, #124]	@ (800fb10 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800fa94:	4293      	cmp	r3, r2
 800fa96:	d009      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	4a1d      	ldr	r2, [pc, #116]	@ (800fb14 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800fa9e:	4293      	cmp	r3, r2
 800faa0:	d004      	beq.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	4a1c      	ldr	r2, [pc, #112]	@ (800fb18 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d10c      	bne.n	800fac6 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800faac:	68bb      	ldr	r3, [r7, #8]
 800faae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fab2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fab4:	683b      	ldr	r3, [r7, #0]
 800fab6:	689b      	ldr	r3, [r3, #8]
 800fab8:	68ba      	ldr	r2, [r7, #8]
 800faba:	4313      	orrs	r3, r2
 800fabc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	68ba      	ldr	r2, [r7, #8]
 800fac4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	2201      	movs	r2, #1
 800faca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	2200      	movs	r2, #0
 800fad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fad6:	2300      	movs	r3, #0
}
 800fad8:	4618      	mov	r0, r3
 800fada:	3714      	adds	r7, #20
 800fadc:	46bd      	mov	sp, r7
 800fade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae2:	4770      	bx	lr
 800fae4:	40012c00 	.word	0x40012c00
 800fae8:	50012c00 	.word	0x50012c00
 800faec:	40013400 	.word	0x40013400
 800faf0:	50013400 	.word	0x50013400
 800faf4:	40000400 	.word	0x40000400
 800faf8:	50000400 	.word	0x50000400
 800fafc:	40000800 	.word	0x40000800
 800fb00:	50000800 	.word	0x50000800
 800fb04:	40000c00 	.word	0x40000c00
 800fb08:	50000c00 	.word	0x50000c00
 800fb0c:	40001800 	.word	0x40001800
 800fb10:	50001800 	.word	0x50001800
 800fb14:	40014000 	.word	0x40014000
 800fb18:	50014000 	.word	0x50014000

0800fb1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fb1c:	b480      	push	{r7}
 800fb1e:	b083      	sub	sp, #12
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fb24:	bf00      	nop
 800fb26:	370c      	adds	r7, #12
 800fb28:	46bd      	mov	sp, r7
 800fb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb2e:	4770      	bx	lr

0800fb30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fb30:	b480      	push	{r7}
 800fb32:	b083      	sub	sp, #12
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fb38:	bf00      	nop
 800fb3a:	370c      	adds	r7, #12
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb42:	4770      	bx	lr

0800fb44 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fb44:	b480      	push	{r7}
 800fb46:	b083      	sub	sp, #12
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fb4c:	bf00      	nop
 800fb4e:	370c      	adds	r7, #12
 800fb50:	46bd      	mov	sp, r7
 800fb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb56:	4770      	bx	lr

0800fb58 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b083      	sub	sp, #12
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800fb60:	bf00      	nop
 800fb62:	370c      	adds	r7, #12
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr

0800fb6c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800fb6c:	b480      	push	{r7}
 800fb6e:	b083      	sub	sp, #12
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800fb74:	bf00      	nop
 800fb76:	370c      	adds	r7, #12
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7e:	4770      	bx	lr

0800fb80 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800fb80:	b480      	push	{r7}
 800fb82:	b083      	sub	sp, #12
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800fb88:	bf00      	nop
 800fb8a:	370c      	adds	r7, #12
 800fb8c:	46bd      	mov	sp, r7
 800fb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb92:	4770      	bx	lr

0800fb94 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800fb94:	b480      	push	{r7}
 800fb96:	b083      	sub	sp, #12
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800fb9c:	bf00      	nop
 800fb9e:	370c      	adds	r7, #12
 800fba0:	46bd      	mov	sp, r7
 800fba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba6:	4770      	bx	lr

0800fba8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fba8:	b580      	push	{r7, lr}
 800fbaa:	b082      	sub	sp, #8
 800fbac:	af00      	add	r7, sp, #0
 800fbae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d101      	bne.n	800fbba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fbb6:	2301      	movs	r3, #1
 800fbb8:	e042      	b.n	800fc40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d106      	bne.n	800fbd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	2200      	movs	r2, #0
 800fbc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fbcc:	6878      	ldr	r0, [r7, #4]
 800fbce:	f7f5 f8ab 	bl	8004d28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	2224      	movs	r2, #36	@ 0x24
 800fbd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	681a      	ldr	r2, [r3, #0]
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	f022 0201 	bic.w	r2, r2, #1
 800fbe8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d002      	beq.n	800fbf8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fbf2:	6878      	ldr	r0, [r7, #4]
 800fbf4:	f000 fe4e 	bl	8010894 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fbf8:	6878      	ldr	r0, [r7, #4]
 800fbfa:	f000 fc5d 	bl	80104b8 <UART_SetConfig>
 800fbfe:	4603      	mov	r3, r0
 800fc00:	2b01      	cmp	r3, #1
 800fc02:	d101      	bne.n	800fc08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800fc04:	2301      	movs	r3, #1
 800fc06:	e01b      	b.n	800fc40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	685a      	ldr	r2, [r3, #4]
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fc16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	689a      	ldr	r2, [r3, #8]
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fc26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	681a      	ldr	r2, [r3, #0]
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	f042 0201 	orr.w	r2, r2, #1
 800fc36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fc38:	6878      	ldr	r0, [r7, #4]
 800fc3a:	f000 fecd 	bl	80109d8 <UART_CheckIdleState>
 800fc3e:	4603      	mov	r3, r0
}
 800fc40:	4618      	mov	r0, r3
 800fc42:	3708      	adds	r7, #8
 800fc44:	46bd      	mov	sp, r7
 800fc46:	bd80      	pop	{r7, pc}

0800fc48 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b08a      	sub	sp, #40	@ 0x28
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	60f8      	str	r0, [r7, #12]
 800fc50:	60b9      	str	r1, [r7, #8]
 800fc52:	4613      	mov	r3, r2
 800fc54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fc5c:	2b20      	cmp	r3, #32
 800fc5e:	d14b      	bne.n	800fcf8 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800fc60:	68bb      	ldr	r3, [r7, #8]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d002      	beq.n	800fc6c <HAL_UART_Receive_IT+0x24>
 800fc66:	88fb      	ldrh	r3, [r7, #6]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d101      	bne.n	800fc70 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800fc6c:	2301      	movs	r3, #1
 800fc6e:	e044      	b.n	800fcfa <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	2200      	movs	r2, #0
 800fc74:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	689b      	ldr	r3, [r3, #8]
 800fc7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc80:	2b40      	cmp	r3, #64	@ 0x40
 800fc82:	d107      	bne.n	800fc94 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	689a      	ldr	r2, [r3, #8]
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fc92:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	4a1a      	ldr	r2, [pc, #104]	@ (800fd04 <HAL_UART_Receive_IT+0xbc>)
 800fc9a:	4293      	cmp	r3, r2
 800fc9c:	d024      	beq.n	800fce8 <HAL_UART_Receive_IT+0xa0>
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	4a19      	ldr	r2, [pc, #100]	@ (800fd08 <HAL_UART_Receive_IT+0xc0>)
 800fca4:	4293      	cmp	r3, r2
 800fca6:	d01f      	beq.n	800fce8 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	685b      	ldr	r3, [r3, #4]
 800fcae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d018      	beq.n	800fce8 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcbc:	697b      	ldr	r3, [r7, #20]
 800fcbe:	e853 3f00 	ldrex	r3, [r3]
 800fcc2:	613b      	str	r3, [r7, #16]
   return(result);
 800fcc4:	693b      	ldr	r3, [r7, #16]
 800fcc6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fcca:	627b      	str	r3, [r7, #36]	@ 0x24
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	461a      	mov	r2, r3
 800fcd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcd4:	623b      	str	r3, [r7, #32]
 800fcd6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcd8:	69f9      	ldr	r1, [r7, #28]
 800fcda:	6a3a      	ldr	r2, [r7, #32]
 800fcdc:	e841 2300 	strex	r3, r2, [r1]
 800fce0:	61bb      	str	r3, [r7, #24]
   return(result);
 800fce2:	69bb      	ldr	r3, [r7, #24]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d1e6      	bne.n	800fcb6 <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800fce8:	88fb      	ldrh	r3, [r7, #6]
 800fcea:	461a      	mov	r2, r3
 800fcec:	68b9      	ldr	r1, [r7, #8]
 800fcee:	68f8      	ldr	r0, [r7, #12]
 800fcf0:	f000 ff8a 	bl	8010c08 <UART_Start_Receive_IT>
 800fcf4:	4603      	mov	r3, r0
 800fcf6:	e000      	b.n	800fcfa <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800fcf8:	2302      	movs	r3, #2
  }
}
 800fcfa:	4618      	mov	r0, r3
 800fcfc:	3728      	adds	r7, #40	@ 0x28
 800fcfe:	46bd      	mov	sp, r7
 800fd00:	bd80      	pop	{r7, pc}
 800fd02:	bf00      	nop
 800fd04:	44002400 	.word	0x44002400
 800fd08:	54002400 	.word	0x54002400

0800fd0c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b08c      	sub	sp, #48	@ 0x30
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	60f8      	str	r0, [r7, #12]
 800fd14:	60b9      	str	r1, [r7, #8]
 800fd16:	4613      	mov	r3, r2
 800fd18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
 800fd1a:	88fb      	ldrh	r3, [r7, #6]
 800fd1c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fd24:	2b20      	cmp	r3, #32
 800fd26:	f040 80ad 	bne.w	800fe84 <HAL_UART_Transmit_DMA+0x178>
  {
    if ((pData == NULL) || (Size == 0U))
 800fd2a:	68bb      	ldr	r3, [r7, #8]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d002      	beq.n	800fd36 <HAL_UART_Transmit_DMA+0x2a>
 800fd30:	88fb      	ldrh	r3, [r7, #6]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d101      	bne.n	800fd3a <HAL_UART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
 800fd36:	2301      	movs	r3, #1
 800fd38:	e0a5      	b.n	800fe86 <HAL_UART_Transmit_DMA+0x17a>
    }

    huart->pTxBuffPtr  = pData;
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	68ba      	ldr	r2, [r7, #8]
 800fd3e:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	88fa      	ldrh	r2, [r7, #6]
 800fd44:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	88fa      	ldrh	r2, [r7, #6]
 800fd4c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	2200      	movs	r2, #0
 800fd54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	2221      	movs	r2, #33	@ 0x21
 800fd5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	2240      	movs	r2, #64	@ 0x40
 800fd66:	621a      	str	r2, [r3, #32]

#endif /* USART_DMAREQUESTS_SW_WA */
    if (huart->hdmatx != NULL)
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d06d      	beq.n	800fe4c <HAL_UART_Transmit_DMA+0x140>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd74:	4a46      	ldr	r2, [pc, #280]	@ (800fe90 <HAL_UART_Transmit_DMA+0x184>)
 800fd76:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd7c:	4a45      	ldr	r2, [pc, #276]	@ (800fe94 <HAL_UART_Transmit_DMA+0x188>)
 800fd7e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd84:	4a44      	ldr	r2, [pc, #272]	@ (800fe98 <HAL_UART_Transmit_DMA+0x18c>)
 800fd86:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
         should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	689b      	ldr	r3, [r3, #8]
 800fd94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd98:	d106      	bne.n	800fda8 <HAL_UART_Transmit_DMA+0x9c>
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	691b      	ldr	r3, [r3, #16]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d102      	bne.n	800fda8 <HAL_UART_Transmit_DMA+0x9c>
      {
        nbByte = Size * 2U;
 800fda2:	88fb      	ldrh	r3, [r7, #6]
 800fda4:	005b      	lsls	r3, r3, #1
 800fda6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      }

      /* Check linked list mode */
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fdae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d02d      	beq.n	800fe12 <HAL_UART_Transmit_DMA+0x106>
      {
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d024      	beq.n	800fe0a <HAL_UART_Transmit_DMA+0xfe>
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d01e      	beq.n	800fe0a <HAL_UART_Transmit_DMA+0xfe>
        {
          /* Set DMA data size */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800fdd6:	609a      	str	r2, [r3, #8]

          /* Set DMA source address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)huart->pTxBuffPtr;
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fde0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	60da      	str	r2, [r3, #12]

          /* Set DMA destination address */
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
            (uint32_t)&huart->Instance->TDR;
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	f103 0228 	add.w	r2, r3, #40	@ 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	611a      	str	r2, [r3, #16]

          /* Enable the UART transmit DMA channel */
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdfc:	4618      	mov	r0, r3
 800fdfe:	f7f7 fc21 	bl	8007644 <HAL_DMAEx_List_Start_IT>
 800fe02:	4603      	mov	r3, r0
 800fe04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800fe08:	e012      	b.n	800fe30 <HAL_UART_Transmit_DMA+0x124>
        }
        else
        {
          /* Update status */
          status = HAL_ERROR;
 800fe0a:	2301      	movs	r3, #1
 800fe0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800fe10:	e00e      	b.n	800fe30 <HAL_UART_Transmit_DMA+0x124>
        }
      }
      else
      {
        /* Enable the UART transmit DMA channel */
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fe1a:	4619      	mov	r1, r3
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	3328      	adds	r3, #40	@ 0x28
 800fe22:	461a      	mov	r2, r3
 800fe24:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800fe26:	f7f6 febb 	bl	8006ba0 <HAL_DMA_Start_IT>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }

      if (status != HAL_OK)
 800fe30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d009      	beq.n	800fe4c <HAL_UART_Transmit_DMA+0x140>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	2210      	movs	r2, #16
 800fe3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	2220      	movs	r2, #32
 800fe44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800fe48:	2301      	movs	r3, #1
 800fe4a:	e01c      	b.n	800fe86 <HAL_UART_Transmit_DMA+0x17a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	3308      	adds	r3, #8
 800fe52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe54:	69bb      	ldr	r3, [r7, #24]
 800fe56:	e853 3f00 	ldrex	r3, [r3]
 800fe5a:	617b      	str	r3, [r7, #20]
   return(result);
 800fe5c:	697b      	ldr	r3, [r7, #20]
 800fe5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe62:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	3308      	adds	r3, #8
 800fe6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe6c:	627a      	str	r2, [r7, #36]	@ 0x24
 800fe6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe70:	6a39      	ldr	r1, [r7, #32]
 800fe72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe74:	e841 2300 	strex	r3, r2, [r1]
 800fe78:	61fb      	str	r3, [r7, #28]
   return(result);
 800fe7a:	69fb      	ldr	r3, [r7, #28]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d1e5      	bne.n	800fe4c <HAL_UART_Transmit_DMA+0x140>

    return HAL_OK;
 800fe80:	2300      	movs	r3, #0
 800fe82:	e000      	b.n	800fe86 <HAL_UART_Transmit_DMA+0x17a>
  }
  else
  {
    return HAL_BUSY;
 800fe84:	2302      	movs	r3, #2
  }
}
 800fe86:	4618      	mov	r0, r3
 800fe88:	3730      	adds	r7, #48	@ 0x30
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	bd80      	pop	{r7, pc}
 800fe8e:	bf00      	nop
 800fe90:	08010f9b 	.word	0x08010f9b
 800fe94:	08010ffb 	.word	0x08010ffb
 800fe98:	08011017 	.word	0x08011017

0800fe9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b0ae      	sub	sp, #184	@ 0xb8
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	69db      	ldr	r3, [r3, #28]
 800feaa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	689b      	ldr	r3, [r3, #8]
 800febe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fec2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fec6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800feca:	4013      	ands	r3, r2
 800fecc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800fed0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d11b      	bne.n	800ff10 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fed8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800fedc:	f003 0320 	and.w	r3, r3, #32
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d015      	beq.n	800ff10 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fee4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800fee8:	f003 0320 	and.w	r3, r3, #32
 800feec:	2b00      	cmp	r3, #0
 800feee:	d105      	bne.n	800fefc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fef0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fef4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d009      	beq.n	800ff10 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	f000 82ac 	beq.w	801045e <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff0a:	6878      	ldr	r0, [r7, #4]
 800ff0c:	4798      	blx	r3
      }
      return;
 800ff0e:	e2a6      	b.n	801045e <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ff10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	f000 80fd 	beq.w	8010114 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ff1a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ff1e:	4b7a      	ldr	r3, [pc, #488]	@ (8010108 <HAL_UART_IRQHandler+0x26c>)
 800ff20:	4013      	ands	r3, r2
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d106      	bne.n	800ff34 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ff26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ff2a:	4b78      	ldr	r3, [pc, #480]	@ (801010c <HAL_UART_IRQHandler+0x270>)
 800ff2c:	4013      	ands	r3, r2
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	f000 80f0 	beq.w	8010114 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ff34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ff38:	f003 0301 	and.w	r3, r3, #1
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d011      	beq.n	800ff64 <HAL_UART_IRQHandler+0xc8>
 800ff40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ff44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d00b      	beq.n	800ff64 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	2201      	movs	r2, #1
 800ff52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff5a:	f043 0201 	orr.w	r2, r3, #1
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ff68:	f003 0302 	and.w	r3, r3, #2
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d011      	beq.n	800ff94 <HAL_UART_IRQHandler+0xf8>
 800ff70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff74:	f003 0301 	and.w	r3, r3, #1
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d00b      	beq.n	800ff94 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	2202      	movs	r2, #2
 800ff82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff8a:	f043 0204 	orr.w	r2, r3, #4
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ff98:	f003 0304 	and.w	r3, r3, #4
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d011      	beq.n	800ffc4 <HAL_UART_IRQHandler+0x128>
 800ffa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ffa4:	f003 0301 	and.w	r3, r3, #1
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d00b      	beq.n	800ffc4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	2204      	movs	r2, #4
 800ffb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffba:	f043 0202 	orr.w	r2, r3, #2
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ffc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ffc8:	f003 0308 	and.w	r3, r3, #8
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d017      	beq.n	8010000 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ffd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ffd4:	f003 0320 	and.w	r3, r3, #32
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d105      	bne.n	800ffe8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ffdc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ffe0:	4b49      	ldr	r3, [pc, #292]	@ (8010108 <HAL_UART_IRQHandler+0x26c>)
 800ffe2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d00b      	beq.n	8010000 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	2208      	movs	r2, #8
 800ffee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fff6:	f043 0208 	orr.w	r2, r3, #8
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010000:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010004:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010008:	2b00      	cmp	r3, #0
 801000a:	d012      	beq.n	8010032 <HAL_UART_IRQHandler+0x196>
 801000c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8010010:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010014:	2b00      	cmp	r3, #0
 8010016:	d00c      	beq.n	8010032 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010020:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010028:	f043 0220 	orr.w	r2, r3, #32
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010038:	2b00      	cmp	r3, #0
 801003a:	f000 8212 	beq.w	8010462 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801003e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010042:	f003 0320 	and.w	r3, r3, #32
 8010046:	2b00      	cmp	r3, #0
 8010048:	d013      	beq.n	8010072 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801004a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 801004e:	f003 0320 	and.w	r3, r3, #32
 8010052:	2b00      	cmp	r3, #0
 8010054:	d105      	bne.n	8010062 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801005a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801005e:	2b00      	cmp	r3, #0
 8010060:	d007      	beq.n	8010072 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010066:	2b00      	cmp	r3, #0
 8010068:	d003      	beq.n	8010072 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801006e:	6878      	ldr	r0, [r7, #4]
 8010070:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010078:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	689b      	ldr	r3, [r3, #8]
 8010082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010086:	2b40      	cmp	r3, #64	@ 0x40
 8010088:	d005      	beq.n	8010096 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801008a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801008e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010092:	2b00      	cmp	r3, #0
 8010094:	d02e      	beq.n	80100f4 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 ff19 	bl	8010ece <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	689b      	ldr	r3, [r3, #8]
 80100a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80100a6:	2b40      	cmp	r3, #64	@ 0x40
 80100a8:	d120      	bne.n	80100ec <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d017      	beq.n	80100e4 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100ba:	4a15      	ldr	r2, [pc, #84]	@ (8010110 <HAL_UART_IRQHandler+0x274>)
 80100bc:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100c4:	4618      	mov	r0, r3
 80100c6:	f7f6 fe4d 	bl	8006d64 <HAL_DMA_Abort_IT>
 80100ca:	4603      	mov	r3, r0
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d019      	beq.n	8010104 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80100d8:	687a      	ldr	r2, [r7, #4]
 80100da:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80100de:	4610      	mov	r0, r2
 80100e0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100e2:	e00f      	b.n	8010104 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80100e4:	6878      	ldr	r0, [r7, #4]
 80100e6:	f000 f9d1 	bl	801048c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100ea:	e00b      	b.n	8010104 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80100ec:	6878      	ldr	r0, [r7, #4]
 80100ee:	f000 f9cd 	bl	801048c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100f2:	e007      	b.n	8010104 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80100f4:	6878      	ldr	r0, [r7, #4]
 80100f6:	f000 f9c9 	bl	801048c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	2200      	movs	r2, #0
 80100fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010102:	e1ae      	b.n	8010462 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010104:	bf00      	nop
    return;
 8010106:	e1ac      	b.n	8010462 <HAL_UART_IRQHandler+0x5c6>
 8010108:	10000001 	.word	0x10000001
 801010c:	04000120 	.word	0x04000120
 8010110:	08011097 	.word	0x08011097

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010118:	2b01      	cmp	r3, #1
 801011a:	f040 8142 	bne.w	80103a2 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801011e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010122:	f003 0310 	and.w	r3, r3, #16
 8010126:	2b00      	cmp	r3, #0
 8010128:	f000 813b 	beq.w	80103a2 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 801012c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8010130:	f003 0310 	and.w	r3, r3, #16
 8010134:	2b00      	cmp	r3, #0
 8010136:	f000 8134 	beq.w	80103a2 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	2210      	movs	r2, #16
 8010140:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	689b      	ldr	r3, [r3, #8]
 8010148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801014c:	2b40      	cmp	r3, #64	@ 0x40
 801014e:	f040 80aa 	bne.w	80102a6 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801015c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 8010160:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8010164:	2b00      	cmp	r3, #0
 8010166:	f000 8084 	beq.w	8010272 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010170:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8010174:	429a      	cmp	r2, r3
 8010176:	d27c      	bcs.n	8010272 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 801017e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801018a:	2b81      	cmp	r3, #129	@ 0x81
 801018c:	d060      	beq.n	8010250 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010194:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010196:	e853 3f00 	ldrex	r3, [r3]
 801019a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801019c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801019e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80101a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	461a      	mov	r2, r3
 80101ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80101b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80101b4:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101b6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80101b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80101bc:	e841 2300 	strex	r3, r2, [r1]
 80101c0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80101c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d1e2      	bne.n	801018e <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	3308      	adds	r3, #8
 80101ce:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80101d2:	e853 3f00 	ldrex	r3, [r3]
 80101d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80101d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80101da:	f023 0301 	bic.w	r3, r3, #1
 80101de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	3308      	adds	r3, #8
 80101e8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80101ec:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80101ee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101f0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80101f2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80101f4:	e841 2300 	strex	r3, r2, [r1]
 80101f8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80101fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d1e3      	bne.n	80101c8 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	2220      	movs	r2, #32
 8010204:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	2200      	movs	r2, #0
 801020c:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010216:	e853 3f00 	ldrex	r3, [r3]
 801021a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801021c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801021e:	f023 0310 	bic.w	r3, r3, #16
 8010222:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	461a      	mov	r2, r3
 801022c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010230:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010232:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010234:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010236:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010238:	e841 2300 	strex	r3, r2, [r1]
 801023c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801023e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010240:	2b00      	cmp	r3, #0
 8010242:	d1e4      	bne.n	801020e <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801024a:	4618      	mov	r0, r3
 801024c:	f7f6 fd0e 	bl	8006c6c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	2202      	movs	r2, #2
 8010254:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010262:	b29b      	uxth	r3, r3
 8010264:	1ad3      	subs	r3, r2, r3
 8010266:	b29b      	uxth	r3, r3
 8010268:	4619      	mov	r1, r3
 801026a:	6878      	ldr	r0, [r7, #4]
 801026c:	f000 f918 	bl	80104a0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010270:	e0f9      	b.n	8010466 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010278:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 801027c:	429a      	cmp	r2, r3
 801027e:	f040 80f2 	bne.w	8010466 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801028a:	2b81      	cmp	r3, #129	@ 0x81
 801028c:	f040 80eb 	bne.w	8010466 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	2202      	movs	r2, #2
 8010294:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801029c:	4619      	mov	r1, r3
 801029e:	6878      	ldr	r0, [r7, #4]
 80102a0:	f000 f8fe 	bl	80104a0 <HAL_UARTEx_RxEventCallback>
      return;
 80102a4:	e0df      	b.n	8010466 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80102b2:	b29b      	uxth	r3, r3
 80102b4:	1ad3      	subs	r3, r2, r3
 80102b6:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80102c0:	b29b      	uxth	r3, r3
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	f000 80d1 	beq.w	801046a <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 80102c8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	f000 80cc 	beq.w	801046a <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102da:	e853 3f00 	ldrex	r3, [r3]
 80102de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80102e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80102e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80102e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	461a      	mov	r2, r3
 80102f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80102f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80102f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80102fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80102fc:	e841 2300 	strex	r3, r2, [r1]
 8010300:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010304:	2b00      	cmp	r3, #0
 8010306:	d1e4      	bne.n	80102d2 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	3308      	adds	r3, #8
 801030e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010312:	e853 3f00 	ldrex	r3, [r3]
 8010316:	623b      	str	r3, [r7, #32]
   return(result);
 8010318:	6a3b      	ldr	r3, [r7, #32]
 801031a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801031e:	f023 0301 	bic.w	r3, r3, #1
 8010322:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	3308      	adds	r3, #8
 801032c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8010330:	633a      	str	r2, [r7, #48]	@ 0x30
 8010332:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010334:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010336:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010338:	e841 2300 	strex	r3, r2, [r1]
 801033c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801033e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010340:	2b00      	cmp	r3, #0
 8010342:	d1e1      	bne.n	8010308 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2220      	movs	r2, #32
 8010348:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	2200      	movs	r2, #0
 8010350:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	2200      	movs	r2, #0
 8010356:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801035e:	693b      	ldr	r3, [r7, #16]
 8010360:	e853 3f00 	ldrex	r3, [r3]
 8010364:	60fb      	str	r3, [r7, #12]
   return(result);
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	f023 0310 	bic.w	r3, r3, #16
 801036c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	461a      	mov	r2, r3
 8010376:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801037a:	61fb      	str	r3, [r7, #28]
 801037c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801037e:	69b9      	ldr	r1, [r7, #24]
 8010380:	69fa      	ldr	r2, [r7, #28]
 8010382:	e841 2300 	strex	r3, r2, [r1]
 8010386:	617b      	str	r3, [r7, #20]
   return(result);
 8010388:	697b      	ldr	r3, [r7, #20]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d1e4      	bne.n	8010358 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	2202      	movs	r2, #2
 8010392:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010394:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8010398:	4619      	mov	r1, r3
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f000 f880 	bl	80104a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80103a0:	e063      	b.n	801046a <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80103a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80103a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d00e      	beq.n	80103cc <HAL_UART_IRQHandler+0x530>
 80103ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80103b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d008      	beq.n	80103cc <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80103c2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80103c4:	6878      	ldr	r0, [r7, #4]
 80103c6:	f001 fbdb 	bl	8011b80 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80103ca:	e051      	b.n	8010470 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80103cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80103d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d014      	beq.n	8010402 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80103d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80103dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d105      	bne.n	80103f0 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80103e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80103e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d008      	beq.n	8010402 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d03a      	beq.n	801046e <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80103fc:	6878      	ldr	r0, [r7, #4]
 80103fe:	4798      	blx	r3
    }
    return;
 8010400:	e035      	b.n	801046e <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010402:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801040a:	2b00      	cmp	r3, #0
 801040c:	d009      	beq.n	8010422 <HAL_UART_IRQHandler+0x586>
 801040e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8010412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010416:	2b00      	cmp	r3, #0
 8010418:	d003      	beq.n	8010422 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 801041a:	6878      	ldr	r0, [r7, #4]
 801041c:	f000 fe4d 	bl	80110ba <UART_EndTransmit_IT>
    return;
 8010420:	e026      	b.n	8010470 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010422:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010426:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801042a:	2b00      	cmp	r3, #0
 801042c:	d009      	beq.n	8010442 <HAL_UART_IRQHandler+0x5a6>
 801042e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8010432:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010436:	2b00      	cmp	r3, #0
 8010438:	d003      	beq.n	8010442 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801043a:	6878      	ldr	r0, [r7, #4]
 801043c:	f001 fbb4 	bl	8011ba8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010440:	e016      	b.n	8010470 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010442:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010446:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801044a:	2b00      	cmp	r3, #0
 801044c:	d010      	beq.n	8010470 <HAL_UART_IRQHandler+0x5d4>
 801044e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8010452:	2b00      	cmp	r3, #0
 8010454:	da0c      	bge.n	8010470 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010456:	6878      	ldr	r0, [r7, #4]
 8010458:	f001 fb9c 	bl	8011b94 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801045c:	e008      	b.n	8010470 <HAL_UART_IRQHandler+0x5d4>
      return;
 801045e:	bf00      	nop
 8010460:	e006      	b.n	8010470 <HAL_UART_IRQHandler+0x5d4>
    return;
 8010462:	bf00      	nop
 8010464:	e004      	b.n	8010470 <HAL_UART_IRQHandler+0x5d4>
      return;
 8010466:	bf00      	nop
 8010468:	e002      	b.n	8010470 <HAL_UART_IRQHandler+0x5d4>
      return;
 801046a:	bf00      	nop
 801046c:	e000      	b.n	8010470 <HAL_UART_IRQHandler+0x5d4>
    return;
 801046e:	bf00      	nop
  }
}
 8010470:	37b8      	adds	r7, #184	@ 0xb8
 8010472:	46bd      	mov	sp, r7
 8010474:	bd80      	pop	{r7, pc}
 8010476:	bf00      	nop

08010478 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010478:	b480      	push	{r7}
 801047a:	b083      	sub	sp, #12
 801047c:	af00      	add	r7, sp, #0
 801047e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010480:	bf00      	nop
 8010482:	370c      	adds	r7, #12
 8010484:	46bd      	mov	sp, r7
 8010486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801048a:	4770      	bx	lr

0801048c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801048c:	b480      	push	{r7}
 801048e:	b083      	sub	sp, #12
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010494:	bf00      	nop
 8010496:	370c      	adds	r7, #12
 8010498:	46bd      	mov	sp, r7
 801049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801049e:	4770      	bx	lr

080104a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80104a0:	b480      	push	{r7}
 80104a2:	b083      	sub	sp, #12
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	6078      	str	r0, [r7, #4]
 80104a8:	460b      	mov	r3, r1
 80104aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80104ac:	bf00      	nop
 80104ae:	370c      	adds	r7, #12
 80104b0:	46bd      	mov	sp, r7
 80104b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b6:	4770      	bx	lr

080104b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80104b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80104bc:	b094      	sub	sp, #80	@ 0x50
 80104be:	af00      	add	r7, sp, #0
 80104c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80104c2:	2300      	movs	r3, #0
 80104c4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80104c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104ca:	681a      	ldr	r2, [r3, #0]
 80104cc:	4b78      	ldr	r3, [pc, #480]	@ (80106b0 <UART_SetConfig+0x1f8>)
 80104ce:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80104d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104d2:	689a      	ldr	r2, [r3, #8]
 80104d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104d6:	691b      	ldr	r3, [r3, #16]
 80104d8:	431a      	orrs	r2, r3
 80104da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104dc:	695b      	ldr	r3, [r3, #20]
 80104de:	431a      	orrs	r2, r3
 80104e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104e2:	69db      	ldr	r3, [r3, #28]
 80104e4:	4313      	orrs	r3, r2
 80104e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80104e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	4971      	ldr	r1, [pc, #452]	@ (80106b4 <UART_SetConfig+0x1fc>)
 80104f0:	4019      	ands	r1, r3
 80104f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104f4:	681a      	ldr	r2, [r3, #0]
 80104f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80104f8:	430b      	orrs	r3, r1
 80104fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80104fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	685b      	ldr	r3, [r3, #4]
 8010502:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8010506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010508:	68d9      	ldr	r1, [r3, #12]
 801050a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801050c:	681a      	ldr	r2, [r3, #0]
 801050e:	ea40 0301 	orr.w	r3, r0, r1
 8010512:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010516:	699b      	ldr	r3, [r3, #24]
 8010518:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801051a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801051c:	681a      	ldr	r2, [r3, #0]
 801051e:	4b64      	ldr	r3, [pc, #400]	@ (80106b0 <UART_SetConfig+0x1f8>)
 8010520:	429a      	cmp	r2, r3
 8010522:	d009      	beq.n	8010538 <UART_SetConfig+0x80>
 8010524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010526:	681a      	ldr	r2, [r3, #0]
 8010528:	4b63      	ldr	r3, [pc, #396]	@ (80106b8 <UART_SetConfig+0x200>)
 801052a:	429a      	cmp	r2, r3
 801052c:	d004      	beq.n	8010538 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801052e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010530:	6a1a      	ldr	r2, [r3, #32]
 8010532:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010534:	4313      	orrs	r3, r2
 8010536:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	689b      	ldr	r3, [r3, #8]
 801053e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8010542:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8010546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010548:	681a      	ldr	r2, [r3, #0]
 801054a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801054c:	430b      	orrs	r3, r1
 801054e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010556:	f023 000f 	bic.w	r0, r3, #15
 801055a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801055c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801055e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010560:	681a      	ldr	r2, [r3, #0]
 8010562:	ea40 0301 	orr.w	r3, r0, r1
 8010566:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801056a:	681a      	ldr	r2, [r3, #0]
 801056c:	4b53      	ldr	r3, [pc, #332]	@ (80106bc <UART_SetConfig+0x204>)
 801056e:	429a      	cmp	r2, r3
 8010570:	d102      	bne.n	8010578 <UART_SetConfig+0xc0>
 8010572:	2301      	movs	r3, #1
 8010574:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010576:	e066      	b.n	8010646 <UART_SetConfig+0x18e>
 8010578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801057a:	681a      	ldr	r2, [r3, #0]
 801057c:	4b50      	ldr	r3, [pc, #320]	@ (80106c0 <UART_SetConfig+0x208>)
 801057e:	429a      	cmp	r2, r3
 8010580:	d102      	bne.n	8010588 <UART_SetConfig+0xd0>
 8010582:	2302      	movs	r3, #2
 8010584:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010586:	e05e      	b.n	8010646 <UART_SetConfig+0x18e>
 8010588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801058a:	681a      	ldr	r2, [r3, #0]
 801058c:	4b4d      	ldr	r3, [pc, #308]	@ (80106c4 <UART_SetConfig+0x20c>)
 801058e:	429a      	cmp	r2, r3
 8010590:	d102      	bne.n	8010598 <UART_SetConfig+0xe0>
 8010592:	2304      	movs	r3, #4
 8010594:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010596:	e056      	b.n	8010646 <UART_SetConfig+0x18e>
 8010598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801059a:	681a      	ldr	r2, [r3, #0]
 801059c:	4b4a      	ldr	r3, [pc, #296]	@ (80106c8 <UART_SetConfig+0x210>)
 801059e:	429a      	cmp	r2, r3
 80105a0:	d102      	bne.n	80105a8 <UART_SetConfig+0xf0>
 80105a2:	2308      	movs	r3, #8
 80105a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105a6:	e04e      	b.n	8010646 <UART_SetConfig+0x18e>
 80105a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105aa:	681a      	ldr	r2, [r3, #0]
 80105ac:	4b47      	ldr	r3, [pc, #284]	@ (80106cc <UART_SetConfig+0x214>)
 80105ae:	429a      	cmp	r2, r3
 80105b0:	d102      	bne.n	80105b8 <UART_SetConfig+0x100>
 80105b2:	2310      	movs	r3, #16
 80105b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105b6:	e046      	b.n	8010646 <UART_SetConfig+0x18e>
 80105b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105ba:	681a      	ldr	r2, [r3, #0]
 80105bc:	4b44      	ldr	r3, [pc, #272]	@ (80106d0 <UART_SetConfig+0x218>)
 80105be:	429a      	cmp	r2, r3
 80105c0:	d102      	bne.n	80105c8 <UART_SetConfig+0x110>
 80105c2:	2320      	movs	r3, #32
 80105c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105c6:	e03e      	b.n	8010646 <UART_SetConfig+0x18e>
 80105c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105ca:	681a      	ldr	r2, [r3, #0]
 80105cc:	4b41      	ldr	r3, [pc, #260]	@ (80106d4 <UART_SetConfig+0x21c>)
 80105ce:	429a      	cmp	r2, r3
 80105d0:	d102      	bne.n	80105d8 <UART_SetConfig+0x120>
 80105d2:	2340      	movs	r3, #64	@ 0x40
 80105d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105d6:	e036      	b.n	8010646 <UART_SetConfig+0x18e>
 80105d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105da:	681a      	ldr	r2, [r3, #0]
 80105dc:	4b3e      	ldr	r3, [pc, #248]	@ (80106d8 <UART_SetConfig+0x220>)
 80105de:	429a      	cmp	r2, r3
 80105e0:	d102      	bne.n	80105e8 <UART_SetConfig+0x130>
 80105e2:	2380      	movs	r3, #128	@ 0x80
 80105e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105e6:	e02e      	b.n	8010646 <UART_SetConfig+0x18e>
 80105e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105ea:	681a      	ldr	r2, [r3, #0]
 80105ec:	4b3b      	ldr	r3, [pc, #236]	@ (80106dc <UART_SetConfig+0x224>)
 80105ee:	429a      	cmp	r2, r3
 80105f0:	d103      	bne.n	80105fa <UART_SetConfig+0x142>
 80105f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80105f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105f8:	e025      	b.n	8010646 <UART_SetConfig+0x18e>
 80105fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105fc:	681a      	ldr	r2, [r3, #0]
 80105fe:	4b38      	ldr	r3, [pc, #224]	@ (80106e0 <UART_SetConfig+0x228>)
 8010600:	429a      	cmp	r2, r3
 8010602:	d103      	bne.n	801060c <UART_SetConfig+0x154>
 8010604:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010608:	64bb      	str	r3, [r7, #72]	@ 0x48
 801060a:	e01c      	b.n	8010646 <UART_SetConfig+0x18e>
 801060c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801060e:	681a      	ldr	r2, [r3, #0]
 8010610:	4b34      	ldr	r3, [pc, #208]	@ (80106e4 <UART_SetConfig+0x22c>)
 8010612:	429a      	cmp	r2, r3
 8010614:	d103      	bne.n	801061e <UART_SetConfig+0x166>
 8010616:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801061a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801061c:	e013      	b.n	8010646 <UART_SetConfig+0x18e>
 801061e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010620:	681a      	ldr	r2, [r3, #0]
 8010622:	4b31      	ldr	r3, [pc, #196]	@ (80106e8 <UART_SetConfig+0x230>)
 8010624:	429a      	cmp	r2, r3
 8010626:	d103      	bne.n	8010630 <UART_SetConfig+0x178>
 8010628:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801062c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801062e:	e00a      	b.n	8010646 <UART_SetConfig+0x18e>
 8010630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010632:	681a      	ldr	r2, [r3, #0]
 8010634:	4b1e      	ldr	r3, [pc, #120]	@ (80106b0 <UART_SetConfig+0x1f8>)
 8010636:	429a      	cmp	r2, r3
 8010638:	d103      	bne.n	8010642 <UART_SetConfig+0x18a>
 801063a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801063e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010640:	e001      	b.n	8010646 <UART_SetConfig+0x18e>
 8010642:	2300      	movs	r3, #0
 8010644:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010648:	681a      	ldr	r2, [r3, #0]
 801064a:	4b19      	ldr	r3, [pc, #100]	@ (80106b0 <UART_SetConfig+0x1f8>)
 801064c:	429a      	cmp	r2, r3
 801064e:	d005      	beq.n	801065c <UART_SetConfig+0x1a4>
 8010650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010652:	681a      	ldr	r2, [r3, #0]
 8010654:	4b18      	ldr	r3, [pc, #96]	@ (80106b8 <UART_SetConfig+0x200>)
 8010656:	429a      	cmp	r2, r3
 8010658:	f040 8094 	bne.w	8010784 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 801065c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801065e:	2200      	movs	r2, #0
 8010660:	623b      	str	r3, [r7, #32]
 8010662:	627a      	str	r2, [r7, #36]	@ 0x24
 8010664:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8010668:	f7fa fd9a 	bl	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq>
 801066c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 801066e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010670:	2b00      	cmp	r3, #0
 8010672:	f000 80f7 	beq.w	8010864 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801067a:	4a1c      	ldr	r2, [pc, #112]	@ (80106ec <UART_SetConfig+0x234>)
 801067c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010680:	461a      	mov	r2, r3
 8010682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010684:	fbb3 f3f2 	udiv	r3, r3, r2
 8010688:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801068a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801068c:	685a      	ldr	r2, [r3, #4]
 801068e:	4613      	mov	r3, r2
 8010690:	005b      	lsls	r3, r3, #1
 8010692:	4413      	add	r3, r2
 8010694:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010696:	429a      	cmp	r2, r3
 8010698:	d305      	bcc.n	80106a6 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801069a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801069c:	685b      	ldr	r3, [r3, #4]
 801069e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80106a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80106a2:	429a      	cmp	r2, r3
 80106a4:	d924      	bls.n	80106f0 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 80106a6:	2301      	movs	r3, #1
 80106a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80106ac:	e069      	b.n	8010782 <UART_SetConfig+0x2ca>
 80106ae:	bf00      	nop
 80106b0:	44002400 	.word	0x44002400
 80106b4:	cfff69f3 	.word	0xcfff69f3
 80106b8:	54002400 	.word	0x54002400
 80106bc:	40013800 	.word	0x40013800
 80106c0:	40004400 	.word	0x40004400
 80106c4:	40004800 	.word	0x40004800
 80106c8:	40004c00 	.word	0x40004c00
 80106cc:	40005000 	.word	0x40005000
 80106d0:	40006400 	.word	0x40006400
 80106d4:	40007800 	.word	0x40007800
 80106d8:	40007c00 	.word	0x40007c00
 80106dc:	40008000 	.word	0x40008000
 80106e0:	40006800 	.word	0x40006800
 80106e4:	40006c00 	.word	0x40006c00
 80106e8:	40008400 	.word	0x40008400
 80106ec:	080138c8 	.word	0x080138c8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80106f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80106f2:	2200      	movs	r2, #0
 80106f4:	61bb      	str	r3, [r7, #24]
 80106f6:	61fa      	str	r2, [r7, #28]
 80106f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106fc:	4a64      	ldr	r2, [pc, #400]	@ (8010890 <UART_SetConfig+0x3d8>)
 80106fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010702:	b29b      	uxth	r3, r3
 8010704:	2200      	movs	r2, #0
 8010706:	613b      	str	r3, [r7, #16]
 8010708:	617a      	str	r2, [r7, #20]
 801070a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801070e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8010712:	f7ef fdc3 	bl	800029c <__aeabi_uldivmod>
 8010716:	4602      	mov	r2, r0
 8010718:	460b      	mov	r3, r1
 801071a:	4610      	mov	r0, r2
 801071c:	4619      	mov	r1, r3
 801071e:	f04f 0200 	mov.w	r2, #0
 8010722:	f04f 0300 	mov.w	r3, #0
 8010726:	020b      	lsls	r3, r1, #8
 8010728:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801072c:	0202      	lsls	r2, r0, #8
 801072e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010730:	6849      	ldr	r1, [r1, #4]
 8010732:	0849      	lsrs	r1, r1, #1
 8010734:	2000      	movs	r0, #0
 8010736:	460c      	mov	r4, r1
 8010738:	4605      	mov	r5, r0
 801073a:	eb12 0804 	adds.w	r8, r2, r4
 801073e:	eb43 0905 	adc.w	r9, r3, r5
 8010742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010744:	685b      	ldr	r3, [r3, #4]
 8010746:	2200      	movs	r2, #0
 8010748:	60bb      	str	r3, [r7, #8]
 801074a:	60fa      	str	r2, [r7, #12]
 801074c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010750:	4640      	mov	r0, r8
 8010752:	4649      	mov	r1, r9
 8010754:	f7ef fda2 	bl	800029c <__aeabi_uldivmod>
 8010758:	4602      	mov	r2, r0
 801075a:	460b      	mov	r3, r1
 801075c:	4613      	mov	r3, r2
 801075e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010762:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010766:	d308      	bcc.n	801077a <UART_SetConfig+0x2c2>
 8010768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801076a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801076e:	d204      	bcs.n	801077a <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 8010770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010776:	60da      	str	r2, [r3, #12]
 8010778:	e003      	b.n	8010782 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 801077a:	2301      	movs	r3, #1
 801077c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8010780:	e070      	b.n	8010864 <UART_SetConfig+0x3ac>
 8010782:	e06f      	b.n	8010864 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010786:	69db      	ldr	r3, [r3, #28]
 8010788:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801078c:	d13c      	bne.n	8010808 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 801078e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010790:	2200      	movs	r2, #0
 8010792:	603b      	str	r3, [r7, #0]
 8010794:	607a      	str	r2, [r7, #4]
 8010796:	e9d7 0100 	ldrd	r0, r1, [r7]
 801079a:	f7fa fd01 	bl	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq>
 801079e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80107a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d05e      	beq.n	8010864 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80107a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107aa:	4a39      	ldr	r2, [pc, #228]	@ (8010890 <UART_SetConfig+0x3d8>)
 80107ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80107b0:	461a      	mov	r2, r3
 80107b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80107b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80107b8:	005a      	lsls	r2, r3, #1
 80107ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107bc:	685b      	ldr	r3, [r3, #4]
 80107be:	085b      	lsrs	r3, r3, #1
 80107c0:	441a      	add	r2, r3
 80107c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107c4:	685b      	ldr	r3, [r3, #4]
 80107c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80107ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80107cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107ce:	2b0f      	cmp	r3, #15
 80107d0:	d916      	bls.n	8010800 <UART_SetConfig+0x348>
 80107d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80107d8:	d212      	bcs.n	8010800 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80107da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107dc:	b29b      	uxth	r3, r3
 80107de:	f023 030f 	bic.w	r3, r3, #15
 80107e2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80107e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107e6:	085b      	lsrs	r3, r3, #1
 80107e8:	b29b      	uxth	r3, r3
 80107ea:	f003 0307 	and.w	r3, r3, #7
 80107ee:	b29a      	uxth	r2, r3
 80107f0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80107f2:	4313      	orrs	r3, r2
 80107f4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80107f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80107fc:	60da      	str	r2, [r3, #12]
 80107fe:	e031      	b.n	8010864 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8010800:	2301      	movs	r3, #1
 8010802:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010806:	e02d      	b.n	8010864 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8010808:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801080a:	2200      	movs	r2, #0
 801080c:	469a      	mov	sl, r3
 801080e:	4693      	mov	fp, r2
 8010810:	4650      	mov	r0, sl
 8010812:	4659      	mov	r1, fp
 8010814:	f7fa fcc4 	bl	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8010818:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 801081a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801081c:	2b00      	cmp	r3, #0
 801081e:	d021      	beq.n	8010864 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010824:	4a1a      	ldr	r2, [pc, #104]	@ (8010890 <UART_SetConfig+0x3d8>)
 8010826:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801082a:	461a      	mov	r2, r3
 801082c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801082e:	fbb3 f2f2 	udiv	r2, r3, r2
 8010832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010834:	685b      	ldr	r3, [r3, #4]
 8010836:	085b      	lsrs	r3, r3, #1
 8010838:	441a      	add	r2, r3
 801083a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801083c:	685b      	ldr	r3, [r3, #4]
 801083e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010842:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010846:	2b0f      	cmp	r3, #15
 8010848:	d909      	bls.n	801085e <UART_SetConfig+0x3a6>
 801084a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801084c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010850:	d205      	bcs.n	801085e <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010854:	b29a      	uxth	r2, r3
 8010856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	60da      	str	r2, [r3, #12]
 801085c:	e002      	b.n	8010864 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 801085e:	2301      	movs	r3, #1
 8010860:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010866:	2201      	movs	r2, #1
 8010868:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801086c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801086e:	2201      	movs	r2, #1
 8010870:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010876:	2200      	movs	r2, #0
 8010878:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801087a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801087c:	2200      	movs	r2, #0
 801087e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010880:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8010884:	4618      	mov	r0, r3
 8010886:	3750      	adds	r7, #80	@ 0x50
 8010888:	46bd      	mov	sp, r7
 801088a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801088e:	bf00      	nop
 8010890:	080138c8 	.word	0x080138c8

08010894 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010894:	b480      	push	{r7}
 8010896:	b083      	sub	sp, #12
 8010898:	af00      	add	r7, sp, #0
 801089a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108a0:	f003 0308 	and.w	r3, r3, #8
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d00a      	beq.n	80108be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	685b      	ldr	r3, [r3, #4]
 80108ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	430a      	orrs	r2, r1
 80108bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108c2:	f003 0301 	and.w	r3, r3, #1
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d00a      	beq.n	80108e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	685b      	ldr	r3, [r3, #4]
 80108d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	430a      	orrs	r2, r1
 80108de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108e4:	f003 0302 	and.w	r3, r3, #2
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d00a      	beq.n	8010902 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	685b      	ldr	r3, [r3, #4]
 80108f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	430a      	orrs	r2, r1
 8010900:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010906:	f003 0304 	and.w	r3, r3, #4
 801090a:	2b00      	cmp	r3, #0
 801090c:	d00a      	beq.n	8010924 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	685b      	ldr	r3, [r3, #4]
 8010914:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	430a      	orrs	r2, r1
 8010922:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010928:	f003 0310 	and.w	r3, r3, #16
 801092c:	2b00      	cmp	r3, #0
 801092e:	d00a      	beq.n	8010946 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	689b      	ldr	r3, [r3, #8]
 8010936:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	430a      	orrs	r2, r1
 8010944:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801094a:	f003 0320 	and.w	r3, r3, #32
 801094e:	2b00      	cmp	r3, #0
 8010950:	d00a      	beq.n	8010968 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	689b      	ldr	r3, [r3, #8]
 8010958:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	430a      	orrs	r2, r1
 8010966:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801096c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010970:	2b00      	cmp	r3, #0
 8010972:	d01a      	beq.n	80109aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	685b      	ldr	r3, [r3, #4]
 801097a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	430a      	orrs	r2, r1
 8010988:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801098e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010992:	d10a      	bne.n	80109aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	685b      	ldr	r3, [r3, #4]
 801099a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	430a      	orrs	r2, r1
 80109a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80109ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d00a      	beq.n	80109cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	685b      	ldr	r3, [r3, #4]
 80109bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	430a      	orrs	r2, r1
 80109ca:	605a      	str	r2, [r3, #4]
  }
}
 80109cc:	bf00      	nop
 80109ce:	370c      	adds	r7, #12
 80109d0:	46bd      	mov	sp, r7
 80109d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d6:	4770      	bx	lr

080109d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80109d8:	b580      	push	{r7, lr}
 80109da:	b098      	sub	sp, #96	@ 0x60
 80109dc:	af02      	add	r7, sp, #8
 80109de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	2200      	movs	r2, #0
 80109e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80109e8:	f7f4 fdcc 	bl	8005584 <HAL_GetTick>
 80109ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	f003 0308 	and.w	r3, r3, #8
 80109f8:	2b08      	cmp	r3, #8
 80109fa:	d12f      	bne.n	8010a5c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80109fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010a00:	9300      	str	r3, [sp, #0]
 8010a02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a04:	2200      	movs	r2, #0
 8010a06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	f000 f88e 	bl	8010b2c <UART_WaitOnFlagUntilTimeout>
 8010a10:	4603      	mov	r3, r0
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d022      	beq.n	8010a5c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a1e:	e853 3f00 	ldrex	r3, [r3]
 8010a22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010a2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	461a      	mov	r2, r3
 8010a32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8010a36:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010a3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010a3c:	e841 2300 	strex	r3, r2, [r1]
 8010a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d1e6      	bne.n	8010a16 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	2220      	movs	r2, #32
 8010a4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2200      	movs	r2, #0
 8010a54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010a58:	2303      	movs	r3, #3
 8010a5a:	e063      	b.n	8010b24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	f003 0304 	and.w	r3, r3, #4
 8010a66:	2b04      	cmp	r3, #4
 8010a68:	d149      	bne.n	8010afe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010a6a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010a6e:	9300      	str	r3, [sp, #0]
 8010a70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a72:	2200      	movs	r2, #0
 8010a74:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010a78:	6878      	ldr	r0, [r7, #4]
 8010a7a:	f000 f857 	bl	8010b2c <UART_WaitOnFlagUntilTimeout>
 8010a7e:	4603      	mov	r3, r0
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d03c      	beq.n	8010afe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a8c:	e853 3f00 	ldrex	r3, [r3]
 8010a90:	623b      	str	r3, [r7, #32]
   return(result);
 8010a92:	6a3b      	ldr	r3, [r7, #32]
 8010a94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	461a      	mov	r2, r3
 8010aa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010aa2:	633b      	str	r3, [r7, #48]	@ 0x30
 8010aa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010aa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010aa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010aaa:	e841 2300 	strex	r3, r2, [r1]
 8010aae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d1e6      	bne.n	8010a84 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	3308      	adds	r3, #8
 8010abc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010abe:	693b      	ldr	r3, [r7, #16]
 8010ac0:	e853 3f00 	ldrex	r3, [r3]
 8010ac4:	60fb      	str	r3, [r7, #12]
   return(result);
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	f023 0301 	bic.w	r3, r3, #1
 8010acc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	3308      	adds	r3, #8
 8010ad4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010ad6:	61fa      	str	r2, [r7, #28]
 8010ad8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ada:	69b9      	ldr	r1, [r7, #24]
 8010adc:	69fa      	ldr	r2, [r7, #28]
 8010ade:	e841 2300 	strex	r3, r2, [r1]
 8010ae2:	617b      	str	r3, [r7, #20]
   return(result);
 8010ae4:	697b      	ldr	r3, [r7, #20]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d1e5      	bne.n	8010ab6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	2220      	movs	r2, #32
 8010aee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	2200      	movs	r2, #0
 8010af6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010afa:	2303      	movs	r3, #3
 8010afc:	e012      	b.n	8010b24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	2220      	movs	r2, #32
 8010b02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	2220      	movs	r2, #32
 8010b0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	2200      	movs	r2, #0
 8010b12:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	2200      	movs	r2, #0
 8010b18:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010b22:	2300      	movs	r3, #0
}
 8010b24:	4618      	mov	r0, r3
 8010b26:	3758      	adds	r7, #88	@ 0x58
 8010b28:	46bd      	mov	sp, r7
 8010b2a:	bd80      	pop	{r7, pc}

08010b2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b084      	sub	sp, #16
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	60f8      	str	r0, [r7, #12]
 8010b34:	60b9      	str	r1, [r7, #8]
 8010b36:	603b      	str	r3, [r7, #0]
 8010b38:	4613      	mov	r3, r2
 8010b3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010b3c:	e04f      	b.n	8010bde <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010b3e:	69bb      	ldr	r3, [r7, #24]
 8010b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b44:	d04b      	beq.n	8010bde <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010b46:	f7f4 fd1d 	bl	8005584 <HAL_GetTick>
 8010b4a:	4602      	mov	r2, r0
 8010b4c:	683b      	ldr	r3, [r7, #0]
 8010b4e:	1ad3      	subs	r3, r2, r3
 8010b50:	69ba      	ldr	r2, [r7, #24]
 8010b52:	429a      	cmp	r2, r3
 8010b54:	d302      	bcc.n	8010b5c <UART_WaitOnFlagUntilTimeout+0x30>
 8010b56:	69bb      	ldr	r3, [r7, #24]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d101      	bne.n	8010b60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010b5c:	2303      	movs	r3, #3
 8010b5e:	e04e      	b.n	8010bfe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	f003 0304 	and.w	r3, r3, #4
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d037      	beq.n	8010bde <UART_WaitOnFlagUntilTimeout+0xb2>
 8010b6e:	68bb      	ldr	r3, [r7, #8]
 8010b70:	2b80      	cmp	r3, #128	@ 0x80
 8010b72:	d034      	beq.n	8010bde <UART_WaitOnFlagUntilTimeout+0xb2>
 8010b74:	68bb      	ldr	r3, [r7, #8]
 8010b76:	2b40      	cmp	r3, #64	@ 0x40
 8010b78:	d031      	beq.n	8010bde <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	69db      	ldr	r3, [r3, #28]
 8010b80:	f003 0308 	and.w	r3, r3, #8
 8010b84:	2b08      	cmp	r3, #8
 8010b86:	d110      	bne.n	8010baa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	2208      	movs	r2, #8
 8010b8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010b90:	68f8      	ldr	r0, [r7, #12]
 8010b92:	f000 f99c 	bl	8010ece <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	2208      	movs	r2, #8
 8010b9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	2200      	movs	r2, #0
 8010ba2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010ba6:	2301      	movs	r3, #1
 8010ba8:	e029      	b.n	8010bfe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	69db      	ldr	r3, [r3, #28]
 8010bb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010bb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010bb8:	d111      	bne.n	8010bde <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010bc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010bc4:	68f8      	ldr	r0, [r7, #12]
 8010bc6:	f000 f982 	bl	8010ece <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	2220      	movs	r2, #32
 8010bce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	2200      	movs	r2, #0
 8010bd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010bda:	2303      	movs	r3, #3
 8010bdc:	e00f      	b.n	8010bfe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	69da      	ldr	r2, [r3, #28]
 8010be4:	68bb      	ldr	r3, [r7, #8]
 8010be6:	4013      	ands	r3, r2
 8010be8:	68ba      	ldr	r2, [r7, #8]
 8010bea:	429a      	cmp	r2, r3
 8010bec:	bf0c      	ite	eq
 8010bee:	2301      	moveq	r3, #1
 8010bf0:	2300      	movne	r3, #0
 8010bf2:	b2db      	uxtb	r3, r3
 8010bf4:	461a      	mov	r2, r3
 8010bf6:	79fb      	ldrb	r3, [r7, #7]
 8010bf8:	429a      	cmp	r2, r3
 8010bfa:	d0a0      	beq.n	8010b3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010bfc:	2300      	movs	r3, #0
}
 8010bfe:	4618      	mov	r0, r3
 8010c00:	3710      	adds	r7, #16
 8010c02:	46bd      	mov	sp, r7
 8010c04:	bd80      	pop	{r7, pc}
	...

08010c08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010c08:	b480      	push	{r7}
 8010c0a:	b0a3      	sub	sp, #140	@ 0x8c
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	60f8      	str	r0, [r7, #12]
 8010c10:	60b9      	str	r1, [r7, #8]
 8010c12:	4613      	mov	r3, r2
 8010c14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	68ba      	ldr	r2, [r7, #8]
 8010c1a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	88fa      	ldrh	r2, [r7, #6]
 8010c20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	88fa      	ldrh	r2, [r7, #6]
 8010c28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	2200      	movs	r2, #0
 8010c30:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	689b      	ldr	r3, [r3, #8]
 8010c36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010c3a:	d10e      	bne.n	8010c5a <UART_Start_Receive_IT+0x52>
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	691b      	ldr	r3, [r3, #16]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d105      	bne.n	8010c50 <UART_Start_Receive_IT+0x48>
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8010c4a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010c4e:	e02d      	b.n	8010cac <UART_Start_Receive_IT+0xa4>
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	22ff      	movs	r2, #255	@ 0xff
 8010c54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010c58:	e028      	b.n	8010cac <UART_Start_Receive_IT+0xa4>
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	689b      	ldr	r3, [r3, #8]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d10d      	bne.n	8010c7e <UART_Start_Receive_IT+0x76>
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	691b      	ldr	r3, [r3, #16]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d104      	bne.n	8010c74 <UART_Start_Receive_IT+0x6c>
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	22ff      	movs	r2, #255	@ 0xff
 8010c6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010c72:	e01b      	b.n	8010cac <UART_Start_Receive_IT+0xa4>
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	227f      	movs	r2, #127	@ 0x7f
 8010c78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010c7c:	e016      	b.n	8010cac <UART_Start_Receive_IT+0xa4>
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	689b      	ldr	r3, [r3, #8]
 8010c82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010c86:	d10d      	bne.n	8010ca4 <UART_Start_Receive_IT+0x9c>
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	691b      	ldr	r3, [r3, #16]
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d104      	bne.n	8010c9a <UART_Start_Receive_IT+0x92>
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	227f      	movs	r2, #127	@ 0x7f
 8010c94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010c98:	e008      	b.n	8010cac <UART_Start_Receive_IT+0xa4>
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	223f      	movs	r2, #63	@ 0x3f
 8010c9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010ca2:	e003      	b.n	8010cac <UART_Start_Receive_IT+0xa4>
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	2200      	movs	r2, #0
 8010ca8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	2200      	movs	r2, #0
 8010cb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	2222      	movs	r2, #34	@ 0x22
 8010cb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	3308      	adds	r3, #8
 8010cc2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010cc6:	e853 3f00 	ldrex	r3, [r3]
 8010cca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8010ccc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010cce:	f043 0301 	orr.w	r3, r3, #1
 8010cd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010cd6:	68fb      	ldr	r3, [r7, #12]
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	3308      	adds	r3, #8
 8010cdc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8010ce0:	673a      	str	r2, [r7, #112]	@ 0x70
 8010ce2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ce4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8010ce6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8010ce8:	e841 2300 	strex	r3, r2, [r1]
 8010cec:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8010cee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d1e3      	bne.n	8010cbc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010cf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010cfc:	d14f      	bne.n	8010d9e <UART_Start_Receive_IT+0x196>
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010d04:	88fa      	ldrh	r2, [r7, #6]
 8010d06:	429a      	cmp	r2, r3
 8010d08:	d349      	bcc.n	8010d9e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	689b      	ldr	r3, [r3, #8]
 8010d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010d12:	d107      	bne.n	8010d24 <UART_Start_Receive_IT+0x11c>
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	691b      	ldr	r3, [r3, #16]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d103      	bne.n	8010d24 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	4a47      	ldr	r2, [pc, #284]	@ (8010e3c <UART_Start_Receive_IT+0x234>)
 8010d20:	675a      	str	r2, [r3, #116]	@ 0x74
 8010d22:	e002      	b.n	8010d2a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	4a46      	ldr	r2, [pc, #280]	@ (8010e40 <UART_Start_Receive_IT+0x238>)
 8010d28:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	691b      	ldr	r3, [r3, #16]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d01a      	beq.n	8010d68 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d3a:	e853 3f00 	ldrex	r3, [r3]
 8010d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8010d40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010d46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010d4a:	68fb      	ldr	r3, [r7, #12]
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	461a      	mov	r2, r3
 8010d50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010d54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010d56:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d58:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010d5a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010d5c:	e841 2300 	strex	r3, r2, [r1]
 8010d60:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8010d62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d1e4      	bne.n	8010d32 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	3308      	adds	r3, #8
 8010d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d72:	e853 3f00 	ldrex	r3, [r3]
 8010d76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010d7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	3308      	adds	r3, #8
 8010d86:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010d88:	64ba      	str	r2, [r7, #72]	@ 0x48
 8010d8a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d8c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010d8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010d90:	e841 2300 	strex	r3, r2, [r1]
 8010d94:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d1e5      	bne.n	8010d68 <UART_Start_Receive_IT+0x160>
 8010d9c:	e046      	b.n	8010e2c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	689b      	ldr	r3, [r3, #8]
 8010da2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010da6:	d107      	bne.n	8010db8 <UART_Start_Receive_IT+0x1b0>
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	691b      	ldr	r3, [r3, #16]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d103      	bne.n	8010db8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	4a24      	ldr	r2, [pc, #144]	@ (8010e44 <UART_Start_Receive_IT+0x23c>)
 8010db4:	675a      	str	r2, [r3, #116]	@ 0x74
 8010db6:	e002      	b.n	8010dbe <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	4a23      	ldr	r2, [pc, #140]	@ (8010e48 <UART_Start_Receive_IT+0x240>)
 8010dbc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	691b      	ldr	r3, [r3, #16]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d019      	beq.n	8010dfa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dce:	e853 3f00 	ldrex	r3, [r3]
 8010dd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dd6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8010dda:	677b      	str	r3, [r7, #116]	@ 0x74
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	461a      	mov	r2, r3
 8010de2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8010de6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010de8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010dea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010dec:	e841 2300 	strex	r3, r2, [r1]
 8010df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d1e6      	bne.n	8010dc6 <UART_Start_Receive_IT+0x1be>
 8010df8:	e018      	b.n	8010e2c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e00:	697b      	ldr	r3, [r7, #20]
 8010e02:	e853 3f00 	ldrex	r3, [r3]
 8010e06:	613b      	str	r3, [r7, #16]
   return(result);
 8010e08:	693b      	ldr	r3, [r7, #16]
 8010e0a:	f043 0320 	orr.w	r3, r3, #32
 8010e0e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	461a      	mov	r2, r3
 8010e16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010e18:	623b      	str	r3, [r7, #32]
 8010e1a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e1c:	69f9      	ldr	r1, [r7, #28]
 8010e1e:	6a3a      	ldr	r2, [r7, #32]
 8010e20:	e841 2300 	strex	r3, r2, [r1]
 8010e24:	61bb      	str	r3, [r7, #24]
   return(result);
 8010e26:	69bb      	ldr	r3, [r7, #24]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d1e6      	bne.n	8010dfa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8010e2c:	2300      	movs	r3, #0
}
 8010e2e:	4618      	mov	r0, r3
 8010e30:	378c      	adds	r7, #140	@ 0x8c
 8010e32:	46bd      	mov	sp, r7
 8010e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e38:	4770      	bx	lr
 8010e3a:	bf00      	nop
 8010e3c:	08011809 	.word	0x08011809
 8010e40:	08011499 	.word	0x08011499
 8010e44:	080112d5 	.word	0x080112d5
 8010e48:	08011111 	.word	0x08011111

08010e4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010e4c:	b480      	push	{r7}
 8010e4e:	b08f      	sub	sp, #60	@ 0x3c
 8010e50:	af00      	add	r7, sp, #0
 8010e52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e5a:	6a3b      	ldr	r3, [r7, #32]
 8010e5c:	e853 3f00 	ldrex	r3, [r3]
 8010e60:	61fb      	str	r3, [r7, #28]
   return(result);
 8010e62:	69fb      	ldr	r3, [r7, #28]
 8010e64:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010e68:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	461a      	mov	r2, r3
 8010e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010e74:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010e78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e7a:	e841 2300 	strex	r3, r2, [r1]
 8010e7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d1e6      	bne.n	8010e54 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	3308      	adds	r3, #8
 8010e8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	e853 3f00 	ldrex	r3, [r3]
 8010e94:	60bb      	str	r3, [r7, #8]
   return(result);
 8010e96:	68bb      	ldr	r3, [r7, #8]
 8010e98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010e9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	3308      	adds	r3, #8
 8010ea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ea6:	61ba      	str	r2, [r7, #24]
 8010ea8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eaa:	6979      	ldr	r1, [r7, #20]
 8010eac:	69ba      	ldr	r2, [r7, #24]
 8010eae:	e841 2300 	strex	r3, r2, [r1]
 8010eb2:	613b      	str	r3, [r7, #16]
   return(result);
 8010eb4:	693b      	ldr	r3, [r7, #16]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d1e5      	bne.n	8010e86 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	2220      	movs	r2, #32
 8010ebe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010ec2:	bf00      	nop
 8010ec4:	373c      	adds	r7, #60	@ 0x3c
 8010ec6:	46bd      	mov	sp, r7
 8010ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ecc:	4770      	bx	lr

08010ece <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010ece:	b480      	push	{r7}
 8010ed0:	b095      	sub	sp, #84	@ 0x54
 8010ed2:	af00      	add	r7, sp, #0
 8010ed4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ede:	e853 3f00 	ldrex	r3, [r3]
 8010ee2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ee6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	461a      	mov	r2, r3
 8010ef2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ef4:	643b      	str	r3, [r7, #64]	@ 0x40
 8010ef6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ef8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010efa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010efc:	e841 2300 	strex	r3, r2, [r1]
 8010f00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d1e6      	bne.n	8010ed6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	3308      	adds	r3, #8
 8010f0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f10:	6a3b      	ldr	r3, [r7, #32]
 8010f12:	e853 3f00 	ldrex	r3, [r3]
 8010f16:	61fb      	str	r3, [r7, #28]
   return(result);
 8010f18:	69fb      	ldr	r3, [r7, #28]
 8010f1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010f1e:	f023 0301 	bic.w	r3, r3, #1
 8010f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	3308      	adds	r3, #8
 8010f2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010f2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010f32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010f34:	e841 2300 	strex	r3, r2, [r1]
 8010f38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d1e3      	bne.n	8010f08 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f44:	2b01      	cmp	r3, #1
 8010f46:	d118      	bne.n	8010f7a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	e853 3f00 	ldrex	r3, [r3]
 8010f54:	60bb      	str	r3, [r7, #8]
   return(result);
 8010f56:	68bb      	ldr	r3, [r7, #8]
 8010f58:	f023 0310 	bic.w	r3, r3, #16
 8010f5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	461a      	mov	r2, r3
 8010f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f66:	61bb      	str	r3, [r7, #24]
 8010f68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f6a:	6979      	ldr	r1, [r7, #20]
 8010f6c:	69ba      	ldr	r2, [r7, #24]
 8010f6e:	e841 2300 	strex	r3, r2, [r1]
 8010f72:	613b      	str	r3, [r7, #16]
   return(result);
 8010f74:	693b      	ldr	r3, [r7, #16]
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d1e6      	bne.n	8010f48 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	2220      	movs	r2, #32
 8010f7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	2200      	movs	r2, #0
 8010f86:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010f8e:	bf00      	nop
 8010f90:	3754      	adds	r7, #84	@ 0x54
 8010f92:	46bd      	mov	sp, r7
 8010f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f98:	4770      	bx	lr

08010f9a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010f9a:	b580      	push	{r7, lr}
 8010f9c:	b08a      	sub	sp, #40	@ 0x28
 8010f9e:	af00      	add	r7, sp, #0
 8010fa0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010fa6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010fac:	2b81      	cmp	r3, #129	@ 0x81
 8010fae:	d01d      	beq.n	8010fec <UART_DMATransmitCplt+0x52>
  {
    huart->TxXferCount = 0U;
 8010fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fbe:	693b      	ldr	r3, [r7, #16]
 8010fc0:	e853 3f00 	ldrex	r3, [r3]
 8010fc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010fcc:	623b      	str	r3, [r7, #32]
 8010fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fd0:	681b      	ldr	r3, [r3, #0]
 8010fd2:	461a      	mov	r2, r3
 8010fd4:	6a3b      	ldr	r3, [r7, #32]
 8010fd6:	61fb      	str	r3, [r7, #28]
 8010fd8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fda:	69b9      	ldr	r1, [r7, #24]
 8010fdc:	69fa      	ldr	r2, [r7, #28]
 8010fde:	e841 2300 	strex	r3, r2, [r1]
 8010fe2:	617b      	str	r3, [r7, #20]
   return(result);
 8010fe4:	697b      	ldr	r3, [r7, #20]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d1e6      	bne.n	8010fb8 <UART_DMATransmitCplt+0x1e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010fea:	e002      	b.n	8010ff2 <UART_DMATransmitCplt+0x58>
    HAL_UART_TxCpltCallback(huart);
 8010fec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010fee:	f7f3 fcaf 	bl	8004950 <HAL_UART_TxCpltCallback>
}
 8010ff2:	bf00      	nop
 8010ff4:	3728      	adds	r7, #40	@ 0x28
 8010ff6:	46bd      	mov	sp, r7
 8010ff8:	bd80      	pop	{r7, pc}

08010ffa <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010ffa:	b580      	push	{r7, lr}
 8010ffc:	b084      	sub	sp, #16
 8010ffe:	af00      	add	r7, sp, #0
 8011000:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011006:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011008:	68f8      	ldr	r0, [r7, #12]
 801100a:	f7ff fa35 	bl	8010478 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801100e:	bf00      	nop
 8011010:	3710      	adds	r7, #16
 8011012:	46bd      	mov	sp, r7
 8011014:	bd80      	pop	{r7, pc}

08011016 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011016:	b580      	push	{r7, lr}
 8011018:	b086      	sub	sp, #24
 801101a:	af00      	add	r7, sp, #0
 801101c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011022:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011024:	697b      	ldr	r3, [r7, #20]
 8011026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801102a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801102c:	697b      	ldr	r3, [r7, #20]
 801102e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011032:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011034:	697b      	ldr	r3, [r7, #20]
 8011036:	681b      	ldr	r3, [r3, #0]
 8011038:	689b      	ldr	r3, [r3, #8]
 801103a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801103e:	2b80      	cmp	r3, #128	@ 0x80
 8011040:	d109      	bne.n	8011056 <UART_DMAError+0x40>
 8011042:	693b      	ldr	r3, [r7, #16]
 8011044:	2b21      	cmp	r3, #33	@ 0x21
 8011046:	d106      	bne.n	8011056 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011048:	697b      	ldr	r3, [r7, #20]
 801104a:	2200      	movs	r2, #0
 801104c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8011050:	6978      	ldr	r0, [r7, #20]
 8011052:	f7ff fefb 	bl	8010e4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011056:	697b      	ldr	r3, [r7, #20]
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	689b      	ldr	r3, [r3, #8]
 801105c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011060:	2b40      	cmp	r3, #64	@ 0x40
 8011062:	d109      	bne.n	8011078 <UART_DMAError+0x62>
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	2b22      	cmp	r3, #34	@ 0x22
 8011068:	d106      	bne.n	8011078 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801106a:	697b      	ldr	r3, [r7, #20]
 801106c:	2200      	movs	r2, #0
 801106e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8011072:	6978      	ldr	r0, [r7, #20]
 8011074:	f7ff ff2b 	bl	8010ece <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011078:	697b      	ldr	r3, [r7, #20]
 801107a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801107e:	f043 0210 	orr.w	r2, r3, #16
 8011082:	697b      	ldr	r3, [r7, #20]
 8011084:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011088:	6978      	ldr	r0, [r7, #20]
 801108a:	f7ff f9ff 	bl	801048c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801108e:	bf00      	nop
 8011090:	3718      	adds	r7, #24
 8011092:	46bd      	mov	sp, r7
 8011094:	bd80      	pop	{r7, pc}

08011096 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011096:	b580      	push	{r7, lr}
 8011098:	b084      	sub	sp, #16
 801109a:	af00      	add	r7, sp, #0
 801109c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80110a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	2200      	movs	r2, #0
 80110a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80110ac:	68f8      	ldr	r0, [r7, #12]
 80110ae:	f7ff f9ed 	bl	801048c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80110b2:	bf00      	nop
 80110b4:	3710      	adds	r7, #16
 80110b6:	46bd      	mov	sp, r7
 80110b8:	bd80      	pop	{r7, pc}

080110ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80110ba:	b580      	push	{r7, lr}
 80110bc:	b088      	sub	sp, #32
 80110be:	af00      	add	r7, sp, #0
 80110c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	e853 3f00 	ldrex	r3, [r3]
 80110ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80110d0:	68bb      	ldr	r3, [r7, #8]
 80110d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80110d6:	61fb      	str	r3, [r7, #28]
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	461a      	mov	r2, r3
 80110de:	69fb      	ldr	r3, [r7, #28]
 80110e0:	61bb      	str	r3, [r7, #24]
 80110e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110e4:	6979      	ldr	r1, [r7, #20]
 80110e6:	69ba      	ldr	r2, [r7, #24]
 80110e8:	e841 2300 	strex	r3, r2, [r1]
 80110ec:	613b      	str	r3, [r7, #16]
   return(result);
 80110ee:	693b      	ldr	r3, [r7, #16]
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d1e6      	bne.n	80110c2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	2220      	movs	r2, #32
 80110f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	2200      	movs	r2, #0
 8011100:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011102:	6878      	ldr	r0, [r7, #4]
 8011104:	f7f3 fc24 	bl	8004950 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011108:	bf00      	nop
 801110a:	3720      	adds	r7, #32
 801110c:	46bd      	mov	sp, r7
 801110e:	bd80      	pop	{r7, pc}

08011110 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b09c      	sub	sp, #112	@ 0x70
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801111e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011128:	2b22      	cmp	r3, #34	@ 0x22
 801112a:	f040 80c3 	bne.w	80112b4 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011134:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011138:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801113c:	b2d9      	uxtb	r1, r3
 801113e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011142:	b2da      	uxtb	r2, r3
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011148:	400a      	ands	r2, r1
 801114a:	b2d2      	uxtb	r2, r2
 801114c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011152:	1c5a      	adds	r2, r3, #1
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801115e:	b29b      	uxth	r3, r3
 8011160:	3b01      	subs	r3, #1
 8011162:	b29a      	uxth	r2, r3
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011170:	b29b      	uxth	r3, r3
 8011172:	2b00      	cmp	r3, #0
 8011174:	f040 80a6 	bne.w	80112c4 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801117e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011180:	e853 3f00 	ldrex	r3, [r3]
 8011184:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011186:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011188:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801118c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	461a      	mov	r2, r3
 8011194:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011196:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011198:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801119a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801119c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801119e:	e841 2300 	strex	r3, r2, [r1]
 80111a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80111a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d1e6      	bne.n	8011178 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	3308      	adds	r3, #8
 80111b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111b4:	e853 3f00 	ldrex	r3, [r3]
 80111b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80111ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111bc:	f023 0301 	bic.w	r3, r3, #1
 80111c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	3308      	adds	r3, #8
 80111c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80111ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80111cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80111d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80111d2:	e841 2300 	strex	r3, r2, [r1]
 80111d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80111d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d1e5      	bne.n	80111aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	2220      	movs	r2, #32
 80111e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	2200      	movs	r2, #0
 80111ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	2200      	movs	r2, #0
 80111f0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	4a35      	ldr	r2, [pc, #212]	@ (80112cc <UART_RxISR_8BIT+0x1bc>)
 80111f8:	4293      	cmp	r3, r2
 80111fa:	d024      	beq.n	8011246 <UART_RxISR_8BIT+0x136>
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	4a33      	ldr	r2, [pc, #204]	@ (80112d0 <UART_RxISR_8BIT+0x1c0>)
 8011202:	4293      	cmp	r3, r2
 8011204:	d01f      	beq.n	8011246 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	685b      	ldr	r3, [r3, #4]
 801120c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011210:	2b00      	cmp	r3, #0
 8011212:	d018      	beq.n	8011246 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801121a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801121c:	e853 3f00 	ldrex	r3, [r3]
 8011220:	623b      	str	r3, [r7, #32]
   return(result);
 8011222:	6a3b      	ldr	r3, [r7, #32]
 8011224:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011228:	663b      	str	r3, [r7, #96]	@ 0x60
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	461a      	mov	r2, r3
 8011230:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011232:	633b      	str	r3, [r7, #48]	@ 0x30
 8011234:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011236:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011238:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801123a:	e841 2300 	strex	r3, r2, [r1]
 801123e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011242:	2b00      	cmp	r3, #0
 8011244:	d1e6      	bne.n	8011214 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801124a:	2b01      	cmp	r3, #1
 801124c:	d12e      	bne.n	80112ac <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	2200      	movs	r2, #0
 8011252:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801125a:	693b      	ldr	r3, [r7, #16]
 801125c:	e853 3f00 	ldrex	r3, [r3]
 8011260:	60fb      	str	r3, [r7, #12]
   return(result);
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	f023 0310 	bic.w	r3, r3, #16
 8011268:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	461a      	mov	r2, r3
 8011270:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011272:	61fb      	str	r3, [r7, #28]
 8011274:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011276:	69b9      	ldr	r1, [r7, #24]
 8011278:	69fa      	ldr	r2, [r7, #28]
 801127a:	e841 2300 	strex	r3, r2, [r1]
 801127e:	617b      	str	r3, [r7, #20]
   return(result);
 8011280:	697b      	ldr	r3, [r7, #20]
 8011282:	2b00      	cmp	r3, #0
 8011284:	d1e6      	bne.n	8011254 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	69db      	ldr	r3, [r3, #28]
 801128c:	f003 0310 	and.w	r3, r3, #16
 8011290:	2b10      	cmp	r3, #16
 8011292:	d103      	bne.n	801129c <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	2210      	movs	r2, #16
 801129a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80112a2:	4619      	mov	r1, r3
 80112a4:	6878      	ldr	r0, [r7, #4]
 80112a6:	f7ff f8fb 	bl	80104a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80112aa:	e00b      	b.n	80112c4 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 80112ac:	6878      	ldr	r0, [r7, #4]
 80112ae:	f7f3 fb6b 	bl	8004988 <HAL_UART_RxCpltCallback>
}
 80112b2:	e007      	b.n	80112c4 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	699a      	ldr	r2, [r3, #24]
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	f042 0208 	orr.w	r2, r2, #8
 80112c2:	619a      	str	r2, [r3, #24]
}
 80112c4:	bf00      	nop
 80112c6:	3770      	adds	r7, #112	@ 0x70
 80112c8:	46bd      	mov	sp, r7
 80112ca:	bd80      	pop	{r7, pc}
 80112cc:	44002400 	.word	0x44002400
 80112d0:	54002400 	.word	0x54002400

080112d4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b09c      	sub	sp, #112	@ 0x70
 80112d8:	af00      	add	r7, sp, #0
 80112da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80112e2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80112ec:	2b22      	cmp	r3, #34	@ 0x22
 80112ee:	f040 80c3 	bne.w	8011478 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112f8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011300:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8011302:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8011306:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801130a:	4013      	ands	r3, r2
 801130c:	b29a      	uxth	r2, r3
 801130e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011310:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011316:	1c9a      	adds	r2, r3, #2
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011322:	b29b      	uxth	r3, r3
 8011324:	3b01      	subs	r3, #1
 8011326:	b29a      	uxth	r2, r3
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011334:	b29b      	uxth	r3, r3
 8011336:	2b00      	cmp	r3, #0
 8011338:	f040 80a6 	bne.w	8011488 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011342:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011344:	e853 3f00 	ldrex	r3, [r3]
 8011348:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801134a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801134c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011350:	667b      	str	r3, [r7, #100]	@ 0x64
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	461a      	mov	r2, r3
 8011358:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801135a:	657b      	str	r3, [r7, #84]	@ 0x54
 801135c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801135e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011360:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011362:	e841 2300 	strex	r3, r2, [r1]
 8011366:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801136a:	2b00      	cmp	r3, #0
 801136c:	d1e6      	bne.n	801133c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	3308      	adds	r3, #8
 8011374:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011378:	e853 3f00 	ldrex	r3, [r3]
 801137c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801137e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011380:	f023 0301 	bic.w	r3, r3, #1
 8011384:	663b      	str	r3, [r7, #96]	@ 0x60
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	3308      	adds	r3, #8
 801138c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801138e:	643a      	str	r2, [r7, #64]	@ 0x40
 8011390:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011392:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011394:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011396:	e841 2300 	strex	r3, r2, [r1]
 801139a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801139c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d1e5      	bne.n	801136e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	2220      	movs	r2, #32
 80113a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	2200      	movs	r2, #0
 80113ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	2200      	movs	r2, #0
 80113b4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	4a35      	ldr	r2, [pc, #212]	@ (8011490 <UART_RxISR_16BIT+0x1bc>)
 80113bc:	4293      	cmp	r3, r2
 80113be:	d024      	beq.n	801140a <UART_RxISR_16BIT+0x136>
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	4a33      	ldr	r2, [pc, #204]	@ (8011494 <UART_RxISR_16BIT+0x1c0>)
 80113c6:	4293      	cmp	r3, r2
 80113c8:	d01f      	beq.n	801140a <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	685b      	ldr	r3, [r3, #4]
 80113d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d018      	beq.n	801140a <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113de:	6a3b      	ldr	r3, [r7, #32]
 80113e0:	e853 3f00 	ldrex	r3, [r3]
 80113e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80113e6:	69fb      	ldr	r3, [r7, #28]
 80113e8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80113ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	461a      	mov	r2, r3
 80113f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80113f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80113f8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80113fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80113fe:	e841 2300 	strex	r3, r2, [r1]
 8011402:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011406:	2b00      	cmp	r3, #0
 8011408:	d1e6      	bne.n	80113d8 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801140e:	2b01      	cmp	r3, #1
 8011410:	d12e      	bne.n	8011470 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	2200      	movs	r2, #0
 8011416:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	e853 3f00 	ldrex	r3, [r3]
 8011424:	60bb      	str	r3, [r7, #8]
   return(result);
 8011426:	68bb      	ldr	r3, [r7, #8]
 8011428:	f023 0310 	bic.w	r3, r3, #16
 801142c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	461a      	mov	r2, r3
 8011434:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011436:	61bb      	str	r3, [r7, #24]
 8011438:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801143a:	6979      	ldr	r1, [r7, #20]
 801143c:	69ba      	ldr	r2, [r7, #24]
 801143e:	e841 2300 	strex	r3, r2, [r1]
 8011442:	613b      	str	r3, [r7, #16]
   return(result);
 8011444:	693b      	ldr	r3, [r7, #16]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d1e6      	bne.n	8011418 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	69db      	ldr	r3, [r3, #28]
 8011450:	f003 0310 	and.w	r3, r3, #16
 8011454:	2b10      	cmp	r3, #16
 8011456:	d103      	bne.n	8011460 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	2210      	movs	r2, #16
 801145e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011466:	4619      	mov	r1, r3
 8011468:	6878      	ldr	r0, [r7, #4]
 801146a:	f7ff f819 	bl	80104a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801146e:	e00b      	b.n	8011488 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 8011470:	6878      	ldr	r0, [r7, #4]
 8011472:	f7f3 fa89 	bl	8004988 <HAL_UART_RxCpltCallback>
}
 8011476:	e007      	b.n	8011488 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	699a      	ldr	r2, [r3, #24]
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	f042 0208 	orr.w	r2, r2, #8
 8011486:	619a      	str	r2, [r3, #24]
}
 8011488:	bf00      	nop
 801148a:	3770      	adds	r7, #112	@ 0x70
 801148c:	46bd      	mov	sp, r7
 801148e:	bd80      	pop	{r7, pc}
 8011490:	44002400 	.word	0x44002400
 8011494:	54002400 	.word	0x54002400

08011498 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b0ac      	sub	sp, #176	@ 0xb0
 801149c:	af00      	add	r7, sp, #0
 801149e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80114a6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	69db      	ldr	r3, [r3, #28]
 80114b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	689b      	ldr	r3, [r3, #8]
 80114c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80114ce:	2b22      	cmp	r3, #34	@ 0x22
 80114d0:	f040 8188 	bne.w	80117e4 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80114da:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80114de:	e12b      	b.n	8011738 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114e6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80114ea:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80114ee:	b2d9      	uxtb	r1, r3
 80114f0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80114f4:	b2da      	uxtb	r2, r3
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80114fa:	400a      	ands	r2, r1
 80114fc:	b2d2      	uxtb	r2, r2
 80114fe:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011504:	1c5a      	adds	r2, r3, #1
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011510:	b29b      	uxth	r3, r3
 8011512:	3b01      	subs	r3, #1
 8011514:	b29a      	uxth	r2, r3
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	69db      	ldr	r3, [r3, #28]
 8011522:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011526:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801152a:	f003 0307 	and.w	r3, r3, #7
 801152e:	2b00      	cmp	r3, #0
 8011530:	d053      	beq.n	80115da <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011532:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011536:	f003 0301 	and.w	r3, r3, #1
 801153a:	2b00      	cmp	r3, #0
 801153c:	d011      	beq.n	8011562 <UART_RxISR_8BIT_FIFOEN+0xca>
 801153e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011546:	2b00      	cmp	r3, #0
 8011548:	d00b      	beq.n	8011562 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	681b      	ldr	r3, [r3, #0]
 801154e:	2201      	movs	r2, #1
 8011550:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011558:	f043 0201 	orr.w	r2, r3, #1
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011562:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011566:	f003 0302 	and.w	r3, r3, #2
 801156a:	2b00      	cmp	r3, #0
 801156c:	d011      	beq.n	8011592 <UART_RxISR_8BIT_FIFOEN+0xfa>
 801156e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011572:	f003 0301 	and.w	r3, r3, #1
 8011576:	2b00      	cmp	r3, #0
 8011578:	d00b      	beq.n	8011592 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	2202      	movs	r2, #2
 8011580:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011588:	f043 0204 	orr.w	r2, r3, #4
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011592:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011596:	f003 0304 	and.w	r3, r3, #4
 801159a:	2b00      	cmp	r3, #0
 801159c:	d011      	beq.n	80115c2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 801159e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80115a2:	f003 0301 	and.w	r3, r3, #1
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d00b      	beq.n	80115c2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	2204      	movs	r2, #4
 80115b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80115b8:	f043 0202 	orr.w	r2, r3, #2
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d006      	beq.n	80115da <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80115cc:	6878      	ldr	r0, [r7, #4]
 80115ce:	f7fe ff5d 	bl	801048c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2200      	movs	r2, #0
 80115d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80115e0:	b29b      	uxth	r3, r3
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	f040 80a8 	bne.w	8011738 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80115f0:	e853 3f00 	ldrex	r3, [r3]
 80115f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80115f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80115f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80115fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	461a      	mov	r2, r3
 8011606:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801160a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801160c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801160e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011610:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011612:	e841 2300 	strex	r3, r2, [r1]
 8011616:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8011618:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801161a:	2b00      	cmp	r3, #0
 801161c:	d1e4      	bne.n	80115e8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	3308      	adds	r3, #8
 8011624:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011626:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011628:	e853 3f00 	ldrex	r3, [r3]
 801162c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801162e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011630:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011634:	f023 0301 	bic.w	r3, r3, #1
 8011638:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	3308      	adds	r3, #8
 8011642:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011646:	66ba      	str	r2, [r7, #104]	@ 0x68
 8011648:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801164a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 801164c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801164e:	e841 2300 	strex	r3, r2, [r1]
 8011652:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8011654:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011656:	2b00      	cmp	r3, #0
 8011658:	d1e1      	bne.n	801161e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	2220      	movs	r2, #32
 801165e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	2200      	movs	r2, #0
 8011666:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	2200      	movs	r2, #0
 801166c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	4a62      	ldr	r2, [pc, #392]	@ (80117fc <UART_RxISR_8BIT_FIFOEN+0x364>)
 8011674:	4293      	cmp	r3, r2
 8011676:	d026      	beq.n	80116c6 <UART_RxISR_8BIT_FIFOEN+0x22e>
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	4a60      	ldr	r2, [pc, #384]	@ (8011800 <UART_RxISR_8BIT_FIFOEN+0x368>)
 801167e:	4293      	cmp	r3, r2
 8011680:	d021      	beq.n	80116c6 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	685b      	ldr	r3, [r3, #4]
 8011688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801168c:	2b00      	cmp	r3, #0
 801168e:	d01a      	beq.n	80116c6 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011696:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011698:	e853 3f00 	ldrex	r3, [r3]
 801169c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801169e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80116a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80116a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	461a      	mov	r2, r3
 80116ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80116b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80116b4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80116b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80116ba:	e841 2300 	strex	r3, r2, [r1]
 80116be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80116c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d1e4      	bne.n	8011690 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80116ca:	2b01      	cmp	r3, #1
 80116cc:	d130      	bne.n	8011730 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	2200      	movs	r2, #0
 80116d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116dc:	e853 3f00 	ldrex	r3, [r3]
 80116e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80116e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116e4:	f023 0310 	bic.w	r3, r3, #16
 80116e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	461a      	mov	r2, r3
 80116f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80116f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80116f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80116fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80116fe:	e841 2300 	strex	r3, r2, [r1]
 8011702:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011706:	2b00      	cmp	r3, #0
 8011708:	d1e4      	bne.n	80116d4 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	69db      	ldr	r3, [r3, #28]
 8011710:	f003 0310 	and.w	r3, r3, #16
 8011714:	2b10      	cmp	r3, #16
 8011716:	d103      	bne.n	8011720 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	2210      	movs	r2, #16
 801171e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011726:	4619      	mov	r1, r3
 8011728:	6878      	ldr	r0, [r7, #4]
 801172a:	f7fe feb9 	bl	80104a0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801172e:	e00e      	b.n	801174e <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 8011730:	6878      	ldr	r0, [r7, #4]
 8011732:	f7f3 f929 	bl	8004988 <HAL_UART_RxCpltCallback>
        break;
 8011736:	e00a      	b.n	801174e <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011738:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801173c:	2b00      	cmp	r3, #0
 801173e:	d006      	beq.n	801174e <UART_RxISR_8BIT_FIFOEN+0x2b6>
 8011740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011744:	f003 0320 	and.w	r3, r3, #32
 8011748:	2b00      	cmp	r3, #0
 801174a:	f47f aec9 	bne.w	80114e0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011754:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011758:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801175c:	2b00      	cmp	r3, #0
 801175e:	d049      	beq.n	80117f4 <UART_RxISR_8BIT_FIFOEN+0x35c>
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011766:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 801176a:	429a      	cmp	r2, r3
 801176c:	d242      	bcs.n	80117f4 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	3308      	adds	r3, #8
 8011774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011776:	6a3b      	ldr	r3, [r7, #32]
 8011778:	e853 3f00 	ldrex	r3, [r3]
 801177c:	61fb      	str	r3, [r7, #28]
   return(result);
 801177e:	69fb      	ldr	r3, [r7, #28]
 8011780:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011784:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	3308      	adds	r3, #8
 801178e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8011792:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011794:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011796:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011798:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801179a:	e841 2300 	strex	r3, r2, [r1]
 801179e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80117a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d1e3      	bne.n	801176e <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	4a16      	ldr	r2, [pc, #88]	@ (8011804 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 80117aa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	e853 3f00 	ldrex	r3, [r3]
 80117b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80117ba:	68bb      	ldr	r3, [r7, #8]
 80117bc:	f043 0320 	orr.w	r3, r3, #32
 80117c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	461a      	mov	r2, r3
 80117ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80117ce:	61bb      	str	r3, [r7, #24]
 80117d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117d2:	6979      	ldr	r1, [r7, #20]
 80117d4:	69ba      	ldr	r2, [r7, #24]
 80117d6:	e841 2300 	strex	r3, r2, [r1]
 80117da:	613b      	str	r3, [r7, #16]
   return(result);
 80117dc:	693b      	ldr	r3, [r7, #16]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d1e4      	bne.n	80117ac <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80117e2:	e007      	b.n	80117f4 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	681b      	ldr	r3, [r3, #0]
 80117e8:	699a      	ldr	r2, [r3, #24]
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	f042 0208 	orr.w	r2, r2, #8
 80117f2:	619a      	str	r2, [r3, #24]
}
 80117f4:	bf00      	nop
 80117f6:	37b0      	adds	r7, #176	@ 0xb0
 80117f8:	46bd      	mov	sp, r7
 80117fa:	bd80      	pop	{r7, pc}
 80117fc:	44002400 	.word	0x44002400
 8011800:	54002400 	.word	0x54002400
 8011804:	08011111 	.word	0x08011111

08011808 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011808:	b580      	push	{r7, lr}
 801180a:	b0ae      	sub	sp, #184	@ 0xb8
 801180c:	af00      	add	r7, sp, #0
 801180e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011816:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	69db      	ldr	r3, [r3, #28]
 8011820:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	689b      	ldr	r3, [r3, #8]
 8011834:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801183e:	2b22      	cmp	r3, #34	@ 0x22
 8011840:	f040 818c 	bne.w	8011b5c <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801184a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801184e:	e12f      	b.n	8011ab0 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011856:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801185e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8011862:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8011866:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801186a:	4013      	ands	r3, r2
 801186c:	b29a      	uxth	r2, r3
 801186e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011872:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011878:	1c9a      	adds	r2, r3, #2
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011884:	b29b      	uxth	r3, r3
 8011886:	3b01      	subs	r3, #1
 8011888:	b29a      	uxth	r2, r3
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	69db      	ldr	r3, [r3, #28]
 8011896:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801189a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801189e:	f003 0307 	and.w	r3, r3, #7
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d053      	beq.n	801194e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80118a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80118aa:	f003 0301 	and.w	r3, r3, #1
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d011      	beq.n	80118d6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80118b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d00b      	beq.n	80118d6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	2201      	movs	r2, #1
 80118c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80118cc:	f043 0201 	orr.w	r2, r3, #1
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80118d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80118da:	f003 0302 	and.w	r3, r3, #2
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d011      	beq.n	8011906 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80118e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80118e6:	f003 0301 	and.w	r3, r3, #1
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d00b      	beq.n	8011906 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	2202      	movs	r2, #2
 80118f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80118fc:	f043 0204 	orr.w	r2, r3, #4
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011906:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801190a:	f003 0304 	and.w	r3, r3, #4
 801190e:	2b00      	cmp	r3, #0
 8011910:	d011      	beq.n	8011936 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011912:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011916:	f003 0301 	and.w	r3, r3, #1
 801191a:	2b00      	cmp	r3, #0
 801191c:	d00b      	beq.n	8011936 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	2204      	movs	r2, #4
 8011924:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801192c:	f043 0202 	orr.w	r2, r3, #2
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801193c:	2b00      	cmp	r3, #0
 801193e:	d006      	beq.n	801194e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011940:	6878      	ldr	r0, [r7, #4]
 8011942:	f7fe fda3 	bl	801048c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	2200      	movs	r2, #0
 801194a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011954:	b29b      	uxth	r3, r3
 8011956:	2b00      	cmp	r3, #0
 8011958:	f040 80aa 	bne.w	8011ab0 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011962:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011964:	e853 3f00 	ldrex	r3, [r3]
 8011968:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801196a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801196c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011970:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	461a      	mov	r2, r3
 801197a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801197e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011982:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011984:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011986:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801198a:	e841 2300 	strex	r3, r2, [r1]
 801198e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011990:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011992:	2b00      	cmp	r3, #0
 8011994:	d1e2      	bne.n	801195c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	3308      	adds	r3, #8
 801199c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801199e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80119a0:	e853 3f00 	ldrex	r3, [r3]
 80119a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80119a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80119a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80119ac:	f023 0301 	bic.w	r3, r3, #1
 80119b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	3308      	adds	r3, #8
 80119ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80119be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80119c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80119c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80119c6:	e841 2300 	strex	r3, r2, [r1]
 80119ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80119cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d1e1      	bne.n	8011996 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	2220      	movs	r2, #32
 80119d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	2200      	movs	r2, #0
 80119de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	2200      	movs	r2, #0
 80119e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	4a62      	ldr	r2, [pc, #392]	@ (8011b74 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 80119ec:	4293      	cmp	r3, r2
 80119ee:	d026      	beq.n	8011a3e <UART_RxISR_16BIT_FIFOEN+0x236>
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	4a60      	ldr	r2, [pc, #384]	@ (8011b78 <UART_RxISR_16BIT_FIFOEN+0x370>)
 80119f6:	4293      	cmp	r3, r2
 80119f8:	d021      	beq.n	8011a3e <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	685b      	ldr	r3, [r3, #4]
 8011a00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d01a      	beq.n	8011a3e <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011a10:	e853 3f00 	ldrex	r3, [r3]
 8011a14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011a16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a18:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011a1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	461a      	mov	r2, r3
 8011a26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011a2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011a2c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011a30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011a32:	e841 2300 	strex	r3, r2, [r1]
 8011a36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011a38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d1e4      	bne.n	8011a08 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a42:	2b01      	cmp	r3, #1
 8011a44:	d130      	bne.n	8011aa8 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	2200      	movs	r2, #0
 8011a4a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a54:	e853 3f00 	ldrex	r3, [r3]
 8011a58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a5c:	f023 0310 	bic.w	r3, r3, #16
 8011a60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	461a      	mov	r2, r3
 8011a6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011a6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a70:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011a74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011a76:	e841 2300 	strex	r3, r2, [r1]
 8011a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d1e4      	bne.n	8011a4c <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	681b      	ldr	r3, [r3, #0]
 8011a86:	69db      	ldr	r3, [r3, #28]
 8011a88:	f003 0310 	and.w	r3, r3, #16
 8011a8c:	2b10      	cmp	r3, #16
 8011a8e:	d103      	bne.n	8011a98 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	2210      	movs	r2, #16
 8011a96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011a9e:	4619      	mov	r1, r3
 8011aa0:	6878      	ldr	r0, [r7, #4]
 8011aa2:	f7fe fcfd 	bl	80104a0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8011aa6:	e00e      	b.n	8011ac6 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 8011aa8:	6878      	ldr	r0, [r7, #4]
 8011aaa:	f7f2 ff6d 	bl	8004988 <HAL_UART_RxCpltCallback>
        break;
 8011aae:	e00a      	b.n	8011ac6 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011ab0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d006      	beq.n	8011ac6 <UART_RxISR_16BIT_FIFOEN+0x2be>
 8011ab8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011abc:	f003 0320 	and.w	r3, r3, #32
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	f47f aec5 	bne.w	8011850 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011acc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011ad0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d049      	beq.n	8011b6c <UART_RxISR_16BIT_FIFOEN+0x364>
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011ade:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8011ae2:	429a      	cmp	r2, r3
 8011ae4:	d242      	bcs.n	8011b6c <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	3308      	adds	r3, #8
 8011aec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011af0:	e853 3f00 	ldrex	r3, [r3]
 8011af4:	623b      	str	r3, [r7, #32]
   return(result);
 8011af6:	6a3b      	ldr	r3, [r7, #32]
 8011af8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011afc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	3308      	adds	r3, #8
 8011b06:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8011b0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8011b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011b10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011b12:	e841 2300 	strex	r3, r2, [r1]
 8011b16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d1e3      	bne.n	8011ae6 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	4a16      	ldr	r2, [pc, #88]	@ (8011b7c <UART_RxISR_16BIT_FIFOEN+0x374>)
 8011b22:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b2a:	693b      	ldr	r3, [r7, #16]
 8011b2c:	e853 3f00 	ldrex	r3, [r3]
 8011b30:	60fb      	str	r3, [r7, #12]
   return(result);
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	f043 0320 	orr.w	r3, r3, #32
 8011b38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	461a      	mov	r2, r3
 8011b42:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011b46:	61fb      	str	r3, [r7, #28]
 8011b48:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b4a:	69b9      	ldr	r1, [r7, #24]
 8011b4c:	69fa      	ldr	r2, [r7, #28]
 8011b4e:	e841 2300 	strex	r3, r2, [r1]
 8011b52:	617b      	str	r3, [r7, #20]
   return(result);
 8011b54:	697b      	ldr	r3, [r7, #20]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d1e4      	bne.n	8011b24 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011b5a:	e007      	b.n	8011b6c <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	699a      	ldr	r2, [r3, #24]
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	f042 0208 	orr.w	r2, r2, #8
 8011b6a:	619a      	str	r2, [r3, #24]
}
 8011b6c:	bf00      	nop
 8011b6e:	37b8      	adds	r7, #184	@ 0xb8
 8011b70:	46bd      	mov	sp, r7
 8011b72:	bd80      	pop	{r7, pc}
 8011b74:	44002400 	.word	0x44002400
 8011b78:	54002400 	.word	0x54002400
 8011b7c:	080112d5 	.word	0x080112d5

08011b80 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011b80:	b480      	push	{r7}
 8011b82:	b083      	sub	sp, #12
 8011b84:	af00      	add	r7, sp, #0
 8011b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011b88:	bf00      	nop
 8011b8a:	370c      	adds	r7, #12
 8011b8c:	46bd      	mov	sp, r7
 8011b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b92:	4770      	bx	lr

08011b94 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011b94:	b480      	push	{r7}
 8011b96:	b083      	sub	sp, #12
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011b9c:	bf00      	nop
 8011b9e:	370c      	adds	r7, #12
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba6:	4770      	bx	lr

08011ba8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011ba8:	b480      	push	{r7}
 8011baa:	b083      	sub	sp, #12
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011bb0:	bf00      	nop
 8011bb2:	370c      	adds	r7, #12
 8011bb4:	46bd      	mov	sp, r7
 8011bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bba:	4770      	bx	lr

08011bbc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011bbc:	b480      	push	{r7}
 8011bbe:	b085      	sub	sp, #20
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011bca:	2b01      	cmp	r3, #1
 8011bcc:	d101      	bne.n	8011bd2 <HAL_UARTEx_DisableFifoMode+0x16>
 8011bce:	2302      	movs	r3, #2
 8011bd0:	e027      	b.n	8011c22 <HAL_UARTEx_DisableFifoMode+0x66>
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	2201      	movs	r2, #1
 8011bd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	2224      	movs	r2, #36	@ 0x24
 8011bde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	681a      	ldr	r2, [r3, #0]
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	f022 0201 	bic.w	r2, r2, #1
 8011bf8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011c00:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	2200      	movs	r2, #0
 8011c06:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	68fa      	ldr	r2, [r7, #12]
 8011c0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	2220      	movs	r2, #32
 8011c14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	2200      	movs	r2, #0
 8011c1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011c20:	2300      	movs	r3, #0
}
 8011c22:	4618      	mov	r0, r3
 8011c24:	3714      	adds	r7, #20
 8011c26:	46bd      	mov	sp, r7
 8011c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2c:	4770      	bx	lr

08011c2e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011c2e:	b580      	push	{r7, lr}
 8011c30:	b084      	sub	sp, #16
 8011c32:	af00      	add	r7, sp, #0
 8011c34:	6078      	str	r0, [r7, #4]
 8011c36:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011c3e:	2b01      	cmp	r3, #1
 8011c40:	d101      	bne.n	8011c46 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011c42:	2302      	movs	r3, #2
 8011c44:	e02d      	b.n	8011ca2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	2201      	movs	r2, #1
 8011c4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	2224      	movs	r2, #36	@ 0x24
 8011c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	681a      	ldr	r2, [r3, #0]
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	f022 0201 	bic.w	r2, r2, #1
 8011c6c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	689b      	ldr	r3, [r3, #8]
 8011c74:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	683a      	ldr	r2, [r7, #0]
 8011c7e:	430a      	orrs	r2, r1
 8011c80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f000 f850 	bl	8011d28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	68fa      	ldr	r2, [r7, #12]
 8011c8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	2220      	movs	r2, #32
 8011c94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	2200      	movs	r2, #0
 8011c9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011ca0:	2300      	movs	r3, #0
}
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	3710      	adds	r7, #16
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	bd80      	pop	{r7, pc}

08011caa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011caa:	b580      	push	{r7, lr}
 8011cac:	b084      	sub	sp, #16
 8011cae:	af00      	add	r7, sp, #0
 8011cb0:	6078      	str	r0, [r7, #4]
 8011cb2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011cba:	2b01      	cmp	r3, #1
 8011cbc:	d101      	bne.n	8011cc2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011cbe:	2302      	movs	r3, #2
 8011cc0:	e02d      	b.n	8011d1e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	2201      	movs	r2, #1
 8011cc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	2224      	movs	r2, #36	@ 0x24
 8011cce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	681a      	ldr	r2, [r3, #0]
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	681b      	ldr	r3, [r3, #0]
 8011ce4:	f022 0201 	bic.w	r2, r2, #1
 8011ce8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	689b      	ldr	r3, [r3, #8]
 8011cf0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	683a      	ldr	r2, [r7, #0]
 8011cfa:	430a      	orrs	r2, r1
 8011cfc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011cfe:	6878      	ldr	r0, [r7, #4]
 8011d00:	f000 f812 	bl	8011d28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	68fa      	ldr	r2, [r7, #12]
 8011d0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2220      	movs	r2, #32
 8011d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2200      	movs	r2, #0
 8011d18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011d1c:	2300      	movs	r3, #0
}
 8011d1e:	4618      	mov	r0, r3
 8011d20:	3710      	adds	r7, #16
 8011d22:	46bd      	mov	sp, r7
 8011d24:	bd80      	pop	{r7, pc}
	...

08011d28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011d28:	b480      	push	{r7}
 8011d2a:	b085      	sub	sp, #20
 8011d2c:	af00      	add	r7, sp, #0
 8011d2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d108      	bne.n	8011d4a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	2201      	movs	r2, #1
 8011d3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	2201      	movs	r2, #1
 8011d44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011d48:	e031      	b.n	8011dae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011d4a:	2308      	movs	r3, #8
 8011d4c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011d4e:	2308      	movs	r3, #8
 8011d50:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	689b      	ldr	r3, [r3, #8]
 8011d58:	0e5b      	lsrs	r3, r3, #25
 8011d5a:	b2db      	uxtb	r3, r3
 8011d5c:	f003 0307 	and.w	r3, r3, #7
 8011d60:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	689b      	ldr	r3, [r3, #8]
 8011d68:	0f5b      	lsrs	r3, r3, #29
 8011d6a:	b2db      	uxtb	r3, r3
 8011d6c:	f003 0307 	and.w	r3, r3, #7
 8011d70:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011d72:	7bbb      	ldrb	r3, [r7, #14]
 8011d74:	7b3a      	ldrb	r2, [r7, #12]
 8011d76:	4911      	ldr	r1, [pc, #68]	@ (8011dbc <UARTEx_SetNbDataToProcess+0x94>)
 8011d78:	5c8a      	ldrb	r2, [r1, r2]
 8011d7a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011d7e:	7b3a      	ldrb	r2, [r7, #12]
 8011d80:	490f      	ldr	r1, [pc, #60]	@ (8011dc0 <UARTEx_SetNbDataToProcess+0x98>)
 8011d82:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011d84:	fb93 f3f2 	sdiv	r3, r3, r2
 8011d88:	b29a      	uxth	r2, r3
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011d90:	7bfb      	ldrb	r3, [r7, #15]
 8011d92:	7b7a      	ldrb	r2, [r7, #13]
 8011d94:	4909      	ldr	r1, [pc, #36]	@ (8011dbc <UARTEx_SetNbDataToProcess+0x94>)
 8011d96:	5c8a      	ldrb	r2, [r1, r2]
 8011d98:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011d9c:	7b7a      	ldrb	r2, [r7, #13]
 8011d9e:	4908      	ldr	r1, [pc, #32]	@ (8011dc0 <UARTEx_SetNbDataToProcess+0x98>)
 8011da0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011da2:	fb93 f3f2 	sdiv	r3, r3, r2
 8011da6:	b29a      	uxth	r2, r3
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011dae:	bf00      	nop
 8011db0:	3714      	adds	r7, #20
 8011db2:	46bd      	mov	sp, r7
 8011db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011db8:	4770      	bx	lr
 8011dba:	bf00      	nop
 8011dbc:	080138e0 	.word	0x080138e0
 8011dc0:	080138e8 	.word	0x080138e8

08011dc4 <rand>:
 8011dc4:	4b16      	ldr	r3, [pc, #88]	@ (8011e20 <rand+0x5c>)
 8011dc6:	b510      	push	{r4, lr}
 8011dc8:	681c      	ldr	r4, [r3, #0]
 8011dca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8011dcc:	b9b3      	cbnz	r3, 8011dfc <rand+0x38>
 8011dce:	2018      	movs	r0, #24
 8011dd0:	f000 fb46 	bl	8012460 <malloc>
 8011dd4:	4602      	mov	r2, r0
 8011dd6:	6320      	str	r0, [r4, #48]	@ 0x30
 8011dd8:	b920      	cbnz	r0, 8011de4 <rand+0x20>
 8011dda:	4b12      	ldr	r3, [pc, #72]	@ (8011e24 <rand+0x60>)
 8011ddc:	2152      	movs	r1, #82	@ 0x52
 8011dde:	4812      	ldr	r0, [pc, #72]	@ (8011e28 <rand+0x64>)
 8011de0:	f000 fad6 	bl	8012390 <__assert_func>
 8011de4:	4911      	ldr	r1, [pc, #68]	@ (8011e2c <rand+0x68>)
 8011de6:	4b12      	ldr	r3, [pc, #72]	@ (8011e30 <rand+0x6c>)
 8011de8:	e9c0 1300 	strd	r1, r3, [r0]
 8011dec:	4b11      	ldr	r3, [pc, #68]	@ (8011e34 <rand+0x70>)
 8011dee:	2100      	movs	r1, #0
 8011df0:	6083      	str	r3, [r0, #8]
 8011df2:	230b      	movs	r3, #11
 8011df4:	8183      	strh	r3, [r0, #12]
 8011df6:	2001      	movs	r0, #1
 8011df8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8011dfc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011dfe:	480e      	ldr	r0, [pc, #56]	@ (8011e38 <rand+0x74>)
 8011e00:	690b      	ldr	r3, [r1, #16]
 8011e02:	694c      	ldr	r4, [r1, #20]
 8011e04:	4a0d      	ldr	r2, [pc, #52]	@ (8011e3c <rand+0x78>)
 8011e06:	4358      	muls	r0, r3
 8011e08:	fb02 0004 	mla	r0, r2, r4, r0
 8011e0c:	fba3 3202 	umull	r3, r2, r3, r2
 8011e10:	3301      	adds	r3, #1
 8011e12:	eb40 0002 	adc.w	r0, r0, r2
 8011e16:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8011e1a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8011e1e:	bd10      	pop	{r4, pc}
 8011e20:	20000020 	.word	0x20000020
 8011e24:	080138f0 	.word	0x080138f0
 8011e28:	08013907 	.word	0x08013907
 8011e2c:	abcd330e 	.word	0xabcd330e
 8011e30:	e66d1234 	.word	0xe66d1234
 8011e34:	0005deec 	.word	0x0005deec
 8011e38:	5851f42d 	.word	0x5851f42d
 8011e3c:	4c957f2d 	.word	0x4c957f2d

08011e40 <std>:
 8011e40:	2300      	movs	r3, #0
 8011e42:	b510      	push	{r4, lr}
 8011e44:	4604      	mov	r4, r0
 8011e46:	6083      	str	r3, [r0, #8]
 8011e48:	8181      	strh	r1, [r0, #12]
 8011e4a:	4619      	mov	r1, r3
 8011e4c:	6643      	str	r3, [r0, #100]	@ 0x64
 8011e4e:	81c2      	strh	r2, [r0, #14]
 8011e50:	2208      	movs	r2, #8
 8011e52:	6183      	str	r3, [r0, #24]
 8011e54:	e9c0 3300 	strd	r3, r3, [r0]
 8011e58:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011e5c:	305c      	adds	r0, #92	@ 0x5c
 8011e5e:	f000 fa1b 	bl	8012298 <memset>
 8011e62:	4b0d      	ldr	r3, [pc, #52]	@ (8011e98 <std+0x58>)
 8011e64:	6224      	str	r4, [r4, #32]
 8011e66:	6263      	str	r3, [r4, #36]	@ 0x24
 8011e68:	4b0c      	ldr	r3, [pc, #48]	@ (8011e9c <std+0x5c>)
 8011e6a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8011ea0 <std+0x60>)
 8011e6e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011e70:	4b0c      	ldr	r3, [pc, #48]	@ (8011ea4 <std+0x64>)
 8011e72:	6323      	str	r3, [r4, #48]	@ 0x30
 8011e74:	4b0c      	ldr	r3, [pc, #48]	@ (8011ea8 <std+0x68>)
 8011e76:	429c      	cmp	r4, r3
 8011e78:	d006      	beq.n	8011e88 <std+0x48>
 8011e7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011e7e:	4294      	cmp	r4, r2
 8011e80:	d002      	beq.n	8011e88 <std+0x48>
 8011e82:	33d0      	adds	r3, #208	@ 0xd0
 8011e84:	429c      	cmp	r4, r3
 8011e86:	d105      	bne.n	8011e94 <std+0x54>
 8011e88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011e90:	f000 ba7a 	b.w	8012388 <__retarget_lock_init_recursive>
 8011e94:	bd10      	pop	{r4, pc}
 8011e96:	bf00      	nop
 8011e98:	080120e9 	.word	0x080120e9
 8011e9c:	0801210b 	.word	0x0801210b
 8011ea0:	08012143 	.word	0x08012143
 8011ea4:	08012167 	.word	0x08012167
 8011ea8:	200007d4 	.word	0x200007d4

08011eac <stdio_exit_handler>:
 8011eac:	4a02      	ldr	r2, [pc, #8]	@ (8011eb8 <stdio_exit_handler+0xc>)
 8011eae:	4903      	ldr	r1, [pc, #12]	@ (8011ebc <stdio_exit_handler+0x10>)
 8011eb0:	4803      	ldr	r0, [pc, #12]	@ (8011ec0 <stdio_exit_handler+0x14>)
 8011eb2:	f000 b869 	b.w	8011f88 <_fwalk_sglue>
 8011eb6:	bf00      	nop
 8011eb8:	20000014 	.word	0x20000014
 8011ebc:	08012f29 	.word	0x08012f29
 8011ec0:	20000024 	.word	0x20000024

08011ec4 <cleanup_stdio>:
 8011ec4:	6841      	ldr	r1, [r0, #4]
 8011ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8011ef8 <cleanup_stdio+0x34>)
 8011ec8:	4299      	cmp	r1, r3
 8011eca:	b510      	push	{r4, lr}
 8011ecc:	4604      	mov	r4, r0
 8011ece:	d001      	beq.n	8011ed4 <cleanup_stdio+0x10>
 8011ed0:	f001 f82a 	bl	8012f28 <_fflush_r>
 8011ed4:	68a1      	ldr	r1, [r4, #8]
 8011ed6:	4b09      	ldr	r3, [pc, #36]	@ (8011efc <cleanup_stdio+0x38>)
 8011ed8:	4299      	cmp	r1, r3
 8011eda:	d002      	beq.n	8011ee2 <cleanup_stdio+0x1e>
 8011edc:	4620      	mov	r0, r4
 8011ede:	f001 f823 	bl	8012f28 <_fflush_r>
 8011ee2:	68e1      	ldr	r1, [r4, #12]
 8011ee4:	4b06      	ldr	r3, [pc, #24]	@ (8011f00 <cleanup_stdio+0x3c>)
 8011ee6:	4299      	cmp	r1, r3
 8011ee8:	d004      	beq.n	8011ef4 <cleanup_stdio+0x30>
 8011eea:	4620      	mov	r0, r4
 8011eec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ef0:	f001 b81a 	b.w	8012f28 <_fflush_r>
 8011ef4:	bd10      	pop	{r4, pc}
 8011ef6:	bf00      	nop
 8011ef8:	200007d4 	.word	0x200007d4
 8011efc:	2000083c 	.word	0x2000083c
 8011f00:	200008a4 	.word	0x200008a4

08011f04 <global_stdio_init.part.0>:
 8011f04:	b510      	push	{r4, lr}
 8011f06:	4b0b      	ldr	r3, [pc, #44]	@ (8011f34 <global_stdio_init.part.0+0x30>)
 8011f08:	2104      	movs	r1, #4
 8011f0a:	4c0b      	ldr	r4, [pc, #44]	@ (8011f38 <global_stdio_init.part.0+0x34>)
 8011f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8011f3c <global_stdio_init.part.0+0x38>)
 8011f0e:	4620      	mov	r0, r4
 8011f10:	601a      	str	r2, [r3, #0]
 8011f12:	2200      	movs	r2, #0
 8011f14:	f7ff ff94 	bl	8011e40 <std>
 8011f18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011f1c:	2201      	movs	r2, #1
 8011f1e:	2109      	movs	r1, #9
 8011f20:	f7ff ff8e 	bl	8011e40 <std>
 8011f24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011f28:	2202      	movs	r2, #2
 8011f2a:	2112      	movs	r1, #18
 8011f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f30:	f7ff bf86 	b.w	8011e40 <std>
 8011f34:	2000090c 	.word	0x2000090c
 8011f38:	200007d4 	.word	0x200007d4
 8011f3c:	08011ead 	.word	0x08011ead

08011f40 <__sfp_lock_acquire>:
 8011f40:	4801      	ldr	r0, [pc, #4]	@ (8011f48 <__sfp_lock_acquire+0x8>)
 8011f42:	f000 ba22 	b.w	801238a <__retarget_lock_acquire_recursive>
 8011f46:	bf00      	nop
 8011f48:	20000915 	.word	0x20000915

08011f4c <__sfp_lock_release>:
 8011f4c:	4801      	ldr	r0, [pc, #4]	@ (8011f54 <__sfp_lock_release+0x8>)
 8011f4e:	f000 ba1d 	b.w	801238c <__retarget_lock_release_recursive>
 8011f52:	bf00      	nop
 8011f54:	20000915 	.word	0x20000915

08011f58 <__sinit>:
 8011f58:	b510      	push	{r4, lr}
 8011f5a:	4604      	mov	r4, r0
 8011f5c:	f7ff fff0 	bl	8011f40 <__sfp_lock_acquire>
 8011f60:	6a23      	ldr	r3, [r4, #32]
 8011f62:	b11b      	cbz	r3, 8011f6c <__sinit+0x14>
 8011f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f68:	f7ff bff0 	b.w	8011f4c <__sfp_lock_release>
 8011f6c:	4b04      	ldr	r3, [pc, #16]	@ (8011f80 <__sinit+0x28>)
 8011f6e:	6223      	str	r3, [r4, #32]
 8011f70:	4b04      	ldr	r3, [pc, #16]	@ (8011f84 <__sinit+0x2c>)
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d1f5      	bne.n	8011f64 <__sinit+0xc>
 8011f78:	f7ff ffc4 	bl	8011f04 <global_stdio_init.part.0>
 8011f7c:	e7f2      	b.n	8011f64 <__sinit+0xc>
 8011f7e:	bf00      	nop
 8011f80:	08011ec5 	.word	0x08011ec5
 8011f84:	2000090c 	.word	0x2000090c

08011f88 <_fwalk_sglue>:
 8011f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f8c:	4607      	mov	r7, r0
 8011f8e:	4688      	mov	r8, r1
 8011f90:	4614      	mov	r4, r2
 8011f92:	2600      	movs	r6, #0
 8011f94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011f98:	f1b9 0901 	subs.w	r9, r9, #1
 8011f9c:	d505      	bpl.n	8011faa <_fwalk_sglue+0x22>
 8011f9e:	6824      	ldr	r4, [r4, #0]
 8011fa0:	2c00      	cmp	r4, #0
 8011fa2:	d1f7      	bne.n	8011f94 <_fwalk_sglue+0xc>
 8011fa4:	4630      	mov	r0, r6
 8011fa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011faa:	89ab      	ldrh	r3, [r5, #12]
 8011fac:	2b01      	cmp	r3, #1
 8011fae:	d907      	bls.n	8011fc0 <_fwalk_sglue+0x38>
 8011fb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011fb4:	3301      	adds	r3, #1
 8011fb6:	d003      	beq.n	8011fc0 <_fwalk_sglue+0x38>
 8011fb8:	4629      	mov	r1, r5
 8011fba:	4638      	mov	r0, r7
 8011fbc:	47c0      	blx	r8
 8011fbe:	4306      	orrs	r6, r0
 8011fc0:	3568      	adds	r5, #104	@ 0x68
 8011fc2:	e7e9      	b.n	8011f98 <_fwalk_sglue+0x10>

08011fc4 <iprintf>:
 8011fc4:	b40f      	push	{r0, r1, r2, r3}
 8011fc6:	b507      	push	{r0, r1, r2, lr}
 8011fc8:	4906      	ldr	r1, [pc, #24]	@ (8011fe4 <iprintf+0x20>)
 8011fca:	ab04      	add	r3, sp, #16
 8011fcc:	6808      	ldr	r0, [r1, #0]
 8011fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fd2:	6881      	ldr	r1, [r0, #8]
 8011fd4:	9301      	str	r3, [sp, #4]
 8011fd6:	f000 fc7b 	bl	80128d0 <_vfiprintf_r>
 8011fda:	b003      	add	sp, #12
 8011fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8011fe0:	b004      	add	sp, #16
 8011fe2:	4770      	bx	lr
 8011fe4:	20000020 	.word	0x20000020

08011fe8 <_puts_r>:
 8011fe8:	6a03      	ldr	r3, [r0, #32]
 8011fea:	b570      	push	{r4, r5, r6, lr}
 8011fec:	4605      	mov	r5, r0
 8011fee:	460e      	mov	r6, r1
 8011ff0:	6884      	ldr	r4, [r0, #8]
 8011ff2:	b90b      	cbnz	r3, 8011ff8 <_puts_r+0x10>
 8011ff4:	f7ff ffb0 	bl	8011f58 <__sinit>
 8011ff8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011ffa:	07db      	lsls	r3, r3, #31
 8011ffc:	d405      	bmi.n	801200a <_puts_r+0x22>
 8011ffe:	89a3      	ldrh	r3, [r4, #12]
 8012000:	0598      	lsls	r0, r3, #22
 8012002:	d402      	bmi.n	801200a <_puts_r+0x22>
 8012004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012006:	f000 f9c0 	bl	801238a <__retarget_lock_acquire_recursive>
 801200a:	89a3      	ldrh	r3, [r4, #12]
 801200c:	0719      	lsls	r1, r3, #28
 801200e:	d502      	bpl.n	8012016 <_puts_r+0x2e>
 8012010:	6923      	ldr	r3, [r4, #16]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d135      	bne.n	8012082 <_puts_r+0x9a>
 8012016:	4621      	mov	r1, r4
 8012018:	4628      	mov	r0, r5
 801201a:	f000 f8e7 	bl	80121ec <__swsetup_r>
 801201e:	b380      	cbz	r0, 8012082 <_puts_r+0x9a>
 8012020:	f04f 35ff 	mov.w	r5, #4294967295
 8012024:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012026:	07da      	lsls	r2, r3, #31
 8012028:	d405      	bmi.n	8012036 <_puts_r+0x4e>
 801202a:	89a3      	ldrh	r3, [r4, #12]
 801202c:	059b      	lsls	r3, r3, #22
 801202e:	d402      	bmi.n	8012036 <_puts_r+0x4e>
 8012030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012032:	f000 f9ab 	bl	801238c <__retarget_lock_release_recursive>
 8012036:	4628      	mov	r0, r5
 8012038:	bd70      	pop	{r4, r5, r6, pc}
 801203a:	2b00      	cmp	r3, #0
 801203c:	da04      	bge.n	8012048 <_puts_r+0x60>
 801203e:	69a2      	ldr	r2, [r4, #24]
 8012040:	429a      	cmp	r2, r3
 8012042:	dc17      	bgt.n	8012074 <_puts_r+0x8c>
 8012044:	290a      	cmp	r1, #10
 8012046:	d015      	beq.n	8012074 <_puts_r+0x8c>
 8012048:	6823      	ldr	r3, [r4, #0]
 801204a:	1c5a      	adds	r2, r3, #1
 801204c:	6022      	str	r2, [r4, #0]
 801204e:	7019      	strb	r1, [r3, #0]
 8012050:	68a3      	ldr	r3, [r4, #8]
 8012052:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012056:	3b01      	subs	r3, #1
 8012058:	60a3      	str	r3, [r4, #8]
 801205a:	2900      	cmp	r1, #0
 801205c:	d1ed      	bne.n	801203a <_puts_r+0x52>
 801205e:	2b00      	cmp	r3, #0
 8012060:	da11      	bge.n	8012086 <_puts_r+0x9e>
 8012062:	4622      	mov	r2, r4
 8012064:	210a      	movs	r1, #10
 8012066:	4628      	mov	r0, r5
 8012068:	f000 f881 	bl	801216e <__swbuf_r>
 801206c:	3001      	adds	r0, #1
 801206e:	d0d7      	beq.n	8012020 <_puts_r+0x38>
 8012070:	250a      	movs	r5, #10
 8012072:	e7d7      	b.n	8012024 <_puts_r+0x3c>
 8012074:	4622      	mov	r2, r4
 8012076:	4628      	mov	r0, r5
 8012078:	f000 f879 	bl	801216e <__swbuf_r>
 801207c:	3001      	adds	r0, #1
 801207e:	d1e7      	bne.n	8012050 <_puts_r+0x68>
 8012080:	e7ce      	b.n	8012020 <_puts_r+0x38>
 8012082:	3e01      	subs	r6, #1
 8012084:	e7e4      	b.n	8012050 <_puts_r+0x68>
 8012086:	6823      	ldr	r3, [r4, #0]
 8012088:	1c5a      	adds	r2, r3, #1
 801208a:	6022      	str	r2, [r4, #0]
 801208c:	220a      	movs	r2, #10
 801208e:	701a      	strb	r2, [r3, #0]
 8012090:	e7ee      	b.n	8012070 <_puts_r+0x88>
	...

08012094 <puts>:
 8012094:	4b02      	ldr	r3, [pc, #8]	@ (80120a0 <puts+0xc>)
 8012096:	4601      	mov	r1, r0
 8012098:	6818      	ldr	r0, [r3, #0]
 801209a:	f7ff bfa5 	b.w	8011fe8 <_puts_r>
 801209e:	bf00      	nop
 80120a0:	20000020 	.word	0x20000020

080120a4 <siprintf>:
 80120a4:	b40e      	push	{r1, r2, r3}
 80120a6:	b510      	push	{r4, lr}
 80120a8:	b09d      	sub	sp, #116	@ 0x74
 80120aa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80120ae:	2400      	movs	r4, #0
 80120b0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80120b2:	9002      	str	r0, [sp, #8]
 80120b4:	9006      	str	r0, [sp, #24]
 80120b6:	9107      	str	r1, [sp, #28]
 80120b8:	9104      	str	r1, [sp, #16]
 80120ba:	4809      	ldr	r0, [pc, #36]	@ (80120e0 <siprintf+0x3c>)
 80120bc:	4909      	ldr	r1, [pc, #36]	@ (80120e4 <siprintf+0x40>)
 80120be:	f853 2b04 	ldr.w	r2, [r3], #4
 80120c2:	9105      	str	r1, [sp, #20]
 80120c4:	a902      	add	r1, sp, #8
 80120c6:	6800      	ldr	r0, [r0, #0]
 80120c8:	9301      	str	r3, [sp, #4]
 80120ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80120cc:	f000 fada 	bl	8012684 <_svfiprintf_r>
 80120d0:	9b02      	ldr	r3, [sp, #8]
 80120d2:	701c      	strb	r4, [r3, #0]
 80120d4:	b01d      	add	sp, #116	@ 0x74
 80120d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80120da:	b003      	add	sp, #12
 80120dc:	4770      	bx	lr
 80120de:	bf00      	nop
 80120e0:	20000020 	.word	0x20000020
 80120e4:	ffff0208 	.word	0xffff0208

080120e8 <__sread>:
 80120e8:	b510      	push	{r4, lr}
 80120ea:	460c      	mov	r4, r1
 80120ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120f0:	f000 f8fc 	bl	80122ec <_read_r>
 80120f4:	2800      	cmp	r0, #0
 80120f6:	bfab      	itete	ge
 80120f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80120fa:	89a3      	ldrhlt	r3, [r4, #12]
 80120fc:	181b      	addge	r3, r3, r0
 80120fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012102:	bfac      	ite	ge
 8012104:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012106:	81a3      	strhlt	r3, [r4, #12]
 8012108:	bd10      	pop	{r4, pc}

0801210a <__swrite>:
 801210a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801210e:	461f      	mov	r7, r3
 8012110:	898b      	ldrh	r3, [r1, #12]
 8012112:	4605      	mov	r5, r0
 8012114:	460c      	mov	r4, r1
 8012116:	05db      	lsls	r3, r3, #23
 8012118:	4616      	mov	r6, r2
 801211a:	d505      	bpl.n	8012128 <__swrite+0x1e>
 801211c:	2302      	movs	r3, #2
 801211e:	2200      	movs	r2, #0
 8012120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012124:	f000 f8d0 	bl	80122c8 <_lseek_r>
 8012128:	89a3      	ldrh	r3, [r4, #12]
 801212a:	4632      	mov	r2, r6
 801212c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012130:	4628      	mov	r0, r5
 8012132:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012136:	81a3      	strh	r3, [r4, #12]
 8012138:	463b      	mov	r3, r7
 801213a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801213e:	f000 b8e7 	b.w	8012310 <_write_r>

08012142 <__sseek>:
 8012142:	b510      	push	{r4, lr}
 8012144:	460c      	mov	r4, r1
 8012146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801214a:	f000 f8bd 	bl	80122c8 <_lseek_r>
 801214e:	1c43      	adds	r3, r0, #1
 8012150:	89a3      	ldrh	r3, [r4, #12]
 8012152:	bf15      	itete	ne
 8012154:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012156:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801215a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801215e:	81a3      	strheq	r3, [r4, #12]
 8012160:	bf18      	it	ne
 8012162:	81a3      	strhne	r3, [r4, #12]
 8012164:	bd10      	pop	{r4, pc}

08012166 <__sclose>:
 8012166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801216a:	f000 b89d 	b.w	80122a8 <_close_r>

0801216e <__swbuf_r>:
 801216e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012170:	460e      	mov	r6, r1
 8012172:	4614      	mov	r4, r2
 8012174:	4605      	mov	r5, r0
 8012176:	b118      	cbz	r0, 8012180 <__swbuf_r+0x12>
 8012178:	6a03      	ldr	r3, [r0, #32]
 801217a:	b90b      	cbnz	r3, 8012180 <__swbuf_r+0x12>
 801217c:	f7ff feec 	bl	8011f58 <__sinit>
 8012180:	69a3      	ldr	r3, [r4, #24]
 8012182:	60a3      	str	r3, [r4, #8]
 8012184:	89a3      	ldrh	r3, [r4, #12]
 8012186:	071a      	lsls	r2, r3, #28
 8012188:	d501      	bpl.n	801218e <__swbuf_r+0x20>
 801218a:	6923      	ldr	r3, [r4, #16]
 801218c:	b943      	cbnz	r3, 80121a0 <__swbuf_r+0x32>
 801218e:	4621      	mov	r1, r4
 8012190:	4628      	mov	r0, r5
 8012192:	f000 f82b 	bl	80121ec <__swsetup_r>
 8012196:	b118      	cbz	r0, 80121a0 <__swbuf_r+0x32>
 8012198:	f04f 37ff 	mov.w	r7, #4294967295
 801219c:	4638      	mov	r0, r7
 801219e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121a0:	6823      	ldr	r3, [r4, #0]
 80121a2:	b2f6      	uxtb	r6, r6
 80121a4:	6922      	ldr	r2, [r4, #16]
 80121a6:	4637      	mov	r7, r6
 80121a8:	1a98      	subs	r0, r3, r2
 80121aa:	6963      	ldr	r3, [r4, #20]
 80121ac:	4283      	cmp	r3, r0
 80121ae:	dc05      	bgt.n	80121bc <__swbuf_r+0x4e>
 80121b0:	4621      	mov	r1, r4
 80121b2:	4628      	mov	r0, r5
 80121b4:	f000 feb8 	bl	8012f28 <_fflush_r>
 80121b8:	2800      	cmp	r0, #0
 80121ba:	d1ed      	bne.n	8012198 <__swbuf_r+0x2a>
 80121bc:	68a3      	ldr	r3, [r4, #8]
 80121be:	3b01      	subs	r3, #1
 80121c0:	60a3      	str	r3, [r4, #8]
 80121c2:	6823      	ldr	r3, [r4, #0]
 80121c4:	1c5a      	adds	r2, r3, #1
 80121c6:	6022      	str	r2, [r4, #0]
 80121c8:	701e      	strb	r6, [r3, #0]
 80121ca:	1c43      	adds	r3, r0, #1
 80121cc:	6962      	ldr	r2, [r4, #20]
 80121ce:	429a      	cmp	r2, r3
 80121d0:	d004      	beq.n	80121dc <__swbuf_r+0x6e>
 80121d2:	89a3      	ldrh	r3, [r4, #12]
 80121d4:	07db      	lsls	r3, r3, #31
 80121d6:	d5e1      	bpl.n	801219c <__swbuf_r+0x2e>
 80121d8:	2e0a      	cmp	r6, #10
 80121da:	d1df      	bne.n	801219c <__swbuf_r+0x2e>
 80121dc:	4621      	mov	r1, r4
 80121de:	4628      	mov	r0, r5
 80121e0:	f000 fea2 	bl	8012f28 <_fflush_r>
 80121e4:	2800      	cmp	r0, #0
 80121e6:	d0d9      	beq.n	801219c <__swbuf_r+0x2e>
 80121e8:	e7d6      	b.n	8012198 <__swbuf_r+0x2a>
	...

080121ec <__swsetup_r>:
 80121ec:	b538      	push	{r3, r4, r5, lr}
 80121ee:	4b29      	ldr	r3, [pc, #164]	@ (8012294 <__swsetup_r+0xa8>)
 80121f0:	4605      	mov	r5, r0
 80121f2:	460c      	mov	r4, r1
 80121f4:	6818      	ldr	r0, [r3, #0]
 80121f6:	b118      	cbz	r0, 8012200 <__swsetup_r+0x14>
 80121f8:	6a03      	ldr	r3, [r0, #32]
 80121fa:	b90b      	cbnz	r3, 8012200 <__swsetup_r+0x14>
 80121fc:	f7ff feac 	bl	8011f58 <__sinit>
 8012200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012204:	0719      	lsls	r1, r3, #28
 8012206:	d422      	bmi.n	801224e <__swsetup_r+0x62>
 8012208:	06da      	lsls	r2, r3, #27
 801220a:	d407      	bmi.n	801221c <__swsetup_r+0x30>
 801220c:	2209      	movs	r2, #9
 801220e:	602a      	str	r2, [r5, #0]
 8012210:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012214:	f04f 30ff 	mov.w	r0, #4294967295
 8012218:	81a3      	strh	r3, [r4, #12]
 801221a:	e033      	b.n	8012284 <__swsetup_r+0x98>
 801221c:	0758      	lsls	r0, r3, #29
 801221e:	d512      	bpl.n	8012246 <__swsetup_r+0x5a>
 8012220:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012222:	b141      	cbz	r1, 8012236 <__swsetup_r+0x4a>
 8012224:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012228:	4299      	cmp	r1, r3
 801222a:	d002      	beq.n	8012232 <__swsetup_r+0x46>
 801222c:	4628      	mov	r0, r5
 801222e:	f000 f8cd 	bl	80123cc <_free_r>
 8012232:	2300      	movs	r3, #0
 8012234:	6363      	str	r3, [r4, #52]	@ 0x34
 8012236:	89a3      	ldrh	r3, [r4, #12]
 8012238:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801223c:	81a3      	strh	r3, [r4, #12]
 801223e:	2300      	movs	r3, #0
 8012240:	6063      	str	r3, [r4, #4]
 8012242:	6923      	ldr	r3, [r4, #16]
 8012244:	6023      	str	r3, [r4, #0]
 8012246:	89a3      	ldrh	r3, [r4, #12]
 8012248:	f043 0308 	orr.w	r3, r3, #8
 801224c:	81a3      	strh	r3, [r4, #12]
 801224e:	6923      	ldr	r3, [r4, #16]
 8012250:	b94b      	cbnz	r3, 8012266 <__swsetup_r+0x7a>
 8012252:	89a3      	ldrh	r3, [r4, #12]
 8012254:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801225c:	d003      	beq.n	8012266 <__swsetup_r+0x7a>
 801225e:	4621      	mov	r1, r4
 8012260:	4628      	mov	r0, r5
 8012262:	f000 fec0 	bl	8012fe6 <__smakebuf_r>
 8012266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801226a:	f013 0201 	ands.w	r2, r3, #1
 801226e:	d00a      	beq.n	8012286 <__swsetup_r+0x9a>
 8012270:	2200      	movs	r2, #0
 8012272:	60a2      	str	r2, [r4, #8]
 8012274:	6962      	ldr	r2, [r4, #20]
 8012276:	4252      	negs	r2, r2
 8012278:	61a2      	str	r2, [r4, #24]
 801227a:	6922      	ldr	r2, [r4, #16]
 801227c:	b942      	cbnz	r2, 8012290 <__swsetup_r+0xa4>
 801227e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012282:	d1c5      	bne.n	8012210 <__swsetup_r+0x24>
 8012284:	bd38      	pop	{r3, r4, r5, pc}
 8012286:	0799      	lsls	r1, r3, #30
 8012288:	bf58      	it	pl
 801228a:	6962      	ldrpl	r2, [r4, #20]
 801228c:	60a2      	str	r2, [r4, #8]
 801228e:	e7f4      	b.n	801227a <__swsetup_r+0x8e>
 8012290:	2000      	movs	r0, #0
 8012292:	e7f7      	b.n	8012284 <__swsetup_r+0x98>
 8012294:	20000020 	.word	0x20000020

08012298 <memset>:
 8012298:	4402      	add	r2, r0
 801229a:	4603      	mov	r3, r0
 801229c:	4293      	cmp	r3, r2
 801229e:	d100      	bne.n	80122a2 <memset+0xa>
 80122a0:	4770      	bx	lr
 80122a2:	f803 1b01 	strb.w	r1, [r3], #1
 80122a6:	e7f9      	b.n	801229c <memset+0x4>

080122a8 <_close_r>:
 80122a8:	b538      	push	{r3, r4, r5, lr}
 80122aa:	2300      	movs	r3, #0
 80122ac:	4d05      	ldr	r5, [pc, #20]	@ (80122c4 <_close_r+0x1c>)
 80122ae:	4604      	mov	r4, r0
 80122b0:	4608      	mov	r0, r1
 80122b2:	602b      	str	r3, [r5, #0]
 80122b4:	f7f2 fee8 	bl	8005088 <_close>
 80122b8:	1c43      	adds	r3, r0, #1
 80122ba:	d102      	bne.n	80122c2 <_close_r+0x1a>
 80122bc:	682b      	ldr	r3, [r5, #0]
 80122be:	b103      	cbz	r3, 80122c2 <_close_r+0x1a>
 80122c0:	6023      	str	r3, [r4, #0]
 80122c2:	bd38      	pop	{r3, r4, r5, pc}
 80122c4:	20000910 	.word	0x20000910

080122c8 <_lseek_r>:
 80122c8:	b538      	push	{r3, r4, r5, lr}
 80122ca:	4604      	mov	r4, r0
 80122cc:	4d06      	ldr	r5, [pc, #24]	@ (80122e8 <_lseek_r+0x20>)
 80122ce:	4608      	mov	r0, r1
 80122d0:	4611      	mov	r1, r2
 80122d2:	2200      	movs	r2, #0
 80122d4:	602a      	str	r2, [r5, #0]
 80122d6:	461a      	mov	r2, r3
 80122d8:	f7f2 fefd 	bl	80050d6 <_lseek>
 80122dc:	1c43      	adds	r3, r0, #1
 80122de:	d102      	bne.n	80122e6 <_lseek_r+0x1e>
 80122e0:	682b      	ldr	r3, [r5, #0]
 80122e2:	b103      	cbz	r3, 80122e6 <_lseek_r+0x1e>
 80122e4:	6023      	str	r3, [r4, #0]
 80122e6:	bd38      	pop	{r3, r4, r5, pc}
 80122e8:	20000910 	.word	0x20000910

080122ec <_read_r>:
 80122ec:	b538      	push	{r3, r4, r5, lr}
 80122ee:	4604      	mov	r4, r0
 80122f0:	4d06      	ldr	r5, [pc, #24]	@ (801230c <_read_r+0x20>)
 80122f2:	4608      	mov	r0, r1
 80122f4:	4611      	mov	r1, r2
 80122f6:	2200      	movs	r2, #0
 80122f8:	602a      	str	r2, [r5, #0]
 80122fa:	461a      	mov	r2, r3
 80122fc:	f7f2 fe8b 	bl	8005016 <_read>
 8012300:	1c43      	adds	r3, r0, #1
 8012302:	d102      	bne.n	801230a <_read_r+0x1e>
 8012304:	682b      	ldr	r3, [r5, #0]
 8012306:	b103      	cbz	r3, 801230a <_read_r+0x1e>
 8012308:	6023      	str	r3, [r4, #0]
 801230a:	bd38      	pop	{r3, r4, r5, pc}
 801230c:	20000910 	.word	0x20000910

08012310 <_write_r>:
 8012310:	b538      	push	{r3, r4, r5, lr}
 8012312:	4604      	mov	r4, r0
 8012314:	4d06      	ldr	r5, [pc, #24]	@ (8012330 <_write_r+0x20>)
 8012316:	4608      	mov	r0, r1
 8012318:	4611      	mov	r1, r2
 801231a:	2200      	movs	r2, #0
 801231c:	602a      	str	r2, [r5, #0]
 801231e:	461a      	mov	r2, r3
 8012320:	f7f2 fe96 	bl	8005050 <_write>
 8012324:	1c43      	adds	r3, r0, #1
 8012326:	d102      	bne.n	801232e <_write_r+0x1e>
 8012328:	682b      	ldr	r3, [r5, #0]
 801232a:	b103      	cbz	r3, 801232e <_write_r+0x1e>
 801232c:	6023      	str	r3, [r4, #0]
 801232e:	bd38      	pop	{r3, r4, r5, pc}
 8012330:	20000910 	.word	0x20000910

08012334 <__errno>:
 8012334:	4b01      	ldr	r3, [pc, #4]	@ (801233c <__errno+0x8>)
 8012336:	6818      	ldr	r0, [r3, #0]
 8012338:	4770      	bx	lr
 801233a:	bf00      	nop
 801233c:	20000020 	.word	0x20000020

08012340 <__libc_init_array>:
 8012340:	b570      	push	{r4, r5, r6, lr}
 8012342:	4d0d      	ldr	r5, [pc, #52]	@ (8012378 <__libc_init_array+0x38>)
 8012344:	2600      	movs	r6, #0
 8012346:	4c0d      	ldr	r4, [pc, #52]	@ (801237c <__libc_init_array+0x3c>)
 8012348:	1b64      	subs	r4, r4, r5
 801234a:	10a4      	asrs	r4, r4, #2
 801234c:	42a6      	cmp	r6, r4
 801234e:	d109      	bne.n	8012364 <__libc_init_array+0x24>
 8012350:	4d0b      	ldr	r5, [pc, #44]	@ (8012380 <__libc_init_array+0x40>)
 8012352:	2600      	movs	r6, #0
 8012354:	4c0b      	ldr	r4, [pc, #44]	@ (8012384 <__libc_init_array+0x44>)
 8012356:	f000 ff6b 	bl	8013230 <_init>
 801235a:	1b64      	subs	r4, r4, r5
 801235c:	10a4      	asrs	r4, r4, #2
 801235e:	42a6      	cmp	r6, r4
 8012360:	d105      	bne.n	801236e <__libc_init_array+0x2e>
 8012362:	bd70      	pop	{r4, r5, r6, pc}
 8012364:	f855 3b04 	ldr.w	r3, [r5], #4
 8012368:	3601      	adds	r6, #1
 801236a:	4798      	blx	r3
 801236c:	e7ee      	b.n	801234c <__libc_init_array+0xc>
 801236e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012372:	3601      	adds	r6, #1
 8012374:	4798      	blx	r3
 8012376:	e7f2      	b.n	801235e <__libc_init_array+0x1e>
 8012378:	080139d8 	.word	0x080139d8
 801237c:	080139d8 	.word	0x080139d8
 8012380:	080139d8 	.word	0x080139d8
 8012384:	080139dc 	.word	0x080139dc

08012388 <__retarget_lock_init_recursive>:
 8012388:	4770      	bx	lr

0801238a <__retarget_lock_acquire_recursive>:
 801238a:	4770      	bx	lr

0801238c <__retarget_lock_release_recursive>:
 801238c:	4770      	bx	lr
	...

08012390 <__assert_func>:
 8012390:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012392:	4614      	mov	r4, r2
 8012394:	461a      	mov	r2, r3
 8012396:	4b09      	ldr	r3, [pc, #36]	@ (80123bc <__assert_func+0x2c>)
 8012398:	4605      	mov	r5, r0
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	68d8      	ldr	r0, [r3, #12]
 801239e:	b14c      	cbz	r4, 80123b4 <__assert_func+0x24>
 80123a0:	4b07      	ldr	r3, [pc, #28]	@ (80123c0 <__assert_func+0x30>)
 80123a2:	9100      	str	r1, [sp, #0]
 80123a4:	4907      	ldr	r1, [pc, #28]	@ (80123c4 <__assert_func+0x34>)
 80123a6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80123aa:	462b      	mov	r3, r5
 80123ac:	f000 fde4 	bl	8012f78 <fiprintf>
 80123b0:	f000 febd 	bl	801312e <abort>
 80123b4:	4b04      	ldr	r3, [pc, #16]	@ (80123c8 <__assert_func+0x38>)
 80123b6:	461c      	mov	r4, r3
 80123b8:	e7f3      	b.n	80123a2 <__assert_func+0x12>
 80123ba:	bf00      	nop
 80123bc:	20000020 	.word	0x20000020
 80123c0:	0801395f 	.word	0x0801395f
 80123c4:	0801396c 	.word	0x0801396c
 80123c8:	0801399a 	.word	0x0801399a

080123cc <_free_r>:
 80123cc:	b538      	push	{r3, r4, r5, lr}
 80123ce:	4605      	mov	r5, r0
 80123d0:	2900      	cmp	r1, #0
 80123d2:	d041      	beq.n	8012458 <_free_r+0x8c>
 80123d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80123d8:	1f0c      	subs	r4, r1, #4
 80123da:	2b00      	cmp	r3, #0
 80123dc:	bfb8      	it	lt
 80123de:	18e4      	addlt	r4, r4, r3
 80123e0:	f000 f8e8 	bl	80125b4 <__malloc_lock>
 80123e4:	4a1d      	ldr	r2, [pc, #116]	@ (801245c <_free_r+0x90>)
 80123e6:	6813      	ldr	r3, [r2, #0]
 80123e8:	b933      	cbnz	r3, 80123f8 <_free_r+0x2c>
 80123ea:	6063      	str	r3, [r4, #4]
 80123ec:	6014      	str	r4, [r2, #0]
 80123ee:	4628      	mov	r0, r5
 80123f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123f4:	f000 b8e4 	b.w	80125c0 <__malloc_unlock>
 80123f8:	42a3      	cmp	r3, r4
 80123fa:	d908      	bls.n	801240e <_free_r+0x42>
 80123fc:	6820      	ldr	r0, [r4, #0]
 80123fe:	1821      	adds	r1, r4, r0
 8012400:	428b      	cmp	r3, r1
 8012402:	bf01      	itttt	eq
 8012404:	6819      	ldreq	r1, [r3, #0]
 8012406:	685b      	ldreq	r3, [r3, #4]
 8012408:	1809      	addeq	r1, r1, r0
 801240a:	6021      	streq	r1, [r4, #0]
 801240c:	e7ed      	b.n	80123ea <_free_r+0x1e>
 801240e:	461a      	mov	r2, r3
 8012410:	685b      	ldr	r3, [r3, #4]
 8012412:	b10b      	cbz	r3, 8012418 <_free_r+0x4c>
 8012414:	42a3      	cmp	r3, r4
 8012416:	d9fa      	bls.n	801240e <_free_r+0x42>
 8012418:	6811      	ldr	r1, [r2, #0]
 801241a:	1850      	adds	r0, r2, r1
 801241c:	42a0      	cmp	r0, r4
 801241e:	d10b      	bne.n	8012438 <_free_r+0x6c>
 8012420:	6820      	ldr	r0, [r4, #0]
 8012422:	4401      	add	r1, r0
 8012424:	1850      	adds	r0, r2, r1
 8012426:	6011      	str	r1, [r2, #0]
 8012428:	4283      	cmp	r3, r0
 801242a:	d1e0      	bne.n	80123ee <_free_r+0x22>
 801242c:	6818      	ldr	r0, [r3, #0]
 801242e:	685b      	ldr	r3, [r3, #4]
 8012430:	4408      	add	r0, r1
 8012432:	6053      	str	r3, [r2, #4]
 8012434:	6010      	str	r0, [r2, #0]
 8012436:	e7da      	b.n	80123ee <_free_r+0x22>
 8012438:	d902      	bls.n	8012440 <_free_r+0x74>
 801243a:	230c      	movs	r3, #12
 801243c:	602b      	str	r3, [r5, #0]
 801243e:	e7d6      	b.n	80123ee <_free_r+0x22>
 8012440:	6820      	ldr	r0, [r4, #0]
 8012442:	1821      	adds	r1, r4, r0
 8012444:	428b      	cmp	r3, r1
 8012446:	bf02      	ittt	eq
 8012448:	6819      	ldreq	r1, [r3, #0]
 801244a:	685b      	ldreq	r3, [r3, #4]
 801244c:	1809      	addeq	r1, r1, r0
 801244e:	6063      	str	r3, [r4, #4]
 8012450:	bf08      	it	eq
 8012452:	6021      	streq	r1, [r4, #0]
 8012454:	6054      	str	r4, [r2, #4]
 8012456:	e7ca      	b.n	80123ee <_free_r+0x22>
 8012458:	bd38      	pop	{r3, r4, r5, pc}
 801245a:	bf00      	nop
 801245c:	2000091c 	.word	0x2000091c

08012460 <malloc>:
 8012460:	4b02      	ldr	r3, [pc, #8]	@ (801246c <malloc+0xc>)
 8012462:	4601      	mov	r1, r0
 8012464:	6818      	ldr	r0, [r3, #0]
 8012466:	f000 b825 	b.w	80124b4 <_malloc_r>
 801246a:	bf00      	nop
 801246c:	20000020 	.word	0x20000020

08012470 <sbrk_aligned>:
 8012470:	b570      	push	{r4, r5, r6, lr}
 8012472:	4e0f      	ldr	r6, [pc, #60]	@ (80124b0 <sbrk_aligned+0x40>)
 8012474:	460c      	mov	r4, r1
 8012476:	4605      	mov	r5, r0
 8012478:	6831      	ldr	r1, [r6, #0]
 801247a:	b911      	cbnz	r1, 8012482 <sbrk_aligned+0x12>
 801247c:	f000 fe2c 	bl	80130d8 <_sbrk_r>
 8012480:	6030      	str	r0, [r6, #0]
 8012482:	4621      	mov	r1, r4
 8012484:	4628      	mov	r0, r5
 8012486:	f000 fe27 	bl	80130d8 <_sbrk_r>
 801248a:	1c43      	adds	r3, r0, #1
 801248c:	d103      	bne.n	8012496 <sbrk_aligned+0x26>
 801248e:	f04f 34ff 	mov.w	r4, #4294967295
 8012492:	4620      	mov	r0, r4
 8012494:	bd70      	pop	{r4, r5, r6, pc}
 8012496:	1cc4      	adds	r4, r0, #3
 8012498:	f024 0403 	bic.w	r4, r4, #3
 801249c:	42a0      	cmp	r0, r4
 801249e:	d0f8      	beq.n	8012492 <sbrk_aligned+0x22>
 80124a0:	1a21      	subs	r1, r4, r0
 80124a2:	4628      	mov	r0, r5
 80124a4:	f000 fe18 	bl	80130d8 <_sbrk_r>
 80124a8:	3001      	adds	r0, #1
 80124aa:	d1f2      	bne.n	8012492 <sbrk_aligned+0x22>
 80124ac:	e7ef      	b.n	801248e <sbrk_aligned+0x1e>
 80124ae:	bf00      	nop
 80124b0:	20000918 	.word	0x20000918

080124b4 <_malloc_r>:
 80124b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80124b8:	1ccd      	adds	r5, r1, #3
 80124ba:	4606      	mov	r6, r0
 80124bc:	f025 0503 	bic.w	r5, r5, #3
 80124c0:	3508      	adds	r5, #8
 80124c2:	2d0c      	cmp	r5, #12
 80124c4:	bf38      	it	cc
 80124c6:	250c      	movcc	r5, #12
 80124c8:	2d00      	cmp	r5, #0
 80124ca:	db01      	blt.n	80124d0 <_malloc_r+0x1c>
 80124cc:	42a9      	cmp	r1, r5
 80124ce:	d904      	bls.n	80124da <_malloc_r+0x26>
 80124d0:	230c      	movs	r3, #12
 80124d2:	6033      	str	r3, [r6, #0]
 80124d4:	2000      	movs	r0, #0
 80124d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80125b0 <_malloc_r+0xfc>
 80124de:	f000 f869 	bl	80125b4 <__malloc_lock>
 80124e2:	f8d8 3000 	ldr.w	r3, [r8]
 80124e6:	461c      	mov	r4, r3
 80124e8:	bb44      	cbnz	r4, 801253c <_malloc_r+0x88>
 80124ea:	4629      	mov	r1, r5
 80124ec:	4630      	mov	r0, r6
 80124ee:	f7ff ffbf 	bl	8012470 <sbrk_aligned>
 80124f2:	1c43      	adds	r3, r0, #1
 80124f4:	4604      	mov	r4, r0
 80124f6:	d158      	bne.n	80125aa <_malloc_r+0xf6>
 80124f8:	f8d8 4000 	ldr.w	r4, [r8]
 80124fc:	4627      	mov	r7, r4
 80124fe:	2f00      	cmp	r7, #0
 8012500:	d143      	bne.n	801258a <_malloc_r+0xd6>
 8012502:	2c00      	cmp	r4, #0
 8012504:	d04b      	beq.n	801259e <_malloc_r+0xea>
 8012506:	6823      	ldr	r3, [r4, #0]
 8012508:	4639      	mov	r1, r7
 801250a:	4630      	mov	r0, r6
 801250c:	eb04 0903 	add.w	r9, r4, r3
 8012510:	f000 fde2 	bl	80130d8 <_sbrk_r>
 8012514:	4581      	cmp	r9, r0
 8012516:	d142      	bne.n	801259e <_malloc_r+0xea>
 8012518:	6821      	ldr	r1, [r4, #0]
 801251a:	4630      	mov	r0, r6
 801251c:	1a6d      	subs	r5, r5, r1
 801251e:	4629      	mov	r1, r5
 8012520:	f7ff ffa6 	bl	8012470 <sbrk_aligned>
 8012524:	3001      	adds	r0, #1
 8012526:	d03a      	beq.n	801259e <_malloc_r+0xea>
 8012528:	6823      	ldr	r3, [r4, #0]
 801252a:	442b      	add	r3, r5
 801252c:	6023      	str	r3, [r4, #0]
 801252e:	f8d8 3000 	ldr.w	r3, [r8]
 8012532:	685a      	ldr	r2, [r3, #4]
 8012534:	bb62      	cbnz	r2, 8012590 <_malloc_r+0xdc>
 8012536:	f8c8 7000 	str.w	r7, [r8]
 801253a:	e00f      	b.n	801255c <_malloc_r+0xa8>
 801253c:	6822      	ldr	r2, [r4, #0]
 801253e:	1b52      	subs	r2, r2, r5
 8012540:	d420      	bmi.n	8012584 <_malloc_r+0xd0>
 8012542:	2a0b      	cmp	r2, #11
 8012544:	d917      	bls.n	8012576 <_malloc_r+0xc2>
 8012546:	1961      	adds	r1, r4, r5
 8012548:	42a3      	cmp	r3, r4
 801254a:	6025      	str	r5, [r4, #0]
 801254c:	bf18      	it	ne
 801254e:	6059      	strne	r1, [r3, #4]
 8012550:	6863      	ldr	r3, [r4, #4]
 8012552:	bf08      	it	eq
 8012554:	f8c8 1000 	streq.w	r1, [r8]
 8012558:	5162      	str	r2, [r4, r5]
 801255a:	604b      	str	r3, [r1, #4]
 801255c:	4630      	mov	r0, r6
 801255e:	f000 f82f 	bl	80125c0 <__malloc_unlock>
 8012562:	f104 000b 	add.w	r0, r4, #11
 8012566:	1d23      	adds	r3, r4, #4
 8012568:	f020 0007 	bic.w	r0, r0, #7
 801256c:	1ac2      	subs	r2, r0, r3
 801256e:	bf1c      	itt	ne
 8012570:	1a1b      	subne	r3, r3, r0
 8012572:	50a3      	strne	r3, [r4, r2]
 8012574:	e7af      	b.n	80124d6 <_malloc_r+0x22>
 8012576:	6862      	ldr	r2, [r4, #4]
 8012578:	42a3      	cmp	r3, r4
 801257a:	bf0c      	ite	eq
 801257c:	f8c8 2000 	streq.w	r2, [r8]
 8012580:	605a      	strne	r2, [r3, #4]
 8012582:	e7eb      	b.n	801255c <_malloc_r+0xa8>
 8012584:	4623      	mov	r3, r4
 8012586:	6864      	ldr	r4, [r4, #4]
 8012588:	e7ae      	b.n	80124e8 <_malloc_r+0x34>
 801258a:	463c      	mov	r4, r7
 801258c:	687f      	ldr	r7, [r7, #4]
 801258e:	e7b6      	b.n	80124fe <_malloc_r+0x4a>
 8012590:	461a      	mov	r2, r3
 8012592:	685b      	ldr	r3, [r3, #4]
 8012594:	42a3      	cmp	r3, r4
 8012596:	d1fb      	bne.n	8012590 <_malloc_r+0xdc>
 8012598:	2300      	movs	r3, #0
 801259a:	6053      	str	r3, [r2, #4]
 801259c:	e7de      	b.n	801255c <_malloc_r+0xa8>
 801259e:	230c      	movs	r3, #12
 80125a0:	4630      	mov	r0, r6
 80125a2:	6033      	str	r3, [r6, #0]
 80125a4:	f000 f80c 	bl	80125c0 <__malloc_unlock>
 80125a8:	e794      	b.n	80124d4 <_malloc_r+0x20>
 80125aa:	6005      	str	r5, [r0, #0]
 80125ac:	e7d6      	b.n	801255c <_malloc_r+0xa8>
 80125ae:	bf00      	nop
 80125b0:	2000091c 	.word	0x2000091c

080125b4 <__malloc_lock>:
 80125b4:	4801      	ldr	r0, [pc, #4]	@ (80125bc <__malloc_lock+0x8>)
 80125b6:	f7ff bee8 	b.w	801238a <__retarget_lock_acquire_recursive>
 80125ba:	bf00      	nop
 80125bc:	20000914 	.word	0x20000914

080125c0 <__malloc_unlock>:
 80125c0:	4801      	ldr	r0, [pc, #4]	@ (80125c8 <__malloc_unlock+0x8>)
 80125c2:	f7ff bee3 	b.w	801238c <__retarget_lock_release_recursive>
 80125c6:	bf00      	nop
 80125c8:	20000914 	.word	0x20000914

080125cc <__ssputs_r>:
 80125cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80125d0:	461f      	mov	r7, r3
 80125d2:	688e      	ldr	r6, [r1, #8]
 80125d4:	4682      	mov	sl, r0
 80125d6:	460c      	mov	r4, r1
 80125d8:	42be      	cmp	r6, r7
 80125da:	4690      	mov	r8, r2
 80125dc:	680b      	ldr	r3, [r1, #0]
 80125de:	d82d      	bhi.n	801263c <__ssputs_r+0x70>
 80125e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80125e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80125e8:	d026      	beq.n	8012638 <__ssputs_r+0x6c>
 80125ea:	6965      	ldr	r5, [r4, #20]
 80125ec:	6909      	ldr	r1, [r1, #16]
 80125ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80125f2:	eba3 0901 	sub.w	r9, r3, r1
 80125f6:	1c7b      	adds	r3, r7, #1
 80125f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80125fc:	444b      	add	r3, r9
 80125fe:	106d      	asrs	r5, r5, #1
 8012600:	429d      	cmp	r5, r3
 8012602:	bf38      	it	cc
 8012604:	461d      	movcc	r5, r3
 8012606:	0553      	lsls	r3, r2, #21
 8012608:	d527      	bpl.n	801265a <__ssputs_r+0x8e>
 801260a:	4629      	mov	r1, r5
 801260c:	f7ff ff52 	bl	80124b4 <_malloc_r>
 8012610:	4606      	mov	r6, r0
 8012612:	b360      	cbz	r0, 801266e <__ssputs_r+0xa2>
 8012614:	464a      	mov	r2, r9
 8012616:	6921      	ldr	r1, [r4, #16]
 8012618:	f000 fd7c 	bl	8013114 <memcpy>
 801261c:	89a3      	ldrh	r3, [r4, #12]
 801261e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012622:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012626:	81a3      	strh	r3, [r4, #12]
 8012628:	6126      	str	r6, [r4, #16]
 801262a:	444e      	add	r6, r9
 801262c:	6165      	str	r5, [r4, #20]
 801262e:	eba5 0509 	sub.w	r5, r5, r9
 8012632:	6026      	str	r6, [r4, #0]
 8012634:	463e      	mov	r6, r7
 8012636:	60a5      	str	r5, [r4, #8]
 8012638:	42be      	cmp	r6, r7
 801263a:	d900      	bls.n	801263e <__ssputs_r+0x72>
 801263c:	463e      	mov	r6, r7
 801263e:	4632      	mov	r2, r6
 8012640:	4641      	mov	r1, r8
 8012642:	6820      	ldr	r0, [r4, #0]
 8012644:	f000 fd0b 	bl	801305e <memmove>
 8012648:	68a3      	ldr	r3, [r4, #8]
 801264a:	2000      	movs	r0, #0
 801264c:	1b9b      	subs	r3, r3, r6
 801264e:	60a3      	str	r3, [r4, #8]
 8012650:	6823      	ldr	r3, [r4, #0]
 8012652:	4433      	add	r3, r6
 8012654:	6023      	str	r3, [r4, #0]
 8012656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801265a:	462a      	mov	r2, r5
 801265c:	f000 fd6e 	bl	801313c <_realloc_r>
 8012660:	4606      	mov	r6, r0
 8012662:	2800      	cmp	r0, #0
 8012664:	d1e0      	bne.n	8012628 <__ssputs_r+0x5c>
 8012666:	6921      	ldr	r1, [r4, #16]
 8012668:	4650      	mov	r0, sl
 801266a:	f7ff feaf 	bl	80123cc <_free_r>
 801266e:	230c      	movs	r3, #12
 8012670:	f04f 30ff 	mov.w	r0, #4294967295
 8012674:	f8ca 3000 	str.w	r3, [sl]
 8012678:	89a3      	ldrh	r3, [r4, #12]
 801267a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801267e:	81a3      	strh	r3, [r4, #12]
 8012680:	e7e9      	b.n	8012656 <__ssputs_r+0x8a>
	...

08012684 <_svfiprintf_r>:
 8012684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012688:	4698      	mov	r8, r3
 801268a:	898b      	ldrh	r3, [r1, #12]
 801268c:	b09d      	sub	sp, #116	@ 0x74
 801268e:	4607      	mov	r7, r0
 8012690:	061b      	lsls	r3, r3, #24
 8012692:	460d      	mov	r5, r1
 8012694:	4614      	mov	r4, r2
 8012696:	d510      	bpl.n	80126ba <_svfiprintf_r+0x36>
 8012698:	690b      	ldr	r3, [r1, #16]
 801269a:	b973      	cbnz	r3, 80126ba <_svfiprintf_r+0x36>
 801269c:	2140      	movs	r1, #64	@ 0x40
 801269e:	f7ff ff09 	bl	80124b4 <_malloc_r>
 80126a2:	6028      	str	r0, [r5, #0]
 80126a4:	6128      	str	r0, [r5, #16]
 80126a6:	b930      	cbnz	r0, 80126b6 <_svfiprintf_r+0x32>
 80126a8:	230c      	movs	r3, #12
 80126aa:	603b      	str	r3, [r7, #0]
 80126ac:	f04f 30ff 	mov.w	r0, #4294967295
 80126b0:	b01d      	add	sp, #116	@ 0x74
 80126b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126b6:	2340      	movs	r3, #64	@ 0x40
 80126b8:	616b      	str	r3, [r5, #20]
 80126ba:	2300      	movs	r3, #0
 80126bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80126c0:	f04f 0901 	mov.w	r9, #1
 80126c4:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8012868 <_svfiprintf_r+0x1e4>
 80126c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80126ca:	2320      	movs	r3, #32
 80126cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80126d0:	2330      	movs	r3, #48	@ 0x30
 80126d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80126d6:	4623      	mov	r3, r4
 80126d8:	469a      	mov	sl, r3
 80126da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80126de:	b10a      	cbz	r2, 80126e4 <_svfiprintf_r+0x60>
 80126e0:	2a25      	cmp	r2, #37	@ 0x25
 80126e2:	d1f9      	bne.n	80126d8 <_svfiprintf_r+0x54>
 80126e4:	ebba 0b04 	subs.w	fp, sl, r4
 80126e8:	d00b      	beq.n	8012702 <_svfiprintf_r+0x7e>
 80126ea:	465b      	mov	r3, fp
 80126ec:	4622      	mov	r2, r4
 80126ee:	4629      	mov	r1, r5
 80126f0:	4638      	mov	r0, r7
 80126f2:	f7ff ff6b 	bl	80125cc <__ssputs_r>
 80126f6:	3001      	adds	r0, #1
 80126f8:	f000 80a7 	beq.w	801284a <_svfiprintf_r+0x1c6>
 80126fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80126fe:	445a      	add	r2, fp
 8012700:	9209      	str	r2, [sp, #36]	@ 0x24
 8012702:	f89a 3000 	ldrb.w	r3, [sl]
 8012706:	2b00      	cmp	r3, #0
 8012708:	f000 809f 	beq.w	801284a <_svfiprintf_r+0x1c6>
 801270c:	2300      	movs	r3, #0
 801270e:	f04f 32ff 	mov.w	r2, #4294967295
 8012712:	f10a 0a01 	add.w	sl, sl, #1
 8012716:	9304      	str	r3, [sp, #16]
 8012718:	9307      	str	r3, [sp, #28]
 801271a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801271e:	931a      	str	r3, [sp, #104]	@ 0x68
 8012720:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012724:	4654      	mov	r4, sl
 8012726:	2205      	movs	r2, #5
 8012728:	484f      	ldr	r0, [pc, #316]	@ (8012868 <_svfiprintf_r+0x1e4>)
 801272a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801272e:	f000 fce3 	bl	80130f8 <memchr>
 8012732:	9a04      	ldr	r2, [sp, #16]
 8012734:	b9d8      	cbnz	r0, 801276e <_svfiprintf_r+0xea>
 8012736:	06d0      	lsls	r0, r2, #27
 8012738:	bf44      	itt	mi
 801273a:	2320      	movmi	r3, #32
 801273c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012740:	0711      	lsls	r1, r2, #28
 8012742:	bf44      	itt	mi
 8012744:	232b      	movmi	r3, #43	@ 0x2b
 8012746:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801274a:	f89a 3000 	ldrb.w	r3, [sl]
 801274e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012750:	d015      	beq.n	801277e <_svfiprintf_r+0xfa>
 8012752:	9a07      	ldr	r2, [sp, #28]
 8012754:	4654      	mov	r4, sl
 8012756:	2000      	movs	r0, #0
 8012758:	f04f 0c0a 	mov.w	ip, #10
 801275c:	4621      	mov	r1, r4
 801275e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012762:	3b30      	subs	r3, #48	@ 0x30
 8012764:	2b09      	cmp	r3, #9
 8012766:	d94b      	bls.n	8012800 <_svfiprintf_r+0x17c>
 8012768:	b1b0      	cbz	r0, 8012798 <_svfiprintf_r+0x114>
 801276a:	9207      	str	r2, [sp, #28]
 801276c:	e014      	b.n	8012798 <_svfiprintf_r+0x114>
 801276e:	eba0 0308 	sub.w	r3, r0, r8
 8012772:	46a2      	mov	sl, r4
 8012774:	fa09 f303 	lsl.w	r3, r9, r3
 8012778:	4313      	orrs	r3, r2
 801277a:	9304      	str	r3, [sp, #16]
 801277c:	e7d2      	b.n	8012724 <_svfiprintf_r+0xa0>
 801277e:	9b03      	ldr	r3, [sp, #12]
 8012780:	1d19      	adds	r1, r3, #4
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	2b00      	cmp	r3, #0
 8012786:	9103      	str	r1, [sp, #12]
 8012788:	bfbb      	ittet	lt
 801278a:	425b      	neglt	r3, r3
 801278c:	f042 0202 	orrlt.w	r2, r2, #2
 8012790:	9307      	strge	r3, [sp, #28]
 8012792:	9307      	strlt	r3, [sp, #28]
 8012794:	bfb8      	it	lt
 8012796:	9204      	strlt	r2, [sp, #16]
 8012798:	7823      	ldrb	r3, [r4, #0]
 801279a:	2b2e      	cmp	r3, #46	@ 0x2e
 801279c:	d10a      	bne.n	80127b4 <_svfiprintf_r+0x130>
 801279e:	7863      	ldrb	r3, [r4, #1]
 80127a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80127a2:	d132      	bne.n	801280a <_svfiprintf_r+0x186>
 80127a4:	9b03      	ldr	r3, [sp, #12]
 80127a6:	3402      	adds	r4, #2
 80127a8:	1d1a      	adds	r2, r3, #4
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80127b0:	9203      	str	r2, [sp, #12]
 80127b2:	9305      	str	r3, [sp, #20]
 80127b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012878 <_svfiprintf_r+0x1f4>
 80127b8:	2203      	movs	r2, #3
 80127ba:	7821      	ldrb	r1, [r4, #0]
 80127bc:	4650      	mov	r0, sl
 80127be:	f000 fc9b 	bl	80130f8 <memchr>
 80127c2:	b138      	cbz	r0, 80127d4 <_svfiprintf_r+0x150>
 80127c4:	eba0 000a 	sub.w	r0, r0, sl
 80127c8:	2240      	movs	r2, #64	@ 0x40
 80127ca:	9b04      	ldr	r3, [sp, #16]
 80127cc:	3401      	adds	r4, #1
 80127ce:	4082      	lsls	r2, r0
 80127d0:	4313      	orrs	r3, r2
 80127d2:	9304      	str	r3, [sp, #16]
 80127d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127d8:	2206      	movs	r2, #6
 80127da:	4824      	ldr	r0, [pc, #144]	@ (801286c <_svfiprintf_r+0x1e8>)
 80127dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80127e0:	f000 fc8a 	bl	80130f8 <memchr>
 80127e4:	2800      	cmp	r0, #0
 80127e6:	d036      	beq.n	8012856 <_svfiprintf_r+0x1d2>
 80127e8:	4b21      	ldr	r3, [pc, #132]	@ (8012870 <_svfiprintf_r+0x1ec>)
 80127ea:	bb1b      	cbnz	r3, 8012834 <_svfiprintf_r+0x1b0>
 80127ec:	9b03      	ldr	r3, [sp, #12]
 80127ee:	3307      	adds	r3, #7
 80127f0:	f023 0307 	bic.w	r3, r3, #7
 80127f4:	3308      	adds	r3, #8
 80127f6:	9303      	str	r3, [sp, #12]
 80127f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127fa:	4433      	add	r3, r6
 80127fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80127fe:	e76a      	b.n	80126d6 <_svfiprintf_r+0x52>
 8012800:	fb0c 3202 	mla	r2, ip, r2, r3
 8012804:	460c      	mov	r4, r1
 8012806:	2001      	movs	r0, #1
 8012808:	e7a8      	b.n	801275c <_svfiprintf_r+0xd8>
 801280a:	2300      	movs	r3, #0
 801280c:	3401      	adds	r4, #1
 801280e:	f04f 0c0a 	mov.w	ip, #10
 8012812:	4619      	mov	r1, r3
 8012814:	9305      	str	r3, [sp, #20]
 8012816:	4620      	mov	r0, r4
 8012818:	f810 2b01 	ldrb.w	r2, [r0], #1
 801281c:	3a30      	subs	r2, #48	@ 0x30
 801281e:	2a09      	cmp	r2, #9
 8012820:	d903      	bls.n	801282a <_svfiprintf_r+0x1a6>
 8012822:	2b00      	cmp	r3, #0
 8012824:	d0c6      	beq.n	80127b4 <_svfiprintf_r+0x130>
 8012826:	9105      	str	r1, [sp, #20]
 8012828:	e7c4      	b.n	80127b4 <_svfiprintf_r+0x130>
 801282a:	fb0c 2101 	mla	r1, ip, r1, r2
 801282e:	4604      	mov	r4, r0
 8012830:	2301      	movs	r3, #1
 8012832:	e7f0      	b.n	8012816 <_svfiprintf_r+0x192>
 8012834:	ab03      	add	r3, sp, #12
 8012836:	462a      	mov	r2, r5
 8012838:	a904      	add	r1, sp, #16
 801283a:	4638      	mov	r0, r7
 801283c:	9300      	str	r3, [sp, #0]
 801283e:	4b0d      	ldr	r3, [pc, #52]	@ (8012874 <_svfiprintf_r+0x1f0>)
 8012840:	f3af 8000 	nop.w
 8012844:	1c42      	adds	r2, r0, #1
 8012846:	4606      	mov	r6, r0
 8012848:	d1d6      	bne.n	80127f8 <_svfiprintf_r+0x174>
 801284a:	89ab      	ldrh	r3, [r5, #12]
 801284c:	065b      	lsls	r3, r3, #25
 801284e:	f53f af2d 	bmi.w	80126ac <_svfiprintf_r+0x28>
 8012852:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012854:	e72c      	b.n	80126b0 <_svfiprintf_r+0x2c>
 8012856:	ab03      	add	r3, sp, #12
 8012858:	462a      	mov	r2, r5
 801285a:	a904      	add	r1, sp, #16
 801285c:	4638      	mov	r0, r7
 801285e:	9300      	str	r3, [sp, #0]
 8012860:	4b04      	ldr	r3, [pc, #16]	@ (8012874 <_svfiprintf_r+0x1f0>)
 8012862:	f000 f9bf 	bl	8012be4 <_printf_i>
 8012866:	e7ed      	b.n	8012844 <_svfiprintf_r+0x1c0>
 8012868:	0801399b 	.word	0x0801399b
 801286c:	080139a5 	.word	0x080139a5
 8012870:	00000000 	.word	0x00000000
 8012874:	080125cd 	.word	0x080125cd
 8012878:	080139a1 	.word	0x080139a1

0801287c <__sfputc_r>:
 801287c:	6893      	ldr	r3, [r2, #8]
 801287e:	3b01      	subs	r3, #1
 8012880:	2b00      	cmp	r3, #0
 8012882:	b410      	push	{r4}
 8012884:	6093      	str	r3, [r2, #8]
 8012886:	da08      	bge.n	801289a <__sfputc_r+0x1e>
 8012888:	6994      	ldr	r4, [r2, #24]
 801288a:	42a3      	cmp	r3, r4
 801288c:	db01      	blt.n	8012892 <__sfputc_r+0x16>
 801288e:	290a      	cmp	r1, #10
 8012890:	d103      	bne.n	801289a <__sfputc_r+0x1e>
 8012892:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012896:	f7ff bc6a 	b.w	801216e <__swbuf_r>
 801289a:	6813      	ldr	r3, [r2, #0]
 801289c:	1c58      	adds	r0, r3, #1
 801289e:	6010      	str	r0, [r2, #0]
 80128a0:	4608      	mov	r0, r1
 80128a2:	7019      	strb	r1, [r3, #0]
 80128a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80128a8:	4770      	bx	lr

080128aa <__sfputs_r>:
 80128aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128ac:	4606      	mov	r6, r0
 80128ae:	460f      	mov	r7, r1
 80128b0:	4614      	mov	r4, r2
 80128b2:	18d5      	adds	r5, r2, r3
 80128b4:	42ac      	cmp	r4, r5
 80128b6:	d101      	bne.n	80128bc <__sfputs_r+0x12>
 80128b8:	2000      	movs	r0, #0
 80128ba:	e007      	b.n	80128cc <__sfputs_r+0x22>
 80128bc:	463a      	mov	r2, r7
 80128be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128c2:	4630      	mov	r0, r6
 80128c4:	f7ff ffda 	bl	801287c <__sfputc_r>
 80128c8:	1c43      	adds	r3, r0, #1
 80128ca:	d1f3      	bne.n	80128b4 <__sfputs_r+0xa>
 80128cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080128d0 <_vfiprintf_r>:
 80128d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128d4:	460d      	mov	r5, r1
 80128d6:	b09d      	sub	sp, #116	@ 0x74
 80128d8:	4614      	mov	r4, r2
 80128da:	4698      	mov	r8, r3
 80128dc:	4606      	mov	r6, r0
 80128de:	b118      	cbz	r0, 80128e8 <_vfiprintf_r+0x18>
 80128e0:	6a03      	ldr	r3, [r0, #32]
 80128e2:	b90b      	cbnz	r3, 80128e8 <_vfiprintf_r+0x18>
 80128e4:	f7ff fb38 	bl	8011f58 <__sinit>
 80128e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80128ea:	07d9      	lsls	r1, r3, #31
 80128ec:	d405      	bmi.n	80128fa <_vfiprintf_r+0x2a>
 80128ee:	89ab      	ldrh	r3, [r5, #12]
 80128f0:	059a      	lsls	r2, r3, #22
 80128f2:	d402      	bmi.n	80128fa <_vfiprintf_r+0x2a>
 80128f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80128f6:	f7ff fd48 	bl	801238a <__retarget_lock_acquire_recursive>
 80128fa:	89ab      	ldrh	r3, [r5, #12]
 80128fc:	071b      	lsls	r3, r3, #28
 80128fe:	d501      	bpl.n	8012904 <_vfiprintf_r+0x34>
 8012900:	692b      	ldr	r3, [r5, #16]
 8012902:	b99b      	cbnz	r3, 801292c <_vfiprintf_r+0x5c>
 8012904:	4629      	mov	r1, r5
 8012906:	4630      	mov	r0, r6
 8012908:	f7ff fc70 	bl	80121ec <__swsetup_r>
 801290c:	b170      	cbz	r0, 801292c <_vfiprintf_r+0x5c>
 801290e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012910:	07dc      	lsls	r4, r3, #31
 8012912:	d504      	bpl.n	801291e <_vfiprintf_r+0x4e>
 8012914:	f04f 30ff 	mov.w	r0, #4294967295
 8012918:	b01d      	add	sp, #116	@ 0x74
 801291a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801291e:	89ab      	ldrh	r3, [r5, #12]
 8012920:	0598      	lsls	r0, r3, #22
 8012922:	d4f7      	bmi.n	8012914 <_vfiprintf_r+0x44>
 8012924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012926:	f7ff fd31 	bl	801238c <__retarget_lock_release_recursive>
 801292a:	e7f3      	b.n	8012914 <_vfiprintf_r+0x44>
 801292c:	2300      	movs	r3, #0
 801292e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012932:	f04f 0901 	mov.w	r9, #1
 8012936:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8012aec <_vfiprintf_r+0x21c>
 801293a:	9309      	str	r3, [sp, #36]	@ 0x24
 801293c:	2320      	movs	r3, #32
 801293e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012942:	2330      	movs	r3, #48	@ 0x30
 8012944:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012948:	4623      	mov	r3, r4
 801294a:	469a      	mov	sl, r3
 801294c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012950:	b10a      	cbz	r2, 8012956 <_vfiprintf_r+0x86>
 8012952:	2a25      	cmp	r2, #37	@ 0x25
 8012954:	d1f9      	bne.n	801294a <_vfiprintf_r+0x7a>
 8012956:	ebba 0b04 	subs.w	fp, sl, r4
 801295a:	d00b      	beq.n	8012974 <_vfiprintf_r+0xa4>
 801295c:	465b      	mov	r3, fp
 801295e:	4622      	mov	r2, r4
 8012960:	4629      	mov	r1, r5
 8012962:	4630      	mov	r0, r6
 8012964:	f7ff ffa1 	bl	80128aa <__sfputs_r>
 8012968:	3001      	adds	r0, #1
 801296a:	f000 80a7 	beq.w	8012abc <_vfiprintf_r+0x1ec>
 801296e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012970:	445a      	add	r2, fp
 8012972:	9209      	str	r2, [sp, #36]	@ 0x24
 8012974:	f89a 3000 	ldrb.w	r3, [sl]
 8012978:	2b00      	cmp	r3, #0
 801297a:	f000 809f 	beq.w	8012abc <_vfiprintf_r+0x1ec>
 801297e:	2300      	movs	r3, #0
 8012980:	f04f 32ff 	mov.w	r2, #4294967295
 8012984:	f10a 0a01 	add.w	sl, sl, #1
 8012988:	9304      	str	r3, [sp, #16]
 801298a:	9307      	str	r3, [sp, #28]
 801298c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012990:	931a      	str	r3, [sp, #104]	@ 0x68
 8012992:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012996:	4654      	mov	r4, sl
 8012998:	2205      	movs	r2, #5
 801299a:	4854      	ldr	r0, [pc, #336]	@ (8012aec <_vfiprintf_r+0x21c>)
 801299c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129a0:	f000 fbaa 	bl	80130f8 <memchr>
 80129a4:	9a04      	ldr	r2, [sp, #16]
 80129a6:	b9d8      	cbnz	r0, 80129e0 <_vfiprintf_r+0x110>
 80129a8:	06d1      	lsls	r1, r2, #27
 80129aa:	bf44      	itt	mi
 80129ac:	2320      	movmi	r3, #32
 80129ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80129b2:	0713      	lsls	r3, r2, #28
 80129b4:	bf44      	itt	mi
 80129b6:	232b      	movmi	r3, #43	@ 0x2b
 80129b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80129bc:	f89a 3000 	ldrb.w	r3, [sl]
 80129c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80129c2:	d015      	beq.n	80129f0 <_vfiprintf_r+0x120>
 80129c4:	9a07      	ldr	r2, [sp, #28]
 80129c6:	4654      	mov	r4, sl
 80129c8:	2000      	movs	r0, #0
 80129ca:	f04f 0c0a 	mov.w	ip, #10
 80129ce:	4621      	mov	r1, r4
 80129d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80129d4:	3b30      	subs	r3, #48	@ 0x30
 80129d6:	2b09      	cmp	r3, #9
 80129d8:	d94b      	bls.n	8012a72 <_vfiprintf_r+0x1a2>
 80129da:	b1b0      	cbz	r0, 8012a0a <_vfiprintf_r+0x13a>
 80129dc:	9207      	str	r2, [sp, #28]
 80129de:	e014      	b.n	8012a0a <_vfiprintf_r+0x13a>
 80129e0:	eba0 0308 	sub.w	r3, r0, r8
 80129e4:	46a2      	mov	sl, r4
 80129e6:	fa09 f303 	lsl.w	r3, r9, r3
 80129ea:	4313      	orrs	r3, r2
 80129ec:	9304      	str	r3, [sp, #16]
 80129ee:	e7d2      	b.n	8012996 <_vfiprintf_r+0xc6>
 80129f0:	9b03      	ldr	r3, [sp, #12]
 80129f2:	1d19      	adds	r1, r3, #4
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	9103      	str	r1, [sp, #12]
 80129fa:	bfbb      	ittet	lt
 80129fc:	425b      	neglt	r3, r3
 80129fe:	f042 0202 	orrlt.w	r2, r2, #2
 8012a02:	9307      	strge	r3, [sp, #28]
 8012a04:	9307      	strlt	r3, [sp, #28]
 8012a06:	bfb8      	it	lt
 8012a08:	9204      	strlt	r2, [sp, #16]
 8012a0a:	7823      	ldrb	r3, [r4, #0]
 8012a0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8012a0e:	d10a      	bne.n	8012a26 <_vfiprintf_r+0x156>
 8012a10:	7863      	ldrb	r3, [r4, #1]
 8012a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8012a14:	d132      	bne.n	8012a7c <_vfiprintf_r+0x1ac>
 8012a16:	9b03      	ldr	r3, [sp, #12]
 8012a18:	3402      	adds	r4, #2
 8012a1a:	1d1a      	adds	r2, r3, #4
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012a22:	9203      	str	r2, [sp, #12]
 8012a24:	9305      	str	r3, [sp, #20]
 8012a26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012afc <_vfiprintf_r+0x22c>
 8012a2a:	2203      	movs	r2, #3
 8012a2c:	7821      	ldrb	r1, [r4, #0]
 8012a2e:	4650      	mov	r0, sl
 8012a30:	f000 fb62 	bl	80130f8 <memchr>
 8012a34:	b138      	cbz	r0, 8012a46 <_vfiprintf_r+0x176>
 8012a36:	eba0 000a 	sub.w	r0, r0, sl
 8012a3a:	2240      	movs	r2, #64	@ 0x40
 8012a3c:	9b04      	ldr	r3, [sp, #16]
 8012a3e:	3401      	adds	r4, #1
 8012a40:	4082      	lsls	r2, r0
 8012a42:	4313      	orrs	r3, r2
 8012a44:	9304      	str	r3, [sp, #16]
 8012a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a4a:	2206      	movs	r2, #6
 8012a4c:	4828      	ldr	r0, [pc, #160]	@ (8012af0 <_vfiprintf_r+0x220>)
 8012a4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012a52:	f000 fb51 	bl	80130f8 <memchr>
 8012a56:	2800      	cmp	r0, #0
 8012a58:	d03f      	beq.n	8012ada <_vfiprintf_r+0x20a>
 8012a5a:	4b26      	ldr	r3, [pc, #152]	@ (8012af4 <_vfiprintf_r+0x224>)
 8012a5c:	bb1b      	cbnz	r3, 8012aa6 <_vfiprintf_r+0x1d6>
 8012a5e:	9b03      	ldr	r3, [sp, #12]
 8012a60:	3307      	adds	r3, #7
 8012a62:	f023 0307 	bic.w	r3, r3, #7
 8012a66:	3308      	adds	r3, #8
 8012a68:	9303      	str	r3, [sp, #12]
 8012a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a6c:	443b      	add	r3, r7
 8012a6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a70:	e76a      	b.n	8012948 <_vfiprintf_r+0x78>
 8012a72:	fb0c 3202 	mla	r2, ip, r2, r3
 8012a76:	460c      	mov	r4, r1
 8012a78:	2001      	movs	r0, #1
 8012a7a:	e7a8      	b.n	80129ce <_vfiprintf_r+0xfe>
 8012a7c:	2300      	movs	r3, #0
 8012a7e:	3401      	adds	r4, #1
 8012a80:	f04f 0c0a 	mov.w	ip, #10
 8012a84:	4619      	mov	r1, r3
 8012a86:	9305      	str	r3, [sp, #20]
 8012a88:	4620      	mov	r0, r4
 8012a8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012a8e:	3a30      	subs	r2, #48	@ 0x30
 8012a90:	2a09      	cmp	r2, #9
 8012a92:	d903      	bls.n	8012a9c <_vfiprintf_r+0x1cc>
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d0c6      	beq.n	8012a26 <_vfiprintf_r+0x156>
 8012a98:	9105      	str	r1, [sp, #20]
 8012a9a:	e7c4      	b.n	8012a26 <_vfiprintf_r+0x156>
 8012a9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012aa0:	4604      	mov	r4, r0
 8012aa2:	2301      	movs	r3, #1
 8012aa4:	e7f0      	b.n	8012a88 <_vfiprintf_r+0x1b8>
 8012aa6:	ab03      	add	r3, sp, #12
 8012aa8:	462a      	mov	r2, r5
 8012aaa:	a904      	add	r1, sp, #16
 8012aac:	4630      	mov	r0, r6
 8012aae:	9300      	str	r3, [sp, #0]
 8012ab0:	4b11      	ldr	r3, [pc, #68]	@ (8012af8 <_vfiprintf_r+0x228>)
 8012ab2:	f3af 8000 	nop.w
 8012ab6:	4607      	mov	r7, r0
 8012ab8:	1c78      	adds	r0, r7, #1
 8012aba:	d1d6      	bne.n	8012a6a <_vfiprintf_r+0x19a>
 8012abc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012abe:	07d9      	lsls	r1, r3, #31
 8012ac0:	d405      	bmi.n	8012ace <_vfiprintf_r+0x1fe>
 8012ac2:	89ab      	ldrh	r3, [r5, #12]
 8012ac4:	059a      	lsls	r2, r3, #22
 8012ac6:	d402      	bmi.n	8012ace <_vfiprintf_r+0x1fe>
 8012ac8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012aca:	f7ff fc5f 	bl	801238c <__retarget_lock_release_recursive>
 8012ace:	89ab      	ldrh	r3, [r5, #12]
 8012ad0:	065b      	lsls	r3, r3, #25
 8012ad2:	f53f af1f 	bmi.w	8012914 <_vfiprintf_r+0x44>
 8012ad6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012ad8:	e71e      	b.n	8012918 <_vfiprintf_r+0x48>
 8012ada:	ab03      	add	r3, sp, #12
 8012adc:	462a      	mov	r2, r5
 8012ade:	a904      	add	r1, sp, #16
 8012ae0:	4630      	mov	r0, r6
 8012ae2:	9300      	str	r3, [sp, #0]
 8012ae4:	4b04      	ldr	r3, [pc, #16]	@ (8012af8 <_vfiprintf_r+0x228>)
 8012ae6:	f000 f87d 	bl	8012be4 <_printf_i>
 8012aea:	e7e4      	b.n	8012ab6 <_vfiprintf_r+0x1e6>
 8012aec:	0801399b 	.word	0x0801399b
 8012af0:	080139a5 	.word	0x080139a5
 8012af4:	00000000 	.word	0x00000000
 8012af8:	080128ab 	.word	0x080128ab
 8012afc:	080139a1 	.word	0x080139a1

08012b00 <_printf_common>:
 8012b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b04:	4616      	mov	r6, r2
 8012b06:	4698      	mov	r8, r3
 8012b08:	688a      	ldr	r2, [r1, #8]
 8012b0a:	4607      	mov	r7, r0
 8012b0c:	690b      	ldr	r3, [r1, #16]
 8012b0e:	460c      	mov	r4, r1
 8012b10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012b14:	4293      	cmp	r3, r2
 8012b16:	bfb8      	it	lt
 8012b18:	4613      	movlt	r3, r2
 8012b1a:	6033      	str	r3, [r6, #0]
 8012b1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012b20:	b10a      	cbz	r2, 8012b26 <_printf_common+0x26>
 8012b22:	3301      	adds	r3, #1
 8012b24:	6033      	str	r3, [r6, #0]
 8012b26:	6823      	ldr	r3, [r4, #0]
 8012b28:	0699      	lsls	r1, r3, #26
 8012b2a:	bf42      	ittt	mi
 8012b2c:	6833      	ldrmi	r3, [r6, #0]
 8012b2e:	3302      	addmi	r3, #2
 8012b30:	6033      	strmi	r3, [r6, #0]
 8012b32:	6825      	ldr	r5, [r4, #0]
 8012b34:	f015 0506 	ands.w	r5, r5, #6
 8012b38:	d106      	bne.n	8012b48 <_printf_common+0x48>
 8012b3a:	f104 0a19 	add.w	sl, r4, #25
 8012b3e:	68e3      	ldr	r3, [r4, #12]
 8012b40:	6832      	ldr	r2, [r6, #0]
 8012b42:	1a9b      	subs	r3, r3, r2
 8012b44:	42ab      	cmp	r3, r5
 8012b46:	dc2b      	bgt.n	8012ba0 <_printf_common+0xa0>
 8012b48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012b4c:	6822      	ldr	r2, [r4, #0]
 8012b4e:	3b00      	subs	r3, #0
 8012b50:	bf18      	it	ne
 8012b52:	2301      	movne	r3, #1
 8012b54:	0692      	lsls	r2, r2, #26
 8012b56:	d430      	bmi.n	8012bba <_printf_common+0xba>
 8012b58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012b5c:	4641      	mov	r1, r8
 8012b5e:	4638      	mov	r0, r7
 8012b60:	47c8      	blx	r9
 8012b62:	3001      	adds	r0, #1
 8012b64:	d023      	beq.n	8012bae <_printf_common+0xae>
 8012b66:	6823      	ldr	r3, [r4, #0]
 8012b68:	341a      	adds	r4, #26
 8012b6a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8012b6e:	f003 0306 	and.w	r3, r3, #6
 8012b72:	2b04      	cmp	r3, #4
 8012b74:	bf0a      	itet	eq
 8012b76:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8012b7a:	2500      	movne	r5, #0
 8012b7c:	6833      	ldreq	r3, [r6, #0]
 8012b7e:	f04f 0600 	mov.w	r6, #0
 8012b82:	bf08      	it	eq
 8012b84:	1aed      	subeq	r5, r5, r3
 8012b86:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8012b8a:	bf08      	it	eq
 8012b8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012b90:	4293      	cmp	r3, r2
 8012b92:	bfc4      	itt	gt
 8012b94:	1a9b      	subgt	r3, r3, r2
 8012b96:	18ed      	addgt	r5, r5, r3
 8012b98:	42b5      	cmp	r5, r6
 8012b9a:	d11a      	bne.n	8012bd2 <_printf_common+0xd2>
 8012b9c:	2000      	movs	r0, #0
 8012b9e:	e008      	b.n	8012bb2 <_printf_common+0xb2>
 8012ba0:	2301      	movs	r3, #1
 8012ba2:	4652      	mov	r2, sl
 8012ba4:	4641      	mov	r1, r8
 8012ba6:	4638      	mov	r0, r7
 8012ba8:	47c8      	blx	r9
 8012baa:	3001      	adds	r0, #1
 8012bac:	d103      	bne.n	8012bb6 <_printf_common+0xb6>
 8012bae:	f04f 30ff 	mov.w	r0, #4294967295
 8012bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bb6:	3501      	adds	r5, #1
 8012bb8:	e7c1      	b.n	8012b3e <_printf_common+0x3e>
 8012bba:	18e1      	adds	r1, r4, r3
 8012bbc:	1c5a      	adds	r2, r3, #1
 8012bbe:	2030      	movs	r0, #48	@ 0x30
 8012bc0:	3302      	adds	r3, #2
 8012bc2:	4422      	add	r2, r4
 8012bc4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012bc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012bcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012bd0:	e7c2      	b.n	8012b58 <_printf_common+0x58>
 8012bd2:	2301      	movs	r3, #1
 8012bd4:	4622      	mov	r2, r4
 8012bd6:	4641      	mov	r1, r8
 8012bd8:	4638      	mov	r0, r7
 8012bda:	47c8      	blx	r9
 8012bdc:	3001      	adds	r0, #1
 8012bde:	d0e6      	beq.n	8012bae <_printf_common+0xae>
 8012be0:	3601      	adds	r6, #1
 8012be2:	e7d9      	b.n	8012b98 <_printf_common+0x98>

08012be4 <_printf_i>:
 8012be4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012be8:	7e0f      	ldrb	r7, [r1, #24]
 8012bea:	4691      	mov	r9, r2
 8012bec:	4680      	mov	r8, r0
 8012bee:	460c      	mov	r4, r1
 8012bf0:	2f78      	cmp	r7, #120	@ 0x78
 8012bf2:	469a      	mov	sl, r3
 8012bf4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012bf6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012bfa:	d807      	bhi.n	8012c0c <_printf_i+0x28>
 8012bfc:	2f62      	cmp	r7, #98	@ 0x62
 8012bfe:	d80a      	bhi.n	8012c16 <_printf_i+0x32>
 8012c00:	2f00      	cmp	r7, #0
 8012c02:	f000 80d1 	beq.w	8012da8 <_printf_i+0x1c4>
 8012c06:	2f58      	cmp	r7, #88	@ 0x58
 8012c08:	f000 80b8 	beq.w	8012d7c <_printf_i+0x198>
 8012c0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012c10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012c14:	e03a      	b.n	8012c8c <_printf_i+0xa8>
 8012c16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012c1a:	2b15      	cmp	r3, #21
 8012c1c:	d8f6      	bhi.n	8012c0c <_printf_i+0x28>
 8012c1e:	a101      	add	r1, pc, #4	@ (adr r1, 8012c24 <_printf_i+0x40>)
 8012c20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012c24:	08012c7d 	.word	0x08012c7d
 8012c28:	08012c91 	.word	0x08012c91
 8012c2c:	08012c0d 	.word	0x08012c0d
 8012c30:	08012c0d 	.word	0x08012c0d
 8012c34:	08012c0d 	.word	0x08012c0d
 8012c38:	08012c0d 	.word	0x08012c0d
 8012c3c:	08012c91 	.word	0x08012c91
 8012c40:	08012c0d 	.word	0x08012c0d
 8012c44:	08012c0d 	.word	0x08012c0d
 8012c48:	08012c0d 	.word	0x08012c0d
 8012c4c:	08012c0d 	.word	0x08012c0d
 8012c50:	08012d8f 	.word	0x08012d8f
 8012c54:	08012cbb 	.word	0x08012cbb
 8012c58:	08012d49 	.word	0x08012d49
 8012c5c:	08012c0d 	.word	0x08012c0d
 8012c60:	08012c0d 	.word	0x08012c0d
 8012c64:	08012db1 	.word	0x08012db1
 8012c68:	08012c0d 	.word	0x08012c0d
 8012c6c:	08012cbb 	.word	0x08012cbb
 8012c70:	08012c0d 	.word	0x08012c0d
 8012c74:	08012c0d 	.word	0x08012c0d
 8012c78:	08012d51 	.word	0x08012d51
 8012c7c:	6833      	ldr	r3, [r6, #0]
 8012c7e:	1d1a      	adds	r2, r3, #4
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	6032      	str	r2, [r6, #0]
 8012c84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012c88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012c8c:	2301      	movs	r3, #1
 8012c8e:	e09c      	b.n	8012dca <_printf_i+0x1e6>
 8012c90:	6833      	ldr	r3, [r6, #0]
 8012c92:	6820      	ldr	r0, [r4, #0]
 8012c94:	1d19      	adds	r1, r3, #4
 8012c96:	6031      	str	r1, [r6, #0]
 8012c98:	0606      	lsls	r6, r0, #24
 8012c9a:	d501      	bpl.n	8012ca0 <_printf_i+0xbc>
 8012c9c:	681d      	ldr	r5, [r3, #0]
 8012c9e:	e003      	b.n	8012ca8 <_printf_i+0xc4>
 8012ca0:	0645      	lsls	r5, r0, #25
 8012ca2:	d5fb      	bpl.n	8012c9c <_printf_i+0xb8>
 8012ca4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012ca8:	2d00      	cmp	r5, #0
 8012caa:	da03      	bge.n	8012cb4 <_printf_i+0xd0>
 8012cac:	232d      	movs	r3, #45	@ 0x2d
 8012cae:	426d      	negs	r5, r5
 8012cb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012cb4:	4858      	ldr	r0, [pc, #352]	@ (8012e18 <_printf_i+0x234>)
 8012cb6:	230a      	movs	r3, #10
 8012cb8:	e011      	b.n	8012cde <_printf_i+0xfa>
 8012cba:	6821      	ldr	r1, [r4, #0]
 8012cbc:	6833      	ldr	r3, [r6, #0]
 8012cbe:	0608      	lsls	r0, r1, #24
 8012cc0:	f853 5b04 	ldr.w	r5, [r3], #4
 8012cc4:	d402      	bmi.n	8012ccc <_printf_i+0xe8>
 8012cc6:	0649      	lsls	r1, r1, #25
 8012cc8:	bf48      	it	mi
 8012cca:	b2ad      	uxthmi	r5, r5
 8012ccc:	2f6f      	cmp	r7, #111	@ 0x6f
 8012cce:	6033      	str	r3, [r6, #0]
 8012cd0:	4851      	ldr	r0, [pc, #324]	@ (8012e18 <_printf_i+0x234>)
 8012cd2:	bf14      	ite	ne
 8012cd4:	230a      	movne	r3, #10
 8012cd6:	2308      	moveq	r3, #8
 8012cd8:	2100      	movs	r1, #0
 8012cda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012cde:	6866      	ldr	r6, [r4, #4]
 8012ce0:	2e00      	cmp	r6, #0
 8012ce2:	60a6      	str	r6, [r4, #8]
 8012ce4:	db05      	blt.n	8012cf2 <_printf_i+0x10e>
 8012ce6:	6821      	ldr	r1, [r4, #0]
 8012ce8:	432e      	orrs	r6, r5
 8012cea:	f021 0104 	bic.w	r1, r1, #4
 8012cee:	6021      	str	r1, [r4, #0]
 8012cf0:	d04b      	beq.n	8012d8a <_printf_i+0x1a6>
 8012cf2:	4616      	mov	r6, r2
 8012cf4:	fbb5 f1f3 	udiv	r1, r5, r3
 8012cf8:	fb03 5711 	mls	r7, r3, r1, r5
 8012cfc:	5dc7      	ldrb	r7, [r0, r7]
 8012cfe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012d02:	462f      	mov	r7, r5
 8012d04:	460d      	mov	r5, r1
 8012d06:	42bb      	cmp	r3, r7
 8012d08:	d9f4      	bls.n	8012cf4 <_printf_i+0x110>
 8012d0a:	2b08      	cmp	r3, #8
 8012d0c:	d10b      	bne.n	8012d26 <_printf_i+0x142>
 8012d0e:	6823      	ldr	r3, [r4, #0]
 8012d10:	07df      	lsls	r7, r3, #31
 8012d12:	d508      	bpl.n	8012d26 <_printf_i+0x142>
 8012d14:	6923      	ldr	r3, [r4, #16]
 8012d16:	6861      	ldr	r1, [r4, #4]
 8012d18:	4299      	cmp	r1, r3
 8012d1a:	bfde      	ittt	le
 8012d1c:	2330      	movle	r3, #48	@ 0x30
 8012d1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012d22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012d26:	1b92      	subs	r2, r2, r6
 8012d28:	6122      	str	r2, [r4, #16]
 8012d2a:	464b      	mov	r3, r9
 8012d2c:	aa03      	add	r2, sp, #12
 8012d2e:	4621      	mov	r1, r4
 8012d30:	4640      	mov	r0, r8
 8012d32:	f8cd a000 	str.w	sl, [sp]
 8012d36:	f7ff fee3 	bl	8012b00 <_printf_common>
 8012d3a:	3001      	adds	r0, #1
 8012d3c:	d14a      	bne.n	8012dd4 <_printf_i+0x1f0>
 8012d3e:	f04f 30ff 	mov.w	r0, #4294967295
 8012d42:	b004      	add	sp, #16
 8012d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d48:	6823      	ldr	r3, [r4, #0]
 8012d4a:	f043 0320 	orr.w	r3, r3, #32
 8012d4e:	6023      	str	r3, [r4, #0]
 8012d50:	2778      	movs	r7, #120	@ 0x78
 8012d52:	4832      	ldr	r0, [pc, #200]	@ (8012e1c <_printf_i+0x238>)
 8012d54:	6823      	ldr	r3, [r4, #0]
 8012d56:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012d5a:	061f      	lsls	r7, r3, #24
 8012d5c:	6831      	ldr	r1, [r6, #0]
 8012d5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8012d62:	d402      	bmi.n	8012d6a <_printf_i+0x186>
 8012d64:	065f      	lsls	r7, r3, #25
 8012d66:	bf48      	it	mi
 8012d68:	b2ad      	uxthmi	r5, r5
 8012d6a:	6031      	str	r1, [r6, #0]
 8012d6c:	07d9      	lsls	r1, r3, #31
 8012d6e:	bf44      	itt	mi
 8012d70:	f043 0320 	orrmi.w	r3, r3, #32
 8012d74:	6023      	strmi	r3, [r4, #0]
 8012d76:	b11d      	cbz	r5, 8012d80 <_printf_i+0x19c>
 8012d78:	2310      	movs	r3, #16
 8012d7a:	e7ad      	b.n	8012cd8 <_printf_i+0xf4>
 8012d7c:	4826      	ldr	r0, [pc, #152]	@ (8012e18 <_printf_i+0x234>)
 8012d7e:	e7e9      	b.n	8012d54 <_printf_i+0x170>
 8012d80:	6823      	ldr	r3, [r4, #0]
 8012d82:	f023 0320 	bic.w	r3, r3, #32
 8012d86:	6023      	str	r3, [r4, #0]
 8012d88:	e7f6      	b.n	8012d78 <_printf_i+0x194>
 8012d8a:	4616      	mov	r6, r2
 8012d8c:	e7bd      	b.n	8012d0a <_printf_i+0x126>
 8012d8e:	6833      	ldr	r3, [r6, #0]
 8012d90:	6825      	ldr	r5, [r4, #0]
 8012d92:	1d18      	adds	r0, r3, #4
 8012d94:	6961      	ldr	r1, [r4, #20]
 8012d96:	6030      	str	r0, [r6, #0]
 8012d98:	062e      	lsls	r6, r5, #24
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	d501      	bpl.n	8012da2 <_printf_i+0x1be>
 8012d9e:	6019      	str	r1, [r3, #0]
 8012da0:	e002      	b.n	8012da8 <_printf_i+0x1c4>
 8012da2:	0668      	lsls	r0, r5, #25
 8012da4:	d5fb      	bpl.n	8012d9e <_printf_i+0x1ba>
 8012da6:	8019      	strh	r1, [r3, #0]
 8012da8:	2300      	movs	r3, #0
 8012daa:	4616      	mov	r6, r2
 8012dac:	6123      	str	r3, [r4, #16]
 8012dae:	e7bc      	b.n	8012d2a <_printf_i+0x146>
 8012db0:	6833      	ldr	r3, [r6, #0]
 8012db2:	2100      	movs	r1, #0
 8012db4:	1d1a      	adds	r2, r3, #4
 8012db6:	6032      	str	r2, [r6, #0]
 8012db8:	681e      	ldr	r6, [r3, #0]
 8012dba:	6862      	ldr	r2, [r4, #4]
 8012dbc:	4630      	mov	r0, r6
 8012dbe:	f000 f99b 	bl	80130f8 <memchr>
 8012dc2:	b108      	cbz	r0, 8012dc8 <_printf_i+0x1e4>
 8012dc4:	1b80      	subs	r0, r0, r6
 8012dc6:	6060      	str	r0, [r4, #4]
 8012dc8:	6863      	ldr	r3, [r4, #4]
 8012dca:	6123      	str	r3, [r4, #16]
 8012dcc:	2300      	movs	r3, #0
 8012dce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012dd2:	e7aa      	b.n	8012d2a <_printf_i+0x146>
 8012dd4:	6923      	ldr	r3, [r4, #16]
 8012dd6:	4632      	mov	r2, r6
 8012dd8:	4649      	mov	r1, r9
 8012dda:	4640      	mov	r0, r8
 8012ddc:	47d0      	blx	sl
 8012dde:	3001      	adds	r0, #1
 8012de0:	d0ad      	beq.n	8012d3e <_printf_i+0x15a>
 8012de2:	6823      	ldr	r3, [r4, #0]
 8012de4:	079b      	lsls	r3, r3, #30
 8012de6:	d413      	bmi.n	8012e10 <_printf_i+0x22c>
 8012de8:	68e0      	ldr	r0, [r4, #12]
 8012dea:	9b03      	ldr	r3, [sp, #12]
 8012dec:	4298      	cmp	r0, r3
 8012dee:	bfb8      	it	lt
 8012df0:	4618      	movlt	r0, r3
 8012df2:	e7a6      	b.n	8012d42 <_printf_i+0x15e>
 8012df4:	2301      	movs	r3, #1
 8012df6:	4632      	mov	r2, r6
 8012df8:	4649      	mov	r1, r9
 8012dfa:	4640      	mov	r0, r8
 8012dfc:	47d0      	blx	sl
 8012dfe:	3001      	adds	r0, #1
 8012e00:	d09d      	beq.n	8012d3e <_printf_i+0x15a>
 8012e02:	3501      	adds	r5, #1
 8012e04:	68e3      	ldr	r3, [r4, #12]
 8012e06:	9903      	ldr	r1, [sp, #12]
 8012e08:	1a5b      	subs	r3, r3, r1
 8012e0a:	42ab      	cmp	r3, r5
 8012e0c:	dcf2      	bgt.n	8012df4 <_printf_i+0x210>
 8012e0e:	e7eb      	b.n	8012de8 <_printf_i+0x204>
 8012e10:	2500      	movs	r5, #0
 8012e12:	f104 0619 	add.w	r6, r4, #25
 8012e16:	e7f5      	b.n	8012e04 <_printf_i+0x220>
 8012e18:	080139ac 	.word	0x080139ac
 8012e1c:	080139bd 	.word	0x080139bd

08012e20 <__sflush_r>:
 8012e20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e28:	0716      	lsls	r6, r2, #28
 8012e2a:	4605      	mov	r5, r0
 8012e2c:	460c      	mov	r4, r1
 8012e2e:	d454      	bmi.n	8012eda <__sflush_r+0xba>
 8012e30:	684b      	ldr	r3, [r1, #4]
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	dc02      	bgt.n	8012e3c <__sflush_r+0x1c>
 8012e36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	dd48      	ble.n	8012ece <__sflush_r+0xae>
 8012e3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012e3e:	2e00      	cmp	r6, #0
 8012e40:	d045      	beq.n	8012ece <__sflush_r+0xae>
 8012e42:	2300      	movs	r3, #0
 8012e44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012e48:	682f      	ldr	r7, [r5, #0]
 8012e4a:	6a21      	ldr	r1, [r4, #32]
 8012e4c:	602b      	str	r3, [r5, #0]
 8012e4e:	d030      	beq.n	8012eb2 <__sflush_r+0x92>
 8012e50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012e52:	89a3      	ldrh	r3, [r4, #12]
 8012e54:	0759      	lsls	r1, r3, #29
 8012e56:	d505      	bpl.n	8012e64 <__sflush_r+0x44>
 8012e58:	6863      	ldr	r3, [r4, #4]
 8012e5a:	1ad2      	subs	r2, r2, r3
 8012e5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012e5e:	b10b      	cbz	r3, 8012e64 <__sflush_r+0x44>
 8012e60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012e62:	1ad2      	subs	r2, r2, r3
 8012e64:	2300      	movs	r3, #0
 8012e66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012e68:	6a21      	ldr	r1, [r4, #32]
 8012e6a:	4628      	mov	r0, r5
 8012e6c:	47b0      	blx	r6
 8012e6e:	1c43      	adds	r3, r0, #1
 8012e70:	89a3      	ldrh	r3, [r4, #12]
 8012e72:	d106      	bne.n	8012e82 <__sflush_r+0x62>
 8012e74:	6829      	ldr	r1, [r5, #0]
 8012e76:	291d      	cmp	r1, #29
 8012e78:	d82b      	bhi.n	8012ed2 <__sflush_r+0xb2>
 8012e7a:	4a2a      	ldr	r2, [pc, #168]	@ (8012f24 <__sflush_r+0x104>)
 8012e7c:	40ca      	lsrs	r2, r1
 8012e7e:	07d6      	lsls	r6, r2, #31
 8012e80:	d527      	bpl.n	8012ed2 <__sflush_r+0xb2>
 8012e82:	2200      	movs	r2, #0
 8012e84:	04d9      	lsls	r1, r3, #19
 8012e86:	6062      	str	r2, [r4, #4]
 8012e88:	6922      	ldr	r2, [r4, #16]
 8012e8a:	6022      	str	r2, [r4, #0]
 8012e8c:	d504      	bpl.n	8012e98 <__sflush_r+0x78>
 8012e8e:	1c42      	adds	r2, r0, #1
 8012e90:	d101      	bne.n	8012e96 <__sflush_r+0x76>
 8012e92:	682b      	ldr	r3, [r5, #0]
 8012e94:	b903      	cbnz	r3, 8012e98 <__sflush_r+0x78>
 8012e96:	6560      	str	r0, [r4, #84]	@ 0x54
 8012e98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012e9a:	602f      	str	r7, [r5, #0]
 8012e9c:	b1b9      	cbz	r1, 8012ece <__sflush_r+0xae>
 8012e9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ea2:	4299      	cmp	r1, r3
 8012ea4:	d002      	beq.n	8012eac <__sflush_r+0x8c>
 8012ea6:	4628      	mov	r0, r5
 8012ea8:	f7ff fa90 	bl	80123cc <_free_r>
 8012eac:	2300      	movs	r3, #0
 8012eae:	6363      	str	r3, [r4, #52]	@ 0x34
 8012eb0:	e00d      	b.n	8012ece <__sflush_r+0xae>
 8012eb2:	2301      	movs	r3, #1
 8012eb4:	4628      	mov	r0, r5
 8012eb6:	47b0      	blx	r6
 8012eb8:	4602      	mov	r2, r0
 8012eba:	1c50      	adds	r0, r2, #1
 8012ebc:	d1c9      	bne.n	8012e52 <__sflush_r+0x32>
 8012ebe:	682b      	ldr	r3, [r5, #0]
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d0c6      	beq.n	8012e52 <__sflush_r+0x32>
 8012ec4:	2b1d      	cmp	r3, #29
 8012ec6:	d001      	beq.n	8012ecc <__sflush_r+0xac>
 8012ec8:	2b16      	cmp	r3, #22
 8012eca:	d11d      	bne.n	8012f08 <__sflush_r+0xe8>
 8012ecc:	602f      	str	r7, [r5, #0]
 8012ece:	2000      	movs	r0, #0
 8012ed0:	e021      	b.n	8012f16 <__sflush_r+0xf6>
 8012ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012ed6:	b21b      	sxth	r3, r3
 8012ed8:	e01a      	b.n	8012f10 <__sflush_r+0xf0>
 8012eda:	690f      	ldr	r7, [r1, #16]
 8012edc:	2f00      	cmp	r7, #0
 8012ede:	d0f6      	beq.n	8012ece <__sflush_r+0xae>
 8012ee0:	0793      	lsls	r3, r2, #30
 8012ee2:	680e      	ldr	r6, [r1, #0]
 8012ee4:	600f      	str	r7, [r1, #0]
 8012ee6:	bf0c      	ite	eq
 8012ee8:	694b      	ldreq	r3, [r1, #20]
 8012eea:	2300      	movne	r3, #0
 8012eec:	eba6 0807 	sub.w	r8, r6, r7
 8012ef0:	608b      	str	r3, [r1, #8]
 8012ef2:	f1b8 0f00 	cmp.w	r8, #0
 8012ef6:	ddea      	ble.n	8012ece <__sflush_r+0xae>
 8012ef8:	4643      	mov	r3, r8
 8012efa:	463a      	mov	r2, r7
 8012efc:	6a21      	ldr	r1, [r4, #32]
 8012efe:	4628      	mov	r0, r5
 8012f00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012f02:	47b0      	blx	r6
 8012f04:	2800      	cmp	r0, #0
 8012f06:	dc08      	bgt.n	8012f1a <__sflush_r+0xfa>
 8012f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f10:	f04f 30ff 	mov.w	r0, #4294967295
 8012f14:	81a3      	strh	r3, [r4, #12]
 8012f16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f1a:	4407      	add	r7, r0
 8012f1c:	eba8 0800 	sub.w	r8, r8, r0
 8012f20:	e7e7      	b.n	8012ef2 <__sflush_r+0xd2>
 8012f22:	bf00      	nop
 8012f24:	20400001 	.word	0x20400001

08012f28 <_fflush_r>:
 8012f28:	b538      	push	{r3, r4, r5, lr}
 8012f2a:	690b      	ldr	r3, [r1, #16]
 8012f2c:	4605      	mov	r5, r0
 8012f2e:	460c      	mov	r4, r1
 8012f30:	b913      	cbnz	r3, 8012f38 <_fflush_r+0x10>
 8012f32:	2500      	movs	r5, #0
 8012f34:	4628      	mov	r0, r5
 8012f36:	bd38      	pop	{r3, r4, r5, pc}
 8012f38:	b118      	cbz	r0, 8012f42 <_fflush_r+0x1a>
 8012f3a:	6a03      	ldr	r3, [r0, #32]
 8012f3c:	b90b      	cbnz	r3, 8012f42 <_fflush_r+0x1a>
 8012f3e:	f7ff f80b 	bl	8011f58 <__sinit>
 8012f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d0f3      	beq.n	8012f32 <_fflush_r+0xa>
 8012f4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012f4c:	07d0      	lsls	r0, r2, #31
 8012f4e:	d404      	bmi.n	8012f5a <_fflush_r+0x32>
 8012f50:	0599      	lsls	r1, r3, #22
 8012f52:	d402      	bmi.n	8012f5a <_fflush_r+0x32>
 8012f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012f56:	f7ff fa18 	bl	801238a <__retarget_lock_acquire_recursive>
 8012f5a:	4628      	mov	r0, r5
 8012f5c:	4621      	mov	r1, r4
 8012f5e:	f7ff ff5f 	bl	8012e20 <__sflush_r>
 8012f62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012f64:	4605      	mov	r5, r0
 8012f66:	07da      	lsls	r2, r3, #31
 8012f68:	d4e4      	bmi.n	8012f34 <_fflush_r+0xc>
 8012f6a:	89a3      	ldrh	r3, [r4, #12]
 8012f6c:	059b      	lsls	r3, r3, #22
 8012f6e:	d4e1      	bmi.n	8012f34 <_fflush_r+0xc>
 8012f70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012f72:	f7ff fa0b 	bl	801238c <__retarget_lock_release_recursive>
 8012f76:	e7dd      	b.n	8012f34 <_fflush_r+0xc>

08012f78 <fiprintf>:
 8012f78:	b40e      	push	{r1, r2, r3}
 8012f7a:	b503      	push	{r0, r1, lr}
 8012f7c:	ab03      	add	r3, sp, #12
 8012f7e:	4601      	mov	r1, r0
 8012f80:	4805      	ldr	r0, [pc, #20]	@ (8012f98 <fiprintf+0x20>)
 8012f82:	f853 2b04 	ldr.w	r2, [r3], #4
 8012f86:	6800      	ldr	r0, [r0, #0]
 8012f88:	9301      	str	r3, [sp, #4]
 8012f8a:	f7ff fca1 	bl	80128d0 <_vfiprintf_r>
 8012f8e:	b002      	add	sp, #8
 8012f90:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f94:	b003      	add	sp, #12
 8012f96:	4770      	bx	lr
 8012f98:	20000020 	.word	0x20000020

08012f9c <__swhatbuf_r>:
 8012f9c:	b570      	push	{r4, r5, r6, lr}
 8012f9e:	460c      	mov	r4, r1
 8012fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fa4:	b096      	sub	sp, #88	@ 0x58
 8012fa6:	4615      	mov	r5, r2
 8012fa8:	2900      	cmp	r1, #0
 8012faa:	461e      	mov	r6, r3
 8012fac:	da0c      	bge.n	8012fc8 <__swhatbuf_r+0x2c>
 8012fae:	89a3      	ldrh	r3, [r4, #12]
 8012fb0:	2100      	movs	r1, #0
 8012fb2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012fb6:	bf14      	ite	ne
 8012fb8:	2340      	movne	r3, #64	@ 0x40
 8012fba:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012fbe:	2000      	movs	r0, #0
 8012fc0:	6031      	str	r1, [r6, #0]
 8012fc2:	602b      	str	r3, [r5, #0]
 8012fc4:	b016      	add	sp, #88	@ 0x58
 8012fc6:	bd70      	pop	{r4, r5, r6, pc}
 8012fc8:	466a      	mov	r2, sp
 8012fca:	f000 f863 	bl	8013094 <_fstat_r>
 8012fce:	2800      	cmp	r0, #0
 8012fd0:	dbed      	blt.n	8012fae <__swhatbuf_r+0x12>
 8012fd2:	9901      	ldr	r1, [sp, #4]
 8012fd4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012fd8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012fdc:	4259      	negs	r1, r3
 8012fde:	4159      	adcs	r1, r3
 8012fe0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012fe4:	e7eb      	b.n	8012fbe <__swhatbuf_r+0x22>

08012fe6 <__smakebuf_r>:
 8012fe6:	898b      	ldrh	r3, [r1, #12]
 8012fe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012fea:	079d      	lsls	r5, r3, #30
 8012fec:	4606      	mov	r6, r0
 8012fee:	460c      	mov	r4, r1
 8012ff0:	d507      	bpl.n	8013002 <__smakebuf_r+0x1c>
 8012ff2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012ff6:	6023      	str	r3, [r4, #0]
 8012ff8:	6123      	str	r3, [r4, #16]
 8012ffa:	2301      	movs	r3, #1
 8012ffc:	6163      	str	r3, [r4, #20]
 8012ffe:	b003      	add	sp, #12
 8013000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013002:	ab01      	add	r3, sp, #4
 8013004:	466a      	mov	r2, sp
 8013006:	f7ff ffc9 	bl	8012f9c <__swhatbuf_r>
 801300a:	9f00      	ldr	r7, [sp, #0]
 801300c:	4605      	mov	r5, r0
 801300e:	4630      	mov	r0, r6
 8013010:	4639      	mov	r1, r7
 8013012:	f7ff fa4f 	bl	80124b4 <_malloc_r>
 8013016:	b948      	cbnz	r0, 801302c <__smakebuf_r+0x46>
 8013018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801301c:	059a      	lsls	r2, r3, #22
 801301e:	d4ee      	bmi.n	8012ffe <__smakebuf_r+0x18>
 8013020:	f023 0303 	bic.w	r3, r3, #3
 8013024:	f043 0302 	orr.w	r3, r3, #2
 8013028:	81a3      	strh	r3, [r4, #12]
 801302a:	e7e2      	b.n	8012ff2 <__smakebuf_r+0xc>
 801302c:	89a3      	ldrh	r3, [r4, #12]
 801302e:	6020      	str	r0, [r4, #0]
 8013030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013034:	81a3      	strh	r3, [r4, #12]
 8013036:	9b01      	ldr	r3, [sp, #4]
 8013038:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801303c:	b15b      	cbz	r3, 8013056 <__smakebuf_r+0x70>
 801303e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013042:	4630      	mov	r0, r6
 8013044:	f000 f838 	bl	80130b8 <_isatty_r>
 8013048:	b128      	cbz	r0, 8013056 <__smakebuf_r+0x70>
 801304a:	89a3      	ldrh	r3, [r4, #12]
 801304c:	f023 0303 	bic.w	r3, r3, #3
 8013050:	f043 0301 	orr.w	r3, r3, #1
 8013054:	81a3      	strh	r3, [r4, #12]
 8013056:	89a3      	ldrh	r3, [r4, #12]
 8013058:	431d      	orrs	r5, r3
 801305a:	81a5      	strh	r5, [r4, #12]
 801305c:	e7cf      	b.n	8012ffe <__smakebuf_r+0x18>

0801305e <memmove>:
 801305e:	4288      	cmp	r0, r1
 8013060:	b510      	push	{r4, lr}
 8013062:	eb01 0402 	add.w	r4, r1, r2
 8013066:	d902      	bls.n	801306e <memmove+0x10>
 8013068:	4284      	cmp	r4, r0
 801306a:	4623      	mov	r3, r4
 801306c:	d807      	bhi.n	801307e <memmove+0x20>
 801306e:	1e43      	subs	r3, r0, #1
 8013070:	42a1      	cmp	r1, r4
 8013072:	d008      	beq.n	8013086 <memmove+0x28>
 8013074:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013078:	f803 2f01 	strb.w	r2, [r3, #1]!
 801307c:	e7f8      	b.n	8013070 <memmove+0x12>
 801307e:	4402      	add	r2, r0
 8013080:	4601      	mov	r1, r0
 8013082:	428a      	cmp	r2, r1
 8013084:	d100      	bne.n	8013088 <memmove+0x2a>
 8013086:	bd10      	pop	{r4, pc}
 8013088:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801308c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013090:	e7f7      	b.n	8013082 <memmove+0x24>
	...

08013094 <_fstat_r>:
 8013094:	b538      	push	{r3, r4, r5, lr}
 8013096:	2300      	movs	r3, #0
 8013098:	4d06      	ldr	r5, [pc, #24]	@ (80130b4 <_fstat_r+0x20>)
 801309a:	4604      	mov	r4, r0
 801309c:	4608      	mov	r0, r1
 801309e:	4611      	mov	r1, r2
 80130a0:	602b      	str	r3, [r5, #0]
 80130a2:	f7f1 fffd 	bl	80050a0 <_fstat>
 80130a6:	1c43      	adds	r3, r0, #1
 80130a8:	d102      	bne.n	80130b0 <_fstat_r+0x1c>
 80130aa:	682b      	ldr	r3, [r5, #0]
 80130ac:	b103      	cbz	r3, 80130b0 <_fstat_r+0x1c>
 80130ae:	6023      	str	r3, [r4, #0]
 80130b0:	bd38      	pop	{r3, r4, r5, pc}
 80130b2:	bf00      	nop
 80130b4:	20000910 	.word	0x20000910

080130b8 <_isatty_r>:
 80130b8:	b538      	push	{r3, r4, r5, lr}
 80130ba:	2300      	movs	r3, #0
 80130bc:	4d05      	ldr	r5, [pc, #20]	@ (80130d4 <_isatty_r+0x1c>)
 80130be:	4604      	mov	r4, r0
 80130c0:	4608      	mov	r0, r1
 80130c2:	602b      	str	r3, [r5, #0]
 80130c4:	f7f1 fffc 	bl	80050c0 <_isatty>
 80130c8:	1c43      	adds	r3, r0, #1
 80130ca:	d102      	bne.n	80130d2 <_isatty_r+0x1a>
 80130cc:	682b      	ldr	r3, [r5, #0]
 80130ce:	b103      	cbz	r3, 80130d2 <_isatty_r+0x1a>
 80130d0:	6023      	str	r3, [r4, #0]
 80130d2:	bd38      	pop	{r3, r4, r5, pc}
 80130d4:	20000910 	.word	0x20000910

080130d8 <_sbrk_r>:
 80130d8:	b538      	push	{r3, r4, r5, lr}
 80130da:	2300      	movs	r3, #0
 80130dc:	4d05      	ldr	r5, [pc, #20]	@ (80130f4 <_sbrk_r+0x1c>)
 80130de:	4604      	mov	r4, r0
 80130e0:	4608      	mov	r0, r1
 80130e2:	602b      	str	r3, [r5, #0]
 80130e4:	f7f2 f804 	bl	80050f0 <_sbrk>
 80130e8:	1c43      	adds	r3, r0, #1
 80130ea:	d102      	bne.n	80130f2 <_sbrk_r+0x1a>
 80130ec:	682b      	ldr	r3, [r5, #0]
 80130ee:	b103      	cbz	r3, 80130f2 <_sbrk_r+0x1a>
 80130f0:	6023      	str	r3, [r4, #0]
 80130f2:	bd38      	pop	{r3, r4, r5, pc}
 80130f4:	20000910 	.word	0x20000910

080130f8 <memchr>:
 80130f8:	b2c9      	uxtb	r1, r1
 80130fa:	4603      	mov	r3, r0
 80130fc:	4402      	add	r2, r0
 80130fe:	b510      	push	{r4, lr}
 8013100:	4293      	cmp	r3, r2
 8013102:	4618      	mov	r0, r3
 8013104:	d101      	bne.n	801310a <memchr+0x12>
 8013106:	2000      	movs	r0, #0
 8013108:	e003      	b.n	8013112 <memchr+0x1a>
 801310a:	7804      	ldrb	r4, [r0, #0]
 801310c:	3301      	adds	r3, #1
 801310e:	428c      	cmp	r4, r1
 8013110:	d1f6      	bne.n	8013100 <memchr+0x8>
 8013112:	bd10      	pop	{r4, pc}

08013114 <memcpy>:
 8013114:	440a      	add	r2, r1
 8013116:	1e43      	subs	r3, r0, #1
 8013118:	4291      	cmp	r1, r2
 801311a:	d100      	bne.n	801311e <memcpy+0xa>
 801311c:	4770      	bx	lr
 801311e:	b510      	push	{r4, lr}
 8013120:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013124:	4291      	cmp	r1, r2
 8013126:	f803 4f01 	strb.w	r4, [r3, #1]!
 801312a:	d1f9      	bne.n	8013120 <memcpy+0xc>
 801312c:	bd10      	pop	{r4, pc}

0801312e <abort>:
 801312e:	2006      	movs	r0, #6
 8013130:	b508      	push	{r3, lr}
 8013132:	f000 f859 	bl	80131e8 <raise>
 8013136:	2001      	movs	r0, #1
 8013138:	f7f1 ff62 	bl	8005000 <_exit>

0801313c <_realloc_r>:
 801313c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013140:	4607      	mov	r7, r0
 8013142:	4614      	mov	r4, r2
 8013144:	460d      	mov	r5, r1
 8013146:	b921      	cbnz	r1, 8013152 <_realloc_r+0x16>
 8013148:	4611      	mov	r1, r2
 801314a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801314e:	f7ff b9b1 	b.w	80124b4 <_malloc_r>
 8013152:	b92a      	cbnz	r2, 8013160 <_realloc_r+0x24>
 8013154:	4625      	mov	r5, r4
 8013156:	f7ff f939 	bl	80123cc <_free_r>
 801315a:	4628      	mov	r0, r5
 801315c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013160:	f000 f85e 	bl	8013220 <_malloc_usable_size_r>
 8013164:	4284      	cmp	r4, r0
 8013166:	4606      	mov	r6, r0
 8013168:	d802      	bhi.n	8013170 <_realloc_r+0x34>
 801316a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801316e:	d8f4      	bhi.n	801315a <_realloc_r+0x1e>
 8013170:	4621      	mov	r1, r4
 8013172:	4638      	mov	r0, r7
 8013174:	f7ff f99e 	bl	80124b4 <_malloc_r>
 8013178:	4680      	mov	r8, r0
 801317a:	b908      	cbnz	r0, 8013180 <_realloc_r+0x44>
 801317c:	4645      	mov	r5, r8
 801317e:	e7ec      	b.n	801315a <_realloc_r+0x1e>
 8013180:	42b4      	cmp	r4, r6
 8013182:	4622      	mov	r2, r4
 8013184:	4629      	mov	r1, r5
 8013186:	bf28      	it	cs
 8013188:	4632      	movcs	r2, r6
 801318a:	f7ff ffc3 	bl	8013114 <memcpy>
 801318e:	4629      	mov	r1, r5
 8013190:	4638      	mov	r0, r7
 8013192:	f7ff f91b 	bl	80123cc <_free_r>
 8013196:	e7f1      	b.n	801317c <_realloc_r+0x40>

08013198 <_raise_r>:
 8013198:	291f      	cmp	r1, #31
 801319a:	b538      	push	{r3, r4, r5, lr}
 801319c:	4605      	mov	r5, r0
 801319e:	460c      	mov	r4, r1
 80131a0:	d904      	bls.n	80131ac <_raise_r+0x14>
 80131a2:	2316      	movs	r3, #22
 80131a4:	6003      	str	r3, [r0, #0]
 80131a6:	f04f 30ff 	mov.w	r0, #4294967295
 80131aa:	bd38      	pop	{r3, r4, r5, pc}
 80131ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80131ae:	b112      	cbz	r2, 80131b6 <_raise_r+0x1e>
 80131b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80131b4:	b94b      	cbnz	r3, 80131ca <_raise_r+0x32>
 80131b6:	4628      	mov	r0, r5
 80131b8:	f000 f830 	bl	801321c <_getpid_r>
 80131bc:	4622      	mov	r2, r4
 80131be:	4601      	mov	r1, r0
 80131c0:	4628      	mov	r0, r5
 80131c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80131c6:	f000 b817 	b.w	80131f8 <_kill_r>
 80131ca:	2b01      	cmp	r3, #1
 80131cc:	d00a      	beq.n	80131e4 <_raise_r+0x4c>
 80131ce:	1c59      	adds	r1, r3, #1
 80131d0:	d103      	bne.n	80131da <_raise_r+0x42>
 80131d2:	2316      	movs	r3, #22
 80131d4:	6003      	str	r3, [r0, #0]
 80131d6:	2001      	movs	r0, #1
 80131d8:	e7e7      	b.n	80131aa <_raise_r+0x12>
 80131da:	2100      	movs	r1, #0
 80131dc:	4620      	mov	r0, r4
 80131de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80131e2:	4798      	blx	r3
 80131e4:	2000      	movs	r0, #0
 80131e6:	e7e0      	b.n	80131aa <_raise_r+0x12>

080131e8 <raise>:
 80131e8:	4b02      	ldr	r3, [pc, #8]	@ (80131f4 <raise+0xc>)
 80131ea:	4601      	mov	r1, r0
 80131ec:	6818      	ldr	r0, [r3, #0]
 80131ee:	f7ff bfd3 	b.w	8013198 <_raise_r>
 80131f2:	bf00      	nop
 80131f4:	20000020 	.word	0x20000020

080131f8 <_kill_r>:
 80131f8:	b538      	push	{r3, r4, r5, lr}
 80131fa:	2300      	movs	r3, #0
 80131fc:	4d06      	ldr	r5, [pc, #24]	@ (8013218 <_kill_r+0x20>)
 80131fe:	4604      	mov	r4, r0
 8013200:	4608      	mov	r0, r1
 8013202:	4611      	mov	r1, r2
 8013204:	602b      	str	r3, [r5, #0]
 8013206:	f7f1 feeb 	bl	8004fe0 <_kill>
 801320a:	1c43      	adds	r3, r0, #1
 801320c:	d102      	bne.n	8013214 <_kill_r+0x1c>
 801320e:	682b      	ldr	r3, [r5, #0]
 8013210:	b103      	cbz	r3, 8013214 <_kill_r+0x1c>
 8013212:	6023      	str	r3, [r4, #0]
 8013214:	bd38      	pop	{r3, r4, r5, pc}
 8013216:	bf00      	nop
 8013218:	20000910 	.word	0x20000910

0801321c <_getpid_r>:
 801321c:	f7f1 bed8 	b.w	8004fd0 <_getpid>

08013220 <_malloc_usable_size_r>:
 8013220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013224:	1f18      	subs	r0, r3, #4
 8013226:	2b00      	cmp	r3, #0
 8013228:	bfbc      	itt	lt
 801322a:	580b      	ldrlt	r3, [r1, r0]
 801322c:	18c0      	addlt	r0, r0, r3
 801322e:	4770      	bx	lr

08013230 <_init>:
 8013230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013232:	bf00      	nop
 8013234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013236:	bc08      	pop	{r3}
 8013238:	469e      	mov	lr, r3
 801323a:	4770      	bx	lr

0801323c <_fini>:
 801323c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801323e:	bf00      	nop
 8013240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013242:	bc08      	pop	{r3}
 8013244:	469e      	mov	lr, r3
 8013246:	4770      	bx	lr
