

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s'
================================================================
* Date:           Mon Feb 12 06:06:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.387 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29"   --->   Operation 4 'load' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V"   --->   Operation 5 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %a_V"   --->   Operation 6 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i16 %a_V"   --->   Operation 7 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V, i3 0"   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i19 %shl_ln"   --->   Operation 9 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.80ns)   --->   "%r_V = sub i20 %sext_ln1273, i20 %sext_ln1273_2"   --->   Operation 10 'sub' 'r_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mult_V = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V, i32 5, i32 19"   --->   Operation 11 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 12 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i17 %shl_ln1273_1"   --->   Operation 13 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i17 %shl_ln1273_1"   --->   Operation 14 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%r_V_114 = sub i20 %sext_ln1273_2, i20 %sext_ln1273_4"   --->   Operation 15 'sub' 'r_V_114' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_114, i32 5, i32 19"   --->   Operation 16 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i15 %mult_V_1"   --->   Operation 17 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V, i2 0"   --->   Operation 18 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i18 %shl_ln1273_2"   --->   Operation 19 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%r_V_115 = add i19 %sext_ln1273_5, i19 %sext_ln1273_1"   --->   Operation 20 'add' 'r_V_115' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_115, i32 5, i32 18"   --->   Operation 21 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i14 %mult_V_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 22 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1270, i21 29"   --->   Operation 23 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 24 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V, i4 0"   --->   Operation 25 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i20 %shl_ln1273_3"   --->   Operation 26 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i21 0, i21 %sext_ln1273_6"   --->   Operation 27 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_116 = sub i21 %sub_ln1273, i21 %sext_ln1273_3"   --->   Operation 28 'sub' 'r_V_116' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_116, i32 5, i32 20"   --->   Operation 29 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_105 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28"   --->   Operation 30 'load' 'a_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i16 %a_V_105"   --->   Operation 31 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_105, i3 0"   --->   Operation 32 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i19 %shl_ln1273_4"   --->   Operation 33 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%r_V_117 = sub i20 0, i20 %sext_ln1273_7"   --->   Operation 34 'sub' 'r_V_117' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_117, i32 5, i32 19"   --->   Operation 35 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_105, i32 4, i32 15"   --->   Operation 36 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i12 %mult_V_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 37 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_105, i1 0"   --->   Operation 38 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i17 %shl_ln1273_5"   --->   Operation 39 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.80ns)   --->   "%r_V_118 = sub i20 %sext_ln1273_7, i20 %sext_ln1273_8"   --->   Operation 40 'sub' 'r_V_118' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_118, i32 5, i32 19"   --->   Operation 41 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i15 %mult_V_7"   --->   Operation 42 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.80ns)   --->   "%r_V_119 = sub i20 %r_V_117, i20 %sext_ln1273_8"   --->   Operation 43 'sub' 'r_V_119' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_119, i32 5, i32 19"   --->   Operation 44 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.94ns)   --->   "%r_V_120 = mul i21 %sext_ln1270_1, i21 13"   --->   Operation 45 'mul' 'r_V_120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_120, i32 5, i32 20"   --->   Operation 46 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_105, i4 0"   --->   Operation 47 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i20 %shl_ln1273_6"   --->   Operation 48 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_105, i2 0"   --->   Operation 49 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i18 %shl_ln1273_7"   --->   Operation 50 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.80ns)   --->   "%r_V_121 = sub i21 %sext_ln1273_9, i21 %sext_ln1273_10"   --->   Operation 51 'sub' 'r_V_121' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_121, i32 5, i32 20"   --->   Operation 52 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.80ns)   --->   "%r_V_122 = sub i20 %sext_ln1273_8, i20 %sext_ln1273_7"   --->   Operation 53 'sub' 'r_V_122' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_122, i32 5, i32 19"   --->   Operation 54 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln1270_10 = mul i21 %sext_ln1270_1, i21 19"   --->   Operation 55 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_10, i32 5, i32 20"   --->   Operation 56 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_7 = sub i21 0, i21 %sext_ln1273_9"   --->   Operation 57 'sub' 'sub_ln1273_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_123 = sub i21 %sub_ln1273_7, i21 %sext_ln1273_10"   --->   Operation 58 'sub' 'r_V_123' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_123, i32 5, i32 20"   --->   Operation 59 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_105, i5 0"   --->   Operation 60 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.81ns)   --->   "%r_V_124 = sub i21 0, i21 %shl_ln1273_8"   --->   Operation 61 'sub' 'r_V_124' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_124, i32 5, i32 20"   --->   Operation 62 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%a_V_106 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27"   --->   Operation 63 'load' 'a_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i16 %a_V_106"   --->   Operation 64 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i16 %a_V_106"   --->   Operation 65 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i16 %a_V_106"   --->   Operation 66 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln1270_11 = mul i21 %sext_ln1270_2, i21 2097133"   --->   Operation 67 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_11, i32 5, i32 20"   --->   Operation 68 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_106, i3 0"   --->   Operation 69 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i19 %shl_ln1273_9"   --->   Operation 70 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.80ns)   --->   "%r_V_125 = sub i20 %sext_ln1273_12, i20 %sext_ln1273_13"   --->   Operation 71 'sub' 'r_V_125' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_125, i32 5, i32 19"   --->   Operation 72 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln818_6 = sext i15 %mult_V_16"   --->   Operation 73 'sext' 'sext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_11 = sub i20 0, i20 %sext_ln1273_13"   --->   Operation 74 'sub' 'sub_ln1273_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_106, i1 0"   --->   Operation 75 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i17 %shl_ln1273_s"   --->   Operation 76 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_126 = sub i20 %sub_ln1273_11, i20 %sext_ln1273_14"   --->   Operation 77 'sub' 'r_V_126' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_126, i32 5, i32 19"   --->   Operation 78 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.94ns)   --->   "%r_V_127 = mul i21 %sext_ln1270_2, i21 2097139"   --->   Operation 79 'mul' 'r_V_127' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_127, i32 5, i32 20"   --->   Operation 80 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_106, i2 0"   --->   Operation 81 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i18 %shl_ln1273_10"   --->   Operation 82 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "%r_V_128 = sub i19 0, i19 %sext_ln1273_15"   --->   Operation 83 'sub' 'r_V_128' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_128, i32 5, i32 18"   --->   Operation 84 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln818_8 = sext i14 %mult_V_19"   --->   Operation 85 'sext' 'sext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_106, i32 2, i32 15"   --->   Operation 86 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i14 %mult_V_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 87 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.80ns)   --->   "%r_V_129 = sub i20 %sext_ln1273_14, i20 %sext_ln1273_13"   --->   Operation 88 'sub' 'r_V_129' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_129, i32 5, i32 19"   --->   Operation 89 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln818_12 = sext i15 %mult_V_21"   --->   Operation 90 'sext' 'sext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_106, i32 5, i32 15"   --->   Operation 91 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i11 %mult_V_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 92 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_106, i32 4, i32 15"   --->   Operation 93 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i12 %mult_V_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 94 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%r_V_130 = sub i17 0, i17 %sext_ln1273_11"   --->   Operation 95 'sub' 'r_V_130' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_130, i32 5, i32 16"   --->   Operation 96 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i12 %mult_V_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 97 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%a_V_107 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26"   --->   Operation 98 'load' 'a_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i16 %a_V_107"   --->   Operation 99 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i16 %a_V_107"   --->   Operation 100 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns)   --->   "%mul_ln1270_12 = mul i21 %sext_ln1270_3, i21 23"   --->   Operation 101 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_12, i32 5, i32 20"   --->   Operation 102 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1273_11 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_107, i4 0"   --->   Operation 103 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i20 %shl_ln1273_11"   --->   Operation 104 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_16 = sub i21 0, i21 %sext_ln1273_17"   --->   Operation 105 'sub' 'sub_ln1273_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_131 = sub i21 %sub_ln1273_16, i21 %sext_ln1270_3"   --->   Operation 106 'sub' 'r_V_131' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_131, i32 5, i32 20"   --->   Operation 107 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1273_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_107, i3 0"   --->   Operation 108 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i19 %shl_ln1273_12"   --->   Operation 109 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1273_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_107, i1 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i17 %shl_ln1273_13"   --->   Operation 111 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.80ns)   --->   "%r_V_132 = sub i20 %sext_ln1273_18, i20 %sext_ln1273_19"   --->   Operation 112 'sub' 'r_V_132' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_132, i32 5, i32 19"   --->   Operation 113 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln818_15 = sext i15 %mult_V_27"   --->   Operation 114 'sext' 'sext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1273_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_107, i2 0"   --->   Operation 115 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i18 %shl_ln1273_14"   --->   Operation 116 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.79ns)   --->   "%r_V_133 = sub i19 %sext_ln1273_20, i19 %sext_ln1273_16"   --->   Operation 117 'sub' 'r_V_133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_133, i32 5, i32 18"   --->   Operation 118 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln818_18 = sext i14 %mult_V_28"   --->   Operation 119 'sext' 'sext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i14 %mult_V_28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 120 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%a_V_108 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25"   --->   Operation 121 'load' 'a_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i16 %a_V_108"   --->   Operation 122 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i16 %a_V_108"   --->   Operation 123 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1273_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_108, i3 0"   --->   Operation 124 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i19 %shl_ln1273_15"   --->   Operation 125 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.80ns)   --->   "%r_V_134 = sub i20 %sext_ln1273_22, i20 %sext_ln1273_23"   --->   Operation 126 'sub' 'r_V_134' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_134, i32 5, i32 19"   --->   Operation 127 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln818_19 = sext i15 %mult_V_29"   --->   Operation 128 'sext' 'sext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1273_16 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_108, i2 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i18 %shl_ln1273_16"   --->   Operation 130 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.79ns)   --->   "%r_V_135 = sub i19 0, i19 %sext_ln1273_24"   --->   Operation 131 'sub' 'r_V_135' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_135, i32 5, i32 18"   --->   Operation 132 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln818_21 = sext i14 %mult_V_30"   --->   Operation 133 'sext' 'sext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1273_17 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_108, i4 0"   --->   Operation 134 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i20 %shl_ln1273_17"   --->   Operation 135 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.80ns)   --->   "%r_V_136 = sub i21 %sext_ln1273_25, i21 %sext_ln1273_21"   --->   Operation 136 'sub' 'r_V_136' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_136, i32 5, i32 20"   --->   Operation 137 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.94ns)   --->   "%r_V_137 = mul i21 %sext_ln1273_21, i21 2097139"   --->   Operation 138 'mul' 'r_V_137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_137, i32 5, i32 20"   --->   Operation 139 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.80ns)   --->   "%r_V_138 = add i20 %sext_ln1273_23, i20 %sext_ln1273_22"   --->   Operation 140 'add' 'r_V_138' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_138, i32 5, i32 19"   --->   Operation 141 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln818_22 = sext i15 %mult_V_33"   --->   Operation 142 'sext' 'sext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1273_18 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_108, i5 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.81ns)   --->   "%r_V_139 = sub i21 0, i21 %shl_ln1273_18"   --->   Operation 144 'sub' 'r_V_139' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_139, i32 5, i32 20"   --->   Operation 145 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln1273_19 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_108, i1 0"   --->   Operation 146 'bitconcatenate' 'shl_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i17 %shl_ln1273_19"   --->   Operation 147 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.79ns)   --->   "%r_V_140 = sub i18 0, i18 %sext_ln1273_26"   --->   Operation 148 'sub' 'r_V_140' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_140, i32 5, i32 17"   --->   Operation 149 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i13 %mult_V_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 150 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%a_V_109 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24"   --->   Operation 151 'load' 'a_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i16 %a_V_109"   --->   Operation 152 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i16 %a_V_109"   --->   Operation 153 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.94ns)   --->   "%mul_ln1270_13 = mul i21 %sext_ln1273_27, i21 22"   --->   Operation 154 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_13, i32 5, i32 20"   --->   Operation 155 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1273_20 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_109, i1 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i17 %shl_ln1273_20"   --->   Operation 157 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i17 %shl_ln1273_20"   --->   Operation 158 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i17 %shl_ln1273_20"   --->   Operation 159 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.79ns)   --->   "%r_V_141 = sub i18 0, i18 %sext_ln1273_31"   --->   Operation 160 'sub' 'r_V_141' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_141, i32 5, i32 17"   --->   Operation 161 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i13 %mult_V_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 162 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln1273_21 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_109, i3 0"   --->   Operation 163 'bitconcatenate' 'shl_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i19 %shl_ln1273_21"   --->   Operation 164 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.80ns)   --->   "%r_V_142 = add i20 %sext_ln1273_32, i20 %sext_ln1273_28"   --->   Operation 165 'add' 'r_V_142' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_142, i32 5, i32 19"   --->   Operation 166 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.94ns)   --->   "%r_V_143 = mul i21 %sext_ln1273_27, i21 2097141"   --->   Operation 167 'mul' 'r_V_143' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mult_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_143, i32 5, i32 20"   --->   Operation 168 'partselect' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.94ns)   --->   "%mul_ln1270_14 = mul i21 %sext_ln1273_27, i21 2097131"   --->   Operation 169 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_14, i32 5, i32 20"   --->   Operation 170 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1273_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_109, i4 0"   --->   Operation 171 'bitconcatenate' 'shl_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i20 %shl_ln1273_22"   --->   Operation 172 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1273_23 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_109, i2 0"   --->   Operation 173 'bitconcatenate' 'shl_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i18 %shl_ln1273_23"   --->   Operation 174 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i18 %shl_ln1273_23"   --->   Operation 175 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.80ns)   --->   "%r_V_144 = sub i21 %sext_ln1273_33, i21 %sext_ln1273_35"   --->   Operation 176 'sub' 'r_V_144' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_144, i32 5, i32 20"   --->   Operation 177 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.79ns)   --->   "%r_V_145 = sub i19 0, i19 %sext_ln1273_34"   --->   Operation 178 'sub' 'r_V_145' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_145, i32 5, i32 18"   --->   Operation 179 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i14 %mult_V_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 180 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.80ns)   --->   "%r_V_146 = sub i21 %sext_ln1273_33, i21 %sext_ln1273_30"   --->   Operation 181 'sub' 'r_V_146' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_146, i32 5, i32 20"   --->   Operation 182 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.80ns)   --->   "%r_V_147 = sub i20 %sext_ln1273_32, i20 %sext_ln1273_29"   --->   Operation 183 'sub' 'r_V_147' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_44 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_147, i32 5, i32 19"   --->   Operation 184 'partselect' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%a_V_110 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23"   --->   Operation 185 'load' 'a_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1273_24 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_110, i2 0"   --->   Operation 186 'bitconcatenate' 'shl_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i18 %shl_ln1273_24"   --->   Operation 187 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.79ns)   --->   "%r_V_148 = sub i19 0, i19 %sext_ln1273_36"   --->   Operation 188 'sub' 'r_V_148' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_148, i32 5, i32 18"   --->   Operation 189 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln818_26 = sext i14 %mult_V_45"   --->   Operation 190 'sext' 'sext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1273_25 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_110, i3 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i19 %shl_ln1273_25"   --->   Operation 192 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_31 = sub i20 0, i20 %sext_ln1273_37"   --->   Operation 193 'sub' 'sub_ln1273_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1273_26 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_110, i1 0"   --->   Operation 194 'bitconcatenate' 'shl_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i17 %shl_ln1273_26"   --->   Operation 195 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_149 = sub i20 %sub_ln1273_31, i20 %sext_ln1273_38"   --->   Operation 196 'sub' 'r_V_149' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_149, i32 5, i32 19"   --->   Operation 197 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln818_30 = sext i15 %mult_V_46"   --->   Operation 198 'sext' 'sext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%a_V_111 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22"   --->   Operation 199 'load' 'a_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i16 %a_V_111"   --->   Operation 200 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i16 %a_V_111"   --->   Operation 201 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i16 %a_V_111"   --->   Operation 202 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i16 %a_V_111"   --->   Operation 203 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln1273_27 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_111, i2 0"   --->   Operation 204 'bitconcatenate' 'shl_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i18 %shl_ln1273_27"   --->   Operation 205 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.79ns)   --->   "%r_V_150 = sub i19 0, i19 %sext_ln1273_43"   --->   Operation 206 'sub' 'r_V_150' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_150, i32 5, i32 18"   --->   Operation 207 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln818_31 = sext i14 %mult_V_47"   --->   Operation 208 'sext' 'sext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln1273_28 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_111, i1 0"   --->   Operation 209 'bitconcatenate' 'shl_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i17 %shl_ln1273_28"   --->   Operation 210 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.79ns)   --->   "%r_V_151 = sub i18 0, i18 %sext_ln1273_44"   --->   Operation 211 'sub' 'r_V_151' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_151, i32 5, i32 17"   --->   Operation 212 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i13 %mult_V_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 213 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i13 %mult_V_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 214 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1273_29 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_111, i4 0"   --->   Operation 215 'bitconcatenate' 'shl_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i20 %shl_ln1273_29"   --->   Operation 216 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.80ns)   --->   "%r_V_152 = sub i21 %sext_ln1273_45, i21 %sext_ln1273_40"   --->   Operation 217 'sub' 'r_V_152' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_152, i32 5, i32 20"   --->   Operation 218 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.80ns)   --->   "%r_V_153 = sub i19 %r_V_150, i19 %sext_ln1273_39"   --->   Operation 219 'sub' 'r_V_153' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%mult_V_50 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_153, i32 5, i32 18"   --->   Operation 220 'partselect' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i14 %mult_V_50" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 221 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.80ns)   --->   "%r_V_154 = add i21 %sext_ln1273_45, i21 %sext_ln1273_40"   --->   Operation 222 'add' 'r_V_154' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_154, i32 5, i32 20"   --->   Operation 223 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1273_30 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_111, i3 0"   --->   Operation 224 'bitconcatenate' 'shl_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i19 %shl_ln1273_30"   --->   Operation 225 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.80ns)   --->   "%r_V_155 = sub i20 %sext_ln1273_41, i20 %sext_ln1273_46"   --->   Operation 226 'sub' 'r_V_155' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_155, i32 5, i32 19"   --->   Operation 227 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln818_32 = sext i15 %mult_V_52"   --->   Operation 228 'sext' 'sext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.80ns)   --->   "%r_V_156 = add i20 %sext_ln1273_46, i20 %sext_ln1273_41"   --->   Operation 229 'add' 'r_V_156' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_156, i32 5, i32 19"   --->   Operation 230 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln818_33 = sext i15 %mult_V_53"   --->   Operation 231 'sext' 'sext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.94ns)   --->   "%r_V_157 = mul i21 %sext_ln1273_40, i21 2097141"   --->   Operation 232 'mul' 'r_V_157' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_157, i32 5, i32 20"   --->   Operation 233 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.78ns)   --->   "%r_V_158 = sub i17 0, i17 %sext_ln1273_42"   --->   Operation 234 'sub' 'r_V_158' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_158, i32 5, i32 16"   --->   Operation 235 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i12 %mult_V_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 236 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_111, i32 3, i32 15"   --->   Operation 237 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i13 %mult_V_56" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 238 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%a_V_112 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21"   --->   Operation 239 'load' 'a_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i16 %a_V_112"   --->   Operation 240 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i16 %a_V_112"   --->   Operation 241 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1273_31 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_112, i4 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i20 %shl_ln1273_31"   --->   Operation 243 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln1273_32 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_112, i1 0"   --->   Operation 244 'bitconcatenate' 'shl_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i17 %shl_ln1273_32"   --->   Operation 245 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i17 %shl_ln1273_32"   --->   Operation 246 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.80ns)   --->   "%r_V_159 = add i21 %sext_ln1273_48, i21 %sext_ln1273_50"   --->   Operation 247 'add' 'r_V_159' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_159, i32 5, i32 20"   --->   Operation 248 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln1273_33 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_112, i3 0"   --->   Operation 249 'bitconcatenate' 'shl_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i19 %shl_ln1273_33"   --->   Operation 250 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.80ns)   --->   "%r_V_160 = sub i20 %sext_ln1273_51, i20 %sext_ln1273_49"   --->   Operation 251 'sub' 'r_V_160' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_160, i32 5, i32 19"   --->   Operation 252 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln818_34 = sext i15 %mult_V_58"   --->   Operation 253 'sext' 'sext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_112, i32 4, i32 15"   --->   Operation 254 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i12 %mult_V_59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 255 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_112, i32 3, i32 15"   --->   Operation 256 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i13 %mult_V_60" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 257 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.80ns)   --->   "%r_V_161 = sub i20 0, i20 %sext_ln1273_51"   --->   Operation 258 'sub' 'r_V_161' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_161, i32 5, i32 19"   --->   Operation 259 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln818_35 = sext i15 %mult_V_61"   --->   Operation 260 'sext' 'sext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln1273_34 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_112, i2 0"   --->   Operation 261 'bitconcatenate' 'shl_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i18 %shl_ln1273_34"   --->   Operation 262 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.79ns)   --->   "%r_V_162 = sub i19 %sext_ln1273_52, i19 %sext_ln1273_47"   --->   Operation 263 'sub' 'r_V_162' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_162, i32 5, i32 18"   --->   Operation 264 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i14 %mult_V_62" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 265 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.80ns)   --->   "%r_V_163 = add i21 %sext_ln1273_48, i21 %sext_ln1270_4"   --->   Operation 266 'add' 'r_V_163' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_163, i32 5, i32 20"   --->   Operation 267 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.94ns)   --->   "%mul_ln1270_15 = mul i21 %sext_ln1270_4, i21 2097129"   --->   Operation 268 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_15, i32 5, i32 20"   --->   Operation 269 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%a_V_113 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20"   --->   Operation 270 'load' 'a_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_113, i32 5, i32 15"   --->   Operation 271 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i11 %mult_V_65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 272 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%a_V_114 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_418"   --->   Operation 273 'load' 'a_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i16 %a_V_114"   --->   Operation 274 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i16 %a_V_114"   --->   Operation 275 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i16 %a_V_114"   --->   Operation 276 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1273_35 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_114, i2 0"   --->   Operation 277 'bitconcatenate' 'shl_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i18 %shl_ln1273_35"   --->   Operation 278 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.79ns)   --->   "%r_V_164 = sub i19 0, i19 %sext_ln1273_56"   --->   Operation 279 'sub' 'r_V_164' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_164, i32 5, i32 18"   --->   Operation 280 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i14 %mult_V_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 281 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1273_36 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_114, i4 0"   --->   Operation 282 'bitconcatenate' 'shl_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i20 %shl_ln1273_36"   --->   Operation 283 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.80ns)   --->   "%r_V_165 = sub i21 %sext_ln1273_54, i21 %sext_ln1273_57"   --->   Operation 284 'sub' 'r_V_165' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_165, i32 5, i32 20"   --->   Operation 285 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.94ns)   --->   "%r_V_166 = mul i21 %sext_ln1273_54, i21 13"   --->   Operation 286 'mul' 'r_V_166' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_166, i32 5, i32 20"   --->   Operation 287 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.78ns)   --->   "%r_V_167 = sub i17 0, i17 %sext_ln1273_53"   --->   Operation 288 'sub' 'r_V_167' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_167, i32 5, i32 16"   --->   Operation 289 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i12 %mult_V_69" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 290 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln1273_37 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_114, i3 0"   --->   Operation 291 'bitconcatenate' 'shl_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i19 %shl_ln1273_37"   --->   Operation 292 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_45 = sub i20 0, i20 %sext_ln1273_58"   --->   Operation 293 'sub' 'sub_ln1273_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 294 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_168 = sub i20 %sub_ln1273_45, i20 %sext_ln1273_55"   --->   Operation 294 'sub' 'r_V_168' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_168, i32 5, i32 19"   --->   Operation 295 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln818_36 = sext i15 %mult_V_70"   --->   Operation 296 'sext' 'sext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%mult_V_71 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_114, i32 5, i32 15"   --->   Operation 297 'partselect' 'mult_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i11 %mult_V_71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 298 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%a_V_115 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_429"   --->   Operation 299 'load' 'a_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i16 %a_V_115"   --->   Operation 300 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i16 %a_V_115"   --->   Operation 301 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i16 %a_V_115"   --->   Operation 302 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln1273_38 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_115, i3 0"   --->   Operation 303 'bitconcatenate' 'shl_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i19 %shl_ln1273_38"   --->   Operation 304 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.80ns)   --->   "%r_V_169 = add i20 %sext_ln1273_62, i20 %sext_ln1273_60"   --->   Operation 305 'add' 'r_V_169' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_169, i32 5, i32 19"   --->   Operation 306 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln818_37 = sext i15 %mult_V_72"   --->   Operation 307 'sext' 'sext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.78ns)   --->   "%r_V_170 = sub i17 0, i17 %sext_ln1273_59"   --->   Operation 308 'sub' 'r_V_170' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_170, i32 5, i32 16"   --->   Operation 309 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i12 %mult_V_73" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 310 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1273_39 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_115, i4 0"   --->   Operation 311 'bitconcatenate' 'shl_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i20 %shl_ln1273_39"   --->   Operation 312 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1273_40 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_115, i1 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i17 %shl_ln1273_40"   --->   Operation 314 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i17 %shl_ln1273_40"   --->   Operation 315 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.80ns)   --->   "%r_V_171 = sub i21 %sext_ln1273_65, i21 %sext_ln1273_63"   --->   Operation 316 'sub' 'r_V_171' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_74 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_171, i32 5, i32 20"   --->   Operation 317 'partselect' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_115, i32 5, i32 15"   --->   Operation 318 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i11 %mult_V_75" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 319 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i11 %mult_V_75" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 320 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.80ns)   --->   "%r_V_172 = sub i20 %sext_ln1273_64, i20 %sext_ln1273_62"   --->   Operation 321 'sub' 'r_V_172' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_172, i32 5, i32 19"   --->   Operation 322 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln1273_41 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_115, i2 0"   --->   Operation 323 'bitconcatenate' 'shl_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i18 %shl_ln1273_41"   --->   Operation 324 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.79ns)   --->   "%r_V_173 = sub i19 %sext_ln1273_66, i19 %sext_ln1273_61"   --->   Operation 325 'sub' 'r_V_173' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_173, i32 5, i32 18"   --->   Operation 326 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i14 %mult_V_77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 327 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%a_V_116 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_440"   --->   Operation 328 'load' 'a_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i16 %a_V_116"   --->   Operation 329 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln1273_42 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_116, i3 0"   --->   Operation 330 'bitconcatenate' 'shl_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i19 %shl_ln1273_42"   --->   Operation 331 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln1273_43 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_116, i1 0"   --->   Operation 332 'bitconcatenate' 'shl_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i17 %shl_ln1273_43"   --->   Operation 333 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i17 %shl_ln1273_43"   --->   Operation 334 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.80ns)   --->   "%r_V_174 = add i20 %sext_ln1273_68, i20 %sext_ln1273_70"   --->   Operation 335 'add' 'r_V_174' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_174, i32 5, i32 19"   --->   Operation 336 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln818_39 = sext i15 %mult_V_78"   --->   Operation 337 'sext' 'sext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.80ns)   --->   "%r_V_175 = sub i20 %sext_ln1273_68, i20 %sext_ln1273_70"   --->   Operation 338 'sub' 'r_V_175' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_175, i32 5, i32 19"   --->   Operation 339 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln818_40 = sext i15 %mult_V_79"   --->   Operation 340 'sext' 'sext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_116, i32 2, i32 15"   --->   Operation 341 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i14 %mult_V_81" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 342 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.79ns)   --->   "%r_V_177 = sub i18 0, i18 %sext_ln1273_69"   --->   Operation 343 'sub' 'r_V_177' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_177, i32 5, i32 17"   --->   Operation 344 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i13 %mult_V_82" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 345 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1273_45 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_116, i2 0"   --->   Operation 346 'bitconcatenate' 'shl_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i18 %shl_ln1273_45"   --->   Operation 347 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.79ns)   --->   "%r_V_178 = sub i19 %sext_ln1273_72, i19 %sext_ln1273_67"   --->   Operation 348 'sub' 'r_V_178' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_178, i32 5, i32 18"   --->   Operation 349 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i14 %mult_V_83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 350 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%a_V_117 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_451"   --->   Operation 351 'load' 'a_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i16 %a_V_117"   --->   Operation 352 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln1273_46 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_117, i3 0"   --->   Operation 353 'bitconcatenate' 'shl_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i19 %shl_ln1273_46"   --->   Operation 354 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.80ns)   --->   "%r_V_179 = sub i20 %sext_ln1273_73, i20 %sext_ln1273_74"   --->   Operation 355 'sub' 'r_V_179' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_179, i32 5, i32 19"   --->   Operation 356 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln818_41 = sext i15 %mult_V_84"   --->   Operation 357 'sext' 'sext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln1273_47 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_117, i1 0"   --->   Operation 358 'bitconcatenate' 'shl_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i17 %shl_ln1273_47"   --->   Operation 359 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i17 %shl_ln1273_47"   --->   Operation 360 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.79ns)   --->   "%r_V_180 = sub i18 0, i18 %sext_ln1273_76"   --->   Operation 361 'sub' 'r_V_180' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_180, i32 5, i32 17"   --->   Operation 362 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i13 %mult_V_85" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 363 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.80ns)   --->   "%r_V_181 = sub i20 0, i20 %sext_ln1273_74"   --->   Operation 364 'sub' 'r_V_181' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_181, i32 5, i32 19"   --->   Operation 365 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln818_42 = sext i15 %mult_V_86"   --->   Operation 366 'sext' 'sext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.80ns)   --->   "%r_V_182 = sub i20 %sext_ln1273_74, i20 %sext_ln1273_75"   --->   Operation 367 'sub' 'r_V_182' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%mult_V_87 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_182, i32 5, i32 19"   --->   Operation 368 'partselect' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln818_43 = sext i15 %mult_V_87"   --->   Operation 369 'sext' 'sext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1273_48 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_117, i2 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i18 %shl_ln1273_48"   --->   Operation 371 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.79ns)   --->   "%r_V_183 = sub i19 0, i19 %sext_ln1273_77"   --->   Operation 372 'sub' 'r_V_183' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_183, i32 5, i32 18"   --->   Operation 373 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i14 %mult_V_88" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 374 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_117, i32 2, i32 15"   --->   Operation 375 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i14 %mult_V_89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 376 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.80ns)   --->   "%r_V_184 = sub i20 %r_V_181, i20 %sext_ln1273_73"   --->   Operation 377 'sub' 'r_V_184' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_184, i32 5, i32 19"   --->   Operation 378 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln818_44 = sext i15 %mult_V_90"   --->   Operation 379 'sext' 'sext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%a_V_118 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_462"   --->   Operation 380 'load' 'a_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i16 %a_V_118"   --->   Operation 381 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i16 %a_V_118"   --->   Operation 382 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln1273_49 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_118, i2 0"   --->   Operation 383 'bitconcatenate' 'shl_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i18 %shl_ln1273_49"   --->   Operation 384 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.79ns)   --->   "%r_V_185 = sub i19 %sext_ln1273_79, i19 %sext_ln1273_78"   --->   Operation 385 'sub' 'r_V_185' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_91 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_185, i32 5, i32 18"   --->   Operation 386 'partselect' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i14 %mult_V_91" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 387 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (1.94ns)   --->   "%mul_ln1270_16 = mul i21 %sext_ln1270_5, i21 29"   --->   Operation 388 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%mult_V_92 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_16, i32 5, i32 20"   --->   Operation 389 'partselect' 'mult_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%a_V_119 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_467"   --->   Operation 390 'load' 'a_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln818_9 = sext i16 %a_V_119"   --->   Operation 391 'sext' 'sext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln818_10 = sext i16 %a_V_119"   --->   Operation 392 'sext' 'sext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln818_11 = sext i16 %a_V_119"   --->   Operation 393 'sext' 'sext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_119, i32 4, i32 15"   --->   Operation 394 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i12 %mult_V_94" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 395 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (1.94ns)   --->   "%r_V_187 = mul i21 %sext_ln818_11, i21 2097139"   --->   Operation 396 'mul' 'r_V_187' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_187, i32 5, i32 20"   --->   Operation 397 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln1273_51 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_119, i3 0"   --->   Operation 398 'bitconcatenate' 'shl_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i19 %shl_ln1273_51"   --->   Operation 399 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.80ns)   --->   "%r_V_188 = sub i20 %sext_ln1273_80, i20 %sext_ln818_9"   --->   Operation 400 'sub' 'r_V_188' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_188, i32 5, i32 19"   --->   Operation 401 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_119, i32 1, i32 15"   --->   Operation 402 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln818_13 = sext i15 %mult_V_97"   --->   Operation 403 'sext' 'sext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln1273_52 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_119, i2 0"   --->   Operation 404 'bitconcatenate' 'shl_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i18 %shl_ln1273_52"   --->   Operation 405 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.79ns)   --->   "%r_V_189 = add i19 %sext_ln1273_81, i19 %sext_ln818_10"   --->   Operation 406 'add' 'r_V_189' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_189, i32 5, i32 18"   --->   Operation 407 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln1273_53 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_119, i1 0"   --->   Operation 408 'bitconcatenate' 'shl_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i17 %shl_ln1273_53"   --->   Operation 409 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.80ns)   --->   "%r_V_190 = sub i20 %sext_ln1273_80, i20 %sext_ln1273_82"   --->   Operation 410 'sub' 'r_V_190' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_190, i32 5, i32 19"   --->   Operation 411 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln818_47 = sext i15 %mult_V_99"   --->   Operation 412 'sext' 'sext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%a_V_120 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_468"   --->   Operation 413 'load' 'a_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i16 %a_V_120"   --->   Operation 414 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln818_14 = sext i16 %a_V_120"   --->   Operation 415 'sext' 'sext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_120, i32 4, i32 15"   --->   Operation 416 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln17_34 = sext i12 %mult_V_100" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 417 'sext' 'sext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.94ns)   --->   "%mul_ln1270_17 = mul i21 %sext_ln1270_6, i21 2097129"   --->   Operation 418 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%mult_V_101 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_17, i32 5, i32 20"   --->   Operation 419 'partselect' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%shl_ln1273_54 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_120, i3 0"   --->   Operation 420 'bitconcatenate' 'shl_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i19 %shl_ln1273_54"   --->   Operation 421 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.80ns)   --->   "%r_V_191 = add i20 %sext_ln1273_83, i20 %sext_ln818_14"   --->   Operation 422 'add' 'r_V_191' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_191, i32 5, i32 19"   --->   Operation 423 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln818_48 = sext i15 %mult_V_102"   --->   Operation 424 'sext' 'sext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln1273_55 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_120, i1 0"   --->   Operation 425 'bitconcatenate' 'shl_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i17 %shl_ln1273_55"   --->   Operation 426 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.80ns)   --->   "%r_V_192 = sub i20 %sext_ln1273_84, i20 %sext_ln1273_83"   --->   Operation 427 'sub' 'r_V_192' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_192, i32 5, i32 19"   --->   Operation 428 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln818_49 = sext i15 %mult_V_103"   --->   Operation 429 'sext' 'sext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (1.94ns)   --->   "%r_V_193 = mul i21 %sext_ln1270_6, i21 2097139"   --->   Operation 430 'mul' 'r_V_193' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_193, i32 5, i32 20"   --->   Operation 431 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln1273_56 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_120, i4 0"   --->   Operation 432 'bitconcatenate' 'shl_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i20 %shl_ln1273_56"   --->   Operation 433 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln1273_57 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_120, i2 0"   --->   Operation 434 'bitconcatenate' 'shl_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i18 %shl_ln1273_57"   --->   Operation 435 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.80ns)   --->   "%r_V_194 = sub i21 %sext_ln1273_85, i21 %sext_ln1273_86"   --->   Operation 436 'sub' 'r_V_194' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_194, i32 5, i32 20"   --->   Operation 437 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%a_V_121 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99"   --->   Operation 438 'load' 'a_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i16 %a_V_121"   --->   Operation 439 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i16 %a_V_121"   --->   Operation 440 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i16 %a_V_121"   --->   Operation 441 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln1273_58 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_121, i2 0"   --->   Operation 442 'bitconcatenate' 'shl_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i18 %shl_ln1273_58"   --->   Operation 443 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.79ns)   --->   "%r_V_195 = sub i19 %sext_ln1273_89, i19 %sext_ln1273_90"   --->   Operation 444 'sub' 'r_V_195' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_195, i32 5, i32 18"   --->   Operation 445 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln17_35 = sext i14 %mult_V_106" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 446 'sext' 'sext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_121, i32 2, i32 15"   --->   Operation 447 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln818_16 = sext i14 %mult_V_107"   --->   Operation 448 'sext' 'sext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i14 %mult_V_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 449 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_121, i32 1, i32 15"   --->   Operation 450 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln818_17 = sext i15 %mult_V_108"   --->   Operation 451 'sext' 'sext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln1273_59 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_121, i4 0"   --->   Operation 452 'bitconcatenate' 'shl_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i20 %shl_ln1273_59"   --->   Operation 453 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i18 %shl_ln1273_58"   --->   Operation 454 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.80ns)   --->   "%r_V_196 = sub i21 %sext_ln1273_91, i21 %sext_ln1273_92"   --->   Operation 455 'sub' 'r_V_196' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%mult_V_109 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_196, i32 5, i32 20"   --->   Operation 456 'partselect' 'mult_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.80ns)   --->   "%r_V_197 = add i21 %sext_ln1273_91, i21 %sext_ln1273_92"   --->   Operation 457 'add' 'r_V_197' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_197, i32 5, i32 20"   --->   Operation 458 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln1273_60 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_121, i3 0"   --->   Operation 459 'bitconcatenate' 'shl_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i19 %shl_ln1273_60"   --->   Operation 460 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.80ns)   --->   "%r_V_198 = add i20 %sext_ln1273_93, i20 %sext_ln1273_88"   --->   Operation 461 'add' 'r_V_198' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_198, i32 5, i32 19"   --->   Operation 462 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln818_53 = sext i15 %mult_V_111"   --->   Operation 463 'sext' 'sext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.80ns)   --->   "%r_V_199 = add i21 %sext_ln1273_91, i21 %sext_ln1273_87"   --->   Operation 464 'add' 'r_V_199' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_199, i32 5, i32 20"   --->   Operation 465 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.80ns)   --->   "%r_V_200 = sub i21 %sext_ln1273_87, i21 %sext_ln1273_91"   --->   Operation 466 'sub' 'r_V_200' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_200, i32 5, i32 20"   --->   Operation 467 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (1.94ns)   --->   "%r_V_201 = mul i21 %sext_ln1273_87, i21 13"   --->   Operation 468 'mul' 'r_V_201' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_201, i32 5, i32 20"   --->   Operation 469 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln1273_61 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_121, i1 0"   --->   Operation 470 'bitconcatenate' 'shl_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i17 %shl_ln1273_61"   --->   Operation 471 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.80ns)   --->   "%r_V_202 = sub i20 %sext_ln1273_93, i20 %sext_ln1273_94"   --->   Operation 472 'sub' 'r_V_202' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%mult_V_115 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_202, i32 5, i32 19"   --->   Operation 473 'partselect' 'mult_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%a_V_122 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98"   --->   Operation 474 'load' 'a_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i16 %a_V_122"   --->   Operation 475 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i16 %a_V_122"   --->   Operation 476 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i16 %a_V_122"   --->   Operation 477 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln1273_62 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_122, i3 0"   --->   Operation 478 'bitconcatenate' 'shl_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i19 %shl_ln1273_62"   --->   Operation 479 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_122, i1 0"   --->   Operation 480 'bitconcatenate' 'shl_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i17 %shl_ln1273_63"   --->   Operation 481 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i17 %shl_ln1273_63"   --->   Operation 482 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.80ns)   --->   "%r_V_203 = sub i20 %sext_ln1273_99, i20 %sext_ln1273_97"   --->   Operation 483 'sub' 'r_V_203' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_203, i32 5, i32 19"   --->   Operation 484 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln818_58 = sext i15 %mult_V_116"   --->   Operation 485 'sext' 'sext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_122, i2 0"   --->   Operation 486 'bitconcatenate' 'shl_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i18 %shl_ln1273_64"   --->   Operation 487 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i18 %shl_ln1273_64"   --->   Operation 488 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_72 = sub i19 0, i19 %sext_ln1273_101"   --->   Operation 489 'sub' 'sub_ln1273_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 490 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_204 = sub i19 %sub_ln1273_72, i19 %sext_ln1273_96"   --->   Operation 490 'sub' 'r_V_204' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_204, i32 5, i32 18"   --->   Operation 491 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln17_37 = sext i14 %mult_V_117" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 492 'sext' 'sext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_122, i4 0"   --->   Operation 493 'bitconcatenate' 'shl_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i20 %shl_ln1273_65"   --->   Operation 494 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.80ns)   --->   "%r_V_205 = sub i21 %sext_ln1273_100, i21 %sext_ln1273_102"   --->   Operation 495 'sub' 'r_V_205' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_205, i32 5, i32 20"   --->   Operation 496 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.80ns)   --->   "%r_V_206 = sub i20 %sext_ln1273_97, i20 %sext_ln1273_99"   --->   Operation 497 'sub' 'r_V_206' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_206, i32 5, i32 19"   --->   Operation 498 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln818_60 = sext i15 %mult_V_119"   --->   Operation 499 'sext' 'sext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_122, i32 3, i32 15"   --->   Operation 500 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln17_38 = sext i13 %mult_V_120" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 501 'sext' 'sext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.80ns)   --->   "%r_V_207 = sub i21 %sext_ln1270_7, i21 %sext_ln1273_102"   --->   Operation 502 'sub' 'r_V_207' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_207, i32 5, i32 20"   --->   Operation 503 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.79ns)   --->   "%r_V_208 = sub i19 %sext_ln1273_96, i19 %sext_ln1273_101"   --->   Operation 504 'sub' 'r_V_208' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_208, i32 5, i32 18"   --->   Operation 505 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln17_39 = sext i14 %mult_V_122" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 506 'sext' 'sext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.78ns)   --->   "%r_V_209 = sub i17 0, i17 %sext_ln1273_95"   --->   Operation 507 'sub' 'r_V_209' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%mult_V_123 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_209, i32 5, i32 16"   --->   Operation 508 'partselect' 'mult_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln17_40 = sext i12 %mult_V_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 509 'sext' 'sext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.80ns)   --->   "%r_V_210 = sub i21 %sext_ln1273_102, i21 %sext_ln1273_100"   --->   Operation 510 'sub' 'r_V_210' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_210, i32 5, i32 20"   --->   Operation 511 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (1.94ns)   --->   "%mul_ln1270_18 = mul i21 %sext_ln1270_7, i21 2097123"   --->   Operation 512 'mul' 'mul_ln1270_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%mult_V_125 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_18, i32 5, i32 20"   --->   Operation 513 'partselect' 'mult_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_80 = sub i21 0, i21 %sext_ln1273_102"   --->   Operation 514 'sub' 'sub_ln1273_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 515 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_211 = sub i21 %sub_ln1273_80, i21 %sext_ln1273_98"   --->   Operation 515 'sub' 'r_V_211' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%mult_V_126 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_211, i32 5, i32 20"   --->   Operation 516 'partselect' 'mult_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%a_V_123 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97"   --->   Operation 517 'load' 'a_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i16 %a_V_123"   --->   Operation 518 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i16 %a_V_123"   --->   Operation 519 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i16 %a_V_123"   --->   Operation 520 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (1.94ns)   --->   "%mul_ln1270_19 = mul i21 %sext_ln1273_105, i21 19"   --->   Operation 521 'mul' 'mul_ln1270_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%mult_V_127 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_19, i32 5, i32 20"   --->   Operation 522 'partselect' 'mult_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.78ns)   --->   "%r_V_212 = sub i17 0, i17 %sext_ln1273_104"   --->   Operation 523 'sub' 'r_V_212' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_128 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_212, i32 5, i32 16"   --->   Operation 524 'partselect' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln17_41 = sext i12 %mult_V_128" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 525 'sext' 'sext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_123, i32 3, i32 15"   --->   Operation 526 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln17_42 = sext i13 %mult_V_129" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 527 'sext' 'sext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_123, i3 0"   --->   Operation 528 'bitconcatenate' 'shl_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i19 %shl_ln1273_66"   --->   Operation 529 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.80ns)   --->   "%sub_ln1273_83 = sub i20 0, i20 %sext_ln1273_106"   --->   Operation 530 'sub' 'sub_ln1273_83' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.80ns)   --->   "%r_V_213 = sub i20 %sub_ln1273_83, i20 %sext_ln1273_103"   --->   Operation 531 'sub' 'r_V_213' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_213, i32 5, i32 19"   --->   Operation 532 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln818_61 = sext i15 %mult_V_130"   --->   Operation 533 'sext' 'sext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_123, i1 0"   --->   Operation 534 'bitconcatenate' 'shl_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i17 %shl_ln1273_67"   --->   Operation 535 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i17 %shl_ln1273_67"   --->   Operation 536 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.79ns)   --->   "%r_V_214 = sub i18 0, i18 %sext_ln1273_108"   --->   Operation 537 'sub' 'r_V_214' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_214, i32 5, i32 17"   --->   Operation 538 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln17_43 = sext i13 %mult_V_131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 539 'sext' 'sext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.80ns)   --->   "%r_V_215 = sub i20 %sub_ln1273_83, i20 %sext_ln1273_107"   --->   Operation 540 'sub' 'r_V_215' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_215, i32 5, i32 19"   --->   Operation 541 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln818_62 = sext i15 %mult_V_132"   --->   Operation 542 'sext' 'sext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (1.94ns)   --->   "%mul_ln1270_20 = mul i21 %sext_ln1273_105, i21 2097125"   --->   Operation 543 'mul' 'mul_ln1270_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%mult_V_133 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_20, i32 5, i32 20"   --->   Operation 544 'partselect' 'mult_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_123, i32 1, i32 15"   --->   Operation 545 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln818_20 = sext i15 %mult_V_134"   --->   Operation 546 'sext' 'sext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%a_V_124 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96"   --->   Operation 547 'load' 'a_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_124, i4 0"   --->   Operation 548 'bitconcatenate' 'shl_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i20 %shl_ln1273_70"   --->   Operation 549 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_124, i2 0"   --->   Operation 550 'bitconcatenate' 'shl_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i18 %shl_ln1273_71"   --->   Operation 551 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.80ns)   --->   "%r_V_217 = sub i21 %sext_ln1273_112, i21 %sext_ln1273_111"   --->   Operation 552 'sub' 'r_V_217' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_217, i32 5, i32 20"   --->   Operation 553 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_124, i3 0"   --->   Operation 554 'bitconcatenate' 'shl_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i19 %shl_ln1273_72"   --->   Operation 555 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_124, i1 0"   --->   Operation 556 'bitconcatenate' 'shl_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i17 %shl_ln1273_73"   --->   Operation 557 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.80ns)   --->   "%r_V_218 = sub i20 %sext_ln1273_114, i20 %sext_ln1273_113"   --->   Operation 558 'sub' 'r_V_218' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_218, i32 5, i32 19"   --->   Operation 559 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln818_67 = sext i15 %mult_V_137"   --->   Operation 560 'sext' 'sext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_124, i32 2, i32 15"   --->   Operation 561 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln17_44 = sext i14 %mult_V_138" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 562 'sext' 'sext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_124, i32 5, i32 15"   --->   Operation 563 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln17_45 = sext i11 %mult_V_139" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 564 'sext' 'sext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%a_V_125 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95"   --->   Operation 565 'load' 'a_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i16 %a_V_125"   --->   Operation 566 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i16 %a_V_125"   --->   Operation 567 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i16 %a_V_125"   --->   Operation 568 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_125, i2 0"   --->   Operation 569 'bitconcatenate' 'shl_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i18 %shl_ln1273_74"   --->   Operation 570 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.79ns)   --->   "%r_V_219 = sub i19 %sext_ln1273_117, i19 %sext_ln1273_118"   --->   Operation 571 'sub' 'r_V_219' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_219, i32 5, i32 18"   --->   Operation 572 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln17_46 = sext i14 %mult_V_140" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 573 'sext' 'sext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_125, i3 0"   --->   Operation 574 'bitconcatenate' 'shl_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i19 %shl_ln1273_75"   --->   Operation 575 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_91 = sub i20 0, i20 %sext_ln1273_119"   --->   Operation 576 'sub' 'sub_ln1273_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 577 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_220 = sub i20 %sub_ln1273_91, i20 %sext_ln1273_116"   --->   Operation 577 'sub' 'r_V_220' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%mult_V_141 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_220, i32 5, i32 19"   --->   Operation 578 'partselect' 'mult_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln818_68 = sext i15 %mult_V_141"   --->   Operation 579 'sext' 'sext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_93 = sub i19 0, i19 %sext_ln1273_118"   --->   Operation 580 'sub' 'sub_ln1273_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 581 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_221 = sub i19 %sub_ln1273_93, i19 %sext_ln1273_117"   --->   Operation 581 'sub' 'r_V_221' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_142 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_221, i32 5, i32 18"   --->   Operation 582 'partselect' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_125, i4 0"   --->   Operation 583 'bitconcatenate' 'shl_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i20 %shl_ln1273_76"   --->   Operation 584 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_95 = sub i21 0, i21 %sext_ln1273_120"   --->   Operation 585 'sub' 'sub_ln1273_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 586 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_222 = sub i21 %sub_ln1273_95, i21 %sext_ln1273_115"   --->   Operation 586 'sub' 'r_V_222' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%mult_V_143 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_222, i32 5, i32 20"   --->   Operation 587 'partselect' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (1.94ns)   --->   "%r_V_223 = mul i21 %sext_ln1273_115, i21 2097139"   --->   Operation 588 'mul' 'r_V_223' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%mult_V_144 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_223, i32 5, i32 20"   --->   Operation 589 'partselect' 'mult_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_125, i32 2, i32 15"   --->   Operation 590 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln17_47 = sext i14 %mult_V_145" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 591 'sext' 'sext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_125, i1 0"   --->   Operation 592 'bitconcatenate' 'shl_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i17 %shl_ln1273_77"   --->   Operation 593 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i17 %shl_ln1273_77"   --->   Operation 594 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.80ns)   --->   "%r_V_224 = sub i20 %sext_ln1273_119, i20 %sext_ln1273_122"   --->   Operation 595 'sub' 'r_V_224' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_224, i32 5, i32 19"   --->   Operation 596 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln818_70 = sext i15 %mult_V_146"   --->   Operation 597 'sext' 'sext_ln818_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.80ns)   --->   "%r_V_225 = sub i21 %sext_ln1273_120, i21 %sext_ln1273_121"   --->   Operation 598 'sub' 'r_V_225' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_147 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_225, i32 5, i32 20"   --->   Operation 599 'partselect' 'mult_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%a_V_126 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94"   --->   Operation 600 'load' 'a_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln818_24 = sext i16 %a_V_126"   --->   Operation 601 'sext' 'sext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%mult_V_148 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_126, i32 3, i32 15"   --->   Operation 602 'partselect' 'mult_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln17_48 = sext i13 %mult_V_148" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 603 'sext' 'sext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_126, i3 0"   --->   Operation 604 'bitconcatenate' 'shl_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i19 %shl_ln1273_78"   --->   Operation 605 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_126, i1 0"   --->   Operation 606 'bitconcatenate' 'shl_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i17 %shl_ln1273_79"   --->   Operation 607 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.80ns)   --->   "%r_V_226 = sub i20 %sext_ln1273_123, i20 %sext_ln1273_124"   --->   Operation 608 'sub' 'r_V_226' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_226, i32 5, i32 19"   --->   Operation 609 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln818_71 = sext i15 %mult_V_149"   --->   Operation 610 'sext' 'sext_ln818_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (1.94ns)   --->   "%r_V_227 = mul i21 %sext_ln818_24, i21 11"   --->   Operation 611 'mul' 'r_V_227' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_227, i32 5, i32 20"   --->   Operation 612 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_126, i2 0"   --->   Operation 613 'bitconcatenate' 'shl_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i18 %shl_ln1273_80"   --->   Operation 614 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.79ns)   --->   "%r_V_228 = sub i19 0, i19 %sext_ln1273_125"   --->   Operation 615 'sub' 'r_V_228' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%mult_V_151 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_228, i32 5, i32 18"   --->   Operation 616 'partselect' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln17_49 = sext i14 %mult_V_151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 617 'sext' 'sext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.80ns)   --->   "%r_V_229 = sub i20 0, i20 %sext_ln1273_123"   --->   Operation 618 'sub' 'r_V_229' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%mult_V_152 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_229, i32 5, i32 19"   --->   Operation 619 'partselect' 'mult_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln818_72 = sext i15 %mult_V_152"   --->   Operation 620 'sext' 'sext_ln818_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%a_V_127 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93"   --->   Operation 621 'load' 'a_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i16 %a_V_127"   --->   Operation 622 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i16 %a_V_127"   --->   Operation 623 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i16 %a_V_127"   --->   Operation 624 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.78ns)   --->   "%r_V_230 = sub i17 0, i17 %sext_ln1273_127"   --->   Operation 625 'sub' 'r_V_230' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_230, i32 5, i32 16"   --->   Operation 626 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln17_50 = sext i12 %mult_V_153" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 627 'sext' 'sext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (1.94ns)   --->   "%mul_ln1270_21 = mul i21 %sext_ln1270_8, i21 19"   --->   Operation 628 'mul' 'mul_ln1270_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_21, i32 5, i32 20"   --->   Operation 629 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_127, i3 0"   --->   Operation 630 'bitconcatenate' 'shl_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i19 %shl_ln1273_81"   --->   Operation 631 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_127, i1 0"   --->   Operation 632 'bitconcatenate' 'shl_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i17 %shl_ln1273_82"   --->   Operation 633 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i17 %shl_ln1273_82"   --->   Operation 634 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.80ns)   --->   "%r_V_231 = sub i20 %sext_ln1273_128, i20 %sext_ln1273_130"   --->   Operation 635 'sub' 'r_V_231' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%mult_V_155 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_231, i32 5, i32 19"   --->   Operation 636 'partselect' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln818_73 = sext i15 %mult_V_155"   --->   Operation 637 'sext' 'sext_ln818_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_127, i4 0"   --->   Operation 638 'bitconcatenate' 'shl_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i20 %shl_ln1273_83"   --->   Operation 639 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.80ns)   --->   "%r_V_232 = add i21 %sext_ln1273_131, i21 %sext_ln1273_129"   --->   Operation 640 'add' 'r_V_232' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%mult_V_156 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_232, i32 5, i32 20"   --->   Operation 641 'partselect' 'mult_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_127, i2 0"   --->   Operation 642 'bitconcatenate' 'shl_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i18 %shl_ln1273_84"   --->   Operation 643 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.79ns)   --->   "%r_V_233 = sub i19 %sext_ln1273_132, i19 %sext_ln1273_126"   --->   Operation 644 'sub' 'r_V_233' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_233, i32 5, i32 18"   --->   Operation 645 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln17_51 = sext i14 %mult_V_157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 646 'sext' 'sext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_105 = sub i19 0, i19 %sext_ln1273_132"   --->   Operation 647 'sub' 'sub_ln1273_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 648 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_234 = sub i19 %sub_ln1273_105, i19 %sext_ln1273_126"   --->   Operation 648 'sub' 'r_V_234' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%mult_V_158 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_234, i32 5, i32 18"   --->   Operation 649 'partselect' 'mult_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln818_74 = sext i14 %mult_V_158"   --->   Operation 650 'sext' 'sext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%mult_V_159 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_127, i32 4, i32 15"   --->   Operation 651 'partselect' 'mult_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln17_52 = sext i12 %mult_V_159" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 652 'sext' 'sext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%a_V_128 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92"   --->   Operation 653 'load' 'a_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i16 %a_V_128"   --->   Operation 654 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i16 %a_V_128"   --->   Operation 655 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_128, i3 0"   --->   Operation 656 'bitconcatenate' 'shl_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i19 %shl_ln1273_85"   --->   Operation 657 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_128, i1 0"   --->   Operation 658 'bitconcatenate' 'shl_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i17 %shl_ln1273_86"   --->   Operation 659 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i17 %shl_ln1273_86"   --->   Operation 660 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.80ns)   --->   "%r_V_235 = sub i20 %sext_ln1273_137, i20 %sext_ln1273_135"   --->   Operation 661 'sub' 'r_V_235' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_235, i32 5, i32 19"   --->   Operation 662 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_128, i2 0"   --->   Operation 663 'bitconcatenate' 'shl_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i18 %shl_ln1273_87"   --->   Operation 664 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.79ns)   --->   "%r_V_236 = sub i19 %sext_ln1273_138, i19 %sext_ln1273_134"   --->   Operation 665 'sub' 'r_V_236' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_236, i32 5, i32 18"   --->   Operation 666 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln17_53 = sext i14 %mult_V_161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 667 'sext' 'sext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.80ns)   --->   "%r_V_237 = sub i20 %sext_ln1273_133, i20 %sext_ln1273_135"   --->   Operation 668 'sub' 'r_V_237' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_237, i32 5, i32 19"   --->   Operation 669 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln818_78 = sext i15 %mult_V_162"   --->   Operation 670 'sext' 'sext_ln818_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.79ns)   --->   "%r_V_238 = sub i18 0, i18 %sext_ln1273_136"   --->   Operation 671 'sub' 'r_V_238' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_238, i32 5, i32 17"   --->   Operation 672 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln17_54 = sext i13 %mult_V_163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 673 'sext' 'sext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.79ns)   --->   "%r_V_239 = add i19 %sext_ln1273_138, i19 %sext_ln1273_134"   --->   Operation 674 'add' 'r_V_239' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_164 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_239, i32 5, i32 18"   --->   Operation 675 'partselect' 'mult_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln17_55 = sext i14 %mult_V_164" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 676 'sext' 'sext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_128, i32 1, i32 15"   --->   Operation 677 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln818_27 = sext i15 %mult_V_165"   --->   Operation 678 'sext' 'sext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%a_V_129 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91"   --->   Operation 679 'load' 'a_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln818_28 = sext i16 %a_V_129"   --->   Operation 680 'sext' 'sext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln818_29 = sext i16 %a_V_129"   --->   Operation 681 'sext' 'sext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_129, i32 4, i32 15"   --->   Operation 682 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln17_56 = sext i12 %mult_V_166" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 683 'sext' 'sext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_129, i32 5, i32 15"   --->   Operation 684 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln17_57 = sext i11 %mult_V_167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 685 'sext' 'sext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_129, i2 0"   --->   Operation 686 'bitconcatenate' 'shl_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i18 %shl_ln1273_88"   --->   Operation 687 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.79ns)   --->   "%r_V_240 = sub i19 %sext_ln818_29, i19 %sext_ln1273_139"   --->   Operation 688 'sub' 'r_V_240' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%mult_V_168 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_240, i32 5, i32 18"   --->   Operation 689 'partselect' 'mult_V_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln17_58 = sext i14 %mult_V_168" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 690 'sext' 'sext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln1273_89 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_129, i3 0"   --->   Operation 691 'bitconcatenate' 'shl_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i19 %shl_ln1273_89"   --->   Operation 692 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_112 = sub i20 0, i20 %sext_ln1273_140"   --->   Operation 693 'sub' 'sub_ln1273_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 694 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_241 = sub i20 %sub_ln1273_112, i20 %sext_ln818_28"   --->   Operation 694 'sub' 'r_V_241' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%mult_V_169 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_241, i32 5, i32 19"   --->   Operation 695 'partselect' 'mult_V_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln818_79 = sext i15 %mult_V_169"   --->   Operation 696 'sext' 'sext_ln818_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%a_V_130 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90"   --->   Operation 697 'load' 'a_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i16 %a_V_130"   --->   Operation 698 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_130, i32 3, i32 15"   --->   Operation 699 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln17_59 = sext i13 %mult_V_170" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 700 'sext' 'sext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (1.94ns)   --->   "%mul_ln1270_22 = mul i21 %sext_ln1270_9, i21 23"   --->   Operation 701 'mul' 'mul_ln1270_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_22, i32 5, i32 20"   --->   Operation 702 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (1.94ns)   --->   "%r_V_243 = mul i21 %sext_ln1270_9, i21 2097141"   --->   Operation 703 'mul' 'r_V_243' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%mult_V_173 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_243, i32 5, i32 20"   --->   Operation 704 'partselect' 'mult_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_130, i32 4, i32 15"   --->   Operation 705 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln17_60 = sext i12 %mult_V_174" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 706 'sext' 'sext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%a_V_131 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89"   --->   Operation 707 'load' 'a_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i16 %a_V_131"   --->   Operation 708 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i16 %a_V_131"   --->   Operation 709 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln1273_92 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_131, i3 0"   --->   Operation 710 'bitconcatenate' 'shl_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i19 %shl_ln1273_92"   --->   Operation 711 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.80ns)   --->   "%r_V_244 = sub i20 %sext_ln1273_143, i20 %sext_ln1273_145"   --->   Operation 712 'sub' 'r_V_244' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%mult_V_175 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_244, i32 5, i32 19"   --->   Operation 713 'partselect' 'mult_V_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln818_82 = sext i15 %mult_V_175"   --->   Operation 714 'sext' 'sext_ln818_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%shl_ln1273_93 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_131, i1 0"   --->   Operation 715 'bitconcatenate' 'shl_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i17 %shl_ln1273_93"   --->   Operation 716 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.80ns)   --->   "%r_V_245 = sub i20 %sext_ln1273_146, i20 %sext_ln1273_145"   --->   Operation 717 'sub' 'r_V_245' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%mult_V_176 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_245, i32 5, i32 19"   --->   Operation 718 'partselect' 'mult_V_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln818_83 = sext i15 %mult_V_176"   --->   Operation 719 'sext' 'sext_ln818_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_131, i32 5, i32 15"   --->   Operation 720 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln17_61 = sext i11 %mult_V_177" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 721 'sext' 'sext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln1273_94 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_131, i2 0"   --->   Operation 722 'bitconcatenate' 'shl_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i18 %shl_ln1273_94"   --->   Operation 723 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.79ns)   --->   "%r_V_246 = sub i19 %sext_ln1273_144, i19 %sext_ln1273_147"   --->   Operation 724 'sub' 'r_V_246' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_246, i32 5, i32 18"   --->   Operation 725 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln17_62 = sext i14 %mult_V_178" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 726 'sext' 'sext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.79ns)   --->   "%r_V_247 = add i19 %sext_ln1273_147, i19 %sext_ln1273_144"   --->   Operation 727 'add' 'r_V_247' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%mult_V_179 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_247, i32 5, i32 18"   --->   Operation 728 'partselect' 'mult_V_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln17_63 = sext i14 %mult_V_179" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 729 'sext' 'sext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%a_V_132 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88"   --->   Operation 730 'load' 'a_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i16 %a_V_132"   --->   Operation 731 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln1273_95 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_132, i2 0"   --->   Operation 732 'bitconcatenate' 'shl_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i18 %shl_ln1273_95"   --->   Operation 733 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i18 %shl_ln1273_95"   --->   Operation 734 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.79ns)   --->   "%r_V_248 = add i19 %sext_ln1273_150, i19 %sext_ln1273_148"   --->   Operation 735 'add' 'r_V_248' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%mult_V_180 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_248, i32 5, i32 18"   --->   Operation 736 'partselect' 'mult_V_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln17_64 = sext i14 %mult_V_180" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 737 'sext' 'sext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%mult_V_181 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_132, i32 5, i32 15"   --->   Operation 738 'partselect' 'mult_V_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln17_65 = sext i11 %mult_V_181" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 739 'sext' 'sext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_118 = sub i19 0, i19 %sext_ln1273_150"   --->   Operation 740 'sub' 'sub_ln1273_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 741 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_249 = sub i19 %sub_ln1273_118, i19 %sext_ln1273_148"   --->   Operation 741 'sub' 'r_V_249' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_249, i32 5, i32 18"   --->   Operation 742 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln17_66 = sext i14 %mult_V_182" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 743 'sext' 'sext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i16 %a_V_132"   --->   Operation 744 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (1.94ns)   --->   "%mul_ln1270_23 = mul i21 %sext_ln1273_151, i21 2097133"   --->   Operation 745 'mul' 'mul_ln1270_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%mult_V_183 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_23, i32 5, i32 20"   --->   Operation 746 'partselect' 'mult_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (1.94ns)   --->   "%mul_ln1270_24 = mul i21 %sext_ln1273_151, i21 2097129"   --->   Operation 747 'mul' 'mul_ln1270_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_24, i32 5, i32 20"   --->   Operation 748 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln1273_96 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_132, i4 0"   --->   Operation 749 'bitconcatenate' 'shl_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i20 %shl_ln1273_96"   --->   Operation 750 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.80ns)   --->   "%r_V_250 = sub i21 %sext_ln1273_149, i21 %sext_ln1273_152"   --->   Operation 751 'sub' 'r_V_250' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%mult_V_185 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_250, i32 5, i32 20"   --->   Operation 752 'partselect' 'mult_V_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%mult_V_186 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_132, i32 4, i32 15"   --->   Operation 753 'partselect' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln17_67 = sext i12 %mult_V_186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 754 'sext' 'sext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%mult_V_187 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_132, i32 3, i32 15"   --->   Operation 755 'partselect' 'mult_V_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln17_68 = sext i13 %mult_V_187" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 756 'sext' 'sext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.79ns)   --->   "%r_V_251 = sub i19 %sext_ln1273_150, i19 %sext_ln1273_148"   --->   Operation 757 'sub' 'r_V_251' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_251, i32 5, i32 18"   --->   Operation 758 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln17_69 = sext i14 %mult_V_188" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 759 'sext' 'sext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%a_V_133 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87"   --->   Operation 760 'load' 'a_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%shl_ln1273_97 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_133, i2 0"   --->   Operation 761 'bitconcatenate' 'shl_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i18 %shl_ln1273_97"   --->   Operation 762 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.79ns)   --->   "%r_V_252 = sub i19 0, i19 %sext_ln1273_153"   --->   Operation 763 'sub' 'r_V_252' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%mult_V_189 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_252, i32 5, i32 18"   --->   Operation 764 'partselect' 'mult_V_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln17_70 = sext i14 %mult_V_189" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 765 'sext' 'sext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%shl_ln1273_98 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_133, i4 0"   --->   Operation 766 'bitconcatenate' 'shl_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i20 %shl_ln1273_98"   --->   Operation 767 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%shl_ln1273_99 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_133, i1 0"   --->   Operation 768 'bitconcatenate' 'shl_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i17 %shl_ln1273_99"   --->   Operation 769 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i17 %shl_ln1273_99"   --->   Operation 770 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i17 %shl_ln1273_99"   --->   Operation 771 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.80ns)   --->   "%r_V_253 = sub i21 %sext_ln1273_157, i21 %sext_ln1273_154"   --->   Operation 772 'sub' 'r_V_253' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%mult_V_190 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_253, i32 5, i32 20"   --->   Operation 773 'partselect' 'mult_V_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_133, i32 3, i32 15"   --->   Operation 774 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln17_71 = sext i13 %mult_V_191" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 775 'sext' 'sext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.80ns)   --->   "%r_V_254 = sub i21 %sext_ln1273_154, i21 %sext_ln1273_157"   --->   Operation 776 'sub' 'r_V_254' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_254, i32 5, i32 20"   --->   Operation 777 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln1273_100 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_133, i3 0"   --->   Operation 778 'bitconcatenate' 'shl_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i19 %shl_ln1273_100"   --->   Operation 779 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.80ns)   --->   "%r_V_255 = sub i20 %sext_ln1273_156, i20 %sext_ln1273_158"   --->   Operation 780 'sub' 'r_V_255' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%mult_V_193 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_255, i32 5, i32 19"   --->   Operation 781 'partselect' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln818_86 = sext i15 %mult_V_193"   --->   Operation 782 'sext' 'sext_ln818_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_133, i32 5, i32 15"   --->   Operation 783 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln17_72 = sext i11 %mult_V_194" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 784 'sext' 'sext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_126 = sub i20 0, i20 %sext_ln1273_158"   --->   Operation 785 'sub' 'sub_ln1273_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 786 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_256 = sub i20 %sub_ln1273_126, i20 %sext_ln1273_156"   --->   Operation 786 'sub' 'r_V_256' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_256, i32 5, i32 19"   --->   Operation 787 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln818_88 = sext i15 %mult_V_195"   --->   Operation 788 'sext' 'sext_ln818_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.79ns)   --->   "%r_V_257 = sub i18 0, i18 %sext_ln1273_155"   --->   Operation 789 'sub' 'r_V_257' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_257, i32 5, i32 17"   --->   Operation 790 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln17_73 = sext i13 %mult_V_196" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 791 'sext' 'sext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%a_V_134 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86"   --->   Operation 792 'load' 'a_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i16 %a_V_134"   --->   Operation 793 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i16 %a_V_134"   --->   Operation 794 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i16 %a_V_134"   --->   Operation 795 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%shl_ln1273_101 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_134, i3 0"   --->   Operation 796 'bitconcatenate' 'shl_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i19 %shl_ln1273_101"   --->   Operation 797 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%shl_ln1273_102 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_134, i1 0"   --->   Operation 798 'bitconcatenate' 'shl_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i17 %shl_ln1273_102"   --->   Operation 799 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i17 %shl_ln1273_102"   --->   Operation 800 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.80ns)   --->   "%r_V_258 = add i20 %sext_ln1273_162, i20 %sext_ln1273_164"   --->   Operation 801 'add' 'r_V_258' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_258, i32 5, i32 19"   --->   Operation 802 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln818_89 = sext i15 %mult_V_197"   --->   Operation 803 'sext' 'sext_ln818_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%shl_ln1273_103 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_134, i2 0"   --->   Operation 804 'bitconcatenate' 'shl_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1273_165 = sext i18 %shl_ln1273_103"   --->   Operation 805 'sext' 'sext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.79ns)   --->   "%r_V_259 = sub i19 %sext_ln1273_161, i19 %sext_ln1273_165"   --->   Operation 806 'sub' 'r_V_259' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_259, i32 5, i32 18"   --->   Operation 807 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln17_74 = sext i14 %mult_V_198" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 808 'sext' 'sext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (1.94ns)   --->   "%r_V_260 = mul i21 %sext_ln1273_160, i21 2097141"   --->   Operation 809 'mul' 'r_V_260' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_260, i32 5, i32 20"   --->   Operation 810 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_134, i32 2, i32 15"   --->   Operation 811 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln17_75 = sext i14 %mult_V_200" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 812 'sext' 'sext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.80ns)   --->   "%r_V_261 = add i20 %sext_ln1273_162, i20 %sext_ln1273_159"   --->   Operation 813 'add' 'r_V_261' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_261, i32 5, i32 19"   --->   Operation 814 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln818_91 = sext i15 %mult_V_201"   --->   Operation 815 'sext' 'sext_ln818_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.80ns)   --->   "%r_V_262 = sub i20 %sext_ln1273_164, i20 %sext_ln1273_162"   --->   Operation 816 'sub' 'r_V_262' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_262, i32 5, i32 19"   --->   Operation 817 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln818_92 = sext i15 %mult_V_202"   --->   Operation 818 'sext' 'sext_ln818_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%mult_V_203 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_134, i32 3, i32 15"   --->   Operation 819 'partselect' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln17_76 = sext i13 %mult_V_203" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 820 'sext' 'sext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%shl_ln1273_104 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_134, i4 0"   --->   Operation 821 'bitconcatenate' 'shl_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln1273_166 = sext i20 %shl_ln1273_104"   --->   Operation 822 'sext' 'sext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.80ns)   --->   "%r_V_263 = add i21 %sext_ln1273_166, i21 %sext_ln1273_163"   --->   Operation 823 'add' 'r_V_263' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%mult_V_204 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_263, i32 5, i32 20"   --->   Operation 824 'partselect' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.79ns)   --->   "%r_V_264 = sub i19 0, i19 %sext_ln1273_165"   --->   Operation 825 'sub' 'r_V_264' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%mult_V_205 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_264, i32 5, i32 18"   --->   Operation 826 'partselect' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln17_77 = sext i14 %mult_V_205" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 827 'sext' 'sext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%a_V_135 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85"   --->   Operation 828 'load' 'a_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i16 %a_V_135"   --->   Operation 829 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i16 %a_V_135"   --->   Operation 830 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%shl_ln1273_105 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_135, i3 0"   --->   Operation 831 'bitconcatenate' 'shl_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i19 %shl_ln1273_105"   --->   Operation 832 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln1273_106 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_135, i1 0"   --->   Operation 833 'bitconcatenate' 'shl_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i17 %shl_ln1273_106"   --->   Operation 834 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.80ns)   --->   "%r_V_265 = add i20 %sext_ln1273_169, i20 %sext_ln1273_170"   --->   Operation 835 'add' 'r_V_265' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_265, i32 5, i32 19"   --->   Operation 836 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln818_93 = sext i15 %mult_V_206"   --->   Operation 837 'sext' 'sext_ln818_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%shl_ln1273_107 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_135, i2 0"   --->   Operation 838 'bitconcatenate' 'shl_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i18 %shl_ln1273_107"   --->   Operation 839 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.79ns)   --->   "%r_V_266 = sub i19 %sext_ln1273_168, i19 %sext_ln1273_171"   --->   Operation 840 'sub' 'r_V_266' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_266, i32 5, i32 18"   --->   Operation 841 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln818_94 = sext i14 %mult_V_207"   --->   Operation 842 'sext' 'sext_ln818_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_135, i32 5, i32 15"   --->   Operation 843 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln17_78 = sext i11 %mult_V_208" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 844 'sext' 'sext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.78ns)   --->   "%r_V_267 = sub i17 0, i17 %sext_ln1273_167"   --->   Operation 845 'sub' 'r_V_267' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_267, i32 5, i32 16"   --->   Operation 846 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln17_79 = sext i12 %mult_V_209" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 847 'sext' 'sext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.79ns)   --->   "%r_V_268 = sub i19 %sext_ln1273_171, i19 %sext_ln1273_168"   --->   Operation 848 'sub' 'r_V_268' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%mult_V_210 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_268, i32 5, i32 18"   --->   Operation 849 'partselect' 'mult_V_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln17_80 = sext i14 %mult_V_210" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 850 'sext' 'sext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%a_V_136 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84"   --->   Operation 851 'load' 'a_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i16 %a_V_136"   --->   Operation 852 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i16 %a_V_136"   --->   Operation 853 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i16 %a_V_136"   --->   Operation 854 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%shl_ln1273_108 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_136, i2 0"   --->   Operation 855 'bitconcatenate' 'shl_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i18 %shl_ln1273_108"   --->   Operation 856 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_135 = sub i19 0, i19 %sext_ln1273_175"   --->   Operation 857 'sub' 'sub_ln1273_135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 858 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_269 = sub i19 %sub_ln1273_135, i19 %sext_ln1273_174"   --->   Operation 858 'sub' 'r_V_269' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%mult_V_211 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_269, i32 5, i32 18"   --->   Operation 859 'partselect' 'mult_V_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln17_81 = sext i14 %mult_V_211" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 860 'sext' 'sext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%shl_ln1273_109 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_136, i4 0"   --->   Operation 861 'bitconcatenate' 'shl_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i20 %shl_ln1273_109"   --->   Operation 862 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.80ns)   --->   "%r_V_270 = sub i21 %sext_ln1273_172, i21 %sext_ln1273_176"   --->   Operation 863 'sub' 'r_V_270' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_270, i32 5, i32 20"   --->   Operation 864 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%shl_ln1273_110 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_136, i3 0"   --->   Operation 865 'bitconcatenate' 'shl_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i19 %shl_ln1273_110"   --->   Operation 866 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.80ns)   --->   "%r_V_271 = sub i20 %sext_ln1273_173, i20 %sext_ln1273_177"   --->   Operation 867 'sub' 'r_V_271' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_271, i32 5, i32 19"   --->   Operation 868 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln818_95 = sext i15 %mult_V_213"   --->   Operation 869 'sext' 'sext_ln818_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.79ns)   --->   "%r_V_272 = add i19 %sext_ln1273_175, i19 %sext_ln1273_174"   --->   Operation 870 'add' 'r_V_272' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%mult_V_214 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_272, i32 5, i32 18"   --->   Operation 871 'partselect' 'mult_V_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln17_82 = sext i14 %mult_V_214" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 872 'sext' 'sext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%mult_V_215 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_136, i32 5, i32 15"   --->   Operation 873 'partselect' 'mult_V_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln17_83 = sext i11 %mult_V_215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 874 'sext' 'sext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%a_V_137 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83"   --->   Operation 875 'load' 'a_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i16 %a_V_137"   --->   Operation 876 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i16 %a_V_137"   --->   Operation 877 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i16 %a_V_137"   --->   Operation 878 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%shl_ln1273_111 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_137, i2 0"   --->   Operation 879 'bitconcatenate' 'shl_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i18 %shl_ln1273_111"   --->   Operation 880 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i18 %shl_ln1273_111"   --->   Operation 881 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_139 = sub i19 0, i19 %sext_ln1273_182"   --->   Operation 882 'sub' 'sub_ln1273_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 883 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_273 = sub i19 %sub_ln1273_139, i19 %sext_ln1273_180"   --->   Operation 883 'sub' 'r_V_273' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%mult_V_216 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_273, i32 5, i32 18"   --->   Operation 884 'partselect' 'mult_V_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln17_84 = sext i14 %mult_V_216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 885 'sext' 'sext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%shl_ln1273_112 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_137, i3 0"   --->   Operation 886 'bitconcatenate' 'shl_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i19 %shl_ln1273_112"   --->   Operation 887 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln1273_113 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_137, i1 0"   --->   Operation 888 'bitconcatenate' 'shl_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i17 %shl_ln1273_113"   --->   Operation 889 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.80ns)   --->   "%r_V_274 = add i20 %sext_ln1273_183, i20 %sext_ln1273_184"   --->   Operation 890 'add' 'r_V_274' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_274, i32 5, i32 19"   --->   Operation 891 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln818_96 = sext i15 %mult_V_217"   --->   Operation 892 'sext' 'sext_ln818_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.80ns)   --->   "%r_V_280 = sub i20 0, i20 %sext_ln1273_183"   --->   Operation 893 'sub' 'r_V_280' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.80ns)   --->   "%r_V_275 = sub i20 %r_V_280, i20 %sext_ln1273_184"   --->   Operation 894 'sub' 'r_V_275' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_275, i32 5, i32 19"   --->   Operation 895 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.80ns)   --->   "%r_V_276 = sub i20 %sext_ln1273_183, i20 %sext_ln1273_184"   --->   Operation 896 'sub' 'r_V_276' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_276, i32 5, i32 19"   --->   Operation 897 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln818_98 = sext i15 %mult_V_219"   --->   Operation 898 'sext' 'sext_ln818_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%mult_V_220 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_137, i32 3, i32 15"   --->   Operation 899 'partselect' 'mult_V_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln17_85 = sext i13 %mult_V_220" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 900 'sext' 'sext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln1273_114 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_137, i4 0"   --->   Operation 901 'bitconcatenate' 'shl_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i20 %shl_ln1273_114"   --->   Operation 902 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.80ns)   --->   "%r_V_277 = sub i21 %sext_ln1273_185, i21 %sext_ln1273_181"   --->   Operation 903 'sub' 'r_V_277' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%mult_V_221 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_277, i32 5, i32 20"   --->   Operation 904 'partselect' 'mult_V_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (1.94ns)   --->   "%r_V_278 = mul i21 %sext_ln1273_178, i21 11"   --->   Operation 905 'mul' 'r_V_278' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_222 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_278, i32 5, i32 20"   --->   Operation 906 'partselect' 'mult_V_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.80ns)   --->   "%r_V_279 = add i20 %sext_ln1273_183, i20 %sext_ln1273_179"   --->   Operation 907 'add' 'r_V_279' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_279, i32 5, i32 19"   --->   Operation 908 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln818_99 = sext i15 %mult_V_223"   --->   Operation 909 'sext' 'sext_ln818_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%mult_V_224 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_280, i32 5, i32 19"   --->   Operation 910 'partselect' 'mult_V_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln818_100 = sext i15 %mult_V_224"   --->   Operation 911 'sext' 'sext_ln818_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_137, i32 5, i32 15"   --->   Operation 912 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln17_86 = sext i11 %mult_V_225" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 913 'sext' 'sext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%a_V_138 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82"   --->   Operation 914 'load' 'a_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i16 %a_V_138"   --->   Operation 915 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln1273_187 = sext i16 %a_V_138"   --->   Operation 916 'sext' 'sext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i16 %a_V_138"   --->   Operation 917 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln1273_115 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_138, i1 0"   --->   Operation 918 'bitconcatenate' 'shl_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i17 %shl_ln1273_115"   --->   Operation 919 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1273_190 = sext i17 %shl_ln1273_115"   --->   Operation 920 'sext' 'sext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.79ns)   --->   "%r_V_281 = sub i18 0, i18 %sext_ln1273_190"   --->   Operation 921 'sub' 'r_V_281' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%mult_V_226 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_281, i32 5, i32 17"   --->   Operation 922 'partselect' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln17_87 = sext i13 %mult_V_226" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 923 'sext' 'sext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%shl_ln1273_116 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_138, i2 0"   --->   Operation 924 'bitconcatenate' 'shl_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1273_191 = sext i18 %shl_ln1273_116"   --->   Operation 925 'sext' 'sext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_146 = sub i19 0, i19 %sext_ln1273_191"   --->   Operation 926 'sub' 'sub_ln1273_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 927 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_282 = sub i19 %sub_ln1273_146, i19 %sext_ln1273_187"   --->   Operation 927 'sub' 'r_V_282' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_282, i32 5, i32 18"   --->   Operation 928 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln17_88 = sext i14 %mult_V_227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 929 'sext' 'sext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.78ns)   --->   "%r_V_283 = sub i17 0, i17 %sext_ln1273_188"   --->   Operation 930 'sub' 'r_V_283' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_283, i32 5, i32 16"   --->   Operation 931 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln17_89 = sext i12 %mult_V_228" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 932 'sext' 'sext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (1.94ns)   --->   "%r_V_284 = mul i21 %sext_ln1273_186, i21 13"   --->   Operation 933 'mul' 'r_V_284' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%mult_V_229 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_284, i32 5, i32 20"   --->   Operation 934 'partselect' 'mult_V_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%shl_ln1273_119 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_138, i4 0"   --->   Operation 935 'bitconcatenate' 'shl_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1273_193 = sext i20 %shl_ln1273_119"   --->   Operation 936 'sext' 'sext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.80ns)   --->   "%r_V_286 = sub i21 %sext_ln1273_189, i21 %sext_ln1273_193"   --->   Operation 937 'sub' 'r_V_286' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_286, i32 5, i32 20"   --->   Operation 938 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%a_V_139 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81"   --->   Operation 939 'load' 'a_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1273_194 = sext i16 %a_V_139"   --->   Operation 940 'sext' 'sext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1273_195 = sext i16 %a_V_139"   --->   Operation 941 'sext' 'sext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1273_196 = sext i16 %a_V_139"   --->   Operation 942 'sext' 'sext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln1273_120 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_139, i2 0"   --->   Operation 943 'bitconcatenate' 'shl_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1273_197 = sext i18 %shl_ln1273_120"   --->   Operation 944 'sext' 'sext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.79ns)   --->   "%r_V_287 = add i19 %sext_ln1273_197, i19 %sext_ln1273_196"   --->   Operation 945 'add' 'r_V_287' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%mult_V_232 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_287, i32 5, i32 18"   --->   Operation 946 'partselect' 'mult_V_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln818_102 = sext i14 %mult_V_232"   --->   Operation 947 'sext' 'sext_ln818_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_151 = sub i19 0, i19 %sext_ln1273_197"   --->   Operation 948 'sub' 'sub_ln1273_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 949 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_288 = sub i19 %sub_ln1273_151, i19 %sext_ln1273_196"   --->   Operation 949 'sub' 'r_V_288' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_288, i32 5, i32 18"   --->   Operation 950 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln17_90 = sext i14 %mult_V_233" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 951 'sext' 'sext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%shl_ln1273_121 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_139, i4 0"   --->   Operation 952 'bitconcatenate' 'shl_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln1273_198 = sext i20 %shl_ln1273_121"   --->   Operation 953 'sext' 'sext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%shl_ln1273_122 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_139, i1 0"   --->   Operation 954 'bitconcatenate' 'shl_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln1273_199 = sext i17 %shl_ln1273_122"   --->   Operation 955 'sext' 'sext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.80ns)   --->   "%r_V_289 = sub i21 %sext_ln1273_198, i21 %sext_ln1273_199"   --->   Operation 956 'sub' 'r_V_289' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_289, i32 5, i32 20"   --->   Operation 957 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (1.94ns)   --->   "%r_V_290 = mul i21 %sext_ln1273_194, i21 11"   --->   Operation 958 'mul' 'r_V_290' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_290, i32 5, i32 20"   --->   Operation 959 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.78ns)   --->   "%r_V_291 = sub i17 0, i17 %sext_ln1273_195"   --->   Operation 960 'sub' 'r_V_291' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%mult_V_236 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_291, i32 5, i32 16"   --->   Operation 961 'partselect' 'mult_V_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln17_91 = sext i12 %mult_V_236" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 962 'sext' 'sext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%a_V_140 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80"   --->   Operation 963 'load' 'a_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln1273_200 = sext i16 %a_V_140"   --->   Operation 964 'sext' 'sext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1273_201 = sext i16 %a_V_140"   --->   Operation 965 'sext' 'sext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%shl_ln1273_123 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_140, i2 0"   --->   Operation 966 'bitconcatenate' 'shl_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln1273_202 = sext i18 %shl_ln1273_123"   --->   Operation 967 'sext' 'sext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.79ns)   --->   "%r_V_292 = sub i19 0, i19 %sext_ln1273_202"   --->   Operation 968 'sub' 'r_V_292' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_292, i32 5, i32 18"   --->   Operation 969 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln17_92 = sext i14 %mult_V_237" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 970 'sext' 'sext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%shl_ln1273_124 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_140, i3 0"   --->   Operation 971 'bitconcatenate' 'shl_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln1273_203 = sext i19 %shl_ln1273_124"   --->   Operation 972 'sext' 'sext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.80ns)   --->   "%r_V_293 = sub i20 %sext_ln1273_203, i20 %sext_ln1273_200"   --->   Operation 973 'sub' 'r_V_293' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_293, i32 5, i32 19"   --->   Operation 974 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln818_103 = sext i15 %mult_V_238"   --->   Operation 975 'sext' 'sext_ln818_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_140, i32 5, i32 15"   --->   Operation 976 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln17_93 = sext i11 %mult_V_239" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 977 'sext' 'sext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.80ns)   --->   "%r_V_294 = sub i19 %r_V_292, i19 %sext_ln1273_201"   --->   Operation 978 'sub' 'r_V_294' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_294, i32 5, i32 18"   --->   Operation 979 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln17_94 = sext i14 %mult_V_240" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 980 'sext' 'sext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%a_V_141 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79"   --->   Operation 981 'load' 'a_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1273_204 = sext i16 %a_V_141"   --->   Operation 982 'sext' 'sext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln1273_205 = sext i16 %a_V_141"   --->   Operation 983 'sext' 'sext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%shl_ln1273_125 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_141, i4 0"   --->   Operation 984 'bitconcatenate' 'shl_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln1273_206 = sext i20 %shl_ln1273_125"   --->   Operation 985 'sext' 'sext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%shl_ln1273_126 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_141, i1 0"   --->   Operation 986 'bitconcatenate' 'shl_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln1273_207 = sext i17 %shl_ln1273_126"   --->   Operation 987 'sext' 'sext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1273_208 = sext i17 %shl_ln1273_126"   --->   Operation 988 'sext' 'sext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.80ns)   --->   "%r_V_295 = sub i21 %sext_ln1273_206, i21 %sext_ln1273_208"   --->   Operation 989 'sub' 'r_V_295' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_295, i32 5, i32 20"   --->   Operation 990 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (1.94ns)   --->   "%r_V_296 = mul i21 %sext_ln1273_205, i21 2097139"   --->   Operation 991 'mul' 'r_V_296' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_296, i32 5, i32 20"   --->   Operation 992 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%mult_V_243 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_141, i32 5, i32 15"   --->   Operation 993 'partselect' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln17_95 = sext i11 %mult_V_243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 994 'sext' 'sext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln1273_127 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_141, i2 0"   --->   Operation 995 'bitconcatenate' 'shl_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln1273_209 = sext i18 %shl_ln1273_127"   --->   Operation 996 'sext' 'sext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.79ns)   --->   "%r_V_297 = sub i19 0, i19 %sext_ln1273_209"   --->   Operation 997 'sub' 'r_V_297' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%mult_V_244 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_297, i32 5, i32 18"   --->   Operation 998 'partselect' 'mult_V_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln17_96 = sext i14 %mult_V_244" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 999 'sext' 'sext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.79ns)   --->   "%r_V_298 = sub i19 %sext_ln1273_204, i19 %sext_ln1273_209"   --->   Operation 1000 'sub' 'r_V_298' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_298, i32 5, i32 18"   --->   Operation 1001 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln17_97 = sext i14 %mult_V_245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1002 'sext' 'sext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%mult_V_246 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_141, i32 3, i32 15"   --->   Operation 1003 'partselect' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln17_98 = sext i13 %mult_V_246" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1004 'sext' 'sext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%shl_ln1273_128 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_141, i3 0"   --->   Operation 1005 'bitconcatenate' 'shl_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i19 %shl_ln1273_128"   --->   Operation 1006 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_161 = sub i20 0, i20 %sext_ln1273_210"   --->   Operation 1007 'sub' 'sub_ln1273_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1008 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_299 = sub i20 %sub_ln1273_161, i20 %sext_ln1273_207"   --->   Operation 1008 'sub' 'r_V_299' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_299, i32 5, i32 19"   --->   Operation 1009 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln818_104 = sext i15 %mult_V_247"   --->   Operation 1010 'sext' 'sext_ln818_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.80ns)   --->   "%r_V_300 = add i20 %sext_ln1273_210, i20 %sext_ln1273_207"   --->   Operation 1011 'add' 'r_V_300' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%mult_V_248 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_300, i32 5, i32 19"   --->   Operation 1012 'partselect' 'mult_V_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln818_105 = sext i15 %mult_V_248"   --->   Operation 1013 'sext' 'sext_ln818_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%a_V_142 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78"   --->   Operation 1014 'load' 'a_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i16 %a_V_142"   --->   Operation 1015 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i16 %a_V_142"   --->   Operation 1016 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (1.94ns)   --->   "%r_V_301 = mul i21 %sext_ln1273_212, i21 2097141"   --->   Operation 1017 'mul' 'r_V_301' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_301, i32 5, i32 20"   --->   Operation 1018 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_142, i2 0"   --->   Operation 1019 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i18 %shl_ln1273_129"   --->   Operation 1020 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1273_214 = sext i18 %shl_ln1273_129"   --->   Operation 1021 'sext' 'sext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.79ns)   --->   "%r_V_302 = sub i19 0, i19 %sext_ln1273_214"   --->   Operation 1022 'sub' 'r_V_302' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%mult_V_250 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_302, i32 5, i32 18"   --->   Operation 1023 'partselect' 'mult_V_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln17_99 = sext i14 %mult_V_250" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1024 'sext' 'sext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_142, i4 0"   --->   Operation 1025 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i20 %shl_ln1273_130"   --->   Operation 1026 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.80ns)   --->   "%r_V_303 = sub i21 %sext_ln1273_213, i21 %sext_ln1273_215"   --->   Operation 1027 'sub' 'r_V_303' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_303, i32 5, i32 20"   --->   Operation 1028 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.80ns)   --->   "%r_V_304 = sub i21 %sext_ln1273_215, i21 %sext_ln1273_213"   --->   Operation 1029 'sub' 'r_V_304' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%mult_V_252 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_304, i32 5, i32 20"   --->   Operation 1030 'partselect' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.78ns)   --->   "%r_V_305 = sub i17 0, i17 %sext_ln1273_211"   --->   Operation 1031 'sub' 'r_V_305' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_305, i32 5, i32 16"   --->   Operation 1032 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln17_100 = sext i12 %mult_V_253" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1033 'sext' 'sext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%a_V_143 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77"   --->   Operation 1034 'load' 'a_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln1273_216 = sext i16 %a_V_143"   --->   Operation 1035 'sext' 'sext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln1273_217 = sext i16 %a_V_143"   --->   Operation 1036 'sext' 'sext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%shl_ln1273_131 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_143, i3 0"   --->   Operation 1037 'bitconcatenate' 'shl_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln1273_218 = sext i19 %shl_ln1273_131"   --->   Operation 1038 'sext' 'sext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.80ns)   --->   "%r_V_306 = sub i20 %sext_ln1273_216, i20 %sext_ln1273_218"   --->   Operation 1039 'sub' 'r_V_306' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_306, i32 5, i32 19"   --->   Operation 1040 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln818_107 = sext i15 %mult_V_254"   --->   Operation 1041 'sext' 'sext_ln818_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.80ns)   --->   "%sub_ln1273_168 = sub i20 0, i20 %sext_ln1273_218"   --->   Operation 1042 'sub' 'sub_ln1273_168' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%shl_ln1273_132 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_143, i1 0"   --->   Operation 1043 'bitconcatenate' 'shl_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln1273_219 = sext i17 %shl_ln1273_132"   --->   Operation 1044 'sext' 'sext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1273_220 = sext i17 %shl_ln1273_132"   --->   Operation 1045 'sext' 'sext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.80ns)   --->   "%r_V_307 = sub i20 %sub_ln1273_168, i20 %sext_ln1273_220"   --->   Operation 1046 'sub' 'r_V_307' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_307, i32 5, i32 19"   --->   Operation 1047 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln818_108 = sext i15 %mult_V_255"   --->   Operation 1048 'sext' 'sext_ln818_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.80ns)   --->   "%r_V_308 = sub i20 %sub_ln1273_168, i20 %sext_ln1273_216"   --->   Operation 1049 'sub' 'r_V_308' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_308, i32 5, i32 19"   --->   Operation 1050 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln818_109 = sext i15 %mult_V_256"   --->   Operation 1051 'sext' 'sext_ln818_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%shl_ln1273_133 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_143, i2 0"   --->   Operation 1052 'bitconcatenate' 'shl_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln1273_221 = sext i18 %shl_ln1273_133"   --->   Operation 1053 'sext' 'sext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.79ns)   --->   "%r_V_309 = add i19 %sext_ln1273_221, i19 %sext_ln1273_217"   --->   Operation 1054 'add' 'r_V_309' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_309, i32 5, i32 18"   --->   Operation 1055 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln17_101 = sext i14 %mult_V_257" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1056 'sext' 'sext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_171 = sub i19 0, i19 %sext_ln1273_221"   --->   Operation 1057 'sub' 'sub_ln1273_171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1058 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_310 = sub i19 %sub_ln1273_171, i19 %sext_ln1273_217"   --->   Operation 1058 'sub' 'r_V_310' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_310, i32 5, i32 18"   --->   Operation 1059 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln17_102 = sext i14 %mult_V_258" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1060 'sext' 'sext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.79ns)   --->   "%r_V_311 = sub i18 0, i18 %sext_ln1273_219"   --->   Operation 1061 'sub' 'r_V_311' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%mult_V_259 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_311, i32 5, i32 17"   --->   Operation 1062 'partselect' 'mult_V_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln17_103 = sext i13 %mult_V_259" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1063 'sext' 'sext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln1273_222 = sext i16 %a_V_143"   --->   Operation 1064 'sext' 'sext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (1.94ns)   --->   "%mul_ln1270_25 = mul i21 %sext_ln1273_222, i21 27"   --->   Operation 1065 'mul' 'mul_ln1270_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%mult_V_260 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_25, i32 5, i32 20"   --->   Operation 1066 'partselect' 'mult_V_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_143, i32 5, i32 15"   --->   Operation 1067 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln17_104 = sext i11 %mult_V_261" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1068 'sext' 'sext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_143, i32 1, i32 15"   --->   Operation 1069 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln818_50 = sext i15 %mult_V_262"   --->   Operation 1070 'sext' 'sext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (1.94ns)   --->   "%mul_ln1270_26 = mul i21 %sext_ln1273_222, i21 19"   --->   Operation 1071 'mul' 'mul_ln1270_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_26, i32 5, i32 20"   --->   Operation 1072 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%a_V_144 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76"   --->   Operation 1073 'load' 'a_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln818_51 = sext i16 %a_V_144"   --->   Operation 1074 'sext' 'sext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln818_52 = sext i16 %a_V_144"   --->   Operation 1075 'sext' 'sext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_144, i32 3, i32 15"   --->   Operation 1076 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln17_105 = sext i13 %mult_V_264" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1077 'sext' 'sext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln17_106 = sext i13 %mult_V_264" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1078 'sext' 'sext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln1273_134 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_144, i3 0"   --->   Operation 1079 'bitconcatenate' 'shl_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln1273_223 = sext i19 %shl_ln1273_134"   --->   Operation 1080 'sext' 'sext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.80ns)   --->   "%r_V_312 = sub i20 0, i20 %sext_ln1273_223"   --->   Operation 1081 'sub' 'r_V_312' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%mult_V_265 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_312, i32 5, i32 19"   --->   Operation 1082 'partselect' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln818_110 = sext i15 %mult_V_265"   --->   Operation 1083 'sext' 'sext_ln818_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.80ns)   --->   "%r_V_313 = sub i20 %sext_ln818_51, i20 %sext_ln1273_223"   --->   Operation 1084 'sub' 'r_V_313' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_313, i32 5, i32 19"   --->   Operation 1085 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln818_111 = sext i15 %mult_V_266"   --->   Operation 1086 'sext' 'sext_ln818_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%shl_ln1273_135 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_144, i2 0"   --->   Operation 1087 'bitconcatenate' 'shl_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln1273_224 = sext i18 %shl_ln1273_135"   --->   Operation 1088 'sext' 'sext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_176 = sub i19 0, i19 %sext_ln1273_224"   --->   Operation 1089 'sub' 'sub_ln1273_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1090 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_314 = sub i19 %sub_ln1273_176, i19 %sext_ln818_52"   --->   Operation 1090 'sub' 'r_V_314' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_314, i32 5, i32 18"   --->   Operation 1091 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln17_107 = sext i14 %mult_V_267" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1092 'sext' 'sext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%shl_ln1273_136 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_144, i4 0"   --->   Operation 1093 'bitconcatenate' 'shl_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1273_225 = sext i20 %shl_ln1273_136"   --->   Operation 1094 'sext' 'sext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln1273_137 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_144, i1 0"   --->   Operation 1095 'bitconcatenate' 'shl_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1273_226 = sext i17 %shl_ln1273_137"   --->   Operation 1096 'sext' 'sext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1273_227 = sext i17 %shl_ln1273_137"   --->   Operation 1097 'sext' 'sext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.80ns)   --->   "%r_V_315 = add i21 %sext_ln1273_225, i21 %sext_ln1273_227"   --->   Operation 1098 'add' 'r_V_315' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_315, i32 5, i32 20"   --->   Operation 1099 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.80ns)   --->   "%r_V_316 = sub i20 %sext_ln1273_226, i20 %sext_ln1273_223"   --->   Operation 1100 'sub' 'r_V_316' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_316, i32 5, i32 19"   --->   Operation 1101 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln818_112 = sext i15 %mult_V_269"   --->   Operation 1102 'sext' 'sext_ln818_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.79ns)   --->   "%r_V_317 = sub i19 %sext_ln1273_224, i19 %sext_ln818_52"   --->   Operation 1103 'sub' 'r_V_317' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%mult_V_270 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_317, i32 5, i32 18"   --->   Operation 1104 'partselect' 'mult_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln17_108 = sext i14 %mult_V_270" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1105 'sext' 'sext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%a_V_145 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75"   --->   Operation 1106 'load' 'a_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_145, i32 5, i32 15"   --->   Operation 1107 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln17_109 = sext i11 %mult_V_271" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1108 'sext' 'sext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln1273_228 = sext i16 %a_V_145"   --->   Operation 1109 'sext' 'sext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%shl_ln1273_138 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_145, i2 0"   --->   Operation 1110 'bitconcatenate' 'shl_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln1273_229 = sext i18 %shl_ln1273_138"   --->   Operation 1111 'sext' 'sext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.79ns)   --->   "%r_V_318 = sub i19 0, i19 %sext_ln1273_229"   --->   Operation 1112 'sub' 'r_V_318' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_318, i32 5, i32 18"   --->   Operation 1113 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln17_110 = sext i14 %mult_V_272" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1114 'sext' 'sext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.78ns)   --->   "%r_V_319 = sub i17 0, i17 %sext_ln1273_228"   --->   Operation 1115 'sub' 'r_V_319' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_319, i32 5, i32 16"   --->   Operation 1116 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln17_111 = sext i12 %mult_V_273" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1117 'sext' 'sext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%a_V_146 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74"   --->   Operation 1118 'load' 'a_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln818_55 = sext i16 %a_V_146"   --->   Operation 1119 'sext' 'sext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln818_56 = sext i16 %a_V_146"   --->   Operation 1120 'sext' 'sext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln818_57 = sext i16 %a_V_146"   --->   Operation 1121 'sext' 'sext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%mult_V_274 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_146, i32 2, i32 15"   --->   Operation 1122 'partselect' 'mult_V_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln17_112 = sext i14 %mult_V_274" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1123 'sext' 'sext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%shl_ln1273_139 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_146, i3 0"   --->   Operation 1124 'bitconcatenate' 'shl_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1273_230 = sext i19 %shl_ln1273_139"   --->   Operation 1125 'sext' 'sext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_182 = sub i20 0, i20 %sext_ln1273_230"   --->   Operation 1126 'sub' 'sub_ln1273_182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%shl_ln1273_140 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_146, i1 0"   --->   Operation 1127 'bitconcatenate' 'shl_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1273_231 = sext i17 %shl_ln1273_140"   --->   Operation 1128 'sext' 'sext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_320 = sub i20 %sub_ln1273_182, i20 %sext_ln1273_231"   --->   Operation 1129 'sub' 'r_V_320' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_320, i32 5, i32 19"   --->   Operation 1130 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln818_113 = sext i15 %mult_V_275"   --->   Operation 1131 'sext' 'sext_ln818_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%mult_V_276 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_146, i32 3, i32 15"   --->   Operation 1132 'partselect' 'mult_V_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln17_113 = sext i13 %mult_V_276" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1133 'sext' 'sext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%mult_V_277 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_146, i32 4, i32 15"   --->   Operation 1134 'partselect' 'mult_V_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln17_114 = sext i12 %mult_V_277" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1135 'sext' 'sext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%shl_ln1273_141 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_146, i4 0"   --->   Operation 1136 'bitconcatenate' 'shl_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln1273_232 = sext i20 %shl_ln1273_141"   --->   Operation 1137 'sext' 'sext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.80ns)   --->   "%r_V_321 = sub i21 %sext_ln818_55, i21 %sext_ln1273_232"   --->   Operation 1138 'sub' 'r_V_321' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_321, i32 5, i32 20"   --->   Operation 1139 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.80ns)   --->   "%r_V_322 = sub i20 %sext_ln818_56, i20 %sext_ln1273_230"   --->   Operation 1140 'sub' 'r_V_322' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_322, i32 5, i32 19"   --->   Operation 1141 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln818_114 = sext i15 %mult_V_279"   --->   Operation 1142 'sext' 'sext_ln818_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.78ns)   --->   "%r_V_323 = sub i17 0, i17 %sext_ln818_57"   --->   Operation 1143 'sub' 'r_V_323' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%mult_V_280 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_323, i32 5, i32 16"   --->   Operation 1144 'partselect' 'mult_V_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln17_115 = sext i12 %mult_V_280" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1145 'sext' 'sext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (1.94ns)   --->   "%r_V_324 = mul i21 %sext_ln818_55, i21 11"   --->   Operation 1146 'mul' 'r_V_324' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%mult_V_281 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_324, i32 5, i32 20"   --->   Operation 1147 'partselect' 'mult_V_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%shl_ln1273_142 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_146, i2 0"   --->   Operation 1148 'bitconcatenate' 'shl_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1273_233 = sext i18 %shl_ln1273_142"   --->   Operation 1149 'sext' 'sext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.80ns)   --->   "%r_V_325 = sub i21 %sext_ln1273_232, i21 %sext_ln1273_233"   --->   Operation 1150 'sub' 'r_V_325' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_325, i32 5, i32 20"   --->   Operation 1151 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%a_V_147 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73"   --->   Operation 1152 'load' 'a_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_147, i32 5, i32 15"   --->   Operation 1153 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln17_116 = sext i11 %mult_V_283" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1154 'sext' 'sext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln1273_234 = sext i16 %a_V_147"   --->   Operation 1155 'sext' 'sext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln1273_235 = sext i16 %a_V_147"   --->   Operation 1156 'sext' 'sext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1273_236 = sext i16 %a_V_147"   --->   Operation 1157 'sext' 'sext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%shl_ln1273_143 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_147, i3 0"   --->   Operation 1158 'bitconcatenate' 'shl_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln1273_237 = sext i19 %shl_ln1273_143"   --->   Operation 1159 'sext' 'sext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.80ns)   --->   "%r_V_326 = sub i20 %sext_ln1273_235, i20 %sext_ln1273_237"   --->   Operation 1160 'sub' 'r_V_326' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%mult_V_284 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_326, i32 5, i32 19"   --->   Operation 1161 'partselect' 'mult_V_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln818_115 = sext i15 %mult_V_284"   --->   Operation 1162 'sext' 'sext_ln818_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%shl_ln1273_144 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_147, i4 0"   --->   Operation 1163 'bitconcatenate' 'shl_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1273_238 = sext i20 %shl_ln1273_144"   --->   Operation 1164 'sext' 'sext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.80ns)   --->   "%r_V_327 = add i21 %sext_ln1273_238, i21 %sext_ln1273_234"   --->   Operation 1165 'add' 'r_V_327' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%mult_V_285 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_327, i32 5, i32 20"   --->   Operation 1166 'partselect' 'mult_V_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%shl_ln1273_145 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_147, i2 0"   --->   Operation 1167 'bitconcatenate' 'shl_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln1273_239 = sext i18 %shl_ln1273_145"   --->   Operation 1168 'sext' 'sext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1273_240 = sext i18 %shl_ln1273_145"   --->   Operation 1169 'sext' 'sext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.80ns)   --->   "%r_V_328 = sub i21 %sext_ln1273_240, i21 %sext_ln1273_238"   --->   Operation 1170 'sub' 'r_V_328' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%mult_V_286 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_328, i32 5, i32 20"   --->   Operation 1171 'partselect' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.79ns)   --->   "%r_V_329 = sub i19 %sext_ln1273_239, i19 %sext_ln1273_236"   --->   Operation 1172 'sub' 'r_V_329' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%mult_V_287 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_329, i32 5, i32 18"   --->   Operation 1173 'partselect' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln17_117 = sext i14 %mult_V_287" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1174 'sext' 'sext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_191 = sub i20 0, i20 %sext_ln1273_237"   --->   Operation 1175 'sub' 'sub_ln1273_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%shl_ln1273_146 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_147, i1 0"   --->   Operation 1176 'bitconcatenate' 'shl_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln1273_241 = sext i17 %shl_ln1273_146"   --->   Operation 1177 'sext' 'sext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln1273_242 = sext i17 %shl_ln1273_146"   --->   Operation 1178 'sext' 'sext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_330 = sub i20 %sub_ln1273_191, i20 %sext_ln1273_242"   --->   Operation 1179 'sub' 'r_V_330' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_330, i32 5, i32 19"   --->   Operation 1180 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln818_116 = sext i15 %mult_V_288"   --->   Operation 1181 'sext' 'sext_ln818_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.79ns)   --->   "%r_V_331 = sub i18 0, i18 %sext_ln1273_241"   --->   Operation 1182 'sub' 'r_V_331' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_331, i32 5, i32 17"   --->   Operation 1183 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln17_118 = sext i13 %mult_V_289" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1184 'sext' 'sext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%a_V_148 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72"   --->   Operation 1185 'load' 'a_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln818_63 = sext i16 %a_V_148"   --->   Operation 1186 'sext' 'sext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln818_64 = sext i16 %a_V_148"   --->   Operation 1187 'sext' 'sext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln818_65 = sext i16 %a_V_148"   --->   Operation 1188 'sext' 'sext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln818_66 = sext i16 %a_V_148"   --->   Operation 1189 'sext' 'sext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_148, i32 2, i32 15"   --->   Operation 1190 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln17_119 = sext i14 %mult_V_290" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1191 'sext' 'sext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%shl_ln1273_147 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_148, i3 0"   --->   Operation 1192 'bitconcatenate' 'shl_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1273_243 = sext i19 %shl_ln1273_147"   --->   Operation 1193 'sext' 'sext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.80ns)   --->   "%r_V_332 = sub i20 %sext_ln818_65, i20 %sext_ln1273_243"   --->   Operation 1194 'sub' 'r_V_332' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%mult_V_291 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_332, i32 5, i32 19"   --->   Operation 1195 'partselect' 'mult_V_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln818_120 = sext i15 %mult_V_291"   --->   Operation 1196 'sext' 'sext_ln818_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.78ns)   --->   "%r_V_333 = sub i17 0, i17 %sext_ln818_64"   --->   Operation 1197 'sub' 'r_V_333' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_333, i32 5, i32 16"   --->   Operation 1198 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln17_120 = sext i12 %mult_V_292" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1199 'sext' 'sext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%shl_ln1273_148 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_148, i1 0"   --->   Operation 1200 'bitconcatenate' 'shl_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1273_244 = sext i17 %shl_ln1273_148"   --->   Operation 1201 'sext' 'sext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.80ns)   --->   "%r_V_334 = sub i20 %sext_ln1273_243, i20 %sext_ln1273_244"   --->   Operation 1202 'sub' 'r_V_334' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_334, i32 5, i32 19"   --->   Operation 1203 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln818_121 = sext i15 %mult_V_293"   --->   Operation 1204 'sext' 'sext_ln818_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln1273_149 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_148, i4 0"   --->   Operation 1205 'bitconcatenate' 'shl_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1273_245 = sext i20 %shl_ln1273_149"   --->   Operation 1206 'sext' 'sext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.80ns)   --->   "%r_V_335 = sub i21 %sext_ln818_63, i21 %sext_ln1273_245"   --->   Operation 1207 'sub' 'r_V_335' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_335, i32 5, i32 20"   --->   Operation 1208 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%shl_ln1273_150 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_148, i2 0"   --->   Operation 1209 'bitconcatenate' 'shl_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln1273_246 = sext i18 %shl_ln1273_150"   --->   Operation 1210 'sext' 'sext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln1273_247 = sext i18 %shl_ln1273_150"   --->   Operation 1211 'sext' 'sext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.80ns)   --->   "%r_V_336 = sub i21 %sext_ln1273_245, i21 %sext_ln1273_247"   --->   Operation 1212 'sub' 'r_V_336' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%mult_V_295 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_336, i32 5, i32 20"   --->   Operation 1213 'partselect' 'mult_V_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.79ns)   --->   "%r_V_337 = sub i19 %sext_ln1273_246, i19 %sext_ln818_66"   --->   Operation 1214 'sub' 'r_V_337' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_337, i32 5, i32 18"   --->   Operation 1215 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln17_121 = sext i14 %mult_V_296" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1216 'sext' 'sext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%a_V_149 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71"   --->   Operation 1217 'load' 'a_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1273_248 = sext i16 %a_V_149"   --->   Operation 1218 'sext' 'sext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln1273_249 = sext i16 %a_V_149"   --->   Operation 1219 'sext' 'sext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln1273_250 = sext i16 %a_V_149"   --->   Operation 1220 'sext' 'sext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln1273_251 = sext i16 %a_V_149"   --->   Operation 1221 'sext' 'sext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%shl_ln1273_151 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_149, i3 0"   --->   Operation 1222 'bitconcatenate' 'shl_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln1273_252 = sext i19 %shl_ln1273_151"   --->   Operation 1223 'sext' 'sext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.80ns)   --->   "%r_V_338 = sub i20 %sext_ln1273_252, i20 %sext_ln1273_250"   --->   Operation 1224 'sub' 'r_V_338' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%mult_V_297 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_338, i32 5, i32 19"   --->   Operation 1225 'partselect' 'mult_V_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln818_122 = sext i15 %mult_V_297"   --->   Operation 1226 'sext' 'sext_ln818_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%shl_ln1273_152 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_149, i2 0"   --->   Operation 1227 'bitconcatenate' 'shl_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln1273_253 = sext i18 %shl_ln1273_152"   --->   Operation 1228 'sext' 'sext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (0.79ns)   --->   "%r_V_339 = add i19 %sext_ln1273_253, i19 %sext_ln1273_251"   --->   Operation 1229 'add' 'r_V_339' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%mult_V_298 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_339, i32 5, i32 18"   --->   Operation 1230 'partselect' 'mult_V_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln17_122 = sext i14 %mult_V_298" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1231 'sext' 'sext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.78ns)   --->   "%r_V_340 = sub i17 0, i17 %sext_ln1273_249"   --->   Operation 1232 'sub' 'r_V_340' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_299 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_340, i32 5, i32 16"   --->   Operation 1233 'partselect' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln17_123 = sext i12 %mult_V_299" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1234 'sext' 'sext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%mult_V_300 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_149, i32 5, i32 15"   --->   Operation 1235 'partselect' 'mult_V_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln17_124 = sext i11 %mult_V_300" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1236 'sext' 'sext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%shl_ln1273_153 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_149, i4 0"   --->   Operation 1237 'bitconcatenate' 'shl_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln1273_254 = sext i20 %shl_ln1273_153"   --->   Operation 1238 'sext' 'sext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.80ns)   --->   "%r_V_341 = sub i21 %sext_ln1273_248, i21 %sext_ln1273_254"   --->   Operation 1239 'sub' 'r_V_341' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_341, i32 5, i32 20"   --->   Operation 1240 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%a_V_150 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70"   --->   Operation 1241 'load' 'a_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1273_255 = sext i16 %a_V_150"   --->   Operation 1242 'sext' 'sext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln1273_256 = sext i16 %a_V_150"   --->   Operation 1243 'sext' 'sext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1273_257 = sext i16 %a_V_150"   --->   Operation 1244 'sext' 'sext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (1.94ns)   --->   "%r_V_342 = mul i21 %sext_ln1273_257, i21 2097141"   --->   Operation 1245 'mul' 'r_V_342' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%mult_V_302 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_342, i32 5, i32 20"   --->   Operation 1246 'partselect' 'mult_V_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.78ns)   --->   "%r_V_343 = sub i17 0, i17 %sext_ln1273_256"   --->   Operation 1247 'sub' 'r_V_343' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%mult_V_303 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_343, i32 5, i32 16"   --->   Operation 1248 'partselect' 'mult_V_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln17_125 = sext i12 %mult_V_303" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1249 'sext' 'sext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%mult_V_304 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_150, i32 5, i32 15"   --->   Operation 1250 'partselect' 'mult_V_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln17_126 = sext i11 %mult_V_304" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1251 'sext' 'sext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%shl_ln1273_154 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_150, i2 0"   --->   Operation 1252 'bitconcatenate' 'shl_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln1273_258 = sext i18 %shl_ln1273_154"   --->   Operation 1253 'sext' 'sext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_204 = sub i19 0, i19 %sext_ln1273_258"   --->   Operation 1254 'sub' 'sub_ln1273_204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1255 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_344 = sub i19 %sub_ln1273_204, i19 %sext_ln1273_255"   --->   Operation 1255 'sub' 'r_V_344' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%mult_V_305 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_344, i32 5, i32 18"   --->   Operation 1256 'partselect' 'mult_V_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln17_127 = sext i14 %mult_V_305" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1257 'sext' 'sext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_150, i32 2, i32 15"   --->   Operation 1258 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln17_128 = sext i14 %mult_V_306" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1259 'sext' 'sext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.79ns)   --->   "%r_V_345 = sub i19 %sext_ln1273_255, i19 %sext_ln1273_258"   --->   Operation 1260 'sub' 'r_V_345' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_345, i32 5, i32 18"   --->   Operation 1261 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln17_129 = sext i14 %mult_V_307" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1262 'sext' 'sext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%a_V_151 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69"   --->   Operation 1263 'load' 'a_V_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln1273_259 = sext i16 %a_V_151"   --->   Operation 1264 'sext' 'sext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln1273_260 = sext i16 %a_V_151"   --->   Operation 1265 'sext' 'sext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%shl_ln1273_155 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_151, i3 0"   --->   Operation 1266 'bitconcatenate' 'shl_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln1273_261 = sext i19 %shl_ln1273_155"   --->   Operation 1267 'sext' 'sext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_207 = sub i20 0, i20 %sext_ln1273_261"   --->   Operation 1268 'sub' 'sub_ln1273_207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1269 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_346 = sub i20 %sub_ln1273_207, i20 %sext_ln1273_259"   --->   Operation 1269 'sub' 'r_V_346' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%mult_V_308 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_346, i32 5, i32 19"   --->   Operation 1270 'partselect' 'mult_V_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln818_123 = sext i15 %mult_V_308"   --->   Operation 1271 'sext' 'sext_ln818_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%shl_ln1273_156 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_151, i1 0"   --->   Operation 1272 'bitconcatenate' 'shl_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln1273_262 = sext i17 %shl_ln1273_156"   --->   Operation 1273 'sext' 'sext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln1273_263 = sext i17 %shl_ln1273_156"   --->   Operation 1274 'sext' 'sext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.80ns)   --->   "%r_V_347 = sub i20 %sext_ln1273_263, i20 %sext_ln1273_261"   --->   Operation 1275 'sub' 'r_V_347' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_347, i32 5, i32 19"   --->   Operation 1276 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln818_126 = sext i15 %mult_V_309"   --->   Operation 1277 'sext' 'sext_ln818_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%shl_ln1273_157 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_151, i2 0"   --->   Operation 1278 'bitconcatenate' 'shl_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln1273_264 = sext i18 %shl_ln1273_157"   --->   Operation 1279 'sext' 'sext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.79ns)   --->   "%r_V_348 = sub i19 %sext_ln1273_260, i19 %sext_ln1273_264"   --->   Operation 1280 'sub' 'r_V_348' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%mult_V_310 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_348, i32 5, i32 18"   --->   Operation 1281 'partselect' 'mult_V_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.79ns)   --->   "%r_V_349 = sub i18 0, i18 %sext_ln1273_262"   --->   Operation 1282 'sub' 'r_V_349' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_349, i32 5, i32 17"   --->   Operation 1283 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln17_130 = sext i13 %mult_V_311" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1284 'sext' 'sext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%a_V_152 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68"   --->   Operation 1285 'load' 'a_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1273_265 = sext i16 %a_V_152"   --->   Operation 1286 'sext' 'sext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln1273_266 = sext i16 %a_V_152"   --->   Operation 1287 'sext' 'sext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln1273_267 = sext i16 %a_V_152"   --->   Operation 1288 'sext' 'sext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%shl_ln1273_158 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_152, i2 0"   --->   Operation 1289 'bitconcatenate' 'shl_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1273_268 = sext i18 %shl_ln1273_158"   --->   Operation 1290 'sext' 'sext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.79ns)   --->   "%r_V_350 = add i19 %sext_ln1273_268, i19 %sext_ln1273_267"   --->   Operation 1291 'add' 'r_V_350' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%mult_V_312 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_350, i32 5, i32 18"   --->   Operation 1292 'partselect' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln17_131 = sext i14 %mult_V_312" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1293 'sext' 'sext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%mult_V_313 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_152, i32 4, i32 15"   --->   Operation 1294 'partselect' 'mult_V_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln17_132 = sext i12 %mult_V_313" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1295 'sext' 'sext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%shl_ln1273_159 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_152, i3 0"   --->   Operation 1296 'bitconcatenate' 'shl_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1273_269 = sext i19 %shl_ln1273_159"   --->   Operation 1297 'sext' 'sext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%shl_ln1273_160 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_152, i1 0"   --->   Operation 1298 'bitconcatenate' 'shl_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln1273_270 = sext i17 %shl_ln1273_160"   --->   Operation 1299 'sext' 'sext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.80ns)   --->   "%r_V_351 = sub i20 %sext_ln1273_270, i20 %sext_ln1273_269"   --->   Operation 1300 'sub' 'r_V_351' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%mult_V_314 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_351, i32 5, i32 19"   --->   Operation 1301 'partselect' 'mult_V_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln818_128 = sext i15 %mult_V_314"   --->   Operation 1302 'sext' 'sext_ln818_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.80ns)   --->   "%r_V_352 = sub i20 0, i20 %sext_ln1273_269"   --->   Operation 1303 'sub' 'r_V_352' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%mult_V_315 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_352, i32 5, i32 19"   --->   Operation 1304 'partselect' 'mult_V_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln818_130 = sext i15 %mult_V_315"   --->   Operation 1305 'sext' 'sext_ln818_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%mult_V_316 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_152, i32 5, i32 15"   --->   Operation 1306 'partselect' 'mult_V_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln17_133 = sext i11 %mult_V_316" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1307 'sext' 'sext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.80ns)   --->   "%r_V_353 = sub i20 %sext_ln1273_269, i20 %sext_ln1273_266"   --->   Operation 1308 'sub' 'r_V_353' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%mult_V_317 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_353, i32 5, i32 19"   --->   Operation 1309 'partselect' 'mult_V_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln818_131 = sext i15 %mult_V_317"   --->   Operation 1310 'sext' 'sext_ln818_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.80ns)   --->   "%r_V_354 = sub i20 %r_V_352, i20 %sext_ln1273_270"   --->   Operation 1311 'sub' 'r_V_354' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%mult_V_318 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_354, i32 5, i32 19"   --->   Operation 1312 'partselect' 'mult_V_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln818_132 = sext i15 %mult_V_318"   --->   Operation 1313 'sext' 'sext_ln818_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (1.94ns)   --->   "%r_V_355 = mul i21 %sext_ln1273_265, i21 13"   --->   Operation 1314 'mul' 'r_V_355' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_355, i32 5, i32 20"   --->   Operation 1315 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%a_V_153 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67"   --->   Operation 1316 'load' 'a_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_153, i32 5, i32 15"   --->   Operation 1317 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln17_134 = sext i11 %mult_V_320" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1318 'sext' 'sext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1273_271 = sext i16 %a_V_153"   --->   Operation 1319 'sext' 'sext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1273_272 = sext i16 %a_V_153"   --->   Operation 1320 'sext' 'sext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln1273_273 = sext i16 %a_V_153"   --->   Operation 1321 'sext' 'sext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%shl_ln1273_161 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_153, i3 0"   --->   Operation 1322 'bitconcatenate' 'shl_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln1273_274 = sext i19 %shl_ln1273_161"   --->   Operation 1323 'sext' 'sext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.80ns)   --->   "%r_V_356 = sub i20 %sext_ln1273_272, i20 %sext_ln1273_274"   --->   Operation 1324 'sub' 'r_V_356' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%mult_V_321 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_356, i32 5, i32 19"   --->   Operation 1325 'partselect' 'mult_V_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln818_133 = sext i15 %mult_V_321"   --->   Operation 1326 'sext' 'sext_ln818_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (1.94ns)   --->   "%r_V_357 = mul i21 %sext_ln1273_271, i21 13"   --->   Operation 1327 'mul' 'r_V_357' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_357, i32 5, i32 20"   --->   Operation 1328 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (1.94ns)   --->   "%r_V_358 = mul i21 %sext_ln1273_271, i21 2097141"   --->   Operation 1329 'mul' 'r_V_358' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_358, i32 5, i32 20"   --->   Operation 1330 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%shl_ln1273_162 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_153, i2 0"   --->   Operation 1331 'bitconcatenate' 'shl_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln1273_275 = sext i18 %shl_ln1273_162"   --->   Operation 1332 'sext' 'sext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.79ns)   --->   "%r_V_359 = sub i19 %sext_ln1273_273, i19 %sext_ln1273_275"   --->   Operation 1333 'sub' 'r_V_359' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_359, i32 5, i32 18"   --->   Operation 1334 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln17_135 = sext i14 %mult_V_324" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1335 'sext' 'sext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%shl_ln1273_163 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_153, i1 0"   --->   Operation 1336 'bitconcatenate' 'shl_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln1273_276 = sext i17 %shl_ln1273_163"   --->   Operation 1337 'sext' 'sext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.80ns)   --->   "%r_V_360 = sub i20 %sext_ln1273_274, i20 %sext_ln1273_276"   --->   Operation 1338 'sub' 'r_V_360' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%mult_V_325 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_360, i32 5, i32 19"   --->   Operation 1339 'partselect' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln818_134 = sext i15 %mult_V_325"   --->   Operation 1340 'sext' 'sext_ln818_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%a_V_154 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66"   --->   Operation 1341 'load' 'a_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i16 %a_V_154"   --->   Operation 1342 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln1273_277 = sext i16 %a_V_154"   --->   Operation 1343 'sext' 'sext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln1273_278 = sext i16 %a_V_154"   --->   Operation 1344 'sext' 'sext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%shl_ln1273_164 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_154, i2 0"   --->   Operation 1345 'bitconcatenate' 'shl_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1273_279 = sext i18 %shl_ln1273_164"   --->   Operation 1346 'sext' 'sext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.79ns)   --->   "%r_V_361 = sub i19 %sext_ln1273_278, i19 %sext_ln1273_279"   --->   Operation 1347 'sub' 'r_V_361' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%mult_V_326 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_361, i32 5, i32 18"   --->   Operation 1348 'partselect' 'mult_V_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln17_136 = sext i14 %mult_V_326" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1349 'sext' 'sext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%shl_ln1273_165 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_154, i3 0"   --->   Operation 1350 'bitconcatenate' 'shl_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln1273_280 = sext i19 %shl_ln1273_165"   --->   Operation 1351 'sext' 'sext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (0.80ns)   --->   "%r_V_362 = sub i20 %sext_ln1273_277, i20 %sext_ln1273_280"   --->   Operation 1352 'sub' 'r_V_362' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%mult_V_327 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_362, i32 5, i32 19"   --->   Operation 1353 'partselect' 'mult_V_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln818_135 = sext i15 %mult_V_327"   --->   Operation 1354 'sext' 'sext_ln818_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (1.94ns)   --->   "%mul_ln1270_27 = mul i21 %sext_ln1270_10, i21 2097127"   --->   Operation 1355 'mul' 'mul_ln1270_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_27, i32 5, i32 20"   --->   Operation 1356 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%mult_V_329 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_154, i32 3, i32 15"   --->   Operation 1357 'partselect' 'mult_V_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln17_137 = sext i13 %mult_V_329" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1358 'sext' 'sext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.80ns)   --->   "%r_V_364 = sub i20 0, i20 %sext_ln1273_280"   --->   Operation 1359 'sub' 'r_V_364' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_154, i1 0"   --->   Operation 1360 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln1273_281 = sext i17 %shl_ln1273_166"   --->   Operation 1361 'sext' 'sext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln1273_282 = sext i17 %shl_ln1273_166"   --->   Operation 1362 'sext' 'sext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.80ns)   --->   "%r_V_363 = sub i20 %r_V_364, i20 %sext_ln1273_282"   --->   Operation 1363 'sub' 'r_V_363' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%mult_V_330 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_363, i32 5, i32 19"   --->   Operation 1364 'partselect' 'mult_V_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln818_137 = sext i15 %mult_V_330"   --->   Operation 1365 'sext' 'sext_ln818_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%mult_V_331 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_364, i32 5, i32 19"   --->   Operation 1366 'partselect' 'mult_V_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln818_138 = sext i15 %mult_V_331"   --->   Operation 1367 'sext' 'sext_ln818_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.79ns)   --->   "%r_V_365 = sub i18 0, i18 %sext_ln1273_281"   --->   Operation 1368 'sub' 'r_V_365' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%mult_V_332 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_365, i32 5, i32 17"   --->   Operation 1369 'partselect' 'mult_V_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln17_138 = sext i13 %mult_V_332" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1370 'sext' 'sext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%mult_V_333 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_154, i32 4, i32 15"   --->   Operation 1371 'partselect' 'mult_V_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln17_139 = sext i12 %mult_V_333" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1372 'sext' 'sext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%a_V_155 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65"   --->   Operation 1373 'load' 'a_V_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln818_76 = sext i16 %a_V_155"   --->   Operation 1374 'sext' 'sext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln818_77 = sext i16 %a_V_155"   --->   Operation 1375 'sext' 'sext_ln818_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%mult_V_334 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_155, i32 4, i32 15"   --->   Operation 1376 'partselect' 'mult_V_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln17_140 = sext i12 %mult_V_334" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1377 'sext' 'sext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_155, i2 0"   --->   Operation 1378 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln1273_283 = sext i18 %shl_ln1273_167"   --->   Operation 1379 'sext' 'sext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.79ns)   --->   "%r_V_366 = add i19 %sext_ln1273_283, i19 %sext_ln818_77"   --->   Operation 1380 'add' 'r_V_366' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%mult_V_335 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_366, i32 5, i32 18"   --->   Operation 1381 'partselect' 'mult_V_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln17_141 = sext i14 %mult_V_335" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1382 'sext' 'sext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.79ns)   --->   "%r_V_367 = sub i19 %sext_ln1273_283, i19 %sext_ln818_77"   --->   Operation 1383 'sub' 'r_V_367' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%mult_V_336 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_367, i32 5, i32 18"   --->   Operation 1384 'partselect' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln17_142 = sext i14 %mult_V_336" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1385 'sext' 'sext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_155, i3 0"   --->   Operation 1386 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln1273_284 = sext i19 %shl_ln1273_168"   --->   Operation 1387 'sext' 'sext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.80ns)   --->   "%r_V_368 = sub i20 %sext_ln818_76, i20 %sext_ln1273_284"   --->   Operation 1388 'sub' 'r_V_368' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%mult_V_337 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_368, i32 5, i32 19"   --->   Operation 1389 'partselect' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln818_139 = sext i15 %mult_V_337"   --->   Operation 1390 'sext' 'sext_ln818_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_155, i1 0"   --->   Operation 1391 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln1273_285 = sext i17 %shl_ln1273_169"   --->   Operation 1392 'sext' 'sext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln1273_286 = sext i17 %shl_ln1273_169"   --->   Operation 1393 'sext' 'sext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.79ns)   --->   "%r_V_369 = sub i18 0, i18 %sext_ln1273_286"   --->   Operation 1394 'sub' 'r_V_369' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_369, i32 5, i32 17"   --->   Operation 1395 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln17_143 = sext i13 %mult_V_338" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1396 'sext' 'sext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.80ns)   --->   "%r_V_370 = add i20 %sext_ln1273_284, i20 %sext_ln1273_285"   --->   Operation 1397 'add' 'r_V_370' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_339 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_370, i32 5, i32 19"   --->   Operation 1398 'partselect' 'mult_V_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln818_140 = sext i15 %mult_V_339"   --->   Operation 1399 'sext' 'sext_ln818_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.80ns)   --->   "%r_V_371 = sub i20 %sext_ln1273_285, i20 %sext_ln1273_284"   --->   Operation 1400 'sub' 'r_V_371' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%mult_V_340 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_371, i32 5, i32 19"   --->   Operation 1401 'partselect' 'mult_V_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln818_141 = sext i15 %mult_V_340"   --->   Operation 1402 'sext' 'sext_ln818_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_228 = sub i19 0, i19 %sext_ln1273_283"   --->   Operation 1403 'sub' 'sub_ln1273_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1404 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_372 = sub i19 %sub_ln1273_228, i19 %sext_ln818_77"   --->   Operation 1404 'sub' 'r_V_372' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_372, i32 5, i32 18"   --->   Operation 1405 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln17_144 = sext i14 %mult_V_341" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1406 'sext' 'sext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%mult_V_342 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_155, i32 2, i32 15"   --->   Operation 1407 'partselect' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln17_145 = sext i14 %mult_V_342" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1408 'sext' 'sext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%a_V_156 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64"   --->   Operation 1409 'load' 'a_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln1273_287 = sext i16 %a_V_156"   --->   Operation 1410 'sext' 'sext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1273_288 = sext i16 %a_V_156"   --->   Operation 1411 'sext' 'sext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln1273_289 = sext i16 %a_V_156"   --->   Operation 1412 'sext' 'sext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_156, i3 0"   --->   Operation 1413 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln1273_290 = sext i19 %shl_ln1273_170"   --->   Operation 1414 'sext' 'sext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.80ns)   --->   "%r_V_373 = sub i20 0, i20 %sext_ln1273_290"   --->   Operation 1415 'sub' 'r_V_373' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%mult_V_343 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_373, i32 5, i32 19"   --->   Operation 1416 'partselect' 'mult_V_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln818_142 = sext i15 %mult_V_343"   --->   Operation 1417 'sext' 'sext_ln818_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_156, i2 0"   --->   Operation 1418 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln1273_291 = sext i18 %shl_ln1273_171"   --->   Operation 1419 'sext' 'sext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.79ns)   --->   "%r_V_374 = sub i19 %sext_ln1273_291, i19 %sext_ln1273_289"   --->   Operation 1420 'sub' 'r_V_374' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%mult_V_344 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_374, i32 5, i32 18"   --->   Operation 1421 'partselect' 'mult_V_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln17_146 = sext i14 %mult_V_344" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1422 'sext' 'sext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%shl_ln1273_172 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_156, i1 0"   --->   Operation 1423 'bitconcatenate' 'shl_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln1273_292 = sext i17 %shl_ln1273_172"   --->   Operation 1424 'sext' 'sext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln1273_293 = sext i17 %shl_ln1273_172"   --->   Operation 1425 'sext' 'sext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.80ns)   --->   "%r_V_375 = sub i20 %r_V_373, i20 %sext_ln1273_293"   --->   Operation 1426 'sub' 'r_V_375' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%mult_V_345 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_375, i32 5, i32 19"   --->   Operation 1427 'partselect' 'mult_V_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln818_143 = sext i15 %mult_V_345"   --->   Operation 1428 'sext' 'sext_ln818_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%shl_ln1273_173 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_156, i4 0"   --->   Operation 1429 'bitconcatenate' 'shl_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln1273_294 = sext i20 %shl_ln1273_173"   --->   Operation 1430 'sext' 'sext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (0.80ns)   --->   "%r_V_376 = sub i21 %sext_ln1273_294, i21 %sext_ln1273_292"   --->   Operation 1431 'sub' 'r_V_376' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_376, i32 5, i32 20"   --->   Operation 1432 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.78ns)   --->   "%r_V_377 = sub i17 0, i17 %sext_ln1273_288"   --->   Operation 1433 'sub' 'r_V_377' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%mult_V_347 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_377, i32 5, i32 16"   --->   Operation 1434 'partselect' 'mult_V_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln17_147 = sext i12 %mult_V_347" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1435 'sext' 'sext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_235 = sub i19 0, i19 %sext_ln1273_291"   --->   Operation 1436 'sub' 'sub_ln1273_235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1437 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_378 = sub i19 %sub_ln1273_235, i19 %sext_ln1273_289"   --->   Operation 1437 'sub' 'r_V_378' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_348 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_378, i32 5, i32 18"   --->   Operation 1438 'partselect' 'mult_V_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln17_148 = sext i14 %mult_V_348" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1439 'sext' 'sext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (1.94ns)   --->   "%r_V_379 = mul i21 %sext_ln1273_287, i21 11"   --->   Operation 1440 'mul' 'r_V_379' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%mult_V_349 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_379, i32 5, i32 20"   --->   Operation 1441 'partselect' 'mult_V_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%a_V_157 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63"   --->   Operation 1442 'load' 'a_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln818_80 = sext i16 %a_V_157"   --->   Operation 1443 'sext' 'sext_ln818_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln818_81 = sext i16 %a_V_157"   --->   Operation 1444 'sext' 'sext_ln818_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%mult_V_350 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_157, i32 4, i32 15"   --->   Operation 1445 'partselect' 'mult_V_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln17_149 = sext i12 %mult_V_350" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1446 'sext' 'sext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.78ns)   --->   "%r_V_380 = sub i17 0, i17 %sext_ln818_81"   --->   Operation 1447 'sub' 'r_V_380' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%mult_V_351 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_380, i32 5, i32 16"   --->   Operation 1448 'partselect' 'mult_V_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln17_150 = sext i12 %mult_V_351" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1449 'sext' 'sext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_157, i32 5, i32 15"   --->   Operation 1450 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln17_151 = sext i11 %mult_V_352" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1451 'sext' 'sext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%shl_ln1273_174 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_157, i2 0"   --->   Operation 1452 'bitconcatenate' 'shl_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln1273_295 = sext i18 %shl_ln1273_174"   --->   Operation 1453 'sext' 'sext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.79ns)   --->   "%r_V_381 = sub i19 %sext_ln818_80, i19 %sext_ln1273_295"   --->   Operation 1454 'sub' 'r_V_381' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_353 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_381, i32 5, i32 18"   --->   Operation 1455 'partselect' 'mult_V_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln17_152 = sext i14 %mult_V_353" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1456 'sext' 'sext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%a_V_158 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62"   --->   Operation 1457 'load' 'a_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln1273_296 = sext i16 %a_V_158"   --->   Operation 1458 'sext' 'sext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%shl_ln1273_175 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_158, i3 0"   --->   Operation 1459 'bitconcatenate' 'shl_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln1273_297 = sext i19 %shl_ln1273_175"   --->   Operation 1460 'sext' 'sext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.80ns)   --->   "%r_V_382 = sub i20 0, i20 %sext_ln1273_297"   --->   Operation 1461 'sub' 'r_V_382' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_382, i32 5, i32 19"   --->   Operation 1462 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln818_144 = sext i15 %mult_V_354"   --->   Operation 1463 'sext' 'sext_ln818_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%shl_ln1273_176 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_158, i4 0"   --->   Operation 1464 'bitconcatenate' 'shl_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln1273_298 = sext i20 %shl_ln1273_176"   --->   Operation 1465 'sext' 'sext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_240 = sub i21 0, i21 %sext_ln1273_298"   --->   Operation 1466 'sub' 'sub_ln1273_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1467 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_383 = sub i21 %sub_ln1273_240, i21 %sext_ln1273_296"   --->   Operation 1467 'sub' 'r_V_383' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%mult_V_355 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_383, i32 5, i32 20"   --->   Operation 1468 'partselect' 'mult_V_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%a_V_159 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61"   --->   Operation 1469 'load' 'a_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln818_84 = sext i16 %a_V_159"   --->   Operation 1470 'sext' 'sext_ln818_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln818_85 = sext i16 %a_V_159"   --->   Operation 1471 'sext' 'sext_ln818_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%mult_V_356 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_159, i32 4, i32 15"   --->   Operation 1472 'partselect' 'mult_V_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln17_153 = sext i12 %mult_V_356" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1473 'sext' 'sext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%mult_V_357 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_159, i32 2, i32 15"   --->   Operation 1474 'partselect' 'mult_V_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.78ns)   --->   "%r_V_384 = sub i17 0, i17 %sext_ln818_85"   --->   Operation 1475 'sub' 'r_V_384' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_384, i32 5, i32 16"   --->   Operation 1476 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln17_154 = sext i12 %mult_V_358" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1477 'sext' 'sext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%shl_ln1273_177 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_159, i2 0"   --->   Operation 1478 'bitconcatenate' 'shl_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln1273_299 = sext i18 %shl_ln1273_177"   --->   Operation 1479 'sext' 'sext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (0.79ns)   --->   "%r_V_385 = sub i19 %sext_ln818_84, i19 %sext_ln1273_299"   --->   Operation 1480 'sub' 'r_V_385' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%mult_V_359 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_385, i32 5, i32 18"   --->   Operation 1481 'partselect' 'mult_V_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln17_155 = sext i14 %mult_V_359" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1482 'sext' 'sext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_159, i32 5, i32 15"   --->   Operation 1483 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln17_156 = sext i11 %mult_V_360" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1484 'sext' 'sext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%a_V_160 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60"   --->   Operation 1485 'load' 'a_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln1273_300 = sext i16 %a_V_160"   --->   Operation 1486 'sext' 'sext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (1.94ns)   --->   "%mul_ln1270_28 = mul i21 %sext_ln1273_300, i21 19"   --->   Operation 1487 'mul' 'mul_ln1270_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%mult_V_361 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_28, i32 5, i32 20"   --->   Operation 1488 'partselect' 'mult_V_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%mult_V_362 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_160, i32 2, i32 15"   --->   Operation 1489 'partselect' 'mult_V_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln17_157 = sext i14 %mult_V_362" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1490 'sext' 'sext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%shl_ln1273_178 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_160, i4 0"   --->   Operation 1491 'bitconcatenate' 'shl_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1273_301 = sext i20 %shl_ln1273_178"   --->   Operation 1492 'sext' 'sext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.80ns)   --->   "%r_V_386 = sub i21 %sext_ln1273_300, i21 %sext_ln1273_301"   --->   Operation 1493 'sub' 'r_V_386' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%mult_V_363 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_386, i32 5, i32 20"   --->   Operation 1494 'partselect' 'mult_V_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%shl_ln1273_179 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_160, i5 0"   --->   Operation 1495 'bitconcatenate' 'shl_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.81ns)   --->   "%r_V_387 = sub i21 %shl_ln1273_179, i21 %sext_ln1273_300"   --->   Operation 1496 'sub' 'r_V_387' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%mult_V_364 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_387, i32 5, i32 20"   --->   Operation 1497 'partselect' 'mult_V_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (1.94ns)   --->   "%mul_ln1270_29 = mul i21 %sext_ln1273_300, i21 2097133"   --->   Operation 1498 'mul' 'mul_ln1270_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%mult_V_365 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_29, i32 5, i32 20"   --->   Operation 1499 'partselect' 'mult_V_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%a_V_161 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59"   --->   Operation 1500 'load' 'a_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln818_90 = sext i16 %a_V_161"   --->   Operation 1501 'sext' 'sext_ln818_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_161, i32 4, i32 15"   --->   Operation 1502 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln17_158 = sext i12 %mult_V_366" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1503 'sext' 'sext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%shl_ln1273_180 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_161, i2 0"   --->   Operation 1504 'bitconcatenate' 'shl_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln1273_302 = sext i18 %shl_ln1273_180"   --->   Operation 1505 'sext' 'sext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.79ns)   --->   "%r_V_388 = sub i19 %sext_ln818_90, i19 %sext_ln1273_302"   --->   Operation 1506 'sub' 'r_V_388' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%mult_V_367 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_388, i32 5, i32 18"   --->   Operation 1507 'partselect' 'mult_V_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln17_159 = sext i14 %mult_V_367" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1508 'sext' 'sext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%a_V_162 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58"   --->   Operation 1509 'load' 'a_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i16 %a_V_162"   --->   Operation 1510 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln1273_303 = sext i16 %a_V_162"   --->   Operation 1511 'sext' 'sext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln1273_304 = sext i16 %a_V_162"   --->   Operation 1512 'sext' 'sext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%shl_ln1273_181 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_162, i3 0"   --->   Operation 1513 'bitconcatenate' 'shl_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln1273_305 = sext i19 %shl_ln1273_181"   --->   Operation 1514 'sext' 'sext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.80ns)   --->   "%r_V_389 = sub i20 %sext_ln1273_304, i20 %sext_ln1273_305"   --->   Operation 1515 'sub' 'r_V_389' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%mult_V_368 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_389, i32 5, i32 19"   --->   Operation 1516 'partselect' 'mult_V_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln818_145 = sext i15 %mult_V_368"   --->   Operation 1517 'sext' 'sext_ln818_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%mult_V_369 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_162, i32 5, i32 15"   --->   Operation 1518 'partselect' 'mult_V_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln17_160 = sext i11 %mult_V_369" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1519 'sext' 'sext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%shl_ln1273_182 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_162, i1 0"   --->   Operation 1520 'bitconcatenate' 'shl_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln1273_306 = sext i17 %shl_ln1273_182"   --->   Operation 1521 'sext' 'sext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (0.79ns)   --->   "%r_V_390 = sub i18 0, i18 %sext_ln1273_306"   --->   Operation 1522 'sub' 'r_V_390' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%mult_V_370 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_390, i32 5, i32 17"   --->   Operation 1523 'partselect' 'mult_V_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln17_161 = sext i13 %mult_V_370" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1524 'sext' 'sext_ln17_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%mult_V_371 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_162, i32 3, i32 15"   --->   Operation 1525 'partselect' 'mult_V_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln17_162 = sext i13 %mult_V_371" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1526 'sext' 'sext_ln17_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (1.94ns)   --->   "%mul_ln1270_30 = mul i21 %sext_ln1270_11, i21 2097133"   --->   Operation 1527 'mul' 'mul_ln1270_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%mult_V_372 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_30, i32 5, i32 20"   --->   Operation 1528 'partselect' 'mult_V_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.78ns)   --->   "%r_V_391 = sub i17 0, i17 %sext_ln1273_303"   --->   Operation 1529 'sub' 'r_V_391' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%mult_V_373 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_391, i32 5, i32 16"   --->   Operation 1530 'partselect' 'mult_V_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln17_163 = sext i12 %mult_V_373" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1531 'sext' 'sext_ln17_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%a_V_163 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57"   --->   Operation 1532 'load' 'a_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln1273_307 = sext i16 %a_V_163"   --->   Operation 1533 'sext' 'sext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%shl_ln1273_183 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_163, i4 0"   --->   Operation 1534 'bitconcatenate' 'shl_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln1273_308 = sext i20 %shl_ln1273_183"   --->   Operation 1535 'sext' 'sext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%shl_ln1273_184 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_163, i2 0"   --->   Operation 1536 'bitconcatenate' 'shl_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln1273_309 = sext i18 %shl_ln1273_184"   --->   Operation 1537 'sext' 'sext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln1273_310 = sext i18 %shl_ln1273_184"   --->   Operation 1538 'sext' 'sext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.80ns)   --->   "%r_V_392 = sub i21 %sext_ln1273_310, i21 %sext_ln1273_308"   --->   Operation 1539 'sub' 'r_V_392' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%mult_V_374 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_392, i32 5, i32 20"   --->   Operation 1540 'partselect' 'mult_V_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%shl_ln1273_185 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_163, i1 0"   --->   Operation 1541 'bitconcatenate' 'shl_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln1273_311 = sext i17 %shl_ln1273_185"   --->   Operation 1542 'sext' 'sext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.79ns)   --->   "%r_V_393 = sub i18 0, i18 %sext_ln1273_311"   --->   Operation 1543 'sub' 'r_V_393' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%mult_V_375 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_393, i32 5, i32 17"   --->   Operation 1544 'partselect' 'mult_V_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln17_164 = sext i13 %mult_V_375" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1545 'sext' 'sext_ln17_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_252 = sub i19 0, i19 %sext_ln1273_309"   --->   Operation 1546 'sub' 'sub_ln1273_252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1547 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_394 = sub i19 %sub_ln1273_252, i19 %sext_ln1273_307"   --->   Operation 1547 'sub' 'r_V_394' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%mult_V_376 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_394, i32 5, i32 18"   --->   Operation 1548 'partselect' 'mult_V_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%a_V_164 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56"   --->   Operation 1549 'load' 'a_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln1273_312 = sext i16 %a_V_164"   --->   Operation 1550 'sext' 'sext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1273_313 = sext i16 %a_V_164"   --->   Operation 1551 'sext' 'sext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%shl_ln1273_186 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_164, i3 0"   --->   Operation 1552 'bitconcatenate' 'shl_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln1273_314 = sext i19 %shl_ln1273_186"   --->   Operation 1553 'sext' 'sext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%shl_ln1273_187 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_164, i1 0"   --->   Operation 1554 'bitconcatenate' 'shl_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln1273_315 = sext i17 %shl_ln1273_187"   --->   Operation 1555 'sext' 'sext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (0.80ns)   --->   "%r_V_395 = sub i20 %sext_ln1273_314, i20 %sext_ln1273_315"   --->   Operation 1556 'sub' 'r_V_395' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%mult_V_377 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_395, i32 5, i32 19"   --->   Operation 1557 'partselect' 'mult_V_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln818_147 = sext i15 %mult_V_377"   --->   Operation 1558 'sext' 'sext_ln818_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (0.80ns)   --->   "%r_V_396 = sub i20 %sext_ln1273_314, i20 %sext_ln1273_312"   --->   Operation 1559 'sub' 'r_V_396' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%mult_V_378 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_396, i32 5, i32 19"   --->   Operation 1560 'partselect' 'mult_V_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln818_148 = sext i15 %mult_V_378"   --->   Operation 1561 'sext' 'sext_ln818_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%mult_V_379 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_164, i32 4, i32 15"   --->   Operation 1562 'partselect' 'mult_V_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln17_165 = sext i12 %mult_V_379" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1563 'sext' 'sext_ln17_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_256 = sub i20 0, i20 %sext_ln1273_314"   --->   Operation 1564 'sub' 'sub_ln1273_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1565 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_397 = sub i20 %sub_ln1273_256, i20 %sext_ln1273_312"   --->   Operation 1565 'sub' 'r_V_397' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%mult_V_380 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_397, i32 5, i32 19"   --->   Operation 1566 'partselect' 'mult_V_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%shl_ln1273_188 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_164, i2 0"   --->   Operation 1567 'bitconcatenate' 'shl_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln1273_316 = sext i18 %shl_ln1273_188"   --->   Operation 1568 'sext' 'sext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.79ns)   --->   "%r_V_398 = sub i19 %sext_ln1273_316, i19 %sext_ln1273_313"   --->   Operation 1569 'sub' 'r_V_398' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%mult_V_381 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_398, i32 5, i32 18"   --->   Operation 1570 'partselect' 'mult_V_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln17_166 = sext i14 %mult_V_381" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1571 'sext' 'sext_ln17_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%mult_V_382 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_164, i32 2, i32 15"   --->   Operation 1572 'partselect' 'mult_V_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln17_167 = sext i14 %mult_V_382" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1573 'sext' 'sext_ln17_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%a_V_165 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55"   --->   Operation 1574 'load' 'a_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln1273_317 = sext i16 %a_V_165"   --->   Operation 1575 'sext' 'sext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln1273_318 = sext i16 %a_V_165"   --->   Operation 1576 'sext' 'sext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.78ns)   --->   "%r_V_399 = sub i17 0, i17 %sext_ln1273_318"   --->   Operation 1577 'sub' 'r_V_399' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%mult_V_383 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_399, i32 5, i32 16"   --->   Operation 1578 'partselect' 'mult_V_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln17_168 = sext i12 %mult_V_383" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1579 'sext' 'sext_ln17_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%shl_ln1273_189 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_165, i2 0"   --->   Operation 1580 'bitconcatenate' 'shl_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln1273_319 = sext i18 %shl_ln1273_189"   --->   Operation 1581 'sext' 'sext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (0.79ns)   --->   "%r_V_400 = sub i19 %sext_ln1273_317, i19 %sext_ln1273_319"   --->   Operation 1582 'sub' 'r_V_400' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_400, i32 5, i32 18"   --->   Operation 1583 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln17_169 = sext i14 %mult_V_384" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1584 'sext' 'sext_ln17_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%shl_ln1273_190 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_165, i3 0"   --->   Operation 1585 'bitconcatenate' 'shl_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln1273_320 = sext i19 %shl_ln1273_190"   --->   Operation 1586 'sext' 'sext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_261 = sub i20 0, i20 %sext_ln1273_320"   --->   Operation 1587 'sub' 'sub_ln1273_261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%shl_ln1273_191 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_165, i1 0"   --->   Operation 1588 'bitconcatenate' 'shl_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln1273_321 = sext i17 %shl_ln1273_191"   --->   Operation 1589 'sext' 'sext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln1273_322 = sext i17 %shl_ln1273_191"   --->   Operation 1590 'sext' 'sext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_401 = sub i20 %sub_ln1273_261, i20 %sext_ln1273_322"   --->   Operation 1591 'sub' 'r_V_401' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%mult_V_385 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_401, i32 5, i32 19"   --->   Operation 1592 'partselect' 'mult_V_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln818_152 = sext i15 %mult_V_385"   --->   Operation 1593 'sext' 'sext_ln818_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%shl_ln1273_192 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_165, i4 0"   --->   Operation 1594 'bitconcatenate' 'shl_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%sext_ln1273_323 = sext i20 %shl_ln1273_192"   --->   Operation 1595 'sext' 'sext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.80ns)   --->   "%r_V_402 = sub i21 0, i21 %sext_ln1273_323"   --->   Operation 1596 'sub' 'r_V_402' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_V_386 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_402, i32 5, i32 20"   --->   Operation 1597 'partselect' 'mult_V_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.79ns)   --->   "%r_V_403 = sub i18 0, i18 %sext_ln1273_321"   --->   Operation 1598 'sub' 'r_V_403' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%mult_V_387 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_403, i32 5, i32 17"   --->   Operation 1599 'partselect' 'mult_V_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln17_170 = sext i13 %mult_V_387" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1600 'sext' 'sext_ln17_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%a_V_166 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54"   --->   Operation 1601 'load' 'a_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%mult_V_388 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_166, i32 5, i32 15"   --->   Operation 1602 'partselect' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln17_171 = sext i11 %mult_V_388" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1603 'sext' 'sext_ln17_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i16 %a_V_166"   --->   Operation 1604 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln1273_324 = sext i16 %a_V_166"   --->   Operation 1605 'sext' 'sext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (1.94ns)   --->   "%mul_ln1270_31 = mul i21 %sext_ln1270_12, i21 2097130"   --->   Operation 1606 'mul' 'mul_ln1270_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%mult_V_389 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_31, i32 5, i32 20"   --->   Operation 1607 'partselect' 'mult_V_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%shl_ln1273_193 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_166, i2 0"   --->   Operation 1608 'bitconcatenate' 'shl_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln1273_325 = sext i18 %shl_ln1273_193"   --->   Operation 1609 'sext' 'sext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.79ns)   --->   "%r_V_404 = sub i19 %sext_ln1273_324, i19 %sext_ln1273_325"   --->   Operation 1610 'sub' 'r_V_404' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%mult_V_390 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_404, i32 5, i32 18"   --->   Operation 1611 'partselect' 'mult_V_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln17_172 = sext i14 %mult_V_390" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1612 'sext' 'sext_ln17_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (0.79ns)   --->   "%r_V_405 = add i19 %sext_ln1273_325, i19 %sext_ln1273_324"   --->   Operation 1613 'add' 'r_V_405' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%mult_V_391 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_405, i32 5, i32 18"   --->   Operation 1614 'partselect' 'mult_V_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln17_173 = sext i14 %mult_V_391" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1615 'sext' 'sext_ln17_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%a_V_167 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53"   --->   Operation 1616 'load' 'a_V_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1273_326 = sext i16 %a_V_167"   --->   Operation 1617 'sext' 'sext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%shl_ln1273_194 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_167, i4 0"   --->   Operation 1618 'bitconcatenate' 'shl_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln1273_327 = sext i20 %shl_ln1273_194"   --->   Operation 1619 'sext' 'sext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%shl_ln1273_195 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_167, i2 0"   --->   Operation 1620 'bitconcatenate' 'shl_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln1273_328 = sext i18 %shl_ln1273_195"   --->   Operation 1621 'sext' 'sext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.80ns)   --->   "%r_V_406 = sub i21 %sext_ln1273_327, i21 %sext_ln1273_328"   --->   Operation 1622 'sub' 'r_V_406' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%mult_V_392 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_406, i32 5, i32 20"   --->   Operation 1623 'partselect' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%shl_ln1273_196 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_167, i3 0"   --->   Operation 1624 'bitconcatenate' 'shl_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln1273_329 = sext i19 %shl_ln1273_196"   --->   Operation 1625 'sext' 'sext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.80ns)   --->   "%r_V_407 = sub i20 %sext_ln1273_329, i20 %sext_ln1273_326"   --->   Operation 1626 'sub' 'r_V_407' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%mult_V_393 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_407, i32 5, i32 19"   --->   Operation 1627 'partselect' 'mult_V_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln818_153 = sext i15 %mult_V_393"   --->   Operation 1628 'sext' 'sext_ln818_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_268 = sub i20 0, i20 %sext_ln1273_329"   --->   Operation 1629 'sub' 'sub_ln1273_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%shl_ln1273_197 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_167, i1 0"   --->   Operation 1630 'bitconcatenate' 'shl_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln1273_330 = sext i17 %shl_ln1273_197"   --->   Operation 1631 'sext' 'sext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_408 = sub i20 %sub_ln1273_268, i20 %sext_ln1273_330"   --->   Operation 1632 'sub' 'r_V_408' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%mult_V_394 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_408, i32 5, i32 19"   --->   Operation 1633 'partselect' 'mult_V_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln818_154 = sext i15 %mult_V_394"   --->   Operation 1634 'sext' 'sext_ln818_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%mult_V_395 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_167, i32 5, i32 15"   --->   Operation 1635 'partselect' 'mult_V_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln17_174 = sext i11 %mult_V_395" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1636 'sext' 'sext_ln17_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.80ns)   --->   "%r_V_409 = add i21 %sext_ln1273_327, i21 %sext_ln1273_328"   --->   Operation 1637 'add' 'r_V_409' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%mult_V_396 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_409, i32 5, i32 20"   --->   Operation 1638 'partselect' 'mult_V_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%a_V_168 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52"   --->   Operation 1639 'load' 'a_V_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln1273_331 = sext i16 %a_V_168"   --->   Operation 1640 'sext' 'sext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%shl_ln1273_198 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_168, i4 0"   --->   Operation 1641 'bitconcatenate' 'shl_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln1273_332 = sext i20 %shl_ln1273_198"   --->   Operation 1642 'sext' 'sext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%shl_ln1273_199 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_168, i1 0"   --->   Operation 1643 'bitconcatenate' 'shl_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1273_333 = sext i17 %shl_ln1273_199"   --->   Operation 1644 'sext' 'sext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln1273_334 = sext i17 %shl_ln1273_199"   --->   Operation 1645 'sext' 'sext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.80ns)   --->   "%r_V_410 = sub i21 %sext_ln1273_334, i21 %sext_ln1273_332"   --->   Operation 1646 'sub' 'r_V_410' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%mult_V_397 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_410, i32 5, i32 20"   --->   Operation 1647 'partselect' 'mult_V_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%shl_ln1273_200 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_168, i3 0"   --->   Operation 1648 'bitconcatenate' 'shl_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln1273_335 = sext i19 %shl_ln1273_200"   --->   Operation 1649 'sext' 'sext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.80ns)   --->   "%r_V_411 = sub i20 %sext_ln1273_335, i20 %sext_ln1273_333"   --->   Operation 1650 'sub' 'r_V_411' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%mult_V_398 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_411, i32 5, i32 19"   --->   Operation 1651 'partselect' 'mult_V_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln818_156 = sext i15 %mult_V_398"   --->   Operation 1652 'sext' 'sext_ln818_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_272 = sub i21 0, i21 %sext_ln1273_332"   --->   Operation 1653 'sub' 'sub_ln1273_272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1654 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_412 = sub i21 %sub_ln1273_272, i21 %sext_ln1273_331"   --->   Operation 1654 'sub' 'r_V_412' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%mult_V_399 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_412, i32 5, i32 20"   --->   Operation 1655 'partselect' 'mult_V_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%shl_ln1273_201 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_168, i5 0"   --->   Operation 1656 'bitconcatenate' 'shl_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.81ns)   --->   "%r_V_413 = sub i21 %shl_ln1273_201, i21 %sext_ln1273_331"   --->   Operation 1657 'sub' 'r_V_413' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%mult_V_400 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_413, i32 5, i32 20"   --->   Operation 1658 'partselect' 'mult_V_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%shl_ln1273_202 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_168, i2 0"   --->   Operation 1659 'bitconcatenate' 'shl_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln1273_336 = sext i18 %shl_ln1273_202"   --->   Operation 1660 'sext' 'sext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.79ns)   --->   "%r_V_414 = sub i19 0, i19 %sext_ln1273_336"   --->   Operation 1661 'sub' 'r_V_414' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_414, i32 5, i32 18"   --->   Operation 1662 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln17_175 = sext i14 %mult_V_401" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1663 'sext' 'sext_ln17_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%a_V_169 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51"   --->   Operation 1664 'load' 'a_V_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln1273_337 = sext i16 %a_V_169"   --->   Operation 1665 'sext' 'sext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln1273_338 = sext i16 %a_V_169"   --->   Operation 1666 'sext' 'sext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln1273_339 = sext i16 %a_V_169"   --->   Operation 1667 'sext' 'sext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%shl_ln1273_203 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_169, i2 0"   --->   Operation 1668 'bitconcatenate' 'shl_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln1273_340 = sext i18 %shl_ln1273_203"   --->   Operation 1669 'sext' 'sext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.79ns)   --->   "%r_V_415 = add i19 %sext_ln1273_340, i19 %sext_ln1273_339"   --->   Operation 1670 'add' 'r_V_415' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%mult_V_402 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_415, i32 5, i32 18"   --->   Operation 1671 'partselect' 'mult_V_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln818_157 = sext i14 %mult_V_402"   --->   Operation 1672 'sext' 'sext_ln818_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%mult_V_403 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_169, i32 2, i32 15"   --->   Operation 1673 'partselect' 'mult_V_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln17_176 = sext i14 %mult_V_403" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1674 'sext' 'sext_ln17_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%shl_ln1273_204 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_169, i3 0"   --->   Operation 1675 'bitconcatenate' 'shl_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln1273_341 = sext i19 %shl_ln1273_204"   --->   Operation 1676 'sext' 'sext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.80ns)   --->   "%r_V_416 = add i20 %sext_ln1273_341, i20 %sext_ln1273_338"   --->   Operation 1677 'add' 'r_V_416' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%mult_V_404 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_416, i32 5, i32 19"   --->   Operation 1678 'partselect' 'mult_V_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln818_158 = sext i15 %mult_V_404"   --->   Operation 1679 'sext' 'sext_ln818_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.80ns)   --->   "%r_V_417 = sub i20 %sext_ln1273_338, i20 %sext_ln1273_341"   --->   Operation 1680 'sub' 'r_V_417' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%mult_V_405 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_417, i32 5, i32 19"   --->   Operation 1681 'partselect' 'mult_V_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln818_159 = sext i15 %mult_V_405"   --->   Operation 1682 'sext' 'sext_ln818_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (1.94ns)   --->   "%r_V_418 = mul i21 %sext_ln1273_337, i21 11"   --->   Operation 1683 'mul' 'r_V_418' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%mult_V_406 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_418, i32 5, i32 20"   --->   Operation 1684 'partselect' 'mult_V_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%mult_V_407 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_169, i32 4, i32 15"   --->   Operation 1685 'partselect' 'mult_V_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln17_177 = sext i12 %mult_V_407" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1686 'sext' 'sext_ln17_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%shl_ln1273_205 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_169, i4 0"   --->   Operation 1687 'bitconcatenate' 'shl_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln1273_342 = sext i20 %shl_ln1273_205"   --->   Operation 1688 'sext' 'sext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%shl_ln1273_206 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_169, i1 0"   --->   Operation 1689 'bitconcatenate' 'shl_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1273_343 = sext i17 %shl_ln1273_206"   --->   Operation 1690 'sext' 'sext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.80ns)   --->   "%r_V_419 = sub i21 %sext_ln1273_342, i21 %sext_ln1273_343"   --->   Operation 1691 'sub' 'r_V_419' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%mult_V_408 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_419, i32 5, i32 20"   --->   Operation 1692 'partselect' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.80ns)   --->   "%r_V_420 = sub i20 0, i20 %sext_ln1273_341"   --->   Operation 1693 'sub' 'r_V_420' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%mult_V_409 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_420, i32 5, i32 19"   --->   Operation 1694 'partselect' 'mult_V_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln818_160 = sext i15 %mult_V_409"   --->   Operation 1695 'sext' 'sext_ln818_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%a_V_170 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50"   --->   Operation 1696 'load' 'a_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i16 %a_V_170"   --->   Operation 1697 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln1273_344 = sext i16 %a_V_170"   --->   Operation 1698 'sext' 'sext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln1273_345 = sext i16 %a_V_170"   --->   Operation 1699 'sext' 'sext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%shl_ln1273_207 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_170, i2 0"   --->   Operation 1700 'bitconcatenate' 'shl_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln1273_346 = sext i18 %shl_ln1273_207"   --->   Operation 1701 'sext' 'sext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_279 = sub i19 0, i19 %sext_ln1273_346"   --->   Operation 1702 'sub' 'sub_ln1273_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1703 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_421 = sub i19 %sub_ln1273_279, i19 %sext_ln1273_345"   --->   Operation 1703 'sub' 'r_V_421' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%mult_V_410 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_421, i32 5, i32 18"   --->   Operation 1704 'partselect' 'mult_V_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln17_178 = sext i14 %mult_V_410" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1705 'sext' 'sext_ln17_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%shl_ln1273_208 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_170, i3 0"   --->   Operation 1706 'bitconcatenate' 'shl_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1273_347 = sext i19 %shl_ln1273_208"   --->   Operation 1707 'sext' 'sext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%shl_ln1273_209 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_170, i1 0"   --->   Operation 1708 'bitconcatenate' 'shl_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln1273_348 = sext i17 %shl_ln1273_209"   --->   Operation 1709 'sext' 'sext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln1273_349 = sext i17 %shl_ln1273_209"   --->   Operation 1710 'sext' 'sext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.80ns)   --->   "%r_V_422 = sub i20 %sext_ln1273_349, i20 %sext_ln1273_347"   --->   Operation 1711 'sub' 'r_V_422' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%mult_V_411 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_422, i32 5, i32 19"   --->   Operation 1712 'partselect' 'mult_V_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln818_161 = sext i15 %mult_V_411"   --->   Operation 1713 'sext' 'sext_ln818_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%mult_V_412 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_170, i32 5, i32 15"   --->   Operation 1714 'partselect' 'mult_V_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln17_179 = sext i11 %mult_V_412" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1715 'sext' 'sext_ln17_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%shl_ln1273_210 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_170, i4 0"   --->   Operation 1716 'bitconcatenate' 'shl_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln1273_350 = sext i20 %shl_ln1273_210"   --->   Operation 1717 'sext' 'sext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_282 = sub i21 0, i21 %sext_ln1273_350"   --->   Operation 1718 'sub' 'sub_ln1273_282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1719 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_423 = sub i21 %sub_ln1273_282, i21 %sext_ln1273_348"   --->   Operation 1719 'sub' 'r_V_423' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%mult_V_413 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_423, i32 5, i32 20"   --->   Operation 1720 'partselect' 'mult_V_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.80ns)   --->   "%r_V_424 = add i20 %sext_ln1273_347, i20 %sext_ln1273_349"   --->   Operation 1721 'add' 'r_V_424' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%mult_V_414 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_424, i32 5, i32 19"   --->   Operation 1722 'partselect' 'mult_V_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln818_162 = sext i15 %mult_V_414"   --->   Operation 1723 'sext' 'sext_ln818_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.79ns)   --->   "%r_V_425 = sub i19 %sext_ln1273_345, i19 %sext_ln1273_346"   --->   Operation 1724 'sub' 'r_V_425' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%mult_V_415 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_425, i32 5, i32 18"   --->   Operation 1725 'partselect' 'mult_V_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln818_163 = sext i14 %mult_V_415"   --->   Operation 1726 'sext' 'sext_ln818_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.80ns)   --->   "%r_V_426 = sub i20 %sext_ln1273_347, i20 %sext_ln1273_349"   --->   Operation 1727 'sub' 'r_V_426' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%mult_V_416 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_426, i32 5, i32 19"   --->   Operation 1728 'partselect' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln818_164 = sext i15 %mult_V_416"   --->   Operation 1729 'sext' 'sext_ln818_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (0.80ns)   --->   "%r_V_427 = sub i20 %sext_ln1273_344, i20 %sext_ln1273_347"   --->   Operation 1730 'sub' 'r_V_427' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%mult_V_417 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_427, i32 5, i32 19"   --->   Operation 1731 'partselect' 'mult_V_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln818_166 = sext i15 %mult_V_417"   --->   Operation 1732 'sext' 'sext_ln818_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (1.94ns)   --->   "%mul_ln1270_32 = mul i21 %sext_ln1270_13, i21 19"   --->   Operation 1733 'mul' 'mul_ln1270_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_32, i32 5, i32 20"   --->   Operation 1734 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.80ns)   --->   "%r_V_428 = sub i21 %sext_ln1270_13, i21 %sext_ln1273_350"   --->   Operation 1735 'sub' 'r_V_428' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%mult_V_419 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_428, i32 5, i32 20"   --->   Operation 1736 'partselect' 'mult_V_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%a_V_171 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49"   --->   Operation 1737 'load' 'a_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln818_101 = sext i16 %a_V_171"   --->   Operation 1738 'sext' 'sext_ln818_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%mult_V_420 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_171, i32 4, i32 15"   --->   Operation 1739 'partselect' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln17_180 = sext i12 %mult_V_420" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1740 'sext' 'sext_ln17_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%shl_ln1273_211 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_171, i2 0"   --->   Operation 1741 'bitconcatenate' 'shl_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln1273_351 = sext i18 %shl_ln1273_211"   --->   Operation 1742 'sext' 'sext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.79ns)   --->   "%r_V_429 = sub i19 %sext_ln1273_351, i19 %sext_ln818_101"   --->   Operation 1743 'sub' 'r_V_429' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%mult_V_421 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_429, i32 5, i32 18"   --->   Operation 1744 'partselect' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln17_181 = sext i14 %mult_V_421" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1745 'sext' 'sext_ln17_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%shl_ln1273_212 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_171, i1 0"   --->   Operation 1746 'bitconcatenate' 'shl_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln1273_352 = sext i17 %shl_ln1273_212"   --->   Operation 1747 'sext' 'sext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.79ns)   --->   "%r_V_430 = sub i18 0, i18 %sext_ln1273_352"   --->   Operation 1748 'sub' 'r_V_430' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%mult_V_422 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_430, i32 5, i32 17"   --->   Operation 1749 'partselect' 'mult_V_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln17_182 = sext i13 %mult_V_422" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1750 'sext' 'sext_ln17_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%mult_V_423 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_171, i32 5, i32 15"   --->   Operation 1751 'partselect' 'mult_V_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln17_183 = sext i11 %mult_V_423" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1752 'sext' 'sext_ln17_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.79ns)   --->   "%r_V_431 = sub i19 %sext_ln818_101, i19 %sext_ln1273_351"   --->   Operation 1753 'sub' 'r_V_431' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%mult_V_424 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_431, i32 5, i32 18"   --->   Operation 1754 'partselect' 'mult_V_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln17_184 = sext i14 %mult_V_424" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1755 'sext' 'sext_ln17_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%a_V_172 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48"   --->   Operation 1756 'load' 'a_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i16 %a_V_172"   --->   Operation 1757 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%mult_V_426 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_172, i32 2, i32 15"   --->   Operation 1758 'partselect' 'mult_V_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln17_185 = sext i14 %mult_V_426" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1759 'sext' 'sext_ln17_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (1.94ns)   --->   "%mul_ln1270_33 = mul i21 %sext_ln1270_14, i21 19"   --->   Operation 1760 'mul' 'mul_ln1270_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%mult_V_427 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_33, i32 5, i32 20"   --->   Operation 1761 'partselect' 'mult_V_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%shl_ln1273_214 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_172, i1 0"   --->   Operation 1762 'bitconcatenate' 'shl_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1273_353 = sext i17 %shl_ln1273_214"   --->   Operation 1763 'sext' 'sext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln1273_354 = sext i17 %shl_ln1273_214"   --->   Operation 1764 'sext' 'sext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.79ns)   --->   "%r_V_433 = sub i18 0, i18 %sext_ln1273_354"   --->   Operation 1765 'sub' 'r_V_433' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%mult_V_428 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_433, i32 5, i32 17"   --->   Operation 1766 'partselect' 'mult_V_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln17_186 = sext i13 %mult_V_428" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1767 'sext' 'sext_ln17_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_172, i3 0"   --->   Operation 1768 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln1273_355 = sext i19 %shl_ln1273_215"   --->   Operation 1769 'sext' 'sext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.80ns)   --->   "%r_V_434 = sub i20 %sext_ln1273_355, i20 %sext_ln1273_353"   --->   Operation 1770 'sub' 'r_V_434' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%mult_V_429 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_434, i32 5, i32 19"   --->   Operation 1771 'partselect' 'mult_V_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln818_167 = sext i15 %mult_V_429"   --->   Operation 1772 'sext' 'sext_ln818_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%mult_V_430 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_172, i32 1, i32 15"   --->   Operation 1773 'partselect' 'mult_V_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln818_106 = sext i15 %mult_V_430"   --->   Operation 1774 'sext' 'sext_ln818_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%a_V_173 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47"   --->   Operation 1775 'load' 'a_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln1273_356 = sext i16 %a_V_173"   --->   Operation 1776 'sext' 'sext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln1273_357 = sext i16 %a_V_173"   --->   Operation 1777 'sext' 'sext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln1273_358 = sext i16 %a_V_173"   --->   Operation 1778 'sext' 'sext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln1273_359 = sext i16 %a_V_173"   --->   Operation 1779 'sext' 'sext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_173, i2 0"   --->   Operation 1780 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln1273_360 = sext i18 %shl_ln1273_216"   --->   Operation 1781 'sext' 'sext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.79ns)   --->   "%r_V_435 = add i19 %sext_ln1273_360, i19 %sext_ln1273_359"   --->   Operation 1782 'add' 'r_V_435' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%mult_V_431 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_435, i32 5, i32 18"   --->   Operation 1783 'partselect' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln17_187 = sext i14 %mult_V_431" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1784 'sext' 'sext_ln17_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.79ns)   --->   "%r_V_436 = sub i19 %sext_ln1273_359, i19 %sext_ln1273_360"   --->   Operation 1785 'sub' 'r_V_436' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%mult_V_432 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_436, i32 5, i32 18"   --->   Operation 1786 'partselect' 'mult_V_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln818_168 = sext i14 %mult_V_432"   --->   Operation 1787 'sext' 'sext_ln818_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_173, i3 0"   --->   Operation 1788 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln1273_361 = sext i19 %shl_ln1273_217"   --->   Operation 1789 'sext' 'sext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.80ns)   --->   "%r_V_437 = sub i20 %sext_ln1273_358, i20 %sext_ln1273_361"   --->   Operation 1790 'sub' 'r_V_437' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_437, i32 5, i32 19"   --->   Operation 1791 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln818_171 = sext i15 %mult_V_433"   --->   Operation 1792 'sext' 'sext_ln818_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_173, i4 0"   --->   Operation 1793 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln1273_362 = sext i20 %shl_ln1273_218"   --->   Operation 1794 'sext' 'sext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_173, i1 0"   --->   Operation 1795 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln1273_363 = sext i17 %shl_ln1273_219"   --->   Operation 1796 'sext' 'sext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.80ns)   --->   "%r_V_438 = sub i21 %sext_ln1273_362, i21 %sext_ln1273_363"   --->   Operation 1797 'sub' 'r_V_438' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%mult_V_434 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_438, i32 5, i32 20"   --->   Operation 1798 'partselect' 'mult_V_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_297 = sub i19 0, i19 %sext_ln1273_360"   --->   Operation 1799 'sub' 'sub_ln1273_297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1800 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_439 = sub i19 %sub_ln1273_297, i19 %sext_ln1273_359"   --->   Operation 1800 'sub' 'r_V_439' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%mult_V_435 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_439, i32 5, i32 18"   --->   Operation 1801 'partselect' 'mult_V_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln17_188 = sext i14 %mult_V_435" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1802 'sext' 'sext_ln17_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.78ns)   --->   "%r_V_440 = sub i17 0, i17 %sext_ln1273_357"   --->   Operation 1803 'sub' 'r_V_440' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%mult_V_436 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_440, i32 5, i32 16"   --->   Operation 1804 'partselect' 'mult_V_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln17_189 = sext i12 %mult_V_436" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1805 'sext' 'sext_ln17_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (1.94ns)   --->   "%r_V_441 = mul i21 %sext_ln1273_356, i21 11"   --->   Operation 1806 'mul' 'r_V_441' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%mult_V_437 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_441, i32 5, i32 20"   --->   Operation 1807 'partselect' 'mult_V_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.79ns)   --->   "%r_V_442 = sub i19 %sext_ln1273_360, i19 %sext_ln1273_359"   --->   Operation 1808 'sub' 'r_V_442' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%mult_V_438 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_442, i32 5, i32 18"   --->   Operation 1809 'partselect' 'mult_V_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln17_190 = sext i14 %mult_V_438" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1810 'sext' 'sext_ln17_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%mult_V_439 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_173, i32 5, i32 15"   --->   Operation 1811 'partselect' 'mult_V_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln17_191 = sext i11 %mult_V_439" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1812 'sext' 'sext_ln17_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%a_V_174 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46"   --->   Operation 1813 'load' 'a_V_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln1273_364 = sext i16 %a_V_174"   --->   Operation 1814 'sext' 'sext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln1273_365 = sext i16 %a_V_174"   --->   Operation 1815 'sext' 'sext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_174, i1 0"   --->   Operation 1816 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln1273_366 = sext i17 %shl_ln1273_220"   --->   Operation 1817 'sext' 'sext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln1273_367 = sext i17 %shl_ln1273_220"   --->   Operation 1818 'sext' 'sext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.79ns)   --->   "%r_V_443 = sub i18 0, i18 %sext_ln1273_367"   --->   Operation 1819 'sub' 'r_V_443' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%mult_V_440 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_443, i32 5, i32 17"   --->   Operation 1820 'partselect' 'mult_V_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln17_192 = sext i13 %mult_V_440" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1821 'sext' 'sext_ln17_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_174, i2 0"   --->   Operation 1822 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln1273_368 = sext i18 %shl_ln1273_221"   --->   Operation 1823 'sext' 'sext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_302 = sub i19 0, i19 %sext_ln1273_368"   --->   Operation 1824 'sub' 'sub_ln1273_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1825 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_444 = sub i19 %sub_ln1273_302, i19 %sext_ln1273_365"   --->   Operation 1825 'sub' 'r_V_444' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%mult_V_441 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_444, i32 5, i32 18"   --->   Operation 1826 'partselect' 'mult_V_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln17_193 = sext i14 %mult_V_441" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1827 'sext' 'sext_ln17_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_174, i3 0"   --->   Operation 1828 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln1273_369 = sext i19 %shl_ln1273_222"   --->   Operation 1829 'sext' 'sext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.80ns)   --->   "%r_V_445 = sub i20 %sext_ln1273_364, i20 %sext_ln1273_369"   --->   Operation 1830 'sub' 'r_V_445' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_445, i32 5, i32 19"   --->   Operation 1831 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln818_172 = sext i15 %mult_V_442"   --->   Operation 1832 'sext' 'sext_ln818_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.80ns)   --->   "%r_V_446 = add i20 %sext_ln1273_369, i20 %sext_ln1273_364"   --->   Operation 1833 'add' 'r_V_446' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%mult_V_443 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_446, i32 5, i32 19"   --->   Operation 1834 'partselect' 'mult_V_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln818_173 = sext i15 %mult_V_443"   --->   Operation 1835 'sext' 'sext_ln818_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.80ns)   --->   "%r_V_447 = sub i20 %sext_ln1273_366, i20 %sext_ln1273_369"   --->   Operation 1836 'sub' 'r_V_447' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%mult_V_444 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_447, i32 5, i32 19"   --->   Operation 1837 'partselect' 'mult_V_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln818_174 = sext i15 %mult_V_444"   --->   Operation 1838 'sext' 'sext_ln818_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%a_V_175 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45"   --->   Operation 1839 'load' 'a_V_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln1273_370 = sext i16 %a_V_175"   --->   Operation 1840 'sext' 'sext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln1273_371 = sext i16 %a_V_175"   --->   Operation 1841 'sext' 'sext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln1273_372 = sext i16 %a_V_175"   --->   Operation 1842 'sext' 'sext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_175, i4 0"   --->   Operation 1843 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln1273_373 = sext i20 %shl_ln1273_223"   --->   Operation 1844 'sext' 'sext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_175, i2 0"   --->   Operation 1845 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln1273_374 = sext i18 %shl_ln1273_224"   --->   Operation 1846 'sext' 'sext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln1273_375 = sext i18 %shl_ln1273_224"   --->   Operation 1847 'sext' 'sext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.80ns)   --->   "%r_V_448 = sub i21 %sext_ln1273_375, i21 %sext_ln1273_373"   --->   Operation 1848 'sub' 'r_V_448' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%mult_V_445 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_448, i32 5, i32 20"   --->   Operation 1849 'partselect' 'mult_V_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.79ns)   --->   "%r_V_449 = sub i19 0, i19 %sext_ln1273_374"   --->   Operation 1850 'sub' 'r_V_449' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%mult_V_446 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_449, i32 5, i32 18"   --->   Operation 1851 'partselect' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln818_176 = sext i14 %mult_V_446"   --->   Operation 1852 'sext' 'sext_ln818_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln17_194 = sext i14 %mult_V_446" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1853 'sext' 'sext_ln17_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.79ns)   --->   "%r_V_450 = add i19 %sext_ln1273_374, i19 %sext_ln1273_371"   --->   Operation 1854 'add' 'r_V_450' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_450, i32 5, i32 18"   --->   Operation 1855 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln17_195 = sext i14 %mult_V_447" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1856 'sext' 'sext_ln17_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_175, i3 0"   --->   Operation 1857 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln1273_376 = sext i19 %shl_ln1273_225"   --->   Operation 1858 'sext' 'sext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.80ns)   --->   "%r_V_451 = sub i20 0, i20 %sext_ln1273_376"   --->   Operation 1859 'sub' 'r_V_451' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_451, i32 5, i32 19"   --->   Operation 1860 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln818_177 = sext i15 %mult_V_448"   --->   Operation 1861 'sext' 'sext_ln818_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (1.94ns)   --->   "%r_V_452 = mul i21 %sext_ln1273_370, i21 11"   --->   Operation 1862 'mul' 'r_V_452' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_452, i32 5, i32 20"   --->   Operation 1863 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.80ns)   --->   "%r_V_453 = sub i21 0, i21 %sext_ln1273_373"   --->   Operation 1864 'sub' 'r_V_453' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%mult_V_450 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_453, i32 5, i32 20"   --->   Operation 1865 'partselect' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.80ns)   --->   "%r_V_454 = sub i20 %sext_ln1273_376, i20 %sext_ln1273_372"   --->   Operation 1866 'sub' 'r_V_454' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%mult_V_451 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_454, i32 5, i32 19"   --->   Operation 1867 'partselect' 'mult_V_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln818_178 = sext i15 %mult_V_451"   --->   Operation 1868 'sext' 'sext_ln818_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_175, i1 0"   --->   Operation 1869 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln1273_377 = sext i17 %shl_ln1273_226"   --->   Operation 1870 'sext' 'sext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln1273_378 = sext i17 %shl_ln1273_226"   --->   Operation 1871 'sext' 'sext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (0.80ns)   --->   "%r_V_455 = sub i21 %sext_ln1273_378, i21 %sext_ln1273_373"   --->   Operation 1872 'sub' 'r_V_455' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_455, i32 5, i32 20"   --->   Operation 1873 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.79ns)   --->   "%r_V_456 = sub i19 %sext_ln1273_374, i19 %sext_ln1273_371"   --->   Operation 1874 'sub' 'r_V_456' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_453 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_456, i32 5, i32 18"   --->   Operation 1875 'partselect' 'mult_V_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln17_196 = sext i14 %mult_V_453" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1876 'sext' 'sext_ln17_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.80ns)   --->   "%r_V_457 = sub i20 %sext_ln1273_377, i20 %sext_ln1273_376"   --->   Operation 1877 'sub' 'r_V_457' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%mult_V_454 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_457, i32 5, i32 19"   --->   Operation 1878 'partselect' 'mult_V_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln818_179 = sext i15 %mult_V_454"   --->   Operation 1879 'sext' 'sext_ln818_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%mult_V_455 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_175, i32 3, i32 15"   --->   Operation 1880 'partselect' 'mult_V_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln17_197 = sext i13 %mult_V_455" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1881 'sext' 'sext_ln17_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%a_V_176 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44"   --->   Operation 1882 'load' 'a_V_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i16 %a_V_176"   --->   Operation 1883 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln1273_379 = sext i16 %a_V_176"   --->   Operation 1884 'sext' 'sext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln1273_380 = sext i16 %a_V_176"   --->   Operation 1885 'sext' 'sext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_176, i3 0"   --->   Operation 1886 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1273_381 = sext i19 %shl_ln1273_227"   --->   Operation 1887 'sext' 'sext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.80ns)   --->   "%r_V_458 = add i20 %sext_ln1273_381, i20 %sext_ln1273_379"   --->   Operation 1888 'add' 'r_V_458' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%mult_V_456 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_458, i32 5, i32 19"   --->   Operation 1889 'partselect' 'mult_V_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln818_182 = sext i15 %mult_V_456"   --->   Operation 1890 'sext' 'sext_ln818_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_176, i4 0"   --->   Operation 1891 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln1273_382 = sext i20 %shl_ln1273_228"   --->   Operation 1892 'sext' 'sext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_176, i2 0"   --->   Operation 1893 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln1273_383 = sext i18 %shl_ln1273_229"   --->   Operation 1894 'sext' 'sext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln1273_384 = sext i18 %shl_ln1273_229"   --->   Operation 1895 'sext' 'sext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.80ns)   --->   "%r_V_459 = add i21 %sext_ln1273_382, i21 %sext_ln1273_384"   --->   Operation 1896 'add' 'r_V_459' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%mult_V_457 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_459, i32 5, i32 20"   --->   Operation 1897 'partselect' 'mult_V_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.80ns)   --->   "%r_V_460 = sub i20 %sext_ln1273_379, i20 %sext_ln1273_381"   --->   Operation 1898 'sub' 'r_V_460' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%mult_V_458 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_460, i32 5, i32 19"   --->   Operation 1899 'partselect' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln818_187 = sext i15 %mult_V_458"   --->   Operation 1900 'sext' 'sext_ln818_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_176, i1 0"   --->   Operation 1901 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln1273_385 = sext i17 %shl_ln1273_230"   --->   Operation 1902 'sext' 'sext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.79ns)   --->   "%r_V_461 = sub i18 0, i18 %sext_ln1273_385"   --->   Operation 1903 'sub' 'r_V_461' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%mult_V_459 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_461, i32 5, i32 17"   --->   Operation 1904 'partselect' 'mult_V_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln17_198 = sext i13 %mult_V_459" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1905 'sext' 'sext_ln17_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.80ns)   --->   "%r_V_462 = sub i20 %sext_ln1273_381, i20 %sext_ln1273_379"   --->   Operation 1906 'sub' 'r_V_462' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%mult_V_460 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_462, i32 5, i32 19"   --->   Operation 1907 'partselect' 'mult_V_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln818_188 = sext i15 %mult_V_460"   --->   Operation 1908 'sext' 'sext_ln818_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.80ns)   --->   "%r_V_463 = sub i20 0, i20 %sext_ln1273_381"   --->   Operation 1909 'sub' 'r_V_463' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%mult_V_461 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_463, i32 5, i32 19"   --->   Operation 1910 'partselect' 'mult_V_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln818_189 = sext i15 %mult_V_461"   --->   Operation 1911 'sext' 'sext_ln818_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (1.94ns)   --->   "%mul_ln1270_34 = mul i21 %sext_ln1270_15, i21 19"   --->   Operation 1912 'mul' 'mul_ln1270_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%mult_V_462 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_34, i32 5, i32 20"   --->   Operation 1913 'partselect' 'mult_V_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (1.94ns)   --->   "%r_V_464 = mul i21 %sext_ln1270_15, i21 13"   --->   Operation 1914 'mul' 'r_V_464' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%mult_V_463 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_464, i32 5, i32 20"   --->   Operation 1915 'partselect' 'mult_V_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%mult_V_464 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_176, i32 4, i32 15"   --->   Operation 1916 'partselect' 'mult_V_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln17_199 = sext i12 %mult_V_464" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1917 'sext' 'sext_ln17_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.79ns)   --->   "%r_V_465 = sub i19 %sext_ln1273_383, i19 %sext_ln1273_380"   --->   Operation 1918 'sub' 'r_V_465' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%mult_V_465 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_465, i32 5, i32 18"   --->   Operation 1919 'partselect' 'mult_V_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln17_200 = sext i14 %mult_V_465" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1920 'sext' 'sext_ln17_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%a_V_177 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43"   --->   Operation 1921 'load' 'a_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln1273_386 = sext i16 %a_V_177"   --->   Operation 1922 'sext' 'sext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_177, i2 0"   --->   Operation 1923 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln1273_387 = sext i18 %shl_ln1273_231"   --->   Operation 1924 'sext' 'sext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (0.79ns)   --->   "%r_V_466 = add i19 %sext_ln1273_387, i19 %sext_ln1273_386"   --->   Operation 1925 'add' 'r_V_466' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%mult_V_466 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_466, i32 5, i32 18"   --->   Operation 1926 'partselect' 'mult_V_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln17_201 = sext i14 %mult_V_466" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1927 'sext' 'sext_ln17_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.79ns)   --->   "%r_V_467 = sub i19 %sext_ln1273_386, i19 %sext_ln1273_387"   --->   Operation 1928 'sub' 'r_V_467' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%mult_V_467 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_467, i32 5, i32 18"   --->   Operation 1929 'partselect' 'mult_V_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln17_202 = sext i14 %mult_V_467" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1930 'sext' 'sext_ln17_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.79ns)   --->   "%r_V_468 = sub i19 %sext_ln1273_387, i19 %sext_ln1273_386"   --->   Operation 1931 'sub' 'r_V_468' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%mult_V_468 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_468, i32 5, i32 18"   --->   Operation 1932 'partselect' 'mult_V_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln17_203 = sext i14 %mult_V_468" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1933 'sext' 'sext_ln17_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.00ns)   --->   "%a_V_178 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42"   --->   Operation 1934 'load' 'a_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln1273_388 = sext i16 %a_V_178"   --->   Operation 1935 'sext' 'sext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln1273_389 = sext i16 %a_V_178"   --->   Operation 1936 'sext' 'sext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln1273_390 = sext i16 %a_V_178"   --->   Operation 1937 'sext' 'sext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln1273_391 = sext i16 %a_V_178"   --->   Operation 1938 'sext' 'sext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.78ns)   --->   "%r_V_469 = sub i17 0, i17 %sext_ln1273_391"   --->   Operation 1939 'sub' 'r_V_469' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%mult_V_469 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_469, i32 5, i32 16"   --->   Operation 1940 'partselect' 'mult_V_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln17_204 = sext i12 %mult_V_469" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1941 'sext' 'sext_ln17_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (1.94ns)   --->   "%r_V_470 = mul i21 %sext_ln1273_390, i21 11"   --->   Operation 1942 'mul' 'r_V_470' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%mult_V_470 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_470, i32 5, i32 20"   --->   Operation 1943 'partselect' 'mult_V_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%mult_V_471 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_178, i32 5, i32 15"   --->   Operation 1944 'partselect' 'mult_V_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln17_205 = sext i11 %mult_V_471" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1945 'sext' 'sext_ln17_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_178, i2 0"   --->   Operation 1946 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln1273_392 = sext i18 %shl_ln1273_232"   --->   Operation 1947 'sext' 'sext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_322 = sub i19 0, i19 %sext_ln1273_392"   --->   Operation 1948 'sub' 'sub_ln1273_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1949 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_471 = sub i19 %sub_ln1273_322, i19 %sext_ln1273_389"   --->   Operation 1949 'sub' 'r_V_471' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%mult_V_472 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_471, i32 5, i32 18"   --->   Operation 1950 'partselect' 'mult_V_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln17_206 = sext i14 %mult_V_472" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1951 'sext' 'sext_ln17_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%mult_V_473 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_178, i32 3, i32 15"   --->   Operation 1952 'partselect' 'mult_V_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln17_207 = sext i13 %mult_V_473" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1953 'sext' 'sext_ln17_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.79ns)   --->   "%r_V_472 = sub i19 %sext_ln1273_389, i19 %sext_ln1273_392"   --->   Operation 1954 'sub' 'r_V_472' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%mult_V_474 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_472, i32 5, i32 18"   --->   Operation 1955 'partselect' 'mult_V_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln17_208 = sext i14 %mult_V_474" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1956 'sext' 'sext_ln17_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_178, i3 0"   --->   Operation 1957 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln1273_393 = sext i19 %shl_ln1273_233"   --->   Operation 1958 'sext' 'sext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (0.80ns)   --->   "%r_V_473 = sub i20 %sext_ln1273_393, i20 %sext_ln1273_388"   --->   Operation 1959 'sub' 'r_V_473' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%mult_V_475 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_473, i32 5, i32 19"   --->   Operation 1960 'partselect' 'mult_V_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%a_V_179 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41"   --->   Operation 1961 'load' 'a_V_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln1273_395 = sext i16 %a_V_179"   --->   Operation 1962 'sext' 'sext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln1273_396 = sext i16 %a_V_179"   --->   Operation 1963 'sext' 'sext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_179, i3 0"   --->   Operation 1964 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln1273_397 = sext i19 %shl_ln1273_234"   --->   Operation 1965 'sext' 'sext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.80ns)   --->   "%r_V_474 = sub i20 %sext_ln1273_395, i20 %sext_ln1273_397"   --->   Operation 1966 'sub' 'r_V_474' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%mult_V_476 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_474, i32 5, i32 19"   --->   Operation 1967 'partselect' 'mult_V_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln818_193 = sext i15 %mult_V_476"   --->   Operation 1968 'sext' 'sext_ln818_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_179, i2 0"   --->   Operation 1969 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln1273_399 = sext i18 %shl_ln1273_236"   --->   Operation 1970 'sext' 'sext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.79ns)   --->   "%r_V_478 = sub i19 %sext_ln1273_399, i19 %sext_ln1273_396"   --->   Operation 1971 'sub' 'r_V_478' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%mult_V_480 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_478, i32 5, i32 18"   --->   Operation 1972 'partselect' 'mult_V_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln17_209 = sext i14 %mult_V_480" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1973 'sext' 'sext_ln17_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_330 = sub i20 0, i20 %sext_ln1273_397"   --->   Operation 1974 'sub' 'sub_ln1273_330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1975 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_479 = sub i20 %sub_ln1273_330, i20 %sext_ln1273_395"   --->   Operation 1975 'sub' 'r_V_479' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%mult_V_481 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_479, i32 5, i32 19"   --->   Operation 1976 'partselect' 'mult_V_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln818_194 = sext i15 %mult_V_481"   --->   Operation 1977 'sext' 'sext_ln818_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%a_V_180 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40"   --->   Operation 1978 'load' 'a_V_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln1273_402 = sext i16 %a_V_180"   --->   Operation 1979 'sext' 'sext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln1273_403 = sext i16 %a_V_180"   --->   Operation 1980 'sext' 'sext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln1273_404 = sext i16 %a_V_180"   --->   Operation 1981 'sext' 'sext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.78ns)   --->   "%r_V_481 = sub i17 0, i17 %sext_ln1273_404"   --->   Operation 1982 'sub' 'r_V_481' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%mult_V_483 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_481, i32 5, i32 16"   --->   Operation 1983 'partselect' 'mult_V_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln17_210 = sext i12 %mult_V_483" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1984 'sext' 'sext_ln17_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%shl_ln1273_238 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_180, i3 0"   --->   Operation 1985 'bitconcatenate' 'shl_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln1273_405 = sext i19 %shl_ln1273_238"   --->   Operation 1986 'sext' 'sext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%shl_ln1273_239 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_180, i1 0"   --->   Operation 1987 'bitconcatenate' 'shl_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln1273_406 = sext i17 %shl_ln1273_239"   --->   Operation 1988 'sext' 'sext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.80ns)   --->   "%r_V_482 = sub i20 %sext_ln1273_405, i20 %sext_ln1273_406"   --->   Operation 1989 'sub' 'r_V_482' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%mult_V_484 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_482, i32 5, i32 19"   --->   Operation 1990 'partselect' 'mult_V_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%shl_ln1273_240 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_180, i2 0"   --->   Operation 1991 'bitconcatenate' 'shl_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln1273_407 = sext i18 %shl_ln1273_240"   --->   Operation 1992 'sext' 'sext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (0.79ns)   --->   "%r_V_483 = sub i19 %sext_ln1273_403, i19 %sext_ln1273_407"   --->   Operation 1993 'sub' 'r_V_483' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%mult_V_485 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_483, i32 5, i32 18"   --->   Operation 1994 'partselect' 'mult_V_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln17_211 = sext i14 %mult_V_485" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1995 'sext' 'sext_ln17_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.80ns)   --->   "%r_V_484 = sub i20 0, i20 %sext_ln1273_405"   --->   Operation 1996 'sub' 'r_V_484' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%mult_V_486 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_484, i32 5, i32 19"   --->   Operation 1997 'partselect' 'mult_V_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln818_196 = sext i15 %mult_V_486"   --->   Operation 1998 'sext' 'sext_ln818_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.80ns)   --->   "%r_V_485 = sub i20 %r_V_484, i20 %sext_ln1273_402"   --->   Operation 1999 'sub' 'r_V_485' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%mult_V_487 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_485, i32 5, i32 19"   --->   Operation 2000 'partselect' 'mult_V_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln818_197 = sext i15 %mult_V_487"   --->   Operation 2001 'sext' 'sext_ln818_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%a_V_181 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39"   --->   Operation 2002 'load' 'a_V_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%mult_V_488 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_181, i32 5, i32 15"   --->   Operation 2003 'partselect' 'mult_V_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln17_212 = sext i11 %mult_V_488" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2004 'sext' 'sext_ln17_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln1273_408 = sext i16 %a_V_181"   --->   Operation 2005 'sext' 'sext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln1273_409 = sext i16 %a_V_181"   --->   Operation 2006 'sext' 'sext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%shl_ln1273_241 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_181, i2 0"   --->   Operation 2007 'bitconcatenate' 'shl_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln1273_410 = sext i18 %shl_ln1273_241"   --->   Operation 2008 'sext' 'sext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.79ns)   --->   "%r_V_486 = sub i19 %sext_ln1273_409, i19 %sext_ln1273_410"   --->   Operation 2009 'sub' 'r_V_486' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%mult_V_489 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_486, i32 5, i32 18"   --->   Operation 2010 'partselect' 'mult_V_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln17_213 = sext i14 %mult_V_489" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2011 'sext' 'sext_ln17_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%mult_V_490 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_181, i32 4, i32 15"   --->   Operation 2012 'partselect' 'mult_V_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln17_214 = sext i12 %mult_V_490" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2013 'sext' 'sext_ln17_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.79ns)   --->   "%r_V_490 = sub i19 0, i19 %sext_ln1273_410"   --->   Operation 2014 'sub' 'r_V_490' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2015 [1/1] (0.80ns)   --->   "%r_V_487 = sub i19 %r_V_490, i19 %sext_ln1273_409"   --->   Operation 2015 'sub' 'r_V_487' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%mult_V_491 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_487, i32 5, i32 18"   --->   Operation 2016 'partselect' 'mult_V_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln17_215 = sext i14 %mult_V_491" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2017 'sext' 'sext_ln17_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%shl_ln1273_242 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_181, i3 0"   --->   Operation 2018 'bitconcatenate' 'shl_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln1273_411 = sext i19 %shl_ln1273_242"   --->   Operation 2019 'sext' 'sext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.80ns)   --->   "%r_V_489 = sub i20 0, i20 %sext_ln1273_411"   --->   Operation 2020 'sub' 'r_V_489' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2021 [1/1] (0.80ns)   --->   "%r_V_488 = sub i20 %r_V_489, i20 %sext_ln1273_408"   --->   Operation 2021 'sub' 'r_V_488' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%mult_V_492 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_488, i32 5, i32 19"   --->   Operation 2022 'partselect' 'mult_V_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.00ns)   --->   "%mult_V_493 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_489, i32 5, i32 19"   --->   Operation 2023 'partselect' 'mult_V_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln818_199 = sext i15 %mult_V_493"   --->   Operation 2024 'sext' 'sext_ln818_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%mult_V_494 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_490, i32 5, i32 18"   --->   Operation 2025 'partselect' 'mult_V_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln17_216 = sext i14 %mult_V_494" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2026 'sext' 'sext_ln17_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%a_V_182 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38"   --->   Operation 2027 'load' 'a_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln1273_412 = sext i16 %a_V_182"   --->   Operation 2028 'sext' 'sext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln1273_413 = sext i16 %a_V_182"   --->   Operation 2029 'sext' 'sext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln1273_414 = sext i16 %a_V_182"   --->   Operation 2030 'sext' 'sext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%shl_ln1273_243 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_182, i3 0"   --->   Operation 2031 'bitconcatenate' 'shl_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln1273_415 = sext i19 %shl_ln1273_243"   --->   Operation 2032 'sext' 'sext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.80ns)   --->   "%r_V_491 = sub i20 %sext_ln1273_415, i20 %sext_ln1273_413"   --->   Operation 2033 'sub' 'r_V_491' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%mult_V_495 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_491, i32 5, i32 19"   --->   Operation 2034 'partselect' 'mult_V_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln818_200 = sext i15 %mult_V_495"   --->   Operation 2035 'sext' 'sext_ln818_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%shl_ln1273_244 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_182, i2 0"   --->   Operation 2036 'bitconcatenate' 'shl_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln1273_416 = sext i18 %shl_ln1273_244"   --->   Operation 2037 'sext' 'sext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.79ns)   --->   "%r_V_492 = add i19 %sext_ln1273_416, i19 %sext_ln1273_414"   --->   Operation 2038 'add' 'r_V_492' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2039 [1/1] (0.00ns)   --->   "%mult_V_496 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_492, i32 5, i32 18"   --->   Operation 2039 'partselect' 'mult_V_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln17_217 = sext i14 %mult_V_496" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2040 'sext' 'sext_ln17_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (1.94ns)   --->   "%mul_ln1270_35 = mul i21 %sext_ln1273_412, i21 2097129"   --->   Operation 2041 'mul' 'mul_ln1270_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2042 [1/1] (0.00ns)   --->   "%mult_V_497 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_35, i32 5, i32 20"   --->   Operation 2042 'partselect' 'mult_V_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%mult_V_498 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_182, i32 4, i32 15"   --->   Operation 2043 'partselect' 'mult_V_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln17_218 = sext i12 %mult_V_498" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2044 'sext' 'sext_ln17_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%shl_ln1273_245 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_182, i1 0"   --->   Operation 2045 'bitconcatenate' 'shl_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln1273_417 = sext i17 %shl_ln1273_245"   --->   Operation 2046 'sext' 'sext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln1273_418 = sext i17 %shl_ln1273_245"   --->   Operation 2047 'sext' 'sext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.79ns)   --->   "%r_V_493 = sub i18 0, i18 %sext_ln1273_418"   --->   Operation 2048 'sub' 'r_V_493' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%mult_V_499 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_493, i32 5, i32 17"   --->   Operation 2049 'partselect' 'mult_V_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln17_219 = sext i13 %mult_V_499" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2050 'sext' 'sext_ln17_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_345 = sub i20 0, i20 %sext_ln1273_415"   --->   Operation 2051 'sub' 'sub_ln1273_345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2052 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_494 = sub i20 %sub_ln1273_345, i20 %sext_ln1273_417"   --->   Operation 2052 'sub' 'r_V_494' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%mult_V_500 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_494, i32 5, i32 19"   --->   Operation 2053 'partselect' 'mult_V_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln818_202 = sext i15 %mult_V_500"   --->   Operation 2054 'sext' 'sext_ln818_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (1.94ns)   --->   "%mul_ln1270_36 = mul i21 %sext_ln1273_412, i21 2097130"   --->   Operation 2055 'mul' 'mul_ln1270_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%mult_V_501 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_36, i32 5, i32 20"   --->   Operation 2056 'partselect' 'mult_V_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (1.94ns)   --->   "%r_V_495 = mul i21 %sext_ln1273_412, i21 2097139"   --->   Operation 2057 'mul' 'r_V_495' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%mult_V_502 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_495, i32 5, i32 20"   --->   Operation 2058 'partselect' 'mult_V_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.00ns)   --->   "%a_V_183 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37"   --->   Operation 2059 'load' 'a_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i16 %a_V_183"   --->   Operation 2060 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln1273_419 = sext i16 %a_V_183"   --->   Operation 2061 'sext' 'sext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln1273_420 = sext i16 %a_V_183"   --->   Operation 2062 'sext' 'sext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%shl_ln1273_246 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_183, i2 0"   --->   Operation 2063 'bitconcatenate' 'shl_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln1273_421 = sext i18 %shl_ln1273_246"   --->   Operation 2064 'sext' 'sext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.79ns)   --->   "%r_V_496 = sub i19 %sext_ln1273_420, i19 %sext_ln1273_421"   --->   Operation 2065 'sub' 'r_V_496' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%mult_V_503 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_496, i32 5, i32 18"   --->   Operation 2066 'partselect' 'mult_V_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln17_220 = sext i14 %mult_V_503" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2067 'sext' 'sext_ln17_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.79ns)   --->   "%r_V_497 = sub i19 %sext_ln1273_421, i19 %sext_ln1273_420"   --->   Operation 2068 'sub' 'r_V_497' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%mult_V_504 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_497, i32 5, i32 18"   --->   Operation 2069 'partselect' 'mult_V_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln17_221 = sext i14 %mult_V_504" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2070 'sext' 'sext_ln17_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%shl_ln1273_247 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_183, i3 0"   --->   Operation 2071 'bitconcatenate' 'shl_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln1273_422 = sext i19 %shl_ln1273_247"   --->   Operation 2072 'sext' 'sext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.80ns)   --->   "%r_V_498 = sub i20 %sext_ln1273_419, i20 %sext_ln1273_422"   --->   Operation 2073 'sub' 'r_V_498' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%mult_V_505 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_498, i32 5, i32 19"   --->   Operation 2074 'partselect' 'mult_V_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln818_204 = sext i15 %mult_V_505"   --->   Operation 2075 'sext' 'sext_ln818_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%mult_V_506 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_183, i32 5, i32 15"   --->   Operation 2076 'partselect' 'mult_V_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln17_222 = sext i11 %mult_V_506" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2077 'sext' 'sext_ln17_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%shl_ln1273_248 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_183, i1 0"   --->   Operation 2078 'bitconcatenate' 'shl_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln1273_423 = sext i17 %shl_ln1273_248"   --->   Operation 2079 'sext' 'sext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.80ns)   --->   "%r_V_499 = add i20 %sext_ln1273_422, i20 %sext_ln1273_423"   --->   Operation 2080 'add' 'r_V_499' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%mult_V_507 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_499, i32 5, i32 19"   --->   Operation 2081 'partselect' 'mult_V_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln818_207 = sext i15 %mult_V_507"   --->   Operation 2082 'sext' 'sext_ln818_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (1.94ns)   --->   "%mul_ln1270_37 = mul i21 %sext_ln1270_16, i21 25"   --->   Operation 2083 'mul' 'mul_ln1270_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%mult_V_508 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_37, i32 5, i32 20"   --->   Operation 2084 'partselect' 'mult_V_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_350 = sub i19 0, i19 %sext_ln1273_421"   --->   Operation 2085 'sub' 'sub_ln1273_350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2086 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_500 = sub i19 %sub_ln1273_350, i19 %sext_ln1273_420"   --->   Operation 2086 'sub' 'r_V_500' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%mult_V_509 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_500, i32 5, i32 18"   --->   Operation 2087 'partselect' 'mult_V_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln17_223 = sext i14 %mult_V_509" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2088 'sext' 'sext_ln17_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%a_V_184 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36"   --->   Operation 2089 'load' 'a_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln1273_424 = sext i16 %a_V_184"   --->   Operation 2090 'sext' 'sext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln1273_425 = sext i16 %a_V_184"   --->   Operation 2091 'sext' 'sext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%shl_ln1273_249 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_184, i2 0"   --->   Operation 2092 'bitconcatenate' 'shl_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln1273_426 = sext i18 %shl_ln1273_249"   --->   Operation 2093 'sext' 'sext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln1273_427 = sext i18 %shl_ln1273_249"   --->   Operation 2094 'sext' 'sext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (0.79ns)   --->   "%r_V_501 = sub i19 0, i19 %sext_ln1273_427"   --->   Operation 2095 'sub' 'r_V_501' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%mult_V_510 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_501, i32 5, i32 18"   --->   Operation 2096 'partselect' 'mult_V_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln17_224 = sext i14 %mult_V_510" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2097 'sext' 'sext_ln17_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (0.78ns)   --->   "%r_V_502 = sub i17 0, i17 %sext_ln1273_425"   --->   Operation 2098 'sub' 'r_V_502' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%mult_V_511 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_502, i32 5, i32 16"   --->   Operation 2099 'partselect' 'mult_V_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln17_225 = sext i12 %mult_V_511" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2100 'sext' 'sext_ln17_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%shl_ln1273_250 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_184, i3 0"   --->   Operation 2101 'bitconcatenate' 'shl_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln1273_428 = sext i19 %shl_ln1273_250"   --->   Operation 2102 'sext' 'sext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%shl_ln1273_251 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_184, i1 0"   --->   Operation 2103 'bitconcatenate' 'shl_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1273_429 = sext i17 %shl_ln1273_251"   --->   Operation 2104 'sext' 'sext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln1273_430 = sext i17 %shl_ln1273_251"   --->   Operation 2105 'sext' 'sext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.80ns)   --->   "%r_V_503 = add i20 %sext_ln1273_428, i20 %sext_ln1273_430"   --->   Operation 2106 'add' 'r_V_503' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%mult_V_512 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_503, i32 5, i32 19"   --->   Operation 2107 'partselect' 'mult_V_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln818_208 = sext i15 %mult_V_512"   --->   Operation 2108 'sext' 'sext_ln818_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%shl_ln1273_252 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_184, i4 0"   --->   Operation 2109 'bitconcatenate' 'shl_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln1273_431 = sext i20 %shl_ln1273_252"   --->   Operation 2110 'sext' 'sext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.80ns)   --->   "%r_V_504 = sub i21 %sext_ln1273_431, i21 %sext_ln1273_426"   --->   Operation 2111 'sub' 'r_V_504' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%mult_V_513 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_504, i32 5, i32 20"   --->   Operation 2112 'partselect' 'mult_V_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (1.94ns)   --->   "%mul_ln1270_38 = mul i21 %sext_ln1273_424, i21 22"   --->   Operation 2113 'mul' 'mul_ln1270_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%mult_V_514 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_38, i32 5, i32 20"   --->   Operation 2114 'partselect' 'mult_V_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (0.79ns)   --->   "%r_V_505 = sub i18 0, i18 %sext_ln1273_429"   --->   Operation 2115 'sub' 'r_V_505' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%mult_V_515 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_505, i32 5, i32 17"   --->   Operation 2116 'partselect' 'mult_V_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln17_226 = sext i13 %mult_V_515" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2117 'sext' 'sext_ln17_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (1.94ns)   --->   "%mul_ln1270_39 = mul i21 %sext_ln1273_424, i21 2097126"   --->   Operation 2118 'mul' 'mul_ln1270_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%mult_V_516 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_39, i32 5, i32 20"   --->   Operation 2119 'partselect' 'mult_V_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%mult_V_517 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_184, i32 3, i32 15"   --->   Operation 2120 'partselect' 'mult_V_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln17_227 = sext i13 %mult_V_517" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2121 'sext' 'sext_ln17_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (1.94ns)   --->   "%r_V_506 = mul i21 %sext_ln1273_424, i21 2097141"   --->   Operation 2122 'mul' 'r_V_506' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2123 [1/1] (0.00ns)   --->   "%mult_V_518 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_506, i32 5, i32 20"   --->   Operation 2123 'partselect' 'mult_V_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%a_V_185 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35"   --->   Operation 2124 'load' 'a_V_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln818_117 = sext i16 %a_V_185"   --->   Operation 2125 'sext' 'sext_ln818_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln818_118 = sext i16 %a_V_185"   --->   Operation 2126 'sext' 'sext_ln818_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln818_119 = sext i16 %a_V_185"   --->   Operation 2127 'sext' 'sext_ln818_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%mult_V_519 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_185, i32 3, i32 15"   --->   Operation 2128 'partselect' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln17_228 = sext i13 %mult_V_519" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2129 'sext' 'sext_ln17_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%shl_ln1273_253 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_185, i2 0"   --->   Operation 2130 'bitconcatenate' 'shl_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln1273_432 = sext i18 %shl_ln1273_253"   --->   Operation 2131 'sext' 'sext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (0.79ns)   --->   "%r_V_511 = sub i19 0, i19 %sext_ln1273_432"   --->   Operation 2132 'sub' 'r_V_511' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2133 [1/1] (0.80ns)   --->   "%r_V_507 = sub i19 %r_V_511, i19 %sext_ln818_119"   --->   Operation 2133 'sub' 'r_V_507' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%mult_V_520 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_507, i32 5, i32 18"   --->   Operation 2134 'partselect' 'mult_V_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln17_229 = sext i14 %mult_V_520" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2135 'sext' 'sext_ln17_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%shl_ln1273_254 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_185, i3 0"   --->   Operation 2136 'bitconcatenate' 'shl_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln1273_433 = sext i19 %shl_ln1273_254"   --->   Operation 2137 'sext' 'sext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2138 [1/1] (0.80ns)   --->   "%r_V_508 = sub i20 %sext_ln1273_433, i20 %sext_ln818_118"   --->   Operation 2138 'sub' 'r_V_508' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%mult_V_521 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_508, i32 5, i32 19"   --->   Operation 2139 'partselect' 'mult_V_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln818_209 = sext i15 %mult_V_521"   --->   Operation 2140 'sext' 'sext_ln818_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (0.80ns)   --->   "%r_V_509 = sub i20 0, i20 %sext_ln1273_433"   --->   Operation 2141 'sub' 'r_V_509' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%mult_V_522 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_509, i32 5, i32 19"   --->   Operation 2142 'partselect' 'mult_V_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln818_210 = sext i15 %mult_V_522"   --->   Operation 2143 'sext' 'sext_ln818_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.80ns)   --->   "%r_V_510 = add i20 %sext_ln1273_433, i20 %sext_ln818_118"   --->   Operation 2144 'add' 'r_V_510' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%mult_V_523 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_510, i32 5, i32 19"   --->   Operation 2145 'partselect' 'mult_V_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln818_211 = sext i15 %mult_V_523"   --->   Operation 2146 'sext' 'sext_ln818_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%mult_V_524 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_511, i32 5, i32 18"   --->   Operation 2147 'partselect' 'mult_V_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln17_230 = sext i14 %mult_V_524" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2148 'sext' 'sext_ln17_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.78ns)   --->   "%r_V_512 = sub i17 0, i17 %sext_ln818_117"   --->   Operation 2149 'sub' 'r_V_512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2150 [1/1] (0.00ns)   --->   "%mult_V_525 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_512, i32 5, i32 16"   --->   Operation 2150 'partselect' 'mult_V_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln17_231 = sext i12 %mult_V_525" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2151 'sext' 'sext_ln17_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%mult_V_526 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_185, i32 5, i32 15"   --->   Operation 2152 'partselect' 'mult_V_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln17_232 = sext i11 %mult_V_526" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2153 'sext' 'sext_ln17_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%shl_ln1273_255 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_185, i1 0"   --->   Operation 2154 'bitconcatenate' 'shl_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln1273_434 = sext i17 %shl_ln1273_255"   --->   Operation 2155 'sext' 'sext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.79ns)   --->   "%r_V_513 = sub i18 0, i18 %sext_ln1273_434"   --->   Operation 2156 'sub' 'r_V_513' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%mult_V_527 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_513, i32 5, i32 17"   --->   Operation 2157 'partselect' 'mult_V_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln17_233 = sext i13 %mult_V_527" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2158 'sext' 'sext_ln17_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%a_V_186 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34"   --->   Operation 2159 'load' 'a_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln1273_435 = sext i16 %a_V_186"   --->   Operation 2160 'sext' 'sext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln1273_437 = sext i16 %a_V_186"   --->   Operation 2161 'sext' 'sext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%shl_ln1273_256 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_186, i2 0"   --->   Operation 2162 'bitconcatenate' 'shl_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln1273_438 = sext i18 %shl_ln1273_256"   --->   Operation 2163 'sext' 'sext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_362 = sub i19 0, i19 %sext_ln1273_438"   --->   Operation 2164 'sub' 'sub_ln1273_362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2165 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_514 = sub i19 %sub_ln1273_362, i19 %sext_ln1273_437"   --->   Operation 2165 'sub' 'r_V_514' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%mult_V_528 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_514, i32 5, i32 18"   --->   Operation 2166 'partselect' 'mult_V_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln17_234 = sext i14 %mult_V_528" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2167 'sext' 'sext_ln17_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.79ns)   --->   "%r_V_515 = sub i19 %sext_ln1273_437, i19 %sext_ln1273_438"   --->   Operation 2168 'sub' 'r_V_515' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%mult_V_529 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_515, i32 5, i32 18"   --->   Operation 2169 'partselect' 'mult_V_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln17_235 = sext i14 %mult_V_529" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2170 'sext' 'sext_ln17_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%shl_ln1273_257 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_186, i3 0"   --->   Operation 2171 'bitconcatenate' 'shl_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln1273_439 = sext i19 %shl_ln1273_257"   --->   Operation 2172 'sext' 'sext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%shl_ln1273_258 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_186, i1 0"   --->   Operation 2173 'bitconcatenate' 'shl_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln1273_440 = sext i17 %shl_ln1273_258"   --->   Operation 2174 'sext' 'sext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln1273_441 = sext i17 %shl_ln1273_258"   --->   Operation 2175 'sext' 'sext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.80ns)   --->   "%r_V_516 = sub i20 %sext_ln1273_441, i20 %sext_ln1273_439"   --->   Operation 2176 'sub' 'r_V_516' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%mult_V_530 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_516, i32 5, i32 19"   --->   Operation 2177 'partselect' 'mult_V_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln818_212 = sext i15 %mult_V_530"   --->   Operation 2178 'sext' 'sext_ln818_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2179 [1/1] (0.79ns)   --->   "%r_V_517 = add i19 %sext_ln1273_438, i19 %sext_ln1273_437"   --->   Operation 2179 'add' 'r_V_517' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%mult_V_531 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_517, i32 5, i32 18"   --->   Operation 2180 'partselect' 'mult_V_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln17_236 = sext i14 %mult_V_531" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2181 'sext' 'sext_ln17_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%shl_ln1273_260 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_186, i4 0"   --->   Operation 2182 'bitconcatenate' 'shl_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln1273_442 = sext i20 %shl_ln1273_260"   --->   Operation 2183 'sext' 'sext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (0.80ns)   --->   "%r_V_519 = sub i21 %sext_ln1273_440, i21 %sext_ln1273_442"   --->   Operation 2184 'sub' 'r_V_519' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%mult_V_533 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_519, i32 5, i32 20"   --->   Operation 2185 'partselect' 'mult_V_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_368 = sub i20 0, i20 %sext_ln1273_439"   --->   Operation 2186 'sub' 'sub_ln1273_368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2187 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_520 = sub i20 %sub_ln1273_368, i20 %sext_ln1273_435"   --->   Operation 2187 'sub' 'r_V_520' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%mult_V_534 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_520, i32 5, i32 19"   --->   Operation 2188 'partselect' 'mult_V_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln818_213 = sext i15 %mult_V_534"   --->   Operation 2189 'sext' 'sext_ln818_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%a_V_187 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33"   --->   Operation 2190 'load' 'a_V_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln1273_443 = sext i16 %a_V_187"   --->   Operation 2191 'sext' 'sext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln1273_444 = sext i16 %a_V_187"   --->   Operation 2192 'sext' 'sext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln1273_445 = sext i16 %a_V_187"   --->   Operation 2193 'sext' 'sext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%shl_ln1273_261 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_187, i2 0"   --->   Operation 2194 'bitconcatenate' 'shl_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln1273_446 = sext i18 %shl_ln1273_261"   --->   Operation 2195 'sext' 'sext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln1273_447 = sext i18 %shl_ln1273_261"   --->   Operation 2196 'sext' 'sext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_370 = sub i19 0, i19 %sext_ln1273_447"   --->   Operation 2197 'sub' 'sub_ln1273_370' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2198 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_521 = sub i19 %sub_ln1273_370, i19 %sext_ln1273_445"   --->   Operation 2198 'sub' 'r_V_521' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%mult_V_535 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_521, i32 5, i32 18"   --->   Operation 2199 'partselect' 'mult_V_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln17_237 = sext i14 %mult_V_535" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2200 'sext' 'sext_ln17_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.78ns)   --->   "%r_V_522 = sub i17 0, i17 %sext_ln1273_444"   --->   Operation 2201 'sub' 'r_V_522' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2202 [1/1] (0.00ns)   --->   "%mult_V_536 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_522, i32 5, i32 16"   --->   Operation 2202 'partselect' 'mult_V_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln17_238 = sext i12 %mult_V_536" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2203 'sext' 'sext_ln17_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%shl_ln1273_262 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_187, i4 0"   --->   Operation 2204 'bitconcatenate' 'shl_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln1273_448 = sext i20 %shl_ln1273_262"   --->   Operation 2205 'sext' 'sext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.80ns)   --->   "%r_V_523 = add i21 %sext_ln1273_448, i21 %sext_ln1273_446"   --->   Operation 2206 'add' 'r_V_523' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%mult_V_537 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_523, i32 5, i32 20"   --->   Operation 2207 'partselect' 'mult_V_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%mult_V_538 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_187, i32 3, i32 15"   --->   Operation 2208 'partselect' 'mult_V_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln17_239 = sext i13 %mult_V_538" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2209 'sext' 'sext_ln17_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (1.94ns)   --->   "%r_V_524 = mul i21 %sext_ln1273_443, i21 13"   --->   Operation 2210 'mul' 'r_V_524' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2211 [1/1] (0.00ns)   --->   "%mult_V_539 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_524, i32 5, i32 20"   --->   Operation 2211 'partselect' 'mult_V_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2212 [1/1] (0.80ns)   --->   "%r_V_525 = sub i21 %sext_ln1273_448, i21 %sext_ln1273_446"   --->   Operation 2212 'sub' 'r_V_525' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%mult_V_540 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_525, i32 5, i32 20"   --->   Operation 2213 'partselect' 'mult_V_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%a_V_188 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32"   --->   Operation 2214 'load' 'a_V_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln1273_449 = sext i16 %a_V_188"   --->   Operation 2215 'sext' 'sext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%shl_ln1273_263 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_188, i3 0"   --->   Operation 2216 'bitconcatenate' 'shl_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln1273_450 = sext i19 %shl_ln1273_263"   --->   Operation 2217 'sext' 'sext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (0.80ns)   --->   "%r_V_526 = sub i20 0, i20 %sext_ln1273_450"   --->   Operation 2218 'sub' 'r_V_526' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%mult_V_541 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_526, i32 5, i32 19"   --->   Operation 2219 'partselect' 'mult_V_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln818_214 = sext i15 %mult_V_541"   --->   Operation 2220 'sext' 'sext_ln818_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%shl_ln1273_265 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_188, i1 0"   --->   Operation 2221 'bitconcatenate' 'shl_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln1273_452 = sext i17 %shl_ln1273_265"   --->   Operation 2222 'sext' 'sext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln1273_453 = sext i17 %shl_ln1273_265"   --->   Operation 2223 'sext' 'sext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (1.94ns)   --->   "%r_V_528 = mul i21 %sext_ln1273_449, i21 11"   --->   Operation 2224 'mul' 'r_V_528' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%mult_V_543 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_528, i32 5, i32 20"   --->   Operation 2225 'partselect' 'mult_V_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.80ns)   --->   "%r_V_529 = sub i20 %sext_ln1273_450, i20 %sext_ln1273_453"   --->   Operation 2226 'sub' 'r_V_529' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%mult_V_544 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_529, i32 5, i32 19"   --->   Operation 2227 'partselect' 'mult_V_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln818_215 = sext i15 %mult_V_544"   --->   Operation 2228 'sext' 'sext_ln818_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (0.79ns)   --->   "%r_V_531 = sub i18 0, i18 %sext_ln1273_452"   --->   Operation 2229 'sub' 'r_V_531' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%mult_V_546 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_531, i32 5, i32 17"   --->   Operation 2230 'partselect' 'mult_V_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln17_240 = sext i13 %mult_V_546" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2231 'sext' 'sext_ln17_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%a_V_189 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31"   --->   Operation 2232 'load' 'a_V_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln818_124 = sext i16 %a_V_189"   --->   Operation 2233 'sext' 'sext_ln818_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln818_125 = sext i16 %a_V_189"   --->   Operation 2234 'sext' 'sext_ln818_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%mult_V_548 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_189, i32 3, i32 15"   --->   Operation 2235 'partselect' 'mult_V_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln17_241 = sext i13 %mult_V_548" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2236 'sext' 'sext_ln17_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%shl_ln1273_268 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_189, i3 0"   --->   Operation 2237 'bitconcatenate' 'shl_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln1273_456 = sext i19 %shl_ln1273_268"   --->   Operation 2238 'sext' 'sext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%shl_ln1273_269 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_189, i1 0"   --->   Operation 2239 'bitconcatenate' 'shl_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln1273_457 = sext i17 %shl_ln1273_269"   --->   Operation 2240 'sext' 'sext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.80ns)   --->   "%r_V_533 = sub i20 %sext_ln1273_457, i20 %sext_ln1273_456"   --->   Operation 2241 'sub' 'r_V_533' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%mult_V_549 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_533, i32 5, i32 19"   --->   Operation 2242 'partselect' 'mult_V_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln818_216 = sext i15 %mult_V_549"   --->   Operation 2243 'sext' 'sext_ln818_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%shl_ln1273_270 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_189, i4 0"   --->   Operation 2244 'bitconcatenate' 'shl_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln1273_458 = sext i20 %shl_ln1273_270"   --->   Operation 2245 'sext' 'sext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%shl_ln1273_271 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_189, i2 0"   --->   Operation 2246 'bitconcatenate' 'shl_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln1273_459 = sext i18 %shl_ln1273_271"   --->   Operation 2247 'sext' 'sext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.80ns)   --->   "%r_V_534 = sub i21 %sext_ln1273_458, i21 %sext_ln1273_459"   --->   Operation 2248 'sub' 'r_V_534' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%mult_V_550 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_534, i32 5, i32 20"   --->   Operation 2249 'partselect' 'mult_V_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.78ns)   --->   "%r_V_535 = sub i17 0, i17 %sext_ln818_124"   --->   Operation 2250 'sub' 'r_V_535' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%mult_V_551 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_535, i32 5, i32 16"   --->   Operation 2251 'partselect' 'mult_V_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln17_242 = sext i12 %mult_V_551" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2252 'sext' 'sext_ln17_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln1273_460 = sext i18 %shl_ln1273_271"   --->   Operation 2253 'sext' 'sext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.79ns)   --->   "%r_V_536 = sub i19 %sext_ln818_125, i19 %sext_ln1273_460"   --->   Operation 2254 'sub' 'r_V_536' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%mult_V_552 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_536, i32 5, i32 18"   --->   Operation 2255 'partselect' 'mult_V_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%mult_V_553 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_189, i32 2, i32 15"   --->   Operation 2256 'partselect' 'mult_V_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln17_243 = sext i14 %mult_V_553" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2257 'sext' 'sext_ln17_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%a_V_190 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30"   --->   Operation 2258 'load' 'a_V_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln1273_461 = sext i16 %a_V_190"   --->   Operation 2259 'sext' 'sext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%shl_ln1273_272 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_190, i1 0"   --->   Operation 2260 'bitconcatenate' 'shl_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln1273_462 = sext i17 %shl_ln1273_272"   --->   Operation 2261 'sext' 'sext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (0.79ns)   --->   "%r_V_537 = sub i18 0, i18 %sext_ln1273_462"   --->   Operation 2262 'sub' 'r_V_537' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%mult_V_554 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_537, i32 5, i32 17"   --->   Operation 2263 'partselect' 'mult_V_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln17_244 = sext i13 %mult_V_554" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2264 'sext' 'sext_ln17_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (1.94ns)   --->   "%r_V_538 = mul i21 %sext_ln1273_461, i21 11"   --->   Operation 2265 'mul' 'r_V_538' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%mult_V_555 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_538, i32 5, i32 20"   --->   Operation 2266 'partselect' 'mult_V_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (0.00ns)   --->   "%shl_ln1273_273 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_190, i2 0"   --->   Operation 2267 'bitconcatenate' 'shl_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln1273_463 = sext i18 %shl_ln1273_273"   --->   Operation 2268 'sext' 'sext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln1273_464 = sext i18 %shl_ln1273_273"   --->   Operation 2269 'sext' 'sext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (0.79ns)   --->   "%r_V_539 = sub i19 0, i19 %sext_ln1273_464"   --->   Operation 2270 'sub' 'r_V_539' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%mult_V_556 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_539, i32 5, i32 18"   --->   Operation 2271 'partselect' 'mult_V_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.00ns)   --->   "%sext_ln818_218 = sext i14 %mult_V_556"   --->   Operation 2272 'sext' 'sext_ln818_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln17_245 = sext i14 %mult_V_556" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2273 'sext' 'sext_ln17_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%shl_ln1273_274 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_190, i4 0"   --->   Operation 2274 'bitconcatenate' 'shl_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln1273_465 = sext i20 %shl_ln1273_274"   --->   Operation 2275 'sext' 'sext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.80ns)   --->   "%r_V_540 = add i21 %sext_ln1273_465, i21 %sext_ln1273_463"   --->   Operation 2276 'add' 'r_V_540' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%mult_V_557 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_540, i32 5, i32 20"   --->   Operation 2277 'partselect' 'mult_V_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%a_V_191 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29"   --->   Operation 2278 'load' 'a_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln1273_466 = sext i16 %a_V_191"   --->   Operation 2279 'sext' 'sext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (1.94ns)   --->   "%r_V_541 = mul i21 %sext_ln1273_466, i21 11"   --->   Operation 2280 'mul' 'r_V_541' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%mult_V_558 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_541, i32 5, i32 20"   --->   Operation 2281 'partselect' 'mult_V_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%shl_ln1273_275 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_191, i2 0"   --->   Operation 2282 'bitconcatenate' 'shl_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln1273_467 = sext i18 %shl_ln1273_275"   --->   Operation 2283 'sext' 'sext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.79ns)   --->   "%r_V_542 = sub i19 0, i19 %sext_ln1273_467"   --->   Operation 2284 'sub' 'r_V_542' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%mult_V_559 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_542, i32 5, i32 18"   --->   Operation 2285 'partselect' 'mult_V_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln17_246 = sext i14 %mult_V_559" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2286 'sext' 'sext_ln17_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%mult_V_560 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_191, i32 4, i32 15"   --->   Operation 2287 'partselect' 'mult_V_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln17_247 = sext i12 %mult_V_560" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2288 'sext' 'sext_ln17_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%shl_ln1273_276 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_191, i4 0"   --->   Operation 2289 'bitconcatenate' 'shl_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln1273_468 = sext i20 %shl_ln1273_276"   --->   Operation 2290 'sext' 'sext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_387 = sub i21 0, i21 %sext_ln1273_468"   --->   Operation 2291 'sub' 'sub_ln1273_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2292 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_543 = sub i21 %sub_ln1273_387, i21 %sext_ln1273_466"   --->   Operation 2292 'sub' 'r_V_543' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%mult_V_561 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_543, i32 5, i32 20"   --->   Operation 2293 'partselect' 'mult_V_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%a_V_192 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28"   --->   Operation 2294 'load' 'a_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln1273_469 = sext i16 %a_V_192"   --->   Operation 2295 'sext' 'sext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%shl_ln1273_277 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_192, i2 0"   --->   Operation 2296 'bitconcatenate' 'shl_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln1273_470 = sext i18 %shl_ln1273_277"   --->   Operation 2297 'sext' 'sext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.79ns)   --->   "%r_V_544 = sub i19 0, i19 %sext_ln1273_470"   --->   Operation 2298 'sub' 'r_V_544' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%mult_V_562 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_544, i32 5, i32 18"   --->   Operation 2299 'partselect' 'mult_V_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln17_248 = sext i14 %mult_V_562" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2300 'sext' 'sext_ln17_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%shl_ln1273_278 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_192, i3 0"   --->   Operation 2301 'bitconcatenate' 'shl_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln1273_471 = sext i19 %shl_ln1273_278"   --->   Operation 2302 'sext' 'sext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%shl_ln1273_279 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_192, i1 0"   --->   Operation 2303 'bitconcatenate' 'shl_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln1273_472 = sext i17 %shl_ln1273_279"   --->   Operation 2304 'sext' 'sext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (0.80ns)   --->   "%r_V_545 = add i20 %sext_ln1273_471, i20 %sext_ln1273_472"   --->   Operation 2305 'add' 'r_V_545' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%mult_V_563 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_545, i32 5, i32 19"   --->   Operation 2306 'partselect' 'mult_V_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln818_219 = sext i15 %mult_V_563"   --->   Operation 2307 'sext' 'sext_ln818_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.80ns)   --->   "%r_V_546 = add i20 %sext_ln1273_471, i20 %sext_ln1273_469"   --->   Operation 2308 'add' 'r_V_546' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%mult_V_564 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_546, i32 5, i32 19"   --->   Operation 2309 'partselect' 'mult_V_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln818_220 = sext i15 %mult_V_564"   --->   Operation 2310 'sext' 'sext_ln818_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%a_V_248 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27"   --->   Operation 2311 'load' 'a_V_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %a_V_248" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 2312 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%shl_ln1273_280 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_248, i3 0"   --->   Operation 2313 'bitconcatenate' 'shl_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln1273_473 = sext i19 %shl_ln1273_280"   --->   Operation 2314 'sext' 'sext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.80ns)   --->   "%r_V_548 = add i20 %sext_ln1273_473, i20 %sext_ln70"   --->   Operation 2315 'add' 'r_V_548' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%mult_V_565 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_548, i32 5, i32 19"   --->   Operation 2316 'partselect' 'mult_V_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln818_221 = sext i15 %mult_V_565"   --->   Operation 2317 'sext' 'sext_ln818_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%a_V_194 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26"   --->   Operation 2318 'load' 'a_V_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln1273_474 = sext i16 %a_V_194"   --->   Operation 2319 'sext' 'sext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln1273_475 = sext i16 %a_V_194"   --->   Operation 2320 'sext' 'sext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%shl_ln1273_281 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_194, i3 0"   --->   Operation 2321 'bitconcatenate' 'shl_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln1273_476 = sext i19 %shl_ln1273_281"   --->   Operation 2322 'sext' 'sext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%shl_ln1273_282 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_194, i1 0"   --->   Operation 2323 'bitconcatenate' 'shl_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln1273_477 = sext i17 %shl_ln1273_282"   --->   Operation 2324 'sext' 'sext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln1273_478 = sext i17 %shl_ln1273_282"   --->   Operation 2325 'sext' 'sext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.80ns)   --->   "%r_V_549 = sub i20 %sext_ln1273_478, i20 %sext_ln1273_476"   --->   Operation 2326 'sub' 'r_V_549' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2327 [1/1] (0.00ns)   --->   "%mult_V_566 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_549, i32 5, i32 19"   --->   Operation 2327 'partselect' 'mult_V_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln818_222 = sext i15 %mult_V_566"   --->   Operation 2328 'sext' 'sext_ln818_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.79ns)   --->   "%r_V_550 = sub i18 0, i18 %sext_ln1273_477"   --->   Operation 2329 'sub' 'r_V_550' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2330 [1/1] (0.00ns)   --->   "%mult_V_567 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_550, i32 5, i32 17"   --->   Operation 2330 'partselect' 'mult_V_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%sext_ln17_249 = sext i13 %mult_V_567" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2331 'sext' 'sext_ln17_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%shl_ln1273_283 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_194, i2 0"   --->   Operation 2332 'bitconcatenate' 'shl_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln1273_479 = sext i18 %shl_ln1273_283"   --->   Operation 2333 'sext' 'sext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.79ns)   --->   "%r_V_551 = add i19 %sext_ln1273_479, i19 %sext_ln1273_475"   --->   Operation 2334 'add' 'r_V_551' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%mult_V_568 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_551, i32 5, i32 18"   --->   Operation 2335 'partselect' 'mult_V_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln818_223 = sext i14 %mult_V_568"   --->   Operation 2336 'sext' 'sext_ln818_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%mult_V_569 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_194, i32 1, i32 15"   --->   Operation 2337 'partselect' 'mult_V_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln818_129 = sext i15 %mult_V_569"   --->   Operation 2338 'sext' 'sext_ln818_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2339 [1/1] (0.80ns)   --->   "%r_V_552 = sub i20 %sext_ln1273_474, i20 %sext_ln1273_476"   --->   Operation 2339 'sub' 'r_V_552' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%mult_V_570 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_552, i32 5, i32 19"   --->   Operation 2340 'partselect' 'mult_V_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln818_224 = sext i15 %mult_V_570"   --->   Operation 2341 'sext' 'sext_ln818_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2342 [1/1] (0.80ns)   --->   "%r_V_553 = sub i20 %sext_ln1273_476, i20 %sext_ln1273_478"   --->   Operation 2342 'sub' 'r_V_553' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2343 [1/1] (0.00ns)   --->   "%mult_V_571 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_553, i32 5, i32 19"   --->   Operation 2343 'partselect' 'mult_V_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln818_225 = sext i15 %mult_V_571"   --->   Operation 2344 'sext' 'sext_ln818_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%mult_V_572 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_194, i32 2, i32 15"   --->   Operation 2345 'partselect' 'mult_V_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln17_250 = sext i14 %mult_V_572" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2346 'sext' 'sext_ln17_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%a_V_195 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25"   --->   Operation 2347 'load' 'a_V_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln1273_480 = sext i16 %a_V_195"   --->   Operation 2348 'sext' 'sext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%shl_ln1273_284 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_195, i3 0"   --->   Operation 2349 'bitconcatenate' 'shl_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln1273_481 = sext i19 %shl_ln1273_284"   --->   Operation 2350 'sext' 'sext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.80ns)   --->   "%r_V_554 = sub i20 %sext_ln1273_480, i20 %sext_ln1273_481"   --->   Operation 2351 'sub' 'r_V_554' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%mult_V_573 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_554, i32 5, i32 19"   --->   Operation 2352 'partselect' 'mult_V_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%shl_ln1273_285 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_195, i1 0"   --->   Operation 2353 'bitconcatenate' 'shl_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln1273_482 = sext i17 %shl_ln1273_285"   --->   Operation 2354 'sext' 'sext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.79ns)   --->   "%r_V_555 = sub i18 0, i18 %sext_ln1273_482"   --->   Operation 2355 'sub' 'r_V_555' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%mult_V_574 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_555, i32 5, i32 17"   --->   Operation 2356 'partselect' 'mult_V_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln17_251 = sext i13 %mult_V_574" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2357 'sext' 'sext_ln17_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%mult_V_575 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_195, i32 3, i32 15"   --->   Operation 2358 'partselect' 'mult_V_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln17_252 = sext i13 %mult_V_575" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2359 'sext' 'sext_ln17_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.80ns)   --->   "%r_V_556 = sub i20 0, i20 %sext_ln1273_481"   --->   Operation 2360 'sub' 'r_V_556' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%mult_V_576 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_556, i32 5, i32 19"   --->   Operation 2361 'partselect' 'mult_V_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln818_227 = sext i15 %mult_V_576"   --->   Operation 2362 'sext' 'sext_ln818_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%mult_V_577 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_195, i32 5, i32 15"   --->   Operation 2363 'partselect' 'mult_V_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln17_253 = sext i11 %mult_V_577" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2364 'sext' 'sext_ln17_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%a_V_196 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24"   --->   Operation 2365 'load' 'a_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln1273_483 = sext i16 %a_V_196"   --->   Operation 2366 'sext' 'sext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%shl_ln1273_286 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_196, i3 0"   --->   Operation 2367 'bitconcatenate' 'shl_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln1273_484 = sext i19 %shl_ln1273_286"   --->   Operation 2368 'sext' 'sext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.80ns)   --->   "%r_V_557 = add i20 %sext_ln1273_484, i20 %sext_ln1273_483"   --->   Operation 2369 'add' 'r_V_557' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%mult_V_578 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_557, i32 5, i32 19"   --->   Operation 2370 'partselect' 'mult_V_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln818_228 = sext i15 %mult_V_578"   --->   Operation 2371 'sext' 'sext_ln818_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%mult_V_579 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_196, i32 3, i32 15"   --->   Operation 2372 'partselect' 'mult_V_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln17_254 = sext i13 %mult_V_579" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2373 'sext' 'sext_ln17_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (0.00ns)   --->   "%mult_V_580 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_196, i32 5, i32 15"   --->   Operation 2374 'partselect' 'mult_V_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln17_255 = sext i11 %mult_V_580" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2375 'sext' 'sext_ln17_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%shl_ln1273_287 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_196, i1 0"   --->   Operation 2376 'bitconcatenate' 'shl_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln1273_485 = sext i17 %shl_ln1273_287"   --->   Operation 2377 'sext' 'sext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.80ns)   --->   "%r_V_558 = sub i20 %sext_ln1273_485, i20 %sext_ln1273_484"   --->   Operation 2378 'sub' 'r_V_558' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%mult_V_581 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_558, i32 5, i32 19"   --->   Operation 2379 'partselect' 'mult_V_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln818_229 = sext i15 %mult_V_581"   --->   Operation 2380 'sext' 'sext_ln818_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%a_V_197 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23"   --->   Operation 2381 'load' 'a_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%mult_V_582 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_197, i32 5, i32 15"   --->   Operation 2382 'partselect' 'mult_V_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln17_256 = sext i11 %mult_V_582" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2383 'sext' 'sext_ln17_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln818_136 = sext i16 %a_V_197"   --->   Operation 2384 'sext' 'sext_ln818_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%mult_V_583 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_197, i32 3, i32 15"   --->   Operation 2385 'partselect' 'mult_V_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln17_257 = sext i13 %mult_V_583" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2386 'sext' 'sext_ln17_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%shl_ln1273_288 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_197, i2 0"   --->   Operation 2387 'bitconcatenate' 'shl_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln1273_486 = sext i18 %shl_ln1273_288"   --->   Operation 2388 'sext' 'sext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2389 [1/1] (0.79ns)   --->   "%r_V_559 = sub i19 %sext_ln1273_486, i19 %sext_ln818_136"   --->   Operation 2389 'sub' 'r_V_559' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%mult_V_584 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_559, i32 5, i32 18"   --->   Operation 2390 'partselect' 'mult_V_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln17_258 = sext i14 %mult_V_584" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2391 'sext' 'sext_ln17_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.79ns)   --->   "%r_V_560 = sub i19 0, i19 %sext_ln1273_486"   --->   Operation 2392 'sub' 'r_V_560' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%mult_V_585 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_560, i32 5, i32 18"   --->   Operation 2393 'partselect' 'mult_V_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln17_259 = sext i14 %mult_V_585" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2394 'sext' 'sext_ln17_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%shl_ln1273_289 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_197, i3 0"   --->   Operation 2395 'bitconcatenate' 'shl_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln1273_487 = sext i19 %shl_ln1273_289"   --->   Operation 2396 'sext' 'sext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%shl_ln1273_290 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_197, i1 0"   --->   Operation 2397 'bitconcatenate' 'shl_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln1273_488 = sext i17 %shl_ln1273_290"   --->   Operation 2398 'sext' 'sext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1273_489 = sext i17 %shl_ln1273_290"   --->   Operation 2399 'sext' 'sext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.80ns)   --->   "%r_V_561 = sub i20 %sext_ln1273_487, i20 %sext_ln1273_489"   --->   Operation 2400 'sub' 'r_V_561' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%mult_V_586 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_561, i32 5, i32 19"   --->   Operation 2401 'partselect' 'mult_V_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln818_230 = sext i15 %mult_V_586"   --->   Operation 2402 'sext' 'sext_ln818_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.80ns)   --->   "%r_V_562 = sub i20 %sext_ln1273_489, i20 %sext_ln1273_487"   --->   Operation 2403 'sub' 'r_V_562' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%mult_V_587 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_562, i32 5, i32 19"   --->   Operation 2404 'partselect' 'mult_V_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln818_231 = sext i15 %mult_V_587"   --->   Operation 2405 'sext' 'sext_ln818_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.79ns)   --->   "%r_V_563 = sub i18 0, i18 %sext_ln1273_488"   --->   Operation 2406 'sub' 'r_V_563' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%mult_V_588 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_563, i32 5, i32 17"   --->   Operation 2407 'partselect' 'mult_V_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln17_260 = sext i13 %mult_V_588" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2408 'sext' 'sext_ln17_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.80ns)   --->   "%r_V_564 = add i20 %sext_ln1273_487, i20 %sext_ln1273_489"   --->   Operation 2409 'add' 'r_V_564' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%mult_V_589 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_564, i32 5, i32 19"   --->   Operation 2410 'partselect' 'mult_V_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln818_232 = sext i15 %mult_V_589"   --->   Operation 2411 'sext' 'sext_ln818_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%a_V_198 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22"   --->   Operation 2412 'load' 'a_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln1273_490 = sext i16 %a_V_198"   --->   Operation 2413 'sext' 'sext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln1273_491 = sext i16 %a_V_198"   --->   Operation 2414 'sext' 'sext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%shl_ln1273_291 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_198, i3 0"   --->   Operation 2415 'bitconcatenate' 'shl_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln1273_492 = sext i19 %shl_ln1273_291"   --->   Operation 2416 'sext' 'sext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.80ns)   --->   "%r_V_565 = sub i20 %sext_ln1273_492, i20 %sext_ln1273_490"   --->   Operation 2417 'sub' 'r_V_565' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%mult_V_590 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_565, i32 5, i32 19"   --->   Operation 2418 'partselect' 'mult_V_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln818_233 = sext i15 %mult_V_590"   --->   Operation 2419 'sext' 'sext_ln818_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%mult_V_591 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_198, i32 2, i32 15"   --->   Operation 2420 'partselect' 'mult_V_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln17_261 = sext i14 %mult_V_591" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2421 'sext' 'sext_ln17_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%shl_ln1273_292 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_198, i4 0"   --->   Operation 2422 'bitconcatenate' 'shl_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln1273_493 = sext i20 %shl_ln1273_292"   --->   Operation 2423 'sext' 'sext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%shl_ln1273_293 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_198, i2 0"   --->   Operation 2424 'bitconcatenate' 'shl_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln1273_494 = sext i18 %shl_ln1273_293"   --->   Operation 2425 'sext' 'sext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln1273_495 = sext i18 %shl_ln1273_293"   --->   Operation 2426 'sext' 'sext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.80ns)   --->   "%r_V_566 = sub i21 %sext_ln1273_495, i21 %sext_ln1273_493"   --->   Operation 2427 'sub' 'r_V_566' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%mult_V_592 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_566, i32 5, i32 20"   --->   Operation 2428 'partselect' 'mult_V_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%shl_ln1273_294 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_198, i1 0"   --->   Operation 2429 'bitconcatenate' 'shl_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln1273_496 = sext i17 %shl_ln1273_294"   --->   Operation 2430 'sext' 'sext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.80ns)   --->   "%r_V_567 = add i20 %sext_ln1273_492, i20 %sext_ln1273_496"   --->   Operation 2431 'add' 'r_V_567' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%mult_V_593 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_567, i32 5, i32 19"   --->   Operation 2432 'partselect' 'mult_V_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln818_234 = sext i15 %mult_V_593"   --->   Operation 2433 'sext' 'sext_ln818_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%mult_V_594 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_198, i32 5, i32 15"   --->   Operation 2434 'partselect' 'mult_V_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln17_262 = sext i11 %mult_V_594" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2435 'sext' 'sext_ln17_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (0.79ns)   --->   "%r_V_568 = sub i19 %sext_ln1273_491, i19 %sext_ln1273_494"   --->   Operation 2436 'sub' 'r_V_568' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%mult_V_595 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_568, i32 5, i32 18"   --->   Operation 2437 'partselect' 'mult_V_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln818_235 = sext i14 %mult_V_595"   --->   Operation 2438 'sext' 'sext_ln818_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_406 = sub i19 0, i19 %sext_ln1273_494"   --->   Operation 2439 'sub' 'sub_ln1273_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2440 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_569 = sub i19 %sub_ln1273_406, i19 %sext_ln1273_491"   --->   Operation 2440 'sub' 'r_V_569' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%mult_V_596 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_569, i32 5, i32 18"   --->   Operation 2441 'partselect' 'mult_V_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln17_263 = sext i14 %mult_V_596" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2442 'sext' 'sext_ln17_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%a_V_199 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21"   --->   Operation 2443 'load' 'a_V_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i16 %a_V_199"   --->   Operation 2444 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln1273_497 = sext i16 %a_V_199"   --->   Operation 2445 'sext' 'sext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln1273_498 = sext i16 %a_V_199"   --->   Operation 2446 'sext' 'sext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%shl_ln1273_295 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_199, i2 0"   --->   Operation 2447 'bitconcatenate' 'shl_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln1273_499 = sext i18 %shl_ln1273_295"   --->   Operation 2448 'sext' 'sext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.79ns)   --->   "%r_V_570 = sub i19 %sext_ln1273_498, i19 %sext_ln1273_499"   --->   Operation 2449 'sub' 'r_V_570' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%mult_V_597 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_570, i32 5, i32 18"   --->   Operation 2450 'partselect' 'mult_V_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln17_264 = sext i14 %mult_V_597" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2451 'sext' 'sext_ln17_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%mult_V_598 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_199, i32 2, i32 15"   --->   Operation 2452 'partselect' 'mult_V_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln17_265 = sext i14 %mult_V_598" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2453 'sext' 'sext_ln17_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%shl_ln1273_296 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_199, i3 0"   --->   Operation 2454 'bitconcatenate' 'shl_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (0.00ns)   --->   "%sext_ln1273_500 = sext i19 %shl_ln1273_296"   --->   Operation 2455 'sext' 'sext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_409 = sub i20 0, i20 %sext_ln1273_500"   --->   Operation 2456 'sub' 'sub_ln1273_409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2457 [1/1] (0.00ns)   --->   "%shl_ln1273_297 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_199, i1 0"   --->   Operation 2457 'bitconcatenate' 'shl_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln1273_501 = sext i17 %shl_ln1273_297"   --->   Operation 2458 'sext' 'sext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_571 = sub i20 %sub_ln1273_409, i20 %sext_ln1273_501"   --->   Operation 2459 'sub' 'r_V_571' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%mult_V_599 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_571, i32 5, i32 19"   --->   Operation 2460 'partselect' 'mult_V_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%sext_ln818_236 = sext i15 %mult_V_599"   --->   Operation 2461 'sext' 'sext_ln818_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.78ns)   --->   "%r_V_572 = sub i17 0, i17 %sext_ln1273_497"   --->   Operation 2462 'sub' 'r_V_572' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%mult_V_600 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_572, i32 5, i32 16"   --->   Operation 2463 'partselect' 'mult_V_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln17_266 = sext i12 %mult_V_600" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2464 'sext' 'sext_ln17_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (1.94ns)   --->   "%mul_ln1270_40 = mul i21 %sext_ln1270_17, i21 2097133"   --->   Operation 2465 'mul' 'mul_ln1270_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%mult_V_601 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_40, i32 5, i32 20"   --->   Operation 2466 'partselect' 'mult_V_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%mult_V_602 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_199, i32 3, i32 15"   --->   Operation 2467 'partselect' 'mult_V_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%sext_ln17_267 = sext i13 %mult_V_602" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2468 'sext' 'sext_ln17_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%a_V_200 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20"   --->   Operation 2469 'load' 'a_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln1273_502 = sext i16 %a_V_200"   --->   Operation 2470 'sext' 'sext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln1273_503 = sext i16 %a_V_200"   --->   Operation 2471 'sext' 'sext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%shl_ln1273_298 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_200, i4 0"   --->   Operation 2472 'bitconcatenate' 'shl_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln1273_504 = sext i20 %shl_ln1273_298"   --->   Operation 2473 'sext' 'sext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%shl_ln1273_299 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_200, i2 0"   --->   Operation 2474 'bitconcatenate' 'shl_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln1273_505 = sext i18 %shl_ln1273_299"   --->   Operation 2475 'sext' 'sext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln1273_506 = sext i18 %shl_ln1273_299"   --->   Operation 2476 'sext' 'sext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.80ns)   --->   "%r_V_573 = sub i21 %sext_ln1273_504, i21 %sext_ln1273_506"   --->   Operation 2477 'sub' 'r_V_573' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%mult_V_603 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_573, i32 5, i32 20"   --->   Operation 2478 'partselect' 'mult_V_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.79ns)   --->   "%r_V_574 = add i19 %sext_ln1273_505, i19 %sext_ln1273_503"   --->   Operation 2479 'add' 'r_V_574' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%mult_V_604 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_574, i32 5, i32 18"   --->   Operation 2480 'partselect' 'mult_V_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln17_268 = sext i14 %mult_V_604" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2481 'sext' 'sext_ln17_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2482 [1/1] (1.94ns)   --->   "%r_V_575 = mul i21 %sext_ln1273_502, i21 2097141"   --->   Operation 2482 'mul' 'r_V_575' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%mult_V_605 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_575, i32 5, i32 20"   --->   Operation 2483 'partselect' 'mult_V_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%shl_ln1273_300 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_200, i3 0"   --->   Operation 2484 'bitconcatenate' 'shl_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln1273_507 = sext i19 %shl_ln1273_300"   --->   Operation 2485 'sext' 'sext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%shl_ln1273_301 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_200, i1 0"   --->   Operation 2486 'bitconcatenate' 'shl_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln1273_508 = sext i17 %shl_ln1273_301"   --->   Operation 2487 'sext' 'sext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln1273_509 = sext i17 %shl_ln1273_301"   --->   Operation 2488 'sext' 'sext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (0.80ns)   --->   "%r_V_576 = sub i20 %sext_ln1273_509, i20 %sext_ln1273_507"   --->   Operation 2489 'sub' 'r_V_576' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%mult_V_606 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_576, i32 5, i32 19"   --->   Operation 2490 'partselect' 'mult_V_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln818_237 = sext i15 %mult_V_606"   --->   Operation 2491 'sext' 'sext_ln818_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (0.79ns)   --->   "%r_V_577 = sub i18 0, i18 %sext_ln1273_508"   --->   Operation 2492 'sub' 'r_V_577' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%mult_V_607 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_577, i32 5, i32 17"   --->   Operation 2493 'partselect' 'mult_V_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln17_269 = sext i13 %mult_V_607" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2494 'sext' 'sext_ln17_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%mult_V_608 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_200, i32 3, i32 15"   --->   Operation 2495 'partselect' 'mult_V_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln17_270 = sext i13 %mult_V_608" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2496 'sext' 'sext_ln17_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%a_V_201 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19"   --->   Operation 2497 'load' 'a_V_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i16 %a_V_201"   --->   Operation 2498 'sext' 'sext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln1273_510 = sext i16 %a_V_201"   --->   Operation 2499 'sext' 'sext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln1273_511 = sext i16 %a_V_201"   --->   Operation 2500 'sext' 'sext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln1273_512 = sext i16 %a_V_201"   --->   Operation 2501 'sext' 'sext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%shl_ln1273_302 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_201, i2 0"   --->   Operation 2502 'bitconcatenate' 'shl_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln1273_513 = sext i18 %shl_ln1273_302"   --->   Operation 2503 'sext' 'sext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln1273_514 = sext i18 %shl_ln1273_302"   --->   Operation 2504 'sext' 'sext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_415 = sub i19 0, i19 %sext_ln1273_514"   --->   Operation 2505 'sub' 'sub_ln1273_415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2506 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_578 = sub i19 %sub_ln1273_415, i19 %sext_ln1273_512"   --->   Operation 2506 'sub' 'r_V_578' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%mult_V_609 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_578, i32 5, i32 18"   --->   Operation 2507 'partselect' 'mult_V_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln17_271 = sext i14 %mult_V_609" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2508 'sext' 'sext_ln17_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.79ns)   --->   "%r_V_579 = add i19 %sext_ln1273_514, i19 %sext_ln1273_512"   --->   Operation 2509 'add' 'r_V_579' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%mult_V_610 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_579, i32 5, i32 18"   --->   Operation 2510 'partselect' 'mult_V_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln17_272 = sext i14 %mult_V_610" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2511 'sext' 'sext_ln17_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%shl_ln1273_303 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_201, i4 0"   --->   Operation 2512 'bitconcatenate' 'shl_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln1273_515 = sext i20 %shl_ln1273_303"   --->   Operation 2513 'sext' 'sext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_417 = sub i21 0, i21 %sext_ln1273_515"   --->   Operation 2514 'sub' 'sub_ln1273_417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2515 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_580 = sub i21 %sub_ln1273_417, i21 %sext_ln1273_513"   --->   Operation 2515 'sub' 'r_V_580' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%mult_V_611 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_580, i32 5, i32 20"   --->   Operation 2516 'partselect' 'mult_V_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.78ns)   --->   "%r_V_581 = sub i17 0, i17 %sext_ln1273_510"   --->   Operation 2517 'sub' 'r_V_581' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%mult_V_612 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_581, i32 5, i32 16"   --->   Operation 2518 'partselect' 'mult_V_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln17_273 = sext i12 %mult_V_612" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2519 'sext' 'sext_ln17_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%mult_V_613 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_201, i32 4, i32 15"   --->   Operation 2520 'partselect' 'mult_V_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln17_274 = sext i12 %mult_V_613" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2521 'sext' 'sext_ln17_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%shl_ln1273_304 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_201, i5 0"   --->   Operation 2522 'bitconcatenate' 'shl_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.81ns)   --->   "%r_V_582 = sub i21 0, i21 %shl_ln1273_304"   --->   Operation 2523 'sub' 'r_V_582' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%mult_V_614 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_582, i32 5, i32 20"   --->   Operation 2524 'partselect' 'mult_V_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (1.94ns)   --->   "%mul_ln1270_41 = mul i21 %sext_ln1270_18, i21 26"   --->   Operation 2525 'mul' 'mul_ln1270_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%mult_V_615 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_41, i32 5, i32 20"   --->   Operation 2526 'partselect' 'mult_V_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (1.94ns)   --->   "%r_V_583 = mul i21 %sext_ln1270_18, i21 2097141"   --->   Operation 2527 'mul' 'r_V_583' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2528 [1/1] (0.00ns)   --->   "%mult_V_616 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_583, i32 5, i32 20"   --->   Operation 2528 'partselect' 'mult_V_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2529 [1/1] (0.80ns)   --->   "%r_V_584 = add i21 %sext_ln1273_515, i21 %sext_ln1273_513"   --->   Operation 2529 'add' 'r_V_584' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%mult_V_617 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_584, i32 5, i32 20"   --->   Operation 2530 'partselect' 'mult_V_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%shl_ln1273_305 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_201, i3 0"   --->   Operation 2531 'bitconcatenate' 'shl_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln1273_516 = sext i19 %shl_ln1273_305"   --->   Operation 2532 'sext' 'sext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_421 = sub i20 0, i20 %sext_ln1273_516"   --->   Operation 2533 'sub' 'sub_ln1273_421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2534 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_585 = sub i20 %sub_ln1273_421, i20 %sext_ln1273_511"   --->   Operation 2534 'sub' 'r_V_585' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%mult_V_618 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_585, i32 5, i32 19"   --->   Operation 2535 'partselect' 'mult_V_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln818_238 = sext i15 %mult_V_618"   --->   Operation 2536 'sext' 'sext_ln818_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%a_V_202 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18"   --->   Operation 2537 'load' 'a_V_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln1273_517 = sext i16 %a_V_202"   --->   Operation 2538 'sext' 'sext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%shl_ln1273_306 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_202, i3 0"   --->   Operation 2539 'bitconcatenate' 'shl_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln1273_518 = sext i19 %shl_ln1273_306"   --->   Operation 2540 'sext' 'sext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (0.80ns)   --->   "%r_V_586 = add i20 %sext_ln1273_518, i20 %sext_ln1273_517"   --->   Operation 2541 'add' 'r_V_586' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%mult_V_619 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_586, i32 5, i32 19"   --->   Operation 2542 'partselect' 'mult_V_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln818_239 = sext i15 %mult_V_619"   --->   Operation 2543 'sext' 'sext_ln818_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%shl_ln1273_307 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_202, i2 0"   --->   Operation 2544 'bitconcatenate' 'shl_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln1273_519 = sext i18 %shl_ln1273_307"   --->   Operation 2545 'sext' 'sext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%sext_ln1273_520 = sext i18 %shl_ln1273_307"   --->   Operation 2546 'sext' 'sext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.79ns)   --->   "%r_V_587 = sub i19 0, i19 %sext_ln1273_520"   --->   Operation 2547 'sub' 'r_V_587' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2548 [1/1] (0.00ns)   --->   "%mult_V_620 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_587, i32 5, i32 18"   --->   Operation 2548 'partselect' 'mult_V_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln17_275 = sext i14 %mult_V_620" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2549 'sext' 'sext_ln17_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%shl_ln1273_308 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_202, i4 0"   --->   Operation 2550 'bitconcatenate' 'shl_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln1273_521 = sext i20 %shl_ln1273_308"   --->   Operation 2551 'sext' 'sext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.80ns)   --->   "%r_V_588 = sub i21 %sext_ln1273_519, i21 %sext_ln1273_521"   --->   Operation 2552 'sub' 'r_V_588' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%mult_V_621 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_588, i32 5, i32 20"   --->   Operation 2553 'partselect' 'mult_V_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%shl_ln1273_309 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_202, i1 0"   --->   Operation 2554 'bitconcatenate' 'shl_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln1273_522 = sext i17 %shl_ln1273_309"   --->   Operation 2555 'sext' 'sext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (0.79ns)   --->   "%r_V_589 = sub i18 0, i18 %sext_ln1273_522"   --->   Operation 2556 'sub' 'r_V_589' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%mult_V_622 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_589, i32 5, i32 17"   --->   Operation 2557 'partselect' 'mult_V_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln17_276 = sext i13 %mult_V_622" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2558 'sext' 'sext_ln17_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (0.80ns)   --->   "%r_V_590 = sub i21 %sext_ln1273_521, i21 %sext_ln1273_519"   --->   Operation 2559 'sub' 'r_V_590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%mult_V_623 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_590, i32 5, i32 20"   --->   Operation 2560 'partselect' 'mult_V_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.80ns)   --->   "%r_V_591 = sub i20 %sext_ln1273_517, i20 %sext_ln1273_518"   --->   Operation 2561 'sub' 'r_V_591' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%mult_V_624 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_591, i32 5, i32 19"   --->   Operation 2562 'partselect' 'mult_V_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln818_240 = sext i15 %mult_V_624"   --->   Operation 2563 'sext' 'sext_ln818_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.80ns)   --->   "%r_V_592 = sub i20 0, i20 %sext_ln1273_518"   --->   Operation 2564 'sub' 'r_V_592' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2565 [1/1] (0.00ns)   --->   "%mult_V_625 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_592, i32 5, i32 19"   --->   Operation 2565 'partselect' 'mult_V_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln818_241 = sext i15 %mult_V_625"   --->   Operation 2566 'sext' 'sext_ln818_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%a_V_203 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17"   --->   Operation 2567 'load' 'a_V_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln1273_523 = sext i16 %a_V_203"   --->   Operation 2568 'sext' 'sext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln1273_524 = sext i16 %a_V_203"   --->   Operation 2569 'sext' 'sext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.00ns)   --->   "%shl_ln1273_310 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_203, i2 0"   --->   Operation 2570 'bitconcatenate' 'shl_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln1273_525 = sext i18 %shl_ln1273_310"   --->   Operation 2571 'sext' 'sext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2572 [1/1] (0.79ns)   --->   "%r_V_593 = sub i19 %sext_ln1273_524, i19 %sext_ln1273_525"   --->   Operation 2572 'sub' 'r_V_593' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2573 [1/1] (0.00ns)   --->   "%mult_V_626 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_593, i32 5, i32 18"   --->   Operation 2573 'partselect' 'mult_V_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2574 [1/1] (0.00ns)   --->   "%shl_ln1273_311 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_203, i3 0"   --->   Operation 2574 'bitconcatenate' 'shl_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln1273_526 = sext i19 %shl_ln1273_311"   --->   Operation 2575 'sext' 'sext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%shl_ln1273_312 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_203, i1 0"   --->   Operation 2576 'bitconcatenate' 'shl_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln1273_527 = sext i17 %shl_ln1273_312"   --->   Operation 2577 'sext' 'sext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln1273_528 = sext i17 %shl_ln1273_312"   --->   Operation 2578 'sext' 'sext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.80ns)   --->   "%r_V_594 = add i20 %sext_ln1273_526, i20 %sext_ln1273_528"   --->   Operation 2579 'add' 'r_V_594' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (0.00ns)   --->   "%mult_V_627 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_594, i32 5, i32 19"   --->   Operation 2580 'partselect' 'mult_V_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln818_243 = sext i15 %mult_V_627"   --->   Operation 2581 'sext' 'sext_ln818_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln1273_529 = sext i18 %shl_ln1273_310"   --->   Operation 2582 'sext' 'sext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2583 [1/1] (0.79ns)   --->   "%r_V_595 = add i19 %sext_ln1273_525, i19 %sext_ln1273_524"   --->   Operation 2583 'add' 'r_V_595' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%mult_V_628 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_595, i32 5, i32 18"   --->   Operation 2584 'partselect' 'mult_V_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln17_277 = sext i14 %mult_V_628" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2585 'sext' 'sext_ln17_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.79ns)   --->   "%r_V_596 = sub i18 0, i18 %sext_ln1273_527"   --->   Operation 2586 'sub' 'r_V_596' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%mult_V_629 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_596, i32 5, i32 17"   --->   Operation 2587 'partselect' 'mult_V_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln17_278 = sext i13 %mult_V_629" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2588 'sext' 'sext_ln17_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (0.80ns)   --->   "%r_V_597 = sub i20 %sext_ln1273_523, i20 %sext_ln1273_526"   --->   Operation 2589 'sub' 'r_V_597' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%mult_V_630 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_597, i32 5, i32 19"   --->   Operation 2590 'partselect' 'mult_V_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln818_244 = sext i15 %mult_V_630"   --->   Operation 2591 'sext' 'sext_ln818_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.79ns)   --->   "%r_V_598 = sub i19 0, i19 %sext_ln1273_525"   --->   Operation 2592 'sub' 'r_V_598' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2593 [1/1] (0.00ns)   --->   "%mult_V_631 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_598, i32 5, i32 18"   --->   Operation 2593 'partselect' 'mult_V_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln17_279 = sext i14 %mult_V_631" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2594 'sext' 'sext_ln17_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%shl_ln1273_313 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_203, i4 0"   --->   Operation 2595 'bitconcatenate' 'shl_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln1273_530 = sext i20 %shl_ln1273_313"   --->   Operation 2596 'sext' 'sext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (0.80ns)   --->   "%r_V_599 = sub i21 %sext_ln1273_529, i21 %sext_ln1273_530"   --->   Operation 2597 'sub' 'r_V_599' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%mult_V_632 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_599, i32 5, i32 20"   --->   Operation 2598 'partselect' 'mult_V_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%mult_V_633 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_203, i32 4, i32 15"   --->   Operation 2599 'partselect' 'mult_V_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln17_280 = sext i12 %mult_V_633" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2600 'sext' 'sext_ln17_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%a_V_204 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_419"   --->   Operation 2601 'load' 'a_V_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln1273_531 = sext i16 %a_V_204"   --->   Operation 2602 'sext' 'sext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.00ns)   --->   "%shl_ln1273_314 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_204, i2 0"   --->   Operation 2603 'bitconcatenate' 'shl_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%sext_ln1273_532 = sext i18 %shl_ln1273_314"   --->   Operation 2604 'sext' 'sext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.79ns)   --->   "%r_V_600 = sub i19 %sext_ln1273_532, i19 %sext_ln1273_531"   --->   Operation 2605 'sub' 'r_V_600' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2606 [1/1] (0.00ns)   --->   "%mult_V_634 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_600, i32 5, i32 18"   --->   Operation 2606 'partselect' 'mult_V_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln17_281 = sext i14 %mult_V_634" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2607 'sext' 'sext_ln17_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_435 = sub i19 0, i19 %sext_ln1273_532"   --->   Operation 2608 'sub' 'sub_ln1273_435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2609 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_601 = sub i19 %sub_ln1273_435, i19 %sext_ln1273_531"   --->   Operation 2609 'sub' 'r_V_601' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2610 [1/1] (0.00ns)   --->   "%mult_V_635 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_601, i32 5, i32 18"   --->   Operation 2610 'partselect' 'mult_V_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln17_282 = sext i14 %mult_V_635" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2611 'sext' 'sext_ln17_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%mult_V_636 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_204, i32 5, i32 15"   --->   Operation 2612 'partselect' 'mult_V_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln17_283 = sext i11 %mult_V_636" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2613 'sext' 'sext_ln17_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%shl_ln1273_315 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_204, i3 0"   --->   Operation 2614 'bitconcatenate' 'shl_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln1273_533 = sext i19 %shl_ln1273_315"   --->   Operation 2615 'sext' 'sext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%shl_ln1273_316 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_204, i1 0"   --->   Operation 2616 'bitconcatenate' 'shl_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln1273_534 = sext i17 %shl_ln1273_316"   --->   Operation 2617 'sext' 'sext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln1273_535 = sext i17 %shl_ln1273_316"   --->   Operation 2618 'sext' 'sext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.80ns)   --->   "%r_V_602 = sub i20 %sext_ln1273_535, i20 %sext_ln1273_533"   --->   Operation 2619 'sub' 'r_V_602' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%mult_V_637 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_602, i32 5, i32 19"   --->   Operation 2620 'partselect' 'mult_V_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln818_245 = sext i15 %mult_V_637"   --->   Operation 2621 'sext' 'sext_ln818_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%shl_ln1273_317 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_204, i5 0"   --->   Operation 2622 'bitconcatenate' 'shl_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (0.81ns)   --->   "%r_V_603 = sub i21 %sext_ln1273_534, i21 %shl_ln1273_317"   --->   Operation 2623 'sub' 'r_V_603' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%mult_V_638 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_603, i32 5, i32 20"   --->   Operation 2624 'partselect' 'mult_V_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.81ns)   --->   "%r_V_604 = sub i21 0, i21 %shl_ln1273_317"   --->   Operation 2625 'sub' 'r_V_604' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%mult_V_639 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_604, i32 5, i32 20"   --->   Operation 2626 'partselect' 'mult_V_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%a_V_205 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_420"   --->   Operation 2627 'load' 'a_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln1273_536 = sext i16 %a_V_205"   --->   Operation 2628 'sext' 'sext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln1273_537 = sext i16 %a_V_205"   --->   Operation 2629 'sext' 'sext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%shl_ln1273_318 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_205, i3 0"   --->   Operation 2630 'bitconcatenate' 'shl_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln1273_538 = sext i19 %shl_ln1273_318"   --->   Operation 2631 'sext' 'sext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%shl_ln1273_319 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_205, i1 0"   --->   Operation 2632 'bitconcatenate' 'shl_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln1273_539 = sext i17 %shl_ln1273_319"   --->   Operation 2633 'sext' 'sext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (0.80ns)   --->   "%r_V_605 = sub i20 %sext_ln1273_539, i20 %sext_ln1273_538"   --->   Operation 2634 'sub' 'r_V_605' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%mult_V_640 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_605, i32 5, i32 19"   --->   Operation 2635 'partselect' 'mult_V_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln818_246 = sext i15 %mult_V_640"   --->   Operation 2636 'sext' 'sext_ln818_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%mult_V_641 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_205, i32 3, i32 15"   --->   Operation 2637 'partselect' 'mult_V_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln17_284 = sext i13 %mult_V_641" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2638 'sext' 'sext_ln17_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (0.80ns)   --->   "%r_V_606 = sub i20 %sext_ln1273_537, i20 %sext_ln1273_538"   --->   Operation 2639 'sub' 'r_V_606' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%mult_V_642 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_606, i32 5, i32 19"   --->   Operation 2640 'partselect' 'mult_V_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln818_247 = sext i15 %mult_V_642"   --->   Operation 2641 'sext' 'sext_ln818_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%shl_ln1273_320 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_205, i2 0"   --->   Operation 2642 'bitconcatenate' 'shl_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln1273_540 = sext i18 %shl_ln1273_320"   --->   Operation 2643 'sext' 'sext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (0.79ns)   --->   "%r_V_607 = sub i19 0, i19 %sext_ln1273_540"   --->   Operation 2644 'sub' 'r_V_607' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%mult_V_643 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_607, i32 5, i32 18"   --->   Operation 2645 'partselect' 'mult_V_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln17_285 = sext i14 %mult_V_643" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2646 'sext' 'sext_ln17_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (1.94ns)   --->   "%r_V_608 = mul i21 %sext_ln1273_536, i21 11"   --->   Operation 2647 'mul' 'r_V_608' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2648 [1/1] (0.00ns)   --->   "%mult_V_644 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_608, i32 5, i32 20"   --->   Operation 2648 'partselect' 'mult_V_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_443 = sub i20 0, i20 %sext_ln1273_538"   --->   Operation 2649 'sub' 'sub_ln1273_443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2650 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_609 = sub i20 %sub_ln1273_443, i20 %sext_ln1273_537"   --->   Operation 2650 'sub' 'r_V_609' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%mult_V_645 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_609, i32 5, i32 19"   --->   Operation 2651 'partselect' 'mult_V_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln818_248 = sext i15 %mult_V_645"   --->   Operation 2652 'sext' 'sext_ln818_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%a_V_206 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_421"   --->   Operation 2653 'load' 'a_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln1273_541 = sext i16 %a_V_206"   --->   Operation 2654 'sext' 'sext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%shl_ln1273_321 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_206, i2 0"   --->   Operation 2655 'bitconcatenate' 'shl_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln1273_542 = sext i18 %shl_ln1273_321"   --->   Operation 2656 'sext' 'sext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln1273_543 = sext i18 %shl_ln1273_321"   --->   Operation 2657 'sext' 'sext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2658 [1/1] (0.79ns)   --->   "%r_V_610 = add i19 %sext_ln1273_543, i19 %sext_ln1273_541"   --->   Operation 2658 'add' 'r_V_610' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%mult_V_646 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_610, i32 5, i32 18"   --->   Operation 2659 'partselect' 'mult_V_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln17_286 = sext i14 %mult_V_646" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2660 'sext' 'sext_ln17_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_445 = sub i19 0, i19 %sext_ln1273_543"   --->   Operation 2661 'sub' 'sub_ln1273_445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2662 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_611 = sub i19 %sub_ln1273_445, i19 %sext_ln1273_541"   --->   Operation 2662 'sub' 'r_V_611' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%mult_V_647 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_611, i32 5, i32 18"   --->   Operation 2663 'partselect' 'mult_V_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln17_287 = sext i14 %mult_V_647" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2664 'sext' 'sext_ln17_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%shl_ln1273_322 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_206, i3 0"   --->   Operation 2665 'bitconcatenate' 'shl_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln1273_544 = sext i19 %shl_ln1273_322"   --->   Operation 2666 'sext' 'sext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%shl_ln1273_323 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_206, i1 0"   --->   Operation 2667 'bitconcatenate' 'shl_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln1273_545 = sext i17 %shl_ln1273_323"   --->   Operation 2668 'sext' 'sext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2669 [1/1] (0.80ns)   --->   "%r_V_612 = sub i20 %sext_ln1273_544, i20 %sext_ln1273_545"   --->   Operation 2669 'sub' 'r_V_612' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%mult_V_648 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_612, i32 5, i32 19"   --->   Operation 2670 'partselect' 'mult_V_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln818_249 = sext i15 %mult_V_648"   --->   Operation 2671 'sext' 'sext_ln818_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%shl_ln1273_324 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_206, i4 0"   --->   Operation 2672 'bitconcatenate' 'shl_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln1273_546 = sext i20 %shl_ln1273_324"   --->   Operation 2673 'sext' 'sext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.80ns)   --->   "%r_V_613 = sub i21 %sext_ln1273_542, i21 %sext_ln1273_546"   --->   Operation 2674 'sub' 'r_V_613' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%mult_V_649 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_613, i32 5, i32 20"   --->   Operation 2675 'partselect' 'mult_V_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%a_V_207 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_422"   --->   Operation 2676 'load' 'a_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln1273_547 = sext i16 %a_V_207"   --->   Operation 2677 'sext' 'sext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln1273_548 = sext i16 %a_V_207"   --->   Operation 2678 'sext' 'sext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (1.94ns)   --->   "%mul_ln1270_42 = mul i21 %sext_ln1273_547, i21 21"   --->   Operation 2679 'mul' 'mul_ln1270_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%mult_V_650 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_42, i32 5, i32 20"   --->   Operation 2680 'partselect' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%mult_V_651 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_207, i32 3, i32 15"   --->   Operation 2681 'partselect' 'mult_V_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln17_288 = sext i13 %mult_V_651" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2682 'sext' 'sext_ln17_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (1.94ns)   --->   "%mul_ln1270_43 = mul i21 %sext_ln1273_547, i21 2097126"   --->   Operation 2683 'mul' 'mul_ln1270_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%mult_V_652 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_43, i32 5, i32 20"   --->   Operation 2684 'partselect' 'mult_V_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%shl_ln1273_325 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_207, i2 0"   --->   Operation 2685 'bitconcatenate' 'shl_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln1273_549 = sext i18 %shl_ln1273_325"   --->   Operation 2686 'sext' 'sext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (0.79ns)   --->   "%r_V_614 = sub i19 %sext_ln1273_548, i19 %sext_ln1273_549"   --->   Operation 2687 'sub' 'r_V_614' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2688 [1/1] (0.00ns)   --->   "%mult_V_653 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_614, i32 5, i32 18"   --->   Operation 2688 'partselect' 'mult_V_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln17_289 = sext i14 %mult_V_653" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2689 'sext' 'sext_ln17_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%shl_ln1273_326 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_207, i4 0"   --->   Operation 2690 'bitconcatenate' 'shl_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln1273_550 = sext i20 %shl_ln1273_326"   --->   Operation 2691 'sext' 'sext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2692 [1/1] (0.80ns)   --->   "%r_V_615 = sub i21 %sext_ln1273_550, i21 %sext_ln1273_547"   --->   Operation 2692 'sub' 'r_V_615' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%mult_V_654 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_615, i32 5, i32 20"   --->   Operation 2693 'partselect' 'mult_V_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln1273_551 = sext i18 %shl_ln1273_325"   --->   Operation 2694 'sext' 'sext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2695 [1/1] (0.80ns)   --->   "%r_V_616 = sub i21 %sext_ln1273_550, i21 %sext_ln1273_551"   --->   Operation 2695 'sub' 'r_V_616' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%mult_V_655 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_616, i32 5, i32 20"   --->   Operation 2696 'partselect' 'mult_V_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (1.94ns)   --->   "%r_V_617 = mul i21 %sext_ln1273_547, i21 2097141"   --->   Operation 2697 'mul' 'r_V_617' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%mult_V_656 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_617, i32 5, i32 20"   --->   Operation 2698 'partselect' 'mult_V_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%mult_V_657 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_207, i32 5, i32 15"   --->   Operation 2699 'partselect' 'mult_V_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln17_290 = sext i11 %mult_V_657" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2700 'sext' 'sext_ln17_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%a_V_208 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_423"   --->   Operation 2701 'load' 'a_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln818_149 = sext i16 %a_V_208"   --->   Operation 2702 'sext' 'sext_ln818_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%mult_V_658 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_208, i32 2, i32 15"   --->   Operation 2703 'partselect' 'mult_V_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%sext_ln17_291 = sext i14 %mult_V_658" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2704 'sext' 'sext_ln17_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%shl_ln1273_328 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_208, i2 0"   --->   Operation 2705 'bitconcatenate' 'shl_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln1273_553 = sext i18 %shl_ln1273_328"   --->   Operation 2706 'sext' 'sext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (0.79ns)   --->   "%r_V_620 = sub i19 0, i19 %sext_ln1273_553"   --->   Operation 2707 'sub' 'r_V_620' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2708 [1/1] (0.80ns)   --->   "%r_V_619 = sub i19 %r_V_620, i19 %sext_ln818_149"   --->   Operation 2708 'sub' 'r_V_619' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%mult_V_660 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_619, i32 5, i32 18"   --->   Operation 2709 'partselect' 'mult_V_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln17_292 = sext i14 %mult_V_660" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2710 'sext' 'sext_ln17_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.00ns)   --->   "%mult_V_661 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_620, i32 5, i32 18"   --->   Operation 2711 'partselect' 'mult_V_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln17_293 = sext i14 %mult_V_661" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2712 'sext' 'sext_ln17_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%shl_ln1273_329 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_208, i1 0"   --->   Operation 2713 'bitconcatenate' 'shl_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln1273_554 = sext i17 %shl_ln1273_329"   --->   Operation 2714 'sext' 'sext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.79ns)   --->   "%r_V_621 = sub i18 0, i18 %sext_ln1273_554"   --->   Operation 2715 'sub' 'r_V_621' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%mult_V_662 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_621, i32 5, i32 17"   --->   Operation 2716 'partselect' 'mult_V_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln17_294 = sext i13 %mult_V_662" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2717 'sext' 'sext_ln17_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.79ns)   --->   "%r_V_622 = sub i19 %sext_ln1273_553, i19 %sext_ln818_149"   --->   Operation 2718 'sub' 'r_V_622' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%mult_V_663 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_622, i32 5, i32 18"   --->   Operation 2719 'partselect' 'mult_V_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln17_295 = sext i14 %mult_V_663" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2720 'sext' 'sext_ln17_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.79ns)   --->   "%r_V_623 = add i19 %sext_ln1273_553, i19 %sext_ln818_149"   --->   Operation 2721 'add' 'r_V_623' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%mult_V_664 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_623, i32 5, i32 18"   --->   Operation 2722 'partselect' 'mult_V_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln17_296 = sext i14 %mult_V_664" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2723 'sext' 'sext_ln17_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%a_V_209 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_424"   --->   Operation 2724 'load' 'a_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln1273_555 = sext i16 %a_V_209"   --->   Operation 2725 'sext' 'sext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%shl_ln1273_330 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_209, i2 0"   --->   Operation 2726 'bitconcatenate' 'shl_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln1273_556 = sext i18 %shl_ln1273_330"   --->   Operation 2727 'sext' 'sext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2728 [1/1] (0.79ns)   --->   "%r_V_624 = sub i19 %sext_ln1273_556, i19 %sext_ln1273_555"   --->   Operation 2728 'sub' 'r_V_624' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%mult_V_665 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_624, i32 5, i32 18"   --->   Operation 2729 'partselect' 'mult_V_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln17_297 = sext i14 %mult_V_665" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2730 'sext' 'sext_ln17_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%mult_V_666 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_209, i32 5, i32 15"   --->   Operation 2731 'partselect' 'mult_V_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln17_298 = sext i11 %mult_V_666" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2732 'sext' 'sext_ln17_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%a_V_210 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_425"   --->   Operation 2733 'load' 'a_V_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln1273_557 = sext i16 %a_V_210"   --->   Operation 2734 'sext' 'sext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln1273_558 = sext i16 %a_V_210"   --->   Operation 2735 'sext' 'sext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (0.00ns)   --->   "%shl_ln1273_331 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_210, i1 0"   --->   Operation 2736 'bitconcatenate' 'shl_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln1273_559 = sext i17 %shl_ln1273_331"   --->   Operation 2737 'sext' 'sext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln1273_560 = sext i17 %shl_ln1273_331"   --->   Operation 2738 'sext' 'sext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (0.79ns)   --->   "%r_V_625 = sub i18 0, i18 %sext_ln1273_560"   --->   Operation 2739 'sub' 'r_V_625' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%mult_V_667 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_625, i32 5, i32 17"   --->   Operation 2740 'partselect' 'mult_V_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln17_299 = sext i13 %mult_V_667" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2741 'sext' 'sext_ln17_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%shl_ln1273_332 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_210, i4 0"   --->   Operation 2742 'bitconcatenate' 'shl_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln1273_561 = sext i20 %shl_ln1273_332"   --->   Operation 2743 'sext' 'sext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (0.80ns)   --->   "%r_V_626 = sub i21 %sext_ln1273_561, i21 %sext_ln1273_558"   --->   Operation 2744 'sub' 'r_V_626' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%mult_V_668 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_626, i32 5, i32 20"   --->   Operation 2745 'partselect' 'mult_V_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%shl_ln1273_333 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_210, i3 0"   --->   Operation 2746 'bitconcatenate' 'shl_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln1273_562 = sext i19 %shl_ln1273_333"   --->   Operation 2747 'sext' 'sext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2748 [1/1] (0.80ns)   --->   "%r_V_627 = sub i20 %sext_ln1273_562, i20 %sext_ln1273_559"   --->   Operation 2748 'sub' 'r_V_627' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%mult_V_669 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_627, i32 5, i32 19"   --->   Operation 2749 'partselect' 'mult_V_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln818_250 = sext i15 %mult_V_669"   --->   Operation 2750 'sext' 'sext_ln818_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%shl_ln1273_334 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_210, i2 0"   --->   Operation 2751 'bitconcatenate' 'shl_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln1273_563 = sext i18 %shl_ln1273_334"   --->   Operation 2752 'sext' 'sext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln1273_564 = sext i18 %shl_ln1273_334"   --->   Operation 2753 'sext' 'sext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (0.79ns)   --->   "%r_V_628 = add i19 %sext_ln1273_564, i19 %sext_ln1273_557"   --->   Operation 2754 'add' 'r_V_628' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%mult_V_670 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_628, i32 5, i32 18"   --->   Operation 2755 'partselect' 'mult_V_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln17_300 = sext i14 %mult_V_670" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2756 'sext' 'sext_ln17_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%shl_ln1273_335 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_210, i5 0"   --->   Operation 2757 'bitconcatenate' 'shl_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.81ns)   --->   "%r_V_629 = sub i21 0, i21 %shl_ln1273_335"   --->   Operation 2758 'sub' 'r_V_629' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%mult_V_671 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_629, i32 5, i32 20"   --->   Operation 2759 'partselect' 'mult_V_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%mult_V_672 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_210, i32 3, i32 15"   --->   Operation 2760 'partselect' 'mult_V_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln17_301 = sext i13 %mult_V_672" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2761 'sext' 'sext_ln17_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.80ns)   --->   "%r_V_630 = sub i21 %sext_ln1273_563, i21 %sext_ln1273_561"   --->   Operation 2762 'sub' 'r_V_630' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%mult_V_673 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_630, i32 5, i32 20"   --->   Operation 2763 'partselect' 'mult_V_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%a_V_211 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_426"   --->   Operation 2764 'load' 'a_V_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i16 %a_V_211"   --->   Operation 2765 'sext' 'sext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln1273_565 = sext i16 %a_V_211"   --->   Operation 2766 'sext' 'sext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln1273_566 = sext i16 %a_V_211"   --->   Operation 2767 'sext' 'sext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.00ns)   --->   "%shl_ln1273_336 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_211, i3 0"   --->   Operation 2768 'bitconcatenate' 'shl_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%sext_ln1273_567 = sext i19 %shl_ln1273_336"   --->   Operation 2769 'sext' 'sext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.80ns)   --->   "%sub_ln1273_463 = sub i20 0, i20 %sext_ln1273_567"   --->   Operation 2770 'sub' 'sub_ln1273_463' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2771 [1/1] (0.80ns)   --->   "%r_V_631 = sub i20 %sub_ln1273_463, i20 %sext_ln1273_566"   --->   Operation 2771 'sub' 'r_V_631' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%mult_V_674 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_631, i32 5, i32 19"   --->   Operation 2772 'partselect' 'mult_V_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln818_251 = sext i15 %mult_V_674"   --->   Operation 2773 'sext' 'sext_ln818_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.78ns)   --->   "%r_V_632 = sub i17 0, i17 %sext_ln1273_565"   --->   Operation 2774 'sub' 'r_V_632' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%mult_V_675 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_632, i32 5, i32 16"   --->   Operation 2775 'partselect' 'mult_V_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln17_302 = sext i12 %mult_V_675" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2776 'sext' 'sext_ln17_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (1.94ns)   --->   "%mul_ln1270_44 = mul i21 %sext_ln1270_19, i21 2097129"   --->   Operation 2777 'mul' 'mul_ln1270_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%mult_V_676 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_44, i32 5, i32 20"   --->   Operation 2778 'partselect' 'mult_V_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%mult_V_677 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_211, i32 5, i32 15"   --->   Operation 2779 'partselect' 'mult_V_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln17_303 = sext i11 %mult_V_677" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2780 'sext' 'sext_ln17_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%shl_ln1273_337 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_211, i5 0"   --->   Operation 2781 'bitconcatenate' 'shl_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.81ns)   --->   "%r_V_633 = sub i21 0, i21 %shl_ln1273_337"   --->   Operation 2782 'sub' 'r_V_633' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%mult_V_678 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_633, i32 5, i32 20"   --->   Operation 2783 'partselect' 'mult_V_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%shl_ln1273_338 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_211, i2 0"   --->   Operation 2784 'bitconcatenate' 'shl_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln1273_568 = sext i18 %shl_ln1273_338"   --->   Operation 2785 'sext' 'sext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.79ns)   --->   "%r_V_634 = sub i19 0, i19 %sext_ln1273_568"   --->   Operation 2786 'sub' 'r_V_634' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%mult_V_679 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_634, i32 5, i32 18"   --->   Operation 2787 'partselect' 'mult_V_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln17_304 = sext i14 %mult_V_679" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2788 'sext' 'sext_ln17_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%shl_ln1273_339 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_211, i1 0"   --->   Operation 2789 'bitconcatenate' 'shl_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln1273_569 = sext i17 %shl_ln1273_339"   --->   Operation 2790 'sext' 'sext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln1273_570 = sext i17 %shl_ln1273_339"   --->   Operation 2791 'sext' 'sext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.80ns)   --->   "%r_V_635 = sub i20 %sub_ln1273_463, i20 %sext_ln1273_570"   --->   Operation 2792 'sub' 'r_V_635' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%mult_V_680 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_635, i32 5, i32 19"   --->   Operation 2793 'partselect' 'mult_V_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln818_252 = sext i15 %mult_V_680"   --->   Operation 2794 'sext' 'sext_ln818_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (0.79ns)   --->   "%r_V_636 = sub i18 0, i18 %sext_ln1273_569"   --->   Operation 2795 'sub' 'r_V_636' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2796 [1/1] (0.00ns)   --->   "%mult_V_681 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_636, i32 5, i32 17"   --->   Operation 2796 'partselect' 'mult_V_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln17_305 = sext i13 %mult_V_681" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2797 'sext' 'sext_ln17_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%a_V_212 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_427"   --->   Operation 2798 'load' 'a_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln1273_571 = sext i16 %a_V_212"   --->   Operation 2799 'sext' 'sext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln1273_572 = sext i16 %a_V_212"   --->   Operation 2800 'sext' 'sext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln1273_573 = sext i16 %a_V_212"   --->   Operation 2801 'sext' 'sext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln1273_574 = sext i16 %a_V_212"   --->   Operation 2802 'sext' 'sext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%shl_ln1273_340 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_212, i3 0"   --->   Operation 2803 'bitconcatenate' 'shl_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln1273_575 = sext i19 %shl_ln1273_340"   --->   Operation 2804 'sext' 'sext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_470 = sub i20 0, i20 %sext_ln1273_575"   --->   Operation 2805 'sub' 'sub_ln1273_470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2806 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_637 = sub i20 %sub_ln1273_470, i20 %sext_ln1273_573"   --->   Operation 2806 'sub' 'r_V_637' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%mult_V_682 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_637, i32 5, i32 19"   --->   Operation 2807 'partselect' 'mult_V_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln818_253 = sext i15 %mult_V_682"   --->   Operation 2808 'sext' 'sext_ln818_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (0.00ns)   --->   "%shl_ln1273_341 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_212, i5 0"   --->   Operation 2809 'bitconcatenate' 'shl_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2810 [1/1] (0.81ns)   --->   "%r_V_638 = sub i21 %shl_ln1273_341, i21 %sext_ln1273_572"   --->   Operation 2810 'sub' 'r_V_638' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%mult_V_683 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_638, i32 5, i32 20"   --->   Operation 2811 'partselect' 'mult_V_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%mult_V_684 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_212, i32 1, i32 15"   --->   Operation 2812 'partselect' 'mult_V_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln818_155 = sext i15 %mult_V_684"   --->   Operation 2813 'sext' 'sext_ln818_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%shl_ln1273_342 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_212, i2 0"   --->   Operation 2814 'bitconcatenate' 'shl_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln1273_576 = sext i18 %shl_ln1273_342"   --->   Operation 2815 'sext' 'sext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.79ns)   --->   "%r_V_639 = sub i19 0, i19 %sext_ln1273_576"   --->   Operation 2816 'sub' 'r_V_639' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%mult_V_685 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_639, i32 5, i32 18"   --->   Operation 2817 'partselect' 'mult_V_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln17_306 = sext i14 %mult_V_685" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2818 'sext' 'sext_ln17_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.80ns)   --->   "%r_V_640 = sub i19 %r_V_639, i19 %sext_ln1273_574"   --->   Operation 2819 'sub' 'r_V_640' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%mult_V_686 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_640, i32 5, i32 18"   --->   Operation 2820 'partselect' 'mult_V_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln17_307 = sext i14 %mult_V_686" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2821 'sext' 'sext_ln17_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%shl_ln1273_344 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_212, i1 0"   --->   Operation 2822 'bitconcatenate' 'shl_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln1273_578 = sext i17 %shl_ln1273_344"   --->   Operation 2823 'sext' 'sext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.80ns)   --->   "%r_V_642 = sub i20 %sext_ln1273_578, i20 %sext_ln1273_575"   --->   Operation 2824 'sub' 'r_V_642' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%mult_V_688 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_642, i32 5, i32 19"   --->   Operation 2825 'partselect' 'mult_V_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln818_254 = sext i15 %mult_V_688"   --->   Operation 2826 'sext' 'sext_ln818_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.78ns)   --->   "%r_V_643 = sub i17 0, i17 %sext_ln1273_571"   --->   Operation 2827 'sub' 'r_V_643' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%mult_V_689 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_643, i32 5, i32 16"   --->   Operation 2828 'partselect' 'mult_V_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%sext_ln17_308 = sext i12 %mult_V_689" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2829 'sext' 'sext_ln17_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%a_V_213 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_428"   --->   Operation 2830 'load' 'a_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln1273_579 = sext i16 %a_V_213"   --->   Operation 2831 'sext' 'sext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln1273_580 = sext i16 %a_V_213"   --->   Operation 2832 'sext' 'sext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln1273_581 = sext i16 %a_V_213"   --->   Operation 2833 'sext' 'sext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%shl_ln1273_345 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_213, i3 0"   --->   Operation 2834 'bitconcatenate' 'shl_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln1273_582 = sext i19 %shl_ln1273_345"   --->   Operation 2835 'sext' 'sext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%shl_ln1273_346 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_213, i1 0"   --->   Operation 2836 'bitconcatenate' 'shl_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln1273_583 = sext i17 %shl_ln1273_346"   --->   Operation 2837 'sext' 'sext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (0.80ns)   --->   "%r_V_644 = sub i20 %sext_ln1273_582, i20 %sext_ln1273_583"   --->   Operation 2838 'sub' 'r_V_644' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%mult_V_690 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_644, i32 5, i32 19"   --->   Operation 2839 'partselect' 'mult_V_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln818_255 = sext i15 %mult_V_690"   --->   Operation 2840 'sext' 'sext_ln818_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_479 = sub i20 0, i20 %sext_ln1273_582"   --->   Operation 2841 'sub' 'sub_ln1273_479' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2842 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_645 = sub i20 %sub_ln1273_479, i20 %sext_ln1273_580"   --->   Operation 2842 'sub' 'r_V_645' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%mult_V_691 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_645, i32 5, i32 19"   --->   Operation 2843 'partselect' 'mult_V_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln818_256 = sext i15 %mult_V_691"   --->   Operation 2844 'sext' 'sext_ln818_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%shl_ln1273_347 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_213, i2 0"   --->   Operation 2845 'bitconcatenate' 'shl_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln1273_584 = sext i18 %shl_ln1273_347"   --->   Operation 2846 'sext' 'sext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln1273_585 = sext i18 %shl_ln1273_347"   --->   Operation 2847 'sext' 'sext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.79ns)   --->   "%r_V_646 = add i19 %sext_ln1273_585, i19 %sext_ln1273_581"   --->   Operation 2848 'add' 'r_V_646' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%mult_V_692 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_646, i32 5, i32 18"   --->   Operation 2849 'partselect' 'mult_V_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (1.94ns)   --->   "%r_V_647 = mul i21 %sext_ln1273_579, i21 11"   --->   Operation 2850 'mul' 'r_V_647' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2851 [1/1] (0.00ns)   --->   "%mult_V_693 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_647, i32 5, i32 20"   --->   Operation 2851 'partselect' 'mult_V_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%shl_ln1273_348 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_213, i4 0"   --->   Operation 2852 'bitconcatenate' 'shl_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln1273_586 = sext i20 %shl_ln1273_348"   --->   Operation 2853 'sext' 'sext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (0.80ns)   --->   "%r_V_648 = add i21 %sext_ln1273_586, i21 %sext_ln1273_584"   --->   Operation 2854 'add' 'r_V_648' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%mult_V_694 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_648, i32 5, i32 20"   --->   Operation 2855 'partselect' 'mult_V_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.79ns)   --->   "%r_V_649 = sub i19 %sext_ln1273_581, i19 %sext_ln1273_585"   --->   Operation 2856 'sub' 'r_V_649' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%mult_V_695 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_649, i32 5, i32 18"   --->   Operation 2857 'partselect' 'mult_V_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln17_309 = sext i14 %mult_V_695" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2858 'sext' 'sext_ln17_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%a_V_214 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_430"   --->   Operation 2859 'load' 'a_V_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i16 %a_V_214"   --->   Operation 2860 'sext' 'sext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln1273_587 = sext i16 %a_V_214"   --->   Operation 2861 'sext' 'sext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%shl_ln1273_349 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_214, i3 0"   --->   Operation 2862 'bitconcatenate' 'shl_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln1273_588 = sext i19 %shl_ln1273_349"   --->   Operation 2863 'sext' 'sext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%shl_ln1273_350 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_214, i1 0"   --->   Operation 2864 'bitconcatenate' 'shl_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln1273_589 = sext i17 %shl_ln1273_350"   --->   Operation 2865 'sext' 'sext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln1273_590 = sext i17 %shl_ln1273_350"   --->   Operation 2866 'sext' 'sext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2867 [1/1] (0.80ns)   --->   "%r_V_650 = sub i20 %sext_ln1273_588, i20 %sext_ln1273_590"   --->   Operation 2867 'sub' 'r_V_650' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%mult_V_696 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_650, i32 5, i32 19"   --->   Operation 2868 'partselect' 'mult_V_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln818_258 = sext i15 %mult_V_696"   --->   Operation 2869 'sext' 'sext_ln818_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%mult_V_697 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_214, i32 2, i32 15"   --->   Operation 2870 'partselect' 'mult_V_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln17_310 = sext i14 %mult_V_697" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2871 'sext' 'sext_ln17_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (0.80ns)   --->   "%r_V_651 = add i20 %sext_ln1273_588, i20 %sext_ln1273_590"   --->   Operation 2872 'add' 'r_V_651' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%mult_V_698 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_651, i32 5, i32 19"   --->   Operation 2873 'partselect' 'mult_V_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln818_259 = sext i15 %mult_V_698"   --->   Operation 2874 'sext' 'sext_ln818_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (1.94ns)   --->   "%r_V_652 = mul i21 %sext_ln1270_20, i21 2097141"   --->   Operation 2875 'mul' 'r_V_652' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%mult_V_699 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_652, i32 5, i32 20"   --->   Operation 2876 'partselect' 'mult_V_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (0.78ns)   --->   "%r_V_653 = sub i17 0, i17 %sext_ln1273_587"   --->   Operation 2877 'sub' 'r_V_653' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%mult_V_700 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_653, i32 5, i32 16"   --->   Operation 2878 'partselect' 'mult_V_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln17_311 = sext i12 %mult_V_700" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2879 'sext' 'sext_ln17_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (1.94ns)   --->   "%mul_ln1270_45 = mul i21 %sext_ln1270_20, i21 2097130"   --->   Operation 2880 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%mult_V_701 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_45, i32 5, i32 20"   --->   Operation 2881 'partselect' 'mult_V_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.79ns)   --->   "%r_V_654 = sub i18 0, i18 %sext_ln1273_589"   --->   Operation 2882 'sub' 'r_V_654' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%mult_V_702 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_654, i32 5, i32 17"   --->   Operation 2883 'partselect' 'mult_V_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln17_312 = sext i13 %mult_V_702" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2884 'sext' 'sext_ln17_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%a_V_215 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_431"   --->   Operation 2885 'load' 'a_V_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln1273_591 = sext i16 %a_V_215"   --->   Operation 2886 'sext' 'sext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln1273_592 = sext i16 %a_V_215"   --->   Operation 2887 'sext' 'sext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln1273_593 = sext i16 %a_V_215"   --->   Operation 2888 'sext' 'sext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%shl_ln1273_351 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_215, i3 0"   --->   Operation 2889 'bitconcatenate' 'shl_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln1273_594 = sext i19 %shl_ln1273_351"   --->   Operation 2890 'sext' 'sext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2891 [1/1] (0.80ns)   --->   "%r_V_655 = sub i20 0, i20 %sext_ln1273_594"   --->   Operation 2891 'sub' 'r_V_655' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%mult_V_703 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_655, i32 5, i32 19"   --->   Operation 2892 'partselect' 'mult_V_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln818_260 = sext i15 %mult_V_703"   --->   Operation 2893 'sext' 'sext_ln818_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%shl_ln1273_352 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_215, i4 0"   --->   Operation 2894 'bitconcatenate' 'shl_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln1273_595 = sext i20 %shl_ln1273_352"   --->   Operation 2895 'sext' 'sext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (0.80ns)   --->   "%r_V_656 = add i21 %sext_ln1273_595, i21 %sext_ln1273_591"   --->   Operation 2896 'add' 'r_V_656' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%mult_V_704 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_656, i32 5, i32 20"   --->   Operation 2897 'partselect' 'mult_V_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_215, i32 2, i32 15"   --->   Operation 2898 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln17_313 = sext i14 %mult_V_705" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2899 'sext' 'sext_ln17_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.80ns)   --->   "%r_V_657 = sub i20 %sext_ln1273_594, i20 %sext_ln1273_592"   --->   Operation 2900 'sub' 'r_V_657' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%mult_V_706 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_657, i32 5, i32 19"   --->   Operation 2901 'partselect' 'mult_V_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%sext_ln818_261 = sext i15 %mult_V_706"   --->   Operation 2902 'sext' 'sext_ln818_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (1.94ns)   --->   "%r_V_658 = mul i21 %sext_ln1273_591, i21 11"   --->   Operation 2903 'mul' 'r_V_658' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%mult_V_707 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_658, i32 5, i32 20"   --->   Operation 2904 'partselect' 'mult_V_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%shl_ln1273_353 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_215, i2 0"   --->   Operation 2905 'bitconcatenate' 'shl_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln1273_596 = sext i18 %shl_ln1273_353"   --->   Operation 2906 'sext' 'sext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.79ns)   --->   "%r_V_659 = sub i19 %sext_ln1273_593, i19 %sext_ln1273_596"   --->   Operation 2907 'sub' 'r_V_659' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%mult_V_708 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_659, i32 5, i32 18"   --->   Operation 2908 'partselect' 'mult_V_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln17_314 = sext i14 %mult_V_708" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2909 'sext' 'sext_ln17_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%mult_V_709 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_215, i32 4, i32 15"   --->   Operation 2910 'partselect' 'mult_V_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln17_315 = sext i12 %mult_V_709" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2911 'sext' 'sext_ln17_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%mult_V_710 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_215, i32 3, i32 15"   --->   Operation 2912 'partselect' 'mult_V_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln17_316 = sext i13 %mult_V_710" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2913 'sext' 'sext_ln17_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%a_V_216 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_432"   --->   Operation 2914 'load' 'a_V_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln1273_597 = sext i16 %a_V_216"   --->   Operation 2915 'sext' 'sext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln1273_598 = sext i16 %a_V_216"   --->   Operation 2916 'sext' 'sext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%shl_ln1273_354 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_216, i2 0"   --->   Operation 2917 'bitconcatenate' 'shl_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln1273_599 = sext i18 %shl_ln1273_354"   --->   Operation 2918 'sext' 'sext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.79ns)   --->   "%r_V_660 = add i19 %sext_ln1273_599, i19 %sext_ln1273_598"   --->   Operation 2919 'add' 'r_V_660' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%mult_V_711 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_660, i32 5, i32 18"   --->   Operation 2920 'partselect' 'mult_V_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln17_317 = sext i14 %mult_V_711" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2921 'sext' 'sext_ln17_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%shl_ln1273_355 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_216, i3 0"   --->   Operation 2922 'bitconcatenate' 'shl_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln1273_600 = sext i19 %shl_ln1273_355"   --->   Operation 2923 'sext' 'sext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (0.80ns)   --->   "%r_V_661 = add i20 %sext_ln1273_600, i20 %sext_ln1273_597"   --->   Operation 2924 'add' 'r_V_661' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%mult_V_712 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_661, i32 5, i32 19"   --->   Operation 2925 'partselect' 'mult_V_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln818_262 = sext i15 %mult_V_712"   --->   Operation 2926 'sext' 'sext_ln818_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (0.79ns)   --->   "%r_V_662 = sub i19 %sext_ln1273_598, i19 %sext_ln1273_599"   --->   Operation 2927 'sub' 'r_V_662' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%mult_V_713 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_662, i32 5, i32 18"   --->   Operation 2928 'partselect' 'mult_V_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%sext_ln17_318 = sext i14 %mult_V_713" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2929 'sext' 'sext_ln17_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_489 = sub i20 0, i20 %sext_ln1273_600"   --->   Operation 2930 'sub' 'sub_ln1273_489' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%shl_ln1273_356 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_216, i1 0"   --->   Operation 2931 'bitconcatenate' 'shl_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln1273_601 = sext i17 %shl_ln1273_356"   --->   Operation 2932 'sext' 'sext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_663 = sub i20 %sub_ln1273_489, i20 %sext_ln1273_601"   --->   Operation 2933 'sub' 'r_V_663' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%mult_V_714 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_663, i32 5, i32 19"   --->   Operation 2934 'partselect' 'mult_V_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln818_263 = sext i15 %mult_V_714"   --->   Operation 2935 'sext' 'sext_ln818_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.79ns)   --->   "%r_V_665 = sub i19 0, i19 %sext_ln1273_599"   --->   Operation 2936 'sub' 'r_V_665' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2937 [1/1] (0.80ns)   --->   "%r_V_664 = sub i19 %r_V_665, i19 %sext_ln1273_598"   --->   Operation 2937 'sub' 'r_V_664' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%mult_V_715 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_664, i32 5, i32 18"   --->   Operation 2938 'partselect' 'mult_V_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln17_319 = sext i14 %mult_V_715" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2939 'sext' 'sext_ln17_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%mult_V_716 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_665, i32 5, i32 18"   --->   Operation 2940 'partselect' 'mult_V_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (0.00ns)   --->   "%sext_ln17_320 = sext i14 %mult_V_716" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2941 'sext' 'sext_ln17_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%mult_V_717 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_216, i32 4, i32 15"   --->   Operation 2942 'partselect' 'mult_V_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln17_321 = sext i12 %mult_V_717" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2943 'sext' 'sext_ln17_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%a_V_217 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_433"   --->   Operation 2944 'load' 'a_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln1273_603 = sext i16 %a_V_217"   --->   Operation 2945 'sext' 'sext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln1273_604 = sext i16 %a_V_217"   --->   Operation 2946 'sext' 'sext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%shl_ln1273_358 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_217, i3 0"   --->   Operation 2947 'bitconcatenate' 'shl_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln1273_605 = sext i19 %shl_ln1273_358"   --->   Operation 2948 'sext' 'sext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%shl_ln1273_359 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_217, i1 0"   --->   Operation 2949 'bitconcatenate' 'shl_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln1273_606 = sext i17 %shl_ln1273_359"   --->   Operation 2950 'sext' 'sext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln1273_607 = sext i17 %shl_ln1273_359"   --->   Operation 2951 'sext' 'sext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (0.80ns)   --->   "%r_V_667 = add i20 %sext_ln1273_605, i20 %sext_ln1273_607"   --->   Operation 2952 'add' 'r_V_667' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%mult_V_719 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_667, i32 5, i32 19"   --->   Operation 2953 'partselect' 'mult_V_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln818_264 = sext i15 %mult_V_719"   --->   Operation 2954 'sext' 'sext_ln818_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%shl_ln1273_360 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_217, i4 0"   --->   Operation 2955 'bitconcatenate' 'shl_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln1273_608 = sext i20 %shl_ln1273_360"   --->   Operation 2956 'sext' 'sext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%shl_ln1273_361 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_217, i2 0"   --->   Operation 2957 'bitconcatenate' 'shl_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln1273_609 = sext i18 %shl_ln1273_361"   --->   Operation 2958 'sext' 'sext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (0.80ns)   --->   "%r_V_668 = sub i21 %sext_ln1273_608, i21 %sext_ln1273_609"   --->   Operation 2959 'sub' 'r_V_668' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%mult_V_720 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_668, i32 5, i32 20"   --->   Operation 2960 'partselect' 'mult_V_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.78ns)   --->   "%r_V_669 = sub i17 0, i17 %sext_ln1273_604"   --->   Operation 2961 'sub' 'r_V_669' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%mult_V_721 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_669, i32 5, i32 16"   --->   Operation 2962 'partselect' 'mult_V_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln17_322 = sext i12 %mult_V_721" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2963 'sext' 'sext_ln17_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (0.80ns)   --->   "%r_V_671 = sub i20 0, i20 %sext_ln1273_605"   --->   Operation 2964 'sub' 'r_V_671' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2965 [1/1] (0.80ns)   --->   "%r_V_670 = sub i20 %r_V_671, i20 %sext_ln1273_607"   --->   Operation 2965 'sub' 'r_V_670' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%mult_V_722 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_670, i32 5, i32 19"   --->   Operation 2966 'partselect' 'mult_V_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln818_265 = sext i15 %mult_V_722"   --->   Operation 2967 'sext' 'sext_ln818_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%mult_V_723 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_671, i32 5, i32 19"   --->   Operation 2968 'partselect' 'mult_V_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln818_266 = sext i15 %mult_V_723"   --->   Operation 2969 'sext' 'sext_ln818_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%shl_ln1273_362 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_217, i5 0"   --->   Operation 2970 'bitconcatenate' 'shl_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.81ns)   --->   "%r_V_672 = sub i21 %sext_ln1273_606, i21 %shl_ln1273_362"   --->   Operation 2971 'sub' 'r_V_672' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2972 [1/1] (0.00ns)   --->   "%mult_V_724 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_672, i32 5, i32 20"   --->   Operation 2972 'partselect' 'mult_V_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (1.94ns)   --->   "%mul_ln1270_46 = mul i21 %sext_ln1273_603, i21 2097123"   --->   Operation 2973 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%mult_V_725 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_46, i32 5, i32 20"   --->   Operation 2974 'partselect' 'mult_V_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (1.94ns)   --->   "%mul_ln1270_47 = mul i21 %sext_ln1273_603, i21 2097133"   --->   Operation 2975 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%mult_V_726 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_47, i32 5, i32 20"   --->   Operation 2976 'partselect' 'mult_V_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%mult_V_727 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_217, i32 2, i32 15"   --->   Operation 2977 'partselect' 'mult_V_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln17_323 = sext i14 %mult_V_727" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2978 'sext' 'sext_ln17_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (1.94ns)   --->   "%r_V_673 = mul i21 %sext_ln1273_603, i21 13"   --->   Operation 2979 'mul' 'r_V_673' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2980 [1/1] (0.00ns)   --->   "%mult_V_728 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_673, i32 5, i32 20"   --->   Operation 2980 'partselect' 'mult_V_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%a_V_218 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_434"   --->   Operation 2981 'load' 'a_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%mult_V_729 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_218, i32 5, i32 15"   --->   Operation 2982 'partselect' 'mult_V_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%sext_ln17_324 = sext i11 %mult_V_729" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2983 'sext' 'sext_ln17_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln1273_610 = sext i16 %a_V_218"   --->   Operation 2984 'sext' 'sext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%shl_ln1273_363 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_218, i4 0"   --->   Operation 2985 'bitconcatenate' 'shl_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln1273_611 = sext i20 %shl_ln1273_363"   --->   Operation 2986 'sext' 'sext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%shl_ln1273_364 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_218, i1 0"   --->   Operation 2987 'bitconcatenate' 'shl_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (0.00ns)   --->   "%sext_ln1273_612 = sext i17 %shl_ln1273_364"   --->   Operation 2988 'sext' 'sext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (0.80ns)   --->   "%r_V_674 = sub i21 %sext_ln1273_612, i21 %sext_ln1273_611"   --->   Operation 2989 'sub' 'r_V_674' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%mult_V_730 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_674, i32 5, i32 20"   --->   Operation 2990 'partselect' 'mult_V_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%shl_ln1273_365 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_218, i3 0"   --->   Operation 2991 'bitconcatenate' 'shl_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln1273_613 = sext i19 %shl_ln1273_365"   --->   Operation 2992 'sext' 'sext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.80ns)   --->   "%r_V_675 = sub i20 0, i20 %sext_ln1273_613"   --->   Operation 2993 'sub' 'r_V_675' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%mult_V_731 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_675, i32 5, i32 19"   --->   Operation 2994 'partselect' 'mult_V_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln818_267 = sext i15 %mult_V_731"   --->   Operation 2995 'sext' 'sext_ln818_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (0.00ns)   --->   "%mult_V_732 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_218, i32 3, i32 15"   --->   Operation 2996 'partselect' 'mult_V_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%sext_ln17_325 = sext i13 %mult_V_732" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2997 'sext' 'sext_ln17_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%shl_ln1273_366 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_218, i2 0"   --->   Operation 2998 'bitconcatenate' 'shl_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln1273_614 = sext i18 %shl_ln1273_366"   --->   Operation 2999 'sext' 'sext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_501 = sub i19 0, i19 %sext_ln1273_614"   --->   Operation 3000 'sub' 'sub_ln1273_501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3001 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_676 = sub i19 %sub_ln1273_501, i19 %sext_ln1273_610"   --->   Operation 3001 'sub' 'r_V_676' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%mult_V_733 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_676, i32 5, i32 18"   --->   Operation 3002 'partselect' 'mult_V_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln17_326 = sext i14 %mult_V_733" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3003 'sext' 'sext_ln17_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3004 [1/1] (0.79ns)   --->   "%r_V_677 = sub i19 %sext_ln1273_614, i19 %sext_ln1273_610"   --->   Operation 3004 'sub' 'r_V_677' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%mult_V_734 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_677, i32 5, i32 18"   --->   Operation 3005 'partselect' 'mult_V_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln17_327 = sext i14 %mult_V_734" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3006 'sext' 'sext_ln17_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3007 [1/1] (0.80ns)   --->   "%r_V_678 = sub i21 0, i21 %sext_ln1273_611"   --->   Operation 3007 'sub' 'r_V_678' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%mult_V_735 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_678, i32 5, i32 20"   --->   Operation 3008 'partselect' 'mult_V_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (0.00ns)   --->   "%a_V_219 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_435"   --->   Operation 3009 'load' 'a_V_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln1273_615 = sext i16 %a_V_219"   --->   Operation 3010 'sext' 'sext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln1273_616 = sext i16 %a_V_219"   --->   Operation 3011 'sext' 'sext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%shl_ln1273_367 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_219, i3 0"   --->   Operation 3012 'bitconcatenate' 'shl_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln1273_617 = sext i19 %shl_ln1273_367"   --->   Operation 3013 'sext' 'sext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3014 [1/1] (0.80ns)   --->   "%r_V_679 = sub i20 %sext_ln1273_615, i20 %sext_ln1273_617"   --->   Operation 3014 'sub' 'r_V_679' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3015 [1/1] (0.00ns)   --->   "%mult_V_736 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_679, i32 5, i32 19"   --->   Operation 3015 'partselect' 'mult_V_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln818_268 = sext i15 %mult_V_736"   --->   Operation 3016 'sext' 'sext_ln818_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%shl_ln1273_368 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_219, i4 0"   --->   Operation 3017 'bitconcatenate' 'shl_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln1273_618 = sext i20 %shl_ln1273_368"   --->   Operation 3018 'sext' 'sext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%shl_ln1273_369 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_219, i1 0"   --->   Operation 3019 'bitconcatenate' 'shl_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln1273_619 = sext i17 %shl_ln1273_369"   --->   Operation 3020 'sext' 'sext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln1273_620 = sext i17 %shl_ln1273_369"   --->   Operation 3021 'sext' 'sext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (0.80ns)   --->   "%r_V_680 = add i21 %sext_ln1273_618, i21 %sext_ln1273_620"   --->   Operation 3022 'add' 'r_V_680' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%mult_V_737 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_680, i32 5, i32 20"   --->   Operation 3023 'partselect' 'mult_V_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.80ns)   --->   "%r_V_681 = sub i20 %sext_ln1273_617, i20 %sext_ln1273_619"   --->   Operation 3024 'sub' 'r_V_681' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%mult_V_738 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_681, i32 5, i32 19"   --->   Operation 3025 'partselect' 'mult_V_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln818_269 = sext i15 %mult_V_738"   --->   Operation 3026 'sext' 'sext_ln818_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%shl_ln1273_370 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_219, i2 0"   --->   Operation 3027 'bitconcatenate' 'shl_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln1273_621 = sext i18 %shl_ln1273_370"   --->   Operation 3028 'sext' 'sext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.79ns)   --->   "%r_V_684 = sub i19 0, i19 %sext_ln1273_621"   --->   Operation 3029 'sub' 'r_V_684' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3030 [1/1] (0.80ns)   --->   "%r_V_682 = sub i19 %r_V_684, i19 %sext_ln1273_616"   --->   Operation 3030 'sub' 'r_V_682' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3031 [1/1] (0.00ns)   --->   "%mult_V_739 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_682, i32 5, i32 18"   --->   Operation 3031 'partselect' 'mult_V_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln17_328 = sext i14 %mult_V_739" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3032 'sext' 'sext_ln17_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.80ns)   --->   "%r_V_683 = sub i20 0, i20 %sext_ln1273_617"   --->   Operation 3033 'sub' 'r_V_683' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%mult_V_740 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_683, i32 5, i32 19"   --->   Operation 3034 'partselect' 'mult_V_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln818_270 = sext i15 %mult_V_740"   --->   Operation 3035 'sext' 'sext_ln818_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%mult_V_741 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_684, i32 5, i32 18"   --->   Operation 3036 'partselect' 'mult_V_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln17_329 = sext i14 %mult_V_741" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3037 'sext' 'sext_ln17_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%a_V_220 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_436"   --->   Operation 3038 'load' 'a_V_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln1273_622 = sext i16 %a_V_220"   --->   Operation 3039 'sext' 'sext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln1273_623 = sext i16 %a_V_220"   --->   Operation 3040 'sext' 'sext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.00ns)   --->   "%sext_ln1273_624 = sext i16 %a_V_220"   --->   Operation 3041 'sext' 'sext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (1.94ns)   --->   "%mul_ln1270_48 = mul i21 %sext_ln1273_624, i21 26"   --->   Operation 3042 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%mult_V_742 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_48, i32 5, i32 20"   --->   Operation 3043 'partselect' 'mult_V_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (1.94ns)   --->   "%r_V_685 = mul i21 %sext_ln1273_624, i21 2097141"   --->   Operation 3044 'mul' 'r_V_685' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3045 [1/1] (0.00ns)   --->   "%mult_V_743 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_685, i32 5, i32 20"   --->   Operation 3045 'partselect' 'mult_V_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%shl_ln1273_371 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_220, i3 0"   --->   Operation 3046 'bitconcatenate' 'shl_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (0.00ns)   --->   "%sext_ln1273_625 = sext i19 %shl_ln1273_371"   --->   Operation 3047 'sext' 'sext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_510 = sub i20 0, i20 %sext_ln1273_625"   --->   Operation 3048 'sub' 'sub_ln1273_510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3049 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_686 = sub i20 %sub_ln1273_510, i20 %sext_ln1273_622"   --->   Operation 3049 'sub' 'r_V_686' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%mult_V_744 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_686, i32 5, i32 19"   --->   Operation 3050 'partselect' 'mult_V_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.00ns)   --->   "%sext_ln818_271 = sext i15 %mult_V_744"   --->   Operation 3051 'sext' 'sext_ln818_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%shl_ln1273_372 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_220, i4 0"   --->   Operation 3052 'bitconcatenate' 'shl_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln1273_626 = sext i20 %shl_ln1273_372"   --->   Operation 3053 'sext' 'sext_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (0.00ns)   --->   "%shl_ln1273_373 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_220, i2 0"   --->   Operation 3054 'bitconcatenate' 'shl_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln1273_627 = sext i18 %shl_ln1273_373"   --->   Operation 3055 'sext' 'sext_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (0.80ns)   --->   "%r_V_687 = sub i21 %sext_ln1273_626, i21 %sext_ln1273_627"   --->   Operation 3056 'sub' 'r_V_687' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%mult_V_745 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_687, i32 5, i32 20"   --->   Operation 3057 'partselect' 'mult_V_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%shl_ln1273_374 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_220, i1 0"   --->   Operation 3058 'bitconcatenate' 'shl_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln1273_628 = sext i17 %shl_ln1273_374"   --->   Operation 3059 'sext' 'sext_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.79ns)   --->   "%r_V_688 = sub i18 0, i18 %sext_ln1273_628"   --->   Operation 3060 'sub' 'r_V_688' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%mult_V_746 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_688, i32 5, i32 17"   --->   Operation 3061 'partselect' 'mult_V_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln17_330 = sext i13 %mult_V_746" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3062 'sext' 'sext_ln17_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%sext_ln1273_629 = sext i18 %shl_ln1273_373"   --->   Operation 3063 'sext' 'sext_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (0.79ns)   --->   "%r_V_690 = sub i19 %sext_ln1273_623, i19 %sext_ln1273_629"   --->   Operation 3064 'sub' 'r_V_690' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3065 [1/1] (0.00ns)   --->   "%mult_V_748 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_690, i32 5, i32 18"   --->   Operation 3065 'partselect' 'mult_V_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3066 [1/1] (0.00ns)   --->   "%sext_ln17_331 = sext i14 %mult_V_748" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3066 'sext' 'sext_ln17_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3067 [1/1] (1.94ns)   --->   "%mul_ln1270_49 = mul i21 %sext_ln1273_624, i21 2097131"   --->   Operation 3067 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3068 [1/1] (0.00ns)   --->   "%mult_V_749 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_49, i32 5, i32 20"   --->   Operation 3068 'partselect' 'mult_V_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%a_V_221 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_437"   --->   Operation 3069 'load' 'a_V_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln1273_630 = sext i16 %a_V_221"   --->   Operation 3070 'sext' 'sext_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln1273_631 = sext i16 %a_V_221"   --->   Operation 3071 'sext' 'sext_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln1273_632 = sext i16 %a_V_221"   --->   Operation 3072 'sext' 'sext_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (1.94ns)   --->   "%r_V_691 = mul i21 %sext_ln1273_632, i21 2097141"   --->   Operation 3073 'mul' 'r_V_691' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%mult_V_750 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_691, i32 5, i32 20"   --->   Operation 3074 'partselect' 'mult_V_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (0.00ns)   --->   "%shl_ln1273_376 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_221, i2 0"   --->   Operation 3075 'bitconcatenate' 'shl_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%sext_ln1273_633 = sext i18 %shl_ln1273_376"   --->   Operation 3076 'sext' 'sext_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (0.79ns)   --->   "%r_V_695 = sub i19 0, i19 %sext_ln1273_633"   --->   Operation 3077 'sub' 'r_V_695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3078 [1/1] (0.80ns)   --->   "%r_V_692 = sub i19 %r_V_695, i19 %sext_ln1273_631"   --->   Operation 3078 'sub' 'r_V_692' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%mult_V_751 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_692, i32 5, i32 18"   --->   Operation 3079 'partselect' 'mult_V_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln17_332 = sext i14 %mult_V_751" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3080 'sext' 'sext_ln17_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3081 [1/1] (1.94ns)   --->   "%r_V_693 = mul i21 %sext_ln1273_632, i21 13"   --->   Operation 3081 'mul' 'r_V_693' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%mult_V_752 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_693, i32 5, i32 20"   --->   Operation 3082 'partselect' 'mult_V_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%shl_ln1273_377 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_221, i3 0"   --->   Operation 3083 'bitconcatenate' 'shl_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln1273_634 = sext i19 %shl_ln1273_377"   --->   Operation 3084 'sext' 'sext_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (0.00ns)   --->   "%shl_ln1273_378 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_221, i1 0"   --->   Operation 3085 'bitconcatenate' 'shl_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3086 [1/1] (0.00ns)   --->   "%sext_ln1273_635 = sext i17 %shl_ln1273_378"   --->   Operation 3086 'sext' 'sext_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3087 [1/1] (0.80ns)   --->   "%r_V_694 = add i20 %sext_ln1273_634, i20 %sext_ln1273_635"   --->   Operation 3087 'add' 'r_V_694' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%mult_V_753 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_694, i32 5, i32 19"   --->   Operation 3088 'partselect' 'mult_V_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln818_272 = sext i15 %mult_V_753"   --->   Operation 3089 'sext' 'sext_ln818_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%mult_V_754 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_695, i32 5, i32 18"   --->   Operation 3090 'partselect' 'mult_V_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln17_333 = sext i14 %mult_V_754" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3091 'sext' 'sext_ln17_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%shl_ln1273_379 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_221, i4 0"   --->   Operation 3092 'bitconcatenate' 'shl_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln1273_636 = sext i20 %shl_ln1273_379"   --->   Operation 3093 'sext' 'sext_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.80ns)   --->   "%r_V_696 = sub i21 %sext_ln1273_636, i21 %sext_ln1273_632"   --->   Operation 3094 'sub' 'r_V_696' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3095 [1/1] (0.00ns)   --->   "%mult_V_755 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_696, i32 5, i32 20"   --->   Operation 3095 'partselect' 'mult_V_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3096 [1/1] (0.78ns)   --->   "%r_V_697 = sub i17 0, i17 %sext_ln1273_630"   --->   Operation 3096 'sub' 'r_V_697' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3097 [1/1] (0.00ns)   --->   "%mult_V_756 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_697, i32 5, i32 16"   --->   Operation 3097 'partselect' 'mult_V_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln17_334 = sext i12 %mult_V_756" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3098 'sext' 'sext_ln17_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%a_V_222 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_438"   --->   Operation 3099 'load' 'a_V_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln1273_637 = sext i16 %a_V_222"   --->   Operation 3100 'sext' 'sext_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%sext_ln1273_638 = sext i16 %a_V_222"   --->   Operation 3101 'sext' 'sext_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%shl_ln1273_380 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_222, i3 0"   --->   Operation 3102 'bitconcatenate' 'shl_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (0.00ns)   --->   "%sext_ln1273_639 = sext i19 %shl_ln1273_380"   --->   Operation 3103 'sext' 'sext_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%shl_ln1273_381 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_222, i1 0"   --->   Operation 3104 'bitconcatenate' 'shl_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln1273_640 = sext i17 %shl_ln1273_381"   --->   Operation 3105 'sext' 'sext_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (0.80ns)   --->   "%r_V_698 = sub i20 %sext_ln1273_640, i20 %sext_ln1273_639"   --->   Operation 3106 'sub' 'r_V_698' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%mult_V_757 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_698, i32 5, i32 19"   --->   Operation 3107 'partselect' 'mult_V_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (0.00ns)   --->   "%sext_ln818_273 = sext i15 %mult_V_757"   --->   Operation 3108 'sext' 'sext_ln818_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%shl_ln1273_382 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_222, i2 0"   --->   Operation 3109 'bitconcatenate' 'shl_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln1273_641 = sext i18 %shl_ln1273_382"   --->   Operation 3110 'sext' 'sext_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.79ns)   --->   "%r_V_699 = sub i19 %sext_ln1273_638, i19 %sext_ln1273_641"   --->   Operation 3111 'sub' 'r_V_699' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%mult_V_758 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_699, i32 5, i32 18"   --->   Operation 3112 'partselect' 'mult_V_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln17_335 = sext i14 %mult_V_758" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3113 'sext' 'sext_ln17_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.80ns)   --->   "%r_V_700 = sub i20 %sext_ln1273_637, i20 %sext_ln1273_639"   --->   Operation 3114 'sub' 'r_V_700' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3115 [1/1] (0.00ns)   --->   "%mult_V_759 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_700, i32 5, i32 19"   --->   Operation 3115 'partselect' 'mult_V_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln818_274 = sext i15 %mult_V_759"   --->   Operation 3116 'sext' 'sext_ln818_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.80ns)   --->   "%r_V_701 = sub i20 0, i20 %sext_ln1273_639"   --->   Operation 3117 'sub' 'r_V_701' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%mult_V_760 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_701, i32 5, i32 19"   --->   Operation 3118 'partselect' 'mult_V_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln818_275 = sext i15 %mult_V_760"   --->   Operation 3119 'sext' 'sext_ln818_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%a_V_223 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_439"   --->   Operation 3120 'load' 'a_V_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln1273_642 = sext i16 %a_V_223"   --->   Operation 3121 'sext' 'sext_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.00ns)   --->   "%sext_ln1273_643 = sext i16 %a_V_223"   --->   Operation 3122 'sext' 'sext_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln1273_644 = sext i16 %a_V_223"   --->   Operation 3123 'sext' 'sext_ln1273_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (0.00ns)   --->   "%shl_ln1273_383 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_223, i3 0"   --->   Operation 3124 'bitconcatenate' 'shl_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln1273_645 = sext i19 %shl_ln1273_383"   --->   Operation 3125 'sext' 'sext_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%shl_ln1273_384 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_223, i1 0"   --->   Operation 3126 'bitconcatenate' 'shl_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln1273_646 = sext i17 %shl_ln1273_384"   --->   Operation 3127 'sext' 'sext_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln1273_647 = sext i17 %shl_ln1273_384"   --->   Operation 3128 'sext' 'sext_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3129 [1/1] (0.80ns)   --->   "%r_V_702 = add i20 %sext_ln1273_645, i20 %sext_ln1273_647"   --->   Operation 3129 'add' 'r_V_702' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%mult_V_761 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_702, i32 5, i32 19"   --->   Operation 3130 'partselect' 'mult_V_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln818_276 = sext i15 %mult_V_761"   --->   Operation 3131 'sext' 'sext_ln818_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%shl_ln1273_385 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_223, i2 0"   --->   Operation 3132 'bitconcatenate' 'shl_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln1273_648 = sext i18 %shl_ln1273_385"   --->   Operation 3133 'sext' 'sext_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (0.79ns)   --->   "%r_V_703 = sub i19 0, i19 %sext_ln1273_648"   --->   Operation 3134 'sub' 'r_V_703' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%mult_V_762 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_703, i32 5, i32 18"   --->   Operation 3135 'partselect' 'mult_V_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln17_336 = sext i14 %mult_V_762" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3136 'sext' 'sext_ln17_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.80ns)   --->   "%r_V_704 = sub i20 %sext_ln1273_647, i20 %sext_ln1273_645"   --->   Operation 3137 'sub' 'r_V_704' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%mult_V_763 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_704, i32 5, i32 19"   --->   Operation 3138 'partselect' 'mult_V_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln818_277 = sext i15 %mult_V_763"   --->   Operation 3139 'sext' 'sext_ln818_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (1.94ns)   --->   "%r_V_705 = mul i21 %sext_ln1273_643, i21 2097141"   --->   Operation 3140 'mul' 'r_V_705' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%mult_V_764 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_705, i32 5, i32 20"   --->   Operation 3141 'partselect' 'mult_V_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.80ns)   --->   "%r_V_706 = sub i20 %sext_ln1273_642, i20 %sext_ln1273_645"   --->   Operation 3142 'sub' 'r_V_706' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%mult_V_765 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_706, i32 5, i32 19"   --->   Operation 3143 'partselect' 'mult_V_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln818_278 = sext i15 %mult_V_765"   --->   Operation 3144 'sext' 'sext_ln818_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (0.79ns)   --->   "%r_V_708 = sub i18 0, i18 %sext_ln1273_646"   --->   Operation 3145 'sub' 'r_V_708' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3146 [1/1] (0.00ns)   --->   "%mult_V_767 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_708, i32 5, i32 17"   --->   Operation 3146 'partselect' 'mult_V_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln17_337 = sext i13 %mult_V_767" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3147 'sext' 'sext_ln17_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.78ns)   --->   "%r_V_709 = sub i17 0, i17 %sext_ln1273_644"   --->   Operation 3148 'sub' 'r_V_709' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3149 [1/1] (0.00ns)   --->   "%mult_V_768 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_709, i32 5, i32 16"   --->   Operation 3149 'partselect' 'mult_V_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln17_338 = sext i12 %mult_V_768" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3150 'sext' 'sext_ln17_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%a_V_224 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_441"   --->   Operation 3151 'load' 'a_V_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln1273_650 = sext i16 %a_V_224"   --->   Operation 3152 'sext' 'sext_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3153 [1/1] (1.94ns)   --->   "%r_V_710 = mul i21 %sext_ln1273_650, i21 2097139"   --->   Operation 3153 'mul' 'r_V_710' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%mult_V_769 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_710, i32 5, i32 20"   --->   Operation 3154 'partselect' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (0.00ns)   --->   "%mult_V_770 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_224, i32 5, i32 15"   --->   Operation 3155 'partselect' 'mult_V_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln17_339 = sext i11 %mult_V_770" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3156 'sext' 'sext_ln17_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%a_V_225 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_442"   --->   Operation 3157 'load' 'a_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln818_165 = sext i16 %a_V_225"   --->   Operation 3158 'sext' 'sext_ln818_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%mult_V_771 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_225, i32 3, i32 15"   --->   Operation 3159 'partselect' 'mult_V_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln17_340 = sext i13 %mult_V_771" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3160 'sext' 'sext_ln17_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3161 [1/1] (0.00ns)   --->   "%shl_ln1273_387 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_225, i2 0"   --->   Operation 3161 'bitconcatenate' 'shl_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3162 [1/1] (0.00ns)   --->   "%sext_ln1273_651 = sext i18 %shl_ln1273_387"   --->   Operation 3162 'sext' 'sext_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3163 [1/1] (0.79ns)   --->   "%r_V_711 = add i19 %sext_ln1273_651, i19 %sext_ln818_165"   --->   Operation 3163 'add' 'r_V_711' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%mult_V_772 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_711, i32 5, i32 18"   --->   Operation 3164 'partselect' 'mult_V_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln17_341 = sext i14 %mult_V_772" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3165 'sext' 'sext_ln17_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (0.00ns)   --->   "%a_V_226 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_443"   --->   Operation 3166 'load' 'a_V_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln1273_652 = sext i16 %a_V_226"   --->   Operation 3167 'sext' 'sext_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%sext_ln1273_653 = sext i16 %a_V_226"   --->   Operation 3168 'sext' 'sext_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (1.94ns)   --->   "%r_V_712 = mul i21 %sext_ln1273_653, i21 2097139"   --->   Operation 3169 'mul' 'r_V_712' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3170 [1/1] (0.00ns)   --->   "%mult_V_773 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_712, i32 5, i32 20"   --->   Operation 3170 'partselect' 'mult_V_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3171 [1/1] (0.00ns)   --->   "%shl_ln1273_388 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_226, i3 0"   --->   Operation 3171 'bitconcatenate' 'shl_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln1273_654 = sext i19 %shl_ln1273_388"   --->   Operation 3172 'sext' 'sext_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.00ns)   --->   "%shl_ln1273_389 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_226, i1 0"   --->   Operation 3173 'bitconcatenate' 'shl_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln1273_655 = sext i17 %shl_ln1273_389"   --->   Operation 3174 'sext' 'sext_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (0.80ns)   --->   "%r_V_713 = sub i20 %sext_ln1273_655, i20 %sext_ln1273_654"   --->   Operation 3175 'sub' 'r_V_713' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%mult_V_774 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_713, i32 5, i32 19"   --->   Operation 3176 'partselect' 'mult_V_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln818_279 = sext i15 %mult_V_774"   --->   Operation 3177 'sext' 'sext_ln818_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3178 [1/1] (0.00ns)   --->   "%shl_ln1273_390 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_226, i2 0"   --->   Operation 3178 'bitconcatenate' 'shl_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln1273_656 = sext i18 %shl_ln1273_390"   --->   Operation 3179 'sext' 'sext_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (0.79ns)   --->   "%r_V_714 = sub i19 %sext_ln1273_652, i19 %sext_ln1273_656"   --->   Operation 3180 'sub' 'r_V_714' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%mult_V_775 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_714, i32 5, i32 18"   --->   Operation 3181 'partselect' 'mult_V_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln17_342 = sext i14 %mult_V_775" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3182 'sext' 'sext_ln17_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (1.94ns)   --->   "%mul_ln1270_50 = mul i21 %sext_ln1273_653, i21 2097131"   --->   Operation 3183 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3184 [1/1] (0.00ns)   --->   "%mult_V_776 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_50, i32 5, i32 20"   --->   Operation 3184 'partselect' 'mult_V_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%shl_ln1273_391 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_226, i4 0"   --->   Operation 3185 'bitconcatenate' 'shl_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln1273_657 = sext i20 %shl_ln1273_391"   --->   Operation 3186 'sext' 'sext_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (0.80ns)   --->   "%r_V_715 = sub i21 %sext_ln1273_653, i21 %sext_ln1273_657"   --->   Operation 3187 'sub' 'r_V_715' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%mult_V_777 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_715, i32 5, i32 20"   --->   Operation 3188 'partselect' 'mult_V_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%mult_V_778 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_226, i32 4, i32 15"   --->   Operation 3189 'partselect' 'mult_V_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln17_343 = sext i12 %mult_V_778" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3190 'sext' 'sext_ln17_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (1.94ns)   --->   "%mul_ln1270_51 = mul i21 %sext_ln1273_653, i21 2097130"   --->   Operation 3191 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3192 [1/1] (0.00ns)   --->   "%mult_V_779 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_51, i32 5, i32 20"   --->   Operation 3192 'partselect' 'mult_V_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3193 [1/1] (0.00ns)   --->   "%mult_V_780 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_226, i32 5, i32 15"   --->   Operation 3193 'partselect' 'mult_V_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln17_344 = sext i11 %mult_V_780" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3194 'sext' 'sext_ln17_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (0.00ns)   --->   "%mult_V_781 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_226, i32 1, i32 15"   --->   Operation 3195 'partselect' 'mult_V_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln818_169 = sext i15 %mult_V_781"   --->   Operation 3196 'sext' 'sext_ln818_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.00ns)   --->   "%a_V_227 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_444"   --->   Operation 3197 'load' 'a_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln1273_658 = sext i16 %a_V_227"   --->   Operation 3198 'sext' 'sext_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln1273_659 = sext i16 %a_V_227"   --->   Operation 3199 'sext' 'sext_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln1273_660 = sext i16 %a_V_227"   --->   Operation 3200 'sext' 'sext_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%shl_ln1273_392 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_227, i3 0"   --->   Operation 3201 'bitconcatenate' 'shl_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln1273_661 = sext i19 %shl_ln1273_392"   --->   Operation 3202 'sext' 'sext_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.80ns)   --->   "%r_V_716 = sub i20 %sext_ln1273_659, i20 %sext_ln1273_661"   --->   Operation 3203 'sub' 'r_V_716' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%mult_V_782 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_716, i32 5, i32 19"   --->   Operation 3204 'partselect' 'mult_V_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln818_280 = sext i15 %mult_V_782"   --->   Operation 3205 'sext' 'sext_ln818_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%shl_ln1273_393 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_227, i2 0"   --->   Operation 3206 'bitconcatenate' 'shl_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln1273_662 = sext i18 %shl_ln1273_393"   --->   Operation 3207 'sext' 'sext_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln1273_663 = sext i18 %shl_ln1273_393"   --->   Operation 3208 'sext' 'sext_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.79ns)   --->   "%r_V_717 = sub i19 %sext_ln1273_663, i19 %sext_ln1273_660"   --->   Operation 3209 'sub' 'r_V_717' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%mult_V_783 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_717, i32 5, i32 18"   --->   Operation 3210 'partselect' 'mult_V_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.00ns)   --->   "%sext_ln17_345 = sext i14 %mult_V_783" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3211 'sext' 'sext_ln17_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_535 = sub i20 0, i20 %sext_ln1273_661"   --->   Operation 3212 'sub' 'sub_ln1273_535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3213 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_718 = sub i20 %sub_ln1273_535, i20 %sext_ln1273_659"   --->   Operation 3213 'sub' 'r_V_718' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3214 [1/1] (0.00ns)   --->   "%mult_V_784 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_718, i32 5, i32 19"   --->   Operation 3214 'partselect' 'mult_V_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln818_281 = sext i15 %mult_V_784"   --->   Operation 3215 'sext' 'sext_ln818_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%shl_ln1273_394 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_227, i4 0"   --->   Operation 3216 'bitconcatenate' 'shl_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln1273_664 = sext i20 %shl_ln1273_394"   --->   Operation 3217 'sext' 'sext_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3218 [1/1] (0.80ns)   --->   "%r_V_719 = sub i21 %sext_ln1273_662, i21 %sext_ln1273_664"   --->   Operation 3218 'sub' 'r_V_719' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%mult_V_785 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_719, i32 5, i32 20"   --->   Operation 3219 'partselect' 'mult_V_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (1.94ns)   --->   "%r_V_720 = mul i21 %sext_ln1273_658, i21 2097141"   --->   Operation 3220 'mul' 'r_V_720' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%mult_V_786 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_720, i32 5, i32 20"   --->   Operation 3221 'partselect' 'mult_V_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.00ns)   --->   "%a_V_228 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_445"   --->   Operation 3222 'load' 'a_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln1273_665 = sext i16 %a_V_228"   --->   Operation 3223 'sext' 'sext_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln1273_666 = sext i16 %a_V_228"   --->   Operation 3224 'sext' 'sext_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln1273_667 = sext i16 %a_V_228"   --->   Operation 3225 'sext' 'sext_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%shl_ln1273_395 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_228, i2 0"   --->   Operation 3226 'bitconcatenate' 'shl_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln1273_668 = sext i18 %shl_ln1273_395"   --->   Operation 3227 'sext' 'sext_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln1273_669 = sext i18 %shl_ln1273_395"   --->   Operation 3228 'sext' 'sext_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3229 [1/1] (0.79ns)   --->   "%r_V_721 = add i19 %sext_ln1273_669, i19 %sext_ln1273_667"   --->   Operation 3229 'add' 'r_V_721' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3230 [1/1] (0.00ns)   --->   "%mult_V_787 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_721, i32 5, i32 18"   --->   Operation 3230 'partselect' 'mult_V_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln17_346 = sext i14 %mult_V_787" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3231 'sext' 'sext_ln17_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.79ns)   --->   "%r_V_722 = sub i19 0, i19 %sext_ln1273_669"   --->   Operation 3232 'sub' 'r_V_722' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3233 [1/1] (0.00ns)   --->   "%mult_V_788 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_722, i32 5, i32 18"   --->   Operation 3233 'partselect' 'mult_V_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln17_347 = sext i14 %mult_V_788" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3234 'sext' 'sext_ln17_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (0.00ns)   --->   "%shl_ln1273_396 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_228, i1 0"   --->   Operation 3235 'bitconcatenate' 'shl_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln1273_670 = sext i17 %shl_ln1273_396"   --->   Operation 3236 'sext' 'sext_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (0.79ns)   --->   "%r_V_723 = sub i18 0, i18 %sext_ln1273_670"   --->   Operation 3237 'sub' 'r_V_723' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%mult_V_789 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_723, i32 5, i32 17"   --->   Operation 3238 'partselect' 'mult_V_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln17_348 = sext i13 %mult_V_789" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3239 'sext' 'sext_ln17_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (0.00ns)   --->   "%mult_V_790 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_228, i32 1, i32 15"   --->   Operation 3240 'partselect' 'mult_V_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln818_170 = sext i15 %mult_V_790"   --->   Operation 3241 'sext' 'sext_ln818_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3242 [1/1] (0.00ns)   --->   "%mult_V_791 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_228, i32 5, i32 15"   --->   Operation 3242 'partselect' 'mult_V_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln17_349 = sext i11 %mult_V_791" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3243 'sext' 'sext_ln17_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (1.94ns)   --->   "%r_V_724 = mul i21 %sext_ln1273_666, i21 2097141"   --->   Operation 3244 'mul' 'r_V_724' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3245 [1/1] (0.00ns)   --->   "%mult_V_792 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_724, i32 5, i32 20"   --->   Operation 3245 'partselect' 'mult_V_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (0.00ns)   --->   "%shl_ln1273_397 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_228, i3 0"   --->   Operation 3246 'bitconcatenate' 'shl_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln1273_671 = sext i19 %shl_ln1273_397"   --->   Operation 3247 'sext' 'sext_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3248 [1/1] (0.80ns)   --->   "%r_V_725 = sub i20 %sext_ln1273_671, i20 %sext_ln1273_665"   --->   Operation 3248 'sub' 'r_V_725' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3249 [1/1] (0.00ns)   --->   "%mult_V_793 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_725, i32 5, i32 19"   --->   Operation 3249 'partselect' 'mult_V_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%sext_ln818_282 = sext i15 %mult_V_793"   --->   Operation 3250 'sext' 'sext_ln818_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (0.80ns)   --->   "%r_V_726 = add i20 %sext_ln1273_671, i20 %sext_ln1273_665"   --->   Operation 3251 'add' 'r_V_726' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3252 [1/1] (0.00ns)   --->   "%mult_V_794 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_726, i32 5, i32 19"   --->   Operation 3252 'partselect' 'mult_V_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3253 [1/1] (0.00ns)   --->   "%sext_ln818_283 = sext i15 %mult_V_794"   --->   Operation 3253 'sext' 'sext_ln818_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3254 [1/1] (0.00ns)   --->   "%shl_ln1273_398 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_228, i4 0"   --->   Operation 3254 'bitconcatenate' 'shl_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln1273_672 = sext i20 %shl_ln1273_398"   --->   Operation 3255 'sext' 'sext_ln1273_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_541 = sub i21 0, i21 %sext_ln1273_672"   --->   Operation 3256 'sub' 'sub_ln1273_541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3257 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_727 = sub i21 %sub_ln1273_541, i21 %sext_ln1273_668"   --->   Operation 3257 'sub' 'r_V_727' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%mult_V_795 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_727, i32 5, i32 20"   --->   Operation 3258 'partselect' 'mult_V_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%a_V_229 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_446"   --->   Operation 3259 'load' 'a_V_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln1273_673 = sext i16 %a_V_229"   --->   Operation 3260 'sext' 'sext_ln1273_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln1273_674 = sext i16 %a_V_229"   --->   Operation 3261 'sext' 'sext_ln1273_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln1273_675 = sext i16 %a_V_229"   --->   Operation 3262 'sext' 'sext_ln1273_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3263 [1/1] (0.00ns)   --->   "%shl_ln1273_399 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_229, i2 0"   --->   Operation 3263 'bitconcatenate' 'shl_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln1273_676 = sext i18 %shl_ln1273_399"   --->   Operation 3264 'sext' 'sext_ln1273_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.79ns)   --->   "%r_V_728 = sub i19 %sext_ln1273_676, i19 %sext_ln1273_675"   --->   Operation 3265 'sub' 'r_V_728' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3266 [1/1] (0.00ns)   --->   "%mult_V_796 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_728, i32 5, i32 18"   --->   Operation 3266 'partselect' 'mult_V_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln17_350 = sext i14 %mult_V_796" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3267 'sext' 'sext_ln17_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3268 [1/1] (0.00ns)   --->   "%shl_ln1273_400 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_229, i3 0"   --->   Operation 3268 'bitconcatenate' 'shl_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln1273_677 = sext i19 %shl_ln1273_400"   --->   Operation 3269 'sext' 'sext_ln1273_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (0.80ns)   --->   "%r_V_729 = sub i20 %sext_ln1273_674, i20 %sext_ln1273_677"   --->   Operation 3270 'sub' 'r_V_729' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%mult_V_797 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_729, i32 5, i32 19"   --->   Operation 3271 'partselect' 'mult_V_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln818_284 = sext i15 %mult_V_797"   --->   Operation 3272 'sext' 'sext_ln818_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3273 [1/1] (1.94ns)   --->   "%r_V_730 = mul i21 %sext_ln1273_673, i21 2097141"   --->   Operation 3273 'mul' 'r_V_730' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%mult_V_798 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_730, i32 5, i32 20"   --->   Operation 3274 'partselect' 'mult_V_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (1.94ns)   --->   "%r_V_731 = mul i21 %sext_ln1273_673, i21 11"   --->   Operation 3275 'mul' 'r_V_731' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3276 [1/1] (0.00ns)   --->   "%mult_V_799 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_731, i32 5, i32 20"   --->   Operation 3276 'partselect' 'mult_V_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3277 [1/1] (0.79ns)   --->   "%r_V_732 = sub i19 %sext_ln1273_675, i19 %sext_ln1273_676"   --->   Operation 3277 'sub' 'r_V_732' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%mult_V_800 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_732, i32 5, i32 18"   --->   Operation 3278 'partselect' 'mult_V_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln17_351 = sext i14 %mult_V_800" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3279 'sext' 'sext_ln17_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3280 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_229, i32 5, i32 15"   --->   Operation 3280 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln17_352 = sext i11 %mult_V_801" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3281 'sext' 'sext_ln17_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (0.79ns)   --->   "%r_V_733 = add i19 %sext_ln1273_676, i19 %sext_ln1273_675"   --->   Operation 3282 'add' 'r_V_733' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (0.00ns)   --->   "%mult_V_802 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_733, i32 5, i32 18"   --->   Operation 3283 'partselect' 'mult_V_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln17_353 = sext i14 %mult_V_802" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3284 'sext' 'sext_ln17_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%shl_ln1273_401 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_229, i1 0"   --->   Operation 3285 'bitconcatenate' 'shl_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln1273_678 = sext i17 %shl_ln1273_401"   --->   Operation 3286 'sext' 'sext_ln1273_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.79ns)   --->   "%r_V_734 = sub i18 0, i18 %sext_ln1273_678"   --->   Operation 3287 'sub' 'r_V_734' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%mult_V_803 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_734, i32 5, i32 17"   --->   Operation 3288 'partselect' 'mult_V_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln17_354 = sext i13 %mult_V_803" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3289 'sext' 'sext_ln17_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (0.00ns)   --->   "%a_V_230 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_447"   --->   Operation 3290 'load' 'a_V_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln1273_679 = sext i16 %a_V_230"   --->   Operation 3291 'sext' 'sext_ln1273_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln1273_680 = sext i16 %a_V_230"   --->   Operation 3292 'sext' 'sext_ln1273_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (1.94ns)   --->   "%mul_ln1270_52 = mul i21 %sext_ln1273_680, i21 27"   --->   Operation 3293 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%mult_V_804 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_52, i32 5, i32 20"   --->   Operation 3294 'partselect' 'mult_V_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (0.00ns)   --->   "%mult_V_805 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_230, i32 4, i32 15"   --->   Operation 3295 'partselect' 'mult_V_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln17_355 = sext i12 %mult_V_805" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3296 'sext' 'sext_ln17_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3297 [1/1] (1.94ns)   --->   "%r_V_735 = mul i21 %sext_ln1273_680, i21 2097141"   --->   Operation 3297 'mul' 'r_V_735' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3298 [1/1] (0.00ns)   --->   "%mult_V_806 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_735, i32 5, i32 20"   --->   Operation 3298 'partselect' 'mult_V_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%shl_ln1273_402 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_230, i4 0"   --->   Operation 3299 'bitconcatenate' 'shl_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln1273_681 = sext i20 %shl_ln1273_402"   --->   Operation 3300 'sext' 'sext_ln1273_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3301 [1/1] (0.80ns)   --->   "%r_V_736 = sub i21 %sext_ln1273_680, i21 %sext_ln1273_681"   --->   Operation 3301 'sub' 'r_V_736' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%mult_V_807 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_736, i32 5, i32 20"   --->   Operation 3302 'partselect' 'mult_V_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%shl_ln1273_403 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_230, i3 0"   --->   Operation 3303 'bitconcatenate' 'shl_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln1273_682 = sext i19 %shl_ln1273_403"   --->   Operation 3304 'sext' 'sext_ln1273_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3305 [1/1] (0.00ns)   --->   "%shl_ln1273_404 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_230, i1 0"   --->   Operation 3305 'bitconcatenate' 'shl_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln1273_683 = sext i17 %shl_ln1273_404"   --->   Operation 3306 'sext' 'sext_ln1273_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3307 [1/1] (0.80ns)   --->   "%r_V_737 = add i20 %sext_ln1273_682, i20 %sext_ln1273_683"   --->   Operation 3307 'add' 'r_V_737' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3308 [1/1] (0.00ns)   --->   "%mult_V_808 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_737, i32 5, i32 19"   --->   Operation 3308 'partselect' 'mult_V_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln818_285 = sext i15 %mult_V_808"   --->   Operation 3309 'sext' 'sext_ln818_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.80ns)   --->   "%r_V_738 = sub i20 %sext_ln1273_682, i20 %sext_ln1273_679"   --->   Operation 3310 'sub' 'r_V_738' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3311 [1/1] (0.00ns)   --->   "%mult_V_809 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_738, i32 5, i32 19"   --->   Operation 3311 'partselect' 'mult_V_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln818_286 = sext i15 %mult_V_809"   --->   Operation 3312 'sext' 'sext_ln818_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3313 [1/1] (1.94ns)   --->   "%r_V_739 = mul i21 %sext_ln1273_680, i21 13"   --->   Operation 3313 'mul' 'r_V_739' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3314 [1/1] (0.00ns)   --->   "%mult_V_810 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_739, i32 5, i32 20"   --->   Operation 3314 'partselect' 'mult_V_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_549 = sub i20 0, i20 %sext_ln1273_682"   --->   Operation 3315 'sub' 'sub_ln1273_549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3316 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_740 = sub i20 %sub_ln1273_549, i20 %sext_ln1273_683"   --->   Operation 3316 'sub' 'r_V_740' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%mult_V_811 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_740, i32 5, i32 19"   --->   Operation 3317 'partselect' 'mult_V_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln818_287 = sext i15 %mult_V_811"   --->   Operation 3318 'sext' 'sext_ln818_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3319 [1/1] (1.94ns)   --->   "%mul_ln1270_53 = mul i21 %sext_ln1273_680, i21 2097130"   --->   Operation 3319 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%mult_V_812 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_53, i32 5, i32 20"   --->   Operation 3320 'partselect' 'mult_V_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.00ns)   --->   "%a_V_231 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_448"   --->   Operation 3321 'load' 'a_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%mult_V_813 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_231, i32 4, i32 15"   --->   Operation 3322 'partselect' 'mult_V_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln17_356 = sext i12 %mult_V_813" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3323 'sext' 'sext_ln17_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%mult_V_814 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_231, i32 1, i32 15"   --->   Operation 3324 'partselect' 'mult_V_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln818_175 = sext i15 %mult_V_814"   --->   Operation 3325 'sext' 'sext_ln818_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3326 [1/1] (0.00ns)   --->   "%mult_V_815 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_231, i32 2, i32 15"   --->   Operation 3326 'partselect' 'mult_V_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln17_357 = sext i14 %mult_V_815" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3327 'sext' 'sext_ln17_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.00ns)   --->   "%a_V_232 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_449"   --->   Operation 3328 'load' 'a_V_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3329 [1/1] (0.00ns)   --->   "%sext_ln1273_684 = sext i16 %a_V_232"   --->   Operation 3329 'sext' 'sext_ln1273_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%shl_ln1273_405 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_232, i1 0"   --->   Operation 3330 'bitconcatenate' 'shl_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (0.00ns)   --->   "%sext_ln1273_685 = sext i17 %shl_ln1273_405"   --->   Operation 3331 'sext' 'sext_ln1273_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln1273_686 = sext i17 %shl_ln1273_405"   --->   Operation 3332 'sext' 'sext_ln1273_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3333 [1/1] (0.79ns)   --->   "%r_V_741 = sub i18 0, i18 %sext_ln1273_686"   --->   Operation 3333 'sub' 'r_V_741' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%mult_V_816 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_741, i32 5, i32 17"   --->   Operation 3334 'partselect' 'mult_V_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln17_358 = sext i13 %mult_V_816" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3335 'sext' 'sext_ln17_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (0.00ns)   --->   "%shl_ln1273_406 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_232, i4 0"   --->   Operation 3336 'bitconcatenate' 'shl_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln1273_687 = sext i20 %shl_ln1273_406"   --->   Operation 3337 'sext' 'sext_ln1273_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (0.80ns)   --->   "%r_V_742 = sub i21 0, i21 %sext_ln1273_687"   --->   Operation 3338 'sub' 'r_V_742' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%mult_V_817 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_742, i32 5, i32 20"   --->   Operation 3339 'partselect' 'mult_V_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.00ns)   --->   "%shl_ln1273_407 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_232, i3 0"   --->   Operation 3340 'bitconcatenate' 'shl_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln1273_688 = sext i19 %shl_ln1273_407"   --->   Operation 3341 'sext' 'sext_ln1273_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3342 [1/1] (0.80ns)   --->   "%r_V_743 = add i20 %sext_ln1273_688, i20 %sext_ln1273_685"   --->   Operation 3342 'add' 'r_V_743' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3343 [1/1] (0.00ns)   --->   "%mult_V_818 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_743, i32 5, i32 19"   --->   Operation 3343 'partselect' 'mult_V_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln818_288 = sext i15 %mult_V_818"   --->   Operation 3344 'sext' 'sext_ln818_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln1273_689 = sext i16 %a_V_232"   --->   Operation 3345 'sext' 'sext_ln1273_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3346 [1/1] (1.94ns)   --->   "%mul_ln1270_54 = mul i21 %sext_ln1273_689, i21 25"   --->   Operation 3346 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%mult_V_819 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_54, i32 5, i32 20"   --->   Operation 3347 'partselect' 'mult_V_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (0.00ns)   --->   "%shl_ln1273_408 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_232, i2 0"   --->   Operation 3348 'bitconcatenate' 'shl_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln1273_690 = sext i18 %shl_ln1273_408"   --->   Operation 3349 'sext' 'sext_ln1273_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln1273_691 = sext i18 %shl_ln1273_408"   --->   Operation 3350 'sext' 'sext_ln1273_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3351 [1/1] (0.80ns)   --->   "%r_V_744 = sub i21 %sext_ln1273_691, i21 %sext_ln1273_687"   --->   Operation 3351 'sub' 'r_V_744' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3352 [1/1] (0.00ns)   --->   "%mult_V_820 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_744, i32 5, i32 20"   --->   Operation 3352 'partselect' 'mult_V_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_554 = sub i20 0, i20 %sext_ln1273_688"   --->   Operation 3353 'sub' 'sub_ln1273_554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3354 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_745 = sub i20 %sub_ln1273_554, i20 %sext_ln1273_684"   --->   Operation 3354 'sub' 'r_V_745' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3355 [1/1] (0.00ns)   --->   "%mult_V_821 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_745, i32 5, i32 19"   --->   Operation 3355 'partselect' 'mult_V_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln818_289 = sext i15 %mult_V_821"   --->   Operation 3356 'sext' 'sext_ln818_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.00ns)   --->   "%mult_V_822 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_232, i32 2, i32 15"   --->   Operation 3357 'partselect' 'mult_V_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln17_359 = sext i14 %mult_V_822" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3358 'sext' 'sext_ln17_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3359 [1/1] (0.79ns)   --->   "%r_V_746 = sub i19 0, i19 %sext_ln1273_690"   --->   Operation 3359 'sub' 'r_V_746' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3360 [1/1] (0.00ns)   --->   "%mult_V_823 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_746, i32 5, i32 18"   --->   Operation 3360 'partselect' 'mult_V_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln17_360 = sext i14 %mult_V_823" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3361 'sext' 'sext_ln17_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (1.94ns)   --->   "%mul_ln1270_55 = mul i21 %sext_ln1273_689, i21 2097130"   --->   Operation 3362 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3363 [1/1] (0.00ns)   --->   "%mult_V_824 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_55, i32 5, i32 20"   --->   Operation 3363 'partselect' 'mult_V_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%a_V_233 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_450"   --->   Operation 3364 'load' 'a_V_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln1273_692 = sext i16 %a_V_233"   --->   Operation 3365 'sext' 'sext_ln1273_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln1273_693 = sext i16 %a_V_233"   --->   Operation 3366 'sext' 'sext_ln1273_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln1273_694 = sext i16 %a_V_233"   --->   Operation 3367 'sext' 'sext_ln1273_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.00ns)   --->   "%shl_ln1273_409 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_233, i3 0"   --->   Operation 3368 'bitconcatenate' 'shl_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln1273_695 = sext i19 %shl_ln1273_409"   --->   Operation 3369 'sext' 'sext_ln1273_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%shl_ln1273_410 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_233, i1 0"   --->   Operation 3370 'bitconcatenate' 'shl_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln1273_696 = sext i17 %shl_ln1273_410"   --->   Operation 3371 'sext' 'sext_ln1273_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln1273_697 = sext i17 %shl_ln1273_410"   --->   Operation 3372 'sext' 'sext_ln1273_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3373 [1/1] (0.80ns)   --->   "%r_V_747 = sub i20 %sext_ln1273_695, i20 %sext_ln1273_697"   --->   Operation 3373 'sub' 'r_V_747' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3374 [1/1] (0.00ns)   --->   "%mult_V_825 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_747, i32 5, i32 19"   --->   Operation 3374 'partselect' 'mult_V_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln818_290 = sext i15 %mult_V_825"   --->   Operation 3375 'sext' 'sext_ln818_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3376 [1/1] (0.00ns)   --->   "%shl_ln1273_411 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_233, i4 0"   --->   Operation 3376 'bitconcatenate' 'shl_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln1273_698 = sext i20 %shl_ln1273_411"   --->   Operation 3377 'sext' 'sext_ln1273_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3378 [1/1] (0.80ns)   --->   "%r_V_748 = sub i21 %sext_ln1273_692, i21 %sext_ln1273_698"   --->   Operation 3378 'sub' 'r_V_748' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3379 [1/1] (0.00ns)   --->   "%mult_V_826 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_748, i32 5, i32 20"   --->   Operation 3379 'partselect' 'mult_V_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3380 [1/1] (0.80ns)   --->   "%r_V_749 = sub i20 %sext_ln1273_693, i20 %sext_ln1273_695"   --->   Operation 3380 'sub' 'r_V_749' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3381 [1/1] (0.00ns)   --->   "%mult_V_827 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_749, i32 5, i32 19"   --->   Operation 3381 'partselect' 'mult_V_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln818_291 = sext i15 %mult_V_827"   --->   Operation 3382 'sext' 'sext_ln818_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.80ns)   --->   "%r_V_750 = add i20 %sext_ln1273_695, i20 %sext_ln1273_693"   --->   Operation 3383 'add' 'r_V_750' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3384 [1/1] (0.00ns)   --->   "%mult_V_828 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_750, i32 5, i32 19"   --->   Operation 3384 'partselect' 'mult_V_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln818_292 = sext i15 %mult_V_828"   --->   Operation 3385 'sext' 'sext_ln818_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3386 [1/1] (0.80ns)   --->   "%sub_ln1273_560 = sub i21 0, i21 %sext_ln1273_698"   --->   Operation 3386 'sub' 'sub_ln1273_560' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%shl_ln1273_412 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_233, i2 0"   --->   Operation 3387 'bitconcatenate' 'shl_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln1273_699 = sext i18 %shl_ln1273_412"   --->   Operation 3388 'sext' 'sext_ln1273_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln1273_700 = sext i18 %shl_ln1273_412"   --->   Operation 3389 'sext' 'sext_ln1273_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.81ns)   --->   "%r_V_751 = sub i21 %sub_ln1273_560, i21 %sext_ln1273_700"   --->   Operation 3390 'sub' 'r_V_751' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3391 [1/1] (0.00ns)   --->   "%mult_V_829 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_751, i32 5, i32 20"   --->   Operation 3391 'partselect' 'mult_V_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (1.94ns)   --->   "%r_V_752 = mul i21 %sext_ln1273_692, i21 2097141"   --->   Operation 3392 'mul' 'r_V_752' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%mult_V_830 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_752, i32 5, i32 20"   --->   Operation 3393 'partselect' 'mult_V_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.81ns)   --->   "%r_V_753 = sub i21 %sub_ln1273_560, i21 %sext_ln1273_696"   --->   Operation 3394 'sub' 'r_V_753' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3395 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_753, i32 5, i32 20"   --->   Operation 3395 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3396 [1/1] (0.80ns)   --->   "%r_V_754 = add i20 %sext_ln1273_695, i20 %sext_ln1273_697"   --->   Operation 3396 'add' 'r_V_754' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%mult_V_832 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_754, i32 5, i32 19"   --->   Operation 3397 'partselect' 'mult_V_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_563 = sub i19 0, i19 %sext_ln1273_699"   --->   Operation 3398 'sub' 'sub_ln1273_563' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3399 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_755 = sub i19 %sub_ln1273_563, i19 %sext_ln1273_694"   --->   Operation 3399 'sub' 'r_V_755' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3400 [1/1] (0.00ns)   --->   "%mult_V_833 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_755, i32 5, i32 18"   --->   Operation 3400 'partselect' 'mult_V_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln17_361 = sext i14 %mult_V_833" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3401 'sext' 'sext_ln17_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.00ns)   --->   "%a_V_234 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_452"   --->   Operation 3402 'load' 'a_V_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3403 [1/1] (0.00ns)   --->   "%mult_V_834 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_234, i32 5, i32 15"   --->   Operation 3403 'partselect' 'mult_V_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln17_362 = sext i11 %mult_V_834" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3404 'sext' 'sext_ln17_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln1273_701 = sext i16 %a_V_234"   --->   Operation 3405 'sext' 'sext_ln1273_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3406 [1/1] (0.00ns)   --->   "%shl_ln1273_413 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_234, i2 0"   --->   Operation 3406 'bitconcatenate' 'shl_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln1273_702 = sext i18 %shl_ln1273_413"   --->   Operation 3407 'sext' 'sext_ln1273_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.79ns)   --->   "%r_V_756 = sub i19 0, i19 %sext_ln1273_702"   --->   Operation 3408 'sub' 'r_V_756' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%mult_V_835 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_756, i32 5, i32 18"   --->   Operation 3409 'partselect' 'mult_V_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln17_363 = sext i14 %mult_V_835" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3410 'sext' 'sext_ln17_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (0.00ns)   --->   "%mult_V_836 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_234, i32 3, i32 15"   --->   Operation 3411 'partselect' 'mult_V_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln17_364 = sext i13 %mult_V_836" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3412 'sext' 'sext_ln17_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (0.00ns)   --->   "%shl_ln1273_414 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_234, i3 0"   --->   Operation 3413 'bitconcatenate' 'shl_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3414 [1/1] (0.00ns)   --->   "%sext_ln1273_703 = sext i19 %shl_ln1273_414"   --->   Operation 3414 'sext' 'sext_ln1273_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_566 = sub i20 0, i20 %sext_ln1273_703"   --->   Operation 3415 'sub' 'sub_ln1273_566' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3416 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_757 = sub i20 %sub_ln1273_566, i20 %sext_ln1273_701"   --->   Operation 3416 'sub' 'r_V_757' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3417 [1/1] (0.00ns)   --->   "%mult_V_837 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_757, i32 5, i32 19"   --->   Operation 3417 'partselect' 'mult_V_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3418 [1/1] (0.00ns)   --->   "%sext_ln818_294 = sext i15 %mult_V_837"   --->   Operation 3418 'sext' 'sext_ln818_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%shl_ln1273_415 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_234, i1 0"   --->   Operation 3419 'bitconcatenate' 'shl_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln1273_704 = sext i17 %shl_ln1273_415"   --->   Operation 3420 'sext' 'sext_ln1273_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3421 [1/1] (0.80ns)   --->   "%r_V_758 = sub i20 %sext_ln1273_704, i20 %sext_ln1273_703"   --->   Operation 3421 'sub' 'r_V_758' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3422 [1/1] (0.00ns)   --->   "%mult_V_838 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_758, i32 5, i32 19"   --->   Operation 3422 'partselect' 'mult_V_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln818_295 = sext i15 %mult_V_838"   --->   Operation 3423 'sext' 'sext_ln818_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.80ns)   --->   "%r_V_759 = sub i20 %sext_ln1273_701, i20 %sext_ln1273_703"   --->   Operation 3424 'sub' 'r_V_759' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3425 [1/1] (0.00ns)   --->   "%mult_V_839 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_759, i32 5, i32 19"   --->   Operation 3425 'partselect' 'mult_V_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln818_296 = sext i15 %mult_V_839"   --->   Operation 3426 'sext' 'sext_ln818_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3427 [1/1] (0.80ns)   --->   "%r_V_760 = sub i20 %sext_ln1273_703, i20 %sext_ln1273_704"   --->   Operation 3427 'sub' 'r_V_760' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%mult_V_840 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_760, i32 5, i32 19"   --->   Operation 3428 'partselect' 'mult_V_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln818_297 = sext i15 %mult_V_840"   --->   Operation 3429 'sext' 'sext_ln818_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3430 [1/1] (0.00ns)   --->   "%a_V_235 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_453"   --->   Operation 3430 'load' 'a_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i16 %a_V_235"   --->   Operation 3431 'sext' 'sext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln818_180 = sext i16 %a_V_235"   --->   Operation 3432 'sext' 'sext_ln818_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln818_181 = sext i16 %a_V_235"   --->   Operation 3433 'sext' 'sext_ln818_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%mult_V_841 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_235, i32 4, i32 15"   --->   Operation 3434 'partselect' 'mult_V_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln17_365 = sext i12 %mult_V_841" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3435 'sext' 'sext_ln17_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%shl_ln1273_416 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_235, i4 0"   --->   Operation 3436 'bitconcatenate' 'shl_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln1273_705 = sext i20 %shl_ln1273_416"   --->   Operation 3437 'sext' 'sext_ln1273_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3438 [1/1] (0.80ns)   --->   "%r_V_761 = sub i21 0, i21 %sext_ln1273_705"   --->   Operation 3438 'sub' 'r_V_761' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3439 [1/1] (0.00ns)   --->   "%mult_V_842 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_761, i32 5, i32 20"   --->   Operation 3439 'partselect' 'mult_V_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3440 [1/1] (0.00ns)   --->   "%shl_ln1273_417 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_235, i3 0"   --->   Operation 3440 'bitconcatenate' 'shl_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln1273_706 = sext i19 %shl_ln1273_417"   --->   Operation 3441 'sext' 'sext_ln1273_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3442 [1/1] (0.80ns)   --->   "%r_V_762 = add i20 %sext_ln1273_706, i20 %sext_ln818_181"   --->   Operation 3442 'add' 'r_V_762' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%mult_V_843 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_762, i32 5, i32 19"   --->   Operation 3443 'partselect' 'mult_V_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln818_298 = sext i15 %mult_V_843"   --->   Operation 3444 'sext' 'sext_ln818_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3445 [1/1] (0.00ns)   --->   "%shl_ln1273_418 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_235, i2 0"   --->   Operation 3445 'bitconcatenate' 'shl_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln1273_707 = sext i18 %shl_ln1273_418"   --->   Operation 3446 'sext' 'sext_ln1273_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.79ns)   --->   "%r_V_763 = add i19 %sext_ln1273_707, i19 %sext_ln818_180"   --->   Operation 3447 'add' 'r_V_763' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3448 [1/1] (0.00ns)   --->   "%mult_V_844 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_763, i32 5, i32 18"   --->   Operation 3448 'partselect' 'mult_V_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (1.94ns)   --->   "%mul_ln1270_56 = mul i21 %sext_ln1270_21, i21 2097127"   --->   Operation 3449 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3450 [1/1] (0.00ns)   --->   "%mult_V_845 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_56, i32 5, i32 20"   --->   Operation 3450 'partselect' 'mult_V_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3451 [1/1] (0.81ns)   --->   "%r_V_764 = sub i21 %r_V_761, i21 %sext_ln1270_21"   --->   Operation 3451 'sub' 'r_V_764' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3452 [1/1] (0.00ns)   --->   "%mult_V_846 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_764, i32 5, i32 20"   --->   Operation 3452 'partselect' 'mult_V_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (0.00ns)   --->   "%a_V_236 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_454"   --->   Operation 3453 'load' 'a_V_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i16 %a_V_236"   --->   Operation 3454 'sext' 'sext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln818_183 = sext i16 %a_V_236"   --->   Operation 3455 'sext' 'sext_ln818_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln818_184 = sext i16 %a_V_236"   --->   Operation 3456 'sext' 'sext_ln818_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln818_185 = sext i16 %a_V_236"   --->   Operation 3457 'sext' 'sext_ln818_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns)   --->   "%mult_V_847 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_236, i32 1, i32 15"   --->   Operation 3458 'partselect' 'mult_V_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln818_186 = sext i15 %mult_V_847"   --->   Operation 3459 'sext' 'sext_ln818_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%shl_ln1273_419 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_236, i4 0"   --->   Operation 3460 'bitconcatenate' 'shl_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln1273_708 = sext i20 %shl_ln1273_419"   --->   Operation 3461 'sext' 'sext_ln1273_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3462 [1/1] (0.00ns)   --->   "%shl_ln1273_420 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_236, i2 0"   --->   Operation 3462 'bitconcatenate' 'shl_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln1273_709 = sext i18 %shl_ln1273_420"   --->   Operation 3463 'sext' 'sext_ln1273_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln1273_710 = sext i18 %shl_ln1273_420"   --->   Operation 3464 'sext' 'sext_ln1273_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (0.80ns)   --->   "%r_V_765 = sub i21 %sext_ln1273_710, i21 %sext_ln1273_708"   --->   Operation 3465 'sub' 'r_V_765' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3466 [1/1] (0.00ns)   --->   "%mult_V_848 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_765, i32 5, i32 20"   --->   Operation 3466 'partselect' 'mult_V_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.00ns)   --->   "%mult_V_849 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_236, i32 4, i32 15"   --->   Operation 3467 'partselect' 'mult_V_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln17_366 = sext i12 %mult_V_849" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3468 'sext' 'sext_ln17_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3469 [1/1] (0.79ns)   --->   "%r_V_766 = sub i19 0, i19 %sext_ln1273_709"   --->   Operation 3469 'sub' 'r_V_766' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3470 [1/1] (0.00ns)   --->   "%mult_V_850 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_766, i32 5, i32 18"   --->   Operation 3470 'partselect' 'mult_V_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln17_367 = sext i14 %mult_V_850" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3471 'sext' 'sext_ln17_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3472 [1/1] (0.00ns)   --->   "%mult_V_851 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_236, i32 5, i32 15"   --->   Operation 3472 'partselect' 'mult_V_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln17_368 = sext i11 %mult_V_851" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3473 'sext' 'sext_ln17_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3474 [1/1] (0.79ns)   --->   "%r_V_767 = add i19 %sext_ln1273_709, i19 %sext_ln818_184"   --->   Operation 3474 'add' 'r_V_767' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3475 [1/1] (0.00ns)   --->   "%mult_V_852 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_767, i32 5, i32 18"   --->   Operation 3475 'partselect' 'mult_V_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln17_369 = sext i14 %mult_V_852" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3476 'sext' 'sext_ln17_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (1.94ns)   --->   "%mul_ln1270_57 = mul i21 %sext_ln1270_22, i21 2097123"   --->   Operation 3477 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%mult_V_853 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_57, i32 5, i32 20"   --->   Operation 3478 'partselect' 'mult_V_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.00ns)   --->   "%shl_ln1273_421 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_236, i3 0"   --->   Operation 3479 'bitconcatenate' 'shl_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln1273_711 = sext i19 %shl_ln1273_421"   --->   Operation 3480 'sext' 'sext_ln1273_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3481 [1/1] (0.80ns)   --->   "%r_V_768 = sub i20 %sext_ln818_185, i20 %sext_ln1273_711"   --->   Operation 3481 'sub' 'r_V_768' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3482 [1/1] (0.00ns)   --->   "%mult_V_854 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_768, i32 5, i32 19"   --->   Operation 3482 'partselect' 'mult_V_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln818_300 = sext i15 %mult_V_854"   --->   Operation 3483 'sext' 'sext_ln818_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3484 [1/1] (0.78ns)   --->   "%r_V_769 = sub i17 0, i17 %sext_ln818_183"   --->   Operation 3484 'sub' 'r_V_769' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3485 [1/1] (0.00ns)   --->   "%mult_V_855 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_769, i32 5, i32 16"   --->   Operation 3485 'partselect' 'mult_V_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3486 [1/1] (0.00ns)   --->   "%sext_ln17_370 = sext i12 %mult_V_855" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3486 'sext' 'sext_ln17_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_577 = sub i21 0, i21 %sext_ln1273_708"   --->   Operation 3487 'sub' 'sub_ln1273_577' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3488 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_770 = sub i21 %sub_ln1273_577, i21 %sext_ln1273_710"   --->   Operation 3488 'sub' 'r_V_770' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3489 [1/1] (0.00ns)   --->   "%mult_V_856 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_770, i32 5, i32 20"   --->   Operation 3489 'partselect' 'mult_V_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3490 [1/1] (0.00ns)   --->   "%a_V_237 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_455"   --->   Operation 3490 'load' 'a_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln1273_712 = sext i16 %a_V_237"   --->   Operation 3491 'sext' 'sext_ln1273_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3492 [1/1] (0.00ns)   --->   "%shl_ln1273_422 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_237, i3 0"   --->   Operation 3492 'bitconcatenate' 'shl_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln1273_713 = sext i19 %shl_ln1273_422"   --->   Operation 3493 'sext' 'sext_ln1273_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_579 = sub i20 0, i20 %sext_ln1273_713"   --->   Operation 3494 'sub' 'sub_ln1273_579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3495 [1/1] (0.00ns)   --->   "%shl_ln1273_423 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_237, i1 0"   --->   Operation 3495 'bitconcatenate' 'shl_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln1273_714 = sext i17 %shl_ln1273_423"   --->   Operation 3496 'sext' 'sext_ln1273_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln1273_715 = sext i17 %shl_ln1273_423"   --->   Operation 3497 'sext' 'sext_ln1273_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3498 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_771 = sub i20 %sub_ln1273_579, i20 %sext_ln1273_715"   --->   Operation 3498 'sub' 'r_V_771' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3499 [1/1] (0.00ns)   --->   "%mult_V_857 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_771, i32 5, i32 19"   --->   Operation 3499 'partselect' 'mult_V_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln818_301 = sext i15 %mult_V_857"   --->   Operation 3500 'sext' 'sext_ln818_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (0.00ns)   --->   "%mult_V_858 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_237, i32 5, i32 15"   --->   Operation 3501 'partselect' 'mult_V_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln17_371 = sext i11 %mult_V_858" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3502 'sext' 'sext_ln17_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (0.00ns)   --->   "%mult_V_859 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_237, i32 3, i32 15"   --->   Operation 3503 'partselect' 'mult_V_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln17_372 = sext i13 %mult_V_859" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3504 'sext' 'sext_ln17_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3505 [1/1] (0.00ns)   --->   "%shl_ln1273_424 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_237, i4 0"   --->   Operation 3505 'bitconcatenate' 'shl_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln1273_716 = sext i20 %shl_ln1273_424"   --->   Operation 3506 'sext' 'sext_ln1273_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (0.80ns)   --->   "%r_V_772 = sub i21 %sext_ln1273_716, i21 %sext_ln1273_714"   --->   Operation 3507 'sub' 'r_V_772' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3508 [1/1] (0.00ns)   --->   "%mult_V_860 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_772, i32 5, i32 20"   --->   Operation 3508 'partselect' 'mult_V_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3509 [1/1] (0.80ns)   --->   "%r_V_773 = add i20 %sext_ln1273_713, i20 %sext_ln1273_715"   --->   Operation 3509 'add' 'r_V_773' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%mult_V_861 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_773, i32 5, i32 19"   --->   Operation 3510 'partselect' 'mult_V_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln818_302 = sext i15 %mult_V_861"   --->   Operation 3511 'sext' 'sext_ln818_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3512 [1/1] (0.00ns)   --->   "%shl_ln1273_425 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_237, i2 0"   --->   Operation 3512 'bitconcatenate' 'shl_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln1273_717 = sext i18 %shl_ln1273_425"   --->   Operation 3513 'sext' 'sext_ln1273_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_582 = sub i19 0, i19 %sext_ln1273_717"   --->   Operation 3514 'sub' 'sub_ln1273_582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3515 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_774 = sub i19 %sub_ln1273_582, i19 %sext_ln1273_712"   --->   Operation 3515 'sub' 'r_V_774' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3516 [1/1] (0.00ns)   --->   "%mult_V_862 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_774, i32 5, i32 18"   --->   Operation 3516 'partselect' 'mult_V_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln17_373 = sext i14 %mult_V_862" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3517 'sext' 'sext_ln17_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3518 [1/1] (0.00ns)   --->   "%a_V_238 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_456"   --->   Operation 3518 'load' 'a_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln1273_718 = sext i16 %a_V_238"   --->   Operation 3519 'sext' 'sext_ln1273_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln1273_719 = sext i16 %a_V_238"   --->   Operation 3520 'sext' 'sext_ln1273_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln1273_720 = sext i16 %a_V_238"   --->   Operation 3521 'sext' 'sext_ln1273_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3522 [1/1] (0.00ns)   --->   "%shl_ln1273_426 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_238, i3 0"   --->   Operation 3522 'bitconcatenate' 'shl_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln1273_721 = sext i19 %shl_ln1273_426"   --->   Operation 3523 'sext' 'sext_ln1273_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3524 [1/1] (0.00ns)   --->   "%shl_ln1273_427 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_238, i1 0"   --->   Operation 3524 'bitconcatenate' 'shl_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln1273_722 = sext i17 %shl_ln1273_427"   --->   Operation 3525 'sext' 'sext_ln1273_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (0.80ns)   --->   "%r_V_775 = add i20 %sext_ln1273_721, i20 %sext_ln1273_722"   --->   Operation 3526 'add' 'r_V_775' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3527 [1/1] (0.00ns)   --->   "%mult_V_863 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_775, i32 5, i32 19"   --->   Operation 3527 'partselect' 'mult_V_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln818_303 = sext i15 %mult_V_863"   --->   Operation 3528 'sext' 'sext_ln818_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3529 [1/1] (1.94ns)   --->   "%r_V_776 = mul i21 %sext_ln1273_718, i21 2097139"   --->   Operation 3529 'mul' 'r_V_776' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%mult_V_864 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_776, i32 5, i32 20"   --->   Operation 3530 'partselect' 'mult_V_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (0.78ns)   --->   "%r_V_777 = sub i17 0, i17 %sext_ln1273_719"   --->   Operation 3531 'sub' 'r_V_777' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%mult_V_865 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_777, i32 5, i32 16"   --->   Operation 3532 'partselect' 'mult_V_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln17_374 = sext i12 %mult_V_865" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3533 'sext' 'sext_ln17_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3534 [1/1] (0.00ns)   --->   "%shl_ln1273_428 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_238, i2 0"   --->   Operation 3534 'bitconcatenate' 'shl_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln1273_723 = sext i18 %shl_ln1273_428"   --->   Operation 3535 'sext' 'sext_ln1273_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.79ns)   --->   "%r_V_778 = sub i19 %sext_ln1273_723, i19 %sext_ln1273_720"   --->   Operation 3536 'sub' 'r_V_778' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3537 [1/1] (0.00ns)   --->   "%mult_V_866 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_778, i32 5, i32 18"   --->   Operation 3537 'partselect' 'mult_V_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln17_375 = sext i14 %mult_V_866" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3538 'sext' 'sext_ln17_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3539 [1/1] (1.94ns)   --->   "%r_V_779 = mul i21 %sext_ln1273_718, i21 11"   --->   Operation 3539 'mul' 'r_V_779' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%mult_V_867 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_779, i32 5, i32 20"   --->   Operation 3540 'partselect' 'mult_V_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (0.00ns)   --->   "%a_V_239 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_457"   --->   Operation 3541 'load' 'a_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln818_191 = sext i16 %a_V_239"   --->   Operation 3542 'sext' 'sext_ln818_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln818_192 = sext i16 %a_V_239"   --->   Operation 3543 'sext' 'sext_ln818_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%mult_V_868 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_239, i32 3, i32 15"   --->   Operation 3544 'partselect' 'mult_V_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln17_376 = sext i13 %mult_V_868" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3545 'sext' 'sext_ln17_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3546 [1/1] (1.94ns)   --->   "%r_V_780 = mul i21 %sext_ln818_192, i21 11"   --->   Operation 3546 'mul' 'r_V_780' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%mult_V_869 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_780, i32 5, i32 20"   --->   Operation 3547 'partselect' 'mult_V_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%shl_ln1273_429 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_239, i3 0"   --->   Operation 3548 'bitconcatenate' 'shl_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln1273_724 = sext i19 %shl_ln1273_429"   --->   Operation 3549 'sext' 'sext_ln1273_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_586 = sub i20 0, i20 %sext_ln1273_724"   --->   Operation 3550 'sub' 'sub_ln1273_586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3551 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_781 = sub i20 %sub_ln1273_586, i20 %sext_ln818_191"   --->   Operation 3551 'sub' 'r_V_781' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3552 [1/1] (0.00ns)   --->   "%mult_V_870 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_781, i32 5, i32 19"   --->   Operation 3552 'partselect' 'mult_V_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln818_304 = sext i15 %mult_V_870"   --->   Operation 3553 'sext' 'sext_ln818_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3554 [1/1] (0.00ns)   --->   "%shl_ln1273_430 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_239, i1 0"   --->   Operation 3554 'bitconcatenate' 'shl_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3555 [1/1] (0.00ns)   --->   "%sext_ln1273_725 = sext i17 %shl_ln1273_430"   --->   Operation 3555 'sext' 'sext_ln1273_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3556 [1/1] (0.80ns)   --->   "%r_V_782 = add i20 %sext_ln1273_724, i20 %sext_ln1273_725"   --->   Operation 3556 'add' 'r_V_782' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3557 [1/1] (0.00ns)   --->   "%mult_V_871 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_782, i32 5, i32 19"   --->   Operation 3557 'partselect' 'mult_V_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3558 [1/1] (0.00ns)   --->   "%sext_ln818_305 = sext i15 %mult_V_871"   --->   Operation 3558 'sext' 'sext_ln818_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%a_V_240 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_458"   --->   Operation 3559 'load' 'a_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln1273_726 = sext i16 %a_V_240"   --->   Operation 3560 'sext' 'sext_ln1273_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3561 [1/1] (0.00ns)   --->   "%shl_ln1273_431 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_240, i3 0"   --->   Operation 3561 'bitconcatenate' 'shl_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln1273_727 = sext i19 %shl_ln1273_431"   --->   Operation 3562 'sext' 'sext_ln1273_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_588 = sub i20 0, i20 %sext_ln1273_727"   --->   Operation 3563 'sub' 'sub_ln1273_588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3564 [1/1] (0.00ns)   --->   "%shl_ln1273_432 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_240, i1 0"   --->   Operation 3564 'bitconcatenate' 'shl_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln1273_728 = sext i17 %shl_ln1273_432"   --->   Operation 3565 'sext' 'sext_ln1273_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln1273_729 = sext i17 %shl_ln1273_432"   --->   Operation 3566 'sext' 'sext_ln1273_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3567 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_783 = sub i20 %sub_ln1273_588, i20 %sext_ln1273_729"   --->   Operation 3567 'sub' 'r_V_783' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%mult_V_872 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_783, i32 5, i32 19"   --->   Operation 3568 'partselect' 'mult_V_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln818_306 = sext i15 %mult_V_872"   --->   Operation 3569 'sext' 'sext_ln818_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (0.00ns)   --->   "%shl_ln1273_433 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_240, i4 0"   --->   Operation 3570 'bitconcatenate' 'shl_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3571 [1/1] (0.00ns)   --->   "%sext_ln1273_730 = sext i20 %shl_ln1273_433"   --->   Operation 3571 'sext' 'sext_ln1273_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3572 [1/1] (0.80ns)   --->   "%r_V_784 = sub i21 %sext_ln1273_730, i21 %sext_ln1273_728"   --->   Operation 3572 'sub' 'r_V_784' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%mult_V_873 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_784, i32 5, i32 20"   --->   Operation 3573 'partselect' 'mult_V_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%mult_V_874 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_240, i32 5, i32 15"   --->   Operation 3574 'partselect' 'mult_V_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln17_377 = sext i11 %mult_V_874" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3575 'sext' 'sext_ln17_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (0.00ns)   --->   "%shl_ln1273_434 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_240, i2 0"   --->   Operation 3576 'bitconcatenate' 'shl_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln1273_731 = sext i18 %shl_ln1273_434"   --->   Operation 3577 'sext' 'sext_ln1273_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3578 [1/1] (0.79ns)   --->   "%r_V_785 = sub i19 0, i19 %sext_ln1273_731"   --->   Operation 3578 'sub' 'r_V_785' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3579 [1/1] (0.00ns)   --->   "%mult_V_875 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_785, i32 5, i32 18"   --->   Operation 3579 'partselect' 'mult_V_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln17_378 = sext i14 %mult_V_875" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3580 'sext' 'sext_ln17_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_592 = sub i21 0, i21 %sext_ln1273_730"   --->   Operation 3581 'sub' 'sub_ln1273_592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3582 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_786 = sub i21 %sub_ln1273_592, i21 %sext_ln1273_726"   --->   Operation 3582 'sub' 'r_V_786' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3583 [1/1] (0.00ns)   --->   "%mult_V_876 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_786, i32 5, i32 20"   --->   Operation 3583 'partselect' 'mult_V_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%a_V_249 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_459"   --->   Operation 3584 'load' 'a_V_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (0.00ns)   --->   "%shl_ln1273_435 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_249, i2 0"   --->   Operation 3585 'bitconcatenate' 'shl_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln1273_732 = sext i18 %shl_ln1273_435"   --->   Operation 3586 'sext' 'sext_ln1273_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3587 [1/1] (0.79ns)   --->   "%r_V_788 = sub i19 0, i19 %sext_ln1273_732"   --->   Operation 3587 'sub' 'r_V_788' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%mult_V_877 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_788, i32 5, i32 18"   --->   Operation 3588 'partselect' 'mult_V_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln17_379 = sext i14 %mult_V_877" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3589 'sext' 'sext_ln17_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%a_V_242 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_460"   --->   Operation 3590 'load' 'a_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln1273_733 = sext i16 %a_V_242"   --->   Operation 3591 'sext' 'sext_ln1273_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln1273_734 = sext i16 %a_V_242"   --->   Operation 3592 'sext' 'sext_ln1273_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln1273_735 = sext i16 %a_V_242"   --->   Operation 3593 'sext' 'sext_ln1273_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%shl_ln1273_436 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_242, i3 0"   --->   Operation 3594 'bitconcatenate' 'shl_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln1273_736 = sext i19 %shl_ln1273_436"   --->   Operation 3595 'sext' 'sext_ln1273_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3596 [1/1] (0.00ns)   --->   "%shl_ln1273_437 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_242, i1 0"   --->   Operation 3596 'bitconcatenate' 'shl_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln1273_737 = sext i17 %shl_ln1273_437"   --->   Operation 3597 'sext' 'sext_ln1273_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.80ns)   --->   "%r_V_789 = sub i20 %sext_ln1273_737, i20 %sext_ln1273_736"   --->   Operation 3598 'sub' 'r_V_789' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%mult_V_878 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_789, i32 5, i32 19"   --->   Operation 3599 'partselect' 'mult_V_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln818_307 = sext i15 %mult_V_878"   --->   Operation 3600 'sext' 'sext_ln818_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3601 [1/1] (0.00ns)   --->   "%shl_ln1273_438 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_242, i2 0"   --->   Operation 3601 'bitconcatenate' 'shl_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln1273_738 = sext i18 %shl_ln1273_438"   --->   Operation 3602 'sext' 'sext_ln1273_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln1273_739 = sext i18 %shl_ln1273_438"   --->   Operation 3603 'sext' 'sext_ln1273_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_596 = sub i19 0, i19 %sext_ln1273_739"   --->   Operation 3604 'sub' 'sub_ln1273_596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3605 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_790 = sub i19 %sub_ln1273_596, i19 %sext_ln1273_735"   --->   Operation 3605 'sub' 'r_V_790' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3606 [1/1] (0.00ns)   --->   "%mult_V_879 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_790, i32 5, i32 18"   --->   Operation 3606 'partselect' 'mult_V_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3607 [1/1] (0.00ns)   --->   "%sext_ln17_380 = sext i14 %mult_V_879" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3607 'sext' 'sext_ln17_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3608 [1/1] (0.80ns)   --->   "%r_V_791 = sub i20 0, i20 %sext_ln1273_736"   --->   Operation 3608 'sub' 'r_V_791' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3609 [1/1] (0.00ns)   --->   "%mult_V_880 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_791, i32 5, i32 19"   --->   Operation 3609 'partselect' 'mult_V_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3610 [1/1] (0.00ns)   --->   "%mult_V_881 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_242, i32 2, i32 15"   --->   Operation 3610 'partselect' 'mult_V_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln17_381 = sext i14 %mult_V_881" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3611 'sext' 'sext_ln17_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3612 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_242, i5 0"   --->   Operation 3612 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3613 [1/1] (0.81ns)   --->   "%r_V_792 = sub i21 %sext_ln1273_734, i21 %p_shl"   --->   Operation 3613 'sub' 'r_V_792' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%mult_V_882 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_792, i32 5, i32 20"   --->   Operation 3614 'partselect' 'mult_V_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.00ns)   --->   "%mult_V_883 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_242, i32 3, i32 15"   --->   Operation 3615 'partselect' 'mult_V_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln17_382 = sext i13 %mult_V_883" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3616 'sext' 'sext_ln17_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3617 [1/1] (0.80ns)   --->   "%r_V_793 = sub i20 %sext_ln1273_736, i20 %sext_ln1273_733"   --->   Operation 3617 'sub' 'r_V_793' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3618 [1/1] (0.00ns)   --->   "%mult_V_884 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_793, i32 5, i32 19"   --->   Operation 3618 'partselect' 'mult_V_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln818_309 = sext i15 %mult_V_884"   --->   Operation 3619 'sext' 'sext_ln818_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3620 [1/1] (0.80ns)   --->   "%r_V_794 = sub i20 %sext_ln1273_733, i20 %sext_ln1273_736"   --->   Operation 3620 'sub' 'r_V_794' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3621 [1/1] (0.00ns)   --->   "%mult_V_885 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_794, i32 5, i32 19"   --->   Operation 3621 'partselect' 'mult_V_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln818_310 = sext i15 %mult_V_885"   --->   Operation 3622 'sext' 'sext_ln818_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3623 [1/1] (0.00ns)   --->   "%shl_ln1273_439 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_242, i4 0"   --->   Operation 3623 'bitconcatenate' 'shl_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln1273_740 = sext i20 %shl_ln1273_439"   --->   Operation 3624 'sext' 'sext_ln1273_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_601 = sub i21 0, i21 %sext_ln1273_740"   --->   Operation 3625 'sub' 'sub_ln1273_601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3626 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_795 = sub i21 %sub_ln1273_601, i21 %sext_ln1273_738"   --->   Operation 3626 'sub' 'r_V_795' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3627 [1/1] (0.00ns)   --->   "%mult_V_886 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_795, i32 5, i32 20"   --->   Operation 3627 'partselect' 'mult_V_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3628 [1/1] (0.00ns)   --->   "%mult_V_887 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_242, i32 5, i32 15"   --->   Operation 3628 'partselect' 'mult_V_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln17_383 = sext i11 %mult_V_887" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3629 'sext' 'sext_ln17_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3630 [1/1] (0.00ns)   --->   "%a_V_243 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_461"   --->   Operation 3630 'load' 'a_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln1273_741 = sext i16 %a_V_243"   --->   Operation 3631 'sext' 'sext_ln1273_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln1273_742 = sext i16 %a_V_243"   --->   Operation 3632 'sext' 'sext_ln1273_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln1273_743 = sext i16 %a_V_243"   --->   Operation 3633 'sext' 'sext_ln1273_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%shl_ln1273_440 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_243, i2 0"   --->   Operation 3634 'bitconcatenate' 'shl_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln1273_744 = sext i18 %shl_ln1273_440"   --->   Operation 3635 'sext' 'sext_ln1273_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_603 = sub i19 0, i19 %sext_ln1273_744"   --->   Operation 3636 'sub' 'sub_ln1273_603' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3637 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_796 = sub i19 %sub_ln1273_603, i19 %sext_ln1273_743"   --->   Operation 3637 'sub' 'r_V_796' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3638 [1/1] (0.00ns)   --->   "%mult_V_888 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_796, i32 5, i32 18"   --->   Operation 3638 'partselect' 'mult_V_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln17_384 = sext i14 %mult_V_888" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3639 'sext' 'sext_ln17_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3640 [1/1] (0.00ns)   --->   "%shl_ln1273_441 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_243, i3 0"   --->   Operation 3640 'bitconcatenate' 'shl_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln1273_745 = sext i19 %shl_ln1273_441"   --->   Operation 3641 'sext' 'sext_ln1273_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%shl_ln1273_442 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_243, i1 0"   --->   Operation 3642 'bitconcatenate' 'shl_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln1273_746 = sext i17 %shl_ln1273_442"   --->   Operation 3643 'sext' 'sext_ln1273_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3644 [1/1] (0.80ns)   --->   "%r_V_797 = sub i20 %sext_ln1273_746, i20 %sext_ln1273_745"   --->   Operation 3644 'sub' 'r_V_797' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%mult_V_889 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_797, i32 5, i32 19"   --->   Operation 3645 'partselect' 'mult_V_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.00ns)   --->   "%sext_ln818_311 = sext i15 %mult_V_889"   --->   Operation 3646 'sext' 'sext_ln818_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3647 [1/1] (0.78ns)   --->   "%r_V_798 = sub i17 0, i17 %sext_ln1273_742"   --->   Operation 3647 'sub' 'r_V_798' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3648 [1/1] (0.00ns)   --->   "%mult_V_890 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_798, i32 5, i32 16"   --->   Operation 3648 'partselect' 'mult_V_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln17_385 = sext i12 %mult_V_890" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3649 'sext' 'sext_ln17_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (0.00ns)   --->   "%mult_V_891 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_243, i32 4, i32 15"   --->   Operation 3650 'partselect' 'mult_V_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3651 [1/1] (0.00ns)   --->   "%sext_ln17_386 = sext i12 %mult_V_891" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3651 'sext' 'sext_ln17_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3652 [1/1] (0.80ns)   --->   "%r_V_799 = add i20 %sext_ln1273_745, i20 %sext_ln1273_741"   --->   Operation 3652 'add' 'r_V_799' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3653 [1/1] (0.00ns)   --->   "%mult_V_892 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_799, i32 5, i32 19"   --->   Operation 3653 'partselect' 'mult_V_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%a_V_244 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_463"   --->   Operation 3654 'load' 'a_V_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i16 %a_V_244"   --->   Operation 3655 'sext' 'sext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln1273_747 = sext i16 %a_V_244"   --->   Operation 3656 'sext' 'sext_ln1273_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3657 [1/1] (0.00ns)   --->   "%shl_ln1273_443 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_244, i3 0"   --->   Operation 3657 'bitconcatenate' 'shl_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln1273_748 = sext i19 %shl_ln1273_443"   --->   Operation 3658 'sext' 'sext_ln1273_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3659 [1/1] (0.80ns)   --->   "%r_V_800 = add i20 %sext_ln1273_748, i20 %sext_ln1273_747"   --->   Operation 3659 'add' 'r_V_800' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3660 [1/1] (0.00ns)   --->   "%mult_V_893 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_800, i32 5, i32 19"   --->   Operation 3660 'partselect' 'mult_V_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln818_313 = sext i15 %mult_V_893"   --->   Operation 3661 'sext' 'sext_ln818_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%mult_V_894 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_244, i32 3, i32 15"   --->   Operation 3662 'partselect' 'mult_V_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln17_387 = sext i13 %mult_V_894" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3663 'sext' 'sext_ln17_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3664 [1/1] (0.00ns)   --->   "%shl_ln1273_444 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_244, i4 0"   --->   Operation 3664 'bitconcatenate' 'shl_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln1273_749 = sext i20 %shl_ln1273_444"   --->   Operation 3665 'sext' 'sext_ln1273_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.00ns)   --->   "%shl_ln1273_445 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_244, i2 0"   --->   Operation 3666 'bitconcatenate' 'shl_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln1273_750 = sext i18 %shl_ln1273_445"   --->   Operation 3667 'sext' 'sext_ln1273_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3668 [1/1] (0.80ns)   --->   "%r_V_801 = sub i21 %sext_ln1273_750, i21 %sext_ln1273_749"   --->   Operation 3668 'sub' 'r_V_801' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3669 [1/1] (0.00ns)   --->   "%mult_V_895 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_801, i32 5, i32 20"   --->   Operation 3669 'partselect' 'mult_V_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (1.94ns)   --->   "%mul_ln1270_58 = mul i21 %sext_ln1270_23, i21 2097130"   --->   Operation 3670 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3671 [1/1] (0.00ns)   --->   "%mult_V_896 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_58, i32 5, i32 20"   --->   Operation 3671 'partselect' 'mult_V_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3672 [1/1] (0.00ns)   --->   "%shl_ln1273_446 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_244, i1 0"   --->   Operation 3672 'bitconcatenate' 'shl_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln1273_751 = sext i17 %shl_ln1273_446"   --->   Operation 3673 'sext' 'sext_ln1273_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln1273_752 = sext i17 %shl_ln1273_446"   --->   Operation 3674 'sext' 'sext_ln1273_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3675 [1/1] (0.80ns)   --->   "%r_V_802 = sub i21 %sext_ln1273_749, i21 %sext_ln1273_752"   --->   Operation 3675 'sub' 'r_V_802' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3676 [1/1] (0.00ns)   --->   "%mult_V_897 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_802, i32 5, i32 20"   --->   Operation 3676 'partselect' 'mult_V_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3677 [1/1] (0.80ns)   --->   "%r_V_803 = sub i20 %sext_ln1273_748, i20 %sext_ln1273_747"   --->   Operation 3677 'sub' 'r_V_803' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3678 [1/1] (0.00ns)   --->   "%mult_V_898 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_803, i32 5, i32 19"   --->   Operation 3678 'partselect' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln818_314 = sext i15 %mult_V_898"   --->   Operation 3679 'sext' 'sext_ln818_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3680 [1/1] (0.79ns)   --->   "%r_V_804 = sub i18 0, i18 %sext_ln1273_751"   --->   Operation 3680 'sub' 'r_V_804' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3681 [1/1] (0.00ns)   --->   "%mult_V_899 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_804, i32 5, i32 17"   --->   Operation 3681 'partselect' 'mult_V_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln17_388 = sext i13 %mult_V_899" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3682 'sext' 'sext_ln17_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3683 [1/1] (0.80ns)   --->   "%r_V_805 = sub i21 %sext_ln1270_23, i21 %sext_ln1273_749"   --->   Operation 3683 'sub' 'r_V_805' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3684 [1/1] (0.00ns)   --->   "%mult_V_900 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_805, i32 5, i32 20"   --->   Operation 3684 'partselect' 'mult_V_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3685 [1/1] (0.00ns)   --->   "%a_V_245 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_464"   --->   Operation 3685 'load' 'a_V_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln1273_753 = sext i16 %a_V_245"   --->   Operation 3686 'sext' 'sext_ln1273_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln1273_754 = sext i16 %a_V_245"   --->   Operation 3687 'sext' 'sext_ln1273_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3688 [1/1] (0.00ns)   --->   "%shl_ln1273_447 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_245, i3 0"   --->   Operation 3688 'bitconcatenate' 'shl_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln1273_755 = sext i19 %shl_ln1273_447"   --->   Operation 3689 'sext' 'sext_ln1273_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%shl_ln1273_448 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_245, i1 0"   --->   Operation 3690 'bitconcatenate' 'shl_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln1273_756 = sext i17 %shl_ln1273_448"   --->   Operation 3691 'sext' 'sext_ln1273_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3692 [1/1] (0.80ns)   --->   "%r_V_806 = sub i20 %sext_ln1273_756, i20 %sext_ln1273_755"   --->   Operation 3692 'sub' 'r_V_806' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3693 [1/1] (0.00ns)   --->   "%mult_V_901 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_806, i32 5, i32 19"   --->   Operation 3693 'partselect' 'mult_V_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln818_315 = sext i15 %mult_V_901"   --->   Operation 3694 'sext' 'sext_ln818_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3695 [1/1] (0.00ns)   --->   "%mult_V_902 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_245, i32 4, i32 15"   --->   Operation 3695 'partselect' 'mult_V_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln17_389 = sext i12 %mult_V_902" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3696 'sext' 'sext_ln17_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3697 [1/1] (0.00ns)   --->   "%shl_ln1273_449 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_245, i4 0"   --->   Operation 3697 'bitconcatenate' 'shl_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln1273_757 = sext i20 %shl_ln1273_449"   --->   Operation 3698 'sext' 'sext_ln1273_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%shl_ln1273_450 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_245, i2 0"   --->   Operation 3699 'bitconcatenate' 'shl_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln1273_758 = sext i18 %shl_ln1273_450"   --->   Operation 3700 'sext' 'sext_ln1273_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3701 [1/1] (0.80ns)   --->   "%r_V_807 = sub i21 %sext_ln1273_758, i21 %sext_ln1273_757"   --->   Operation 3701 'sub' 'r_V_807' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3702 [1/1] (0.00ns)   --->   "%mult_V_903 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_807, i32 5, i32 20"   --->   Operation 3702 'partselect' 'mult_V_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3703 [1/1] (1.94ns)   --->   "%r_V_808 = mul i21 %sext_ln1273_753, i21 2097139"   --->   Operation 3703 'mul' 'r_V_808' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3704 [1/1] (0.00ns)   --->   "%mult_V_904 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_808, i32 5, i32 20"   --->   Operation 3704 'partselect' 'mult_V_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (0.80ns)   --->   "%r_V_809 = sub i21 %sext_ln1273_757, i21 %sext_ln1273_753"   --->   Operation 3705 'sub' 'r_V_809' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3706 [1/1] (0.00ns)   --->   "%mult_V_905 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_809, i32 5, i32 20"   --->   Operation 3706 'partselect' 'mult_V_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3707 [1/1] (0.80ns)   --->   "%r_V_810 = sub i20 0, i20 %sext_ln1273_755"   --->   Operation 3707 'sub' 'r_V_810' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3708 [1/1] (0.00ns)   --->   "%mult_V_906 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_810, i32 5, i32 19"   --->   Operation 3708 'partselect' 'mult_V_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%mult_V_907 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_245, i32 1, i32 15"   --->   Operation 3709 'partselect' 'mult_V_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (0.80ns)   --->   "%r_V_811 = sub i20 %r_V_810, i20 %sext_ln1273_754"   --->   Operation 3710 'sub' 'r_V_811' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3711 [1/1] (0.00ns)   --->   "%mult_V_908 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_811, i32 5, i32 19"   --->   Operation 3711 'partselect' 'mult_V_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln818_317 = sext i15 %mult_V_908"   --->   Operation 3712 'sext' 'sext_ln818_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3713 [1/1] (0.80ns)   --->   "%r_V_812 = add i20 %sext_ln1273_755, i20 %sext_ln1273_756"   --->   Operation 3713 'add' 'r_V_812' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3714 [1/1] (0.00ns)   --->   "%mult_V_909 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_812, i32 5, i32 19"   --->   Operation 3714 'partselect' 'mult_V_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3715 [1/1] (0.00ns)   --->   "%a_V_246 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_465"   --->   Operation 3715 'load' 'a_V_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i16 %a_V_246"   --->   Operation 3716 'sext' 'sext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns)   --->   "%mult_V_910 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_246, i32 2, i32 15"   --->   Operation 3717 'partselect' 'mult_V_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln17_390 = sext i14 %mult_V_910" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3718 'sext' 'sext_ln17_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3719 [1/1] (0.00ns)   --->   "%mult_V_911 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_246, i32 1, i32 15"   --->   Operation 3719 'partselect' 'mult_V_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln818_203 = sext i15 %mult_V_911"   --->   Operation 3720 'sext' 'sext_ln818_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.00ns)   --->   "%shl_ln1273_451 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_246, i2 0"   --->   Operation 3721 'bitconcatenate' 'shl_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3722 [1/1] (0.00ns)   --->   "%sext_ln1273_759 = sext i18 %shl_ln1273_451"   --->   Operation 3722 'sext' 'sext_ln1273_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3723 [1/1] (0.79ns)   --->   "%r_V_813 = sub i19 0, i19 %sext_ln1273_759"   --->   Operation 3723 'sub' 'r_V_813' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3724 [1/1] (0.00ns)   --->   "%mult_V_912 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_813, i32 5, i32 18"   --->   Operation 3724 'partselect' 'mult_V_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln17_391 = sext i14 %mult_V_912" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3725 'sext' 'sext_ln17_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (1.94ns)   --->   "%r_V_814 = mul i21 %sext_ln1270_24, i21 13"   --->   Operation 3726 'mul' 'r_V_814' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3727 [1/1] (0.00ns)   --->   "%mult_V_913 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_814, i32 5, i32 20"   --->   Operation 3727 'partselect' 'mult_V_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3728 [1/1] (0.00ns)   --->   "%shl_ln1273_452 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_246, i3 0"   --->   Operation 3728 'bitconcatenate' 'shl_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln1273_760 = sext i19 %shl_ln1273_452"   --->   Operation 3729 'sext' 'sext_ln1273_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3730 [1/1] (0.00ns)   --->   "%shl_ln1273_453 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_246, i1 0"   --->   Operation 3730 'bitconcatenate' 'shl_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln1273_761 = sext i17 %shl_ln1273_453"   --->   Operation 3731 'sext' 'sext_ln1273_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln1273_762 = sext i17 %shl_ln1273_453"   --->   Operation 3732 'sext' 'sext_ln1273_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3733 [1/1] (0.80ns)   --->   "%r_V_815 = sub i20 %sext_ln1273_760, i20 %sext_ln1273_762"   --->   Operation 3733 'sub' 'r_V_815' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3734 [1/1] (0.00ns)   --->   "%mult_V_914 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_815, i32 5, i32 19"   --->   Operation 3734 'partselect' 'mult_V_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln818_319 = sext i15 %mult_V_914"   --->   Operation 3735 'sext' 'sext_ln818_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (1.94ns)   --->   "%mul_ln1270_59 = mul i21 %sext_ln1270_24, i21 21"   --->   Operation 3736 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3737 [1/1] (0.00ns)   --->   "%mult_V_915 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_59, i32 5, i32 20"   --->   Operation 3737 'partselect' 'mult_V_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3738 [1/1] (0.00ns)   --->   "%mult_V_916 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_246, i32 4, i32 15"   --->   Operation 3738 'partselect' 'mult_V_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln17_392 = sext i12 %mult_V_916" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3739 'sext' 'sext_ln17_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3740 [1/1] (0.79ns)   --->   "%r_V_816 = sub i18 0, i18 %sext_ln1273_761"   --->   Operation 3740 'sub' 'r_V_816' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%mult_V_917 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_816, i32 5, i32 17"   --->   Operation 3741 'partselect' 'mult_V_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln17_393 = sext i13 %mult_V_917" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3742 'sext' 'sext_ln17_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.00ns)   --->   "%a_V_247 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_466"   --->   Operation 3743 'load' 'a_V_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln818_205 = sext i16 %a_V_247"   --->   Operation 3744 'sext' 'sext_ln818_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln818_206 = sext i16 %a_V_247"   --->   Operation 3745 'sext' 'sext_ln818_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.00ns)   --->   "%mult_V_918 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_247, i32 4, i32 15"   --->   Operation 3746 'partselect' 'mult_V_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln17_394 = sext i12 %mult_V_918" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3747 'sext' 'sext_ln17_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3748 [1/1] (1.94ns)   --->   "%r_V_817 = mul i21 %sext_ln818_206, i21 13"   --->   Operation 3748 'mul' 'r_V_817' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3749 [1/1] (0.00ns)   --->   "%mult_V_919 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_817, i32 5, i32 20"   --->   Operation 3749 'partselect' 'mult_V_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3750 [1/1] (0.00ns)   --->   "%mult_V_920 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_247, i32 5, i32 15"   --->   Operation 3750 'partselect' 'mult_V_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln17_395 = sext i11 %mult_V_920" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3751 'sext' 'sext_ln17_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (0.00ns)   --->   "%shl_ln1273_454 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_247, i2 0"   --->   Operation 3752 'bitconcatenate' 'shl_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln1273_763 = sext i18 %shl_ln1273_454"   --->   Operation 3753 'sext' 'sext_ln1273_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3754 [1/1] (0.79ns)   --->   "%r_V_818 = sub i19 %sext_ln1273_763, i19 %sext_ln818_205"   --->   Operation 3754 'sub' 'r_V_818' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3755 [1/1] (0.00ns)   --->   "%mult_V_921 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_818, i32 5, i32 18"   --->   Operation 3755 'partselect' 'mult_V_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln17_396 = sext i14 %mult_V_921" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3756 'sext' 'sext_ln17_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3757 [1/1] (0.00ns)   --->   "%shl_ln1273_455 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_247, i3 0"   --->   Operation 3757 'bitconcatenate' 'shl_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln1273_764 = sext i19 %shl_ln1273_455"   --->   Operation 3758 'sext' 'sext_ln1273_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3759 [1/1] (0.80ns)   --->   "%r_V_819 = sub i20 0, i20 %sext_ln1273_764"   --->   Operation 3759 'sub' 'r_V_819' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3760 [1/1] (0.00ns)   --->   "%mult_V_922 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_819, i32 5, i32 19"   --->   Operation 3760 'partselect' 'mult_V_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.00ns)   --->   "%sext_ln818_320 = sext i15 %mult_V_922"   --->   Operation 3761 'sext' 'sext_ln818_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3762 [1/1] (0.77ns)   --->   "%add_ln813_1 = add i16 %sext_ln818_48, i16 %sext_ln818_53"   --->   Operation 3762 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3 = add i16 %sext_ln818_73, i16 %sext_ln818_92"   --->   Operation 3763 'add' 'add_ln813_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3764 [1/1] (0.77ns)   --->   "%add_ln813_4 = add i16 %sext_ln818_95, i16 %sext_ln818_96"   --->   Operation 3764 'add' 'add_ln813_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3765 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5 = add i16 %add_ln813_4, i16 %add_ln813_3"   --->   Operation 3765 'add' 'add_ln813_5' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3766 [1/1] (0.77ns)   --->   "%add_ln813_7 = add i16 %sext_ln818_115, i16 %sext_ln818_167"   --->   Operation 3766 'add' 'add_ln813_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3767 [1/1] (0.77ns)   --->   "%add_ln813_8 = add i16 %sext_ln818_211, i16 %sext_ln818_215"   --->   Operation 3767 'add' 'add_ln813_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_10 = add i16 %sext_ln818_230, i16 %sext_ln818_236"   --->   Operation 3768 'add' 'add_ln813_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_11 = add i16 %sext_ln818_240, i16 %sext_ln818_261"   --->   Operation 3769 'add' 'add_ln813_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3770 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_12 = add i16 %add_ln813_11, i16 %sext_ln818_237"   --->   Operation 3770 'add' 'add_ln813_12' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3771 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_13 = add i16 %add_ln813_12, i16 %add_ln813_10"   --->   Operation 3771 'add' 'add_ln813_13' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_16 = add i16 %sext_ln818_265, i16 %sext_ln818_286"   --->   Operation 3772 'add' 'add_ln813_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3773 [1/1] (0.77ns)   --->   "%add_ln813_17 = add i16 %sext_ln818_292, i16 %sext_ln818_298"   --->   Operation 3773 'add' 'add_ln813_17' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_18 = add i16 %add_ln813_17, i16 %add_ln813_16"   --->   Operation 3774 'add' 'add_ln813_18' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3775 [1/1] (0.76ns)   --->   "%add_ln813_19 = add i15 %sext_ln17_6, i15 %sext_ln17_17"   --->   Operation 3775 'add' 'add_ln813_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i15 %add_ln813_19"   --->   Operation 3776 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.76ns)   --->   "%add_ln813_20 = add i15 %sext_ln17_30, i15 %sext_ln17_46"   --->   Operation 3777 'add' 'add_ln813_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i15 %add_ln813_20"   --->   Operation 3778 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.77ns)   --->   "%add_ln813_21 = add i16 %sext_ln813_7, i16 %sext_ln813"   --->   Operation 3779 'add' 'add_ln813_21' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3780 [1/1] (0.76ns)   --->   "%add_ln813_23 = add i15 %sext_ln17_49, i15 %sext_ln17_62"   --->   Operation 3780 'add' 'add_ln813_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3781 [1/1] (0.76ns)   --->   "%add_ln813_24 = add i15 %sext_ln17_107, i15 %sext_ln17_122"   --->   Operation 3781 'add' 'add_ln813_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3782 [1/1] (0.76ns)   --->   "%add_ln813_26 = add i15 %sext_ln17_135, i15 %sext_ln17_148"   --->   Operation 3782 'add' 'add_ln813_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i15 %add_ln813_26"   --->   Operation 3783 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3784 [1/1] (0.76ns)   --->   "%add_ln813_27 = add i15 %sext_ln17_188, i15 %sext_ln17_202"   --->   Operation 3784 'add' 'add_ln813_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i15 %add_ln813_27"   --->   Operation 3785 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_28 = add i16 %sext_ln813_12, i16 %sext_ln818_163"   --->   Operation 3786 'add' 'add_ln813_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3787 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_29 = add i16 %add_ln813_28, i16 %sext_ln813_11"   --->   Operation 3787 'add' 'add_ln813_29' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3788 [1/1] (0.76ns)   --->   "%add_ln813_33 = add i15 %sext_ln17_234, i15 %sext_ln17_289"   --->   Operation 3788 'add' 'add_ln813_33' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3789 [1/1] (0.76ns)   --->   "%add_ln813_34 = add i15 %sext_ln17_293, i15 %sext_ln17_307"   --->   Operation 3789 'add' 'add_ln813_34' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3790 [1/1] (0.76ns)   --->   "%add_ln813_36 = add i15 %sext_ln17_351, i15 %sext_ln17_369"   --->   Operation 3790 'add' 'add_ln813_36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i15 %add_ln813_36"   --->   Operation 3791 'sext' 'sext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3792 [1/1] (0.76ns)   --->   "%add_ln813_37 = add i15 %sext_ln17_373, i15 %sext_ln17_54"   --->   Operation 3792 'add' 'add_ln813_37' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i15 %add_ln813_37"   --->   Operation 3793 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.77ns)   --->   "%add_ln813_38 = add i16 %sext_ln813_16, i16 %sext_ln813_15"   --->   Operation 3794 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3795 [1/1] (0.75ns)   --->   "%add_ln813_40 = add i14 %sext_ln17_71, i14 %sext_ln17_103"   --->   Operation 3795 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i14 %add_ln813_40"   --->   Operation 3796 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3797 [1/1] (0.75ns)   --->   "%add_ln813_41 = add i14 %sext_ln17_164, i14 %sext_ln17_226"   --->   Operation 3797 'add' 'add_ln813_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i14 %add_ln813_41"   --->   Operation 3798 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3799 [1/1] (0.76ns)   --->   "%add_ln813_42 = add i15 %sext_ln813_18, i15 %sext_ln813_17"   --->   Operation 3799 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3800 [1/1] (0.75ns)   --->   "%add_ln813_43 = add i14 %sext_ln17_239, i14 %sext_ln17_278"   --->   Operation 3800 'add' 'add_ln813_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3801 [1/1] (0.75ns)   --->   "%add_ln813_44 = add i14 %sext_ln17_330, i14 %sext_ln17_20"   --->   Operation 3801 'add' 'add_ln813_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i14 %add_ln813_44"   --->   Operation 3802 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3803 [1/1] (0.76ns)   --->   "%add_ln813_45 = add i15 %sext_ln813_21, i15 %sext_ln17_312"   --->   Operation 3803 'add' 'add_ln813_45' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3804 [1/1] (0.74ns)   --->   "%add_ln813_49 = add i13 %sext_ln17_33, i13 %sext_ln17_40"   --->   Operation 3804 'add' 'add_ln813_49' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i13 %add_ln813_49"   --->   Operation 3805 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3806 [1/1] (0.74ns)   --->   "%add_ln813_50 = add i13 %sext_ln17_79, i13 %sext_ln17_115"   --->   Operation 3806 'add' 'add_ln813_50' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i13 %add_ln813_50"   --->   Operation 3807 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3808 [1/1] (0.75ns)   --->   "%add_ln813_51 = add i14 %sext_ln813_24, i14 %sext_ln813_23"   --->   Operation 3808 'add' 'add_ln813_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3809 [1/1] (0.74ns)   --->   "%add_ln813_52 = add i13 %sext_ln17_177, i13 %sext_ln17_218"   --->   Operation 3809 'add' 'add_ln813_52' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i13 %add_ln813_52"   --->   Operation 3810 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3811 [1/1] (0.74ns)   --->   "%add_ln813_53 = add i13 %sext_ln17_274, i13 %sext_ln17_343"   --->   Operation 3811 'add' 'add_ln813_53' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3812 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i13 %add_ln813_53"   --->   Operation 3812 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3813 [1/1] (0.75ns)   --->   "%add_ln813_54 = add i14 %sext_ln813_27, i14 %sext_ln813_26"   --->   Operation 3813 'add' 'add_ln813_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3814 [1/1] (0.74ns)   --->   "%add_ln813_56 = add i13 %sext_ln17_374, i13 7328"   --->   Operation 3814 'add' 'add_ln813_56' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i13 %add_ln813_56"   --->   Operation 3815 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.73ns)   --->   "%add_ln813_57 = add i12 %sext_ln17_45, i12 %sext_ln17_183"   --->   Operation 3816 'add' 'add_ln813_57' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i12 %add_ln813_57"   --->   Operation 3817 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3818 [1/1] (0.75ns)   --->   "%add_ln813_58 = add i14 %sext_ln813_31, i14 %sext_ln813_30"   --->   Operation 3818 'add' 'add_ln813_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3819 [1/1] (0.73ns)   --->   "%add_ln813_59 = add i12 %sext_ln17_205, i12 %sext_ln17_262"   --->   Operation 3819 'add' 'add_ln813_59' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i12 %add_ln813_59"   --->   Operation 3820 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.73ns)   --->   "%add_ln813_60 = add i12 %sext_ln17_339, i12 %sext_ln17_349"   --->   Operation 3821 'add' 'add_ln813_60' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3822 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i12 %add_ln813_60"   --->   Operation 3822 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3823 [1/1] (0.74ns)   --->   "%add_ln813_61 = add i13 %sext_ln813_34, i13 %sext_ln17_303"   --->   Operation 3823 'add' 'add_ln813_61' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i13 %add_ln813_61"   --->   Operation 3824 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3825 [1/1] (0.75ns)   --->   "%add_ln813_62 = add i14 %sext_ln813_35, i14 %sext_ln813_33"   --->   Operation 3825 'add' 'add_ln813_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3826 [1/1] (0.74ns)   --->   "%add_ln813_67 = add i13 %sext_ln17, i13 7168"   --->   Operation 3826 'add' 'add_ln813_67' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i13 %add_ln813_67"   --->   Operation 3827 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3828 [1/1] (0.77ns)   --->   "%add_ln813_77 = add i16 %sext_ln818_34, i16 %sext_ln818_89"   --->   Operation 3828 'add' 'add_ln813_77' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_79 = add i16 %sext_ln818_96, i16 %sext_ln818_222"   --->   Operation 3829 'add' 'add_ln813_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_80 = add i16 %sext_ln818_260, i16 %sext_ln818_264"   --->   Operation 3830 'add' 'add_ln813_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3831 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_81 = add i16 %add_ln813_80, i16 %sext_ln818_239"   --->   Operation 3831 'add' 'add_ln813_81' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3832 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_82 = add i16 %add_ln813_81, i16 %add_ln813_79"   --->   Operation 3832 'add' 'add_ln813_82' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_85 = add i16 %sext_ln818_279, i16 %sext_ln818_307"   --->   Operation 3833 'add' 'add_ln813_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3834 [1/1] (0.77ns)   --->   "%add_ln813_86 = add i16 %sext_ln818_313, i16 %sext_ln818_102"   --->   Operation 3834 'add' 'add_ln813_86' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3835 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_87 = add i16 %add_ln813_86, i16 %add_ln813_85"   --->   Operation 3835 'add' 'add_ln813_87' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3836 [1/1] (0.76ns)   --->   "%add_ln813_88 = add i15 %sext_ln17_119, i15 %sext_ln17_185"   --->   Operation 3836 'add' 'add_ln813_88' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i15 %add_ln813_88"   --->   Operation 3837 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3838 [1/1] (0.76ns)   --->   "%add_ln813_89 = add i15 %sext_ln17_281, i15 %sext_ln17_291"   --->   Operation 3838 'add' 'add_ln813_89' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i15 %add_ln813_89"   --->   Operation 3839 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_90 = add i16 %sext_ln813_40, i16 %sext_ln818_176"   --->   Operation 3840 'add' 'add_ln813_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3841 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_91 = add i16 %add_ln813_90, i16 %sext_ln813_39"   --->   Operation 3841 'add' 'add_ln813_91' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3842 [1/1] (0.76ns)   --->   "%add_ln813_93 = add i15 %sext_ln17_310, i15 %sext_ln17_336"   --->   Operation 3842 'add' 'add_ln813_93' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3843 [1/1] (0.76ns)   --->   "%add_ln813_94 = add i15 %sext_ln17_346, i15 %sext_ln813_38"   --->   Operation 3843 'add' 'add_ln813_94' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3844 [1/1] (0.75ns)   --->   "%add_ln813_96 = add i14 %sext_ln17_228, i14 %sext_ln17_251"   --->   Operation 3844 'add' 'add_ln813_96' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i14 %add_ln813_96"   --->   Operation 3845 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3846 [1/1] (0.73ns)   --->   "%add_ln813_97 = add i12 %sext_ln17_65, i12 %sext_ln17_362"   --->   Operation 3846 'add' 'add_ln813_97' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i12 %add_ln813_97"   --->   Operation 3847 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3848 [1/1] (0.75ns)   --->   "%add_ln813_98 = add i14 %sext_ln813_44, i14 %sext_ln17_299"   --->   Operation 3848 'add' 'add_ln813_98' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i14 %add_ln813_98"   --->   Operation 3849 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3850 [1/1] (0.76ns)   --->   "%add_ln813_99 = add i15 %sext_ln813_45, i15 %sext_ln813_43"   --->   Operation 3850 'add' 'add_ln813_99' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_103 = add i16 %mult_V_720, i16 %sext_ln818_3"   --->   Operation 3851 'add' 'add_ln813_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3852 [1/1] (0.77ns)   --->   "%add_ln813_104 = add i16 %sext_ln818_6, i16 %sext_ln818_71"   --->   Operation 3852 'add' 'add_ln813_104' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3853 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_105 = add i16 %add_ln813_104, i16 %add_ln813_103"   --->   Operation 3853 'add' 'add_ln813_105' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3854 [1/1] (0.77ns)   --->   "%add_ln813_107 = add i16 %sext_ln818_108, i16 %sext_ln818_113"   --->   Operation 3854 'add' 'add_ln813_107' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3855 [1/1] (0.77ns)   --->   "%add_ln813_110 = add i16 %sext_ln818_120, i16 %sext_ln818_147"   --->   Operation 3855 'add' 'add_ln813_110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3856 [1/1] (0.77ns)   --->   "%add_ln813_111 = add i16 %sext_ln818_161, i16 %sext_ln818_187"   --->   Operation 3856 'add' 'add_ln813_111' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_113 = add i16 %sext_ln818_193, i16 %sext_ln818_259"   --->   Operation 3857 'add' 'add_ln813_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_114 = add i16 %sext_ln818_269, i16 %sext_ln818_280"   --->   Operation 3858 'add' 'add_ln813_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3859 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_115 = add i16 %add_ln813_114, i16 %sext_ln818_262"   --->   Operation 3859 'add' 'add_ln813_115' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3860 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_116 = add i16 %add_ln813_115, i16 %add_ln813_113"   --->   Operation 3860 'add' 'add_ln813_116' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_119 = add i16 %sext_ln818_290, i16 %sext_ln818_16"   --->   Operation 3861 'add' 'add_ln813_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3862 [1/1] (0.76ns)   --->   "%add_ln813_120 = add i15 %sext_ln17_37, i15 %sext_ln17_46"   --->   Operation 3862 'add' 'add_ln813_120' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3863 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i15 %add_ln813_120"   --->   Operation 3863 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3864 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_121 = add i16 %sext_ln813_47, i16 %add_ln813_119"   --->   Operation 3864 'add' 'add_ln813_121' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3865 [1/1] (0.76ns)   --->   "%add_ln813_122 = add i15 %sext_ln17_66, i15 %sext_ln17_74"   --->   Operation 3865 'add' 'add_ln813_122' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i15 %add_ln813_122"   --->   Operation 3866 'sext' 'sext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3867 [1/1] (0.76ns)   --->   "%add_ln813_123 = add i15 %sext_ln17_81, i15 %sext_ln17_88"   --->   Operation 3867 'add' 'add_ln813_123' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i15 %add_ln813_123"   --->   Operation 3868 'sext' 'sext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_124 = add i16 %sext_ln813_49, i16 %sext_ln818_94"   --->   Operation 3869 'add' 'add_ln813_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3870 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_125 = add i16 %add_ln813_124, i16 %sext_ln813_48"   --->   Operation 3870 'add' 'add_ln813_125' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3871 [1/1] (0.76ns)   --->   "%add_ln813_127 = add i15 %sext_ln17_90, i15 %sext_ln17_136"   --->   Operation 3871 'add' 'add_ln813_127' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3872 [1/1] (0.76ns)   --->   "%add_ln813_128 = add i15 %sext_ln17_141, i15 %sext_ln17_146"   --->   Operation 3872 'add' 'add_ln813_128' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3873 [1/1] (0.76ns)   --->   "%add_ln813_130 = add i15 %sext_ln17_169, i15 %sext_ln17_176"   --->   Operation 3873 'add' 'add_ln813_130' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i15 %add_ln813_130"   --->   Operation 3874 'sext' 'sext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3875 [1/1] (0.76ns)   --->   "%add_ln813_131 = add i15 %sext_ln17_193, i15 %sext_ln17_195"   --->   Operation 3875 'add' 'add_ln813_131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3876 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i15 %add_ln813_131"   --->   Operation 3876 'sext' 'sext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_132 = add i16 %sext_ln813_53, i16 %sext_ln818_168"   --->   Operation 3877 'add' 'add_ln813_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3878 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_133 = add i16 %add_ln813_132, i16 %sext_ln813_52"   --->   Operation 3878 'add' 'add_ln813_133' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3879 [1/1] (0.76ns)   --->   "%add_ln813_137 = add i15 %sext_ln17_220, i15 %sext_ln17_234"   --->   Operation 3879 'add' 'add_ln813_137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3880 [1/1] (0.76ns)   --->   "%add_ln813_138 = add i15 %sext_ln17_248, i15 %sext_ln17_268"   --->   Operation 3880 'add' 'add_ln813_138' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3881 [1/1] (0.76ns)   --->   "%add_ln813_140 = add i15 %sext_ln17_271, i15 %sext_ln17_275"   --->   Operation 3881 'add' 'add_ln813_140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3882 [1/1] (0.76ns)   --->   "%add_ln813_141 = add i15 %sext_ln17_287, i15 %sext_ln17_332"   --->   Operation 3882 'add' 'add_ln813_141' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3883 [1/1] (0.76ns)   --->   "%add_ln813_145 = add i15 %sext_ln17_335, i15 %sext_ln17_363"   --->   Operation 3883 'add' 'add_ln813_145' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3884 [1/1] (0.76ns)   --->   "%add_ln813_146 = add i15 %sext_ln17_384, i15 %sext_ln17_8"   --->   Operation 3884 'add' 'add_ln813_146' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3885 [1/1] (0.75ns)   --->   "%add_ln813_148 = add i14 %sext_ln17_11, i14 %sext_ln17_29"   --->   Operation 3885 'add' 'add_ln813_148' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i14 %add_ln813_148"   --->   Operation 3886 'sext' 'sext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3887 [1/1] (0.75ns)   --->   "%add_ln813_149 = add i14 %sext_ln17_257, i14 %sext_ln17_284"   --->   Operation 3887 'add' 'add_ln813_149' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i14 %add_ln813_149"   --->   Operation 3888 'sext' 'sext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3889 [1/1] (0.76ns)   --->   "%add_ln813_150 = add i15 %sext_ln813_61, i15 %sext_ln17_106"   --->   Operation 3889 'add' 'add_ln813_150' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln813_62 = sext i15 %add_ln813_150"   --->   Operation 3890 'sext' 'sext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3891 [1/1] (0.77ns)   --->   "%add_ln813_151 = add i16 %sext_ln813_62, i16 %sext_ln813_60"   --->   Operation 3891 'add' 'add_ln813_151' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3892 [1/1] (0.75ns)   --->   "%add_ln813_154 = add i14 %sext_ln17_288, i14 %sext_ln17_358"   --->   Operation 3892 'add' 'add_ln813_154' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln813_63 = sext i14 %add_ln813_154"   --->   Operation 3893 'sext' 'sext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3894 [1/1] (0.75ns)   --->   "%add_ln813_155 = add i14 %sext_ln17_387, i14 %sext_ln17_15"   --->   Operation 3894 'add' 'add_ln813_155' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln813_64 = sext i14 %add_ln813_155"   --->   Operation 3895 'sext' 'sext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (0.76ns)   --->   "%add_ln813_156 = add i15 %sext_ln813_64, i15 %sext_ln813_63"   --->   Operation 3896 'add' 'add_ln813_156' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3897 [1/1] (0.74ns)   --->   "%add_ln813_157 = add i13 %sext_ln17_41, i13 %sext_ln17_56"   --->   Operation 3897 'add' 'add_ln813_157' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln813_66 = sext i13 %add_ln813_157"   --->   Operation 3898 'sext' 'sext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (0.74ns)   --->   "%add_ln813_158 = add i13 %sext_ln17_153, i13 %sext_ln17_180"   --->   Operation 3899 'add' 'add_ln813_158' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3900 [1/1] (0.00ns)   --->   "%sext_ln813_67 = sext i13 %add_ln813_158"   --->   Operation 3900 'sext' 'sext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3901 [1/1] (0.75ns)   --->   "%add_ln813_159 = add i14 %sext_ln813_67, i14 %sext_ln17_132"   --->   Operation 3901 'add' 'add_ln813_159' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3902 [1/1] (0.00ns)   --->   "%sext_ln813_68 = sext i14 %add_ln813_159"   --->   Operation 3902 'sext' 'sext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3903 [1/1] (0.76ns)   --->   "%add_ln813_160 = add i15 %sext_ln813_68, i15 %sext_ln813_66"   --->   Operation 3903 'add' 'add_ln813_160' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3904 [1/1] (0.74ns)   --->   "%add_ln813_162 = add i13 %sext_ln17_225, i13 %sext_ln17_95"   --->   Operation 3904 'add' 'add_ln813_162' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln813_70 = sext i13 %add_ln813_162"   --->   Operation 3905 'sext' 'sext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3906 [1/1] (0.73ns)   --->   "%add_ln813_163 = add i12 %sext_ln17_109, i12 %sext_ln17_134"   --->   Operation 3906 'add' 'add_ln813_163' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln813_71 = sext i12 %add_ln813_163"   --->   Operation 3907 'sext' 'sext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3908 [1/1] (0.75ns)   --->   "%add_ln813_164 = add i14 %sext_ln813_71, i14 %sext_ln813_70"   --->   Operation 3908 'add' 'add_ln813_164' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3909 [1/1] (0.73ns)   --->   "%add_ln813_165 = add i12 %sext_ln17_160, i12 %sext_ln17_171"   --->   Operation 3909 'add' 'add_ln813_165' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3910 [1/1] (0.00ns)   --->   "%sext_ln813_73 = sext i12 %add_ln813_165"   --->   Operation 3910 'sext' 'sext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3911 [1/1] (0.73ns)   --->   "%add_ln813_166 = add i12 %sext_ln17_371, i12 3616"   --->   Operation 3911 'add' 'add_ln813_166' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3912 [1/1] (0.00ns)   --->   "%sext_ln813_74 = sext i12 %add_ln813_166"   --->   Operation 3912 'sext' 'sext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3913 [1/1] (0.74ns)   --->   "%add_ln813_167 = add i13 %sext_ln813_74, i13 %sext_ln17_212"   --->   Operation 3913 'add' 'add_ln813_167' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln813_75 = sext i13 %add_ln813_167"   --->   Operation 3914 'sext' 'sext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3915 [1/1] (0.75ns)   --->   "%add_ln813_168 = add i14 %sext_ln813_75, i14 %sext_ln813_73"   --->   Operation 3915 'add' 'add_ln813_168' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3916 [1/1] (0.77ns)   --->   "%add_ln813_183 = add i16 %sext_ln818_44, i16 %sext_ln818_47"   --->   Operation 3916 'add' 'add_ln813_183' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3917 [1/1] (0.77ns)   --->   "%add_ln813_188 = add i16 %sext_ln818_197, i16 %sext_ln818_238"   --->   Operation 3917 'add' 'add_ln813_188' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_190 = add i16 %sext_ln818_241, i16 %sext_ln818_304"   --->   Operation 3918 'add' 'add_ln813_190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3919 [1/1] (0.76ns)   --->   "%add_ln813_191 = add i15 %sext_ln17_69, i15 %sext_ln17_77"   --->   Operation 3919 'add' 'add_ln813_191' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln813_78 = sext i15 %add_ln813_191"   --->   Operation 3920 'sext' 'sext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3921 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_192 = add i16 %sext_ln813_78, i16 %add_ln813_190"   --->   Operation 3921 'add' 'add_ln813_192' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3922 [1/1] (0.76ns)   --->   "%add_ln813_194 = add i15 %sext_ln17_80, i15 %sext_ln17_108"   --->   Operation 3922 'add' 'add_ln813_194' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3923 [1/1] (0.76ns)   --->   "%add_ln813_195 = add i15 %sext_ln17_121, i15 %sext_ln17_142"   --->   Operation 3923 'add' 'add_ln813_195' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3924 [1/1] (0.76ns)   --->   "%add_ln813_197 = add i15 %sext_ln17_173, i15 %sext_ln17_176"   --->   Operation 3924 'add' 'add_ln813_197' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3925 [1/1] (0.00ns)   --->   "%sext_ln813_81 = sext i15 %add_ln813_197"   --->   Operation 3925 'sext' 'sext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3926 [1/1] (0.76ns)   --->   "%add_ln813_198 = add i15 %sext_ln17_193, i15 %sext_ln17_216"   --->   Operation 3926 'add' 'add_ln813_198' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln813_82 = sext i15 %add_ln813_198"   --->   Operation 3927 'sext' 'sext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3928 [1/1] (0.77ns)   --->   "%add_ln813_199 = add i16 %sext_ln813_82, i16 %sext_ln813_81"   --->   Operation 3928 'add' 'add_ln813_199' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3929 [1/1] (0.76ns)   --->   "%add_ln813_203 = add i15 %sext_ln17_223, i15 %sext_ln17_235"   --->   Operation 3929 'add' 'add_ln813_203' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3930 [1/1] (0.76ns)   --->   "%add_ln813_204 = add i15 %sext_ln17_258, i15 %sext_ln17_296"   --->   Operation 3930 'add' 'add_ln813_204' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3931 [1/1] (0.76ns)   --->   "%add_ln813_206 = add i15 %sext_ln17_309, i15 %sext_ln17_341"   --->   Operation 3931 'add' 'add_ln813_206' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln813_85 = sext i15 %add_ln813_206"   --->   Operation 3932 'sext' 'sext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3933 [1/1] (0.76ns)   --->   "%add_ln813_207 = add i15 %sext_ln17_361, i15 %sext_ln17_7"   --->   Operation 3933 'add' 'add_ln813_207' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln813_86 = sext i15 %add_ln813_207"   --->   Operation 3934 'sext' 'sext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3935 [1/1] (0.77ns)   --->   "%add_ln813_208 = add i16 %sext_ln813_86, i16 %sext_ln813_85"   --->   Operation 3935 'add' 'add_ln813_208' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3936 [1/1] (0.75ns)   --->   "%add_ln813_210 = add i14 %sext_ln17_73, i14 %sext_ln17_170"   --->   Operation 3936 'add' 'add_ln813_210' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln813_87 = sext i14 %add_ln813_210"   --->   Operation 3937 'sext' 'sext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3938 [1/1] (0.75ns)   --->   "%add_ln813_211 = add i14 %sext_ln17_197, i14 %sext_ln17_233"   --->   Operation 3938 'add' 'add_ln813_211' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln813_88 = sext i14 %add_ln813_211"   --->   Operation 3939 'sext' 'sext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3940 [1/1] (0.76ns)   --->   "%add_ln813_212 = add i15 %sext_ln813_88, i15 %sext_ln813_87"   --->   Operation 3940 'add' 'add_ln813_212' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3941 [1/1] (0.75ns)   --->   "%add_ln813_213 = add i14 %sext_ln17_267, i14 %sext_ln17_270"   --->   Operation 3941 'add' 'add_ln813_213' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln813_90 = sext i14 %add_ln813_213"   --->   Operation 3942 'sext' 'sext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3943 [1/1] (0.75ns)   --->   "%add_ln813_214 = add i14 %sext_ln17_316, i14 %sext_ln17_354"   --->   Operation 3943 'add' 'add_ln813_214' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3944 [1/1] (0.00ns)   --->   "%sext_ln813_91 = sext i14 %add_ln813_214"   --->   Operation 3944 'sext' 'sext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3945 [1/1] (0.76ns)   --->   "%add_ln813_215 = add i15 %sext_ln813_91, i15 %sext_ln813_90"   --->   Operation 3945 'add' 'add_ln813_215' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3946 [1/1] (0.74ns)   --->   "%add_ln813_218 = add i13 %sext_ln17_52, i13 %sext_ln17_91"   --->   Operation 3946 'add' 'add_ln813_218' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3947 [1/1] (0.00ns)   --->   "%sext_ln813_93 = sext i13 %add_ln813_218"   --->   Operation 3947 'sext' 'sext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3948 [1/1] (0.74ns)   --->   "%add_ln813_219 = add i13 %sext_ln17_100, i13 %sext_ln17_115"   --->   Operation 3948 'add' 'add_ln813_219' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln813_94 = sext i13 %add_ln813_219"   --->   Operation 3949 'sext' 'sext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3950 [1/1] (0.75ns)   --->   "%add_ln813_220 = add i14 %sext_ln813_94, i14 %sext_ln813_93"   --->   Operation 3950 'add' 'add_ln813_220' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3951 [1/1] (0.74ns)   --->   "%add_ln813_221 = add i13 %sext_ln17_139, i13 %sext_ln17_163"   --->   Operation 3951 'add' 'add_ln813_221' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i13 %add_ln813_221"   --->   Operation 3952 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3953 [1/1] (0.74ns)   --->   "%add_ln813_222 = add i13 %sext_ln17_280, i13 %sext_ln17_21"   --->   Operation 3953 'add' 'add_ln813_222' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3954 [1/1] (0.00ns)   --->   "%sext_ln813_97 = sext i13 %add_ln813_222"   --->   Operation 3954 'sext' 'sext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3955 [1/1] (0.75ns)   --->   "%add_ln813_223 = add i14 %sext_ln813_97, i14 %sext_ln813_96"   --->   Operation 3955 'add' 'add_ln813_223' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3956 [1/1] (0.73ns)   --->   "%add_ln813_225 = add i12 %sext_ln17_156, i12 %sext_ln17_191"   --->   Operation 3956 'add' 'add_ln813_225' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln813_100 = sext i12 %add_ln813_225"   --->   Operation 3957 'sext' 'sext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3958 [1/1] (0.73ns)   --->   "%add_ln813_226 = add i12 %sext_ln17_253, i12 %sext_ln17_255"   --->   Operation 3958 'add' 'add_ln813_226' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln813_101 = sext i12 %add_ln813_226"   --->   Operation 3959 'sext' 'sext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3960 [1/1] (0.74ns)   --->   "%add_ln813_227 = add i13 %sext_ln813_101, i13 %sext_ln813_100"   --->   Operation 3960 'add' 'add_ln813_227' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln813_102 = sext i13 %add_ln813_227"   --->   Operation 3961 'sext' 'sext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3962 [1/1] (0.73ns)   --->   "%add_ln813_228 = add i12 %sext_ln17_290, i12 %sext_ln17_371"   --->   Operation 3962 'add' 'add_ln813_228' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln813_103 = sext i12 %add_ln813_228"   --->   Operation 3963 'sext' 'sext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3964 [1/1] (0.73ns)   --->   "%add_ln813_229 = add i12 %sext_ln17_383, i12 992"   --->   Operation 3964 'add' 'add_ln813_229' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln813_104 = sext i12 %add_ln813_229"   --->   Operation 3965 'sext' 'sext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3966 [1/1] (0.74ns)   --->   "%add_ln813_230 = add i13 %sext_ln813_104, i13 %sext_ln813_103"   --->   Operation 3966 'add' 'add_ln813_230' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln813_105 = sext i13 %add_ln813_230"   --->   Operation 3967 'sext' 'sext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3968 [1/1] (0.75ns)   --->   "%add_ln813_231 = add i14 %sext_ln813_105, i14 %sext_ln813_102"   --->   Operation 3968 'add' 'add_ln813_231' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3969 [1/1] (0.77ns)   --->   "%add_ln813_261 = add i16 %sext_ln818_1, i16 %sext_ln818_61"   --->   Operation 3969 'add' 'add_ln813_261' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_262 = add i16 %sext_ln818_154, i16 %sext_ln818_171"   --->   Operation 3970 'add' 'add_ln813_262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3971 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_263 = add i16 %add_ln813_262, i16 %sext_ln818_71"   --->   Operation 3971 'add' 'add_ln813_263' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_265 = add i16 %sext_ln818_189, i16 %sext_ln818_204"   --->   Operation 3972 'add' 'add_ln813_265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_266 = add i16 %sext_ln818_129, i16 %sext_ln818_230"   --->   Operation 3973 'add' 'add_ln813_266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3974 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_267 = add i16 %add_ln813_266, i16 %sext_ln818_216"   --->   Operation 3974 'add' 'add_ln813_267' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3975 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_268 = add i16 %add_ln813_267, i16 %add_ln813_265"   --->   Operation 3975 'add' 'add_ln813_268' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3976 [1/1] (0.77ns)   --->   "%add_ln813_272 = add i16 %sext_ln818_243, i16 %sext_ln818_245"   --->   Operation 3976 'add' 'add_ln813_272' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3977 [1/1] (0.77ns)   --->   "%add_ln813_273 = add i16 %sext_ln818_250, i16 %sext_ln818_155"   --->   Operation 3977 'add' 'add_ln813_273' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_275 = add i16 %sext_ln818_266, i16 %sext_ln818_267"   --->   Operation 3978 'add' 'add_ln813_275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_276 = add i16 %sext_ln818_274, i16 %sext_ln818_278"   --->   Operation 3979 'add' 'add_ln813_276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3980 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_277 = add i16 %add_ln813_276, i16 %sext_ln818_271"   --->   Operation 3980 'add' 'add_ln813_277' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3981 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_278 = add i16 %add_ln813_277, i16 %add_ln813_275"   --->   Operation 3981 'add' 'add_ln813_278' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3982 [1/1] (0.77ns)   --->   "%add_ln813_280 = add i16 %sext_ln818_170, i16 %sext_ln818_175"   --->   Operation 3982 'add' 'add_ln813_280' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_281 = add i16 %sext_ln818_303, i16 %sext_ln818_8"   --->   Operation 3983 'add' 'add_ln813_281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3984 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_282 = add i16 %add_ln813_281, i16 %sext_ln818_302"   --->   Operation 3984 'add' 'add_ln813_282' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3985 [1/1] (0.76ns)   --->   "%add_ln813_284 = add i15 %sext_ln17_12, i15 %sext_ln17_32"   --->   Operation 3985 'add' 'add_ln813_284' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3986 [1/1] (0.76ns)   --->   "%add_ln813_285 = add i15 %sext_ln17_75, i15 %sext_ln17_97"   --->   Operation 3986 'add' 'add_ln813_285' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3987 [1/1] (0.76ns)   --->   "%add_ln813_290 = add i15 %sext_ln17_101, i15 %sext_ln17_142"   --->   Operation 3987 'add' 'add_ln813_290' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3988 [1/1] (0.76ns)   --->   "%add_ln813_291 = add i15 %sext_ln17_217, i15 %sext_ln17_229"   --->   Operation 3988 'add' 'add_ln813_291' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3989 [1/1] (0.76ns)   --->   "%add_ln813_294 = add i15 %sext_ln17_246, i15 %sext_ln17_264"   --->   Operation 3989 'add' 'add_ln813_294' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3990 [1/1] (0.00ns)   --->   "%sext_ln813_111 = sext i15 %add_ln813_294"   --->   Operation 3990 'sext' 'sext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3991 [1/1] (0.75ns)   --->   "%add_ln813_295 = add i14 %sext_ln17_254, i14 15360"   --->   Operation 3991 'add' 'add_ln813_295' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln813_112 = sext i14 %add_ln813_295"   --->   Operation 3992 'sext' 'sext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3993 [1/1] (0.76ns)   --->   "%add_ln813_296 = add i15 %sext_ln813_112, i15 %sext_ln17_38"   --->   Operation 3993 'add' 'add_ln813_296' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln813_113 = sext i15 %add_ln813_296"   --->   Operation 3994 'sext' 'sext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (0.77ns)   --->   "%add_ln813_297 = add i16 %sext_ln813_113, i16 %sext_ln813_111"   --->   Operation 3995 'add' 'add_ln813_297' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3996 [1/1] (0.74ns)   --->   "%add_ln813_299 = add i13 %sext_ln17_34, i13 %sext_ln17_214"   --->   Operation 3996 'add' 'add_ln813_299' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3997 [1/1] (0.74ns)   --->   "%add_ln813_300 = add i13 %sext_ln17_302, i13 %sext_ln17_311"   --->   Operation 3997 'add' 'add_ln813_300' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3998 [1/1] (0.00ns)   --->   "%sext_ln813_115 = sext i13 %add_ln813_300"   --->   Operation 3998 'sext' 'sext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3999 [1/1] (0.75ns)   --->   "%add_ln813_301 = add i14 %sext_ln813_115, i14 %sext_ln17_238"   --->   Operation 3999 'add' 'add_ln813_301' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4000 [1/1] (0.74ns)   --->   "%add_ln813_303 = add i13 %sext_ln17_365, i13 %sext_ln17_366"   --->   Operation 4000 'add' 'add_ln813_303' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln813_118 = sext i13 %add_ln813_303"   --->   Operation 4001 'sext' 'sext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4002 [1/1] (0.73ns)   --->   "%add_ln813_304 = add i12 %sext_ln17_57, i12 %sext_ln17_126"   --->   Operation 4002 'add' 'add_ln813_304' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln813_119 = sext i12 %add_ln813_304"   --->   Operation 4003 'sext' 'sext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4004 [1/1] (0.74ns)   --->   "%add_ln813_305 = add i13 %sext_ln813_119, i13 %sext_ln17_385"   --->   Operation 4004 'add' 'add_ln813_305' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln813_120 = sext i13 %add_ln813_305"   --->   Operation 4005 'sext' 'sext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4006 [1/1] (0.75ns)   --->   "%add_ln813_306 = add i14 %sext_ln813_120, i14 %sext_ln813_118"   --->   Operation 4006 'add' 'add_ln813_306' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_311 = add i16 %mult_V_13, i16 %mult_V_34"   --->   Operation 4007 'add' 'add_ln813_311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4008 [1/1] (0.78ns)   --->   "%add_ln813_312 = add i16 %mult_V_41, i16 %mult_V_49"   --->   Operation 4008 'add' 'add_ln813_312' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4009 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_313 = add i16 %add_ln813_312, i16 %add_ln813_311"   --->   Operation 4009 'add' 'add_ln813_313' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4010 [1/1] (0.78ns)   --->   "%add_ln813_336 = add i16 %mult_V_694, i16 %mult_V_724"   --->   Operation 4010 'add' 'add_ln813_336' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4011 [1/1] (0.77ns)   --->   "%add_ln813_345 = add i16 %sext_ln818_13, i16 %sext_ln818_68"   --->   Operation 4011 'add' 'add_ln813_345' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4012 [1/1] (0.77ns)   --->   "%add_ln813_346 = add i16 %sext_ln818_95, i16 %sext_ln818_105"   --->   Operation 4012 'add' 'add_ln813_346' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_348 = add i16 %sext_ln818_112, i16 %sext_ln818_116"   --->   Operation 4013 'add' 'add_ln813_348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_349 = add i16 %sext_ln818_225, i16 %sext_ln818_232"   --->   Operation 4014 'add' 'add_ln813_349' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4015 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_350 = add i16 %add_ln813_349, i16 %sext_ln818_202"   --->   Operation 4015 'add' 'add_ln813_350' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4016 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_351 = add i16 %add_ln813_350, i16 %add_ln813_348"   --->   Operation 4016 'add' 'add_ln813_351' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4017 [1/1] (0.77ns)   --->   "%add_ln813_353 = add i16 %sext_ln818_254, i16 %sext_ln818_282"   --->   Operation 4017 'add' 'add_ln813_353' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4018 [1/1] (0.77ns)   --->   "%add_ln813_354 = add i16 %sext_ln818_300, i16 %sext_ln818_309"   --->   Operation 4018 'add' 'add_ln813_354' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4019 [1/1] (0.76ns)   --->   "%add_ln813_357 = add i15 %sext_ln17_166, i15 %sext_ln17_175"   --->   Operation 4019 'add' 'add_ln813_357' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i15 %add_ln813_357"   --->   Operation 4020 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4021 [1/1] (0.77ns)   --->   "%add_ln813_358 = add i16 %sext_ln813_122, i16 %sext_ln818_74"   --->   Operation 4021 'add' 'add_ln813_358' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4022 [1/1] (0.76ns)   --->   "%add_ln813_362 = add i15 %sext_ln17_190, i15 %sext_ln17_193"   --->   Operation 4022 'add' 'add_ln813_362' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln813_123 = sext i15 %add_ln813_362"   --->   Operation 4023 'sext' 'sext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4024 [1/1] (0.76ns)   --->   "%add_ln813_363 = add i15 %sext_ln17_353, i15 %sext_ln17_359"   --->   Operation 4024 'add' 'add_ln813_363' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4025 [1/1] (0.00ns)   --->   "%sext_ln813_124 = sext i15 %add_ln813_363"   --->   Operation 4025 'sext' 'sext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4026 [1/1] (0.77ns)   --->   "%add_ln813_364 = add i16 %sext_ln813_124, i16 %sext_ln813_123"   --->   Operation 4026 'add' 'add_ln813_364' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4027 [1/1] (0.76ns)   --->   "%add_ln813_365 = add i15 %sext_ln17_375, i15 %sext_ln17_68"   --->   Operation 4027 'add' 'add_ln813_365' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4028 [1/1] (0.75ns)   --->   "%add_ln813_366 = add i14 %sext_ln17_252, i14 %sext_ln17_269"   --->   Operation 4028 'add' 'add_ln813_366' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln813_126 = sext i14 %add_ln813_366"   --->   Operation 4029 'sext' 'sext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4030 [1/1] (0.76ns)   --->   "%add_ln813_367 = add i15 %sext_ln813_126, i15 %sext_ln17_207"   --->   Operation 4030 'add' 'add_ln813_367' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4031 [1/1] (0.74ns)   --->   "%add_ln813_370 = add i13 %sext_ln17_41, i13 %sext_ln17_154"   --->   Operation 4031 'add' 'add_ln813_370' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln813_128 = sext i13 %add_ln813_370"   --->   Operation 4032 'sext' 'sext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4033 [1/1] (0.74ns)   --->   "%add_ln813_371 = add i13 %sext_ln17_315, i13 %sext_ln17_321"   --->   Operation 4033 'add' 'add_ln813_371' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4034 [1/1] (0.00ns)   --->   "%sext_ln813_129 = sext i13 %add_ln813_371"   --->   Operation 4034 'sext' 'sext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4035 [1/1] (0.75ns)   --->   "%add_ln813_372 = add i14 %sext_ln813_129, i14 %sext_ln813_128"   --->   Operation 4035 'add' 'add_ln813_372' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4036 [1/1] (0.74ns)   --->   "%add_ln813_373 = add i13 %sext_ln17_334, i13 %sext_ln17_338"   --->   Operation 4036 'add' 'add_ln813_373' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln813_131 = sext i13 %add_ln813_373"   --->   Operation 4037 'sext' 'sext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4038 [1/1] (0.73ns)   --->   "%add_ln813_374 = add i12 %sext_ln17_124, i12 992"   --->   Operation 4038 'add' 'add_ln813_374' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4039 [1/1] (0.00ns)   --->   "%sext_ln813_132 = sext i12 %add_ln813_374"   --->   Operation 4039 'sext' 'sext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4040 [1/1] (0.74ns)   --->   "%add_ln813_375 = add i13 %sext_ln813_132, i13 %sext_ln17_86"   --->   Operation 4040 'add' 'add_ln813_375' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4041 [1/1] (0.00ns)   --->   "%sext_ln813_133 = sext i13 %add_ln813_375"   --->   Operation 4041 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4042 [1/1] (0.75ns)   --->   "%add_ln813_376 = add i14 %sext_ln813_133, i14 %sext_ln813_131"   --->   Operation 4042 'add' 'add_ln813_376' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4043 [1/1] (0.78ns)   --->   "%add_ln813_382 = add i16 %mult_V_57, i16 %mult_V_136"   --->   Operation 4043 'add' 'add_ln813_382' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4044 [1/1] (0.78ns)   --->   "%add_ln813_385 = add i16 %mult_V_374, i16 %mult_V_392"   --->   Operation 4044 'add' 'add_ln813_385' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4045 [1/1] (0.78ns)   --->   "%add_ln813_388 = add i16 %mult_V_397, i16 %mult_V_445"   --->   Operation 4045 'add' 'add_ln813_388' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_397 = add i16 %sext_ln818_37, i16 %sext_ln818_39"   --->   Operation 4046 'add' 'add_ln813_397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4047 [1/1] (0.77ns)   --->   "%add_ln813_398 = add i16 %sext_ln818_41, i16 %sext_ln818_58"   --->   Operation 4047 'add' 'add_ln813_398' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4048 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_399 = add i16 %add_ln813_398, i16 %add_ln813_397"   --->   Operation 4048 'add' 'add_ln813_399' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_400 = add i16 %sext_ln818_82, i16 %sext_ln818_93"   --->   Operation 4049 'add' 'add_ln813_400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4050 [1/1] (0.77ns)   --->   "%add_ln813_401 = add i16 %sext_ln818_107, i16 %sext_ln818_142"   --->   Operation 4050 'add' 'add_ln813_401' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4051 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_402 = add i16 %add_ln813_401, i16 %add_ln813_400"   --->   Operation 4051 'add' 'add_ln813_402' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4052 [1/1] (0.77ns)   --->   "%add_ln813_404 = add i16 %sext_ln818_144, i16 %sext_ln818_145"   --->   Operation 4052 'add' 'add_ln813_404' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4053 [1/1] (0.77ns)   --->   "%add_ln813_405 = add i16 %sext_ln818_182, i16 %sext_ln818_214"   --->   Operation 4053 'add' 'add_ln813_405' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_408 = add i16 %sext_ln818_251, i16 %sext_ln818_253"   --->   Operation 4054 'add' 'add_ln813_408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4055 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_409 = add i16 %add_ln813_408, i16 %sext_ln818_246"   --->   Operation 4055 'add' 'add_ln813_409' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4056 [1/1] (0.77ns)   --->   "%add_ln813_414 = add i16 %sext_ln818_255, i16 %sext_ln818_258"   --->   Operation 4056 'add' 'add_ln813_414' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4057 [1/1] (0.77ns)   --->   "%add_ln813_415 = add i16 %sext_ln818_268, i16 %sext_ln818_273"   --->   Operation 4057 'add' 'add_ln813_415' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_417 = add i16 %sext_ln818_276, i16 %sext_ln818_301"   --->   Operation 4058 'add' 'add_ln813_417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4059 [1/1] (0.77ns)   --->   "%add_ln813_418 = add i16 %sext_ln818_315, i16 %sext_ln818_31"   --->   Operation 4059 'add' 'add_ln813_418' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4060 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_419 = add i16 %add_ln813_418, i16 %add_ln813_417"   --->   Operation 4060 'add' 'add_ln813_419' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4061 [1/1] (0.76ns)   --->   "%add_ln813_421 = add i15 %sext_ln17_35, i15 %sext_ln17_64"   --->   Operation 4061 'add' 'add_ln813_421' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4062 [1/1] (0.76ns)   --->   "%add_ln813_422 = add i15 %sext_ln17_70, i15 %sext_ln17_84"   --->   Operation 4062 'add' 'add_ln813_422' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4063 [1/1] (0.76ns)   --->   "%add_ln813_424 = add i15 %sext_ln17_112, i15 %sext_ln17_131"   --->   Operation 4063 'add' 'add_ln813_424' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln813_138 = sext i15 %add_ln813_424"   --->   Operation 4064 'sext' 'sext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4065 [1/1] (0.76ns)   --->   "%add_ln813_425 = add i15 %sext_ln17_178, i15 %sext_ln17_187"   --->   Operation 4065 'add' 'add_ln813_425' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln813_139 = sext i15 %add_ln813_425"   --->   Operation 4066 'sext' 'sext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_426 = add i16 %sext_ln813_139, i16 %sext_ln818_157"   --->   Operation 4067 'add' 'add_ln813_426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4068 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_427 = add i16 %add_ln813_426, i16 %sext_ln813_138"   --->   Operation 4068 'add' 'add_ln813_427' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4069 [1/1] (0.76ns)   --->   "%add_ln813_430 = add i15 %sext_ln17_224, i15 %sext_ln17_286"   --->   Operation 4069 'add' 'add_ln813_430' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln813_140 = sext i15 %add_ln813_430"   --->   Operation 4070 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4071 [1/1] (0.76ns)   --->   "%add_ln813_431 = add i15 %sext_ln17_317, i15 %sext_ln17_350"   --->   Operation 4071 'add' 'add_ln813_431' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln813_141 = sext i15 %add_ln813_431"   --->   Operation 4072 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4073 [1/1] (0.77ns)   --->   "%add_ln813_432 = add i16 %sext_ln813_141, i16 %sext_ln813_140"   --->   Operation 4073 'add' 'add_ln813_432' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4074 [1/1] (0.76ns)   --->   "%add_ln813_433 = add i15 %sext_ln17_390, i15 %sext_ln17_48"   --->   Operation 4074 'add' 'add_ln813_433' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln813_142 = sext i15 %add_ln813_433"   --->   Operation 4075 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4076 [1/1] (0.75ns)   --->   "%add_ln813_434 = add i14 %sext_ln17_59, i14 %sext_ln17_87"   --->   Operation 4076 'add' 'add_ln813_434' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4077 [1/1] (0.00ns)   --->   "%sext_ln813_143 = sext i14 %add_ln813_434"   --->   Operation 4077 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4078 [1/1] (0.77ns)   --->   "%add_ln813_435 = add i16 %sext_ln813_143, i16 %sext_ln813_142"   --->   Operation 4078 'add' 'add_ln813_435' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4079 [1/1] (0.75ns)   --->   "%add_ln813_437 = add i14 %sext_ln17_192, i14 %sext_ln17_244"   --->   Operation 4079 'add' 'add_ln813_437' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln813_144 = sext i14 %add_ln813_437"   --->   Operation 4080 'sext' 'sext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4081 [1/1] (0.75ns)   --->   "%add_ln813_438 = add i14 %sext_ln17_376, i14 %sext_ln17_50"   --->   Operation 4081 'add' 'add_ln813_438' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln813_145 = sext i14 %add_ln813_438"   --->   Operation 4082 'sext' 'sext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4083 [1/1] (0.76ns)   --->   "%add_ln813_439 = add i15 %sext_ln813_145, i15 %sext_ln813_144"   --->   Operation 4083 'add' 'add_ln813_439' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4084 [1/1] (0.74ns)   --->   "%add_ln813_440 = add i13 %sext_ln17_140, i13 %sext_ln17_168"   --->   Operation 4084 'add' 'add_ln813_440' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln813_147 = sext i13 %add_ln813_440"   --->   Operation 4085 'sext' 'sext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4086 [1/1] (0.73ns)   --->   "%add_ln813_441 = add i12 %sext_ln17_256, i12 %sext_ln17_324"   --->   Operation 4086 'add' 'add_ln813_441' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln813_148 = sext i12 %add_ln813_441"   --->   Operation 4087 'sext' 'sext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4088 [1/1] (0.74ns)   --->   "%add_ln813_442 = add i13 %sext_ln813_148, i13 7360"   --->   Operation 4088 'add' 'add_ln813_442' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln813_149 = sext i13 %add_ln813_442"   --->   Operation 4089 'sext' 'sext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4090 [1/1] (0.75ns)   --->   "%add_ln813_443 = add i14 %sext_ln813_149, i14 %sext_ln813_147"   --->   Operation 4090 'add' 'add_ln813_443' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4091 [1/1] (0.76ns)   --->   "%add_ln813_448 = add i15 %sext_ln17_1, i15 992"   --->   Operation 4091 'add' 'add_ln813_448' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i15 %add_ln813_448"   --->   Operation 4092 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4093 [1/1] (0.78ns)   --->   "%add_ln813_450 = add i16 %mult_V_110, i16 %mult_V_121"   --->   Operation 4093 'add' 'add_ln813_450' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4094 [1/1] (0.78ns)   --->   "%add_ln813_457 = add i16 %mult_V_364, i16 %mult_V_386"   --->   Operation 4094 'add' 'add_ln813_457' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4095 [1/1] (0.78ns)   --->   "%add_ln813_484 = add i16 %mult_V_31, i16 %sext_ln813_8"   --->   Operation 4095 'add' 'add_ln813_484' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_486 = add i16 %sext_ln818_35, i16 %sext_ln818_43"   --->   Operation 4096 'add' 'add_ln813_486' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_487 = add i16 %sext_ln818_107, i16 %sext_ln818_139"   --->   Operation 4097 'add' 'add_ln813_487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4098 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_488 = add i16 %add_ln813_487, i16 %sext_ln818_86"   --->   Operation 4098 'add' 'add_ln813_488' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4099 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_489 = add i16 %add_ln813_488, i16 %add_ln813_486"   --->   Operation 4099 'add' 'add_ln813_489' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4100 [1/1] (0.77ns)   --->   "%add_ln813_492 = add i16 %sext_ln818_214, i16 %sext_ln818_231"   --->   Operation 4100 'add' 'add_ln813_492' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_494 = add i16 %sext_ln818_272, i16 %sext_ln818_275"   --->   Operation 4101 'add' 'add_ln813_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_495 = add i16 %sext_ln818_288, i16 %sext_ln818_291"   --->   Operation 4102 'add' 'add_ln813_495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4103 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_496 = add i16 %add_ln813_495, i16 %sext_ln818_285"   --->   Operation 4103 'add' 'add_ln813_496' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4104 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_497 = add i16 %add_ln813_496, i16 %add_ln813_494"   --->   Operation 4104 'add' 'add_ln813_497' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4105 [1/1] (0.76ns)   --->   "%add_ln813_500 = add i15 %sext_ln17_26, i15 %sext_ln17_44"   --->   Operation 4105 'add' 'add_ln813_500' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln813_151 = sext i15 %add_ln813_500"   --->   Operation 4106 'sext' 'sext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4107 [1/1] (0.76ns)   --->   "%add_ln813_501 = add i15 %sext_ln17_92, i15 %sext_ln17_99"   --->   Operation 4107 'add' 'add_ln813_501' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4108 [1/1] (0.00ns)   --->   "%sext_ln813_152 = sext i15 %add_ln813_501"   --->   Operation 4108 'sext' 'sext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4109 [1/1] (0.77ns)   --->   "%add_ln813_502 = add i16 %sext_ln813_152, i16 %sext_ln813_151"   --->   Operation 4109 'add' 'add_ln813_502' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4110 [1/1] (0.76ns)   --->   "%add_ln813_503 = add i15 %sext_ln17_119, i15 %sext_ln17_127"   --->   Operation 4110 'add' 'add_ln813_503' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4111 [1/1] (0.76ns)   --->   "%add_ln813_504 = add i15 %sext_ln17_194, i15 %sext_ln17_215"   --->   Operation 4111 'add' 'add_ln813_504' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4112 [1/1] (0.76ns)   --->   "%add_ln813_508 = add i15 %sext_ln17_229, i15 %sext_ln17_265"   --->   Operation 4112 'add' 'add_ln813_508' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4113 [1/1] (0.76ns)   --->   "%add_ln813_509 = add i15 %sext_ln17_277, i15 %sext_ln17_300"   --->   Operation 4113 'add' 'add_ln813_509' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4114 [1/1] (0.76ns)   --->   "%add_ln813_511 = add i15 %sext_ln17_313, i15 %sext_ln17_357"   --->   Operation 4114 'add' 'add_ln813_511' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln813_157 = sext i15 %add_ln813_511"   --->   Operation 4115 'sext' 'sext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4116 [1/1] (0.75ns)   --->   "%add_ln813_512 = add i14 %sext_ln17_340, i14 %sext_ln17_24"   --->   Operation 4116 'add' 'add_ln813_512' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln813_158 = sext i14 %add_ln813_512"   --->   Operation 4117 'sext' 'sext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4118 [1/1] (0.76ns)   --->   "%add_ln813_513 = add i15 %sext_ln813_158, i15 %sext_ln17_367"   --->   Operation 4118 'add' 'add_ln813_513' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln813_159 = sext i15 %add_ln813_513"   --->   Operation 4119 'sext' 'sext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4120 [1/1] (0.77ns)   --->   "%add_ln813_514 = add i16 %sext_ln813_159, i16 %sext_ln813_157"   --->   Operation 4120 'add' 'add_ln813_514' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4121 [1/1] (0.77ns)   --->   "%add_ln813_527 = add i16 %sext_ln818_62, i16 %sext_ln818_99"   --->   Operation 4121 'add' 'add_ln813_527' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_531 = add i16 %sext_ln818_121, i16 %sext_ln818_128"   --->   Operation 4122 'add' 'add_ln813_531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4123 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_532 = add i16 %add_ln813_531, i16 %sext_ln818_104"   --->   Operation 4123 'add' 'add_ln813_532' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_533 = add i16 %sext_ln818_141, i16 %sext_ln818_207"   --->   Operation 4124 'add' 'add_ln813_533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4125 [1/1] (0.77ns)   --->   "%add_ln813_534 = add i16 %sext_ln818_253, i16 %sext_ln818_314"   --->   Operation 4125 'add' 'add_ln813_534' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4126 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_535 = add i16 %add_ln813_534, i16 %add_ln813_533"   --->   Operation 4126 'add' 'add_ln813_535' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4127 [1/1] (0.76ns)   --->   "%add_ln813_537 = add i15 %sext_ln17_47, i15 %sext_ln17_51"   --->   Operation 4127 'add' 'add_ln813_537' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4128 [1/1] (0.76ns)   --->   "%add_ln813_539 = add i15 %sext_ln17_82, i15 %sext_ln17_206"   --->   Operation 4128 'add' 'add_ln813_539' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4129 [1/1] (0.00ns)   --->   "%sext_ln813_161 = sext i15 %add_ln813_539"   --->   Operation 4129 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4130 [1/1] (0.76ns)   --->   "%add_ln813_540 = add i15 %sext_ln17_209, i15 %sext_ln17_211"   --->   Operation 4130 'add' 'add_ln813_540' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4131 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i15 %add_ln813_540"   --->   Operation 4131 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4132 [1/1] (0.77ns)   --->   "%add_ln813_541 = add i16 %sext_ln813_162, i16 %sext_ln813_161"   --->   Operation 4132 'add' 'add_ln813_541' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4133 [1/1] (0.76ns)   --->   "%add_ln813_545 = add i15 %sext_ln17_245, i15 %sext_ln17_286"   --->   Operation 4133 'add' 'add_ln813_545' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4134 [1/1] (0.76ns)   --->   "%add_ln813_547 = add i15 %sext_ln17_293, i15 %sext_ln17_319"   --->   Operation 4134 'add' 'add_ln813_547' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4135 [1/1] (0.76ns)   --->   "%add_ln813_548 = add i15 %sext_ln17_331, i15 %sext_ln17_345"   --->   Operation 4135 'add' 'add_ln813_548' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4136 [1/1] (0.76ns)   --->   "%add_ln813_551 = add i15 %sext_ln17_378, i15 %sext_ln17_76"   --->   Operation 4136 'add' 'add_ln813_551' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4137 [1/1] (0.75ns)   --->   "%add_ln813_553 = add i14 %sext_ln17_130, i14 %sext_ln17_240"   --->   Operation 4137 'add' 'add_ln813_553' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln813_167 = sext i14 %add_ln813_553"   --->   Operation 4138 'sext' 'sext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4139 [1/1] (0.75ns)   --->   "%add_ln813_554 = add i14 %sext_ln17_301, i14 %sext_ln17_382"   --->   Operation 4139 'add' 'add_ln813_554' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4140 [1/1] (0.00ns)   --->   "%sext_ln813_168 = sext i14 %add_ln813_554"   --->   Operation 4140 'sext' 'sext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4141 [1/1] (0.76ns)   --->   "%add_ln813_555 = add i15 %sext_ln813_168, i15 %sext_ln813_167"   --->   Operation 4141 'add' 'add_ln813_555' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4142 [1/1] (0.74ns)   --->   "%add_ln813_558 = add i13 %sext_ln17_67, i13 %sext_ln17_123"   --->   Operation 4142 'add' 'add_ln813_558' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln813_170 = sext i13 %add_ln813_558"   --->   Operation 4143 'sext' 'sext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4144 [1/1] (0.75ns)   --->   "%add_ln813_559 = add i14 %sext_ln813_170, i14 15360"   --->   Operation 4144 'add' 'add_ln813_559' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4145 [1/1] (0.74ns)   --->   "%add_ln813_560 = add i13 %sext_ln17_158, i13 %sext_ln17_199"   --->   Operation 4145 'add' 'add_ln813_560' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln813_172 = sext i13 %add_ln813_560"   --->   Operation 4146 'sext' 'sext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4147 [1/1] (0.74ns)   --->   "%add_ln813_561 = add i13 %sext_ln17_302, i13 %sext_ln17_366"   --->   Operation 4147 'add' 'add_ln813_561' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4148 [1/1] (0.00ns)   --->   "%sext_ln813_173 = sext i13 %add_ln813_561"   --->   Operation 4148 'sext' 'sext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4149 [1/1] (0.75ns)   --->   "%add_ln813_562 = add i14 %sext_ln813_173, i14 %sext_ln813_172"   --->   Operation 4149 'add' 'add_ln813_562' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4150 [1/1] (0.73ns)   --->   "%add_ln813_564 = add i12 %sext_ln17_72, i12 %sext_ln17_93"   --->   Operation 4150 'add' 'add_ln813_564' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln813_176 = sext i12 %add_ln813_564"   --->   Operation 4151 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4152 [1/1] (0.74ns)   --->   "%add_ln813_565 = add i13 %sext_ln813_176, i13 %sext_ln17_392"   --->   Operation 4152 'add' 'add_ln813_565' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4153 [1/1] (0.00ns)   --->   "%sext_ln813_177 = sext i13 %add_ln813_565"   --->   Operation 4153 'sext' 'sext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4154 [1/1] (0.73ns)   --->   "%add_ln813_566 = add i12 %sext_ln17_104, i12 %sext_ln17_134"   --->   Operation 4154 'add' 'add_ln813_566' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln813_178 = sext i12 %add_ln813_566"   --->   Operation 4155 'sext' 'sext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4156 [1/1] (0.73ns)   --->   "%add_ln813_567 = add i12 %sext_ln17_151, i12 %sext_ln17_160"   --->   Operation 4156 'add' 'add_ln813_567' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln813_179 = sext i12 %add_ln813_567"   --->   Operation 4157 'sext' 'sext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4158 [1/1] (0.74ns)   --->   "%add_ln813_568 = add i13 %sext_ln813_179, i13 %sext_ln813_178"   --->   Operation 4158 'add' 'add_ln813_568' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4159 [1/1] (0.00ns)   --->   "%sext_ln813_180 = sext i13 %add_ln813_568"   --->   Operation 4159 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4160 [1/1] (0.75ns)   --->   "%add_ln813_569 = add i14 %sext_ln813_180, i14 %sext_ln813_177"   --->   Operation 4160 'add' 'add_ln813_569' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_580 = add i16 %mult_V_649, i16 %mult_V_737"   --->   Operation 4161 'add' 'add_ln813_580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4162 [1/1] (0.77ns)   --->   "%add_ln813_581 = add i16 %sext_ln818_36, i16 %sext_ln818_78"   --->   Operation 4162 'add' 'add_ln813_581' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4163 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_582 = add i16 %add_ln813_581, i16 %add_ln813_580"   --->   Operation 4163 'add' 'add_ln813_582' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_585 = add i16 %sext_ln818_133, i16 %sext_ln818_138"   --->   Operation 4164 'add' 'add_ln813_585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4165 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_586 = add i16 %add_ln813_585, i16 %sext_ln818_131"   --->   Operation 4165 'add' 'add_ln813_586' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_587 = add i16 %sext_ln818_160, i16 %sext_ln818_106"   --->   Operation 4166 'add' 'add_ln813_587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4167 [1/1] (0.77ns)   --->   "%add_ln813_588 = add i16 %sext_ln818_174, i16 %sext_ln818_194"   --->   Operation 4167 'add' 'add_ln813_588' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4168 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_589 = add i16 %add_ln813_588, i16 %add_ln813_587"   --->   Operation 4168 'add' 'add_ln813_589' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_593 = add i16 %sext_ln818_229, i16 %sext_ln818_252"   --->   Operation 4169 'add' 'add_ln813_593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4170 [1/1] (0.77ns)   --->   "%add_ln813_594 = add i16 %sext_ln818_169, i16 %sext_ln818_283"   --->   Operation 4170 'add' 'add_ln813_594' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4171 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_595 = add i16 %add_ln813_594, i16 %add_ln813_593"   --->   Operation 4171 'add' 'add_ln813_595' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4172 [1/1] (0.77ns)   --->   "%add_ln813_599 = add i16 %sext_ln818_296, i16 %sext_ln818_310"   --->   Operation 4172 'add' 'add_ln813_599' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4173 [1/1] (0.76ns)   --->   "%add_ln813_601 = add i15 %sext_ln17_9, i15 %sext_ln17_31"   --->   Operation 4173 'add' 'add_ln813_601' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4174 [1/1] (0.00ns)   --->   "%sext_ln813_182 = sext i15 %add_ln813_601"   --->   Operation 4174 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4175 [1/1] (0.77ns)   --->   "%add_ln813_602 = add i16 %sext_ln813_182, i16 %sext_ln818_317"   --->   Operation 4175 'add' 'add_ln813_602' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4176 [1/1] (0.76ns)   --->   "%add_ln813_604 = add i15 %sext_ln17_129, i15 %sext_ln17_144"   --->   Operation 4176 'add' 'add_ln813_604' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4177 [1/1] (0.76ns)   --->   "%add_ln813_606 = add i15 %sext_ln17_155, i15 %sext_ln17_196"   --->   Operation 4177 'add' 'add_ln813_606' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4178 [1/1] (0.00ns)   --->   "%sext_ln813_184 = sext i15 %add_ln813_606"   --->   Operation 4178 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4179 [1/1] (0.76ns)   --->   "%add_ln813_607 = add i15 %sext_ln17_200, i15 %sext_ln17_250"   --->   Operation 4179 'add' 'add_ln813_607' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln813_185 = sext i15 %add_ln813_607"   --->   Operation 4180 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4181 [1/1] (0.77ns)   --->   "%add_ln813_608 = add i16 %sext_ln813_185, i16 %sext_ln813_184"   --->   Operation 4181 'add' 'add_ln813_608' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4182 [1/1] (0.76ns)   --->   "%add_ln813_611 = add i15 %sext_ln17_295, i15 %sext_ln17_323"   --->   Operation 4182 'add' 'add_ln813_611' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln813_186 = sext i15 %add_ln813_611"   --->   Operation 4183 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4184 [1/1] (0.77ns)   --->   "%add_ln813_612 = add i16 %sext_ln813_186, i16 %sext_ln818_235"   --->   Operation 4184 'add' 'add_ln813_612' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4185 [1/1] (0.75ns)   --->   "%add_ln813_613 = add i14 %sext_ln17_14, i14 %sext_ln17_267"   --->   Operation 4185 'add' 'add_ln813_613' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln813_187 = sext i14 %add_ln813_613"   --->   Operation 4186 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4187 [1/1] (0.75ns)   --->   "%add_ln813_614 = add i14 %sext_ln17_358, i14 %sext_ln17_388"   --->   Operation 4187 'add' 'add_ln813_614' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4188 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i14 %add_ln813_614"   --->   Operation 4188 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4189 [1/1] (0.76ns)   --->   "%add_ln813_615 = add i15 %sext_ln813_188, i15 %sext_ln813_187"   --->   Operation 4189 'add' 'add_ln813_615' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4190 [1/1] (0.74ns)   --->   "%add_ln813_617 = add i13 %sext_ln17_4, i13 %sext_ln17_231"   --->   Operation 4190 'add' 'add_ln813_617' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln813_190 = sext i13 %add_ln813_617"   --->   Operation 4191 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4192 [1/1] (0.75ns)   --->   "%add_ln813_618 = add i14 %sext_ln813_190, i14 %sext_ln17_393"   --->   Operation 4192 'add' 'add_ln813_618' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4193 [1/1] (0.74ns)   --->   "%add_ln813_619 = add i13 %sext_ln17_370, i13 %sext_ln17_386"   --->   Operation 4193 'add' 'add_ln813_619' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln813_192 = sext i13 %add_ln813_619"   --->   Operation 4194 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4195 [1/1] (0.73ns)   --->   "%add_ln813_620 = add i12 %sext_ln17_83, i12 3200"   --->   Operation 4195 'add' 'add_ln813_620' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln813_193 = sext i12 %add_ln813_620"   --->   Operation 4196 'sext' 'sext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4197 [1/1] (0.75ns)   --->   "%add_ln813_621 = add i14 %sext_ln813_193, i14 %sext_ln813_192"   --->   Operation 4197 'add' 'add_ln813_621' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4198 [1/1] (0.77ns)   --->   "%add_ln813_634 = add i16 %sext_ln818_19, i16 %sext_ln818_40"   --->   Operation 4198 'add' 'add_ln813_634' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_636 = add i16 %sext_ln818_17, i16 %sext_ln818_67"   --->   Operation 4199 'add' 'add_ln813_636' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4200 [1/1] (0.77ns)   --->   "%add_ln813_637 = add i16 %sext_ln818_68, i16 %sext_ln818_83"   --->   Operation 4200 'add' 'add_ln813_637' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4201 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_638 = add i16 %add_ln813_637, i16 %add_ln813_636"   --->   Operation 4201 'add' 'add_ln813_638' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_641 = add i16 %sext_ln818_98, i16 %sext_ln818_109"   --->   Operation 4202 'add' 'add_ln813_641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4203 [1/1] (0.77ns)   --->   "%add_ln813_642 = add i16 %sext_ln818_110, i16 %sext_ln818_123"   --->   Operation 4203 'add' 'add_ln813_642' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4204 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_643 = add i16 %add_ln813_642, i16 %add_ln813_641"   --->   Operation 4204 'add' 'add_ln813_643' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_644 = add i16 %sext_ln818_135, i16 %sext_ln818_143"   --->   Operation 4205 'add' 'add_ln813_644' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4206 [1/1] (0.77ns)   --->   "%add_ln813_645 = add i16 %sext_ln818_148, i16 %sext_ln818_158"   --->   Operation 4206 'add' 'add_ln813_645' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4207 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_646 = add i16 %add_ln813_645, i16 %add_ln813_644"   --->   Operation 4207 'add' 'add_ln813_646' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4208 [1/1] (0.77ns)   --->   "%add_ln813_648 = add i16 %sext_ln818_177, i16 %sext_ln818_233"   --->   Operation 4208 'add' 'add_ln813_648' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4209 [1/1] (0.77ns)   --->   "%add_ln813_649 = add i16 %sext_ln818_247, i16 %sext_ln818_256"   --->   Operation 4209 'add' 'add_ln813_649' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_651 = add i16 %sext_ln818_277, i16 %sext_ln818_186"   --->   Operation 4210 'add' 'add_ln813_651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4211 [1/1] (0.77ns)   --->   "%add_ln813_652 = add i16 %sext_ln818_306, i16 %sext_ln818_311"   --->   Operation 4211 'add' 'add_ln813_652' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4212 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_653 = add i16 %add_ln813_652, i16 %add_ln813_651"   --->   Operation 4212 'add' 'add_ln813_653' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4213 [1/1] (0.77ns)   --->   "%add_ln813_657 = add i16 %sext_ln818_203, i16 %sext_ln818_26"   --->   Operation 4213 'add' 'add_ln813_657' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4214 [1/1] (0.76ns)   --->   "%add_ln813_658 = add i15 %sext_ln17_19, i15 %sext_ln17_53"   --->   Operation 4214 'add' 'add_ln813_658' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4215 [1/1] (0.76ns)   --->   "%add_ln813_660 = add i15 %sext_ln17_157, i15 %sext_ln17_181"   --->   Operation 4215 'add' 'add_ln813_660' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4216 [1/1] (0.00ns)   --->   "%sext_ln813_197 = sext i15 %add_ln813_660"   --->   Operation 4216 'sext' 'sext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4217 [1/1] (0.76ns)   --->   "%add_ln813_661 = add i15 %sext_ln17_201, i15 %sext_ln17_213"   --->   Operation 4217 'add' 'add_ln813_661' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln813_198 = sext i15 %add_ln813_661"   --->   Operation 4218 'sext' 'sext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4219 [1/1] (0.77ns)   --->   "%add_ln813_662 = add i16 %sext_ln813_198, i16 %sext_ln813_197"   --->   Operation 4219 'add' 'add_ln813_662' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4220 [1/1] (0.76ns)   --->   "%add_ln813_664 = add i15 %sext_ln17_229, i15 %sext_ln17_235"   --->   Operation 4220 'add' 'add_ln813_664' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4221 [1/1] (0.76ns)   --->   "%add_ln813_665 = add i15 %sext_ln17_237, i15 %sext_ln17_258"   --->   Operation 4221 'add' 'add_ln813_665' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4222 [1/1] (0.76ns)   --->   "%add_ln813_667 = add i15 %sext_ln17_282, i15 %sext_ln17_286"   --->   Operation 4222 'add' 'add_ln813_667' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln813_201 = sext i15 %add_ln813_667"   --->   Operation 4223 'sext' 'sext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4224 [1/1] (0.76ns)   --->   "%add_ln813_668 = add i15 %sext_ln17_318, i15 %sext_ln17_347"   --->   Operation 4224 'add' 'add_ln813_668' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4225 [1/1] (0.00ns)   --->   "%sext_ln813_202 = sext i15 %add_ln813_668"   --->   Operation 4225 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4226 [1/1] (0.77ns)   --->   "%add_ln813_669 = add i16 %sext_ln813_202, i16 %sext_ln813_201"   --->   Operation 4226 'add' 'add_ln813_669' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4227 [1/1] (0.76ns)   --->   "%add_ln813_672 = add i15 %sext_ln17_380, i15 %sext_ln17_8"   --->   Operation 4227 'add' 'add_ln813_672' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln813_203 = sext i15 %add_ln813_672"   --->   Operation 4228 'sext' 'sext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4229 [1/1] (0.75ns)   --->   "%add_ln813_673 = add i14 %sext_ln17_16, i14 %sext_ln17_113"   --->   Operation 4229 'add' 'add_ln813_673' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln813_204 = sext i14 %add_ln813_673"   --->   Operation 4230 'sext' 'sext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4231 [1/1] (0.77ns)   --->   "%add_ln813_674 = add i16 %sext_ln813_204, i16 %sext_ln813_203"   --->   Operation 4231 'add' 'add_ln813_674' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4232 [1/1] (0.75ns)   --->   "%add_ln813_675 = add i14 %sext_ln17_161, i14 %sext_ln17_198"   --->   Operation 4232 'add' 'add_ln813_675' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln813_205 = sext i14 %add_ln813_675"   --->   Operation 4233 'sext' 'sext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4234 [1/1] (0.75ns)   --->   "%add_ln813_676 = add i14 %sext_ln17_241, i14 %sext_ln17_249"   --->   Operation 4234 'add' 'add_ln813_676' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln813_206 = sext i14 %add_ln813_676"   --->   Operation 4235 'sext' 'sext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4236 [1/1] (0.76ns)   --->   "%add_ln813_677 = add i15 %sext_ln813_206, i15 %sext_ln813_205"   --->   Operation 4236 'add' 'add_ln813_677' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4237 [1/1] (0.75ns)   --->   "%add_ln813_679 = add i14 %sext_ln17_364, i14 %sext_ln17_372"   --->   Operation 4237 'add' 'add_ln813_679' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4238 [1/1] (0.00ns)   --->   "%sext_ln813_208 = sext i14 %add_ln813_679"   --->   Operation 4238 'sext' 'sext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4239 [1/1] (0.74ns)   --->   "%add_ln813_680 = add i13 %sext_ln17_33, i13 %sext_ln17_322"   --->   Operation 4239 'add' 'add_ln813_680' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln813_209 = sext i13 %add_ln813_680"   --->   Operation 4240 'sext' 'sext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4241 [1/1] (0.76ns)   --->   "%add_ln813_681 = add i15 %sext_ln813_209, i15 %sext_ln813_208"   --->   Operation 4241 'add' 'add_ln813_681' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4242 [1/1] (0.74ns)   --->   "%add_ln813_682 = add i13 %sext_ln17_355, i13 %sext_ln17_356"   --->   Operation 4242 'add' 'add_ln813_682' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4243 [1/1] (0.00ns)   --->   "%sext_ln813_211 = sext i13 %add_ln813_682"   --->   Operation 4243 'sext' 'sext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4244 [1/1] (0.74ns)   --->   "%add_ln813_683 = add i13 %sext_ln17_394, i13 576"   --->   Operation 4244 'add' 'add_ln813_683' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4245 [1/1] (0.00ns)   --->   "%sext_ln813_212 = sext i13 %add_ln813_683"   --->   Operation 4245 'sext' 'sext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4246 [1/1] (0.75ns)   --->   "%add_ln813_684 = add i14 %sext_ln813_212, i14 %sext_ln17_389"   --->   Operation 4246 'add' 'add_ln813_684' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4247 [1/1] (0.00ns)   --->   "%sext_ln813_213 = sext i14 %add_ln813_684"   --->   Operation 4247 'sext' 'sext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4248 [1/1] (0.76ns)   --->   "%add_ln813_685 = add i15 %sext_ln813_213, i15 %sext_ln813_211"   --->   Operation 4248 'add' 'add_ln813_685' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_699 = add i16 %mult_V_848, i16 %mult_V_860"   --->   Operation 4249 'add' 'add_ln813_699' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4250 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_700 = add i16 %add_ln813_699, i16 %mult_V_826"   --->   Operation 4250 'add' 'add_ln813_700' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_708 = add i16 %sext_ln818_42, i16 %sext_ln818_60"   --->   Operation 4251 'add' 'add_ln813_708' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4252 [1/1] (0.77ns)   --->   "%add_ln813_709 = add i16 %sext_ln818_68, i16 %sext_ln818_110"   --->   Operation 4252 'add' 'add_ln813_709' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4253 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_710 = add i16 %add_ln813_709, i16 %add_ln813_708"   --->   Operation 4253 'add' 'add_ln813_710' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_711 = add i16 %sext_ln818_122, i16 %sext_ln818_126"   --->   Operation 4254 'add' 'add_ln813_711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_712 = add i16 %sext_ln818_133, i16 %sext_ln818_152"   --->   Operation 4255 'add' 'add_ln813_712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4256 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_713 = add i16 %add_ln813_712, i16 %sext_ln818_128"   --->   Operation 4256 'add' 'add_ln813_713' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4257 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_714 = add i16 %add_ln813_713, i16 %add_ln813_711"   --->   Operation 4257 'add' 'add_ln813_714' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4258 [1/1] (0.77ns)   --->   "%add_ln813_716 = add i16 %sext_ln818_153, i16 %sext_ln818_156"   --->   Operation 4258 'add' 'add_ln813_716' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_717 = add i16 %sext_ln818_172, i16 %sext_ln818_188"   --->   Operation 4259 'add' 'add_ln813_717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4260 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_718 = add i16 %add_ln813_717, i16 %sext_ln818_159"   --->   Operation 4260 'add' 'add_ln813_718' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_720 = add i16 %sext_ln818_200, i16 %sext_ln818_208"   --->   Operation 4261 'add' 'add_ln813_720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_721 = add i16 %sext_ln818_212, i16 %sext_ln818_228"   --->   Operation 4262 'add' 'add_ln813_721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4263 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_722 = add i16 %add_ln813_721, i16 %sext_ln818_209"   --->   Operation 4263 'add' 'add_ln813_722' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4264 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_723 = add i16 %add_ln813_722, i16 %add_ln813_720"   --->   Operation 4264 'add' 'add_ln813_723' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4265 [1/1] (0.77ns)   --->   "%add_ln813_727 = add i16 %sext_ln818_263, i16 %sext_ln818_265"   --->   Operation 4265 'add' 'add_ln813_727' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4266 [1/1] (0.77ns)   --->   "%add_ln813_728 = add i16 %sext_ln818_284, i16 %sext_ln818_294"   --->   Operation 4266 'add' 'add_ln813_728' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4267 [1/1] (0.76ns)   --->   "%add_ln813_731 = add i15 %sext_ln17_75, i15 %sext_ln17_96"   --->   Operation 4267 'add' 'add_ln813_731' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4268 [1/1] (0.00ns)   --->   "%sext_ln813_215 = sext i15 %add_ln813_731"   --->   Operation 4268 'sext' 'sext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4269 [1/1] (0.77ns)   --->   "%add_ln813_732 = add i16 %sext_ln813_215, i16 %sext_ln818_21"   --->   Operation 4269 'add' 'add_ln813_732' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4270 [1/1] (0.76ns)   --->   "%add_ln813_735 = add i15 %sext_ln17_187, i15 %sext_ln17_221"   --->   Operation 4270 'add' 'add_ln813_735' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4271 [1/1] (0.76ns)   --->   "%add_ln813_736 = add i15 %sext_ln17_259, i15 %sext_ln17_261"   --->   Operation 4271 'add' 'add_ln813_736' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln813_217 = sext i15 %add_ln813_736"   --->   Operation 4272 'sext' 'sext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4273 [1/1] (0.77ns)   --->   "%add_ln813_737 = add i16 %sext_ln813_217, i16 %sext_ln818_223"   --->   Operation 4273 'add' 'add_ln813_737' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4274 [1/1] (0.76ns)   --->   "%add_ln813_739 = add i15 %sext_ln17_272, i15 %sext_ln17_297"   --->   Operation 4274 'add' 'add_ln813_739' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4275 [1/1] (0.76ns)   --->   "%add_ln813_740 = add i15 %sext_ln17_328, i15 %sext_ln17_342"   --->   Operation 4275 'add' 'add_ln813_740' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4276 [1/1] (0.76ns)   --->   "%add_ln813_745 = add i15 %sext_ln17_391, i15 %sext_ln17_10"   --->   Operation 4276 'add' 'add_ln813_745' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln813_220 = sext i15 %add_ln813_745"   --->   Operation 4277 'sext' 'sext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4278 [1/1] (0.75ns)   --->   "%add_ln813_746 = add i14 %sext_ln17_71, i14 %sext_ln17_85"   --->   Operation 4278 'add' 'add_ln813_746' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln813_221 = sext i14 %add_ln813_746"   --->   Operation 4279 'sext' 'sext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4280 [1/1] (0.76ns)   --->   "%add_ln813_747 = add i15 %sext_ln813_221, i15 %sext_ln17_42"   --->   Operation 4280 'add' 'add_ln813_747' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4281 [1/1] (0.00ns)   --->   "%sext_ln813_222 = sext i15 %add_ln813_747"   --->   Operation 4281 'sext' 'sext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4282 [1/1] (0.77ns)   --->   "%add_ln813_748 = add i16 %sext_ln813_222, i16 %sext_ln813_220"   --->   Operation 4282 'add' 'add_ln813_748' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4283 [1/1] (0.75ns)   --->   "%add_ln813_749 = add i14 %sext_ln17_182, i14 %sext_ln17_276"   --->   Operation 4283 'add' 'add_ln813_749' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4284 [1/1] (0.74ns)   --->   "%add_ln813_750 = add i13 %sext_ln17_22, i13 %sext_ln17_114"   --->   Operation 4284 'add' 'add_ln813_750' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4285 [1/1] (0.00ns)   --->   "%sext_ln813_224 = sext i13 %add_ln813_750"   --->   Operation 4285 'sext' 'sext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4286 [1/1] (0.75ns)   --->   "%add_ln813_751 = add i14 %sext_ln813_224, i14 %sext_ln17_348"   --->   Operation 4286 'add' 'add_ln813_751' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4287 [1/1] (0.74ns)   --->   "%add_ln813_754 = add i13 %sext_ln17_120, i13 %sext_ln17_125"   --->   Operation 4287 'add' 'add_ln813_754' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4288 [1/1] (0.74ns)   --->   "%add_ln813_755 = add i13 %sext_ln17_204, i13 %sext_ln17_210"   --->   Operation 4288 'add' 'add_ln813_755' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4289 [1/1] (0.00ns)   --->   "%sext_ln813_228 = sext i13 %add_ln813_755"   --->   Operation 4289 'sext' 'sext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4290 [1/1] (0.75ns)   --->   "%add_ln813_756 = add i14 %sext_ln813_228, i14 %sext_ln17_165"   --->   Operation 4290 'add' 'add_ln813_756' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4291 [1/1] (0.74ns)   --->   "%add_ln813_758 = add i13 %sext_ln17_311, i13 %sext_ln17_385"   --->   Operation 4291 'add' 'add_ln813_758' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4292 [1/1] (0.00ns)   --->   "%sext_ln813_231 = sext i13 %add_ln813_758"   --->   Operation 4292 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4293 [1/1] (0.73ns)   --->   "%add_ln813_759 = add i12 %sext_ln17_179, i12 %sext_ln17_283"   --->   Operation 4293 'add' 'add_ln813_759' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln813_232 = sext i12 %add_ln813_759"   --->   Operation 4294 'sext' 'sext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4295 [1/1] (0.74ns)   --->   "%add_ln813_760 = add i13 %sext_ln813_232, i13 7456"   --->   Operation 4295 'add' 'add_ln813_760' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln813_233 = sext i13 %add_ln813_760"   --->   Operation 4296 'sext' 'sext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4297 [1/1] (0.75ns)   --->   "%add_ln813_761 = add i14 %sext_ln813_233, i14 %sext_ln813_231"   --->   Operation 4297 'add' 'add_ln813_761' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4298 [1/1] (0.78ns)   --->   "%add_ln813_774 = add i16 %mult_V_550, i16 %mult_V_745"   --->   Operation 4298 'add' 'add_ln813_774' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_779 = add i16 %sext_ln818_15, i16 %sext_ln818_30"   --->   Operation 4299 'add' 'add_ln813_779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4300 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_780 = add i16 %add_ln813_779, i16 %sext_ln818_12"   --->   Operation 4300 'add' 'add_ln813_780' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_784 = add i16 %sext_ln818_32, i16 %sext_ln818_41"   --->   Operation 4301 'add' 'add_ln813_784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_785 = add i16 %sext_ln818_91, i16 %sext_ln818_103"   --->   Operation 4302 'add' 'add_ln813_785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4303 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_786 = add i16 %add_ln813_785, i16 %sext_ln818_78"   --->   Operation 4303 'add' 'add_ln813_786' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4304 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_787 = add i16 %add_ln813_786, i16 %add_ln813_784"   --->   Operation 4304 'add' 'add_ln813_787' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_788 = add i16 %sext_ln818_111, i16 %sext_ln818_114"   --->   Operation 4305 'add' 'add_ln813_788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_789 = add i16 %sext_ln818_162, i16 %sext_ln818_173"   --->   Operation 4306 'add' 'add_ln813_789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4307 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_790 = add i16 %add_ln813_789, i16 %sext_ln818_130"   --->   Operation 4307 'add' 'add_ln813_790' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4308 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_791 = add i16 %add_ln813_790, i16 %add_ln813_788"   --->   Operation 4308 'add' 'add_ln813_791' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4309 [1/1] (0.77ns)   --->   "%add_ln813_793 = add i16 %sext_ln818_210, i16 %sext_ln818_234"   --->   Operation 4309 'add' 'add_ln813_793' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_794 = add i16 %sext_ln818_258, i16 %sext_ln818_270"   --->   Operation 4310 'add' 'add_ln813_794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4311 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_795 = add i16 %add_ln813_794, i16 %sext_ln818_249"   --->   Operation 4311 'add' 'add_ln813_795' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4312 [1/1] (0.76ns)   --->   "%add_ln813_798 = add i15 %sext_ln17_3, i15 %sext_ln17_36"   --->   Operation 4312 'add' 'add_ln813_798' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4313 [1/1] (0.00ns)   --->   "%sext_ln813_235 = sext i15 %add_ln813_798"   --->   Operation 4313 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4314 [1/1] (0.77ns)   --->   "%add_ln813_799 = add i16 %sext_ln813_235, i16 %sext_ln818_319"   --->   Operation 4314 'add' 'add_ln813_799' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4315 [1/1] (0.76ns)   --->   "%add_ln813_804 = add i15 %sext_ln17_39, i15 %sext_ln17_102"   --->   Operation 4315 'add' 'add_ln813_804' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4316 [1/1] (0.76ns)   --->   "%add_ln813_805 = add i15 %sext_ln17_110, i15 %sext_ln17_136"   --->   Operation 4316 'add' 'add_ln813_805' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4317 [1/1] (0.76ns)   --->   "%add_ln813_807 = add i15 %sext_ln17_172, i15 %sext_ln17_236"   --->   Operation 4317 'add' 'add_ln813_807' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln813_238 = sext i15 %add_ln813_807"   --->   Operation 4318 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4319 [1/1] (0.76ns)   --->   "%add_ln813_808 = add i15 %sext_ln17_275, i15 %sext_ln17_285"   --->   Operation 4319 'add' 'add_ln813_808' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln813_239 = sext i15 %add_ln813_808"   --->   Operation 4320 'sext' 'sext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_809 = add i16 %sext_ln813_239, i16 %sext_ln818_218"   --->   Operation 4321 'add' 'add_ln813_809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4322 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_810 = add i16 %add_ln813_809, i16 %sext_ln813_238"   --->   Operation 4322 'add' 'add_ln813_810' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4323 [1/1] (0.76ns)   --->   "%add_ln813_812 = add i15 %sext_ln17_292, i15 %sext_ln17_306"   --->   Operation 4323 'add' 'add_ln813_812' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4324 [1/1] (0.76ns)   --->   "%add_ln813_813 = add i15 %sext_ln17_373, i15 %sext_ln17_379"   --->   Operation 4324 'add' 'add_ln813_813' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4325 [1/1] (0.76ns)   --->   "%add_ln813_816 = add i15 %sext_ln17_381, i15 %sext_ln17_143"   --->   Operation 4325 'add' 'add_ln813_816' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4326 [1/1] (0.00ns)   --->   "%sext_ln813_242 = sext i15 %add_ln813_816"   --->   Operation 4326 'sext' 'sext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4327 [1/1] (0.75ns)   --->   "%add_ln813_817 = add i14 %sext_ln17_325, i14 15360"   --->   Operation 4327 'add' 'add_ln813_817' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4328 [1/1] (0.00ns)   --->   "%sext_ln813_243 = sext i14 %add_ln813_817"   --->   Operation 4328 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4329 [1/1] (0.76ns)   --->   "%add_ln813_818 = add i15 %sext_ln813_243, i15 %sext_ln17_186"   --->   Operation 4329 'add' 'add_ln813_818' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln813_244 = sext i15 %add_ln813_818"   --->   Operation 4330 'sext' 'sext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4331 [1/1] (0.77ns)   --->   "%add_ln813_819 = add i16 %sext_ln813_244, i16 %sext_ln813_242"   --->   Operation 4331 'add' 'add_ln813_819' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4332 [1/1] (0.74ns)   --->   "%add_ln813_822 = add i13 %sext_ln17_89, i13 %sext_ln17_147"   --->   Operation 4332 'add' 'add_ln813_822' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4333 [1/1] (0.00ns)   --->   "%sext_ln813_245 = sext i13 %add_ln813_822"   --->   Operation 4333 'sext' 'sext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4334 [1/1] (0.74ns)   --->   "%add_ln813_823 = add i13 %sext_ln17_177, i13 %sext_ln17_247"   --->   Operation 4334 'add' 'add_ln813_823' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln813_246 = sext i13 %add_ln813_823"   --->   Operation 4335 'sext' 'sext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4336 [1/1] (0.75ns)   --->   "%add_ln813_824 = add i14 %sext_ln813_246, i14 %sext_ln17_149"   --->   Operation 4336 'add' 'add_ln813_824' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln813_247 = sext i14 %add_ln813_824"   --->   Operation 4337 'sext' 'sext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4338 [1/1] (0.76ns)   --->   "%add_ln813_825 = add i15 %sext_ln813_247, i15 %sext_ln813_245"   --->   Operation 4338 'add' 'add_ln813_825' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4339 [1/1] (0.74ns)   --->   "%add_ln813_826 = add i13 %sext_ln17_273, i13 %sext_ln17_365"   --->   Operation 4339 'add' 'add_ln813_826' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln813_249 = sext i13 %add_ln813_826"   --->   Operation 4340 'sext' 'sext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4341 [1/1] (0.73ns)   --->   "%add_ln813_827 = add i12 %sext_ln17_18, i12 %sext_ln17_23"   --->   Operation 4341 'add' 'add_ln813_827' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4342 [1/1] (0.00ns)   --->   "%sext_ln813_250 = sext i12 %add_ln813_827"   --->   Operation 4342 'sext' 'sext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4343 [1/1] (0.74ns)   --->   "%add_ln813_828 = add i13 %sext_ln813_250, i13 %sext_ln17_386"   --->   Operation 4343 'add' 'add_ln813_828' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln813_251 = sext i13 %add_ln813_828"   --->   Operation 4344 'sext' 'sext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4345 [1/1] (0.75ns)   --->   "%add_ln813_829 = add i14 %sext_ln813_251, i14 %sext_ln813_249"   --->   Operation 4345 'add' 'add_ln813_829' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4346 [1/1] (0.73ns)   --->   "%add_ln813_831 = add i12 %sext_ln17_61, i12 %sext_ln17_72"   --->   Operation 4346 'add' 'add_ln813_831' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln813_253 = sext i12 %add_ln813_831"   --->   Operation 4347 'sext' 'sext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4348 [1/1] (0.73ns)   --->   "%add_ln813_832 = add i12 %sext_ln17_116, i12 %sext_ln17_222"   --->   Operation 4348 'add' 'add_ln813_832' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln813_254 = sext i12 %add_ln813_832"   --->   Operation 4349 'sext' 'sext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4350 [1/1] (0.74ns)   --->   "%add_ln813_833 = add i13 %sext_ln813_254, i13 %sext_ln17_78"   --->   Operation 4350 'add' 'add_ln813_833' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln813_255 = sext i13 %add_ln813_833"   --->   Operation 4351 'sext' 'sext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4352 [1/1] (0.75ns)   --->   "%add_ln813_834 = add i14 %sext_ln813_255, i14 %sext_ln813_253"   --->   Operation 4352 'add' 'add_ln813_834' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4353 [1/1] (0.73ns)   --->   "%add_ln813_835 = add i12 %sext_ln17_256, i12 %sext_ln17_298"   --->   Operation 4353 'add' 'add_ln813_835' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4354 [1/1] (0.00ns)   --->   "%sext_ln813_257 = sext i12 %add_ln813_835"   --->   Operation 4354 'sext' 'sext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4355 [1/1] (0.73ns)   --->   "%add_ln813_836 = add i12 %sext_ln17_377, i12 %sext_ln17_395"   --->   Operation 4355 'add' 'add_ln813_836' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln813_258 = sext i12 %add_ln813_836"   --->   Operation 4356 'sext' 'sext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4357 [1/1] (0.74ns)   --->   "%add_ln813_837 = add i13 %sext_ln813_258, i13 %sext_ln17_368"   --->   Operation 4357 'add' 'add_ln813_837' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln813_259 = sext i13 %add_ln813_837"   --->   Operation 4358 'sext' 'sext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4359 [1/1] (0.75ns)   --->   "%add_ln813_838 = add i14 %sext_ln813_259, i14 %sext_ln813_257"   --->   Operation 4359 'add' 'add_ln813_838' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_853 = add i16 %mult_V_268, i16 %mult_V_285"   --->   Operation 4360 'add' 'add_ln813_853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4361 [1/1] (0.78ns)   --->   "%add_ln813_854 = add i16 %mult_V_400, i16 %mult_V_408"   --->   Operation 4361 'add' 'add_ln813_854' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4362 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_855 = add i16 %add_ln813_854, i16 %add_ln813_853"   --->   Operation 4362 'add' 'add_ln813_855' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_861 = add i16 %mult_V_561, i16 %mult_V_614"   --->   Operation 4363 'add' 'add_ln813_861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4364 [1/1] (0.78ns)   --->   "%add_ln813_862 = add i16 %mult_V_639, i16 %mult_V_654"   --->   Operation 4364 'add' 'add_ln813_862' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4365 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_863 = add i16 %add_ln813_862, i16 %add_ln813_861"   --->   Operation 4365 'add' 'add_ln813_863' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4366 [1/1] (0.78ns)   --->   "%add_ln813_865 = add i16 %mult_V_671, i16 %mult_V_678"   --->   Operation 4366 'add' 'add_ln813_865' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_878 = add i16 %sext_ln818_22, i16 %sext_ln818_33"   --->   Operation 4367 'add' 'add_ln813_878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4368 [1/1] (0.77ns)   --->   "%add_ln813_879 = add i16 %sext_ln818_72, i16 %sext_ln818_88"   --->   Operation 4368 'add' 'add_ln813_879' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4369 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_880 = add i16 %add_ln813_879, i16 %add_ln813_878"   --->   Operation 4369 'add' 'add_ln813_880' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4370 [1/1] (0.77ns)   --->   "%add_ln813_882 = add i16 %sext_ln818_99, i16 %sext_ln818_140"   --->   Operation 4370 'add' 'add_ln813_882' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4371 [1/1] (0.77ns)   --->   "%add_ln813_883 = add i16 %sext_ln818_164, i16 %sext_ln818_172"   --->   Operation 4371 'add' 'add_ln813_883' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_885 = add i16 %sext_ln818_178, i16 %sext_ln818_237"   --->   Operation 4372 'add' 'add_ln813_885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_886 = add i16 %sext_ln818_244, i16 %sext_ln818_295"   --->   Operation 4373 'add' 'add_ln813_886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4374 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_887 = add i16 %add_ln813_886, i16 %sext_ln818_239"   --->   Operation 4374 'add' 'add_ln813_887' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4375 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_888 = add i16 %add_ln813_887, i16 %add_ln813_885"   --->   Operation 4375 'add' 'add_ln813_888' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4376 [1/1] (0.76ns)   --->   "%add_ln813_891 = add i15 %sext_ln17_55, i15 %sext_ln17_119"   --->   Operation 4376 'add' 'add_ln813_891' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4377 [1/1] (0.00ns)   --->   "%sext_ln813_262 = sext i15 %add_ln813_891"   --->   Operation 4377 'sext' 'sext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4378 [1/1] (0.76ns)   --->   "%add_ln813_892 = add i15 %sext_ln17_184, i15 %sext_ln17_230"   --->   Operation 4378 'add' 'add_ln813_892' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln813_263 = sext i15 %add_ln813_892"   --->   Operation 4379 'sext' 'sext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4380 [1/1] (0.77ns)   --->   "%add_ln813_893 = add i16 %sext_ln813_263, i16 %sext_ln813_262"   --->   Operation 4380 'add' 'add_ln813_893' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4381 [1/1] (0.76ns)   --->   "%add_ln813_894 = add i15 %sext_ln17_285, i15 %sext_ln17_333"   --->   Operation 4381 'add' 'add_ln813_894' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln813_264 = sext i15 %add_ln813_894"   --->   Operation 4382 'sext' 'sext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4383 [1/1] (0.75ns)   --->   "%add_ln813_895 = add i14 %sext_ln17_27, i14 %sext_ln17_43"   --->   Operation 4383 'add' 'add_ln813_895' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4384 [1/1] (0.00ns)   --->   "%sext_ln813_265 = sext i14 %add_ln813_895"   --->   Operation 4384 'sext' 'sext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4385 [1/1] (0.77ns)   --->   "%add_ln813_896 = add i16 %sext_ln813_265, i16 %sext_ln813_264"   --->   Operation 4385 'add' 'add_ln813_896' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4386 [1/1] (0.75ns)   --->   "%add_ln813_898 = add i14 %sext_ln17_98, i14 %sext_ln17_137"   --->   Operation 4386 'add' 'add_ln813_898' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln813_266 = sext i14 %add_ln813_898"   --->   Operation 4387 'sext' 'sext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4388 [1/1] (0.75ns)   --->   "%add_ln813_899 = add i14 %sext_ln17_162, i14 %sext_ln17_150"   --->   Operation 4388 'add' 'add_ln813_899' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4389 [1/1] (0.00ns)   --->   "%sext_ln813_267 = sext i14 %add_ln813_899"   --->   Operation 4389 'sext' 'sext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4390 [1/1] (0.76ns)   --->   "%add_ln813_900 = add i15 %sext_ln813_267, i15 %sext_ln813_266"   --->   Operation 4390 'add' 'add_ln813_900' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4391 [1/1] (0.74ns)   --->   "%add_ln813_901 = add i13 %sext_ln17_189, i13 %sext_ln17_242"   --->   Operation 4391 'add' 'add_ln813_901' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln813_269 = sext i13 %add_ln813_901"   --->   Operation 4392 'sext' 'sext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4393 [1/1] (0.73ns)   --->   "%add_ln813_902 = add i12 %sext_ln17_352, i12 992"   --->   Operation 4393 'add' 'add_ln813_902' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln813_270 = sext i12 %add_ln813_902"   --->   Operation 4394 'sext' 'sext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4395 [1/1] (0.74ns)   --->   "%add_ln813_903 = add i13 %sext_ln813_270, i13 %sext_ln17_266"   --->   Operation 4395 'add' 'add_ln813_903' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln813_271 = sext i13 %add_ln813_903"   --->   Operation 4396 'sext' 'sext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4397 [1/1] (0.75ns)   --->   "%add_ln813_904 = add i14 %sext_ln813_271, i14 %sext_ln813_269"   --->   Operation 4397 'add' 'add_ln813_904' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4398 [1/1] (0.73ns)   --->   "%add_ln813_909 = add i12 %sext_ln17_2, i12 544"   --->   Operation 4398 'add' 'add_ln813_909' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln813_273 = sext i12 %add_ln813_909"   --->   Operation 4399 'sext' 'sext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_910 = add i16 %mult_V_251, i16 %mult_V_452"   --->   Operation 4400 'add' 'add_ln813_910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4401 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_911 = add i16 %add_ln813_910, i16 %mult_V_113"   --->   Operation 4401 'add' 'add_ln813_911' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4402 [1/1] (0.77ns)   --->   "%add_ln813_916 = add i16 %sext_ln818_49, i16 %sext_ln818_70"   --->   Operation 4402 'add' 'add_ln813_916' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4403 [1/1] (0.77ns)   --->   "%add_ln813_917 = add i16 %sext_ln818_100, i16 %sext_ln818_50"   --->   Operation 4403 'add' 'add_ln813_917' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_919 = add i16 %sext_ln818_134, i16 %sext_ln818_137"   --->   Operation 4404 'add' 'add_ln813_919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4405 [1/1] (0.77ns)   --->   "%add_ln813_920 = add i16 %sext_ln818_166, i16 %sext_ln818_212"   --->   Operation 4405 'add' 'add_ln813_920' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4406 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_921 = add i16 %add_ln813_920, i16 %add_ln813_919"   --->   Operation 4406 'add' 'add_ln813_921' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_924 = add i16 %sext_ln818_224, i16 %sext_ln818_264"   --->   Operation 4407 'add' 'add_ln813_924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4408 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_925 = add i16 %add_ln813_924, i16 %sext_ln818_219"   --->   Operation 4408 'add' 'add_ln813_925' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_926 = add i16 %sext_ln818_273, i16 %sext_ln818_281"   --->   Operation 4409 'add' 'add_ln813_926' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4410 [1/1] (0.77ns)   --->   "%add_ln813_927 = add i16 %sext_ln818_287, i16 %sext_ln818_289"   --->   Operation 4410 'add' 'add_ln813_927' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4411 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_928 = add i16 %add_ln813_927, i16 %add_ln813_926"   --->   Operation 4411 'add' 'add_ln813_928' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4412 [1/1] (0.76ns)   --->   "%add_ln813_930 = add i15 %sext_ln17_28, i15 %sext_ln17_58"   --->   Operation 4412 'add' 'add_ln813_930' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4413 [1/1] (0.76ns)   --->   "%add_ln813_931 = add i15 %sext_ln17_63, i15 %sext_ln17_94"   --->   Operation 4413 'add' 'add_ln813_931' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4414 [1/1] (0.76ns)   --->   "%add_ln813_933 = add i15 %sext_ln17_117, i15 %sext_ln17_128"   --->   Operation 4414 'add' 'add_ln813_933' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4415 [1/1] (0.00ns)   --->   "%sext_ln813_276 = sext i15 %add_ln813_933"   --->   Operation 4415 'sext' 'sext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4416 [1/1] (0.76ns)   --->   "%add_ln813_934 = add i15 %sext_ln17_152, i15 %sext_ln17_159"   --->   Operation 4416 'add' 'add_ln813_934' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4417 [1/1] (0.00ns)   --->   "%sext_ln813_277 = sext i15 %add_ln813_934"   --->   Operation 4417 'sext' 'sext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4418 [1/1] (0.77ns)   --->   "%add_ln813_935 = add i16 %sext_ln813_277, i16 %sext_ln813_276"   --->   Operation 4418 'add' 'add_ln813_935' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4419 [1/1] (0.76ns)   --->   "%add_ln813_939 = add i15 %sext_ln17_229, i15 %sext_ln17_243"   --->   Operation 4419 'add' 'add_ln813_939' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4420 [1/1] (0.76ns)   --->   "%add_ln813_941 = add i15 %sext_ln17_265, i15 %sext_ln17_268"   --->   Operation 4420 'add' 'add_ln813_941' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4421 [1/1] (0.00ns)   --->   "%sext_ln813_279 = sext i15 %add_ln813_941"   --->   Operation 4421 'sext' 'sext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4422 [1/1] (0.76ns)   --->   "%add_ln813_942 = add i15 %sext_ln17_279, i15 %sext_ln17_304"   --->   Operation 4422 'add' 'add_ln813_942' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4423 [1/1] (0.00ns)   --->   "%sext_ln813_280 = sext i15 %add_ln813_942"   --->   Operation 4423 'sext' 'sext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4424 [1/1] (0.77ns)   --->   "%add_ln813_943 = add i16 %sext_ln813_280, i16 %sext_ln813_279"   --->   Operation 4424 'add' 'add_ln813_943' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4425 [1/1] (0.76ns)   --->   "%add_ln813_945 = add i15 %sext_ln17_314, i15 %sext_ln17_320"   --->   Operation 4425 'add' 'add_ln813_945' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4426 [1/1] (0.76ns)   --->   "%add_ln813_946 = add i15 %sext_ln17_326, i15 %sext_ln17_329"   --->   Operation 4426 'add' 'add_ln813_946' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4427 [1/1] (0.76ns)   --->   "%add_ln813_948 = add i15 %sext_ln17_341, i15 %sext_ln17_396"   --->   Operation 4427 'add' 'add_ln813_948' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4428 [1/1] (0.00ns)   --->   "%sext_ln813_283 = sext i15 %add_ln813_948"   --->   Operation 4428 'sext' 'sext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4429 [1/1] (0.75ns)   --->   "%add_ln813_949 = add i14 %sext_ln17_43, i14 %sext_ln17_105"   --->   Operation 4429 'add' 'add_ln813_949' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4430 [1/1] (0.00ns)   --->   "%sext_ln813_284 = sext i14 %add_ln813_949"   --->   Operation 4430 'sext' 'sext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4431 [1/1] (0.77ns)   --->   "%add_ln813_950 = add i16 %sext_ln813_284, i16 %sext_ln813_283"   --->   Operation 4431 'add' 'add_ln813_950' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4432 [1/1] (0.75ns)   --->   "%add_ln813_953 = add i14 %sext_ln17_219, i14 %sext_ln17_227"   --->   Operation 4432 'add' 'add_ln813_953' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4433 [1/1] (0.00ns)   --->   "%sext_ln813_285 = sext i14 %add_ln813_953"   --->   Operation 4433 'sext' 'sext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4434 [1/1] (0.75ns)   --->   "%add_ln813_954 = add i14 %sext_ln17_260, i14 %sext_ln17_294"   --->   Operation 4434 'add' 'add_ln813_954' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4435 [1/1] (0.00ns)   --->   "%sext_ln813_286 = sext i14 %add_ln813_954"   --->   Operation 4435 'sext' 'sext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4436 [1/1] (0.76ns)   --->   "%add_ln813_955 = add i15 %sext_ln813_286, i15 %sext_ln813_285"   --->   Operation 4436 'add' 'add_ln813_955' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4437 [1/1] (0.75ns)   --->   "%add_ln813_956 = add i14 %sext_ln17_337, i14 %sext_ln17_372"   --->   Operation 4437 'add' 'add_ln813_956' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln813_288 = sext i14 %add_ln813_956"   --->   Operation 4438 'sext' 'sext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4439 [1/1] (0.74ns)   --->   "%add_ln813_957 = add i13 %sext_ln813_273, i13 %sext_ln17_13"   --->   Operation 4439 'add' 'add_ln813_957' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4440 [1/1] (0.00ns)   --->   "%sext_ln813_289 = sext i13 %add_ln813_957"   --->   Operation 4440 'sext' 'sext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4441 [1/1] (0.76ns)   --->   "%add_ln813_958 = add i15 %sext_ln813_289, i15 %sext_ln813_288"   --->   Operation 4441 'add' 'add_ln813_958' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4442 [1/1] (0.74ns)   --->   "%add_ln813_960 = add i13 %sext_ln17_123, i13 %sext_ln17_247"   --->   Operation 4442 'add' 'add_ln813_960' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln813_291 = sext i13 %add_ln813_960"   --->   Operation 4443 'sext' 'sext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4444 [1/1] (0.73ns)   --->   "%add_ln813_961 = add i12 %sext_ln17_133, i12 %sext_ln17_174"   --->   Operation 4444 'add' 'add_ln813_961' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4445 [1/1] (0.00ns)   --->   "%sext_ln813_292 = sext i12 %add_ln813_961"   --->   Operation 4445 'sext' 'sext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4446 [1/1] (0.75ns)   --->   "%add_ln813_962 = add i14 %sext_ln813_292, i14 %sext_ln813_291"   --->   Operation 4446 'add' 'add_ln813_962' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4447 [1/1] (0.73ns)   --->   "%add_ln813_963 = add i12 %sext_ln17_222, i12 %sext_ln17_255"   --->   Operation 4447 'add' 'add_ln813_963' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4448 [1/1] (0.00ns)   --->   "%sext_ln813_294 = sext i12 %add_ln813_963"   --->   Operation 4448 'sext' 'sext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4449 [1/1] (0.73ns)   --->   "%add_ln813_964 = add i12 %sext_ln17_298, i12 %sext_ln17_344"   --->   Operation 4449 'add' 'add_ln813_964' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4450 [1/1] (0.00ns)   --->   "%sext_ln813_295 = sext i12 %add_ln813_964"   --->   Operation 4450 'sext' 'sext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4451 [1/1] (0.74ns)   --->   "%add_ln813_965 = add i13 %sext_ln813_295, i13 %sext_ln813_294"   --->   Operation 4451 'add' 'add_ln813_965' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_970 = add i16 %mult_V_14, i16 %mult_V_43"   --->   Operation 4452 'add' 'add_ln813_970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4453 [1/1] (0.78ns)   --->   "%add_ln813_971 = add i16 %mult_V_49, i16 %mult_V_105"   --->   Operation 4453 'add' 'add_ln813_971' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4454 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_972 = add i16 %add_ln813_971, i16 %add_ln813_970"   --->   Operation 4454 'add' 'add_ln813_972' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4455 [1/1] (0.78ns)   --->   "%add_ln813_977 = add i16 %mult_V_301, i16 %mult_V_355"   --->   Operation 4455 'add' 'add_ln813_977' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_988 = add i16 %mult_V_795, i16 %mult_V_846"   --->   Operation 4456 'add' 'add_ln813_988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4457 [1/1] (0.78ns)   --->   "%add_ln813_989 = add i16 %mult_V_876, i16 %mult_V_886"   --->   Operation 4457 'add' 'add_ln813_989' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4458 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_990 = add i16 %add_ln813_989, i16 %add_ln813_988"   --->   Operation 4458 'add' 'add_ln813_990' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4459 [1/1] (0.77ns)   --->   "%add_ln813_992 = add i16 %sext_ln818_1, i16 %sext_ln818_41"   --->   Operation 4459 'add' 'add_ln813_992' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4460 [1/1] (0.77ns)   --->   "%add_ln813_993 = add i16 %sext_ln818_20, i16 %sext_ln818_27"   --->   Operation 4460 'add' 'add_ln813_993' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_995 = add i16 %sext_ln818_79, i16 %sext_ln818_132"   --->   Operation 4461 'add' 'add_ln813_995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_996 = add i16 %sext_ln818_196, i16 %sext_ln818_199"   --->   Operation 4462 'add' 'add_ln813_996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4463 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_997 = add i16 %add_ln813_996, i16 %sext_ln818_179"   --->   Operation 4463 'add' 'add_ln813_997' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4464 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_998 = add i16 %add_ln813_997, i16 %add_ln813_995"   --->   Operation 4464 'add' 'add_ln813_998' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4465 [1/1] (0.77ns)   --->   "%add_ln813_1002 = add i16 %sext_ln818_213, i16 %sext_ln818_220"   --->   Operation 4465 'add' 'add_ln813_1002' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4466 [1/1] (0.77ns)   --->   "%add_ln813_1003 = add i16 %sext_ln818_221, i16 %sext_ln818_227"   --->   Operation 4466 'add' 'add_ln813_1003' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1005 = add i16 %sext_ln818_248, i16 %sext_ln818_271"   --->   Operation 4467 'add' 'add_ln813_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4468 [1/1] (0.77ns)   --->   "%add_ln813_1006 = add i16 %sext_ln818_297, i16 %sext_ln818_305"   --->   Operation 4468 'add' 'add_ln813_1006' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4469 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1007 = add i16 %add_ln813_1006, i16 %add_ln813_1005"   --->   Operation 4469 'add' 'add_ln813_1007' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4470 [1/1] (0.77ns)   --->   "%add_ln813_1010 = add i16 %sext_ln818_320, i16 %sext_ln818_18"   --->   Operation 4470 'add' 'add_ln813_1010' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4471 [1/1] (0.76ns)   --->   "%add_ln813_1012 = add i15 %sext_ln17_25, i15 %sext_ln17_145"   --->   Operation 4471 'add' 'add_ln813_1012' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln813_298 = sext i15 %add_ln813_1012"   --->   Operation 4472 'sext' 'sext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4473 [1/1] (0.76ns)   --->   "%add_ln813_1013 = add i15 %sext_ln17_167, i15 %sext_ln17_203"   --->   Operation 4473 'add' 'add_ln813_1013' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4474 [1/1] (0.00ns)   --->   "%sext_ln813_299 = sext i15 %add_ln813_1013"   --->   Operation 4474 'sext' 'sext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4475 [1/1] (0.77ns)   --->   "%add_ln813_1014 = add i16 %sext_ln813_299, i16 %sext_ln813_298"   --->   Operation 4475 'add' 'add_ln813_1014' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4476 [1/1] (0.76ns)   --->   "%add_ln813_1017 = add i15 %sext_ln17_208, i15 %sext_ln17_263"   --->   Operation 4476 'add' 'add_ln813_1017' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4477 [1/1] (0.00ns)   --->   "%sext_ln813_300 = sext i15 %add_ln813_1017"   --->   Operation 4477 'sext' 'sext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4478 [1/1] (0.76ns)   --->   "%add_ln813_1018 = add i15 %sext_ln17_309, i15 %sext_ln17_327"   --->   Operation 4478 'add' 'add_ln813_1018' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln813_301 = sext i15 %add_ln813_1018"   --->   Operation 4479 'sext' 'sext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4480 [1/1] (0.77ns)   --->   "%add_ln813_1019 = add i16 %sext_ln813_301, i16 %sext_ln813_300"   --->   Operation 4480 'add' 'add_ln813_1019' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4481 [1/1] (0.76ns)   --->   "%add_ln813_1020 = add i15 %sext_ln17_350, i15 %sext_ln17_360"   --->   Operation 4481 'add' 'add_ln813_1020' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln813_302 = sext i15 %add_ln813_1020"   --->   Operation 4482 'sext' 'sext_ln813_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4483 [1/1] (0.75ns)   --->   "%add_ln813_1021 = add i14 %sext_ln17_118, i14 %sext_ln17_138"   --->   Operation 4483 'add' 'add_ln813_1021' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4484 [1/1] (0.00ns)   --->   "%sext_ln813_303 = sext i14 %add_ln813_1021"   --->   Operation 4484 'sext' 'sext_ln813_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4485 [1/1] (0.77ns)   --->   "%add_ln813_1022 = add i16 %sext_ln813_303, i16 %sext_ln813_302"   --->   Operation 4485 'add' 'add_ln813_1022' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4486 [1/1] (0.75ns)   --->   "%add_ln813_1024 = add i14 %sext_ln17_164, i14 %sext_ln17_305"   --->   Operation 4486 'add' 'add_ln813_1024' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln813_304 = sext i14 %add_ln813_1024"   --->   Operation 4487 'sext' 'sext_ln813_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4488 [1/1] (0.74ns)   --->   "%add_ln813_1025 = add i13 %sext_ln17_5, i13 %sext_ln17_60"   --->   Operation 4488 'add' 'add_ln813_1025' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4489 [1/1] (0.00ns)   --->   "%sext_ln813_305 = sext i13 %add_ln813_1025"   --->   Operation 4489 'sext' 'sext_ln813_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4490 [1/1] (0.76ns)   --->   "%add_ln813_1026 = add i15 %sext_ln813_305, i15 %sext_ln813_304"   --->   Operation 4490 'add' 'add_ln813_1026' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4491 [1/1] (0.74ns)   --->   "%add_ln813_1027 = add i13 %sext_ln17_111, i13 %sext_ln17_154"   --->   Operation 4491 'add' 'add_ln813_1027' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln813_307 = sext i13 %add_ln813_1027"   --->   Operation 4492 'sext' 'sext_ln813_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4493 [1/1] (0.73ns)   --->   "%add_ln813_1028 = add i12 %sext_ln17_232, i12 416"   --->   Operation 4493 'add' 'add_ln813_1028' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln813_308 = sext i12 %add_ln813_1028"   --->   Operation 4494 'sext' 'sext_ln813_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4495 [1/1] (0.74ns)   --->   "%add_ln813_1029 = add i13 %sext_ln813_308, i13 %sext_ln17_308"   --->   Operation 4495 'add' 'add_ln813_1029' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln813_309 = sext i13 %add_ln813_1029"   --->   Operation 4496 'sext' 'sext_ln813_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4497 [1/1] (0.75ns)   --->   "%add_ln813_1030 = add i14 %sext_ln813_309, i14 %sext_ln813_307"   --->   Operation 4497 'add' 'add_ln813_1030' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %mult_V"   --->   Operation 4498 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i15 %mult_V_5"   --->   Operation 4499 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln818_4 = sext i15 %mult_V_8"   --->   Operation 4500 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4501 [1/1] (0.00ns)   --->   "%sext_ln818_5 = sext i15 %mult_V_11"   --->   Operation 4501 'sext' 'sext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln818_7 = sext i15 %mult_V_17"   --->   Operation 4502 'sext' 'sext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln818_23 = sext i15 %mult_V_38"   --->   Operation 4503 'sext' 'sext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln818_25 = sext i15 %mult_V_44"   --->   Operation 4504 'sext' 'sext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4505 [1/1] (0.00ns)   --->   "%sext_ln818_38 = sext i15 %mult_V_76"   --->   Operation 4505 'sext' 'sext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4506 [1/1] (0.00ns)   --->   "%shl_ln1273_44 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_116, i4 0"   --->   Operation 4506 'bitconcatenate' 'shl_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i20 %shl_ln1273_44"   --->   Operation 4507 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4508 [1/1] (0.80ns)   --->   "%r_V_176 = sub i21 0, i21 %sext_ln1273_71"   --->   Operation 4508 'sub' 'r_V_176' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4509 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_176, i32 5, i32 20"   --->   Operation 4509 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4510 [1/1] (0.00ns)   --->   "%shl_ln1273_50 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_118, i5 0"   --->   Operation 4510 'bitconcatenate' 'shl_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4511 [1/1] (0.81ns)   --->   "%r_V_186 = sub i21 0, i21 %shl_ln1273_50"   --->   Operation 4511 'sub' 'r_V_186' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4512 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_186, i32 5, i32 20"   --->   Operation 4512 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4513 [1/1] (0.00ns)   --->   "%sext_ln818_45 = sext i15 %mult_V_96"   --->   Operation 4513 'sext' 'sext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln818_46 = sext i14 %mult_V_98"   --->   Operation 4514 'sext' 'sext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln818_54 = sext i15 %mult_V_115"   --->   Operation 4515 'sext' 'sext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln818_59 = sext i14 %mult_V_117"   --->   Operation 4516 'sext' 'sext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4517 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_123, i4 0"   --->   Operation 4517 'bitconcatenate' 'shl_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4518 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i20 %shl_ln1273_68"   --->   Operation 4518 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4519 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_123, i2 0"   --->   Operation 4519 'bitconcatenate' 'shl_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i18 %shl_ln1273_69"   --->   Operation 4520 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4521 [1/1] (0.80ns)   --->   "%r_V_216 = sub i21 %sext_ln1273_109, i21 %sext_ln1273_110"   --->   Operation 4521 'sub' 'r_V_216' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4522 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_216, i32 5, i32 20"   --->   Operation 4522 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln818_69 = sext i14 %mult_V_142"   --->   Operation 4523 'sext' 'sext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4524 [1/1] (0.00ns)   --->   "%sext_ln818_75 = sext i15 %mult_V_160"   --->   Operation 4524 'sext' 'sext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4525 [1/1] (0.00ns)   --->   "%shl_ln1273_90 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_130, i4 0"   --->   Operation 4525 'bitconcatenate' 'shl_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i20 %shl_ln1273_90"   --->   Operation 4526 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4527 [1/1] (0.00ns)   --->   "%shl_ln1273_91 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_130, i2 0"   --->   Operation 4527 'bitconcatenate' 'shl_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4528 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i18 %shl_ln1273_91"   --->   Operation 4528 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4529 [1/1] (0.80ns)   --->   "%r_V_242 = sub i21 %sext_ln1273_142, i21 %sext_ln1273_141"   --->   Operation 4529 'sub' 'r_V_242' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4530 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_242, i32 5, i32 20"   --->   Operation 4530 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln818_97 = sext i15 %mult_V_218"   --->   Operation 4531 'sext' 'sext_ln818_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4532 [1/1] (0.00ns)   --->   "%shl_ln1273_117 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_138, i5 0"   --->   Operation 4532 'bitconcatenate' 'shl_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4533 [1/1] (0.00ns)   --->   "%shl_ln1273_118 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_138, i3 0"   --->   Operation 4533 'bitconcatenate' 'shl_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln1273_192 = sext i19 %shl_ln1273_118"   --->   Operation 4534 'sext' 'sext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4535 [1/1] (0.81ns)   --->   "%r_V_285 = sub i21 %shl_ln1273_117, i21 %sext_ln1273_192"   --->   Operation 4535 'sub' 'r_V_285' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4536 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_285, i32 5, i32 20"   --->   Operation 4536 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln818_127 = sext i14 %mult_V_310"   --->   Operation 4537 'sext' 'sext_ln818_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4538 [1/1] (0.00ns)   --->   "%sext_ln818_87 = sext i14 %mult_V_357"   --->   Operation 4538 'sext' 'sext_ln818_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4539 [1/1] (0.00ns)   --->   "%sext_ln818_146 = sext i14 %mult_V_376"   --->   Operation 4539 'sext' 'sext_ln818_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln818_151 = sext i15 %mult_V_380"   --->   Operation 4540 'sext' 'sext_ln818_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4541 [1/1] (0.00ns)   --->   "%shl_ln1273_213 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_171, i5 0"   --->   Operation 4541 'bitconcatenate' 'shl_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4542 [1/1] (0.81ns)   --->   "%r_V_432 = sub i21 0, i21 %shl_ln1273_213"   --->   Operation 4542 'sub' 'r_V_432' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4543 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_432, i32 5, i32 20"   --->   Operation 4543 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln818_190 = sext i15 %mult_V_475"   --->   Operation 4544 'sext' 'sext_ln818_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln1273_394 = sext i16 %a_V_179"   --->   Operation 4545 'sext' 'sext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4546 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_179, i4 0"   --->   Operation 4546 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln1273_398 = sext i20 %shl_ln1273_235"   --->   Operation 4547 'sext' 'sext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4548 [1/1] (0.00ns)   --->   "%sext_ln1273_400 = sext i18 %shl_ln1273_236"   --->   Operation 4548 'sext' 'sext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4549 [1/1] (0.80ns)   --->   "%r_V_475 = sub i21 %sext_ln1273_400, i21 %sext_ln1273_398"   --->   Operation 4549 'sub' 'r_V_475' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4550 [1/1] (0.00ns)   --->   "%mult_V_477 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_475, i32 5, i32 20"   --->   Operation 4550 'partselect' 'mult_V_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4551 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_179, i1 0"   --->   Operation 4551 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln1273_401 = sext i17 %shl_ln1273_237"   --->   Operation 4552 'sext' 'sext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4553 [1/1] (0.80ns)   --->   "%r_V_476 = sub i21 %sext_ln1273_401, i21 %sext_ln1273_398"   --->   Operation 4553 'sub' 'r_V_476' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4554 [1/1] (0.00ns)   --->   "%mult_V_478 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_476, i32 5, i32 20"   --->   Operation 4554 'partselect' 'mult_V_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4555 [1/1] (0.80ns)   --->   "%r_V_477 = add i21 %sext_ln1273_398, i21 %sext_ln1273_394"   --->   Operation 4555 'add' 'r_V_477' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4556 [1/1] (0.00ns)   --->   "%mult_V_479 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_477, i32 5, i32 20"   --->   Operation 4556 'partselect' 'mult_V_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4557 [1/1] (0.80ns)   --->   "%r_V_480 = sub i21 0, i21 %sext_ln1273_398"   --->   Operation 4557 'sub' 'r_V_480' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4558 [1/1] (0.00ns)   --->   "%mult_V_482 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_480, i32 5, i32 20"   --->   Operation 4558 'partselect' 'mult_V_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4559 [1/1] (0.00ns)   --->   "%sext_ln818_195 = sext i15 %mult_V_484"   --->   Operation 4559 'sext' 'sext_ln818_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln818_198 = sext i15 %mult_V_492"   --->   Operation 4560 'sext' 'sext_ln818_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4561 [1/1] (0.00ns)   --->   "%sext_ln1273_436 = sext i16 %a_V_186"   --->   Operation 4561 'sext' 'sext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4562 [1/1] (0.00ns)   --->   "%shl_ln1273_259 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_186, i5 0"   --->   Operation 4562 'bitconcatenate' 'shl_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4563 [1/1] (0.81ns)   --->   "%r_V_518 = sub i21 %shl_ln1273_259, i21 %sext_ln1273_436"   --->   Operation 4563 'sub' 'r_V_518' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4564 [1/1] (0.00ns)   --->   "%mult_V_532 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_518, i32 5, i32 20"   --->   Operation 4564 'partselect' 'mult_V_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4565 [1/1] (0.00ns)   --->   "%shl_ln1273_264 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_188, i4 0"   --->   Operation 4565 'bitconcatenate' 'shl_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4566 [1/1] (0.00ns)   --->   "%sext_ln1273_451 = sext i20 %shl_ln1273_264"   --->   Operation 4566 'sext' 'sext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4567 [1/1] (0.00ns)   --->   "%sext_ln1273_454 = sext i17 %shl_ln1273_265"   --->   Operation 4567 'sext' 'sext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4568 [1/1] (0.80ns)   --->   "%r_V_527 = sub i21 %sext_ln1273_451, i21 %sext_ln1273_454"   --->   Operation 4568 'sub' 'r_V_527' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4569 [1/1] (0.00ns)   --->   "%mult_V_542 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_527, i32 5, i32 20"   --->   Operation 4569 'partselect' 'mult_V_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4570 [1/1] (0.00ns)   --->   "%shl_ln1273_266 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_188, i5 0"   --->   Operation 4570 'bitconcatenate' 'shl_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4571 [1/1] (0.00ns)   --->   "%shl_ln1273_267 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_188, i2 0"   --->   Operation 4571 'bitconcatenate' 'shl_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4572 [1/1] (0.00ns)   --->   "%sext_ln1273_455 = sext i18 %shl_ln1273_267"   --->   Operation 4572 'sext' 'sext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4573 [1/1] (0.81ns)   --->   "%r_V_530 = sub i21 %sext_ln1273_455, i21 %shl_ln1273_266"   --->   Operation 4573 'sub' 'r_V_530' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4574 [1/1] (0.00ns)   --->   "%mult_V_545 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_530, i32 5, i32 20"   --->   Operation 4574 'partselect' 'mult_V_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4575 [1/1] (0.80ns)   --->   "%r_V_532 = sub i21 %sext_ln1273_455, i21 %sext_ln1273_451"   --->   Operation 4575 'sub' 'r_V_532' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4576 [1/1] (0.00ns)   --->   "%mult_V_547 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_532, i32 5, i32 20"   --->   Operation 4576 'partselect' 'mult_V_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln818_217 = sext i14 %mult_V_552"   --->   Operation 4577 'sext' 'sext_ln818_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4578 [1/1] (0.00ns)   --->   "%sext_ln818_226 = sext i15 %mult_V_573"   --->   Operation 4578 'sext' 'sext_ln818_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln818_242 = sext i14 %mult_V_626"   --->   Operation 4579 'sext' 'sext_ln818_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln818_150 = sext i16 %a_V_208"   --->   Operation 4580 'sext' 'sext_ln818_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4581 [1/1] (0.00ns)   --->   "%shl_ln1273_327 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_208, i4 0"   --->   Operation 4581 'bitconcatenate' 'shl_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln1273_552 = sext i20 %shl_ln1273_327"   --->   Operation 4582 'sext' 'sext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4583 [1/1] (0.80ns)   --->   "%r_V_618 = sub i21 %sext_ln1273_552, i21 %sext_ln818_150"   --->   Operation 4583 'sub' 'r_V_618' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4584 [1/1] (0.00ns)   --->   "%mult_V_659 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_618, i32 5, i32 20"   --->   Operation 4584 'partselect' 'mult_V_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4585 [1/1] (0.00ns)   --->   "%shl_ln1273_343 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_212, i4 0"   --->   Operation 4585 'bitconcatenate' 'shl_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4586 [1/1] (0.00ns)   --->   "%sext_ln1273_577 = sext i20 %shl_ln1273_343"   --->   Operation 4586 'sext' 'sext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4587 [1/1] (0.80ns)   --->   "%r_V_641 = sub i21 0, i21 %sext_ln1273_577"   --->   Operation 4587 'sub' 'r_V_641' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4588 [1/1] (0.00ns)   --->   "%mult_V_687 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_641, i32 5, i32 20"   --->   Operation 4588 'partselect' 'mult_V_687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4589 [1/1] (0.00ns)   --->   "%sext_ln818_257 = sext i14 %mult_V_692"   --->   Operation 4589 'sext' 'sext_ln818_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4590 [1/1] (0.00ns)   --->   "%shl_ln1273_357 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_216, i4 0"   --->   Operation 4590 'bitconcatenate' 'shl_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4591 [1/1] (0.00ns)   --->   "%sext_ln1273_602 = sext i20 %shl_ln1273_357"   --->   Operation 4591 'sext' 'sext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4592 [1/1] (0.80ns)   --->   "%r_V_666 = sub i21 0, i21 %sext_ln1273_602"   --->   Operation 4592 'sub' 'r_V_666' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4593 [1/1] (0.00ns)   --->   "%mult_V_718 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_666, i32 5, i32 20"   --->   Operation 4593 'partselect' 'mult_V_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4594 [1/1] (0.00ns)   --->   "%shl_ln1273_375 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_220, i5 0"   --->   Operation 4594 'bitconcatenate' 'shl_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4595 [1/1] (0.81ns)   --->   "%r_V_689 = sub i21 0, i21 %shl_ln1273_375"   --->   Operation 4595 'sub' 'r_V_689' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4596 [1/1] (0.00ns)   --->   "%mult_V_747 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_689, i32 5, i32 20"   --->   Operation 4596 'partselect' 'mult_V_747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4597 [1/1] (0.00ns)   --->   "%shl_ln1273_386 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_223, i4 0"   --->   Operation 4597 'bitconcatenate' 'shl_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln1273_649 = sext i20 %shl_ln1273_386"   --->   Operation 4598 'sext' 'sext_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4599 [1/1] (0.80ns)   --->   "%r_V_707 = sub i21 0, i21 %sext_ln1273_649"   --->   Operation 4599 'sub' 'r_V_707' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4600 [1/1] (0.00ns)   --->   "%mult_V_766 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_707, i32 5, i32 20"   --->   Operation 4600 'partselect' 'mult_V_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4601 [1/1] (0.00ns)   --->   "%sext_ln818_293 = sext i15 %mult_V_832"   --->   Operation 4601 'sext' 'sext_ln818_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln818_299 = sext i14 %mult_V_844"   --->   Operation 4602 'sext' 'sext_ln818_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4603 [1/1] (0.00ns)   --->   "%sext_ln818_308 = sext i15 %mult_V_880"   --->   Operation 4603 'sext' 'sext_ln818_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln818_312 = sext i15 %mult_V_892"   --->   Operation 4604 'sext' 'sext_ln818_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4605 [1/1] (0.00ns)   --->   "%sext_ln818_316 = sext i15 %mult_V_906"   --->   Operation 4605 'sext' 'sext_ln818_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4606 [1/1] (0.00ns)   --->   "%sext_ln818_201 = sext i15 %mult_V_907"   --->   Operation 4606 'sext' 'sext_ln818_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4607 [1/1] (0.00ns)   --->   "%sext_ln818_318 = sext i15 %mult_V_909"   --->   Operation 4607 'sext' 'sext_ln818_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %mult_V_644, i16 %sext_ln818_5"   --->   Operation 4608 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4609 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2 = add i16 %add_ln813_1, i16 %add_ln813"   --->   Operation 4609 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6 = add i16 %add_ln813_5, i16 %add_ln813_2"   --->   Operation 4610 'add' 'add_ln813_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_9 = add i16 %add_ln813_8, i16 %add_ln813_7"   --->   Operation 4611 'add' 'add_ln813_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4612 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_14 = add i16 %add_ln813_13, i16 %add_ln813_9"   --->   Operation 4612 'add' 'add_ln813_14' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4613 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_15 = add i16 %add_ln813_14, i16 %add_ln813_6"   --->   Operation 4613 'add' 'add_ln813_15' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_22 = add i16 %add_ln813_21, i16 %add_ln813_18"   --->   Operation 4614 'add' 'add_ln813_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4615 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i15 %add_ln813_23"   --->   Operation 4615 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4616 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i15 %add_ln813_24"   --->   Operation 4616 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_25 = add i16 %sext_ln813_10, i16 %sext_ln813_9"   --->   Operation 4617 'add' 'add_ln813_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4618 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_30 = add i16 %add_ln813_29, i16 %add_ln813_25"   --->   Operation 4618 'add' 'add_ln813_30' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4619 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_31 = add i16 %add_ln813_30, i16 %add_ln813_22"   --->   Operation 4619 'add' 'add_ln813_31' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4620 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i15 %add_ln813_33"   --->   Operation 4620 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i15 %add_ln813_34"   --->   Operation 4621 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_35 = add i16 %sext_ln813_14, i16 %sext_ln813_13"   --->   Operation 4622 'add' 'add_ln813_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4623 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_39 = add i16 %add_ln813_38, i16 %add_ln813_35"   --->   Operation 4623 'add' 'add_ln813_39' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i15 %add_ln813_42"   --->   Operation 4624 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4625 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i14 %add_ln813_43"   --->   Operation 4625 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i15 %add_ln813_45"   --->   Operation 4626 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_46 = add i16 %sext_ln813_22, i16 %sext_ln813_20"   --->   Operation 4627 'add' 'add_ln813_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4628 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_47 = add i16 %add_ln813_46, i16 %sext_ln813_19"   --->   Operation 4628 'add' 'add_ln813_47' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_48 = add i16 %add_ln813_47, i16 %add_ln813_39"   --->   Operation 4629 'add' 'add_ln813_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4630 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i14 %add_ln813_51"   --->   Operation 4630 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4631 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i14 %add_ln813_54"   --->   Operation 4631 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4632 [1/1] (0.76ns)   --->   "%add_ln813_55 = add i15 %sext_ln813_28, i15 %sext_ln813_25"   --->   Operation 4632 'add' 'add_ln813_55' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4633 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i15 %add_ln813_55"   --->   Operation 4633 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i14 %add_ln813_58"   --->   Operation 4634 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i14 %add_ln813_62"   --->   Operation 4635 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4636 [1/1] (0.76ns)   --->   "%add_ln813_63 = add i15 %sext_ln813_36, i15 %sext_ln813_32"   --->   Operation 4636 'add' 'add_ln813_63' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4637 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i15 %add_ln813_63"   --->   Operation 4637 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4638 [1/1] (0.77ns)   --->   "%add_ln813_64 = add i16 %sext_ln813_37, i16 %sext_ln813_29"   --->   Operation 4638 'add' 'add_ln813_64' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4639 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_65 = add i16 %add_ln813_64, i16 %add_ln813_48"   --->   Operation 4639 'add' 'add_ln813_65' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4640 [1/1] (0.78ns)   --->   "%add_ln813_68 = add i16 %mult_V_127, i16 %mult_V_190"   --->   Operation 4640 'add' 'add_ln813_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4641 [1/1] (0.78ns)   --->   "%add_ln813_69 = add i16 %mult_V_242, i16 %mult_V_361"   --->   Operation 4641 'add' 'add_ln813_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_70 = add i16 %add_ln813_69, i16 %add_ln813_68"   --->   Operation 4642 'add' 'add_ln813_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_71 = add i16 %mult_V_457, i16 %mult_V_603"   --->   Operation 4643 'add' 'add_ln813_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_72 = add i16 %mult_V_737, i16 %mult_V_804"   --->   Operation 4644 'add' 'add_ln813_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4645 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_73 = add i16 %add_ln813_72, i16 %mult_V_683"   --->   Operation 4645 'add' 'add_ln813_73' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4646 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_74 = add i16 %add_ln813_73, i16 %add_ln813_71"   --->   Operation 4646 'add' 'add_ln813_74' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4647 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_75 = add i16 %add_ln813_74, i16 %add_ln813_70"   --->   Operation 4647 'add' 'add_ln813_75' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4648 [1/1] (0.78ns)   --->   "%add_ln813_76 = add i16 %mult_V_869, i16 %mult_V_25"   --->   Operation 4648 'add' 'add_ln813_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_78 = add i16 %add_ln813_77, i16 %add_ln813_76"   --->   Operation 4649 'add' 'add_ln813_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4650 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_83 = add i16 %add_ln813_82, i16 %add_ln813_78"   --->   Operation 4650 'add' 'add_ln813_83' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_92 = add i16 %add_ln813_91, i16 %add_ln813_87"   --->   Operation 4651 'add' 'add_ln813_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4652 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i15 %add_ln813_93"   --->   Operation 4652 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i15 %add_ln813_94"   --->   Operation 4653 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_95 = add i16 %sext_ln813_42, i16 %sext_ln813_41"   --->   Operation 4654 'add' 'add_ln813_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4655 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i15 %add_ln813_99"   --->   Operation 4655 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4656 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_100 = add i16 %sext_ln813_46, i16 %add_ln813_95"   --->   Operation 4656 'add' 'add_ln813_100' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4657 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_101 = add i16 %add_ln813_100, i16 %add_ln813_92"   --->   Operation 4657 'add' 'add_ln813_101' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_106 = add i16 %sext_ln818_75, i16 %sext_ln818_97"   --->   Operation 4658 'add' 'add_ln813_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4659 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_108 = add i16 %add_ln813_107, i16 %add_ln813_106"   --->   Operation 4659 'add' 'add_ln813_108' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_109 = add i16 %add_ln813_108, i16 %add_ln813_105"   --->   Operation 4660 'add' 'add_ln813_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_112 = add i16 %add_ln813_111, i16 %add_ln813_110"   --->   Operation 4661 'add' 'add_ln813_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4662 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_117 = add i16 %add_ln813_116, i16 %add_ln813_112"   --->   Operation 4662 'add' 'add_ln813_117' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4663 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_118 = add i16 %add_ln813_117, i16 %add_ln813_109"   --->   Operation 4663 'add' 'add_ln813_118' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_126 = add i16 %add_ln813_125, i16 %add_ln813_121"   --->   Operation 4664 'add' 'add_ln813_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4665 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i15 %add_ln813_127"   --->   Operation 4665 'sext' 'sext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4666 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i15 %add_ln813_128"   --->   Operation 4666 'sext' 'sext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_129 = add i16 %sext_ln813_51, i16 %sext_ln813_50"   --->   Operation 4667 'add' 'add_ln813_129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4668 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_134 = add i16 %add_ln813_133, i16 %add_ln813_129"   --->   Operation 4668 'add' 'add_ln813_134' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4669 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_135 = add i16 %add_ln813_134, i16 %add_ln813_126"   --->   Operation 4669 'add' 'add_ln813_135' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4670 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i15 %add_ln813_137"   --->   Operation 4670 'sext' 'sext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln813_55 = sext i15 %add_ln813_138"   --->   Operation 4671 'sext' 'sext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_139 = add i16 %sext_ln813_55, i16 %sext_ln813_54"   --->   Operation 4672 'add' 'add_ln813_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i15 %add_ln813_140"   --->   Operation 4673 'sext' 'sext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4674 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i15 %add_ln813_141"   --->   Operation 4674 'sext' 'sext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_142 = add i16 %sext_ln813_57, i16 %sext_ln818_242"   --->   Operation 4675 'add' 'add_ln813_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4676 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_143 = add i16 %add_ln813_142, i16 %sext_ln813_56"   --->   Operation 4676 'add' 'add_ln813_143' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4677 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_144 = add i16 %add_ln813_143, i16 %add_ln813_139"   --->   Operation 4677 'add' 'add_ln813_144' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4678 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i15 %add_ln813_145"   --->   Operation 4678 'sext' 'sext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i15 %add_ln813_146"   --->   Operation 4679 'sext' 'sext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_147 = add i16 %sext_ln813_59, i16 %sext_ln813_58"   --->   Operation 4680 'add' 'add_ln813_147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4681 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_152 = add i16 %add_ln813_151, i16 %add_ln813_147"   --->   Operation 4681 'add' 'add_ln813_152' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_153 = add i16 %add_ln813_152, i16 %add_ln813_144"   --->   Operation 4682 'add' 'add_ln813_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4683 [1/1] (0.00ns)   --->   "%sext_ln813_65 = sext i15 %add_ln813_156"   --->   Operation 4683 'sext' 'sext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4684 [1/1] (0.00ns)   --->   "%sext_ln813_69 = sext i15 %add_ln813_160"   --->   Operation 4684 'sext' 'sext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_161 = add i16 %sext_ln813_69, i16 %sext_ln813_65"   --->   Operation 4685 'add' 'add_ln813_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln813_72 = sext i14 %add_ln813_164"   --->   Operation 4686 'sext' 'sext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln813_76 = sext i14 %add_ln813_168"   --->   Operation 4687 'sext' 'sext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4688 [1/1] (0.76ns)   --->   "%add_ln813_169 = add i15 %sext_ln813_76, i15 %sext_ln813_72"   --->   Operation 4688 'add' 'add_ln813_169' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4689 [1/1] (0.00ns)   --->   "%sext_ln813_77 = sext i15 %add_ln813_169"   --->   Operation 4689 'sext' 'sext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4690 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_170 = add i16 %sext_ln813_77, i16 %add_ln813_161"   --->   Operation 4690 'add' 'add_ln813_170' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4691 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_171 = add i16 %add_ln813_170, i16 %add_ln813_153"   --->   Operation 4691 'add' 'add_ln813_171' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_173 = add i16 %mult_V_135, i16 %mult_V_319"   --->   Operation 4692 'add' 'add_ln813_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4693 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_174 = add i16 %add_ln813_173, i16 %mult_V_126"   --->   Operation 4693 'add' 'add_ln813_174' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_175 = add i16 %mult_V_502, i16 %mult_V_718"   --->   Operation 4694 'add' 'add_ln813_175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4695 [1/1] (0.78ns)   --->   "%add_ln813_176 = add i16 %mult_V_735, i16 %mult_V_786"   --->   Operation 4695 'add' 'add_ln813_176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4696 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_177 = add i16 %add_ln813_176, i16 %add_ln813_175"   --->   Operation 4696 'add' 'add_ln813_177' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_178 = add i16 %add_ln813_177, i16 %add_ln813_174"   --->   Operation 4697 'add' 'add_ln813_178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4698 [1/1] (0.78ns)   --->   "%add_ln813_179 = add i16 %mult_V_812, i16 %mult_V_824"   --->   Operation 4698 'add' 'add_ln813_179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4699 [1/1] (0.78ns)   --->   "%add_ln813_180 = add i16 %mult_V_856, i16 %mult_V_867"   --->   Operation 4699 'add' 'add_ln813_180' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_181 = add i16 %add_ln813_180, i16 %add_ln813_179"   --->   Operation 4700 'add' 'add_ln813_181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_182 = add i16 %mult_V_900, i16 %sext_ln818_25"   --->   Operation 4701 'add' 'add_ln813_182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4702 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_184 = add i16 %add_ln813_183, i16 %add_ln813_182"   --->   Operation 4702 'add' 'add_ln813_184' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4703 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_185 = add i16 %add_ln813_184, i16 %add_ln813_181"   --->   Operation 4703 'add' 'add_ln813_185' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4704 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_186 = add i16 %add_ln813_185, i16 %add_ln813_178"   --->   Operation 4704 'add' 'add_ln813_186' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_187 = add i16 %sext_ln818_54, i16 %sext_ln818_190"   --->   Operation 4705 'add' 'add_ln813_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4706 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_189 = add i16 %add_ln813_188, i16 %add_ln813_187"   --->   Operation 4706 'add' 'add_ln813_189' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_193 = add i16 %add_ln813_192, i16 %add_ln813_189"   --->   Operation 4707 'add' 'add_ln813_193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln813_79 = sext i15 %add_ln813_194"   --->   Operation 4708 'sext' 'sext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4709 [1/1] (0.00ns)   --->   "%sext_ln813_80 = sext i15 %add_ln813_195"   --->   Operation 4709 'sext' 'sext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_196 = add i16 %sext_ln813_80, i16 %sext_ln813_79"   --->   Operation 4710 'add' 'add_ln813_196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4711 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_200 = add i16 %add_ln813_199, i16 %add_ln813_196"   --->   Operation 4711 'add' 'add_ln813_200' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4712 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_201 = add i16 %add_ln813_200, i16 %add_ln813_193"   --->   Operation 4712 'add' 'add_ln813_201' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4713 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i15 %add_ln813_203"   --->   Operation 4713 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln813_84 = sext i15 %add_ln813_204"   --->   Operation 4714 'sext' 'sext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_205 = add i16 %sext_ln813_84, i16 %sext_ln813_83"   --->   Operation 4715 'add' 'add_ln813_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4716 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_209 = add i16 %add_ln813_208, i16 %add_ln813_205"   --->   Operation 4716 'add' 'add_ln813_209' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4717 [1/1] (0.00ns)   --->   "%sext_ln813_89 = sext i15 %add_ln813_212"   --->   Operation 4717 'sext' 'sext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln813_92 = sext i15 %add_ln813_215"   --->   Operation 4718 'sext' 'sext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4719 [1/1] (0.77ns)   --->   "%add_ln813_216 = add i16 %sext_ln813_92, i16 %sext_ln813_89"   --->   Operation 4719 'add' 'add_ln813_216' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_217 = add i16 %add_ln813_216, i16 %add_ln813_209"   --->   Operation 4720 'add' 'add_ln813_217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln813_95 = sext i14 %add_ln813_220"   --->   Operation 4721 'sext' 'sext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln813_98 = sext i14 %add_ln813_223"   --->   Operation 4722 'sext' 'sext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4723 [1/1] (0.76ns)   --->   "%add_ln813_224 = add i15 %sext_ln813_98, i15 %sext_ln813_95"   --->   Operation 4723 'add' 'add_ln813_224' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4724 [1/1] (0.00ns)   --->   "%sext_ln813_99 = sext i15 %add_ln813_224"   --->   Operation 4724 'sext' 'sext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln813_106 = sext i14 %add_ln813_231"   --->   Operation 4725 'sext' 'sext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4726 [1/1] (0.77ns)   --->   "%add_ln813_232 = add i16 %sext_ln813_106, i16 %sext_ln813_99"   --->   Operation 4726 'add' 'add_ln813_232' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4727 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_233 = add i16 %add_ln813_232, i16 %add_ln813_217"   --->   Operation 4727 'add' 'add_ln813_233' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_235 = add i16 %mult_V_9, i16 %mult_V_26"   --->   Operation 4728 'add' 'add_ln813_235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4729 [1/1] (0.78ns)   --->   "%add_ln813_236 = add i16 %mult_V_39, i16 %mult_V_67"   --->   Operation 4729 'add' 'add_ln813_236' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4730 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_237 = add i16 %add_ln813_236, i16 %add_ln813_235"   --->   Operation 4730 'add' 'add_ln813_237' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_238 = add i16 %mult_V_74, i16 %mult_V_80"   --->   Operation 4731 'add' 'add_ln813_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_239 = add i16 %mult_V_183, i16 %mult_V_192"   --->   Operation 4732 'add' 'add_ln813_239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4733 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_240 = add i16 %add_ln813_239, i16 %mult_V_171"   --->   Operation 4733 'add' 'add_ln813_240' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4734 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_241 = add i16 %add_ln813_240, i16 %add_ln813_238"   --->   Operation 4734 'add' 'add_ln813_241' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4735 [1/1] (0.78ns)   --->   "%add_ln813_243 = add i16 %mult_V_221, i16 %mult_V_249"   --->   Operation 4735 'add' 'add_ln813_243' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_244 = add i16 %mult_V_322, i16 %mult_V_346"   --->   Operation 4736 'add' 'add_ln813_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4737 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_245 = add i16 %add_ln813_244, i16 %mult_V_278"   --->   Operation 4737 'add' 'add_ln813_245' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_246 = add i16 %add_ln813_245, i16 %add_ln813_243"   --->   Operation 4738 'add' 'add_ln813_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_247 = add i16 %mult_V_363, i16 %mult_V_406"   --->   Operation 4739 'add' 'add_ln813_247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_248 = add i16 %mult_V_449, i16 %mult_V_470"   --->   Operation 4740 'add' 'add_ln813_248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4741 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_249 = add i16 %add_ln813_248, i16 %mult_V_427"   --->   Operation 4741 'add' 'add_ln813_249' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4742 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_250 = add i16 %add_ln813_249, i16 %add_ln813_247"   --->   Operation 4742 'add' 'add_ln813_250' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_251 = add i16 %add_ln813_250, i16 %add_ln813_246"   --->   Operation 4743 'add' 'add_ln813_251' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_253 = add i16 %mult_V_477, i16 %mult_V_513"   --->   Operation 4744 'add' 'add_ln813_253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4745 [1/1] (0.78ns)   --->   "%add_ln813_254 = add i16 %mult_V_543, i16 %mult_V_611"   --->   Operation 4745 'add' 'add_ln813_254' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4746 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_255 = add i16 %add_ln813_254, i16 %add_ln813_253"   --->   Operation 4746 'add' 'add_ln813_255' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_256 = add i16 %mult_V_659, i16 %mult_V_704"   --->   Operation 4747 'add' 'add_ln813_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_257 = add i16 %mult_V_807, i16 %mult_V_904"   --->   Operation 4748 'add' 'add_ln813_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4749 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_258 = add i16 %add_ln813_257, i16 %mult_V_798"   --->   Operation 4749 'add' 'add_ln813_258' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4750 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_259 = add i16 %add_ln813_258, i16 %add_ln813_256"   --->   Operation 4750 'add' 'add_ln813_259' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_260 = add i16 %add_ln813_259, i16 %add_ln813_255"   --->   Operation 4751 'add' 'add_ln813_260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_264 = add i16 %add_ln813_263, i16 %add_ln813_261"   --->   Operation 4752 'add' 'add_ln813_264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4753 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_269 = add i16 %add_ln813_268, i16 %add_ln813_264"   --->   Operation 4753 'add' 'add_ln813_269' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4754 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_270 = add i16 %add_ln813_269, i16 %add_ln813_260"   --->   Operation 4754 'add' 'add_ln813_270' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_274 = add i16 %add_ln813_273, i16 %add_ln813_272"   --->   Operation 4755 'add' 'add_ln813_274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4756 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_279 = add i16 %add_ln813_278, i16 %add_ln813_274"   --->   Operation 4756 'add' 'add_ln813_279' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_283 = add i16 %add_ln813_282, i16 %add_ln813_280"   --->   Operation 4757 'add' 'add_ln813_283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4758 [1/1] (0.00ns)   --->   "%sext_ln813_107 = sext i15 %add_ln813_284"   --->   Operation 4758 'sext' 'sext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln813_108 = sext i15 %add_ln813_285"   --->   Operation 4759 'sext' 'sext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_286 = add i16 %sext_ln813_108, i16 %sext_ln818_69"   --->   Operation 4760 'add' 'add_ln813_286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4761 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_287 = add i16 %add_ln813_286, i16 %sext_ln813_107"   --->   Operation 4761 'add' 'add_ln813_287' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4762 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_288 = add i16 %add_ln813_287, i16 %add_ln813_283"   --->   Operation 4762 'add' 'add_ln813_288' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4763 [1/1] (0.00ns)   --->   "%sext_ln813_109 = sext i15 %add_ln813_290"   --->   Operation 4763 'sext' 'sext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln813_110 = sext i15 %add_ln813_291"   --->   Operation 4764 'sext' 'sext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_292 = add i16 %sext_ln813_110, i16 %sext_ln818_87"   --->   Operation 4765 'add' 'add_ln813_292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4766 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_293 = add i16 %add_ln813_292, i16 %sext_ln813_109"   --->   Operation 4766 'add' 'add_ln813_293' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_298 = add i16 %add_ln813_297, i16 %add_ln813_293"   --->   Operation 4767 'add' 'add_ln813_298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4768 [1/1] (0.00ns)   --->   "%sext_ln813_114 = sext i13 %add_ln813_299"   --->   Operation 4768 'sext' 'sext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4769 [1/1] (0.00ns)   --->   "%sext_ln813_116 = sext i14 %add_ln813_301"   --->   Operation 4769 'sext' 'sext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4770 [1/1] (0.76ns)   --->   "%add_ln813_302 = add i15 %sext_ln813_116, i15 %sext_ln813_114"   --->   Operation 4770 'add' 'add_ln813_302' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4771 [1/1] (0.00ns)   --->   "%sext_ln813_117 = sext i15 %add_ln813_302"   --->   Operation 4771 'sext' 'sext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4772 [1/1] (0.00ns)   --->   "%sext_ln813_121 = sext i14 %add_ln813_306"   --->   Operation 4772 'sext' 'sext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4773 [1/1] (0.77ns)   --->   "%add_ln813_307 = add i16 %sext_ln813_121, i16 %sext_ln813_117"   --->   Operation 4773 'add' 'add_ln813_307' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_308 = add i16 %add_ln813_307, i16 %add_ln813_298"   --->   Operation 4774 'add' 'add_ln813_308' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_314 = add i16 %mult_V_63, i16 %mult_V_93"   --->   Operation 4775 'add' 'add_ln813_314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4776 [1/1] (0.78ns)   --->   "%add_ln813_315 = add i16 %mult_V_104, i16 %mult_V_114"   --->   Operation 4776 'add' 'add_ln813_315' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4777 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_316 = add i16 %add_ln813_315, i16 %add_ln813_314"   --->   Operation 4777 'add' 'add_ln813_316' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4778 [1/1] (0.78ns)   --->   "%add_ln813_318 = add i16 %mult_V_125, i16 %mult_V_230"   --->   Operation 4778 'add' 'add_ln813_318' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4779 [1/1] (0.78ns)   --->   "%add_ln813_319 = add i16 %mult_V_252, i16 %mult_V_263"   --->   Operation 4779 'add' 'add_ln813_319' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_320 = add i16 %add_ln813_319, i16 %add_ln813_318"   --->   Operation 4780 'add' 'add_ln813_320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_321 = add i16 %mult_V_282, i16 %mult_V_294"   --->   Operation 4781 'add' 'add_ln813_321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_322 = add i16 %mult_V_372, i16 %mult_V_396"   --->   Operation 4782 'add' 'add_ln813_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4783 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_323 = add i16 %add_ln813_322, i16 %mult_V_365"   --->   Operation 4783 'add' 'add_ln813_323' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4784 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_324 = add i16 %add_ln813_323, i16 %add_ln813_321"   --->   Operation 4784 'add' 'add_ln813_324' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4785 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_325 = add i16 %add_ln813_324, i16 %add_ln813_320"   --->   Operation 4785 'add' 'add_ln813_325' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_327 = add i16 %mult_V_418, i16 %mult_V_425"   --->   Operation 4786 'add' 'add_ln813_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4787 [1/1] (0.78ns)   --->   "%add_ln813_328 = add i16 %mult_V_477, i16 %mult_V_508"   --->   Operation 4787 'add' 'add_ln813_328' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4788 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_329 = add i16 %add_ln813_328, i16 %add_ln813_327"   --->   Operation 4788 'add' 'add_ln813_329' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_330 = add i16 %mult_V_532, i16 %mult_V_557"   --->   Operation 4789 'add' 'add_ln813_330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_331 = add i16 %mult_V_615, i16 %mult_V_632"   --->   Operation 4790 'add' 'add_ln813_331' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4791 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_332 = add i16 %add_ln813_331, i16 %mult_V_601"   --->   Operation 4791 'add' 'add_ln813_332' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4792 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_333 = add i16 %add_ln813_332, i16 %add_ln813_330"   --->   Operation 4792 'add' 'add_ln813_333' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4793 [1/1] (0.78ns)   --->   "%add_ln813_335 = add i16 %mult_V_656, i16 %mult_V_673"   --->   Operation 4793 'add' 'add_ln813_335' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_337 = add i16 %add_ln813_336, i16 %add_ln813_335"   --->   Operation 4794 'add' 'add_ln813_337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_338 = add i16 %mult_V_749, i16 %mult_V_831"   --->   Operation 4795 'add' 'add_ln813_338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_339 = add i16 %sext_ln818_7, i16 %sext_ln818_38"   --->   Operation 4796 'add' 'add_ln813_339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4797 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_340 = add i16 %add_ln813_339, i16 %mult_V_845"   --->   Operation 4797 'add' 'add_ln813_340' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4798 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_341 = add i16 %add_ln813_340, i16 %add_ln813_338"   --->   Operation 4798 'add' 'add_ln813_341' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4799 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_342 = add i16 %add_ln813_341, i16 %add_ln813_337"   --->   Operation 4799 'add' 'add_ln813_342' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_347 = add i16 %add_ln813_346, i16 %add_ln813_345"   --->   Operation 4800 'add' 'add_ln813_347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4801 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_352 = add i16 %add_ln813_351, i16 %add_ln813_347"   --->   Operation 4801 'add' 'add_ln813_352' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_355 = add i16 %add_ln813_354, i16 %add_ln813_353"   --->   Operation 4802 'add' 'add_ln813_355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_356 = add i16 %sext_ln818_312, i16 %sext_ln818_201"   --->   Operation 4803 'add' 'add_ln813_356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4804 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_359 = add i16 %add_ln813_358, i16 %add_ln813_356"   --->   Operation 4804 'add' 'add_ln813_359' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4805 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_360 = add i16 %add_ln813_359, i16 %add_ln813_355"   --->   Operation 4805 'add' 'add_ln813_360' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_361 = add i16 %add_ln813_360, i16 %add_ln813_352"   --->   Operation 4806 'add' 'add_ln813_361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4807 [1/1] (0.00ns)   --->   "%sext_ln813_125 = sext i15 %add_ln813_365"   --->   Operation 4807 'sext' 'sext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4808 [1/1] (0.00ns)   --->   "%sext_ln813_127 = sext i15 %add_ln813_367"   --->   Operation 4808 'sext' 'sext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4809 [1/1] (0.77ns)   --->   "%add_ln813_368 = add i16 %sext_ln813_127, i16 %sext_ln813_125"   --->   Operation 4809 'add' 'add_ln813_368' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_369 = add i16 %add_ln813_368, i16 %add_ln813_364"   --->   Operation 4810 'add' 'add_ln813_369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4811 [1/1] (0.00ns)   --->   "%sext_ln813_130 = sext i14 %add_ln813_372"   --->   Operation 4811 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln813_134 = sext i14 %add_ln813_376"   --->   Operation 4812 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4813 [1/1] (0.76ns)   --->   "%add_ln813_377 = add i15 %sext_ln813_134, i15 %sext_ln813_130"   --->   Operation 4813 'add' 'add_ln813_377' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln813_135 = sext i15 %add_ln813_377"   --->   Operation 4814 'sext' 'sext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4815 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_378 = add i16 %sext_ln813_135, i16 %add_ln813_369"   --->   Operation 4815 'add' 'add_ln813_378' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4816 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_379 = add i16 %add_ln813_378, i16 %add_ln813_361"   --->   Operation 4816 'add' 'add_ln813_379' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_381 = add i16 %mult_V_15, i16 %mult_V_36"   --->   Operation 4817 'add' 'add_ln813_381' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4818 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_383 = add i16 %add_ln813_382, i16 %add_ln813_381"   --->   Operation 4818 'add' 'add_ln813_383' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_384 = add i16 %mult_V_241, i16 %mult_V_302"   --->   Operation 4819 'add' 'add_ln813_384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4820 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_386 = add i16 %add_ln813_385, i16 %add_ln813_384"   --->   Operation 4820 'add' 'add_ln813_386' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4821 [1/1] (0.78ns)   --->   "%add_ln813_389 = add i16 %mult_V_650, i16 %mult_V_742"   --->   Operation 4821 'add' 'add_ln813_389' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_390 = add i16 %add_ln813_389, i16 %add_ln813_388"   --->   Operation 4822 'add' 'add_ln813_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_391 = add i16 %mult_V_750, i16 %mult_V_769"   --->   Operation 4823 'add' 'add_ln813_391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_392 = add i16 %sext_ln818, i16 %sext_ln818_2"   --->   Operation 4824 'add' 'add_ln813_392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4825 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_393 = add i16 %add_ln813_392, i16 %mult_V_773"   --->   Operation 4825 'add' 'add_ln813_393' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4826 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_394 = add i16 %add_ln813_393, i16 %add_ln813_391"   --->   Operation 4826 'add' 'add_ln813_394' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4827 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_395 = add i16 %add_ln813_394, i16 %add_ln813_390"   --->   Operation 4827 'add' 'add_ln813_395' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_403 = add i16 %add_ln813_402, i16 %add_ln813_399"   --->   Operation 4828 'add' 'add_ln813_403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_406 = add i16 %add_ln813_405, i16 %add_ln813_404"   --->   Operation 4829 'add' 'add_ln813_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_407 = add i16 %sext_ln818_226, i16 %sext_ln818_239"   --->   Operation 4830 'add' 'add_ln813_407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4831 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_410 = add i16 %add_ln813_409, i16 %add_ln813_407"   --->   Operation 4831 'add' 'add_ln813_410' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4832 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_411 = add i16 %add_ln813_410, i16 %add_ln813_406"   --->   Operation 4832 'add' 'add_ln813_411' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4833 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_412 = add i16 %add_ln813_411, i16 %add_ln813_403"   --->   Operation 4833 'add' 'add_ln813_412' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_416 = add i16 %add_ln813_415, i16 %add_ln813_414"   --->   Operation 4834 'add' 'add_ln813_416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4835 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_420 = add i16 %add_ln813_419, i16 %add_ln813_416"   --->   Operation 4835 'add' 'add_ln813_420' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln813_136 = sext i15 %add_ln813_421"   --->   Operation 4836 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4837 [1/1] (0.00ns)   --->   "%sext_ln813_137 = sext i15 %add_ln813_422"   --->   Operation 4837 'sext' 'sext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_423 = add i16 %sext_ln813_137, i16 %sext_ln813_136"   --->   Operation 4838 'add' 'add_ln813_423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4839 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_428 = add i16 %add_ln813_427, i16 %add_ln813_423"   --->   Operation 4839 'add' 'add_ln813_428' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_429 = add i16 %add_ln813_428, i16 %add_ln813_420"   --->   Operation 4840 'add' 'add_ln813_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_436 = add i16 %add_ln813_435, i16 %add_ln813_432"   --->   Operation 4841 'add' 'add_ln813_436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln813_146 = sext i15 %add_ln813_439"   --->   Operation 4842 'sext' 'sext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln813_150 = sext i14 %add_ln813_443"   --->   Operation 4843 'sext' 'sext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4844 [1/1] (0.77ns)   --->   "%add_ln813_444 = add i16 %sext_ln813_150, i16 %sext_ln813_146"   --->   Operation 4844 'add' 'add_ln813_444' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4845 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_445 = add i16 %add_ln813_444, i16 %add_ln813_436"   --->   Operation 4845 'add' 'add_ln813_445' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4846 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_446 = add i16 %add_ln813_445, i16 %add_ln813_429"   --->   Operation 4846 'add' 'add_ln813_446' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_449 = add i16 %mult_V_51, i16 %mult_V_92"   --->   Operation 4847 'add' 'add_ln813_449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4848 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_451 = add i16 %add_ln813_450, i16 %add_ln813_449"   --->   Operation 4848 'add' 'add_ln813_451' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_452 = add i16 %mult_V_143, i16 %mult_V_154"   --->   Operation 4849 'add' 'add_ln813_452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4850 [1/1] (0.78ns)   --->   "%add_ln813_453 = add i16 %mult_V_172, i16 %mult_V_222"   --->   Operation 4850 'add' 'add_ln813_453' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4851 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_454 = add i16 %add_ln813_453, i16 %add_ln813_452"   --->   Operation 4851 'add' 'add_ln813_454' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4852 [1/1] (0.78ns)   --->   "%add_ln813_456 = add i16 %mult_V_323, i16 %mult_V_328"   --->   Operation 4852 'add' 'add_ln813_456' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_458 = add i16 %add_ln813_457, i16 %add_ln813_456"   --->   Operation 4853 'add' 'add_ln813_458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_459 = add i16 %mult_V_389, i16 %mult_V_399"   --->   Operation 4854 'add' 'add_ln813_459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_460 = add i16 %mult_V_434, i16 %mult_V_462"   --->   Operation 4855 'add' 'add_ln813_460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4856 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_461 = add i16 %add_ln813_460, i16 %mult_V_413"   --->   Operation 4856 'add' 'add_ln813_461' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4857 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_462 = add i16 %add_ln813_461, i16 %add_ln813_459"   --->   Operation 4857 'add' 'add_ln813_462' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4858 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_463 = add i16 %add_ln813_462, i16 %add_ln813_458"   --->   Operation 4858 'add' 'add_ln813_463' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_465 = add i16 %mult_V_478, i16 %mult_V_497"   --->   Operation 4859 'add' 'add_ln813_465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4860 [1/1] (0.78ns)   --->   "%add_ln813_466 = add i16 %mult_V_537, i16 %mult_V_555"   --->   Operation 4860 'add' 'add_ln813_466' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4861 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_467 = add i16 %add_ln813_466, i16 %add_ln813_465"   --->   Operation 4861 'add' 'add_ln813_467' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_468 = add i16 %mult_V_592, i16 %mult_V_605"   --->   Operation 4862 'add' 'add_ln813_468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_469 = add i16 %mult_V_638, i16 %mult_V_652"   --->   Operation 4863 'add' 'add_ln813_469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4864 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_470 = add i16 %add_ln813_469, i16 %mult_V_623"   --->   Operation 4864 'add' 'add_ln813_470' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4865 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_471 = add i16 %add_ln813_470, i16 %add_ln813_468"   --->   Operation 4865 'add' 'add_ln813_471' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4866 [1/1] (0.78ns)   --->   "%add_ln813_473 = add i16 %mult_V_676, i16 %mult_V_693"   --->   Operation 4866 'add' 'add_ln813_473' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4867 [1/1] (0.78ns)   --->   "%add_ln813_474 = add i16 %mult_V_701, i16 %mult_V_724"   --->   Operation 4867 'add' 'add_ln813_474' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_475 = add i16 %add_ln813_474, i16 %add_ln813_473"   --->   Operation 4868 'add' 'add_ln813_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_476 = add i16 %mult_V_766, i16 %mult_V_776"   --->   Operation 4869 'add' 'add_ln813_476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_477 = add i16 %mult_V_864, i16 %mult_V_896"   --->   Operation 4870 'add' 'add_ln813_477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4871 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_478 = add i16 %add_ln813_477, i16 %mult_V_842"   --->   Operation 4871 'add' 'add_ln813_478' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4872 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_479 = add i16 %add_ln813_478, i16 %add_ln813_476"   --->   Operation 4872 'add' 'add_ln813_479' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4873 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_480 = add i16 %add_ln813_479, i16 %add_ln813_475"   --->   Operation 4873 'add' 'add_ln813_480' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4874 [1/1] (0.78ns)   --->   "%add_ln813_483 = add i16 %mult_V_905, i16 %mult_V_913"   --->   Operation 4874 'add' 'add_ln813_483' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_485 = add i16 %add_ln813_484, i16 %add_ln813_483"   --->   Operation 4875 'add' 'add_ln813_485' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4876 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_490 = add i16 %add_ln813_489, i16 %add_ln813_485"   --->   Operation 4876 'add' 'add_ln813_490' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4877 [1/1] (0.77ns)   --->   "%add_ln813_491 = add i16 %sext_ln818_151, i16 %sext_ln818_195"   --->   Operation 4877 'add' 'add_ln813_491' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_493 = add i16 %add_ln813_492, i16 %add_ln813_491"   --->   Operation 4878 'add' 'add_ln813_493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4879 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_498 = add i16 %add_ln813_497, i16 %add_ln813_493"   --->   Operation 4879 'add' 'add_ln813_498' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_499 = add i16 %add_ln813_498, i16 %add_ln813_490"   --->   Operation 4880 'add' 'add_ln813_499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4881 [1/1] (0.00ns)   --->   "%sext_ln813_153 = sext i15 %add_ln813_503"   --->   Operation 4881 'sext' 'sext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln813_154 = sext i15 %add_ln813_504"   --->   Operation 4882 'sext' 'sext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_505 = add i16 %sext_ln813_154, i16 %sext_ln818_127"   --->   Operation 4883 'add' 'add_ln813_505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_506 = add i16 %add_ln813_505, i16 %sext_ln813_153"   --->   Operation 4884 'add' 'add_ln813_506' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_507 = add i16 %add_ln813_506, i16 %add_ln813_502"   --->   Operation 4885 'add' 'add_ln813_507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4886 [1/1] (0.00ns)   --->   "%sext_ln813_155 = sext i15 %add_ln813_508"   --->   Operation 4886 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln813_156 = sext i15 %add_ln813_509"   --->   Operation 4887 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_510 = add i16 %sext_ln813_156, i16 %sext_ln813_155"   --->   Operation 4888 'add' 'add_ln813_510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4889 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_515 = add i16 %add_ln813_514, i16 %add_ln813_510"   --->   Operation 4889 'add' 'add_ln813_515' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4890 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_516 = add i16 %add_ln813_515, i16 %add_ln813_507"   --->   Operation 4890 'add' 'add_ln813_516' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4891 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_517 = add i16 %add_ln813_516, i16 %add_ln813_499"   --->   Operation 4891 'add' 'add_ln813_517' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_519 = add i16 %mult_V_235, i16 %mult_V_281"   --->   Operation 4892 'add' 'add_ln813_519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4893 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_520 = add i16 %add_ln813_519, i16 %mult_V_54"   --->   Operation 4893 'add' 'add_ln813_520' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_521 = add i16 %mult_V_437, i16 %mult_V_726"   --->   Operation 4894 'add' 'add_ln813_521' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4895 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_522 = add i16 %add_ln813_521, i16 %mult_V_286"   --->   Operation 4895 'add' 'add_ln813_522' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_523 = add i16 %add_ln813_522, i16 %add_ln813_520"   --->   Operation 4896 'add' 'add_ln813_523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4897 [1/1] (0.78ns)   --->   "%add_ln813_524 = add i16 %mult_V_810, i16 %sext_ln818"   --->   Operation 4897 'add' 'add_ln813_524' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_525 = add i16 %add_ln813_524, i16 %mult_V_755"   --->   Operation 4898 'add' 'add_ln813_525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_526 = add i16 %sext_ln818_36, i16 %sext_ln818_45"   --->   Operation 4899 'add' 'add_ln813_526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4900 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_528 = add i16 %add_ln813_527, i16 %add_ln813_526"   --->   Operation 4900 'add' 'add_ln813_528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4901 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_529 = add i16 %add_ln813_528, i16 %add_ln813_525"   --->   Operation 4901 'add' 'add_ln813_529' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4902 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_530 = add i16 %add_ln813_529, i16 %add_ln813_523"   --->   Operation 4902 'add' 'add_ln813_530' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_536 = add i16 %add_ln813_535, i16 %add_ln813_532"   --->   Operation 4903 'add' 'add_ln813_536' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4904 [1/1] (0.00ns)   --->   "%sext_ln813_160 = sext i15 %add_ln813_537"   --->   Operation 4904 'sext' 'sext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_538 = add i16 %sext_ln813_160, i16 %sext_ln818_59"   --->   Operation 4905 'add' 'add_ln813_538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4906 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_542 = add i16 %add_ln813_541, i16 %add_ln813_538"   --->   Operation 4906 'add' 'add_ln813_542' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4907 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_543 = add i16 %add_ln813_542, i16 %add_ln813_536"   --->   Operation 4907 'add' 'add_ln813_543' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln813_163 = sext i15 %add_ln813_545"   --->   Operation 4908 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_546 = add i16 %sext_ln813_163, i16 %sext_ln818_217"   --->   Operation 4909 'add' 'add_ln813_546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln813_164 = sext i15 %add_ln813_547"   --->   Operation 4910 'sext' 'sext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4911 [1/1] (0.00ns)   --->   "%sext_ln813_165 = sext i15 %add_ln813_548"   --->   Operation 4911 'sext' 'sext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4912 [1/1] (0.77ns)   --->   "%add_ln813_549 = add i16 %sext_ln813_165, i16 %sext_ln813_164"   --->   Operation 4912 'add' 'add_ln813_549' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4913 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_550 = add i16 %add_ln813_549, i16 %add_ln813_546"   --->   Operation 4913 'add' 'add_ln813_550' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4914 [1/1] (0.00ns)   --->   "%sext_ln813_166 = sext i15 %add_ln813_551"   --->   Operation 4914 'sext' 'sext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_552 = add i16 %sext_ln813_166, i16 %sext_ln818_299"   --->   Operation 4915 'add' 'add_ln813_552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln813_169 = sext i15 %add_ln813_555"   --->   Operation 4916 'sext' 'sext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4917 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_556 = add i16 %sext_ln813_169, i16 %add_ln813_552"   --->   Operation 4917 'add' 'add_ln813_556' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_557 = add i16 %add_ln813_556, i16 %add_ln813_550"   --->   Operation 4918 'add' 'add_ln813_557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4919 [1/1] (0.00ns)   --->   "%sext_ln813_171 = sext i14 %add_ln813_559"   --->   Operation 4919 'sext' 'sext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4920 [1/1] (0.00ns)   --->   "%sext_ln813_174 = sext i14 %add_ln813_562"   --->   Operation 4920 'sext' 'sext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4921 [1/1] (0.76ns)   --->   "%add_ln813_563 = add i15 %sext_ln813_174, i15 %sext_ln813_171"   --->   Operation 4921 'add' 'add_ln813_563' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4922 [1/1] (0.00ns)   --->   "%sext_ln813_175 = sext i15 %add_ln813_563"   --->   Operation 4922 'sext' 'sext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln813_181 = sext i14 %add_ln813_569"   --->   Operation 4923 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4924 [1/1] (0.77ns)   --->   "%add_ln813_570 = add i16 %sext_ln813_181, i16 %sext_ln813_175"   --->   Operation 4924 'add' 'add_ln813_570' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4925 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_571 = add i16 %add_ln813_570, i16 %add_ln813_557"   --->   Operation 4925 'add' 'add_ln813_571' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_573 = add i16 %mult_V_64, i16 %mult_V_133"   --->   Operation 4926 'add' 'add_ln813_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4927 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_574 = add i16 %add_ln813_573, i16 %mult_V_4"   --->   Operation 4927 'add' 'add_ln813_574' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_575 = add i16 %mult_V_204, i16 %mult_V_349"   --->   Operation 4928 'add' 'add_ln813_575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4929 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_576 = add i16 %add_ln813_575, i16 %mult_V_173"   --->   Operation 4929 'add' 'add_ln813_576' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_577 = add i16 %add_ln813_576, i16 %add_ln813_574"   --->   Operation 4930 'add' 'add_ln813_577' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4931 [1/1] (0.78ns)   --->   "%add_ln813_578 = add i16 %mult_V_539, i16 %mult_V_616"   --->   Operation 4931 'add' 'add_ln813_578' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_579 = add i16 %add_ln813_578, i16 %mult_V_533"   --->   Operation 4932 'add' 'add_ln813_579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4933 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_583 = add i16 %add_ln813_582, i16 %add_ln813_579"   --->   Operation 4933 'add' 'add_ln813_583' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4934 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_584 = add i16 %add_ln813_583, i16 %add_ln813_577"   --->   Operation 4934 'add' 'add_ln813_584' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_590 = add i16 %add_ln813_589, i16 %add_ln813_586"   --->   Operation 4935 'add' 'add_ln813_590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4936 [1/1] (0.77ns)   --->   "%add_ln813_591 = add i16 %sext_ln818_198, i16 %sext_ln818_226"   --->   Operation 4936 'add' 'add_ln813_591' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_592 = add i16 %add_ln813_591, i16 %sext_ln818_195"   --->   Operation 4937 'add' 'add_ln813_592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4938 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_596 = add i16 %add_ln813_595, i16 %add_ln813_592"   --->   Operation 4938 'add' 'add_ln813_596' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4939 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_597 = add i16 %add_ln813_596, i16 %add_ln813_590"   --->   Operation 4939 'add' 'add_ln813_597' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_600 = add i16 %add_ln813_599, i16 %sext_ln818_293"   --->   Operation 4940 'add' 'add_ln813_600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4941 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_603 = add i16 %add_ln813_602, i16 %add_ln813_600"   --->   Operation 4941 'add' 'add_ln813_603' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4942 [1/1] (0.00ns)   --->   "%sext_ln813_183 = sext i15 %add_ln813_604"   --->   Operation 4942 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_605 = add i16 %sext_ln813_183, i16 %sext_ln818_46"   --->   Operation 4943 'add' 'add_ln813_605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4944 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_609 = add i16 %add_ln813_608, i16 %add_ln813_605"   --->   Operation 4944 'add' 'add_ln813_609' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_610 = add i16 %add_ln813_609, i16 %add_ln813_603"   --->   Operation 4945 'add' 'add_ln813_610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4946 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i15 %add_ln813_615"   --->   Operation 4946 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_616 = add i16 %sext_ln813_189, i16 %add_ln813_612"   --->   Operation 4947 'add' 'add_ln813_616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4948 [1/1] (0.00ns)   --->   "%sext_ln813_191 = sext i14 %add_ln813_618"   --->   Operation 4948 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4949 [1/1] (0.00ns)   --->   "%sext_ln813_194 = sext i14 %add_ln813_621"   --->   Operation 4949 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4950 [1/1] (0.76ns)   --->   "%add_ln813_622 = add i15 %sext_ln813_194, i15 %sext_ln813_191"   --->   Operation 4950 'add' 'add_ln813_622' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4951 [1/1] (0.00ns)   --->   "%sext_ln813_195 = sext i15 %add_ln813_622"   --->   Operation 4951 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4952 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_623 = add i16 %sext_ln813_195, i16 %add_ln813_616"   --->   Operation 4952 'add' 'add_ln813_623' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4953 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_624 = add i16 %add_ln813_623, i16 %add_ln813_610"   --->   Operation 4953 'add' 'add_ln813_624' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_626 = add i16 %mult_V_49, i16 %mult_V_118"   --->   Operation 4954 'add' 'add_ln813_626' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4955 [1/1] (0.78ns)   --->   "%add_ln813_627 = add i16 %mult_V_199, i16 %mult_V_212"   --->   Operation 4955 'add' 'add_ln813_627' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4956 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_628 = add i16 %add_ln813_627, i16 %add_ln813_626"   --->   Operation 4956 'add' 'add_ln813_628' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_629 = add i16 %mult_V_621, i16 %mult_V_668"   --->   Operation 4957 'add' 'add_ln813_629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4958 [1/1] (0.78ns)   --->   "%add_ln813_630 = add i16 %mult_V_699, i16 %mult_V_826"   --->   Operation 4958 'add' 'add_ln813_630' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4959 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_631 = add i16 %add_ln813_630, i16 %add_ln813_629"   --->   Operation 4959 'add' 'add_ln813_631' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_632 = add i16 %add_ln813_631, i16 %add_ln813_628"   --->   Operation 4960 'add' 'add_ln813_632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4961 [1/1] (0.77ns)   --->   "%add_ln813_633 = add i16 %sext_ln818_4, i16 %sext_ln818_7"   --->   Operation 4961 'add' 'add_ln813_633' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_635 = add i16 %add_ln813_634, i16 %add_ln813_633"   --->   Operation 4962 'add' 'add_ln813_635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4963 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_639 = add i16 %add_ln813_638, i16 %add_ln813_635"   --->   Operation 4963 'add' 'add_ln813_639' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4964 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_640 = add i16 %add_ln813_639, i16 %add_ln813_632"   --->   Operation 4964 'add' 'add_ln813_640' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_647 = add i16 %add_ln813_646, i16 %add_ln813_643"   --->   Operation 4965 'add' 'add_ln813_647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_650 = add i16 %add_ln813_649, i16 %add_ln813_648"   --->   Operation 4966 'add' 'add_ln813_650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4967 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_654 = add i16 %add_ln813_653, i16 %add_ln813_650"   --->   Operation 4967 'add' 'add_ln813_654' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4968 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_655 = add i16 %add_ln813_654, i16 %add_ln813_647"   --->   Operation 4968 'add' 'add_ln813_655' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4969 [1/1] (0.00ns)   --->   "%sext_ln813_196 = sext i15 %add_ln813_658"   --->   Operation 4969 'sext' 'sext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_659 = add i16 %sext_ln813_196, i16 %add_ln813_657"   --->   Operation 4970 'add' 'add_ln813_659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4971 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_663 = add i16 %add_ln813_662, i16 %add_ln813_659"   --->   Operation 4971 'add' 'add_ln813_663' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4972 [1/1] (0.00ns)   --->   "%sext_ln813_199 = sext i15 %add_ln813_664"   --->   Operation 4972 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4973 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i15 %add_ln813_665"   --->   Operation 4973 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_666 = add i16 %sext_ln813_200, i16 %sext_ln813_199"   --->   Operation 4974 'add' 'add_ln813_666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4975 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_670 = add i16 %add_ln813_669, i16 %add_ln813_666"   --->   Operation 4975 'add' 'add_ln813_670' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_671 = add i16 %add_ln813_670, i16 %add_ln813_663"   --->   Operation 4976 'add' 'add_ln813_671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4977 [1/1] (0.00ns)   --->   "%sext_ln813_207 = sext i15 %add_ln813_677"   --->   Operation 4977 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_678 = add i16 %sext_ln813_207, i16 %add_ln813_674"   --->   Operation 4978 'add' 'add_ln813_678' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln813_210 = sext i15 %add_ln813_681"   --->   Operation 4979 'sext' 'sext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4980 [1/1] (0.00ns)   --->   "%sext_ln813_214 = sext i15 %add_ln813_685"   --->   Operation 4980 'sext' 'sext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4981 [1/1] (0.77ns)   --->   "%add_ln813_686 = add i16 %sext_ln813_214, i16 %sext_ln813_210"   --->   Operation 4981 'add' 'add_ln813_686' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4982 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_687 = add i16 %add_ln813_686, i16 %add_ln813_678"   --->   Operation 4982 'add' 'add_ln813_687' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4983 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_688 = add i16 %add_ln813_687, i16 %add_ln813_671"   --->   Operation 4983 'add' 'add_ln813_688' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_690 = add i16 %mult_V_18, i16 %mult_V_109"   --->   Operation 4984 'add' 'add_ln813_690' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4985 [1/1] (0.78ns)   --->   "%add_ln813_691 = add i16 %mult_V_449, i16 %mult_V_542"   --->   Operation 4985 'add' 'add_ln813_691' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4986 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_692 = add i16 %add_ln813_691, i16 %add_ln813_690"   --->   Operation 4986 'add' 'add_ln813_692' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_693 = add i16 %mult_V_558, i16 %mult_V_730"   --->   Operation 4987 'add' 'add_ln813_693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_694 = add i16 %mult_V_752, i16 %mult_V_764"   --->   Operation 4988 'add' 'add_ln813_694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4989 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_695 = add i16 %add_ln813_694, i16 %mult_V_743"   --->   Operation 4989 'add' 'add_ln813_695' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4990 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_696 = add i16 %add_ln813_695, i16 %add_ln813_693"   --->   Operation 4990 'add' 'add_ln813_696' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4991 [1/1] (0.78ns)   --->   "%add_ln813_698 = add i16 %mult_V_806, i16 %mult_V_817"   --->   Operation 4991 'add' 'add_ln813_698' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_701 = add i16 %add_ln813_700, i16 %add_ln813_698"   --->   Operation 4992 'add' 'add_ln813_701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_702 = add i16 %mult_V_873, i16 %mult_V_895"   --->   Operation 4993 'add' 'add_ln813_702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_703 = add i16 %mult_V_919, i16 %sext_ln818_23"   --->   Operation 4994 'add' 'add_ln813_703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4995 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_704 = add i16 %add_ln813_703, i16 %mult_V_903"   --->   Operation 4995 'add' 'add_ln813_704' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4996 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_705 = add i16 %add_ln813_704, i16 %add_ln813_702"   --->   Operation 4996 'add' 'add_ln813_705' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4997 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_706 = add i16 %add_ln813_705, i16 %add_ln813_701"   --->   Operation 4997 'add' 'add_ln813_706' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_715 = add i16 %add_ln813_714, i16 %add_ln813_710"   --->   Operation 4998 'add' 'add_ln813_715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_719 = add i16 %add_ln813_718, i16 %add_ln813_716"   --->   Operation 4999 'add' 'add_ln813_719' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5000 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_724 = add i16 %add_ln813_723, i16 %add_ln813_719"   --->   Operation 5000 'add' 'add_ln813_724' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5001 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_725 = add i16 %add_ln813_724, i16 %add_ln813_715"   --->   Operation 5001 'add' 'add_ln813_725' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_729 = add i16 %add_ln813_728, i16 %add_ln813_727"   --->   Operation 5002 'add' 'add_ln813_729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_730 = add i16 %sext_ln818_304, i16 %sext_ln818_308"   --->   Operation 5003 'add' 'add_ln813_730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5004 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_733 = add i16 %add_ln813_732, i16 %add_ln813_730"   --->   Operation 5004 'add' 'add_ln813_733' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5005 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_734 = add i16 %add_ln813_733, i16 %add_ln813_729"   --->   Operation 5005 'add' 'add_ln813_734' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln813_216 = sext i15 %add_ln813_735"   --->   Operation 5006 'sext' 'sext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_738 = add i16 %add_ln813_737, i16 %sext_ln813_216"   --->   Operation 5007 'add' 'add_ln813_738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln813_218 = sext i15 %add_ln813_739"   --->   Operation 5008 'sext' 'sext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5009 [1/1] (0.00ns)   --->   "%sext_ln813_219 = sext i15 %add_ln813_740"   --->   Operation 5009 'sext' 'sext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_741 = add i16 %sext_ln813_219, i16 %sext_ln818_257"   --->   Operation 5010 'add' 'add_ln813_741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5011 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_742 = add i16 %add_ln813_741, i16 %sext_ln813_218"   --->   Operation 5011 'add' 'add_ln813_742' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5012 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_743 = add i16 %add_ln813_742, i16 %add_ln813_738"   --->   Operation 5012 'add' 'add_ln813_743' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5013 [1/1] (0.00ns)   --->   "%sext_ln813_223 = sext i14 %add_ln813_749"   --->   Operation 5013 'sext' 'sext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5014 [1/1] (0.00ns)   --->   "%sext_ln813_225 = sext i14 %add_ln813_751"   --->   Operation 5014 'sext' 'sext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5015 [1/1] (0.76ns)   --->   "%add_ln813_752 = add i15 %sext_ln813_225, i15 %sext_ln813_223"   --->   Operation 5015 'add' 'add_ln813_752' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5016 [1/1] (0.00ns)   --->   "%sext_ln813_226 = sext i15 %add_ln813_752"   --->   Operation 5016 'sext' 'sext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_753 = add i16 %sext_ln813_226, i16 %add_ln813_748"   --->   Operation 5017 'add' 'add_ln813_753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5018 [1/1] (0.00ns)   --->   "%sext_ln813_227 = sext i13 %add_ln813_754"   --->   Operation 5018 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5019 [1/1] (0.00ns)   --->   "%sext_ln813_229 = sext i14 %add_ln813_756"   --->   Operation 5019 'sext' 'sext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5020 [1/1] (0.76ns)   --->   "%add_ln813_757 = add i15 %sext_ln813_229, i15 %sext_ln813_227"   --->   Operation 5020 'add' 'add_ln813_757' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5021 [1/1] (0.00ns)   --->   "%sext_ln813_230 = sext i15 %add_ln813_757"   --->   Operation 5021 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln813_234 = sext i14 %add_ln813_761"   --->   Operation 5022 'sext' 'sext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5023 [1/1] (0.77ns)   --->   "%add_ln813_762 = add i16 %sext_ln813_234, i16 %sext_ln813_230"   --->   Operation 5023 'add' 'add_ln813_762' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5024 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_763 = add i16 %add_ln813_762, i16 %add_ln813_753"   --->   Operation 5024 'add' 'add_ln813_763' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_766 = add i16 %mult_V_10, i16 %mult_V_32"   --->   Operation 5025 'add' 'add_ln813_766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5026 [1/1] (0.78ns)   --->   "%add_ln813_767 = add i16 %mult_V_68, i16 %mult_V_101"   --->   Operation 5026 'add' 'add_ln813_767' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5027 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_768 = add i16 %add_ln813_767, i16 %add_ln813_766"   --->   Operation 5027 'add' 'add_ln813_768' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_769 = add i16 %mult_V_150, i16 %mult_V_184"   --->   Operation 5028 'add' 'add_ln813_769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_770 = add i16 %mult_V_514, i16 %mult_V_543"   --->   Operation 5029 'add' 'add_ln813_770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5030 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_771 = add i16 %add_ln813_770, i16 %mult_V_450"   --->   Operation 5030 'add' 'add_ln813_771' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5031 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_772 = add i16 %add_ln813_771, i16 %add_ln813_769"   --->   Operation 5031 'add' 'add_ln813_772' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_773 = add i16 %add_ln813_772, i16 %add_ln813_768"   --->   Operation 5032 'add' 'add_ln813_773' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_775 = add i16 %mult_V_799, i16 %mult_V_819"   --->   Operation 5033 'add' 'add_ln813_775' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5034 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_776 = add i16 %add_ln813_775, i16 %mult_V_777"   --->   Operation 5034 'add' 'add_ln813_776' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_777 = add i16 %add_ln813_776, i16 %add_ln813_774"   --->   Operation 5035 'add' 'add_ln813_777' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_778 = add i16 %mult_V_869, i16 %mult_V_897"   --->   Operation 5036 'add' 'add_ln813_778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5037 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_781 = add i16 %add_ln813_780, i16 %add_ln813_778"   --->   Operation 5037 'add' 'add_ln813_781' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5038 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_782 = add i16 %add_ln813_781, i16 %add_ln813_777"   --->   Operation 5038 'add' 'add_ln813_782' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5039 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_783 = add i16 %add_ln813_782, i16 %add_ln813_773"   --->   Operation 5039 'add' 'add_ln813_783' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_792 = add i16 %add_ln813_791, i16 %add_ln813_787"   --->   Operation 5040 'add' 'add_ln813_792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_796 = add i16 %add_ln813_795, i16 %add_ln813_793"   --->   Operation 5041 'add' 'add_ln813_796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_797 = add i16 %sext_ln818_275, i16 %sext_ln818_316"   --->   Operation 5042 'add' 'add_ln813_797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5043 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_800 = add i16 %add_ln813_799, i16 %add_ln813_797"   --->   Operation 5043 'add' 'add_ln813_800' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5044 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_801 = add i16 %add_ln813_800, i16 %add_ln813_796"   --->   Operation 5044 'add' 'add_ln813_801' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5045 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_802 = add i16 %add_ln813_801, i16 %add_ln813_792"   --->   Operation 5045 'add' 'add_ln813_802' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5046 [1/1] (0.00ns)   --->   "%sext_ln813_236 = sext i15 %add_ln813_804"   --->   Operation 5046 'sext' 'sext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5047 [1/1] (0.00ns)   --->   "%sext_ln813_237 = sext i15 %add_ln813_805"   --->   Operation 5047 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_806 = add i16 %sext_ln813_237, i16 %sext_ln813_236"   --->   Operation 5048 'add' 'add_ln813_806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5049 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_811 = add i16 %add_ln813_810, i16 %add_ln813_806"   --->   Operation 5049 'add' 'add_ln813_811' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5050 [1/1] (0.00ns)   --->   "%sext_ln813_240 = sext i15 %add_ln813_812"   --->   Operation 5050 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5051 [1/1] (0.00ns)   --->   "%sext_ln813_241 = sext i15 %add_ln813_813"   --->   Operation 5051 'sext' 'sext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5052 [1/1] (0.77ns)   --->   "%add_ln813_814 = add i16 %sext_ln813_241, i16 %sext_ln818_257"   --->   Operation 5052 'add' 'add_ln813_814' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_815 = add i16 %add_ln813_814, i16 %sext_ln813_240"   --->   Operation 5053 'add' 'add_ln813_815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5054 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_820 = add i16 %add_ln813_819, i16 %add_ln813_815"   --->   Operation 5054 'add' 'add_ln813_820' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_821 = add i16 %add_ln813_820, i16 %add_ln813_811"   --->   Operation 5055 'add' 'add_ln813_821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5056 [1/1] (0.00ns)   --->   "%sext_ln813_248 = sext i15 %add_ln813_825"   --->   Operation 5056 'sext' 'sext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5057 [1/1] (0.00ns)   --->   "%sext_ln813_252 = sext i14 %add_ln813_829"   --->   Operation 5057 'sext' 'sext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_830 = add i16 %sext_ln813_252, i16 %sext_ln813_248"   --->   Operation 5058 'add' 'add_ln813_830' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5059 [1/1] (0.00ns)   --->   "%sext_ln813_256 = sext i14 %add_ln813_834"   --->   Operation 5059 'sext' 'sext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5060 [1/1] (0.00ns)   --->   "%sext_ln813_260 = sext i14 %add_ln813_838"   --->   Operation 5060 'sext' 'sext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5061 [1/1] (0.76ns)   --->   "%add_ln813_839 = add i15 %sext_ln813_260, i15 %sext_ln813_256"   --->   Operation 5061 'add' 'add_ln813_839' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5062 [1/1] (0.00ns)   --->   "%sext_ln813_261 = sext i15 %add_ln813_839"   --->   Operation 5062 'sext' 'sext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5063 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_840 = add i16 %sext_ln813_261, i16 %add_ln813_830"   --->   Operation 5063 'add' 'add_ln813_840' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5064 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_841 = add i16 %add_ln813_840, i16 %add_ln813_821"   --->   Operation 5064 'add' 'add_ln813_841' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_843 = add i16 %mult_V_3, i16 %mult_V_12"   --->   Operation 5065 'add' 'add_ln813_843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5066 [1/1] (0.78ns)   --->   "%add_ln813_844 = add i16 %mult_V_40, i16 %mult_V_95"   --->   Operation 5066 'add' 'add_ln813_844' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5067 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_845 = add i16 %add_ln813_844, i16 %add_ln813_843"   --->   Operation 5067 'add' 'add_ln813_845' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_846 = add i16 %mult_V_112, i16 %mult_V_124"   --->   Operation 5068 'add' 'add_ln813_846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5069 [1/1] (0.78ns)   --->   "%add_ln813_847 = add i16 %mult_V_144, i16 %mult_V_156"   --->   Operation 5069 'add' 'add_ln813_847' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5070 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_848 = add i16 %add_ln813_847, i16 %add_ln813_846"   --->   Operation 5070 'add' 'add_ln813_848' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_849 = add i16 %add_ln813_848, i16 %add_ln813_845"   --->   Operation 5071 'add' 'add_ln813_849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5072 [1/1] (0.78ns)   --->   "%add_ln813_850 = add i16 %mult_V_185, i16 %mult_V_229"   --->   Operation 5072 'add' 'add_ln813_850' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5073 [1/1] (0.78ns)   --->   "%add_ln813_851 = add i16 %mult_V_234, i16 %mult_V_260"   --->   Operation 5073 'add' 'add_ln813_851' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_852 = add i16 %add_ln813_851, i16 %add_ln813_850"   --->   Operation 5074 'add' 'add_ln813_852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5075 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_856 = add i16 %add_ln813_855, i16 %add_ln813_852"   --->   Operation 5075 'add' 'add_ln813_856' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5076 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_857 = add i16 %add_ln813_856, i16 %add_ln813_849"   --->   Operation 5076 'add' 'add_ln813_857' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_858 = add i16 %mult_V_463, i16 %mult_V_479"   --->   Operation 5077 'add' 'add_ln813_858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5078 [1/1] (0.78ns)   --->   "%add_ln813_859 = add i16 %mult_V_516, i16 %mult_V_545"   --->   Operation 5078 'add' 'add_ln813_859' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5079 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_860 = add i16 %add_ln813_859, i16 %add_ln813_858"   --->   Operation 5079 'add' 'add_ln813_860' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5080 [1/1] (0.78ns)   --->   "%add_ln813_866 = add i16 %mult_V_687, i16 %mult_V_707"   --->   Operation 5080 'add' 'add_ln813_866' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_867 = add i16 %add_ln813_866, i16 %add_ln813_865"   --->   Operation 5081 'add' 'add_ln813_867' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_868 = add i16 %mult_V_725, i16 %mult_V_747"   --->   Operation 5082 'add' 'add_ln813_868' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_869 = add i16 %mult_V_820, i16 %mult_V_829"   --->   Operation 5083 'add' 'add_ln813_869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5084 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_870 = add i16 %add_ln813_869, i16 %mult_V_779"   --->   Operation 5084 'add' 'add_ln813_870' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5085 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_871 = add i16 %add_ln813_870, i16 %add_ln813_868"   --->   Operation 5085 'add' 'add_ln813_871' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5086 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_872 = add i16 %add_ln813_871, i16 %add_ln813_867"   --->   Operation 5086 'add' 'add_ln813_872' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5087 [1/1] (0.78ns)   --->   "%add_ln813_875 = add i16 %mult_V_853, i16 %mult_V_882"   --->   Operation 5087 'add' 'add_ln813_875' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5088 [1/1] (0.78ns)   --->   "%add_ln813_876 = add i16 %mult_V_915, i16 %mult_V_919"   --->   Operation 5088 'add' 'add_ln813_876' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_877 = add i16 %add_ln813_876, i16 %add_ln813_875"   --->   Operation 5089 'add' 'add_ln813_877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5090 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_881 = add i16 %add_ln813_880, i16 %add_ln813_877"   --->   Operation 5090 'add' 'add_ln813_881' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_884 = add i16 %add_ln813_883, i16 %add_ln813_882"   --->   Operation 5091 'add' 'add_ln813_884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5092 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_889 = add i16 %add_ln813_888, i16 %add_ln813_884"   --->   Operation 5092 'add' 'add_ln813_889' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_890 = add i16 %add_ln813_889, i16 %add_ln813_881"   --->   Operation 5093 'add' 'add_ln813_890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_897 = add i16 %add_ln813_896, i16 %add_ln813_893"   --->   Operation 5094 'add' 'add_ln813_897' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5095 [1/1] (0.00ns)   --->   "%sext_ln813_268 = sext i15 %add_ln813_900"   --->   Operation 5095 'sext' 'sext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5096 [1/1] (0.00ns)   --->   "%sext_ln813_272 = sext i14 %add_ln813_904"   --->   Operation 5096 'sext' 'sext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5097 [1/1] (0.77ns)   --->   "%add_ln813_905 = add i16 %sext_ln813_272, i16 %sext_ln813_268"   --->   Operation 5097 'add' 'add_ln813_905' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5098 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_906 = add i16 %add_ln813_905, i16 %add_ln813_897"   --->   Operation 5098 'add' 'add_ln813_906' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5099 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_907 = add i16 %add_ln813_906, i16 %add_ln813_890"   --->   Operation 5099 'add' 'add_ln813_907' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_912 = add i16 %mult_V_547, i16 %mult_V_655"   --->   Operation 5100 'add' 'add_ln813_912' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5101 [1/1] (0.78ns)   --->   "%add_ln813_913 = add i16 %mult_V_792, i16 %mult_V_830"   --->   Operation 5101 'add' 'add_ln813_913' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5102 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_914 = add i16 %add_ln813_913, i16 %add_ln813_912"   --->   Operation 5102 'add' 'add_ln813_914' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_915 = add i16 %add_ln813_914, i16 %add_ln813_911"   --->   Operation 5103 'add' 'add_ln813_915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_918 = add i16 %add_ln813_917, i16 %add_ln813_916"   --->   Operation 5104 'add' 'add_ln813_918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5105 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_922 = add i16 %add_ln813_921, i16 %add_ln813_918"   --->   Operation 5105 'add' 'add_ln813_922' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5106 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_923 = add i16 %add_ln813_922, i16 %add_ln813_915"   --->   Operation 5106 'add' 'add_ln813_923' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_929 = add i16 %add_ln813_928, i16 %add_ln813_925"   --->   Operation 5107 'add' 'add_ln813_929' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5108 [1/1] (0.00ns)   --->   "%sext_ln813_274 = sext i15 %add_ln813_930"   --->   Operation 5108 'sext' 'sext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5109 [1/1] (0.00ns)   --->   "%sext_ln813_275 = sext i15 %add_ln813_931"   --->   Operation 5109 'sext' 'sext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_932 = add i16 %sext_ln813_275, i16 %sext_ln813_274"   --->   Operation 5110 'add' 'add_ln813_932' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5111 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_936 = add i16 %add_ln813_935, i16 %add_ln813_932"   --->   Operation 5111 'add' 'add_ln813_936' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5112 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_937 = add i16 %add_ln813_936, i16 %add_ln813_929"   --->   Operation 5112 'add' 'add_ln813_937' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln813_278 = sext i15 %add_ln813_939"   --->   Operation 5113 'sext' 'sext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_940 = add i16 %sext_ln813_278, i16 %sext_ln818_146"   --->   Operation 5114 'add' 'add_ln813_940' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5115 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_944 = add i16 %add_ln813_943, i16 %add_ln813_940"   --->   Operation 5115 'add' 'add_ln813_944' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5116 [1/1] (0.00ns)   --->   "%sext_ln813_281 = sext i15 %add_ln813_945"   --->   Operation 5116 'sext' 'sext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5117 [1/1] (0.00ns)   --->   "%sext_ln813_282 = sext i15 %add_ln813_946"   --->   Operation 5117 'sext' 'sext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_947 = add i16 %sext_ln813_282, i16 %sext_ln813_281"   --->   Operation 5118 'add' 'add_ln813_947' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5119 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_951 = add i16 %add_ln813_950, i16 %add_ln813_947"   --->   Operation 5119 'add' 'add_ln813_951' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_952 = add i16 %add_ln813_951, i16 %add_ln813_944"   --->   Operation 5120 'add' 'add_ln813_952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5121 [1/1] (0.00ns)   --->   "%sext_ln813_287 = sext i15 %add_ln813_955"   --->   Operation 5121 'sext' 'sext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5122 [1/1] (0.00ns)   --->   "%sext_ln813_290 = sext i15 %add_ln813_958"   --->   Operation 5122 'sext' 'sext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_959 = add i16 %sext_ln813_290, i16 %sext_ln813_287"   --->   Operation 5123 'add' 'add_ln813_959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5124 [1/1] (0.00ns)   --->   "%sext_ln813_293 = sext i14 %add_ln813_962"   --->   Operation 5124 'sext' 'sext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5125 [1/1] (0.00ns)   --->   "%sext_ln813_296 = sext i13 %add_ln813_965"   --->   Operation 5125 'sext' 'sext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5126 [1/1] (0.76ns)   --->   "%add_ln813_966 = add i15 %sext_ln813_296, i15 %sext_ln813_293"   --->   Operation 5126 'add' 'add_ln813_966' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5127 [1/1] (0.00ns)   --->   "%sext_ln813_297 = sext i15 %add_ln813_966"   --->   Operation 5127 'sext' 'sext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5128 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_967 = add i16 %sext_ln813_297, i16 %add_ln813_959"   --->   Operation 5128 'add' 'add_ln813_967' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5129 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_968 = add i16 %add_ln813_967, i16 %add_ln813_952"   --->   Operation 5129 'add' 'add_ln813_968' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_973 = add i16 %mult_V_147, i16 %mult_V_231"   --->   Operation 5130 'add' 'add_ln813_973' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5131 [1/1] (0.78ns)   --->   "%add_ln813_974 = add i16 %mult_V_281, i16 %mult_V_295"   --->   Operation 5131 'add' 'add_ln813_974' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5132 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_975 = add i16 %add_ln813_974, i16 %add_ln813_973"   --->   Operation 5132 'add' 'add_ln813_975' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5133 [1/1] (0.78ns)   --->   "%add_ln813_978 = add i16 %mult_V_399, i16 %mult_V_419"   --->   Operation 5133 'add' 'add_ln813_978' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_979 = add i16 %add_ln813_978, i16 %add_ln813_977"   --->   Operation 5134 'add' 'add_ln813_979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_980 = add i16 %mult_V_462, i16 %mult_V_482"   --->   Operation 5135 'add' 'add_ln813_980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5136 [1/1] (0.78ns)   --->   "%add_ln813_981 = add i16 %mult_V_501, i16 %mult_V_518"   --->   Operation 5136 'add' 'add_ln813_981' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5137 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_982 = add i16 %add_ln813_981, i16 %add_ln813_980"   --->   Operation 5137 'add' 'add_ln813_982' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_983 = add i16 %add_ln813_982, i16 %add_ln813_979"   --->   Operation 5138 'add' 'add_ln813_983' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_985 = add i16 %mult_V_540, i16 %mult_V_617"   --->   Operation 5139 'add' 'add_ln813_985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5140 [1/1] (0.78ns)   --->   "%add_ln813_986 = add i16 %mult_V_728, i16 %mult_V_785"   --->   Operation 5140 'add' 'add_ln813_986' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5141 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_987 = add i16 %add_ln813_986, i16 %add_ln813_985"   --->   Operation 5141 'add' 'add_ln813_987' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_991 = add i16 %add_ln813_990, i16 %add_ln813_987"   --->   Operation 5142 'add' 'add_ln813_991' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_994 = add i16 %add_ln813_993, i16 %add_ln813_992"   --->   Operation 5143 'add' 'add_ln813_994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5144 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_999 = add i16 %add_ln813_998, i16 %add_ln813_994"   --->   Operation 5144 'add' 'add_ln813_999' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5145 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1000 = add i16 %add_ln813_999, i16 %add_ln813_991"   --->   Operation 5145 'add' 'add_ln813_1000' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1004 = add i16 %add_ln813_1003, i16 %add_ln813_1002"   --->   Operation 5146 'add' 'add_ln813_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5147 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1008 = add i16 %add_ln813_1007, i16 %add_ln813_1004"   --->   Operation 5147 'add' 'add_ln813_1008' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5148 [1/1] (0.77ns)   --->   "%add_ln813_1009 = add i16 %sext_ln818_312, i16 %sext_ln818_318"   --->   Operation 5148 'add' 'add_ln813_1009' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1011 = add i16 %add_ln813_1010, i16 %add_ln813_1009"   --->   Operation 5149 'add' 'add_ln813_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5150 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1015 = add i16 %add_ln813_1014, i16 %add_ln813_1011"   --->   Operation 5150 'add' 'add_ln813_1015' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1016 = add i16 %add_ln813_1015, i16 %add_ln813_1008"   --->   Operation 5151 'add' 'add_ln813_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1023 = add i16 %add_ln813_1022, i16 %add_ln813_1019"   --->   Operation 5152 'add' 'add_ln813_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5153 [1/1] (0.00ns)   --->   "%sext_ln813_306 = sext i15 %add_ln813_1026"   --->   Operation 5153 'sext' 'sext_ln813_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5154 [1/1] (0.00ns)   --->   "%sext_ln813_310 = sext i14 %add_ln813_1030"   --->   Operation 5154 'sext' 'sext_ln813_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5155 [1/1] (0.77ns)   --->   "%add_ln813_1031 = add i16 %sext_ln813_310, i16 %sext_ln813_306"   --->   Operation 5155 'add' 'add_ln813_1031' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5156 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1032 = add i16 %add_ln813_1031, i16 %add_ln813_1023"   --->   Operation 5156 'add' 'add_ln813_1032' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5157 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1033 = add i16 %add_ln813_1032, i16 %add_ln813_1016"   --->   Operation 5157 'add' 'add_ln813_1033' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 5158 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5158 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5159 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 975, void @empty_12, void @empty, void @empty, void @empty" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5159 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_32 = add i16 %add_ln813_31, i16 %add_ln813_15"   --->   Operation 5160 'add' 'add_ln813_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5161 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_66 = add i16 %add_ln813_65, i16 %add_ln813_32"   --->   Operation 5161 'add' 'add_ln813_66' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_84 = add i16 %add_ln813_83, i16 %add_ln813_75"   --->   Operation 5162 'add' 'add_ln813_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5163 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_102 = add i16 %add_ln813_101, i16 %add_ln813_84"   --->   Operation 5163 'add' 'add_ln813_102' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_136 = add i16 %add_ln813_135, i16 %add_ln813_118"   --->   Operation 5164 'add' 'add_ln813_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5165 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_172 = add i16 %add_ln813_171, i16 %add_ln813_136"   --->   Operation 5165 'add' 'add_ln813_172' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_202 = add i16 %add_ln813_201, i16 %add_ln813_186"   --->   Operation 5166 'add' 'add_ln813_202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5167 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_234 = add i16 %add_ln813_233, i16 %add_ln813_202"   --->   Operation 5167 'add' 'add_ln813_234' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_242 = add i16 %add_ln813_241, i16 %add_ln813_237"   --->   Operation 5168 'add' 'add_ln813_242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5169 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_252 = add i16 %add_ln813_251, i16 %add_ln813_242"   --->   Operation 5169 'add' 'add_ln813_252' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_271 = add i16 %add_ln813_270, i16 %add_ln813_252"   --->   Operation 5170 'add' 'add_ln813_271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_289 = add i16 %add_ln813_288, i16 %add_ln813_279"   --->   Operation 5171 'add' 'add_ln813_289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5172 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_309 = add i16 %add_ln813_308, i16 %add_ln813_289"   --->   Operation 5172 'add' 'add_ln813_309' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5173 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_310 = add i16 %add_ln813_309, i16 %add_ln813_271"   --->   Operation 5173 'add' 'add_ln813_310' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_317 = add i16 %add_ln813_316, i16 %add_ln813_313"   --->   Operation 5174 'add' 'add_ln813_317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5175 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_326 = add i16 %add_ln813_325, i16 %add_ln813_317"   --->   Operation 5175 'add' 'add_ln813_326' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_334 = add i16 %add_ln813_333, i16 %add_ln813_329"   --->   Operation 5176 'add' 'add_ln813_334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5177 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_343 = add i16 %add_ln813_342, i16 %add_ln813_334"   --->   Operation 5177 'add' 'add_ln813_343' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_344 = add i16 %add_ln813_343, i16 %add_ln813_326"   --->   Operation 5178 'add' 'add_ln813_344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5179 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_380 = add i16 %add_ln813_379, i16 %add_ln813_344"   --->   Operation 5179 'add' 'add_ln813_380' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_387 = add i16 %add_ln813_386, i16 %add_ln813_383"   --->   Operation 5180 'add' 'add_ln813_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5181 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_396 = add i16 %add_ln813_395, i16 %add_ln813_387"   --->   Operation 5181 'add' 'add_ln813_396' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_413 = add i16 %add_ln813_412, i16 %add_ln813_396"   --->   Operation 5182 'add' 'add_ln813_413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5183 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_447 = add i16 %add_ln813_446, i16 %add_ln813_413"   --->   Operation 5183 'add' 'add_ln813_447' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_455 = add i16 %add_ln813_454, i16 %add_ln813_451"   --->   Operation 5184 'add' 'add_ln813_455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5185 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_464 = add i16 %add_ln813_463, i16 %add_ln813_455"   --->   Operation 5185 'add' 'add_ln813_464' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_472 = add i16 %add_ln813_471, i16 %add_ln813_467"   --->   Operation 5186 'add' 'add_ln813_472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5187 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_481 = add i16 %add_ln813_480, i16 %add_ln813_472"   --->   Operation 5187 'add' 'add_ln813_481' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_482 = add i16 %add_ln813_481, i16 %add_ln813_464"   --->   Operation 5188 'add' 'add_ln813_482' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5189 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_518 = add i16 %add_ln813_517, i16 %add_ln813_482"   --->   Operation 5189 'add' 'add_ln813_518' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_544 = add i16 %add_ln813_543, i16 %add_ln813_530"   --->   Operation 5190 'add' 'add_ln813_544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5191 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_572 = add i16 %add_ln813_571, i16 %add_ln813_544"   --->   Operation 5191 'add' 'add_ln813_572' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_598 = add i16 %add_ln813_597, i16 %add_ln813_584"   --->   Operation 5192 'add' 'add_ln813_598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5193 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_625 = add i16 %add_ln813_624, i16 %add_ln813_598"   --->   Operation 5193 'add' 'add_ln813_625' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_656 = add i16 %add_ln813_655, i16 %add_ln813_640"   --->   Operation 5194 'add' 'add_ln813_656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5195 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_689 = add i16 %add_ln813_688, i16 %add_ln813_656"   --->   Operation 5195 'add' 'add_ln813_689' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_697 = add i16 %add_ln813_696, i16 %add_ln813_692"   --->   Operation 5196 'add' 'add_ln813_697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5197 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_707 = add i16 %add_ln813_706, i16 %add_ln813_697"   --->   Operation 5197 'add' 'add_ln813_707' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_726 = add i16 %add_ln813_725, i16 %add_ln813_707"   --->   Operation 5198 'add' 'add_ln813_726' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_744 = add i16 %add_ln813_743, i16 %add_ln813_734"   --->   Operation 5199 'add' 'add_ln813_744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_764 = add i16 %add_ln813_763, i16 %add_ln813_744"   --->   Operation 5200 'add' 'add_ln813_764' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5201 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_765 = add i16 %add_ln813_764, i16 %add_ln813_726"   --->   Operation 5201 'add' 'add_ln813_765' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_803 = add i16 %add_ln813_802, i16 %add_ln813_783"   --->   Operation 5202 'add' 'add_ln813_803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5203 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_842 = add i16 %add_ln813_841, i16 %add_ln813_803"   --->   Operation 5203 'add' 'add_ln813_842' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_864 = add i16 %add_ln813_863, i16 %add_ln813_860"   --->   Operation 5204 'add' 'add_ln813_864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5205 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_873 = add i16 %add_ln813_872, i16 %add_ln813_864"   --->   Operation 5205 'add' 'add_ln813_873' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_874 = add i16 %add_ln813_873, i16 %add_ln813_857"   --->   Operation 5206 'add' 'add_ln813_874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5207 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_908 = add i16 %add_ln813_907, i16 %add_ln813_874"   --->   Operation 5207 'add' 'add_ln813_908' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_938 = add i16 %add_ln813_937, i16 %add_ln813_923"   --->   Operation 5208 'add' 'add_ln813_938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_969 = add i16 %add_ln813_968, i16 %add_ln813_938"   --->   Operation 5209 'add' 'add_ln813_969' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_976 = add i16 %add_ln813_975, i16 %add_ln813_972"   --->   Operation 5210 'add' 'add_ln813_976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5211 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_984 = add i16 %add_ln813_983, i16 %add_ln813_976"   --->   Operation 5211 'add' 'add_ln813_984' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1001 = add i16 %add_ln813_1000, i16 %add_ln813_984"   --->   Operation 5212 'add' 'add_ln813_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5213 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1034 = add i16 %add_ln813_1033, i16 %add_ln813_1001"   --->   Operation 5213 'add' 'add_ln813_1034' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5214 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i256 <undef>, i16 %add_ln813_447" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5214 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5215 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i256 %mrv_i, i16 %add_ln813_102" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5215 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5216 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i256 %mrv_1_i, i16 %add_ln813_172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5216 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5217 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i256 %mrv_2_i, i16 %add_ln813_689" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5217 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5218 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i256 %mrv_3_i, i16 %add_ln813_765" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5218 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5219 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i256 %mrv_4_i, i16 %add_ln813_310" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5219 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5220 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i256 %mrv_5_i, i16 %add_ln813_518" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5220 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5221 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i256 %mrv_6_i, i16 %add_ln813_842" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5221 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5222 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue i256 %mrv_7_i, i16 %add_ln813_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5222 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5223 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue i256 %mrv_8_i, i16 %add_ln813_908" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5223 'insertvalue' 'mrv_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5224 [1/1] (0.00ns)   --->   "%mrv_i_119 = insertvalue i256 %mrv_9_i, i16 %add_ln813_572" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5224 'insertvalue' 'mrv_i_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5225 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue i256 %mrv_i_119, i16 %add_ln813_969" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5225 'insertvalue' 'mrv_10_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5226 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue i256 %mrv_10_i, i16 %add_ln813_380" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5226 'insertvalue' 'mrv_11_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5227 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue i256 %mrv_11_i, i16 %add_ln813_625" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5227 'insertvalue' 'mrv_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5228 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue i256 %mrv_12_i, i16 %add_ln813_1034" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5228 'insertvalue' 'mrv_13_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5229 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue i256 %mrv_13_i, i16 %add_ln813_234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5229 'insertvalue' 'mrv_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5230 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i256 %mrv_14_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5230 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77' [1216]  (0 ns)
	'sub' operation ('sub_ln1273_168') [1224]  (0.803 ns)
	'sub' operation ('r.V') [1228]  (0.809 ns)
	'add' operation ('add_ln813_107') [4162]  (0.775 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'sub' operation ('r.V') [1115]  (0.815 ns)
	'add' operation ('add_ln813_318') [4448]  (0.785 ns)
	'add' operation ('add_ln813_320') [4450]  (0 ns)
	'add' operation ('add_ln813_325') [4455]  (0.675 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln813_242') [4357]  (0 ns)
	'add' operation ('add_ln813_252') [4367]  (0.675 ns)
	'add' operation ('add_ln813_271') [4386]  (0 ns)
	'add' operation ('add_ln813_310') [4440]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
