Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 21:50:21 2025
| Host         : BOOK-JBCPDRK7D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_pipeline_with_grayscale_timing_summary_routed.rpt -pb top_pipeline_with_grayscale_timing_summary_routed.pb -rpx top_pipeline_with_grayscale_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pipeline_with_grayscale
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  4           
TIMING-23  Warning           Combinational loop found                    3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10442)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31187)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (21)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10442)
----------------------------
 There are 10442 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31187)
----------------------------------------------------
 There are 31187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (21)
----------------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                31194          inf        0.000                      0                31194           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         31194 Endpoints
Min Delay         31194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[290][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.916ns  (logic 1.471ns (3.595%)  route 39.445ns (96.405%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      39.445    40.916    logger_inst/rst_IBUF
    SLICE_X52Y55         FDRE                                         r  logger_inst/log_memory_reg[290][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[350][19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.911ns  (logic 1.471ns (3.595%)  route 39.440ns (96.405%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      39.440    40.911    logger_inst/rst_IBUF
    SLICE_X53Y55         FDRE                                         r  logger_inst/log_memory_reg[350][19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[351][19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.761ns  (logic 1.471ns (3.609%)  route 39.290ns (96.391%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      39.290    40.761    logger_inst/rst_IBUF
    SLICE_X52Y56         FDRE                                         r  logger_inst/log_memory_reg[351][19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[344][19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.757ns  (logic 1.471ns (3.609%)  route 39.286ns (96.391%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      39.286    40.757    logger_inst/rst_IBUF
    SLICE_X53Y56         FDRE                                         r  logger_inst/log_memory_reg[344][19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[297][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.605ns  (logic 1.471ns (3.623%)  route 39.134ns (96.377%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      39.134    40.605    logger_inst/rst_IBUF
    SLICE_X52Y53         FDRE                                         r  logger_inst/log_memory_reg[297][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[333][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.600ns  (logic 1.471ns (3.623%)  route 39.129ns (96.377%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      39.129    40.600    logger_inst/rst_IBUF
    SLICE_X53Y53         FDRE                                         r  logger_inst/log_memory_reg[333][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[303][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.450ns  (logic 1.471ns (3.636%)  route 38.979ns (96.364%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      38.979    40.450    logger_inst/rst_IBUF
    SLICE_X52Y54         FDRE                                         r  logger_inst/log_memory_reg[303][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[296][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.445ns  (logic 1.471ns (3.637%)  route 38.974ns (96.363%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      38.974    40.445    logger_inst/rst_IBUF
    SLICE_X53Y54         FDRE                                         r  logger_inst/log_memory_reg[296][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[322][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.379ns  (logic 1.471ns (3.643%)  route 38.909ns (96.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      38.909    40.379    logger_inst/rst_IBUF
    SLICE_X55Y56         FDRE                                         r  logger_inst/log_memory_reg[322][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[322][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.379ns  (logic 1.471ns (3.643%)  route 38.909ns (96.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=10111, routed)      38.909    40.379    logger_inst/rst_IBUF
    SLICE_X55Y56         FDRE                                         r  logger_inst/log_memory_reg[322][3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo3/rd_ptr_gray_sync1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/rd_ptr_gray_sync2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y3          FDCE                         0.000     0.000 r  fifo3/rd_ptr_gray_sync1_reg[10]/C
    SLICE_X79Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo3/rd_ptr_gray_sync1_reg[10]/Q
                         net (fo=1, routed)           0.056     0.197    fifo3/rd_ptr_gray_sync1[10]
    SLICE_X79Y3          FDCE                                         r  fifo3/rd_ptr_gray_sync2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo3/rd_ptr_gray_sync1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/rd_ptr_gray_sync2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y3          FDCE                         0.000     0.000 r  fifo3/rd_ptr_gray_sync1_reg[11]/C
    SLICE_X79Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo3/rd_ptr_gray_sync1_reg[11]/Q
                         net (fo=1, routed)           0.056     0.197    fifo3/rd_ptr_gray_sync1[11]
    SLICE_X79Y3          FDCE                                         r  fifo3/rd_ptr_gray_sync2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rl_agent_inst/rand_lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rl_agent_inst/rand_lfsr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDSE                         0.000     0.000 r  rl_agent_inst/rand_lfsr_reg[0]/C
    SLICE_X60Y5          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  rl_agent_inst/rand_lfsr_reg[0]/Q
                         net (fo=3, routed)           0.078     0.219    rl_agent_inst/rand_lfsr_reg_n_0_[0]
    SLICE_X60Y5          FDRE                                         r  rl_agent_inst/rand_lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/wr_ptr_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_gray_sync1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDCE                         0.000     0.000 r  fifo2/wr_ptr_gray_reg[0]/C
    SLICE_X26Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fifo2/wr_ptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    fifo2/wr_ptr_gray[0]
    SLICE_X26Y5          FDCE                                         r  fifo2/wr_ptr_gray_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assembler1/pixel_out_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            resizer_inst/data_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.128ns (55.758%)  route 0.102ns (44.242%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE                         0.000     0.000 r  assembler1/pixel_out_reg[22]/C
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  assembler1/pixel_out_reg[22]/Q
                         net (fo=1, routed)           0.102     0.230    resizer_inst/D[22]
    SLICE_X38Y5          FDCE                                         r  resizer_inst/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/rd_ptr_gray_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/rd_ptr_gray_sync1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE                         0.000     0.000 r  fifo1/rd_ptr_gray_reg[4]/C
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  fifo1/rd_ptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.105     0.233    fifo1/rd_ptr_gray[4]
    SLICE_X43Y1          FDCE                                         r  fifo1/rd_ptr_gray_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 splitter_inst/pixel_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            splitter_inst/bram_wr_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE                         0.000     0.000 r  splitter_inst/pixel_reg_reg[14]/C
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  splitter_inst/pixel_reg_reg[14]/Q
                         net (fo=1, routed)           0.051     0.192    splitter_inst/pixel_reg_reg_n_0_[14]
    SLICE_X41Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.237 r  splitter_inst/bram_wr_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.237    splitter_inst/bram_wr_data[6]_i_1_n_0
    SLICE_X41Y5          FDCE                                         r  splitter_inst/bram_wr_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo3/rd_ptr_gray_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/rd_ptr_gray_sync1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDCE                         0.000     0.000 r  fifo3/rd_ptr_gray_reg[11]/C
    SLICE_X79Y2          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  fifo3/rd_ptr_gray_reg[11]/Q
                         net (fo=1, routed)           0.110     0.238    fifo3/rd_ptr_gray[11]
    SLICE_X79Y3          FDCE                                         r  fifo3/rd_ptr_gray_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assembler1/pixel_out_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            resizer_inst/data_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE                         0.000     0.000 r  assembler1/pixel_out_reg[15]/C
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  assembler1/pixel_out_reg[15]/Q
                         net (fo=1, routed)           0.099     0.240    resizer_inst/D[15]
    SLICE_X38Y5          FDCE                                         r  resizer_inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 assembler1/pixel_out_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            resizer_inst/data_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDCE                         0.000     0.000 r  assembler1/pixel_out_reg[12]/C
    SLICE_X37Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  assembler1/pixel_out_reg[12]/Q
                         net (fo=1, routed)           0.099     0.240    resizer_inst/D[12]
    SLICE_X38Y4          FDCE                                         r  resizer_inst/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------





