

================================================================
== Vivado HLS Report for 'scalef'
================================================================
* Date:           Sat May 15 13:19:34 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       scalefactorpipe
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.789|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5016|  5016|  5016|  5016|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  5014|  5014|        65|         50|          2|   100|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 50, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 50, D = 65, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 67 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 2 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %as) nounwind, !map !64"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %bs) nounwind, !map !68"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @scalef_str) nounwind"   --->   Operation 70 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %row ]"   --->   Operation 72 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln24_96, %row ]" [imageprosseing/imgpro.c:24]   --->   Operation 73 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i14 %phi_mul to i64" [imageprosseing/imgpro.c:20]   --->   Operation 74 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.48ns)   --->   "%icmp_ln20 = icmp eq i7 %i_0, -28" [imageprosseing/imgpro.c:20]   --->   Operation 75 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:20]   --->   Operation 77 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %2, label %row" [imageprosseing/imgpro.c:20]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%as_addr = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln20" [imageprosseing/imgpro.c:24]   --->   Operation 79 'getelementptr' 'as_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln24 = or i14 %phi_mul, 1" [imageprosseing/imgpro.c:24]   --->   Operation 80 'or' 'or_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %or_ln24 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 81 'zext' 'zext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%as_addr_1 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24" [imageprosseing/imgpro.c:24]   --->   Operation 82 'getelementptr' 'as_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%as_load = load i32* %as_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 83 'load' 'as_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%as_load_1 = load i32* %as_addr_1, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 84 'load' 'as_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln24_1 = or i14 %phi_mul, 2" [imageprosseing/imgpro.c:24]   --->   Operation 85 'or' 'or_ln24_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i14 %or_ln24_1 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 86 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%as_addr_2 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_1" [imageprosseing/imgpro.c:24]   --->   Operation 87 'getelementptr' 'as_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln24_2 = or i14 %phi_mul, 3" [imageprosseing/imgpro.c:24]   --->   Operation 88 'or' 'or_ln24_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i14 %or_ln24_2 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 89 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%as_addr_3 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_2" [imageprosseing/imgpro.c:24]   --->   Operation 90 'getelementptr' 'as_addr_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%as_load = load i32* %as_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 91 'load' 'as_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%as_load_1 = load i32* %as_addr_1, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 92 'load' 'as_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%as_load_2 = load i32* %as_addr_2, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 93 'load' 'as_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%as_load_3 = load i32* %as_addr_3, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 94 'load' 'as_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 95 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %phi_mul, 4" [imageprosseing/imgpro.c:24]   --->   Operation 95 'add' 'add_ln24' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i14 %add_ln24 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 96 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%as_addr_4 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_3" [imageprosseing/imgpro.c:24]   --->   Operation 97 'getelementptr' 'as_addr_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.81ns)   --->   "%add_ln24_1 = add i14 %phi_mul, 5" [imageprosseing/imgpro.c:24]   --->   Operation 98 'add' 'add_ln24_1' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i14 %add_ln24_1 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 99 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%as_addr_5 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_4" [imageprosseing/imgpro.c:24]   --->   Operation 100 'getelementptr' 'as_addr_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 101 [6/6] (6.28ns)   --->   "%tmp1 = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 101 'sitodp' 'tmp1' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 102 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 102 'sitodp' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (3.25ns)   --->   "%as_load_2 = load i32* %as_addr_2, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 103 'load' 'as_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 104 [1/2] (3.25ns)   --->   "%as_load_3 = load i32* %as_addr_3, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 104 'load' 'as_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%as_load_4 = load i32* %as_addr_4, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 105 'load' 'as_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%as_load_5 = load i32* %as_addr_5, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 106 'load' 'as_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 107 [1/1] (1.81ns)   --->   "%add_ln24_2 = add i14 %phi_mul, 6" [imageprosseing/imgpro.c:24]   --->   Operation 107 'add' 'add_ln24_2' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i14 %add_ln24_2 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 108 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%as_addr_6 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_5" [imageprosseing/imgpro.c:24]   --->   Operation 109 'getelementptr' 'as_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln24_3 = add i14 %phi_mul, 7" [imageprosseing/imgpro.c:24]   --->   Operation 110 'add' 'add_ln24_3' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i14 %add_ln24_3 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 111 'zext' 'zext_ln24_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%as_addr_7 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_6" [imageprosseing/imgpro.c:24]   --->   Operation 112 'getelementptr' 'as_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 113 [5/6] (6.28ns)   --->   "%tmp1 = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 113 'sitodp' 'tmp1' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 114 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 114 'sitodp' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 115 [6/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 115 'sitodp' 'tmp_16' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 116 [6/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 116 'sitodp' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 117 [1/2] (3.25ns)   --->   "%as_load_4 = load i32* %as_addr_4, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 117 'load' 'as_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 118 [1/2] (3.25ns)   --->   "%as_load_5 = load i32* %as_addr_5, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 118 'load' 'as_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%as_load_6 = load i32* %as_addr_6, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 119 'load' 'as_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%as_load_7 = load i32* %as_addr_7, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 120 'load' 'as_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 121 [1/1] (1.81ns)   --->   "%add_ln24_4 = add i14 %phi_mul, 8" [imageprosseing/imgpro.c:24]   --->   Operation 121 'add' 'add_ln24_4' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i14 %add_ln24_4 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 122 'zext' 'zext_ln24_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%as_addr_8 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_7" [imageprosseing/imgpro.c:24]   --->   Operation 123 'getelementptr' 'as_addr_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.81ns)   --->   "%add_ln24_5 = add i14 %phi_mul, 9" [imageprosseing/imgpro.c:24]   --->   Operation 124 'add' 'add_ln24_5' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i14 %add_ln24_5 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 125 'zext' 'zext_ln24_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%as_addr_9 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_8" [imageprosseing/imgpro.c:24]   --->   Operation 126 'getelementptr' 'as_addr_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 127 [4/6] (6.28ns)   --->   "%tmp1 = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 127 'sitodp' 'tmp1' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 128 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 128 'sitodp' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 129 [5/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 129 'sitodp' 'tmp_16' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 130 [5/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 130 'sitodp' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 131 [6/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 131 'sitodp' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 132 [6/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 132 'sitodp' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 133 [1/2] (3.25ns)   --->   "%as_load_6 = load i32* %as_addr_6, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 133 'load' 'as_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 134 [1/2] (3.25ns)   --->   "%as_load_7 = load i32* %as_addr_7, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 134 'load' 'as_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 135 [2/2] (3.25ns)   --->   "%as_load_8 = load i32* %as_addr_8, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 135 'load' 'as_load_8' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 136 [2/2] (3.25ns)   --->   "%as_load_9 = load i32* %as_addr_9, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 136 'load' 'as_load_9' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 137 [1/1] (1.81ns)   --->   "%add_ln24_6 = add i14 %phi_mul, 10" [imageprosseing/imgpro.c:24]   --->   Operation 137 'add' 'add_ln24_6' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i14 %add_ln24_6 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 138 'zext' 'zext_ln24_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%as_addr_10 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_9" [imageprosseing/imgpro.c:24]   --->   Operation 139 'getelementptr' 'as_addr_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.81ns)   --->   "%add_ln24_7 = add i14 %phi_mul, 11" [imageprosseing/imgpro.c:24]   --->   Operation 140 'add' 'add_ln24_7' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln24_10 = zext i14 %add_ln24_7 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 141 'zext' 'zext_ln24_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%as_addr_11 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_10" [imageprosseing/imgpro.c:24]   --->   Operation 142 'getelementptr' 'as_addr_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 143 [3/6] (6.28ns)   --->   "%tmp1 = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 143 'sitodp' 'tmp1' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 144 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 144 'sitodp' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 145 [4/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 145 'sitodp' 'tmp_16' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 146 [4/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 146 'sitodp' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 147 [5/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 147 'sitodp' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 148 [5/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 148 'sitodp' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 149 [6/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 149 'sitodp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 150 [6/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 150 'sitodp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 151 [1/2] (3.25ns)   --->   "%as_load_8 = load i32* %as_addr_8, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 151 'load' 'as_load_8' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 152 [1/2] (3.25ns)   --->   "%as_load_9 = load i32* %as_addr_9, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 152 'load' 'as_load_9' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 153 [2/2] (3.25ns)   --->   "%as_load_10 = load i32* %as_addr_10, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 153 'load' 'as_load_10' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 154 [2/2] (3.25ns)   --->   "%as_load_11 = load i32* %as_addr_11, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 154 'load' 'as_load_11' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 155 [1/1] (1.81ns)   --->   "%add_ln24_8 = add i14 %phi_mul, 12" [imageprosseing/imgpro.c:24]   --->   Operation 155 'add' 'add_ln24_8' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i14 %add_ln24_8 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 156 'zext' 'zext_ln24_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%as_addr_12 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_11" [imageprosseing/imgpro.c:24]   --->   Operation 157 'getelementptr' 'as_addr_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (1.81ns)   --->   "%add_ln24_9 = add i14 %phi_mul, 13" [imageprosseing/imgpro.c:24]   --->   Operation 158 'add' 'add_ln24_9' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i14 %add_ln24_9 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 159 'zext' 'zext_ln24_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%as_addr_13 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_12" [imageprosseing/imgpro.c:24]   --->   Operation 160 'getelementptr' 'as_addr_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 161 [2/6] (6.28ns)   --->   "%tmp1 = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 161 'sitodp' 'tmp1' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 162 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 162 'sitodp' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 163 [3/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 163 'sitodp' 'tmp_16' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 164 [3/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 164 'sitodp' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 165 [4/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 165 'sitodp' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 166 [4/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 166 'sitodp' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 167 [5/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 167 'sitodp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 168 [5/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 168 'sitodp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 169 [6/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 169 'sitodp' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 170 [6/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 170 'sitodp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 171 [1/2] (3.25ns)   --->   "%as_load_10 = load i32* %as_addr_10, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 171 'load' 'as_load_10' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 172 [1/2] (3.25ns)   --->   "%as_load_11 = load i32* %as_addr_11, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 172 'load' 'as_load_11' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 173 [2/2] (3.25ns)   --->   "%as_load_12 = load i32* %as_addr_12, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 173 'load' 'as_load_12' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 174 [2/2] (3.25ns)   --->   "%as_load_13 = load i32* %as_addr_13, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 174 'load' 'as_load_13' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 175 [1/1] (1.81ns)   --->   "%add_ln24_10 = add i14 %phi_mul, 14" [imageprosseing/imgpro.c:24]   --->   Operation 175 'add' 'add_ln24_10' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i14 %add_ln24_10 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 176 'zext' 'zext_ln24_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%as_addr_14 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_13" [imageprosseing/imgpro.c:24]   --->   Operation 177 'getelementptr' 'as_addr_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (1.81ns)   --->   "%add_ln24_11 = add i14 %phi_mul, 15" [imageprosseing/imgpro.c:24]   --->   Operation 178 'add' 'add_ln24_11' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i14 %add_ln24_11 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 179 'zext' 'zext_ln24_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%as_addr_15 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_14" [imageprosseing/imgpro.c:24]   --->   Operation 180 'getelementptr' 'as_addr_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 181 [1/6] (6.28ns)   --->   "%tmp1 = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 181 'sitodp' 'tmp1' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 182 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 182 'sitodp' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 183 [2/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 183 'sitodp' 'tmp_16' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 184 [2/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 184 'sitodp' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 185 [3/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 185 'sitodp' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 186 [3/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 186 'sitodp' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 187 [4/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 187 'sitodp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 188 [4/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 188 'sitodp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 189 [5/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 189 'sitodp' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 190 [5/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 190 'sitodp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 191 [6/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 191 'sitodp' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 192 [6/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 192 'sitodp' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 193 [1/2] (3.25ns)   --->   "%as_load_12 = load i32* %as_addr_12, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 193 'load' 'as_load_12' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 194 [1/2] (3.25ns)   --->   "%as_load_13 = load i32* %as_addr_13, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 194 'load' 'as_load_13' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 195 [2/2] (3.25ns)   --->   "%as_load_14 = load i32* %as_addr_14, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 195 'load' 'as_load_14' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 196 [2/2] (3.25ns)   --->   "%as_load_15 = load i32* %as_addr_15, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 196 'load' 'as_load_15' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 197 [1/1] (1.81ns)   --->   "%add_ln24_12 = add i14 %phi_mul, 16" [imageprosseing/imgpro.c:24]   --->   Operation 197 'add' 'add_ln24_12' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln24_15 = zext i14 %add_ln24_12 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 198 'zext' 'zext_ln24_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%as_addr_16 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_15" [imageprosseing/imgpro.c:24]   --->   Operation 199 'getelementptr' 'as_addr_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.81ns)   --->   "%add_ln24_13 = add i14 %phi_mul, 17" [imageprosseing/imgpro.c:24]   --->   Operation 200 'add' 'add_ln24_13' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln24_16 = zext i14 %add_ln24_13 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 201 'zext' 'zext_ln24_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%as_addr_17 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_16" [imageprosseing/imgpro.c:24]   --->   Operation 202 'getelementptr' 'as_addr_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 203 [6/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp1, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 203 'dmul' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [6/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 204 'dmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 205 'sitodp' 'tmp_16' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 206 [1/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 206 'sitodp' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 207 [2/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 207 'sitodp' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 208 [2/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 208 'sitodp' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 209 [3/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 209 'sitodp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 210 [3/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 210 'sitodp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 211 [4/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 211 'sitodp' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 212 [4/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 212 'sitodp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 213 [5/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 213 'sitodp' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 214 [5/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 214 'sitodp' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 215 [6/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 215 'sitodp' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 216 [6/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 216 'sitodp' 'tmp_13' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 217 [1/2] (3.25ns)   --->   "%as_load_14 = load i32* %as_addr_14, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 217 'load' 'as_load_14' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 218 [1/2] (3.25ns)   --->   "%as_load_15 = load i32* %as_addr_15, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 218 'load' 'as_load_15' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 219 [2/2] (3.25ns)   --->   "%as_load_16 = load i32* %as_addr_16, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 219 'load' 'as_load_16' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 220 [2/2] (3.25ns)   --->   "%as_load_17 = load i32* %as_addr_17, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 220 'load' 'as_load_17' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 221 [1/1] (1.81ns)   --->   "%add_ln24_14 = add i14 %phi_mul, 18" [imageprosseing/imgpro.c:24]   --->   Operation 221 'add' 'add_ln24_14' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln24_17 = zext i14 %add_ln24_14 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 222 'zext' 'zext_ln24_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%as_addr_18 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_17" [imageprosseing/imgpro.c:24]   --->   Operation 223 'getelementptr' 'as_addr_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (1.81ns)   --->   "%add_ln24_15 = add i14 %phi_mul, 19" [imageprosseing/imgpro.c:24]   --->   Operation 224 'add' 'add_ln24_15' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln24_18 = zext i14 %add_ln24_15 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 225 'zext' 'zext_ln24_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%as_addr_19 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_18" [imageprosseing/imgpro.c:24]   --->   Operation 226 'getelementptr' 'as_addr_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 227 [5/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp1, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 227 'dmul' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [5/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 228 'dmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [6/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 229 'dmul' 'tmp_1_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [6/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 230 'dmul' 'tmp_1_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 231 'sitodp' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 232 [1/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 232 'sitodp' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 233 [2/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 233 'sitodp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 234 [2/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 234 'sitodp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 235 [3/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 235 'sitodp' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 236 [3/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 236 'sitodp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 237 [4/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 237 'sitodp' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 238 [4/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 238 'sitodp' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 239 [5/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 239 'sitodp' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 240 [5/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 240 'sitodp' 'tmp_13' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 241 [6/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 241 'sitodp' 'tmp_14' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 242 [6/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 242 'sitodp' 'tmp_15' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 243 [1/2] (3.25ns)   --->   "%as_load_16 = load i32* %as_addr_16, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 243 'load' 'as_load_16' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 244 [1/2] (3.25ns)   --->   "%as_load_17 = load i32* %as_addr_17, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 244 'load' 'as_load_17' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 245 [2/2] (3.25ns)   --->   "%as_load_18 = load i32* %as_addr_18, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 245 'load' 'as_load_18' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 246 [2/2] (3.25ns)   --->   "%as_load_19 = load i32* %as_addr_19, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 246 'load' 'as_load_19' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 247 [1/1] (1.81ns)   --->   "%add_ln24_16 = add i14 %phi_mul, 20" [imageprosseing/imgpro.c:24]   --->   Operation 247 'add' 'add_ln24_16' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i14 %add_ln24_16 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 248 'zext' 'zext_ln24_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%as_addr_20 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_19" [imageprosseing/imgpro.c:24]   --->   Operation 249 'getelementptr' 'as_addr_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (1.81ns)   --->   "%add_ln24_17 = add i14 %phi_mul, 21" [imageprosseing/imgpro.c:24]   --->   Operation 250 'add' 'add_ln24_17' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln24_20 = zext i14 %add_ln24_17 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 251 'zext' 'zext_ln24_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%as_addr_21 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_20" [imageprosseing/imgpro.c:24]   --->   Operation 252 'getelementptr' 'as_addr_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 253 [4/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp1, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 253 'dmul' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [4/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 254 'dmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [5/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 255 'dmul' 'tmp_1_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [5/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 256 'dmul' 'tmp_1_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [6/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 257 'dmul' 'tmp_1_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [6/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 258 'dmul' 'tmp_1_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [1/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 259 'sitodp' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 260 [1/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 260 'sitodp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 261 [2/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 261 'sitodp' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 262 [2/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 262 'sitodp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 263 [3/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 263 'sitodp' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 264 [3/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 264 'sitodp' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 265 [4/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 265 'sitodp' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 266 [4/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 266 'sitodp' 'tmp_13' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 267 [5/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 267 'sitodp' 'tmp_14' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 268 [5/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 268 'sitodp' 'tmp_15' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 269 [6/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 269 'sitodp' 'tmp_27' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 270 [6/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 270 'sitodp' 'tmp_17' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 271 [1/2] (3.25ns)   --->   "%as_load_18 = load i32* %as_addr_18, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 271 'load' 'as_load_18' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 272 [1/2] (3.25ns)   --->   "%as_load_19 = load i32* %as_addr_19, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 272 'load' 'as_load_19' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 273 [2/2] (3.25ns)   --->   "%as_load_20 = load i32* %as_addr_20, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 273 'load' 'as_load_20' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 274 [2/2] (3.25ns)   --->   "%as_load_21 = load i32* %as_addr_21, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 274 'load' 'as_load_21' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 275 [1/1] (1.81ns)   --->   "%add_ln24_18 = add i14 %phi_mul, 22" [imageprosseing/imgpro.c:24]   --->   Operation 275 'add' 'add_ln24_18' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln24_21 = zext i14 %add_ln24_18 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 276 'zext' 'zext_ln24_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%as_addr_22 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_21" [imageprosseing/imgpro.c:24]   --->   Operation 277 'getelementptr' 'as_addr_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (1.81ns)   --->   "%add_ln24_19 = add i14 %phi_mul, 23" [imageprosseing/imgpro.c:24]   --->   Operation 278 'add' 'add_ln24_19' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln24_22 = zext i14 %add_ln24_19 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 279 'zext' 'zext_ln24_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%as_addr_23 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_22" [imageprosseing/imgpro.c:24]   --->   Operation 280 'getelementptr' 'as_addr_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 281 [3/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp1, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 281 'dmul' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [3/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 282 'dmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [4/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 283 'dmul' 'tmp_1_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [4/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 284 'dmul' 'tmp_1_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [5/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 285 'dmul' 'tmp_1_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [5/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 286 'dmul' 'tmp_1_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [6/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 287 'dmul' 'tmp_1_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [6/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 288 'dmul' 'tmp_1_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 289 [1/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 289 'sitodp' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 290 [1/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 290 'sitodp' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 291 [2/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 291 'sitodp' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 292 [2/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 292 'sitodp' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 293 [3/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 293 'sitodp' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 294 [3/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 294 'sitodp' 'tmp_13' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 295 [4/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 295 'sitodp' 'tmp_14' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 296 [4/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 296 'sitodp' 'tmp_15' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 297 [5/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 297 'sitodp' 'tmp_27' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 298 [5/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 298 'sitodp' 'tmp_17' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 299 [6/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 299 'sitodp' 'tmp_18' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 300 [6/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 300 'sitodp' 'tmp_19' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 301 [1/2] (3.25ns)   --->   "%as_load_20 = load i32* %as_addr_20, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 301 'load' 'as_load_20' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 302 [1/2] (3.25ns)   --->   "%as_load_21 = load i32* %as_addr_21, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 302 'load' 'as_load_21' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 303 [2/2] (3.25ns)   --->   "%as_load_22 = load i32* %as_addr_22, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 303 'load' 'as_load_22' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 304 [2/2] (3.25ns)   --->   "%as_load_23 = load i32* %as_addr_23, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 304 'load' 'as_load_23' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 7.78>
ST_14 : Operation 305 [1/1] (1.81ns)   --->   "%add_ln24_20 = add i14 %phi_mul, 24" [imageprosseing/imgpro.c:24]   --->   Operation 305 'add' 'add_ln24_20' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln24_23 = zext i14 %add_ln24_20 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 306 'zext' 'zext_ln24_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%as_addr_24 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_23" [imageprosseing/imgpro.c:24]   --->   Operation 307 'getelementptr' 'as_addr_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (1.81ns)   --->   "%add_ln24_21 = add i14 %phi_mul, 25" [imageprosseing/imgpro.c:24]   --->   Operation 308 'add' 'add_ln24_21' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln24_24 = zext i14 %add_ln24_21 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 309 'zext' 'zext_ln24_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%as_addr_25 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_24" [imageprosseing/imgpro.c:24]   --->   Operation 310 'getelementptr' 'as_addr_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 311 [2/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp1, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 311 'dmul' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [2/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 312 'dmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [3/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 313 'dmul' 'tmp_1_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [3/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 314 'dmul' 'tmp_1_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [4/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 315 'dmul' 'tmp_1_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [4/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 316 'dmul' 'tmp_1_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [5/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 317 'dmul' 'tmp_1_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [5/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 318 'dmul' 'tmp_1_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [6/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 319 'dmul' 'tmp_1_8' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [6/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 320 'dmul' 'tmp_1_9' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 321 'sitodp' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 322 [1/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 322 'sitodp' 'tmp_11' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 323 [2/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 323 'sitodp' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 324 [2/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 324 'sitodp' 'tmp_13' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 325 [3/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 325 'sitodp' 'tmp_14' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 326 [3/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 326 'sitodp' 'tmp_15' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 327 [4/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 327 'sitodp' 'tmp_27' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 328 [4/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 328 'sitodp' 'tmp_17' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 329 [5/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 329 'sitodp' 'tmp_18' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 330 [5/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 330 'sitodp' 'tmp_19' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 331 [6/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 331 'sitodp' 'tmp_20' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 332 [6/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 332 'sitodp' 'tmp_21' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 333 [1/2] (3.25ns)   --->   "%as_load_22 = load i32* %as_addr_22, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 333 'load' 'as_load_22' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 334 [1/2] (3.25ns)   --->   "%as_load_23 = load i32* %as_addr_23, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 334 'load' 'as_load_23' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 335 [2/2] (3.25ns)   --->   "%as_load_24 = load i32* %as_addr_24, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 335 'load' 'as_load_24' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 336 [2/2] (3.25ns)   --->   "%as_load_25 = load i32* %as_addr_25, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 336 'load' 'as_load_25' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 337 [1/1] (1.81ns)   --->   "%add_ln24_22 = add i14 %phi_mul, 26" [imageprosseing/imgpro.c:24]   --->   Operation 337 'add' 'add_ln24_22' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln24_25 = zext i14 %add_ln24_22 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 338 'zext' 'zext_ln24_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%as_addr_26 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_25" [imageprosseing/imgpro.c:24]   --->   Operation 339 'getelementptr' 'as_addr_26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (1.81ns)   --->   "%add_ln24_23 = add i14 %phi_mul, 27" [imageprosseing/imgpro.c:24]   --->   Operation 340 'add' 'add_ln24_23' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln24_26 = zext i14 %add_ln24_23 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 341 'zext' 'zext_ln24_26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%as_addr_27 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_26" [imageprosseing/imgpro.c:24]   --->   Operation 342 'getelementptr' 'as_addr_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 343 [1/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp1, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 343 'dmul' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [1/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 344 'dmul' 'tmp_1_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [2/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 345 'dmul' 'tmp_1_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [2/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 346 'dmul' 'tmp_1_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 347 [3/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 347 'dmul' 'tmp_1_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [3/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 348 'dmul' 'tmp_1_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 349 [4/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 349 'dmul' 'tmp_1_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [4/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 350 'dmul' 'tmp_1_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [5/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 351 'dmul' 'tmp_1_8' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [5/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 352 'dmul' 'tmp_1_9' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 353 [6/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 353 'dmul' 'tmp_1_s' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 354 [6/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 354 'dmul' 'tmp_1_10' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 355 'sitodp' 'tmp_12' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 356 [1/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 356 'sitodp' 'tmp_13' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 357 [2/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 357 'sitodp' 'tmp_14' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 358 [2/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 358 'sitodp' 'tmp_15' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 359 [3/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 359 'sitodp' 'tmp_27' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 360 [3/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 360 'sitodp' 'tmp_17' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 361 [4/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 361 'sitodp' 'tmp_18' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 362 [4/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 362 'sitodp' 'tmp_19' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 363 [5/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 363 'sitodp' 'tmp_20' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 364 [5/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 364 'sitodp' 'tmp_21' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 365 [6/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 365 'sitodp' 'tmp_22' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 366 [6/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 366 'sitodp' 'tmp_23' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 367 [1/2] (3.25ns)   --->   "%as_load_24 = load i32* %as_addr_24, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 367 'load' 'as_load_24' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 368 [1/2] (3.25ns)   --->   "%as_load_25 = load i32* %as_addr_25, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 368 'load' 'as_load_25' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 369 [2/2] (3.25ns)   --->   "%as_load_26 = load i32* %as_addr_26, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 369 'load' 'as_load_26' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 370 [2/2] (3.25ns)   --->   "%as_load_27 = load i32* %as_addr_27, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 370 'load' 'as_load_27' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 371 [1/1] (1.81ns)   --->   "%add_ln24_24 = add i14 %phi_mul, 28" [imageprosseing/imgpro.c:24]   --->   Operation 371 'add' 'add_ln24_24' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln24_27 = zext i14 %add_ln24_24 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 372 'zext' 'zext_ln24_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%as_addr_28 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_27" [imageprosseing/imgpro.c:24]   --->   Operation 373 'getelementptr' 'as_addr_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (1.81ns)   --->   "%add_ln24_25 = add i14 %phi_mul, 29" [imageprosseing/imgpro.c:24]   --->   Operation 374 'add' 'add_ln24_25' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln24_28 = zext i14 %add_ln24_25 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 375 'zext' 'zext_ln24_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%as_addr_29 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_28" [imageprosseing/imgpro.c:24]   --->   Operation 376 'getelementptr' 'as_addr_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 377 [2/2] (6.94ns)   --->   "%tmp_2 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1)" [imageprosseing/imgpro.c:24]   --->   Operation 377 'call' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 378 [2/2] (6.94ns)   --->   "%tmp_2_1 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_1)" [imageprosseing/imgpro.c:24]   --->   Operation 378 'call' 'tmp_2_1' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 379 [1/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 379 'dmul' 'tmp_1_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [1/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 380 'dmul' 'tmp_1_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [2/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 381 'dmul' 'tmp_1_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [2/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 382 'dmul' 'tmp_1_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [3/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 383 'dmul' 'tmp_1_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [3/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 384 'dmul' 'tmp_1_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [4/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 385 'dmul' 'tmp_1_8' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 386 [4/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 386 'dmul' 'tmp_1_9' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [5/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 387 'dmul' 'tmp_1_s' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [5/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 388 'dmul' 'tmp_1_10' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 389 [6/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 389 'dmul' 'tmp_1_11' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 390 [6/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 390 'dmul' 'tmp_1_12' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 391 [1/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 391 'sitodp' 'tmp_14' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 392 [1/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 392 'sitodp' 'tmp_15' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 393 [2/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 393 'sitodp' 'tmp_27' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 394 [2/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 394 'sitodp' 'tmp_17' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 395 [3/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 395 'sitodp' 'tmp_18' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 396 [3/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 396 'sitodp' 'tmp_19' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 397 [4/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 397 'sitodp' 'tmp_20' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 398 [4/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 398 'sitodp' 'tmp_21' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 399 [5/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 399 'sitodp' 'tmp_22' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 400 [5/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 400 'sitodp' 'tmp_23' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 401 [6/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 401 'sitodp' 'tmp_24' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 402 [6/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 402 'sitodp' 'tmp_25' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 403 [1/2] (3.25ns)   --->   "%as_load_26 = load i32* %as_addr_26, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 403 'load' 'as_load_26' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 404 [1/2] (3.25ns)   --->   "%as_load_27 = load i32* %as_addr_27, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 404 'load' 'as_load_27' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 405 [2/2] (3.25ns)   --->   "%as_load_28 = load i32* %as_addr_28, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 405 'load' 'as_load_28' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 406 [2/2] (3.25ns)   --->   "%as_load_29 = load i32* %as_addr_29, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 406 'load' 'as_load_29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 16> <Delay = 7.78>
ST_17 : Operation 407 [1/1] (1.81ns)   --->   "%add_ln24_26 = add i14 %phi_mul, 30" [imageprosseing/imgpro.c:24]   --->   Operation 407 'add' 'add_ln24_26' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln24_29 = zext i14 %add_ln24_26 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 408 'zext' 'zext_ln24_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%as_addr_30 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_29" [imageprosseing/imgpro.c:24]   --->   Operation 409 'getelementptr' 'as_addr_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (1.81ns)   --->   "%add_ln24_27 = add i14 %phi_mul, 31" [imageprosseing/imgpro.c:24]   --->   Operation 410 'add' 'add_ln24_27' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln24_30 = zext i14 %add_ln24_27 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 411 'zext' 'zext_ln24_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%as_addr_31 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_30" [imageprosseing/imgpro.c:24]   --->   Operation 412 'getelementptr' 'as_addr_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%bs_addr = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln20" [imageprosseing/imgpro.c:24]   --->   Operation 413 'getelementptr' 'bs_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (0.00ns)   --->   "%bs_addr_1 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24" [imageprosseing/imgpro.c:24]   --->   Operation 414 'getelementptr' 'bs_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 415 [1/2] (3.25ns)   --->   "%tmp_2 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1)" [imageprosseing/imgpro.c:24]   --->   Operation 415 'call' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 416 [1/1] (3.25ns)   --->   "store i32 %tmp_2, i32* %bs_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 416 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 417 [1/2] (3.25ns)   --->   "%tmp_2_1 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_1)" [imageprosseing/imgpro.c:24]   --->   Operation 417 'call' 'tmp_2_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 418 [1/1] (3.25ns)   --->   "store i32 %tmp_2_1, i32* %bs_addr_1, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 418 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 419 [2/2] (6.94ns)   --->   "%tmp_2_2 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_2)" [imageprosseing/imgpro.c:24]   --->   Operation 419 'call' 'tmp_2_2' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 420 [2/2] (6.94ns)   --->   "%tmp_2_3 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_3)" [imageprosseing/imgpro.c:24]   --->   Operation 420 'call' 'tmp_2_3' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 421 [1/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 421 'dmul' 'tmp_1_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [1/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 422 'dmul' 'tmp_1_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 423 [2/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 423 'dmul' 'tmp_1_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 424 [2/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 424 'dmul' 'tmp_1_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 425 [3/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 425 'dmul' 'tmp_1_8' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 426 [3/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 426 'dmul' 'tmp_1_9' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 427 [4/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 427 'dmul' 'tmp_1_s' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 428 [4/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 428 'dmul' 'tmp_1_10' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 429 [5/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 429 'dmul' 'tmp_1_11' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 430 [5/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 430 'dmul' 'tmp_1_12' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 431 [6/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 431 'dmul' 'tmp_1_13' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [6/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 432 'dmul' 'tmp_1_14' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 433 [1/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 433 'sitodp' 'tmp_27' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 434 [1/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 434 'sitodp' 'tmp_17' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 435 [2/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 435 'sitodp' 'tmp_18' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 436 [2/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 436 'sitodp' 'tmp_19' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 437 [3/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 437 'sitodp' 'tmp_20' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 438 [3/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 438 'sitodp' 'tmp_21' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 439 [4/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 439 'sitodp' 'tmp_22' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 440 [4/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 440 'sitodp' 'tmp_23' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 441 [5/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 441 'sitodp' 'tmp_24' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 442 [5/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 442 'sitodp' 'tmp_25' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 443 [6/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 443 'sitodp' 'tmp_26' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 444 [6/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 444 'sitodp' 'tmp_100' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 445 [1/2] (3.25ns)   --->   "%as_load_28 = load i32* %as_addr_28, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 445 'load' 'as_load_28' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 446 [1/2] (3.25ns)   --->   "%as_load_29 = load i32* %as_addr_29, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 446 'load' 'as_load_29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 447 [2/2] (3.25ns)   --->   "%as_load_30 = load i32* %as_addr_30, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 447 'load' 'as_load_30' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 448 [2/2] (3.25ns)   --->   "%as_load_31 = load i32* %as_addr_31, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 448 'load' 'as_load_31' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 18 <SV = 17> <Delay = 7.78>
ST_18 : Operation 449 [1/1] (1.81ns)   --->   "%add_ln24_28 = add i14 %phi_mul, 32" [imageprosseing/imgpro.c:24]   --->   Operation 449 'add' 'add_ln24_28' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln24_31 = zext i14 %add_ln24_28 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 450 'zext' 'zext_ln24_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%as_addr_32 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_31" [imageprosseing/imgpro.c:24]   --->   Operation 451 'getelementptr' 'as_addr_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (1.81ns)   --->   "%add_ln24_29 = add i14 %phi_mul, 33" [imageprosseing/imgpro.c:24]   --->   Operation 452 'add' 'add_ln24_29' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln24_32 = zext i14 %add_ln24_29 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 453 'zext' 'zext_ln24_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (0.00ns)   --->   "%as_addr_33 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_32" [imageprosseing/imgpro.c:24]   --->   Operation 454 'getelementptr' 'as_addr_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 455 [1/1] (0.00ns)   --->   "%bs_addr_2 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_1" [imageprosseing/imgpro.c:24]   --->   Operation 455 'getelementptr' 'bs_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%bs_addr_3 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_2" [imageprosseing/imgpro.c:24]   --->   Operation 456 'getelementptr' 'bs_addr_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 457 [1/2] (3.25ns)   --->   "%tmp_2_2 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_2)" [imageprosseing/imgpro.c:24]   --->   Operation 457 'call' 'tmp_2_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 458 [1/1] (3.25ns)   --->   "store i32 %tmp_2_2, i32* %bs_addr_2, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 458 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 459 [1/2] (3.25ns)   --->   "%tmp_2_3 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_3)" [imageprosseing/imgpro.c:24]   --->   Operation 459 'call' 'tmp_2_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 460 [1/1] (3.25ns)   --->   "store i32 %tmp_2_3, i32* %bs_addr_3, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 460 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 461 [2/2] (6.94ns)   --->   "%tmp_2_4 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_4)" [imageprosseing/imgpro.c:24]   --->   Operation 461 'call' 'tmp_2_4' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 462 [2/2] (6.94ns)   --->   "%tmp_2_5 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_5)" [imageprosseing/imgpro.c:24]   --->   Operation 462 'call' 'tmp_2_5' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 463 [1/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 463 'dmul' 'tmp_1_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 464 [1/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 464 'dmul' 'tmp_1_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 465 [2/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 465 'dmul' 'tmp_1_8' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 466 [2/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 466 'dmul' 'tmp_1_9' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 467 [3/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 467 'dmul' 'tmp_1_s' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 468 [3/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 468 'dmul' 'tmp_1_10' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 469 [4/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 469 'dmul' 'tmp_1_11' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 470 [4/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 470 'dmul' 'tmp_1_12' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [5/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 471 'dmul' 'tmp_1_13' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 472 [5/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 472 'dmul' 'tmp_1_14' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 473 [6/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 473 'dmul' 'tmp_1_15' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 474 [6/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 474 'dmul' 'tmp_1_16' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 475 [1/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 475 'sitodp' 'tmp_18' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 476 [1/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 476 'sitodp' 'tmp_19' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 477 [2/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 477 'sitodp' 'tmp_20' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 478 [2/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 478 'sitodp' 'tmp_21' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 479 [3/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 479 'sitodp' 'tmp_22' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 480 [3/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 480 'sitodp' 'tmp_23' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 481 [4/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 481 'sitodp' 'tmp_24' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 482 [4/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 482 'sitodp' 'tmp_25' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 483 [5/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 483 'sitodp' 'tmp_26' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 484 [5/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 484 'sitodp' 'tmp_100' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 485 [6/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 485 'sitodp' 'tmp_28' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 486 [6/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 486 'sitodp' 'tmp_29' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 487 [1/2] (3.25ns)   --->   "%as_load_30 = load i32* %as_addr_30, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 487 'load' 'as_load_30' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 488 [1/2] (3.25ns)   --->   "%as_load_31 = load i32* %as_addr_31, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 488 'load' 'as_load_31' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 489 [2/2] (3.25ns)   --->   "%as_load_32 = load i32* %as_addr_32, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 489 'load' 'as_load_32' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 490 [2/2] (3.25ns)   --->   "%as_load_33 = load i32* %as_addr_33, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 490 'load' 'as_load_33' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 19 <SV = 18> <Delay = 7.78>
ST_19 : Operation 491 [1/1] (1.81ns)   --->   "%add_ln24_30 = add i14 %phi_mul, 34" [imageprosseing/imgpro.c:24]   --->   Operation 491 'add' 'add_ln24_30' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln24_33 = zext i14 %add_ln24_30 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 492 'zext' 'zext_ln24_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 493 [1/1] (0.00ns)   --->   "%as_addr_34 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_33" [imageprosseing/imgpro.c:24]   --->   Operation 493 'getelementptr' 'as_addr_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 494 [1/1] (1.81ns)   --->   "%add_ln24_31 = add i14 %phi_mul, 35" [imageprosseing/imgpro.c:24]   --->   Operation 494 'add' 'add_ln24_31' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln24_34 = zext i14 %add_ln24_31 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 495 'zext' 'zext_ln24_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 496 [1/1] (0.00ns)   --->   "%as_addr_35 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_34" [imageprosseing/imgpro.c:24]   --->   Operation 496 'getelementptr' 'as_addr_35' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%bs_addr_4 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_3" [imageprosseing/imgpro.c:24]   --->   Operation 497 'getelementptr' 'bs_addr_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%bs_addr_5 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_4" [imageprosseing/imgpro.c:24]   --->   Operation 498 'getelementptr' 'bs_addr_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 499 [1/2] (3.25ns)   --->   "%tmp_2_4 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_4)" [imageprosseing/imgpro.c:24]   --->   Operation 499 'call' 'tmp_2_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 500 [1/1] (3.25ns)   --->   "store i32 %tmp_2_4, i32* %bs_addr_4, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 500 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 501 [1/2] (3.25ns)   --->   "%tmp_2_5 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_5)" [imageprosseing/imgpro.c:24]   --->   Operation 501 'call' 'tmp_2_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 502 [1/1] (3.25ns)   --->   "store i32 %tmp_2_5, i32* %bs_addr_5, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 502 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 503 [2/2] (6.94ns)   --->   "%tmp_2_6 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_6)" [imageprosseing/imgpro.c:24]   --->   Operation 503 'call' 'tmp_2_6' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 504 [2/2] (6.94ns)   --->   "%tmp_2_7 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_7)" [imageprosseing/imgpro.c:24]   --->   Operation 504 'call' 'tmp_2_7' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 505 [1/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 505 'dmul' 'tmp_1_8' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 506 [1/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 506 'dmul' 'tmp_1_9' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 507 [2/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 507 'dmul' 'tmp_1_s' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 508 [2/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 508 'dmul' 'tmp_1_10' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 509 [3/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 509 'dmul' 'tmp_1_11' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 510 [3/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 510 'dmul' 'tmp_1_12' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 511 [4/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 511 'dmul' 'tmp_1_13' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 512 [4/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 512 'dmul' 'tmp_1_14' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 513 [5/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 513 'dmul' 'tmp_1_15' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 514 [5/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 514 'dmul' 'tmp_1_16' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 515 [6/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 515 'dmul' 'tmp_1_17' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 516 [6/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 516 'dmul' 'tmp_1_18' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 517 [1/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 517 'sitodp' 'tmp_20' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 518 [1/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 518 'sitodp' 'tmp_21' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 519 [2/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 519 'sitodp' 'tmp_22' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 520 [2/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 520 'sitodp' 'tmp_23' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 521 [3/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 521 'sitodp' 'tmp_24' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 522 [3/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 522 'sitodp' 'tmp_25' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 523 [4/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 523 'sitodp' 'tmp_26' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 524 [4/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 524 'sitodp' 'tmp_100' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 525 [5/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 525 'sitodp' 'tmp_28' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 526 [5/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 526 'sitodp' 'tmp_29' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 527 [6/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 527 'sitodp' 'tmp_30' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 528 [6/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 528 'sitodp' 'tmp_31' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 529 [1/2] (3.25ns)   --->   "%as_load_32 = load i32* %as_addr_32, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 529 'load' 'as_load_32' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 530 [1/2] (3.25ns)   --->   "%as_load_33 = load i32* %as_addr_33, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 530 'load' 'as_load_33' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 531 [2/2] (3.25ns)   --->   "%as_load_34 = load i32* %as_addr_34, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 531 'load' 'as_load_34' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 532 [2/2] (3.25ns)   --->   "%as_load_35 = load i32* %as_addr_35, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 532 'load' 'as_load_35' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 20 <SV = 19> <Delay = 7.78>
ST_20 : Operation 533 [1/1] (1.81ns)   --->   "%add_ln24_32 = add i14 %phi_mul, 36" [imageprosseing/imgpro.c:24]   --->   Operation 533 'add' 'add_ln24_32' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln24_35 = zext i14 %add_ln24_32 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 534 'zext' 'zext_ln24_35' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 535 [1/1] (0.00ns)   --->   "%as_addr_36 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_35" [imageprosseing/imgpro.c:24]   --->   Operation 535 'getelementptr' 'as_addr_36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 536 [1/1] (1.81ns)   --->   "%add_ln24_33 = add i14 %phi_mul, 37" [imageprosseing/imgpro.c:24]   --->   Operation 536 'add' 'add_ln24_33' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln24_36 = zext i14 %add_ln24_33 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 537 'zext' 'zext_ln24_36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 538 [1/1] (0.00ns)   --->   "%as_addr_37 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_36" [imageprosseing/imgpro.c:24]   --->   Operation 538 'getelementptr' 'as_addr_37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 539 [1/1] (0.00ns)   --->   "%bs_addr_6 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_5" [imageprosseing/imgpro.c:24]   --->   Operation 539 'getelementptr' 'bs_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 540 [1/1] (0.00ns)   --->   "%bs_addr_7 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_6" [imageprosseing/imgpro.c:24]   --->   Operation 540 'getelementptr' 'bs_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 541 [1/2] (3.25ns)   --->   "%tmp_2_6 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_6)" [imageprosseing/imgpro.c:24]   --->   Operation 541 'call' 'tmp_2_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 542 [1/1] (3.25ns)   --->   "store i32 %tmp_2_6, i32* %bs_addr_6, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 542 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 543 [1/2] (3.25ns)   --->   "%tmp_2_7 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_7)" [imageprosseing/imgpro.c:24]   --->   Operation 543 'call' 'tmp_2_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 544 [1/1] (3.25ns)   --->   "store i32 %tmp_2_7, i32* %bs_addr_7, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 544 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 545 [2/2] (6.94ns)   --->   "%tmp_2_8 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_8)" [imageprosseing/imgpro.c:24]   --->   Operation 545 'call' 'tmp_2_8' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 546 [2/2] (6.94ns)   --->   "%tmp_2_9 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_9)" [imageprosseing/imgpro.c:24]   --->   Operation 546 'call' 'tmp_2_9' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 547 [1/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 547 'dmul' 'tmp_1_s' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 548 [1/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 548 'dmul' 'tmp_1_10' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 549 [2/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 549 'dmul' 'tmp_1_11' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 550 [2/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 550 'dmul' 'tmp_1_12' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 551 [3/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 551 'dmul' 'tmp_1_13' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 552 [3/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 552 'dmul' 'tmp_1_14' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 553 [4/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 553 'dmul' 'tmp_1_15' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 554 [4/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 554 'dmul' 'tmp_1_16' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 555 [5/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 555 'dmul' 'tmp_1_17' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 556 [5/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 556 'dmul' 'tmp_1_18' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 557 [6/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 557 'dmul' 'tmp_1_19' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 558 [6/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 558 'dmul' 'tmp_1_20' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 559 [1/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 559 'sitodp' 'tmp_22' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 560 [1/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 560 'sitodp' 'tmp_23' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 561 [2/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 561 'sitodp' 'tmp_24' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 562 [2/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 562 'sitodp' 'tmp_25' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 563 [3/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 563 'sitodp' 'tmp_26' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 564 [3/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 564 'sitodp' 'tmp_100' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 565 [4/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 565 'sitodp' 'tmp_28' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 566 [4/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 566 'sitodp' 'tmp_29' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 567 [5/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 567 'sitodp' 'tmp_30' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 568 [5/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 568 'sitodp' 'tmp_31' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 569 [6/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 569 'sitodp' 'tmp_32' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 570 [6/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 570 'sitodp' 'tmp_33' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 571 [1/2] (3.25ns)   --->   "%as_load_34 = load i32* %as_addr_34, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 571 'load' 'as_load_34' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 572 [1/2] (3.25ns)   --->   "%as_load_35 = load i32* %as_addr_35, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 572 'load' 'as_load_35' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 573 [2/2] (3.25ns)   --->   "%as_load_36 = load i32* %as_addr_36, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 573 'load' 'as_load_36' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 574 [2/2] (3.25ns)   --->   "%as_load_37 = load i32* %as_addr_37, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 574 'load' 'as_load_37' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 21 <SV = 20> <Delay = 7.78>
ST_21 : Operation 575 [1/1] (1.81ns)   --->   "%add_ln24_34 = add i14 %phi_mul, 38" [imageprosseing/imgpro.c:24]   --->   Operation 575 'add' 'add_ln24_34' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln24_37 = zext i14 %add_ln24_34 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 576 'zext' 'zext_ln24_37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 577 [1/1] (0.00ns)   --->   "%as_addr_38 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_37" [imageprosseing/imgpro.c:24]   --->   Operation 577 'getelementptr' 'as_addr_38' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 578 [1/1] (1.81ns)   --->   "%add_ln24_35 = add i14 %phi_mul, 39" [imageprosseing/imgpro.c:24]   --->   Operation 578 'add' 'add_ln24_35' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln24_38 = zext i14 %add_ln24_35 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 579 'zext' 'zext_ln24_38' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 580 [1/1] (0.00ns)   --->   "%as_addr_39 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_38" [imageprosseing/imgpro.c:24]   --->   Operation 580 'getelementptr' 'as_addr_39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 581 [1/1] (0.00ns)   --->   "%bs_addr_8 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_7" [imageprosseing/imgpro.c:24]   --->   Operation 581 'getelementptr' 'bs_addr_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 582 [1/1] (0.00ns)   --->   "%bs_addr_9 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_8" [imageprosseing/imgpro.c:24]   --->   Operation 582 'getelementptr' 'bs_addr_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 583 [1/2] (3.25ns)   --->   "%tmp_2_8 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_8)" [imageprosseing/imgpro.c:24]   --->   Operation 583 'call' 'tmp_2_8' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 584 [1/1] (3.25ns)   --->   "store i32 %tmp_2_8, i32* %bs_addr_8, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 584 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 585 [1/2] (3.25ns)   --->   "%tmp_2_9 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_9)" [imageprosseing/imgpro.c:24]   --->   Operation 585 'call' 'tmp_2_9' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 586 [1/1] (3.25ns)   --->   "store i32 %tmp_2_9, i32* %bs_addr_9, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 586 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 587 [2/2] (6.94ns)   --->   "%tmp_2_s = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_s)" [imageprosseing/imgpro.c:24]   --->   Operation 587 'call' 'tmp_2_s' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 588 [2/2] (6.94ns)   --->   "%tmp_2_10 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_10)" [imageprosseing/imgpro.c:24]   --->   Operation 588 'call' 'tmp_2_10' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 589 [1/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 589 'dmul' 'tmp_1_11' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 590 [1/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 590 'dmul' 'tmp_1_12' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 591 [2/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 591 'dmul' 'tmp_1_13' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 592 [2/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 592 'dmul' 'tmp_1_14' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 593 [3/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 593 'dmul' 'tmp_1_15' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 594 [3/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 594 'dmul' 'tmp_1_16' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 595 [4/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 595 'dmul' 'tmp_1_17' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 596 [4/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 596 'dmul' 'tmp_1_18' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 597 [5/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 597 'dmul' 'tmp_1_19' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 598 [5/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 598 'dmul' 'tmp_1_20' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 599 [6/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 599 'dmul' 'tmp_1_21' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 600 [6/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 600 'dmul' 'tmp_1_22' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 601 [1/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 601 'sitodp' 'tmp_24' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 602 [1/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 602 'sitodp' 'tmp_25' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 603 [2/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 603 'sitodp' 'tmp_26' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 604 [2/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 604 'sitodp' 'tmp_100' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 605 [3/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 605 'sitodp' 'tmp_28' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 606 [3/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 606 'sitodp' 'tmp_29' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 607 [4/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 607 'sitodp' 'tmp_30' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 608 [4/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 608 'sitodp' 'tmp_31' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 609 [5/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 609 'sitodp' 'tmp_32' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 610 [5/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 610 'sitodp' 'tmp_33' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 611 [6/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 611 'sitodp' 'tmp_34' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 612 [6/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 612 'sitodp' 'tmp_35' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 613 [1/2] (3.25ns)   --->   "%as_load_36 = load i32* %as_addr_36, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 613 'load' 'as_load_36' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 614 [1/2] (3.25ns)   --->   "%as_load_37 = load i32* %as_addr_37, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 614 'load' 'as_load_37' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 615 [2/2] (3.25ns)   --->   "%as_load_38 = load i32* %as_addr_38, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 615 'load' 'as_load_38' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 616 [2/2] (3.25ns)   --->   "%as_load_39 = load i32* %as_addr_39, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 616 'load' 'as_load_39' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 22 <SV = 21> <Delay = 7.78>
ST_22 : Operation 617 [1/1] (1.81ns)   --->   "%add_ln24_36 = add i14 %phi_mul, 40" [imageprosseing/imgpro.c:24]   --->   Operation 617 'add' 'add_ln24_36' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln24_39 = zext i14 %add_ln24_36 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 618 'zext' 'zext_ln24_39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 619 [1/1] (0.00ns)   --->   "%as_addr_40 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_39" [imageprosseing/imgpro.c:24]   --->   Operation 619 'getelementptr' 'as_addr_40' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 620 [1/1] (1.81ns)   --->   "%add_ln24_37 = add i14 %phi_mul, 41" [imageprosseing/imgpro.c:24]   --->   Operation 620 'add' 'add_ln24_37' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln24_40 = zext i14 %add_ln24_37 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 621 'zext' 'zext_ln24_40' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 622 [1/1] (0.00ns)   --->   "%as_addr_41 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_40" [imageprosseing/imgpro.c:24]   --->   Operation 622 'getelementptr' 'as_addr_41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 623 [1/1] (0.00ns)   --->   "%bs_addr_10 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_9" [imageprosseing/imgpro.c:24]   --->   Operation 623 'getelementptr' 'bs_addr_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 624 [1/1] (0.00ns)   --->   "%bs_addr_11 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_10" [imageprosseing/imgpro.c:24]   --->   Operation 624 'getelementptr' 'bs_addr_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 625 [1/2] (3.25ns)   --->   "%tmp_2_s = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_s)" [imageprosseing/imgpro.c:24]   --->   Operation 625 'call' 'tmp_2_s' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 626 [1/1] (3.25ns)   --->   "store i32 %tmp_2_s, i32* %bs_addr_10, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 626 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 627 [1/2] (3.25ns)   --->   "%tmp_2_10 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_10)" [imageprosseing/imgpro.c:24]   --->   Operation 627 'call' 'tmp_2_10' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 628 [1/1] (3.25ns)   --->   "store i32 %tmp_2_10, i32* %bs_addr_11, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 628 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 629 [2/2] (6.94ns)   --->   "%tmp_2_11 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_11)" [imageprosseing/imgpro.c:24]   --->   Operation 629 'call' 'tmp_2_11' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 630 [2/2] (6.94ns)   --->   "%tmp_2_12 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_12)" [imageprosseing/imgpro.c:24]   --->   Operation 630 'call' 'tmp_2_12' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 631 [1/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 631 'dmul' 'tmp_1_13' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 632 [1/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 632 'dmul' 'tmp_1_14' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 633 [2/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 633 'dmul' 'tmp_1_15' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 634 [2/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 634 'dmul' 'tmp_1_16' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 635 [3/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 635 'dmul' 'tmp_1_17' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 636 [3/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 636 'dmul' 'tmp_1_18' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 637 [4/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 637 'dmul' 'tmp_1_19' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 638 [4/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 638 'dmul' 'tmp_1_20' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 639 [5/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 639 'dmul' 'tmp_1_21' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 640 [5/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 640 'dmul' 'tmp_1_22' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 641 [6/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 641 'dmul' 'tmp_1_23' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 642 [6/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 642 'dmul' 'tmp_1_24' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 643 [1/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 643 'sitodp' 'tmp_26' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 644 [1/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 644 'sitodp' 'tmp_100' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 645 [2/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 645 'sitodp' 'tmp_28' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 646 [2/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 646 'sitodp' 'tmp_29' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 647 [3/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 647 'sitodp' 'tmp_30' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 648 [3/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 648 'sitodp' 'tmp_31' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 649 [4/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 649 'sitodp' 'tmp_32' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 650 [4/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 650 'sitodp' 'tmp_33' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 651 [5/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 651 'sitodp' 'tmp_34' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 652 [5/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 652 'sitodp' 'tmp_35' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 653 [6/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 653 'sitodp' 'tmp_36' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 654 [6/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 654 'sitodp' 'tmp_37' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 655 [1/2] (3.25ns)   --->   "%as_load_38 = load i32* %as_addr_38, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 655 'load' 'as_load_38' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 656 [1/2] (3.25ns)   --->   "%as_load_39 = load i32* %as_addr_39, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 656 'load' 'as_load_39' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 657 [2/2] (3.25ns)   --->   "%as_load_40 = load i32* %as_addr_40, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 657 'load' 'as_load_40' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 658 [2/2] (3.25ns)   --->   "%as_load_41 = load i32* %as_addr_41, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 658 'load' 'as_load_41' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 23 <SV = 22> <Delay = 7.78>
ST_23 : Operation 659 [1/1] (1.81ns)   --->   "%add_ln24_38 = add i14 %phi_mul, 42" [imageprosseing/imgpro.c:24]   --->   Operation 659 'add' 'add_ln24_38' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln24_41 = zext i14 %add_ln24_38 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 660 'zext' 'zext_ln24_41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 661 [1/1] (0.00ns)   --->   "%as_addr_42 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_41" [imageprosseing/imgpro.c:24]   --->   Operation 661 'getelementptr' 'as_addr_42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 662 [1/1] (1.81ns)   --->   "%add_ln24_39 = add i14 %phi_mul, 43" [imageprosseing/imgpro.c:24]   --->   Operation 662 'add' 'add_ln24_39' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln24_42 = zext i14 %add_ln24_39 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 663 'zext' 'zext_ln24_42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 664 [1/1] (0.00ns)   --->   "%as_addr_43 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_42" [imageprosseing/imgpro.c:24]   --->   Operation 664 'getelementptr' 'as_addr_43' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 665 [1/1] (0.00ns)   --->   "%bs_addr_12 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_11" [imageprosseing/imgpro.c:24]   --->   Operation 665 'getelementptr' 'bs_addr_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 666 [1/1] (0.00ns)   --->   "%bs_addr_13 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_12" [imageprosseing/imgpro.c:24]   --->   Operation 666 'getelementptr' 'bs_addr_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 667 [1/2] (3.25ns)   --->   "%tmp_2_11 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_11)" [imageprosseing/imgpro.c:24]   --->   Operation 667 'call' 'tmp_2_11' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 668 [1/1] (3.25ns)   --->   "store i32 %tmp_2_11, i32* %bs_addr_12, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 668 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 669 [1/2] (3.25ns)   --->   "%tmp_2_12 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_12)" [imageprosseing/imgpro.c:24]   --->   Operation 669 'call' 'tmp_2_12' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 670 [1/1] (3.25ns)   --->   "store i32 %tmp_2_12, i32* %bs_addr_13, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 670 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 671 [2/2] (6.94ns)   --->   "%tmp_2_13 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_13)" [imageprosseing/imgpro.c:24]   --->   Operation 671 'call' 'tmp_2_13' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 672 [2/2] (6.94ns)   --->   "%tmp_2_14 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_14)" [imageprosseing/imgpro.c:24]   --->   Operation 672 'call' 'tmp_2_14' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 673 [1/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 673 'dmul' 'tmp_1_15' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 674 [1/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 674 'dmul' 'tmp_1_16' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 675 [2/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 675 'dmul' 'tmp_1_17' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 676 [2/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 676 'dmul' 'tmp_1_18' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 677 [3/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 677 'dmul' 'tmp_1_19' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 678 [3/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 678 'dmul' 'tmp_1_20' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 679 [4/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 679 'dmul' 'tmp_1_21' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 680 [4/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 680 'dmul' 'tmp_1_22' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 681 [5/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 681 'dmul' 'tmp_1_23' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 682 [5/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 682 'dmul' 'tmp_1_24' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 683 [6/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 683 'dmul' 'tmp_1_25' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 684 [6/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 684 'dmul' 'tmp_1_26' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 685 [1/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 685 'sitodp' 'tmp_28' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 686 [1/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 686 'sitodp' 'tmp_29' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 687 [2/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 687 'sitodp' 'tmp_30' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 688 [2/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 688 'sitodp' 'tmp_31' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 689 [3/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 689 'sitodp' 'tmp_32' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 690 [3/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 690 'sitodp' 'tmp_33' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 691 [4/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 691 'sitodp' 'tmp_34' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 692 [4/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 692 'sitodp' 'tmp_35' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 693 [5/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 693 'sitodp' 'tmp_36' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 694 [5/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 694 'sitodp' 'tmp_37' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 695 [6/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 695 'sitodp' 'tmp_38' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 696 [6/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 696 'sitodp' 'tmp_39' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 697 [1/2] (3.25ns)   --->   "%as_load_40 = load i32* %as_addr_40, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 697 'load' 'as_load_40' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 698 [1/2] (3.25ns)   --->   "%as_load_41 = load i32* %as_addr_41, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 698 'load' 'as_load_41' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 699 [2/2] (3.25ns)   --->   "%as_load_42 = load i32* %as_addr_42, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 699 'load' 'as_load_42' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 700 [2/2] (3.25ns)   --->   "%as_load_43 = load i32* %as_addr_43, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 700 'load' 'as_load_43' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 24 <SV = 23> <Delay = 7.78>
ST_24 : Operation 701 [1/1] (1.81ns)   --->   "%add_ln24_40 = add i14 %phi_mul, 44" [imageprosseing/imgpro.c:24]   --->   Operation 701 'add' 'add_ln24_40' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln24_43 = zext i14 %add_ln24_40 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 702 'zext' 'zext_ln24_43' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 703 [1/1] (0.00ns)   --->   "%as_addr_44 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_43" [imageprosseing/imgpro.c:24]   --->   Operation 703 'getelementptr' 'as_addr_44' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 704 [1/1] (1.81ns)   --->   "%add_ln24_41 = add i14 %phi_mul, 45" [imageprosseing/imgpro.c:24]   --->   Operation 704 'add' 'add_ln24_41' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln24_44 = zext i14 %add_ln24_41 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 705 'zext' 'zext_ln24_44' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 706 [1/1] (0.00ns)   --->   "%as_addr_45 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_44" [imageprosseing/imgpro.c:24]   --->   Operation 706 'getelementptr' 'as_addr_45' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 707 [1/1] (0.00ns)   --->   "%bs_addr_14 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_13" [imageprosseing/imgpro.c:24]   --->   Operation 707 'getelementptr' 'bs_addr_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 708 [1/1] (0.00ns)   --->   "%bs_addr_15 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_14" [imageprosseing/imgpro.c:24]   --->   Operation 708 'getelementptr' 'bs_addr_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 709 [1/2] (3.25ns)   --->   "%tmp_2_13 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_13)" [imageprosseing/imgpro.c:24]   --->   Operation 709 'call' 'tmp_2_13' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 710 [1/1] (3.25ns)   --->   "store i32 %tmp_2_13, i32* %bs_addr_14, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 710 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 711 [1/2] (3.25ns)   --->   "%tmp_2_14 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_14)" [imageprosseing/imgpro.c:24]   --->   Operation 711 'call' 'tmp_2_14' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 712 [1/1] (3.25ns)   --->   "store i32 %tmp_2_14, i32* %bs_addr_15, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 712 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 713 [2/2] (6.94ns)   --->   "%tmp_2_15 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_15)" [imageprosseing/imgpro.c:24]   --->   Operation 713 'call' 'tmp_2_15' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 714 [2/2] (6.94ns)   --->   "%tmp_2_16 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_16)" [imageprosseing/imgpro.c:24]   --->   Operation 714 'call' 'tmp_2_16' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 715 [1/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 715 'dmul' 'tmp_1_17' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 716 [1/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 716 'dmul' 'tmp_1_18' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 717 [2/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 717 'dmul' 'tmp_1_19' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 718 [2/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 718 'dmul' 'tmp_1_20' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 719 [3/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 719 'dmul' 'tmp_1_21' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 720 [3/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 720 'dmul' 'tmp_1_22' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 721 [4/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 721 'dmul' 'tmp_1_23' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 722 [4/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 722 'dmul' 'tmp_1_24' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 723 [5/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 723 'dmul' 'tmp_1_25' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 724 [5/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 724 'dmul' 'tmp_1_26' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 725 [6/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 725 'dmul' 'tmp_1_27' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 726 [6/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 726 'dmul' 'tmp_1_28' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 727 [1/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 727 'sitodp' 'tmp_30' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 728 [1/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 728 'sitodp' 'tmp_31' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 729 [2/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 729 'sitodp' 'tmp_32' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 730 [2/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 730 'sitodp' 'tmp_33' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 731 [3/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 731 'sitodp' 'tmp_34' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 732 [3/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 732 'sitodp' 'tmp_35' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 733 [4/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 733 'sitodp' 'tmp_36' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 734 [4/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 734 'sitodp' 'tmp_37' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 735 [5/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 735 'sitodp' 'tmp_38' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 736 [5/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 736 'sitodp' 'tmp_39' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 737 [6/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 737 'sitodp' 'tmp_40' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 738 [6/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 738 'sitodp' 'tmp_41' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 739 [1/2] (3.25ns)   --->   "%as_load_42 = load i32* %as_addr_42, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 739 'load' 'as_load_42' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 740 [1/2] (3.25ns)   --->   "%as_load_43 = load i32* %as_addr_43, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 740 'load' 'as_load_43' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 741 [2/2] (3.25ns)   --->   "%as_load_44 = load i32* %as_addr_44, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 741 'load' 'as_load_44' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 742 [2/2] (3.25ns)   --->   "%as_load_45 = load i32* %as_addr_45, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 742 'load' 'as_load_45' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 25 <SV = 24> <Delay = 7.78>
ST_25 : Operation 743 [1/1] (1.81ns)   --->   "%add_ln24_42 = add i14 %phi_mul, 46" [imageprosseing/imgpro.c:24]   --->   Operation 743 'add' 'add_ln24_42' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln24_45 = zext i14 %add_ln24_42 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 744 'zext' 'zext_ln24_45' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 745 [1/1] (0.00ns)   --->   "%as_addr_46 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_45" [imageprosseing/imgpro.c:24]   --->   Operation 745 'getelementptr' 'as_addr_46' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 746 [1/1] (1.81ns)   --->   "%add_ln24_43 = add i14 %phi_mul, 47" [imageprosseing/imgpro.c:24]   --->   Operation 746 'add' 'add_ln24_43' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln24_46 = zext i14 %add_ln24_43 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 747 'zext' 'zext_ln24_46' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 748 [1/1] (0.00ns)   --->   "%as_addr_47 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_46" [imageprosseing/imgpro.c:24]   --->   Operation 748 'getelementptr' 'as_addr_47' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 749 [1/1] (0.00ns)   --->   "%bs_addr_16 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_15" [imageprosseing/imgpro.c:24]   --->   Operation 749 'getelementptr' 'bs_addr_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 750 [1/1] (0.00ns)   --->   "%bs_addr_17 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_16" [imageprosseing/imgpro.c:24]   --->   Operation 750 'getelementptr' 'bs_addr_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 751 [1/2] (3.25ns)   --->   "%tmp_2_15 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_15)" [imageprosseing/imgpro.c:24]   --->   Operation 751 'call' 'tmp_2_15' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 752 [1/1] (3.25ns)   --->   "store i32 %tmp_2_15, i32* %bs_addr_16, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 752 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 753 [1/2] (3.25ns)   --->   "%tmp_2_16 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_16)" [imageprosseing/imgpro.c:24]   --->   Operation 753 'call' 'tmp_2_16' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 754 [1/1] (3.25ns)   --->   "store i32 %tmp_2_16, i32* %bs_addr_17, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 754 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 755 [2/2] (6.94ns)   --->   "%tmp_2_17 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_17)" [imageprosseing/imgpro.c:24]   --->   Operation 755 'call' 'tmp_2_17' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 756 [2/2] (6.94ns)   --->   "%tmp_2_18 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_18)" [imageprosseing/imgpro.c:24]   --->   Operation 756 'call' 'tmp_2_18' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 757 [1/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 757 'dmul' 'tmp_1_19' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 758 [1/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 758 'dmul' 'tmp_1_20' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 759 [2/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 759 'dmul' 'tmp_1_21' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 760 [2/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 760 'dmul' 'tmp_1_22' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 761 [3/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 761 'dmul' 'tmp_1_23' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 762 [3/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 762 'dmul' 'tmp_1_24' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 763 [4/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 763 'dmul' 'tmp_1_25' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 764 [4/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 764 'dmul' 'tmp_1_26' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 765 [5/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 765 'dmul' 'tmp_1_27' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 766 [5/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 766 'dmul' 'tmp_1_28' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 767 [6/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 767 'dmul' 'tmp_1_29' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 768 [6/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 768 'dmul' 'tmp_1_30' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 769 [1/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 769 'sitodp' 'tmp_32' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 770 [1/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 770 'sitodp' 'tmp_33' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 771 [2/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 771 'sitodp' 'tmp_34' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 772 [2/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 772 'sitodp' 'tmp_35' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 773 [3/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 773 'sitodp' 'tmp_36' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 774 [3/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 774 'sitodp' 'tmp_37' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 775 [4/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 775 'sitodp' 'tmp_38' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 776 [4/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 776 'sitodp' 'tmp_39' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 777 [5/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 777 'sitodp' 'tmp_40' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 778 [5/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 778 'sitodp' 'tmp_41' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 779 [6/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 779 'sitodp' 'tmp_42' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 780 [6/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 780 'sitodp' 'tmp_43' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 781 [1/2] (3.25ns)   --->   "%as_load_44 = load i32* %as_addr_44, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 781 'load' 'as_load_44' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 782 [1/2] (3.25ns)   --->   "%as_load_45 = load i32* %as_addr_45, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 782 'load' 'as_load_45' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 783 [2/2] (3.25ns)   --->   "%as_load_46 = load i32* %as_addr_46, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 783 'load' 'as_load_46' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 784 [2/2] (3.25ns)   --->   "%as_load_47 = load i32* %as_addr_47, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 784 'load' 'as_load_47' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 26 <SV = 25> <Delay = 7.78>
ST_26 : Operation 785 [1/1] (1.81ns)   --->   "%add_ln24_44 = add i14 %phi_mul, 48" [imageprosseing/imgpro.c:24]   --->   Operation 785 'add' 'add_ln24_44' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln24_47 = zext i14 %add_ln24_44 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 786 'zext' 'zext_ln24_47' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 787 [1/1] (0.00ns)   --->   "%as_addr_48 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_47" [imageprosseing/imgpro.c:24]   --->   Operation 787 'getelementptr' 'as_addr_48' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 788 [1/1] (1.81ns)   --->   "%add_ln24_45 = add i14 %phi_mul, 49" [imageprosseing/imgpro.c:24]   --->   Operation 788 'add' 'add_ln24_45' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln24_48 = zext i14 %add_ln24_45 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 789 'zext' 'zext_ln24_48' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 790 [1/1] (0.00ns)   --->   "%as_addr_49 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_48" [imageprosseing/imgpro.c:24]   --->   Operation 790 'getelementptr' 'as_addr_49' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 791 [1/1] (0.00ns)   --->   "%bs_addr_18 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_17" [imageprosseing/imgpro.c:24]   --->   Operation 791 'getelementptr' 'bs_addr_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 792 [1/1] (0.00ns)   --->   "%bs_addr_19 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_18" [imageprosseing/imgpro.c:24]   --->   Operation 792 'getelementptr' 'bs_addr_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 793 [1/2] (3.25ns)   --->   "%tmp_2_17 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_17)" [imageprosseing/imgpro.c:24]   --->   Operation 793 'call' 'tmp_2_17' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 794 [1/1] (3.25ns)   --->   "store i32 %tmp_2_17, i32* %bs_addr_18, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 794 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 795 [1/2] (3.25ns)   --->   "%tmp_2_18 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_18)" [imageprosseing/imgpro.c:24]   --->   Operation 795 'call' 'tmp_2_18' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 796 [1/1] (3.25ns)   --->   "store i32 %tmp_2_18, i32* %bs_addr_19, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 796 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 797 [2/2] (6.94ns)   --->   "%tmp_2_19 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_19)" [imageprosseing/imgpro.c:24]   --->   Operation 797 'call' 'tmp_2_19' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 798 [2/2] (6.94ns)   --->   "%tmp_2_20 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_20)" [imageprosseing/imgpro.c:24]   --->   Operation 798 'call' 'tmp_2_20' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 799 [1/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 799 'dmul' 'tmp_1_21' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 800 [1/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 800 'dmul' 'tmp_1_22' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 801 [2/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 801 'dmul' 'tmp_1_23' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 802 [2/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 802 'dmul' 'tmp_1_24' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 803 [3/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 803 'dmul' 'tmp_1_25' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 804 [3/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 804 'dmul' 'tmp_1_26' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 805 [4/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 805 'dmul' 'tmp_1_27' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 806 [4/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 806 'dmul' 'tmp_1_28' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 807 [5/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 807 'dmul' 'tmp_1_29' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 808 [5/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 808 'dmul' 'tmp_1_30' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 809 [6/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 809 'dmul' 'tmp_1_31' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 810 [6/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 810 'dmul' 'tmp_1_32' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 811 [1/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 811 'sitodp' 'tmp_34' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 812 [1/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 812 'sitodp' 'tmp_35' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 813 [2/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 813 'sitodp' 'tmp_36' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 814 [2/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 814 'sitodp' 'tmp_37' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 815 [3/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 815 'sitodp' 'tmp_38' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 816 [3/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 816 'sitodp' 'tmp_39' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 817 [4/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 817 'sitodp' 'tmp_40' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 818 [4/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 818 'sitodp' 'tmp_41' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 819 [5/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 819 'sitodp' 'tmp_42' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 820 [5/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 820 'sitodp' 'tmp_43' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 821 [6/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 821 'sitodp' 'tmp_44' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 822 [6/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 822 'sitodp' 'tmp_45' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 823 [1/2] (3.25ns)   --->   "%as_load_46 = load i32* %as_addr_46, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 823 'load' 'as_load_46' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 824 [1/2] (3.25ns)   --->   "%as_load_47 = load i32* %as_addr_47, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 824 'load' 'as_load_47' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 825 [2/2] (3.25ns)   --->   "%as_load_48 = load i32* %as_addr_48, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 825 'load' 'as_load_48' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 826 [2/2] (3.25ns)   --->   "%as_load_49 = load i32* %as_addr_49, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 826 'load' 'as_load_49' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 27 <SV = 26> <Delay = 7.78>
ST_27 : Operation 827 [1/1] (1.81ns)   --->   "%add_ln24_46 = add i14 %phi_mul, 50" [imageprosseing/imgpro.c:24]   --->   Operation 827 'add' 'add_ln24_46' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln24_49 = zext i14 %add_ln24_46 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 828 'zext' 'zext_ln24_49' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_27 : Operation 829 [1/1] (0.00ns)   --->   "%as_addr_50 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_49" [imageprosseing/imgpro.c:24]   --->   Operation 829 'getelementptr' 'as_addr_50' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_27 : Operation 830 [1/1] (1.81ns)   --->   "%add_ln24_47 = add i14 %phi_mul, 51" [imageprosseing/imgpro.c:24]   --->   Operation 830 'add' 'add_ln24_47' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln24_50 = zext i14 %add_ln24_47 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 831 'zext' 'zext_ln24_50' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_27 : Operation 832 [1/1] (0.00ns)   --->   "%as_addr_51 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_50" [imageprosseing/imgpro.c:24]   --->   Operation 832 'getelementptr' 'as_addr_51' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_27 : Operation 833 [1/1] (0.00ns)   --->   "%bs_addr_20 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_19" [imageprosseing/imgpro.c:24]   --->   Operation 833 'getelementptr' 'bs_addr_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_27 : Operation 834 [1/1] (0.00ns)   --->   "%bs_addr_21 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_20" [imageprosseing/imgpro.c:24]   --->   Operation 834 'getelementptr' 'bs_addr_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_27 : Operation 835 [1/2] (3.25ns)   --->   "%tmp_2_19 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_19)" [imageprosseing/imgpro.c:24]   --->   Operation 835 'call' 'tmp_2_19' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 836 [1/1] (3.25ns)   --->   "store i32 %tmp_2_19, i32* %bs_addr_20, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 836 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 837 [1/2] (3.25ns)   --->   "%tmp_2_20 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_20)" [imageprosseing/imgpro.c:24]   --->   Operation 837 'call' 'tmp_2_20' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 838 [1/1] (3.25ns)   --->   "store i32 %tmp_2_20, i32* %bs_addr_21, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 838 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 839 [2/2] (6.94ns)   --->   "%tmp_2_21 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_21)" [imageprosseing/imgpro.c:24]   --->   Operation 839 'call' 'tmp_2_21' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 840 [2/2] (6.94ns)   --->   "%tmp_2_22 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_22)" [imageprosseing/imgpro.c:24]   --->   Operation 840 'call' 'tmp_2_22' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 841 [1/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 841 'dmul' 'tmp_1_23' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 842 [1/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 842 'dmul' 'tmp_1_24' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 843 [2/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 843 'dmul' 'tmp_1_25' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 844 [2/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 844 'dmul' 'tmp_1_26' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 845 [3/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 845 'dmul' 'tmp_1_27' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 846 [3/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 846 'dmul' 'tmp_1_28' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 847 [4/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 847 'dmul' 'tmp_1_29' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 848 [4/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 848 'dmul' 'tmp_1_30' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 849 [5/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 849 'dmul' 'tmp_1_31' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 850 [5/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 850 'dmul' 'tmp_1_32' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 851 [6/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 851 'dmul' 'tmp_1_33' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [6/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 852 'dmul' 'tmp_1_34' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 853 [1/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 853 'sitodp' 'tmp_36' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 854 [1/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 854 'sitodp' 'tmp_37' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 855 [2/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 855 'sitodp' 'tmp_38' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 856 [2/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 856 'sitodp' 'tmp_39' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 857 [3/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 857 'sitodp' 'tmp_40' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 858 [3/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 858 'sitodp' 'tmp_41' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 859 [4/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 859 'sitodp' 'tmp_42' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 860 [4/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 860 'sitodp' 'tmp_43' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 861 [5/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 861 'sitodp' 'tmp_44' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 862 [5/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 862 'sitodp' 'tmp_45' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 863 [6/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 863 'sitodp' 'tmp_46' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 864 [6/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 864 'sitodp' 'tmp_47' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 865 [1/2] (3.25ns)   --->   "%as_load_48 = load i32* %as_addr_48, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 865 'load' 'as_load_48' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 866 [1/2] (3.25ns)   --->   "%as_load_49 = load i32* %as_addr_49, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 866 'load' 'as_load_49' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 867 [2/2] (3.25ns)   --->   "%as_load_50 = load i32* %as_addr_50, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 867 'load' 'as_load_50' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 868 [2/2] (3.25ns)   --->   "%as_load_51 = load i32* %as_addr_51, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 868 'load' 'as_load_51' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 28 <SV = 27> <Delay = 7.78>
ST_28 : Operation 869 [1/1] (1.81ns)   --->   "%add_ln24_48 = add i14 %phi_mul, 52" [imageprosseing/imgpro.c:24]   --->   Operation 869 'add' 'add_ln24_48' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln24_51 = zext i14 %add_ln24_48 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 870 'zext' 'zext_ln24_51' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_28 : Operation 871 [1/1] (0.00ns)   --->   "%as_addr_52 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_51" [imageprosseing/imgpro.c:24]   --->   Operation 871 'getelementptr' 'as_addr_52' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_28 : Operation 872 [1/1] (1.81ns)   --->   "%add_ln24_49 = add i14 %phi_mul, 53" [imageprosseing/imgpro.c:24]   --->   Operation 872 'add' 'add_ln24_49' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln24_52 = zext i14 %add_ln24_49 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 873 'zext' 'zext_ln24_52' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_28 : Operation 874 [1/1] (0.00ns)   --->   "%as_addr_53 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_52" [imageprosseing/imgpro.c:24]   --->   Operation 874 'getelementptr' 'as_addr_53' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_28 : Operation 875 [1/1] (0.00ns)   --->   "%bs_addr_22 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_21" [imageprosseing/imgpro.c:24]   --->   Operation 875 'getelementptr' 'bs_addr_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_28 : Operation 876 [1/1] (0.00ns)   --->   "%bs_addr_23 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_22" [imageprosseing/imgpro.c:24]   --->   Operation 876 'getelementptr' 'bs_addr_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_28 : Operation 877 [1/2] (3.25ns)   --->   "%tmp_2_21 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_21)" [imageprosseing/imgpro.c:24]   --->   Operation 877 'call' 'tmp_2_21' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 878 [1/1] (3.25ns)   --->   "store i32 %tmp_2_21, i32* %bs_addr_22, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 878 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 879 [1/2] (3.25ns)   --->   "%tmp_2_22 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_22)" [imageprosseing/imgpro.c:24]   --->   Operation 879 'call' 'tmp_2_22' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 880 [1/1] (3.25ns)   --->   "store i32 %tmp_2_22, i32* %bs_addr_23, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 880 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 881 [2/2] (6.94ns)   --->   "%tmp_2_23 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_23)" [imageprosseing/imgpro.c:24]   --->   Operation 881 'call' 'tmp_2_23' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 882 [2/2] (6.94ns)   --->   "%tmp_2_24 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_24)" [imageprosseing/imgpro.c:24]   --->   Operation 882 'call' 'tmp_2_24' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 883 [1/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 883 'dmul' 'tmp_1_25' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 884 [1/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 884 'dmul' 'tmp_1_26' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 885 [2/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 885 'dmul' 'tmp_1_27' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 886 [2/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 886 'dmul' 'tmp_1_28' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 887 [3/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 887 'dmul' 'tmp_1_29' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [3/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 888 'dmul' 'tmp_1_30' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 889 [4/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 889 'dmul' 'tmp_1_31' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 890 [4/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 890 'dmul' 'tmp_1_32' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 891 [5/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 891 'dmul' 'tmp_1_33' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [5/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 892 'dmul' 'tmp_1_34' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 893 [6/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 893 'dmul' 'tmp_1_35' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 894 [6/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 894 'dmul' 'tmp_1_36' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [1/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 895 'sitodp' 'tmp_38' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 896 [1/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 896 'sitodp' 'tmp_39' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 897 [2/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 897 'sitodp' 'tmp_40' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 898 [2/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 898 'sitodp' 'tmp_41' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 899 [3/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 899 'sitodp' 'tmp_42' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 900 [3/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 900 'sitodp' 'tmp_43' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 901 [4/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 901 'sitodp' 'tmp_44' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 902 [4/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 902 'sitodp' 'tmp_45' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 903 [5/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 903 'sitodp' 'tmp_46' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 904 [5/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 904 'sitodp' 'tmp_47' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 905 [6/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 905 'sitodp' 'tmp_48' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 906 [6/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 906 'sitodp' 'tmp_49' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 907 [1/2] (3.25ns)   --->   "%as_load_50 = load i32* %as_addr_50, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 907 'load' 'as_load_50' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 908 [1/2] (3.25ns)   --->   "%as_load_51 = load i32* %as_addr_51, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 908 'load' 'as_load_51' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 909 [2/2] (3.25ns)   --->   "%as_load_52 = load i32* %as_addr_52, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 909 'load' 'as_load_52' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 910 [2/2] (3.25ns)   --->   "%as_load_53 = load i32* %as_addr_53, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 910 'load' 'as_load_53' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 29 <SV = 28> <Delay = 7.78>
ST_29 : Operation 911 [1/1] (1.81ns)   --->   "%add_ln24_50 = add i14 %phi_mul, 54" [imageprosseing/imgpro.c:24]   --->   Operation 911 'add' 'add_ln24_50' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln24_53 = zext i14 %add_ln24_50 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 912 'zext' 'zext_ln24_53' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_29 : Operation 913 [1/1] (0.00ns)   --->   "%as_addr_54 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_53" [imageprosseing/imgpro.c:24]   --->   Operation 913 'getelementptr' 'as_addr_54' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_29 : Operation 914 [1/1] (1.81ns)   --->   "%add_ln24_51 = add i14 %phi_mul, 55" [imageprosseing/imgpro.c:24]   --->   Operation 914 'add' 'add_ln24_51' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln24_54 = zext i14 %add_ln24_51 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 915 'zext' 'zext_ln24_54' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_29 : Operation 916 [1/1] (0.00ns)   --->   "%as_addr_55 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_54" [imageprosseing/imgpro.c:24]   --->   Operation 916 'getelementptr' 'as_addr_55' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_29 : Operation 917 [1/1] (0.00ns)   --->   "%bs_addr_24 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_23" [imageprosseing/imgpro.c:24]   --->   Operation 917 'getelementptr' 'bs_addr_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_29 : Operation 918 [1/1] (0.00ns)   --->   "%bs_addr_25 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_24" [imageprosseing/imgpro.c:24]   --->   Operation 918 'getelementptr' 'bs_addr_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_29 : Operation 919 [1/2] (3.25ns)   --->   "%tmp_2_23 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_23)" [imageprosseing/imgpro.c:24]   --->   Operation 919 'call' 'tmp_2_23' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 920 [1/1] (3.25ns)   --->   "store i32 %tmp_2_23, i32* %bs_addr_24, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 920 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 921 [1/2] (3.25ns)   --->   "%tmp_2_24 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_24)" [imageprosseing/imgpro.c:24]   --->   Operation 921 'call' 'tmp_2_24' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 922 [1/1] (3.25ns)   --->   "store i32 %tmp_2_24, i32* %bs_addr_25, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 922 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 923 [2/2] (6.94ns)   --->   "%tmp_2_25 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_25)" [imageprosseing/imgpro.c:24]   --->   Operation 923 'call' 'tmp_2_25' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 924 [2/2] (6.94ns)   --->   "%tmp_2_26 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_26)" [imageprosseing/imgpro.c:24]   --->   Operation 924 'call' 'tmp_2_26' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 925 [1/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 925 'dmul' 'tmp_1_27' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 926 [1/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 926 'dmul' 'tmp_1_28' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 927 [2/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 927 'dmul' 'tmp_1_29' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 928 [2/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 928 'dmul' 'tmp_1_30' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 929 [3/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 929 'dmul' 'tmp_1_31' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 930 [3/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 930 'dmul' 'tmp_1_32' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 931 [4/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 931 'dmul' 'tmp_1_33' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 932 [4/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 932 'dmul' 'tmp_1_34' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 933 [5/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 933 'dmul' 'tmp_1_35' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 934 [5/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 934 'dmul' 'tmp_1_36' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 935 [6/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 935 'dmul' 'tmp_1_37' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 936 [6/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 936 'dmul' 'tmp_1_38' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 937 [1/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 937 'sitodp' 'tmp_40' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 938 [1/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 938 'sitodp' 'tmp_41' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 939 [2/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 939 'sitodp' 'tmp_42' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 940 [2/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 940 'sitodp' 'tmp_43' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 941 [3/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 941 'sitodp' 'tmp_44' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 942 [3/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 942 'sitodp' 'tmp_45' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 943 [4/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 943 'sitodp' 'tmp_46' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 944 [4/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 944 'sitodp' 'tmp_47' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 945 [5/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 945 'sitodp' 'tmp_48' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 946 [5/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 946 'sitodp' 'tmp_49' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 947 [6/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 947 'sitodp' 'tmp_50' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 948 [6/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 948 'sitodp' 'tmp_51' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 949 [1/2] (3.25ns)   --->   "%as_load_52 = load i32* %as_addr_52, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 949 'load' 'as_load_52' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 950 [1/2] (3.25ns)   --->   "%as_load_53 = load i32* %as_addr_53, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 950 'load' 'as_load_53' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 951 [2/2] (3.25ns)   --->   "%as_load_54 = load i32* %as_addr_54, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 951 'load' 'as_load_54' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 952 [2/2] (3.25ns)   --->   "%as_load_55 = load i32* %as_addr_55, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 952 'load' 'as_load_55' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 30 <SV = 29> <Delay = 7.78>
ST_30 : Operation 953 [1/1] (1.81ns)   --->   "%add_ln24_52 = add i14 %phi_mul, 56" [imageprosseing/imgpro.c:24]   --->   Operation 953 'add' 'add_ln24_52' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln24_55 = zext i14 %add_ln24_52 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 954 'zext' 'zext_ln24_55' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_30 : Operation 955 [1/1] (0.00ns)   --->   "%as_addr_56 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_55" [imageprosseing/imgpro.c:24]   --->   Operation 955 'getelementptr' 'as_addr_56' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_30 : Operation 956 [1/1] (1.81ns)   --->   "%add_ln24_53 = add i14 %phi_mul, 57" [imageprosseing/imgpro.c:24]   --->   Operation 956 'add' 'add_ln24_53' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln24_56 = zext i14 %add_ln24_53 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 957 'zext' 'zext_ln24_56' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_30 : Operation 958 [1/1] (0.00ns)   --->   "%as_addr_57 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_56" [imageprosseing/imgpro.c:24]   --->   Operation 958 'getelementptr' 'as_addr_57' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_30 : Operation 959 [1/1] (0.00ns)   --->   "%bs_addr_26 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_25" [imageprosseing/imgpro.c:24]   --->   Operation 959 'getelementptr' 'bs_addr_26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_30 : Operation 960 [1/1] (0.00ns)   --->   "%bs_addr_27 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_26" [imageprosseing/imgpro.c:24]   --->   Operation 960 'getelementptr' 'bs_addr_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_30 : Operation 961 [1/2] (3.25ns)   --->   "%tmp_2_25 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_25)" [imageprosseing/imgpro.c:24]   --->   Operation 961 'call' 'tmp_2_25' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 962 [1/1] (3.25ns)   --->   "store i32 %tmp_2_25, i32* %bs_addr_26, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 962 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 963 [1/2] (3.25ns)   --->   "%tmp_2_26 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_26)" [imageprosseing/imgpro.c:24]   --->   Operation 963 'call' 'tmp_2_26' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 964 [1/1] (3.25ns)   --->   "store i32 %tmp_2_26, i32* %bs_addr_27, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 964 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 965 [2/2] (6.94ns)   --->   "%tmp_2_27 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_27)" [imageprosseing/imgpro.c:24]   --->   Operation 965 'call' 'tmp_2_27' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 966 [2/2] (6.94ns)   --->   "%tmp_2_28 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_28)" [imageprosseing/imgpro.c:24]   --->   Operation 966 'call' 'tmp_2_28' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 967 [1/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 967 'dmul' 'tmp_1_29' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 968 [1/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 968 'dmul' 'tmp_1_30' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 969 [2/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 969 'dmul' 'tmp_1_31' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 970 [2/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 970 'dmul' 'tmp_1_32' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 971 [3/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 971 'dmul' 'tmp_1_33' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 972 [3/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 972 'dmul' 'tmp_1_34' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 973 [4/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 973 'dmul' 'tmp_1_35' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 974 [4/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 974 'dmul' 'tmp_1_36' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 975 [5/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 975 'dmul' 'tmp_1_37' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 976 [5/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 976 'dmul' 'tmp_1_38' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 977 [6/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 977 'dmul' 'tmp_1_39' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 978 [6/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 978 'dmul' 'tmp_1_40' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 979 [1/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 979 'sitodp' 'tmp_42' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 980 [1/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 980 'sitodp' 'tmp_43' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 981 [2/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 981 'sitodp' 'tmp_44' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 982 [2/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 982 'sitodp' 'tmp_45' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 983 [3/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 983 'sitodp' 'tmp_46' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 984 [3/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 984 'sitodp' 'tmp_47' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 985 [4/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 985 'sitodp' 'tmp_48' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 986 [4/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 986 'sitodp' 'tmp_49' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 987 [5/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 987 'sitodp' 'tmp_50' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 988 [5/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 988 'sitodp' 'tmp_51' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 989 [6/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 989 'sitodp' 'tmp_52' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 990 [6/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 990 'sitodp' 'tmp_53' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 991 [1/2] (3.25ns)   --->   "%as_load_54 = load i32* %as_addr_54, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 991 'load' 'as_load_54' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 992 [1/2] (3.25ns)   --->   "%as_load_55 = load i32* %as_addr_55, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 992 'load' 'as_load_55' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 993 [2/2] (3.25ns)   --->   "%as_load_56 = load i32* %as_addr_56, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 993 'load' 'as_load_56' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 994 [2/2] (3.25ns)   --->   "%as_load_57 = load i32* %as_addr_57, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 994 'load' 'as_load_57' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 31 <SV = 30> <Delay = 7.78>
ST_31 : Operation 995 [1/1] (1.81ns)   --->   "%add_ln24_54 = add i14 %phi_mul, 58" [imageprosseing/imgpro.c:24]   --->   Operation 995 'add' 'add_ln24_54' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln24_57 = zext i14 %add_ln24_54 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 996 'zext' 'zext_ln24_57' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_31 : Operation 997 [1/1] (0.00ns)   --->   "%as_addr_58 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_57" [imageprosseing/imgpro.c:24]   --->   Operation 997 'getelementptr' 'as_addr_58' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_31 : Operation 998 [1/1] (1.81ns)   --->   "%add_ln24_55 = add i14 %phi_mul, 59" [imageprosseing/imgpro.c:24]   --->   Operation 998 'add' 'add_ln24_55' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln24_58 = zext i14 %add_ln24_55 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 999 'zext' 'zext_ln24_58' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_31 : Operation 1000 [1/1] (0.00ns)   --->   "%as_addr_59 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_58" [imageprosseing/imgpro.c:24]   --->   Operation 1000 'getelementptr' 'as_addr_59' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_31 : Operation 1001 [1/1] (0.00ns)   --->   "%bs_addr_28 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_27" [imageprosseing/imgpro.c:24]   --->   Operation 1001 'getelementptr' 'bs_addr_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_31 : Operation 1002 [1/1] (0.00ns)   --->   "%bs_addr_29 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_28" [imageprosseing/imgpro.c:24]   --->   Operation 1002 'getelementptr' 'bs_addr_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_31 : Operation 1003 [1/2] (3.25ns)   --->   "%tmp_2_27 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_27)" [imageprosseing/imgpro.c:24]   --->   Operation 1003 'call' 'tmp_2_27' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 1004 [1/1] (3.25ns)   --->   "store i32 %tmp_2_27, i32* %bs_addr_28, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1004 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1005 [1/2] (3.25ns)   --->   "%tmp_2_28 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_28)" [imageprosseing/imgpro.c:24]   --->   Operation 1005 'call' 'tmp_2_28' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 1006 [1/1] (3.25ns)   --->   "store i32 %tmp_2_28, i32* %bs_addr_29, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1006 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1007 [2/2] (6.94ns)   --->   "%tmp_2_29 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_29)" [imageprosseing/imgpro.c:24]   --->   Operation 1007 'call' 'tmp_2_29' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 1008 [2/2] (6.94ns)   --->   "%tmp_2_30 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_30)" [imageprosseing/imgpro.c:24]   --->   Operation 1008 'call' 'tmp_2_30' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 1009 [1/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1009 'dmul' 'tmp_1_31' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1010 [1/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1010 'dmul' 'tmp_1_32' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1011 [2/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1011 'dmul' 'tmp_1_33' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1012 [2/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1012 'dmul' 'tmp_1_34' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1013 [3/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1013 'dmul' 'tmp_1_35' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1014 [3/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1014 'dmul' 'tmp_1_36' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1015 [4/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1015 'dmul' 'tmp_1_37' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1016 [4/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1016 'dmul' 'tmp_1_38' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1017 [5/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1017 'dmul' 'tmp_1_39' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1018 [5/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1018 'dmul' 'tmp_1_40' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1019 [6/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1019 'dmul' 'tmp_1_41' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1020 [6/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1020 'dmul' 'tmp_1_42' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1021 [1/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1021 'sitodp' 'tmp_44' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1022 [1/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1022 'sitodp' 'tmp_45' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1023 [2/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1023 'sitodp' 'tmp_46' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1024 [2/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1024 'sitodp' 'tmp_47' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1025 [3/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1025 'sitodp' 'tmp_48' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1026 [3/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1026 'sitodp' 'tmp_49' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1027 [4/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1027 'sitodp' 'tmp_50' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1028 [4/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1028 'sitodp' 'tmp_51' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1029 [5/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1029 'sitodp' 'tmp_52' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1030 [5/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1030 'sitodp' 'tmp_53' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1031 [6/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1031 'sitodp' 'tmp_54' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1032 [6/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1032 'sitodp' 'tmp_55' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1033 [1/2] (3.25ns)   --->   "%as_load_56 = load i32* %as_addr_56, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1033 'load' 'as_load_56' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1034 [1/2] (3.25ns)   --->   "%as_load_57 = load i32* %as_addr_57, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1034 'load' 'as_load_57' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1035 [2/2] (3.25ns)   --->   "%as_load_58 = load i32* %as_addr_58, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1035 'load' 'as_load_58' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1036 [2/2] (3.25ns)   --->   "%as_load_59 = load i32* %as_addr_59, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1036 'load' 'as_load_59' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 32 <SV = 31> <Delay = 7.78>
ST_32 : Operation 1037 [1/1] (1.81ns)   --->   "%add_ln24_56 = add i14 %phi_mul, 60" [imageprosseing/imgpro.c:24]   --->   Operation 1037 'add' 'add_ln24_56' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln24_59 = zext i14 %add_ln24_56 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1038 'zext' 'zext_ln24_59' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_32 : Operation 1039 [1/1] (0.00ns)   --->   "%as_addr_60 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_59" [imageprosseing/imgpro.c:24]   --->   Operation 1039 'getelementptr' 'as_addr_60' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_32 : Operation 1040 [1/1] (1.81ns)   --->   "%add_ln24_57 = add i14 %phi_mul, 61" [imageprosseing/imgpro.c:24]   --->   Operation 1040 'add' 'add_ln24_57' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln24_60 = zext i14 %add_ln24_57 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1041 'zext' 'zext_ln24_60' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_32 : Operation 1042 [1/1] (0.00ns)   --->   "%as_addr_61 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_60" [imageprosseing/imgpro.c:24]   --->   Operation 1042 'getelementptr' 'as_addr_61' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_32 : Operation 1043 [1/1] (0.00ns)   --->   "%bs_addr_30 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_29" [imageprosseing/imgpro.c:24]   --->   Operation 1043 'getelementptr' 'bs_addr_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_32 : Operation 1044 [1/1] (0.00ns)   --->   "%bs_addr_31 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_30" [imageprosseing/imgpro.c:24]   --->   Operation 1044 'getelementptr' 'bs_addr_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_32 : Operation 1045 [1/2] (3.25ns)   --->   "%tmp_2_29 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_29)" [imageprosseing/imgpro.c:24]   --->   Operation 1045 'call' 'tmp_2_29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1046 [1/1] (3.25ns)   --->   "store i32 %tmp_2_29, i32* %bs_addr_30, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1046 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1047 [1/2] (3.25ns)   --->   "%tmp_2_30 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_30)" [imageprosseing/imgpro.c:24]   --->   Operation 1047 'call' 'tmp_2_30' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1048 [1/1] (3.25ns)   --->   "store i32 %tmp_2_30, i32* %bs_addr_31, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1048 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1049 [2/2] (6.94ns)   --->   "%tmp_2_31 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_31)" [imageprosseing/imgpro.c:24]   --->   Operation 1049 'call' 'tmp_2_31' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1050 [2/2] (6.94ns)   --->   "%tmp_2_32 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_32)" [imageprosseing/imgpro.c:24]   --->   Operation 1050 'call' 'tmp_2_32' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1051 [1/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1051 'dmul' 'tmp_1_33' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1052 [1/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1052 'dmul' 'tmp_1_34' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1053 [2/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1053 'dmul' 'tmp_1_35' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1054 [2/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1054 'dmul' 'tmp_1_36' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1055 [3/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1055 'dmul' 'tmp_1_37' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1056 [3/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1056 'dmul' 'tmp_1_38' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1057 [4/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1057 'dmul' 'tmp_1_39' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1058 [4/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1058 'dmul' 'tmp_1_40' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1059 [5/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1059 'dmul' 'tmp_1_41' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1060 [5/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1060 'dmul' 'tmp_1_42' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1061 [6/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1061 'dmul' 'tmp_1_43' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1062 [6/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1062 'dmul' 'tmp_1_44' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1063 [1/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1063 'sitodp' 'tmp_46' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1064 [1/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1064 'sitodp' 'tmp_47' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1065 [2/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1065 'sitodp' 'tmp_48' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1066 [2/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1066 'sitodp' 'tmp_49' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1067 [3/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1067 'sitodp' 'tmp_50' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1068 [3/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1068 'sitodp' 'tmp_51' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1069 [4/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1069 'sitodp' 'tmp_52' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1070 [4/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1070 'sitodp' 'tmp_53' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1071 [5/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1071 'sitodp' 'tmp_54' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1072 [5/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1072 'sitodp' 'tmp_55' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1073 [6/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1073 'sitodp' 'tmp_56' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1074 [6/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1074 'sitodp' 'tmp_57' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1075 [1/2] (3.25ns)   --->   "%as_load_58 = load i32* %as_addr_58, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1075 'load' 'as_load_58' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1076 [1/2] (3.25ns)   --->   "%as_load_59 = load i32* %as_addr_59, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1076 'load' 'as_load_59' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1077 [2/2] (3.25ns)   --->   "%as_load_60 = load i32* %as_addr_60, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1077 'load' 'as_load_60' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1078 [2/2] (3.25ns)   --->   "%as_load_61 = load i32* %as_addr_61, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1078 'load' 'as_load_61' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 33 <SV = 32> <Delay = 7.78>
ST_33 : Operation 1079 [1/1] (1.81ns)   --->   "%add_ln24_58 = add i14 %phi_mul, 62" [imageprosseing/imgpro.c:24]   --->   Operation 1079 'add' 'add_ln24_58' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln24_61 = zext i14 %add_ln24_58 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1080 'zext' 'zext_ln24_61' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_33 : Operation 1081 [1/1] (0.00ns)   --->   "%as_addr_62 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_61" [imageprosseing/imgpro.c:24]   --->   Operation 1081 'getelementptr' 'as_addr_62' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_33 : Operation 1082 [1/1] (1.81ns)   --->   "%add_ln24_59 = add i14 %phi_mul, 63" [imageprosseing/imgpro.c:24]   --->   Operation 1082 'add' 'add_ln24_59' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln24_62 = zext i14 %add_ln24_59 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1083 'zext' 'zext_ln24_62' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_33 : Operation 1084 [1/1] (0.00ns)   --->   "%as_addr_63 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_62" [imageprosseing/imgpro.c:24]   --->   Operation 1084 'getelementptr' 'as_addr_63' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_33 : Operation 1085 [1/1] (0.00ns)   --->   "%bs_addr_32 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_31" [imageprosseing/imgpro.c:24]   --->   Operation 1085 'getelementptr' 'bs_addr_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_33 : Operation 1086 [1/1] (0.00ns)   --->   "%bs_addr_33 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_32" [imageprosseing/imgpro.c:24]   --->   Operation 1086 'getelementptr' 'bs_addr_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_33 : Operation 1087 [1/2] (3.25ns)   --->   "%tmp_2_31 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_31)" [imageprosseing/imgpro.c:24]   --->   Operation 1087 'call' 'tmp_2_31' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1088 [1/1] (3.25ns)   --->   "store i32 %tmp_2_31, i32* %bs_addr_32, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1088 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1089 [1/2] (3.25ns)   --->   "%tmp_2_32 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_32)" [imageprosseing/imgpro.c:24]   --->   Operation 1089 'call' 'tmp_2_32' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1090 [1/1] (3.25ns)   --->   "store i32 %tmp_2_32, i32* %bs_addr_33, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1090 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1091 [2/2] (6.94ns)   --->   "%tmp_2_33 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_33)" [imageprosseing/imgpro.c:24]   --->   Operation 1091 'call' 'tmp_2_33' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1092 [2/2] (6.94ns)   --->   "%tmp_2_34 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_34)" [imageprosseing/imgpro.c:24]   --->   Operation 1092 'call' 'tmp_2_34' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1093 [1/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1093 'dmul' 'tmp_1_35' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1094 [1/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1094 'dmul' 'tmp_1_36' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1095 [2/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1095 'dmul' 'tmp_1_37' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1096 [2/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1096 'dmul' 'tmp_1_38' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1097 [3/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1097 'dmul' 'tmp_1_39' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1098 [3/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1098 'dmul' 'tmp_1_40' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1099 [4/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1099 'dmul' 'tmp_1_41' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1100 [4/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1100 'dmul' 'tmp_1_42' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1101 [5/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1101 'dmul' 'tmp_1_43' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1102 [5/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1102 'dmul' 'tmp_1_44' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1103 [6/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1103 'dmul' 'tmp_1_45' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1104 [6/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1104 'dmul' 'tmp_1_46' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1105 [1/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1105 'sitodp' 'tmp_48' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1106 [1/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1106 'sitodp' 'tmp_49' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1107 [2/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1107 'sitodp' 'tmp_50' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1108 [2/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1108 'sitodp' 'tmp_51' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1109 [3/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1109 'sitodp' 'tmp_52' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1110 [3/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1110 'sitodp' 'tmp_53' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1111 [4/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1111 'sitodp' 'tmp_54' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1112 [4/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1112 'sitodp' 'tmp_55' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1113 [5/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1113 'sitodp' 'tmp_56' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1114 [5/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1114 'sitodp' 'tmp_57' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1115 [6/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1115 'sitodp' 'tmp_58' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1116 [6/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1116 'sitodp' 'tmp_59' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1117 [1/2] (3.25ns)   --->   "%as_load_60 = load i32* %as_addr_60, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1117 'load' 'as_load_60' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1118 [1/2] (3.25ns)   --->   "%as_load_61 = load i32* %as_addr_61, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1118 'load' 'as_load_61' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1119 [2/2] (3.25ns)   --->   "%as_load_62 = load i32* %as_addr_62, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1119 'load' 'as_load_62' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1120 [2/2] (3.25ns)   --->   "%as_load_63 = load i32* %as_addr_63, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1120 'load' 'as_load_63' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 34 <SV = 33> <Delay = 7.78>
ST_34 : Operation 1121 [1/1] (1.81ns)   --->   "%add_ln24_60 = add i14 %phi_mul, 64" [imageprosseing/imgpro.c:24]   --->   Operation 1121 'add' 'add_ln24_60' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln24_63 = zext i14 %add_ln24_60 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1122 'zext' 'zext_ln24_63' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 1123 [1/1] (0.00ns)   --->   "%as_addr_64 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_63" [imageprosseing/imgpro.c:24]   --->   Operation 1123 'getelementptr' 'as_addr_64' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 1124 [1/1] (1.81ns)   --->   "%add_ln24_61 = add i14 %phi_mul, 65" [imageprosseing/imgpro.c:24]   --->   Operation 1124 'add' 'add_ln24_61' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln24_64 = zext i14 %add_ln24_61 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1125 'zext' 'zext_ln24_64' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 1126 [1/1] (0.00ns)   --->   "%as_addr_65 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_64" [imageprosseing/imgpro.c:24]   --->   Operation 1126 'getelementptr' 'as_addr_65' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 1127 [1/1] (0.00ns)   --->   "%bs_addr_34 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_33" [imageprosseing/imgpro.c:24]   --->   Operation 1127 'getelementptr' 'bs_addr_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 1128 [1/1] (0.00ns)   --->   "%bs_addr_35 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_34" [imageprosseing/imgpro.c:24]   --->   Operation 1128 'getelementptr' 'bs_addr_35' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 1129 [1/2] (3.25ns)   --->   "%tmp_2_33 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_33)" [imageprosseing/imgpro.c:24]   --->   Operation 1129 'call' 'tmp_2_33' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 1130 [1/1] (3.25ns)   --->   "store i32 %tmp_2_33, i32* %bs_addr_34, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1130 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1131 [1/2] (3.25ns)   --->   "%tmp_2_34 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_34)" [imageprosseing/imgpro.c:24]   --->   Operation 1131 'call' 'tmp_2_34' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 1132 [1/1] (3.25ns)   --->   "store i32 %tmp_2_34, i32* %bs_addr_35, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1132 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1133 [2/2] (6.94ns)   --->   "%tmp_2_35 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_35)" [imageprosseing/imgpro.c:24]   --->   Operation 1133 'call' 'tmp_2_35' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 1134 [2/2] (6.94ns)   --->   "%tmp_2_36 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_36)" [imageprosseing/imgpro.c:24]   --->   Operation 1134 'call' 'tmp_2_36' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 1135 [1/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1135 'dmul' 'tmp_1_37' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1136 [1/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1136 'dmul' 'tmp_1_38' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1137 [2/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1137 'dmul' 'tmp_1_39' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1138 [2/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1138 'dmul' 'tmp_1_40' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1139 [3/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1139 'dmul' 'tmp_1_41' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1140 [3/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1140 'dmul' 'tmp_1_42' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1141 [4/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1141 'dmul' 'tmp_1_43' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1142 [4/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1142 'dmul' 'tmp_1_44' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1143 [5/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1143 'dmul' 'tmp_1_45' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1144 [5/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1144 'dmul' 'tmp_1_46' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1145 [6/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1145 'dmul' 'tmp_1_47' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1146 [6/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1146 'dmul' 'tmp_1_48' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1147 [1/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1147 'sitodp' 'tmp_50' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1148 [1/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1148 'sitodp' 'tmp_51' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1149 [2/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1149 'sitodp' 'tmp_52' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1150 [2/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1150 'sitodp' 'tmp_53' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1151 [3/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1151 'sitodp' 'tmp_54' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1152 [3/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1152 'sitodp' 'tmp_55' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1153 [4/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1153 'sitodp' 'tmp_56' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1154 [4/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1154 'sitodp' 'tmp_57' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1155 [5/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1155 'sitodp' 'tmp_58' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1156 [5/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1156 'sitodp' 'tmp_59' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1157 [6/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1157 'sitodp' 'tmp_60' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1158 [6/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1158 'sitodp' 'tmp_61' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1159 [1/2] (3.25ns)   --->   "%as_load_62 = load i32* %as_addr_62, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1159 'load' 'as_load_62' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1160 [1/2] (3.25ns)   --->   "%as_load_63 = load i32* %as_addr_63, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1160 'load' 'as_load_63' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1161 [2/2] (3.25ns)   --->   "%as_load_64 = load i32* %as_addr_64, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1161 'load' 'as_load_64' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1162 [2/2] (3.25ns)   --->   "%as_load_65 = load i32* %as_addr_65, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1162 'load' 'as_load_65' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 35 <SV = 34> <Delay = 7.78>
ST_35 : Operation 1163 [1/1] (1.81ns)   --->   "%add_ln24_62 = add i14 %phi_mul, 66" [imageprosseing/imgpro.c:24]   --->   Operation 1163 'add' 'add_ln24_62' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln24_65 = zext i14 %add_ln24_62 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1164 'zext' 'zext_ln24_65' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_35 : Operation 1165 [1/1] (0.00ns)   --->   "%as_addr_66 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_65" [imageprosseing/imgpro.c:24]   --->   Operation 1165 'getelementptr' 'as_addr_66' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_35 : Operation 1166 [1/1] (1.81ns)   --->   "%add_ln24_63 = add i14 %phi_mul, 67" [imageprosseing/imgpro.c:24]   --->   Operation 1166 'add' 'add_ln24_63' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln24_66 = zext i14 %add_ln24_63 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1167 'zext' 'zext_ln24_66' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_35 : Operation 1168 [1/1] (0.00ns)   --->   "%as_addr_67 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_66" [imageprosseing/imgpro.c:24]   --->   Operation 1168 'getelementptr' 'as_addr_67' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_35 : Operation 1169 [1/1] (0.00ns)   --->   "%bs_addr_36 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_35" [imageprosseing/imgpro.c:24]   --->   Operation 1169 'getelementptr' 'bs_addr_36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_35 : Operation 1170 [1/1] (0.00ns)   --->   "%bs_addr_37 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_36" [imageprosseing/imgpro.c:24]   --->   Operation 1170 'getelementptr' 'bs_addr_37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_35 : Operation 1171 [1/2] (3.25ns)   --->   "%tmp_2_35 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_35)" [imageprosseing/imgpro.c:24]   --->   Operation 1171 'call' 'tmp_2_35' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 1172 [1/1] (3.25ns)   --->   "store i32 %tmp_2_35, i32* %bs_addr_36, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1172 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1173 [1/2] (3.25ns)   --->   "%tmp_2_36 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_36)" [imageprosseing/imgpro.c:24]   --->   Operation 1173 'call' 'tmp_2_36' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 1174 [1/1] (3.25ns)   --->   "store i32 %tmp_2_36, i32* %bs_addr_37, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1174 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1175 [2/2] (6.94ns)   --->   "%tmp_2_37 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_37)" [imageprosseing/imgpro.c:24]   --->   Operation 1175 'call' 'tmp_2_37' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 1176 [2/2] (6.94ns)   --->   "%tmp_2_38 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_38)" [imageprosseing/imgpro.c:24]   --->   Operation 1176 'call' 'tmp_2_38' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 1177 [1/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1177 'dmul' 'tmp_1_39' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1178 [1/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1178 'dmul' 'tmp_1_40' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1179 [2/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1179 'dmul' 'tmp_1_41' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1180 [2/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1180 'dmul' 'tmp_1_42' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1181 [3/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1181 'dmul' 'tmp_1_43' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1182 [3/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1182 'dmul' 'tmp_1_44' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1183 [4/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1183 'dmul' 'tmp_1_45' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1184 [4/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1184 'dmul' 'tmp_1_46' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1185 [5/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1185 'dmul' 'tmp_1_47' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1186 [5/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1186 'dmul' 'tmp_1_48' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1187 [6/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1187 'dmul' 'tmp_1_49' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1188 [6/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1188 'dmul' 'tmp_1_50' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1189 [1/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1189 'sitodp' 'tmp_52' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1190 [1/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1190 'sitodp' 'tmp_53' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1191 [2/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1191 'sitodp' 'tmp_54' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1192 [2/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1192 'sitodp' 'tmp_55' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1193 [3/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1193 'sitodp' 'tmp_56' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1194 [3/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1194 'sitodp' 'tmp_57' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1195 [4/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1195 'sitodp' 'tmp_58' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1196 [4/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1196 'sitodp' 'tmp_59' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1197 [5/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1197 'sitodp' 'tmp_60' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1198 [5/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1198 'sitodp' 'tmp_61' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1199 [6/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1199 'sitodp' 'tmp_62' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1200 [6/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1200 'sitodp' 'tmp_63' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1201 [1/2] (3.25ns)   --->   "%as_load_64 = load i32* %as_addr_64, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1201 'load' 'as_load_64' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1202 [1/2] (3.25ns)   --->   "%as_load_65 = load i32* %as_addr_65, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1202 'load' 'as_load_65' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1203 [2/2] (3.25ns)   --->   "%as_load_66 = load i32* %as_addr_66, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1203 'load' 'as_load_66' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1204 [2/2] (3.25ns)   --->   "%as_load_67 = load i32* %as_addr_67, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1204 'load' 'as_load_67' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 36 <SV = 35> <Delay = 7.78>
ST_36 : Operation 1205 [1/1] (1.81ns)   --->   "%add_ln24_64 = add i14 %phi_mul, 68" [imageprosseing/imgpro.c:24]   --->   Operation 1205 'add' 'add_ln24_64' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln24_67 = zext i14 %add_ln24_64 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1206 'zext' 'zext_ln24_67' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_36 : Operation 1207 [1/1] (0.00ns)   --->   "%as_addr_68 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_67" [imageprosseing/imgpro.c:24]   --->   Operation 1207 'getelementptr' 'as_addr_68' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_36 : Operation 1208 [1/1] (1.81ns)   --->   "%add_ln24_65 = add i14 %phi_mul, 69" [imageprosseing/imgpro.c:24]   --->   Operation 1208 'add' 'add_ln24_65' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln24_68 = zext i14 %add_ln24_65 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1209 'zext' 'zext_ln24_68' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_36 : Operation 1210 [1/1] (0.00ns)   --->   "%as_addr_69 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_68" [imageprosseing/imgpro.c:24]   --->   Operation 1210 'getelementptr' 'as_addr_69' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_36 : Operation 1211 [1/1] (0.00ns)   --->   "%bs_addr_38 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_37" [imageprosseing/imgpro.c:24]   --->   Operation 1211 'getelementptr' 'bs_addr_38' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_36 : Operation 1212 [1/1] (0.00ns)   --->   "%bs_addr_39 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_38" [imageprosseing/imgpro.c:24]   --->   Operation 1212 'getelementptr' 'bs_addr_39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_36 : Operation 1213 [1/2] (3.25ns)   --->   "%tmp_2_37 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_37)" [imageprosseing/imgpro.c:24]   --->   Operation 1213 'call' 'tmp_2_37' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1214 [1/1] (3.25ns)   --->   "store i32 %tmp_2_37, i32* %bs_addr_38, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1214 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1215 [1/2] (3.25ns)   --->   "%tmp_2_38 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_38)" [imageprosseing/imgpro.c:24]   --->   Operation 1215 'call' 'tmp_2_38' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1216 [1/1] (3.25ns)   --->   "store i32 %tmp_2_38, i32* %bs_addr_39, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1216 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1217 [2/2] (6.94ns)   --->   "%tmp_2_39 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_39)" [imageprosseing/imgpro.c:24]   --->   Operation 1217 'call' 'tmp_2_39' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1218 [2/2] (6.94ns)   --->   "%tmp_2_40 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_40)" [imageprosseing/imgpro.c:24]   --->   Operation 1218 'call' 'tmp_2_40' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1219 [1/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1219 'dmul' 'tmp_1_41' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1220 [1/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1220 'dmul' 'tmp_1_42' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1221 [2/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1221 'dmul' 'tmp_1_43' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1222 [2/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1222 'dmul' 'tmp_1_44' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1223 [3/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1223 'dmul' 'tmp_1_45' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1224 [3/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1224 'dmul' 'tmp_1_46' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1225 [4/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1225 'dmul' 'tmp_1_47' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1226 [4/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1226 'dmul' 'tmp_1_48' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1227 [5/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1227 'dmul' 'tmp_1_49' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1228 [5/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1228 'dmul' 'tmp_1_50' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1229 [6/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1229 'dmul' 'tmp_1_51' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1230 [6/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1230 'dmul' 'tmp_1_52' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1231 [1/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1231 'sitodp' 'tmp_54' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1232 [1/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1232 'sitodp' 'tmp_55' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1233 [2/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1233 'sitodp' 'tmp_56' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1234 [2/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1234 'sitodp' 'tmp_57' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1235 [3/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1235 'sitodp' 'tmp_58' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1236 [3/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1236 'sitodp' 'tmp_59' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1237 [4/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1237 'sitodp' 'tmp_60' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1238 [4/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1238 'sitodp' 'tmp_61' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1239 [5/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1239 'sitodp' 'tmp_62' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1240 [5/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1240 'sitodp' 'tmp_63' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1241 [6/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1241 'sitodp' 'tmp_64' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1242 [6/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1242 'sitodp' 'tmp_65' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1243 [1/2] (3.25ns)   --->   "%as_load_66 = load i32* %as_addr_66, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1243 'load' 'as_load_66' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1244 [1/2] (3.25ns)   --->   "%as_load_67 = load i32* %as_addr_67, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1244 'load' 'as_load_67' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1245 [2/2] (3.25ns)   --->   "%as_load_68 = load i32* %as_addr_68, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1245 'load' 'as_load_68' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1246 [2/2] (3.25ns)   --->   "%as_load_69 = load i32* %as_addr_69, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1246 'load' 'as_load_69' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 37 <SV = 36> <Delay = 7.78>
ST_37 : Operation 1247 [1/1] (1.81ns)   --->   "%add_ln24_66 = add i14 %phi_mul, 70" [imageprosseing/imgpro.c:24]   --->   Operation 1247 'add' 'add_ln24_66' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln24_69 = zext i14 %add_ln24_66 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1248 'zext' 'zext_ln24_69' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_37 : Operation 1249 [1/1] (0.00ns)   --->   "%as_addr_70 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_69" [imageprosseing/imgpro.c:24]   --->   Operation 1249 'getelementptr' 'as_addr_70' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_37 : Operation 1250 [1/1] (1.81ns)   --->   "%add_ln24_67 = add i14 %phi_mul, 71" [imageprosseing/imgpro.c:24]   --->   Operation 1250 'add' 'add_ln24_67' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln24_70 = zext i14 %add_ln24_67 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1251 'zext' 'zext_ln24_70' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_37 : Operation 1252 [1/1] (0.00ns)   --->   "%as_addr_71 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_70" [imageprosseing/imgpro.c:24]   --->   Operation 1252 'getelementptr' 'as_addr_71' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_37 : Operation 1253 [1/1] (0.00ns)   --->   "%bs_addr_40 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_39" [imageprosseing/imgpro.c:24]   --->   Operation 1253 'getelementptr' 'bs_addr_40' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_37 : Operation 1254 [1/1] (0.00ns)   --->   "%bs_addr_41 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_40" [imageprosseing/imgpro.c:24]   --->   Operation 1254 'getelementptr' 'bs_addr_41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_37 : Operation 1255 [1/2] (3.25ns)   --->   "%tmp_2_39 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_39)" [imageprosseing/imgpro.c:24]   --->   Operation 1255 'call' 'tmp_2_39' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1256 [1/1] (3.25ns)   --->   "store i32 %tmp_2_39, i32* %bs_addr_40, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1256 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1257 [1/2] (3.25ns)   --->   "%tmp_2_40 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_40)" [imageprosseing/imgpro.c:24]   --->   Operation 1257 'call' 'tmp_2_40' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1258 [1/1] (3.25ns)   --->   "store i32 %tmp_2_40, i32* %bs_addr_41, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1258 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1259 [2/2] (6.94ns)   --->   "%tmp_2_41 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_41)" [imageprosseing/imgpro.c:24]   --->   Operation 1259 'call' 'tmp_2_41' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1260 [2/2] (6.94ns)   --->   "%tmp_2_42 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_42)" [imageprosseing/imgpro.c:24]   --->   Operation 1260 'call' 'tmp_2_42' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1261 [1/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1261 'dmul' 'tmp_1_43' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1262 [1/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1262 'dmul' 'tmp_1_44' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1263 [2/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1263 'dmul' 'tmp_1_45' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1264 [2/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1264 'dmul' 'tmp_1_46' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1265 [3/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1265 'dmul' 'tmp_1_47' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1266 [3/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1266 'dmul' 'tmp_1_48' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1267 [4/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1267 'dmul' 'tmp_1_49' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1268 [4/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1268 'dmul' 'tmp_1_50' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1269 [5/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1269 'dmul' 'tmp_1_51' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1270 [5/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1270 'dmul' 'tmp_1_52' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1271 [6/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1271 'dmul' 'tmp_1_53' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1272 [6/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1272 'dmul' 'tmp_1_54' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1273 [1/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1273 'sitodp' 'tmp_56' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1274 [1/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1274 'sitodp' 'tmp_57' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1275 [2/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1275 'sitodp' 'tmp_58' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1276 [2/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1276 'sitodp' 'tmp_59' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1277 [3/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1277 'sitodp' 'tmp_60' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1278 [3/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1278 'sitodp' 'tmp_61' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1279 [4/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1279 'sitodp' 'tmp_62' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1280 [4/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1280 'sitodp' 'tmp_63' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1281 [5/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1281 'sitodp' 'tmp_64' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1282 [5/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1282 'sitodp' 'tmp_65' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1283 [6/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1283 'sitodp' 'tmp_66' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1284 [6/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1284 'sitodp' 'tmp_67' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1285 [1/2] (3.25ns)   --->   "%as_load_68 = load i32* %as_addr_68, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1285 'load' 'as_load_68' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1286 [1/2] (3.25ns)   --->   "%as_load_69 = load i32* %as_addr_69, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1286 'load' 'as_load_69' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1287 [2/2] (3.25ns)   --->   "%as_load_70 = load i32* %as_addr_70, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1287 'load' 'as_load_70' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1288 [2/2] (3.25ns)   --->   "%as_load_71 = load i32* %as_addr_71, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1288 'load' 'as_load_71' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 38 <SV = 37> <Delay = 7.78>
ST_38 : Operation 1289 [1/1] (1.81ns)   --->   "%add_ln24_68 = add i14 %phi_mul, 72" [imageprosseing/imgpro.c:24]   --->   Operation 1289 'add' 'add_ln24_68' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln24_71 = zext i14 %add_ln24_68 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1290 'zext' 'zext_ln24_71' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 1291 [1/1] (0.00ns)   --->   "%as_addr_72 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_71" [imageprosseing/imgpro.c:24]   --->   Operation 1291 'getelementptr' 'as_addr_72' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 1292 [1/1] (1.81ns)   --->   "%add_ln24_69 = add i14 %phi_mul, 73" [imageprosseing/imgpro.c:24]   --->   Operation 1292 'add' 'add_ln24_69' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln24_72 = zext i14 %add_ln24_69 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1293 'zext' 'zext_ln24_72' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 1294 [1/1] (0.00ns)   --->   "%as_addr_73 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_72" [imageprosseing/imgpro.c:24]   --->   Operation 1294 'getelementptr' 'as_addr_73' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 1295 [1/1] (0.00ns)   --->   "%bs_addr_42 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_41" [imageprosseing/imgpro.c:24]   --->   Operation 1295 'getelementptr' 'bs_addr_42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 1296 [1/1] (0.00ns)   --->   "%bs_addr_43 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_42" [imageprosseing/imgpro.c:24]   --->   Operation 1296 'getelementptr' 'bs_addr_43' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_38 : Operation 1297 [1/2] (3.25ns)   --->   "%tmp_2_41 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_41)" [imageprosseing/imgpro.c:24]   --->   Operation 1297 'call' 'tmp_2_41' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 1298 [1/1] (3.25ns)   --->   "store i32 %tmp_2_41, i32* %bs_addr_42, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1298 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1299 [1/2] (3.25ns)   --->   "%tmp_2_42 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_42)" [imageprosseing/imgpro.c:24]   --->   Operation 1299 'call' 'tmp_2_42' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 1300 [1/1] (3.25ns)   --->   "store i32 %tmp_2_42, i32* %bs_addr_43, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1300 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1301 [2/2] (6.94ns)   --->   "%tmp_2_43 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_43)" [imageprosseing/imgpro.c:24]   --->   Operation 1301 'call' 'tmp_2_43' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 1302 [2/2] (6.94ns)   --->   "%tmp_2_44 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_44)" [imageprosseing/imgpro.c:24]   --->   Operation 1302 'call' 'tmp_2_44' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 1303 [1/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1303 'dmul' 'tmp_1_45' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1304 [1/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1304 'dmul' 'tmp_1_46' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1305 [2/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1305 'dmul' 'tmp_1_47' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1306 [2/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1306 'dmul' 'tmp_1_48' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1307 [3/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1307 'dmul' 'tmp_1_49' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1308 [3/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1308 'dmul' 'tmp_1_50' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1309 [4/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1309 'dmul' 'tmp_1_51' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1310 [4/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1310 'dmul' 'tmp_1_52' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1311 [5/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1311 'dmul' 'tmp_1_53' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1312 [5/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1312 'dmul' 'tmp_1_54' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1313 [6/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1313 'dmul' 'tmp_1_55' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1314 [6/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1314 'dmul' 'tmp_1_56' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1315 [1/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1315 'sitodp' 'tmp_58' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1316 [1/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1316 'sitodp' 'tmp_59' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1317 [2/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1317 'sitodp' 'tmp_60' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1318 [2/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1318 'sitodp' 'tmp_61' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1319 [3/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1319 'sitodp' 'tmp_62' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1320 [3/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1320 'sitodp' 'tmp_63' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1321 [4/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1321 'sitodp' 'tmp_64' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1322 [4/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1322 'sitodp' 'tmp_65' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1323 [5/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1323 'sitodp' 'tmp_66' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1324 [5/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1324 'sitodp' 'tmp_67' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1325 [6/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1325 'sitodp' 'tmp_68' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1326 [6/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1326 'sitodp' 'tmp_69' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1327 [1/2] (3.25ns)   --->   "%as_load_70 = load i32* %as_addr_70, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1327 'load' 'as_load_70' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1328 [1/2] (3.25ns)   --->   "%as_load_71 = load i32* %as_addr_71, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1328 'load' 'as_load_71' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1329 [2/2] (3.25ns)   --->   "%as_load_72 = load i32* %as_addr_72, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1329 'load' 'as_load_72' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1330 [2/2] (3.25ns)   --->   "%as_load_73 = load i32* %as_addr_73, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1330 'load' 'as_load_73' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 39 <SV = 38> <Delay = 7.78>
ST_39 : Operation 1331 [1/1] (1.81ns)   --->   "%add_ln24_70 = add i14 %phi_mul, 74" [imageprosseing/imgpro.c:24]   --->   Operation 1331 'add' 'add_ln24_70' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln24_73 = zext i14 %add_ln24_70 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1332 'zext' 'zext_ln24_73' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_39 : Operation 1333 [1/1] (0.00ns)   --->   "%as_addr_74 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_73" [imageprosseing/imgpro.c:24]   --->   Operation 1333 'getelementptr' 'as_addr_74' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_39 : Operation 1334 [1/1] (1.81ns)   --->   "%add_ln24_71 = add i14 %phi_mul, 75" [imageprosseing/imgpro.c:24]   --->   Operation 1334 'add' 'add_ln24_71' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln24_74 = zext i14 %add_ln24_71 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1335 'zext' 'zext_ln24_74' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_39 : Operation 1336 [1/1] (0.00ns)   --->   "%as_addr_75 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_74" [imageprosseing/imgpro.c:24]   --->   Operation 1336 'getelementptr' 'as_addr_75' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_39 : Operation 1337 [1/1] (0.00ns)   --->   "%bs_addr_44 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_43" [imageprosseing/imgpro.c:24]   --->   Operation 1337 'getelementptr' 'bs_addr_44' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_39 : Operation 1338 [1/1] (0.00ns)   --->   "%bs_addr_45 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_44" [imageprosseing/imgpro.c:24]   --->   Operation 1338 'getelementptr' 'bs_addr_45' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_39 : Operation 1339 [1/2] (3.25ns)   --->   "%tmp_2_43 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_43)" [imageprosseing/imgpro.c:24]   --->   Operation 1339 'call' 'tmp_2_43' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1340 [1/1] (3.25ns)   --->   "store i32 %tmp_2_43, i32* %bs_addr_44, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1340 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1341 [1/2] (3.25ns)   --->   "%tmp_2_44 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_44)" [imageprosseing/imgpro.c:24]   --->   Operation 1341 'call' 'tmp_2_44' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1342 [1/1] (3.25ns)   --->   "store i32 %tmp_2_44, i32* %bs_addr_45, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1342 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1343 [2/2] (6.94ns)   --->   "%tmp_2_45 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_45)" [imageprosseing/imgpro.c:24]   --->   Operation 1343 'call' 'tmp_2_45' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1344 [2/2] (6.94ns)   --->   "%tmp_2_46 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_46)" [imageprosseing/imgpro.c:24]   --->   Operation 1344 'call' 'tmp_2_46' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1345 [1/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1345 'dmul' 'tmp_1_47' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1346 [1/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1346 'dmul' 'tmp_1_48' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1347 [2/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1347 'dmul' 'tmp_1_49' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1348 [2/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1348 'dmul' 'tmp_1_50' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1349 [3/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1349 'dmul' 'tmp_1_51' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1350 [3/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1350 'dmul' 'tmp_1_52' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1351 [4/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1351 'dmul' 'tmp_1_53' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1352 [4/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1352 'dmul' 'tmp_1_54' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1353 [5/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1353 'dmul' 'tmp_1_55' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1354 [5/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1354 'dmul' 'tmp_1_56' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1355 [6/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1355 'dmul' 'tmp_1_57' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1356 [6/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1356 'dmul' 'tmp_1_58' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1357 [1/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1357 'sitodp' 'tmp_60' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1358 [1/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1358 'sitodp' 'tmp_61' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1359 [2/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1359 'sitodp' 'tmp_62' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1360 [2/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1360 'sitodp' 'tmp_63' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1361 [3/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1361 'sitodp' 'tmp_64' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1362 [3/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1362 'sitodp' 'tmp_65' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1363 [4/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1363 'sitodp' 'tmp_66' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1364 [4/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1364 'sitodp' 'tmp_67' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1365 [5/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1365 'sitodp' 'tmp_68' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1366 [5/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1366 'sitodp' 'tmp_69' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1367 [6/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1367 'sitodp' 'tmp_70' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1368 [6/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1368 'sitodp' 'tmp_71' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1369 [1/2] (3.25ns)   --->   "%as_load_72 = load i32* %as_addr_72, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1369 'load' 'as_load_72' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1370 [1/2] (3.25ns)   --->   "%as_load_73 = load i32* %as_addr_73, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1370 'load' 'as_load_73' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1371 [2/2] (3.25ns)   --->   "%as_load_74 = load i32* %as_addr_74, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1371 'load' 'as_load_74' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1372 [2/2] (3.25ns)   --->   "%as_load_75 = load i32* %as_addr_75, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1372 'load' 'as_load_75' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 40 <SV = 39> <Delay = 7.78>
ST_40 : Operation 1373 [1/1] (1.81ns)   --->   "%add_ln24_72 = add i14 %phi_mul, 76" [imageprosseing/imgpro.c:24]   --->   Operation 1373 'add' 'add_ln24_72' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln24_75 = zext i14 %add_ln24_72 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1374 'zext' 'zext_ln24_75' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_40 : Operation 1375 [1/1] (0.00ns)   --->   "%as_addr_76 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_75" [imageprosseing/imgpro.c:24]   --->   Operation 1375 'getelementptr' 'as_addr_76' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_40 : Operation 1376 [1/1] (1.81ns)   --->   "%add_ln24_73 = add i14 %phi_mul, 77" [imageprosseing/imgpro.c:24]   --->   Operation 1376 'add' 'add_ln24_73' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln24_76 = zext i14 %add_ln24_73 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1377 'zext' 'zext_ln24_76' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_40 : Operation 1378 [1/1] (0.00ns)   --->   "%as_addr_77 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_76" [imageprosseing/imgpro.c:24]   --->   Operation 1378 'getelementptr' 'as_addr_77' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_40 : Operation 1379 [1/1] (0.00ns)   --->   "%bs_addr_46 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_45" [imageprosseing/imgpro.c:24]   --->   Operation 1379 'getelementptr' 'bs_addr_46' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_40 : Operation 1380 [1/1] (0.00ns)   --->   "%bs_addr_47 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_46" [imageprosseing/imgpro.c:24]   --->   Operation 1380 'getelementptr' 'bs_addr_47' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_40 : Operation 1381 [1/2] (3.25ns)   --->   "%tmp_2_45 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_45)" [imageprosseing/imgpro.c:24]   --->   Operation 1381 'call' 'tmp_2_45' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 1382 [1/1] (3.25ns)   --->   "store i32 %tmp_2_45, i32* %bs_addr_46, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1382 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1383 [1/2] (3.25ns)   --->   "%tmp_2_46 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_46)" [imageprosseing/imgpro.c:24]   --->   Operation 1383 'call' 'tmp_2_46' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 1384 [1/1] (3.25ns)   --->   "store i32 %tmp_2_46, i32* %bs_addr_47, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1384 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1385 [2/2] (6.94ns)   --->   "%tmp_2_47 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_47)" [imageprosseing/imgpro.c:24]   --->   Operation 1385 'call' 'tmp_2_47' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 1386 [2/2] (6.94ns)   --->   "%tmp_2_48 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_48)" [imageprosseing/imgpro.c:24]   --->   Operation 1386 'call' 'tmp_2_48' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 1387 [1/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1387 'dmul' 'tmp_1_49' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1388 [1/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1388 'dmul' 'tmp_1_50' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1389 [2/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1389 'dmul' 'tmp_1_51' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1390 [2/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1390 'dmul' 'tmp_1_52' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1391 [3/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1391 'dmul' 'tmp_1_53' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1392 [3/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1392 'dmul' 'tmp_1_54' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1393 [4/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1393 'dmul' 'tmp_1_55' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1394 [4/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1394 'dmul' 'tmp_1_56' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1395 [5/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1395 'dmul' 'tmp_1_57' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1396 [5/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1396 'dmul' 'tmp_1_58' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1397 [6/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1397 'dmul' 'tmp_1_59' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1398 [6/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1398 'dmul' 'tmp_1_60' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1399 [1/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1399 'sitodp' 'tmp_62' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1400 [1/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1400 'sitodp' 'tmp_63' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1401 [2/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1401 'sitodp' 'tmp_64' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1402 [2/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1402 'sitodp' 'tmp_65' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1403 [3/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1403 'sitodp' 'tmp_66' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1404 [3/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1404 'sitodp' 'tmp_67' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1405 [4/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1405 'sitodp' 'tmp_68' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1406 [4/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1406 'sitodp' 'tmp_69' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1407 [5/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1407 'sitodp' 'tmp_70' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1408 [5/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1408 'sitodp' 'tmp_71' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1409 [6/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1409 'sitodp' 'tmp_72' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1410 [6/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1410 'sitodp' 'tmp_73' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1411 [1/2] (3.25ns)   --->   "%as_load_74 = load i32* %as_addr_74, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1411 'load' 'as_load_74' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1412 [1/2] (3.25ns)   --->   "%as_load_75 = load i32* %as_addr_75, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1412 'load' 'as_load_75' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1413 [2/2] (3.25ns)   --->   "%as_load_76 = load i32* %as_addr_76, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1413 'load' 'as_load_76' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1414 [2/2] (3.25ns)   --->   "%as_load_77 = load i32* %as_addr_77, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1414 'load' 'as_load_77' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 41 <SV = 40> <Delay = 7.78>
ST_41 : Operation 1415 [1/1] (1.81ns)   --->   "%add_ln24_74 = add i14 %phi_mul, 78" [imageprosseing/imgpro.c:24]   --->   Operation 1415 'add' 'add_ln24_74' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln24_77 = zext i14 %add_ln24_74 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1416 'zext' 'zext_ln24_77' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_41 : Operation 1417 [1/1] (0.00ns)   --->   "%as_addr_78 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_77" [imageprosseing/imgpro.c:24]   --->   Operation 1417 'getelementptr' 'as_addr_78' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_41 : Operation 1418 [1/1] (1.81ns)   --->   "%add_ln24_75 = add i14 %phi_mul, 79" [imageprosseing/imgpro.c:24]   --->   Operation 1418 'add' 'add_ln24_75' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln24_78 = zext i14 %add_ln24_75 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1419 'zext' 'zext_ln24_78' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_41 : Operation 1420 [1/1] (0.00ns)   --->   "%as_addr_79 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_78" [imageprosseing/imgpro.c:24]   --->   Operation 1420 'getelementptr' 'as_addr_79' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_41 : Operation 1421 [1/1] (0.00ns)   --->   "%bs_addr_48 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_47" [imageprosseing/imgpro.c:24]   --->   Operation 1421 'getelementptr' 'bs_addr_48' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_41 : Operation 1422 [1/1] (0.00ns)   --->   "%bs_addr_49 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_48" [imageprosseing/imgpro.c:24]   --->   Operation 1422 'getelementptr' 'bs_addr_49' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_41 : Operation 1423 [1/2] (3.25ns)   --->   "%tmp_2_47 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_47)" [imageprosseing/imgpro.c:24]   --->   Operation 1423 'call' 'tmp_2_47' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 1424 [1/1] (3.25ns)   --->   "store i32 %tmp_2_47, i32* %bs_addr_48, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1424 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1425 [1/2] (3.25ns)   --->   "%tmp_2_48 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_48)" [imageprosseing/imgpro.c:24]   --->   Operation 1425 'call' 'tmp_2_48' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 1426 [1/1] (3.25ns)   --->   "store i32 %tmp_2_48, i32* %bs_addr_49, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1426 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1427 [2/2] (6.94ns)   --->   "%tmp_2_49 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_49)" [imageprosseing/imgpro.c:24]   --->   Operation 1427 'call' 'tmp_2_49' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 1428 [2/2] (6.94ns)   --->   "%tmp_2_50 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_50)" [imageprosseing/imgpro.c:24]   --->   Operation 1428 'call' 'tmp_2_50' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 1429 [1/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1429 'dmul' 'tmp_1_51' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1430 [1/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1430 'dmul' 'tmp_1_52' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1431 [2/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1431 'dmul' 'tmp_1_53' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1432 [2/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1432 'dmul' 'tmp_1_54' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1433 [3/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1433 'dmul' 'tmp_1_55' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1434 [3/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1434 'dmul' 'tmp_1_56' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1435 [4/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1435 'dmul' 'tmp_1_57' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1436 [4/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1436 'dmul' 'tmp_1_58' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1437 [5/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1437 'dmul' 'tmp_1_59' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1438 [5/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1438 'dmul' 'tmp_1_60' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1439 [6/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1439 'dmul' 'tmp_1_61' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1440 [6/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1440 'dmul' 'tmp_1_62' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1441 [1/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1441 'sitodp' 'tmp_64' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1442 [1/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1442 'sitodp' 'tmp_65' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1443 [2/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1443 'sitodp' 'tmp_66' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1444 [2/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1444 'sitodp' 'tmp_67' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1445 [3/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1445 'sitodp' 'tmp_68' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1446 [3/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1446 'sitodp' 'tmp_69' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1447 [4/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1447 'sitodp' 'tmp_70' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1448 [4/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1448 'sitodp' 'tmp_71' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1449 [5/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1449 'sitodp' 'tmp_72' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1450 [5/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1450 'sitodp' 'tmp_73' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1451 [6/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1451 'sitodp' 'tmp_74' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1452 [6/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1452 'sitodp' 'tmp_75' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1453 [1/2] (3.25ns)   --->   "%as_load_76 = load i32* %as_addr_76, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1453 'load' 'as_load_76' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1454 [1/2] (3.25ns)   --->   "%as_load_77 = load i32* %as_addr_77, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1454 'load' 'as_load_77' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1455 [2/2] (3.25ns)   --->   "%as_load_78 = load i32* %as_addr_78, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1455 'load' 'as_load_78' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1456 [2/2] (3.25ns)   --->   "%as_load_79 = load i32* %as_addr_79, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1456 'load' 'as_load_79' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 42 <SV = 41> <Delay = 7.78>
ST_42 : Operation 1457 [1/1] (1.81ns)   --->   "%add_ln24_76 = add i14 %phi_mul, 80" [imageprosseing/imgpro.c:24]   --->   Operation 1457 'add' 'add_ln24_76' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln24_79 = zext i14 %add_ln24_76 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1458 'zext' 'zext_ln24_79' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_42 : Operation 1459 [1/1] (0.00ns)   --->   "%as_addr_80 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_79" [imageprosseing/imgpro.c:24]   --->   Operation 1459 'getelementptr' 'as_addr_80' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_42 : Operation 1460 [1/1] (1.81ns)   --->   "%add_ln24_77 = add i14 %phi_mul, 81" [imageprosseing/imgpro.c:24]   --->   Operation 1460 'add' 'add_ln24_77' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln24_80 = zext i14 %add_ln24_77 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1461 'zext' 'zext_ln24_80' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_42 : Operation 1462 [1/1] (0.00ns)   --->   "%as_addr_81 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_80" [imageprosseing/imgpro.c:24]   --->   Operation 1462 'getelementptr' 'as_addr_81' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_42 : Operation 1463 [1/1] (0.00ns)   --->   "%bs_addr_50 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_49" [imageprosseing/imgpro.c:24]   --->   Operation 1463 'getelementptr' 'bs_addr_50' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_42 : Operation 1464 [1/1] (0.00ns)   --->   "%bs_addr_51 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_50" [imageprosseing/imgpro.c:24]   --->   Operation 1464 'getelementptr' 'bs_addr_51' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_42 : Operation 1465 [1/2] (3.25ns)   --->   "%tmp_2_49 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_49)" [imageprosseing/imgpro.c:24]   --->   Operation 1465 'call' 'tmp_2_49' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1466 [1/1] (3.25ns)   --->   "store i32 %tmp_2_49, i32* %bs_addr_50, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1466 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1467 [1/2] (3.25ns)   --->   "%tmp_2_50 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_50)" [imageprosseing/imgpro.c:24]   --->   Operation 1467 'call' 'tmp_2_50' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1468 [1/1] (3.25ns)   --->   "store i32 %tmp_2_50, i32* %bs_addr_51, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1468 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1469 [2/2] (6.94ns)   --->   "%tmp_2_51 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_51)" [imageprosseing/imgpro.c:24]   --->   Operation 1469 'call' 'tmp_2_51' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1470 [2/2] (6.94ns)   --->   "%tmp_2_52 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_52)" [imageprosseing/imgpro.c:24]   --->   Operation 1470 'call' 'tmp_2_52' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1471 [1/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1471 'dmul' 'tmp_1_53' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1472 [1/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1472 'dmul' 'tmp_1_54' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1473 [2/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1473 'dmul' 'tmp_1_55' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1474 [2/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1474 'dmul' 'tmp_1_56' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1475 [3/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1475 'dmul' 'tmp_1_57' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1476 [3/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1476 'dmul' 'tmp_1_58' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1477 [4/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1477 'dmul' 'tmp_1_59' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1478 [4/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1478 'dmul' 'tmp_1_60' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1479 [5/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1479 'dmul' 'tmp_1_61' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1480 [5/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1480 'dmul' 'tmp_1_62' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1481 [6/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1481 'dmul' 'tmp_1_63' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1482 [6/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1482 'dmul' 'tmp_1_64' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1483 [1/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1483 'sitodp' 'tmp_66' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1484 [1/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1484 'sitodp' 'tmp_67' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1485 [2/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1485 'sitodp' 'tmp_68' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1486 [2/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1486 'sitodp' 'tmp_69' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1487 [3/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1487 'sitodp' 'tmp_70' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1488 [3/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1488 'sitodp' 'tmp_71' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1489 [4/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1489 'sitodp' 'tmp_72' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1490 [4/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1490 'sitodp' 'tmp_73' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1491 [5/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1491 'sitodp' 'tmp_74' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1492 [5/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1492 'sitodp' 'tmp_75' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1493 [6/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1493 'sitodp' 'tmp_76' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1494 [6/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1494 'sitodp' 'tmp_77' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1495 [1/2] (3.25ns)   --->   "%as_load_78 = load i32* %as_addr_78, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1495 'load' 'as_load_78' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1496 [1/2] (3.25ns)   --->   "%as_load_79 = load i32* %as_addr_79, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1496 'load' 'as_load_79' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1497 [2/2] (3.25ns)   --->   "%as_load_80 = load i32* %as_addr_80, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1497 'load' 'as_load_80' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1498 [2/2] (3.25ns)   --->   "%as_load_81 = load i32* %as_addr_81, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1498 'load' 'as_load_81' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 43 <SV = 42> <Delay = 7.78>
ST_43 : Operation 1499 [1/1] (1.81ns)   --->   "%add_ln24_78 = add i14 %phi_mul, 82" [imageprosseing/imgpro.c:24]   --->   Operation 1499 'add' 'add_ln24_78' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln24_81 = zext i14 %add_ln24_78 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1500 'zext' 'zext_ln24_81' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_43 : Operation 1501 [1/1] (0.00ns)   --->   "%as_addr_82 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_81" [imageprosseing/imgpro.c:24]   --->   Operation 1501 'getelementptr' 'as_addr_82' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_43 : Operation 1502 [1/1] (1.81ns)   --->   "%add_ln24_79 = add i14 %phi_mul, 83" [imageprosseing/imgpro.c:24]   --->   Operation 1502 'add' 'add_ln24_79' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln24_82 = zext i14 %add_ln24_79 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1503 'zext' 'zext_ln24_82' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_43 : Operation 1504 [1/1] (0.00ns)   --->   "%as_addr_83 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_82" [imageprosseing/imgpro.c:24]   --->   Operation 1504 'getelementptr' 'as_addr_83' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_43 : Operation 1505 [1/1] (0.00ns)   --->   "%bs_addr_52 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_51" [imageprosseing/imgpro.c:24]   --->   Operation 1505 'getelementptr' 'bs_addr_52' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_43 : Operation 1506 [1/1] (0.00ns)   --->   "%bs_addr_53 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_52" [imageprosseing/imgpro.c:24]   --->   Operation 1506 'getelementptr' 'bs_addr_53' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_43 : Operation 1507 [1/2] (3.25ns)   --->   "%tmp_2_51 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_51)" [imageprosseing/imgpro.c:24]   --->   Operation 1507 'call' 'tmp_2_51' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1508 [1/1] (3.25ns)   --->   "store i32 %tmp_2_51, i32* %bs_addr_52, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1508 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1509 [1/2] (3.25ns)   --->   "%tmp_2_52 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_52)" [imageprosseing/imgpro.c:24]   --->   Operation 1509 'call' 'tmp_2_52' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1510 [1/1] (3.25ns)   --->   "store i32 %tmp_2_52, i32* %bs_addr_53, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1510 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1511 [2/2] (6.94ns)   --->   "%tmp_2_53 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_53)" [imageprosseing/imgpro.c:24]   --->   Operation 1511 'call' 'tmp_2_53' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1512 [2/2] (6.94ns)   --->   "%tmp_2_54 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_54)" [imageprosseing/imgpro.c:24]   --->   Operation 1512 'call' 'tmp_2_54' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1513 [1/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1513 'dmul' 'tmp_1_55' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1514 [1/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1514 'dmul' 'tmp_1_56' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1515 [2/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1515 'dmul' 'tmp_1_57' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1516 [2/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1516 'dmul' 'tmp_1_58' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1517 [3/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1517 'dmul' 'tmp_1_59' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1518 [3/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1518 'dmul' 'tmp_1_60' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1519 [4/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1519 'dmul' 'tmp_1_61' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1520 [4/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1520 'dmul' 'tmp_1_62' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1521 [5/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1521 'dmul' 'tmp_1_63' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1522 [5/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1522 'dmul' 'tmp_1_64' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1523 [6/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1523 'dmul' 'tmp_1_65' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1524 [6/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1524 'dmul' 'tmp_1_66' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1525 [1/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1525 'sitodp' 'tmp_68' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1526 [1/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1526 'sitodp' 'tmp_69' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1527 [2/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1527 'sitodp' 'tmp_70' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1528 [2/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1528 'sitodp' 'tmp_71' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1529 [3/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1529 'sitodp' 'tmp_72' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1530 [3/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1530 'sitodp' 'tmp_73' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1531 [4/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1531 'sitodp' 'tmp_74' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1532 [4/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1532 'sitodp' 'tmp_75' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1533 [5/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1533 'sitodp' 'tmp_76' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1534 [5/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1534 'sitodp' 'tmp_77' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1535 [6/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1535 'sitodp' 'tmp_78' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1536 [6/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1536 'sitodp' 'tmp_79' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1537 [1/2] (3.25ns)   --->   "%as_load_80 = load i32* %as_addr_80, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1537 'load' 'as_load_80' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1538 [1/2] (3.25ns)   --->   "%as_load_81 = load i32* %as_addr_81, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1538 'load' 'as_load_81' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1539 [2/2] (3.25ns)   --->   "%as_load_82 = load i32* %as_addr_82, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1539 'load' 'as_load_82' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1540 [2/2] (3.25ns)   --->   "%as_load_83 = load i32* %as_addr_83, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1540 'load' 'as_load_83' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 44 <SV = 43> <Delay = 7.78>
ST_44 : Operation 1541 [1/1] (1.81ns)   --->   "%add_ln24_80 = add i14 %phi_mul, 84" [imageprosseing/imgpro.c:24]   --->   Operation 1541 'add' 'add_ln24_80' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln24_83 = zext i14 %add_ln24_80 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1542 'zext' 'zext_ln24_83' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_44 : Operation 1543 [1/1] (0.00ns)   --->   "%as_addr_84 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_83" [imageprosseing/imgpro.c:24]   --->   Operation 1543 'getelementptr' 'as_addr_84' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_44 : Operation 1544 [1/1] (1.81ns)   --->   "%add_ln24_81 = add i14 %phi_mul, 85" [imageprosseing/imgpro.c:24]   --->   Operation 1544 'add' 'add_ln24_81' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln24_84 = zext i14 %add_ln24_81 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1545 'zext' 'zext_ln24_84' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_44 : Operation 1546 [1/1] (0.00ns)   --->   "%as_addr_85 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_84" [imageprosseing/imgpro.c:24]   --->   Operation 1546 'getelementptr' 'as_addr_85' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_44 : Operation 1547 [1/1] (0.00ns)   --->   "%bs_addr_54 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_53" [imageprosseing/imgpro.c:24]   --->   Operation 1547 'getelementptr' 'bs_addr_54' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_44 : Operation 1548 [1/1] (0.00ns)   --->   "%bs_addr_55 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_54" [imageprosseing/imgpro.c:24]   --->   Operation 1548 'getelementptr' 'bs_addr_55' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_44 : Operation 1549 [1/2] (3.25ns)   --->   "%tmp_2_53 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_53)" [imageprosseing/imgpro.c:24]   --->   Operation 1549 'call' 'tmp_2_53' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1550 [1/1] (3.25ns)   --->   "store i32 %tmp_2_53, i32* %bs_addr_54, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1550 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1551 [1/2] (3.25ns)   --->   "%tmp_2_54 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_54)" [imageprosseing/imgpro.c:24]   --->   Operation 1551 'call' 'tmp_2_54' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1552 [1/1] (3.25ns)   --->   "store i32 %tmp_2_54, i32* %bs_addr_55, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1552 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1553 [2/2] (6.94ns)   --->   "%tmp_2_55 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_55)" [imageprosseing/imgpro.c:24]   --->   Operation 1553 'call' 'tmp_2_55' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1554 [2/2] (6.94ns)   --->   "%tmp_2_56 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_56)" [imageprosseing/imgpro.c:24]   --->   Operation 1554 'call' 'tmp_2_56' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1555 [1/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1555 'dmul' 'tmp_1_57' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1556 [1/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1556 'dmul' 'tmp_1_58' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1557 [2/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1557 'dmul' 'tmp_1_59' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1558 [2/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1558 'dmul' 'tmp_1_60' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1559 [3/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1559 'dmul' 'tmp_1_61' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1560 [3/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1560 'dmul' 'tmp_1_62' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1561 [4/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1561 'dmul' 'tmp_1_63' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1562 [4/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1562 'dmul' 'tmp_1_64' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1563 [5/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1563 'dmul' 'tmp_1_65' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1564 [5/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1564 'dmul' 'tmp_1_66' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1565 [6/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1565 'dmul' 'tmp_1_67' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1566 [6/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1566 'dmul' 'tmp_1_68' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1567 [1/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1567 'sitodp' 'tmp_70' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1568 [1/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1568 'sitodp' 'tmp_71' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1569 [2/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1569 'sitodp' 'tmp_72' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1570 [2/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1570 'sitodp' 'tmp_73' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1571 [3/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1571 'sitodp' 'tmp_74' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1572 [3/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1572 'sitodp' 'tmp_75' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1573 [4/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1573 'sitodp' 'tmp_76' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1574 [4/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1574 'sitodp' 'tmp_77' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1575 [5/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1575 'sitodp' 'tmp_78' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1576 [5/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1576 'sitodp' 'tmp_79' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1577 [6/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1577 'sitodp' 'tmp_80' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1578 [6/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1578 'sitodp' 'tmp_81' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1579 [1/2] (3.25ns)   --->   "%as_load_82 = load i32* %as_addr_82, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1579 'load' 'as_load_82' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1580 [1/2] (3.25ns)   --->   "%as_load_83 = load i32* %as_addr_83, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1580 'load' 'as_load_83' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1581 [2/2] (3.25ns)   --->   "%as_load_84 = load i32* %as_addr_84, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1581 'load' 'as_load_84' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1582 [2/2] (3.25ns)   --->   "%as_load_85 = load i32* %as_addr_85, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1582 'load' 'as_load_85' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 45 <SV = 44> <Delay = 7.78>
ST_45 : Operation 1583 [1/1] (1.81ns)   --->   "%add_ln24_82 = add i14 %phi_mul, 86" [imageprosseing/imgpro.c:24]   --->   Operation 1583 'add' 'add_ln24_82' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln24_85 = zext i14 %add_ln24_82 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1584 'zext' 'zext_ln24_85' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_45 : Operation 1585 [1/1] (0.00ns)   --->   "%as_addr_86 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_85" [imageprosseing/imgpro.c:24]   --->   Operation 1585 'getelementptr' 'as_addr_86' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_45 : Operation 1586 [1/1] (1.81ns)   --->   "%add_ln24_83 = add i14 %phi_mul, 87" [imageprosseing/imgpro.c:24]   --->   Operation 1586 'add' 'add_ln24_83' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln24_86 = zext i14 %add_ln24_83 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1587 'zext' 'zext_ln24_86' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_45 : Operation 1588 [1/1] (0.00ns)   --->   "%as_addr_87 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_86" [imageprosseing/imgpro.c:24]   --->   Operation 1588 'getelementptr' 'as_addr_87' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_45 : Operation 1589 [1/1] (0.00ns)   --->   "%bs_addr_56 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_55" [imageprosseing/imgpro.c:24]   --->   Operation 1589 'getelementptr' 'bs_addr_56' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_45 : Operation 1590 [1/1] (0.00ns)   --->   "%bs_addr_57 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_56" [imageprosseing/imgpro.c:24]   --->   Operation 1590 'getelementptr' 'bs_addr_57' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_45 : Operation 1591 [1/2] (3.25ns)   --->   "%tmp_2_55 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_55)" [imageprosseing/imgpro.c:24]   --->   Operation 1591 'call' 'tmp_2_55' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1592 [1/1] (3.25ns)   --->   "store i32 %tmp_2_55, i32* %bs_addr_56, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1592 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1593 [1/2] (3.25ns)   --->   "%tmp_2_56 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_56)" [imageprosseing/imgpro.c:24]   --->   Operation 1593 'call' 'tmp_2_56' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1594 [1/1] (3.25ns)   --->   "store i32 %tmp_2_56, i32* %bs_addr_57, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1594 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1595 [2/2] (6.94ns)   --->   "%tmp_2_57 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_57)" [imageprosseing/imgpro.c:24]   --->   Operation 1595 'call' 'tmp_2_57' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1596 [2/2] (6.94ns)   --->   "%tmp_2_58 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_58)" [imageprosseing/imgpro.c:24]   --->   Operation 1596 'call' 'tmp_2_58' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1597 [1/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1597 'dmul' 'tmp_1_59' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1598 [1/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1598 'dmul' 'tmp_1_60' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1599 [2/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1599 'dmul' 'tmp_1_61' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1600 [2/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1600 'dmul' 'tmp_1_62' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1601 [3/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1601 'dmul' 'tmp_1_63' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1602 [3/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1602 'dmul' 'tmp_1_64' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1603 [4/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1603 'dmul' 'tmp_1_65' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1604 [4/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1604 'dmul' 'tmp_1_66' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1605 [5/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1605 'dmul' 'tmp_1_67' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1606 [5/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1606 'dmul' 'tmp_1_68' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1607 [6/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1607 'dmul' 'tmp_1_69' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1608 [6/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1608 'dmul' 'tmp_1_70' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1609 [1/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1609 'sitodp' 'tmp_72' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1610 [1/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1610 'sitodp' 'tmp_73' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1611 [2/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1611 'sitodp' 'tmp_74' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1612 [2/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1612 'sitodp' 'tmp_75' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1613 [3/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1613 'sitodp' 'tmp_76' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1614 [3/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1614 'sitodp' 'tmp_77' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1615 [4/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1615 'sitodp' 'tmp_78' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1616 [4/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1616 'sitodp' 'tmp_79' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1617 [5/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1617 'sitodp' 'tmp_80' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1618 [5/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1618 'sitodp' 'tmp_81' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1619 [6/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1619 'sitodp' 'tmp_82' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1620 [6/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1620 'sitodp' 'tmp_83' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1621 [1/2] (3.25ns)   --->   "%as_load_84 = load i32* %as_addr_84, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1621 'load' 'as_load_84' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1622 [1/2] (3.25ns)   --->   "%as_load_85 = load i32* %as_addr_85, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1622 'load' 'as_load_85' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1623 [2/2] (3.25ns)   --->   "%as_load_86 = load i32* %as_addr_86, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1623 'load' 'as_load_86' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1624 [2/2] (3.25ns)   --->   "%as_load_87 = load i32* %as_addr_87, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1624 'load' 'as_load_87' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 46 <SV = 45> <Delay = 7.78>
ST_46 : Operation 1625 [1/1] (1.81ns)   --->   "%add_ln24_84 = add i14 %phi_mul, 88" [imageprosseing/imgpro.c:24]   --->   Operation 1625 'add' 'add_ln24_84' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln24_87 = zext i14 %add_ln24_84 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1626 'zext' 'zext_ln24_87' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_46 : Operation 1627 [1/1] (0.00ns)   --->   "%as_addr_88 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_87" [imageprosseing/imgpro.c:24]   --->   Operation 1627 'getelementptr' 'as_addr_88' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_46 : Operation 1628 [1/1] (1.81ns)   --->   "%add_ln24_85 = add i14 %phi_mul, 89" [imageprosseing/imgpro.c:24]   --->   Operation 1628 'add' 'add_ln24_85' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln24_88 = zext i14 %add_ln24_85 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1629 'zext' 'zext_ln24_88' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_46 : Operation 1630 [1/1] (0.00ns)   --->   "%as_addr_89 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_88" [imageprosseing/imgpro.c:24]   --->   Operation 1630 'getelementptr' 'as_addr_89' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_46 : Operation 1631 [1/1] (0.00ns)   --->   "%bs_addr_58 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_57" [imageprosseing/imgpro.c:24]   --->   Operation 1631 'getelementptr' 'bs_addr_58' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_46 : Operation 1632 [1/1] (0.00ns)   --->   "%bs_addr_59 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_58" [imageprosseing/imgpro.c:24]   --->   Operation 1632 'getelementptr' 'bs_addr_59' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_46 : Operation 1633 [1/2] (3.25ns)   --->   "%tmp_2_57 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_57)" [imageprosseing/imgpro.c:24]   --->   Operation 1633 'call' 'tmp_2_57' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1634 [1/1] (3.25ns)   --->   "store i32 %tmp_2_57, i32* %bs_addr_58, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1634 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1635 [1/2] (3.25ns)   --->   "%tmp_2_58 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_58)" [imageprosseing/imgpro.c:24]   --->   Operation 1635 'call' 'tmp_2_58' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1636 [1/1] (3.25ns)   --->   "store i32 %tmp_2_58, i32* %bs_addr_59, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1636 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1637 [2/2] (6.94ns)   --->   "%tmp_2_59 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_59)" [imageprosseing/imgpro.c:24]   --->   Operation 1637 'call' 'tmp_2_59' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1638 [2/2] (6.94ns)   --->   "%tmp_2_60 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_60)" [imageprosseing/imgpro.c:24]   --->   Operation 1638 'call' 'tmp_2_60' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1639 [1/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1639 'dmul' 'tmp_1_61' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1640 [1/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1640 'dmul' 'tmp_1_62' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1641 [2/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1641 'dmul' 'tmp_1_63' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1642 [2/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1642 'dmul' 'tmp_1_64' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1643 [3/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1643 'dmul' 'tmp_1_65' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1644 [3/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1644 'dmul' 'tmp_1_66' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1645 [4/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1645 'dmul' 'tmp_1_67' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1646 [4/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1646 'dmul' 'tmp_1_68' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1647 [5/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1647 'dmul' 'tmp_1_69' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1648 [5/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1648 'dmul' 'tmp_1_70' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1649 [6/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1649 'dmul' 'tmp_1_71' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1650 [6/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1650 'dmul' 'tmp_1_72' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1651 [1/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1651 'sitodp' 'tmp_74' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1652 [1/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1652 'sitodp' 'tmp_75' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1653 [2/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1653 'sitodp' 'tmp_76' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1654 [2/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1654 'sitodp' 'tmp_77' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1655 [3/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1655 'sitodp' 'tmp_78' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1656 [3/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1656 'sitodp' 'tmp_79' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1657 [4/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1657 'sitodp' 'tmp_80' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1658 [4/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1658 'sitodp' 'tmp_81' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1659 [5/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1659 'sitodp' 'tmp_82' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1660 [5/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1660 'sitodp' 'tmp_83' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1661 [6/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1661 'sitodp' 'tmp_84' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1662 [6/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1662 'sitodp' 'tmp_85' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1663 [1/2] (3.25ns)   --->   "%as_load_86 = load i32* %as_addr_86, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1663 'load' 'as_load_86' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1664 [1/2] (3.25ns)   --->   "%as_load_87 = load i32* %as_addr_87, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1664 'load' 'as_load_87' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1665 [2/2] (3.25ns)   --->   "%as_load_88 = load i32* %as_addr_88, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1665 'load' 'as_load_88' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1666 [2/2] (3.25ns)   --->   "%as_load_89 = load i32* %as_addr_89, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1666 'load' 'as_load_89' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 47 <SV = 46> <Delay = 7.78>
ST_47 : Operation 1667 [1/1] (1.81ns)   --->   "%add_ln24_86 = add i14 %phi_mul, 90" [imageprosseing/imgpro.c:24]   --->   Operation 1667 'add' 'add_ln24_86' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln24_89 = zext i14 %add_ln24_86 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1668 'zext' 'zext_ln24_89' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_47 : Operation 1669 [1/1] (0.00ns)   --->   "%as_addr_90 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_89" [imageprosseing/imgpro.c:24]   --->   Operation 1669 'getelementptr' 'as_addr_90' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_47 : Operation 1670 [1/1] (1.81ns)   --->   "%add_ln24_87 = add i14 %phi_mul, 91" [imageprosseing/imgpro.c:24]   --->   Operation 1670 'add' 'add_ln24_87' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln24_90 = zext i14 %add_ln24_87 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1671 'zext' 'zext_ln24_90' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_47 : Operation 1672 [1/1] (0.00ns)   --->   "%as_addr_91 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_90" [imageprosseing/imgpro.c:24]   --->   Operation 1672 'getelementptr' 'as_addr_91' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_47 : Operation 1673 [1/1] (0.00ns)   --->   "%bs_addr_60 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_59" [imageprosseing/imgpro.c:24]   --->   Operation 1673 'getelementptr' 'bs_addr_60' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_47 : Operation 1674 [1/1] (0.00ns)   --->   "%bs_addr_61 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_60" [imageprosseing/imgpro.c:24]   --->   Operation 1674 'getelementptr' 'bs_addr_61' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_47 : Operation 1675 [1/2] (3.25ns)   --->   "%tmp_2_59 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_59)" [imageprosseing/imgpro.c:24]   --->   Operation 1675 'call' 'tmp_2_59' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1676 [1/1] (3.25ns)   --->   "store i32 %tmp_2_59, i32* %bs_addr_60, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1676 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1677 [1/2] (3.25ns)   --->   "%tmp_2_60 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_60)" [imageprosseing/imgpro.c:24]   --->   Operation 1677 'call' 'tmp_2_60' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1678 [1/1] (3.25ns)   --->   "store i32 %tmp_2_60, i32* %bs_addr_61, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1678 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1679 [2/2] (6.94ns)   --->   "%tmp_2_61 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_61)" [imageprosseing/imgpro.c:24]   --->   Operation 1679 'call' 'tmp_2_61' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1680 [2/2] (6.94ns)   --->   "%tmp_2_62 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_62)" [imageprosseing/imgpro.c:24]   --->   Operation 1680 'call' 'tmp_2_62' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1681 [1/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1681 'dmul' 'tmp_1_63' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1682 [1/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1682 'dmul' 'tmp_1_64' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1683 [2/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1683 'dmul' 'tmp_1_65' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1684 [2/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1684 'dmul' 'tmp_1_66' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1685 [3/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1685 'dmul' 'tmp_1_67' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1686 [3/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1686 'dmul' 'tmp_1_68' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1687 [4/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1687 'dmul' 'tmp_1_69' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1688 [4/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1688 'dmul' 'tmp_1_70' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1689 [5/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1689 'dmul' 'tmp_1_71' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1690 [5/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1690 'dmul' 'tmp_1_72' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1691 [6/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1691 'dmul' 'tmp_1_73' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1692 [6/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1692 'dmul' 'tmp_1_74' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1693 [1/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1693 'sitodp' 'tmp_76' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1694 [1/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1694 'sitodp' 'tmp_77' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1695 [2/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1695 'sitodp' 'tmp_78' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1696 [2/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1696 'sitodp' 'tmp_79' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1697 [3/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1697 'sitodp' 'tmp_80' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1698 [3/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1698 'sitodp' 'tmp_81' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1699 [4/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1699 'sitodp' 'tmp_82' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1700 [4/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1700 'sitodp' 'tmp_83' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1701 [5/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1701 'sitodp' 'tmp_84' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1702 [5/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1702 'sitodp' 'tmp_85' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1703 [6/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1703 'sitodp' 'tmp_86' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1704 [6/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1704 'sitodp' 'tmp_87' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1705 [1/2] (3.25ns)   --->   "%as_load_88 = load i32* %as_addr_88, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1705 'load' 'as_load_88' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1706 [1/2] (3.25ns)   --->   "%as_load_89 = load i32* %as_addr_89, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1706 'load' 'as_load_89' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1707 [2/2] (3.25ns)   --->   "%as_load_90 = load i32* %as_addr_90, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1707 'load' 'as_load_90' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1708 [2/2] (3.25ns)   --->   "%as_load_91 = load i32* %as_addr_91, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1708 'load' 'as_load_91' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 48 <SV = 47> <Delay = 7.78>
ST_48 : Operation 1709 [1/1] (1.81ns)   --->   "%add_ln24_88 = add i14 %phi_mul, 92" [imageprosseing/imgpro.c:24]   --->   Operation 1709 'add' 'add_ln24_88' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln24_91 = zext i14 %add_ln24_88 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1710 'zext' 'zext_ln24_91' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_48 : Operation 1711 [1/1] (0.00ns)   --->   "%as_addr_92 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_91" [imageprosseing/imgpro.c:24]   --->   Operation 1711 'getelementptr' 'as_addr_92' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_48 : Operation 1712 [1/1] (1.81ns)   --->   "%add_ln24_89 = add i14 %phi_mul, 93" [imageprosseing/imgpro.c:24]   --->   Operation 1712 'add' 'add_ln24_89' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln24_92 = zext i14 %add_ln24_89 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1713 'zext' 'zext_ln24_92' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_48 : Operation 1714 [1/1] (0.00ns)   --->   "%as_addr_93 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_92" [imageprosseing/imgpro.c:24]   --->   Operation 1714 'getelementptr' 'as_addr_93' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_48 : Operation 1715 [1/1] (0.00ns)   --->   "%bs_addr_62 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_61" [imageprosseing/imgpro.c:24]   --->   Operation 1715 'getelementptr' 'bs_addr_62' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_48 : Operation 1716 [1/1] (0.00ns)   --->   "%bs_addr_63 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_62" [imageprosseing/imgpro.c:24]   --->   Operation 1716 'getelementptr' 'bs_addr_63' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_48 : Operation 1717 [1/2] (3.25ns)   --->   "%tmp_2_61 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_61)" [imageprosseing/imgpro.c:24]   --->   Operation 1717 'call' 'tmp_2_61' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1718 [1/1] (3.25ns)   --->   "store i32 %tmp_2_61, i32* %bs_addr_62, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1718 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1719 [1/2] (3.25ns)   --->   "%tmp_2_62 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_62)" [imageprosseing/imgpro.c:24]   --->   Operation 1719 'call' 'tmp_2_62' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1720 [1/1] (3.25ns)   --->   "store i32 %tmp_2_62, i32* %bs_addr_63, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1720 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1721 [2/2] (6.94ns)   --->   "%tmp_2_63 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_63)" [imageprosseing/imgpro.c:24]   --->   Operation 1721 'call' 'tmp_2_63' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1722 [2/2] (6.94ns)   --->   "%tmp_2_64 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_64)" [imageprosseing/imgpro.c:24]   --->   Operation 1722 'call' 'tmp_2_64' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1723 [1/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1723 'dmul' 'tmp_1_65' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1724 [1/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1724 'dmul' 'tmp_1_66' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1725 [2/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1725 'dmul' 'tmp_1_67' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1726 [2/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1726 'dmul' 'tmp_1_68' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1727 [3/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1727 'dmul' 'tmp_1_69' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1728 [3/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1728 'dmul' 'tmp_1_70' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1729 [4/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1729 'dmul' 'tmp_1_71' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1730 [4/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1730 'dmul' 'tmp_1_72' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1731 [5/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1731 'dmul' 'tmp_1_73' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1732 [5/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1732 'dmul' 'tmp_1_74' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1733 [6/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1733 'dmul' 'tmp_1_75' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1734 [6/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1734 'dmul' 'tmp_1_76' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1735 [1/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1735 'sitodp' 'tmp_78' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1736 [1/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1736 'sitodp' 'tmp_79' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1737 [2/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1737 'sitodp' 'tmp_80' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1738 [2/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1738 'sitodp' 'tmp_81' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1739 [3/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1739 'sitodp' 'tmp_82' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1740 [3/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1740 'sitodp' 'tmp_83' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1741 [4/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1741 'sitodp' 'tmp_84' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1742 [4/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1742 'sitodp' 'tmp_85' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1743 [5/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1743 'sitodp' 'tmp_86' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1744 [5/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1744 'sitodp' 'tmp_87' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1745 [6/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1745 'sitodp' 'tmp_88' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1746 [6/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1746 'sitodp' 'tmp_89' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1747 [1/2] (3.25ns)   --->   "%as_load_90 = load i32* %as_addr_90, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1747 'load' 'as_load_90' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1748 [1/2] (3.25ns)   --->   "%as_load_91 = load i32* %as_addr_91, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1748 'load' 'as_load_91' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1749 [2/2] (3.25ns)   --->   "%as_load_92 = load i32* %as_addr_92, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1749 'load' 'as_load_92' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1750 [2/2] (3.25ns)   --->   "%as_load_93 = load i32* %as_addr_93, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1750 'load' 'as_load_93' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 49 <SV = 48> <Delay = 7.78>
ST_49 : Operation 1751 [1/1] (1.81ns)   --->   "%add_ln24_90 = add i14 %phi_mul, 94" [imageprosseing/imgpro.c:24]   --->   Operation 1751 'add' 'add_ln24_90' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln24_93 = zext i14 %add_ln24_90 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1752 'zext' 'zext_ln24_93' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_49 : Operation 1753 [1/1] (0.00ns)   --->   "%as_addr_94 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_93" [imageprosseing/imgpro.c:24]   --->   Operation 1753 'getelementptr' 'as_addr_94' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_49 : Operation 1754 [1/1] (1.81ns)   --->   "%add_ln24_91 = add i14 %phi_mul, 95" [imageprosseing/imgpro.c:24]   --->   Operation 1754 'add' 'add_ln24_91' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln24_94 = zext i14 %add_ln24_91 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1755 'zext' 'zext_ln24_94' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_49 : Operation 1756 [1/1] (0.00ns)   --->   "%as_addr_95 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_94" [imageprosseing/imgpro.c:24]   --->   Operation 1756 'getelementptr' 'as_addr_95' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_49 : Operation 1757 [1/1] (0.00ns)   --->   "%bs_addr_64 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_63" [imageprosseing/imgpro.c:24]   --->   Operation 1757 'getelementptr' 'bs_addr_64' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_49 : Operation 1758 [1/1] (0.00ns)   --->   "%bs_addr_65 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_64" [imageprosseing/imgpro.c:24]   --->   Operation 1758 'getelementptr' 'bs_addr_65' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_49 : Operation 1759 [1/2] (3.25ns)   --->   "%tmp_2_63 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_63)" [imageprosseing/imgpro.c:24]   --->   Operation 1759 'call' 'tmp_2_63' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1760 [1/1] (3.25ns)   --->   "store i32 %tmp_2_63, i32* %bs_addr_64, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1760 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1761 [1/2] (3.25ns)   --->   "%tmp_2_64 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_64)" [imageprosseing/imgpro.c:24]   --->   Operation 1761 'call' 'tmp_2_64' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1762 [1/1] (3.25ns)   --->   "store i32 %tmp_2_64, i32* %bs_addr_65, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1762 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1763 [2/2] (6.94ns)   --->   "%tmp_2_65 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_65)" [imageprosseing/imgpro.c:24]   --->   Operation 1763 'call' 'tmp_2_65' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1764 [2/2] (6.94ns)   --->   "%tmp_2_66 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_66)" [imageprosseing/imgpro.c:24]   --->   Operation 1764 'call' 'tmp_2_66' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1765 [1/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1765 'dmul' 'tmp_1_67' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1766 [1/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1766 'dmul' 'tmp_1_68' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1767 [2/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1767 'dmul' 'tmp_1_69' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1768 [2/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1768 'dmul' 'tmp_1_70' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1769 [3/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1769 'dmul' 'tmp_1_71' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1770 [3/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1770 'dmul' 'tmp_1_72' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1771 [4/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1771 'dmul' 'tmp_1_73' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1772 [4/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1772 'dmul' 'tmp_1_74' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1773 [5/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1773 'dmul' 'tmp_1_75' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1774 [5/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1774 'dmul' 'tmp_1_76' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1775 [6/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1775 'dmul' 'tmp_1_77' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1776 [6/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1776 'dmul' 'tmp_1_78' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1777 [1/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1777 'sitodp' 'tmp_80' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1778 [1/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1778 'sitodp' 'tmp_81' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1779 [2/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1779 'sitodp' 'tmp_82' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1780 [2/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1780 'sitodp' 'tmp_83' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1781 [3/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1781 'sitodp' 'tmp_84' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1782 [3/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1782 'sitodp' 'tmp_85' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1783 [4/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1783 'sitodp' 'tmp_86' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1784 [4/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1784 'sitodp' 'tmp_87' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1785 [5/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1785 'sitodp' 'tmp_88' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1786 [5/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1786 'sitodp' 'tmp_89' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1787 [6/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1787 'sitodp' 'tmp_90' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1788 [6/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1788 'sitodp' 'tmp_91' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1789 [1/2] (3.25ns)   --->   "%as_load_92 = load i32* %as_addr_92, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1789 'load' 'as_load_92' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1790 [1/2] (3.25ns)   --->   "%as_load_93 = load i32* %as_addr_93, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1790 'load' 'as_load_93' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1791 [2/2] (3.25ns)   --->   "%as_load_94 = load i32* %as_addr_94, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1791 'load' 'as_load_94' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1792 [2/2] (3.25ns)   --->   "%as_load_95 = load i32* %as_addr_95, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1792 'load' 'as_load_95' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 50 <SV = 49> <Delay = 7.78>
ST_50 : Operation 1793 [1/1] (1.81ns)   --->   "%add_ln24_92 = add i14 %phi_mul, 96" [imageprosseing/imgpro.c:24]   --->   Operation 1793 'add' 'add_ln24_92' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln24_95 = zext i14 %add_ln24_92 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1794 'zext' 'zext_ln24_95' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_50 : Operation 1795 [1/1] (0.00ns)   --->   "%as_addr_96 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_95" [imageprosseing/imgpro.c:24]   --->   Operation 1795 'getelementptr' 'as_addr_96' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_50 : Operation 1796 [1/1] (1.81ns)   --->   "%add_ln24_93 = add i14 %phi_mul, 97" [imageprosseing/imgpro.c:24]   --->   Operation 1796 'add' 'add_ln24_93' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln24_96 = zext i14 %add_ln24_93 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1797 'zext' 'zext_ln24_96' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_50 : Operation 1798 [1/1] (0.00ns)   --->   "%as_addr_97 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_96" [imageprosseing/imgpro.c:24]   --->   Operation 1798 'getelementptr' 'as_addr_97' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_50 : Operation 1799 [1/1] (0.00ns)   --->   "%bs_addr_66 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_65" [imageprosseing/imgpro.c:24]   --->   Operation 1799 'getelementptr' 'bs_addr_66' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_50 : Operation 1800 [1/1] (0.00ns)   --->   "%bs_addr_67 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_66" [imageprosseing/imgpro.c:24]   --->   Operation 1800 'getelementptr' 'bs_addr_67' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_50 : Operation 1801 [1/2] (3.25ns)   --->   "%tmp_2_65 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_65)" [imageprosseing/imgpro.c:24]   --->   Operation 1801 'call' 'tmp_2_65' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1802 [1/1] (3.25ns)   --->   "store i32 %tmp_2_65, i32* %bs_addr_66, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1802 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1803 [1/2] (3.25ns)   --->   "%tmp_2_66 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_66)" [imageprosseing/imgpro.c:24]   --->   Operation 1803 'call' 'tmp_2_66' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1804 [1/1] (3.25ns)   --->   "store i32 %tmp_2_66, i32* %bs_addr_67, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1804 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1805 [2/2] (6.94ns)   --->   "%tmp_2_67 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_67)" [imageprosseing/imgpro.c:24]   --->   Operation 1805 'call' 'tmp_2_67' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1806 [2/2] (6.94ns)   --->   "%tmp_2_68 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_68)" [imageprosseing/imgpro.c:24]   --->   Operation 1806 'call' 'tmp_2_68' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1807 [1/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1807 'dmul' 'tmp_1_69' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1808 [1/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1808 'dmul' 'tmp_1_70' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1809 [2/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1809 'dmul' 'tmp_1_71' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1810 [2/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1810 'dmul' 'tmp_1_72' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1811 [3/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1811 'dmul' 'tmp_1_73' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1812 [3/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1812 'dmul' 'tmp_1_74' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1813 [4/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1813 'dmul' 'tmp_1_75' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1814 [4/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1814 'dmul' 'tmp_1_76' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1815 [5/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1815 'dmul' 'tmp_1_77' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1816 [5/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1816 'dmul' 'tmp_1_78' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1817 [6/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1817 'dmul' 'tmp_1_79' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1818 [6/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1818 'dmul' 'tmp_1_80' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1819 [1/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1819 'sitodp' 'tmp_82' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1820 [1/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1820 'sitodp' 'tmp_83' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1821 [2/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1821 'sitodp' 'tmp_84' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1822 [2/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1822 'sitodp' 'tmp_85' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1823 [3/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1823 'sitodp' 'tmp_86' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1824 [3/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1824 'sitodp' 'tmp_87' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1825 [4/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1825 'sitodp' 'tmp_88' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1826 [4/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1826 'sitodp' 'tmp_89' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1827 [5/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1827 'sitodp' 'tmp_90' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1828 [5/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1828 'sitodp' 'tmp_91' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1829 [6/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1829 'sitodp' 'tmp_92' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1830 [6/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1830 'sitodp' 'tmp_93' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1831 [1/2] (3.25ns)   --->   "%as_load_94 = load i32* %as_addr_94, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1831 'load' 'as_load_94' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1832 [1/2] (3.25ns)   --->   "%as_load_95 = load i32* %as_addr_95, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1832 'load' 'as_load_95' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1833 [2/2] (3.25ns)   --->   "%as_load_96 = load i32* %as_addr_96, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1833 'load' 'as_load_96' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1834 [2/2] (3.25ns)   --->   "%as_load_97 = load i32* %as_addr_97, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1834 'load' 'as_load_97' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 51 <SV = 50> <Delay = 7.78>
ST_51 : Operation 1835 [1/1] (1.81ns)   --->   "%add_ln24_96 = add i14 %phi_mul, 100" [imageprosseing/imgpro.c:24]   --->   Operation 1835 'add' 'add_ln24_96' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1836 [1/1] (1.81ns)   --->   "%add_ln24_94 = add i14 %phi_mul, 98" [imageprosseing/imgpro.c:24]   --->   Operation 1836 'add' 'add_ln24_94' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln24_97 = zext i14 %add_ln24_94 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1837 'zext' 'zext_ln24_97' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_51 : Operation 1838 [1/1] (0.00ns)   --->   "%as_addr_98 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_97" [imageprosseing/imgpro.c:24]   --->   Operation 1838 'getelementptr' 'as_addr_98' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_51 : Operation 1839 [1/1] (1.81ns)   --->   "%add_ln24_95 = add i14 %phi_mul, 99" [imageprosseing/imgpro.c:24]   --->   Operation 1839 'add' 'add_ln24_95' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln24_98 = zext i14 %add_ln24_95 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1840 'zext' 'zext_ln24_98' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_51 : Operation 1841 [1/1] (0.00ns)   --->   "%as_addr_99 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_98" [imageprosseing/imgpro.c:24]   --->   Operation 1841 'getelementptr' 'as_addr_99' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_51 : Operation 1842 [1/1] (0.00ns)   --->   "%bs_addr_68 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_67" [imageprosseing/imgpro.c:24]   --->   Operation 1842 'getelementptr' 'bs_addr_68' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_51 : Operation 1843 [1/1] (0.00ns)   --->   "%bs_addr_69 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_68" [imageprosseing/imgpro.c:24]   --->   Operation 1843 'getelementptr' 'bs_addr_69' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_51 : Operation 1844 [1/2] (3.25ns)   --->   "%tmp_2_67 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_67)" [imageprosseing/imgpro.c:24]   --->   Operation 1844 'call' 'tmp_2_67' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1845 [1/1] (3.25ns)   --->   "store i32 %tmp_2_67, i32* %bs_addr_68, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1845 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1846 [1/2] (3.25ns)   --->   "%tmp_2_68 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_68)" [imageprosseing/imgpro.c:24]   --->   Operation 1846 'call' 'tmp_2_68' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1847 [1/1] (3.25ns)   --->   "store i32 %tmp_2_68, i32* %bs_addr_69, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1847 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1848 [2/2] (6.94ns)   --->   "%tmp_2_69 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_69)" [imageprosseing/imgpro.c:24]   --->   Operation 1848 'call' 'tmp_2_69' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1849 [2/2] (6.94ns)   --->   "%tmp_2_70 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_70)" [imageprosseing/imgpro.c:24]   --->   Operation 1849 'call' 'tmp_2_70' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1850 [1/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1850 'dmul' 'tmp_1_71' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1851 [1/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1851 'dmul' 'tmp_1_72' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1852 [2/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1852 'dmul' 'tmp_1_73' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1853 [2/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1853 'dmul' 'tmp_1_74' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1854 [3/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1854 'dmul' 'tmp_1_75' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1855 [3/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1855 'dmul' 'tmp_1_76' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1856 [4/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1856 'dmul' 'tmp_1_77' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1857 [4/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1857 'dmul' 'tmp_1_78' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1858 [5/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1858 'dmul' 'tmp_1_79' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1859 [5/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1859 'dmul' 'tmp_1_80' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1860 [6/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1860 'dmul' 'tmp_1_81' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1861 [6/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1861 'dmul' 'tmp_1_82' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1862 [1/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1862 'sitodp' 'tmp_84' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1863 [1/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1863 'sitodp' 'tmp_85' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1864 [2/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1864 'sitodp' 'tmp_86' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1865 [2/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1865 'sitodp' 'tmp_87' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1866 [3/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1866 'sitodp' 'tmp_88' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1867 [3/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1867 'sitodp' 'tmp_89' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1868 [4/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1868 'sitodp' 'tmp_90' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1869 [4/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1869 'sitodp' 'tmp_91' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1870 [5/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1870 'sitodp' 'tmp_92' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1871 [5/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1871 'sitodp' 'tmp_93' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1872 [6/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1872 'sitodp' 'tmp_94' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1873 [6/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1873 'sitodp' 'tmp_95' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1874 [1/2] (3.25ns)   --->   "%as_load_96 = load i32* %as_addr_96, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1874 'load' 'as_load_96' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1875 [1/2] (3.25ns)   --->   "%as_load_97 = load i32* %as_addr_97, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1875 'load' 'as_load_97' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1876 [2/2] (3.25ns)   --->   "%as_load_98 = load i32* %as_addr_98, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1876 'load' 'as_load_98' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1877 [2/2] (3.25ns)   --->   "%as_load_99 = load i32* %as_addr_99, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1877 'load' 'as_load_99' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 52 <SV = 51> <Delay = 7.78>
ST_52 : Operation 1878 [1/1] (0.00ns)   --->   "%bs_addr_70 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_69" [imageprosseing/imgpro.c:24]   --->   Operation 1878 'getelementptr' 'bs_addr_70' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_52 : Operation 1879 [1/1] (0.00ns)   --->   "%bs_addr_71 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_70" [imageprosseing/imgpro.c:24]   --->   Operation 1879 'getelementptr' 'bs_addr_71' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_52 : Operation 1880 [1/2] (3.25ns)   --->   "%tmp_2_69 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_69)" [imageprosseing/imgpro.c:24]   --->   Operation 1880 'call' 'tmp_2_69' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1881 [1/1] (3.25ns)   --->   "store i32 %tmp_2_69, i32* %bs_addr_70, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1881 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1882 [1/2] (3.25ns)   --->   "%tmp_2_70 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_70)" [imageprosseing/imgpro.c:24]   --->   Operation 1882 'call' 'tmp_2_70' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1883 [1/1] (3.25ns)   --->   "store i32 %tmp_2_70, i32* %bs_addr_71, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1883 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1884 [2/2] (6.94ns)   --->   "%tmp_2_71 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_71)" [imageprosseing/imgpro.c:24]   --->   Operation 1884 'call' 'tmp_2_71' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1885 [2/2] (6.94ns)   --->   "%tmp_2_72 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_72)" [imageprosseing/imgpro.c:24]   --->   Operation 1885 'call' 'tmp_2_72' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1886 [1/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1886 'dmul' 'tmp_1_73' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1887 [1/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1887 'dmul' 'tmp_1_74' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1888 [2/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1888 'dmul' 'tmp_1_75' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1889 [2/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1889 'dmul' 'tmp_1_76' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1890 [3/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1890 'dmul' 'tmp_1_77' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1891 [3/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1891 'dmul' 'tmp_1_78' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1892 [4/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1892 'dmul' 'tmp_1_79' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1893 [4/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1893 'dmul' 'tmp_1_80' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1894 [5/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1894 'dmul' 'tmp_1_81' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1895 [5/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1895 'dmul' 'tmp_1_82' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1896 [6/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1896 'dmul' 'tmp_1_83' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1897 [6/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1897 'dmul' 'tmp_1_84' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1898 [1/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1898 'sitodp' 'tmp_86' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1899 [1/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1899 'sitodp' 'tmp_87' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1900 [2/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1900 'sitodp' 'tmp_88' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1901 [2/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1901 'sitodp' 'tmp_89' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1902 [3/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1902 'sitodp' 'tmp_90' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1903 [3/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1903 'sitodp' 'tmp_91' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1904 [4/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1904 'sitodp' 'tmp_92' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1905 [4/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1905 'sitodp' 'tmp_93' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1906 [5/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1906 'sitodp' 'tmp_94' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1907 [5/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1907 'sitodp' 'tmp_95' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1908 [6/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1908 'sitodp' 'tmp_96' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1909 [6/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1909 'sitodp' 'tmp_97' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1910 [1/2] (3.25ns)   --->   "%as_load_98 = load i32* %as_addr_98, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1910 'load' 'as_load_98' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1911 [1/2] (3.25ns)   --->   "%as_load_99 = load i32* %as_addr_99, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1911 'load' 'as_load_99' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 53 <SV = 52> <Delay = 7.78>
ST_53 : Operation 1912 [1/1] (0.00ns)   --->   "%bs_addr_72 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_71" [imageprosseing/imgpro.c:24]   --->   Operation 1912 'getelementptr' 'bs_addr_72' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_53 : Operation 1913 [1/1] (0.00ns)   --->   "%bs_addr_73 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_72" [imageprosseing/imgpro.c:24]   --->   Operation 1913 'getelementptr' 'bs_addr_73' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_53 : Operation 1914 [1/2] (3.25ns)   --->   "%tmp_2_71 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_71)" [imageprosseing/imgpro.c:24]   --->   Operation 1914 'call' 'tmp_2_71' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1915 [1/1] (3.25ns)   --->   "store i32 %tmp_2_71, i32* %bs_addr_72, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1915 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 1916 [1/2] (3.25ns)   --->   "%tmp_2_72 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_72)" [imageprosseing/imgpro.c:24]   --->   Operation 1916 'call' 'tmp_2_72' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1917 [1/1] (3.25ns)   --->   "store i32 %tmp_2_72, i32* %bs_addr_73, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1917 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 1918 [2/2] (6.94ns)   --->   "%tmp_2_73 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_73)" [imageprosseing/imgpro.c:24]   --->   Operation 1918 'call' 'tmp_2_73' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1919 [2/2] (6.94ns)   --->   "%tmp_2_74 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_74)" [imageprosseing/imgpro.c:24]   --->   Operation 1919 'call' 'tmp_2_74' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1920 [1/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1920 'dmul' 'tmp_1_75' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1921 [1/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1921 'dmul' 'tmp_1_76' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1922 [2/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1922 'dmul' 'tmp_1_77' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1923 [2/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1923 'dmul' 'tmp_1_78' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1924 [3/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1924 'dmul' 'tmp_1_79' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1925 [3/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1925 'dmul' 'tmp_1_80' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1926 [4/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1926 'dmul' 'tmp_1_81' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1927 [4/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1927 'dmul' 'tmp_1_82' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1928 [5/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1928 'dmul' 'tmp_1_83' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1929 [5/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1929 'dmul' 'tmp_1_84' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1930 [6/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1930 'dmul' 'tmp_1_85' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1931 [6/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1931 'dmul' 'tmp_1_86' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1932 [1/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1932 'sitodp' 'tmp_88' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1933 [1/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1933 'sitodp' 'tmp_89' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1934 [2/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1934 'sitodp' 'tmp_90' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1935 [2/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1935 'sitodp' 'tmp_91' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1936 [3/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1936 'sitodp' 'tmp_92' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1937 [3/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1937 'sitodp' 'tmp_93' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1938 [4/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1938 'sitodp' 'tmp_94' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1939 [4/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1939 'sitodp' 'tmp_95' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1940 [5/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1940 'sitodp' 'tmp_96' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1941 [5/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1941 'sitodp' 'tmp_97' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1942 [6/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1942 'sitodp' 'tmp_98' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1943 [6/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1943 'sitodp' 'tmp_99' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.78>
ST_54 : Operation 1944 [1/1] (0.00ns)   --->   "%bs_addr_74 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_73" [imageprosseing/imgpro.c:24]   --->   Operation 1944 'getelementptr' 'bs_addr_74' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_54 : Operation 1945 [1/1] (0.00ns)   --->   "%bs_addr_75 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_74" [imageprosseing/imgpro.c:24]   --->   Operation 1945 'getelementptr' 'bs_addr_75' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_54 : Operation 1946 [1/2] (3.25ns)   --->   "%tmp_2_73 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_73)" [imageprosseing/imgpro.c:24]   --->   Operation 1946 'call' 'tmp_2_73' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1947 [1/1] (3.25ns)   --->   "store i32 %tmp_2_73, i32* %bs_addr_74, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1947 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 1948 [1/2] (3.25ns)   --->   "%tmp_2_74 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_74)" [imageprosseing/imgpro.c:24]   --->   Operation 1948 'call' 'tmp_2_74' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1949 [1/1] (3.25ns)   --->   "store i32 %tmp_2_74, i32* %bs_addr_75, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1949 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 1950 [2/2] (6.94ns)   --->   "%tmp_2_75 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_75)" [imageprosseing/imgpro.c:24]   --->   Operation 1950 'call' 'tmp_2_75' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1951 [2/2] (6.94ns)   --->   "%tmp_2_76 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_76)" [imageprosseing/imgpro.c:24]   --->   Operation 1951 'call' 'tmp_2_76' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1952 [1/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1952 'dmul' 'tmp_1_77' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1953 [1/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1953 'dmul' 'tmp_1_78' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1954 [2/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1954 'dmul' 'tmp_1_79' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1955 [2/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1955 'dmul' 'tmp_1_80' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1956 [3/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1956 'dmul' 'tmp_1_81' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1957 [3/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1957 'dmul' 'tmp_1_82' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1958 [4/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1958 'dmul' 'tmp_1_83' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1959 [4/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1959 'dmul' 'tmp_1_84' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1960 [5/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1960 'dmul' 'tmp_1_85' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1961 [5/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1961 'dmul' 'tmp_1_86' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1962 [6/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1962 'dmul' 'tmp_1_87' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1963 [6/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1963 'dmul' 'tmp_1_88' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1964 [1/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1964 'sitodp' 'tmp_90' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1965 [1/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1965 'sitodp' 'tmp_91' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1966 [2/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1966 'sitodp' 'tmp_92' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1967 [2/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1967 'sitodp' 'tmp_93' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1968 [3/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1968 'sitodp' 'tmp_94' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1969 [3/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1969 'sitodp' 'tmp_95' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1970 [4/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1970 'sitodp' 'tmp_96' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1971 [4/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1971 'sitodp' 'tmp_97' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1972 [5/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1972 'sitodp' 'tmp_98' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1973 [5/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1973 'sitodp' 'tmp_99' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.78>
ST_55 : Operation 1974 [1/1] (0.00ns)   --->   "%bs_addr_76 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_75" [imageprosseing/imgpro.c:24]   --->   Operation 1974 'getelementptr' 'bs_addr_76' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_55 : Operation 1975 [1/1] (0.00ns)   --->   "%bs_addr_77 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_76" [imageprosseing/imgpro.c:24]   --->   Operation 1975 'getelementptr' 'bs_addr_77' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_55 : Operation 1976 [1/2] (3.25ns)   --->   "%tmp_2_75 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_75)" [imageprosseing/imgpro.c:24]   --->   Operation 1976 'call' 'tmp_2_75' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1977 [1/1] (3.25ns)   --->   "store i32 %tmp_2_75, i32* %bs_addr_76, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1977 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_55 : Operation 1978 [1/2] (3.25ns)   --->   "%tmp_2_76 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_76)" [imageprosseing/imgpro.c:24]   --->   Operation 1978 'call' 'tmp_2_76' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1979 [1/1] (3.25ns)   --->   "store i32 %tmp_2_76, i32* %bs_addr_77, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1979 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_55 : Operation 1980 [2/2] (6.94ns)   --->   "%tmp_2_77 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_77)" [imageprosseing/imgpro.c:24]   --->   Operation 1980 'call' 'tmp_2_77' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1981 [2/2] (6.94ns)   --->   "%tmp_2_78 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_78)" [imageprosseing/imgpro.c:24]   --->   Operation 1981 'call' 'tmp_2_78' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1982 [1/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1982 'dmul' 'tmp_1_79' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1983 [1/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1983 'dmul' 'tmp_1_80' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1984 [2/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1984 'dmul' 'tmp_1_81' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1985 [2/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1985 'dmul' 'tmp_1_82' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1986 [3/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1986 'dmul' 'tmp_1_83' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1987 [3/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1987 'dmul' 'tmp_1_84' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1988 [4/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1988 'dmul' 'tmp_1_85' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1989 [4/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1989 'dmul' 'tmp_1_86' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1990 [5/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1990 'dmul' 'tmp_1_87' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1991 [5/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1991 'dmul' 'tmp_1_88' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1992 [6/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1992 'dmul' 'tmp_1_89' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1993 [6/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1993 'dmul' 'tmp_1_90' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1994 [1/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1994 'sitodp' 'tmp_92' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1995 [1/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1995 'sitodp' 'tmp_93' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1996 [2/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1996 'sitodp' 'tmp_94' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1997 [2/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1997 'sitodp' 'tmp_95' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1998 [3/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1998 'sitodp' 'tmp_96' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1999 [3/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1999 'sitodp' 'tmp_97' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 2000 [4/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2000 'sitodp' 'tmp_98' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 2001 [4/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2001 'sitodp' 'tmp_99' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.78>
ST_56 : Operation 2002 [1/1] (0.00ns)   --->   "%bs_addr_78 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_77" [imageprosseing/imgpro.c:24]   --->   Operation 2002 'getelementptr' 'bs_addr_78' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_56 : Operation 2003 [1/1] (0.00ns)   --->   "%bs_addr_79 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_78" [imageprosseing/imgpro.c:24]   --->   Operation 2003 'getelementptr' 'bs_addr_79' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_56 : Operation 2004 [1/2] (3.25ns)   --->   "%tmp_2_77 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_77)" [imageprosseing/imgpro.c:24]   --->   Operation 2004 'call' 'tmp_2_77' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 2005 [1/1] (3.25ns)   --->   "store i32 %tmp_2_77, i32* %bs_addr_78, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2005 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2006 [1/2] (3.25ns)   --->   "%tmp_2_78 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_78)" [imageprosseing/imgpro.c:24]   --->   Operation 2006 'call' 'tmp_2_78' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 2007 [1/1] (3.25ns)   --->   "store i32 %tmp_2_78, i32* %bs_addr_79, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2007 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2008 [2/2] (6.94ns)   --->   "%tmp_2_79 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_79)" [imageprosseing/imgpro.c:24]   --->   Operation 2008 'call' 'tmp_2_79' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 2009 [2/2] (6.94ns)   --->   "%tmp_2_80 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_80)" [imageprosseing/imgpro.c:24]   --->   Operation 2009 'call' 'tmp_2_80' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 2010 [1/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2010 'dmul' 'tmp_1_81' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2011 [1/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2011 'dmul' 'tmp_1_82' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2012 [2/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2012 'dmul' 'tmp_1_83' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2013 [2/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2013 'dmul' 'tmp_1_84' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2014 [3/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2014 'dmul' 'tmp_1_85' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2015 [3/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2015 'dmul' 'tmp_1_86' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2016 [4/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2016 'dmul' 'tmp_1_87' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2017 [4/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2017 'dmul' 'tmp_1_88' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2018 [5/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2018 'dmul' 'tmp_1_89' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2019 [5/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2019 'dmul' 'tmp_1_90' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2020 [6/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2020 'dmul' 'tmp_1_91' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2021 [6/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2021 'dmul' 'tmp_1_92' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2022 [1/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2022 'sitodp' 'tmp_94' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2023 [1/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2023 'sitodp' 'tmp_95' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2024 [2/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2024 'sitodp' 'tmp_96' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2025 [2/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2025 'sitodp' 'tmp_97' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2026 [3/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2026 'sitodp' 'tmp_98' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2027 [3/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2027 'sitodp' 'tmp_99' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.78>
ST_57 : Operation 2028 [1/1] (0.00ns)   --->   "%bs_addr_80 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_79" [imageprosseing/imgpro.c:24]   --->   Operation 2028 'getelementptr' 'bs_addr_80' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_57 : Operation 2029 [1/1] (0.00ns)   --->   "%bs_addr_81 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_80" [imageprosseing/imgpro.c:24]   --->   Operation 2029 'getelementptr' 'bs_addr_81' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_57 : Operation 2030 [1/2] (3.25ns)   --->   "%tmp_2_79 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_79)" [imageprosseing/imgpro.c:24]   --->   Operation 2030 'call' 'tmp_2_79' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 2031 [1/1] (3.25ns)   --->   "store i32 %tmp_2_79, i32* %bs_addr_80, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2031 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2032 [1/2] (3.25ns)   --->   "%tmp_2_80 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_80)" [imageprosseing/imgpro.c:24]   --->   Operation 2032 'call' 'tmp_2_80' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 2033 [1/1] (3.25ns)   --->   "store i32 %tmp_2_80, i32* %bs_addr_81, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2033 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2034 [2/2] (6.94ns)   --->   "%tmp_2_81 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_81)" [imageprosseing/imgpro.c:24]   --->   Operation 2034 'call' 'tmp_2_81' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 2035 [2/2] (6.94ns)   --->   "%tmp_2_82 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_82)" [imageprosseing/imgpro.c:24]   --->   Operation 2035 'call' 'tmp_2_82' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 2036 [1/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2036 'dmul' 'tmp_1_83' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2037 [1/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2037 'dmul' 'tmp_1_84' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2038 [2/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2038 'dmul' 'tmp_1_85' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2039 [2/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2039 'dmul' 'tmp_1_86' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2040 [3/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2040 'dmul' 'tmp_1_87' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2041 [3/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2041 'dmul' 'tmp_1_88' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2042 [4/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2042 'dmul' 'tmp_1_89' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2043 [4/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2043 'dmul' 'tmp_1_90' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2044 [5/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2044 'dmul' 'tmp_1_91' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2045 [5/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2045 'dmul' 'tmp_1_92' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2046 [6/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2046 'dmul' 'tmp_1_93' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2047 [6/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2047 'dmul' 'tmp_1_94' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2048 [1/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2048 'sitodp' 'tmp_96' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 2049 [1/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2049 'sitodp' 'tmp_97' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 2050 [2/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2050 'sitodp' 'tmp_98' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 2051 [2/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2051 'sitodp' 'tmp_99' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.78>
ST_58 : Operation 2052 [1/1] (0.00ns)   --->   "%bs_addr_82 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_81" [imageprosseing/imgpro.c:24]   --->   Operation 2052 'getelementptr' 'bs_addr_82' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_58 : Operation 2053 [1/1] (0.00ns)   --->   "%bs_addr_83 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_82" [imageprosseing/imgpro.c:24]   --->   Operation 2053 'getelementptr' 'bs_addr_83' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_58 : Operation 2054 [1/2] (3.25ns)   --->   "%tmp_2_81 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_81)" [imageprosseing/imgpro.c:24]   --->   Operation 2054 'call' 'tmp_2_81' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2055 [1/1] (3.25ns)   --->   "store i32 %tmp_2_81, i32* %bs_addr_82, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2055 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2056 [1/2] (3.25ns)   --->   "%tmp_2_82 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_82)" [imageprosseing/imgpro.c:24]   --->   Operation 2056 'call' 'tmp_2_82' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2057 [1/1] (3.25ns)   --->   "store i32 %tmp_2_82, i32* %bs_addr_83, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2057 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2058 [2/2] (6.94ns)   --->   "%tmp_2_83 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_83)" [imageprosseing/imgpro.c:24]   --->   Operation 2058 'call' 'tmp_2_83' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2059 [2/2] (6.94ns)   --->   "%tmp_2_84 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_84)" [imageprosseing/imgpro.c:24]   --->   Operation 2059 'call' 'tmp_2_84' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2060 [1/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2060 'dmul' 'tmp_1_85' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2061 [1/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2061 'dmul' 'tmp_1_86' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2062 [2/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2062 'dmul' 'tmp_1_87' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2063 [2/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2063 'dmul' 'tmp_1_88' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2064 [3/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2064 'dmul' 'tmp_1_89' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2065 [3/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2065 'dmul' 'tmp_1_90' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2066 [4/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2066 'dmul' 'tmp_1_91' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2067 [4/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2067 'dmul' 'tmp_1_92' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2068 [5/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2068 'dmul' 'tmp_1_93' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2069 [5/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2069 'dmul' 'tmp_1_94' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2070 [6/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2070 'dmul' 'tmp_1_95' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2071 [6/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2071 'dmul' 'tmp_1_96' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2072 [1/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2072 'sitodp' 'tmp_98' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2073 [1/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2073 'sitodp' 'tmp_99' <Predicate = (!icmp_ln20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.78>
ST_59 : Operation 2074 [1/1] (0.00ns)   --->   "%bs_addr_84 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_83" [imageprosseing/imgpro.c:24]   --->   Operation 2074 'getelementptr' 'bs_addr_84' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_59 : Operation 2075 [1/1] (0.00ns)   --->   "%bs_addr_85 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_84" [imageprosseing/imgpro.c:24]   --->   Operation 2075 'getelementptr' 'bs_addr_85' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_59 : Operation 2076 [1/2] (3.25ns)   --->   "%tmp_2_83 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_83)" [imageprosseing/imgpro.c:24]   --->   Operation 2076 'call' 'tmp_2_83' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2077 [1/1] (3.25ns)   --->   "store i32 %tmp_2_83, i32* %bs_addr_84, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2077 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2078 [1/2] (3.25ns)   --->   "%tmp_2_84 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_84)" [imageprosseing/imgpro.c:24]   --->   Operation 2078 'call' 'tmp_2_84' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2079 [1/1] (3.25ns)   --->   "store i32 %tmp_2_84, i32* %bs_addr_85, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2079 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2080 [2/2] (6.94ns)   --->   "%tmp_2_85 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_85)" [imageprosseing/imgpro.c:24]   --->   Operation 2080 'call' 'tmp_2_85' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2081 [2/2] (6.94ns)   --->   "%tmp_2_86 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_86)" [imageprosseing/imgpro.c:24]   --->   Operation 2081 'call' 'tmp_2_86' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2082 [1/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2082 'dmul' 'tmp_1_87' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2083 [1/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2083 'dmul' 'tmp_1_88' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2084 [2/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2084 'dmul' 'tmp_1_89' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2085 [2/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2085 'dmul' 'tmp_1_90' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2086 [3/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2086 'dmul' 'tmp_1_91' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2087 [3/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2087 'dmul' 'tmp_1_92' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2088 [4/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2088 'dmul' 'tmp_1_93' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2089 [4/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2089 'dmul' 'tmp_1_94' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2090 [5/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2090 'dmul' 'tmp_1_95' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2091 [5/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2091 'dmul' 'tmp_1_96' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2092 [6/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2092 'dmul' 'tmp_1_97' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2093 [6/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2093 'dmul' 'tmp_1_98' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.78>
ST_60 : Operation 2094 [1/1] (0.00ns)   --->   "%bs_addr_86 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_85" [imageprosseing/imgpro.c:24]   --->   Operation 2094 'getelementptr' 'bs_addr_86' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_60 : Operation 2095 [1/1] (0.00ns)   --->   "%bs_addr_87 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_86" [imageprosseing/imgpro.c:24]   --->   Operation 2095 'getelementptr' 'bs_addr_87' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_60 : Operation 2096 [1/2] (3.25ns)   --->   "%tmp_2_85 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_85)" [imageprosseing/imgpro.c:24]   --->   Operation 2096 'call' 'tmp_2_85' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2097 [1/1] (3.25ns)   --->   "store i32 %tmp_2_85, i32* %bs_addr_86, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2097 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2098 [1/2] (3.25ns)   --->   "%tmp_2_86 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_86)" [imageprosseing/imgpro.c:24]   --->   Operation 2098 'call' 'tmp_2_86' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2099 [1/1] (3.25ns)   --->   "store i32 %tmp_2_86, i32* %bs_addr_87, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2099 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2100 [2/2] (6.94ns)   --->   "%tmp_2_87 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_87)" [imageprosseing/imgpro.c:24]   --->   Operation 2100 'call' 'tmp_2_87' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2101 [2/2] (6.94ns)   --->   "%tmp_2_88 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_88)" [imageprosseing/imgpro.c:24]   --->   Operation 2101 'call' 'tmp_2_88' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2102 [1/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2102 'dmul' 'tmp_1_89' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2103 [1/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2103 'dmul' 'tmp_1_90' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2104 [2/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2104 'dmul' 'tmp_1_91' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2105 [2/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2105 'dmul' 'tmp_1_92' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2106 [3/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2106 'dmul' 'tmp_1_93' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2107 [3/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2107 'dmul' 'tmp_1_94' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2108 [4/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2108 'dmul' 'tmp_1_95' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2109 [4/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2109 'dmul' 'tmp_1_96' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2110 [5/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2110 'dmul' 'tmp_1_97' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2111 [5/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2111 'dmul' 'tmp_1_98' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.78>
ST_61 : Operation 2112 [1/1] (0.00ns)   --->   "%bs_addr_88 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_87" [imageprosseing/imgpro.c:24]   --->   Operation 2112 'getelementptr' 'bs_addr_88' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_61 : Operation 2113 [1/1] (0.00ns)   --->   "%bs_addr_89 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_88" [imageprosseing/imgpro.c:24]   --->   Operation 2113 'getelementptr' 'bs_addr_89' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_61 : Operation 2114 [1/2] (3.25ns)   --->   "%tmp_2_87 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_87)" [imageprosseing/imgpro.c:24]   --->   Operation 2114 'call' 'tmp_2_87' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 2115 [1/1] (3.25ns)   --->   "store i32 %tmp_2_87, i32* %bs_addr_88, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2115 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2116 [1/2] (3.25ns)   --->   "%tmp_2_88 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_88)" [imageprosseing/imgpro.c:24]   --->   Operation 2116 'call' 'tmp_2_88' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 2117 [1/1] (3.25ns)   --->   "store i32 %tmp_2_88, i32* %bs_addr_89, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2117 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2118 [2/2] (6.94ns)   --->   "%tmp_2_89 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_89)" [imageprosseing/imgpro.c:24]   --->   Operation 2118 'call' 'tmp_2_89' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 2119 [2/2] (6.94ns)   --->   "%tmp_2_90 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_90)" [imageprosseing/imgpro.c:24]   --->   Operation 2119 'call' 'tmp_2_90' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 2120 [1/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2120 'dmul' 'tmp_1_91' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2121 [1/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2121 'dmul' 'tmp_1_92' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2122 [2/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2122 'dmul' 'tmp_1_93' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2123 [2/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2123 'dmul' 'tmp_1_94' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2124 [3/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2124 'dmul' 'tmp_1_95' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2125 [3/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2125 'dmul' 'tmp_1_96' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2126 [4/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2126 'dmul' 'tmp_1_97' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2127 [4/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2127 'dmul' 'tmp_1_98' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.78>
ST_62 : Operation 2128 [1/1] (0.00ns)   --->   "%bs_addr_90 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_89" [imageprosseing/imgpro.c:24]   --->   Operation 2128 'getelementptr' 'bs_addr_90' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_62 : Operation 2129 [1/1] (0.00ns)   --->   "%bs_addr_91 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_90" [imageprosseing/imgpro.c:24]   --->   Operation 2129 'getelementptr' 'bs_addr_91' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_62 : Operation 2130 [1/2] (3.25ns)   --->   "%tmp_2_89 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_89)" [imageprosseing/imgpro.c:24]   --->   Operation 2130 'call' 'tmp_2_89' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 2131 [1/1] (3.25ns)   --->   "store i32 %tmp_2_89, i32* %bs_addr_90, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2131 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2132 [1/2] (3.25ns)   --->   "%tmp_2_90 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_90)" [imageprosseing/imgpro.c:24]   --->   Operation 2132 'call' 'tmp_2_90' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 2133 [1/1] (3.25ns)   --->   "store i32 %tmp_2_90, i32* %bs_addr_91, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2133 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2134 [2/2] (6.94ns)   --->   "%tmp_2_91 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_91)" [imageprosseing/imgpro.c:24]   --->   Operation 2134 'call' 'tmp_2_91' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 2135 [2/2] (6.94ns)   --->   "%tmp_2_92 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_92)" [imageprosseing/imgpro.c:24]   --->   Operation 2135 'call' 'tmp_2_92' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 2136 [1/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2136 'dmul' 'tmp_1_93' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2137 [1/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2137 'dmul' 'tmp_1_94' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2138 [2/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2138 'dmul' 'tmp_1_95' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2139 [2/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2139 'dmul' 'tmp_1_96' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2140 [3/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2140 'dmul' 'tmp_1_97' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2141 [3/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2141 'dmul' 'tmp_1_98' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.78>
ST_63 : Operation 2142 [1/1] (0.00ns)   --->   "%bs_addr_92 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_91" [imageprosseing/imgpro.c:24]   --->   Operation 2142 'getelementptr' 'bs_addr_92' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_63 : Operation 2143 [1/1] (0.00ns)   --->   "%bs_addr_93 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_92" [imageprosseing/imgpro.c:24]   --->   Operation 2143 'getelementptr' 'bs_addr_93' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_63 : Operation 2144 [1/2] (3.25ns)   --->   "%tmp_2_91 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_91)" [imageprosseing/imgpro.c:24]   --->   Operation 2144 'call' 'tmp_2_91' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 2145 [1/1] (3.25ns)   --->   "store i32 %tmp_2_91, i32* %bs_addr_92, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2145 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2146 [1/2] (3.25ns)   --->   "%tmp_2_92 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_92)" [imageprosseing/imgpro.c:24]   --->   Operation 2146 'call' 'tmp_2_92' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 2147 [1/1] (3.25ns)   --->   "store i32 %tmp_2_92, i32* %bs_addr_93, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2147 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2148 [2/2] (6.94ns)   --->   "%tmp_2_93 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_93)" [imageprosseing/imgpro.c:24]   --->   Operation 2148 'call' 'tmp_2_93' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 2149 [2/2] (6.94ns)   --->   "%tmp_2_94 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_94)" [imageprosseing/imgpro.c:24]   --->   Operation 2149 'call' 'tmp_2_94' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 2150 [1/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2150 'dmul' 'tmp_1_95' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2151 [1/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2151 'dmul' 'tmp_1_96' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2152 [2/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2152 'dmul' 'tmp_1_97' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2153 [2/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2153 'dmul' 'tmp_1_98' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.78>
ST_64 : Operation 2154 [1/1] (0.00ns)   --->   "%bs_addr_94 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_93" [imageprosseing/imgpro.c:24]   --->   Operation 2154 'getelementptr' 'bs_addr_94' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_64 : Operation 2155 [1/1] (0.00ns)   --->   "%bs_addr_95 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_94" [imageprosseing/imgpro.c:24]   --->   Operation 2155 'getelementptr' 'bs_addr_95' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_64 : Operation 2156 [1/2] (3.25ns)   --->   "%tmp_2_93 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_93)" [imageprosseing/imgpro.c:24]   --->   Operation 2156 'call' 'tmp_2_93' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 2157 [1/1] (3.25ns)   --->   "store i32 %tmp_2_93, i32* %bs_addr_94, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2157 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2158 [1/2] (3.25ns)   --->   "%tmp_2_94 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_94)" [imageprosseing/imgpro.c:24]   --->   Operation 2158 'call' 'tmp_2_94' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 2159 [1/1] (3.25ns)   --->   "store i32 %tmp_2_94, i32* %bs_addr_95, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2159 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2160 [2/2] (6.94ns)   --->   "%tmp_2_95 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_95)" [imageprosseing/imgpro.c:24]   --->   Operation 2160 'call' 'tmp_2_95' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 2161 [2/2] (6.94ns)   --->   "%tmp_2_96 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_96)" [imageprosseing/imgpro.c:24]   --->   Operation 2161 'call' 'tmp_2_96' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 2162 [1/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2162 'dmul' 'tmp_1_97' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2163 [1/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2163 'dmul' 'tmp_1_98' <Predicate = (!icmp_ln20)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.94>
ST_65 : Operation 2164 [1/1] (0.00ns)   --->   "%bs_addr_96 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_95" [imageprosseing/imgpro.c:24]   --->   Operation 2164 'getelementptr' 'bs_addr_96' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_65 : Operation 2165 [1/1] (0.00ns)   --->   "%bs_addr_97 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_96" [imageprosseing/imgpro.c:24]   --->   Operation 2165 'getelementptr' 'bs_addr_97' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_65 : Operation 2166 [1/2] (3.25ns)   --->   "%tmp_2_95 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_95)" [imageprosseing/imgpro.c:24]   --->   Operation 2166 'call' 'tmp_2_95' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 2167 [1/1] (3.25ns)   --->   "store i32 %tmp_2_95, i32* %bs_addr_96, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2167 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2168 [1/2] (3.25ns)   --->   "%tmp_2_96 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_96)" [imageprosseing/imgpro.c:24]   --->   Operation 2168 'call' 'tmp_2_96' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 2169 [1/1] (3.25ns)   --->   "store i32 %tmp_2_96, i32* %bs_addr_97, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2169 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2170 [2/2] (6.94ns)   --->   "%tmp_2_97 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_97)" [imageprosseing/imgpro.c:24]   --->   Operation 2170 'call' 'tmp_2_97' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 2171 [2/2] (6.94ns)   --->   "%tmp_2_98 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_98)" [imageprosseing/imgpro.c:24]   --->   Operation 2171 'call' 'tmp_2_98' <Predicate = (!icmp_ln20)> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 6.50>
ST_66 : Operation 2172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:21]   --->   Operation 2172 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_66 : Operation 2173 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:21]   --->   Operation 2173 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_66 : Operation 2174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [imageprosseing/imgpro.c:22]   --->   Operation 2174 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_66 : Operation 2175 [1/1] (0.00ns)   --->   "%bs_addr_98 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_97" [imageprosseing/imgpro.c:24]   --->   Operation 2175 'getelementptr' 'bs_addr_98' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_66 : Operation 2176 [1/1] (0.00ns)   --->   "%bs_addr_99 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_98" [imageprosseing/imgpro.c:24]   --->   Operation 2176 'getelementptr' 'bs_addr_99' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_66 : Operation 2177 [1/2] (3.25ns)   --->   "%tmp_2_97 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_97)" [imageprosseing/imgpro.c:24]   --->   Operation 2177 'call' 'tmp_2_97' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 2178 [1/1] (3.25ns)   --->   "store i32 %tmp_2_97, i32* %bs_addr_98, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2178 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2179 [1/2] (3.25ns)   --->   "%tmp_2_98 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_98)" [imageprosseing/imgpro.c:24]   --->   Operation 2179 'call' 'tmp_2_98' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 2180 [1/1] (3.25ns)   --->   "store i32 %tmp_2_98, i32* %bs_addr_99, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2180 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2181 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp) nounwind" [imageprosseing/imgpro.c:27]   --->   Operation 2181 'specregionend' 'empty_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_66 : Operation 2182 [1/1] (0.00ns)   --->   "br label %1" [imageprosseing/imgpro.c:20]   --->   Operation 2182 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 67 <SV = 2> <Delay = 0.00>
ST_67 : Operation 2183 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:38]   --->   Operation 2183 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', imageprosseing/imgpro.c:20) [8]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul', imageprosseing/imgpro.c:24) with incoming values : ('add_ln24_96', imageprosseing/imgpro.c:24) [9]  (0 ns)
	'getelementptr' operation ('as_addr', imageprosseing/imgpro.c:24) [20]  (0 ns)
	'load' operation ('as_load', imageprosseing/imgpro.c:24) on array 'as' [418]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln24_1', imageprosseing/imgpro.c:24) [24]  (0 ns)
	'getelementptr' operation ('as_addr_2', imageprosseing/imgpro.c:24) [26]  (0 ns)
	'load' operation ('as_load_2', imageprosseing/imgpro.c:24) on array 'as' [428]  (3.25 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp1', imageprosseing/imgpro.c:24) [419]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp1', imageprosseing/imgpro.c:24) [419]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp1', imageprosseing/imgpro.c:24) [419]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp1', imageprosseing/imgpro.c:24) [419]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp1', imageprosseing/imgpro.c:24) [419]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp1', imageprosseing/imgpro.c:24) [419]  (6.28 ns)

 <State 10>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', imageprosseing/imgpro.c:24) [420]  (7.79 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', imageprosseing/imgpro.c:24) [420]  (7.79 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', imageprosseing/imgpro.c:24) [420]  (7.79 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', imageprosseing/imgpro.c:24) [420]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', imageprosseing/imgpro.c:24) [420]  (7.79 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', imageprosseing/imgpro.c:24) [420]  (7.79 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_2', imageprosseing/imgpro.c:24) [430]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_4', imageprosseing/imgpro.c:24) [440]  (7.79 ns)

 <State 18>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_6', imageprosseing/imgpro.c:24) [450]  (7.79 ns)

 <State 19>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_8', imageprosseing/imgpro.c:24) [460]  (7.79 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_s', imageprosseing/imgpro.c:24) [470]  (7.79 ns)

 <State 21>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_11', imageprosseing/imgpro.c:24) [480]  (7.79 ns)

 <State 22>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_13', imageprosseing/imgpro.c:24) [490]  (7.79 ns)

 <State 23>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_15', imageprosseing/imgpro.c:24) [500]  (7.79 ns)

 <State 24>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_17', imageprosseing/imgpro.c:24) [510]  (7.79 ns)

 <State 25>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_19', imageprosseing/imgpro.c:24) [520]  (7.79 ns)

 <State 26>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_21', imageprosseing/imgpro.c:24) [530]  (7.79 ns)

 <State 27>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_23', imageprosseing/imgpro.c:24) [540]  (7.79 ns)

 <State 28>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_25', imageprosseing/imgpro.c:24) [550]  (7.79 ns)

 <State 29>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_27', imageprosseing/imgpro.c:24) [560]  (7.79 ns)

 <State 30>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_29', imageprosseing/imgpro.c:24) [570]  (7.79 ns)

 <State 31>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_31', imageprosseing/imgpro.c:24) [580]  (7.79 ns)

 <State 32>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_33', imageprosseing/imgpro.c:24) [590]  (7.79 ns)

 <State 33>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_35', imageprosseing/imgpro.c:24) [600]  (7.79 ns)

 <State 34>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_37', imageprosseing/imgpro.c:24) [610]  (7.79 ns)

 <State 35>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_39', imageprosseing/imgpro.c:24) [620]  (7.79 ns)

 <State 36>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_41', imageprosseing/imgpro.c:24) [630]  (7.79 ns)

 <State 37>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_43', imageprosseing/imgpro.c:24) [640]  (7.79 ns)

 <State 38>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_45', imageprosseing/imgpro.c:24) [650]  (7.79 ns)

 <State 39>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_47', imageprosseing/imgpro.c:24) [660]  (7.79 ns)

 <State 40>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_49', imageprosseing/imgpro.c:24) [670]  (7.79 ns)

 <State 41>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_51', imageprosseing/imgpro.c:24) [680]  (7.79 ns)

 <State 42>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_53', imageprosseing/imgpro.c:24) [690]  (7.79 ns)

 <State 43>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_55', imageprosseing/imgpro.c:24) [700]  (7.79 ns)

 <State 44>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_57', imageprosseing/imgpro.c:24) [710]  (7.79 ns)

 <State 45>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_59', imageprosseing/imgpro.c:24) [720]  (7.79 ns)

 <State 46>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_61', imageprosseing/imgpro.c:24) [730]  (7.79 ns)

 <State 47>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_63', imageprosseing/imgpro.c:24) [740]  (7.79 ns)

 <State 48>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_65', imageprosseing/imgpro.c:24) [750]  (7.79 ns)

 <State 49>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_67', imageprosseing/imgpro.c:24) [760]  (7.79 ns)

 <State 50>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_69', imageprosseing/imgpro.c:24) [770]  (7.79 ns)

 <State 51>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_71', imageprosseing/imgpro.c:24) [780]  (7.79 ns)

 <State 52>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_73', imageprosseing/imgpro.c:24) [790]  (7.79 ns)

 <State 53>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_75', imageprosseing/imgpro.c:24) [800]  (7.79 ns)

 <State 54>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_77', imageprosseing/imgpro.c:24) [810]  (7.79 ns)

 <State 55>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_79', imageprosseing/imgpro.c:24) [820]  (7.79 ns)

 <State 56>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_81', imageprosseing/imgpro.c:24) [830]  (7.79 ns)

 <State 57>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_83', imageprosseing/imgpro.c:24) [840]  (7.79 ns)

 <State 58>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_85', imageprosseing/imgpro.c:24) [850]  (7.79 ns)

 <State 59>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_87', imageprosseing/imgpro.c:24) [860]  (7.79 ns)

 <State 60>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_89', imageprosseing/imgpro.c:24) [870]  (7.79 ns)

 <State 61>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_91', imageprosseing/imgpro.c:24) [880]  (7.79 ns)

 <State 62>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_93', imageprosseing/imgpro.c:24) [890]  (7.79 ns)

 <State 63>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_95', imageprosseing/imgpro.c:24) [900]  (7.79 ns)

 <State 64>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_97', imageprosseing/imgpro.c:24) [910]  (7.79 ns)

 <State 65>: 6.95ns
The critical path consists of the following:
	'call' operation ('tmp_2_97', imageprosseing/imgpro.c:24) to '__hls_fptosi_double_' [911]  (6.95 ns)

 <State 66>: 6.5ns
The critical path consists of the following:
	'call' operation ('tmp_2_97', imageprosseing/imgpro.c:24) to '__hls_fptosi_double_' [911]  (3.25 ns)
	'store' operation ('store_ln24', imageprosseing/imgpro.c:24) of variable 'tmp_2_97', imageprosseing/imgpro.c:24 on array 'bs' [912]  (3.25 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
