<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>SMOP4A (4-way) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SMOP4A (4-way)</h2><p>Signed integer quarter-tile sum of outer products, accumulating</p>
      <p class="aml">This instruction generates four independent quarter-tile signed integer sums of
outer products from the sub-matrices in the half-vectors of the one or two first and
second source vectors and accumulates the results to the corresponding elements of
a 32-bit or 64-bit element ZA tile.</p>
      <p class="aml">In case of the 8-bit integer variant, each of the quarter-tile sums of outer products
is generated by multiplying the SVL<sub>S</sub>÷2 × 4 sub-matrix of
8-bit signed values held in the half-vectors
of the first source vectors by the 4 × SVL<sub>S</sub>÷2 sub-matrix of
8-bit signed values held in the half-vectors of the second source vectors.
Each 32-bit container of the half-vectors in the first source vectors holds
4 elements of each row of a SVL<sub>S</sub>÷2 × 4
sub-matrix. Similarly, each 32-bit container of the half-vectors in
the second source vector holds 4 elements of each column of a
4 × SVL<sub>S</sub>÷2 sub-matrix.</p>
      <p class="aml">In case of the 16-bit integer variant, each of the quarter-tile sums of outer products
is generated by multiplying the SVL<sub>D</sub>÷2 × 4 sub-matrix of
16-bit signed values held in the half-vectors
of the first source vectors by the 4 × SVL<sub>D</sub>÷2 sub-matrix of
16-bit signed values held in the half-vectors of the second source vectors.
Each 64-bit container of the half-vectors in the first source vectors holds
4 elements of each row of a SVL<sub>D</sub>÷2 × 4
sub-matrix. Similarly, each 64-bit container of the half-vectors in
the second source vector holds 4 elements of each column of a
4 × SVL<sub>D</sub>÷2 sub-matrix.</p>
      <p class="aml">The resulting quarter-tile SVL<sub>S</sub>÷2 × SVL<sub>S</sub>÷2 widened 32-bit integer
sums of outer products in case of the 8-bit integer variant or
SVL<sub>D</sub>÷2 × SVL<sub>D</sub>÷2 widened 64-bit integer
sums of outer products in case of the 16-bit integer variant are then
destructively added to the 32-bit or 64-bit integer
destination tile respectively.</p>
      <p class="aml">This is equivalent to performing a 4-way dot product and accumulate
to each of the destination tile elements.</p>
      <p class="aml">This instruction is unpredicated.</p>
    
    <p class="desc">
      It has encodings from 8 classes:
      <a href="#iclass_32_bit_single_and_multiple_vectors">32-bit, single and multiple vectors</a>
      , 
      <a href="#iclass_32_bit_single_vectors">32-bit, single vectors</a>
      , 
      <a href="#iclass_32_bit_multiple_and_single_vectors">32-bit, multiple and single vectors</a>
      , 
      <a href="#iclass_32_bit_multiple_vectors">32-bit, multiple vectors</a>
      , 
      <a href="#iclass_64_bit_single_and_multiple_vectors">64-bit, single and multiple vectors</a>
      , 
      <a href="#iclass_64_bit_single_vectors">64-bit, single vectors</a>
      , 
      <a href="#iclass_64_bit_multiple_and_single_vectors">64-bit, multiple and single vectors</a>
       and 
      <a href="#iclass_64_bit_multiple_vectors">64-bit, multiple vectors</a>
    </p>
    <h3 class="classheading"><a id="iclass_32_bit_single_and_multiple_vectors"/>32-bit, single and multiple vectors<span style="font-size:smaller;"><br/>(FEAT_SME_MOP4)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">Zm</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="2" class="lr">ZAda</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td class="droppedname">u0</td><td colspan="2"/><td class="droppedname">u1</td><td class="droppedname">M</td><td colspan="3"/><td/><td/><td colspan="5"/><td class="droppedname">N</td><td colspan="3"/><td/><td class="droppedname">S</td><td/><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smop4a_za_zz_b1x2"/><p class="asm-code">SMOP4A  <a href="#ZAda" title="For the &quot;32-bit, multiple and single vectors&quot;, &quot;32-bit, multiple vectors&quot;, &quot;32-bit, single and multiple vectors&quot;, and &quot;32-bit, single vectors&quot; variants: is the name of the ZA tile ZA0-ZA3, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.S, <a href="#Zn_mortlach" title="Is the name of the first source scalable vector register, registers in the range Z0-Z15, encoded as &quot;Zn&quot; times 2.">&lt;Zn&gt;</a>.B, { <a href="#Zm1_mortlach" title="Is the name of the first scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 16.">&lt;Zm1&gt;</a>.B-<a href="#Zm2_mortlach" title="Is the name of the second scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 17.">&lt;Zm2&gt;</a>.B }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_MOP4) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32;
let n : integer = UInt('0'::Zn::'0');
let m : integer = UInt('1'::Zm::'0');
let nreg : integer{} = 1;
let mreg : integer = 2;
let da : integer = UInt(ZAda);
let sub_op : boolean = FALSE;
let op1_unsigned : boolean = FALSE;
let op2_unsigned : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_32_bit_single_vectors"/>32-bit, single vectors<span style="font-size:smaller;"><br/>(FEAT_SME_MOP4)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="3" class="lr">Zm</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="2" class="lr">ZAda</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td class="droppedname">u0</td><td colspan="2"/><td class="droppedname">u1</td><td class="droppedname">M</td><td colspan="3"/><td/><td/><td colspan="5"/><td class="droppedname">N</td><td colspan="3"/><td/><td class="droppedname">S</td><td/><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smop4a_za_zz_b1x1"/><p class="asm-code">SMOP4A  <a href="#ZAda" title="For the &quot;32-bit, multiple and single vectors&quot;, &quot;32-bit, multiple vectors&quot;, &quot;32-bit, single and multiple vectors&quot;, and &quot;32-bit, single vectors&quot; variants: is the name of the ZA tile ZA0-ZA3, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.S, <a href="#Zn_mortlach" title="Is the name of the first source scalable vector register, registers in the range Z0-Z15, encoded as &quot;Zn&quot; times 2.">&lt;Zn&gt;</a>.B, <a href="#Zm_mortlach" title="Is the name of the second source scalable vector register, registers in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 16.">&lt;Zm&gt;</a>.B</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_MOP4) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32;
let n : integer = UInt('0'::Zn::'0');
let m : integer = UInt('1'::Zm::'0');
let nreg : integer{} = 1;
let mreg : integer = 1;
let da : integer = UInt(ZAda);
let sub_op : boolean = FALSE;
let op1_unsigned : boolean = FALSE;
let op2_unsigned : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_32_bit_multiple_and_single_vectors"/>32-bit, multiple and single vectors<span style="font-size:smaller;"><br/>(FEAT_SME_MOP4)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="3" class="lr">Zm</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="2" class="lr">ZAda</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td class="droppedname">u0</td><td colspan="2"/><td class="droppedname">u1</td><td class="droppedname">M</td><td colspan="3"/><td/><td/><td colspan="5"/><td class="droppedname">N</td><td colspan="3"/><td/><td class="droppedname">S</td><td/><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smop4a_za_zz_b2x1"/><p class="asm-code">SMOP4A  <a href="#ZAda" title="For the &quot;32-bit, multiple and single vectors&quot;, &quot;32-bit, multiple vectors&quot;, &quot;32-bit, single and multiple vectors&quot;, and &quot;32-bit, single vectors&quot; variants: is the name of the ZA tile ZA0-ZA3, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.S, { <a href="#Zn1_mortlach" title="Is the name of the first scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as &quot;Zn&quot; times 2.">&lt;Zn1&gt;</a>.B-<a href="#Zn2_mortlach" title="Is the name of the second scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as &quot;Zn&quot; times 2 plus 1.">&lt;Zn2&gt;</a>.B }, <a href="#Zm_mortlach" title="Is the name of the second source scalable vector register, registers in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 16.">&lt;Zm&gt;</a>.B</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_MOP4) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32;
let n : integer = UInt('0'::Zn::'0');
let m : integer = UInt('1'::Zm::'0');
let nreg : integer{} = 2;
let mreg : integer = 1;
let da : integer = UInt(ZAda);
let sub_op : boolean = FALSE;
let op1_unsigned : boolean = FALSE;
let op2_unsigned : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_32_bit_multiple_vectors"/>32-bit, multiple vectors<span style="font-size:smaller;"><br/>(FEAT_SME_MOP4)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">Zm</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="2" class="lr">ZAda</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td class="droppedname">u0</td><td colspan="2"/><td class="droppedname">u1</td><td class="droppedname">M</td><td colspan="3"/><td/><td/><td colspan="5"/><td class="droppedname">N</td><td colspan="3"/><td/><td class="droppedname">S</td><td/><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smop4a_za_zz_b2x2"/><p class="asm-code">SMOP4A  <a href="#ZAda" title="For the &quot;32-bit, multiple and single vectors&quot;, &quot;32-bit, multiple vectors&quot;, &quot;32-bit, single and multiple vectors&quot;, and &quot;32-bit, single vectors&quot; variants: is the name of the ZA tile ZA0-ZA3, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.S, { <a href="#Zn1_mortlach" title="Is the name of the first scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as &quot;Zn&quot; times 2.">&lt;Zn1&gt;</a>.B-<a href="#Zn2_mortlach" title="Is the name of the second scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as &quot;Zn&quot; times 2 plus 1.">&lt;Zn2&gt;</a>.B }, { <a href="#Zm1_mortlach" title="Is the name of the first scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 16.">&lt;Zm1&gt;</a>.B-<a href="#Zm2_mortlach" title="Is the name of the second scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 17.">&lt;Zm2&gt;</a>.B }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_MOP4) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32;
let n : integer = UInt('0'::Zn::'0');
let m : integer = UInt('1'::Zm::'0');
let nreg : integer{} = 2;
let mreg : integer = 2;
let da : integer = UInt(ZAda);
let sub_op : boolean = FALSE;
let op1_unsigned : boolean = FALSE;
let op2_unsigned : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_64_bit_single_and_multiple_vectors"/>64-bit, single and multiple vectors<span style="font-size:smaller;"><br/>(FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">ZAda</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="4"/><td class="droppedname">u0</td><td colspan="2"/><td class="droppedname">u1</td><td class="droppedname">M</td><td colspan="3"/><td colspan="7"/><td class="droppedname">N</td><td colspan="3"/><td/><td class="droppedname">S</td><td/><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smop4a_za_zz_h1x2"/><p class="asm-code">SMOP4A  <a href="#ZAda__2" title="For the &quot;64-bit, multiple and single vectors&quot;, &quot;64-bit, multiple vectors&quot;, &quot;64-bit, single and multiple vectors&quot;, and &quot;64-bit, single vectors&quot; variants: is the name of the ZA tile ZA0-ZA7, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.D, <a href="#Zn_mortlach" title="Is the name of the first source scalable vector register, registers in the range Z0-Z15, encoded as &quot;Zn&quot; times 2.">&lt;Zn&gt;</a>.H, { <a href="#Zm1_mortlach" title="Is the name of the first scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 16.">&lt;Zm1&gt;</a>.H-<a href="#Zm2_mortlach" title="Is the name of the second scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 17.">&lt;Zm2&gt;</a>.H }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_MOP4) || !IsFeatureImplemented(FEAT_SME_I16I64) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 64;
let n : integer = UInt('0'::Zn::'0');
let m : integer = UInt('1'::Zm::'0');
let nreg : integer{} = 1;
let mreg : integer = 2;
let da : integer = UInt(ZAda);
let sub_op : boolean = FALSE;
let op1_unsigned : boolean = FALSE;
let op2_unsigned : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_64_bit_single_vectors"/>64-bit, single vectors<span style="font-size:smaller;"><br/>(FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="lr">0</td><td colspan="3" class="lr">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">ZAda</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="4"/><td class="droppedname">u0</td><td colspan="2"/><td class="droppedname">u1</td><td class="droppedname">M</td><td colspan="3"/><td colspan="7"/><td class="droppedname">N</td><td colspan="3"/><td/><td class="droppedname">S</td><td/><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smop4a_za_zz_h1x1"/><p class="asm-code">SMOP4A  <a href="#ZAda__2" title="For the &quot;64-bit, multiple and single vectors&quot;, &quot;64-bit, multiple vectors&quot;, &quot;64-bit, single and multiple vectors&quot;, and &quot;64-bit, single vectors&quot; variants: is the name of the ZA tile ZA0-ZA7, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.D, <a href="#Zn_mortlach" title="Is the name of the first source scalable vector register, registers in the range Z0-Z15, encoded as &quot;Zn&quot; times 2.">&lt;Zn&gt;</a>.H, <a href="#Zm_mortlach" title="Is the name of the second source scalable vector register, registers in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 16.">&lt;Zm&gt;</a>.H</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_MOP4) || !IsFeatureImplemented(FEAT_SME_I16I64) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 64;
let n : integer = UInt('0'::Zn::'0');
let m : integer = UInt('1'::Zm::'0');
let nreg : integer{} = 1;
let mreg : integer = 1;
let da : integer = UInt(ZAda);
let sub_op : boolean = FALSE;
let op1_unsigned : boolean = FALSE;
let op2_unsigned : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_64_bit_multiple_and_single_vectors"/>64-bit, multiple and single vectors<span style="font-size:smaller;"><br/>(FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="lr">0</td><td colspan="3" class="lr">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">ZAda</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="4"/><td class="droppedname">u0</td><td colspan="2"/><td class="droppedname">u1</td><td class="droppedname">M</td><td colspan="3"/><td colspan="7"/><td class="droppedname">N</td><td colspan="3"/><td/><td class="droppedname">S</td><td/><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smop4a_za_zz_h2x1"/><p class="asm-code">SMOP4A  <a href="#ZAda__2" title="For the &quot;64-bit, multiple and single vectors&quot;, &quot;64-bit, multiple vectors&quot;, &quot;64-bit, single and multiple vectors&quot;, and &quot;64-bit, single vectors&quot; variants: is the name of the ZA tile ZA0-ZA7, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.D, { <a href="#Zn1_mortlach" title="Is the name of the first scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as &quot;Zn&quot; times 2.">&lt;Zn1&gt;</a>.H-<a href="#Zn2_mortlach" title="Is the name of the second scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as &quot;Zn&quot; times 2 plus 1.">&lt;Zn2&gt;</a>.H }, <a href="#Zm_mortlach" title="Is the name of the second source scalable vector register, registers in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 16.">&lt;Zm&gt;</a>.H</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_MOP4) || !IsFeatureImplemented(FEAT_SME_I16I64) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 64;
let n : integer = UInt('0'::Zn::'0');
let m : integer = UInt('1'::Zm::'0');
let nreg : integer{} = 2;
let mreg : integer = 1;
let da : integer = UInt(ZAda);
let sub_op : boolean = FALSE;
let op1_unsigned : boolean = FALSE;
let op2_unsigned : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_64_bit_multiple_vectors"/>64-bit, multiple vectors<span style="font-size:smaller;"><br/>(FEAT_SME_MOP4 &amp;&amp; FEAT_SME_I16I64)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">Zm</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td colspan="3" class="lr">ZAda</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="4"/><td class="droppedname">u0</td><td colspan="2"/><td class="droppedname">u1</td><td class="droppedname">M</td><td colspan="3"/><td colspan="7"/><td class="droppedname">N</td><td colspan="3"/><td/><td class="droppedname">S</td><td/><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smop4a_za_zz_h2x2"/><p class="asm-code">SMOP4A  <a href="#ZAda__2" title="For the &quot;64-bit, multiple and single vectors&quot;, &quot;64-bit, multiple vectors&quot;, &quot;64-bit, single and multiple vectors&quot;, and &quot;64-bit, single vectors&quot; variants: is the name of the ZA tile ZA0-ZA7, encoded in the &quot;ZAda&quot; field.">&lt;ZAda&gt;</a>.D, { <a href="#Zn1_mortlach" title="Is the name of the first scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as &quot;Zn&quot; times 2.">&lt;Zn1&gt;</a>.H-<a href="#Zn2_mortlach" title="Is the name of the second scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as &quot;Zn&quot; times 2 plus 1.">&lt;Zn2&gt;</a>.H }, { <a href="#Zm1_mortlach" title="Is the name of the first scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 16.">&lt;Zm1&gt;</a>.H-<a href="#Zm2_mortlach" title="Is the name of the second scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as &quot;Zm&quot; times 2 plus 17.">&lt;Zm2&gt;</a>.H }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME_MOP4) || !IsFeatureImplemented(FEAT_SME_I16I64) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 64;
let n : integer = UInt('0'::Zn::'0');
let m : integer = UInt('1'::Zm::'0');
let nreg : integer{} = 2;
let mreg : integer = 2;
let da : integer = UInt(ZAda);
let sub_op : boolean = FALSE;
let op1_unsigned : boolean = FALSE;
let op2_unsigned : boolean = FALSE;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;ZAda&gt;</td><td><a id="ZAda"/>
        
          <p class="aml">For the "32-bit, multiple and single vectors", "32-bit, multiple vectors", "32-bit, single and multiple vectors", and "32-bit, single vectors" variants: is the name of the ZA tile ZA0-ZA3, encoded in the "ZAda" field.</p>
        
      </td></tr><tr><td/><td><a id="ZAda__2"/>
        
          <p class="aml">For the "64-bit, multiple and single vectors", "64-bit, multiple vectors", "64-bit, single and multiple vectors", and "64-bit, single vectors" variants: is the name of the ZA tile ZA0-ZA7, encoded in the "ZAda" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn_mortlach"/>
        
          <p class="aml">Is the name of the first source scalable vector register, registers in the range Z0-Z15, encoded as "Zn" times 2.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm1&gt;</td><td><a id="Zm1_mortlach"/>
        
          <p class="aml">Is the name of the first scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as "Zm" times 2 plus 16.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm2&gt;</td><td><a id="Zm2_mortlach"/>
        
          <p class="aml">Is the name of the second scalable vector register of the second source multi-vector group, in the range Z16-Z31, encoded as "Zm" times 2 plus 17.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm_mortlach"/>
        
          <p class="aml">Is the name of the second source scalable vector register, registers in the range Z16-Z31, encoded as "Zm" times 2 plus 16.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="Zn1_mortlach"/>
        
          <p class="aml">Is the name of the first scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as "Zn" times 2.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn2&gt;</td><td><a id="Zn2_mortlach"/>
        
          <p class="aml">Is the name of the second scalable vector register of the first source multi-vector group, in the range Z0-Z15, encoded as "Zn" times 2 plus 1.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckStreamingSVEAndZAEnabled();
let VL : integer{} = CurrentVL();
let hvsize : integer{} = VL DIV 2;
let dim : integer{} = hvsize DIV esize;
let tilesize : integer{} = 4*dim*dim*esize;
let op3 : bits(tilesize) = ZAtile{}(da, esize);
var result : bits(tilesize);
var prod : integer;

for outprod = 0 to 3 do
    let row_hv : integer = outprod DIVRM 2;
    let col_hv : integer = outprod MOD 2;
    let row_base : integer = row_hv * dim;
    let col_base : integer = col_hv * dim;

    let op1 : bits(VL) = Z{}(n + (nreg-1)*col_hv);
    let op2 : bits(VL) = Z{}(m + (mreg-1)*row_hv);

    for row = 0 to dim-1 do
        for col = 0 to dim-1 do
            let row_idx : integer = row_base + row;
            let col_idx : integer = col_base + col;
            let tile_idx : integer = row_idx * dim * 2 + col_idx;

            var sum : bits(esize) = op3[tile_idx*:esize];

            for k = 0 to 3 do
                let op1elt : bits(esize DIV 4) = op1[(4*row_idx + k)*:(esize DIV 4)];
                let op2elt : bits(esize DIV 4) = op2[(4*col_idx + k)*:(esize DIV 4)];
                let element1 : integer = (if op1_unsigned then UInt(op1elt)
                                             else SInt(op1elt));
                let element2 : integer = (if op2_unsigned then UInt(op2elt)
                                             else SInt(op2elt));
                prod = element1 * element2;
                if sub_op then prod = -prod; end;
                sum = sum + prod;
            end;
            result[tile_idx*:esize] = sum;
        end;
    end;
end;
ZAtile{tilesize}(da, esize) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
