$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Sun Oct 27 23:42:56 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module full_adder_vlg_vec_tst $end
$var reg 1 ! a_in $end
$var reg 1 " b_in $end
$var reg 1 # c_in $end
$var wire 1 $ carry $end
$var wire 1 % sum $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - b_in~combout $end
$var wire 1 . a_in~combout $end
$var wire 1 / c_in~combout $end
$var wire 1 0 sum~0_combout $end
$var wire 1 1 carry~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
$end
#2000000
1!
1.
0&
10
1%
#4000000
1"
0!
1-
0.
1&
#6000000
1!
1.
0&
11
00
1$
0%
#8000000
1#
0"
0!
1/
0-
0.
1&
01
10
0$
1%
#10000000
1!
1.
0&
11
00
1$
0%
#12000000
1"
0!
1-
0.
1&
#14000000
1!
1.
0&
10
1%
#16000000
0#
0"
0!
0/
0-
0.
1&
01
00
0$
0%
#100000000
