{
  "module_name": "ingenic-drm.h",
  "hash_id": "badd46be17174addc4f895f5e2bfb4d8b198e7a2e436b3549ed359f6ddd5992f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/ingenic/ingenic-drm.h",
  "human_readable_source": " \n\n\n\n\n\n#ifndef DRIVERS_GPU_DRM_INGENIC_INGENIC_DRM_H\n#define DRIVERS_GPU_DRM_INGENIC_INGENIC_DRM_H\n\n#include <linux/bitops.h>\n#include <linux/types.h>\n\n#define JZ_REG_LCD_CFG\t\t\t\t0x00\n#define JZ_REG_LCD_VSYNC\t\t\t0x04\n#define JZ_REG_LCD_HSYNC\t\t\t0x08\n#define JZ_REG_LCD_VAT\t\t\t\t0x0C\n#define JZ_REG_LCD_DAH\t\t\t\t0x10\n#define JZ_REG_LCD_DAV\t\t\t\t0x14\n#define JZ_REG_LCD_PS\t\t\t\t0x18\n#define JZ_REG_LCD_CLS\t\t\t\t0x1C\n#define JZ_REG_LCD_SPL\t\t\t\t0x20\n#define JZ_REG_LCD_REV\t\t\t\t0x24\n#define JZ_REG_LCD_CTRL\t\t\t\t0x30\n#define JZ_REG_LCD_STATE\t\t\t0x34\n#define JZ_REG_LCD_IID\t\t\t\t0x38\n#define JZ_REG_LCD_DA0\t\t\t\t0x40\n#define JZ_REG_LCD_SA0\t\t\t\t0x44\n#define JZ_REG_LCD_FID0\t\t\t\t0x48\n#define JZ_REG_LCD_CMD0\t\t\t\t0x4C\n#define JZ_REG_LCD_DA1\t\t\t\t0x50\n#define JZ_REG_LCD_SA1\t\t\t\t0x54\n#define JZ_REG_LCD_FID1\t\t\t\t0x58\n#define JZ_REG_LCD_CMD1\t\t\t\t0x5C\n#define JZ_REG_LCD_RGBC\t\t\t\t0x90\n#define JZ_REG_LCD_OSDC\t\t\t\t0x100\n#define JZ_REG_LCD_OSDCTRL\t\t\t0x104\n#define JZ_REG_LCD_OSDS\t\t\t\t0x108\n#define JZ_REG_LCD_BGC\t\t\t\t0x10c\n#define JZ_REG_LCD_KEY0\t\t\t\t0x110\n#define JZ_REG_LCD_KEY1\t\t\t\t0x114\n#define JZ_REG_LCD_ALPHA\t\t\t0x118\n#define JZ_REG_LCD_IPUR\t\t\t\t0x11c\n#define JZ_REG_LCD_XYP0\t\t\t\t0x120\n#define JZ_REG_LCD_XYP1\t\t\t\t0x124\n#define JZ_REG_LCD_SIZE0\t\t\t0x128\n#define JZ_REG_LCD_SIZE1\t\t\t0x12c\n#define JZ_REG_LCD_PCFG\t\t\t\t0x2c0\n\n#define JZ_LCD_CFG_SLCD\t\t\t\tBIT(31)\n#define JZ_LCD_CFG_DESCRIPTOR_8\t\t\tBIT(28)\n#define JZ_LCD_CFG_RECOVER_FIFO_UNDERRUN\tBIT(25)\n#define JZ_LCD_CFG_PS_DISABLE\t\t\tBIT(23)\n#define JZ_LCD_CFG_CLS_DISABLE\t\t\tBIT(22)\n#define JZ_LCD_CFG_SPL_DISABLE\t\t\tBIT(21)\n#define JZ_LCD_CFG_REV_DISABLE\t\t\tBIT(20)\n#define JZ_LCD_CFG_HSYNCM\t\t\tBIT(19)\n#define JZ_LCD_CFG_PCLKM\t\t\tBIT(18)\n#define JZ_LCD_CFG_INV\t\t\t\tBIT(17)\n#define JZ_LCD_CFG_SYNC_DIR\t\t\tBIT(16)\n#define JZ_LCD_CFG_PS_POLARITY\t\t\tBIT(15)\n#define JZ_LCD_CFG_CLS_POLARITY\t\t\tBIT(14)\n#define JZ_LCD_CFG_SPL_POLARITY\t\t\tBIT(13)\n#define JZ_LCD_CFG_REV_POLARITY\t\t\tBIT(12)\n#define JZ_LCD_CFG_HSYNC_ACTIVE_LOW\t\tBIT(11)\n#define JZ_LCD_CFG_PCLK_FALLING_EDGE\t\tBIT(10)\n#define JZ_LCD_CFG_DE_ACTIVE_LOW\t\tBIT(9)\n#define JZ_LCD_CFG_VSYNC_ACTIVE_LOW\t\tBIT(8)\n#define JZ_LCD_CFG_18_BIT\t\t\tBIT(7)\n#define JZ_LCD_CFG_24_BIT\t\t\tBIT(6)\n#define JZ_LCD_CFG_PDW\t\t\t\t(BIT(5) | BIT(4))\n\n#define JZ_LCD_CFG_MODE_GENERIC_16BIT\t\t0\n#define JZ_LCD_CFG_MODE_GENERIC_18BIT\t\tBIT(7)\n#define JZ_LCD_CFG_MODE_GENERIC_24BIT\t\tBIT(6)\n\n#define JZ_LCD_CFG_MODE_SPECIAL_TFT_1\t\t1\n#define JZ_LCD_CFG_MODE_SPECIAL_TFT_2\t\t2\n#define JZ_LCD_CFG_MODE_SPECIAL_TFT_3\t\t3\n\n#define JZ_LCD_CFG_MODE_TV_OUT_P\t\t4\n#define JZ_LCD_CFG_MODE_TV_OUT_I\t\t6\n\n#define JZ_LCD_CFG_MODE_SINGLE_COLOR_STN\t8\n#define JZ_LCD_CFG_MODE_SINGLE_MONOCHROME_STN\t9\n#define JZ_LCD_CFG_MODE_DUAL_COLOR_STN\t\t10\n#define JZ_LCD_CFG_MODE_DUAL_MONOCHROME_STN\t11\n\n#define JZ_LCD_CFG_MODE_8BIT_SERIAL\t\t12\n#define JZ_LCD_CFG_MODE_LCM\t\t\t13\n\n#define JZ_LCD_VSYNC_VPS_OFFSET\t\t\t16\n#define JZ_LCD_VSYNC_VPE_OFFSET\t\t\t0\n\n#define JZ_LCD_HSYNC_HPS_OFFSET\t\t\t16\n#define JZ_LCD_HSYNC_HPE_OFFSET\t\t\t0\n\n#define JZ_LCD_VAT_HT_OFFSET\t\t\t16\n#define JZ_LCD_VAT_VT_OFFSET\t\t\t0\n\n#define JZ_LCD_DAH_HDS_OFFSET\t\t\t16\n#define JZ_LCD_DAH_HDE_OFFSET\t\t\t0\n\n#define JZ_LCD_DAV_VDS_OFFSET\t\t\t16\n#define JZ_LCD_DAV_VDE_OFFSET\t\t\t0\n\n#define JZ_LCD_CTRL_BURST_4\t\t\t(0x0 << 28)\n#define JZ_LCD_CTRL_BURST_8\t\t\t(0x1 << 28)\n#define JZ_LCD_CTRL_BURST_16\t\t\t(0x2 << 28)\n#define JZ_LCD_CTRL_BURST_32\t\t\t(0x3 << 28)\n#define JZ_LCD_CTRL_BURST_64\t\t\t(0x4 << 28)\n#define JZ_LCD_CTRL_BURST_MASK\t\t\t(0x7 << 28)\n#define JZ_LCD_CTRL_RGB555\t\t\tBIT(27)\n#define JZ_LCD_CTRL_OFUP\t\t\tBIT(26)\n#define JZ_LCD_CTRL_FRC_GRAYSCALE_16\t\t(0x0 << 24)\n#define JZ_LCD_CTRL_FRC_GRAYSCALE_4\t\t(0x1 << 24)\n#define JZ_LCD_CTRL_FRC_GRAYSCALE_2\t\t(0x2 << 24)\n#define JZ_LCD_CTRL_PDD_MASK\t\t\t(0xff << 16)\n#define JZ_LCD_CTRL_EOF_IRQ\t\t\tBIT(13)\n#define JZ_LCD_CTRL_SOF_IRQ\t\t\tBIT(12)\n#define JZ_LCD_CTRL_OFU_IRQ\t\t\tBIT(11)\n#define JZ_LCD_CTRL_IFU0_IRQ\t\t\tBIT(10)\n#define JZ_LCD_CTRL_IFU1_IRQ\t\t\tBIT(9)\n#define JZ_LCD_CTRL_DD_IRQ\t\t\tBIT(8)\n#define JZ_LCD_CTRL_QDD_IRQ\t\t\tBIT(7)\n#define JZ_LCD_CTRL_REVERSE_ENDIAN\t\tBIT(6)\n#define JZ_LCD_CTRL_LSB_FISRT\t\t\tBIT(5)\n#define JZ_LCD_CTRL_DISABLE\t\t\tBIT(4)\n#define JZ_LCD_CTRL_ENABLE\t\t\tBIT(3)\n#define JZ_LCD_CTRL_BPP_1\t\t\t0x0\n#define JZ_LCD_CTRL_BPP_2\t\t\t0x1\n#define JZ_LCD_CTRL_BPP_4\t\t\t0x2\n#define JZ_LCD_CTRL_BPP_8\t\t\t0x3\n#define JZ_LCD_CTRL_BPP_15_16\t\t\t0x4\n#define JZ_LCD_CTRL_BPP_18_24\t\t\t0x5\n#define JZ_LCD_CTRL_BPP_24_COMP\t\t\t0x6\n#define JZ_LCD_CTRL_BPP_30\t\t\t0x7\n#define JZ_LCD_CTRL_BPP_MASK\t\t\t(JZ_LCD_CTRL_RGB555 | 0x7)\n\n#define JZ_LCD_CMD_SOF_IRQ\t\t\tBIT(31)\n#define JZ_LCD_CMD_EOF_IRQ\t\t\tBIT(30)\n#define JZ_LCD_CMD_ENABLE_PAL\t\t\tBIT(28)\n#define JZ_LCD_CMD_FRM_ENABLE\t\t\tBIT(26)\n\n#define JZ_LCD_SYNC_MASK\t\t\t0x3ff\n\n#define JZ_LCD_STATE_EOF_IRQ\t\t\tBIT(5)\n#define JZ_LCD_STATE_SOF_IRQ\t\t\tBIT(4)\n#define JZ_LCD_STATE_DISABLED\t\t\tBIT(0)\n\n#define JZ_LCD_RGBC_ODD_RGB\t\t\t(0x0 << 4)\n#define JZ_LCD_RGBC_ODD_RBG\t\t\t(0x1 << 4)\n#define JZ_LCD_RGBC_ODD_GRB\t\t\t(0x2 << 4)\n#define JZ_LCD_RGBC_ODD_GBR\t\t\t(0x3 << 4)\n#define JZ_LCD_RGBC_ODD_BRG\t\t\t(0x4 << 4)\n#define JZ_LCD_RGBC_ODD_BGR\t\t\t(0x5 << 4)\n#define JZ_LCD_RGBC_EVEN_RGB\t\t\t(0x0 << 0)\n#define JZ_LCD_RGBC_EVEN_RBG\t\t\t(0x1 << 0)\n#define JZ_LCD_RGBC_EVEN_GRB\t\t\t(0x2 << 0)\n#define JZ_LCD_RGBC_EVEN_GBR\t\t\t(0x3 << 0)\n#define JZ_LCD_RGBC_EVEN_BRG\t\t\t(0x4 << 0)\n#define JZ_LCD_RGBC_EVEN_BGR\t\t\t(0x5 << 0)\n\n#define JZ_LCD_OSDC_OSDEN\t\t\tBIT(0)\n#define JZ_LCD_OSDC_ALPHAEN\t\t\tBIT(2)\n#define JZ_LCD_OSDC_F0EN\t\t\tBIT(3)\n#define JZ_LCD_OSDC_F1EN\t\t\tBIT(4)\n\n#define JZ_LCD_OSDCTRL_IPU\t\t\tBIT(15)\n#define JZ_LCD_OSDCTRL_RGB555\t\t\tBIT(4)\n#define JZ_LCD_OSDCTRL_CHANGE\t\t\tBIT(3)\n#define JZ_LCD_OSDCTRL_BPP_15_16\t\t0x4\n#define JZ_LCD_OSDCTRL_BPP_18_24\t\t0x5\n#define JZ_LCD_OSDCTRL_BPP_24_COMP\t\t0x6\n#define JZ_LCD_OSDCTRL_BPP_30\t\t\t0x7\n#define JZ_LCD_OSDCTRL_BPP_MASK\t\t\t(JZ_LCD_OSDCTRL_RGB555 | 0x7)\n\n#define JZ_LCD_OSDS_READY\t\t\tBIT(0)\n\n#define JZ_LCD_IPUR_IPUREN\t\t\tBIT(31)\n#define JZ_LCD_IPUR_IPUR_LSB\t\t\t0\n\n#define JZ_LCD_XYP01_XPOS_LSB\t\t\t0\n#define JZ_LCD_XYP01_YPOS_LSB\t\t\t16\n\n#define JZ_LCD_SIZE01_WIDTH_LSB\t\t\t0\n#define JZ_LCD_SIZE01_HEIGHT_LSB\t\t16\n\n#define JZ_LCD_DESSIZE_ALPHA_OFFSET\t\t24\n#define JZ_LCD_DESSIZE_HEIGHT_MASK\t\tGENMASK(23, 12)\n#define JZ_LCD_DESSIZE_WIDTH_MASK\t\tGENMASK(11, 0)\n\n#define JZ_LCD_CPOS_BPP_15_16\t\t\t(4 << 27)\n#define JZ_LCD_CPOS_BPP_18_24\t\t\t(5 << 27)\n#define JZ_LCD_CPOS_BPP_30\t\t\t(7 << 27)\n#define JZ_LCD_CPOS_RGB555\t\t\tBIT(30)\n#define JZ_LCD_CPOS_PREMULTIPLY_LCD\t\tBIT(26)\n#define JZ_LCD_CPOS_COEFFICIENT_OFFSET\t\t24\n#define JZ_LCD_CPOS_COEFFICIENT_0\t\t0\n#define JZ_LCD_CPOS_COEFFICIENT_1\t\t1\n#define JZ_LCD_CPOS_COEFFICIENT_ALPHA1\t\t2\n#define JZ_LCD_CPOS_COEFFICIENT_1_ALPHA1\t3\n\n#define JZ_LCD_RGBC_RGB_PADDING\t\t\tBIT(15)\n#define JZ_LCD_RGBC_RGB_PADDING_FIRST\t\tBIT(14)\n#define JZ_LCD_RGBC_422\t\t\t\tBIT(8)\n#define JZ_LCD_RGBC_RGB_FORMAT_ENABLE\t\tBIT(7)\n\n#define JZ_LCD_PCFG_PRI_MODE\t\t\tBIT(31)\n#define JZ_LCD_PCFG_HP_BST_4\t\t\t(0 << 28)\n#define JZ_LCD_PCFG_HP_BST_8\t\t\t(1 << 28)\n#define JZ_LCD_PCFG_HP_BST_16\t\t\t(2 << 28)\n#define JZ_LCD_PCFG_HP_BST_32\t\t\t(3 << 28)\n#define JZ_LCD_PCFG_HP_BST_64\t\t\t(4 << 28)\n#define JZ_LCD_PCFG_HP_BST_16_CONT\t\t(5 << 28)\n#define JZ_LCD_PCFG_HP_BST_DISABLE\t\t(7 << 28)\n#define JZ_LCD_PCFG_THRESHOLD2_OFFSET\t\t18\n#define JZ_LCD_PCFG_THRESHOLD1_OFFSET\t\t9\n#define JZ_LCD_PCFG_THRESHOLD0_OFFSET\t\t0\n\nstruct device;\nstruct drm_plane;\nstruct drm_plane_state;\nstruct platform_driver;\n\nvoid ingenic_drm_plane_config(struct device *dev,\n\t\t\t      struct drm_plane *plane, u32 fourcc);\nvoid ingenic_drm_plane_disable(struct device *dev, struct drm_plane *plane);\nbool ingenic_drm_map_noncoherent(const struct device *dev);\n\nextern struct platform_driver *ingenic_ipu_driver_ptr;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}