#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 21 08:04:09 2023
# Process ID: 315359
# Current directory: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2
# Command line: vivado -mode batch -source tcl/run.tcl
# Log file: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/vivado.log
# Journal file: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/vivado.jou
#-----------------------------------------------------------
source tcl/run.tcl
# source tcl/common.tcl
## if [info exists ::env(BOARD)] {
##     set BOARD $::env(BOARD)
## } else {
##     puts "BOARD is not defined. Please include 'fpga-settings.mk' in your Makefile to setup necessary environment variables."
##     exit
## }
## if [info exists ::env(XILINX_BOARD)] {
##     set XILINX_BOARD $::env(XILINX_BOARD)
## }
## set partNumber $::env(XILINX_PART)
## set_msg_config -id {[Synth 8-3352]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-350]}          -new_severity "critical warning"
## set_msg_config -id {[Synth 8-2490]}         -new_severity "warning"
## set_msg_config -id {[Synth 8-2306]}         -new_severity "info"
## set_msg_config -id {[Synth 8-3331]}         -new_severity "critical warning"
## set_msg_config -id {[Synth 8-3332]}         -new_severity "info"
## set_msg_config -id {[Synth 8-2715]}         -new_severity "error"
## set_msg_config -id {[Opt 31-35]}            -new_severity "info"
## set_msg_config -id {[Opt 31-32]}            -new_severity "info"
## set_msg_config -id {[Shape Builder 18-119]} -new_severity "warning"
## set_msg_config -id {[Filemgmt 20-742]}      -new_severity "error"
## set CPUS [exec getconf _NPROCESSORS_ONLN]
## if { ![info exists CPUS] } {
##   set CPUS 4
## }
# set PROJECT pulpissimo-$BOARD
# set RTL ../../../rtl
# set IPS ../../../ips
# set CONSTRS constraints
# create_project $PROJECT . -force -part $::env(XILINX_PART)
# set_property board_part $XILINX_BOARD [current_project]
# source ../pulpissimo/tcl/add_sources.tcl
## source ../pulpissimo/tcl/generated/compile.tcl
### set ROOT "/home/nam/edabk_new_project/PULP/pulpissimo"
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/pad_functional_xilinx.sv \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_clk_xilinx.sv \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/deprecated/pulp_clock_gating_async.sv \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/deprecated/cluster_clk_cells.sv \
###     $ROOT/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/deprecated/pulp_clk_cells.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/binary_to_gray.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cb_filter_pkg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cc_onehot.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cf_math_pkg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/clk_int_div.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/delta_counter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/ecc_pkg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/edge_propagator_tx.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/exp_backoff.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/gray_to_binary.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/isochronous_4phase_handshake.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/isochronous_spill_register.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/lfsr.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/lfsr_16bit.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/lfsr_8bit.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/mv_filter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/onehot_to_bin.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/plru_tree.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/popcount.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/rr_arb_tree.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/rstgen_bypass.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/serial_deglitch.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/shift_reg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_demux.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_filter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_fork.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_intf.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_join.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_mux.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sub_per_hash.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync_wedge.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/unread.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr_pkg.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/addr_decode.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cb_filter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_2phase.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/counter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/ecc_decode.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/ecc_encode.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/edge_detect.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/lzc.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/max_counter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/rstgen.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_delay.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_fifo.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_fork_dynamic.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fall_through_register.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/id_queue.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_to_mem.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_arbiter_flushable.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_register.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_xbar.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray_clearable.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_arbiter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/stream_omega_net.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/clock_divider_counter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/clk_div.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/find_first_one.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/generic_LFSR_8bit.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/generic_fifo.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/prioarbiter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync_wedge.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/rrarbiter.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/clock_divider.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/fifo_v2.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/fifo_v1.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/edge_propagator_ack.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/edge_propagator.sv \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/edge_propagator_rx.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-de98fb0e82931ead/hdl/defs_div_sqrt_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-de98fb0e82931ead/hdl/iteration_div_sqrt_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-de98fb0e82931ead/hdl/control_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-de98fb0e82931ead/hdl/norm_div_sqrt_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-de98fb0e82931ead/hdl/preprocess_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-de98fb0e82931ead/hdl/nrbd_nrsc_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-de98fb0e82931ead/hdl/div_sqrt_top_mvp.sv \
###     $ROOT/.bender/git/checkouts/fpu_div_sqrt_mvp-de98fb0e82931ead/hdl/div_sqrt_mvp_wrapper.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_pkg.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_atop_filter.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_dst.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_src.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cut.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_delayer.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_demux.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_dw_downsizer.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_dw_upsizer.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_id_prepend.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_isolate.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_join.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_demux.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_join.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_mailbox.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_mux.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_regs.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_to_apb.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_to_axi.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_modify_address.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_mux.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_serializer.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_err_slv.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_dw_converter.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_multicut.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_to_axi_lite.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_xbar.sv \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_xbar.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_cast_multi.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_classifier.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_divsqrt_multi.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_fma.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_fma_multi.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_opgroup_block.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_opgroup_fmt_slice.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_opgroup_multifmt_slice.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv \
###     $ROOT/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl/hwpe_ctrl_interfaces.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl/hwpe_ctrl_package.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl/hwpe_ctrl_regfile_latch.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl/hwpe_ctrl_seq_mult.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl/hwpe_ctrl_uloop.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl/hwpe_ctrl_regfile_latch_test_wrap.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl/hwpe_ctrl_regfile.sv \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl/hwpe_ctrl_slave.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/hwpe_stream_interfaces.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/hwpe_stream_package.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_assign.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_buffer.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_demux_static.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_deserialize.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_fence.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_merge.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_mux_static.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_serialize.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_split.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/fifo/hwpe_stream_fifo_ctrl.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/fifo/hwpe_stream_fifo_scm.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_addressgen.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_addressgen_v2.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_addressgen_v3.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_sink_realign.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_source_realign.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_strbgen.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_streamer_queue.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_assign.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_mux.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_mux_static.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_reorder.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_reorder_static.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/fifo/hwpe_stream_fifo_earlystall.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/fifo/hwpe_stream_fifo_earlystall_sidech.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/fifo/hwpe_stream_fifo_scm_test_wrap.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/fifo/hwpe_stream_fifo_sidech.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/fifo/hwpe_stream_fifo.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_fifo_load_sidech.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_source.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_fifo.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_fifo_load.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/tcdm/hwpe_stream_tcdm_fifo_store.sv \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/streamer/hwpe_stream_sink.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_clk_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_event_counter.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_generic_fifo.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_shiftreg.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_apb_if.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_clk_div_cnt.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_ctrl.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_dc_fifo.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_ch_addrgen.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_tx_fifo.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_tx_fifo_dc.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_tx_fifo_mark.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_clkgen.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_tx_channels.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_rx_channels.sv \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_core.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_axi_module.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_lint_biu.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_lint_module.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_crc32.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_or1k_biu.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_or1k_module.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_or1k_status_reg.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_top.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/bytefifo.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/syncflop.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/syncreg.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_tap_top.v \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adv_dbg_if.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_axionly_top.sv \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_lintonly_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb2per-bc68f149a1a71c65/apb2per.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/adv_timer_apb_if.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/comparator.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/input_stage.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/lut_4x4.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/out_filter.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/prescaler.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/timer_cntrl.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/up_down_counter.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/timer_module.sv \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/apb_adv_timer.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv \
###     $ROOT/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv \
###     $ROOT/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_to_fll.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_interrupt_cntrl-4b871747a33caa87/apb_interrupt_cntrl.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node.sv \
###     $ROOT/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node_wrap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/axi_slice-8afc001fc8656540/src/axi_single_slice.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-8afc001fc8656540/src/axi_ar_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-8afc001fc8656540/src/axi_aw_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-8afc001fc8656540/src/axi_b_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-8afc001fc8656540/src/axi_r_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-8afc001fc8656540/src/axi_slice.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-8afc001fc8656540/src/axi_w_buffer.sv \
###     $ROOT/.bender/git/checkouts/axi_slice-8afc001fc8656540/src/axi_slice_wrap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/tcdm_interconnect/addr_dec_resp_mux.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/tcdm_interconnect/amo_shim.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/variable_latency_interconnect/addr_decoder.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/tcdm_interconnect/xbar.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/variable_latency_interconnect/simplex_xbar.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/tcdm_interconnect/clos_net.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/tcdm_interconnect/bfly_net.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/variable_latency_interconnect/full_duplex_xbar.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/tcdm_interconnect/tcdm_interconnect.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/variable_latency_interconnect/variable_latency_bfly_net.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/variable_latency_interconnect/variable_latency_interconnect.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/FanInPrimitive_Req.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/ArbitrationTree.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/MUX2_REQ.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/AddressDecoder_Resp.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/TestAndSet.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/RequestBlock2CH.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/RequestBlock1CH.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/FanInPrimitive_Resp.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/ResponseTree.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/ResponseBlock.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/AddressDecoder_Req.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/XBAR_TCDM.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/XBAR_TCDM_WRAPPER.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/TCDM_PIPE_REQ.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/TCDM_PIPE_RESP.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/grant_mask.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco/priority_Flag_Req.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/AddressDecoder_PE_Req.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/ArbitrationTree_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/RR_Flag_Req_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/MUX2_REQ_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/RequestBlock1CH_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/RequestBlock2CH_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/ResponseBlock_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/ResponseTree_PE.sv \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco/XBAR_PE.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/include/cv32e40p_apu_core_pkg.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/include/cv32e40p_fpu_pkg.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/include/cv32e40p_pkg.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu_div.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_aligner.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_int_controller.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_ex_stage.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_fifo.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_hwloop_regs.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_load_store_unit.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_mult.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_prefetch_buffer.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_prefetch_controller.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_obi_interface.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_core.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_apu_disp.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_popcnt.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_ff_one.sv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_sleep_unit.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_register_file_ff.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/rtl/mac_package.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/rtl/mac_engine.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/rtl/mac_fsm.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/rtl/mac_streamer.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/rtl/mac_ctrl.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/rtl/mac_top.sv \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/wrap/mac_top_wrap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_register_file_latch.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_register_file_ff.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_register_file_fpga.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_pkg.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_alu.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_compressed_decoder.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_controller.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_counter.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_csr.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_decoder.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_fetch_fifo.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_load_store_unit.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_multdiv_fast.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_multdiv_slow.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_pmp.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_wb_stage.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_cs_registers.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_ex_block.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_id_stage.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_prefetch_buffer.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_if_stage.sv \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl/ibex_core.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/bscell.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/jtag_axi_wrap.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/jtag_enable.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/jtag_enable_synch.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/jtagreg.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/jtag_rst_synch.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/jtag_sync.sv \
###     $ROOT/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/tap_top.v \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/l2_tcdm_demux.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/lint_2_apb.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/lint_2_axi.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/axi_2_lint/axi64_2_lint32.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/axi_2_lint/axi_read_ctrl.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/axi_2_lint/axi_write_ctrl.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/axi_2_lint/lint64_to_32.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/AddressDecoder_Req_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/ArbitrationTree_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/MUX2_REQ_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/RequestBlock_L2_1CH.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/RequestBlock_L2_2CH.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/ResponseBlock_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/ResponseTree_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/RR_Flag_Req_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_L2/XBAR_L2.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv \
###     $ROOT/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/reg_intf.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/apb_to_reg.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/axi_to_reg.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/periph_to_reg.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/reg_cdc.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/reg_demux.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/reg_mux.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/reg_to_mem.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/reg_uniform.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/vendor/lowrisc_opentitan/src/prim_subreg.sv \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/src/axi_lite_to_reg.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_pkg.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/debug_rom/debug_rom.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/debug_rom/debug_rom_one_scratch.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_mem.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dmi_cdc.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dmi_jtag_tap.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_sba.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_top.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dmi_jtag.sv \
###     $ROOT/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_obi_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_1r_1w_all.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_1r_1w_be.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_1r_1w.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_1r_1w_1row.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_1r_1w_raw.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_1w_multi_port_read.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_1w_64b_multi_port_read_32b.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_1w_64b_1r_32b.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_2r_1w_asymm.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_2r_1w_asymm_test_wrap.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_2r_2w.sv \
###     $ROOT/.bender/git/checkouts/scm-ccd288438c0b5a60/fpga_scm/register_file_3r_2w.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/timer_unit-a67731aa2e00940e/rtl/timer_unit_counter.sv \
###     $ROOT/.bender/git/checkouts/timer_unit-a67731aa2e00940e/rtl/timer_unit_counter_presc.sv \
###     $ROOT/.bender/git/checkouts/timer_unit-a67731aa2e00940e/rtl/apb_timer_unit.sv \
###     $ROOT/.bender/git/checkouts/timer_unit-a67731aa2e00940e/rtl/timer_unit.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_camera-21de0a4f6e514abd/rtl/camera_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_camera-21de0a4f6e514abd/rtl/camera_if.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_external_per-5630a933cf86e077/rtl/udma_external_per_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_external_per-5630a933cf86e077/rtl/udma_traffic_gen_rx.sv \
###     $ROOT/.bender/git/checkouts/udma_external_per-5630a933cf86e077/rtl/udma_traffic_gen_tx.sv \
###     $ROOT/.bender/git/checkouts/udma_external_per-5630a933cf86e077/rtl/udma_external_per_top.sv \
###     $ROOT/.bender/git/checkouts/udma_external_per-5630a933cf86e077/rtl/udma_external_per_wrapper.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_bincu.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_rx_dataout.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_tx_datafetch.sv \
###     $ROOT/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/cdc_fifo_gray_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/graycode_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/clock_diff_out.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/clk_gen_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/onehot_to_bin_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/ddr_out.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_delay_line.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/read_clk_rwds.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/cmd_addr_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/ddr_in.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_reg_if_common.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_rxbuffer.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_txbuffer.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_ctrl.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyperbus_mulid.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_unpack.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_cfg_outbuff.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_mux_generic.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_twd_trans_spliter.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_rr_flag_req.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_arbiter.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_arb_primitive.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/io_generic_fifo_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_dc_fifo_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/dc_token_ring_fifo_din_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/dc_token_ring_fifo_dout_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/dc_token_ring_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/dc_data_buffer_hyper.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/dc_full_detector_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/dc_synchronizer_hyper.v \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_cmd_queue.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_busy.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_busy_phy.sv \
###     $ROOT/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv \
###     $ROOT/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_control.sv \
###     $ROOT/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/cic_comb.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/cic_integrator.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_clk_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_rx_channel.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_tx_channel.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_ws_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/cic_top.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_clkws_gen.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/pdm_top.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_txrx.sv \
###     $ROOT/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_ctrl.sv \
###     $ROOT/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_txrx.sv \
###     $ROOT/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_crc16.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_crc7.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/udma_sdio_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx_cmd.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx_data.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx.sv \
###     $ROOT/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/udma_sdio_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/udma_uart-82cad1f1ac2c700c/rtl/udma_uart_reg_if.sv \
###     $ROOT/.bender/git/checkouts/udma_uart-82cad1f1ac2c700c/rtl/udma_uart_rx.sv \
###     $ROOT/.bender/git/checkouts/udma_uart-82cad1f1ac2c700c/rtl/udma_uart_tx.sv \
###     $ROOT/.bender/git/checkouts/udma_uart-82cad1f1ac2c700c/rtl/udma_uart_top.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pkg_soc_interconnect.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/axi64_2_lint32_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/lint_2_axi_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/contiguous_crossbar.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/interleaved_crossbar.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/tcdm_demux.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/boot_rom.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/l2_ram_multi_bank.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/lint_jtag_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/periph_bus_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_clk_rst_gen.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_event_arbiter.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_event_generator.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_event_queue.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/tcdm_error_slave.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_interconnect.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_interconnect_wrap.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_peripherals.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/fc/fc_demux.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/fc/fc_subsystem.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/fc/fc_hwpe.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/fc/cv32e40p_fp_wrapper.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/apb_clkdiv.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/apb_soc_ctrl.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/memory_models.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/glitch_free_clk_mux.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/scm_2048x32.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/scm_512x32.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/tcdm_arbiter_2x1.sv \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/obi_pulp_adapter.sv \
### ]
### add_files -norecurse -fileset [current_fileset] [list \
###     $ROOT/rtl/pulpissimo/jtag_tap_top.sv \
###     $ROOT/rtl/pulpissimo/pad_frame.sv \
###     $ROOT/rtl/pulpissimo/pad_control.sv \
###     $ROOT/rtl/pulpissimo/soc_domain.sv \
###     $ROOT/rtl/pulpissimo/rtc_date.sv \
###     $ROOT/rtl/pulpissimo/rtc_clock.sv \
###     $ROOT/rtl/pulpissimo/safe_domain_reg_if.sv \
###     $ROOT/rtl/pulpissimo/safe_domain.sv \
###     $ROOT/rtl/pulpissimo/pulpissimo.sv \
### ]
### set_property include_dirs [list \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/include \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/include \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/bhv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/include \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/vendor/lowrisc_ip/ip/prim/rtl \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/include \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/include \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl \
###     $ROOT/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl \
###     $ROOT/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl \
###     $ROOT/rtl/includes \
### ] [current_fileset]
### set_property include_dirs [list \
###     $ROOT/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl \
###     $ROOT/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl \
###     $ROOT/.bender/git/checkouts/axi-6ba48e7137b8faf2/include \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/low_latency_interco \
###     $ROOT/.bender/git/checkouts/cluster_interconnect-cd2e76203435860b/rtl/peripheral_interco \
###     $ROOT/.bender/git/checkouts/common_cells-a025d4426209aa2e/include \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/bhv \
###     $ROOT/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/include \
###     $ROOT/.bender/git/checkouts/hwpe-ctrl-84441a57cfe35450/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-mac-engine-bda8f57a02fedb57/rtl \
###     $ROOT/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/rtl \
###     $ROOT/.bender/git/checkouts/ibex-1ed1f888f0ee8d9a/vendor/lowrisc_ip/ip/prim/rtl \
###     $ROOT/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/include \
###     $ROOT/.bender/git/checkouts/register_interface-eb9e866f3e0731e1/include \
###     $ROOT/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl \
###     $ROOT/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl \
###     $ROOT/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl \
###     $ROOT/rtl/includes \
### ] [current_fileset -simset]
### set_property verilog_define [list \
###     TARGET_FPGA \
###     TARGET_SYNTHESIS \
###     TARGET_VIVADO \
###     TARGET_XILINX \
### ] [current_fileset]
### set_property verilog_define [list \
###     TARGET_FPGA \
###     TARGET_SYNTHESIS \
###     TARGET_VIVADO \
###     TARGET_XILINX \
### ] [current_fileset -simset]
# set FPGA_RTL rtl
# set FPGA_IPS ips
# set DEFINES "FPGA_TARGET_XILINX=1 PULP_FPGA_EMUL=1 AXI4_XCHECK_OFF=1"
# if { $BOARD == "genesys2" } {
#     set DEFINES "$DEFINES GENESYS2=1"
# }
# set_property verilog_define $DEFINES [current_fileset]
# if [info exists ::env(FC_CLK_PERIOD_NS)] {
#     set FC_CLK_PERIOD_NS $::env(FC_CLK_PERIOD_NS)
# } else {
#     set FC_CLK_PERIOD_NS 10.000
# }
# set CLK_HALFPERIOD_NS [expr ${FC_CLK_PERIOD_NS} / 2.0]
# add_files -norecurse $FPGA_RTL/xilinx_pulpissimo.v
# read_ip $FPGA_IPS/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
# read_ip $FPGA_IPS/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xci
# add_files -norecurse $FPGA_RTL/fpga_clk_gen.sv
# add_files -norecurse $FPGA_RTL/fpga_slow_clk_gen.sv
# add_files -norecurse $FPGA_RTL/fpga_bootrom.sv
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# add_files -norecurse $FPGA_RTL/pad_functional_xilinx.sv
# add_files -norecurse $FPGA_RTL/pulp_clock_gating_xilinx.sv
# add_files -norecurse $FPGA_RTL/cv32e40p_clock_gate_xilinx.sv
# set_property top xilinx_pulpissimo [current_fileset];
# update_compile_order -fileset sources_1
update_compile_order: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.094 ; gain = 25.914 ; free physical = 7457 ; free virtual = 16825
# add_files -fileset constrs_1 -norecurse $CONSTRS/$BOARD.xdc
# synth_design -rtl -name rtl_1 -sfcu;
Command: synth_design -rtl -name rtl_1 -sfcu
Starting synth_design
Using part: xc7k325tffg900-2
Top: xilinx_pulpissimo
INFO: [Device 21-403] Loading part xc7k325tffg900-2
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/apb_soc_ctrl.sv:137]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:93]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_merge with formal parameter declaration list [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_merge.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_split with formal parameter declaration list [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_split.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_split with formal parameter declaration list [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_split.sv:63]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/interleaved_crossbar.sv:48]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:197]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:198]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:199]
WARNING: [Synth 8-2490] overwriting previous definition of module pulp_clock_gating [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pulp_clock_gating_xilinx.sv:11]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:430]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:432]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:434]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:436]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:438]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:491]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:493]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:495]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:497]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:499]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_peripherals.sv:349]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_peripherals.sv:541]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:165]
WARNING: [Synth 8-1921] elaboration system task warning violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_dc_fifo.sv:38]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:153]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2059.547 ; gain = 225.086 ; free physical = 6959 ; free virtual = 16301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_pulpissimo' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:22]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
INFO: [Synth 8-6157] synthesizing module 'pulpissimo' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pulpissimo.sv:13]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter SIM_STDOUT bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_CLUSTER_SOC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_SOC_CLUSTER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_CLUSTER_SOC_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_CLUSTER_SOC_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_SOC_CLUSTER_STRB_WIDTH bound to: 4 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter EVENT_WIDTH bound to: 8 - type: integer 
	Parameter CVP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CVP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pad_frame' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_frame.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pad_functional_pd' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'pad_functional_pd' (3#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pad_functional_pu' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'pad_functional_pu' (4#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'pad_frame' (5#1) [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_frame.sv:12]
INFO: [Synth 8-6157] synthesizing module 'safe_domain' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/safe_domain.sv:12]
	Parameter FLL_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter FLL_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pad_control' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:16]
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-3848] Net pad_cfg_o[47] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[46] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[45] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[44] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[43] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[42] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[41] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[40] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[39] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'pad_control' (6#1) [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpga_slow_clk_gen' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/fpga_slow_clk_gen.sv:24]
	Parameter CLK_DIV_VALUE bound to: 256 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_slow_clk_mngr' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/.Xil/Vivado-315359-edabknam/realtime/xilinx_slow_clk_mngr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_slow_clk_mngr' (7#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/.Xil/Vivado-315359-edabknam/realtime/xilinx_slow_clk_mngr_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (8#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'fpga_slow_clk_gen' (9#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/fpga_slow_clk_gen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'safe_domain' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/safe_domain.sv:12]
INFO: [Synth 8-6157] synthesizing module 'soc_domain' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/soc_domain.sv:13]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter USE_CLUSTER_EVENT bound to: 1 - type: integer 
	Parameter SIM_STDOUT bound to: 0 - type: integer 
	Parameter NB_CL_CORES bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH_IN bound to: 8 - type: integer 
	Parameter AXI_STRB_WIDTH_OUT bound to: 4 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter CDC_FIFOS_LOG_DEPTH bound to: 3 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
	Parameter C2S_AW_WIDTH bound to: 79 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_R_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 14 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 73 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pulp_soc' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:16]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_XPULP bound to: 1 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter USE_CLUSTER_EVENT bound to: 1 - type: integer 
	Parameter SIM_STDOUT bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH_IN bound to: 8 - type: integer 
	Parameter AXI_STRB_WIDTH_OUT bound to: 4 - type: integer 
	Parameter CDC_FIFOS_LOG_DEPTH bound to: 3 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 0 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NGPIO bound to: 32 - type: integer 
	Parameter NPAD bound to: 64 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
	Parameter NBIT_PADMUX bound to: 2 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 79 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_R_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 14 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 73 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter NB_L2_BANKS bound to: 4 - type: integer 
	Parameter L2_BANK_SIZE bound to: 32768 - type: integer 
	Parameter L2_MEM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter NB_L2_BANKS_PRI bound to: 2 - type: integer 
	Parameter ROM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter FC_CORE_CLUSTER_ID bound to: 6'b011111 
	Parameter CL_CORE_CLUSTER_ID bound to: 6'b000000 
	Parameter FC_CORE_CORE_ID bound to: 4'b0000 
	Parameter FC_CORE_MHARTID bound to: 11'b01111100000 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter SELECTABLE_HARTS bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RI5CY_HARTINFO[zero1] bound to: 8'b00000000 
	Parameter RI5CY_HARTINFO[nscratch] bound to: 4'b0010 
	Parameter RI5CY_HARTINFO[zero0] bound to: 3'b000 
	Parameter RI5CY_HARTINFO[dataaccess] bound to: 1'b1 
	Parameter RI5CY_HARTINFO[datasize] bound to: 4'b0010 
	Parameter RI5CY_HARTINFO[dataaddr] bound to: 12'b001110000000 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_soc_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:382]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_per_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:384]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_cluster_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:386]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_dst' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_dst.sv:26]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'sync' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv:25]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'sync' (11#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/gray_to_binary.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (12#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/gray_to_binary.sv:15]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/binary_to_gray.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (13#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/binary_to_gray.sv:15]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (14#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (15#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (16#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_dst' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_dst.sv:26]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_src' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_src.sv:26]
	Parameter LogDepth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized2' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized2' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized3' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized3' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized2' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized2' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_src' (19#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_src.sv:26]
INFO: [Synth 8-6157] synthesizing module 'l2_ram_multi_bank' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/l2_ram_multi_bank.sv:13]
	Parameter NB_BANKS bound to: 4 - type: integer 
	Parameter BANK_SIZE_INTL_SRAM bound to: 32768 - type: integer 
	Parameter BANK_SIZE_PRI0 bound to: 32'b00000000000000000010000000000000 
	Parameter BANK_SIZE_PRI1 bound to: 32'b00000000000000000010000000000000 
	Parameter INTL_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter PRI0_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter PRI1_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001101 
INFO: [Synth 8-6157] synthesizing module 'tc_sram' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32768 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001111 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000100000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 1048576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 1048576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32768 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (20#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (21#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram' (22#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-6157] synthesizing module 'tc_sram__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32'b00000000000000000010000000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001101 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000001000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized0' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 8192 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (22#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized0' (22#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram__parameterized0' (22#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'l2_ram_multi_bank' (23#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/l2_ram_multi_bank.sv:13]
INFO: [Synth 8-6157] synthesizing module 'boot_rom' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/boot_rom.sv:14]
	Parameter ROM_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_bootrom' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/fpga_bootrom.sv:24]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_bootrom' (24#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/fpga_bootrom.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'boot_rom' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/boot_rom.sv:14]
INFO: [Synth 8-6157] synthesizing module 'soc_peripherals' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_peripherals.sv:13]
	Parameter MEM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_CORES bound to: 0 - type: integer 
	Parameter NB_CLUSTERS bound to: 0 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter NGPIO bound to: 32 - type: integer 
	Parameter NPAD bound to: 64 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
	Parameter NBIT_PADMUX bound to: 2 - type: integer 
	Parameter N_UART bound to: 1 - type: integer 
	Parameter N_SPI bound to: 1 - type: integer 
	Parameter N_I2C bound to: 2 - type: integer 
	Parameter SIM_STDOUT bound to: 0 - type: integer 
	Parameter UDMA_EVENTS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pulp_sync_wedge' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync_wedge.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pulp_sync' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync.sv:13]
	Parameter STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulp_sync' (26#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_gating' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pulp_clock_gating_xilinx.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_gating' (27#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pulp_clock_gating_xilinx.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pulp_sync_wedge' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync_wedge.sv:13]
INFO: [Synth 8-6157] synthesizing module 'periph_bus_wrap' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/periph_bus_wrap.sv:14]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'apb_node_wrap' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node_wrap.sv:20]
	Parameter NB_MASTER bound to: 11 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'apb_node' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node.sv:20]
	Parameter NB_MASTER bound to: 11 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_node' (29#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'apb_node_wrap' (30#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node_wrap.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'periph_bus_wrap' (31#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/periph_bus_wrap.sv:14]
INFO: [Synth 8-6157] synthesizing module 'apb_fll_if' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'apb_fll_if' (32#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:11]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PAD_NUM bound to: 32 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:276]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_dir_reg' and it is trimmed from '64' to '32' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:258]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_out_reg' and it is trimmed from '64' to '32' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:259]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_inten_reg' and it is trimmed from '64' to '32' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:260]
WARNING: [Synth 8-3936] Found unconnected internal register 's_clk_en_reg' and it is trimmed from '16' to '8' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:181]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_en_reg' and it is trimmed from '64' to '32' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:261]
INFO: [Synth 8-6155] done synthesizing module 'apb_gpio' (33#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:41]
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter CAM_DATA_WIDTH bound to: 8 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_SPI bound to: 1 - type: integer 
	Parameter N_UART bound to: 1 - type: integer 
	Parameter N_I2C bound to: 2 - type: integer 
	Parameter N_HYPER bound to: 1 - type: integer 
	Parameter N_PERIPH_MAX bound to: 32 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter N_I2S bound to: 1 - type: integer 
	Parameter N_CAM bound to: 1 - type: integer 
	Parameter N_CSI2 bound to: 0 - type: integer 
	Parameter N_SDIO bound to: 1 - type: integer 
	Parameter N_JTAG bound to: 0 - type: integer 
	Parameter N_MRAM bound to: 0 - type: integer 
	Parameter N_FILTER bound to: 1 - type: integer 
	Parameter N_CH_HYPER bound to: 8 - type: integer 
	Parameter N_FPGA bound to: 0 - type: integer 
	Parameter N_EXT_PER bound to: 0 - type: integer 
	Parameter N_RX_CHANNELS bound to: 16 - type: integer 
	Parameter N_TX_CHANNELS bound to: 18 - type: integer 
	Parameter N_RX_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter N_TX_EXT_CHANNELS bound to: 2 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
	Parameter CH_ID_TX_UART bound to: 0 - type: integer 
	Parameter CH_ID_TX_SPIM bound to: 1 - type: integer 
	Parameter CH_ID_CMD_SPIM bound to: 2 - type: integer 
	Parameter CH_ID_TX_I2C bound to: 3 - type: integer 
	Parameter CH_ID_CMD_I2C bound to: 5 - type: integer 
	Parameter CH_ID_TX_SDIO bound to: 7 - type: integer 
	Parameter CH_ID_TX_I2S bound to: 8 - type: integer 
	Parameter CH_ID_TX_CAM bound to: 9 - type: integer 
	Parameter CH_ID_TX_HYPER bound to: 10 - type: integer 
	Parameter CH_ID_TX_EXT_PER bound to: 19 - type: integer 
	Parameter CH_ID_RX_UART bound to: 0 - type: integer 
	Parameter CH_ID_RX_SPIM bound to: 1 - type: integer 
	Parameter CH_ID_RX_I2C bound to: 2 - type: integer 
	Parameter CH_ID_RX_SDIO bound to: 4 - type: integer 
	Parameter CH_ID_RX_I2S bound to: 5 - type: integer 
	Parameter CH_ID_RX_CAM bound to: 6 - type: integer 
	Parameter CH_ID_RX_HYPER bound to: 7 - type: integer 
	Parameter CH_ID_RX_EXT_PER bound to: 16 - type: integer 
	Parameter STREAM_ID_FILTER bound to: 0 - type: integer 
	Parameter CH_ID_EXT_TX_FILTER bound to: 0 - type: integer 
	Parameter CH_ID_EXT_RX_FILTER bound to: 0 - type: integer 
	Parameter PER_ID_UART bound to: 0 - type: integer 
	Parameter PER_ID_SPIM bound to: 1 - type: integer 
	Parameter PER_ID_I2C bound to: 2 - type: integer 
	Parameter PER_ID_SDIO bound to: 4 - type: integer 
	Parameter PER_ID_I2S bound to: 5 - type: integer 
	Parameter PER_ID_CAM bound to: 6 - type: integer 
	Parameter PER_ID_FILTER bound to: 7 - type: integer 
	Parameter PER_ID_HYPER bound to: 8 - type: integer 
	Parameter PER_ID_EXT_PER bound to: 17 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_uart-82cad1f1ac2c700c/rtl/udma_uart_reg_if.sv:221]
INFO: [Synth 8-6155] done synthesizing module 'udma_uart_reg_if' (34#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_uart-82cad1f1ac2c700c/rtl/udma_uart_reg_if.sv:39]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'io_generic_fifo' (35#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_generic_fifo.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'io_tx_fifo' (36#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_tx_fifo.sv:21]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrFull bound to: 3'b100 
	Parameter N bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary__parameterized0' (36#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/gray_to_binary.sv:15]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 32'sb00000000000000000000000000000011 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrEmpty bound to: 3'b000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter REPLAY_BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_reg_if.sv:218]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter REPLAY_BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_ctrl.sv:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_ctrl.sv:337]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_ctrl.sv:637]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_txrx.sv:360]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_txrx.sv:503]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_reg_if.sv:207]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrFull bound to: 3'b100 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrEmpty bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv:326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv:326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv:332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv:332]
WARNING: [Synth 8-6014] Unused sequential element r_sample_wd_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_control.sv:481]
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_RX_LIN_CHANNELS bound to: 16 - type: integer 
	Parameter N_RX_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter N_TX_LIN_CHANNELS bound to: 18 - type: integer 
	Parameter N_TX_EXT_CHANNELS bound to: 2 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_REAL_TX_EXT_CHANNELS bound to: 3 - type: integer 
	Parameter N_REAL_PERIPHS bound to: 18 - type: integer 
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_LIN_CHANNELS bound to: 18 - type: integer 
	Parameter N_EXT_CHANNELS bound to: 3 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter DATASIZE_WIDTH bound to: 2 - type: integer 
	Parameter DEST_WIDTH bound to: 2 - type: integer 
	Parameter N_CHANNELS_TX bound to: 21 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter LOG_N_CHANNELS bound to: 5 - type: integer 
	Parameter INTFIFO_SIZE bound to: 28 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 21 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[4]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[3]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[2]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[1]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_tx_channels.sv:409]
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter N_LIN_CHANNELS bound to: 16 - type: integer 
	Parameter N_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter N_CHANNELS_RX bound to: 17 - type: integer 
	Parameter LOG_N_CHANNELS bound to: 5 - type: integer 
	Parameter DATASIZE_BITS bound to: 2 - type: integer 
	Parameter SOT_EOT_BITS bound to: 2 - type: integer 
	Parameter CURR_BYTES_BITS bound to: 2 - type: integer 
	Parameter INTFIFO_L2_SIZE bound to: 59 - type: integer 
	Parameter INTFIFO_FILTER_SIZE bound to: 38 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter INST_ID bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:137]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:132]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:154]
WARNING: [Synth 8-6014] Unused sequential element r_jump_src_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:78]
WARNING: [Synth 8-6014] Unused sequential element r_jump_dst_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:212]
WARNING: [Synth 8-6014] Unused sequential element r_do_jump_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:213]
WARNING: [Synth 8-6014] Unused sequential element r_err_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:214]
WARNING: [Synth 8-3848] Net in_stream_ready_o in module/entity udma_stream_unit does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:25]
WARNING: [Synth 8-3848] Net r_datasize in module/entity udma_stream_unit does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:53]
	Parameter N bound to: 17 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[4]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[3]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[2]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[1]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
	Parameter DATA_WIDTH bound to: 59 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_rx_channels.sv:468]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_PERIPHS bound to: 18 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_ctrl.sv:101]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/udma_sdio_reg_if.sv:251]
WARNING: [Synth 8-6014] Unused sequential element r_rsp_data_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/udma_sdio_reg_if.sv:209]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx.sv:137]
	Parameter STATUS_RSP_TIMEOUT bound to: 6'b000001 
	Parameter STATUS_RSP_WRONG_DIR bound to: 6'b000010 
	Parameter STATUS_RSP_BUSY_TIMEOUT bound to: 6'b000100 
	Parameter RSP_TYPE_NULL bound to: 3'b000 
	Parameter RSP_TYPE_48_CRC bound to: 3'b001 
	Parameter RSP_TYPE_48_NOCRC bound to: 3'b010 
	Parameter RSP_TYPE_136 bound to: 3'b011 
	Parameter RSP_TYPE_48_BSY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx_cmd.sv:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx_cmd.sv:190]
	Parameter STATUS_RSP_TIMEOUT bound to: 6'b000001 
	Parameter RSP_TYPE_NULL bound to: 3'b000 
	Parameter RSP_TYPE_48_CRC bound to: 3'b001 
	Parameter RSP_TYPE_48_NOCRC bound to: 3'b010 
	Parameter RSP_TYPE_136 bound to: 3'b011 
	Parameter RSP_TYPE_48_BSY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx_data.sv:443]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BUFFER_WIDTH bound to: 4 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter MAX_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv:328]
WARNING: [Synth 8-6014] Unused sequential element r_per_pdm_clk_en_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv:241]
WARNING: [Synth 8-3848] Net cfg_slave_gen_clk_en_o in module/entity udma_i2s_reg_if does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv:103]
WARNING: [Synth 8-3848] Net cfg_master_gen_clk_en_o in module/entity udma_i2s_reg_if does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv:107]
	Parameter STAGES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_word_done_dly_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_rx_channel.sv:153]
	Parameter STAGES bound to: 5 - type: integer 
	Parameter ACC_WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/cic_top.sv:138]
WARNING: [Synth 8-6014] Unused sequential element r_store_ch3_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/pdm_top.sv:75]
WARNING: [Synth 8-3848] Net fifo_err_o in module/entity i2s_tx_channel does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_tx_channel.sv:33]
WARNING: [Synth 8-3848] Net s_slave_gen_clk_eni in module/entity udma_i2s_top does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_top.sv:115]
WARNING: [Synth 8-3848] Net s_master_gen_clk_eni in module/entity udma_i2s_top does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_top.sv:119]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_camera-21de0a4f6e514abd/rtl/camera_reg_if.sv:134]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_camera-21de0a4f6e514abd/rtl/camera_if.sv:232]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter.sv:246]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_reg_if.sv:194]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_reg_if.sv:376]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_tx_datafetch.sv:297]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:108]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:119]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_bincu.sv:79]
WARNING: [Synth 8-3848] Net output_datasize_o in module/entity udma_filter_bincu does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_bincu.sv:50]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_rx_dataout.sv:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_rx_dataout.sv:230]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_NB_CH bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv:189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_busy.sv:80]
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter N_MASTER bound to: 8 - type: integer 
	Parameter LOG_MASTER bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_reg_if_common.sv:107]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_twd_trans_spliter.sv:319]
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 8 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 4 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_unpack.sv:350]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter T_REG_W bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_ctrl.sv:215]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_ctrl.sv:357]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element check_reg_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_rxbuffer.sv:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BURST_WIDTH bound to: 20 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter WAIT_CYCLES bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:103]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:111]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:123]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:130]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:254]
	Parameter INIT bound to: 1'b0 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter BIT_WIDTH bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 7 - type: integer 
	Parameter N_PATH bound to: 8 - type: integer 
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000100 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter PTR_FULL bound to: 5'b10000 
	Parameter PTR_EMPTY bound to: 5'b00000 
	Parameter N bound to: 32'sb00000000000000000000000000000101 
	Parameter N bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:498]
WARNING: [Synth 8-3848] Net s_rx_ch_data[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[17] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[16] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[17] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[16] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[17] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[16] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[17] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:200]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[16] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:200]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:200]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter NB_CLUSTERS bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 0 - type: integer 
	Parameter JTAG_REG_SIZE bound to: 32'b00000000000000000000000000001000 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_pwr_reg_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/apb_soc_ctrl.sv:171]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXTSIG_NUM bound to: 32 - type: integer 
	Parameter TIMER_NBITS bound to: 16 - type: integer 
	Parameter N_TIMEREXTSIG bound to: 48 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/adv_timer_apb_if.sv:640]
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter N_EXTSIG bound to: 48 - type: integer 
	Parameter EXTSIG_NUM bound to: 48 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_EVNT_NUM bound to: 160 - type: integer 
	Parameter APB_EVNT_NUM bound to: 8 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter FC_EVENT_POS bound to: 7 - type: integer 
	Parameter EVNT_NUM bound to: 169 - type: integer 
	Parameter QUEUE_SIZE bound to: 2 - type: integer 
	Parameter EVNT_NUM bound to: 169 - type: integer 
	Parameter S bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_event_generator.sv:214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_event_generator.sv:325]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/timer_unit-a67731aa2e00940e/rtl/apb_timer_unit.sv:110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/timer_unit-a67731aa2e00940e/rtl/apb_timer_unit.sv:214]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_XPULP bound to: 1 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter EVENT_ID_WIDTH bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 32 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter TB_RISCV bound to: 0 - type: integer 
	Parameter CORE_ID bound to: 4'b0000 
	Parameter CLUSTER_ID bound to: 6'b011111 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_ZFINX bound to: 1 - type: integer 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element p_elw_busy_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_sleep_unit.sv:141]
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv:131]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv:137]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv:143]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv:158]
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter FIFO_ADDR_DEPTH bound to: 1 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_fifo.sv:117]
	Parameter TRANS_STABLE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_aligner.sv:102]
	Parameter FPU bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:51]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:54]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:192]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:269]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:336]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:433]
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_ZFINX bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter REG_S1_MSB bound to: 19 - type: integer 
	Parameter REG_S1_LSB bound to: 15 - type: integer 
	Parameter REG_S2_MSB bound to: 24 - type: integer 
	Parameter REG_S2_LSB bound to: 20 - type: integer 
	Parameter REG_S4_MSB bound to: 31 - type: integer 
	Parameter REG_S4_LSB bound to: 27 - type: integer 
	Parameter REG_D_MSB bound to: 11 - type: integer 
	Parameter REG_D_LSB bound to: 7 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:810]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:827]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:848]
	Parameter N_REGS bound to: 2 - type: integer 
	Parameter N_REG_BITS bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:530]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:579]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:615]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:643]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:754]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:760]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:769]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:775]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:785]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_ZFINX bound to: 1 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter NUM_FP_WORDS bound to: 32 - type: integer 
	Parameter NUM_TOT_WORDS bound to: 32 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:284]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:333]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:407]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:445]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:463]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:574]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:618]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:675]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1112]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1420]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1440]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1530]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1605]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1715]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1720]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1727]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1742]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1790]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1809]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1844]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1849]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1856]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1868]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1903]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1946]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2098]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2602]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2625]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2699]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2909]
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:328]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:540]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:658]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:757]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:835]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:904]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:1026]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:1100]
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:139]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:153]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:348]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:416]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:499]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:535]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:554]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:557]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:591]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:593]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:613]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:633]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:653]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:752]
	Parameter LEN bound to: 32 - type: integer 
	Parameter NUM_LEVELS bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:863]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_LOG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:931]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_mult.sv:140]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_mult.sv:326]
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_load_store_unit.sv:332]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_load_store_unit.sv:419]
	Parameter TRANS_STABLE bound to: 1 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter NUM_HPM_EVENTS bound to: 16 - type: integer 
	Parameter MTVEC_MODE bound to: 2'b01 
	Parameter MAX_N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter MAX_N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PMP_CFG bound to: 4 - type: integer 
	Parameter MSTATUS_UIE_BIT bound to: 0 - type: integer 
	Parameter MSTATUS_SIE_BIT bound to: 1 - type: integer 
	Parameter MSTATUS_MIE_BIT bound to: 3 - type: integer 
	Parameter MSTATUS_UPIE_BIT bound to: 4 - type: integer 
	Parameter MSTATUS_SPIE_BIT bound to: 5 - type: integer 
	Parameter MSTATUS_MPIE_BIT bound to: 7 - type: integer 
	Parameter MSTATUS_SPP_BIT bound to: 8 - type: integer 
	Parameter MSTATUS_MPP_BIT_HIGH bound to: 12 - type: integer 
	Parameter MSTATUS_MPP_BIT_LOW bound to: 11 - type: integer 
	Parameter MSTATUS_MPRV_BIT bound to: 17 - type: integer 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000100000000001000100100100 
	Parameter MHPMCOUNTER_WIDTH bound to: 64 - type: integer 
	Parameter PULP_PERF_COUNTERS bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:972]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1086]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1089]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmevent_n_reg[3]' and it is trimmed from '32' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1435]
WARNING: [Synth 8-3936] Found unconnected internal register 'mcountinhibit_n_reg' and it is trimmed from '32' to '4' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1434]
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter C_DIV bound to: 2'b10 
	Parameter FPU_FEATURES[Width] bound to: 32 - type: integer 
	Parameter FPU_FEATURES[EnableVectors] bound to: 1'b0 
	Parameter FPU_FEATURES[EnableNanBox] bound to: 1'b0 
	Parameter FPU_FEATURES[FpFmtMask] bound to: 5'b10000 
	Parameter FPU_FEATURES[IntFmtMask] bound to: 4'b0010 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][0] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][0] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][1] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][2] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][3] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][4] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][0] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][1] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][2] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][3] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][4] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[PipeConfig] bound to: 2'b01 
	Parameter Features[Width] bound to: 32 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b0 
	Parameter Features[FpFmtMask] bound to: 5'b10000 
	Parameter Features[IntFmtMask] bound to: 4'b0010 
	Parameter Implementation[PipeRegs][0][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b01 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_fma_multi.sv:235]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:45]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5858] RAM fmt_special_status_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_fma_multi.sv:621]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_divsqrt_multi.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_divsqrt_multi.sv:185]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter WIDTH bound to: 58 - type: integer 
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv:190]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv:228]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv:314]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 40 - type: integer 
	Parameter NUM_INT_STICKY bound to: 32 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:45]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:45]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/obi_pulp_adapter.sv:42]
	Parameter PER_ID_WIDTH bound to: 32 - type: integer 
	Parameter EVT_ID_WIDTH bound to: 8 - type: integer 
	Parameter ENA_SEC_IRQ bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter NR_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NR_L2_PORTS bound to: 4 - type: integer 
	Parameter AXI_IN_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_IN_DATA_WIDTH bound to: 32'sb00000000000000000000000001000000 
	Parameter AXI_IN_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_OUT_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_OUT_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NR_RULES_L2_DEMUX bound to: 3 - type: integer 
	Parameter L2_DEMUX_RULES bound to: 288'b000000000000000000000000000000010001110000000000000000000000000000011100000000010000000000000000000000000000000000000000000000010001101000000000000000000000000000011010000001000000000000000000000000000000000000000000000000100001110000000001000000000000000000011100000010010000000000000000 
	Parameter NR_RULES_INTERLEAVED_REGION bound to: 1 - type: integer 
	Parameter INTERLEAVED_ADDR_SPACE bound to: 96'b000000000000000000000000000000010001110000000001000000000000000000011100000010010000000000000000 
	Parameter NR_RULES_CONTIG_CROSSBAR bound to: 3 - type: integer 
	Parameter CONTIGUOUS_CROSSBAR_RULES bound to: 288'b000000000000000000000000000000000001110000000000000000000000000000011100000000001000000000000000000000000000000000000000000000010001110000000000100000000000000000011100000000010000000000000000000000000000000000000000000000100001101000000000000000000000000000011010000001000000000000000000 
	Parameter NR_RULES_AXI_CROSSBAR bound to: 2 - type: integer 
	Parameter AXI_CROSSBAR_RULES bound to: 192'b000000000000000000000000000000000001000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000010001101000010000000000000000000000011010010000000000000000000000 
	Parameter APB_BRIDGE_RULES bound to: 96'b000000000000000000000000000000000001101000010000000000000000000000011010010000000000000000000000 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter TCDM_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter TCDM_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter TCDM_BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter BUFF_DEPTH_SLICES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_OFFSET bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001110 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001110 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001110 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001110 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/axi_2_lint/lint64_to_32.sv:112]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/axi_2_lint/axi_read_ctrl.sv:148]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001001 
	Parameter NR_MASTER_PORTS_INTERLEAVED_ONLY bound to: 4 - type: integer 
	Parameter NR_ADDR_RULES_L2_DEMUX bound to: 3 - type: integer 
	Parameter NR_SLAVE_PORTS_INTERLEAVED bound to: 4 - type: integer 
	Parameter NR_ADDR_RULES_SLAVE_PORTS_INTLVD bound to: 1 - type: integer 
	Parameter NR_SLAVE_PORTS_CONTIG bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_RULES_SLAVE_PORTS_CONTIG bound to: 3 - type: integer 
	Parameter AXI_MASTER_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter NR_AXI_SLAVE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ADDR_RULES_AXI_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter AXI_SLAVE_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BUS_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_XBAR_CFG[NoSlvPorts] bound to: 9 - type: integer 
	Parameter AXI_XBAR_CFG[NoMstPorts] bound to: 2 - type: integer 
	Parameter AXI_XBAR_CFG[MaxMstTrans] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter AXI_XBAR_CFG[FallThrough] bound to: 1'b1 
	Parameter AXI_XBAR_CFG[LatencyMode] bound to: 10'b0000011010 
	Parameter AXI_XBAR_CFG[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[UniqueIds] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[AxiDataWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[NoAddrRules] bound to: 2 - type: integer 
	Parameter NR_OUTPUTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_MAP_RULES bound to: 3 - type: integer 
	Parameter SLAVE_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000011 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NR_OUTPUTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ADDR_MAP_RULES bound to: 1 - type: integer 
	Parameter SLAVE_SEL_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000010 
	Parameter NoRules bound to: 1 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ERROR_RESPONSE bound to: -1160065819 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter AUX_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
	Parameter REGISTERED_GRANT bound to: FALSE - type: string 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001101 
	Parameter NR_SLAVE_PORTS bound to: 4 - type: integer 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter PORT_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter REQ_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter RESP_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000000100001 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter NumOut bound to: 4 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumOut bound to: 4 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001001 
	Parameter NR_SLAVE_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_RULES bound to: 3 - type: integer 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NR_SLAVE_PORTS_INTERNAL bound to: 32'b00000000000000000000000000000100 
	Parameter PORT_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter REQ_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter RESP_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000000100001 
	Parameter DEFAULT_IDX bound to: 2'b11 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000100 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter NumOut bound to: 32'b00000000000000000000000000000100 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ERROR_RESPONSE bound to: -1160065819 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 9 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b1 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 32 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter AxiIdWidthMstPorts bound to: 32'b00000000000000000000000000000101 
	Parameter Cfg[NoSlvPorts] bound to: 9 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b1 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 32 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter ATOPs bound to: 1'b1 
	Parameter cfg_NoMstPorts bound to: 2 - type: integer 
	Parameter NoIndices bound to: 2 - type: integer 
	Parameter NoRules bound to: 2 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 1 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 1 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter SlvAxiIDWidth bound to: 1 - type: integer 
	Parameter NoSlvPorts bound to: 9 - type: integer 
	Parameter MaxWTrans bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000100 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 1 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NumIn bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_MAX_READ_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiUserWidth bound to: 6 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b1 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter UserWidth bound to: 6 - type: integer 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000101 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000101 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000100000 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter CntIdxWidth bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter CAPACITY bound to: 32'sb00000000000000000000000000000001 
	Parameter FULL_BW bound to: 1'b0 
	Parameter NIds bound to: 32'sb00000000000000000000000000100000 
	Parameter HtCapacity bound to: 32'sb00000000000000000000000000000001 
	Parameter HtIdxWidth bound to: 1 - type: integer 
	Parameter LdIdxWidth bound to: 1 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM head_tail_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM head_tail_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv:402]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv:188]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv:402]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv:272]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b1 
	Parameter NoApbSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter SelIdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter NoApbSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter RD bound to: 1'b0 
	Parameter WR bound to: 1'b1 
	Parameter SelIdxWidth bound to: 1 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter IdxWidth bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_to_apb.sv:294]
WARNING: [Synth 8-5858] RAM apb_req_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter IdcodeValue bound to: 1342184883 - type: integer 
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 1342184883 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dmi_jtag_tap.sv:222]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:86]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:87]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:88]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:216]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:218]
	Parameter STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter ResetValue bound to: 1'b0 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:291]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:291]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:293]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:139]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:141]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:143]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:145]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 1'b1 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter DECOUPLED bound to: 1'b0 
	Parameter SEND_RESET_MSG bound to: 1'b1 
	Parameter RESET_MSG bound to: 2'b01 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:114]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter ResetValue bound to: 1'b0 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter DECOUPLED bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:221]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:223]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:453]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:490]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ReadByteEnable bound to: 1'b0 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000001010 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000010000000000 
	Parameter DataEnd bound to: 8'b00000101 
	Parameter ProgBufEnd bound to: 8'b00100111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ReadByteEnable bound to: 1'b0 
	Parameter BeIdxWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter DbgAddressBits bound to: 32'b00000000000000000000000000001100 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000001010 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000010000000000 
	Parameter MaxAar bound to: 32'b00000000000000000000000000000011 
	Parameter HasSndScratch bound to: 1'b1 
	Parameter LoadBaseAddr bound to: 5'b01010 
	Parameter DataBaseAddr bound to: 12'b001110000000 
	Parameter DataEndAddr bound to: 12'b001110000111 
	Parameter ProgBufBaseAddr bound to: 12'b001101100000 
	Parameter ProgBufEndAddr bound to: 12'b001101111111 
	Parameter AbstractCmdBaseAddr bound to: 12'b001100111000 
	Parameter AbstractCmdEndAddr bound to: 12'b001101011111 
	Parameter WhereToAddr bound to: 12'b001100000000 
	Parameter FlagsBaseAddr bound to: 12'b010000000000 
	Parameter FlagsEndAddr bound to: 12'b011111111111 
	Parameter HaltedAddr bound to: 12'b000100000000 
	Parameter GoingAddr bound to: 12'b000100000100 
	Parameter ResumingAddr bound to: 12'b000100001000 
	Parameter ExceptionAddr bound to: 12'b000100001100 
	Parameter RomSize bound to: 32'b00000000000000000000000000010011 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_mem.sv:144]
	Parameter IDCODE_VALUE bound to: 1610608051 - type: integer 
	Parameter IDCODE_VALUE bound to: 1610608051 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/tap_top.v:505]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/tap_top.v:530]
	Parameter JTAGREGSIZE bound to: 9 - type: integer 
	Parameter SYNC bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_lint_biu.sv:372]
WARNING: [Synth 8-6014] Unused sequential element internal_register_select_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_lint_module.sv:222]
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb2per-bc68f149a1a71c65/apb2per.sv:86]
WARNING: [Synth 8-5858] RAM hartinfo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-6104] Input port 'pad_reset_n' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:137]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tck' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:138]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tdi' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:139]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tms' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:141]
WARNING: [Synth 8-6104] Input port 'pad_jtag_trst' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:142]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3331] design apb2per has unconnected port per_master_r_opc_i
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[31]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[30]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[29]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[28]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[27]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[26]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[25]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[24]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[23]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[22]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[21]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[20]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[19]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[18]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[17]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[16]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[15]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[14]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[13]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[12]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[11]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[10]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[9]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[8]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[7]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[6]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[5]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[4]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[3]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[2]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[1]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[0]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port lint_r_aux_i
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port lint_r_opc_i
WARNING: [Synth 8-3331] design adbg_lint_module has unconnected port data_register_i[0]
WARNING: [Synth 8-3331] design adbg_lintonly_top has unconnected port pause_dr_i
WARNING: [Synth 8-3331] design tap_top has unconnected port observ_out_i
WARNING: [Synth 8-3331] design jtag_tap_top has unconnected port test_clk_i
WARNING: [Synth 8-3331] design jtag_tap_top has unconnected port test_rstn_i
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[63]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[62]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[61]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[60]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[59]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[58]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[57]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[56]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[55]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[54]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[53]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[52]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[51]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[50]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[49]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[48]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[47]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[46]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[45]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[44]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[43]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[42]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[41]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[40]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[39]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[38]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[37]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[36]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[35]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[34]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[33]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[32]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[9]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[8]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[2]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design dm_mem has unconnected port hartsel_i[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2672.602 ; gain = 838.141 ; free physical = 6631 ; free virtual = 15971
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2687.445 ; gain = 852.984 ; free physical = 6749 ; free virtual = 16086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2687.445 ; gain = 852.984 ; free physical = 6749 ; free virtual = 16086
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.dcp' for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr'
INFO: [Project 1-454] Reading design checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.dcp' for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.133 ; gain = 0.000 ; free physical = 6515 ; free virtual = 15852
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkin1_ibufg, from the path connected to top-level port: ref_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkin1_ibufg, from the path connected to top-level port: ref_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'PULLUP' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'PULLUP' is ignored by Vivado but preserved inside the database. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'PULLUP' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'PULLUP' is ignored by Vivado but preserved inside the database. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:41]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr_board.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr_board.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pulpissimo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pulpissimo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_board.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_board.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pulpissimo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pulpissimo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulpissimo/safe_domain_i/cam_pclk_o' matched to 'pin' objects. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:18]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulpissimo/safe_domain_i/i2s_slave_sck_o' matched to 'pin' objects. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:19]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switch0_i can not be placed on PACKAGE_PIN AA12 because the PACKAGE_PIN is occupied by port btnu_i [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:114]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switch1_i can not be placed on PACKAGE_PIN AC6 because the PACKAGE_PIN is occupied by port btnd_i [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:115]
CRITICAL WARNING: [Common 17-69] Command failed: 'E9' is not a valid site or package pin name. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:136]
CRITICAL WARNING: [Common 17-69] Command failed: 'E10' is not a valid site or package pin name. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:137]
CRITICAL WARNING: [Common 17-69] Command failed: 'E12' is not a valid site or package pin name. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'oled_spim_mosi_o'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'pad_i2s0_sdi'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'pad_i2s1_sdi'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:141]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port sdio_reset_o can not be placed on PACKAGE_PIN AB12 because the PACKAGE_PIN is occupied by port btnl_i [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:153]
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xilinx_pulpissimo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pulpissimo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pulpissimo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_late.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_late.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.469 ; gain = 0.000 ; free physical = 6271 ; free virtual = 15601
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 3137.469 ; gain = 1303.008 ; free physical = 6448 ; free virtual = 15784
521 Infos, 323 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3137.469 ; gain = 1579.375 ; free physical = 6448 ; free virtual = 15784
# set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
# set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value -sfcu -objects [get_runs synth_1] ;
# launch_runs synth_1 -jobs $CPUS
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xci' is already up-to-date
[Sat Oct 21 08:06:01 2023] Launched synth_1...
Run output will be captured here: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Oct 21 08:06:01 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log xilinx_pulpissimo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_pulpissimo.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pulpissimo.tcl -notrace
Command: synth_design -top xilinx_pulpissimo -part xc7k325tffg900-2 -flatten_hierarchy none -sfcu
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 28 day(s)
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 315832 
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/apb_soc_ctrl.sv:137]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:93]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_merge with formal parameter declaration list [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_merge.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_split with formal parameter declaration list [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_split.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwpe_stream_split with formal parameter declaration list [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/hwpe-stream-3d98101b35dad7de/rtl/basic/hwpe_stream_split.sv:63]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/interleaved_crossbar.sv:48]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:197]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:198]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:199]
WARNING: [Synth 8-2490] overwriting previous definition of module pulp_clock_gating [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pulp_clock_gating_xilinx.sv:11]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:430]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:432]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:434]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:436]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:438]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:491]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:493]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:495]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:497]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:499]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_peripherals.sv:349]
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_peripherals.sv:541]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:165]
WARNING: [Synth 8-1921] elaboration system task warning violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_dc_fifo.sv:38]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:153]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.570 ; gain = 210.656 ; free physical = 4209 ; free virtual = 13707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_pulpissimo' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:22]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
INFO: [Synth 8-6157] synthesizing module 'pulpissimo' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pulpissimo.sv:13]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter SIM_STDOUT bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_CLUSTER_SOC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_SOC_CLUSTER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_CLUSTER_SOC_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_CLUSTER_SOC_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_SOC_CLUSTER_STRB_WIDTH bound to: 4 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter EVENT_WIDTH bound to: 8 - type: integer 
	Parameter CVP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CVP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pad_frame' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_frame.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pad_functional_pd' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'pad_functional_pd' (3#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pad_functional_pu' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'pad_functional_pu' (4#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pad_functional_xilinx.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'pad_frame' (5#1) [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_frame.sv:12]
INFO: [Synth 8-6157] synthesizing module 'safe_domain' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/safe_domain.sv:12]
	Parameter FLL_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter FLL_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pad_control' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:16]
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-3848] Net pad_cfg_o[47] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[46] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[45] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[44] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[43] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[42] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[41] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[40] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
WARNING: [Synth 8-3848] Net pad_cfg_o[39] in module/entity pad_control does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'pad_control' (6#1) [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/pad_control.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fpga_slow_clk_gen' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/fpga_slow_clk_gen.sv:24]
	Parameter CLK_DIV_VALUE bound to: 256 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_slow_clk_mngr' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/synth_1/.Xil/Vivado-315621-edabknam/realtime/xilinx_slow_clk_mngr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_slow_clk_mngr' (7#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/synth_1/.Xil/Vivado-315621-edabknam/realtime/xilinx_slow_clk_mngr_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (8#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'fpga_slow_clk_gen' (9#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/fpga_slow_clk_gen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'safe_domain' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/safe_domain.sv:12]
INFO: [Synth 8-6157] synthesizing module 'soc_domain' [/home/nam/edabk_new_project/PULP/pulpissimo/rtl/pulpissimo/soc_domain.sv:13]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter USE_CLUSTER_EVENT bound to: 1 - type: integer 
	Parameter SIM_STDOUT bound to: 0 - type: integer 
	Parameter NB_CL_CORES bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH_IN bound to: 8 - type: integer 
	Parameter AXI_STRB_WIDTH_OUT bound to: 4 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter CDC_FIFOS_LOG_DEPTH bound to: 3 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
	Parameter C2S_AW_WIDTH bound to: 79 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_R_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 14 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 73 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pulp_soc' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:16]
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_XPULP bound to: 1 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter USE_CLUSTER_EVENT bound to: 1 - type: integer 
	Parameter SIM_STDOUT bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_IN_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH_IN bound to: 8 - type: integer 
	Parameter AXI_STRB_WIDTH_OUT bound to: 4 - type: integer 
	Parameter CDC_FIFOS_LOG_DEPTH bound to: 3 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter NB_CORES bound to: 0 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NGPIO bound to: 32 - type: integer 
	Parameter NPAD bound to: 64 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
	Parameter NBIT_PADMUX bound to: 2 - type: integer 
	Parameter N_UART bound to: 32'b00000000000000000000000000000001 
	Parameter N_SPI bound to: 32'b00000000000000000000000000000001 
	Parameter N_I2C bound to: 32'b00000000000000000000000000000010 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter C2S_AW_WIDTH bound to: 79 - type: integer 
	Parameter C2S_W_WIDTH bound to: 79 - type: integer 
	Parameter C2S_R_WIDTH bound to: 79 - type: integer 
	Parameter C2S_B_WIDTH bound to: 14 - type: integer 
	Parameter C2S_AR_WIDTH bound to: 73 - type: integer 
	Parameter S2C_AW_WIDTH bound to: 78 - type: integer 
	Parameter S2C_W_WIDTH bound to: 43 - type: integer 
	Parameter S2C_R_WIDTH bound to: 46 - type: integer 
	Parameter S2C_B_WIDTH bound to: 13 - type: integer 
	Parameter S2C_AR_WIDTH bound to: 72 - type: integer 
	Parameter NB_L2_BANKS bound to: 4 - type: integer 
	Parameter L2_BANK_SIZE bound to: 32768 - type: integer 
	Parameter L2_MEM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter NB_L2_BANKS_PRI bound to: 2 - type: integer 
	Parameter ROM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter FC_CORE_CLUSTER_ID bound to: 6'b011111 
	Parameter CL_CORE_CLUSTER_ID bound to: 6'b000000 
	Parameter FC_CORE_CORE_ID bound to: 4'b0000 
	Parameter FC_CORE_MHARTID bound to: 11'b01111100000 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter SELECTABLE_HARTS bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RI5CY_HARTINFO[zero1] bound to: 8'b00000000 
	Parameter RI5CY_HARTINFO[nscratch] bound to: 4'b0010 
	Parameter RI5CY_HARTINFO[zero0] bound to: 3'b000 
	Parameter RI5CY_HARTINFO[dataaccess] bound to: 1'b1 
	Parameter RI5CY_HARTINFO[datasize] bound to: 4'b0010 
	Parameter RI5CY_HARTINFO[dataaddr] bound to: 12'b001110000000 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_soc_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:382]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_per_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:384]
INFO: [Synth 8-6157] synthesizing module 'FLL_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'FLL_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/fll_intf.sv:12]
WARNING: [Synth 8-7023] instance 's_cluster_fll_master' of module 'FLL_BUS' has 1 connections declared, but only 0 given [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/pulp_soc.sv:386]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'XBAR_TCDM_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'XBAR_TCDM_BUS' (10#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/pulp_interfaces.sv:56]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_dst' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_dst.sv:26]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'sync' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv:25]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'sync' (11#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/gray_to_binary.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (12#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/gray_to_binary.sv:15]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/binary_to_gray.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (13#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/binary_to_gray.sv:15]
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (14#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (15#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (16#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (17#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_dst' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_dst.sv:26]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_src' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_src.sv:26]
	Parameter LogDepth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized2' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized2' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized3' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized3' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:172]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized2' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register_flushable.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized2' (18#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_fifo_gray.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_src' (19#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_cdc_src.sv:26]
INFO: [Synth 8-6157] synthesizing module 'l2_ram_multi_bank' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/l2_ram_multi_bank.sv:13]
	Parameter NB_BANKS bound to: 4 - type: integer 
	Parameter BANK_SIZE_INTL_SRAM bound to: 32768 - type: integer 
	Parameter BANK_SIZE_PRI0 bound to: 32'b00000000000000000010000000000000 
	Parameter BANK_SIZE_PRI1 bound to: 32'b00000000000000000010000000000000 
	Parameter INTL_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001111 
	Parameter PRI0_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter PRI1_MEM_ADDR_WIDTH bound to: 32'b00000000000000000000000000001101 
INFO: [Synth 8-6157] synthesizing module 'tc_sram' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32768 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 1 - type: integer 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001111 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000100000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 1048576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 1048576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32768 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (20#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (21#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram' (22#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-6157] synthesizing module 'tc_sram__parameterized0' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32'b00000000000000000010000000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
	Parameter SimInit bound to: zeros - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000001101 
	Parameter BeWidth bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidthAligned bound to: 32'b00000000000000000000000000100000 
	Parameter Size bound to: 32'b00000000000001000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized0' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 262144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 8192 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (22#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized0' (22#1) [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'tc_sram__parameterized0' (22#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'l2_ram_multi_bank' (23#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/l2_ram_multi_bank.sv:13]
INFO: [Synth 8-6157] synthesizing module 'boot_rom' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/boot_rom.sv:14]
	Parameter ROM_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_bootrom' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/fpga_bootrom.sv:24]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_bootrom' (24#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/fpga_bootrom.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'boot_rom' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/boot_rom.sv:14]
INFO: [Synth 8-6157] synthesizing module 'soc_peripherals' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_peripherals.sv:13]
	Parameter MEM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_CORES bound to: 0 - type: integer 
	Parameter NB_CLUSTERS bound to: 0 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter NGPIO bound to: 32 - type: integer 
	Parameter NPAD bound to: 64 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
	Parameter NBIT_PADMUX bound to: 2 - type: integer 
	Parameter N_UART bound to: 1 - type: integer 
	Parameter N_SPI bound to: 1 - type: integer 
	Parameter N_I2C bound to: 2 - type: integer 
	Parameter SIM_STDOUT bound to: 0 - type: integer 
	Parameter UDMA_EVENTS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter APB_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (25#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pulp_sync_wedge' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync_wedge.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'pulp_sync' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync.sv:13]
	Parameter STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulp_sync' (26#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_gating' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pulp_clock_gating_xilinx.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_gating' (27#1) [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pulp_clock_gating_xilinx.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pulp_sync_wedge' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/deprecated/pulp_sync_wedge.sv:13]
INFO: [Synth 8-6157] synthesizing module 'periph_bus_wrap' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/periph_bus_wrap.sv:14]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (28#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb-aabe5a48cb887de0/src/apb_intf.sv:15]
INFO: [Synth 8-6157] synthesizing module 'apb_node_wrap' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node_wrap.sv:20]
	Parameter NB_MASTER bound to: 11 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'apb_node' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node.sv:20]
	Parameter NB_MASTER bound to: 11 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_node' (29#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'apb_node_wrap' (30#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_node-228204d192c97749/src/apb_node_wrap.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'periph_bus_wrap' (31#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/periph_bus_wrap.sv:14]
INFO: [Synth 8-6157] synthesizing module 'apb_fll_if' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'apb_fll_if' (32#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_fll_if-5962ef2c8b18132f/src/apb_fll_if.sv:11]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PAD_NUM bound to: 32 - type: integer 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:276]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_dir_reg' and it is trimmed from '64' to '32' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:258]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_out_reg' and it is trimmed from '64' to '32' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:259]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_inten_reg' and it is trimmed from '64' to '32' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:260]
WARNING: [Synth 8-3936] Found unconnected internal register 's_clk_en_reg' and it is trimmed from '16' to '8' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:181]
WARNING: [Synth 8-3936] Found unconnected internal register 's_gpio_en_reg' and it is trimmed from '64' to '32' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:261]
INFO: [Synth 8-6155] done synthesizing module 'apb_gpio' (33#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_gpio-73dcd13fa1d206d0/rtl/apb_gpio.sv:41]
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter CAM_DATA_WIDTH bound to: 8 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_SPI bound to: 1 - type: integer 
	Parameter N_UART bound to: 1 - type: integer 
	Parameter N_I2C bound to: 2 - type: integer 
	Parameter N_HYPER bound to: 1 - type: integer 
	Parameter N_PERIPH_MAX bound to: 32 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter N_I2S bound to: 1 - type: integer 
	Parameter N_CAM bound to: 1 - type: integer 
	Parameter N_CSI2 bound to: 0 - type: integer 
	Parameter N_SDIO bound to: 1 - type: integer 
	Parameter N_JTAG bound to: 0 - type: integer 
	Parameter N_MRAM bound to: 0 - type: integer 
	Parameter N_FILTER bound to: 1 - type: integer 
	Parameter N_CH_HYPER bound to: 8 - type: integer 
	Parameter N_FPGA bound to: 0 - type: integer 
	Parameter N_EXT_PER bound to: 0 - type: integer 
	Parameter N_RX_CHANNELS bound to: 16 - type: integer 
	Parameter N_TX_CHANNELS bound to: 18 - type: integer 
	Parameter N_RX_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter N_TX_EXT_CHANNELS bound to: 2 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
	Parameter CH_ID_TX_UART bound to: 0 - type: integer 
	Parameter CH_ID_TX_SPIM bound to: 1 - type: integer 
	Parameter CH_ID_CMD_SPIM bound to: 2 - type: integer 
	Parameter CH_ID_TX_I2C bound to: 3 - type: integer 
	Parameter CH_ID_CMD_I2C bound to: 5 - type: integer 
	Parameter CH_ID_TX_SDIO bound to: 7 - type: integer 
	Parameter CH_ID_TX_I2S bound to: 8 - type: integer 
	Parameter CH_ID_TX_CAM bound to: 9 - type: integer 
	Parameter CH_ID_TX_HYPER bound to: 10 - type: integer 
	Parameter CH_ID_TX_EXT_PER bound to: 19 - type: integer 
	Parameter CH_ID_RX_UART bound to: 0 - type: integer 
	Parameter CH_ID_RX_SPIM bound to: 1 - type: integer 
	Parameter CH_ID_RX_I2C bound to: 2 - type: integer 
	Parameter CH_ID_RX_SDIO bound to: 4 - type: integer 
	Parameter CH_ID_RX_I2S bound to: 5 - type: integer 
	Parameter CH_ID_RX_CAM bound to: 6 - type: integer 
	Parameter CH_ID_RX_HYPER bound to: 7 - type: integer 
	Parameter CH_ID_RX_EXT_PER bound to: 16 - type: integer 
	Parameter STREAM_ID_FILTER bound to: 0 - type: integer 
	Parameter CH_ID_EXT_TX_FILTER bound to: 0 - type: integer 
	Parameter CH_ID_EXT_RX_FILTER bound to: 0 - type: integer 
	Parameter PER_ID_UART bound to: 0 - type: integer 
	Parameter PER_ID_SPIM bound to: 1 - type: integer 
	Parameter PER_ID_I2C bound to: 2 - type: integer 
	Parameter PER_ID_SDIO bound to: 4 - type: integer 
	Parameter PER_ID_I2S bound to: 5 - type: integer 
	Parameter PER_ID_CAM bound to: 6 - type: integer 
	Parameter PER_ID_FILTER bound to: 7 - type: integer 
	Parameter PER_ID_HYPER bound to: 8 - type: integer 
	Parameter PER_ID_EXT_PER bound to: 17 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_uart-82cad1f1ac2c700c/rtl/udma_uart_reg_if.sv:221]
INFO: [Synth 8-6155] done synthesizing module 'udma_uart_reg_if' (34#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_uart-82cad1f1ac2c700c/rtl/udma_uart_reg_if.sv:39]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'io_generic_fifo' (35#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_generic_fifo.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'io_tx_fifo' (36#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_tx_fifo.sv:21]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrFull bound to: 3'b100 
	Parameter N bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary__parameterized0' (36#1) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/gray_to_binary.sv:15]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter N bound to: 32'sb00000000000000000000000000000011 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrEmpty bound to: 3'b000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter REPLAY_BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_reg_if.sv:218]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
	Parameter REPLAY_BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter BUFFER_DEPTH bound to: 6 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_ctrl.sv:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_ctrl.sv:337]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_ctrl.sv:637]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_txrx.sv:360]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_txrx.sv:503]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_reg_if.sv:207]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrFull bound to: 3'b100 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter PtrEmpty bound to: 3'b000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv:326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv:326]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv:332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_bus_ctrl.sv:332]
WARNING: [Synth 8-6014] Unused sequential element r_sample_wd_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2c-b6d6aa6271adcd0c/rtl/udma_i2c_control.sv:481]
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_RX_LIN_CHANNELS bound to: 16 - type: integer 
	Parameter N_RX_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter N_TX_LIN_CHANNELS bound to: 18 - type: integer 
	Parameter N_TX_EXT_CHANNELS bound to: 2 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_REAL_TX_EXT_CHANNELS bound to: 3 - type: integer 
	Parameter N_REAL_PERIPHS bound to: 18 - type: integer 
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_LIN_CHANNELS bound to: 18 - type: integer 
	Parameter N_EXT_CHANNELS bound to: 3 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter DATASIZE_WIDTH bound to: 2 - type: integer 
	Parameter DEST_WIDTH bound to: 2 - type: integer 
	Parameter N_CHANNELS_TX bound to: 21 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter LOG_N_CHANNELS bound to: 5 - type: integer 
	Parameter INTFIFO_SIZE bound to: 28 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 21 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[4]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[3]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[2]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[1]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '21' to '20' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_tx_channels.sv:409]
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEST_SIZE bound to: 2 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter N_STREAMS bound to: 1 - type: integer 
	Parameter N_LIN_CHANNELS bound to: 16 - type: integer 
	Parameter N_EXT_CHANNELS bound to: 1 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter N_CHANNELS_RX bound to: 17 - type: integer 
	Parameter LOG_N_CHANNELS bound to: 5 - type: integer 
	Parameter DATASIZE_BITS bound to: 2 - type: integer 
	Parameter SOT_EOT_BITS bound to: 2 - type: integer 
	Parameter CURR_BYTES_BITS bound to: 2 - type: integer 
	Parameter INTFIFO_L2_SIZE bound to: 59 - type: integer 
	Parameter INTFIFO_FILTER_SIZE bound to: 38 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STREAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter INST_ID bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:137]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:132]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:154]
WARNING: [Synth 8-6014] Unused sequential element r_jump_src_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:78]
WARNING: [Synth 8-6014] Unused sequential element r_jump_dst_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:212]
WARNING: [Synth 8-6014] Unused sequential element r_do_jump_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:213]
WARNING: [Synth 8-6014] Unused sequential element r_err_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:214]
WARNING: [Synth 8-3848] Net in_stream_ready_o in module/entity udma_stream_unit does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:25]
WARNING: [Synth 8-3848] Net r_datasize in module/entity udma_stream_unit does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_stream_unit.sv:53]
	Parameter N bound to: 17 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[4]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[3]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[2]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg[1]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '17' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_arbiter.sv:64]
	Parameter DATA_WIDTH bound to: 59 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/core/udma_rx_channels.sv:468]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_PERIPHS bound to: 18 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter N_PERIPHS bound to: 17 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/udma_ctrl.sv:101]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/udma_sdio_reg_if.sv:251]
WARNING: [Synth 8-6014] Unused sequential element r_rsp_data_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/udma_sdio_reg_if.sv:209]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx.sv:137]
	Parameter STATUS_RSP_TIMEOUT bound to: 6'b000001 
	Parameter STATUS_RSP_WRONG_DIR bound to: 6'b000010 
	Parameter STATUS_RSP_BUSY_TIMEOUT bound to: 6'b000100 
	Parameter RSP_TYPE_NULL bound to: 3'b000 
	Parameter RSP_TYPE_48_CRC bound to: 3'b001 
	Parameter RSP_TYPE_48_NOCRC bound to: 3'b010 
	Parameter RSP_TYPE_136 bound to: 3'b011 
	Parameter RSP_TYPE_48_BSY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx_cmd.sv:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx_cmd.sv:190]
	Parameter STATUS_RSP_TIMEOUT bound to: 6'b000001 
	Parameter RSP_TYPE_NULL bound to: 3'b000 
	Parameter RSP_TYPE_48_CRC bound to: 3'b001 
	Parameter RSP_TYPE_48_NOCRC bound to: 3'b010 
	Parameter RSP_TYPE_136 bound to: 3'b011 
	Parameter RSP_TYPE_48_BSY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_sdio-7584095ad0ee539b/rtl/sdio_txrx_data.sv:443]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BUFFER_WIDTH bound to: 4 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter MAX_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv:328]
WARNING: [Synth 8-6014] Unused sequential element r_per_pdm_clk_en_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv:241]
WARNING: [Synth 8-3848] Net cfg_slave_gen_clk_en_o in module/entity udma_i2s_reg_if does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv:103]
WARNING: [Synth 8-3848] Net cfg_master_gen_clk_en_o in module/entity udma_i2s_reg_if does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_reg_if.sv:107]
	Parameter STAGES bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_word_done_dly_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_rx_channel.sv:153]
	Parameter STAGES bound to: 5 - type: integer 
	Parameter ACC_WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/cic_top.sv:138]
WARNING: [Synth 8-6014] Unused sequential element r_store_ch3_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/pdm_top.sv:75]
WARNING: [Synth 8-3848] Net fifo_err_o in module/entity i2s_tx_channel does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/i2s_tx_channel.sv:33]
WARNING: [Synth 8-3848] Net s_slave_gen_clk_eni in module/entity udma_i2s_top does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_top.sv:115]
WARNING: [Synth 8-3848] Net s_master_gen_clk_eni in module/entity udma_i2s_top does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_i2s-918ee355380d7093/rtl/udma_i2s_top.sv:119]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_camera-21de0a4f6e514abd/rtl/camera_reg_if.sv:134]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrEmpty bound to: 4'b0000 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_camera-21de0a4f6e514abd/rtl/camera_if.sv:232]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter.sv:246]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_reg_if.sv:194]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_reg_if.sv:376]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_tx_datafetch.sv:297]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:108]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:119]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_bincu.sv:79]
WARNING: [Synth 8-3848] Net output_datasize_o in module/entity udma_filter_bincu does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_bincu.sv:50]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FILTID_WIDTH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_rx_dataout.sv:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_rx_dataout.sv:230]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_NB_CH bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv:189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_busy.sv:80]
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter N_MASTER bound to: 8 - type: integer 
	Parameter LOG_MASTER bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 211 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter MAX_NB_TRAN bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_reg_if_common.sv:107]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_twd_trans_spliter.sv:319]
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 8 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 215 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 4 - type: integer 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyper_unpack.sv:350]
	Parameter L2_AWIDTH_NOAL bound to: 19 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter T_REG_W bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_ctrl.sv:215]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_ctrl.sv:357]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NB_CH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element check_reg_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_rxbuffer.sv:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter TRANS_SIZE bound to: 20 - type: integer 
	Parameter BURST_WIDTH bound to: 20 - type: integer 
	Parameter NR_CS bound to: 2 - type: integer 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter WAIT_CYCLES bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:103]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:111]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:123]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:130]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:254]
	Parameter INIT bound to: 1'b0 
	Parameter DELAY_BIT_WIDTH bound to: 3 - type: integer 
	Parameter BIT_WIDTH bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 7 - type: integer 
	Parameter N_PATH bound to: 8 - type: integer 
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000100 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter PTR_FULL bound to: 5'b10000 
	Parameter PTR_EMPTY bound to: 5'b00000 
	Parameter N bound to: 32'sb00000000000000000000000000000101 
	Parameter N bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:498]
WARNING: [Synth 8-3848] Net s_rx_ch_data[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_data[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:226]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_datasize[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:229]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_ch_destination[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:230]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_startaddr[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:218]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_size[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:219]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:223]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[10] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_rx_cfg_stream_id[8] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:224]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[17] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[16] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_datasize[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:210]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[17] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[16] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_ch_destination[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:211]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[17] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[16] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[14] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[13] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[12] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[11] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_startaddr[9] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:199]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[17] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:200]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[16] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:200]
WARNING: [Synth 8-3848] Net s_tx_cfg_size[15] in module/entity udma_subsystem does not have driver. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/udma_subsystem/udma_subsystem.sv:200]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter NB_CLUSTERS bound to: 0 - type: integer 
	Parameter NB_CORES bound to: 0 - type: integer 
	Parameter JTAG_REG_SIZE bound to: 32'b00000000000000000000000000001000 
	Parameter NBIT_PADCFG bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_pwr_reg_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/apb_soc_ctrl.sv:171]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXTSIG_NUM bound to: 32 - type: integer 
	Parameter TIMER_NBITS bound to: 16 - type: integer 
	Parameter N_TIMEREXTSIG bound to: 48 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb_adv_timer-4c5b7c37534a8b97/rtl/adv_timer_apb_if.sv:640]
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter N_EXTSIG bound to: 48 - type: integer 
	Parameter EXTSIG_NUM bound to: 48 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter NUM_BITS bound to: 16 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_EVNT_NUM bound to: 160 - type: integer 
	Parameter APB_EVNT_NUM bound to: 8 - type: integer 
	Parameter EVNT_WIDTH bound to: 8 - type: integer 
	Parameter FC_EVENT_POS bound to: 7 - type: integer 
	Parameter EVNT_NUM bound to: 169 - type: integer 
	Parameter QUEUE_SIZE bound to: 2 - type: integer 
	Parameter EVNT_NUM bound to: 169 - type: integer 
	Parameter S bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_event_generator.sv:214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/pulp_soc/soc_event_generator.sv:325]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/timer_unit-a67731aa2e00940e/rtl/apb_timer_unit.sv:110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/timer_unit-a67731aa2e00940e/rtl/apb_timer_unit.sv:214]
	Parameter LOG_DEPTH bound to: 3 - type: integer 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PtrWidth bound to: 32'sb00000000000000000000000000000100 
	Parameter PtrFull bound to: 4'b1000 
	Parameter CORE_TYPE bound to: 0 - type: integer 
	Parameter USE_XPULP bound to: 1 - type: integer 
	Parameter USE_FPU bound to: 1 - type: integer 
	Parameter USE_ZFINX bound to: 1 - type: integer 
	Parameter USE_HWPE bound to: 0 - type: integer 
	Parameter N_EXT_PERF_COUNTERS bound to: 1 - type: integer 
	Parameter EVENT_ID_WIDTH bound to: 8 - type: integer 
	Parameter PER_ID_WIDTH bound to: 32 - type: integer 
	Parameter NB_HWPE_PORTS bound to: 4 - type: integer 
	Parameter PULP_SECURE bound to: 1 - type: integer 
	Parameter TB_RISCV bound to: 0 - type: integer 
	Parameter CORE_ID bound to: 4'b0000 
	Parameter CLUSTER_ID bound to: 6'b011111 
	Parameter USE_IBEX bound to: 1'b0 
	Parameter IBEX_RV32M bound to: 0 - type: integer 
	Parameter IBEX_RV32E bound to: 1'b0 
	Parameter IBEX_RegFile bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_ZFINX bound to: 1 - type: integer 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element p_elw_busy_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_sleep_unit.sv:141]
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv:131]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv:137]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv:143]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_if_stage.sv:158]
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter FIFO_ADDR_DEPTH bound to: 1 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_fifo.sv:117]
	Parameter TRANS_STABLE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_aligner.sv:102]
	Parameter FPU bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:51]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:54]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:192]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:269]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:336]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_compressed_decoder.sv:433]
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_ZFINX bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter REG_S1_MSB bound to: 19 - type: integer 
	Parameter REG_S1_LSB bound to: 15 - type: integer 
	Parameter REG_S2_MSB bound to: 24 - type: integer 
	Parameter REG_S2_LSB bound to: 20 - type: integer 
	Parameter REG_S4_MSB bound to: 31 - type: integer 
	Parameter REG_S4_LSB bound to: 27 - type: integer 
	Parameter REG_D_MSB bound to: 11 - type: integer 
	Parameter REG_D_LSB bound to: 7 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:810]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:827]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:848]
	Parameter N_REGS bound to: 2 - type: integer 
	Parameter N_REG_BITS bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:530]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:579]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:615]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:643]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:754]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:760]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:769]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:775]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:785]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_ZFINX bound to: 1 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter NUM_FP_WORDS bound to: 32 - type: integer 
	Parameter NUM_TOT_WORDS bound to: 32 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:284]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:333]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:407]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:445]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:463]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:574]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:618]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:675]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1112]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1420]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1440]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1530]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1605]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1715]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1720]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1727]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1742]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1790]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1809]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1844]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1849]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1856]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1868]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1903]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:1946]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2098]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2602]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2625]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2699]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_decoder.sv:2909]
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:328]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:540]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:658]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:757]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:835]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:904]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:1026]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_controller.sv:1100]
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:139]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:153]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:348]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:416]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:499]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:535]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:554]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:557]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:591]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:593]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:613]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:633]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:653]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:752]
	Parameter LEN bound to: 32 - type: integer 
	Parameter NUM_LEVELS bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:863]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_LOG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu.sv:931]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_mult.sv:140]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_mult.sv:326]
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_load_store_unit.sv:332]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_load_store_unit.sv:419]
	Parameter TRANS_STABLE bound to: 1 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 1 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter FPU bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
	Parameter PULP_XPULP bound to: 1 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter NUM_HPM_EVENTS bound to: 16 - type: integer 
	Parameter MTVEC_MODE bound to: 2'b01 
	Parameter MAX_N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter MAX_N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PMP_CFG bound to: 4 - type: integer 
	Parameter MSTATUS_UIE_BIT bound to: 0 - type: integer 
	Parameter MSTATUS_SIE_BIT bound to: 1 - type: integer 
	Parameter MSTATUS_MIE_BIT bound to: 3 - type: integer 
	Parameter MSTATUS_UPIE_BIT bound to: 4 - type: integer 
	Parameter MSTATUS_SPIE_BIT bound to: 5 - type: integer 
	Parameter MSTATUS_MPIE_BIT bound to: 7 - type: integer 
	Parameter MSTATUS_SPP_BIT bound to: 8 - type: integer 
	Parameter MSTATUS_MPP_BIT_HIGH bound to: 12 - type: integer 
	Parameter MSTATUS_MPP_BIT_LOW bound to: 11 - type: integer 
	Parameter MSTATUS_MPRV_BIT bound to: 17 - type: integer 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000100000000001000100100100 
	Parameter MHPMCOUNTER_WIDTH bound to: 64 - type: integer 
	Parameter PULP_PERF_COUNTERS bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:972]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1086]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1089]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmevent_n_reg[3]' and it is trimmed from '32' to '16' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1435]
WARNING: [Synth 8-3936] Found unconnected internal register 'mcountinhibit_n_reg' and it is trimmed from '32' to '4' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1434]
	Parameter FP_DIVSQRT bound to: 1 - type: integer 
	Parameter C_DIV bound to: 2'b10 
	Parameter FPU_FEATURES[Width] bound to: 32 - type: integer 
	Parameter FPU_FEATURES[EnableVectors] bound to: 1'b0 
	Parameter FPU_FEATURES[EnableNanBox] bound to: 1'b0 
	Parameter FPU_FEATURES[FpFmtMask] bound to: 5'b10000 
	Parameter FPU_FEATURES[IntFmtMask] bound to: 4'b0010 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][0] bound to: 1 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][0] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][1] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][2] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][3] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][1][4] bound to: 2 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][0][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][1][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][0] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][1] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][2] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][3] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][2][4] bound to: 2'b01 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][0] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][1] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][2] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][3] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[UnitTypes][3][4] bound to: 2'b10 
	Parameter FPU_IMPLEMENTATION[PipeConfig] bound to: 2'b01 
	Parameter Features[Width] bound to: 32 - type: integer 
	Parameter Features[EnableVectors] bound to: 1'b0 
	Parameter Features[EnableNanBox] bound to: 1'b0 
	Parameter Features[FpFmtMask] bound to: 5'b10000 
	Parameter Features[IntFmtMask] bound to: 4'b0010 
	Parameter Implementation[PipeRegs][0][0] bound to: 1 - type: integer 
	Parameter Implementation[PipeRegs][0][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][0][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][1][0] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][1] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][2] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][3] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][1][4] bound to: 2 - type: integer 
	Parameter Implementation[PipeRegs][2][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][2][4] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][0] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][1] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][2] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][3] bound to: 0 - type: integer 
	Parameter Implementation[PipeRegs][3][4] bound to: 0 - type: integer 
	Parameter Implementation[UnitTypes][0][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][0][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][1][4] bound to: 2'b10 
	Parameter Implementation[UnitTypes][2][0] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][1] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][2] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][3] bound to: 2'b01 
	Parameter Implementation[UnitTypes][2][4] bound to: 2'b01 
	Parameter Implementation[UnitTypes][3][0] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][1] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][2] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][3] bound to: 2'b10 
	Parameter Implementation[UnitTypes][3][4] bound to: 2'b10 
	Parameter Implementation[PipeConfig] bound to: 2'b01 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_OPGROUPS bound to: 32'b00000000000000000000000000000100 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b00 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000001 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter PRECISION_BITS bound to: 32'b00000000000000000000000000011000 
	Parameter LOWER_SUM_WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter EXP_WIDTH bound to: 32'b00000000000000000000000000001010 
	Parameter SHIFT_AMOUNT_WIDTH bound to: 32'b00000000000000000000000000000111 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 1 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_fma_multi.sv:235]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110011 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AbsWidth bound to: 32'b00000000000000000000000000011111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:45]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:45]
WARNING: [Synth 8-5858] RAM fmt_special_status_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'final_mantissa_reg' and it is trimmed from '25' to '24' bits. [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_fma_multi.sv:621]
	Parameter NumIn bound to: 32'b00000000000000000000000000000101 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b01 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_divsqrt_multi.sv:136]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_divsqrt_multi.sv:185]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110101 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter WIDTH bound to: 58 - type: integer 
WARNING: [Synth 8-5858] RAM out_pipe_status_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b10 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b0101010101 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter OpGroup bound to: 2'b10 
	Parameter FpFormat bound to: 3'b000 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000010 
	Parameter FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter CLASS_VEC_BITS bound to: 32'b00000000000000000000000000001000 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumPipeRegs bound to: 0 - type: integer 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv:190]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv:228]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_noncomp.sv:314]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:366]
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter EnableVectors bound to: 1'b0 
	Parameter FpFmtMask bound to: 5'b10000 
	Parameter IntFmtMask bound to: 4'b0010 
	Parameter FmtPipeRegs bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FmtUnitTypes bound to: 10'b1010101010 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter OpGroup bound to: 2'b11 
	Parameter Width bound to: 32 - type: integer 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter EnableVectors bound to: 1'b0 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter NUM_OPERANDS bound to: 32'b00000000000000000000000000000011 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_FP_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_LANES bound to: 32'b00000000000000000000000000000001 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter FMT_BITS bound to: 32'b00000000000000000000000000000011 
	Parameter AUX_BITS bound to: 32'b00000000000000000000000000000101 
	Parameter FpFmtConfig bound to: 5'b10000 
	Parameter IntFmtConfig bound to: 4'b0010 
	Parameter NumPipeRegs bound to: 32'b00000000000000000000000000000000 
	Parameter PipeConfig bound to: 2'b01 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NUM_FORMATS bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_INT_FORMATS bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_INT_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter SUPER_FORMAT[exp_bits] bound to: 8 - type: integer 
	Parameter SUPER_FORMAT[man_bits] bound to: 23 - type: integer 
	Parameter SUPER_EXP_BITS bound to: 8 - type: integer 
	Parameter SUPER_MAN_BITS bound to: 23 - type: integer 
	Parameter SUPER_BIAS bound to: 32'b00000000000000000000000001111111 
	Parameter INT_MAN_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter LZC_RESULT_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter INT_EXP_WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter NUM_INP_REGS bound to: 0 - type: integer 
	Parameter NUM_MID_REGS bound to: 0 - type: integer 
	Parameter NUM_OUT_REGS bound to: 0 - type: integer 
	Parameter NUM_FP_STICKY bound to: 40 - type: integer 
	Parameter NUM_INT_STICKY bound to: 32 - type: integer 
	Parameter FpFormat bound to: 3'b000 
	Parameter NumOperands bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter EXP_BITS bound to: 8 - type: integer 
	Parameter MAN_BITS bound to: 23 - type: integer 
WARNING: [Synth 8-5858] RAM info_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter MODE bound to: 1'b1 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
	Parameter AbsWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:45]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_rounding.sv:45]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_pkg.sv:87]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/pulp_soc-426e7b7e589fbdfe/rtl/components/obi_pulp_adapter.sv:42]
	Parameter PER_ID_WIDTH bound to: 32 - type: integer 
	Parameter EVT_ID_WIDTH bound to: 8 - type: integer 
	Parameter ENA_SEC_IRQ bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DATA_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter NR_HWPE_PORTS bound to: 4 - type: integer 
	Parameter NR_L2_PORTS bound to: 4 - type: integer 
	Parameter AXI_IN_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_IN_DATA_WIDTH bound to: 32'sb00000000000000000000000001000000 
	Parameter AXI_IN_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_OUT_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_OUT_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NR_RULES_L2_DEMUX bound to: 3 - type: integer 
	Parameter L2_DEMUX_RULES bound to: 288'b000000000000000000000000000000010001110000000000000000000000000000011100000000010000000000000000000000000000000000000000000000010001101000000000000000000000000000011010000001000000000000000000000000000000000000000000000000100001110000000001000000000000000000011100000010010000000000000000 
	Parameter NR_RULES_INTERLEAVED_REGION bound to: 1 - type: integer 
	Parameter INTERLEAVED_ADDR_SPACE bound to: 96'b000000000000000000000000000000010001110000000001000000000000000000011100000010010000000000000000 
	Parameter NR_RULES_CONTIG_CROSSBAR bound to: 3 - type: integer 
	Parameter CONTIGUOUS_CROSSBAR_RULES bound to: 288'b000000000000000000000000000000000001110000000000000000000000000000011100000000001000000000000000000000000000000000000000000000010001110000000000100000000000000000011100000000010000000000000000000000000000000000000000000000100001101000000000000000000000000000011010000001000000000000000000 
	Parameter NR_RULES_AXI_CROSSBAR bound to: 2 - type: integer 
	Parameter AXI_CROSSBAR_RULES bound to: 192'b000000000000000000000000000000000001000000000000000000000000000000010000010000000000000000000000000000000000000000000000000000010001101000010000000000000000000000011010010000000000000000000000 
	Parameter APB_BRIDGE_RULES bound to: 96'b000000000000000000000000000000000001101000010000000000000000000000011010010000000000000000000000 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter TCDM_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter TCDM_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter TCDM_BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter BUFF_DEPTH_SLICES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_OFFSET bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001001 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001111 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001001111 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001110 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001110 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001110 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001110 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/axi_2_lint/lint64_to_32.sv:112]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/l2_tcdm_hybrid_interco-6f75bb3937609e47/RTL/axi_2_lint/axi_read_ctrl.sv:148]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001001 
	Parameter NR_MASTER_PORTS_INTERLEAVED_ONLY bound to: 4 - type: integer 
	Parameter NR_ADDR_RULES_L2_DEMUX bound to: 3 - type: integer 
	Parameter NR_SLAVE_PORTS_INTERLEAVED bound to: 4 - type: integer 
	Parameter NR_ADDR_RULES_SLAVE_PORTS_INTLVD bound to: 1 - type: integer 
	Parameter NR_SLAVE_PORTS_CONTIG bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_RULES_SLAVE_PORTS_CONTIG bound to: 3 - type: integer 
	Parameter AXI_MASTER_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter NR_AXI_SLAVE_PORTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ADDR_RULES_AXI_SLAVE_PORTS bound to: 2 - type: integer 
	Parameter AXI_SLAVE_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BUS_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_XBAR_CFG[NoSlvPorts] bound to: 9 - type: integer 
	Parameter AXI_XBAR_CFG[NoMstPorts] bound to: 2 - type: integer 
	Parameter AXI_XBAR_CFG[MaxMstTrans] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter AXI_XBAR_CFG[FallThrough] bound to: 1'b1 
	Parameter AXI_XBAR_CFG[LatencyMode] bound to: 10'b0000011010 
	Parameter AXI_XBAR_CFG[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter AXI_XBAR_CFG[UniqueIds] bound to: 1'b0 
	Parameter AXI_XBAR_CFG[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[AxiDataWidth] bound to: 32 - type: integer 
	Parameter AXI_XBAR_CFG[NoAddrRules] bound to: 2 - type: integer 
	Parameter NR_OUTPUTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_MAP_RULES bound to: 3 - type: integer 
	Parameter SLAVE_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000011 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NR_OUTPUTS bound to: 32'b00000000000000000000000000000010 
	Parameter NR_ADDR_MAP_RULES bound to: 1 - type: integer 
	Parameter SLAVE_SEL_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000010 
	Parameter NoRules bound to: 1 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ERROR_RESPONSE bound to: -1160065819 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter AUX_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
	Parameter REGISTERED_GRANT bound to: FALSE - type: string 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001101 
	Parameter NR_SLAVE_PORTS bound to: 4 - type: integer 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter PORT_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter REQ_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter RESP_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000000100001 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter NumOut bound to: 4 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumOut bound to: 4 - type: integer 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001101 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001101 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter NR_MASTER_PORTS bound to: 32'b00000000000000000000000000001001 
	Parameter NR_SLAVE_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter NR_ADDR_RULES bound to: 3 - type: integer 
	Parameter BE_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter NR_SLAVE_PORTS_INTERNAL bound to: 32'b00000000000000000000000000000100 
	Parameter PORT_SEL_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter REQ_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000001000101 
	Parameter RESP_AGG_DATA_WIDTH bound to: 32'b00000000000000000000000000100001 
	Parameter DEFAULT_IDX bound to: 2'b11 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000100 
	Parameter NoRules bound to: 3 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter NumOut bound to: 32'b00000000000000000000000000000100 
	Parameter ReqDataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter RespDataWidth bound to: 32'b00000000000000000000000000100001 
	Parameter RespLat bound to: 32'b00000000000000000000000000000001 
	Parameter WriteRespOn bound to: 1'b1 
	Parameter BroadCastOn bound to: 1'b0 
	Parameter ExtPrio bound to: 1'b0 
	Parameter NumIn bound to: 32'b00000000000000000000000000001001 
	Parameter DataWidth bound to: 32'b00000000000000000000000001000101 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b0 
	Parameter LockIn bound to: 1'b0 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter ERROR_RESPONSE bound to: -1160065819 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter Cfg[NoSlvPorts] bound to: 9 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b1 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 32 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter AxiIdWidthMstPorts bound to: 32'b00000000000000000000000000000101 
	Parameter Cfg[NoSlvPorts] bound to: 9 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 1 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 4 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b1 
	Parameter Cfg[LatencyMode] bound to: 10'b0000011010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 1 - type: integer 
	Parameter Cfg[UniqueIds] bound to: 1'b0 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 32 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter ATOPs bound to: 1'b1 
	Parameter cfg_NoMstPorts bound to: 2 - type: integer 
	Parameter NoIndices bound to: 2 - type: integer 
	Parameter NoRules bound to: 2 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 1 - type: integer 
	Parameter AxiLookBits bound to: 1 - type: integer 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 1 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidth bound to: 1 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter SlvAxiIDWidth bound to: 1 - type: integer 
	Parameter NoSlvPorts bound to: 9 - type: integer 
	Parameter MaxWTrans bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b1 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000100 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 1 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter NumIn bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 4 - type: integer 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b0 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_STRB_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_MAX_WRITE_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter AXI_MAX_READ_TXNS bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter AxiAddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiUserWidth bound to: 6 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b1 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter UserWidth bound to: 6 - type: integer 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000010 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000101 
	Parameter UniqueIds bound to: 1'b0 
	Parameter FallThrough bound to: 1'b1 
	Parameter SpillAw bound to: 1'b0 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b0 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000001 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000101 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoCounters bound to: 32'b00000000000000000000000000100000 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter Bypass bound to: 1'b1 
	Parameter Bypass bound to: 1'b1 
	Parameter NumIn bound to: 32'b00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter Resp bound to: 2'b10 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter CntIdxWidth bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter CAPACITY bound to: 32'sb00000000000000000000000000000001 
	Parameter FULL_BW bound to: 1'b0 
	Parameter NIds bound to: 32'sb00000000000000000000000000100000 
	Parameter HtCapacity bound to: 32'sb00000000000000000000000000000001 
	Parameter HtIdxWidth bound to: 1 - type: integer 
	Parameter LdIdxWidth bound to: 1 - type: integer 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM head_tail_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM head_tail_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM linked_data_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv:402]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv:188]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter MaxTxns bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv:402]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_burst_splitter.sv:272]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000101 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000001 
	Parameter AxiMaxReadTxns bound to: 32'b00000000000000000000000000000001 
	Parameter FallThrough bound to: 1'b1 
	Parameter NoApbSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter SelIdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter ONEHOT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter BIN_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter NoApbSlaves bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter PipelineRequest bound to: 1'b0 
	Parameter PipelineResponse bound to: 1'b0 
	Parameter RD bound to: 1'b0 
	Parameter WR bound to: 1'b1 
	Parameter SelIdxWidth bound to: 1 - type: integer 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/fifo_v3.sv:114]
	Parameter NumIn bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000001 
	Parameter IdxWidth bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/axi-6ba48e7137b8faf2/src/axi_lite_to_apb.sv:294]
WARNING: [Synth 8-5858] RAM apb_req_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter IdcodeValue bound to: 1342184883 - type: integer 
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 1342184883 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dmi_jtag_tap.sv:222]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:86]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:87]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:88]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:216]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:218]
	Parameter STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter ResetValue bound to: 1'b0 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:291]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:291]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_2phase_clearable.sv:293]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:139]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:141]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:143]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:145]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 1'b1 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter DECOUPLED bound to: 1'b0 
	Parameter SEND_RESET_MSG bound to: 1'b1 
	Parameter RESET_MSG bound to: 2'b01 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:114]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter ResetValue bound to: 1'b0 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter DECOUPLED bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:221]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_4phase.sv:223]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:453]
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/cdc_reset_ctrlr.sv:490]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ReadByteEnable bound to: 1'b0 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000001010 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000010000000000 
	Parameter DataEnd bound to: 8'b00000101 
	Parameter ProgBufEnd bound to: 8'b00100111 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ReadByteEnable bound to: 1'b0 
	Parameter BeIdxWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter NrHarts bound to: 1024 - type: integer 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1024'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter DbgAddressBits bound to: 32'b00000000000000000000000000001100 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000001010 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000010000000000 
	Parameter MaxAar bound to: 32'b00000000000000000000000000000011 
	Parameter HasSndScratch bound to: 1'b1 
	Parameter LoadBaseAddr bound to: 5'b01010 
	Parameter DataBaseAddr bound to: 12'b001110000000 
	Parameter DataEndAddr bound to: 12'b001110000111 
	Parameter ProgBufBaseAddr bound to: 12'b001101100000 
	Parameter ProgBufEndAddr bound to: 12'b001101111111 
	Parameter AbstractCmdBaseAddr bound to: 12'b001100111000 
	Parameter AbstractCmdEndAddr bound to: 12'b001101011111 
	Parameter WhereToAddr bound to: 12'b001100000000 
	Parameter FlagsBaseAddr bound to: 12'b010000000000 
	Parameter FlagsEndAddr bound to: 12'b011111111111 
	Parameter HaltedAddr bound to: 12'b000100000000 
	Parameter GoingAddr bound to: 12'b000100000100 
	Parameter ResumingAddr bound to: 12'b000100001000 
	Parameter ExceptionAddr bound to: 12'b000100001100 
	Parameter RomSize bound to: 32'b00000000000000000000000000010011 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_mem.sv:144]
	Parameter IDCODE_VALUE bound to: 1610608051 - type: integer 
	Parameter IDCODE_VALUE bound to: 1610608051 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/tap_top.v:505]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/jtag_pulp-670643485f6ff26e/src/tap_top.v:530]
	Parameter JTAGREGSIZE bound to: 9 - type: integer 
	Parameter SYNC bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUX_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_lint_biu.sv:372]
WARNING: [Synth 8-6014] Unused sequential element internal_register_select_reg was removed.  [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/adv_dbg_if-5b6b130a03a5c9fc/rtl/adbg_lint_module.sv:222]
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/apb2per-bc68f149a1a71c65/apb2per.sv:86]
WARNING: [Synth 8-5858] RAM hartinfo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-6104] Input port 'pad_reset_n' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:137]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tck' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:138]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tdi' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:139]
WARNING: [Synth 8-6104] Input port 'pad_jtag_tms' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:141]
WARNING: [Synth 8-6104] Input port 'pad_jtag_trst' has an internal driver [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/xilinx_pulpissimo.v:142]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3331] design apb2per has unconnected port per_master_r_opc_i
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[31]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[30]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[29]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[28]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[27]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[26]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[25]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[24]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[23]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[22]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[21]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[20]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[19]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[18]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[17]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[16]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[15]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[14]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[13]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[12]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[11]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[10]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[9]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[8]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[7]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[6]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[5]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[4]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[3]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[2]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[1]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port data_i[0]
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port lint_r_aux_i
WARNING: [Synth 8-3331] design adbg_lint_biu has unconnected port lint_r_opc_i
WARNING: [Synth 8-3331] design adbg_lint_module has unconnected port data_register_i[0]
WARNING: [Synth 8-3331] design adbg_lintonly_top has unconnected port pause_dr_i
WARNING: [Synth 8-3331] design tap_top has unconnected port observ_out_i
WARNING: [Synth 8-3331] design jtag_tap_top has unconnected port test_clk_i
WARNING: [Synth 8-3331] design jtag_tap_top has unconnected port test_rstn_i
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[63]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[62]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[61]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[60]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[59]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[58]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[57]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[56]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[55]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[54]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[53]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[52]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[51]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[50]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[49]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[48]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[47]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[46]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[45]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[44]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[43]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[42]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[41]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[40]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[39]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[38]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[37]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[36]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[35]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[34]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[33]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[32]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[15]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[14]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[13]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[12]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[11]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[10]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[9]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[8]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[2]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design debug_rom has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design dm_mem has unconnected port hartsel_i[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2641.625 ; gain = 822.711 ; free physical = 3683 ; free virtual = 13196
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2653.500 ; gain = 834.586 ; free physical = 3912 ; free virtual = 13410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2653.500 ; gain = 834.586 ; free physical = 3912 ; free virtual = 13410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2672.312 ; gain = 0.000 ; free physical = 3902 ; free virtual = 13365
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr/xilinx_clk_mngr_in_context.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr/xilinx_clk_mngr_in_context.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager'
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_in_context.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_in_context.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr'
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulpissimo/safe_domain_i/cam_pclk_o' matched to 'pin' objects. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:18]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulpissimo/safe_domain_i/i2s_slave_sck_o' matched to 'pin' objects. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:19]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-508] No pins matched 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/mmcm_adv_inst/CLKOUT0'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'pad_jtag_tck_IBUF'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'oled_spim_mosi_o'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'pad_i2s0_sdi'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'pad_i2s1_sdi'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:141]
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xilinx_pulpissimo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pulpissimo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pulpissimo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3105.719 ; gain = 0.000 ; free physical = 3686 ; free virtual = 13137
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3105.719 ; gain = 0.000 ; free physical = 3692 ; free virtual = 13143
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 4278 ; free virtual = 13724
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_arg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_stopcmd_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_stopcmd_arg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_data_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_clk_div_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sdio_txrx_cmd'
INFO: [Synth 8-5544] ROM "s_crc_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_crc_clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_crc_shift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_shift_cmd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_shift_resp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_start_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sdio_txrx_data'
INFO: [Synth 8-5546] ROM "s_crc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_crc_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_crc_intx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_rx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_sddata_oen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sdio_txrx'
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_datasize" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_datasize" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_master_sel_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'i2s_tx_channel'
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg_ll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg_ur" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_cfg_filter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cam_vsync_polarity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'udma_filter_reg_if'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'udma_filter_tx_datafetch'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:135]
INFO: [Synth 8-5544] ROM "s_en_opb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sum_acc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_mulb_opb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_mulb_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_mulb_opa" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sum_inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sum_opb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'udma_filter_rx_dataout'
INFO: [Synth 8-5546] ROM "r_t_latency_access" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_en_latency_additional" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_t_cs_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_t_read_write_recovery" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_t_rwds_delay_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_t_variable_latency_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_n_hyperdevice" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_mem_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_page_bound" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'hyper_twd_trans_spliter'
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'hyper_unpack'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_ctrl.sv:264]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_ctrl.sv:246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_hyper_ctrl.sv:215]
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'udma_hyper_ctrl'
INFO: [Synth 8-4471] merging register 'busy_reg' into 'valid16_reg' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/udma_txbuffer.sv:166]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/hyperbus_phy.sv:617]
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_hyper_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_hyper_intreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_ext_act" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_ext_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_ext_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_l2_act" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_l2_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_twd_trans_l2_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'udma_hyper_busy'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/io_generic_fifo_hyper.sv:73]
INFO: [Synth 8-5546] ROM "s_rx_valid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_err_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'udma_uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'udma_uart_rx'
INFO: [Synth 8-5546] ROM "r_cmd_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_datasize" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_core-4dfb66675047f408/rtl/common/io_generic_fifo.sv:72]
INFO: [Synth 8-802] inferred FSM for state register 'r_cnt_state_reg' in module 'udma_spim_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udma_spim_ctrl'
INFO: [Synth 8-5544] ROM "is_cmd_cfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_sot" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_snc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_wai" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_dum" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_txd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_rxd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_ful" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_rxc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_rpt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_rpe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_cmd_eot" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_qspi-a05abba6367cd932/rtl/udma_spim_txrx.sv:199]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'udma_spim_txrx'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'udma_spim_txrx'
INFO: [Synth 8-5546] ROM "r_cmd_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_cmd_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_rx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_startaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_tx_continuous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_do_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'udma_i2c_bus_ctrl'
INFO: [Synth 8-5546] ROM "sda_chk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_oen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl_oen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'udma_i2c_control'
INFO: [Synth 8-5544] ROM "s_div_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sample_div" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "udma_cmd_ready_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_en_bus_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_rx_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_div_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_sample_div" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "udma_cmd_ready_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_en_bus_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_rx_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_data_tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pad_cfg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_corestatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_pad_fun0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "check_fprm" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "regb_used_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "fp_op_group" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "apu_lat_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'debug_fsm_cs_reg' in module 'cv32e40p_controller'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:1334]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_id_stage.sv:579]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_alu_div.sv:109]
INFO: [Synth 8-802] inferred FSM for state register 'State_SP_reg' in module 'cv32e40p_alu_div'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_mult.sv:326]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_mult.sv:326]
INFO: [Synth 8-802] inferred FSM for state register 'mulh_CS_reg' in module 'cv32e40p_mult'
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[upie]' into 'mstatus_q_reg[uie]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1151]
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[mprv]' into 'mstatus_q_reg[uie]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1151]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[ebreaks]' into 'dcsr_q_reg[ebreaku]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1151]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stopcount]' into 'dcsr_q_reg[ebreaku]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1151]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stoptime]' into 'dcsr_q_reg[ebreaku]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1151]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[mprven]' into 'dcsr_q_reg[ebreaku]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_cs_registers.sv:1151]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/fpnew-62313c8dc613cd59/src/fpnew_fma_multi.sv:406]
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "State_ctl_S" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "C_BIAS_AONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_HALF_BIAS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'fpnew_divsqrt_multi'
INFO: [Synth 8-5544] ROM "fmt_shift_compensation" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FP_ENCODINGS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_width3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_opgroup3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_write_ctrl'
INFO: [Synth 8-5544] ROM "BRESP_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_read_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'lint_2_axi'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/common_cells-a025d4426209aa2e/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'tap_state_q_reg' in module 'dmi_jtag_tap'
INFO: [Synth 8-5544] ROM "update_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_logic_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cdc_4phase_src'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cdc_4phase_dst'
INFO: [Synth 8-802] inferred FSM for state register 'initiator_state_q_reg' in module 'cdc_reset_ctrlr_half'
INFO: [Synth 8-5544] ROM "initiator_phase_transition_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "initiator_clear_seq_phase" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "initiator_clear_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "initiator_isolate_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dmi_jtag'
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[ackhavereset]' into 'dmcontrol_q_reg[hartreset]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[zero1]' into 'dmcontrol_q_reg[hartreset]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[hasel]' into 'dmcontrol_q_reg[hartreset]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[setresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[clrresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:543]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess128]' into 'dmcontrol_q_reg[hartreset]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:589]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess64]' into 'dmcontrol_q_reg[hartreset]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:589]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess16]' into 'sbcs_q_reg[sbaccess32]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:589]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess8]' into 'sbcs_q_reg[sbaccess32]' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/riscv-dbg-7c98112a0e15ffb0/src/dm_csrs.sv:589]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_mem'
INFO: [Synth 8-802] inferred FSM for state register 'lint_fsm_state_reg' in module 'adbg_lint_biu'
INFO: [Synth 8-802] inferred FSM for state register 'module_state_reg' in module 'adbg_lint_module'
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_inhibit_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'offset_fsm_cs_reg' in module 'tcdm_arbiter_2x1'
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_reg' [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/rtl/pulp_clock_gating_xilinx.sv:22]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                            00000
             CVP2_PHASE1 |                             0001 |                            00011
             CVP2_PHASE2 |                             0010 |                            00100
             CVP1_PHASE1 |                             0011 |                            00001
             CVP1_PHASE2 |                             0100 |                            00010
             CVP3_PHASE1 |                             0101 |                            00101
             CVP3_PHASE2 |                             0110 |                            00110
            BBGEN_PHASE1 |                             0111 |                            00111
            BBGEN_PHASE2 |                             1000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'apb_fll_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
             ST_BUF_TRAN |                               01 |                               01
             ST_BUF_WAIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'udma_stream_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0000 |                             0000
             ST_TX_START |                             0001 |                             0011
               ST_TX_DIR |                             0010 |                             0101
             ST_TX_SHIFT |                             0011 |                             0110
               ST_TX_CRC |                             0100 |                             0111
              ST_TX_STOP |                             0101 |                             0100
             ST_RX_START |                             0110 |                             1000
               ST_RX_DIR |                             0111 |                             1010
             ST_RX_SHIFT |                             1000 |                             1011
               ST_RX_CRC |                             1001 |                             1100
            ST_WAIT_BUSY |                             1010 |                             0010
                 ST_WAIT |                             1011 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sdio_txrx_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0000 |                            00000
             ST_RX_START |                             0001 |                            01010
             ST_RX_SHIFT |                             0010 |                            01100
               ST_RX_CRC |                             0011 |                            01101
             ST_TX_START |                             0100 |                            00010
             ST_TX_SHIFT |                             0101 |                            00100
               ST_TX_CRC |                             0110 |                            00101
               ST_TX_END |                             0111 |                            00110
           ST_TX_CRCSTAT |                             1000 |                            00111
              ST_TX_BUSY |                             1001 |                            01000
       ST_TX_DELAY_START |                             1010 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sdio_txrx_data'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ST_CMD_ONLY |                               00 |                               00
            ST_WAIT_LAST |                               01 |                               01
             ST_WAIT_EOT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sdio_txrx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_START |                               00 |                               00
               ST_SAMPLE |                               01 |                               01
                 ST_WAIT |                               10 |                               10
              ST_RUNNING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'i2s_tx_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
               ST_SAMPLE |                               01 |                               01
                 ST_BUSY |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'udma_filter_reg_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                               00
              ST_RUNNING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'udma_filter_tx_datafetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                               00
              ST_RUNNING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'udma_filter_rx_dataout'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STANDBY |                               00 | 00000000000000000000000000000000
                   SETUP |                               01 | 00000000000000000000000000000001
             TRANSACTION |                               10 | 00000000000000000000000000000010
                     END |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'hyper_twd_trans_spliter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STANDBY |                               00 | 00000000000000000000000000000000
                   SETUP |                               01 | 00000000000000000000000000000001
             TRANSACTION |                               10 | 00000000000000000000000000000010
                     END |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'hyper_unpack'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 | 00000000000000000000000000000000
                   SETUP |                              001 | 00000000000000000000000000000001
                   REG_W |                              010 | 00000000000000000000000000000010
         READTRANSACTION |                              011 | 00000000000000000000000000000100
        WRITETRANSACTION |                              100 | 00000000000000000000000000000011
                     END |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'udma_hyper_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'en_sync_reg' [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_hyper-268b385f057e6bde/udma-hyperbus/src/clock_diff_out.sv:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                  ISSUED |                               01 | 00000000000000000000000000000001
                    BUSY |                               10 | 00000000000000000000000000000010
                     END |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'udma_hyper_busy'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
                  PARITY |                              011 |                              011
          STOP_BIT_FIRST |                              100 |                              100
           STOP_BIT_LAST |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'udma_uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
                    DATA |                              010 |                              010
                  PARITY |                              011 |                              011
                STOP_BIT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'udma_uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_CNT_IDLE |                               00 |                               00
           S_CNT_RUNNING |                               01 |                               01
                  iSTATE |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_cnt_state_reg' using encoding 'sequential' in module 'udma_spim_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              WAIT_CYCLE |                              001 |                              101
               WAIT_DONE |                              010 |                              001
              WAIT_EVENT |                              011 |                              011
              WAIT_CHECK |                              100 |                              010
               DO_REPEAT |                              101 |                              100
                CLEAR_CS |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'udma_spim_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                                0 |                             0000
              RX_RECEIVE |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'udma_spim_txrx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                             0000
            TX_WAIT_DATA |                               01 |                             0010
                 TX_SEND |                               10 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'udma_spim_txrx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00000 |                            00000
          S_START_PHASE1 |                            00001 |                            00001
          S_START_PHASE2 |                            00010 |                            00010
          S_START_PHASE3 |                            00011 |                            00011
          S_START_PHASE4 |                            00100 |                            00100
           S_STOP_PHASE1 |                            00101 |                            00101
           S_STOP_PHASE2 |                            00110 |                            00110
           S_STOP_PHASE3 |                            00111 |                            00111
           S_STOP_PHASE4 |                            01000 |                            01000
             S_WR_PHASE1 |                            01001 |                            10001
             S_WR_PHASE2 |                            01010 |                            10010
             S_WR_PHASE3 |                            01011 |                            10011
             S_WR_PHASE4 |                            01100 |                            10100
             S_RD_PHASE1 |                            01101 |                            01001
             S_RD_PHASE2 |                            01110 |                            01010
             S_RD_PHASE3 |                            01111 |                            01011
             S_RD_PHASE4 |                            10000 |                            01100
           S_WAIT_PHASE1 |                            10001 |                            01101
           S_WAIT_PHASE2 |                            10010 |                            01110
           S_WAIT_PHASE3 |                            10011 |                            01111
           S_WAIT_PHASE4 |                            10100 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'udma_i2c_bus_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          ST_WAIT_IN_CMD |                             0000 |                             0000
             ST_GET_WAIT |                             0001 |                             1001
             ST_CMD_DONE |                             0010 |                             0010
              ST_WAIT_EV |                             0011 |                             0001
                 ST_READ |                             0100 |                             0011
           ST_STORE_DATA |                             0101 |                             0110
           ST_WRITE_BYTE |                             0110 |                             0101
                ST_WRITE |                             0111 |                             0100
             ST_GET_DATA |                             1000 |                             1000
              ST_GET_RPT |                             1001 |                             1011
             ST_SKIP_CMD |                             1010 |                             0111
              ST_GET_CFG |                             1011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'udma_i2c_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               HAVERESET |                              001 |                              001
                 RUNNING |                              010 |                              010
                  HALTED |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'debug_fsm_cs_reg' in module 'cv32e40p_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  DIVIDE |                              010 |                               01
                  FINISH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_SP_reg' using encoding 'one-hot' in module 'cv32e40p_alu_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_MULT |                              000 |                              000
                   STEP0 |                              001 |                              001
                   STEP1 |                              010 |                              010
                   STEP2 |                              011 |                              011
                  FINISH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mulh_CS_reg' using encoding 'sequential' in module 'cv32e40p_mult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    BUSY |                               01 |                               01
                    HOLD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'fpnew_divsqrt_multi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
      WAIT_W_GRANT_VALID |                              001 |                              011
                   BURST |                              010 |                              010
           DISPATCH_RESP |                              011 |                              001
                   ERROR |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_write_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 BURST_R |                              001 |                              010
       WAIT_BURST_RREADY |                              010 |                              110
        WAIT_BURST_GRANT |                              011 |                              101
            LAST_BURST_R |                              100 |                              100
        WAIT_LAST_RREADY |                              101 |                              111
                SINGLE_R |                              110 |                              001
             WAIT_RREADY |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_read_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              WRITE_DATA |                              001 |                              010
              WRITE_ADDR |                              010 |                              011
              WRITE_WAIT |                              011 |                              100
               READ_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'lint_2_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RunTestIdle |                 0000000000000001 |                             0001
            SelectDrScan |                 0000000000000010 |                             0010
            SelectIrScan |                 0000000000000100 |                             1001
          TestLogicReset |                 0000000000001000 |                             0000
               CaptureIr |                 0000000000010000 |                             1010
                 ShiftIr |                 0000000000100000 |                             1011
                 Exit1Ir |                 0000000001000000 |                             1100
                 PauseIr |                 0000000010000000 |                             1101
                 Exit2Ir |                 0000000100000000 |                             1110
                UpdateIr |                 0000001000000000 |                             1111
               CaptureDr |                 0000010000000000 |                             0011
                 ShiftDr |                 0000100000000000 |                             0100
                 Exit1Dr |                 0001000000000000 |                             0101
                 PauseDr |                 0010000000000000 |                             0110
                 Exit2Dr |                 0100000000000000 |                             0111
                UpdateDr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_q_reg' using encoding 'one-hot' in module 'dmi_jtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
         WAIT_ACK_ASSERT |                               01 |                               01
       WAIT_ACK_DEASSERT |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cdc_4phase_src'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_DOWNSTREAM_ACK |                               01 |                               01
       WAIT_REQ_DEASSERT |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cdc_4phase_dst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ISOLATE |                             0000 |                             0001
        WAIT_ISOLATE_ACK |                             0001 |                             0011
  WAIT_ISOLATE_PHASE_ACK |                             0010 |                             0010
                   CLEAR |                             0011 |                             0100
          WAIT_CLEAR_ACK |                             0100 |                             0110
    WAIT_CLEAR_PHASE_ACK |                             0101 |                             0101
              POST_CLEAR |                             0110 |                             0111
                FINISHED |                             0111 |                             1000
                    IDLE |                             1000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'initiator_state_q_reg' using encoding 'sequential' in module 'cdc_reset_ctrlr_half'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
           WaitReadValid |                              010 |                              010
                   Write |                              011 |                              011
          WaitWriteValid |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                  S_DATA |                               01 |                               01
                  S_RESP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lint_fsm_state_reg' using encoding 'sequential' in module 'adbg_lint_biu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_idle |                             0000 |                             0000
            STATE_Rbegin |                             0001 |                             0001
            STATE_Rready |                             0010 |                             0010
           STATE_Rstatus |                             0011 |                             0011
            STATE_Rburst |                             0100 |                             0100
              STATE_Rcrc |                             0101 |                             1001
            STATE_Wready |                             0110 |                             0101
             STATE_Wwait |                             0111 |                             0110
            STATE_Wburst |                             1000 |                             0111
              STATE_Wcrc |                             1001 |                             1010
            STATE_Wmatch |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'module_state_reg' using encoding 'sequential' in module 'adbg_lint_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              WAIT_GNT_0 |                              001 |                              001
            WAIT_VALID_0 |                              010 |                              011
              WAIT_GNT_1 |                              011 |                              010
            WAIT_VALID_1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'offset_fsm_cs_reg' using encoding 'sequential' in module 'tcdm_arbiter_2x1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 1025 ; free virtual = 10484
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[0].i_clk_mux' (hyperbus_mux_generic) to 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[2].i_clk_mux'
INFO: [Synth 8-223] decloning instance 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[0].i_clk_mux' (hyperbus_mux_generic) to 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[4].i_clk_mux'
INFO: [Synth 8-223] decloning instance 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[0].i_clk_mux' (hyperbus_mux_generic) to 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/hyperbus_delay_line_i/genblk2[2].genblk1[6].i_clk_mux'

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |pad_frame__GC0                    |           1|        64|
|2     |udma_cmd_queue                    |           8|      6072|
|3     |udma_hyperbus_mulid__GC0          |           1|     24033|
|4     |io_tx_fifo__parameterized1__1__GU |           1|       590|
|5     |udma_core                         |           1|     36558|
|6     |udma_subsystem__GCB1              |           1|      8918|
|7     |udma_subsystem__GCB2              |           1|     17317|
|8     |udma_subsystem__GCB3              |           1|     33648|
|9     |soc_peripherals__GCB0             |           1|     40492|
|10    |soc_peripherals__GCB1             |           1|     12612|
|11    |cv32e40p_core__GB0                |           1|     33610|
|12    |cv32e40p_ex_stage                 |           1|      9498|
|13    |fc_subsystem__GCB0                |           1|     37335|
|14    |fc_subsystem__GCB1                |           1|      3101|
|15    |soc_interconnect__GB0             |           1|     33884|
|16    |soc_interconnect__GB1             |           1|      8755|
|17    |soc_interconnect__GB2             |           1|     32727|
|18    |soc_interconnect_wrap__GC0        |           1|     17184|
|19    |dm_csrs__GB0                      |           1|     38297|
|20    |muxpart__1095_dm_csrs             |           1|     12276|
|21    |dm_csrs__GB2                      |           1|     11253|
|22    |dm_mem__GB0                       |           1|     32788|
|23    |dm_mem__GB1                       |           1|     25713|
|24    |dm_sba                            |           1|       743|
|25    |pulp_soc__GC0                     |           1|     13337|
|26    |safe_domain                       |           1|      1046|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   3 Input     59 Bit       Adders := 3     
	   2 Input     54 Bit       Adders := 1     
	   2 Input     51 Bit       Adders := 5     
	   3 Input     51 Bit       Adders := 5     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 53    
	   3 Input     32 Bit       Adders := 3     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 39    
	   2 Input     20 Bit       Adders := 12    
	   2 Input     19 Bit       Adders := 55    
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 24    
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   7 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 6     
	   6 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 28    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 19    
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 38    
	   2 Input      3 Bit       Adders := 128   
	   3 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 454   
	   3 Input      2 Bit       Adders := 102   
	   2 Input      1 Bit       Adders := 69    
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input     17 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 39    
	   2 Input      3 Bit         XORs := 48    
	   2 Input      1 Bit         XORs := 43    
+---XORs : 
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 40    
	                3 Bit    Wide XORs := 88    
	                2 Bit    Wide XORs := 88    
+---Registers : 
	             1024 Bit    Registers := 3     
	              256 Bit    Registers := 4     
	              215 Bit    Registers := 8     
	              211 Bit    Registers := 64    
	              136 Bit    Registers := 1     
	               83 Bit    Registers := 4     
	               79 Bit    Registers := 20    
	               78 Bit    Registers := 8     
	               73 Bit    Registers := 10    
	               72 Bit    Registers := 8     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 11    
	               59 Bit    Registers := 4     
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               53 Bit    Registers := 2     
	               51 Bit    Registers := 60    
	               46 Bit    Registers := 2     
	               43 Bit    Registers := 8     
	               41 Bit    Registers := 1     
	               38 Bit    Registers := 5     
	               34 Bit    Registers := 8     
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 332   
	               28 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 142   
	               19 Bit    Registers := 88    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 118   
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 15    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 200   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 140   
	                5 Bit    Registers := 59    
	                4 Bit    Registers := 116   
	                3 Bit    Registers := 225   
	                2 Bit    Registers := 931   
	                1 Bit    Registers := 1529  
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	            1024K Bit         RAMs := 4     
	             256K Bit         RAMs := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 14    
	   4 Input   1024 Bit        Muxes := 1     
	  29 Input    256 Bit        Muxes := 3     
	   9 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    211 Bit        Muxes := 7     
	   2 Input    136 Bit        Muxes := 1     
	   4 Input     83 Bit        Muxes := 1     
	   4 Input     79 Bit        Muxes := 2     
	   2 Input     79 Bit        Muxes := 2     
	   2 Input     76 Bit        Muxes := 2     
	   4 Input     73 Bit        Muxes := 2     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 88    
	   2 Input     65 Bit        Muxes := 2     
	  25 Input     64 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 71    
	  30 Input     64 Bit        Muxes := 1     
	  31 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 2     
	   4 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 71    
	   4 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 18    
	   3 Input     57 Bit        Muxes := 1     
	   4 Input     57 Bit        Muxes := 2     
	  17 Input     57 Bit        Muxes := 1     
	   8 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 17    
	   4 Input     52 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 4     
	   3 Input     52 Bit        Muxes := 1     
	   4 Input     51 Bit        Muxes := 15    
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 4     
	   4 Input     38 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 6     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 8     
	   4 Input     33 Bit        Muxes := 22    
	   2 Input     32 Bit        Muxes := 572   
	   4 Input     32 Bit        Muxes := 51    
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 31    
	   6 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 5     
	  25 Input     32 Bit        Muxes := 5     
	  31 Input     32 Bit        Muxes := 1     
	  47 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 23    
	  16 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   5 Input     31 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 6     
	   2 Input     25 Bit        Muxes := 4     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     23 Bit        Muxes := 18    
	   4 Input     23 Bit        Muxes := 5     
	   5 Input     23 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 177   
	   4 Input     20 Bit        Muxes := 6     
	   6 Input     20 Bit        Muxes := 2     
	  15 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 183   
	   4 Input     19 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 77    
	   7 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 6     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 15    
	   4 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 18    
	   4 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 86    
	  11 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 3     
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 179   
	   4 Input      8 Bit        Muxes := 24    
	  12 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 5     
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 12    
	   8 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 191   
	  12 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	  10 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 6     
	  20 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 10    
	   7 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 185   
	  28 Input      5 Bit        Muxes := 2     
	  10 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 6     
	   7 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 4     
	  33 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 5     
	  18 Input      5 Bit        Muxes := 2     
	  16 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 373   
	   5 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 10    
	  10 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 31    
	  32 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 7     
	  18 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 13    
	   8 Input      4 Bit        Muxes := 3     
	  43 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 568   
	   4 Input      3 Bit        Muxes := 49    
	   9 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 39    
	  12 Input      3 Bit        Muxes := 11    
	  20 Input      3 Bit        Muxes := 10    
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 16    
	   5 Input      3 Bit        Muxes := 38    
	  43 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 4     
	  38 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1117  
	   7 Input      2 Bit        Muxes := 52    
	   4 Input      2 Bit        Muxes := 48    
	   5 Input      2 Bit        Muxes := 12    
	  15 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 71    
	   8 Input      2 Bit        Muxes := 5     
	  11 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 5     
	  16 Input      2 Bit        Muxes := 9     
	  46 Input      2 Bit        Muxes := 4     
	  20 Input      2 Bit        Muxes := 17    
	  43 Input      2 Bit        Muxes := 4     
	  24 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4703  
	   4 Input      1 Bit        Muxes := 287   
	   3 Input      1 Bit        Muxes := 169   
	  16 Input      1 Bit        Muxes := 191   
	  10 Input      1 Bit        Muxes := 37    
	   6 Input      1 Bit        Muxes := 331   
	  14 Input      1 Bit        Muxes := 12    
	  15 Input      1 Bit        Muxes := 159   
	  11 Input      1 Bit        Muxes := 94    
	  21 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 184   
	   9 Input      1 Bit        Muxes := 55    
	  12 Input      1 Bit        Muxes := 46    
	   8 Input      1 Bit        Muxes := 73    
	   7 Input      1 Bit        Muxes := 176   
	  13 Input      1 Bit        Muxes := 2     
	  24 Input      1 Bit        Muxes := 22    
	  28 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 6     
	  30 Input      1 Bit        Muxes := 22    
	  47 Input      1 Bit        Muxes := 42    
	  48 Input      1 Bit        Muxes := 4     
	  41 Input      1 Bit        Muxes := 2     
	  46 Input      1 Bit        Muxes := 7     
	  20 Input      1 Bit        Muxes := 37    
	  43 Input      1 Bit        Muxes := 3     
	  22 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pad_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 126   
	   4 Input      1 Bit        Muxes := 34    
Module fpga_slow_clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udma_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module io_generic_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module udma_ch_addrgen__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_tx_channels 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   4 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module udma_arbiter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module io_generic_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               59 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     59 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_generic_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     38 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module udma_ch_addrgen__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module udma_ch_addrgen__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module io_generic_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_tx_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udma_stream_unit 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
Module udma_rx_channels 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module udma_apb_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module udma_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module pulp_clock_gating_async__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_clock_gating_async 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module io_generic_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_tx_fifo__parameterized1__1__GU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udma_hyper_reg_if_mulid 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 19    
Module udma_hyper_busy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module io_generic_fifo_hyper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              211 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module hyper_rr_flag_req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module hyper_arb_primitive__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module hyper_arb_primitive 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    211 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module udma_hyper_reg_if_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 9     
Module hyper_twd_trans_spliter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module dc_data_buffer_hyper 
Detailed RTL Component Info : 
+---Registers : 
	              215 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring_hyper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector_hyper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring_hyper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module dc_data_buffer_hyper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               83 Bit    Registers := 4     
+---Muxes : 
	   4 Input     83 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dc_token_ring_hyper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dc_synchronizer_hyper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector_hyper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring_hyper__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dc_synchronizer_hyper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module udma_cfg_outbuff 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module hyper_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
Module udma_hyper_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   6 Input     20 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module udma_hyper_busy_phy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module udma_rxbuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module dc_data_buffer_hyper__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring_hyper__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector_hyper__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring_hyper__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module udma_txbuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module dc_data_buffer_hyper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring_hyper__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector_hyper__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring_hyper__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer_hyper__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ddr_out__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cmd_addr_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
Module hyperbus_mux_generic__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hyperbus_mux_generic__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hyperbus_mux_generic__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hyperbus_mux_generic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module binary_to_gray_hyper__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
Module binary_to_gray_hyper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
Module gray_to_binary_hyper__1 
Detailed RTL Component Info : 
+---XORs : 
	                5 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary_hyper 
Detailed RTL Component Info : 
+---XORs : 
	                5 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module cdc_fifo_gray_hyper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                5 Bit    Registers := 8     
Module read_clk_rwds 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ddr_out__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr_out 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hyperbus_phy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	  15 Input     20 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 31    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 11    
	  16 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module clk_gen_hyper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module pulp_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_i2c_reg_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	  11 Input      1 Bit        Muxes := 16    
Module io_generic_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__23 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__22 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__21 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__20 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module io_generic_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__19 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__18 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__17 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__16 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__15 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__14 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__13 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__12 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udma_i2c_bus_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 7     
Module udma_i2c_control__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	  12 Input      8 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 16    
Module pulp_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_i2c_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	  11 Input      1 Bit        Muxes := 16    
Module io_generic_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__24 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module io_generic_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__11 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__10 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udma_i2c_bus_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 7     
Module udma_i2c_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	  12 Input      8 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 16    
Module pulp_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_tx 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_sdio_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  13 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 8     
Module pulp_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module udma_clk_div_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udma_clkgen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module pulp_sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sdio_crc7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_txrx_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              136 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    136 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	  12 Input      6 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 13    
Module sdio_crc16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_crc16__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_crc16__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_crc16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sdio_txrx_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 3     
	  11 Input      9 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  11 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 16    
Module sdio_txrx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 7     
Module io_generic_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__31 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__30 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__29 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__28 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__27 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__32 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__25 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__26 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module udma_spim_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 15    
Module pulp_sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module udma_clk_div_cnt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udma_clkgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module gray_to_binary__7 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__6 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__5 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__4 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module io_generic_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__11 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__10 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__9 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__8 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module io_generic_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__3 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__12 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__1 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__2 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module edge_propagator_tx__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module io_generic_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module udma_spim_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  10 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  10 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 120   
	  11 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 43    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 36    
Module udma_spim_txrx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module pulp_sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_uart_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 12    
	  13 Input      1 Bit        Muxes := 2     
Module io_generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__47 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__46 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__45 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__44 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udma_uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module gray_to_binary__parameterized0__39 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__37 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__38 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sync__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udma_uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 14    
Module pulp_sync__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_uart_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udma_filter_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 20    
	               19 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 22    
Module io_generic_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_tx_fifo_mark__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module udma_filter_tx_datafetch__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
Module io_generic_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module io_tx_fifo_mark 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module udma_filter_tx_datafetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
Module udma_filter_au 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udma_filter_bincu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module io_generic_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module udma_filter_rx_dataout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 4     
	   4 Input     19 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 10    
Module udma_filter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
Module camera_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 11    
Module gray_to_binary__15 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__16 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__13 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__14 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module sync__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module camera_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module pulp_sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_propagator_ack__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module udma_i2s_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 17    
Module io_generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module io_tx_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__43 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__42 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__41 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__40 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module gray_to_binary__parameterized0__35 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__parameterized0__36 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module sync__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
Module gray_to_binary__parameterized0__33 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__parameterized0__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module gray_to_binary__parameterized0__34 
Detailed RTL Component Info : 
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sync__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module i2s_clk_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module i2s_clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module pulp_sync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module i2s_ws_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module i2s_ws_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module i2s_clkws_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module i2s_rx_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cic_integrator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module cic_integrator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module cic_integrator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module cic_integrator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module cic_integrator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 4     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cic_comb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     51 Bit       Adders := 1     
+---Registers : 
	               51 Bit    Registers := 8     
+---Muxes : 
	   4 Input     51 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module varcic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pdm_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 9     
Module i2s_tx_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 9     
Module i2s_txrx 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udma_subsystem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module soc_event_generator 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	  29 Input    256 Bit        Muxes := 3     
	   9 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module apb_node 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 20    
Module apb_fll_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  22 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
Module apb_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 32    
	                2 Bit    Registers := 32    
+---Muxes : 
	  25 Input     64 Bit        Muxes := 6     
	  25 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module apb_soc_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 64    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  30 Input     64 Bit        Muxes := 1     
	  31 Input     64 Bit        Muxes := 1     
	  31 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	  30 Input      1 Bit        Muxes := 22    
Module adv_timer_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 32    
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 28    
+---Muxes : 
	  47 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  47 Input      1 Bit        Muxes := 42    
	   2 Input      1 Bit        Muxes := 42    
	  48 Input      1 Bit        Muxes := 4     
Module timer_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module timer_cntrl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module input_stage 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module prescaler__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module up_down_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module comparator__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module apb_adv_timer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module pulp_sync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module timer_unit_counter_presc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter_presc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_unit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module apb_timer_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 21    
Module cv32e40p_apu_disp 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module cv32e40p_popcnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 16    
Module cv32e40p_ff_one 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40p_alu_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module cv32e40p_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 2     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 36    
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	   6 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cv32e40p_mult 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     17 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
Module cv32e40p_ex_stage 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cv32e40p_sleep_unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cv32e40p_prefetch_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cv32e40p_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module cv32e40p_obi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module cv32e40p_prefetch_buffer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cv32e40p_aligner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module cv32e40p_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module cv32e40p_if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40p_hwloop_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cv32e40p_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 93    
Module cv32e40p_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 2     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  20 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 2     
	  43 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 4     
	  20 Input      3 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	  43 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	  46 Input      2 Bit        Muxes := 4     
	  20 Input      2 Bit        Muxes := 13    
	  43 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	  24 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 44    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	  46 Input      1 Bit        Muxes := 7     
	  20 Input      1 Bit        Muxes := 36    
	   9 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
	  43 Input      1 Bit        Muxes := 3     
	  22 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
Module cv32e40p_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  16 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 34    
	   4 Input      5 Bit        Muxes := 2     
	  16 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 27    
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 38    
	  16 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	  16 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
Module cv32e40p_int_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  33 Input      5 Bit        Muxes := 1     
Module cv32e40p_id_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 29    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module cv32e40p_load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module cv32e40p_cs_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
	  20 Input      1 Bit        Muxes := 1     
Module cv32e40p_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module lzc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module lzc 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_fma_multi 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     77 Bit       Adders := 1     
	   2 Input     76 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   7 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 4     
	   4 Input     23 Bit        Muxes := 3     
	   5 Input     23 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 18    
Module fpnew_opgroup_multifmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
Module lzc__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module lzc__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module preprocess_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               53 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     52 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module iteration_div_sqrt_mvp__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module iteration_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     59 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module control_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 71    
	   4 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 4     
	   3 Input     57 Bit        Muxes := 1     
	   4 Input     57 Bit        Muxes := 2     
	  17 Input     57 Bit        Muxes := 1     
	   8 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
Module norm_div_sqrt_mvp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 14    
	   2 Input     53 Bit        Muxes := 17    
	   2 Input     52 Bit        Muxes := 4     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module fpnew_divsqrt_multi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
Module lzc__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module lzc__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module fpnew_noncomp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 14    
	   4 Input     23 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
Module fpnew_opgroup_fmt_slice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module lzc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_rounding__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpnew_cast_multi 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   6 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 5     
	   5 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module fpnew_opgroup_multifmt_slice__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lzc__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module fpnew_top 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
Module obi_pulp_adapter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module apb_interrupt_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 228   
	   4 Input      1 Bit        Muxes := 32    
Module obi_pulp_adapter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fc_subsystem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lint_2_axi__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module addr_decode__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module delta_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module lzc__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module fifo_v3__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module delta_counter__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module lzc__parameterized5__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spill_register_flushable__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module spill_register_flushable__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module lzc__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module fifo_v3__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module spill_register_flushable__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spill_register_flushable__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module spill_register_flushable__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_xbar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 18    
Module lint_2_axi__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module lint_2_axi 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module addr_decode__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_demux__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module tcdm_error_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_decode__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_demux__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module tcdm_error_slave__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_decode__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_demux__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module tcdm_error_slave__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tcdm_error_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_decode__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_demux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module addr_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_demux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module tcdm_error_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addr_dec_resp_mux__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module lzc__parameterized5__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__13 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__15 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module addr_decode__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_dec_resp_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module addr_dec_resp_mux__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module lzc__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lzc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rr_arb_tree__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     79 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     79 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_v3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_write_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module lint64_to_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module axi_read_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 8     
Module lint64_to_32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module fifo_v3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 9     
Module delta_counter__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module delta_counter__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 96    
Module fifo_v3__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module rr_arb_tree__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
Module axi_demux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module fifo_v3__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delta_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id_queue 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module delta_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_burst_splitter_counters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_burst_splitter_ax_chan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module id_queue__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module delta_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_burst_splitter_counters__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_burst_splitter_ax_chan__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module axi_burst_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 3     
Module fifo_v3__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized9__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_v3__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module rr_arb_tree__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_to_apb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module soc_interconnect_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_v3__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dm_csrs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 18    
	   7 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   7 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module dm_sba 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 5     
Module debug_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dm_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 9     
	   4 Input   1024 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 29    
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module gray_to_binary__37 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__36 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__1 
Detailed RTL Component Info : 
+---Registers : 
	               79 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module sync__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__35 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable 
Detailed RTL Component Info : 
+---Registers : 
	               79 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module sync__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__33 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__34 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__31 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__32 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module sync__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__29 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__30 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               79 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__27 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__28 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               78 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__25 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__26 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               43 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__23 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__24 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module sync__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module gray_to_binary__21 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__22 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               72 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module gray_to_binary__19 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module gray_to_binary__20 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module spill_register_flushable__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 1     
Module sync__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module l2_ram_multi_bank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 6     
Module boot_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gray_to_binary__17 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__18 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module sync__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
Module pulp_sync__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pulp_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pulp_sync_wedge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpga_clk_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module dmi_jtag_tap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
Module sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cdc_2phase_src_clearable 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cdc_2phase_dst_clearable 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_4phase_src__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module sync__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_4phase_dst__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module cdc_reset_ctrlr_half__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
Module sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_4phase_src 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module sync__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_4phase_dst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module cdc_reset_ctrlr_half 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
Module cdc_2phase_clearable 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cdc_2phase_src_clearable__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cdc_2phase_dst_clearable__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_4phase_src__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module sync__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_4phase_dst__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module cdc_reset_ctrlr_half__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
Module sync__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_4phase_src__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module sync__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_4phase_dst__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module cdc_reset_ctrlr_half__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
Module cdc_2phase_clearable__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module dmi_cdc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmi_jtag 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module tap_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 6     
Module bscell__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bscell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module jtag_tap_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module adbg_lint_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module adbg_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module adbg_lint_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 6     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module adbg_lintonly_top 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_arbiter_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 9     
Module apb2per 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module pulp_soc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/cv32e40p-1bd0b2f06e9c89fa/rtl/cv32e40p_mult.sv:230]
DSP Report: Generating DSP short_mul, operation Mode is: A*B.
DSP Report: operator short_mul is absorbed into DSP short_mul.
DSP Report: Generating DSP short_mac, operation Mode is: PCIN+A:B+C.
DSP Report: operator short_mac is absorbed into DSP short_mac.
DSP Report: Generating DSP dot_short_mul[1], operation Mode is: A*B.
DSP Report: operator dot_short_mul[1] is absorbed into DSP dot_short_mul[1].
DSP Report: Generating DSP dot_short_result, operation Mode is: C+A*B.
DSP Report: operator dot_short_result is absorbed into DSP dot_short_result.
DSP Report: operator dot_short_mul[0] is absorbed into DSP dot_short_result.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[1].i_i2c /\genblk1[3].i_event_sync /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[1].i_i2c /\genblk1[1].i_event_sync /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[1].i_i2c /\genblk1[2].i_event_sync /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[1].i_i2c /\genblk1[0].i_event_sync /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[0].i_i2c /\genblk1[3].i_event_sync /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[0].i_i2c /\genblk1[1].i_event_sync /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[0].i_i2c /\genblk1[2].i_event_sync /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[0].i_i2c /\genblk1[0].i_event_sync /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[1].i_i2c /i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[1].i_i2c /u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[0].i_i2c /i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_0/\i_i2c_gen[0].i_i2c /u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__47.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__46.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__45.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__44.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__43.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__42.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__37.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__38.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__39.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__40.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__41.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__48.
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[0]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[1]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[2]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[3]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[3]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[4]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[4]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[5]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[5]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[6]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[11]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[11]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[12]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[12]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[13]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[13]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[14]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[14]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[15]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[15]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[16]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[16]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[17]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[17]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[18]'
INFO: [Synth 8-3886] merging instance 'hyper_unpack_i/page_bound_length_reg[18]' (FDCE) to 'hyper_unpack_i/page_bound_length_reg[19]'
INFO: [Synth 8-3886] merging instance 'phy_i/hyper_rwds_oe_o_reg[0]' (FDC) to 'phy_i/hyper_rwds_oe_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[3]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[4]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[5]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[6]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[7]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[8]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[9]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[10]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[11]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[12]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[13]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[14]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[15]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[16]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[17]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[18]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[19]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[20]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[21]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[22]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[23]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[24]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[25]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[26]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[27]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[28]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[29]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_reg_if/r_t_rwds_delay_line_reg[30]' (FDCE) to 'u_reg_if/r_t_rwds_delay_line_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[0]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[1]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[2]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[3]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[4]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[5]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[6]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[7]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[8]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[9]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[10]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[11]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[12]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[13]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[14]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[15]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[16]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[17]' (FDCE) to 'u_rx_channels/genblk2[0].i_stream_unit/r_rd_ptr_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/\genblk2[0].i_stream_unit /\r_rd_ptr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_tx_channels/\r_grant_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/\genblk2[0].i_stream_unit /i_fifo/i_fifo/\pointer_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/\genblk2[0].i_stream_unit /i_fifo/i_fifo/\pointer_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/u_filter_fifo/\pointer_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_channels/u_filter_fifo/\pointer_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_spim_gen[0].i_spim /u_clockgen/i_edge_prop/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_spim_gen[0].i_spim /\genblk1[3].u_eot_ep /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_spim_gen[0].i_spim /\genblk1[1].u_eot_ep /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_spim_gen[0].i_spim /\genblk1[2].u_eot_ep /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_spim_gen[0].i_spim /\genblk1[0].u_eot_ep /i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_sdio/u_clockgen/i_edge_prop/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_spim_gen[0].i_spim /u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_sdio/error_int_sync/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3886] merging instance 'i_sdio/u_reg_if/r_status_reg[6]' (FDCE) to 'i_sdio/u_reg_if/r_status_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_sdio/u_reg_if/r_status_reg[7]' (FDCE) to 'i_sdio/u_reg_if/r_status_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_sdio/u_reg_if/r_status_reg[14]' (FDCE) to 'i_sdio/u_reg_if/r_status_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_sdio/u_reg_if/\r_status_reg[15] )
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__49.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__52.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__58.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__51.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__60.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__53.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__54.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__55.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__56.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__57.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:148]
DSP Report: Generating DSP s_mac0, operation Mode is: A*B.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: Generating DSP s_mac0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: Generating DSP s_mac0, operation Mode is: A*B.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: Generating DSP s_mac0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
DSP Report: operator s_mac0 is absorbed into DSP s_mac0.
INFO: [Synth 8-3886] merging instance 'i_camera_if/r_g_pix_reg[0]' (FDCE) to 'i_camera_if/r_g_pix_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_camera_if/r_g_pix_reg[1]' (FDCE) to 'i_camera_if/r_b_pix_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_camera_if/r_b_pix_reg[0]' (FDCE) to 'i_camera_if/r_b_pix_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_camera_if/r_b_pix_reg[1]' (FDCE) to 'i_camera_if/r_b_pix_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_camera_if/r_b_pix_reg[2]' (FDCE) to 'i_camera_if/r_r_pix_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_camera_if/r_r_pix_reg[0]' (FDCE) to 'i_camera_if/r_r_pix_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_camera_if/r_r_pix_reg[1]' (FDCE) to 'i_camera_if/r_r_pix_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_camera_if/\r_r_pix_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_i2s_udma/u_reg_if/i_edgeprop/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len2_reg[16]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len2_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len2_reg[19]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len2_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len2_reg[17]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len2_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_filter/i_reg_if/\r_filter_rx_len2_reg[18] )
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len1_reg[16]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len1_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len1_reg[17]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len1_reg[18]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len1_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_filter/i_reg_if/\r_filter_rx_len1_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len0_reg[16]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len0_reg[17]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len0_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_filter_rx_len0_reg[18]' (FDCE) to 'i_filter/i_reg_if/r_filter_rx_len0_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_filter/i_reg_if/\r_filter_rx_len0_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_uart_gen[0].i_uart /i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_uart_gen[0].i_uart /i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_uart_gen[0].i_uart /i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/i_pulp_clock_gating/clk_en_reg)
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len2_reg[16]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len2_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len2_reg[19]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len2_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len2_reg[17]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len2_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len2_reg[18]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len1_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len1_reg[16]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len1_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len1_reg[17]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len1_reg[18]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len1_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len1_reg[19]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len0_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len0_reg[16]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len0_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len0_reg[17]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len0_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_filter/i_reg_if/r_commit_filter_rx_len0_reg[18]' (FDCE) to 'i_filter/i_reg_if/r_commit_filter_rx_len0_reg[19]'
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__66.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__67.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__68.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__65.
INFO: [Synth 8-3886] merging instance 'i_camera_if/r_data_filter_reg[0]' (FDCE) to 'i_camera_if/r_data_filter_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_camera_if/\r_data_filter_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'apb_fll_if_i/r_bbgen_ack_sync0_reg' (FDC) to 'apb_fll_if_i/r_bbgen_lock_sync0_reg[3]'
INFO: [Synth 8-3886] merging instance 'apb_fll_if_i/r_bbgen_lock_sync0_reg[0]' (FDC) to 'apb_fll_if_i/r_bbgen_lock_sync0_reg[3]'
INFO: [Synth 8-3886] merging instance 'apb_fll_if_i/r_bbgen_lock_sync0_reg[1]' (FDC) to 'apb_fll_if_i/r_bbgen_lock_sync0_reg[3]'
INFO: [Synth 8-3886] merging instance 'apb_fll_if_i/r_bbgen_lock_sync0_reg[2]' (FDC) to 'apb_fll_if_i/r_bbgen_lock_sync0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (apb_fll_if_i/\r_bbgen_lock_sync0_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_apb_soc_ctrl/pad_cfg_reg[0][5]' (FDPE) to 'i_apb_soc_ctrl/pad_cfg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_apb_soc_ctrl/pad_cfg_reg[1][5]' (FDPE) to 'i_apb_soc_ctrl/pad_cfg_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'i_apb_soc_ctrl/pad_cfg_reg[2][5]' (FDPE) to 'i_apb_soc_ctrl/pad_cfg_reg[3][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[17][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[18][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[19][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[20][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[21][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[22][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[23][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[24][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[25][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[26][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[27][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[28][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[29][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[30][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_gpio/\r_gpio_padcfg_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_apb_soc_ctrl/r_sel_hyper_axi_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_evnt_gen/\r_err_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_evnt_gen/\r_err_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_evnt_gen/\r_err_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_evnt_gen/\r_err_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (apb_fll_if_i/\r_bbgen_lock_sync0_reg[3] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[3]) is unused and will be removed from module apb_fll_if.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__69.
INFO: [Synth 8-5587] ROM size for "fp_op_group" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
DSP Report: Generating DSP product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product is absorbed into DSP product.
DSP Report: operator product is absorbed into DSP product.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_wrapper_i/i_fpnew_bulk/\gen_operation_groups[1].i_opgroup_block /\gen_merged_slice.i_multifmt_slice /\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi /\result_aux_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_wrapper_i/i_fpnew_bulk/\gen_operation_groups[1].i_opgroup_block /\gen_merged_slice.i_multifmt_slice /\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi /i_divsqrt_lei/nrbd_nrsc_U0/control_U0/\Precision_ctl_S_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_wrapper_i/i_fpnew_bulk/\gen_operation_groups[0].i_opgroup_block /\gen_merged_slice.i_multifmt_slice /\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi /\gen_output_pipeline[0].out_pipe_aux_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_wrapper_i/i_fpnew_bulk/\gen_operation_groups[3].i_opgroup_block /i_arbiter/\gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_wrapper_i/i_fpnew_bulk/\gen_operation_groups[2].i_opgroup_block /i_arbiter/\gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_wrapper_i/i_fpnew_bulk/\gen_operation_groups[1].i_opgroup_block /i_arbiter/\gen_arbiter.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_wrapper_i/i_fpnew_bulk/\gen_operation_groups[0].i_opgroup_block /i_arbiter/\gen_arbiter.rr_q_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[0].i_axi_err_slv /i_w_fifo/\mem_q_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[0].i_axi_err_slv /i_w_fifo/\mem_q_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[0].i_axi_err_slv /i_w_fifo/\mem_q_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[0].i_axi_err_slv /i_w_fifo/\mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[1].i_axi_err_slv /i_w_fifo/\mem_q_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[1].i_axi_err_slv /i_w_fifo/\mem_q_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[1].i_axi_err_slv /i_w_fifo/\mem_q_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[1].i_axi_err_slv /i_w_fifo/\mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[2].i_axi_err_slv /i_w_fifo/\mem_q_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[2].i_axi_err_slv /i_w_fifo/\mem_q_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[2].i_axi_err_slv /i_w_fifo/\mem_q_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[2].i_axi_err_slv /i_w_fifo/\mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[3].i_axi_err_slv /i_w_fifo/\mem_q_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[3].i_axi_err_slv /i_w_fifo/\mem_q_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[3].i_axi_err_slv /i_w_fifo/\mem_q_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_xbar/i_xbar/\gen_slv_port_demux[3].i_axi_err_slv /i_w_fifo/\mem_q_reg[0][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6841] Block RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__75.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:52 ; elapsed = 00:05:59 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 981 ; free virtual = 10290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+----------------+---------------+----------------+
|Module Name      | RTL Object     | Depth x Width | Implemented As | 
+-----------------+----------------+---------------+----------------+
|cv32e40p_decoder | alu_operator_o | 256x6         | LUT            | 
|debug_rom        | mem            | 32x55         | LUT            | 
+-----------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                     | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
+--------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cv32e40p_mult   | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_mult   | PCIN+A:B+C     | 14     | 18     | 33     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|cv32e40p_mult   | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_mult   | C+A*B          | 17     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|cv32e40p_mult   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_mult   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_mult   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_mult   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|udma_filter_au  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|udma_filter_au  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|udma_filter_au  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|udma_filter_au  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma_multi | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpnew_fma_multi | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |pad_frame__GC0                    |           1|        32|
|2     |udma_cmd_queue                    |           8|      3968|
|3     |udma_hyperbus_mulid__GC0          |           1|     18500|
|4     |io_tx_fifo__parameterized1__1__GU |           1|       437|
|5     |udma_core                         |           1|     22641|
|6     |udma_subsystem__GCB1              |           1|      5451|
|7     |udma_subsystem__GCB2              |           1|      9565|
|8     |udma_subsystem__GCB3              |           1|     23707|
|9     |soc_peripherals__GCB0             |           1|     17955|
|10    |soc_peripherals__GCB1             |           1|      8833|
|11    |cv32e40p_core__GB0                |           1|     18686|
|12    |cv32e40p_ex_stage                 |           1|      9698|
|13    |fc_subsystem__GCB0                |           1|     15407|
|14    |fc_subsystem__GCB1                |           1|      1730|
|15    |soc_interconnect__GB0             |           1|     21927|
|16    |soc_interconnect__GB1             |           1|      3573|
|17    |soc_interconnect__GB2             |           1|     29144|
|18    |soc_interconnect_wrap__GC0        |           1|      9340|
|19    |dm_csrs__GB0                      |           1|     24203|
|20    |muxpart__1095_dm_csrs             |           1|     12276|
|21    |dm_csrs__GB2                      |           1|     11253|
|22    |dm_mem__GB0                       |           1|      9767|
|23    |dm_mem__GB1                       |           1|      3094|
|24    |dm_sba                            |           1|       320|
|25    |pulp_soc__GC0                     |           1|     11192|
|26    |safe_domain                       |           1|       337|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:05 ; elapsed = 00:06:14 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 724 ; free virtual = 10151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_r_state_reg[1]) is unused and will be removed from module udma_stream_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_r_state_reg[0]) is unused and will be removed from module udma_stream_unit.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__26.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__27.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__29.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__13.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__30.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__14.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__31.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__15.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__32.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__16.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__33.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__17.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__34.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__18.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__35.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__19.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__2.
WARNING: [Synth 8-3332] Sequential element (clk_en_reg) is unused and will be removed from module pulp_clock_gating__36.
WARNING: [Synth 8-3332] Sequential element (en_sync_reg) is unused and will be removed from module clock_diff_out.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[0]) is unused and will be removed from module lint_2_axi__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[1]) is unused and will be removed from module lint_2_axi__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_atop_filter.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_atop_filter.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_atop_filter.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[1]) is unused and will be removed from module lint_2_axi__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_CS_reg[1]) is unused and will be removed from module lint_2_axi.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:21 ; elapsed = 00:07:31 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 739 ; free virtual = 10092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                     | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|l2_ram_i/bank_sram_pri0_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|l2_ram_i/bank_sram_pri1_i/\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|l2_ram_i/\CUTS[0].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|l2_ram_i/\CUTS[1].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|l2_ram_i/\CUTS[2].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|l2_ram_i/\CUTS[3].bank_i /\gen_1_ports.i_xpm_memory_spram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 32 K x 32(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
+--------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |pad_frame__GC0                    |           1|        32|
|2     |udma_cmd_queue                    |           8|      3713|
|3     |udma_hyperbus_mulid__GC0          |           1|     14636|
|4     |io_tx_fifo__parameterized1__1__GU |           1|        58|
|5     |udma_core                         |           1|     11839|
|6     |udma_subsystem__GCB1              |           1|      5451|
|7     |udma_subsystem__GCB2              |           1|      9480|
|8     |udma_subsystem__GCB3              |           1|     23558|
|9     |soc_peripherals__GCB0             |           1|     17335|
|10    |soc_peripherals__GCB1             |           1|      8829|
|11    |cv32e40p_core__GB0                |           1|     18484|
|12    |cv32e40p_ex_stage                 |           1|      9657|
|13    |fc_subsystem__GCB0                |           1|     15394|
|14    |fc_subsystem__GCB1                |           1|      1706|
|15    |soc_interconnect__GB0             |           1|      7949|
|16    |soc_interconnect__GB1             |           1|      2016|
|17    |soc_interconnect__GB2             |           1|      8738|
|18    |soc_interconnect_wrap__GC0        |           1|      3334|
|19    |dm_csrs__GB0                      |           1|      8280|
|20    |dm_mem__GB0                       |           1|      8735|
|21    |dm_mem__GB1                       |           1|        25|
|22    |dm_sba                            |           1|       320|
|23    |pulp_soc__GC0                     |           1|      5197|
|24    |safe_domain                       |           1|       333|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri0_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/bank_sram_pri1_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[1].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_pulpissimo/soc_domain_i/pulp_soc_i/i_0/l2_ram_i/CUTS[2].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:48 ; elapsed = 00:08:04 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 694 ; free virtual = 9543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |pad_frame__GC0                    |           1|        32|
|2     |udma_cmd_queue                    |           1|      2564|
|3     |udma_hyperbus_mulid__GC0          |           1|      7344|
|4     |io_tx_fifo__parameterized1__1__GU |           1|        20|
|5     |udma_core                         |           1|      4745|
|6     |udma_subsystem__GCB1              |           1|      2947|
|7     |udma_subsystem__GCB2              |           1|      5450|
|8     |udma_subsystem__GCB3              |           1|     11767|
|9     |soc_peripherals__GCB0             |           1|      9306|
|10    |soc_peripherals__GCB1             |           1|      3707|
|11    |cv32e40p_core__GB0                |           1|      8960|
|12    |cv32e40p_ex_stage                 |           1|      3239|
|13    |fc_subsystem__GCB0                |           1|      6220|
|14    |fc_subsystem__GCB1                |           1|       586|
|15    |soc_interconnect__GB0             |           1|      4598|
|16    |soc_interconnect__GB1             |           1|      1321|
|17    |soc_interconnect__GB2             |           1|      4319|
|18    |soc_interconnect_wrap__GC0        |           1|      1512|
|19    |dm_csrs__GB0                      |           1|      4845|
|20    |dm_mem__GB0                       |           1|      2791|
|21    |dm_mem__GB1                       |           1|         9|
|22    |dm_sba                            |           1|       114|
|23    |pulp_soc__GC0                     |           1|      2647|
|24    |safe_domain                       |           1|       148|
|25    |udma_cmd_queue__1                 |           1|      2564|
|26    |udma_cmd_queue__2                 |           1|      2564|
|27    |udma_cmd_queue__3                 |           1|      2564|
|28    |udma_cmd_queue__4                 |           1|      2564|
|29    |udma_cmd_queue__5                 |           1|      2564|
|30    |udma_cmd_queue__6                 |           1|      2564|
|31    |udma_cmd_queue__7                 |           1|      2564|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_r_cnt_state_reg[1]) is unused and will be removed from module udma_spim_ctrl.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/udma_filter-c279f5816e82760e/rtl/udma_filter_au.sv:287]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver i_BUFGMUX:O [/home/nam/edabk_new_project/PULP/pulpissimo/.bender/git/checkouts/tech_cells_generic-f82f6dfe2108e16b/src/fpga/tc_clk_xilinx.sv:60]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:11 ; elapsed = 00:08:32 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 641 ; free virtual = 9562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:11 ; elapsed = 00:08:32 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 645 ; free virtual = 9566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:25 ; elapsed = 00:08:47 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 631 ; free virtual = 9552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sdio_crc16  | r_crc_reg[15] | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|sdio_crc16  | r_crc_reg[11] | 7      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|sdio_crc16  | r_crc_reg[4]  | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |xilinx_slow_clk_mngr |         1|
|2     |xilinx_clk_mngr      |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |xilinx_clk_mngr      |     1|
|2     |xilinx_slow_clk_mngr |     1|
|3     |BUFG                 |     1|
|4     |BUFGCE               |     1|
|5     |BUFGMUX              |     2|
|6     |CARRY4               |  2258|
|7     |DSP48E1              |     8|
|8     |DSP48E1_1            |     1|
|9     |DSP48E1_2            |     1|
|10    |DSP48E1_3            |     2|
|11    |LUT1                 |  2704|
|12    |LUT2                 |  9354|
|13    |LUT3                 |  9043|
|14    |LUT4                 |  6125|
|15    |LUT5                 |  9563|
|16    |LUT6                 | 23536|
|17    |MUXF7                |  3174|
|18    |MUXF8                |   228|
|19    |RAMB36E1             |    16|
|20    |RAMB36E1_1           |   128|
|21    |SRL16E               |    12|
|22    |FDCE                 | 36194|
|23    |FDPE                 |  2415|
|24    |FDRE                 |  1857|
|25    |LD                   |    28|
|26    |IBUF                 |     5|
|27    |IBUFGDS              |     1|
|28    |IOBUF                |    34|
|29    |OBUF                 |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+-------------------------------------------------+-------+
|      |Instance                                                                                |Module                                           |Cells  |
+------+----------------------------------------------------------------------------------------+-------------------------------------------------+-------+
|1     |top                                                                                     |                                                 | 106696|
|2     |  i_pulpissimo                                                                          |pulpissimo                                       | 106688|
|3     |    pad_frame_i                                                                         |pad_frame                                        |     66|
|4     |      padinst_sdio_data0                                                                |pad_functional_pd__1                             |      1|
|5     |      padinst_sdio_data1                                                                |pad_functional_pd__2                             |      1|
|6     |      padinst_sdio_data2                                                                |pad_functional_pd__3                             |      1|
|7     |      padinst_sdio_data3                                                                |pad_functional_pd__4                             |      1|
|8     |      padinst_sdio_clk                                                                  |pad_functional_pd__5                             |      1|
|9     |      padinst_sdio_cmd                                                                  |pad_functional_pd__6                             |      1|
|10    |      padinst_spim_sck                                                                  |pad_functional_pd__7                             |      1|
|11    |      padinst_spim_sdio0                                                                |pad_functional_pd__8                             |      1|
|12    |      padinst_spim_sdio1                                                                |pad_functional_pd__9                             |      1|
|13    |      padinst_spim_sdio2                                                                |pad_functional_pd__10                            |      1|
|14    |      padinst_spim_sdio3                                                                |pad_functional_pd__11                            |      1|
|15    |      padinst_spim_csn1                                                                 |pad_functional_pd__12                            |      1|
|16    |      padinst_spim_csn0                                                                 |pad_functional_pd__13                            |      1|
|17    |      padinst_i2s1_sdi                                                                  |pad_functional_pd__14                            |      1|
|18    |      padinst_i2s0_ws                                                                   |pad_functional_pd__15                            |      1|
|19    |      padinst_i2s0_sdi                                                                  |pad_functional_pd__16                            |      1|
|20    |      padinst_i2s0_sck                                                                  |pad_functional_pd__17                            |      1|
|21    |      padinst_cam_pclk                                                                  |pad_functional_pd__18                            |      1|
|22    |      padinst_cam_hsync                                                                 |pad_functional_pd__19                            |      1|
|23    |      padinst_cam_data0                                                                 |pad_functional_pd__20                            |      1|
|24    |      padinst_cam_data1                                                                 |pad_functional_pd__21                            |      1|
|25    |      padinst_cam_data2                                                                 |pad_functional_pd__22                            |      1|
|26    |      padinst_cam_data3                                                                 |pad_functional_pd__23                            |      1|
|27    |      padinst_cam_data4                                                                 |pad_functional_pd__24                            |      1|
|28    |      padinst_cam_data5                                                                 |pad_functional_pd__25                            |      1|
|29    |      padinst_cam_data6                                                                 |pad_functional_pd__26                            |      1|
|30    |      padinst_cam_data7                                                                 |pad_functional_pd__27                            |      1|
|31    |      padinst_cam_vsync                                                                 |pad_functional_pd                                |      1|
|32    |      padinst_uart_rx                                                                   |pad_functional_pu__1                             |      1|
|33    |      padinst_uart_tx                                                                   |pad_functional_pu__2                             |      1|
|34    |      padinst_i2c0_sda                                                                  |pad_functional_pu__3                             |      1|
|35    |      padinst_i2c0_scl                                                                  |pad_functional_pu__4                             |      1|
|36    |      padinst_bootsel0                                                                  |pad_functional_pu__5                             |      1|
|37    |      padinst_bootsel1                                                                  |pad_functional_pu                                |      1|
|38    |    safe_domain_i                                                                       |safe_domain                                      |    148|
|39    |      pad_control_i                                                                     |pad_control                                      |    127|
|40    |      i_slow_clk_gen                                                                    |fpga_slow_clk_gen                                |     21|
|41    |    soc_domain_i                                                                        |soc_domain                                       | 106474|
|42    |      pulp_soc_i                                                                        |pulp_soc                                         | 106474|
|43    |        soc_peripherals_i                                                               |soc_peripherals                                  |  65713|
|44    |          i_udma                                                                        |udma_subsystem                                   |  52802|
|45    |            i_udmacore                                                                  |udma_core                                        |   4755|
|46    |              u_tx_channels                                                             |udma_tx_channels                                 |   2295|
|47    |                u_arbiter                                                               |udma_arbiter                                     |     68|
|48    |                u_fifo                                                                  |io_generic_fifo__parameterized2                  |    151|
|49    |                \genblk1[0].u_tx_ch_ctrl                                                |udma_ch_addrgen__17                              |    146|
|50    |                \genblk1[1].u_tx_ch_ctrl                                                |udma_ch_addrgen__18                              |    146|
|51    |                \genblk1[2].u_tx_ch_ctrl                                                |udma_ch_addrgen__19                              |    146|
|52    |                \genblk1[3].u_tx_ch_ctrl                                                |udma_ch_addrgen__20                              |    146|
|53    |                \genblk1[4].u_tx_ch_ctrl                                                |udma_ch_addrgen__21                              |    146|
|54    |                \genblk1[5].u_tx_ch_ctrl                                                |udma_ch_addrgen__22                              |    146|
|55    |                \genblk1[6].u_tx_ch_ctrl                                                |udma_ch_addrgen__23                              |    146|
|56    |                \genblk1[7].u_tx_ch_ctrl                                                |udma_ch_addrgen__24                              |    146|
|57    |                \genblk1[8].u_tx_ch_ctrl                                                |udma_ch_addrgen__25                              |    146|
|58    |                \genblk1[10].u_tx_ch_ctrl                                               |udma_ch_addrgen__27                              |    139|
|59    |              u_rx_channels                                                             |udma_rx_channels                                 |   1976|
|60    |                u_arbiter                                                               |udma_arbiter__parameterized0                     |     43|
|61    |                u_fifo                                                                  |io_generic_fifo__parameterized4                  |    296|
|62    |                \genblk1[0].u_rx_ch_ctrl                                                |udma_ch_addrgen__1                               |    148|
|63    |                \genblk1[1].u_rx_ch_ctrl                                                |udma_ch_addrgen__2                               |    148|
|64    |                \genblk1[2].u_rx_ch_ctrl                                                |udma_ch_addrgen__3                               |    148|
|65    |                \genblk1[3].u_rx_ch_ctrl                                                |udma_ch_addrgen__4                               |    148|
|66    |                \genblk1[4].u_rx_ch_ctrl                                                |udma_ch_addrgen__5                               |    148|
|67    |                \genblk1[5].u_rx_ch_ctrl                                                |udma_ch_addrgen__6                               |    148|
|68    |                \genblk1[6].u_rx_ch_ctrl                                                |udma_ch_addrgen__7                               |    148|
|69    |                \genblk1[7].u_rx_ch_ctrl                                                |udma_ch_addrgen__8                               |    141|
|70    |              u_apb_if                                                                  |udma_apb_if                                      |    285|
|71    |              u_udma_ctrl                                                               |udma_ctrl                                        |    127|
|72    |              i_clk_gate_sys_udma                                                       |pulp_clock_gating__3                             |      3|
|73    |              \genblk1[0].i_clk_gate_per                                                |pulp_clock_gating_async__1                       |      6|
|74    |                i_clk_gate                                                              |pulp_clock_gating__20                            |      3|
|75    |              \genblk1[0].i_clk_gate_sys                                                |pulp_clock_gating__4                             |      3|
|76    |              \genblk1[1].i_clk_gate_per                                                |pulp_clock_gating_async__2                       |      6|
|77    |                i_clk_gate                                                              |pulp_clock_gating__21                            |      3|
|78    |              \genblk1[1].i_clk_gate_sys                                                |pulp_clock_gating__5                             |      3|
|79    |              \genblk1[2].i_clk_gate_per                                                |pulp_clock_gating_async__3                       |      6|
|80    |                i_clk_gate                                                              |pulp_clock_gating__22                            |      3|
|81    |              \genblk1[2].i_clk_gate_sys                                                |pulp_clock_gating__6                             |      3|
|82    |              \genblk1[3].i_clk_gate_per                                                |pulp_clock_gating_async__4                       |      6|
|83    |                i_clk_gate                                                              |pulp_clock_gating__23                            |      3|
|84    |              \genblk1[3].i_clk_gate_sys                                                |pulp_clock_gating__7                             |      3|
|85    |              \genblk1[4].i_clk_gate_per                                                |pulp_clock_gating_async__5                       |      6|
|86    |                i_clk_gate                                                              |pulp_clock_gating__24                            |      3|
|87    |              \genblk1[4].i_clk_gate_sys                                                |pulp_clock_gating__8                             |      3|
|88    |              \genblk1[5].i_clk_gate_per                                                |pulp_clock_gating_async__6                       |      6|
|89    |                i_clk_gate                                                              |pulp_clock_gating__25                            |      3|
|90    |              \genblk1[5].i_clk_gate_sys                                                |pulp_clock_gating__9                             |      3|
|91    |              \genblk1[6].i_clk_gate_sys                                                |pulp_clock_gating__10                            |      3|
|92    |              \genblk1[7].i_clk_gate_sys                                                |pulp_clock_gating__11                            |      3|
|93    |              \genblk1[8].i_clk_gate_per                                                |pulp_clock_gating_async__9                       |      6|
|94    |                i_clk_gate                                                              |pulp_clock_gating__28                            |      3|
|95    |              \genblk1[8].i_clk_gate_sys                                                |pulp_clock_gating__12                            |      3|
|96    |            i_hyper                                                                     |udma_hyper_top                                   |  27877|
|97    |              u_fifo                                                                    |io_tx_fifo__parameterized1__1__GU                |     20|
|98    |                i_fifo                                                                  |io_generic_fifo__parameterized3__1               |     10|
|99    |              udma_hyperbus_i                                                           |udma_hyperbus_mulid                              |  27857|
|100   |                \genblk1[0].u_cmd_if                                                    |udma_cmd_queue__1                                |   2564|
|101   |                  u_reg_if                                                              |udma_hyper_reg_if_mulid__1                       |    379|
|102   |                  busy_detector                                                         |udma_hyper_busy__1                               |     16|
|103   |                  twd_tran_fifo_i                                                       |io_generic_fifo_hyper__1                         |   2168|
|104   |                \genblk1[1].u_cmd_if                                                    |udma_cmd_queue__2                                |   2564|
|105   |                  u_reg_if                                                              |udma_hyper_reg_if_mulid__2                       |    379|
|106   |                  busy_detector                                                         |udma_hyper_busy__2                               |     16|
|107   |                  twd_tran_fifo_i                                                       |io_generic_fifo_hyper__2                         |   2168|
|108   |                \genblk1[2].u_cmd_if                                                    |udma_cmd_queue__3                                |   2564|
|109   |                  u_reg_if                                                              |udma_hyper_reg_if_mulid__3                       |    379|
|110   |                  busy_detector                                                         |udma_hyper_busy__3                               |     16|
|111   |                  twd_tran_fifo_i                                                       |io_generic_fifo_hyper__3                         |   2168|
|112   |                \genblk1[3].u_cmd_if                                                    |udma_cmd_queue__4                                |   2564|
|113   |                  u_reg_if                                                              |udma_hyper_reg_if_mulid__4                       |    379|
|114   |                  busy_detector                                                         |udma_hyper_busy__4                               |     16|
|115   |                  twd_tran_fifo_i                                                       |io_generic_fifo_hyper__4                         |   2168|
|116   |                \genblk1[4].u_cmd_if                                                    |udma_cmd_queue__5                                |   2564|
|117   |                  u_reg_if                                                              |udma_hyper_reg_if_mulid__5                       |    379|
|118   |                  busy_detector                                                         |udma_hyper_busy__5                               |     16|
|119   |                  twd_tran_fifo_i                                                       |io_generic_fifo_hyper__5                         |   2168|
|120   |                \genblk1[5].u_cmd_if                                                    |udma_cmd_queue__6                                |   2564|
|121   |                  u_reg_if                                                              |udma_hyper_reg_if_mulid__6                       |    379|
|122   |                  busy_detector                                                         |udma_hyper_busy__6                               |     16|
|123   |                  twd_tran_fifo_i                                                       |io_generic_fifo_hyper__6                         |   2168|
|124   |                \genblk1[6].u_cmd_if                                                    |udma_cmd_queue__7                                |   2564|
|125   |                  u_reg_if                                                              |udma_hyper_reg_if_mulid__7                       |    379|
|126   |                  busy_detector                                                         |udma_hyper_busy__7                               |     16|
|127   |                  twd_tran_fifo_i                                                       |io_generic_fifo_hyper__7                         |   2168|
|128   |                \genblk1[7].u_cmd_if                                                    |udma_cmd_queue                                   |   2564|
|129   |                  u_reg_if                                                              |udma_hyper_reg_if_mulid                          |    379|
|130   |                  busy_detector                                                         |udma_hyper_busy                                  |     16|
|131   |                  twd_tran_fifo_i                                                       |io_generic_fifo_hyper                            |   2168|
|132   |                arbiter_i                                                               |hyper_arbiter                                    |   1398|
|133   |                  RR_REQ                                                                |hyper_rr_flag_req                                |      8|
|134   |                  \BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.MCHAN_ARB_FAN_IN_REQ     |hyper_arb_primitive__1                           |    200|
|135   |                  \BINARY_TREE.STAGE[1].INCR_VERT[0].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ  |hyper_arb_primitive__2                           |    199|
|136   |                  \BINARY_TREE.STAGE[1].INCR_VERT[1].MIDDLE_NODES.MCHAN_ARB_FAN_IN_REQ  |hyper_arb_primitive__3                           |    199|
|137   |                  \BINARY_TREE.STAGE[2].INCR_VERT[0].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ    |hyper_arb_primitive__4                           |    198|
|138   |                  \BINARY_TREE.STAGE[2].INCR_VERT[1].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ    |hyper_arb_primitive__5                           |    198|
|139   |                  \BINARY_TREE.STAGE[2].INCR_VERT[2].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ    |hyper_arb_primitive__6                           |    198|
|140   |                  \BINARY_TREE.STAGE[2].INCR_VERT[3].LEAF_NODES.MCHAN_ARB_FAN_IN_REQ    |hyper_arb_primitive                              |    198|
|141   |                u_reg_if                                                                |udma_hyper_reg_if_common                         |    165|
|142   |                hyper_twd_trans_spliter_i                                               |hyper_twd_trans_spliter                          |    944|
|143   |                u_dc_tran                                                               |udma_dc_fifo_hyper                               |   2066|
|144   |                  u_din                                                                 |dc_token_ring_fifo_din_hyper                     |   2026|
|145   |                    buffer                                                              |dc_data_buffer_hyper                             |   1995|
|146   |                      WPRT_OH_BIN                                                       |onehot_to_bin_hyper__3                           |      3|
|147   |                      RPRT_OH_BIN                                                       |onehot_to_bin_hyper                              |      3|
|148   |                    write_tr                                                            |dc_token_ring_hyper                              |      9|
|149   |                    full                                                                |dc_full_detector_hyper                           |     12|
|150   |                      full_synch                                                        |dc_synchronizer_hyper__1                         |      3|
|151   |                  u_dout                                                                |dc_token_ring_fifo_dout_hyper                    |     40|
|152   |                    read_tr                                                             |dc_token_ring_hyper__parameterized0              |      9|
|153   |                    empty_synch                                                         |dc_synchronizer_hyper__parameterized0            |     17|
|154   |                u_dc_toduma                                                             |udma_dc_fifo_hyper__parameterized0               |    466|
|155   |                  u_din                                                                 |dc_token_ring_fifo_din_hyper__parameterized0     |    445|
|156   |                    buffer                                                              |dc_data_buffer_hyper__parameterized0             |    424|
|157   |                      WPRT_OH_BIN                                                       |onehot_to_bin_hyper__parameterized0__1           |      2|
|158   |                      RPRT_OH_BIN                                                       |onehot_to_bin_hyper__parameterized0              |      2|
|159   |                    write_tr                                                            |dc_token_ring_hyper__parameterized1              |      5|
|160   |                    full                                                                |dc_full_detector_hyper__parameterized0           |     11|
|161   |                      full_synch                                                        |dc_synchronizer_hyper                            |      3|
|162   |                  u_dout                                                                |dc_token_ring_fifo_dout_hyper__parameterized0    |     21|
|163   |                    read_tr                                                             |dc_token_ring_hyper__parameterized2              |      5|
|164   |                    empty_synch                                                         |dc_synchronizer_hyper__parameterized1            |      9|
|165   |                udma_cfg_outbuff_i                                                      |udma_cfg_outbuff                                 |    102|
|166   |                hyper_unpack_i                                                          |hyper_unpack                                     |    885|
|167   |                udma_hyper_ctrl_i                                                       |udma_hyper_ctrl                                  |    541|
|168   |                udma_hyper_busy_phy_i                                                   |udma_hyper_busy_phy                              |     12|
|169   |                udma_rx_buffer_i                                                        |udma_rxbuffer                                    |    120|
|170   |                u_dc_rx                                                                 |udma_dc_fifo_hyper__parameterized1__1            |     71|
|171   |                  u_din                                                                 |dc_token_ring_fifo_din_hyper__parameterized1__1  |     31|
|172   |                    write_tr                                                            |dc_token_ring_hyper__2                           |      9|
|173   |                    full                                                                |dc_full_detector_hyper__2                        |     12|
|174   |                      full_synch                                                        |dc_synchronizer_hyper__3                         |      3|
|175   |                  u_dout                                                                |dc_token_ring_fifo_dout_hyper__parameterized1__1 |     40|
|176   |                    read_tr                                                             |dc_token_ring_hyper__parameterized0__2           |      9|
|177   |                    empty_synch                                                         |dc_synchronizer_hyper__parameterized0__2         |     17|
|178   |                udma_tx_buffer_i                                                        |udma_txbuffer                                    |     16|
|179   |                u_dc_tx                                                                 |udma_dc_fifo_hyper__parameterized1               |     71|
|180   |                  u_din                                                                 |dc_token_ring_fifo_din_hyper__parameterized1     |     31|
|181   |                    write_tr                                                            |dc_token_ring_hyper__1                           |      9|
|182   |                    full                                                                |dc_full_detector_hyper__1                        |     12|
|183   |                      full_synch                                                        |dc_synchronizer_hyper__2                         |      3|
|184   |                  u_dout                                                                |dc_token_ring_fifo_dout_hyper__parameterized1    |     40|
|185   |                    read_tr                                                             |dc_token_ring_hyper__parameterized0__1           |      9|
|186   |                    empty_synch                                                         |dc_synchronizer_hyper__parameterized0__1         |     17|
|187   |                phy_i                                                                   |hyperbus_phy                                     |    482|
|188   |                  i_read_clk_rwds                                                       |read_clk_rwds                                    |     74|
|189   |                    ddrmux                                                              |pulp_clock_mux2__1                               |      1|
|190   |                      i_tc_clk_mux2                                                     |tc_clk_mux2__1                                   |      1|
|191   |                    i_cdc_fifo_hyper                                                    |cdc_fifo_gray_hyper                              |     70|
|192   |                      i_src_b2g                                                         |binary_to_gray_hyper__1                          |      4|
|193   |                      i_dst_b2g                                                         |binary_to_gray_hyper                             |      4|
|194   |                      i_src_g2b                                                         |gray_to_binary_hyper__1                          |      4|
|195   |                      i_dst_g2b                                                         |gray_to_binary_hyper                             |      4|
|196   |                ddr_clk                                                                 |clk_gen_hyper                                    |      3|
|197   |            \i_i2c_gen[0].i_i2c                                                         |udma_i2c_top__1                                  |   1473|
|198   |              i_nack_sync                                                               |edge_propagator__11                              |     11|
|199   |                i_edge_propagator_ack                                                   |edge_propagator_ack__11                          |     11|
|200   |                  u_sync_clkb                                                           |pulp_sync_wedge__12                              |      6|
|201   |                    i_pulp_sync                                                         |pulp_sync__12                                    |      3|
|202   |              u_reg_if                                                                  |udma_i2c_reg_if__1                               |    253|
|203   |              u_cmd_fifo                                                                |io_tx_fifo__parameterized0__1                    |    102|
|204   |                i_fifo                                                                  |io_generic_fifo__parameterized0__1               |     94|
|205   |              u_dc_cmd                                                                  |udma_dc_fifo__parameterized1__1                  |    237|
|206   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized1__1                 |    237|
|207   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized6__1             |    116|
|208   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__23               |      2|
|209   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__22               |      2|
|210   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__11               |      2|
|211   |                    \gen_sync[0].i_sync                                                 |sync__35                                         |      3|
|212   |                    \gen_sync[1].i_sync                                                 |sync__34                                         |      3|
|213   |                    \gen_sync[2].i_sync                                                 |sync__33                                         |      3|
|214   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized5__1             |    121|
|215   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__21               |      2|
|216   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__10               |      2|
|217   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__20               |      2|
|218   |                    i_spill_register                                                    |spill_register__parameterized4__1                |     75|
|219   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4__1      |     75|
|220   |                    \gen_sync[0].i_sync                                                 |sync__32                                         |      3|
|221   |                    \gen_sync[1].i_sync                                                 |sync__31                                         |      3|
|222   |                    \gen_sync[2].i_sync                                                 |sync__30                                         |      3|
|223   |              i_i2c_tx_fifo                                                             |io_tx_fifo__1                                    |     45|
|224   |                i_fifo                                                                  |io_generic_fifo__1                               |     37|
|225   |              i_dc_fifo_tx                                                              |udma_dc_fifo__3                                  |    125|
|226   |                i_cdc_fifo                                                              |cdc_fifo_gray__3                                 |    125|
|227   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized4__3             |     60|
|228   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__19               |      2|
|229   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__18               |      2|
|230   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__9                |      2|
|231   |                    \gen_sync[0].i_sync                                                 |sync__29                                         |      3|
|232   |                    \gen_sync[1].i_sync                                                 |sync__28                                         |      3|
|233   |                    \gen_sync[2].i_sync                                                 |sync__27                                         |      3|
|234   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized3__3             |     65|
|235   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__17               |      2|
|236   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__8                |      2|
|237   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__16               |      2|
|238   |                    i_spill_register                                                    |spill_register__parameterized3__3                |     33|
|239   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized3__3      |     33|
|240   |                    \gen_sync[0].i_sync                                                 |sync__26                                         |      3|
|241   |                    \gen_sync[1].i_sync                                                 |sync__25                                         |      3|
|242   |                    \gen_sync[2].i_sync                                                 |sync__24                                         |      3|
|243   |              u_dc_fifo_rx                                                              |udma_dc_fifo__2                                  |    125|
|244   |                i_cdc_fifo                                                              |cdc_fifo_gray__2                                 |    125|
|245   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized4__2             |     60|
|246   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__15               |      2|
|247   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__14               |      2|
|248   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__7                |      2|
|249   |                    \gen_sync[0].i_sync                                                 |sync__23                                         |      3|
|250   |                    \gen_sync[1].i_sync                                                 |sync__22                                         |      3|
|251   |                    \gen_sync[2].i_sync                                                 |sync__21                                         |      3|
|252   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized3__2             |     65|
|253   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__13               |      2|
|254   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__6                |      2|
|255   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__12               |      2|
|256   |                    i_spill_register                                                    |spill_register__parameterized3__2                |     33|
|257   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized3__2      |     33|
|258   |                    \gen_sync[0].i_sync                                                 |sync__20                                         |      3|
|259   |                    \gen_sync[1].i_sync                                                 |sync__19                                         |      3|
|260   |                    \gen_sync[2].i_sync                                                 |sync__18                                         |      3|
|261   |              i_i2c_control                                                             |udma_i2c_control__1                              |    520|
|262   |                bus_controller                                                          |udma_i2c_bus_ctrl__1                             |    190|
|263   |              u_eot_ep                                                                  |edge_propagator__10                              |     11|
|264   |                i_edge_propagator_ack                                                   |edge_propagator_ack__10                          |     11|
|265   |                  u_sync_clkb                                                           |pulp_sync_wedge__11                              |      6|
|266   |                    i_pulp_sync                                                         |pulp_sync__11                                    |      3|
|267   |              \genblk1[0].i_event_sync                                                  |edge_propagator__9                               |     11|
|268   |                i_edge_propagator_ack                                                   |edge_propagator_ack__9                           |     11|
|269   |                  u_sync_clkb                                                           |pulp_sync_wedge__10                              |      6|
|270   |                    i_pulp_sync                                                         |pulp_sync__10                                    |      3|
|271   |              \genblk1[1].i_event_sync                                                  |edge_propagator__8                               |     11|
|272   |                i_edge_propagator_ack                                                   |edge_propagator_ack__8                           |     11|
|273   |                  u_sync_clkb                                                           |pulp_sync_wedge__9                               |      6|
|274   |                    i_pulp_sync                                                         |pulp_sync__9                                     |      3|
|275   |              \genblk1[2].i_event_sync                                                  |edge_propagator__7                               |     11|
|276   |                i_edge_propagator_ack                                                   |edge_propagator_ack__7                           |     11|
|277   |                  u_sync_clkb                                                           |pulp_sync_wedge__8                               |      6|
|278   |                    i_pulp_sync                                                         |pulp_sync__8                                     |      3|
|279   |              \genblk1[3].i_event_sync                                                  |edge_propagator__6                               |     11|
|280   |                i_edge_propagator_ack                                                   |edge_propagator_ack__6                           |     11|
|281   |                  u_sync_clkb                                                           |pulp_sync_wedge__7                               |      6|
|282   |                    i_pulp_sync                                                         |pulp_sync__7                                     |      3|
|283   |            \i_i2c_gen[1].i_i2c                                                         |udma_i2c_top                                     |   1474|
|284   |              i_nack_sync                                                               |edge_propagator__1                               |     11|
|285   |                i_edge_propagator_ack                                                   |edge_propagator_ack__1                           |     11|
|286   |                  u_sync_clkb                                                           |pulp_sync_wedge__2                               |      6|
|287   |                    i_pulp_sync                                                         |pulp_sync__2                                     |      3|
|288   |              u_reg_if                                                                  |udma_i2c_reg_if                                  |    253|
|289   |              u_cmd_fifo                                                                |io_tx_fifo__parameterized0__2                    |    102|
|290   |                i_fifo                                                                  |io_generic_fifo__parameterized0__2               |     94|
|291   |              u_dc_cmd                                                                  |udma_dc_fifo__parameterized1__2                  |    237|
|292   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized1__2                 |    237|
|293   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized6__2             |    116|
|294   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__7                |      2|
|295   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__24               |      2|
|296   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__12               |      2|
|297   |                    \gen_sync[0].i_sync                                                 |sync__10                                         |      3|
|298   |                    \gen_sync[1].i_sync                                                 |sync__11                                         |      3|
|299   |                    \gen_sync[2].i_sync                                                 |sync__36                                         |      3|
|300   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized5__2             |    121|
|301   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__5                |      2|
|302   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__3                |      2|
|303   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__6                |      2|
|304   |                    i_spill_register                                                    |spill_register__parameterized4__2                |     75|
|305   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4__2      |     75|
|306   |                    \gen_sync[0].i_sync                                                 |sync__7                                          |      3|
|307   |                    \gen_sync[1].i_sync                                                 |sync__8                                          |      3|
|308   |                    \gen_sync[2].i_sync                                                 |sync__9                                          |      3|
|309   |              i_i2c_tx_fifo                                                             |io_tx_fifo__2                                    |     45|
|310   |                i_fifo                                                                  |io_generic_fifo__2                               |     37|
|311   |              i_dc_fifo_tx                                                              |udma_dc_fifo__1                                  |    125|
|312   |                i_cdc_fifo                                                              |cdc_fifo_gray__1                                 |    125|
|313   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized4__1             |     60|
|314   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__11               |      2|
|315   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__10               |      2|
|316   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__5                |      2|
|317   |                    \gen_sync[0].i_sync                                                 |sync__17                                         |      3|
|318   |                    \gen_sync[1].i_sync                                                 |sync__16                                         |      3|
|319   |                    \gen_sync[2].i_sync                                                 |sync__15                                         |      3|
|320   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized3__1             |     65|
|321   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__9                |      2|
|322   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__4                |      2|
|323   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__8                |      2|
|324   |                    i_spill_register                                                    |spill_register__parameterized3__1                |     33|
|325   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized3__1      |     33|
|326   |                    \gen_sync[0].i_sync                                                 |sync__14                                         |      3|
|327   |                    \gen_sync[1].i_sync                                                 |sync__13                                         |      3|
|328   |                    \gen_sync[2].i_sync                                                 |sync__12                                         |      3|
|329   |              u_dc_fifo_rx                                                              |udma_dc_fifo__4                                  |    125|
|330   |                i_cdc_fifo                                                              |cdc_fifo_gray__4                                 |    125|
|331   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized4__4             |     60|
|332   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__3                |      2|
|333   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__4                |      2|
|334   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__2                |      2|
|335   |                    \gen_sync[0].i_sync                                                 |sync__4                                          |      3|
|336   |                    \gen_sync[1].i_sync                                                 |sync__5                                          |      3|
|337   |                    \gen_sync[2].i_sync                                                 |sync__6                                          |      3|
|338   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized3__4             |     65|
|339   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__1                |      2|
|340   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__1                |      2|
|341   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__2                |      2|
|342   |                    i_spill_register                                                    |spill_register__parameterized3__4                |     33|
|343   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized3__4      |     33|
|344   |                    \gen_sync[0].i_sync                                                 |sync__1                                          |      3|
|345   |                    \gen_sync[1].i_sync                                                 |sync__2                                          |      3|
|346   |                    \gen_sync[2].i_sync                                                 |sync__3                                          |      3|
|347   |              i_i2c_control                                                             |udma_i2c_control                                 |    521|
|348   |                bus_controller                                                          |udma_i2c_bus_ctrl                                |    191|
|349   |              u_eot_ep                                                                  |edge_propagator__2                               |     11|
|350   |                i_edge_propagator_ack                                                   |edge_propagator_ack__2                           |     11|
|351   |                  u_sync_clkb                                                           |pulp_sync_wedge__3                               |      6|
|352   |                    i_pulp_sync                                                         |pulp_sync__3                                     |      3|
|353   |              \genblk1[0].i_event_sync                                                  |edge_propagator__3                               |     11|
|354   |                i_edge_propagator_ack                                                   |edge_propagator_ack__3                           |     11|
|355   |                  u_sync_clkb                                                           |pulp_sync_wedge__4                               |      6|
|356   |                    i_pulp_sync                                                         |pulp_sync__4                                     |      3|
|357   |              \genblk1[1].i_event_sync                                                  |edge_propagator__4                               |     11|
|358   |                i_edge_propagator_ack                                                   |edge_propagator_ack__4                           |     11|
|359   |                  u_sync_clkb                                                           |pulp_sync_wedge__5                               |      6|
|360   |                    i_pulp_sync                                                         |pulp_sync__5                                     |      3|
|361   |              \genblk1[2].i_event_sync                                                  |edge_propagator__5                               |     11|
|362   |                i_edge_propagator_ack                                                   |edge_propagator_ack__5                           |     11|
|363   |                  u_sync_clkb                                                           |pulp_sync_wedge__6                               |      6|
|364   |                    i_pulp_sync                                                         |pulp_sync__6                                     |      3|
|365   |              \genblk1[3].i_event_sync                                                  |edge_propagator__12                              |     11|
|366   |                i_edge_propagator_ack                                                   |edge_propagator_ack__12                          |     11|
|367   |                  u_sync_clkb                                                           |pulp_sync_wedge__13                              |      6|
|368   |                    i_pulp_sync                                                         |pulp_sync__13                                    |      3|
|369   |            i_sdio                                                                      |udma_sdio_top                                    |   1967|
|370   |              error_int_sync                                                            |pulp_sync_wedge__23                              |      6|
|371   |                i_pulp_sync                                                             |pulp_sync__23                                    |      3|
|372   |              u_reg_if                                                                  |udma_sdio_reg_if                                 |    348|
|373   |                i_edgeprop_soc                                                          |edge_propagator_tx                               |      5|
|374   |              u_clockgen                                                                |udma_clkgen                                      |     80|
|375   |                i_edge_prop                                                             |pulp_sync_wedge__15                              |      6|
|376   |                  i_pulp_sync                                                           |pulp_sync__15                                    |      3|
|377   |                i_clkdiv_cnt                                                            |udma_clk_div_cnt                                 |     48|
|378   |                i_clk_gate                                                              |pulp_clock_gating__50                            |      3|
|379   |              i_start_sync                                                              |edge_propagator__18                              |     11|
|380   |                i_edge_propagator_ack                                                   |edge_propagator_ack__18                          |     11|
|381   |                  u_sync_clkb                                                           |pulp_sync_wedge__21                              |      6|
|382   |                    i_pulp_sync                                                         |pulp_sync__21                                    |      3|
|383   |              i_eot_sync                                                                |edge_propagator__19                              |     11|
|384   |                i_edge_propagator_ack                                                   |edge_propagator_ack__19                          |     11|
|385   |                  u_sync_clkb                                                           |pulp_sync_wedge__14                              |      6|
|386   |                    i_pulp_sync                                                         |pulp_sync__14                                    |      3|
|387   |              i_sdio_txrx                                                               |sdio_txrx                                        |    760|
|388   |                i_clk_gate_sdio                                                         |pulp_clock_gating__61                            |      3|
|389   |                i_cmd_if                                                                |sdio_txrx_cmd                                    |    323|
|390   |                  i_cmd_crc                                                             |sdio_crc7                                        |     16|
|391   |                i_data_if                                                               |sdio_txrx_data                                   |    371|
|392   |                  \genblk1[0].i_data_crc                                                |sdio_crc16__1                                    |     23|
|393   |                  \genblk1[1].i_data_crc                                                |sdio_crc16__2                                    |     23|
|394   |                  \genblk1[2].i_data_crc                                                |sdio_crc16__3                                    |     23|
|395   |                  \genblk1[3].i_data_crc                                                |sdio_crc16                                       |     23|
|396   |              i_sdio_tx_fifo                                                            |io_tx_fifo__parameterized0__5                    |    117|
|397   |                i_fifo                                                                  |io_generic_fifo__parameterized0__5               |    109|
|398   |              i_dc_fifo_tx                                                              |udma_dc_fifo__parameterized1__3                  |    316|
|399   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized1__3                 |    316|
|400   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized6__3             |    156|
|401   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__31               |      2|
|402   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__30               |      2|
|403   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__15               |      2|
|404   |                    \gen_sync[0].i_sync                                                 |sync__71                                         |      3|
|405   |                    \gen_sync[1].i_sync                                                 |sync__70                                         |      3|
|406   |                    \gen_sync[2].i_sync                                                 |sync__69                                         |      3|
|407   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized5__3             |    160|
|408   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__29               |      2|
|409   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__14               |      2|
|410   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__28               |      2|
|411   |                    i_spill_register                                                    |spill_register__parameterized4__6                |    104|
|412   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4__6      |    104|
|413   |                    \gen_sync[0].i_sync                                                 |sync__68                                         |      3|
|414   |                    \gen_sync[1].i_sync                                                 |sync__67                                         |      3|
|415   |                    \gen_sync[2].i_sync                                                 |sync__66                                         |      3|
|416   |              u_dc_fifo_rx                                                              |udma_dc_fifo__parameterized1__4                  |    317|
|417   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized1__4                 |    317|
|418   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized6__4             |    156|
|419   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__27               |      2|
|420   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__32               |      2|
|421   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__16               |      2|
|422   |                    \gen_sync[0].i_sync                                                 |sync__48                                         |      3|
|423   |                    \gen_sync[1].i_sync                                                 |sync__49                                         |      3|
|424   |                    \gen_sync[2].i_sync                                                 |sync__72                                         |      3|
|425   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized5__4             |    161|
|426   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__25               |      2|
|427   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__13               |      2|
|428   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__26               |      2|
|429   |                    i_spill_register                                                    |spill_register__parameterized4__7                |    105|
|430   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4__7      |    105|
|431   |                    \gen_sync[0].i_sync                                                 |sync__45                                         |      3|
|432   |                    \gen_sync[1].i_sync                                                 |sync__46                                         |      3|
|433   |                    \gen_sync[2].i_sync                                                 |sync__47                                         |      3|
|434   |            \i_spim_gen[0].i_spim                                                       |udma_spim_top                                    |   3488|
|435   |              u_reg_if                                                                  |udma_spim_reg_if                                 |    261|
|436   |              u_clockgen                                                                |udma_clkgen__1                                   |     80|
|437   |                i_edge_prop                                                             |pulp_sync_wedge__22                              |      6|
|438   |                  i_pulp_sync                                                           |pulp_sync__22                                    |      3|
|439   |                i_clkdiv_cnt                                                            |udma_clk_div_cnt__1                              |     48|
|440   |                i_clk_gate                                                              |pulp_clock_gating__59                            |      3|
|441   |              u_dc_cmd                                                                  |udma_dc_fifo__parameterized0__1                  |    518|
|442   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized0__1                 |    518|
|443   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized5__1             |    290|
|444   |                    i_rptr_g2b                                                          |gray_to_binary__7                                |      3|
|445   |                    i_wptr_g2b                                                          |gray_to_binary__6                                |      3|
|446   |                    i_wptr_b2g                                                          |binary_to_gray__3                                |      3|
|447   |                    \gen_sync[0].i_sync                                                 |sync__57                                         |      3|
|448   |                    \gen_sync[1].i_sync                                                 |sync__56                                         |      3|
|449   |                    \gen_sync[2].i_sync                                                 |sync__55                                         |      3|
|450   |                    \gen_sync[3].i_sync                                                 |sync__54                                         |      3|
|451   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized4__1             |    228|
|452   |                    i_rptr_g2b                                                          |gray_to_binary__5                                |      3|
|453   |                    i_rptr_b2g                                                          |binary_to_gray__2                                |      3|
|454   |                    i_wptr_g2b                                                          |gray_to_binary__4                                |      3|
|455   |                    i_spill_register                                                    |spill_register__parameterized4__4                |    102|
|456   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4__4      |    102|
|457   |                    \gen_sync[0].i_sync                                                 |sync__53                                         |      3|
|458   |                    \gen_sync[1].i_sync                                                 |sync__52                                         |      3|
|459   |                    \gen_sync[2].i_sync                                                 |sync__51                                         |      3|
|460   |                    \gen_sync[3].i_sync                                                 |sync__50                                         |      3|
|461   |              u_cmd_fifo                                                                |io_tx_fifo__parameterized0__3                    |    114|
|462   |                i_fifo                                                                  |io_generic_fifo__parameterized0__3               |    106|
|463   |              u_dc_tx                                                                   |udma_dc_fifo__parameterized0__2                  |    532|
|464   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized0__2                 |    532|
|465   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized5__2             |    298|
|466   |                    i_rptr_g2b                                                          |gray_to_binary__11                               |      3|
|467   |                    i_wptr_g2b                                                          |gray_to_binary__10                               |      3|
|468   |                    i_wptr_b2g                                                          |binary_to_gray__5                                |      3|
|469   |                    \gen_sync[0].i_sync                                                 |sync__65                                         |      3|
|470   |                    \gen_sync[1].i_sync                                                 |sync__64                                         |      3|
|471   |                    \gen_sync[2].i_sync                                                 |sync__63                                         |      3|
|472   |                    \gen_sync[3].i_sync                                                 |sync__62                                         |      3|
|473   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized4__2             |    234|
|474   |                    i_rptr_g2b                                                          |gray_to_binary__9                                |      3|
|475   |                    i_rptr_b2g                                                          |binary_to_gray__4                                |      3|
|476   |                    i_wptr_g2b                                                          |gray_to_binary__8                                |      3|
|477   |                    i_spill_register                                                    |spill_register__parameterized4__5                |    105|
|478   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4__5      |    105|
|479   |                    \gen_sync[0].i_sync                                                 |sync__61                                         |      3|
|480   |                    \gen_sync[1].i_sync                                                 |sync__60                                         |      3|
|481   |                    \gen_sync[2].i_sync                                                 |sync__59                                         |      3|
|482   |                    \gen_sync[3].i_sync                                                 |sync__58                                         |      3|
|483   |              u_fifo                                                                    |io_tx_fifo__parameterized0__4                    |    117|
|484   |                i_fifo                                                                  |io_generic_fifo__parameterized0__4               |    109|
|485   |              u_dc_rx                                                                   |udma_dc_fifo__parameterized0                     |    531|
|486   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized0                    |    531|
|487   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized5                |    297|
|488   |                    i_rptr_g2b                                                          |gray_to_binary__3                                |      3|
|489   |                    i_wptr_g2b                                                          |gray_to_binary__12                               |      3|
|490   |                    i_wptr_b2g                                                          |binary_to_gray__6                                |      3|
|491   |                    \gen_sync[0].i_sync                                                 |sync__41                                         |      3|
|492   |                    \gen_sync[1].i_sync                                                 |sync__42                                         |      3|
|493   |                    \gen_sync[2].i_sync                                                 |sync__43                                         |      3|
|494   |                    \gen_sync[3].i_sync                                                 |sync__44                                         |      3|
|495   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized4                |    234|
|496   |                    i_rptr_g2b                                                          |gray_to_binary__1                                |      3|
|497   |                    i_rptr_b2g                                                          |binary_to_gray__1                                |      3|
|498   |                    i_wptr_g2b                                                          |gray_to_binary__2                                |      3|
|499   |                    i_spill_register                                                    |spill_register__parameterized4__3                |    105|
|500   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4__3      |    105|
|501   |                    \gen_sync[0].i_sync                                                 |sync__37                                         |      3|
|502   |                    \gen_sync[1].i_sync                                                 |sync__38                                         |      3|
|503   |                    \gen_sync[2].i_sync                                                 |sync__39                                         |      3|
|504   |                    \gen_sync[3].i_sync                                                 |sync__40                                         |      3|
|505   |              u_spictrl                                                                 |udma_spim_ctrl                                   |    705|
|506   |                i_edgeprop                                                              |edge_propagator_tx__1                            |      5|
|507   |                i_reply_buffer                                                          |io_generic_fifo__parameterized1                  |    289|
|508   |              u_txrx                                                                    |udma_spim_txrx                                   |    575|
|509   |                u_clkinv_cpha                                                           |pulp_clock_inverter__1                           |      1|
|510   |                  i_tc_clk_inverter                                                     |tc_clk_inverter__1                               |      1|
|511   |              u_eot_ep                                                                  |edge_propagator__13                              |     11|
|512   |                i_edge_propagator_ack                                                   |edge_propagator_ack__13                          |     11|
|513   |                  u_sync_clkb                                                           |pulp_sync_wedge__16                              |      6|
|514   |                    i_pulp_sync                                                         |pulp_sync__16                                    |      3|
|515   |              \genblk1[0].u_eot_ep                                                      |edge_propagator__14                              |     11|
|516   |                i_edge_propagator_ack                                                   |edge_propagator_ack__14                          |     11|
|517   |                  u_sync_clkb                                                           |pulp_sync_wedge__17                              |      6|
|518   |                    i_pulp_sync                                                         |pulp_sync__17                                    |      3|
|519   |              \genblk1[1].u_eot_ep                                                      |edge_propagator__15                              |     11|
|520   |                i_edge_propagator_ack                                                   |edge_propagator_ack__15                          |     11|
|521   |                  u_sync_clkb                                                           |pulp_sync_wedge__18                              |      6|
|522   |                    i_pulp_sync                                                         |pulp_sync__18                                    |      3|
|523   |              \genblk1[2].u_eot_ep                                                      |edge_propagator__16                              |     11|
|524   |                i_edge_propagator_ack                                                   |edge_propagator_ack__16                          |     11|
|525   |                  u_sync_clkb                                                           |pulp_sync_wedge__19                              |      6|
|526   |                    i_pulp_sync                                                         |pulp_sync__19                                    |      3|
|527   |              \genblk1[3].u_eot_ep                                                      |edge_propagator__17                              |     11|
|528   |                i_edge_propagator_ack                                                   |edge_propagator_ack__17                          |     11|
|529   |                  u_sync_clkb                                                           |pulp_sync_wedge__20                              |      6|
|530   |                    i_pulp_sync                                                         |pulp_sync__20                                    |      3|
|531   |            \i_uart_gen[0].i_uart                                                       |udma_uart_top                                    |    782|
|532   |              u_reg_if                                                                  |udma_uart_reg_if                                 |    224|
|533   |              u_fifo                                                                    |io_tx_fifo                                       |     45|
|534   |                i_fifo                                                                  |io_generic_fifo                                  |     37|
|535   |              u_dc_fifo_tx                                                              |udma_dc_fifo__5                                  |    125|
|536   |                i_cdc_fifo                                                              |cdc_fifo_gray__5                                 |    125|
|537   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized4__5             |     60|
|538   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__47               |      2|
|539   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__46               |      2|
|540   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__23               |      2|
|541   |                    \gen_sync[0].i_sync                                                 |sync__103                                        |      3|
|542   |                    \gen_sync[1].i_sync                                                 |sync__102                                        |      3|
|543   |                    \gen_sync[2].i_sync                                                 |sync__101                                        |      3|
|544   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized3__5             |     65|
|545   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__45               |      2|
|546   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__22               |      2|
|547   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__44               |      2|
|548   |                    i_spill_register                                                    |spill_register__parameterized3__5                |     33|
|549   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized3__5      |     33|
|550   |                    \gen_sync[0].i_sync                                                 |sync__100                                        |      3|
|551   |                    \gen_sync[1].i_sync                                                 |sync__99                                         |      3|
|552   |                    \gen_sync[2].i_sync                                                 |sync__98                                         |      3|
|553   |              u_uart_tx                                                                 |udma_uart_tx                                     |     87|
|554   |              u_dc_fifo_rx                                                              |udma_dc_fifo                                     |    125|
|555   |                i_cdc_fifo                                                              |cdc_fifo_gray                                    |    125|
|556   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized4                |     60|
|557   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__39               |      2|
|558   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0                   |      2|
|559   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0                   |      2|
|560   |                    \gen_sync[0].i_sync                                                 |sync__90                                         |      3|
|561   |                    \gen_sync[1].i_sync                                                 |sync__91                                         |      3|
|562   |                    \gen_sync[2].i_sync                                                 |sync__104                                        |      3|
|563   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized3                |     65|
|564   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__37               |      2|
|565   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__19               |      2|
|566   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__38               |      2|
|567   |                    i_spill_register                                                    |spill_register__parameterized3                   |     33|
|568   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized3         |     33|
|569   |                    \gen_sync[0].i_sync                                                 |sync__87                                         |      3|
|570   |                    \gen_sync[1].i_sync                                                 |sync__88                                         |      3|
|571   |                    \gen_sync[2].i_sync                                                 |sync__89                                         |      3|
|572   |              u_uart_rx                                                                 |udma_uart_rx                                     |    107|
|573   |              i_ep_err_overflow                                                         |edge_propagator__21                              |     11|
|574   |                i_edge_propagator_ack                                                   |edge_propagator_ack__21                          |     11|
|575   |                  u_sync_clkb                                                           |pulp_sync_wedge__25                              |      6|
|576   |                    i_pulp_sync                                                         |pulp_sync__25                                    |      3|
|577   |              i_ep_err_parity                                                           |edge_propagator__22                              |     11|
|578   |                i_edge_propagator_ack                                                   |edge_propagator_ack__22                          |     11|
|579   |                  u_sync_clkb                                                           |pulp_sync_wedge__26                              |      6|
|580   |                    i_pulp_sync                                                         |pulp_sync__26                                    |      3|
|581   |              i_ep_event                                                                |edge_propagator                                  |     11|
|582   |                i_edge_propagator_ack                                                   |edge_propagator_ack                              |     11|
|583   |                  u_sync_clkb                                                           |pulp_sync_wedge__27                              |      6|
|584   |                    i_pulp_sync                                                         |pulp_sync__27                                    |      3|
|585   |            i_filter                                                                    |udma_filter                                      |   3108|
|586   |              i_reg_if                                                                  |udma_filter_reg_if                               |    973|
|587   |              u_tx_ch_opa                                                               |udma_filter_tx_datafetch__1                      |    506|
|588   |                u_fifo                                                                  |io_tx_fifo_mark__1                               |    222|
|589   |                  i_fifo                                                                |io_generic_fifo__parameterized6__1               |    191|
|590   |              u_tx_ch_opb                                                               |udma_filter_tx_datafetch                         |    469|
|591   |                u_fifo                                                                  |io_tx_fifo_mark                                  |    191|
|592   |                  i_fifo                                                                |io_generic_fifo__parameterized6                  |    181|
|593   |              u_filter_au                                                               |udma_filter_au                                   |    460|
|594   |              u_filter_bincu                                                            |udma_filter_bincu                                |    100|
|595   |              u_rx_ch                                                                   |udma_filter_rx_dataout                           |    477|
|596   |                i_fifo                                                                  |io_generic_fifo__parameterized3                  |    181|
|597   |            i_camera_if                                                                 |camera_if                                        |   1222|
|598   |              u_reg_if                                                                  |camera_reg_if                                    |    323|
|599   |              u_dc_fifo                                                                 |udma_dc_fifo__parameterized2                     |    307|
|600   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized2                    |    307|
|601   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized7                |    169|
|602   |                    i_rptr_g2b                                                          |gray_to_binary__15                               |      3|
|603   |                    i_wptr_g2b                                                          |gray_to_binary__16                               |      3|
|604   |                    i_wptr_b2g                                                          |binary_to_gray__8                                |      3|
|605   |                    \gen_sync[0].i_sync                                                 |sync__83                                         |      3|
|606   |                    \gen_sync[1].i_sync                                                 |sync__84                                         |      3|
|607   |                    \gen_sync[2].i_sync                                                 |sync__85                                         |      3|
|608   |                    \gen_sync[3].i_sync                                                 |sync__86                                         |      3|
|609   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized6                |    138|
|610   |                    i_rptr_g2b                                                          |gray_to_binary__13                               |      3|
|611   |                    i_rptr_b2g                                                          |binary_to_gray__7                                |      3|
|612   |                    i_wptr_g2b                                                          |gray_to_binary__14                               |      3|
|613   |                    i_spill_register                                                    |spill_register__parameterized5                   |     57|
|614   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized5         |     57|
|615   |                    \gen_sync[0].i_sync                                                 |sync__79                                         |      3|
|616   |                    \gen_sync[1].i_sync                                                 |sync__80                                         |      3|
|617   |                    \gen_sync[2].i_sync                                                 |sync__81                                         |      3|
|618   |                    \gen_sync[3].i_sync                                                 |sync__82                                         |      3|
|619   |            i_i2s_udma                                                                  |udma_i2s_top                                     |   6650|
|620   |              u_reg_if                                                                  |udma_i2s_reg_if                                  |    320|
|621   |                i_edgeprop                                                              |edge_propagator__20                              |     11|
|622   |                  i_edge_propagator_ack                                                 |edge_propagator_ack__20                          |     11|
|623   |                    u_sync_clkb                                                         |pulp_sync_wedge__24                              |      6|
|624   |                      i_pulp_sync                                                       |pulp_sync__24                                    |      3|
|625   |              u_fifo                                                                    |io_tx_fifo__parameterized0                       |     16|
|626   |                i_fifo                                                                  |io_generic_fifo__parameterized0                  |      8|
|627   |              u_dc_fifo_tx                                                              |udma_dc_fifo__parameterized1__5                  |     55|
|628   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized1__5                 |     55|
|629   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized6__5             |     24|
|630   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__43               |      2|
|631   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__42               |      2|
|632   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__21               |      2|
|633   |                    \gen_sync[0].i_sync                                                 |sync__97                                         |      3|
|634   |                    \gen_sync[1].i_sync                                                 |sync__96                                         |      3|
|635   |                    \gen_sync[2].i_sync                                                 |sync__95                                         |      3|
|636   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized5__5             |     31|
|637   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__41               |      2|
|638   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__20               |      2|
|639   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__40               |      2|
|640   |                    i_spill_register                                                    |spill_register__parameterized4__8                |      7|
|641   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4__8      |      7|
|642   |                    \gen_sync[0].i_sync                                                 |sync__94                                         |      3|
|643   |                    \gen_sync[1].i_sync                                                 |sync__93                                         |      3|
|644   |                    \gen_sync[2].i_sync                                                 |sync__92                                         |      3|
|645   |              u_dc_fifo_rx                                                              |udma_dc_fifo__parameterized1                     |    317|
|646   |                i_cdc_fifo                                                              |cdc_fifo_gray__parameterized1                    |    317|
|647   |                  i_src                                                                 |cdc_fifo_gray_src__parameterized6                |    156|
|648   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__35               |      2|
|649   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__36               |      2|
|650   |                    i_wptr_b2g                                                          |binary_to_gray__parameterized0__18               |      2|
|651   |                    \gen_sync[0].i_sync                                                 |sync__76                                         |      3|
|652   |                    \gen_sync[1].i_sync                                                 |sync__77                                         |      3|
|653   |                    \gen_sync[2].i_sync                                                 |sync__78                                         |      3|
|654   |                  i_dst                                                                 |cdc_fifo_gray_dst__parameterized5                |    161|
|655   |                    i_rptr_g2b                                                          |gray_to_binary__parameterized0__33               |      2|
|656   |                    i_rptr_b2g                                                          |binary_to_gray__parameterized0__17               |      2|
|657   |                    i_wptr_g2b                                                          |gray_to_binary__parameterized0__34               |      2|
|658   |                    i_spill_register                                                    |spill_register__parameterized4                   |    105|
|659   |                      spill_register_flushable_i                                        |spill_register_flushable__parameterized4         |    105|
|660   |                    \gen_sync[0].i_sync                                                 |sync__73                                         |      3|
|661   |                    \gen_sync[1].i_sync                                                 |sync__74                                         |      3|
|662   |                    \gen_sync[2].i_sync                                                 |sync__75                                         |      3|
|663   |              i_clkws_gen                                                               |i2s_clkws_gen                                    |    208|
|664   |                i_clkgen0                                                               |i2s_clk_gen__1                                   |     67|
|665   |                i_clkgen1                                                               |i2s_clk_gen                                      |     67|
|666   |                i_pdm_cg                                                                |pulp_clock_gating__62                            |      3|
|667   |                i_master_cg                                                             |pulp_clock_gating__63                            |      3|
|668   |                i_slave_cg                                                              |pulp_clock_gating__64                            |      3|
|669   |                i_master_en_sync                                                        |pulp_sync__parameterized0__1                     |      3|
|670   |                i_slave_en_sync                                                         |pulp_sync__parameterized0                        |      3|
|671   |                i_ws_gen_0                                                              |i2s_ws_gen__1                                    |     24|
|672   |                i_ws_gen_1                                                              |i2s_ws_gen                                       |     24|
|673   |              i_i2s_txrx                                                                |i2s_txrx                                         |   5734|
|674   |                i_i2s_slave                                                             |i2s_rx_channel                                   |    264|
|675   |                i_pdm                                                                   |pdm_top                                          |   5401|
|676   |                  i_varcic                                                              |varcic                                           |   5367|
|677   |                    \cic_stages[0].cic_integrator_inst                                  |cic_integrator__1                                |    374|
|678   |                    \cic_stages[0].cic_comb_inst                                        |cic_comb__1                                      |    681|
|679   |                    \cic_stages[1].cic_integrator_inst                                  |cic_integrator__2                                |    375|
|680   |                    \cic_stages[1].cic_comb_inst                                        |cic_comb__2                                      |    681|
|681   |                    \cic_stages[2].cic_integrator_inst                                  |cic_integrator__3                                |    375|
|682   |                    \cic_stages[2].cic_comb_inst                                        |cic_comb__3                                      |    681|
|683   |                    \cic_stages[3].cic_integrator_inst                                  |cic_integrator__4                                |    375|
|684   |                    \cic_stages[3].cic_comb_inst                                        |cic_comb__4                                      |    681|
|685   |                    \cic_stages[4].cic_integrator_inst                                  |cic_integrator                                   |    375|
|686   |                    \cic_stages[4].cic_comb_inst                                        |cic_comb                                         |    681|
|687   |                i_i2s_master                                                            |i2s_tx_channel                                   |     35|
|688   |          u_evnt_gen                                                                    |soc_event_generator                              |   6210|
|689   |            u_arbiter                                                                   |soc_event_arbiter                                |   2624|
|690   |            \genblk1[0].u_soc_event_queue                                               |soc_event_queue__1                               |      8|
|691   |            \genblk1[1].u_soc_event_queue                                               |soc_event_queue__2                               |      8|
|692   |            \genblk1[2].u_soc_event_queue                                               |soc_event_queue__3                               |      8|
|693   |            \genblk1[3].u_soc_event_queue                                               |soc_event_queue__4                               |      8|
|694   |            \genblk1[4].u_soc_event_queue                                               |soc_event_queue__5                               |      8|
|695   |            \genblk1[5].u_soc_event_queue                                               |soc_event_queue__6                               |      8|
|696   |            \genblk1[6].u_soc_event_queue                                               |soc_event_queue__7                               |      8|
|697   |            \genblk1[7].u_soc_event_queue                                               |soc_event_queue__8                               |      8|
|698   |            \genblk1[8].u_soc_event_queue                                               |soc_event_queue__9                               |      8|
|699   |            \genblk1[9].u_soc_event_queue                                               |soc_event_queue__10                              |      8|
|700   |            \genblk1[10].u_soc_event_queue                                              |soc_event_queue__11                              |      8|
|701   |            \genblk1[11].u_soc_event_queue                                              |soc_event_queue__12                              |      8|
|702   |            \genblk1[12].u_soc_event_queue                                              |soc_event_queue__13                              |      8|
|703   |            \genblk1[13].u_soc_event_queue                                              |soc_event_queue__14                              |      8|
|704   |            \genblk1[14].u_soc_event_queue                                              |soc_event_queue__15                              |      8|
|705   |            \genblk1[15].u_soc_event_queue                                              |soc_event_queue__16                              |      8|
|706   |            \genblk1[16].u_soc_event_queue                                              |soc_event_queue__17                              |      8|
|707   |            \genblk1[17].u_soc_event_queue                                              |soc_event_queue__18                              |      8|
|708   |            \genblk1[18].u_soc_event_queue                                              |soc_event_queue__19                              |      8|
|709   |            \genblk1[19].u_soc_event_queue                                              |soc_event_queue__20                              |      8|
|710   |            \genblk1[20].u_soc_event_queue                                              |soc_event_queue__21                              |      8|
|711   |            \genblk1[21].u_soc_event_queue                                              |soc_event_queue__22                              |      8|
|712   |            \genblk1[22].u_soc_event_queue                                              |soc_event_queue__23                              |      7|
|713   |            \genblk1[23].u_soc_event_queue                                              |soc_event_queue__24                              |      7|
|714   |            \genblk1[24].u_soc_event_queue                                              |soc_event_queue__25                              |      8|
|715   |            \genblk1[25].u_soc_event_queue                                              |soc_event_queue__26                              |      7|
|716   |            \genblk1[26].u_soc_event_queue                                              |soc_event_queue__27                              |      7|
|717   |            \genblk1[27].u_soc_event_queue                                              |soc_event_queue__28                              |      7|
|718   |            \genblk1[28].u_soc_event_queue                                              |soc_event_queue__29                              |      8|
|719   |            \genblk1[29].u_soc_event_queue                                              |soc_event_queue__30                              |      8|
|720   |            \genblk1[30].u_soc_event_queue                                              |soc_event_queue__31                              |      7|
|721   |            \genblk1[31].u_soc_event_queue                                              |soc_event_queue__32                              |      7|
|722   |            \genblk1[32].u_soc_event_queue                                              |soc_event_queue__33                              |      8|
|723   |            \genblk1[33].u_soc_event_queue                                              |soc_event_queue__34                              |      8|
|724   |            \genblk1[34].u_soc_event_queue                                              |soc_event_queue__35                              |      8|
|725   |            \genblk1[35].u_soc_event_queue                                              |soc_event_queue__36                              |      8|
|726   |            \genblk1[36].u_soc_event_queue                                              |soc_event_queue__37                              |      8|
|727   |            \genblk1[37].u_soc_event_queue                                              |soc_event_queue__38                              |      8|
|728   |            \genblk1[38].u_soc_event_queue                                              |soc_event_queue__39                              |      8|
|729   |            \genblk1[39].u_soc_event_queue                                              |soc_event_queue__40                              |      8|
|730   |            \genblk1[40].u_soc_event_queue                                              |soc_event_queue__41                              |      8|
|731   |            \genblk1[41].u_soc_event_queue                                              |soc_event_queue__42                              |      8|
|732   |            \genblk1[42].u_soc_event_queue                                              |soc_event_queue__43                              |      8|
|733   |            \genblk1[43].u_soc_event_queue                                              |soc_event_queue__44                              |      8|
|734   |            \genblk1[44].u_soc_event_queue                                              |soc_event_queue__45                              |      8|
|735   |            \genblk1[45].u_soc_event_queue                                              |soc_event_queue__46                              |      8|
|736   |            \genblk1[46].u_soc_event_queue                                              |soc_event_queue__47                              |      8|
|737   |            \genblk1[47].u_soc_event_queue                                              |soc_event_queue__48                              |      8|
|738   |            \genblk1[48].u_soc_event_queue                                              |soc_event_queue__49                              |      8|
|739   |            \genblk1[49].u_soc_event_queue                                              |soc_event_queue__50                              |      8|
|740   |            \genblk1[50].u_soc_event_queue                                              |soc_event_queue__51                              |      8|
|741   |            \genblk1[51].u_soc_event_queue                                              |soc_event_queue__52                              |      8|
|742   |            \genblk1[52].u_soc_event_queue                                              |soc_event_queue__53                              |      8|
|743   |            \genblk1[53].u_soc_event_queue                                              |soc_event_queue__54                              |      8|
|744   |            \genblk1[54].u_soc_event_queue                                              |soc_event_queue__55                              |      8|
|745   |            \genblk1[55].u_soc_event_queue                                              |soc_event_queue__56                              |      8|
|746   |            \genblk1[56].u_soc_event_queue                                              |soc_event_queue__57                              |      8|
|747   |            \genblk1[57].u_soc_event_queue                                              |soc_event_queue__58                              |      8|
|748   |            \genblk1[58].u_soc_event_queue                                              |soc_event_queue__59                              |      8|
|749   |            \genblk1[59].u_soc_event_queue                                              |soc_event_queue__60                              |      8|
|750   |            \genblk1[60].u_soc_event_queue                                              |soc_event_queue__61                              |      8|
|751   |            \genblk1[61].u_soc_event_queue                                              |soc_event_queue__62                              |      8|
|752   |            \genblk1[62].u_soc_event_queue                                              |soc_event_queue__63                              |      8|
|753   |            \genblk1[63].u_soc_event_queue                                              |soc_event_queue__64                              |      8|
|754   |            \genblk1[64].u_soc_event_queue                                              |soc_event_queue__65                              |      8|
|755   |            \genblk1[65].u_soc_event_queue                                              |soc_event_queue__66                              |      8|
|756   |            \genblk1[66].u_soc_event_queue                                              |soc_event_queue__67                              |      8|
|757   |            \genblk1[67].u_soc_event_queue                                              |soc_event_queue__68                              |      8|
|758   |            \genblk1[68].u_soc_event_queue                                              |soc_event_queue__69                              |      8|
|759   |            \genblk1[69].u_soc_event_queue                                              |soc_event_queue__70                              |      8|
|760   |            \genblk1[70].u_soc_event_queue                                              |soc_event_queue__71                              |      8|
|761   |            \genblk1[71].u_soc_event_queue                                              |soc_event_queue__72                              |      8|
|762   |            \genblk1[72].u_soc_event_queue                                              |soc_event_queue__73                              |      8|
|763   |            \genblk1[73].u_soc_event_queue                                              |soc_event_queue__74                              |      8|
|764   |            \genblk1[74].u_soc_event_queue                                              |soc_event_queue__75                              |      8|
|765   |            \genblk1[75].u_soc_event_queue                                              |soc_event_queue__76                              |      8|
|766   |            \genblk1[76].u_soc_event_queue                                              |soc_event_queue__77                              |      8|
|767   |            \genblk1[77].u_soc_event_queue                                              |soc_event_queue__78                              |      8|
|768   |            \genblk1[78].u_soc_event_queue                                              |soc_event_queue__79                              |      8|
|769   |            \genblk1[79].u_soc_event_queue                                              |soc_event_queue__80                              |      8|
|770   |            \genblk1[80].u_soc_event_queue                                              |soc_event_queue__81                              |      8|
|771   |            \genblk1[81].u_soc_event_queue                                              |soc_event_queue__82                              |      8|
|772   |            \genblk1[82].u_soc_event_queue                                              |soc_event_queue__83                              |      8|
|773   |            \genblk1[83].u_soc_event_queue                                              |soc_event_queue__84                              |      8|
|774   |            \genblk1[84].u_soc_event_queue                                              |soc_event_queue__85                              |      8|
|775   |            \genblk1[85].u_soc_event_queue                                              |soc_event_queue__86                              |      8|
|776   |            \genblk1[86].u_soc_event_queue                                              |soc_event_queue__87                              |      8|
|777   |            \genblk1[87].u_soc_event_queue                                              |soc_event_queue__88                              |      8|
|778   |            \genblk1[88].u_soc_event_queue                                              |soc_event_queue__89                              |      8|
|779   |            \genblk1[89].u_soc_event_queue                                              |soc_event_queue__90                              |      8|
|780   |            \genblk1[90].u_soc_event_queue                                              |soc_event_queue__91                              |      8|
|781   |            \genblk1[91].u_soc_event_queue                                              |soc_event_queue__92                              |      8|
|782   |            \genblk1[92].u_soc_event_queue                                              |soc_event_queue__93                              |      8|
|783   |            \genblk1[93].u_soc_event_queue                                              |soc_event_queue__94                              |      8|
|784   |            \genblk1[94].u_soc_event_queue                                              |soc_event_queue__95                              |      8|
|785   |            \genblk1[95].u_soc_event_queue                                              |soc_event_queue__96                              |      8|
|786   |            \genblk1[96].u_soc_event_queue                                              |soc_event_queue__97                              |      8|
|787   |            \genblk1[97].u_soc_event_queue                                              |soc_event_queue__98                              |      8|
|788   |            \genblk1[98].u_soc_event_queue                                              |soc_event_queue__99                              |      8|
|789   |            \genblk1[99].u_soc_event_queue                                              |soc_event_queue__100                             |      8|
|790   |            \genblk1[100].u_soc_event_queue                                             |soc_event_queue__101                             |      8|
|791   |            \genblk1[101].u_soc_event_queue                                             |soc_event_queue__102                             |      8|
|792   |            \genblk1[102].u_soc_event_queue                                             |soc_event_queue__103                             |      8|
|793   |            \genblk1[103].u_soc_event_queue                                             |soc_event_queue__104                             |      8|
|794   |            \genblk1[104].u_soc_event_queue                                             |soc_event_queue__105                             |      8|
|795   |            \genblk1[105].u_soc_event_queue                                             |soc_event_queue__106                             |      8|
|796   |            \genblk1[106].u_soc_event_queue                                             |soc_event_queue__107                             |      8|
|797   |            \genblk1[107].u_soc_event_queue                                             |soc_event_queue__108                             |      8|
|798   |            \genblk1[108].u_soc_event_queue                                             |soc_event_queue__109                             |      8|
|799   |            \genblk1[109].u_soc_event_queue                                             |soc_event_queue__110                             |      8|
|800   |            \genblk1[110].u_soc_event_queue                                             |soc_event_queue__111                             |      8|
|801   |            \genblk1[111].u_soc_event_queue                                             |soc_event_queue__112                             |      8|
|802   |            \genblk1[112].u_soc_event_queue                                             |soc_event_queue__113                             |      8|
|803   |            \genblk1[113].u_soc_event_queue                                             |soc_event_queue__114                             |      8|
|804   |            \genblk1[114].u_soc_event_queue                                             |soc_event_queue__115                             |      8|
|805   |            \genblk1[115].u_soc_event_queue                                             |soc_event_queue__116                             |      8|
|806   |            \genblk1[116].u_soc_event_queue                                             |soc_event_queue__117                             |      8|
|807   |            \genblk1[117].u_soc_event_queue                                             |soc_event_queue__118                             |      8|
|808   |            \genblk1[118].u_soc_event_queue                                             |soc_event_queue__119                             |      8|
|809   |            \genblk1[119].u_soc_event_queue                                             |soc_event_queue__120                             |      8|
|810   |            \genblk1[120].u_soc_event_queue                                             |soc_event_queue__121                             |      8|
|811   |            \genblk1[121].u_soc_event_queue                                             |soc_event_queue__122                             |      8|
|812   |            \genblk1[122].u_soc_event_queue                                             |soc_event_queue__123                             |      8|
|813   |            \genblk1[123].u_soc_event_queue                                             |soc_event_queue__124                             |      8|
|814   |            \genblk1[124].u_soc_event_queue                                             |soc_event_queue__125                             |      8|
|815   |            \genblk1[125].u_soc_event_queue                                             |soc_event_queue__126                             |      8|
|816   |            \genblk1[126].u_soc_event_queue                                             |soc_event_queue__127                             |      8|
|817   |            \genblk1[127].u_soc_event_queue                                             |soc_event_queue__128                             |      8|
|818   |            \genblk1[128].u_soc_event_queue                                             |soc_event_queue__129                             |      7|
|819   |            \genblk1[129].u_soc_event_queue                                             |soc_event_queue__130                             |      7|
|820   |            \genblk1[130].u_soc_event_queue                                             |soc_event_queue__131                             |      7|
|821   |            \genblk1[131].u_soc_event_queue                                             |soc_event_queue__132                             |      7|
|822   |            \genblk1[132].u_soc_event_queue                                             |soc_event_queue__133                             |      7|
|823   |            \genblk1[133].u_soc_event_queue                                             |soc_event_queue__134                             |      7|
|824   |            \genblk1[134].u_soc_event_queue                                             |soc_event_queue__135                             |      7|
|825   |            \genblk1[135].u_soc_event_queue                                             |soc_event_queue__136                             |      8|
|826   |            \genblk1[136].u_soc_event_queue                                             |soc_event_queue__137                             |      8|
|827   |            \genblk1[137].u_soc_event_queue                                             |soc_event_queue__138                             |      8|
|828   |            \genblk1[138].u_soc_event_queue                                             |soc_event_queue__139                             |      8|
|829   |            \genblk1[139].u_soc_event_queue                                             |soc_event_queue__140                             |      8|
|830   |            \genblk1[140].u_soc_event_queue                                             |soc_event_queue__141                             |      7|
|831   |            \genblk1[141].u_soc_event_queue                                             |soc_event_queue__142                             |      7|
|832   |            \genblk1[142].u_soc_event_queue                                             |soc_event_queue__143                             |      7|
|833   |            \genblk1[143].u_soc_event_queue                                             |soc_event_queue__144                             |      7|
|834   |            \genblk1[144].u_soc_event_queue                                             |soc_event_queue__145                             |      7|
|835   |            \genblk1[145].u_soc_event_queue                                             |soc_event_queue__146                             |      7|
|836   |            \genblk1[146].u_soc_event_queue                                             |soc_event_queue__147                             |      7|
|837   |            \genblk1[147].u_soc_event_queue                                             |soc_event_queue__148                             |      7|
|838   |            \genblk1[148].u_soc_event_queue                                             |soc_event_queue__149                             |      7|
|839   |            \genblk1[149].u_soc_event_queue                                             |soc_event_queue__150                             |      7|
|840   |            \genblk1[150].u_soc_event_queue                                             |soc_event_queue__151                             |      7|
|841   |            \genblk1[151].u_soc_event_queue                                             |soc_event_queue__152                             |      7|
|842   |            \genblk1[152].u_soc_event_queue                                             |soc_event_queue__153                             |      7|
|843   |            \genblk1[153].u_soc_event_queue                                             |soc_event_queue__154                             |      7|
|844   |            \genblk1[154].u_soc_event_queue                                             |soc_event_queue__155                             |      7|
|845   |            \genblk1[155].u_soc_event_queue                                             |soc_event_queue__156                             |      7|
|846   |            \genblk1[156].u_soc_event_queue                                             |soc_event_queue__157                             |      7|
|847   |            \genblk1[157].u_soc_event_queue                                             |soc_event_queue__158                             |      7|
|848   |            \genblk1[158].u_soc_event_queue                                             |soc_event_queue__159                             |      7|
|849   |            \genblk1[159].u_soc_event_queue                                             |soc_event_queue__160                             |      7|
|850   |            \genblk1[160].u_soc_event_queue                                             |soc_event_queue__161                             |      8|
|851   |            \genblk1[161].u_soc_event_queue                                             |soc_event_queue__162                             |      8|
|852   |            \genblk1[162].u_soc_event_queue                                             |soc_event_queue__163                             |      8|
|853   |            \genblk1[163].u_soc_event_queue                                             |soc_event_queue__164                             |      8|
|854   |            \genblk1[164].u_soc_event_queue                                             |soc_event_queue__165                             |      8|
|855   |            \genblk1[165].u_soc_event_queue                                             |soc_event_queue__166                             |      8|
|856   |            \genblk1[166].u_soc_event_queue                                             |soc_event_queue__167                             |      8|
|857   |            \genblk1[167].u_soc_event_queue                                             |soc_event_queue__168                             |      8|
|858   |            \genblk1[168].u_soc_event_queue                                             |soc_event_queue                                  |      8|
|859   |          periph_bus_i                                                                  |periph_bus_wrap                                  |   1226|
|860   |            apb_node_wrap_i                                                             |apb_node_wrap                                    |   1226|
|861   |              apb_node_i                                                                |apb_node                                         |   1226|
|862   |          apb_fll_if_i                                                                  |apb_fll_if                                       |     49|
|863   |          i_apb_gpio                                                                    |apb_gpio                                         |    768|
|864   |          i_apb_soc_ctrl                                                                |apb_soc_ctrl                                     |    951|
|865   |          i_apb_adv_timer                                                               |apb_adv_timer                                    |   3044|
|866   |            u_apb_if                                                                    |adv_timer_apb_if                                 |   1307|
|867   |            i_clk_gate_timer0                                                           |pulp_clock_gating__70                            |      3|
|868   |            u_tim0                                                                      |timer_module__xdcDup__1                          |    420|
|869   |              u_controller                                                              |timer_cntrl                                      |      6|
|870   |              u_in_stage                                                                |input_stage__xdcDup__1                           |     47|
|871   |              u_prescaler                                                               |prescaler                                        |     37|
|872   |              u_counter                                                                 |up_down_counter                                  |    178|
|873   |              u_comp_ch0                                                                |comparator__16                                   |     38|
|874   |              u_comp_ch1                                                                |comparator__17                                   |     38|
|875   |              u_comp_ch2                                                                |comparator__18                                   |     38|
|876   |              u_comp_ch3                                                                |comparator                                       |     38|
|877   |            i_clk_gate_timer1                                                           |pulp_clock_gating__71                            |      3|
|878   |            u_tim1                                                                      |timer_module__xdcDup__2                          |    420|
|879   |              u_controller                                                              |timer_cntrl__6                                   |      6|
|880   |              u_in_stage                                                                |input_stage__xdcDup__2                           |     47|
|881   |              u_prescaler                                                               |prescaler__6                                     |     37|
|882   |              u_counter                                                                 |up_down_counter__6                               |    178|
|883   |              u_comp_ch0                                                                |comparator__12                                   |     38|
|884   |              u_comp_ch1                                                                |comparator__13                                   |     38|
|885   |              u_comp_ch2                                                                |comparator__14                                   |     38|
|886   |              u_comp_ch3                                                                |comparator__15                                   |     38|
|887   |            i_clk_gate_timer2                                                           |pulp_clock_gating__72                            |      3|
|888   |            u_tim2                                                                      |timer_module__xdcDup__3                          |    420|
|889   |              u_controller                                                              |timer_cntrl__5                                   |      6|
|890   |              u_in_stage                                                                |input_stage__xdcDup__3                           |     47|
|891   |              u_prescaler                                                               |prescaler__5                                     |     37|
|892   |              u_counter                                                                 |up_down_counter__5                               |    178|
|893   |              u_comp_ch0                                                                |comparator__8                                    |     38|
|894   |              u_comp_ch1                                                                |comparator__9                                    |     38|
|895   |              u_comp_ch2                                                                |comparator__10                                   |     38|
|896   |              u_comp_ch3                                                                |comparator__11                                   |     38|
|897   |            i_clk_gate_timer3                                                           |pulp_clock_gating__73                            |      3|
|898   |            u_tim3                                                                      |timer_module                                     |    420|
|899   |              u_controller                                                              |timer_cntrl__4                                   |      6|
|900   |              u_in_stage                                                                |input_stage                                      |     47|
|901   |              u_prescaler                                                               |prescaler__4                                     |     37|
|902   |              u_counter                                                                 |up_down_counter__4                               |    178|
|903   |              u_comp_ch0                                                                |comparator__4                                    |     38|
|904   |              u_comp_ch1                                                                |comparator__5                                    |     38|
|905   |              u_comp_ch2                                                                |comparator__6                                    |     38|
|906   |              u_comp_ch3                                                                |comparator__7                                    |     38|
|907   |          i_ref_clk_sync                                                                |pulp_sync_wedge__xdcDup__1                       |      7|
|908   |            i_pulp_sync                                                                 |pulp_sync__xdcDup__1                             |      3|
|909   |          i_apb_timer_unit                                                              |apb_timer_unit                                   |    655|
|910   |            prescaler_lo_i                                                              |timer_unit_counter_presc__1                      |     92|
|911   |            prescaler_hi_i                                                              |timer_unit_counter_presc                         |     92|
|912   |            counter_lo_i                                                                |timer_unit_counter__1                            |     90|
|913   |            counter_hi_i                                                                |timer_unit_counter                               |     90|
|914   |        fc_subsystem_i                                                                  |fc_subsystem                                     |  19036|
|915   |          \FC_CORE.FC_CORE_i                                                            |cv32e40p_core                                    |  12217|
|916   |            ex_stage_i                                                                  |cv32e40p_ex_stage                                |   3253|
|917   |              \gen_apu.apu_disp_i                                                       |cv32e40p_apu_disp                                |     83|
|918   |              alu_i                                                                     |cv32e40p_alu                                     |   2066|
|919   |                popcnt_i                                                                |cv32e40p_popcnt                                  |     57|
|920   |                ff_one_i                                                                |cv32e40p_ff_one                                  |     31|
|921   |                alu_div_i                                                               |cv32e40p_alu_div                                 |    398|
|922   |              mult_i                                                                    |cv32e40p_mult                                    |    981|
|923   |            sleep_unit_i                                                                |cv32e40p_sleep_unit                              |      9|
|924   |              core_clock_gate_i                                                         |cv32e40p_clock_gate                              |      3|
|925   |                i_pulp_clock_gating                                                     |pulp_clock_gating__74                            |      3|
|926   |            if_stage_i                                                                  |cv32e40p_if_stage                                |   1065|
|927   |              prefetch_buffer_i                                                         |cv32e40p_prefetch_buffer                         |    372|
|928   |                prefetch_controller_i                                                   |cv32e40p_prefetch_controller                     |    165|
|929   |                fifo_i                                                                  |cv32e40p_fifo                                    |    109|
|930   |                instruction_obi_i                                                       |cv32e40p_obi_interface                           |     66|
|931   |              aligner_i                                                                 |cv32e40p_aligner                                 |    284|
|932   |              compressed_decoder_i                                                      |cv32e40p_compressed_decoder                      |    158|
|933   |            id_stage_i                                                                  |cv32e40p_id_stage                                |   6058|
|934   |              \gen_hwloop_regs.hwloop_regs_i                                            |cv32e40p_hwloop_regs                             |    341|
|935   |              register_file_i                                                           |cv32e40p_register_file                           |   3299|
|936   |              decoder_i                                                                 |cv32e40p_decoder                                 |    436|
|937   |              controller_i                                                              |cv32e40p_controller                              |    511|
|938   |              int_controller_i                                                          |cv32e40p_int_controller                          |    116|
|939   |            load_store_unit_i                                                           |cv32e40p_load_store_unit                         |    266|
|940   |            cs_registers_i                                                              |cv32e40p_cs_registers                            |   1549|
|941   |          fp_wrapper_i                                                                  |cv32e40p_fp_wrapper                              |   6232|
|942   |            i_fpnew_bulk                                                                |fpnew_top                                        |   6232|
|943   |              i_arbiter                                                                 |rr_arb_tree__parameterized0                      |     96|
|944   |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |lzc__parameterized3__1                           |      3|
|945   |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |lzc__parameterized3                              |      2|
|946   |              \gen_operation_groups[0].i_opgroup_block                                  |fpnew_opgroup_block                              |   1604|
|947   |                \gen_merged_slice.i_multifmt_slice                                      |fpnew_opgroup_multifmt_slice                     |   1566|
|948   |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi         |fpnew_fma_multi                                  |   1530|
|949   |                    i_lzc                                                               |lzc                                              |     52|
|950   |                    i_fpnew_rounding                                                    |fpnew_rounding                                   |     20|
|951   |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                |fpnew_classifier                                 |     46|
|952   |                i_arbiter                                                               |rr_arb_tree                                      |     37|
|953   |              \gen_operation_groups[1].i_opgroup_block                                  |fpnew_opgroup_block__parameterized0              |   3177|
|954   |                \gen_merged_slice.i_multifmt_slice                                      |fpnew_opgroup_multifmt_slice__parameterized0     |   3138|
|955   |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi     |fpnew_divsqrt_multi                              |   3101|
|956   |                    i_divsqrt_lei                                                       |div_sqrt_top_mvp                                 |   2919|
|957   |                      preprocess_U0                                                     |preprocess_mvp                                   |    886|
|958   |                        LOD_Ua                                                          |lzc__parameterized1__1                           |     54|
|959   |                        LOD_Ub                                                          |lzc__parameterized1                              |     54|
|960   |                      nrbd_nrsc_U0                                                      |nrbd_nrsc_mvp                                    |   1229|
|961   |                        control_U0                                                      |control_mvp                                      |   1229|
|962   |                          \genblk4[0].iteration_div_sqrt                                |iteration_div_sqrt_mvp__1                        |     75|
|963   |                          \genblk4[1].iteration_div_sqrt                                |iteration_div_sqrt_mvp__2                        |     76|
|964   |                          \genblk4[2].iteration_div_sqrt                                |iteration_div_sqrt_mvp                           |     76|
|965   |                      fpu_norm_U0                                                       |norm_div_sqrt_mvp                                |    804|
|966   |                i_arbiter                                                               |rr_arb_tree__3                                   |     38|
|967   |              \gen_operation_groups[2].i_opgroup_block                                  |fpnew_opgroup_block__parameterized1              |    231|
|968   |                i_arbiter                                                               |rr_arb_tree__2                                   |     35|
|969   |                \gen_parallel_slices[0].active_format.i_fmt_slice                       |fpnew_opgroup_fmt_slice                          |    194|
|970   |                  \gen_num_lanes[0].active_lane.lane_instance.i_noncomp                 |fpnew_noncomp                                    |    160|
|971   |                    i_class_a                                                           |fpnew_classifier__parameterized0                 |     29|
|972   |              \gen_operation_groups[3].i_opgroup_block                                  |fpnew_opgroup_block__parameterized2              |   1117|
|973   |                \gen_merged_slice.i_multifmt_slice                                      |fpnew_opgroup_multifmt_slice__parameterized1     |   1079|
|974   |                  \gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi        |fpnew_cast_multi                                 |   1009|
|975   |                    i_lzc                                                               |lzc__parameterized2                              |     33|
|976   |                    i_fpnew_rounding                                                    |fpnew_rounding__parameterized0                   |     10|
|977   |                    \fmt_init_inputs[0].active_format.i_fpnew_classifier                |fpnew_classifier__parameterized1                 |     16|
|978   |                i_arbiter                                                               |rr_arb_tree__1                                   |     37|
|979   |          i_obi_pulp_adapter_instr                                                      |obi_pulp_adapter__1                              |      4|
|980   |          fc_eu_i                                                                       |apb_interrupt_cntrl                              |    546|
|981   |            i_event_fifo                                                                |generic_fifo                                     |     89|
|982   |          i_obi_pulp_adapter_data                                                       |obi_pulp_adapter                                 |      4|
|983   |        i_soc_interconnect_wrap                                                         |soc_interconnect_wrap                            |  11257|
|984   |          i_soc_interconnect                                                            |soc_interconnect                                 |   9753|
|985   |            \gen_tcdm_2_axi_bridge[8].i_lint2axi_bridge                                 |lint2axi_wrap__1                                 |      6|
|986   |              i_lint_2_axi                                                              |lint_2_axi__1                                    |      6|
|987   |            \gen_tcdm_2_axi_bridge[7].i_lint2axi_bridge                                 |lint2axi_wrap__2                                 |      6|
|988   |              i_lint_2_axi                                                              |lint_2_axi__2                                    |      6|
|989   |            \gen_tcdm_2_axi_bridge[6].i_lint2axi_bridge                                 |lint2axi_wrap__3                                 |     18|
|990   |              i_lint_2_axi                                                              |lint_2_axi__3                                    |     17|
|991   |            i_axi_xbar                                                                  |axi_xbar_intf                                    |   4466|
|992   |              i_xbar                                                                    |axi_xbar                                         |   4466|
|993   |                \gen_slv_port_demux[0].i_axi_aw_decode                                  |addr_decode__parameterized2__1                   |    117|
|994   |                \gen_slv_port_demux[0].i_axi_ar_decode                                  |addr_decode__parameterized2__2                   |    117|
|995   |                \gen_slv_port_demux[0].i_axi_demux                                      |axi_demux__1                                     |    149|
|996   |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                          |axi_demux_id_counters__3                         |     11|
|997   |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__7                                 |      5|
|998   |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__2                         |     11|
|999   |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__5                                 |      5|
|1000  |                  \gen_demux.i_w_fifo                                                   |fifo_v3__parameterized2__1                       |     13|
|1001  |                  \gen_demux.i_b_mux                                                    |rr_arb_tree__parameterized3__1                   |     28|
|1002  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__7                           |      2|
|1003  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__6                           |      2|
|1004  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4__1                   |     59|
|1005  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__5                           |      2|
|1006  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__4                           |      2|
|1007  |                \gen_slv_port_demux[0].i_axi_err_slv                                    |axi_err_slv__1                                   |    144|
|1008  |                  i_atop_filter                                                         |axi_atop_filter__1                               |     73|
|1009  |                    r_resp_cmd                                                          |stream_register__1                               |      9|
|1010  |                      i_fifo                                                            |fifo_v2__parameterized2__1                       |      7|
|1011  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__1                       |      7|
|1012  |                  i_w_fifo                                                              |fifo_v3__parameterized4__1                       |     10|
|1013  |                  i_b_fifo                                                              |fifo_v3__parameterized5__1                       |      8|
|1014  |                  i_r_fifo                                                              |fifo_v3__parameterized6__1                       |     10|
|1015  |                  i_r_counter                                                           |counter__22                                      |     27|
|1016  |                    i_counter                                                           |delta_counter__parameterized0__1                 |     27|
|1017  |                \gen_slv_port_demux[1].i_axi_ar_decode                                  |addr_decode__parameterized2__4                   |    111|
|1018  |                \gen_slv_port_demux[1].i_axi_demux                                      |axi_demux__2                                     |     75|
|1019  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__4                         |     11|
|1020  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__9                                 |      5|
|1021  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4__2                   |     54|
|1022  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__9                           |      2|
|1023  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__8                           |      1|
|1024  |                \gen_slv_port_demux[1].i_axi_err_slv                                    |axi_err_slv__2                                   |     92|
|1025  |                  i_atop_filter                                                         |axi_atop_filter__2                               |     45|
|1026  |                    r_resp_cmd                                                          |stream_register__2                               |      9|
|1027  |                      i_fifo                                                            |fifo_v2__parameterized2__2                       |      7|
|1028  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__2                       |      7|
|1029  |                  i_r_fifo                                                              |fifo_v3__parameterized6__2                       |     10|
|1030  |                  i_r_counter                                                           |counter__23                                      |     27|
|1031  |                    i_counter                                                           |delta_counter__parameterized0__2                 |     27|
|1032  |                \gen_slv_port_demux[2].i_axi_ar_decode                                  |addr_decode__parameterized2__6                   |     75|
|1033  |                \gen_slv_port_demux[2].i_axi_demux                                      |axi_demux__3                                     |     75|
|1034  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__6                         |     11|
|1035  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__13                                |      5|
|1036  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4__3                   |     54|
|1037  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__13                          |      2|
|1038  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__12                          |      1|
|1039  |                \gen_slv_port_demux[2].i_axi_err_slv                                    |axi_err_slv__3                                   |     92|
|1040  |                  i_atop_filter                                                         |axi_atop_filter__3                               |     45|
|1041  |                    r_resp_cmd                                                          |stream_register__3                               |      9|
|1042  |                      i_fifo                                                            |fifo_v2__parameterized2__3                       |      7|
|1043  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__3                       |      7|
|1044  |                  i_r_fifo                                                              |fifo_v3__parameterized6__3                       |     10|
|1045  |                  i_r_counter                                                           |counter__24                                      |     27|
|1046  |                    i_counter                                                           |delta_counter__parameterized0__3                 |     27|
|1047  |                \gen_slv_port_demux[3].i_axi_aw_decode                                  |addr_decode__parameterized2__7                   |     75|
|1048  |                \gen_slv_port_demux[3].i_axi_ar_decode                                  |addr_decode__parameterized2__8                   |     75|
|1049  |                \gen_slv_port_demux[3].i_axi_demux                                      |axi_demux__4                                     |    104|
|1050  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                          |axi_demux_id_counters__9                         |     11|
|1051  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__19                                |      5|
|1052  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__8                         |     11|
|1053  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__17                                |      5|
|1054  |                  \gen_demux.i_w_fifo                                                   |fifo_v3__parameterized2__4                       |     13|
|1055  |                  \gen_demux.i_b_mux                                                    |rr_arb_tree__parameterized3__4                   |     20|
|1056  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__19                          |      2|
|1057  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__18                          |      1|
|1058  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4__4                   |     22|
|1059  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__17                          |      2|
|1060  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__16                          |      1|
|1061  |                \gen_slv_port_demux[3].i_axi_err_slv                                    |axi_err_slv__4                                   |    143|
|1062  |                  i_atop_filter                                                         |axi_atop_filter__4                               |     72|
|1063  |                    r_resp_cmd                                                          |stream_register__4                               |      9|
|1064  |                      i_fifo                                                            |fifo_v2__parameterized2__4                       |      7|
|1065  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__4                       |      7|
|1066  |                  i_w_fifo                                                              |fifo_v3__parameterized4__4                       |     10|
|1067  |                  i_b_fifo                                                              |fifo_v3__parameterized5__4                       |      8|
|1068  |                  i_r_fifo                                                              |fifo_v3__parameterized6__4                       |     10|
|1069  |                  i_r_counter                                                           |counter__25                                      |     27|
|1070  |                    i_counter                                                           |delta_counter__parameterized0__4                 |     27|
|1071  |                \gen_slv_port_demux[4].i_axi_aw_decode                                  |addr_decode__parameterized2__9                   |    117|
|1072  |                \gen_slv_port_demux[4].i_axi_ar_decode                                  |addr_decode__parameterized2__10                  |    117|
|1073  |                \gen_slv_port_demux[4].i_axi_demux                                      |axi_demux__5                                     |    138|
|1074  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                          |axi_demux_id_counters__11                        |     11|
|1075  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__23                                |      5|
|1076  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__10                        |     11|
|1077  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__21                                |      5|
|1078  |                  \gen_demux.i_w_fifo                                                   |fifo_v3__parameterized2__5                       |     13|
|1079  |                  \gen_demux.i_b_mux                                                    |rr_arb_tree__parameterized3__5                   |     21|
|1080  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__23                          |      2|
|1081  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__22                          |      1|
|1082  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4__5                   |     55|
|1083  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__21                          |      2|
|1084  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__20                          |      1|
|1085  |                \gen_slv_port_demux[4].i_axi_err_slv                                    |axi_err_slv__5                                   |    145|
|1086  |                  i_atop_filter                                                         |axi_atop_filter__5                               |     74|
|1087  |                    r_resp_cmd                                                          |stream_register__5                               |      9|
|1088  |                      i_fifo                                                            |fifo_v2__parameterized2__5                       |      7|
|1089  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__5                       |      7|
|1090  |                  i_w_fifo                                                              |fifo_v3__parameterized4__5                       |     10|
|1091  |                  i_b_fifo                                                              |fifo_v3__parameterized5__5                       |      8|
|1092  |                  i_r_fifo                                                              |fifo_v3__parameterized6__5                       |     10|
|1093  |                  i_r_counter                                                           |counter__26                                      |     27|
|1094  |                    i_counter                                                           |delta_counter__parameterized0__5                 |     27|
|1095  |                \gen_slv_port_demux[5].i_axi_aw_decode                                  |addr_decode__parameterized2__11                  |    111|
|1096  |                \gen_slv_port_demux[5].i_axi_ar_decode                                  |addr_decode__parameterized2__12                  |    111|
|1097  |                \gen_slv_port_demux[5].i_axi_demux                                      |axi_demux__6                                     |    104|
|1098  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                          |axi_demux_id_counters__13                        |     11|
|1099  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__27                                |      5|
|1100  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__12                        |     11|
|1101  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__25                                |      5|
|1102  |                  \gen_demux.i_w_fifo                                                   |fifo_v3__parameterized2__6                       |     13|
|1103  |                  \gen_demux.i_b_mux                                                    |rr_arb_tree__parameterized3__6                   |     20|
|1104  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__27                          |      2|
|1105  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__26                          |      1|
|1106  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4__6                   |     22|
|1107  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__25                          |      2|
|1108  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__24                          |      1|
|1109  |                \gen_slv_port_demux[5].i_axi_err_slv                                    |axi_err_slv__6                                   |    143|
|1110  |                  i_atop_filter                                                         |axi_atop_filter__6                               |     72|
|1111  |                    r_resp_cmd                                                          |stream_register__6                               |      9|
|1112  |                      i_fifo                                                            |fifo_v2__parameterized2__6                       |      7|
|1113  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__6                       |      7|
|1114  |                  i_w_fifo                                                              |fifo_v3__parameterized4__6                       |     10|
|1115  |                  i_b_fifo                                                              |fifo_v3__parameterized5__6                       |      8|
|1116  |                  i_r_fifo                                                              |fifo_v3__parameterized6__6                       |     10|
|1117  |                  i_r_counter                                                           |counter__27                                      |     27|
|1118  |                    i_counter                                                           |delta_counter__parameterized0__6                 |     27|
|1119  |                \gen_slv_port_demux[6].i_axi_aw_decode                                  |addr_decode__parameterized2__13                  |    111|
|1120  |                \gen_slv_port_demux[6].i_axi_ar_decode                                  |addr_decode__parameterized2__14                  |    111|
|1121  |                \gen_slv_port_demux[6].i_axi_demux                                      |axi_demux__7                                     |    104|
|1122  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                          |axi_demux_id_counters__15                        |     11|
|1123  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__31                                |      5|
|1124  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__14                        |     11|
|1125  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__29                                |      5|
|1126  |                  \gen_demux.i_w_fifo                                                   |fifo_v3__parameterized2__7                       |     13|
|1127  |                  \gen_demux.i_b_mux                                                    |rr_arb_tree__parameterized3__7                   |     20|
|1128  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__31                          |      2|
|1129  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__30                          |      1|
|1130  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4__7                   |     22|
|1131  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__29                          |      2|
|1132  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__28                          |      1|
|1133  |                \gen_slv_port_demux[6].i_axi_err_slv                                    |axi_err_slv__7                                   |    143|
|1134  |                  i_atop_filter                                                         |axi_atop_filter__7                               |     72|
|1135  |                    r_resp_cmd                                                          |stream_register__7                               |      9|
|1136  |                      i_fifo                                                            |fifo_v2__parameterized2__7                       |      7|
|1137  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__7                       |      7|
|1138  |                  i_w_fifo                                                              |fifo_v3__parameterized4__7                       |     10|
|1139  |                  i_b_fifo                                                              |fifo_v3__parameterized5__7                       |      8|
|1140  |                  i_r_fifo                                                              |fifo_v3__parameterized6__7                       |     10|
|1141  |                  i_r_counter                                                           |counter__28                                      |     27|
|1142  |                    i_counter                                                           |delta_counter__parameterized0__7                 |     27|
|1143  |                \gen_slv_port_demux[7].i_axi_ar_decode                                  |addr_decode__parameterized2__16                  |    111|
|1144  |                \gen_slv_port_demux[7].i_axi_demux                                      |axi_demux__8                                     |     43|
|1145  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__16                        |     11|
|1146  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__33                                |      5|
|1147  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4__8                   |     22|
|1148  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__33                          |      2|
|1149  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__32                          |      1|
|1150  |                \gen_slv_port_demux[7].i_axi_err_slv                                    |axi_err_slv__8                                   |     91|
|1151  |                  i_atop_filter                                                         |axi_atop_filter__8                               |     44|
|1152  |                    r_resp_cmd                                                          |stream_register__8                               |      9|
|1153  |                      i_fifo                                                            |fifo_v2__parameterized2__8                       |      7|
|1154  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__8                       |      7|
|1155  |                  i_r_fifo                                                              |fifo_v3__parameterized6__8                       |     10|
|1156  |                  i_r_counter                                                           |counter__29                                      |     27|
|1157  |                    i_counter                                                           |delta_counter__parameterized0__8                 |     27|
|1158  |                \gen_slv_port_demux[8].i_axi_ar_decode                                  |addr_decode__parameterized2                      |    111|
|1159  |                \gen_slv_port_demux[8].i_axi_demux                                      |axi_demux                                        |     43|
|1160  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters                            |     11|
|1161  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__1                                 |      5|
|1162  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized4                      |     22|
|1163  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized6__1                           |      2|
|1164  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized6__2                           |      1|
|1165  |                \gen_slv_port_demux[8].i_axi_err_slv                                    |axi_err_slv                                      |     91|
|1166  |                  i_atop_filter                                                         |axi_atop_filter                                  |     44|
|1167  |                    r_resp_cmd                                                          |stream_register__9                               |      9|
|1168  |                      i_fifo                                                            |fifo_v2__parameterized2__9                       |      7|
|1169  |                        i_fifo_v3                                                       |fifo_v3__parameterized3__9                       |      7|
|1170  |                  i_r_fifo                                                              |fifo_v3__parameterized6                          |     10|
|1171  |                  i_r_counter                                                           |counter__30                                      |     27|
|1172  |                    i_counter                                                           |delta_counter__parameterized0__9                 |     27|
|1173  |                \gen_mst_port_mux[0].i_axi_mux                                          |axi_mux__1                                       |    221|
|1174  |                  \gen_mux.i_aw_arbiter                                                 |rr_arb_tree__parameterized5__1                   |     54|
|1175  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized5__7                           |      4|
|1176  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized5__6                           |      3|
|1177  |                  \gen_mux.i_w_fifo                                                     |fifo_v3__parameterized7__1                       |     50|
|1178  |                  \gen_mux.i_aw_spill_reg                                               |spill_register__parameterized11__1               |      7|
|1179  |                    spill_register_flushable_i                                          |spill_register_flushable__parameterized11__1     |      7|
|1180  |                  \gen_mux.i_w_spill_reg                                                |spill_register__parameterized12__1               |      7|
|1181  |                    spill_register_flushable_i                                          |spill_register_flushable__parameterized12__1     |      7|
|1182  |                  \gen_mux.i_ar_arbiter                                                 |rr_arb_tree__parameterized6__1                   |     81|
|1183  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized5__5                           |      7|
|1184  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized5__4                           |      7|
|1185  |                  \gen_mux.i_ar_spill_reg                                               |spill_register__parameterized14__1               |      7|
|1186  |                    spill_register_flushable_i                                          |spill_register_flushable__parameterized14__1     |      7|
|1187  |                \gen_mst_port_mux[1].i_axi_mux                                          |axi_mux                                          |    842|
|1188  |                  \gen_mux.i_aw_arbiter                                                 |rr_arb_tree__parameterized5                      |    158|
|1189  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized5__3                           |      4|
|1190  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized5__8                           |      3|
|1191  |                  \gen_mux.i_w_fifo                                                     |fifo_v3__parameterized7                          |     50|
|1192  |                  \gen_mux.i_aw_spill_reg                                               |spill_register__parameterized11                  |    114|
|1193  |                    spill_register_flushable_i                                          |spill_register_flushable__parameterized11        |    114|
|1194  |                  \gen_mux.i_w_spill_reg                                                |spill_register__parameterized12                  |    108|
|1195  |                    spill_register_flushable_i                                          |spill_register_flushable__parameterized12        |    108|
|1196  |                  \gen_mux.i_ar_arbiter                                                 |rr_arb_tree__parameterized6                      |    229|
|1197  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized5__1                           |      7|
|1198  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized5__2                           |      7|
|1199  |                  \gen_mux.i_ar_spill_reg                                               |spill_register__parameterized14                  |    117|
|1200  |                    spill_register_flushable_i                                          |spill_register_flushable__parameterized14        |    117|
|1201  |            \gen_tcdm_2_axi_bridge[5].i_lint2axi_bridge                                 |lint2axi_wrap__4                                 |     18|
|1202  |              i_lint_2_axi                                                              |lint_2_axi__4                                    |     17|
|1203  |            \gen_tcdm_2_axi_bridge[4].i_lint2axi_bridge                                 |lint2axi_wrap__5                                 |     20|
|1204  |              i_lint_2_axi                                                              |lint_2_axi__5                                    |     19|
|1205  |            \gen_tcdm_2_axi_bridge[3].i_lint2axi_bridge                                 |lint2axi_wrap__6                                 |     18|
|1206  |              i_lint_2_axi                                                              |lint_2_axi__6                                    |     17|
|1207  |            \gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge                                 |lint2axi_wrap__7                                 |     18|
|1208  |              i_lint_2_axi                                                              |lint_2_axi__7                                    |     17|
|1209  |            \gen_tcdm_2_axi_bridge[1].i_lint2axi_bridge                                 |lint2axi_wrap__8                                 |      6|
|1210  |              i_lint_2_axi                                                              |lint_2_axi__8                                    |      6|
|1211  |            \gen_tcdm_2_axi_bridge[2].i_lint2axi_bridge                                 |lint2axi_wrap                                    |      6|
|1212  |              i_lint_2_axi                                                              |lint_2_axi                                       |      6|
|1213  |            \gen_l2_demux[6].i_l2_demux                                                 |tcdm_demux__1                                    |    118|
|1214  |              i_addr_decode                                                             |addr_decode__1                                   |     62|
|1215  |            \gen_l2_demux[7].i_l2_demux                                                 |tcdm_demux__2                                    |    115|
|1216  |              i_addr_decode                                                             |addr_decode__2                                   |     62|
|1217  |            \gen_l2_demux[5].i_l2_demux                                                 |tcdm_demux__3                                    |    118|
|1218  |              i_addr_decode                                                             |addr_decode__3                                   |     62|
|1219  |            \gen_l2_demux[4].i_l2_demux                                                 |tcdm_demux__4                                    |    379|
|1220  |              i_addr_decode                                                             |addr_decode__4                                   |    144|
|1221  |            \gen_l2_demux[3].i_l2_demux                                                 |tcdm_demux__5                                    |    249|
|1222  |              i_addr_decode                                                             |addr_decode__5                                   |     76|
|1223  |            \gen_l2_demux[8].i_l2_demux                                                 |tcdm_demux__6                                    |    142|
|1224  |              i_addr_decode                                                             |addr_decode__6                                   |     89|
|1225  |            \gen_l2_demux[2].i_l2_demux                                                 |tcdm_demux__7                                    |    203|
|1226  |              i_addr_decode                                                             |addr_decode__7                                   |    104|
|1227  |            \gen_l2_demux[1].i_l2_demux                                                 |tcdm_demux__8                                    |    291|
|1228  |              i_addr_decode                                                             |addr_decode__8                                   |    166|
|1229  |            \gen_l2_demux[0].i_l2_demux                                                 |tcdm_demux                                       |    409|
|1230  |              i_addr_decode                                                             |addr_decode                                      |    175|
|1231  |            i_error_slave_contig_xbar                                                   |tcdm_error_slave__parameterized0                 |      2|
|1232  |            i_contiguous_xbar                                                           |contiguous_crossbar                              |   2118|
|1233  |              i_xbar                                                                    |xbar__parameterized0                             |    714|
|1234  |                \gen_inputs[0].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__14                            |     41|
|1235  |                \gen_inputs[1].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__15                            |     41|
|1236  |                \gen_inputs[2].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__16                            |     41|
|1237  |                \gen_inputs[3].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__17                            |      7|
|1238  |                \gen_inputs[4].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__18                            |     42|
|1239  |                \gen_inputs[5].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__19                            |      7|
|1240  |                \gen_inputs[6].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__20                            |      7|
|1241  |                \gen_inputs[7].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__21                            |      7|
|1242  |                \gen_inputs[8].i_addr_dec_resp_mux                                      |addr_dec_resp_mux                                |      7|
|1243  |                \gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                           |rr_arb_tree__parameterized2__1                   |    199|
|1244  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |lzc__parameterized5__11                          |      7|
|1245  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |lzc__parameterized5__10                          |      7|
|1246  |                \gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                           |rr_arb_tree__parameterized2__2                   |    199|
|1247  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |lzc__parameterized5__13                          |      7|
|1248  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |lzc__parameterized5__12                          |      7|
|1249  |                \gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                           |rr_arb_tree__parameterized2__3                   |     58|
|1250  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |lzc__parameterized5__15                          |      7|
|1251  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |lzc__parameterized5__14                          |      7|
|1252  |                \gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                           |rr_arb_tree__parameterized2                      |     58|
|1253  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |lzc__parameterized5__9                           |      7|
|1254  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |lzc__parameterized5                              |      7|
|1255  |              \gen_addr_decoders[0].i_addr_decode                                       |addr_decode__parameterized1__1                   |    175|
|1256  |              \gen_addr_decoders[1].i_addr_decode                                       |addr_decode__parameterized1__2                   |    166|
|1257  |              \gen_addr_decoders[2].i_addr_decode                                       |addr_decode__parameterized1__3                   |    112|
|1258  |              \gen_addr_decoders[3].i_addr_decode                                       |addr_decode__parameterized1__4                   |    112|
|1259  |              \gen_addr_decoders[4].i_addr_decode                                       |addr_decode__parameterized1__5                   |    175|
|1260  |              \gen_addr_decoders[5].i_addr_decode                                       |addr_decode__parameterized1__6                   |    166|
|1261  |              \gen_addr_decoders[6].i_addr_decode                                       |addr_decode__parameterized1__7                   |    166|
|1262  |              \gen_addr_decoders[7].i_addr_decode                                       |addr_decode__parameterized1__8                   |    166|
|1263  |              \gen_addr_decoders[8].i_addr_decode                                       |addr_decode__parameterized1                      |    166|
|1264  |            i_interleaved_xbar                                                          |interleaved_crossbar                             |   1027|
|1265  |              i_xbar                                                                    |xbar                                             |   1027|
|1266  |                \gen_inputs[0].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__1                             |     41|
|1267  |                \gen_inputs[1].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__2                             |     41|
|1268  |                \gen_inputs[2].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__3                             |     41|
|1269  |                \gen_inputs[3].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__4                             |      7|
|1270  |                \gen_inputs[4].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__5                             |     41|
|1271  |                \gen_inputs[5].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__6                             |      7|
|1272  |                \gen_inputs[6].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__7                             |      7|
|1273  |                \gen_inputs[7].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__8                             |      7|
|1274  |                \gen_inputs[8].i_addr_dec_resp_mux                                      |addr_dec_resp_mux__9                             |      7|
|1275  |                \gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                           |rr_arb_tree__parameterized1__1                   |    207|
|1276  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |lzc__parameterized4__3                           |      8|
|1277  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |lzc__parameterized4__2                           |      7|
|1278  |                \gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                           |rr_arb_tree__parameterized1__2                   |    207|
|1279  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |lzc__parameterized4__5                           |      8|
|1280  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |lzc__parameterized4__4                           |      7|
|1281  |                \gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                           |rr_arb_tree__parameterized1__3                   |    207|
|1282  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |lzc__parameterized4__7                           |      8|
|1283  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |lzc__parameterized4__6                           |      7|
|1284  |                \gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                           |rr_arb_tree__parameterized1                      |    207|
|1285  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |lzc__parameterized4__1                           |      8|
|1286  |                  \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |lzc__parameterized4                              |      7|
|1287  |          i_axi64_to_lint32                                                             |axi64_2_lint32_wrap                              |    262|
|1288  |            axi64_2_lint32_i                                                            |axi64_2_lint32                                   |    262|
|1289  |              Slave_aw_buffer                                                           |axi_aw_buffer                                    |     14|
|1290  |                i_axi_single_slice                                                      |axi_single_slice                                 |     14|
|1291  |                  i_fifo                                                                |fifo                                             |     10|
|1292  |                    impl                                                                |fifo_v2                                          |     10|
|1293  |                      i_fifo_v3                                                         |fifo_v3                                          |     10|
|1294  |              Slave_ar_buffer                                                           |axi_ar_buffer                                    |     14|
|1295  |                i_axi_single_slice                                                      |axi_single_slice__1                              |     14|
|1296  |                  i_fifo                                                                |fifo__1                                          |     10|
|1297  |                    impl                                                                |fifo_v2__1                                       |     10|
|1298  |                      i_fifo_v3                                                         |fifo_v3__1                                       |     10|
|1299  |              Slave_w_buffer                                                            |axi_w_buffer                                     |     14|
|1300  |                i_axi_single_slice                                                      |axi_single_slice__parameterized0                 |     14|
|1301  |                  i_fifo                                                                |fifo__parameterized0                             |     10|
|1302  |                    impl                                                                |fifo_v2__parameterized0                          |     10|
|1303  |                      i_fifo_v3                                                         |fifo_v3__parameterized0                          |     10|
|1304  |              Slave_r_buffer                                                            |axi_r_buffer                                     |     14|
|1305  |                i_axi_single_slice                                                      |axi_single_slice__parameterized1                 |     14|
|1306  |                  i_fifo                                                                |fifo__parameterized0__1                          |     10|
|1307  |                    impl                                                                |fifo_v2__parameterized0__1                       |     10|
|1308  |                      i_fifo_v3                                                         |fifo_v3__parameterized0__1                       |     10|
|1309  |              Slave_b_buffer                                                            |axi_b_buffer                                     |     14|
|1310  |                i_axi_single_slice                                                      |axi_single_slice__parameterized2                 |     14|
|1311  |                  i_fifo                                                                |fifo__parameterized1                             |     10|
|1312  |                    impl                                                                |fifo_v2__parameterized1                          |     10|
|1313  |                      i_fifo_v3                                                         |fifo_v3__parameterized1                          |     10|
|1314  |              i_axi_write_ctrl                                                          |axi_write_ctrl                                   |     61|
|1315  |              parallel_lint_write                                                       |lint64_to_32__1                                  |     35|
|1316  |              i_axi_read_ctrl                                                           |axi_read_ctrl                                    |     58|
|1317  |              parallel_lint_read                                                        |lint64_to_32                                     |     38|
|1318  |          i_axi_to_axi_lite                                                             |axi_to_axi_lite_intf                             |    764|
|1319  |            i_axi_to_axi_lite                                                           |axi_to_axi_lite                                  |    764|
|1320  |              i_axi_atop_filter                                                         |axi_atop_filter__parameterized0                  |    115|
|1321  |                r_resp_cmd                                                              |stream_register                                  |      9|
|1322  |                  i_fifo                                                                |fifo_v2__parameterized2                          |      7|
|1323  |                    i_fifo_v3                                                           |fifo_v3__parameterized3                          |      7|
|1324  |              i_axi_burst_splitter                                                      |axi_burst_splitter                               |    604|
|1325  |                i_demux_supported_vs_unsupported                                        |axi_demux__parameterized0                        |    303|
|1326  |                  \gen_demux.gen_aw_id_counter.i_aw_id_counter                          |axi_demux_id_counters__parameterized0__1         |     69|
|1327  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__99                                |      5|
|1328  |                    \gen_counters[2].i_in_flight_cnt                                    |delta_counter__97                                |      5|
|1329  |                    \gen_counters[4].i_in_flight_cnt                                    |delta_counter__95                                |      5|
|1330  |                    \gen_counters[6].i_in_flight_cnt                                    |delta_counter__93                                |      5|
|1331  |                    \gen_counters[8].i_in_flight_cnt                                    |delta_counter__91                                |      5|
|1332  |                    \gen_counters[10].i_in_flight_cnt                                   |delta_counter__89                                |      5|
|1333  |                    \gen_counters[12].i_in_flight_cnt                                   |delta_counter__87                                |      5|
|1334  |                    \gen_counters[14].i_in_flight_cnt                                   |delta_counter__85                                |      5|
|1335  |                  \gen_demux.gen_ar_id_counter.i_ar_id_counter                          |axi_demux_id_counters__parameterized0            |    137|
|1336  |                    \gen_counters[0].i_in_flight_cnt                                    |delta_counter__37                                |      5|
|1337  |                    \gen_counters[2].i_in_flight_cnt                                    |delta_counter__39                                |      5|
|1338  |                    \gen_counters[4].i_in_flight_cnt                                    |delta_counter__41                                |      5|
|1339  |                    \gen_counters[6].i_in_flight_cnt                                    |delta_counter__43                                |      5|
|1340  |                    \gen_counters[8].i_in_flight_cnt                                    |delta_counter__45                                |      5|
|1341  |                    \gen_counters[10].i_in_flight_cnt                                   |delta_counter__47                                |      5|
|1342  |                    \gen_counters[12].i_in_flight_cnt                                   |delta_counter__49                                |      5|
|1343  |                    \gen_counters[14].i_in_flight_cnt                                   |delta_counter__51                                |      5|
|1344  |                    \gen_counters[16].i_in_flight_cnt                                   |delta_counter__53                                |      5|
|1345  |                    \gen_counters[18].i_in_flight_cnt                                   |delta_counter__55                                |      5|
|1346  |                    \gen_counters[20].i_in_flight_cnt                                   |delta_counter__57                                |      5|
|1347  |                    \gen_counters[22].i_in_flight_cnt                                   |delta_counter__59                                |      5|
|1348  |                    \gen_counters[24].i_in_flight_cnt                                   |delta_counter__61                                |      5|
|1349  |                    \gen_counters[26].i_in_flight_cnt                                   |delta_counter__63                                |      5|
|1350  |                    \gen_counters[28].i_in_flight_cnt                                   |delta_counter__65                                |      5|
|1351  |                    \gen_counters[30].i_in_flight_cnt                                   |delta_counter__67                                |      5|
|1352  |                  \gen_demux.i_w_fifo                                                   |fifo_v3__parameterized8                          |      8|
|1353  |                  \gen_demux.i_b_mux                                                    |rr_arb_tree__parameterized7                      |     20|
|1354  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized7__5                           |      1|
|1355  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized7                              |      1|
|1356  |                  \gen_demux.i_r_mux                                                    |rr_arb_tree__parameterized8                      |     54|
|1357  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                    |lzc__parameterized7__3                           |      1|
|1358  |                    \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                    |lzc__parameterized7__4                           |      1|
|1359  |                i_err_slv                                                               |axi_err_slv__parameterized0                      |     51|
|1360  |                  i_b_fifo                                                              |fifo_v3__parameterized10                         |      7|
|1361  |                  i_r_fifo                                                              |fifo_v3__parameterized11                         |      7|
|1362  |                  i_r_counter                                                           |counter                                          |     27|
|1363  |                    i_counter                                                           |delta_counter__parameterized0                    |     27|
|1364  |                i_axi_burst_splitter_aw_chan                                            |axi_burst_splitter_ax_chan                       |    113|
|1365  |                  i_axi_burst_splitter_counters                                         |axi_burst_splitter_counters                      |     76|
|1366  |                    i_lzc                                                               |lzc__parameterized8                              |      1|
|1367  |                    i_idq                                                               |id_queue                                         |     19|
|1368  |                    \gen_cnt[0].i_cnt                                                   |counter__parameterized0                          |     30|
|1369  |                      i_counter                                                         |delta_counter__parameterized1                    |     30|
|1370  |                i_axi_burst_splitter_ar_chan                                            |axi_burst_splitter_ax_chan__parameterized0       |    108|
|1371  |                  i_axi_burst_splitter_counters                                         |axi_burst_splitter_counters__1                   |     70|
|1372  |                    i_lzc                                                               |lzc__parameterized8__1                           |      1|
|1373  |                    i_idq                                                               |id_queue__1                                      |     23|
|1374  |                    \gen_cnt[0].i_cnt                                                   |counter__parameterized0__1                       |     30|
|1375  |                      i_counter                                                         |delta_counter__parameterized1__1                 |     30|
|1376  |              i_axi_to_axi_lite_id_reflect                                              |axi_to_axi_lite_id_reflect                       |     45|
|1377  |                i_aw_id_fifo                                                            |fifo_v3__parameterized9__1                       |     16|
|1378  |                i_ar_id_fifo                                                            |fifo_v3__parameterized9__2                       |     17|
|1379  |          i_axi_lite_to_apb                                                             |axi_lite_to_apb_intf                             |    472|
|1380  |            i_axi_lite_to_apb                                                           |axi_lite_to_apb                                  |    472|
|1381  |              \gen_req_ft_reg.i_req_ft_reg                                              |fall_through_register                            |    143|
|1382  |                i_fifo                                                                  |fifo_v2__parameterized3                          |    139|
|1383  |                  i_fifo_v3                                                             |fifo_v3__parameterized12                         |    139|
|1384  |              \gen_resp_ft_reg.i_write_resp_ft_reg                                      |fall_through_register__parameterized0            |     14|
|1385  |                i_fifo                                                                  |fifo_v2__parameterized4                          |     10|
|1386  |                  i_fifo_v3                                                             |fifo_v3__parameterized13                         |     10|
|1387  |              \gen_resp_ft_reg.i_read_resp_ft_reg                                       |fall_through_register__parameterized1            |     79|
|1388  |                i_fifo                                                                  |fifo_v2__parameterized5                          |     75|
|1389  |                  i_fifo_v3                                                             |fifo_v3__parameterized14                         |     75|
|1390  |              i_req_arb                                                                 |rr_arb_tree__parameterized9                      |     80|
|1391  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |lzc__parameterized7__1                           |      1|
|1392  |                \gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |lzc__parameterized7__2                           |      1|
|1393  |              i_apb_decode                                                              |addr_decode__parameterized3                      |     46|
|1394  |        i_dm_top                                                                        |dm_top                                           |   7821|
|1395  |          i_dm_csrs                                                                     |dm_csrs                                          |   4900|
|1396  |            i_fifo                                                                      |fifo_v2__parameterized6                          |    109|
|1397  |              i_fifo_v3                                                                 |fifo_v3__parameterized15                         |    109|
|1398  |          i_dm_sba                                                                      |dm_sba                                           |    114|
|1399  |          i_dm_mem                                                                      |dm_mem                                           |   2807|
|1400  |            \gen_rom_snd_scratch.i_debug_rom                                            |debug_rom                                        |     59|
|1401  |        axi_slave_cdc_i                                                                 |axi_cdc_dst                                      |    186|
|1402  |          i_cdc_fifo_gray_dst_aw                                                        |cdc_fifo_gray_dst__1                             |     40|
|1403  |            i_rptr_g2b                                                                  |gray_to_binary__37                               |      3|
|1404  |            i_rptr_b2g                                                                  |binary_to_gray__18                               |      3|
|1405  |            i_wptr_g2b                                                                  |gray_to_binary__36                               |      3|
|1406  |            i_spill_register                                                            |spill_register__1                                |      7|
|1407  |              spill_register_flushable_i                                                |spill_register_flushable__1                      |      7|
|1408  |            \gen_sync[0].i_sync                                                         |sync__147                                        |      3|
|1409  |            \gen_sync[1].i_sync                                                         |sync__146                                        |      3|
|1410  |            \gen_sync[2].i_sync                                                         |sync__145                                        |      3|
|1411  |            \gen_sync[3].i_sync                                                         |sync__144                                        |      3|
|1412  |          i_cdc_fifo_gray_dst_w                                                         |cdc_fifo_gray_dst                                |     40|
|1413  |            i_rptr_g2b                                                                  |gray_to_binary__35                               |      3|
|1414  |            i_rptr_b2g                                                                  |binary_to_gray                                   |      3|
|1415  |            i_wptr_g2b                                                                  |gray_to_binary                                   |      3|
|1416  |            i_spill_register                                                            |spill_register                                   |      7|
|1417  |              spill_register_flushable_i                                                |spill_register_flushable                         |      7|
|1418  |            \gen_sync[0].i_sync                                                         |sync__141                                        |      3|
|1419  |            \gen_sync[1].i_sync                                                         |sync__142                                        |      3|
|1420  |            \gen_sync[2].i_sync                                                         |sync__143                                        |      3|
|1421  |            \gen_sync[3].i_sync                                                         |sync                                             |      3|
|1422  |          i_cdc_fifo_gray_src_b                                                         |cdc_fifo_gray_src                                |     33|
|1423  |            i_rptr_g2b                                                                  |gray_to_binary__33                               |      3|
|1424  |            i_wptr_g2b                                                                  |gray_to_binary__34                               |      3|
|1425  |            i_wptr_b2g                                                                  |binary_to_gray__17                               |      3|
|1426  |            \gen_sync[0].i_sync                                                         |sync__137                                        |      3|
|1427  |            \gen_sync[1].i_sync                                                         |sync__138                                        |      3|
|1428  |            \gen_sync[2].i_sync                                                         |sync__139                                        |      3|
|1429  |            \gen_sync[3].i_sync                                                         |sync__140                                        |      3|
|1430  |          i_cdc_fifo_gray_dst_ar                                                        |cdc_fifo_gray_dst__parameterized0                |     40|
|1431  |            i_rptr_g2b                                                                  |gray_to_binary__31                               |      3|
|1432  |            i_rptr_b2g                                                                  |binary_to_gray__16                               |      3|
|1433  |            i_wptr_g2b                                                                  |gray_to_binary__32                               |      3|
|1434  |            i_spill_register                                                            |spill_register__parameterized0                   |      7|
|1435  |              spill_register_flushable_i                                                |spill_register_flushable__parameterized0         |      7|
|1436  |            \gen_sync[0].i_sync                                                         |sync__133                                        |      3|
|1437  |            \gen_sync[1].i_sync                                                         |sync__134                                        |      3|
|1438  |            \gen_sync[2].i_sync                                                         |sync__135                                        |      3|
|1439  |            \gen_sync[3].i_sync                                                         |sync__136                                        |      3|
|1440  |          i_cdc_fifo_gray_src_r                                                         |cdc_fifo_gray_src__parameterized0                |     33|
|1441  |            i_rptr_g2b                                                                  |gray_to_binary__29                               |      3|
|1442  |            i_wptr_g2b                                                                  |gray_to_binary__30                               |      3|
|1443  |            i_wptr_b2g                                                                  |binary_to_gray__15                               |      3|
|1444  |            \gen_sync[0].i_sync                                                         |sync__129                                        |      3|
|1445  |            \gen_sync[1].i_sync                                                         |sync__130                                        |      3|
|1446  |            \gen_sync[2].i_sync                                                         |sync__131                                        |      3|
|1447  |            \gen_sync[3].i_sync                                                         |sync__132                                        |      3|
|1448  |        axi_master_cdc_i                                                                |axi_cdc_src                                      |    179|
|1449  |          i_cdc_fifo_gray_src_aw                                                        |cdc_fifo_gray_src__parameterized1                |     33|
|1450  |            i_rptr_g2b                                                                  |gray_to_binary__27                               |      3|
|1451  |            i_wptr_g2b                                                                  |gray_to_binary__28                               |      3|
|1452  |            i_wptr_b2g                                                                  |binary_to_gray__14                               |      3|
|1453  |            \gen_sync[0].i_sync                                                         |sync__125                                        |      3|
|1454  |            \gen_sync[1].i_sync                                                         |sync__126                                        |      3|
|1455  |            \gen_sync[2].i_sync                                                         |sync__127                                        |      3|
|1456  |            \gen_sync[3].i_sync                                                         |sync__128                                        |      3|
|1457  |          i_cdc_fifo_gray_src_w                                                         |cdc_fifo_gray_src__parameterized2                |     33|
|1458  |            i_rptr_g2b                                                                  |gray_to_binary__25                               |      3|
|1459  |            i_wptr_g2b                                                                  |gray_to_binary__26                               |      3|
|1460  |            i_wptr_b2g                                                                  |binary_to_gray__13                               |      3|
|1461  |            \gen_sync[0].i_sync                                                         |sync__121                                        |      3|
|1462  |            \gen_sync[1].i_sync                                                         |sync__122                                        |      3|
|1463  |            \gen_sync[2].i_sync                                                         |sync__123                                        |      3|
|1464  |            \gen_sync[3].i_sync                                                         |sync__124                                        |      3|
|1465  |          i_cdc_fifo_gray_dst_b                                                         |cdc_fifo_gray_dst__parameterized1                |     40|
|1466  |            i_rptr_g2b                                                                  |gray_to_binary__23                               |      3|
|1467  |            i_rptr_b2g                                                                  |binary_to_gray__12                               |      3|
|1468  |            i_wptr_g2b                                                                  |gray_to_binary__24                               |      3|
|1469  |            i_spill_register                                                            |spill_register__parameterized1                   |      7|
|1470  |              spill_register_flushable_i                                                |spill_register_flushable__parameterized1         |      7|
|1471  |            \gen_sync[0].i_sync                                                         |sync__117                                        |      3|
|1472  |            \gen_sync[1].i_sync                                                         |sync__118                                        |      3|
|1473  |            \gen_sync[2].i_sync                                                         |sync__119                                        |      3|
|1474  |            \gen_sync[3].i_sync                                                         |sync__120                                        |      3|
|1475  |          i_cdc_fifo_gray_src_ar                                                        |cdc_fifo_gray_src__parameterized3                |     33|
|1476  |            i_rptr_g2b                                                                  |gray_to_binary__21                               |      3|
|1477  |            i_wptr_g2b                                                                  |gray_to_binary__22                               |      3|
|1478  |            i_wptr_b2g                                                                  |binary_to_gray__11                               |      3|
|1479  |            \gen_sync[0].i_sync                                                         |sync__113                                        |      3|
|1480  |            \gen_sync[1].i_sync                                                         |sync__114                                        |      3|
|1481  |            \gen_sync[2].i_sync                                                         |sync__115                                        |      3|
|1482  |            \gen_sync[3].i_sync                                                         |sync__116                                        |      3|
|1483  |          i_cdc_fifo_gray_dst_r                                                         |cdc_fifo_gray_dst__parameterized2                |     40|
|1484  |            i_rptr_g2b                                                                  |gray_to_binary__19                               |      3|
|1485  |            i_rptr_b2g                                                                  |binary_to_gray__10                               |      3|
|1486  |            i_wptr_g2b                                                                  |gray_to_binary__20                               |      3|
|1487  |            i_spill_register                                                            |spill_register__parameterized2                   |      7|
|1488  |              spill_register_flushable_i                                                |spill_register_flushable__parameterized2         |      7|
|1489  |            \gen_sync[0].i_sync                                                         |sync__109                                        |      3|
|1490  |            \gen_sync[1].i_sync                                                         |sync__110                                        |      3|
|1491  |            \gen_sync[2].i_sync                                                         |sync__111                                        |      3|
|1492  |            \gen_sync[3].i_sync                                                         |sync__112                                        |      3|
|1493  |        l2_ram_i                                                                        |l2_ram_multi_bank                                |    340|
|1494  |          bank_sram_pri0_i                                                              |tc_sram__parameterized0__1                       |     37|
|1495  |            \gen_1_ports.i_xpm_memory_spram                                             |xpm_memory_spram__parameterized0__1              |     32|
|1496  |              xpm_memory_base_inst                                                      |xpm_memory_base__parameterized0__1               |     32|
|1497  |          bank_sram_pri1_i                                                              |tc_sram__parameterized0                          |     37|
|1498  |            \gen_1_ports.i_xpm_memory_spram                                             |xpm_memory_spram__parameterized0                 |     32|
|1499  |              xpm_memory_base_inst                                                      |xpm_memory_base__parameterized0                  |     32|
|1500  |          \CUTS[0].bank_i                                                               |tc_sram__1                                       |     61|
|1501  |            \gen_1_ports.i_xpm_memory_spram                                             |xpm_memory_spram__1                              |     56|
|1502  |              xpm_memory_base_inst                                                      |xpm_memory_base__1                               |     56|
|1503  |          \CUTS[1].bank_i                                                               |tc_sram__2                                       |     61|
|1504  |            \gen_1_ports.i_xpm_memory_spram                                             |xpm_memory_spram__2                              |     56|
|1505  |              xpm_memory_base_inst                                                      |xpm_memory_base__2                               |     56|
|1506  |          \CUTS[2].bank_i                                                               |tc_sram__3                                       |     61|
|1507  |            \gen_1_ports.i_xpm_memory_spram                                             |xpm_memory_spram__3                              |     56|
|1508  |              xpm_memory_base_inst                                                      |xpm_memory_base__3                               |     56|
|1509  |          \CUTS[3].bank_i                                                               |tc_sram                                          |     61|
|1510  |            \gen_1_ports.i_xpm_memory_spram                                             |xpm_memory_spram                                 |     56|
|1511  |              xpm_memory_base_inst                                                      |xpm_memory_base                                  |     56|
|1512  |        i_event_cdc_src                                                                 |cdc_fifo_gray_src__parameterized8                |     33|
|1513  |          i_rptr_g2b                                                                    |gray_to_binary__17                               |      3|
|1514  |          i_wptr_g2b                                                                    |gray_to_binary__18                               |      3|
|1515  |          i_wptr_b2g                                                                    |binary_to_gray__9                                |      3|
|1516  |          \gen_sync[0].i_sync                                                           |sync__105                                        |      3|
|1517  |          \gen_sync[1].i_sync                                                           |sync__106                                        |      3|
|1518  |          \gen_sync[2].i_sync                                                           |sync__107                                        |      3|
|1519  |          \gen_sync[3].i_sync                                                           |sync__108                                        |      3|
|1520  |        i_clk_rst_gen                                                                   |soc_clk_rst_gen                                  |      4|
|1521  |          i_fpga_clk_gen                                                                |fpga_clk_gen                                     |      4|
|1522  |        i_dmi_jtag                                                                      |dmi_jtag                                         |    925|
|1523  |          i_dmi_jtag_tap                                                                |dmi_jtag_tap                                     |    133|
|1524  |            i_tck_inv                                                                   |cluster_clock_inverter                           |      1|
|1525  |              i_tc_clk_inverter                                                         |tc_clk_inverter                                  |      1|
|1526  |            i_dft_tck_mux                                                               |pulp_clock_mux2                                  |      1|
|1527  |              i_tc_clk_mux2                                                             |tc_clk_mux2                                      |      1|
|1528  |          i_dmi_cdc                                                                     |dmi_cdc                                          |    544|
|1529  |            i_cdc_req                                                                   |cdc_2phase_clearable                             |    284|
|1530  |              i_src                                                                     |cdc_2phase_src_clearable                         |     90|
|1531  |                i_sync                                                                  |sync__parameterized0                             |      4|
|1532  |              i_dst                                                                     |cdc_2phase_dst_clearable                         |     91|
|1533  |                i_sync                                                                  |sync__parameterized0__3                          |      4|
|1534  |              i_cdc_reset_ctrlr                                                         |cdc_reset_ctrlr                                  |     93|
|1535  |                i_cdc_reset_ctrlr_half_a                                                |cdc_reset_ctrlr_half__1                          |     47|
|1536  |                  i_state_transition_cdc_src                                            |cdc_4phase_src__1                                |     15|
|1537  |                    i_sync                                                              |sync__parameterized1__3                          |      3|
|1538  |                  i_state_transition_cdc_dst                                            |cdc_4phase_dst__1                                |     11|
|1539  |                    i_sync                                                              |sync__parameterized1__2                          |      3|
|1540  |                i_cdc_reset_ctrlr_half_b                                                |cdc_reset_ctrlr_half                             |     46|
|1541  |                  i_state_transition_cdc_src                                            |cdc_4phase_src                                   |     15|
|1542  |                    i_sync                                                              |sync__parameterized1                             |      3|
|1543  |                  i_state_transition_cdc_dst                                            |cdc_4phase_dst                                   |     11|
|1544  |                    i_sync                                                              |sync__parameterized1__1                          |      3|
|1545  |            i_cdc_resp                                                                  |cdc_2phase_clearable__parameterized0             |    256|
|1546  |              i_src                                                                     |cdc_2phase_src_clearable__parameterized0         |     76|
|1547  |                i_sync                                                                  |sync__parameterized0__2                          |      4|
|1548  |              i_dst                                                                     |cdc_2phase_dst_clearable__parameterized0         |     77|
|1549  |                i_sync                                                                  |sync__parameterized0__1                          |      4|
|1550  |              i_cdc_reset_ctrlr                                                         |cdc_reset_ctrlr__1                               |     93|
|1551  |                i_cdc_reset_ctrlr_half_a                                                |cdc_reset_ctrlr_half__3                          |     46|
|1552  |                  i_state_transition_cdc_src                                            |cdc_4phase_src__3                                |     15|
|1553  |                    i_sync                                                              |sync__parameterized1__7                          |      3|
|1554  |                  i_state_transition_cdc_dst                                            |cdc_4phase_dst__3                                |     11|
|1555  |                    i_sync                                                              |sync__parameterized1__6                          |      3|
|1556  |                i_cdc_reset_ctrlr_half_b                                                |cdc_reset_ctrlr_half__2                          |     47|
|1557  |                  i_state_transition_cdc_src                                            |cdc_4phase_src__2                                |     15|
|1558  |                    i_sync                                                              |sync__parameterized1__5                          |      3|
|1559  |                  i_state_transition_cdc_dst                                            |cdc_4phase_dst__2                                |     11|
|1560  |                    i_sync                                                              |sync__parameterized1__4                          |      3|
|1561  |        jtag_tap_top_i                                                                  |jtag_tap_top                                     |    208|
|1562  |          tap_top_i                                                                     |tap_top                                          |    146|
|1563  |          confreg                                                                       |jtagreg                                          |     45|
|1564  |            reg_bit_last                                                                |bscell__1                                        |      5|
|1565  |            reg_bit0                                                                    |bscell__2                                        |      5|
|1566  |            \genblk1[1].reg_bit_mid                                                     |bscell__3                                        |      5|
|1567  |            \genblk1[2].reg_bit_mid                                                     |bscell__4                                        |      5|
|1568  |            \genblk1[3].reg_bit_mid                                                     |bscell__5                                        |      5|
|1569  |            \genblk1[4].reg_bit_mid                                                     |bscell__6                                        |      5|
|1570  |            \genblk1[5].reg_bit_mid                                                     |bscell__7                                        |      5|
|1571  |            \genblk1[6].reg_bit_mid                                                     |bscell__8                                        |      5|
|1572  |            \genblk1[7].reg_bit_mid                                                     |bscell                                           |      5|
|1573  |        i_lint_jtag                                                                     |lint_jtag_wrap                                   |    678|
|1574  |          dbg_module_i                                                                  |adbg_lintonly_top                                |    678|
|1575  |            i_dbg_lint                                                                  |adbg_lint_module                                 |    615|
|1576  |              lint_biu_i                                                                |adbg_lint_biu                                    |    200|
|1577  |              lint_crc_i                                                                |adbg_crc32                                       |     66|
|1578  |        jtag_lint_arbiter_i                                                             |tcdm_arbiter_2x1                                 |     84|
|1579  |        apb2per_newdebug_i                                                              |apb2per                                          |      6|
+------+----------------------------------------------------------------------------------------+-------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:25 ; elapsed = 00:08:47 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 631 ; free virtual = 9553
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1044 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:56 ; elapsed = 00:08:22 . Memory (MB): peak = 3105.719 ; gain = 834.586 ; free physical = 5187 ; free virtual = 14109
Synthesis Optimization Complete : Time (s): cpu = 00:08:29 ; elapsed = 00:08:50 . Memory (MB): peak = 3105.719 ; gain = 1286.805 ; free physical = 5222 ; free virtual = 14112
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3105.719 ; gain = 0.000 ; free physical = 5136 ; free virtual = 14040
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 5882 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_clock_gate' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'PULLUP' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'PULLUP' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'PULLUP' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'PULLUP' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Opt 31-138] Pushed 28 inverter(s) to 28 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3129.730 ; gain = 0.000 ; free physical = 5073 ; free virtual = 13973
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances
  LD => LDCE (inverted pins: G): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
1138 Infos, 402 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:56 ; elapsed = 00:09:21 . Memory (MB): peak = 3129.730 ; gain = 1604.523 ; free physical = 5342 ; free virtual = 14241
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3129.730 ; gain = 0.000 ; free physical = 5345 ; free virtual = 14244
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/synth_1/xilinx_pulpissimo.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3153.742 ; gain = 24.012 ; free physical = 5324 ; free virtual = 14237
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pulpissimo_utilization_synth.rpt -pb xilinx_pulpissimo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 08:15:56 2023...
[Sat Oct 21 08:15:59 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:09:30 ; elapsed = 00:09:58 . Memory (MB): peak = 3137.469 ; gain = 0.000 ; free physical = 6861 ; free virtual = 15436
# open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.dcp' for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr'
INFO: [Project 1-454] Reading design checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.dcp' for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager'
Netlist sorting complete. Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3137.469 ; gain = 0.000 ; free physical = 6864 ; free virtual = 15438
INFO: [Netlist 29-17] Analyzing 5853 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clkin1_ibufg, from the path connected to top-level port: ref_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clkin1_ibufg, from the path connected to top-level port: ref_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-549] Could not create 'PULLUP' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'PULLUP' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel0/iobuf_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'PULLUP' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'PULLUP' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'i_pulpissimo/pad_frame_i/padinst_bootsel1/iobuf_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr_board.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr_board.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3653.707 ; gain = 460.211 ; free physical = 6193 ; free virtual = 14757
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xdc] for cell 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst'
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_board.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_board.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc:57]
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulpissimo/safe_domain_i/cam_pclk_o' matched to 'pin' objects. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:18]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_pulpissimo/safe_domain_i/i2s_slave_sck_o' matched to 'pin' objects. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:19]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-508] No pins matched 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_pins i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D]'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_pins i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D]'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switch0_i can not be placed on PACKAGE_PIN AA12 because the PACKAGE_PIN is occupied by port btnu_i [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:114]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port switch1_i can not be placed on PACKAGE_PIN AC6 because the PACKAGE_PIN is occupied by port btnd_i [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:115]
CRITICAL WARNING: [Common 17-69] Command failed: 'E9' is not a valid site or package pin name. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:136]
CRITICAL WARNING: [Common 17-69] Command failed: 'E10' is not a valid site or package pin name. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:137]
CRITICAL WARNING: [Common 17-69] Command failed: 'E12' is not a valid site or package pin name. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'oled_spim_mosi_o'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad_i2s0_sdi'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pad_i2s1_sdi'. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port sdio_reset_o can not be placed on PACKAGE_PIN AB12 because the PACKAGE_PIN is occupied by port btnl_i [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc:153]
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/constraints/kc705.xdc]
Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_late.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
Finished Parsing XDC File [/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr_late.xdc] for cell 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3653.707 ; gain = 0.000 ; free physical = 6111 ; free virtual = 14679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3653.707 ; gain = 516.238 ; free physical = 6088 ; free virtual = 14655
# set_property needs_refresh false [get_runs synth_1]
# remove_cell i_pulpissimo/pad_frame_i/padinst_bootsel0
# remove_cell i_pulpissimo/pad_frame_i/padinst_bootsel1
# set_property "steps.opt_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# set_property "steps.place_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# set_property "steps.route_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property config_mode SPIx4 [current_design]
# launch_runs impl_1 -jobs $CPUS 
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3653.707 ; gain = 0.000 ; free physical = 6072 ; free virtual = 14639
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3685.723 ; gain = 0.000 ; free physical = 6069 ; free virtual = 14639
[Sat Oct 21 08:16:54 2023] Launched impl_1...
Run output will be captured here: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3685.723 ; gain = 32.016 ; free physical = 6261 ; free virtual = 14841
# wait_on_run impl_1
[Sat Oct 21 08:16:54 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log xilinx_pulpissimo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pulpissimo.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pulpissimo.tcl -notrace
Command: open_checkpoint /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1438.465 ; gain = 0.000 ; free physical = 5888 ; free virtual = 14475
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1929.027 ; gain = 0.000 ; free physical = 5295 ; free virtual = 13880
INFO: [Netlist 29-17] Analyzing 5851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2561.098 ; gain = 0.000 ; free physical = 4815 ; free virtual = 13421
Restored from archive | CPU: 0.200000 secs | Memory: 1.103966 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2561.098 ; gain = 0.000 ; free physical = 4815 ; free virtual = 13421
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.098 ; gain = 0.000 ; free physical = 4822 ; free virtual = 13428
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2561.098 ; gain = 1122.633 ; free physical = 4822 ; free virtual = 13428
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.039 ; gain = 73.938 ; free physical = 4909 ; free virtual = 13515

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 465 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18989bb71

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4710 ; free virtual = 13308
INFO: [Opt 31-389] Phase Retarget created 255 cells and removed 664 cells
INFO: [Opt 31-1021] In phase Retarget, 281 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
INFO: [Opt 31-138] Pushed 16 inverter(s) to 671 load pin(s).
Phase 2 Constant propagation | Checksum: 1922c280b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4707 ; free virtual = 13303
INFO: [Opt 31-389] Phase Constant propagation created 768 cells and removed 2834 cells
INFO: [Opt 31-1021] In phase Constant propagation, 280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
Phase 3 Sweep | Checksum: e390d65c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4693 ; free virtual = 13292
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 982 cells
INFO: [Opt 31-1021] In phase Sweep, 1333 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst to drive 16187 load(s) on clock net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG
INFO: [Opt 31-194] Inserted BUFG i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG_inst to drive 3086 load(s) on clock net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1624d4d6b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4682 ; free virtual = 13281
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1624d4d6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4679 ; free virtual = 13277
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19851b007

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4675 ; free virtual = 13272
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 310 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             255  |             664  |                                            281  |
|  Constant propagation         |             768  |            2834  |                                            280  |
|  Sweep                        |               0  |             982  |                                           1333  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            310  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2991.879 ; gain = 0.000 ; free physical = 4688 ; free virtual = 13282
Ending Logic Optimization Task | Checksum: 1579e86f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4685 ; free virtual = 13279

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.879 ; gain = 0.000 ; free physical = 4684 ; free virtual = 13279
Ending Netlist Obfuscation Task | Checksum: 1579e86f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.879 ; gain = 0.000 ; free physical = 4681 ; free virtual = 13275
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2991.879 ; gain = 430.781 ; free physical = 4684 ; free virtual = 13278
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.879 ; gain = 0.000 ; free physical = 4670 ; free virtual = 13259
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3023.895 ; gain = 0.000 ; free physical = 4668 ; free virtual = 13259
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3023.895 ; gain = 32.016 ; free physical = 4684 ; free virtual = 13290
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulpissimo_drc_opted.rpt -pb xilinx_pulpissimo_drc_opted.pb -rpx xilinx_pulpissimo_drc_opted.rpx
Command: report_drc -file xilinx_pulpissimo_drc_opted.rpt -pb xilinx_pulpissimo_drc_opted.pb -rpx xilinx_pulpissimo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/apb2per_newdebug_i/CS_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][17]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3202.402 ; gain = 0.000 ; free physical = 4642 ; free virtual = 13249
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 84e687fb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3202.402 ; gain = 0.000 ; free physical = 4641 ; free virtual = 13249
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3202.402 ; gain = 0.000 ; free physical = 4647 ; free virtual = 13254

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0' is driving clock pin of 258 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0' is driving clock pin of 2656 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][6] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][7] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][8] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[ebreakm] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[prv][1] {FDPE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0' is driving clock pin of 1291 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][12] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][11] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 251 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[11] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[12] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 1542 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accoutvalid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[11] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 224 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 889 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 395 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 395 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 496 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 249 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/i_fifo/elements_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/i_fifo/elements_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/r_inflight_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/r_inflight_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 276 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 276 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 101 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clk_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clock_en_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[11] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/r_clk0_o_reg {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0' is driving clock pin of 19 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0' is driving clock pin of 275 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch0_valid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch1_valid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[3] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[3] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0' is driving clock pin of 540 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0' is driving clock pin of 833 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-120] Sub-optimal placement for a BUFG-BUFG cascade pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_BUFG_inst (BUFG.O) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
	i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX (BUFGCTRL.I1) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
Resolution: A dedicated routing path between the two BUFGs can be used if they are placed in cyclically adjacent BUFG sites and both are in the same half (TOP/BOTTOM) side of an SLR. If this condition cannot be met, it is recommended that a BUFH be connected in series between the two BUFGs to ensure that clock region partitioning will account for the use of a clock spine for this connection.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_inst (IBUF.O) is locked to IOB_X0Y218
	pad_jtag_tck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a2305fe1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3202.402 ; gain = 0.000 ; free physical = 4610 ; free virtual = 13221

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 107115473

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3382.766 ; gain = 180.363 ; free physical = 4378 ; free virtual = 12991

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 107115473

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3382.766 ; gain = 180.363 ; free physical = 4375 ; free virtual = 12988
Phase 1 Placer Initialization | Checksum: 107115473

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3382.766 ; gain = 180.363 ; free physical = 4370 ; free virtual = 12983

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b468b18

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3462.805 ; gain = 260.402 ; free physical = 4296 ; free virtual = 12907

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 15e91eab7

Time (s): cpu = 00:02:50 ; elapsed = 00:01:04 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4254 ; free virtual = 12877
Phase 2 Global Placement | Checksum: 15e91eab7

Time (s): cpu = 00:02:50 ; elapsed = 00:01:04 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4296 ; free virtual = 12923

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: feaef4b5

Time (s): cpu = 00:03:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4272 ; free virtual = 12908

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c55dd00c

Time (s): cpu = 00:03:28 ; elapsed = 00:01:18 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4276 ; free virtual = 12893

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: aafd215f

Time (s): cpu = 00:03:30 ; elapsed = 00:01:19 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4291 ; free virtual = 12907

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 100fe06f0

Time (s): cpu = 00:03:30 ; elapsed = 00:01:19 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4288 ; free virtual = 12904

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 157b99157

Time (s): cpu = 00:04:10 ; elapsed = 00:01:57 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4203 ; free virtual = 12816

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 105a5ba88

Time (s): cpu = 00:04:15 ; elapsed = 00:02:02 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4178 ; free virtual = 12790

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 105a5ba88

Time (s): cpu = 00:04:15 ; elapsed = 00:02:02 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4174 ; free virtual = 12787
Phase 3 Detail Placement | Checksum: 105a5ba88

Time (s): cpu = 00:04:16 ; elapsed = 00:02:03 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4172 ; free virtual = 12787

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f68e7dd9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 10 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 10, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: f68e7dd9

Time (s): cpu = 00:04:58 ; elapsed = 00:02:15 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4180 ; free virtual = 12793
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.770. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 123152d27

Time (s): cpu = 00:04:59 ; elapsed = 00:02:16 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4169 ; free virtual = 12783
Phase 4.1 Post Commit Optimization | Checksum: 123152d27

Time (s): cpu = 00:05:00 ; elapsed = 00:02:17 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4165 ; free virtual = 12779

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 123152d27

Time (s): cpu = 00:05:01 ; elapsed = 00:02:17 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4175 ; free virtual = 12789

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 123152d27

Time (s): cpu = 00:05:02 ; elapsed = 00:02:18 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4193 ; free virtual = 12805

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4193 ; free virtual = 12804
Phase 4.4 Final Placement Cleanup | Checksum: a4673e94

Time (s): cpu = 00:05:02 ; elapsed = 00:02:19 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4195 ; free virtual = 12807
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a4673e94

Time (s): cpu = 00:05:03 ; elapsed = 00:02:19 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4188 ; free virtual = 12801
Ending Placer Task | Checksum: 370f9390

Time (s): cpu = 00:05:03 ; elapsed = 00:02:19 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4186 ; free virtual = 12799
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 55 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:10 ; elapsed = 00:02:23 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4334 ; free virtual = 12947
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4330 ; free virtual = 12943
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4192 ; free virtual = 12937
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4330 ; free virtual = 12966
INFO: [runtcl-4] Executing : report_io -file xilinx_pulpissimo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4301 ; free virtual = 12938
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pulpissimo_utilization_placed.rpt -pb xilinx_pulpissimo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_pulpissimo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4319 ; free virtual = 12957
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 55 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4319 ; free virtual = 12953
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4317 ; free virtual = 12951
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4142 ; free virtual = 12910
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4272 ; free virtual = 12934
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-1] Clock Placer Checks: Sub-optimal placement for a BUFG-BUFG cascade pair. 
Resolution: A dedicated routing path between the two BUFGs can be used if they are placed in cyclically adjacent BUFG sites and both are in the same half (TOP/BOTTOM) side of an SLR. If this condition cannot be met, it is recommended that a BUFH be connected in series between the two BUFGs to ensure that clock region partitioning will account for the use of a clock spine for this connection.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_BUFG_inst (BUFG.O) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
	i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX (BUFGCTRL.I1) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_inst (IBUF.O) is locked to IOB_X0Y218
	pad_jtag_tck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2e22621b ConstDB: 0 ShapeSum: 8ed3175 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 188df1566

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3685.012 ; gain = 114.258 ; free physical = 3895 ; free virtual = 12569
Post Restoration Checksum: NetGraph: c3e0f13d NumContArr: c4fe2429 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 188df1566

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3685.012 ; gain = 114.258 ; free physical = 3913 ; free virtual = 12587

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 188df1566

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.004 ; gain = 138.250 ; free physical = 3854 ; free virtual = 12532

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 188df1566

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.004 ; gain = 138.250 ; free physical = 3854 ; free virtual = 12530
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11c1b3fa4

Time (s): cpu = 00:01:49 ; elapsed = 00:00:56 . Memory (MB): peak = 3775.184 ; gain = 204.430 ; free physical = 3830 ; free virtual = 12498
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.591  | TNS=0.000  | WHS=-1.442 | THS=-5386.880|

Phase 2 Router Initialization | Checksum: 173890f4b

Time (s): cpu = 00:02:13 ; elapsed = 00:01:02 . Memory (MB): peak = 3777.184 ; gain = 206.430 ; free physical = 3822 ; free virtual = 12490

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.222927 %
  Global Horizontal Routing Utilization  = 0.280755 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 86144
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 86138
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 310


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c068eecd

Time (s): cpu = 00:03:09 ; elapsed = 00:01:16 . Memory (MB): peak = 3920.145 ; gain = 349.391 ; free physical = 3841 ; free virtual = 12507

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10040
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.381  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:04 ; elapsed = 00:07:02 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4975 ; free virtual = 13668
Phase 4 Rip-up And Reroute | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:04 ; elapsed = 00:07:03 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4978 ; free virtual = 13670

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:04 ; elapsed = 00:07:03 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4978 ; free virtual = 13670

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:04 ; elapsed = 00:07:03 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4980 ; free virtual = 13672
Phase 5 Delay and Skew Optimization | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:05 ; elapsed = 00:07:03 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4981 ; free virtual = 13673

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 171d49493

Time (s): cpu = 00:15:17 ; elapsed = 00:07:08 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4990 ; free virtual = 13682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.381  | TNS=0.000  | WHS=-0.099 | THS=-0.186 |

Phase 6.1 Hold Fix Iter | Checksum: 1edf09a93

Time (s): cpu = 00:15:18 ; elapsed = 00:07:09 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4991 ; free virtual = 13679
Phase 6 Post Hold Fix | Checksum: 24f87f7ff

Time (s): cpu = 00:15:19 ; elapsed = 00:07:09 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4994 ; free virtual = 13682

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.26485 %
  Global Horizontal Routing Utilization  = 9.13905 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e6cb86c4

Time (s): cpu = 00:15:19 ; elapsed = 00:07:09 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4989 ; free virtual = 13678

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e6cb86c4

Time (s): cpu = 00:15:20 ; elapsed = 00:07:10 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4989 ; free virtual = 13677

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d5d0b84d

Time (s): cpu = 00:15:27 ; elapsed = 00:07:17 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4991 ; free virtual = 13677

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 199638323

Time (s): cpu = 00:15:40 ; elapsed = 00:07:22 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4981 ; free virtual = 13670
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.381  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 199638323

Time (s): cpu = 00:15:40 ; elapsed = 00:07:22 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4981 ; free virtual = 13670
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:40 ; elapsed = 00:07:22 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 5136 ; free virtual = 13825

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 59 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:49 ; elapsed = 00:07:27 . Memory (MB): peak = 4092.145 ; gain = 553.406 ; free physical = 5136 ; free virtual = 13825
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4092.145 ; gain = 0.000 ; free physical = 5134 ; free virtual = 13823
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4092.145 ; gain = 0.000 ; free physical = 4927 ; free virtual = 13827
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4092.145 ; gain = 0.000 ; free physical = 5043 ; free virtual = 13782
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulpissimo_drc_routed.rpt -pb xilinx_pulpissimo_drc_routed.pb -rpx xilinx_pulpissimo_drc_routed.rpx
Command: report_drc -file xilinx_pulpissimo_drc_routed.rpt -pb xilinx_pulpissimo_drc_routed.pb -rpx xilinx_pulpissimo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 4164.180 ; gain = 72.035 ; free physical = 4990 ; free virtual = 13733
INFO: [runtcl-4] Executing : report_methodology -file xilinx_pulpissimo_methodology_drc_routed.rpt -pb xilinx_pulpissimo_methodology_drc_routed.pb -rpx xilinx_pulpissimo_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pulpissimo_methodology_drc_routed.rpt -pb xilinx_pulpissimo_methodology_drc_routed.pb -rpx xilinx_pulpissimo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:14 ; elapsed = 00:00:18 . Memory (MB): peak = 4164.180 ; gain = 0.000 ; free physical = 4925 ; free virtual = 13661
INFO: [runtcl-4] Executing : report_power -file xilinx_pulpissimo_power_routed.rpt -pb xilinx_pulpissimo_power_summary_routed.pb -rpx xilinx_pulpissimo_power_routed.rpx
Command: report_power -file xilinx_pulpissimo_power_routed.rpt -pb xilinx_pulpissimo_power_summary_routed.pb -rpx xilinx_pulpissimo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 59 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 4164.180 ; gain = 0.000 ; free physical = 4999 ; free virtual = 13732
INFO: [runtcl-4] Executing : report_route_status -file xilinx_pulpissimo_route_status.rpt -pb xilinx_pulpissimo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_pulpissimo_timing_summary_routed.rpt -pb xilinx_pulpissimo_timing_summary_routed.pb -rpx xilinx_pulpissimo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_pulpissimo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_pulpissimo_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4164.180 ; gain = 0.000 ; free physical = 4974 ; free virtual = 13706
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_pulpissimo_bus_skew_routed.rpt -pb xilinx_pulpissimo_bus_skew_routed.pb -rpx xilinx_pulpissimo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 08:30:21 2023...
[Sat Oct 21 08:30:26 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:13:32 . Memory (MB): peak = 3685.723 ; gain = 0.000 ; free physical = 7401 ; free virtual = 16133
# launch_runs impl_1 -jobs $CPUS -to_step write_bitstream
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_clk_mngr/xilinx_clk_mngr.srcs/sources_1/ip/xilinx_clk_mngr/xilinx_clk_mngr.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/ips/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.srcs/sources_1/ip/xilinx_slow_clk_mngr/xilinx_slow_clk_mngr.xci' is already up-to-date
[Sat Oct 21 08:30:26 2023] Launched impl_1...
Run output will be captured here: /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Oct 21 08:30:26 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log xilinx_pulpissimo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pulpissimo.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pulpissimo.tcl -notrace
Command: open_checkpoint /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1438.465 ; gain = 0.000 ; free physical = 5888 ; free virtual = 14475
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1929.027 ; gain = 0.000 ; free physical = 5295 ; free virtual = 13880
INFO: [Netlist 29-17] Analyzing 5851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2561.098 ; gain = 0.000 ; free physical = 4815 ; free virtual = 13421
Restored from archive | CPU: 0.200000 secs | Memory: 1.103966 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2561.098 ; gain = 0.000 ; free physical = 4815 ; free virtual = 13421
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.098 ; gain = 0.000 ; free physical = 4822 ; free virtual = 13428
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2561.098 ; gain = 1122.633 ; free physical = 4822 ; free virtual = 13428
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.039 ; gain = 73.938 ; free physical = 4909 ; free virtual = 13515

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 465 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18989bb71

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4710 ; free virtual = 13308
INFO: [Opt 31-389] Phase Retarget created 255 cells and removed 664 cells
INFO: [Opt 31-1021] In phase Retarget, 281 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
INFO: [Opt 31-138] Pushed 16 inverter(s) to 671 load pin(s).
Phase 2 Constant propagation | Checksum: 1922c280b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4707 ; free virtual = 13303
INFO: [Opt 31-389] Phase Constant propagation created 768 cells and removed 2834 cells
INFO: [Opt 31-1021] In phase Constant propagation, 280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDCE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1]
Phase 3 Sweep | Checksum: e390d65c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4693 ; free virtual = 13292
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 982 cells
INFO: [Opt 31-1021] In phase Sweep, 1333 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG_inst to drive 16187 load(s) on clock net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG
INFO: [Opt 31-194] Inserted BUFG i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG_inst to drive 3086 load(s) on clock net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1624d4d6b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4682 ; free virtual = 13281
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1624d4d6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4679 ; free virtual = 13277
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19851b007

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4675 ; free virtual = 13272
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 310 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             255  |             664  |                                            281  |
|  Constant propagation         |             768  |            2834  |                                            280  |
|  Sweep                        |               0  |             982  |                                           1333  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            310  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2991.879 ; gain = 0.000 ; free physical = 4688 ; free virtual = 13282
Ending Logic Optimization Task | Checksum: 1579e86f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2991.879 ; gain = 261.855 ; free physical = 4685 ; free virtual = 13279

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.879 ; gain = 0.000 ; free physical = 4684 ; free virtual = 13279
Ending Netlist Obfuscation Task | Checksum: 1579e86f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.879 ; gain = 0.000 ; free physical = 4681 ; free virtual = 13275
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2991.879 ; gain = 430.781 ; free physical = 4684 ; free virtual = 13278
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.879 ; gain = 0.000 ; free physical = 4670 ; free virtual = 13259
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3023.895 ; gain = 0.000 ; free physical = 4668 ; free virtual = 13259
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3023.895 ; gain = 32.016 ; free physical = 4684 ; free virtual = 13290
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulpissimo_drc_opted.rpt -pb xilinx_pulpissimo_drc_opted.pb -rpx xilinx_pulpissimo_drc_opted.rpx
Command: report_drc -file xilinx_pulpissimo_drc_opted.rpt -pb xilinx_pulpissimo_drc_opted.pb -rpx xilinx_pulpissimo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/apb2per_newdebug_i/CS_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][17]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3202.402 ; gain = 0.000 ; free physical = 4642 ; free virtual = 13249
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 84e687fb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3202.402 ; gain = 0.000 ; free physical = 4641 ; free virtual = 13249
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3202.402 ; gain = 0.000 ; free physical = 4647 ; free virtual = 13254

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0' is driving clock pin of 258 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0' is driving clock pin of 2656 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][6] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][7] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][8] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[ebreakm] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[prv][1] {FDPE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0' is driving clock pin of 1291 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][12] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer_reg[0][11] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[13] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 251 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[11] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[12] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 1542 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accoutvalid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[11] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 224 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 889 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 395 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 395 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 496 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0' is driving clock pin of 249 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/i_fifo/elements_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/i_fifo/elements_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/r_inflight_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/r_inflight_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 276 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 276 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 101 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clk_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clock_en_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[10] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_counter_reg[11] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/r_clk0_o_reg {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0' is driving clock pin of 19 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0' is driving clock pin of 275 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch0_valid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch1_valid_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[3] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[2] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[3] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0' is driving clock pin of 540 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0' is driving clock pin of 833 registers. This could lead to large hold time violations. First few involved registers are:
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/r_input_reg_reg {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/sync_a_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/sync_a_reg[1] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0] {FDCE}
	i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1] {FDCE}
WARNING: [Place 30-120] Sub-optimal placement for a BUFG-BUFG cascade pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_BUFG_inst (BUFG.O) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
	i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX (BUFGCTRL.I1) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
Resolution: A dedicated routing path between the two BUFGs can be used if they are placed in cyclically adjacent BUFG sites and both are in the same half (TOP/BOTTOM) side of an SLR. If this condition cannot be met, it is recommended that a BUFH be connected in series between the two BUFGs to ensure that clock region partitioning will account for the use of a clock spine for this connection.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_inst (IBUF.O) is locked to IOB_X0Y218
	pad_jtag_tck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a2305fe1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3202.402 ; gain = 0.000 ; free physical = 4610 ; free virtual = 13221

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 107115473

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3382.766 ; gain = 180.363 ; free physical = 4378 ; free virtual = 12991

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 107115473

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3382.766 ; gain = 180.363 ; free physical = 4375 ; free virtual = 12988
Phase 1 Placer Initialization | Checksum: 107115473

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3382.766 ; gain = 180.363 ; free physical = 4370 ; free virtual = 12983

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b468b18

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3462.805 ; gain = 260.402 ; free physical = 4296 ; free virtual = 12907

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 15e91eab7

Time (s): cpu = 00:02:50 ; elapsed = 00:01:04 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4254 ; free virtual = 12877
Phase 2 Global Placement | Checksum: 15e91eab7

Time (s): cpu = 00:02:50 ; elapsed = 00:01:04 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4296 ; free virtual = 12923

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: feaef4b5

Time (s): cpu = 00:03:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4272 ; free virtual = 12908

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c55dd00c

Time (s): cpu = 00:03:28 ; elapsed = 00:01:18 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4276 ; free virtual = 12893

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: aafd215f

Time (s): cpu = 00:03:30 ; elapsed = 00:01:19 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4291 ; free virtual = 12907

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 100fe06f0

Time (s): cpu = 00:03:30 ; elapsed = 00:01:19 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4288 ; free virtual = 12904

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 157b99157

Time (s): cpu = 00:04:10 ; elapsed = 00:01:57 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4203 ; free virtual = 12816

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 105a5ba88

Time (s): cpu = 00:04:15 ; elapsed = 00:02:02 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4178 ; free virtual = 12790

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 105a5ba88

Time (s): cpu = 00:04:15 ; elapsed = 00:02:02 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4174 ; free virtual = 12787
Phase 3 Detail Placement | Checksum: 105a5ba88

Time (s): cpu = 00:04:16 ; elapsed = 00:02:03 . Memory (MB): peak = 3498.281 ; gain = 295.879 ; free physical = 4172 ; free virtual = 12787

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f68e7dd9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 10 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 10, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: f68e7dd9

Time (s): cpu = 00:04:58 ; elapsed = 00:02:15 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4180 ; free virtual = 12793
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.770. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 123152d27

Time (s): cpu = 00:04:59 ; elapsed = 00:02:16 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4169 ; free virtual = 12783
Phase 4.1 Post Commit Optimization | Checksum: 123152d27

Time (s): cpu = 00:05:00 ; elapsed = 00:02:17 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4165 ; free virtual = 12779

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 123152d27

Time (s): cpu = 00:05:01 ; elapsed = 00:02:17 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4175 ; free virtual = 12789

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 123152d27

Time (s): cpu = 00:05:02 ; elapsed = 00:02:18 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4193 ; free virtual = 12805

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4193 ; free virtual = 12804
Phase 4.4 Final Placement Cleanup | Checksum: a4673e94

Time (s): cpu = 00:05:02 ; elapsed = 00:02:19 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4195 ; free virtual = 12807
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a4673e94

Time (s): cpu = 00:05:03 ; elapsed = 00:02:19 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4188 ; free virtual = 12801
Ending Placer Task | Checksum: 370f9390

Time (s): cpu = 00:05:03 ; elapsed = 00:02:19 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4186 ; free virtual = 12799
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 55 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:10 ; elapsed = 00:02:23 . Memory (MB): peak = 3538.738 ; gain = 336.336 ; free physical = 4334 ; free virtual = 12947
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4330 ; free virtual = 12943
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4192 ; free virtual = 12937
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4330 ; free virtual = 12966
INFO: [runtcl-4] Executing : report_io -file xilinx_pulpissimo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4301 ; free virtual = 12938
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pulpissimo_utilization_placed.rpt -pb xilinx_pulpissimo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_pulpissimo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4319 ; free virtual = 12957
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 55 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4319 ; free virtual = 12953
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4317 ; free virtual = 12951
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4142 ; free virtual = 12910
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3538.738 ; gain = 0.000 ; free physical = 4272 ; free virtual = 12934
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-1] Clock Placer Checks: Sub-optimal placement for a BUFG-BUFG cascade pair. 
Resolution: A dedicated routing path between the two BUFGs can be used if they are placed in cyclically adjacent BUFG sites and both are in the same half (TOP/BOTTOM) side of an SLR. If this condition cannot be met, it is recommended that a BUFH be connected in series between the two BUFGs to ensure that clock region partitioning will account for the use of a clock spine for this connection.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_BUFG_inst (BUFG.O) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
	i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/i_BUFGMUX (BUFGCTRL.I1) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pad_jtag_tck_IBUF_inst (IBUF.O) is locked to IOB_X0Y218
	pad_jtag_tck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2e22621b ConstDB: 0 ShapeSum: 8ed3175 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 188df1566

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3685.012 ; gain = 114.258 ; free physical = 3895 ; free virtual = 12569
Post Restoration Checksum: NetGraph: c3e0f13d NumContArr: c4fe2429 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 188df1566

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3685.012 ; gain = 114.258 ; free physical = 3913 ; free virtual = 12587

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 188df1566

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.004 ; gain = 138.250 ; free physical = 3854 ; free virtual = 12532

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 188df1566

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3709.004 ; gain = 138.250 ; free physical = 3854 ; free virtual = 12530
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11c1b3fa4

Time (s): cpu = 00:01:49 ; elapsed = 00:00:56 . Memory (MB): peak = 3775.184 ; gain = 204.430 ; free physical = 3830 ; free virtual = 12498
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.591  | TNS=0.000  | WHS=-1.442 | THS=-5386.880|

Phase 2 Router Initialization | Checksum: 173890f4b

Time (s): cpu = 00:02:13 ; elapsed = 00:01:02 . Memory (MB): peak = 3777.184 ; gain = 206.430 ; free physical = 3822 ; free virtual = 12490

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.222927 %
  Global Horizontal Routing Utilization  = 0.280755 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 86144
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 86138
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 310


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c068eecd

Time (s): cpu = 00:03:09 ; elapsed = 00:01:16 . Memory (MB): peak = 3920.145 ; gain = 349.391 ; free physical = 3841 ; free virtual = 12507

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10040
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.381  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:04 ; elapsed = 00:07:02 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4975 ; free virtual = 13668
Phase 4 Rip-up And Reroute | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:04 ; elapsed = 00:07:03 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4978 ; free virtual = 13670

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:04 ; elapsed = 00:07:03 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4978 ; free virtual = 13670

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:04 ; elapsed = 00:07:03 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4980 ; free virtual = 13672
Phase 5 Delay and Skew Optimization | Checksum: 14ef5cfc0

Time (s): cpu = 00:15:05 ; elapsed = 00:07:03 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4981 ; free virtual = 13673

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 171d49493

Time (s): cpu = 00:15:17 ; elapsed = 00:07:08 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4990 ; free virtual = 13682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.381  | TNS=0.000  | WHS=-0.099 | THS=-0.186 |

Phase 6.1 Hold Fix Iter | Checksum: 1edf09a93

Time (s): cpu = 00:15:18 ; elapsed = 00:07:09 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4991 ; free virtual = 13679
Phase 6 Post Hold Fix | Checksum: 24f87f7ff

Time (s): cpu = 00:15:19 ; elapsed = 00:07:09 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4994 ; free virtual = 13682

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.26485 %
  Global Horizontal Routing Utilization  = 9.13905 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e6cb86c4

Time (s): cpu = 00:15:19 ; elapsed = 00:07:09 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4989 ; free virtual = 13678

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e6cb86c4

Time (s): cpu = 00:15:20 ; elapsed = 00:07:10 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4989 ; free virtual = 13677

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d5d0b84d

Time (s): cpu = 00:15:27 ; elapsed = 00:07:17 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4991 ; free virtual = 13677

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 199638323

Time (s): cpu = 00:15:40 ; elapsed = 00:07:22 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4981 ; free virtual = 13670
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.381  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 199638323

Time (s): cpu = 00:15:40 ; elapsed = 00:07:22 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 4981 ; free virtual = 13670
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:40 ; elapsed = 00:07:22 . Memory (MB): peak = 4092.145 ; gain = 521.391 ; free physical = 5136 ; free virtual = 13825

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 59 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:49 ; elapsed = 00:07:27 . Memory (MB): peak = 4092.145 ; gain = 553.406 ; free physical = 5136 ; free virtual = 13825
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4092.145 ; gain = 0.000 ; free physical = 5134 ; free virtual = 13823
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4092.145 ; gain = 0.000 ; free physical = 4927 ; free virtual = 13827
INFO: [Common 17-1381] The checkpoint '/home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4092.145 ; gain = 0.000 ; free physical = 5043 ; free virtual = 13782
INFO: [runtcl-4] Executing : report_drc -file xilinx_pulpissimo_drc_routed.rpt -pb xilinx_pulpissimo_drc_routed.pb -rpx xilinx_pulpissimo_drc_routed.rpx
Command: report_drc -file xilinx_pulpissimo_drc_routed.rpt -pb xilinx_pulpissimo_drc_routed.pb -rpx xilinx_pulpissimo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 4164.180 ; gain = 72.035 ; free physical = 4990 ; free virtual = 13733
INFO: [runtcl-4] Executing : report_methodology -file xilinx_pulpissimo_methodology_drc_routed.rpt -pb xilinx_pulpissimo_methodology_drc_routed.pb -rpx xilinx_pulpissimo_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pulpissimo_methodology_drc_routed.rpt -pb xilinx_pulpissimo_methodology_drc_routed.pb -rpx xilinx_pulpissimo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nam/edabk_new_project/PULP/pulpissimo/fpga/pulpissimo-kc705-ver2/pulpissimo-kc705.runs/impl_1/xilinx_pulpissimo_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:14 ; elapsed = 00:00:18 . Memory (MB): peak = 4164.180 ; gain = 0.000 ; free physical = 4925 ; free virtual = 13661
INFO: [runtcl-4] Executing : report_power -file xilinx_pulpissimo_power_routed.rpt -pb xilinx_pulpissimo_power_summary_routed.pb -rpx xilinx_pulpissimo_power_routed.rpx
Command: report_power -file xilinx_pulpissimo_power_routed.rpt -pb xilinx_pulpissimo_power_summary_routed.pb -rpx xilinx_pulpissimo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 59 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 4164.180 ; gain = 0.000 ; free physical = 4999 ; free virtual = 13732
INFO: [runtcl-4] Executing : report_route_status -file xilinx_pulpissimo_route_status.rpt -pb xilinx_pulpissimo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_pulpissimo_timing_summary_routed.rpt -pb xilinx_pulpissimo_timing_summary_routed.pb -rpx xilinx_pulpissimo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_pulpissimo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_pulpissimo_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4164.180 ; gain = 0.000 ; free physical = 4974 ; free virtual = 13706
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_pulpissimo_bus_skew_routed.rpt -pb xilinx_pulpissimo_bus_skew_routed.pb -rpx xilinx_pulpissimo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 08:30:21 2023...

*** Running vivado
    with args -log xilinx_pulpissimo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pulpissimo.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pulpissimo.tcl -notrace
Command: open_checkpoint xilinx_pulpissimo_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1438.465 ; gain = 0.000 ; free physical = 7216 ; free virtual = 15953
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1921.676 ; gain = 0.000 ; free physical = 6656 ; free virtual = 15385
INFO: [Netlist 29-17] Analyzing 5492 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2870.582 ; gain = 105.961 ; free physical = 5781 ; free virtual = 14515
Restored from archive | CPU: 6.720000 secs | Memory: 105.635574 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2870.582 ; gain = 105.961 ; free physical = 5781 ; free virtual = 14515
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.582 ; gain = 0.000 ; free physical = 5762 ; free virtual = 14502
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 2870.582 ; gain = 1432.117 ; free physical = 5766 ; free virtual = 14506
Command: write_bitstream -force xilinx_pulpissimo.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 8 out of 40 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: oled_dc_o, oled_rst_o, oled_spim_sck_o, oled_vbat_o, oled_vdd_o, sdio_reset_o, switch0_i, and switch1_i.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 8 out of 40 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: oled_dc_o, oled_rst_o, oled_spim_sck_o, oled_vbat_o, oled_vdd_o, sdio_reset_o, switch0_i, and switch1_i.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1] input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1] input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1 input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mul input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mul/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mul input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mul/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 input i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1] output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0 output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1 output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/short_mac/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 output i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 output i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 output i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 output i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1] multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_mul[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/dot_short_result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1 multiplier stage i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/s_mac0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o is a gated clock net sourced by a combinational pin i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0/O, cell i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1_n_0 is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/s_clk_slave is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/s_clk_out_dft is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/s_clk_out_dft is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o is a gated clock net sourced by a combinational pin i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0/O, cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o_INST_0 is driving clock pin of 258 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[5], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[6], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_b_pix_reg[7], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter_reg[3]... and (the first 15 of 258 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o_INST_0 is driving clock pin of 2656 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][6], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][7], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[cause][8], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[ebreakm], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[prv][1], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[step], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dcsr_q_reg[stepie], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q_reg[16]... and (the first 15 of 2656 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_op_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_op_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_op_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_op_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_op_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_op_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_op_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_op_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o_INST_0 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_count_bit_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/r_ws_sync_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg... and (the first 15 of 19 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_en_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_en_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_word_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_word_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/r_word_counter_reg[2], and i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/ws_o_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o_INST_0 is driving clock pin of 275 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch0_valid_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch1_valid_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_count_bit_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_reg[16]... and (the first 15 of 275 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/pad_slave_sck_o_INST_0_i_1 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_en_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_en_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_word_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_word_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/r_word_counter_reg[2], and i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/ws_o_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o_INST_0 is driving clock pin of 540 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[16], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]... and (the first 15 of 540 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o_INST_0 is driving clock pin of 833 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 833 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_bits_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_bits_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div_reg[12]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 224 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_status_sync_reg[0][0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_status_sync_reg[0][1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_status_sync_reg[1][0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_status_sync_reg[1][1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1]... and (the first 15 of 224 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[5], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[6], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter_reg[7], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_target_reg[5]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 889 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/buffer_reg[0][0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/buffer_reg[0][10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/buffer_reg[0][11]... and (the first 15 of 889 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 276 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 276 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 395 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 395 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 276 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 276 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 395 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/r_input_reg_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0]... and (the first 15 of 395 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[5], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[6], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter_reg[7], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_target_reg[5]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 496 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/error_int_sync/i_pulp_sync/r_reg_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/error_int_sync/i_pulp_sync/r_reg_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/error_int_sync/serial_q_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_word[0].data_q_reg[0][14]... and (the first 15 of 496 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 101 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_clk_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_clock_en_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[5], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_counter_reg[6]... and (the first 15 of 101 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 249 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[16], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[17]... and (the first 15 of 249 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 251 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[3].i_sync/reg_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[3].i_sync/reg_q_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[15]... and (the first 15 of 251 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o_INST_0 is driving clock pin of 1542 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/FSM_sequential_r_state_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/FSM_sequential_r_state_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_bypass_reg, i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0_reg[16]... and (the first 15 of 1542 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o_INST_0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/r_clk0_o_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o_INST_0 is driving clock pin of 1291 cells. This could lead to large hold time violations. Involved cells are:
i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[0], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[10], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[11], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[12], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[13], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[14], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[15], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[16], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[17], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[18], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[1], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[2], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[3], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[4], i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses_reg[5]... and (the first 15 of 1291 listed)
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1569] connects_D: The FDCE cell i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootsel_reg[1] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/apb2per_newdebug_i/CS_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[haltreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][16]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][17]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[hartsello][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0 has an input control pin i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0_0/ADDRARDADDR[14] (net: i_pulpissimo/soc_domain_i/pulp_soc_i/l2_ram_i/CUTS[0].bank_i/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/addra[14]) which is driven by a register (i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbaddr_q_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 32 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/local_address[31:0].
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 128 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 130 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3306.578 ; gain = 435.996 ; free physical = 5694 ; free virtual = 14418
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 08:31:43 2023...
[Sat Oct 21 08:31:43 2023] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:17 . Memory (MB): peak = 3685.723 ; gain = 0.000 ; free physical = 7040 ; free virtual = 15763
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3685.723 ; gain = 0.000 ; free physical = 7273 ; free virtual = 16008
INFO: [Netlist 29-17] Analyzing 5492 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4106.387 ; gain = 85.961 ; free physical = 6838 ; free virtual = 15571
Restored from archive | CPU: 6.820000 secs | Memory: 104.574699 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4106.387 ; gain = 85.961 ; free physical = 6838 ; free virtual = 15571
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4106.387 ; gain = 0.000 ; free physical = 6857 ; free virtual = 15587
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 4106.387 ; gain = 420.664 ; free physical = 6856 ; free virtual = 15587
# exec mkdir -p reports/
# exec rm -rf reports/*
# check_timing                                                              -file reports/$PROJECT.check_timing.rpt
check_timing: Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 4202.008 ; gain = 95.621 ; free physical = 6747 ; free virtual = 15480
# report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack   -file reports/$PROJECT.timing_WORST_100.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack.
# report_timing -nworst 1 -delay_type max -sort_by group                    -file reports/$PROJECT.timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group.
# report_utilization -hierarchical                                          -file reports/$PROJECT.utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 08:32:24 2023...
