/*
 * TODO
 *
 * @file     hme.h
 * @brief    CMSIS HeaderFile
 * @version  0.1
 * @date     06. July 2021
 * @note     Generated by SVDConv V3.3.39 on Tuesday, 06.07.2021 17:04:55
 *           from File 'hme.svd',
 *           last modified on Tuesday, 06.07.2021 09:00:06
 */



/** @addtogroup HME
  * @{
  */


/** @addtogroup hme
  * @{
  */


#ifndef HME_H
#define HME_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Configuration_of_CMSIS
  * @{
  */



/* =========================================================================================================================== */
/* ================                                Interrupt Number Definition                                ================ */
/* =========================================================================================================================== */

typedef enum {
/* =======================================  ARM Cortex-M1 Specific Interrupt Numbers  ======================================== */
	Reset_IRQn                = -15,              /*!< -15  Reset Vector, invoked on Power up and warm reset                     */
	NonMaskableInt_IRQn       = -14,              /*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
	HardFault_IRQn            = -13,              /*!< -13  Hard Fault, all classes of Fault                                     */
	SVCall_IRQn               =  -5,              /*!< -5 System Service Call via SVC instruction                                */
	PendSV_IRQn               =  -2,              /*!< -2 Pendable request for system service                                    */
	SysTick_IRQn              =  -1,              /*!< -1 System Tick Timer                                                      */
	/* ============================================  hme Specific Interrupt Numbers  ============================================= */
	
	TIMER0_IRQn               =   0,              /*!< 0  TIMER interrupt  */
	WDT_IRQn                  =   1,              /*!< 0  WDT interrupt                                                          */
	GPIO0_IRQn                =   2,              /*!< 3  GPIO interrupt                                                         */
	I2C0_IRQn                 =   3,
	SPI0_IRQn                 =   4,
	UART0_IRQn                =   5,
	SYSCTRL_IRQn              =   6,
	TIMER1_IRQn               =   7,              /*!< 2  RTC interrupt                                                          */
	GPIO1_IRQn                =   8, 
	I2C1_IRQn                 =   9,
	SPI1_IRQn                 =   10,
	UART1_IRQn                =   11,
	I2C2_IRQn                 =   12,
	UART2_IRQn                =   13,
	SPI2_IRQn                 =   14,	
	QSPI_IRQn				  =   15,
	DMAC_IRQn                 =   16,  

	FP0_IRQn					=  17,
	FP1_IRQn					=  18,
	FP2_IRQn					=  19,
	FP3_IRQn					=  20,
	FP4_IRQn					=  21,
	FP5_IRQn					=  22,
	FP6_IRQn					=  23,
	FP7_IRQn					=  24,
	FP8_IRQn					=  25,
	FP9_IRQn					=  26,
	FP10_IRQn					=  27,
	FP11_IRQn					=  28,
	FP12_IRQn					=  29,
	FP13_IRQn					=  30,
	FP14_IRQn					=  31,
	FP15_IRQn					=  32,
  
} IRQn_Type;



/* =========================================================================================================================== */
/* ================                           Processor and Core Peripheral Section                           ================ */
/* =========================================================================================================================== */

/* ===========================  Configuration of the ARM Cortex-M1 Processor and Core Peripherals  =========================== */
#define __CM3_REV                 0x0000U       /*!< CM3 Core Revision                                                         */
#define __NVIC_PRIO_BITS               2        /*!< Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig         0        /*!< Set to 1 if different SysTick Config is used                              */
#define __MPU_PRESENT                  0        /*!< MPU present                                                               */
#define __FPU_PRESENT                  0        /*!< FPU present                                                               */


/** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm3.h"                           /*!< ARM Cortex-M1 processor and core peripherals                              */
#include "system_hme.h"                         /*!< hme System                                                                */

#ifndef __IM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __IM   __I
#endif
#ifndef __OM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __OM   __O
#endif
#ifndef __IOM                                   /*!< Fallback for older CMSIS versions                                         */
  #define __IOM  __IO
#endif


/* ========================================  Start of section using anonymous unions  ======================================== */
#if defined (__CC_ARM)
  #pragma push
  #pragma anon_unions
#elif defined (__ICCARM__)
  #pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic push
  #pragma clang diagnostic ignored "-Wc11-extensions"
  #pragma clang diagnostic ignored "-Wreserved-id-macro"
  #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
  #pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning 586
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif


/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                           UART0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Programmable Universal Asynchronous Receiver/Transmitter (UART0)
  */

typedef struct {                                /*!< (@ 0x51005000) UART0 Structure                                            */

  union {
    union {
      __IM  uint32_t RBR;                       /*!< (@ 0x00000000) Receive Buffer Register                                    */

      struct {
        __IM  uint32_t RBRL     : 8;            /*!< [7..0] Receive Buffer Register (LSB 8 bits)                               */
        __IM  uint32_t RBRM     : 1;            /*!< [8..8] Receive Buffer Register (MSB 9 bit)                                */
              uint32_t          : 23;
      } RBR_b;
    } ;

    union {
      __OM  uint32_t THR;                       /*!< (@ 0x00000000) Transmit Holding Register                                  */

      struct {
        __OM  uint32_t THRL     : 8;            /*!< [7..0] Transmit Holding Register (LSB 8 bits)                             */
        __OM  uint32_t THRM     : 1;            /*!< [8..8] Transmit Holding Register (MSB 9 bit)                              */
              uint32_t          : 23;
      } THR_b;
    } ;

    union {
      __IOM uint32_t DLL;                       /*!< (@ 0x00000000) Divisor Latch Low Register                                 */

      struct {
        __OM  uint32_t DLL      : 8;            /*!< [7..0] Divisor Latch (Low)                                                */
              uint32_t          : 24;
      } DLL_b;
    } ;
  };

  union {
    union {
      __IOM uint32_t DLH;                       /*!< (@ 0x00000004) Divisor Latch High Register                                */

      struct {
        __IOM uint32_t DLH      : 8;            /*!< [7..0] Divisor Latch (High)                                               */
              uint32_t          : 24;
      } DLH_b;
    } ;

    union {
      __IOM uint32_t IER;                       /*!< (@ 0x00000004) IER                                                        */

      struct {
        __IOM uint32_t ERBFI    : 1;            /*!< [0..0] ERBFI                                                              */
        __IOM uint32_t ETBFI    : 1;            /*!< [1..1] ETBFI                                                              */
        __IOM uint32_t ELSI     : 1;            /*!< [2..2] ELSI                                                               */
        __IOM uint32_t EDSSI    : 1;            /*!< [3..3] EDSSI                                                              */
              uint32_t          : 3;
        __IOM uint32_t PTIME    : 1;            /*!< [7..7] PTIME                                                              */
              uint32_t          : 24;
      } IER_b;
    } ;
  };

  union {
    union {
      __IM  uint32_t IIR;                       /*!< (@ 0x00000008) IIR                                                        */

      struct {
        __IM  uint32_t IID      : 4;            /*!< [3..0] IID                                                                */
              uint32_t          : 2;
        __IM  uint32_t FIFOSE   : 2;            /*!< [7..6] FIFOSE                                                             */
              uint32_t          : 24;
      } IIR_b;
    } ;

    union {
      __OM  uint32_t FCR;                       /*!< (@ 0x00000008) FCR                                                        */

      struct {
        __OM  uint32_t FIFOE    : 1;            /*!< [0..0] FIFOE                                                              */
        __OM  uint32_t RFIFOR   : 1;            /*!< [1..1] RFIFOR                                                             */
        __OM  uint32_t XFIFOR   : 1;            /*!< [2..2] XFIFOR                                                             */
        __OM  uint32_t DMAM     : 1;            /*!< [3..3] DMAM                                                               */
        __OM  uint32_t TET      : 2;            /*!< [5..4] TET                                                                */
        __OM  uint32_t RCVR     : 2;            /*!< [7..6] RCVR                                                               */
              uint32_t          : 24;
      } FCR_b;
    } ;
  };

  union {
    __IOM uint32_t LCR;                         /*!< (@ 0x0000000C) LCR                                                        */

    struct {
      __IOM uint32_t DLS        : 2;            /*!< [1..0] DLS                                                                */
      __IOM uint32_t STOP       : 1;            /*!< [2..2] STOP                                                               */
      __IOM uint32_t PEN        : 1;            /*!< [3..3] PEN                                                                */
      __IOM uint32_t EPS        : 1;            /*!< [4..4] EPS                                                                */
      __IOM uint32_t STICK_PARITY : 1;          /*!< [5..5] STICK_PARITY                                                       */
      __IOM uint32_t BC         : 1;            /*!< [6..6] BC                                                                 */
      __IOM uint32_t DLAB       : 1;            /*!< [7..7] DLAB                                                               */
            uint32_t            : 24;
    } LCR_b;
  } ;

  union {
    __IOM uint32_t MCR;                         /*!< (@ 0x00000010) MCR                                                        */

    struct {
      __IOM uint32_t DTR        : 1;            /*!< [0..0] DTR                                                                */
      __IOM uint32_t RTS        : 1;            /*!< [1..1] RTS                                                                */
      __IOM uint32_t OUT1       : 1;            /*!< [2..2] OUT1                                                               */
      __IOM uint32_t OUT2       : 1;            /*!< [3..3] OUT2                                                               */
      __IOM uint32_t LB         : 1;            /*!< [4..4] LB                                                                 */
      __IOM uint32_t AFCE       : 1;            /*!< [5..5] AFCE                                                               */
      __IOM uint32_t SIRE       : 1;            /*!< [6..6] SIRE                                                               */
            uint32_t            : 25;
    } MCR_b;
  } ;

  union {
    __IOM uint32_t LSR;                         /*!< (@ 0x00000014) LSR                                                        */

    struct {
      __IOM uint32_t DR         : 1;            /*!< [0..0] DR                                                                 */
      __IOM uint32_t OE         : 1;            /*!< [1..1] OE                                                                 */
      __IOM uint32_t PE         : 1;            /*!< [2..2] PE                                                                 */
      __IOM uint32_t FE         : 1;            /*!< [3..3] FE                                                                 */
      __IOM uint32_t BI         : 1;            /*!< [4..4] BI                                                                 */
      __IOM uint32_t THRE       : 1;            /*!< [5..5] THRE                                                               */
      __IOM uint32_t TEMT       : 1;            /*!< [6..6] TEMT                                                               */
      __IOM uint32_t RFE        : 1;            /*!< [7..7] RFE                                                                */
      __IOM uint32_t ADDR_RCVD  : 1;            /*!< [8..8] ADDR_RCVD                                                          */
            uint32_t            : 23;
    } LSR_b;
  } ;

  union {
    __IM  uint32_t MSR;                         /*!< (@ 0x00000018) MSR                                                        */

    struct {
      __IM  uint32_t DCTS       : 1;            /*!< [0..0] DCTS                                                               */
      __IM  uint32_t DDSR       : 1;            /*!< [1..1] DDSR                                                               */
      __IM  uint32_t TERI       : 1;            /*!< [2..2] TERI                                                               */
      __IM  uint32_t DDCD       : 1;            /*!< [3..3] DDCD                                                               */
      __IM  uint32_t CTS        : 1;            /*!< [4..4] CTS                                                                */
      __IM  uint32_t DSR        : 1;            /*!< [5..5] DSR                                                                */
      __IM  uint32_t RI         : 1;            /*!< [6..6] RI                                                                 */
      __IM  uint32_t DCD        : 1;            /*!< [7..7] DCD                                                                */
            uint32_t            : 24;
    } MSR_b;
  } ;

  union {
    __IOM uint32_t SCR;                         /*!< (@ 0x0000001C) SCR                                                        */

    struct {
      __IOM uint32_t SCRATCHPAD : 8;            /*!< [7..0] SCRATCHPAD                                                         */
            uint32_t            : 24;
    } SCR_b;
  } ;

  union {
    __IOM uint32_t LPDLL;                       /*!< (@ 0x00000020) LPDLL                                                      */

    struct {
      __IOM uint32_t L_POWER_L  : 8;            /*!< [7..0] L_POWER_L                                                          */
            uint32_t            : 24;
    } LPDLL_b;
  } ;

  union {
    __IOM uint32_t LPDLH;                       /*!< (@ 0x00000024) LPDLH                                                      */

    struct {
      __IOM uint32_t L_POWER_H  : 8;            /*!< [7..0] L_POWER_H                                                          */
            uint32_t            : 24;
    } LPDLH_b;
  } ;
  __IM  uint32_t  RESERVED[2];

  union {
    __IM  uint32_t SRBR;                        /*!< (@ 0x00000030) SRBR                                                       */

    struct {
      __IM  uint32_t DLH        : 8;            /*!< [7..0] DLH                                                                */
            uint32_t            : 24;
    } SRBR_b;
  } ;
  __IM  uint32_t  RESERVED1[7];

  union {
    __OM  uint32_t STHR;                        /*!< (@ 0x00000050) STHR                                                       */

    struct {
      __OM  uint32_t LSB        : 8;            /*!< [7..0] LSB                                                                */
      __OM  uint32_t MSB        : 1;            /*!< [8..8] MSB                                                                */
            uint32_t            : 23;
    } STHR_b;
  } ;
  __IM  uint32_t  RESERVED2[7];

  union {
    __IOM uint32_t FAR;                         /*!< (@ 0x00000070) FAR                                                        */

    struct {
      __IOM uint32_t FIFO_ACCESS : 8;           /*!< [7..0] FIFO_ACCESS                                                        */
            uint32_t            : 24;
    } FAR_b;
  } ;

  union {
    __IM  uint32_t TFR;                         /*!< (@ 0x00000074) TFR                                                        */

    struct {
      __IM  uint32_t TRANSMIT_FIFO_R : 8;       /*!< [7..0] TRANSMIT_FIFO_R                                                    */
            uint32_t            : 24;
    } TFR_b;
  } ;

  union {
    __OM  uint32_t RFW;                         /*!< (@ 0x00000078) RFW                                                        */

    struct {
      __OM  uint32_t RFWD       : 8;            /*!< [7..0] RFWD                                                               */
      __OM  uint32_t RFPE       : 1;            /*!< [8..8] RFPE                                                               */
      __OM  uint32_t RFFE       : 1;            /*!< [9..9] RFFE                                                               */
            uint32_t            : 22;
    } RFW_b;
  } ;

  union {
    __IM  uint32_t USR;                         /*!< (@ 0x0000007C) USR                                                        */

    struct {
      __IM  uint32_t BUSY       : 1;            /*!< [0..0] BUSY                                                               */
      __IM  uint32_t TFNF       : 1;            /*!< [1..1] TFNF                                                               */
      __IM  uint32_t TFE        : 1;            /*!< [2..2] TFE                                                                */
      __IM  uint32_t RFNE       : 1;            /*!< [3..3] RFNE                                                               */
      __IM  uint32_t RFF        : 1;            /*!< [4..4] RFF                                                                */
            uint32_t            : 27;
    } USR_b;
  } ;

  union {
    __IM  uint32_t TFL;                         /*!< (@ 0x00000080) TFL                                                        */

    struct {
      __IM  uint32_t TR_FIFO_LV : 8;            /*!< [7..0] TR_FIFO_LV                                                         */
            uint32_t            : 24;
    } TFL_b;
  } ;

  union {
    __IM  uint32_t RFL;                         /*!< (@ 0x00000084) RFL                                                        */

    struct {
      __IM  uint32_t RE_FIFO_LV : 8;            /*!< [7..0] RE_FIFO_LV                                                         */
            uint32_t            : 24;
    } RFL_b;
  } ;

  union {
    __OM  uint32_t SRR;                         /*!< (@ 0x00000088) SRR                                                        */

    struct {
      __OM  uint32_t UR         : 1;            /*!< [0..0] UR                                                                 */
      __OM  uint32_t RFR        : 1;            /*!< [1..1] RFR                                                                */
      __OM  uint32_t XFR        : 1;            /*!< [2..2] XFR                                                                */
            uint32_t            : 29;
    } SRR_b;
  } ;

  union {
    __IOM uint32_t SRTS;                        /*!< (@ 0x0000008C) SRTS                                                       */

    struct {
      __IOM uint32_t SRTS       : 1;            /*!< [0..0] SRTS                                                               */
            uint32_t            : 31;
    } SRTS_b;
  } ;

  union {
    __IOM uint32_t SBCR;                        /*!< (@ 0x00000090) SBCR                                                       */

    struct {
      __IOM uint32_t SBCR       : 1;            /*!< [0..0] SBCR                                                               */
            uint32_t            : 31;
    } SBCR_b;
  } ;

  union {
    __IOM uint32_t SDMAM;                       /*!< (@ 0x00000094) SDMAM                                                      */

    struct {
      __IOM uint32_t SDMAM      : 1;            /*!< [0..0] SDMAM                                                              */
            uint32_t            : 31;
    } SDMAM_b;
  } ;

  union {
    __IOM uint32_t SFE;                         /*!< (@ 0x00000098) SFE                                                        */

    struct {
      __IOM uint32_t SFE        : 8;            /*!< [7..0] SFE                                                                */
            uint32_t            : 24;
    } SFE_b;
  } ;

  union {
    __IOM uint32_t SRT;                         /*!< (@ 0x0000009C) SRT                                                        */

    struct {
      __IOM uint32_t SRT        : 2;            /*!< [1..0] SRT                                                                */
            uint32_t            : 30;
    } SRT_b;
  } ;

  union {
    __IOM uint32_t STET;                        /*!< (@ 0x000000A0) STET                                                       */

    struct {
      __IOM uint32_t STET       : 2;            /*!< [1..0] STET                                                               */
            uint32_t            : 30;
    } STET_b;
  } ;

  union {
    __IOM uint32_t HTX;                         /*!< (@ 0x000000A4) HTX                                                        */

    struct {
      __IOM uint32_t HTX        : 1;            /*!< [0..0] HTX                                                                */
            uint32_t            : 31;
    } HTX_b;
  } ;

  union {
    __IM  uint32_t DMASA;                       /*!< (@ 0x000000A8) DMASA                                                      */

    struct {
      __IM  uint32_t DMASA      : 1;            /*!< [0..0] DMASA                                                              */
            uint32_t            : 31;
    } DMASA_b;
  } ;

  union {
    __IOM uint32_t TCR;                         /*!< (@ 0x000000AC) TCR                                                        */

    struct {
      __IOM uint32_t RS485_EN   : 1;            /*!< [0..0] RS485_EN                                                           */
      __IOM uint32_t RE_POL     : 1;            /*!< [1..1] RE_POL                                                             */
      __IOM uint32_t DE_POL     : 1;            /*!< [2..2] DE_POL                                                             */
      __IOM uint32_t XFER_MODE  : 2;            /*!< [4..3] XFER_MODE                                                          */
            uint32_t            : 27;
    } TCR_b;
  } ;

  union {
    __IOM uint32_t DE_EN;                       /*!< (@ 0x000000B0) DE_EN                                                      */

    struct {
      __IOM uint32_t DE_EN      : 1;            /*!< [0..0] DE_EN                                                              */
            uint32_t            : 31;
    } DE_EN_b;
  } ;

  union {
    __IOM uint32_t RE_EN;                       /*!< (@ 0x000000B4) RE_EN                                                      */

    struct {
      __IOM uint32_t RE_EN      : 1;            /*!< [0..0] RE_EN                                                              */
            uint32_t            : 31;
    } RE_EN_b;
  } ;

  union {
    __IOM uint32_t DET;                         /*!< (@ 0x000000B8) DET                                                        */

    struct {
      __IOM uint32_t DE_ASSERTION_TIME : 8;     /*!< [7..0] DE_ASSERTION_TIME                                                  */
            uint32_t            : 8;
      __IOM uint32_t DE_DE_ASSERTION_TIME : 8;  /*!< [23..16] DE_DE_ASSERTION_TIME                                             */
            uint32_t            : 8;
    } DET_b;
  } ;

  union {
    __IOM uint32_t TAT;                         /*!< (@ 0x000000BC) TAT                                                        */

    struct {
      __IOM uint32_t DE_TO_RE   : 16;           /*!< [15..0] DE_TO_RE                                                          */
      __IOM uint32_t RE_TO_DE   : 16;           /*!< [31..16] RE_TO_DE                                                         */
    } TAT_b;
  } ;

  union {
    __IOM uint32_t DLF;                         /*!< (@ 0x000000C0) DLF                                                        */

    struct {
      __IOM uint32_t DE_TO_RE   : 8;            /*!< [7..0] DE_TO_RE                                                           */
            uint32_t            : 24;
    } DLF_b;
  } ;

  union {
    __IOM uint32_t RAR;                         /*!< (@ 0x000000C4) RAR                                                        */

    struct {
      __IOM uint32_t RAR        : 8;            /*!< [7..0] RAR                                                                */
            uint32_t            : 24;
    } RAR_b;
  } ;

  union {
    __IOM uint32_t TAR;                         /*!< (@ 0x000000C8) TAR                                                        */

    struct {
      __IOM uint32_t TAR        : 8;            /*!< [7..0] TAR                                                                */
            uint32_t            : 24;
    } TAR_b;
  } ;

  union {
    __IOM uint32_t LCR_EXT;                     /*!< (@ 0x000000CC) LCR_EXT                                                    */

    struct {
      __IOM uint32_t DLS_E      : 1;            /*!< [0..0] DLS_E                                                              */
      __IOM uint32_t ADDR_MATCH : 1;            /*!< [1..1] ADDR_MATCH                                                         */
      __IOM uint32_t SEND_ADDR  : 1;            /*!< [2..2] SEND_ADDR                                                          */
      __IOM uint32_t TRANSMIT_MODE : 1;         /*!< [3..3] TRANSMIT_MODE                                                      */
            uint32_t            : 28;
    } LCR_EXT_b;
  } ;
  __IM  uint32_t  RESERVED3[9];

  union {
    __IM  uint32_t CPR;                         /*!< (@ 0x000000F4) CPR                                                        */

    struct {
      __IM  uint32_t APB_DATA_WIDTH : 2;        /*!< [1..0] APB_DATA_WIDTH                                                     */
            uint32_t            : 2;
      __IM  uint32_t AFCE_MODE  : 1;            /*!< [4..4] AFCE_MODE                                                          */
      __IM  uint32_t THRE_MODE  : 1;            /*!< [5..5] THRE_MODE                                                          */
      __IM  uint32_t SIR_MODE   : 1;            /*!< [6..6] SIR_MODE                                                           */
      __IM  uint32_t SIR_LP_MODE : 1;           /*!< [7..7] SIR_LP_MODE                                                        */
      __IM  uint32_t NEW_FEAT   : 1;            /*!< [8..8] NEW_FEAT                                                           */
      __IM  uint32_t FIFO_ACCESS : 1;           /*!< [9..9] FIFO_ACCESS                                                        */
      __IM  uint32_t FIFO_STAT  : 1;            /*!< [10..10] FIFO_STAT                                                        */
      __IM  uint32_t SHADOW     : 1;            /*!< [11..11] SHADOW                                                           */
      __IM  uint32_t UART_ADD_ENCODED_PARAMS : 1;/*!< [12..12] UART_ADD_ENCODED_PARAMS                                         */
      __IM  uint32_t DMA_EXTRA  : 1;            /*!< [13..13] DMA_EXTRA                                                        */
            uint32_t            : 2;
      __IM  uint32_t FIFO_MODE  : 8;            /*!< [23..16] FIFO_MODE                                                        */
            uint32_t            : 8;
    } CPR_b;
  } ;
  __IM  uint32_t  UCV;                          /*!< (@ 0x000000F8) UCV                                                        */
  __IM  uint32_t  CTR;                          /*!< (@ 0x000000FC) CTR                                                        */
} UART_Type;                                    /*!< Size = 256 (0x100)                                                        */



/* =========================================================================================================================== */
/* ================                                           I2C0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2C-bus Controller (I2C0)
  */

typedef struct {                                /*!< (@ 0x51003000) I2C0 Structure                                             */

  union {
    __IOM uint32_t IC_CON;                      /*!< (@ 0x00000000) IC_CON                                                     */

    struct {
      __IOM uint32_t MASTER_MODE : 1;           /*!< [0..0] MASTER_MODE                                                        */
      __IOM uint32_t SPEED      : 2;            /*!< [2..1] SPEED                                                              */
      __IOM uint32_t IC_10BITADDR_SLAVE : 1;    /*!< [3..3] IC_10BITADDR_SLAVE                                                 */
      __IOM uint32_t IC_10BITADDR_MASTER : 1;   /*!< [4..4] IC_10BITADDR_MASTER                                                */
      __IOM uint32_t IC_RESTART_EN : 1;         /*!< [5..5] IC_RESTART_EN                                                      */
      __IOM uint32_t IC_SLAVE_DISABLE : 1;      /*!< [6..6] IC_SLAVE_DISABLE                                                   */
      __IOM uint32_t STOP_DET_IFADDRESSED : 1;  /*!< [7..7] STOP_DET_IFADDRESSED                                               */
      __IOM uint32_t TX_EMPTY_CTRL : 1;         /*!< [8..8] TX_EMPTY_CTRL                                                      */
      __IOM uint32_t RX_FIFO_FULL_HLD_CTRL : 1; /*!< [9..9] RX_FIFO_FULL_HLD_CTRL                                              */
      __IOM uint32_t STOP_DET_IF_MASTER_ACTIVE : 1;/*!< [10..10] STOP_DET_IF_MASTER_ACTIVE                                     */
      __IOM uint32_t BUS_CLEAR_FEATURE_CTRL : 1;/*!< [11..11] BUS_CLEAR_FEATURE_CTRL                                           */
            uint32_t            : 4;
      __IOM uint32_t OPTIONAL_SAR_CTRL : 1;     /*!< [16..16] OPTIONAL_SAR_CTRL                                                */
      __IOM uint32_t SMBUS_SLAVE_QUICK_CMD_EN : 1;/*!< [17..17] SMBUS_SLAVE_QUICK_CMD_EN                                       */
      __IOM uint32_t SMBUS_ARP_EN : 1;          /*!< [18..18] SMBUS_ARP_EN                                                     */
      __IOM uint32_t SMBUS_PERSISTANT_SLV_ADDR_EN : 1;/*!< [19..19] SMBUS_PERSISTANT_SLV_ADDR_EN                               */
            uint32_t            : 12;
    } IC_CON_b;
  } ;

  union {
    __IOM uint32_t IC_TAR;                      /*!< (@ 0x00000004) IC_TAR                                                     */

    struct {
      __IOM uint32_t IC_TAR     : 10;           /*!< [9..0] IC_TAR                                                             */
      __IOM uint32_t GC_OR_START : 1;           /*!< [10..10] GC_OR_START                                                      */
      __IOM uint32_t SPECIAL    : 1;            /*!< [11..11] SPECIAL                                                          */
      __IOM uint32_t IC_10BITADDR_MASTER : 1;   /*!< [12..12] IC_10BITADDR_MASTER                                              */
      __IOM uint32_t Device_ID  : 1;            /*!< [13..13] Device_ID                                                        */
            uint32_t            : 2;
      __IOM uint32_t SMBUS_QUICK_CMD : 1;       /*!< [16..16] SMBUS_QUICK_CMD                                                  */
            uint32_t            : 15;
    } IC_TAR_b;
  } ;

  union {
    __IOM uint32_t IC_SAR;                      /*!< (@ 0x00000008) IC_SAR                                                     */

    struct {
      __IOM uint32_t IC_SAR     : 10;           /*!< [9..0] IC_SAR                                                             */
            uint32_t            : 22;
    } IC_SAR_b;
  } ;

  union {
    __IOM uint32_t IC_HS_MADDR;                 /*!< (@ 0x0000000C) IC_HS_MADDR                                                */

    struct {
      __IOM uint32_t IC_HS_MAR  : 3;            /*!< [2..0] IC_HS_MAR                                                          */
            uint32_t            : 29;
    } IC_HS_MADDR_b;
  } ;
  //__IOM uint32_t  IC_DATA_CMD;                  /*!< (@ 0x00000010) IC_DATA_CMD                                                */

  union {
    __IOM uint32_t IC_DATA_CMD;              /*!< (@ 0x00000014) IC_SS_SCL_HCNT                                             */

    struct {
      __IOM uint32_t DAT        	: 8;            /*!< [7..0] DAT                                                                */
      __OM uint32_t CMD        		: 1;            /*!< [8..8] CMD                                                                */
      __OM uint32_t STOP       		: 1;            /*!< [9..9] STOP                                                               */
      __OM uint32_t RESTART    		: 1;            /*!< [10..10] RESTART                                                          */
      __IM uint32_t FIRST_DATA_BYTE : 1;       /*!< [11..11] FIRST_DATA_BYTE                                                  */
            uint32_t            	: 20;
    } IC_DATA_CMD_b;
  } ;
  
  union {
    __IOM uint32_t IC_SS_SCL_HCNT;              /*!< (@ 0x00000014) IC_SS_SCL_HCNT                                             */

    struct {
      __IOM uint32_t IC_SS_SCL_HCNT        : 16;            /*!< [7..0] DAT                                                                */
    } IC_SS_SCL_HCNT_b;
  } ;

  union {
    __IOM uint32_t IC_SS_SCL_LCNT;              /*!< (@ 0x00000018) IC_SS_SCL_LCNT                                             */

    struct {
      __IOM uint32_t IC_SS_SCL_LCNT : 16;       /*!< [15..0] IC_SS_SCL_LCNT                                                    */
            uint32_t            : 16;
    } IC_SS_SCL_LCNT_b;
  } ;

  union {
    __IOM uint32_t IC_FS_SCL_HCNT;              /*!< (@ 0x0000001C) IC_FS_SCL_HCNT                                             */

    struct {
      __IOM uint32_t IC_FS_SCL_HCNT : 16;       /*!< [15..0] IC_FS_SCL_HCNT                                                    */
            uint32_t            : 16;
    } IC_FS_SCL_HCNT_b;
  } ;

  union {
    __IOM uint32_t IC_FS_SCL_LCNT;              /*!< (@ 0x00000020) IC_FS_SCL_LCNT                                             */

    struct {
      __IOM uint32_t IC_FS_SCL_LCNT : 16;       /*!< [15..0] IC_FS_SCL_LCNT                                                    */
            uint32_t            : 16;
    } IC_FS_SCL_LCNT_b;
  } ;

  union {
    __IOM uint32_t IC_HS_SCL_HCNT;              /*!< (@ 0x00000024) IC_HS_SCL_HCNT                                             */

    struct {
      __IOM uint32_t IC_HS_SCL_HCNT : 16;       /*!< [15..0] IC_HS_SCL_HCNT                                                    */
            uint32_t            : 16;
    } IC_HS_SCL_HCNT_b;
  } ;

  union {
    __IOM uint32_t IC_HS_SCL_LCNT;              /*!< (@ 0x00000028) IC_HS_SCL_LCNT                                             */

    struct {
      __IOM uint32_t IC_HS_SCL_LCNT : 16;       /*!< [15..0] IC_HS_SCL_LCNT                                                    */
            uint32_t            : 16;
    } IC_HS_SCL_LCNT_b;
  } ;

  union {
    __IOM uint32_t IC_INTR_STAT;                /*!< (@ 0x0000002C) IC_INTR_STAT                                               */

    struct {
      __IOM uint32_t R_RX_UNDER : 1;            /*!< [0..0] R_RX_UNDER                                                         */
      __IOM uint32_t R_RX_OVER  : 1;            /*!< [1..1] R_RX_OVER                                                          */
      __IOM uint32_t R_RX_FULL  : 1;            /*!< [2..2] R_RX_FULL                                                          */
      __IOM uint32_t R_TX_OVER  : 1;            /*!< [3..3] R_TX_OVER                                                          */
      __IOM uint32_t R_TX_EMPTY : 1;            /*!< [4..4] R_TX_EMPTY                                                         */
      __IOM uint32_t R_RD_REQ   : 1;            /*!< [5..5] R_RD_REQ                                                           */
      __IOM uint32_t R_TX_ABRT  : 1;            /*!< [6..6] R_TX_ABRT                                                          */
      __IOM uint32_t R_RX_DONE  : 1;            /*!< [7..7] R_RX_DONE                                                          */
      __IOM uint32_t R_ACTIVITY : 1;            /*!< [8..8] R_ACTIVITY                                                         */
      __IOM uint32_t R_STOP_DET : 1;            /*!< [9..9] R_STOP_DET                                                         */
      __IOM uint32_t R_START_DET : 1;           /*!< [10..10] R_START_DET                                                      */
      __IOM uint32_t R_GEN_CALL : 1;            /*!< [11..11] R_GEN_CALL                                                       */
      __IOM uint32_t R_RESTART_DET : 1;         /*!< [12..12] R_RESTART_DET                                                    */
      __IOM uint32_t R_MST_ON_HOLD : 1;         /*!< [13..13] R_MST_ON_HOLD                                                    */
      __IOM uint32_t R_SCL_STUCK_AT_LOW : 1;    /*!< [14..14] R_SCL_STUCK_AT_LOW                                               */
            uint32_t            : 17;
    } IC_INTR_STAT_b;
  } ;

  union {
    __IOM uint32_t IC_INTR_MASK;                /*!< (@ 0x00000030) IC_INTR_MASK                                               */

    struct {
      __IOM uint32_t M_RX_UNDER : 1;            /*!< [0..0] M_RX_UNDER                                                         */
      __IOM uint32_t M_RX_OVER  : 1;            /*!< [1..1] M_RX_OVER                                                          */
      __IOM uint32_t M_RX_FULL  : 1;            /*!< [2..2] M_RX_FULL                                                          */
      __IOM uint32_t M_TX_OVER  : 1;            /*!< [3..3] M_TX_OVER                                                          */
      __IOM uint32_t M_TX_EMPTY : 1;            /*!< [4..4] M_TX_EMPTY                                                         */
      __IOM uint32_t M_RD_REQ   : 1;            /*!< [5..5] M_RD_REQ                                                           */
      __IOM uint32_t M_TX_ABRT  : 1;            /*!< [6..6] M_TX_ABRT                                                          */
      __IOM uint32_t M_RX_DONE  : 1;            /*!< [7..7] M_RX_DONE                                                          */
      __IOM uint32_t M_ACTIVITY : 1;            /*!< [8..8] M_ACTIVITY                                                         */
      __IOM uint32_t M_STOP_DET : 1;            /*!< [9..9] M_STOP_DET                                                         */
      __IOM uint32_t M_START_DET : 1;           /*!< [10..10] M_START_DET                                                      */
      __IOM uint32_t M_GEN_CALL : 1;            /*!< [11..11] M_GEN_CALL                                                       */
      __IOM uint32_t M_RESTART_DET : 1;         /*!< [12..12] M_RESTART_DET                                                    */
      __IOM uint32_t M_MST_ON_HOLD : 1;         /*!< [13..13] M_MST_ON_HOLD                                                    */
      __IOM uint32_t M_SCL_STUCK_AT_LOW : 1;    /*!< [14..14] M_SCL_STUCK_AT_LOW                                               */
            uint32_t            : 17;
    } IC_INTR_MASK_b;
  } ;

  union {
    __IOM uint32_t IC_RAW_INTR_STAT;            /*!< (@ 0x00000034) IC_RAW_INTR_STAT                                           */

    struct {
      __IOM uint32_t RX_UNDER   : 1;            /*!< [0..0] RX_UNDER                                                           */
      __IOM uint32_t RX_OVER    : 1;            /*!< [1..1] RX_OVER                                                            */
      __IOM uint32_t RX_FULL    : 1;            /*!< [2..2] RX_FULL                                                            */
      __IOM uint32_t TX_OVER    : 1;            /*!< [3..3] TX_OVER                                                            */
      __IOM uint32_t TX_EMPTY   : 1;            /*!< [4..4] TX_EMPTY                                                           */
      __IOM uint32_t RD_REQ     : 1;            /*!< [5..5] RD_REQ                                                             */
      __IOM uint32_t TX_ABRT    : 1;            /*!< [6..6] TX_ABRT                                                            */
      __IOM uint32_t RX_DONE    : 1;            /*!< [7..7] RX_DONE                                                            */
      __IOM uint32_t ACTIVITY   : 1;            /*!< [8..8] ACTIVITY                                                           */
      __IOM uint32_t STOP_DET   : 1;            /*!< [9..9] STOP_DET                                                           */
      __IOM uint32_t START_DET  : 1;            /*!< [10..10] START_DET                                                        */
      __IOM uint32_t GEN_CALL   : 1;            /*!< [11..11] GEN_CALL                                                         */
      __IOM uint32_t RESTART_DET : 1;           /*!< [12..12] RESTART_DET                                                      */
      __IOM uint32_t MST_ON_HOLD : 1;           /*!< [13..13] MST_ON_HOLD                                                      */
      __IOM uint32_t SCL_STUCK_AT_LOW : 1;      /*!< [14..14] SCL_STUCK_AT_LOW                                                 */
            uint32_t            : 17;
    } IC_RAW_INTR_STAT_b;
  } ;

  union {
    __IOM uint32_t IC_RX_TL;                    /*!< (@ 0x00000038) IC_RX_TL                                                   */

    struct {
      __IOM uint32_t RX_TL      : 8;            /*!< [7..0] RX_TL                                                              */
            uint32_t            : 24;
    } IC_RX_TL_b;
  } ;

  union {
    __IOM uint32_t IC_TX_TL;                    /*!< (@ 0x0000003C) IC_TX_TL                                                   */

    struct {
      __IOM uint32_t TX_TL      : 8;            /*!< [7..0] TX_TL                                                              */
            uint32_t            : 24;
    } IC_TX_TL_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_INTR;                 /*!< (@ 0x00000040) IC_CLR_INTR                                                */

    struct {
      __IOM uint32_t CLR_INTR   : 1;            /*!< [0..0] CLR_INTR                                                           */
            uint32_t            : 31;
    } IC_CLR_INTR_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_RX_UNDER;             /*!< (@ 0x00000044) IC_CLR_RX_UNDER                                            */

    struct {
      __IOM uint32_t CLR_RX_UNDER : 1;          /*!< [0..0] CLR_RX_UNDER                                                       */
            uint32_t            : 31;
    } IC_CLR_RX_UNDER_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_RX_OVER;              /*!< (@ 0x00000048) IC_CLR_RX_OVER                                             */

    struct {
      __IOM uint32_t CLR_RX_OVER : 1;           /*!< [0..0] CLR_RX_OVER                                                        */
            uint32_t            : 31;
    } IC_CLR_RX_OVER_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_TX_OVER;              /*!< (@ 0x0000004C) IC_CLR_TX_OVER                                             */

    struct {
      __IOM uint32_t CLR_TX_OVER : 1;           /*!< [0..0] CLR_TX_OVER                                                        */
            uint32_t            : 31;
    } IC_CLR_TX_OVER_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_RD_REQ;               /*!< (@ 0x00000050) IC_CLR_RD_REQ                                              */

    struct {
      __IOM uint32_t CLR_RX_REQ : 1;            /*!< [0..0] CLR_RX_REQ                                                         */
            uint32_t            : 31;
    } IC_CLR_RD_REQ_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_TX_ABRT;              /*!< (@ 0x00000054) IC_CLR_TX_ABRT                                             */

    struct {
      __IOM uint32_t CLR_TX_ABRT : 1;           /*!< [0..0] CLR_TX_ABRT                                                        */
            uint32_t            : 31;
    } IC_CLR_TX_ABRT_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_RX_DONE;              /*!< (@ 0x00000058) IC_CLR_RX_DONE                                             */

    struct {
      __IOM uint32_t CLR_RX_DONE : 1;           /*!< [0..0] CLR_RX_DONE                                                        */
            uint32_t            : 31;
    } IC_CLR_RX_DONE_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_ACTIVITY;             /*!< (@ 0x0000005C) IC_CLR_ACTIVITY                                            */

    struct {
      __IOM uint32_t CLR_ACTIVITY : 1;          /*!< [0..0] CLR_ACTIVITY                                                       */
            uint32_t            : 31;
    } IC_CLR_ACTIVITY_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_STOP_DET;             /*!< (@ 0x00000060) IC_CLR_STOP_DET                                            */

    struct {
      __IOM uint32_t CLR_STOP_DET : 1;          /*!< [0..0] CLR_STOP_DET                                                       */
            uint32_t            : 31;
    } IC_CLR_STOP_DET_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_START_DET;            /*!< (@ 0x00000064) IC_CLR_START_DET                                           */

    struct {
      __IOM uint32_t CLR_START_DET : 1;         /*!< [0..0] CLR_START_DET                                                      */
            uint32_t            : 31;
    } IC_CLR_START_DET_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_GEN_CALL;             /*!< (@ 0x00000068) IC_CLR_GEN_CALL                                            */

    struct {
      __IOM uint32_t CLR_GEN_CALL : 1;          /*!< [0..0] CLR_GEN_CALL                                                       */
            uint32_t            : 31;
    } IC_CLR_GEN_CALL_b;
  } ;

  union {
    __IOM uint32_t IC_ENABLE;                   /*!< (@ 0x0000006C) IC_ENABLE                                                  */

    struct {
      __IOM uint32_t ENABLE     : 1;            /*!< [0..0] ENABLE                                                             */
      __IOM uint32_t ABORT      : 1;            /*!< [1..1] ABORT                                                              */
      __IOM uint32_t TX_CMD_BLOCK : 1;          /*!< [2..2] TX_CMD_BLOCK                                                       */
      __IOM uint32_t SDA_STUCK_RECOVERY_ENABLE : 1;/*!< [3..3] SDA_STUCK_RECOVERY_ENABLE                                       */
            uint32_t            : 12;
      __IOM uint32_t SMBUS_CLK_RESET : 1;       /*!< [16..16] SMBUS_CLK_RESET                                                  */
      __IOM uint32_t SMBUS_SUSPEND_EN : 1;      /*!< [17..17] SMBUS_SUSPEND_EN                                                 */
      __IOM uint32_t SMBUS_ALERT_EN : 1;        /*!< [18..18] SMBUS_ALERT_EN                                                   */
            uint32_t            : 13;
    } IC_ENABLE_b;
  } ;

  union {
    __IOM uint32_t IC_STATUS;                   /*!< (@ 0x00000070) IC_STATUS                                                  */

    struct {
      __IOM uint32_t ACTIVITY   : 1;            /*!< [0..0] ACTIVITY                                                           */
      __IOM uint32_t TFNF       : 1;            /*!< [1..1] TFNF                                                               */
      __IOM uint32_t TFE        : 1;            /*!< [2..2] TFE                                                                */
      __IOM uint32_t RFNE       : 1;            /*!< [3..3] RFNE                                                               */
      __IOM uint32_t RFF        : 1;            /*!< [4..4] RFF                                                                */
      __IOM uint32_t MST_ACTIVITY : 1;          /*!< [5..5] MST_ACTIVITY                                                       */
      __IOM uint32_t SLV_ACTIVITY : 1;          /*!< [6..6] SLV_ACTIVITY                                                       */
      __IOM uint32_t MST_HOLD_TX_FIFO_EMPTY : 1;/*!< [7..7] MST_HOLD_TX_FIFO_EMPTY                                             */
      __IOM uint32_t MST_HOLD_RX_FIFO_FULL : 1; /*!< [8..8] MST_HOLD_RX_FIFO_FULL                                              */
      __IOM uint32_t SLV_HOLD_TX_FIFO_EMPTY : 1;/*!< [9..9] SLV_HOLD_TX_FIFO_EMPTY                                             */
      __IOM uint32_t SLV_HOLD_RX_FIFO_FULL : 1; /*!< [10..10] SLV_HOLD_RX_FIFO_FULL                                            */
      __IOM uint32_t SDA_STUCK_NOT_RECOVERED : 1;/*!< [11..11] SDA_STUCK_NOT_RECOVERED                                         */
            uint32_t            : 4;
      __IOM uint32_t SMBUS_QUICK_CMD_BIT : 1;   /*!< [16..16] SMBUS_QUICK_CMD_BIT                                              */
            uint32_t            : 1;
      __IOM uint32_t SMBUS_SLAVE_ADDR_RESOLVED : 1;/*!< [18..18] SMBUS_SLAVE_ADDR_RESOLVED                                     */
      __IOM uint32_t SMBUS_SUSPEND_STATUS : 1;  /*!< [19..19] SMBUS_SUSPEND_STATUS                                             */
      __IOM uint32_t SMBUS_ALERT_STATUS : 1;    /*!< [20..20] SMBUS_ALERT_STATUS                                               */
            uint32_t            : 11;
    } IC_STATUS_b;
  } ;
  __IOM uint32_t  IC_TXFLR;                     /*!< (@ 0x00000074) IC_TXFLR                                                   */
  __IOM uint32_t  IC_RXFLR;                     /*!< (@ 0x00000078) IC_RXFLR                                                   */

  union {
    __IOM uint32_t IC_SDA_HOLD;                 /*!< (@ 0x0000007C) IC_SDA_HOLD                                                */

    struct {
      __IOM uint32_t IC_SDA_TX_HOLD : 16;       /*!< [15..0] IC_SDA_TX_HOLD                                                    */
      __IOM uint32_t IC_SDA_RX_HOLD : 8;        /*!< [23..16] IC_SDA_RX_HOLD                                                   */
            uint32_t            : 8;
    } IC_SDA_HOLD_b;
  } ;

  union {
    __IOM uint32_t IC_TX_ABRT_SOURCE;           /*!< (@ 0x00000080) IC_TX_ABRT_SOURCE                                          */

    struct {
      __IOM uint32_t ABRT_7B_ADDR_NOACK : 1;    /*!< [0..0] ABRT_7B_ADDR_NOACK                                                 */
      __IOM uint32_t ABRT_10ADDR1_NOACKR : 1;   /*!< [1..1] ABRT_10ADDR1_NOACKR                                                */
      __IOM uint32_t ABRT_10ADDR2_NOACK : 1;    /*!< [2..2] ABRT_10ADDR2_NOACK                                                 */
      __IOM uint32_t ABRT_TXDATA_NOACK : 1;     /*!< [3..3] ABRT_TXDATA_NOACK                                                  */
      __IOM uint32_t ABRT_GCALL_NOACK : 1;      /*!< [4..4] ABRT_GCALL_NOACK                                                   */
      __IOM uint32_t ABRT_GCALL_READ : 1;       /*!< [5..5] ABRT_GCALL_READ                                                    */
      __IOM uint32_t ABRT_HS_ACKDET : 1;        /*!< [6..6] ABRT_HS_ACKDET                                                     */
      __IOM uint32_t ABRT_SBYTE_ACKDET : 1;     /*!< [7..7] ABRT_SBYTE_ACKDET                                                  */
      __IOM uint32_t ABRT_HS_NORSTRT : 1;       /*!< [8..8] ABRT_HS_NORSTRT                                                    */
      __IOM uint32_t ABRT_SBYTE_NORSTRT : 1;    /*!< [9..9] ABRT_SBYTE_NORSTRT                                                 */
      __IOM uint32_t ABRT_10B_RD_NORSTRT : 1;   /*!< [10..10] ABRT_10B_RD_NORSTRT                                              */
      __IOM uint32_t ABRT_MASTER_DIS : 1;       /*!< [11..11] ABRT_MASTER_DIS                                                  */
      __IOM uint32_t ARB_LOST   : 1;            /*!< [12..12] ARB_LOST                                                         */
      __IOM uint32_t ABRT_SLVFLUSH_TXFIFO : 1;  /*!< [13..13] ABRT_SLVFLUSH_TXFIFO                                             */
      __IOM uint32_t ABRT_SLV_ARBLOST : 1;      /*!< [14..14] ABRT_SLV_ARBLOST                                                 */
      __IOM uint32_t ABRT_SLVRD_INTX : 1;       /*!< [15..15] ABRT_SLVRD_INTX                                                  */
      __IOM uint32_t ABRT_USER_ABRT : 1;        /*!< [16..16] ABRT_USER_ABRT                                                   */
      __IOM uint32_t ABRT_SDA_STUCK_AT_LOW : 1; /*!< [17..17] ABRT_SDA_STUCK_AT_LOW                                            */
      __IOM uint32_t ABRT_DEVICE_NOACK : 1;     /*!< [18..18] ABRT_DEVICE_NOACK                                                */
      __IOM uint32_t ABRT_DEVICE_SLVADDR_ : 1;  /*!< [19..19] ABRT_DEVICE_SLVADDR_                                             */
      __IOM uint32_t ABRT_DEVICE_WRITE : 1;     /*!< [20..20] ABRT_DEVICE_WRITE                                                */
            uint32_t            : 2;
      __IOM uint32_t TX_FLUSH_CNT : 9;          /*!< [31..23] TX_FLUSH_CNT                                                     */
    } IC_TX_ABRT_SOURCE_b;
  } ;

  union {
    __IOM uint32_t IC_SLV_DATA_NACK_ONLY;       /*!< (@ 0x00000084) IC_SLV_DATA_NACK_ONLY                                      */

    struct {
      __IOM uint32_t NACK       : 1;            /*!< [0..0] NACK                                                               */
            uint32_t            : 31;
    } IC_SLV_DATA_NACK_ONLY_b;
  } ;

  union {
    __IOM uint32_t IC_DMA_CR;                   /*!< (@ 0x00000088) IC_DMA_CR                                                  */

    struct {
      __IOM uint32_t RDMAE      : 1;            /*!< [0..0] RDMAE                                                              */
      __IOM uint32_t TDMAE      : 1;            /*!< [1..1] TDMAE                                                              */
            uint32_t            : 30;
    } IC_DMA_CR_b;
  } ;
  __IOM uint32_t  IC_DMA_TDLR;                  /*!< (@ 0x0000008C) IC_DMA_TDLR                                                */
  __IOM uint32_t  IC_DMA_RDLR;                  /*!< (@ 0x00000090) IC_DMA_RDLR                                                */

  union {
    __IOM uint32_t IC_SDA_SETUP;                /*!< (@ 0x00000094) IC_SDA_SETUP                                               */

    struct {
      __IOM uint32_t SDA_SETUP  : 8;            /*!< [7..0] SDA_SETUP                                                          */
            uint32_t            : 24;
    } IC_SDA_SETUP_b;
  } ;

  union {
    __IOM uint32_t IC_ACK_GENERAL_CALL;         /*!< (@ 0x00000098) IC_ACK_GENERAL_CALL                                        */

    struct {
      __IOM uint32_t ACK_GENERAL_CALL : 1;      /*!< [0..0] ACK_GENERAL_CALL                                                   */
            uint32_t            : 31;
    } IC_ACK_GENERAL_CALL_b;
  } ;

  union {
    __IOM uint32_t IC_ENABLE_STATUS;            /*!< (@ 0x0000009C) IC_ENABLE_STATUS                                           */

    struct {
      __IOM uint32_t IC_EN      : 1;            /*!< [0..0] IC_EN                                                              */
      __IOM uint32_t SLV_DISABLED_WHILE_BUSY : 1;/*!< [1..1] SLV_DISABLED_WHILE_BUSY                                           */
      __IOM uint32_t SLV_RX_DATA_LOST : 1;      /*!< [2..2] SLV_RX_DATA_LOST                                                   */
            uint32_t            : 29;
    } IC_ENABLE_STATUS_b;
  } ;

  union {
    __IOM uint32_t IC_FS_SPKLEN;                /*!< (@ 0x000000A0) IC_FS_SPKLEN                                               */

    struct {
      __IOM uint32_t FS_SPKLEN  : 8;            /*!< [7..0] FS_SPKLEN                                                          */
            uint32_t            : 24;
    } IC_FS_SPKLEN_b;
  } ;

  union {
    __IOM uint32_t IC_HS_SPKLEN;                /*!< (@ 0x000000A4) IC_HS_SPKLEN                                               */

    struct {
      __IOM uint32_t HS_SPKLEN  : 8;            /*!< [7..0] HS_SPKLEN                                                          */
            uint32_t            : 24;
    } IC_HS_SPKLEN_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_RESTART_DET;          /*!< (@ 0x000000A8) IC_CLR_RESTART_DET                                         */

    struct {
      __IOM uint32_t CLR_RESTART_DET : 1;       /*!< [0..0] CLR_RESTART_DET                                                    */
            uint32_t            : 31;
    } IC_CLR_RESTART_DET_b;
  } ;
  __IOM uint32_t  IC_SCL_STUCK_AT_LOW_TIMEOUT;  /*!< (@ 0x000000AC) IC_SCL_STUCK_AT_LOW_TIMEOUT                                */
  __IOM uint32_t  IC_SDA_STUCK_AT_LOW_TIMEOUT;  /*!< (@ 0x000000B0) IC_SDA_STUCK_AT_LOW_TIMEOUT                                */

  union {
    __IOM uint32_t IC_CLR_SCL_STUCK_DET;        /*!< (@ 0x000000B4) IC_CLR_SCL_STUCK_DET                                       */

    struct {
      __IOM uint32_t CLR_SCL_STUCK : 1;         /*!< [0..0] CLR_SCL_STUCK                                                      */
            uint32_t            : 31;
    } IC_CLR_SCL_STUCK_DET_b;
  } ;

  union {
    __IOM uint32_t IC_DEVICE_ID;                /*!< (@ 0x000000B8) IC_DEVICE_ID                                               */

    struct {
      __IOM uint32_t DEVICE_ID  : 1;            /*!< [0..0] DEVICE_ID                                                          */
            uint32_t            : 31;
    } IC_DEVICE_ID_b;
  } ;
  __IOM uint32_t  IC_SMBUS_CLOCK_LOW_SEXT;      /*!< (@ 0x000000BC) IC_SMBUS_CLOCK_LOW_SEXT                                    */
  __IOM uint32_t  IC_SMBUS_CLOCK_LOW_MEXT;      /*!< (@ 0x000000C0) IC_SMBUS_CLOCK_LOW_MEXT                                    */

  union {
    __IOM uint32_t IC_SMBUS_THIGH_MAX_IDLE_COUNT;/*!< (@ 0x000000C4) IC_SMBUS_THIGH_MAX_IDLE_COUNT                             */

    struct {
      __IOM uint32_t IC_SMBUS_THIGH_MAX_IDLE_COUNT : 16;/*!< [15..0] IC_SMBUS_THIGH_MAX_IDLE_COUNT                             */
            uint32_t            : 16;
    } IC_SMBUS_THIGH_MAX_IDLE_COUNT_b;
  } ;

  union {
    __IOM uint32_t IC_SMBUS_INTR_STAT;          /*!< (@ 0x000000C8) IC_SMBUS_INTR_STAT                                         */

    struct {
      __IOM uint32_t R_SLV_CLOCK_EXTND_TIMEOUT : 1;/*!< [0..0] R_SLV_CLOCK_EXTND_TIMEOUT                                       */
      __IOM uint32_t R_MST_CLOCK_EXTND_TIMEOUT : 1;/*!< [1..1] R_MST_CLOCK_EXTND_TIMEOUT                                       */
      __IOM uint32_t R_QUICK_CMD_DET : 1;       /*!< [2..2] R_QUICK_CMD_DET                                                    */
      __IOM uint32_t R_HOST_NOTIFY_MST_DET : 1; /*!< [3..3] R_HOST_NOTIFY_MST_DET                                              */
      __IOM uint32_t R_ARP_PREPARE_CMD_DE : 1;  /*!< [4..4] R_ARP_PREPARE_CMD_DE                                               */
      __IOM uint32_t R_ARP_RST_CMD_DET : 1;     /*!< [5..5] R_ARP_RST_CMD_DET                                                  */
      __IOM uint32_t R_ARP_GET_UDID_CMD_DET : 1;/*!< [6..6] R_ARP_GET_UDID_CMD_DET                                             */
      __IOM uint32_t R_ARP_ASSGN_ADDR_CMD_DET : 1;/*!< [7..7] R_ARP_ASSGN_ADDR_CMD_DET                                         */
      __IOM uint32_t R_SLV_RX_PEC_NACK : 1;     /*!< [8..8] R_SLV_RX_PEC_NACK                                                  */
      __IOM uint32_t R_SMBUS_SUSPEND_DET : 1;   /*!< [9..9] R_SMBUS_SUSPEND_DET                                                */
      __IOM uint32_t R_SMBUS_ALERT_DET : 1;     /*!< [10..10] R_SMBUS_ALERT_DET                                                */
            uint32_t            : 21;
    } IC_SMBUS_INTR_STAT_b;
  } ;

  union {
    __IOM uint32_t IC_SMBUS_INTR_MASK;          /*!< (@ 0x000000CC) IC_SMBUS_INTR_MASK                                         */

    struct {
      __IOM uint32_t M_SLV_CLOCK_EXTND_TIMEOUT : 1;/*!< [0..0] M_SLV_CLOCK_EXTND_TIMEOUT                                       */
      __IOM uint32_t M_MST_CLOCK_EXTND_TIMEOUT : 1;/*!< [1..1] M_MST_CLOCK_EXTND_TIMEOUT                                       */
      __IOM uint32_t M_QUICK_CMD_DET : 1;       /*!< [2..2] M_QUICK_CMD_DET                                                    */
      __IOM uint32_t M_HOST_NOTIFY_MST_DET : 1; /*!< [3..3] M_HOST_NOTIFY_MST_DET                                              */
      __IOM uint32_t M_ARP_PREPARE_CMD_DE : 1;  /*!< [4..4] M_ARP_PREPARE_CMD_DE                                               */
      __IOM uint32_t M_ARP_RST_CMD_DET : 1;     /*!< [5..5] M_ARP_RST_CMD_DET                                                  */
      __IOM uint32_t M_ARP_GET_UDID_CMD_DET : 1;/*!< [6..6] M_ARP_GET_UDID_CMD_DET                                             */
      __IOM uint32_t M_ARP_ASSGN_ADDR_CMD_DET : 1;/*!< [7..7] M_ARP_ASSGN_ADDR_CMD_DET                                         */
      __IOM uint32_t M_SLV_RX_PEC_NACK : 1;     /*!< [8..8] M_SLV_RX_PEC_NACK                                                  */
      __IOM uint32_t M_SMBUS_SUSPEND_DET : 1;   /*!< [9..9] M_SMBUS_SUSPEND_DET                                                */
      __IOM uint32_t M_SMBUS_ALERT_DET : 1;     /*!< [10..10] M_SMBUS_ALERT_DET                                                */
            uint32_t            : 21;
    } IC_SMBUS_INTR_MASK_b;
  } ;

  union {
    __IOM uint32_t IC_SMBUS_INTR_RAW_STATUS;    /*!< (@ 0x000000D0) IC_SMBUS_INTR_RAW_STATUS                                   */

    struct {
      __IOM uint32_t SLV_CLOCK_EXTND_TIMEOUT : 1;/*!< [0..0] SLV_CLOCK_EXTND_TIMEOUT                                           */
      __IOM uint32_t MST_CLOCK_EXTND_TIMEOUT : 1;/*!< [1..1] MST_CLOCK_EXTND_TIMEOUT                                           */
      __IOM uint32_t QUICK_CMD_DET : 1;         /*!< [2..2] QUICK_CMD_DET                                                      */
      __IOM uint32_t HOST_NOTIFY_MST_DET : 1;   /*!< [3..3] HOST_NOTIFY_MST_DET                                                */
      __IOM uint32_t ARP_PREPARE_CMD_DE : 1;    /*!< [4..4] ARP_PREPARE_CMD_DE                                                 */
      __IOM uint32_t ARP_RST_CMD_DET : 1;       /*!< [5..5] ARP_RST_CMD_DET                                                    */
      __IOM uint32_t ARP_GET_UDID_CMD_DET : 1;  /*!< [6..6] ARP_GET_UDID_CMD_DET                                               */
      __IOM uint32_t ARP_ASSGN_ADDR_CMD_DET : 1;/*!< [7..7] ARP_ASSGN_ADDR_CMD_DET                                             */
      __IOM uint32_t SLV_RX_PEC_NACK : 1;       /*!< [8..8] SLV_RX_PEC_NACK                                                    */
      __IOM uint32_t SMBUS_SUSPEND_DET : 1;     /*!< [9..9] SMBUS_SUSPEND_DET                                                  */
      __IOM uint32_t SMBUS_ALERT_DET : 1;       /*!< [10..10] SMBUS_ALERT_DET                                                  */
            uint32_t            : 21;
    } IC_SMBUS_INTR_RAW_STATUS_b;
  } ;

  union {
    __IOM uint32_t IC_CLR_SMBUS_INTR;           /*!< (@ 0x000000D4) IC_CLR_SMBUS_INTR                                          */

    struct {
      __IOM uint32_t CLR_SLV_CLOCK_EXTND_TIMEOUT : 1;/*!< [0..0] CLR_SLV_CLOCK_EXTND_TIMEOUT                                   */
      __IOM uint32_t CLR_MST_CLOCK_EXTND_TIMEOUT : 1;/*!< [1..1] CLR_MST_CLOCK_EXTND_TIMEOUT                                   */
      __IOM uint32_t CLR_QUICK_CMD_DET : 1;     /*!< [2..2] CLR_QUICK_CMD_DET                                                  */
      __IOM uint32_t CLR_HOST_NOTIFY_MST_DET : 1;/*!< [3..3] CLR_HOST_NOTIFY_MST_DET                                           */
      __IOM uint32_t CLR_ARP_PREPARE_CMD_DE : 1;/*!< [4..4] CLR_ARP_PREPARE_CMD_DE                                             */
      __IOM uint32_t CLR_ARP_RST_CMD_DET : 1;   /*!< [5..5] CLR_ARP_RST_CMD_DET                                                */
      __IOM uint32_t CLR_ARP_GET_UDID_CMD_DET : 1;/*!< [6..6] CLR_ARP_GET_UDID_CMD_DET                                         */
      __IOM uint32_t CLR_ARP_ASSGN_ADDR_CMD_DET : 1;/*!< [7..7] CLR_ARP_ASSGN_ADDR_CMD_DET                                     */
      __IOM uint32_t CLR_SLV_RX_PEC_NACK : 1;   /*!< [8..8] CLR_SLV_RX_PEC_NACK                                                */
      __IOM uint32_t CLR_SMBUS_SUSPEND_DET : 1; /*!< [9..9] CLR_SMBUS_SUSPEND_DET                                              */
      __IOM uint32_t CLR_SMBUS_ALERT_DET : 1;   /*!< [10..10] CLR_SMBUS_ALERT_DET                                              */
            uint32_t            : 21;
    } IC_CLR_SMBUS_INTR_b;
  } ;

  union {
    __IOM uint32_t IC_OPTIONAL_SAR;             /*!< (@ 0x000000D8) IC_OPTIONAL_SAR                                            */

    struct {
      __IOM uint32_t IC_OPTIONAL_SAR : 7;       /*!< [6..0] IC_OPTIONAL_SAR                                                    */
            uint32_t            : 25;
    } IC_OPTIONAL_SAR_b;
  } ;
  __IOM uint32_t  IC_SMBUS_UDID_LSB;            /*!< (@ 0x000000DC) IC_SMBUS_UDID_LSB                                          */
  __IM  uint32_t  RESERVED[5];

  union {
    __IOM uint32_t IC_COMP_PARAM_1;             /*!< (@ 0x000000F4) IC_COMP_PARAM_1                                            */

    struct {
      __IOM uint32_t APB_DATA_WIDTH : 2;        /*!< [1..0] APB_DATA_WIDTH                                                     */
      __IOM uint32_t MAX_SPEED_MODE : 2;        /*!< [3..2] MAX_SPEED_MODE                                                     */
      __IOM uint32_t HC_COUNT_VALUES : 1;       /*!< [4..4] HC_COUNT_VALUES                                                    */
      __IOM uint32_t INTR_IO    : 1;            /*!< [5..5] INTR_IO                                                            */
      __IOM uint32_t HAS_DMA    : 1;            /*!< [6..6] HAS_DMA                                                            */
      __IOM uint32_t ADD_ENCODED_PARAMS : 1;    /*!< [7..7] ADD_ENCODED_PARAMS                                                 */
      __IOM uint32_t RX_BUFFER_DEPTH : 8;       /*!< [15..8] RX_BUFFER_DEPTH                                                   */
      __IOM uint32_t TX_BUFFER_DEPTH : 8;       /*!< [23..16] TX_BUFFER_DEPTH                                                  */
            uint32_t            : 8;
    } IC_COMP_PARAM_1_b;
  } ;
} I2C_Type;                                     /*!< Size = 248 (0xf8)                                                         */



typedef struct {
	
	union {
		__IM uint32_t ID_Revision;                  									//offset 0x0  

		struct {
			__IM uint32_t RevMinor   			:  4;  		//Minor revision number                                       
			__IM uint32_t RevMajor   			:  4;  		//Major revision number                                          
			__IM uint32_t ID          		: 24;  		//0x020020
		} ID_Revision_b;
	} ;
	
	__IM  uint32_t  RESERVED0[3];
	
	union {
		__IOM uint32_t Transfer_Format;                   //offset 0x10  

		struct {
			__IOM uint32_t CPHA   							: 1;  		//SPI Clock Phase                                     
			__IOM uint32_t CPOL   							: 1;  		//SPI Clock Polarity                                         
			__IOM uint32_t SlvMode      				: 1;  		//SPI Master/Slave mode selection
			__IOM uint32_t LSB          				: 1;      //Transfer data with the least significant bit first    Reset:0x0
			__IOM uint32_t MOSIBiDir    				: 1;      /*Bi-directional MOSI in regular (single) mode
																											0x0: MOSI is uni-directional signal in regular mode.
																											0x1: MOSI is bi-directional signal in regular mode.
																											This bi-directional signal replaces the two
																											uni-directional data signals, MOSI and MISO.
																											Reset:0x0
																										*/
						uint32_t           						: 2;      
			__IOM uint32_t DataMerge    				: 1;			//Reset:0x1
			__IOM uint32_t DataLen      				: 5;      //The length of each data unit in bits The actual bit number of a data unit is (DataLen + 1)   reset:0x07
						uint32_t 				      				: 3;
			__IOM uint32_t AddrLen      				: 2;      /*
																											Address length in bytes
																											0x0: 1 byte
																											0x1: 2 bytes
																											0x2: 3 bytes
																											0x3: 4 bytes
																											Reset:0x2
																										*/
						uint32_t              				:14;
		} Transfer_Format_b;
	} ;
	
	union {
		__IOM uint32_t Direct_IO_Control;               	 //offset 0x14  

		struct {
			__IM uint32_t CS_I   								: 1;  		//Status of the SPI CS (chip select) signal                                     
			__IM uint32_t SCLK_I   						  : 1;  		//Status of the SPI SCLK signal                                         
			__IM uint32_t MOSI_I      					: 1;  		//Status of the SPI MOSI signal
			__IM uint32_t MISO_I          			: 1;			//Status of the SPI MISO signal
			__IM uint32_t WP_I    							: 1;			//Status of the SPI Flash write protect signal
			__IM uint32_t HOLD_I          			: 1;			//Status of the SPI Flash hold signal
						uint32_t  										: 2;
			__IOM uint32_t CS_O    							: 1;	 //Output value for the SPI CS (chip select) signal 0x1
			__IOM uint32_t SCLK_O      					: 1;   //Output value for the SPI SCLK signal 0x0
			__IOM	uint32_t MOSI_O				      	: 1;   //Output value for the SPI MOSI signal 0x0
			__IOM uint32_t MISO_O      					: 1;   //Output value for the SPI MISO signal 0x0
			__IOM	uint32_t WP_O            			: 1;	 //Output value for the SPI Flash write protect signal 0x1
			__IOM	uint32_t HOLD_O								: 1;   //Output value for the SPI Flash hold signal 0x1
						uint32_t 											: 2;			
			__IOM uint32_t CS_OE    						: 1;		//Output enable for SPI CS (chip select) signal 0x0
			__IOM uint32_t SCLK_OE      				: 1;   //Output enable for the SPI SCLK signal 0x0
			__IOM	uint32_t MOSI_OE				     	: 1;   //Output enable for the SPI MOSI signal 0x0
			__IOM uint32_t MISO_OE      				: 1;   //Output enable fo the SPI MISO signal 0x0
			__IOM	uint32_t WP_OE            		: 1;	  //Output enable for the SPI Flash write protect signal 0x0
			__IOM	uint32_t HOLD_OE							: 1;    //Output enable for the SPI Flash hold signal 0x0
						uint32_t											: 2;
			__IOM	uint32_t DirectIOEn						: 1;    //Enable Direct IO / 0x0: Disable / 0x1: Enable / reset : 0x0
						uint32_t											: 2;
			
		} Direct_IO_Control_b;
	};
	
	__IM  uint32_t  RESERVED1[2]; 
	
	union {
		__IOM uint32_t Transfer_Control;               	 //offset 0x20  

		struct {
			__IOM uint32_t RdTranCnt   					: 9;  //Transfer count for read data  0x0                                     
			__IOM uint32_t DummyCnt   				  : 2;  //Dummy data count. The actual dummy count is (DummyCnt +1). 0x0                                        
			__IOM uint32_t TokenValue      			: 1;  /*	Token value (Master mode only)
																										The value of the one-byte special token following the
																										address phase for SPI read transfers.
																										0x0: token value = 0x00
																										0x1: token value = 0x69
																										reset 0x0
																								*/
			__IOM uint32_t WrTranCnt          	: 9;	/*  Transfer count for write data
																										WrTranCnt indicates the number of units of data to
																										be transmitted to the SPI bus from the Data Register.
																										The actual transfer count is (WrTranCnt+1).
																										WrTranCnt only takes effect when TransMode is 0,
																										1, 3, 4, 5, 6 or 8.
																										The size (bit-width) of a data unit is defined by the
																										DataLen field of the Transfer Format Register.
																										For TransMode 0, WrTranCnt must be equal to RdTranCnt.
																										reset 0x0
																								*/
			__IOM uint32_t TokenEn    					: 1;	/*	Token transfer enable (Master mode only)
																										Append an one-byte special token following the
																										address phase for SPI read transfers. The value of the
																										special token should be selected in TokenValue.
																										0x0: Disable the one-byte special token
																										0x1: Enable the one-byte special token
																										reset 0x0
																								*/
			__IOM uint32_t DualQuad          		: 2;	/*	SPI data phase format
																										0x0: Regular (Single) mode
																										0x1: Dual I/O mode
																										0x2: Quad I/O mode
																										0x3: Reserved
																										reset 0x0
																								*/
			__IOM uint32_t TransMode 						: 4;   /*	Transfer mode
																										The transfer sequence could be
																										0x0: Write and read at the same time
																										0x1: Write only
																										0x2: Read only
																										0x3: Write, Read
																										0x4: Read, Write
																										0x5: Write, Dummy, Read
																										0x6: Read, Dummy, Write
																										0x7: None Data (must enable CmdEn or AddrEn in
																										master mode)
																										0x8: Dummy, Write
																										0x9: Dummy, Read
																										0xa~0xf: Reserved
																										reset 0x0
																								*/
			__IOM uint32_t AddrFmt    					: 1;	 /*SPI address phase format (Master mode only)
																									0x0: Address phase is the regular (single) mode
																									0x1: The format of the address phase is the same as
																									the data phase (DualQuad).
																									reset 0x0
																									*/
			__IOM uint32_t AddrEn      					: 1;   /*SPI address phase enable (Master mode only)
																									0x0: Disable the address phase
																									0x1: Enable the address phase
																									reset 0x0
																									*/
				__IOM	uint32_t CmdEn				      : 1;   /* SPI command phase enable (Master mode only)
																										0x0: Disable the command phase
																										0x1: Enable the command phase
																										reset 0x0
																									*/
			__IOM uint32_t SlvDataOnly      		: 1;   /*	Data-only mode (slave mode only)
																										0x0: Disable the data-only mode
																										0x1: Enable the data-only mode
																										Note: This mode only works in the uni-directional
																										regular (single) mode so MOSIBiDir, DualQuad
																										and TransMode should be set to 0.
																										reset 0x0
																								*/
		} Transfer_Control_b;
	};
	
	union {
    __IOM uint32_t Command;                     					//offset 0x24                                                   

    struct {
      __IOM uint32_t CMD 					: 8;              // SPI Command  0x0                                                  
            uint32_t            	: 24;
    } Command_b;
	};
	
	union {
    __IOM uint32_t Address;                     //offset 0x28                                                   

    struct {
      __IOM uint32_t ADDR 				: 32;             // SPI Address (Master mode only)  0x0                                                  
    } Address_b;
	};
	
	union {
    __IOM uint32_t Data;                     	 //offset 0x2C                                                   

    struct {
			__IOM uint32_t DATA 				: 32;             // 0x0                                                 
		} Data_b;
	};
	
	union {
    __IOM uint32_t Control;                     	 //offset 0x30                                                   

    struct {
      __IOM uint32_t SPIRST 				: 1;             /* SPI reset
																												Write 1 to reset. It is automatically cleared to 0 after
																												the reset operation completes.
																												reset : 0x0
																											*/
			__IOM uint32_t RXFIFORST 			: 1;							/*	Receive FIFO reset
																													Write 1 to reset. It is automatically cleared to 0 after
																													the reset operation completes.
																													reset : 0x0
																											*/
			__IOM uint32_t TXFIFORST 			: 1;							/*	Transmit FIFO reset
																													Write 1 to reset. It is automatically cleared to 0 after
																													the reset operation completes.
																													reset : 0x0
																											*/
			__IOM uint32_t RXDMAEN 				: 1;							/*	RX DMA enable
																													reset : 0x0
																											*/
			__IOM uint32_t TXDMAEN 				: 1;							/*	TX DMA enable
																													reset : 0x0
																											*/
						uint32_t  				: 3;							
			__IOM uint32_t RXTHRES 				: 8;							/*	Receive (RX) FIFO Threshold
																													The RXFIFOInt interrupt or DMA request would be
																													issued for consuming the RX FIFO when the RX data
																													count is more than or equal to the RX FIFO threshold.
																													reset : 0x0
																											*/
			__IOM uint32_t TXTHRES 				: 8;							/*Transmit (TX) FIFO Threshold
																												The TXFIFOInt interrupt or DMA request would be
																												issued to replenish the TX FIFO when the TX data
																												count is less than or equal to the TX FIFO threshold.
																												reset : 0x0
																											*/
						uint32_t  							: 8;
    } Control_b;
	};
	
	union {
    __IO uint32_t Status ;                     	 //offset 0x34                                                   

    struct {
      __IO uint32_t SPIActive 			: 1;             /*
																												SPI register programming is in progress.
																												In master mode, SPIActive becomes 1 after the SPI
																												command register is written and becomes 0 after the
																												transfer is finished.
																												In slave mode, SPIActive becomes 1 after the SPI
																												CS signal is asserted and becomes 0 after the SPI CS
																												signal is deasserted.
																												Note that due to clock synchronization, it may take at
																												most two spi_clock cycles for SPIActive to change
																												when the corresponding condition happens.
																												Note this bit stays 0 when Direct IO Control or the
																												memory-mapped interface is used.
																												reset : 0x0
																											*/ 
				 uint32_t  							: 7;							
			__IO uint32_t RXNUM_5_0 				: 6;							/*	Number of valid entries in the Receive FIFO
																													reset : 0x0
																											*/
			__IO uint32_t RXEMPTY 					: 1;							/*	Receive FIFO Empty flag
																													reset : 0x1
																											*/
			__IO uint32_t RXFULL 					: 1;							/*	Receive FIFO Full flag
																													reset : 0x0
																											*/
			__IO uint32_t TXNUM_5_0	 				: 6;							/*	Number of valid entries in the Transmit FIFO
																													reset : 0x0
																											*/
			__IO uint32_t TXEMPTY 					: 1;							/*	Transmit FIFO Empty flag
																													reset : 0x1
																											*/
			__IO uint32_t TXFULL 					: 1;							/*	Transmit FIFO Full flag
																													reset : 0x0
																											*/
			__IO uint32_t RXNUM_7_6  				: 2;							/*	Number of valid entries in the Receive FIFO
																													reset : 0x0
																											*/
				uint32_t  								: 2;							
			__IO uint32_t TXNUM_7_6					: 2;							/*	Number of valid entries in the Transmit FIFO
																													reset : 0x0
																											*/
			uint32_t 					  			: 2;							
		} Status_b;
	};
	
		union {
    __IOM uint32_t Interrupt_Enable;                     	 //offset 0x38                                                  

    struct {
      __IOM uint32_t RXFIFOORIntEn 			: 1;             /*	Enable the SPI Receive FIFO Overrun interrupt.
																														Control whether interrupts are triggered when the
																														Receive FIFO overflows.
																														(Slave mode only)
																														reset : 0x0
																													*/ 
			__IOM uint32_t TXFIFOURIntEn 			: 1;             /*	Enable the SPI Transmit FIFO Underrun interrupt.
																														Control whether interrupts are triggered when the
																														Transmit FIFO run out of data.
																														(Slave mode only)
																														reset : 0x0
																													*/
			__IOM uint32_t RXFIFOIntEn 				: 1;             /*	Enable the SPI Receive FIFO Threshold interrupt.
																														Control whether interrupts are triggered when the
																														valid entries are greater than or equal to the RX FIFO
																														threshold.
																														reset : 0x0
																													*/
			__IOM uint32_t TXFIFOIntEn 				: 1;             /*	Enable the SPI Transmit FIFO Threshold interrupt.
																														Control whether interrupts are triggered when the
																														valid entries are less than or equal to the TX FIFO
																														threshold.
																														reset : 0x0
																													*/
			__IOM uint32_t EndIntEn 			    : 1;             /*	Enable the End of SPI Transfer interrupt.
																														Control whether interrupts are triggered when SPI
																														transfers end.
																														(In slave mode, end of read status transaction doesnt
																														trigger this interrupt.)
																														reset : 0x0
																													*/
			__IOM uint32_t SlvCmdEn 				  : 1;             /*Enable the Slave Command Interrupt.
																														Control whether interrupts are triggered whenever
																														slave commands are received.
																														(Slave mode only)
																														reset : 0x0
																													*/
						uint32_t 					  			  : 26;
    } Interrupt_Enable_b;
	};
		
	union {
    __IOM uint32_t Interrupt_Status ;                     	 //offset 0x3C                                                  

    struct {
			__IOM uint32_t RXFIFOORInt 			: 1;            // RX FIFO Overrun interrupt.  write 1 to clear .resert : 0 
			__IOM uint32_t TXFIFOURInt 			: 1;						// TX FIFO Underrun interrupt. write 1 to clear .resert : 0
			__IOM uint32_t RXFIFOInt 				: 1;						// RX FIFO Threshold interrupt. write 1 to clear .resert : 0
			__IOM uint32_t TXFIFOInt 				: 1;						// TX FIFO Threshold interrupt. write 1 to clear .resert : 0
			__IOM uint32_t EndInt 					: 1;						// End of SPI Transfer interrupt. write 1 to clear .resert : 0
			__IOM uint32_t SlvCmdInt 				: 1;						// Slave Command Interrupt .write 1 to clear .resert : 0
						uint32_t  								: 26;
    } Interrupt_Status_b;
	};
	
	union {
		 __IOM uint32_t Interface_Timing ;                     	 //offset 0x40 		

		 struct {
				__IOM uint32_t SCLK_DIV 			: 8;             /*The clock frequency ratio between the clock source and SPI
																												interface SCLK.
																												SCLK period =((SCLK_DIV+1)*2)*(Period of the SPI clock source)
																												The SCLK_DIV value 0xff is a special value which indicates that
																												the SCLK frequency should be the same as the spi_clock
																												frequency.
																												*/
				__IOM uint32_t CSHT 					: 4;							/*The minimum time that SPI CS should stay HIGH.
																													The actual duration is
																													(SCLK period)/2*(CSHT+1)
																												*/
				__IOM uint32_t CS2SCLK 				: 2;							/*The minimum time between the edges of SPI CS and the edges of
																													SCLK.
																													The actual duration is
																													(SCLK period)/2*(CS2SCLK+1)
																												*/   
							uint32_t  							: 18;
						  			
			} Interface_Timing_b;
	};
	
	__IM  uint32_t  RESERVED2[3]; 
	
	union {
		 __IOM uint32_t Memory_Access_Control ;                     	 //offset 0x50                                                  

		 struct {
				__IOM uint32_t MemRdCmd 			: 4;             /*Selects the SPI command for serving the
																													memory-mapped reads on the AHB/EILM bus
																													The command encoding table is listed in Table 17.
																													The latency of each command is listed in Table 18																															 
																												*/ 
							uint32_t 			 					: 4;
				__IM uint32_t MemCtrlChg 			: 1;							/*This bit is set when this register (0x50) or the SPI
																													Interface Timing Register (0x40) is written; it is
																													automatically cleared when the new programming
																													takes effect.
																													reset : 0
																													*/			 
							uint32_t  							: 23;							
						  			
			} Memory_Access_Control_b;
	};
	
	__IM  uint32_t  RESERVED3[3]; 
	
	union {
		 __IOM uint32_t Slave_Status  ;                     	 //offset 0x60                                                  

		 struct {
				__IM  uint32_t USR_Status 					: 16;             // User defined status flags . reset : 0
				__IM	uint32_t Ready			 					: 1;							/*Set this bit to indicate that the ATCSPI200 is ready for
																																data transaction.
																																When an SPI transaction other than slave
																																status-reading command ends, this bit will be cleared
																																to 0
																																reset : 0
																																*/
				__IOM uint32_t OverRun 							: 1;   							// Data overrun occurs in the last transaction.		reset : 0
				__IOM uint32_t UnderRun 						: 1;								// Data underrun occurs in the last transaction.		reset : 0
							uint32_t											:	13;
			} Slave_Status_b;
	};
	
	union {
		 __IM uint32_t Slave_Data_Count ;                     	 //offset 0x64                                                  

		 struct {
				__IM uint32_t RCnt 						: 10;               //Slave received data count .		reset : 0
							uint32_t 			 					: 6;
				__IM uint32_t WCnt 						: 10; 							//Slave transmitted data count.		reset : 0 
							uint32_t  							: 6;
						  			
			} Slave_Data_Count_b;
	};
	
	__IM  uint32_t  RESERVED4[5]; 
	
	union {
		 __IM uint32_t Configuration ;                     	 //offset 0x74                                                 

		 struct {
				__IM uint32_t RxFIFOSize 					: 4;             /*
																														  Depth of RX FIFO
																															0x0: 2 words
																															0x1: 4 words
																															0x2: 8 words
																															0x3: 16 words
																															0x4: 32 words
																															0x5: 64 words
																															0x6: 128 words
																														*/ 
				__IM uint32_t TxFIFOSize		 			: 4;							/*Depth of TX FIFO
																															0x0: 2 words
																															0x1: 4 words
																															0x2: 8 words
																															0x3: 16 words
																															0x4: 32 words
																															0x5: 64 words
																															0x6: 128 words*/
				__IM uint32_t DualSPI 						: 1; 							//Support for Dual I/O SPI  
				__IM uint32_t QuadSPI							: 1;							//Support for Quad I/O SPI
						 uint32_t											: 1;							
				__IM uint32_t DirectIO						: 1;							//Support for Direct SPI IO
				__IM uint32_t AHBMem							: 1;							//Support for memory-mapped access (read-only)through AHB bus
				__IM uint32_t EILMMem							: 1;							//Support for memory-mapped access (read-only)through EILM bus
				__IM uint32_t Slave								: 1;							//Support for SPI Slave mode
						 uint32_t 										: 16;				  			
			} Configuration_b;
	};
	
} SPI_Type;

/* =========================================================================================================================== */
/* ================                                           GPIO                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIO (GPIO)
  */

typedef struct {                                /*!< (@ 0x51002000) GPIO Structure                                             */
  struct {
    __IOM uint32_t DR;                          /*!< (@ 0x00000000) DR                                                         */
    __IOM uint32_t DDR;                         /*!< (@ 0x00000004) DDR                                                        */
    __IOM uint32_t CTL;                         /*!< (@ 0x00000008) CTL                                                        */
  } PORT;
   __IM  uint32_t  PORT_RESERVED[9];
  __IOM uint32_t  INTEN;                        /*!< (@ 0x00000030) INTEN                                                      */
  __IOM uint32_t  INTMASK;                      /*!< (@ 0x00000034) INTMASK                                                    */
  __IOM uint32_t  INTTYPE_LEVEL;                /*!< (@ 0x00000038) INTTYPE_LEVEL                                              */
  __IOM uint32_t  INT_POLARITY;                 /*!< (@ 0x0000003C) INT_POLARITY                                               */
  __IM  uint32_t  INTSTATUS;                    /*!< (@ 0x00000040) INTSTATUS                                                  */
  __IM  uint32_t  RAW_INTSTATUS;                /*!< (@ 0x00000044) RAW_INTSTATUS                                              */
  __IOM uint32_t  DEBOUNCE;                     /*!< (@ 0x00000048) DEBOUNCE                                                   */
  __OM  uint32_t  PORTA_EOI;                    /*!< (@ 0x0000004C) PORTA_EOI                                                  */
  __IM  uint32_t  EXT_PORT;                  /*!< (@ 0x00000050) EXT_PORT                                                   */
  __IM  uint32_t  EXT_RESERVED[3];
  union {
    __IOM uint32_t LS_SYNC;                     /*!< (@ 0x00000060) LS_SYNC                                                    */

    struct {
      __IOM uint32_t SYNC_LEVEL : 1;                 /*!< [0..0] SYNC_LEVEL                                                    */
            uint32_t            : 31;
    } LS_SYNC_b;
  } ;
  __IM  uint32_t  ID_CODE;                      /*!< (@ 0x00000064) ID_CODE                                                    */
  __IOM uint32_t  INT_BOTHEDGE;                 /*!< (@ 0x00000068) INT_BOTHEDGE                                               */
  __IM  uint32_t  VER_ID_CODE;                  /*!< (@ 0x0000006C) VER_ID_CODE                                                */

  union {
    __IM  uint32_t CONFIG_REG2;                 /*!< (@ 0x00000070) CONFIG_REG2                                                */

    struct {
      __IM  uint32_t ENCODED_ID_PWIDTH_A : 5;   /*!< [4..0] ENCODED_ID_PWIDTH_A                                                */
            uint32_t            		 : 27;
    } CONFIG_REG2_b;
  } ;

  union {
    __IM  uint32_t CONFIG_REG1;                 /*!< (@ 0x00000074) CONFIG_REG1                                                */

    struct {
      __IM  uint32_t APB_DATA_WIDTH : 2;        /*!< [1..0] APB_DATA_WIDTH                                                     */
      __IM  uint32_t NUM_PORTS  : 2;            /*!< [3..2] NUM_PORTS                                                          */
      __IM  uint32_t PORTA_SINGLE_CTL : 1;      /*!< [4..4] PORTA_SINGLE_CTL                                                   */
      __IM  uint32_t PORTB_SINGLE_CTL : 1;      /*!< [5..5] PORTB_SINGLE_CTL                                                   */
      __IM  uint32_t PORTC_SINGLE_CTL : 1;      /*!< [6..6] PORTC_SINGLE_CTL                                                   */
      __IM  uint32_t PORTD_SINGLE_CTL : 1;      /*!< [7..7] PORTD_SINGLE_CTL                                                   */
      __IM  uint32_t HW_PORTA   : 1;            /*!< [8..8] HW_PORTA                                                           */
      __IM  uint32_t HW_PORTB   : 1;            /*!< [9..9] HW_PORTB                                                           */
      __IM  uint32_t HW_PORTC   : 1;            /*!< [10..10] HW_PORTC                                                         */
      __IM  uint32_t HW_PORTD   : 1;            /*!< [11..11] HW_PORTD                                                         */
      __IM  uint32_t PORTA_INTR : 1;            /*!< [12..12] PORTA_INTR                                                       */
      __IM  uint32_t DEBOUNCE   : 1;            /*!< [13..13] DEBOUNCE                                                         */
      __IM  uint32_t ADD_ENCODED_PARAMS : 1;    /*!< [14..14] ADD_ENCODED_PARAMS                                               */
      __IM  uint32_t ID    : 1;                 /*!< [15..15] ID                                                               */
      __IM  uint32_t ENCODED_ID_WIDTH : 5;      /*!< [20..16] ENCODED_ID_WIDTH                                                 */
      __IM  uint32_t INTERRUPT_BOTH_EDGE_TYPE : 1;/*!< [21..21] INTERRUPT_BOTH_EDGE_TYPE                                       */
            uint32_t            : 10;
    } CONFIG_REG1_b;
  } ;
} GPIO_Type;                                     /*!< Size = 120 (0x78)                                                         */



/* =========================================================================================================================== */
/* ================                                            WDT                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief WDT Controller (WDT)
  */

typedef struct {                                /*!< (@ 0x51001000) WDT Structure                                              */

  union {
    __IOM uint32_t WDT_CR;                      /*!< (@ 0x00000000) WDT_CR                                                     */

    struct {
      __IOM uint32_t WDT_EN     : 1;            /*!< [0..0] WDT enable                                                         */
      __IOM uint32_t RMOD       : 1;            /*!< [1..1] Response mode                                                      */
      __IOM uint32_t RPL        : 3;            /*!< [4..2] Reset pulse length                                                 */
            uint32_t            : 27;
    } WDT_CR_b;
  } ;

  union {
    __IOM uint32_t WDT_TORR;                    /*!< (@ 0x00000004) WDT_TORR                                                   */

    struct {
      __IOM uint32_t TOP        : 4;            /*!< [3..0] Timeout period                                                     */
      __IOM uint32_t TOP_INIT   : 4;            /*!< [7..4] Timeout period for initialization                                  */
            uint32_t            : 24;
    } WDT_TORR_b;
  } ;
  __IM  uint32_t  WDT_CCVR;                     /*!< (@ 0x00000008) WDT_CCVR                                                   */

  union {
    __OM  uint32_t WDT_CRR;                     /*!< (@ 0x0000000C) WDT_CRR                                                    */

    struct {
      __OM  uint32_t CRR        : 8;            /*!< [7..0] CRR                                                                */
            uint32_t            : 24;
    } WDT_CRR_b;
  } ;

  union {
    __IM  uint32_t WDT_STAT;                    /*!< (@ 0x00000010) WDT_STAT                                                   */

    struct {
      __IM  uint32_t ISR        : 1;            /*!< [0..0] ISR                                                                */
            uint32_t            : 31;
    } WDT_STAT_b;
  } ;

  union {
    __IM  uint32_t WDT_EOI;                     /*!< (@ 0x00000014) WDT_EOI                                                    */

    struct {
      __IM  uint32_t ICR        : 1;            /*!< [0..0] ICR                                                                */
            uint32_t            : 31;
    } WDT_EOI_b;
  } ;
  __IM  uint32_t  RESERVED[51];
  __IM  uint32_t  CP_WDT_USER_TOP_MAX;          /*!< (@ 0x000000E4) Upper limit of Timeout Period parameters                   */
  __IM  uint32_t  WDT_COMP_PARAMS_4;            /*!< (@ 0x000000E8) Upper limit of Initial Timeout Period parameters           */
  __IM  uint32_t  WDT_COMP_PARAMS_3;            /*!< (@ 0x000000EC) The value of this register is derived from the
                                                                    WDT_TOP_RSTcoreConsultant parameter                        */
  __IM  uint32_t  WDT_COMP_PARAMS_2;            /*!< (@ 0x000000F0) The value of this register is derived from the
                                                                    WDT_RST_CNTcoreConsultant parameter                        */

  union {
    __IM  uint32_t WDT_COMP_PARAMS_1;           /*!< (@ 0x000000F4) WDT_COMP_PARAMS_1                                          */

    struct {
      __IM  uint32_t CP_WDT_ALWAYS_EN : 1;      /*!< [0..0] CP_WDT_ALWAYS_EN                                                   */
      __IM  uint32_t CP_WDT_DFLT_RMOD : 1;      /*!< [1..1] CP_WDT_DFLT_RMOD                                                   */
      __IM  uint32_t CP_WDT_DUAL_TOP : 1;       /*!< [2..2] CP_WDT_DUAL_TOP                                                    */
      __IM  uint32_t CP_WDT_HC_RMOD : 1;        /*!< [3..3] CP_WDT_HC_RMOD                                                     */
      __IM  uint32_t CP_WDT_HC_RPL : 1;         /*!< [4..4] CP_WDT_HC_RPL                                                      */
      __IM  uint32_t CP_WDT_HC_TOP : 1;         /*!< [5..5] CP_WDT_HC_TOP                                                      */
      __IM  uint32_t CP_WDT_USE_FIX_TOP : 1;    /*!< [6..6] CP_WDT_USE_FIX_TOP                                                 */
      __IM  uint32_t CP_WDT_PAUSE : 1;          /*!< [7..7] CP_WDT_PAUSE                                                       */
      __IM  uint32_t CP_WDT_APB_DATA_WIDTH : 2; /*!< [9..8] CP_WDT_APB_DATA_WIDTH                                              */
            uint32_t            : 22;
    } WDT_COMP_PARAMS_1_b;
  } ;
  __IM  uint32_t  WDT_COMP_VERSION;             /*!< (@ 0x000000F8) ASCII value for each number in the version, followed
                                                                    by *. For example32_30_31_2A represents
                                                                    the version 2.01*                                          */
  __IM  uint32_t  WDT_COMP_TYPE;                /*!< (@ 0x000000FC) Designware Component Type number = 0x44_57_01_20           */
} WDT_Type;                                     /*!< Size = 256 (0x100)                                                        */



/* =========================================================================================================================== */
/* ================                                           TIMER                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief TIMER Controller (TIMER)
  */

typedef struct {                                /*!< (@ 0x51000000) TIMER Structure                                            */
  struct {
    __IOM uint32_t  LOADCOUNT;                  /*!< (@ 0x00000000) Value to be loaded into Timer1                             */
    __IM  uint32_t  CURRENTVALUE;               /*!< (@ 0x00000004) Current Value of Timer1                                    */

    union {
      __IOM uint32_t CONTROLREG;                /*!< (@ 0x00000008) Timer1 Control Register                                    */

      struct {
        __IOM uint32_t TIMER_ENABLE : 1;        /*!< [0..0] Timer enable bit                                                   */
        __IOM uint32_t TIMER_MODE : 1;          /*!< [1..1] Timer mode bit                                                     */
        __IOM uint32_t TIMER_INT_MASK : 1;      /*!< [2..2] Timer interrupt bit                                                */
        __IOM uint32_t TIMER_PWM  : 1;          /*!< [3..3] Pulse Width Modulation of timer toggle output                      */
              uint32_t            : 28;
      } CONTROLREG_b;
    } ;

    union {
      __IM  uint32_t EOI;                       /*!< (@ 0x0000000C) Timer1 End-of-Interrupt Register                           */

      struct {
        __IM  uint32_t EOI        : 1;          /*!< [0..0] Reading from this register returns all zeroes (0) and
                                                     clears the interrupt                                                      */
              uint32_t            : 31;
      } EOI_b;
    } ;
    __IM  uint32_t  INTSTATUS;                  /*!< (@ 0x00000010) 1                                                          */
  } NUM[8];
  __IM  uint32_t  TIMERSINTSTATUS;              /*!< (@ 0x000000A0) TIMERSINTSTATUS                                            */
  __IM  uint32_t  TIMERSEOI;                    /*!< (@ 0x000000A4) TIMERSEOI                                                  */
  __IM  uint32_t  TIMERSRAWINTSTATUS;           /*!< (@ 0x000000A8) TIMERSRAWINTSTATUS                                         */
  __IM  uint32_t  TIMERS_COMP_VERSION;          /*!< (@ 0x000000AC) TIMERS_COMP_VERSION                                        */
  __IOM uint32_t  TIMER1LOADCOUNT2;             /*!< (@ 0x000000B0) Value to be loaded into Timer1 when timer_1_toggle
                                                                    output changes from 0 to 1                                 */
  __IOM uint32_t  TIMER2LOADCOUNT2;             /*!< (@ 0x000000B4) Value to be loaded into Timer1 when timer_2_toggle
                                                                    output changes from 0 to 1                                 */
  __IOM uint32_t  TIMER3LOADCOUNT2;             /*!< (@ 0x000000B8) Value to be loaded into Timer1 when timer_3_toggle
                                                                    output changes from 0 to 1                                 */
  __IOM uint32_t  TIMER4LOADCOUNT2;             /*!< (@ 0x000000BC) Value to be loaded into Timer1 when timer_4_toggle
                                                                    output changes from 0 to 1                                 */
  __IOM uint32_t  TIMER5LOADCOUNT2;
  
  __IOM uint32_t  TIMER6LOADCOUNT2;
  
  __IOM uint32_t  TIMER7LOADCOUNT2;
  
  __IOM uint32_t  TIMER8LOADCOUNT2;

} TIMER_Type;                                   /*!< Size = 208 (0xd0)                                                         */



/* =========================================================================================================================== */
/* ================                                           DMAC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief DMAC Controller (DMAC)
  */

typedef struct {                                /*!< (@ 0x52100000) DMAC Structure                                             */
  __IOM uint32_t  SAR0;                         /*!< (@ 0x00000000) SAR0                                                       */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  DAR0;                         /*!< (@ 0x00000008) DAR0                                                       */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  LLP0;                         /*!< (@ 0x00000010) LLP0                                                       */
  __IM  uint32_t  RESERVED2;
  //__IOM uint32_t  CTL0;                         /*!< (@ 0x00000018) CTL0                                                       */
  union{ 
        __IOM uint64_t  CTL0;
        struct
         {
             __IOM uint64_t INT_EN               :1;
             __IOM uint64_t DST_TR_WIDTH         :3;
             __IOM uint64_t SRC_TR_WIDTH         :3;
             __IOM uint64_t DINC                 :2;
             __IOM uint64_t SINC                 :2;
             __IOM uint64_t DEST_MSIZE           :3;
             __IOM uint64_t SRC_MSIZE            :3;
             __IOM uint64_t SRC_GATHER_EN        :1;
             __IOM uint64_t DST_SCATTER_EN       :1   ;
                   uint64_t                      :1    ;//bit19
             __IOM uint64_t TT_FC                :3    ;//bit20 21 22
             __IOM uint64_t DMS                  :2   ; //bit23 24
             __IOM uint64_t SMS                  :2   ; //bit25 26
             __IOM uint64_t LLP_DST_EN           :1   ; //bit27
             __IOM uint64_t LLP_SRC_EN           :1   ; //bit28
                   uint64_t                      :3   ; //29  30 31
             __IOM uint64_t BLOCK_TS             :12  ;
             __IOM uint64_t DONE                 :1   ;  
			 __I   uint64_t                      :19;
          }CTLx_0_b;
    };
	
//	__IM  uint32_t  RESERVED3;
  __IOM uint32_t  SSTAT0;                       /*!< (@ 0x00000020) SSTAT0                                                     */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  DSTAT0;                       /*!< (@ 0x00000028) DSTAT0                                                     */
  __IM  uint32_t  RESERVED5;
  __IOM uint32_t  SSTATAR0;                     /*!< (@ 0x00000030) SSTATAR0                                                   */
  __IM  uint32_t  RESERVED6;
  __IOM uint32_t  DSTATAR0;                     /*!< (@ 0x00000038) DSTATAR0                                                   */
  __IM  uint32_t  RESERVED7;
	
	union{ 
		__IOM uint64_t  CFG0;
		struct
		 {
				   uint64_t                   :5 ;
			  __IOM uint64_t CH_PRIOR         :3  ; // 567
			  __IOM uint64_t CH_SUSP          :1  ; //8
			  __IOM uint64_t FIFO_EMPTY       :1  ; //9
			  __IOM uint64_t HS_SEL_DST       :1  ; //10
			  __IOM uint64_t HS_SEL_SRC       :1  ; //11
			  __IOM uint64_t LOCK_CH_L        :2  ; //12 13
			  __IOM uint64_t LOCK_B_L         :2  ; // 14 15
			  __IOM uint64_t LOCK_CH          :1  ; //16
			  __IOM uint64_t LOCK_B           :1  ; //17 
			  __IOM uint64_t DST_HS_POL       :1  ;  //18
			  __IOM uint64_t SRC_HS_POL       :1  ;  //19
			  __IOM uint64_t MAX_ABRST        :10  ; //20 - 29  10bits
			  __IOM uint64_t RELOAD_SRC       :1  ;  //30
			  __IOM uint64_t RELOAD_DST       :1  ;  //31
			  __IOM uint64_t FCMODE           :1  ; //32
			  __IOM uint64_t FIFO_MODE        :1  ;  //33
			  __IOM uint64_t PROTCTL          :3  ;  //34 35 36
			  __IOM uint64_t DS_UPD_EN        :1  ;  //37
			  __IOM uint64_t SS_UPD_EN        :1  ;  //38
			  __IOM uint64_t SRC_PER          :4  ;  //39 40 41 42
			  __IOM uint64_t DEST_PER         :4  ;  //43 44 45 46
				    uint64_t                 :17 ;
		}CFGx_0_b;
	};
	
	
 // __IM  uint32_t  RESERVED8;
  __IOM uint32_t  SGR0;                         /*!< (@ 0x00000048) SGR0                                                       */
  __IM  uint32_t  RESERVED9;
  __IOM uint32_t  DSR0;                         /*!< (@ 0x00000050) DSR0                                                       */
  __IM  uint32_t  RESERVED10;
  __IOM uint32_t  SAR1;                         /*!< (@ 0x00000058) SAR1                                                       */
  __IM  uint32_t  RESERVED11;
  __IOM uint32_t  DAR1;                         /*!< (@ 0x00000060) DAR1                                                       */
  __IM  uint32_t  RESERVED12;
  __IOM uint32_t  LLP1;                         /*!< (@ 0x00000068) LLP1                                                       */
  __IM  uint32_t  RESERVED13;
 // __IOM uint32_t  CTL1;                         /*!< (@ 0x00000070) CTL1                                                       */
union{ 
        __IOM uint64_t  CTL1;
        struct
         {
             __IOM uint64_t INT_EN               :1;
             __IOM uint64_t DST_TR_WIDTH         :3;
             __IOM uint64_t SRC_TR_WIDTH         :3;
             __IOM uint64_t DINC                 :2;
             __IOM uint64_t SINC                 :2;
             __IOM uint64_t DEST_MSIZE           :3;
             __IOM uint64_t SRC_MSIZE            :3;
             __IOM uint64_t SRC_GATHER_EN        :1;
             __IOM uint64_t DST_SCATTER_EN       :1   ;
                   uint64_t                      :1    ;//bit19
             __IOM uint64_t TT_FC                :3    ;//bit20 21 22
             __IOM uint64_t DMS                  :2   ; //bit23 24
             __IOM uint64_t SMS                  :2   ; //bit25 26
             __IOM uint64_t LLP_DST_EN           :1   ; //bit27
             __IOM uint64_t LLP_SRC_EN           :1   ; //bit28
                   uint64_t                      :3   ; //29  30 31
             __IOM uint64_t BLOCK_TS             :12  ;
             __IOM uint64_t DONE                 :1   ;        
          }CTLx_1_b;
    }; 
	//__IM  uint32_t  CTL1_PART2;
//	volatile uint32_t CTL1_PART2;
//	union{ 
//        volatile uint32_t  CTL1_PART2;
//        struct
//         {
//			 __IO uint32_t BLOCK_TS             :12  ;
//             __IO uint32_t DONE                 :1   ;
//					uint32_t                    :19   ;
//				
//		 }CTL1_PART2_b;
//	 };
	
  __IOM uint32_t  SSTAT1;                       /*!< (@ 0x00000078) SSTAT1                                                     */
  __IM  uint32_t  RESERVED15;
  __IOM uint32_t  DSTAT1;                       /*!< (@ 0x00000080) DSTAT1                                                     */
  __IM  uint32_t  RESERVED16;
  __IOM uint32_t  SSTATAR1;                     /*!< (@ 0x00000088) SSTATAR1                                                   */
  __IM  uint32_t  RESERVED17;
  __IOM uint32_t  DSTATAR1;                     /*!< (@ 0x00000090) DSTATAR1                                                   */
  __IM  uint32_t  RESERVED18;
 // __IOM uint32_t  CFG1;                         /*!< (@ 0x00000098) CFG1                                                       */
  union{ 
		__IOM uint64_t  CFG1;
		struct
		 {
				   uint64_t                  :5 ;
			  __IOM uint64_t CH_PRIOR         :3  ; // 567
			  __IOM uint64_t CH_SUSP          :1  ; //8
			  __IOM uint64_t FIFO_EMPTY       :1  ; //9
			  __IOM uint64_t HS_SEL_DST       :1  ; //10
			  __IOM uint64_t HS_SEL_SRC       :1  ; //11
			  __IOM uint64_t LOCK_CH_L        :2  ; //12 13
			  __IOM uint64_t LOCK_B_L         :2  ; // 14 15
			  __IOM uint64_t LOCK_CH          :1  ; //16
			  __IOM uint64_t LOCK_B           :1  ; //17 
			  __IOM uint64_t DST_HS_POL       :1  ;  //18
			  __IOM uint64_t SRC_HS_POL       :1  ;  //19
			  __IOM uint64_t MAX_ABRST        :10  ; //20 - 29  10bits
			  __IOM uint64_t RELOAD_SRC       :1  ;  //30
			  __IOM uint64_t RELOAD_DST       :1  ;  //31
			  __IOM uint64_t FCMODE           :1  ; //32
			  __IOM uint64_t FIFO_MODE        :1  ;  //33
			  __IOM uint64_t PROTCTL          :3  ;  //34 35 36
			  __IOM uint64_t DS_UPD_EN        :1  ;  //37
			  __IOM uint64_t SS_UPD_EN        :1  ;  //38
			  __IOM uint64_t SRC_PER          :4  ;  //39
			  __IOM uint64_t DEST_PER         :4  ;  //43 - 46
				    uint64_t                 :17 ;
		}CFGx_1_b;
	};
  
 // __IM  uint32_t  RESERVED19;
  __IOM uint32_t  SGR1;                         /*!< (@ 0x000000A0) SGR1                                                       */
  __IM  uint32_t  RESERVED20;
  __IOM uint32_t  DSR1;                         /*!< (@ 0x000000A8) DSR1                                                       */
  __IM  uint32_t  RESERVED21;
  __IOM uint32_t  SAR2;                         /*!< (@ 0x000000B0) SAR2                                                       */
  __IM  uint32_t  RESERVED22;
  __IOM uint32_t  DAR2;                         /*!< (@ 0x000000B8) DAR2                                                       */
  __IM  uint32_t  RESERVED23;
  __IOM uint32_t  LLP2;                         /*!< (@ 0x000000C0) LLP2                                                       */
  __IM  uint32_t  RESERVED24;
  __IOM uint32_t  CTL2;                         /*!< (@ 0x000000C8) CTL2                                                       */
  __IM  uint32_t  RESERVED25;
  __IOM uint32_t  SSTAT2;                       /*!< (@ 0x000000D0) SSTAT2                                                     */
  __IM  uint32_t  RESERVED26;
  __IOM uint32_t  DSTAT2;                       /*!< (@ 0x000000D8) DSTAT2                                                     */
  __IM  uint32_t  RESERVED27;
  __IOM uint32_t  SSTATAR2;                     /*!< (@ 0x000000E0) SSTATAR2                                                   */
  __IM  uint32_t  RESERVED28;
  __IOM uint32_t  DSTATAR2;                     /*!< (@ 0x000000E8) DSTATAR2                                                   */
  __IM  uint32_t  RESERVED29;
  __IOM uint32_t  CFG2;                         /*!< (@ 0x000000F0) CFG2                                                       */
  __IM  uint32_t  RESERVED30;
  __IOM uint32_t  SGR2;                         /*!< (@ 0x000000F8) SGR2                                                       */
  __IM  uint32_t  RESERVED31;
  __IOM uint32_t  DSR2;                         /*!< (@ 0x00000100) DSR2                                                       */
  __IM  uint32_t  RESERVED32;
  __IOM uint32_t  SAR3;                         /*!< (@ 0x00000108) SAR3                                                       */
  __IM  uint32_t  RESERVED33;
  __IOM uint32_t  DAR3;                         /*!< (@ 0x00000110) DAR3                                                       */
  __IM  uint32_t  RESERVED34;
  __IOM uint32_t  LLP3;                         /*!< (@ 0x00000118) LLP3                                                       */
  __IM  uint32_t  RESERVED35;
  __IOM uint32_t  CTL3;                         /*!< (@ 0x00000120) CTL3                                                       */
  __IM  uint32_t  RESERVED36;
  __IOM uint32_t  SSTAT3;                       /*!< (@ 0x00000128) SSTAT3                                                     */
  __IM  uint32_t  RESERVED37;
  __IOM uint32_t  DSTAT3;                       /*!< (@ 0x00000130) DSTAT3                                                     */
  __IM  uint32_t  RESERVED38;
  __IOM uint32_t  SSTATAR3;                     /*!< (@ 0x00000138) SSTATAR3                                                   */
  __IM  uint32_t  RESERVED39;
  __IOM uint32_t  DSTATAR3;                     /*!< (@ 0x00000140) DSTATAR3                                                   */
  __IM  uint32_t  RESERVED40;
  __IOM uint32_t  CFG3;                         /*!< (@ 0x00000148) CFG3                                                       */
  __IM  uint32_t  RESERVED41;
  __IOM uint32_t  SGR3;                         /*!< (@ 0x00000150) SGR3                                                       */
  __IM  uint32_t  RESERVED42;
  __IOM uint32_t  DSR3;                         /*!< (@ 0x00000158) DSR3                                                       */
  __IM  uint32_t  RESERVED43;
  __IOM uint32_t  SAR4;                         /*!< (@ 0x00000160) SAR4                                                       */
  __IM  uint32_t  RESERVED44;
  __IOM uint32_t  DAR4;                         /*!< (@ 0x00000168) DAR4                                                       */
  __IM  uint32_t  RESERVED45;
  __IOM uint32_t  LLP4;                         /*!< (@ 0x00000170) LLP4                                                       */
  __IM  uint32_t  RESERVED46;
  __IOM uint32_t  CTL4;                         /*!< (@ 0x00000178) CTL4                                                       */
  __IM  uint32_t  RESERVED47;
  __IOM uint32_t  SSTAT4;                       /*!< (@ 0x00000180) SSTAT4                                                     */
  __IM  uint32_t  RESERVED48;
  __IOM uint32_t  DSTAT4;                       /*!< (@ 0x00000188) DSTAT4                                                     */
  __IM  uint32_t  RESERVED49;
  __IOM uint32_t  SSTATAR4;                     /*!< (@ 0x00000190) SSTATAR4                                                   */
  __IM  uint32_t  RESERVED50;
  __IOM uint32_t  DSTATAR4;                     /*!< (@ 0x00000198) DSTATAR4                                                   */
  __IM  uint32_t  RESERVED51;
  __IOM uint32_t  CFG4;                         /*!< (@ 0x000001A0) CFG4                                                       */
  __IM  uint32_t  RESERVED52;
  __IOM uint32_t  SGR4;                         /*!< (@ 0x000001A8) SGR4                                                       */
  __IM  uint32_t  RESERVED53;
  __IOM uint32_t  DSR4;                         /*!< (@ 0x000001B0) DSR4                                                       */
  __IM  uint32_t  RESERVED54;
  __IOM uint32_t  SAR5;                         /*!< (@ 0x000001B8) SAR5                                                       */
  __IM  uint32_t  RESERVED55;
  __IOM uint32_t  DAR5;                         /*!< (@ 0x000001C0) DAR5                                                       */
  __IM  uint32_t  RESERVED56;
  __IOM uint32_t  LLP5;                         /*!< (@ 0x000001C8) LLP5                                                       */
  __IM  uint32_t  RESERVED57;
  __IOM uint32_t  CTL5;                         /*!< (@ 0x000001D0) CTL5                                                       */
  __IM  uint32_t  RESERVED58;
  __IOM uint32_t  SSTAT5;                       /*!< (@ 0x000001D8) SSTAT5                                                     */
  __IM  uint32_t  RESERVED59;
  __IOM uint32_t  DSTAT5;                       /*!< (@ 0x000001E0) DSTAT5                                                     */
  __IM  uint32_t  RESERVED60;
  __IOM uint32_t  SSTATAR5;                     /*!< (@ 0x000001E8) SSTATAR5                                                   */
  __IM  uint32_t  RESERVED61;
  __IOM uint32_t  DSTATAR5;                     /*!< (@ 0x000001F0) DSTATAR5                                                   */
  __IM  uint32_t  RESERVED62;
  __IOM uint32_t  CFG5;                         /*!< (@ 0x000001F8) CFG5                                                       */
  __IM  uint32_t  RESERVED63;
  __IOM uint32_t  SGR5;                         /*!< (@ 0x00000200) SGR5                                                       */
  __IM  uint32_t  RESERVED64;
  __IOM uint32_t  DSR5;                         /*!< (@ 0x00000208) DSR5                                                       */
  __IM  uint32_t  RESERVED65;
  __IOM uint32_t  SAR6;                         /*!< (@ 0x00000210) SAR6                                                       */
  __IM  uint32_t  RESERVED66;
  __IOM uint32_t  DAR6;                         /*!< (@ 0x00000218) DAR6                                                       */
  __IM  uint32_t  RESERVED67;
  __IOM uint32_t  LLP6;                         /*!< (@ 0x00000220) LLP6                                                       */
  __IM  uint32_t  RESERVED68;
  __IOM uint32_t  CTL6;                         /*!< (@ 0x00000228) CTL6                                                       */
  __IM  uint32_t  RESERVED69;
  __IOM uint32_t  SSTAT6;                       /*!< (@ 0x00000230) SSTAT6                                                     */
  __IM  uint32_t  RESERVED70;
  __IOM uint32_t  DSTAT6;                       /*!< (@ 0x00000238) DSTAT6                                                     */
  __IM  uint32_t  RESERVED71;
  __IOM uint32_t  SSTATAR6;                     /*!< (@ 0x00000240) SSTATAR6                                                   */
  __IM  uint32_t  RESERVED72;
  __IOM uint32_t  DSTATAR6;                     /*!< (@ 0x00000248) DSTATAR6                                                   */
  __IM  uint32_t  RESERVED73;
  __IOM uint32_t  CFG6;                         /*!< (@ 0x00000250) CFG6                                                       */
  __IM  uint32_t  RESERVED74;
  __IOM uint32_t  SGR6;                         /*!< (@ 0x00000258) SGR6                                                       */
  __IM  uint32_t  RESERVED75;
  __IOM uint32_t  DSR6;                         /*!< (@ 0x00000260) DSR6                                                       */
  __IM  uint32_t  RESERVED76;
  __IOM uint32_t  SAR7;                         /*!< (@ 0x00000268) SAR7                                                       */
  __IM  uint32_t  RESERVED77;
  __IOM uint32_t  DAR7;                         /*!< (@ 0x00000270) DAR7                                                       */
  __IM  uint32_t  RESERVED78;
  __IOM uint32_t  LLP7;                         /*!< (@ 0x00000278) LLP7                                                       */
  __IM  uint32_t  RESERVED79;
  __IOM uint32_t  CTL7;                         /*!< (@ 0x00000280) CTL7                                                       */
  __IM  uint32_t  RESERVED80;
  __IOM uint32_t  SSTAT7;                       /*!< (@ 0x00000288) SSTAT7                                                     */
  __IM  uint32_t  RESERVED81;
  __IOM uint32_t  DSTAT7;                       /*!< (@ 0x00000290) DSTAT7                                                     */
  __IM  uint32_t  RESERVED82;
  __IOM uint32_t  SSTATAR7;                     /*!< (@ 0x00000298) SSTATAR7                                                   */
  __IM  uint32_t  RESERVED83;
  __IOM uint32_t  DSTATAR7;                     /*!< (@ 0x000002A0) DSTATAR7                                                   */
  __IM  uint32_t  RESERVED84;
  __IOM uint32_t  CFG7;                         /*!< (@ 0x000002A8) CFG7                                                       */
  __IM  uint32_t  RESERVED85;
  __IOM uint32_t  SGR7;                         /*!< (@ 0x000002B0) SGR7                                                       */
  __IM  uint32_t  RESERVED86;
  __IOM uint32_t  DSR7;                         /*!< (@ 0x000002B8) DSR7                                                       */
  __IM  uint32_t  RESERVED87;
  __IOM uint32_t  RAWTFR;                       /*!< (@ 0x000002C0) RAWTFR                                                     */
  __IM  uint32_t  RESERVED88;
  __IOM uint32_t  RAWBLOCK;                     /*!< (@ 0x000002C8) RAWBLOCK                                                   */
  __IM  uint32_t  RESERVED89;
  __IOM uint32_t  RAWSRCTRAN;                   /*!< (@ 0x000002D0) RAWSRCTRAN                                                 */
  __IM  uint32_t  RESERVED90;
  __IOM uint32_t  RAWDSTTRAN;                   /*!< (@ 0x000002D8) RAWDSTTRAN                                                 */
  __IM  uint32_t  RESERVED91;
  __IOM uint32_t  RAWERR;                       /*!< (@ 0x000002E0) RAWERR                                                     */
  __IM  uint32_t  RESERVED92;
  __IOM uint32_t  STATUSTFR;                    /*!< (@ 0x000002E8) STATUSTFR                                                  */
  __IM  uint32_t  RESERVED93;
  __IOM uint32_t  STATUSBLOCK;                  /*!< (@ 0x000002F0) STATUSBLOCK                                                */
  __IM  uint32_t  RESERVED94;
  __IOM uint32_t  STATUSSRCTRAN;                /*!< (@ 0x000002F8) STATUSSRCTRAN                                              */
  __IM  uint32_t  RESERVED95;
  __IOM uint32_t  STATUSDSTTRAN;                /*!< (@ 0x00000300) STATUSDSTTRAN                                              */
  __IM  uint32_t  RESERVED96;
  __IOM uint32_t  STATUSERR;                    /*!< (@ 0x00000308) STATUSERR                                                  */
  __IM  uint32_t  RESERVED97;
  __IOM uint32_t  MASKTFR;                      /*!< (@ 0x00000310) MASKTFR                                                    */
  __IM  uint32_t  RESERVED98;
  __IOM uint32_t  MASKBLOCK;                    /*!< (@ 0x00000318) MASKBLOCK                                                  */
  __IM  uint32_t  RESERVED99;
  __IOM uint32_t  MASKSRCTRAN;                  /*!< (@ 0x00000320) MASKSRCTRAN                                                */
  __IM  uint32_t  RESERVED100;
  __IOM uint32_t  MASKDSTTRAN;                  /*!< (@ 0x00000328) MASKDSTTRAN                                                */
  __IM  uint32_t  RESERVED101;
  __IOM uint32_t  MASKERR;                      /*!< (@ 0x00000330) MASKERR                                                    */
  __IM  uint32_t  RESERVED102;
  __IOM uint32_t  CLEARTFR;                     /*!< (@ 0x00000338) CLEARTFR                                                   */
  __IM  uint32_t  RESERVED103;
  __IOM uint32_t  CLEARBLOCK;                   /*!< (@ 0x00000340) CLEARBLOCK                                                 */
  __IM  uint32_t  RESERVED104;
  __IOM uint32_t  CLEARSRCTRAN;                 /*!< (@ 0x00000348) CLEARSRCTRAN                                               */
  __IM  uint32_t  RESERVED105;
  __IOM uint32_t  CLEARDSTTRAN;                 /*!< (@ 0x00000350) CLEARDSTTRAN                                               */
  __IM  uint32_t  RESERVED106;
  __IOM uint32_t  CLEARERR;                     /*!< (@ 0x00000358) CLEARERR                                                   */
  __IM  uint32_t  RESERVED107;
  __IOM uint32_t  STATUSINT;                    /*!< (@ 0x00000360) STATUSINT                                                  */
  __IM  uint32_t  RESERVED108;
  __IOM uint32_t  REQSRCREG;                    /*!< (@ 0x00000368) REQSRCREG                                                  */
  __IM  uint32_t  RESERVED109;
  __IOM uint32_t  REQDSTREG;                    /*!< (@ 0x00000370) REQDSTREG                                                  */
  __IM  uint32_t  RESERVED110;
  __IOM uint32_t  SGLREQSRCREG;                 /*!< (@ 0x00000378) SGLREQSRCREG                                               */
  __IM  uint32_t  RESERVED111;
  __IOM uint32_t  SGLREQDSTREG;                 /*!< (@ 0x00000380) SGLREQDSTREG                                               */
  __IM  uint32_t  RESERVED112;
  __IOM uint32_t  LSTSRCREG;                    /*!< (@ 0x00000388) LSTSRCREG                                                  */
  __IM  uint32_t  RESERVED113;
  __IOM uint32_t  LSTDSTREG;                    /*!< (@ 0x00000390) LSTDSTREG                                                  */
  __IM  uint32_t  RESERVED114;

  union {
    __IOM uint64_t DMACFGREG;                   /*!< (@ 0x00000398) DMACFGREG                                                  */

    struct {
      __IOM uint64_t DMA_EN     : 1;            /*!< [0..0] DMA_EN                                                             */
            uint64_t            : 31;
    } DMACFGREG_b;
  } ;
  //__IM  uint32_t  RESERVED115;
  __IOM uint32_t  CHENREG;                      /*!< (@ 0x000003A0) CHENREG                                                    */
  __IM  uint32_t  RESERVED116;
  __IOM uint32_t  DMAIDREG;                     /*!< (@ 0x000003A8) DMAIDREG                                                   */
  __IM  uint32_t  RESERVED117;
  __IOM uint32_t  DMATESTREG;                   /*!< (@ 0x000003B0) DMATESTREG                                                 */
  __IM  uint32_t  RESERVED118[5];
  __IOM uint32_t  RAMS_6;                       /*!< (@ 0x000003C8) RAMS_6                                                     */
  __IM  uint32_t  RESERVED119;
  __IOM uint32_t  RAMS_5;                       /*!< (@ 0x000003D0) RAMS_5                                                     */
  __IM  uint32_t  RESERVED120;
  __IOM uint32_t  RAMS_4;                       /*!< (@ 0x000003D8) RAMS_4                                                     */
  __IM  uint32_t  RESERVED121;
  __IOM uint32_t  RAMS_3;                       /*!< (@ 0x000003E0) RAMS_3                                                     */
  __IM  uint32_t  RESERVED122;
  __IOM uint32_t  RAMS_2;                       /*!< (@ 0x000003E8) RAMS_2                                                     */
  __IM  uint32_t  RESERVED123;
  __IOM uint32_t  RAMS_1;                       /*!< (@ 0x000003F0) RAMS_1                                                     */
  __IM  uint32_t  RESERVED124;
  __IOM uint32_t  DMA_COMPONENT_ID;             /*!< (@ 0x000003F8) DMA_COMPONENT_ID                                           */
} DMAC_Type;                                    /*!< Size = 1020 (0x3fc)                                                       */


/** @} */ /* End of group Device_Peripheral_peripherals */


/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define DMAC_BASE                   0x60000000UL
#define QSPI_BASE					0x5100F000UL
#define SPI2_BASE                   0x5100E000UL
#define UART2_BASE                  0x5100D000UL
#define I2C2_BASE                   0x5100C000UL
#define UART1_BASE                  0x5100B000UL
#define SPI1_BASE                   0x5100A000UL
#define I2C1_BASE                   0x51009000UL
#define TIMER1_BASE                 0x51007000UL
#define SYS_CTRL                  	0x51006000UL
#define UART0_BASE                  0x51005000UL
#define SPI0_BASE                   0x51004000UL
#define I2C0_BASE                   0x51003000UL
#define WDT_BASE                    0x51001000UL
#define TIMER0_BASE                 0x51000000UL
#define GPIO1_BASE                 	0x40001000UL
#define GPIO0_BASE                 	0x40000000UL

/** @} */ /* End of group Device_Peripheral_peripheralAddr */


/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define UART0                       ((UART_Type*)              UART0_BASE)
#define UART1                       ((UART_Type*)              UART1_BASE)
#define UART2                       ((UART_Type*)              UART2_BASE)
#define I2C0                        ((I2C_Type*)               I2C0_BASE)
#define I2C1                        ((I2C_Type*)               I2C1_BASE)
#define RTC                         ((RTC_Type*)               RTC_BASE)
#define SPI0                        ((SPI_Type*)               SPI0_BASE)
#define SPI1                        ((SPI_Type*)               SPI1_BASE)
#define SPI2                        ((SPI_Type*)               SPI2_BASE)
#define GPIO0                       ((GPIO_Type*)              GPIO0_BASE)
#define GPIO1                       ((GPIO_Type*)              GPIO1_BASE)
#define WDT                         ((WDT_Type*)               WDT_BASE)
#define TIMER0                      ((TIMER_Type*)             TIMER0_BASE)
#define TIMER1                      ((TIMER_Type*)             TIMER1_BASE)
#define DMAC                        ((DMAC_Type*)              DMAC_BASE)
#define QSPI                        ((SPI_Type*)               QSPI_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */


/* =========================================  End of section using anonymous unions  ========================================= */
#if defined (__CC_ARM)
  #pragma pop
#elif defined (__ICCARM__)
  /* leave anonymous unions enabled */
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic pop
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning restore
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#endif


#ifdef __cplusplus
}
#endif

#endif /* HME_HME_H */


/** @} */ /* End of group HME_P0 */

/** @} */ /* End of group HME */
