// Copyright 2020, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
//   * Redistributions of source code must retain the above copyright notice,
//     this list of conditions and the following disclaimer.
//   * Redistributions in binary form must reproduce the above copyright notice,
//     this list of conditions and the following disclaimer in the documentation
//     and/or other materials provided with the distribution.
//   * Neither the name of ARM Limited nor the names of its contributors may be
//     used to endorse or promote products derived from this software without
//     specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.


#include <cstdio>
#include <cstring>
#include <string>

#include "test-runner.h"
#include "aarch64/test-utils-aarch64.h"

#include "aarch64/disasm-aarch64.h"
#include "aarch64/macro-assembler-aarch64.h"
#include "test-disasm-aarch64.h"
#include "test-utils-aarch64.h"

namespace vixl {
namespace aarch64 {

// Tests of instructions new to Morello, in the C64 ISA.

TEST(morello_c64_adr_c_i_c) {
  SETUP();

  COMPARE_PREFIX_C64(adr(c0, 0), "adr c0, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(adr(c0, 1), "adr c0, #+0x1 (addr 0x");
  COMPARE_PREFIX_C64(adr(c0, -1), "adr c0, #-0x1 (addr 0x");
  COMPARE_PREFIX_C64(adr(c0, 42), "adr c0, #+0x2a (addr 0x");
  COMPARE_PREFIX_C64(adr(c0, 0xfffff), "adr c0, #+0xfffff (addr 0x");
  COMPARE_PREFIX_C64(adr(c0, -0x100000), "adr c0, #-0x100000 (addr 0x");
  COMPARE_PREFIX_C64(adr(czr, 42), "adr czr, #+0x2a (addr 0x");
  COMPARE_PREFIX_C64(adr(c30, 42), "adr c30, #+0x2a (addr 0x");
}

TEST(morello_c64_adr_label) {
  typedef DisasmTestUtilMacroAssembler MacroAssembler;

  SETUP();

  auto adr_c4 = [&masm](Label* l) { masm.adr(c4, l); };
  auto adr_czr = [&masm](Label* l) { masm.adr(czr, l); };

  // When targeting C64, the bottom bit should be set (for use in `br`, etc).
  COMPARE_PREFIX_C64(WithA64LabelBefore(adr_c4), "adr c4, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(WithC64LabelBefore(adr_czr), "adr czr, #+0x1 (addr 0x");
  COMPARE_PREFIX_C64(WithDataLabelBefore(adr_c4), "adr c4, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(WithA64LabelAfter(adr_c4), "adr c4, #+0x4 (addr 0x");
  COMPARE_PREFIX_C64(WithC64LabelAfter(adr_c4), "adr c4, #+0x5 (addr 0x");
  COMPARE_PREFIX_C64(WithDataLabelAfter(adr_c4), "adr c4, #+0x4 (addr 0x");

  auto macro_adr_c4 = [&masm](Label* l) { masm.Adr(c4, l); };
  COMPARE_MACRO_PREFIX_C64(WithA64LabelBefore(macro_adr_c4),
                           "adr c4, #+0x0 (addr 0x");
  COMPARE_MACRO_PREFIX_C64(WithC64LabelAfter(macro_adr_c4),
                           "adr c4, #+0x5 (addr 0x");
}

TEST(morello_c64_adrdp_c_id_c) {
  SETUP();

  COMPARE_C64(adrdp(c0, 0), "adrdp c0, #+0x0");
  COMPARE_C64(adrdp(c0, 1), "adrdp c0, #+0x1000");
  COMPARE_C64(adrdp(c0, 42), "adrdp c0, #+0x2a000");
  COMPARE_C64(adrdp(c0, 0xfffff), "adrdp c0, #+0xfffff000");
  COMPARE_C64(adrdp(czr, 42), "adrdp czr, #+0x2a000");
  COMPARE_C64(adrdp(c30, 42), "adrdp c30, #+0x2a000");

  // We don't implement adrdp(CRegister, Label*) because VIXL labels can only be
  // PC or PCC-relative.

  COMPARE_MACRO_C64(Adrdp(c0, 0), "adrdp c0, #+0x0");
  COMPARE_MACRO_C64(Adrdp(c0, 42), "adrdp c0, #+0x2a000");
}

TEST(morello_c64_adrp_c_ip_c) {
  SETUP();

  COMPARE_PREFIX_C64(adrp(c0, 0), "adrp c0, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(adrp(c0, 1), "adrp c0, #+0x1000 (addr 0x");
  COMPARE_PREFIX_C64(adrp(c0, -1), "adrp c0, #-0x1000 (addr 0x");
  COMPARE_PREFIX_C64(adrp(c0, 42), "adrp c0, #+0x2a000 (addr 0x");
  COMPARE_PREFIX_C64(adrp(c0, 0x7ffff), "adrp c0, #+0x7ffff000 (addr 0x");
  // `PC - 0x80000000` is likely to be negative, so don't assume '0x'.
  COMPARE_PREFIX_C64(adrp(c0, -0x80000), "adrp c0, #-0x80000000 (addr ");
  COMPARE_PREFIX_C64(adrp(czr, 42), "adrp czr, #+0x2a000 (addr 0x");
  COMPARE_PREFIX_C64(adrp(c30, 42), "adrp c30, #+0x2a000 (addr 0x");
}

TEST(morello_c64_adrp_label) {
  typedef DisasmTestUtilMacroAssembler MacroAssembler;

  SETUP();

  auto adrp_c4 = [&masm](Label* l) { masm.adrp(c4, l); };
  auto adrp_czr = [&masm](Label* l) { masm.adrp(czr, l); };

  // Check that the C64 interworking bit is not applied when the offset is
  // page-scaled.
  COMPARE_PREFIX_C64(WithA64LabelBefore(adrp_c4), "adrp c4, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(WithC64LabelBefore(adrp_czr), "adrp czr, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(WithDataLabelBefore(adrp_c4), "adrp c4, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(WithA64LabelAfter(adrp_c4), "adrp c4, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(WithC64LabelAfter(adrp_c4), "adrp c4, #+0x0 (addr 0x");
  COMPARE_PREFIX_C64(WithDataLabelAfter(adrp_c4), "adrp c4, #+0x0 (addr 0x");

  auto macro_adrp_c4 = [&masm](Label* l) { masm.Adrp(c4, l); };
  COMPARE_MACRO_PREFIX_C64(WithA64LabelBefore(macro_adrp_c4),
                           "adrp c4, #+0x0 (addr 0x");
  COMPARE_MACRO_PREFIX_C64(WithC64LabelAfter(macro_adrp_c4),
                           "adrp c4, #+0x0 (addr 0x");
}

TEST(morello_c64_aldar_c_r_c) {
  SETUP();

  COMPARE_C64(ldar(c0, MemOperand(x1)), "ldar c0, [x1]");
  COMPARE_C64(ldar(c0, MemOperand(sp)), "ldar c0, [sp]");
  COMPARE_C64(ldar(czr, MemOperand(x1)), "ldar czr, [x1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldar(c30, MemOperand(x29)), "ldar c30, [x29]");
  COMPARE_MACRO_C64(Ldar(czr, MemOperand(sp)), "ldar czr, [sp]");
}

TEST(morello_c64_aldar_r_r_32) {
  SETUP();

  COMPARE_C64(ldar(w0, MemOperand(x1)), "ldar w0, [x1]");
  COMPARE_C64(ldar(w0, MemOperand(sp)), "ldar w0, [sp]");
  COMPARE_C64(ldar(wzr, MemOperand(x1)), "ldar wzr, [x1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldar(w30, MemOperand(x29)), "ldar w30, [x29]");
  COMPARE_MACRO_C64(Ldar(wzr, MemOperand(sp)), "ldar wzr, [sp]");
}

TEST(morello_c64_aldarb_r_r_b) {
  SETUP();

  COMPARE_C64(ldarb(w0, MemOperand(x1)), "ldarb w0, [x1]");
  COMPARE_C64(ldarb(w0, MemOperand(sp)), "ldarb w0, [sp]");
  COMPARE_C64(ldarb(wzr, MemOperand(x1)), "ldarb wzr, [x1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldarb(w30, MemOperand(x29)), "ldarb w30, [x29]");
  COMPARE_MACRO_C64(Ldarb(wzr, MemOperand(sp)), "ldarb wzr, [sp]");
}

TEST(morello_c64_aldr_c_ri_c) {
  SETUP();

  COMPARE_C64(ldr(c0, MemOperand(x1, 6928)), "ldr c0, [x1, #6928]");
  COMPARE_C64(ldr(c0, MemOperand(x1, 0)), "ldr c0, [x1]");
  COMPARE_C64(ldr(c0, MemOperand(x1, 8176)), "ldr c0, [x1, #8176]");
  COMPARE_C64(ldr(c0, MemOperand(sp, 6928)), "ldr c0, [sp, #6928]");
  COMPARE_C64(ldr(czr, MemOperand(x1, 6928)), "ldr czr, [x1, #6928]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(c0), MemOperand(x1, 0)), "ldr c0, [x1]");
  COMPARE_C64(ldr(CPURegister(czr), MemOperand(x1, 8176)),
              "ldr czr, [x1, #8176]");
}

TEST(morello_c64_aldr_c_rrb_c) {
  SETUP();

  COMPARE_C64(ldr(c0, MemOperand(x1, w2, UXTW, 4)),
              "ldr c0, [x1, w2, uxtw #4]");
  COMPARE_C64(ldr(c0, MemOperand(x1, x2, SXTX, 0)), "ldr c0, [x1, x2, sxtx]");
  COMPARE_C64(ldr(c0, MemOperand(x1, x2, LSL, 4)), "ldr c0, [x1, x2, lsl #4]");
  COMPARE_C64(ldr(c0, MemOperand(x1, xzr, LSL, 4)),
              "ldr c0, [x1, xzr, lsl #4]");
  COMPARE_C64(ldr(c0, MemOperand(sp, x2, LSL, 4)), "ldr c0, [sp, x2, lsl #4]");
  COMPARE_C64(ldr(czr, MemOperand(x1, x2, LSL, 4)),
              "ldr czr, [x1, x2, lsl #4]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(c0), MemOperand(x1, w2, UXTW, 4)),
              "ldr c0, [x1, w2, uxtw #4]");
  COMPARE_C64(ldr(CPURegister(czr), MemOperand(x1, x2, LSL, 4)),
              "ldr czr, [x1, x2, lsl #4]");
}

TEST(morello_c64_aldr_c_macro) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(x1, 0)), "ldr c0, [x1]");
  COMPARE_MACRO_C64(Ldr(czr, MemOperand(sp, 0)), "ldr czr, [sp]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(x1, 8176)), "ldr c0, [x1, #8176]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(x1, w2, UXTW, 4)),
                    "ldr c0, [x1, w2, uxtw #4]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(x1, x2, SXTX, 0)),
                    "ldr c0, [x1, x2, sxtx]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(x1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add x16, x1, x16\n"
                    "ldr c0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "ldr c0, [x1]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(x1, -16, PostIndex)),
                    "ldr c0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldr(CPURegister(c0), MemOperand(x1)), "ldr c0, [x1]");
}

TEST(morello_c64_aldr_r_ri_32) {
  SETUP();

  COMPARE_C64(ldr(w0, MemOperand(x1, 420)), "ldr w0, [x1, #420]");
  COMPARE_C64(ldr(w0, MemOperand(x1, 0)), "ldr w0, [x1]");
  COMPARE_C64(ldr(w0, MemOperand(x1, 2044)), "ldr w0, [x1, #2044]");
  COMPARE_C64(ldr(w0, MemOperand(sp, 420)), "ldr w0, [sp, #420]");
  COMPARE_C64(ldr(wzr, MemOperand(x1, 420)), "ldr wzr, [x1, #420]");

  // `ldur` can assemble to `ldr`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldur(w0, MemOperand(c1, 256)), "ldr w0, [c1, #256]");
  COMPARE_C64(ldur(w0, MemOperand(c1, 2044)), "ldr w0, [c1, #2044]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(w0), MemOperand(x1, 0)), "ldr w0, [x1]");
  COMPARE_C64(ldr(CPURegister(wzr), MemOperand(x1, 2044)),
              "ldr wzr, [x1, #2044]");
}

TEST(morello_c64_aldr_r_ri_64) {
  SETUP();

  COMPARE_C64(ldr(x0, MemOperand(x1, 840)), "ldr x0, [x1, #840]");
  COMPARE_C64(ldr(x0, MemOperand(x1, 0)), "ldr x0, [x1]");
  COMPARE_C64(ldr(x0, MemOperand(x1, 4088)), "ldr x0, [x1, #4088]");
  COMPARE_C64(ldr(x0, MemOperand(sp, 840)), "ldr x0, [sp, #840]");
  COMPARE_C64(ldr(xzr, MemOperand(x1, 840)), "ldr xzr, [x1, #840]");

  // `ldur` can assemble to `ldr`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldur(x0, MemOperand(c1, 256)), "ldr x0, [c1, #256]");
  COMPARE_C64(ldur(x0, MemOperand(c1, 4088)), "ldr x0, [c1, #4088]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(x0), MemOperand(x1, 0)), "ldr x0, [x1]");
  COMPARE_C64(ldr(CPURegister(xzr), MemOperand(x1, 4088)),
              "ldr xzr, [x1, #4088]");
}

TEST(morello_c64_aldr_r_rrb_32) {
  SETUP();

  COMPARE_C64(ldr(w0, MemOperand(x1, w2, UXTW, 2)),
              "ldr w0, [x1, w2, uxtw #2]");
  COMPARE_C64(ldr(w0, MemOperand(x1, x2, SXTX, 0)), "ldr w0, [x1, x2, sxtx]");
  COMPARE_C64(ldr(w0, MemOperand(x1, x2, LSL, 2)), "ldr w0, [x1, x2, lsl #2]");
  COMPARE_C64(ldr(w0, MemOperand(x1, xzr, LSL, 2)),
              "ldr w0, [x1, xzr, lsl #2]");
  COMPARE_C64(ldr(w0, MemOperand(sp, x2, LSL, 2)), "ldr w0, [sp, x2, lsl #2]");
  COMPARE_C64(ldr(wzr, MemOperand(x1, x2, LSL, 2)),
              "ldr wzr, [x1, x2, lsl #2]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(w0), MemOperand(x1, w2, UXTW, 2)),
              "ldr w0, [x1, w2, uxtw #2]");
  COMPARE_C64(ldr(CPURegister(wzr), MemOperand(x1, x2, LSL, 2)),
              "ldr wzr, [x1, x2, lsl #2]");
}

TEST(morello_c64_aldr_r_rrb_64) {
  SETUP();

  COMPARE_C64(ldr(x0, MemOperand(x1, w2, UXTW, 3)),
              "ldr x0, [x1, w2, uxtw #3]");
  COMPARE_C64(ldr(x0, MemOperand(x1, x2, SXTX, 0)), "ldr x0, [x1, x2, sxtx]");
  COMPARE_C64(ldr(x0, MemOperand(x1, x2, LSL, 3)), "ldr x0, [x1, x2, lsl #3]");
  COMPARE_C64(ldr(x0, MemOperand(x1, xzr, LSL, 3)),
              "ldr x0, [x1, xzr, lsl #3]");
  COMPARE_C64(ldr(x0, MemOperand(sp, x2, LSL, 3)), "ldr x0, [sp, x2, lsl #3]");
  COMPARE_C64(ldr(xzr, MemOperand(x1, x2, LSL, 3)),
              "ldr xzr, [x1, x2, lsl #3]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(x0), MemOperand(x1, w2, UXTW, 3)),
              "ldr x0, [x1, w2, uxtw #3]");
  COMPARE_C64(ldr(CPURegister(xzr), MemOperand(x1, x2, LSL, 3)),
              "ldr xzr, [x1, x2, lsl #3]");
}

TEST(morello_c64_aldr_v_rrb_d) {
  SETUP();

  COMPARE_C64(ldr(d0, MemOperand(x1, w2, UXTW, 3)),
              "ldr d0, [x1, w2, uxtw #3]");
  COMPARE_C64(ldr(d0, MemOperand(x1, x2, SXTX, 0)), "ldr d0, [x1, x2, sxtx]");
  COMPARE_C64(ldr(d0, MemOperand(x1, x2, LSL, 3)), "ldr d0, [x1, x2, lsl #3]");
  COMPARE_C64(ldr(d0, MemOperand(x1, xzr, LSL, 3)),
              "ldr d0, [x1, xzr, lsl #3]");
  COMPARE_C64(ldr(d0, MemOperand(sp, x2, LSL, 3)), "ldr d0, [sp, x2, lsl #3]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(d0), MemOperand(x1, w2, UXTW, 3)),
              "ldr d0, [x1, w2, uxtw #3]");
}

TEST(morello_c64_aldr_v_rrb_s) {
  SETUP();

  COMPARE_C64(ldr(s0, MemOperand(x1, w2, UXTW, 2)),
              "ldr s0, [x1, w2, uxtw #2]");
  COMPARE_C64(ldr(s0, MemOperand(x1, x2, SXTX, 0)), "ldr s0, [x1, x2, sxtx]");
  COMPARE_C64(ldr(s0, MemOperand(x1, x2, LSL, 2)), "ldr s0, [x1, x2, lsl #2]");
  COMPARE_C64(ldr(s0, MemOperand(x1, xzr, LSL, 2)),
              "ldr s0, [x1, xzr, lsl #2]");
  COMPARE_C64(ldr(s0, MemOperand(sp, x2, LSL, 2)), "ldr s0, [sp, x2, lsl #2]");
  COMPARE_C64(ldr(wzr, MemOperand(x1, x2, LSL, 2)),
              "ldr wzr, [x1, x2, lsl #2]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(w0), MemOperand(x1, w2, UXTW, 2)),
              "ldr w0, [x1, w2, uxtw #2]");
  COMPARE_C64(ldr(CPURegister(wzr), MemOperand(x1, x2, LSL, 2)),
              "ldr wzr, [x1, x2, lsl #2]");
}

TEST(morello_c64_aldr_v_macro_q) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(x1, 0)), "ldur q0, [x1]");
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(sp, 0)), "ldur q0, [sp]");
  COMPARE_MACRO_C64(Ldr(q31, MemOperand(x1, 0)), "ldur q31, [x1]");
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(x1, 255)), "ldur q0, [x1, #255]");
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(x1, -256)), "ldur q0, [x1, #-256]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldur q0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "ldur q0, [x1]");
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(x1, -16, PostIndex)),
                    "ldur q0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");
  // There are no register-offset modes for Q.
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(x1, w2, UXTW, 4)),
                    "add x16, x1, w2, uxtw #4\n"
                    "ldur q0, [x16]");
  COMPARE_MACRO_C64(Ldr(q0, MemOperand(x1, x2, SXTX, 0)),
                    "add x16, x1, x2, sxtx\n"
                    "ldur q0, [x16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldr(CPURegister(q0), MemOperand(x1)), "ldur q0, [x1]");
}

TEST(morello_c64_aldr_v_macro_d) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(x1, 0)), "ldur d0, [x1]");
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(sp, 0)), "ldur d0, [sp]");
  COMPARE_MACRO_C64(Ldr(d31, MemOperand(x1, 0)), "ldur d31, [x1]");
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(x1, 255)), "ldur d0, [x1, #255]");
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(x1, -256)), "ldur d0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(x1, w2, UXTW, 3)),
                    "ldr d0, [x1, w2, uxtw #3]");
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(x1, x2, SXTX, 0)),
                    "ldr d0, [x1, x2, sxtx]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldur d0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "ldur d0, [x1]");
  COMPARE_MACRO_C64(Ldr(d0, MemOperand(x1, -16, PostIndex)),
                    "ldur d0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldr(CPURegister(d0), MemOperand(x1)), "ldur d0, [x1]");
}

TEST(morello_c64_aldr_v_macro_s) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(x1, 0)), "ldur s0, [x1]");
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(sp, 0)), "ldur s0, [sp]");
  COMPARE_MACRO_C64(Ldr(s31, MemOperand(x1, 0)), "ldur s31, [x1]");
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(x1, 255)), "ldur s0, [x1, #255]");
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(x1, -256)), "ldur s0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(x1, w2, UXTW, 2)),
                    "ldr s0, [x1, w2, uxtw #2]");
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(x1, x2, SXTX, 0)),
                    "ldr s0, [x1, x2, sxtx]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldur s0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "ldur s0, [x1]");
  COMPARE_MACRO_C64(Ldr(s0, MemOperand(x1, -16, PostIndex)),
                    "ldur s0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldr(CPURegister(s0), MemOperand(x1)), "ldur s0, [x1]");
}

TEST(morello_c64_aldr_v_macro_h) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(x1, 0)), "ldur h0, [x1]");
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(sp, 0)), "ldur h0, [sp]");
  COMPARE_MACRO_C64(Ldr(h31, MemOperand(x1, 0)), "ldur h31, [x1]");
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(x1, 255)), "ldur h0, [x1, #255]");
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(x1, -256)), "ldur h0, [x1, #-256]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldur h0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "ldur h0, [x1]");
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(x1, -16, PostIndex)),
                    "ldur h0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");
  // There are no register-offset modes for h.
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(x1, w2, UXTW, 1)),
                    "add x16, x1, w2, uxtw #1\n"
                    "ldur h0, [x16]");
  COMPARE_MACRO_C64(Ldr(h0, MemOperand(x1, x2, SXTX, 0)),
                    "add x16, x1, x2, sxtx\n"
                    "ldur h0, [x16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldr(CPURegister(h0), MemOperand(x1)), "ldur h0, [x1]");
}

TEST(morello_c64_aldr_v_macro_b) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(x1, 0)), "ldur b0, [x1]");
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(sp, 0)), "ldur b0, [sp]");
  COMPARE_MACRO_C64(Ldr(b31, MemOperand(x1, 0)), "ldur b31, [x1]");
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(x1, 255)), "ldur b0, [x1, #255]");
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(x1, -256)), "ldur b0, [x1, #-256]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldur b0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "ldur b0, [x1]");
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(x1, -16, PostIndex)),
                    "ldur b0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");
  // There are no register-offset modes for b.
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(x1, w2, UXTW)),
                    "add x16, x1, w2, uxtw\n"
                    "ldur b0, [x16]");
  COMPARE_MACRO_C64(Ldr(b0, MemOperand(x1, x2, SXTX)),
                    "add x16, x1, x2, sxtx\n"
                    "ldur b0, [x16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldr(CPURegister(b0), MemOperand(x1)), "ldur b0, [x1]");
}

TEST(morello_c64_aldrb_r_ri_b) {
  SETUP();

  COMPARE_C64(ldrb(w0, MemOperand(x1, 42)), "ldrb w0, [x1, #42]");
  COMPARE_C64(ldrb(w0, MemOperand(x1, 0)), "ldrb w0, [x1]");
  COMPARE_C64(ldrb(w0, MemOperand(x1, 511)), "ldrb w0, [x1, #511]");
  COMPARE_C64(ldrb(w0, MemOperand(sp, 42)), "ldrb w0, [sp, #42]");
  COMPARE_C64(ldrb(wzr, MemOperand(x1, 42)), "ldrb wzr, [x1, #42]");

  // `ldurb` can assemble to `ldrb`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldurb(w0, MemOperand(c1, 256)), "ldrb w0, [c1, #256]");
  COMPARE_C64(ldurb(w0, MemOperand(c1, 511)), "ldrb w0, [c1, #511]");
}

TEST(morello_c64_aldrb_r_rrb_b) {
  SETUP();

  COMPARE_C64(ldrb(w0, MemOperand(x1, w2, UXTW)), "ldrb w0, [x1, w2, uxtw]");
  COMPARE_C64(ldrb(w0, MemOperand(x1, x2, SXTX, 0)), "ldrb w0, [x1, x2, sxtx]");
  COMPARE_C64(ldrb(w0, MemOperand(x1, x2, LSL, 0)), "ldrb w0, [x1, x2]");
  COMPARE_C64(ldrb(w0, MemOperand(x1, xzr)), "ldrb w0, [x1, xzr]");
  COMPARE_C64(ldrb(w0, MemOperand(sp, x2)), "ldrb w0, [sp, x2]");
  COMPARE_C64(ldrb(wzr, MemOperand(x1, x2)), "ldrb wzr, [x1, x2]");
}

TEST(morello_c64_aldrh_r_rrb_32) {
  SETUP();

  COMPARE_C64(ldrh(w0, MemOperand(x1, x2)), "ldrh w0, [x1, x2]");
  COMPARE_C64(ldrh(w0, MemOperand(x1, w2, SXTW, 0)), "ldrh w0, [x1, w2, sxtw]");
  COMPARE_C64(ldrh(w0, MemOperand(x1, x2, LSL, 1)),
              "ldrh w0, [x1, x2, lsl #1]");
  COMPARE_C64(ldrh(w0, MemOperand(x1, xzr, LSL, 1)),
              "ldrh w0, [x1, xzr, lsl #1]");
  COMPARE_C64(ldrh(w0, MemOperand(sp, x2, LSL, 1)),
              "ldrh w0, [sp, x2, lsl #1]");
  COMPARE_C64(ldrh(wzr, MemOperand(x1, x2, LSL, 1)),
              "ldrh wzr, [x1, x2, lsl #1]");
}

TEST(morello_c64_aldrsb_r_rrb_32) {
  SETUP();

  COMPARE_C64(ldrsb(w0, MemOperand(x1, w2, UXTW)), "ldrsb w0, [x1, w2, uxtw]");
  COMPARE_C64(ldrsb(w0, MemOperand(x1, x2, SXTX, 0)),
              "ldrsb w0, [x1, x2, sxtx]");
  COMPARE_C64(ldrsb(w0, MemOperand(x1, x2, LSL, 0)), "ldrsb w0, [x1, x2]");
  COMPARE_C64(ldrsb(w0, MemOperand(x1, xzr)), "ldrsb w0, [x1, xzr]");
  COMPARE_C64(ldrsb(w0, MemOperand(sp, x2)), "ldrsb w0, [sp, x2]");
  COMPARE_C64(ldrsb(wzr, MemOperand(x1, x2)), "ldrsb wzr, [x1, x2]");
}

TEST(morello_c64_aldrsb_r_rrb_64) {
  SETUP();

  COMPARE_C64(ldrsb(x0, MemOperand(x1, w2, UXTW)), "ldrsb x0, [x1, w2, uxtw]");
  COMPARE_C64(ldrsb(x0, MemOperand(x1, x2, SXTX, 0)),
              "ldrsb x0, [x1, x2, sxtx]");
  COMPARE_C64(ldrsb(x0, MemOperand(x1, x2, LSL, 0)), "ldrsb x0, [x1, x2]");
  COMPARE_C64(ldrsb(x0, MemOperand(x1, xzr)), "ldrsb x0, [x1, xzr]");
  COMPARE_C64(ldrsb(x0, MemOperand(sp, x2)), "ldrsb x0, [sp, x2]");
  COMPARE_C64(ldrsb(wzr, MemOperand(x1, x2)), "ldrsb wzr, [x1, x2]");
}

TEST(morello_c64_aldrsh_r_rrb_32) {
  SETUP();

  COMPARE_C64(ldrsh(w0, MemOperand(x1, x2)), "ldrsh w0, [x1, x2]");
  COMPARE_C64(ldrsh(w0, MemOperand(x1, x2, SXTX, 0)),
              "ldrsh w0, [x1, x2, sxtx]");
  COMPARE_C64(ldrsh(w0, MemOperand(x1, x2, LSL, 1)),
              "ldrsh w0, [x1, x2, lsl #1]");
  COMPARE_C64(ldrsh(w0, MemOperand(x1, xzr, LSL, 1)),
              "ldrsh w0, [x1, xzr, lsl #1]");
  COMPARE_C64(ldrsh(w0, MemOperand(sp, w2, UXTW)), "ldrsh w0, [sp, w2, uxtw]");
  COMPARE_C64(ldrsh(wzr, MemOperand(x1, x2, LSL, 1)),
              "ldrsh wzr, [x1, x2, lsl #1]");
}

TEST(morello_c64_aldrsh_r_rrb_64) {
  SETUP();

  COMPARE_C64(ldrsh(x0, MemOperand(x1, w2, UXTW)), "ldrsh x0, [x1, w2, uxtw]");
  COMPARE_C64(ldrsh(x0, MemOperand(x1, x2, SXTX)), "ldrsh x0, [x1, x2, sxtx]");
  COMPARE_C64(ldrsh(x0, MemOperand(x1, x2, LSL, 1)),
              "ldrsh x0, [x1, x2, lsl #1]");
  COMPARE_C64(ldrsh(x0, MemOperand(x1, xzr, SXTX, 1)),
              "ldrsh x0, [x1, xzr, sxtx #1]");
  COMPARE_C64(ldrsh(x0, MemOperand(sp, x2, LSL, 1)),
              "ldrsh x0, [sp, x2, lsl #1]");
  COMPARE_C64(ldrsh(xzr, MemOperand(x1, x2, LSL, 1)),
              "ldrsh xzr, [x1, x2, lsl #1]");
}

TEST(morello_c64_aldrb_macro) {
  SETUP();

  // Encodable cases.
  // "unsigned offset"
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, 42)), "ldrb w0, [x1, #42]");
  COMPARE_MACRO_C64(Ldrb(wzr, MemOperand(sp, 42)), "ldrb wzr, [sp, #42]");
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, 511)), "ldrb w0, [x1, #511]");
  // "unscaled"
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, -256)), "ldurb w0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, -1)), "ldurb w0, [x1, #-1]");
  COMPARE_MACRO_C64(Ldrb(wzr, MemOperand(sp, -1)), "ldurb wzr, [sp, #-1]");
  // "register"
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, x2)), "ldrb w0, [x1, x2]");
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, w2, SXTW)),
                    "ldrb w0, [x1, w2, sxtw]");

  // The MacroAssembler permits an X-sized result for zero-extending loads.
  COMPARE_MACRO_C64(Ldrb(x0, MemOperand(x1, 42)), "ldrb w0, [x1, #42]");
  COMPARE_MACRO_C64(Ldrb(x0, MemOperand(x1, -1)), "ldurb w0, [x1, #-1]");
  COMPARE_MACRO_C64(Ldrb(x0, MemOperand(x1, w2, UXTW)),
                    "ldrb w0, [x1, w2, uxtw]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, 512)),
                    "add x16, x1, #0x200 (512)\n"
                    "ldrb w0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "ldrb w0, [x1]");
  COMPARE_MACRO_C64(Ldrb(w0, MemOperand(x1, 16, PostIndex)),
                    "ldrb w0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
}

TEST(morello_c64_aldrsb_macro_32) {
  SETUP();

  // Encodable cases.
  // "unscaled"
  COMPARE_MACRO_C64(Ldrsb(w0, MemOperand(x1, -256)), "ldursb w0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldrsb(w0, MemOperand(x1, -1)), "ldursb w0, [x1, #-1]");
  COMPARE_MACRO_C64(Ldrsb(wzr, MemOperand(sp, -1)), "ldursb wzr, [sp, #-1]");
  // "register"
  COMPARE_MACRO_C64(Ldrsb(w0, MemOperand(x1, x2)), "ldrsb w0, [x1, x2]");
  COMPARE_MACRO_C64(Ldrsb(w0, MemOperand(x1, w2, SXTW)),
                    "ldrsb w0, [x1, w2, sxtw]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldrsb(w0, MemOperand(x1, 512)),
                    "add x16, x1, #0x200 (512)\n"
                    "ldursb w0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Ldrsb(w0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "ldursb w0, [x1]");
  COMPARE_MACRO_C64(Ldrsb(w0, MemOperand(x1, 16, PostIndex)),
                    "ldursb w0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
  // There is no "unsigned offset" mode.
  COMPARE_MACRO_C64(Ldrsb(w0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldursb w0, [x16]");
}

TEST(morello_c64_aldrsb_macro_64) {
  SETUP();

  // Encodable cases.
  // "unscaled"
  COMPARE_MACRO_C64(Ldrsb(x0, MemOperand(x1, -256)), "ldursb x0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldrsb(x0, MemOperand(x1, -1)), "ldursb x0, [x1, #-1]");
  COMPARE_MACRO_C64(Ldrsb(xzr, MemOperand(sp, -1)), "ldursb xzr, [sp, #-1]");
  // "register"
  COMPARE_MACRO_C64(Ldrsb(x0, MemOperand(x1, x2)), "ldrsb x0, [x1, x2]");
  COMPARE_MACRO_C64(Ldrsb(x0, MemOperand(x1, w2, SXTW)),
                    "ldrsb x0, [x1, w2, sxtw]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldrsb(x0, MemOperand(x1, 512)),
                    "add x16, x1, #0x200 (512)\n"
                    "ldursb x0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Ldrsb(x0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "ldursb x0, [x1]");
  COMPARE_MACRO_C64(Ldrsb(x0, MemOperand(x1, 16, PostIndex)),
                    "ldursb x0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
  // There is no "unsigned offset" mode.
  COMPARE_MACRO_C64(Ldrsb(x0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldursb x0, [x16]");
}

TEST(morello_c64_aldrh_macro) {
  SETUP();

  // Encodable cases.
  // "unscaled"
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, -256)), "ldurh w0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, 255)), "ldurh w0, [x1, #255]");
  COMPARE_MACRO_C64(Ldrh(wzr, MemOperand(sp, 42)), "ldurh wzr, [sp, #42]");
  // "register"
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, x2)), "ldrh w0, [x1, x2]");
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, w2, SXTW)),
                    "ldrh w0, [x1, w2, sxtw]");
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, x2, LSL, 1)),
                    "ldrh w0, [x1, x2, lsl #1]");

  // The MacroAssembler permits an X-sized result for zero-extending loads.
  COMPARE_MACRO_C64(Ldrh(x0, MemOperand(x1, 42)), "ldurh w0, [x1, #42]");
  COMPARE_MACRO_C64(Ldrh(x0, MemOperand(x1, x2, SXTX, 1)),
                    "ldrh w0, [x1, x2, sxtx #1]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add x16, x1, x16\n"
                    "ldurh w0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "ldurh w0, [x1]");
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, 16, PostIndex)),
                    "ldurh w0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
  // There is no "unsigned offset" mode.
  COMPARE_MACRO_C64(Ldrh(w0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldurh w0, [x16]");
}

TEST(morello_c64_aldrsh_macro_32) {
  SETUP();

  // Encodable cases.
  // "unscaled"
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, -256)), "ldursh w0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, 255)), "ldursh w0, [x1, #255]");
  COMPARE_MACRO_C64(Ldrsh(wzr, MemOperand(sp, 42)), "ldursh wzr, [sp, #42]");
  // "register"
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, x2)), "ldrsh w0, [x1, x2]");
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, w2, SXTW)),
                    "ldrsh w0, [x1, w2, sxtw]");
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, x2, LSL, 1)),
                    "ldrsh w0, [x1, x2, lsl #1]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add x16, x1, x16\n"
                    "ldursh w0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "ldursh w0, [x1]");
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, 16, PostIndex)),
                    "ldursh w0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
  // There is no "unsigned offset" mode.
  COMPARE_MACRO_C64(Ldrsh(w0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldursh w0, [x16]");
}

TEST(morello_c64_aldrsh_macro_64) {
  SETUP();

  // Encodable cases.
  // "unscaled"
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, -256)), "ldursh x0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, 255)), "ldursh x0, [x1, #255]");
  COMPARE_MACRO_C64(Ldrsh(xzr, MemOperand(sp, 42)), "ldursh xzr, [sp, #42]");
  // "register"
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, x2)), "ldrsh x0, [x1, x2]");
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, w2, SXTW)),
                    "ldrsh x0, [x1, w2, sxtw]");
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, x2, LSL, 1)),
                    "ldrsh x0, [x1, x2, lsl #1]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add x16, x1, x16\n"
                    "ldursh x0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "ldursh x0, [x1]");
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, 16, PostIndex)),
                    "ldursh x0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
  // There is no "unsigned offset" mode.
  COMPARE_MACRO_C64(Ldrsh(x0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldursh x0, [x16]");
}

TEST(morello_c64_aldrsw_macro_64) {
  SETUP();

  // Encodable cases.
  // "unscaled"
  COMPARE_MACRO_C64(Ldrsw(x0, MemOperand(x1, -256)), "ldursw x0, [x1, #-256]");
  COMPARE_MACRO_C64(Ldrsw(x0, MemOperand(x1, 255)), "ldursw x0, [x1, #255]");
  COMPARE_MACRO_C64(Ldrsw(xzr, MemOperand(sp, 44)), "ldursw xzr, [sp, #44]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldrsw(x0, MemOperand(x1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add x16, x1, x16\n"
                    "ldursw x0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Ldrsw(x0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "ldursw x0, [x1]");
  COMPARE_MACRO_C64(Ldrsw(x0, MemOperand(x1, 16, PostIndex)),
                    "ldursw x0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
  // There is no "unsigned offset" mode.
  COMPARE_MACRO_C64(Ldrsw(x0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "ldursw x0, [x16]");
  // There is no "register" mode.
  COMPARE_MACRO_C64(Ldrsw(x0, MemOperand(x1, x2)),
                    "add x16, x1, x2\n"
                    "ldursw x0, [x16]");
}

TEST(morello_c64_aldur_c_ri_c) {
  SETUP();

  COMPARE_C64(ldur(c0, MemOperand(x1, 255)), "ldur c0, [x1, #255]");
  COMPARE_C64(ldur(c0, MemOperand(x1, -256)), "ldur c0, [x1, #-256]");
  COMPARE_C64(ldur(c0, MemOperand(x1, 0)), "ldur c0, [x1]");
  COMPARE_C64(ldur(c0, MemOperand(sp, 42)), "ldur c0, [sp, #42]");
  COMPARE_C64(ldur(czr, MemOperand(x1, 42)), "ldur czr, [x1, #42]");

  // `ldr` can assemble to `ldur`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldr(c0, MemOperand(x1, -1)), "ldur c0, [x1, #-1]");
  COMPARE_C64(ldr(c0, MemOperand(x1, 42)), "ldur c0, [x1, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldur(CPURegister(c0), MemOperand(x1, 0)), "ldur c0, [x1]");
  COMPARE_C64(ldur(CPURegister(czr), MemOperand(x1, 42)),
              "ldur czr, [x1, #42]");
}

TEST(morello_c64_aldur_r_ri_32) {
  SETUP();

  COMPARE_C64(ldur(w0, MemOperand(x1, 255)), "ldur w0, [x1, #255]");
  COMPARE_C64(ldur(w0, MemOperand(x1, -256)), "ldur w0, [x1, #-256]");
  COMPARE_C64(ldur(w0, MemOperand(x1, 0)), "ldur w0, [x1]");
  COMPARE_C64(ldur(w0, MemOperand(sp, 42)), "ldur w0, [sp, #42]");
  COMPARE_C64(ldur(wzr, MemOperand(x1, 42)), "ldur wzr, [x1, #42]");

  // `ldr` can assemble to `ldur`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldr(w0, MemOperand(x1, -1)), "ldur w0, [x1, #-1]");
  COMPARE_C64(ldr(w0, MemOperand(x1, 42)), "ldur w0, [x1, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldur(CPURegister(w0), MemOperand(x1, 0)), "ldur w0, [x1]");
  COMPARE_C64(ldur(CPURegister(wzr), MemOperand(x1, 42)),
              "ldur wzr, [x1, #42]");
}

TEST(morello_c64_aldur_r_ri_64) {
  SETUP();

  COMPARE_C64(ldur(x0, MemOperand(x1, 255)), "ldur x0, [x1, #255]");
  COMPARE_C64(ldur(x0, MemOperand(x1, -256)), "ldur x0, [x1, #-256]");
  COMPARE_C64(ldur(x0, MemOperand(x1, 0)), "ldur x0, [x1]");
  COMPARE_C64(ldur(x0, MemOperand(sp, 42)), "ldur x0, [sp, #42]");
  COMPARE_C64(ldur(xzr, MemOperand(x1, 42)), "ldur xzr, [x1, #42]");

  // `ldr` can assemble to `ldur`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldr(x0, MemOperand(x1, -1)), "ldur x0, [x1, #-1]");
  COMPARE_C64(ldr(x0, MemOperand(x1, 42)), "ldur x0, [x1, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldur(CPURegister(x0), MemOperand(x1, 0)), "ldur x0, [x1]");
  COMPARE_C64(ldur(CPURegister(xzr), MemOperand(x1, 42)),
              "ldur xzr, [x1, #42]");
}

TEST(morello_c64_aldur_v_ri_b) {
  SETUP();

  COMPARE_C64(ldur(b0, MemOperand(x1, 255)), "ldur b0, [x1, #255]");
  COMPARE_C64(ldur(b0, MemOperand(x1, -256)), "ldur b0, [x1, #-256]");
  COMPARE_C64(ldur(b0, MemOperand(x1, 0)), "ldur b0, [x1]");
  COMPARE_C64(ldur(b0, MemOperand(sp, 42)), "ldur b0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldur(CPURegister(b0), MemOperand(x1, 0)), "ldur b0, [x1]");
}

TEST(morello_c64_aldur_v_ri_d) {
  SETUP();

  COMPARE_C64(ldur(d0, MemOperand(x1, 255)), "ldur d0, [x1, #255]");
  COMPARE_C64(ldur(d0, MemOperand(x1, -256)), "ldur d0, [x1, #-256]");
  COMPARE_C64(ldur(d0, MemOperand(x1, 0)), "ldur d0, [x1]");
  COMPARE_C64(ldur(d0, MemOperand(sp, 42)), "ldur d0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldur(CPURegister(d0), MemOperand(x1, 0)), "ldur d0, [x1]");
}

TEST(morello_c64_aldur_v_ri_h) {
  SETUP();

  COMPARE_C64(ldur(h0, MemOperand(x1, 255)), "ldur h0, [x1, #255]");
  COMPARE_C64(ldur(h0, MemOperand(x1, -256)), "ldur h0, [x1, #-256]");
  COMPARE_C64(ldur(h0, MemOperand(x1, 0)), "ldur h0, [x1]");
  COMPARE_C64(ldur(h0, MemOperand(sp, 42)), "ldur h0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldur(CPURegister(h0), MemOperand(x1, 0)), "ldur h0, [x1]");
}

TEST(morello_c64_aldur_v_ri_q) {
  SETUP();

  COMPARE_C64(ldur(q0, MemOperand(x1, 255)), "ldur q0, [x1, #255]");
  COMPARE_C64(ldur(q0, MemOperand(x1, -256)), "ldur q0, [x1, #-256]");
  COMPARE_C64(ldur(q0, MemOperand(x1, 0)), "ldur q0, [x1]");
  COMPARE_C64(ldur(q0, MemOperand(sp, 42)), "ldur q0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldur(CPURegister(q0), MemOperand(x1, 0)), "ldur q0, [x1]");
}

TEST(morello_c64_aldur_v_ri_s) {
  SETUP();

  COMPARE_C64(ldur(s0, MemOperand(x1, 255)), "ldur s0, [x1, #255]");
  COMPARE_C64(ldur(s0, MemOperand(x1, -256)), "ldur s0, [x1, #-256]");
  COMPARE_C64(ldur(s0, MemOperand(x1, 0)), "ldur s0, [x1]");
  COMPARE_C64(ldur(s0, MemOperand(sp, 42)), "ldur s0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldur(CPURegister(s0), MemOperand(x1, 0)), "ldur s0, [x1]");
}

TEST(morello_c64_aldurb_r_ri_32) {
  SETUP();

  COMPARE_C64(ldurb(w0, MemOperand(x1, 42)), "ldurb w0, [x1, #42]");
  COMPARE_C64(ldurb(w0, MemOperand(x1, 0)), "ldurb w0, [x1]");
  COMPARE_C64(ldurb(w0, MemOperand(x1, -256)), "ldurb w0, [x1, #-256]");
  COMPARE_C64(ldurb(w0, MemOperand(x1, 255)), "ldurb w0, [x1, #255]");
  COMPARE_C64(ldurb(w0, MemOperand(sp, 42)), "ldurb w0, [sp, #42]");
  COMPARE_C64(ldurb(wzr, MemOperand(x1, 42)), "ldurb wzr, [x1, #42]");

  // `ldrb` can assemble to `ldurb`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldurb(w0, MemOperand(c1, -1)), "ldurb w0, [c1, #-1]");
}

TEST(morello_c64_aldurh_r_ri_32) {
  SETUP();

  COMPARE_C64(ldurh(w0, MemOperand(x1, 42)), "ldurh w0, [x1, #42]");
  COMPARE_C64(ldurh(w0, MemOperand(x1, 0)), "ldurh w0, [x1]");
  COMPARE_C64(ldurh(w0, MemOperand(x1, -256)), "ldurh w0, [x1, #-256]");
  COMPARE_C64(ldurh(w0, MemOperand(x1, 255)), "ldurh w0, [x1, #255]");
  COMPARE_C64(ldurh(w0, MemOperand(sp, 42)), "ldurh w0, [sp, #42]");
  COMPARE_C64(ldurh(wzr, MemOperand(x1, 42)), "ldurh wzr, [x1, #42]");

  // `ldrh` can assemble to `ldurh`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldurh(w0, MemOperand(c1, -1)), "ldurh w0, [c1, #-1]");
}

TEST(morello_c64_aldursb_r_ri_32) {
  SETUP();

  COMPARE_C64(ldursb(w0, MemOperand(x1, 42)), "ldursb w0, [x1, #42]");
  COMPARE_C64(ldursb(w0, MemOperand(x1, 0)), "ldursb w0, [x1]");
  COMPARE_C64(ldursb(w0, MemOperand(x1, -256)), "ldursb w0, [x1, #-256]");
  COMPARE_C64(ldursb(w0, MemOperand(x1, 255)), "ldursb w0, [x1, #255]");
  COMPARE_C64(ldursb(w0, MemOperand(sp, 42)), "ldursb w0, [sp, #42]");
  COMPARE_C64(ldursb(wzr, MemOperand(x1, 42)), "ldursb wzr, [x1, #42]");

  // `ldrsb` can assemble to `ldursb`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldursb(w0, MemOperand(c1, -1)), "ldursb w0, [c1, #-1]");
}

TEST(morello_c64_aldursb_r_ri_64) {
  SETUP();

  COMPARE_C64(ldursb(x0, MemOperand(x1, 42)), "ldursb x0, [x1, #42]");
  COMPARE_C64(ldursb(x0, MemOperand(x1, 0)), "ldursb x0, [x1]");
  COMPARE_C64(ldursb(x0, MemOperand(x1, -256)), "ldursb x0, [x1, #-256]");
  COMPARE_C64(ldursb(x0, MemOperand(x1, 255)), "ldursb x0, [x1, #255]");
  COMPARE_C64(ldursb(x0, MemOperand(sp, 42)), "ldursb x0, [sp, #42]");
  COMPARE_C64(ldursb(xzr, MemOperand(x1, 42)), "ldursb xzr, [x1, #42]");

  // `ldrsb` can assemble to `ldursb`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldursb(x0, MemOperand(c1, -1)), "ldursb x0, [c1, #-1]");
}

TEST(morello_c64_aldursh_r_ri_32) {
  SETUP();

  COMPARE_C64(ldursh(w0, MemOperand(x1, 42)), "ldursh w0, [x1, #42]");
  COMPARE_C64(ldursh(w0, MemOperand(x1, 0)), "ldursh w0, [x1]");
  COMPARE_C64(ldursh(w0, MemOperand(x1, -256)), "ldursh w0, [x1, #-256]");
  COMPARE_C64(ldursh(w0, MemOperand(x1, 255)), "ldursh w0, [x1, #255]");
  COMPARE_C64(ldursh(w0, MemOperand(sp, 42)), "ldursh w0, [sp, #42]");
  COMPARE_C64(ldursh(wzr, MemOperand(x1, 42)), "ldursh wzr, [x1, #42]");

  // `ldrsh` can assemble to `ldursh`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldursh(w0, MemOperand(c1, -1)), "ldursh w0, [c1, #-1]");
}

TEST(morello_c64_aldursh_r_ri_64) {
  SETUP();

  COMPARE_C64(ldursh(x0, MemOperand(x1, 42)), "ldursh x0, [x1, #42]");
  COMPARE_C64(ldursh(x0, MemOperand(x1, 0)), "ldursh x0, [x1]");
  COMPARE_C64(ldursh(x0, MemOperand(x1, -256)), "ldursh x0, [x1, #-256]");
  COMPARE_C64(ldursh(x0, MemOperand(x1, 255)), "ldursh x0, [x1, #255]");
  COMPARE_C64(ldursh(x0, MemOperand(sp, 42)), "ldursh x0, [sp, #42]");
  COMPARE_C64(ldursh(xzr, MemOperand(x1, 42)), "ldursh xzr, [x1, #42]");

  // `ldrsh` can assemble to `ldursh`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldursh(x0, MemOperand(c1, -1)), "ldursh x0, [c1, #-1]");
}

TEST(morello_c64_aldursw_r_ri_64) {
  SETUP();

  COMPARE_C64(ldursw(x0, MemOperand(x1, 42)), "ldursw x0, [x1, #42]");
  COMPARE_C64(ldursw(x0, MemOperand(x1, 0)), "ldursw x0, [x1]");
  COMPARE_C64(ldursw(x0, MemOperand(x1, -256)), "ldursw x0, [x1, #-256]");
  COMPARE_C64(ldursw(x0, MemOperand(x1, 255)), "ldursw x0, [x1, #255]");
  COMPARE_C64(ldursw(x0, MemOperand(sp, 42)), "ldursw x0, [sp, #42]");
  COMPARE_C64(ldursw(xzr, MemOperand(x1, 42)), "ldursw xzr, [x1, #42]");

  // `ldrsw` can assemble to `ldursw`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldursw(x0, MemOperand(c1, -1)), "ldursw x0, [c1, #-1]");
}

TEST(morello_c64_astlr_c_r_c) {
  SETUP();

  COMPARE_C64(stlr(c0, MemOperand(x1)), "stlr c0, [x1]");
  COMPARE_C64(stlr(c0, MemOperand(sp)), "stlr c0, [sp]");
  COMPARE_C64(stlr(czr, MemOperand(x1)), "stlr czr, [x1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Stlr(c30, MemOperand(x29)), "stlr c30, [x29]");
  COMPARE_MACRO_C64(Stlr(czr, MemOperand(sp)), "stlr czr, [sp]");
}

TEST(morello_c64_astlr_r_r_32) {
  SETUP();

  COMPARE_C64(stlr(w0, MemOperand(x1)), "stlr w0, [x1]");
  COMPARE_C64(stlr(w0, MemOperand(sp)), "stlr w0, [sp]");
  COMPARE_C64(stlr(wzr, MemOperand(x1)), "stlr wzr, [x1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Stlr(w30, MemOperand(x29)), "stlr w30, [x29]");
  COMPARE_MACRO_C64(Stlr(wzr, MemOperand(sp)), "stlr wzr, [sp]");
}

TEST(morello_c64_astlrb_r_r_b) {
  SETUP();

  COMPARE_C64(stlrb(w0, MemOperand(x1)), "stlrb w0, [x1]");
  COMPARE_C64(stlrb(w0, MemOperand(sp)), "stlrb w0, [sp]");
  COMPARE_C64(stlrb(wzr, MemOperand(x1)), "stlrb wzr, [x1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Stlrb(w30, MemOperand(x29)), "stlrb w30, [x29]");
  COMPARE_MACRO_C64(Stlrb(wzr, MemOperand(sp)), "stlrb wzr, [sp]");
}

TEST(morello_c64_astr_c_ri_c) {
  SETUP();

  COMPARE_C64(str(c0, MemOperand(x1, 6928)), "str c0, [x1, #6928]");
  COMPARE_C64(str(c0, MemOperand(x1, 0)), "str c0, [x1]");
  COMPARE_C64(str(c0, MemOperand(x1, 8176)), "str c0, [x1, #8176]");
  COMPARE_C64(str(c0, MemOperand(sp, 6928)), "str c0, [sp, #6928]");
  COMPARE_C64(str(czr, MemOperand(x1, 6928)), "str czr, [x1, #6928]");

  // A generic CPURegister works the same.
  COMPARE_C64(str(CPURegister(c0), MemOperand(x1, 0)), "str c0, [x1]");
  COMPARE_C64(str(CPURegister(czr), MemOperand(x1, 8176)),
              "str czr, [x1, #8176]");
}

TEST(morello_c64_astr_c_rrb_c) {
  SETUP();

  COMPARE_C64(str(c0, MemOperand(x1, w2, UXTW, 4)),
              "str c0, [x1, w2, uxtw #4]");
  COMPARE_C64(str(c0, MemOperand(x1, x2, SXTX, 0)), "str c0, [x1, x2, sxtx]");
  COMPARE_C64(str(c0, MemOperand(x1, x2, LSL, 4)), "str c0, [x1, x2, lsl #4]");
  COMPARE_C64(str(c0, MemOperand(x1, xzr, LSL, 4)),
              "str c0, [x1, xzr, lsl #4]");
  COMPARE_C64(str(c0, MemOperand(sp, x2, LSL, 4)), "str c0, [sp, x2, lsl #4]");
  COMPARE_C64(str(czr, MemOperand(x1, x2, LSL, 4)),
              "str czr, [x1, x2, lsl #4]");

  // A generic CPURegister works the same.
  COMPARE_C64(str(CPURegister(c0), MemOperand(x1, w2, UXTW, 4)),
              "str c0, [x1, w2, uxtw #4]");
  COMPARE_C64(str(CPURegister(czr), MemOperand(x1, x2, LSL, 4)),
              "str czr, [x1, x2, lsl #4]");
}

TEST(morello_c64_astr_c_macro) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Str(c0, MemOperand(x1, 0)), "str c0, [x1]");
  COMPARE_MACRO_C64(Str(czr, MemOperand(sp, 0)), "str czr, [sp]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(x1, 8176)), "str c0, [x1, #8176]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(x1, w2, UXTW, 4)),
                    "str c0, [x1, w2, uxtw #4]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(x1, x2, SXTX, 0)),
                    "str c0, [x1, x2, sxtx]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Str(c0, MemOperand(x1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add x16, x1, x16\n"
                    "str c0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Str(c0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "str c0, [x1]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(x1, -16, PostIndex)),
                    "str c0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Str(CPURegister(c0), MemOperand(x1)), "str c0, [x1]");
}

TEST(morello_c64_astr_r_ri_32) {
  SETUP();

  COMPARE_C64(str(w0, MemOperand(x1, 420)), "str w0, [x1, #420]");
  COMPARE_C64(str(w0, MemOperand(x1, 0)), "str w0, [x1]");
  COMPARE_C64(str(w0, MemOperand(x1, 2044)), "str w0, [x1, #2044]");
  COMPARE_C64(str(w0, MemOperand(sp, 420)), "str w0, [sp, #420]");
  COMPARE_C64(str(wzr, MemOperand(x1, 420)), "str wzr, [x1, #420]");

  // `stur` can assemble to `str`, according to its LoadStoreScalingOption.
  COMPARE_C64(stur(w0, MemOperand(c1, 256)), "str w0, [c1, #256]");
  COMPARE_C64(stur(w0, MemOperand(c1, 2044)), "str w0, [c1, #2044]");

  // A generic CPURegister works the same.
  COMPARE_C64(str(CPURegister(w0), MemOperand(x1, 0)), "str w0, [x1]");
  COMPARE_C64(str(CPURegister(wzr), MemOperand(x1, 2044)),
              "str wzr, [x1, #2044]");
}

TEST(morello_c64_astr_r_ri_64) {
  SETUP();

  COMPARE_C64(str(x0, MemOperand(x1, 840)), "str x0, [x1, #840]");
  COMPARE_C64(str(x0, MemOperand(x1, 0)), "str x0, [x1]");
  COMPARE_C64(str(x0, MemOperand(x1, 4088)), "str x0, [x1, #4088]");
  COMPARE_C64(str(x0, MemOperand(sp, 840)), "str x0, [sp, #840]");
  COMPARE_C64(str(xzr, MemOperand(x1, 840)), "str xzr, [x1, #840]");

  // `stur` can assemble to `str`, according to its LoadStoreScalingOption.
  COMPARE_C64(stur(x0, MemOperand(c1, 256)), "str x0, [c1, #256]");
  COMPARE_C64(stur(x0, MemOperand(c1, 4088)), "str x0, [c1, #4088]");

  // A generic CPURegister works the same.
  COMPARE_C64(str(CPURegister(x0), MemOperand(x1, 0)), "str x0, [x1]");
  COMPARE_C64(str(CPURegister(xzr), MemOperand(x1, 4088)),
              "str xzr, [x1, #4088]");
}

TEST(morello_c64_astr_r_rrb_32) {
  SETUP();

  COMPARE_C64(str(w0, MemOperand(x1, w2, UXTW, 2)),
              "str w0, [x1, w2, uxtw #2]");
  COMPARE_C64(str(w0, MemOperand(x1, x2, SXTX, 0)), "str w0, [x1, x2, sxtx]");
  COMPARE_C64(str(w0, MemOperand(x1, x2, LSL, 2)), "str w0, [x1, x2, lsl #2]");
  COMPARE_C64(str(w0, MemOperand(x1, xzr, LSL, 2)),
              "str w0, [x1, xzr, lsl #2]");
  COMPARE_C64(str(w0, MemOperand(sp, x2, LSL, 2)), "str w0, [sp, x2, lsl #2]");
  COMPARE_C64(str(wzr, MemOperand(x1, x2, LSL, 2)),
              "str wzr, [x1, x2, lsl #2]");

  // A generic CPURegister works the same.
  COMPARE_C64(str(CPURegister(w0), MemOperand(x1, w2, UXTW, 2)),
              "str w0, [x1, w2, uxtw #2]");
  COMPARE_C64(str(CPURegister(wzr), MemOperand(x1, x2, LSL, 2)),
              "str wzr, [x1, x2, lsl #2]");
}

TEST(morello_c64_astr_r_rrb_64) {
  SETUP();

  COMPARE_C64(str(x0, MemOperand(x1, w2, UXTW, 3)),
              "str x0, [x1, w2, uxtw #3]");
  COMPARE_C64(str(x0, MemOperand(x1, x2, SXTX, 0)), "str x0, [x1, x2, sxtx]");
  COMPARE_C64(str(x0, MemOperand(x1, x2, LSL, 3)), "str x0, [x1, x2, lsl #3]");
  COMPARE_C64(str(x0, MemOperand(x1, xzr, LSL, 3)),
              "str x0, [x1, xzr, lsl #3]");
  COMPARE_C64(str(x0, MemOperand(sp, x2, LSL, 3)), "str x0, [sp, x2, lsl #3]");
  COMPARE_C64(str(xzr, MemOperand(x1, x2, LSL, 3)),
              "str xzr, [x1, x2, lsl #3]");

  // A generic CPURegister works the same.
  COMPARE_C64(str(CPURegister(x0), MemOperand(x1, w2, UXTW, 3)),
              "str x0, [x1, w2, uxtw #3]");
  COMPARE_C64(str(CPURegister(xzr), MemOperand(x1, x2, LSL, 3)),
              "str xzr, [x1, x2, lsl #3]");
}

TEST(morello_c64_astr_v_rrb_d) {
  SETUP();

  COMPARE_C64(str(d0, MemOperand(x1, w2, UXTW, 3)),
              "str d0, [x1, w2, uxtw #3]");
  COMPARE_C64(str(d0, MemOperand(x1, x2, SXTX, 0)), "str d0, [x1, x2, sxtx]");
  COMPARE_C64(str(d0, MemOperand(x1, x2, LSL, 3)), "str d0, [x1, x2, lsl #3]");
  COMPARE_C64(str(d0, MemOperand(x1, xzr, LSL, 3)),
              "str d0, [x1, xzr, lsl #3]");
  COMPARE_C64(str(d0, MemOperand(sp, x2, LSL, 3)), "str d0, [sp, x2, lsl #3]");

  // A generic CPURegister works the same.
  COMPARE_C64(str(CPURegister(d0), MemOperand(x1, w2, UXTW, 3)),
              "str d0, [x1, w2, uxtw #3]");
}

TEST(morello_c64_astr_v_rrb_s) {
  SETUP();

  COMPARE_C64(str(s0, MemOperand(x1, w2, UXTW, 2)),
              "str s0, [x1, w2, uxtw #2]");
  COMPARE_C64(str(s0, MemOperand(x1, x2, SXTX, 0)), "str s0, [x1, x2, sxtx]");
  COMPARE_C64(str(s0, MemOperand(x1, x2, LSL, 2)), "str s0, [x1, x2, lsl #2]");
  COMPARE_C64(str(s0, MemOperand(x1, xzr, LSL, 2)),
              "str s0, [x1, xzr, lsl #2]");
  COMPARE_C64(str(s0, MemOperand(sp, x2, LSL, 2)), "str s0, [sp, x2, lsl #2]");
  COMPARE_C64(str(wzr, MemOperand(x1, x2, LSL, 2)),
              "str wzr, [x1, x2, lsl #2]");

  // A generic CPURegister works the same.
  COMPARE_C64(str(CPURegister(w0), MemOperand(x1, w2, UXTW, 2)),
              "str w0, [x1, w2, uxtw #2]");
  COMPARE_C64(str(CPURegister(wzr), MemOperand(x1, x2, LSL, 2)),
              "str wzr, [x1, x2, lsl #2]");
}

TEST(morello_c64_astr_v_macro_q) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Str(q0, MemOperand(x1, 0)), "stur q0, [x1]");
  COMPARE_MACRO_C64(Str(q0, MemOperand(sp, 0)), "stur q0, [sp]");
  COMPARE_MACRO_C64(Str(q31, MemOperand(x1, 0)), "stur q31, [x1]");
  COMPARE_MACRO_C64(Str(q0, MemOperand(x1, 255)), "stur q0, [x1, #255]");
  COMPARE_MACRO_C64(Str(q0, MemOperand(x1, -256)), "stur q0, [x1, #-256]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Str(q0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "stur q0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Str(q0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "stur q0, [x1]");
  COMPARE_MACRO_C64(Str(q0, MemOperand(x1, -16, PostIndex)),
                    "stur q0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");
  // There are no register-offset modes for Q.
  COMPARE_MACRO_C64(Str(q0, MemOperand(x1, w2, UXTW, 4)),
                    "add x16, x1, w2, uxtw #4\n"
                    "stur q0, [x16]");
  COMPARE_MACRO_C64(Str(q0, MemOperand(x1, x2, SXTX, 0)),
                    "add x16, x1, x2, sxtx\n"
                    "stur q0, [x16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Str(CPURegister(q0), MemOperand(x1)), "stur q0, [x1]");
}

TEST(morello_c64_astr_v_macro_d) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Str(d0, MemOperand(x1, 0)), "stur d0, [x1]");
  COMPARE_MACRO_C64(Str(d0, MemOperand(sp, 0)), "stur d0, [sp]");
  COMPARE_MACRO_C64(Str(d31, MemOperand(x1, 0)), "stur d31, [x1]");
  COMPARE_MACRO_C64(Str(d0, MemOperand(x1, 255)), "stur d0, [x1, #255]");
  COMPARE_MACRO_C64(Str(d0, MemOperand(x1, -256)), "stur d0, [x1, #-256]");
  COMPARE_MACRO_C64(Str(d0, MemOperand(x1, w2, UXTW, 3)),
                    "str d0, [x1, w2, uxtw #3]");
  COMPARE_MACRO_C64(Str(d0, MemOperand(x1, x2, SXTX, 0)),
                    "str d0, [x1, x2, sxtx]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Str(d0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "stur d0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Str(d0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "stur d0, [x1]");
  COMPARE_MACRO_C64(Str(d0, MemOperand(x1, -16, PostIndex)),
                    "stur d0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Str(CPURegister(d0), MemOperand(x1)), "stur d0, [x1]");
}

TEST(morello_c64_astr_v_macro_s) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Str(s0, MemOperand(x1, 0)), "stur s0, [x1]");
  COMPARE_MACRO_C64(Str(s0, MemOperand(sp, 0)), "stur s0, [sp]");
  COMPARE_MACRO_C64(Str(s31, MemOperand(x1, 0)), "stur s31, [x1]");
  COMPARE_MACRO_C64(Str(s0, MemOperand(x1, 255)), "stur s0, [x1, #255]");
  COMPARE_MACRO_C64(Str(s0, MemOperand(x1, -256)), "stur s0, [x1, #-256]");
  COMPARE_MACRO_C64(Str(s0, MemOperand(x1, w2, UXTW, 2)),
                    "str s0, [x1, w2, uxtw #2]");
  COMPARE_MACRO_C64(Str(s0, MemOperand(x1, x2, SXTX, 0)),
                    "str s0, [x1, x2, sxtx]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Str(s0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "stur s0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Str(s0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "stur s0, [x1]");
  COMPARE_MACRO_C64(Str(s0, MemOperand(x1, -16, PostIndex)),
                    "stur s0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Str(CPURegister(s0), MemOperand(x1)), "stur s0, [x1]");
}

TEST(morello_c64_astr_v_macro_h) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Str(h0, MemOperand(x1, 0)), "stur h0, [x1]");
  COMPARE_MACRO_C64(Str(h0, MemOperand(sp, 0)), "stur h0, [sp]");
  COMPARE_MACRO_C64(Str(h31, MemOperand(x1, 0)), "stur h31, [x1]");
  COMPARE_MACRO_C64(Str(h0, MemOperand(x1, 255)), "stur h0, [x1, #255]");
  COMPARE_MACRO_C64(Str(h0, MemOperand(x1, -256)), "stur h0, [x1, #-256]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Str(h0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "stur h0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Str(h0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "stur h0, [x1]");
  COMPARE_MACRO_C64(Str(h0, MemOperand(x1, -16, PostIndex)),
                    "stur h0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");
  // There are no register-offset modes for h.
  COMPARE_MACRO_C64(Str(h0, MemOperand(x1, w2, UXTW, 1)),
                    "add x16, x1, w2, uxtw #1\n"
                    "stur h0, [x16]");
  COMPARE_MACRO_C64(Str(h0, MemOperand(x1, x2, SXTX, 0)),
                    "add x16, x1, x2, sxtx\n"
                    "stur h0, [x16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Str(CPURegister(h0), MemOperand(x1)), "stur h0, [x1]");
}

TEST(morello_c64_astr_v_macro_b) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Str(b0, MemOperand(x1, 0)), "stur b0, [x1]");
  COMPARE_MACRO_C64(Str(b0, MemOperand(sp, 0)), "stur b0, [sp]");
  COMPARE_MACRO_C64(Str(b31, MemOperand(x1, 0)), "stur b31, [x1]");
  COMPARE_MACRO_C64(Str(b0, MemOperand(x1, 255)), "stur b0, [x1, #255]");
  COMPARE_MACRO_C64(Str(b0, MemOperand(x1, -256)), "stur b0, [x1, #-256]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Str(b0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "stur b0, [x16]");
  // There are no index modes so these are always unencodable.
  COMPARE_MACRO_C64(Str(b0, MemOperand(x1, 16, PreIndex)),
                    "add x1, x1, #0x10 (16)\n"
                    "stur b0, [x1]");
  COMPARE_MACRO_C64(Str(b0, MemOperand(x1, -16, PostIndex)),
                    "stur b0, [x1]\n"
                    "sub x1, x1, #0x10 (16)");
  // There are no register-offset modes for b.
  COMPARE_MACRO_C64(Str(b0, MemOperand(x1, w2, UXTW)),
                    "add x16, x1, w2, uxtw\n"
                    "stur b0, [x16]");
  COMPARE_MACRO_C64(Str(b0, MemOperand(x1, x2, SXTX)),
                    "add x16, x1, x2, sxtx\n"
                    "stur b0, [x16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Str(CPURegister(b0), MemOperand(x1)), "stur b0, [x1]");
}

TEST(morello_c64_astrb_r_ri_b) {
  SETUP();

  COMPARE_C64(strb(w0, MemOperand(x1, 42)), "strb w0, [x1, #42]");
  COMPARE_C64(strb(w0, MemOperand(x1, 0)), "strb w0, [x1]");
  COMPARE_C64(strb(w0, MemOperand(x1, 511)), "strb w0, [x1, #511]");
  COMPARE_C64(strb(w0, MemOperand(sp, 42)), "strb w0, [sp, #42]");
  COMPARE_C64(strb(wzr, MemOperand(x1, 42)), "strb wzr, [x1, #42]");

  // `sturb` can assemble to `strb`, according to its LoadStoreScalingOption.
  COMPARE_C64(sturb(w0, MemOperand(c1, 256)), "strb w0, [c1, #256]");
  COMPARE_C64(sturb(w0, MemOperand(c1, 511)), "strb w0, [c1, #511]");
}

TEST(morello_c64_astrb_r_rrb_b) {
  SETUP();

  COMPARE_C64(strb(w0, MemOperand(x1, w2, UXTW)), "strb w0, [x1, w2, uxtw]");
  COMPARE_C64(strb(w0, MemOperand(x1, x2, SXTX, 0)), "strb w0, [x1, x2, sxtx]");
  COMPARE_C64(strb(w0, MemOperand(x1, x2, LSL, 0)), "strb w0, [x1, x2]");
  COMPARE_C64(strb(w0, MemOperand(x1, xzr)), "strb w0, [x1, xzr]");
  COMPARE_C64(strb(w0, MemOperand(sp, x2)), "strb w0, [sp, x2]");
  COMPARE_C64(strb(wzr, MemOperand(x1, x2)), "strb wzr, [x1, x2]");
}

TEST(morello_c64_astrh_r_rrb_32) {
  SETUP();

  COMPARE_C64(strh(w0, MemOperand(x1, x2)), "strh w0, [x1, x2]");
  COMPARE_C64(strh(w0, MemOperand(x1, w2, SXTW, 0)), "strh w0, [x1, w2, sxtw]");
  COMPARE_C64(strh(w0, MemOperand(x1, x2, LSL, 1)),
              "strh w0, [x1, x2, lsl #1]");
  COMPARE_C64(strh(w0, MemOperand(x1, xzr, LSL, 1)),
              "strh w0, [x1, xzr, lsl #1]");
  COMPARE_C64(strh(w0, MemOperand(sp, x2, LSL, 1)),
              "strh w0, [sp, x2, lsl #1]");
  COMPARE_C64(strh(wzr, MemOperand(x1, x2, LSL, 1)),
              "strh wzr, [x1, x2, lsl #1]");
}

TEST(morello_c64_astrb_macro) {
  SETUP();

  // Encodable cases.
  // "unsigned offset"
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, 42)), "strb w0, [x1, #42]");
  COMPARE_MACRO_C64(Strb(wzr, MemOperand(sp, 42)), "strb wzr, [sp, #42]");
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, 511)), "strb w0, [x1, #511]");
  // "unscaled"
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, -256)), "sturb w0, [x1, #-256]");
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, -1)), "sturb w0, [x1, #-1]");
  COMPARE_MACRO_C64(Strb(wzr, MemOperand(sp, -1)), "sturb wzr, [sp, #-1]");
  // "register"
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, x2)), "strb w0, [x1, x2]");
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, w2, SXTW)),
                    "strb w0, [x1, w2, sxtw]");

  // The MacroAssembler permits an X-sized source for truncating stores.
  COMPARE_MACRO_C64(Strb(x0, MemOperand(x1, 42)), "strb w0, [x1, #42]");
  COMPARE_MACRO_C64(Strb(x0, MemOperand(x1, -1)), "sturb w0, [x1, #-1]");
  COMPARE_MACRO_C64(Strb(x0, MemOperand(x1, w2, UXTW)),
                    "strb w0, [x1, w2, uxtw]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, 512)),
                    "add x16, x1, #0x200 (512)\n"
                    "strb w0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "strb w0, [x1]");
  COMPARE_MACRO_C64(Strb(w0, MemOperand(x1, 16, PostIndex)),
                    "strb w0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
}

TEST(morello_c64_astrh_macro) {
  SETUP();

  // Encodable cases.
  // "unscaled"
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, -256)), "sturh w0, [x1, #-256]");
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, 255)), "sturh w0, [x1, #255]");
  COMPARE_MACRO_C64(Strh(wzr, MemOperand(sp, 42)), "sturh wzr, [sp, #42]");
  // "register"
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, x2)), "strh w0, [x1, x2]");
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, w2, SXTW)),
                    "strh w0, [x1, w2, sxtw]");
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, x2, LSL, 1)),
                    "strh w0, [x1, x2, lsl #1]");

  // The MacroAssembler permits an X-sized source for truncating stores.
  COMPARE_MACRO_C64(Strh(x0, MemOperand(x1, 42)), "sturh w0, [x1, #42]");
  COMPARE_MACRO_C64(Strh(x0, MemOperand(x1, x2, SXTX, 1)),
                    "strh w0, [x1, x2, sxtx #1]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add x16, x1, x16\n"
                    "sturh w0, [x16]");
  // There are no index modes.
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, -16, PreIndex)),
                    "sub x1, x1, #0x10 (16)\n"
                    "sturh w0, [x1]");
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, 16, PostIndex)),
                    "sturh w0, [x1]\n"
                    "add x1, x1, #0x10 (16)");
  // There is no "unsigned offset" mode.
  COMPARE_MACRO_C64(Strh(w0, MemOperand(x1, 256)),
                    "add x16, x1, #0x100 (256)\n"
                    "sturh w0, [x16]");
}

TEST(morello_c64_astur_c_ri_c) {
  SETUP();

  COMPARE_C64(stur(c0, MemOperand(x1, 255)), "stur c0, [x1, #255]");
  COMPARE_C64(stur(c0, MemOperand(x1, -256)), "stur c0, [x1, #-256]");
  COMPARE_C64(stur(c0, MemOperand(x1, 0)), "stur c0, [x1]");
  COMPARE_C64(stur(c0, MemOperand(sp, 42)), "stur c0, [sp, #42]");
  COMPARE_C64(stur(czr, MemOperand(x1, 42)), "stur czr, [x1, #42]");

  // `str` can assemble to `stur`, according to its LoadStoreScalingOption.
  COMPARE_C64(str(c0, MemOperand(x1, -1)), "stur c0, [x1, #-1]");
  COMPARE_C64(str(c0, MemOperand(x1, 42)), "stur c0, [x1, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(stur(CPURegister(c0), MemOperand(x1, 0)), "stur c0, [x1]");
  COMPARE_C64(stur(CPURegister(czr), MemOperand(x1, 42)),
              "stur czr, [x1, #42]");
}

TEST(morello_c64_astur_r_ri_32) {
  SETUP();

  COMPARE_C64(stur(w0, MemOperand(x1, 255)), "stur w0, [x1, #255]");
  COMPARE_C64(stur(w0, MemOperand(x1, -256)), "stur w0, [x1, #-256]");
  COMPARE_C64(stur(w0, MemOperand(x1, 0)), "stur w0, [x1]");
  COMPARE_C64(stur(w0, MemOperand(sp, 42)), "stur w0, [sp, #42]");
  COMPARE_C64(stur(wzr, MemOperand(x1, 42)), "stur wzr, [x1, #42]");

  // `str` can assemble to `stur`, according to its LoadStoreScalingOption.
  COMPARE_C64(str(w0, MemOperand(x1, -1)), "stur w0, [x1, #-1]");
  COMPARE_C64(str(w0, MemOperand(x1, 42)), "stur w0, [x1, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(stur(CPURegister(w0), MemOperand(x1, 0)), "stur w0, [x1]");
  COMPARE_C64(stur(CPURegister(wzr), MemOperand(x1, 42)),
              "stur wzr, [x1, #42]");
}

TEST(morello_c64_astur_r_ri_64) {
  SETUP();

  COMPARE_C64(stur(x0, MemOperand(x1, 255)), "stur x0, [x1, #255]");
  COMPARE_C64(stur(x0, MemOperand(x1, -256)), "stur x0, [x1, #-256]");
  COMPARE_C64(stur(x0, MemOperand(x1, 0)), "stur x0, [x1]");
  COMPARE_C64(stur(x0, MemOperand(sp, 42)), "stur x0, [sp, #42]");
  COMPARE_C64(stur(xzr, MemOperand(x1, 42)), "stur xzr, [x1, #42]");

  // `str` can assemble to `stur`, according to its LoadStoreScalingOption.
  COMPARE_C64(str(x0, MemOperand(x1, -1)), "stur x0, [x1, #-1]");
  COMPARE_C64(str(x0, MemOperand(x1, 42)), "stur x0, [x1, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(stur(CPURegister(x0), MemOperand(x1, 0)), "stur x0, [x1]");
  COMPARE_C64(stur(CPURegister(xzr), MemOperand(x1, 42)),
              "stur xzr, [x1, #42]");
}

TEST(morello_c64_astur_v_ri_b) {
  SETUP();

  COMPARE_C64(stur(b0, MemOperand(x1, 255)), "stur b0, [x1, #255]");
  COMPARE_C64(stur(b0, MemOperand(x1, -256)), "stur b0, [x1, #-256]");
  COMPARE_C64(stur(b0, MemOperand(x1, 0)), "stur b0, [x1]");
  COMPARE_C64(stur(b0, MemOperand(sp, 42)), "stur b0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(stur(CPURegister(b0), MemOperand(x1, 0)), "stur b0, [x1]");
}

TEST(morello_c64_astur_v_ri_d) {
  SETUP();

  COMPARE_C64(stur(d0, MemOperand(x1, 255)), "stur d0, [x1, #255]");
  COMPARE_C64(stur(d0, MemOperand(x1, -256)), "stur d0, [x1, #-256]");
  COMPARE_C64(stur(d0, MemOperand(x1, 0)), "stur d0, [x1]");
  COMPARE_C64(stur(d0, MemOperand(sp, 42)), "stur d0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(stur(CPURegister(d0), MemOperand(x1, 0)), "stur d0, [x1]");
}

TEST(morello_c64_astur_v_ri_h) {
  SETUP();

  COMPARE_C64(stur(h0, MemOperand(x1, 255)), "stur h0, [x1, #255]");
  COMPARE_C64(stur(h0, MemOperand(x1, -256)), "stur h0, [x1, #-256]");
  COMPARE_C64(stur(h0, MemOperand(x1, 0)), "stur h0, [x1]");
  COMPARE_C64(stur(h0, MemOperand(sp, 42)), "stur h0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(stur(CPURegister(h0), MemOperand(x1, 0)), "stur h0, [x1]");
}

TEST(morello_c64_astur_v_ri_q) {
  SETUP();

  COMPARE_C64(stur(q0, MemOperand(x1, 255)), "stur q0, [x1, #255]");
  COMPARE_C64(stur(q0, MemOperand(x1, -256)), "stur q0, [x1, #-256]");
  COMPARE_C64(stur(q0, MemOperand(x1, 0)), "stur q0, [x1]");
  COMPARE_C64(stur(q0, MemOperand(sp, 42)), "stur q0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(stur(CPURegister(q0), MemOperand(x1, 0)), "stur q0, [x1]");
}

TEST(morello_c64_astur_v_ri_s) {
  SETUP();

  COMPARE_C64(stur(s0, MemOperand(x1, 255)), "stur s0, [x1, #255]");
  COMPARE_C64(stur(s0, MemOperand(x1, -256)), "stur s0, [x1, #-256]");
  COMPARE_C64(stur(s0, MemOperand(x1, 0)), "stur s0, [x1]");
  COMPARE_C64(stur(s0, MemOperand(sp, 42)), "stur s0, [sp, #42]");

  // A generic CPURegister works the same.
  COMPARE_C64(stur(CPURegister(s0), MemOperand(x1, 0)), "stur s0, [x1]");
}

TEST(morello_c64_asturb_r_ri_32) {
  SETUP();

  COMPARE_C64(sturb(w0, MemOperand(x1, 42)), "sturb w0, [x1, #42]");
  COMPARE_C64(sturb(w0, MemOperand(x1, 0)), "sturb w0, [x1]");
  COMPARE_C64(sturb(w0, MemOperand(x1, -256)), "sturb w0, [x1, #-256]");
  COMPARE_C64(sturb(w0, MemOperand(x1, 255)), "sturb w0, [x1, #255]");
  COMPARE_C64(sturb(w0, MemOperand(sp, 42)), "sturb w0, [sp, #42]");
  COMPARE_C64(sturb(wzr, MemOperand(x1, 42)), "sturb wzr, [x1, #42]");

  // `strb` can assemble to `sturb`, according to its LoadStoreScalingOption.
  COMPARE_C64(sturb(w0, MemOperand(c1, -1)), "sturb w0, [c1, #-1]");
}

TEST(morello_c64_asturh_r_ri_32) {
  SETUP();

  COMPARE_C64(sturh(w0, MemOperand(x1, 42)), "sturh w0, [x1, #42]");
  COMPARE_C64(sturh(w0, MemOperand(x1, 0)), "sturh w0, [x1]");
  COMPARE_C64(sturh(w0, MemOperand(x1, -256)), "sturh w0, [x1, #-256]");
  COMPARE_C64(sturh(w0, MemOperand(x1, 255)), "sturh w0, [x1, #255]");
  COMPARE_C64(sturh(w0, MemOperand(sp, 42)), "sturh w0, [sp, #42]");
  COMPARE_C64(sturh(wzr, MemOperand(x1, 42)), "sturh wzr, [x1, #42]");

  // `strh` can assemble to `sturh`, according to its LoadStoreScalingOption.
  COMPARE_C64(sturh(w0, MemOperand(c1, -1)), "sturh w0, [c1, #-1]");
}

TEST(morello_c64_cas_c_r_c) {
  SETUP();

  COMPARE_C64(cas(c0, c1, MemOperand(c2)), "cas c0, c1, [c2]");
  COMPARE_C64(cas(c0, c1, MemOperand(csp)), "cas c0, c1, [csp]");
  COMPARE_C64(cas(c0, czr, MemOperand(c2)), "cas c0, czr, [c2]");
  COMPARE_C64(cas(czr, c1, MemOperand(c2)), "cas czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Cas(c30, c29, MemOperand(c28)), "cas c30, c29, [c28]");
  COMPARE_MACRO_C64(Cas(c30, czr, MemOperand(csp)), "cas c30, czr, [csp]");
}

TEST(morello_c64_casa_c_r_c) {
  SETUP();

  COMPARE_C64(casa(c0, c1, MemOperand(c2)), "casa c0, c1, [c2]");
  COMPARE_C64(casa(c0, c1, MemOperand(csp)), "casa c0, c1, [csp]");
  COMPARE_C64(casa(c0, czr, MemOperand(c2)), "casa c0, czr, [c2]");
  COMPARE_C64(casa(czr, c1, MemOperand(c2)), "casa czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Casa(c30, c29, MemOperand(c28)), "casa c30, c29, [c28]");
  COMPARE_MACRO_C64(Casa(c30, czr, MemOperand(csp)), "casa c30, czr, [csp]");
}

TEST(morello_c64_casal_c_r_c) {
  SETUP();

  COMPARE_C64(casal(c0, c1, MemOperand(c2)), "casal c0, c1, [c2]");
  COMPARE_C64(casal(c0, c1, MemOperand(csp)), "casal c0, c1, [csp]");
  COMPARE_C64(casal(c0, czr, MemOperand(c2)), "casal c0, czr, [c2]");
  COMPARE_C64(casal(czr, c1, MemOperand(c2)), "casal czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Casal(c30, c29, MemOperand(c28)), "casal c30, c29, [c28]");
  COMPARE_MACRO_C64(Casal(c30, czr, MemOperand(csp)), "casal c30, czr, [csp]");
}

TEST(morello_c64_casl_c_r_c) {
  SETUP();

  COMPARE_C64(casl(c0, c1, MemOperand(c2)), "casl c0, c1, [c2]");
  COMPARE_C64(casl(c0, c1, MemOperand(csp)), "casl c0, c1, [csp]");
  COMPARE_C64(casl(c0, czr, MemOperand(c2)), "casl c0, czr, [c2]");
  COMPARE_C64(casl(czr, c1, MemOperand(c2)), "casl czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Casl(c30, c29, MemOperand(c28)), "casl c30, c29, [c28]");
  COMPARE_MACRO_C64(Casl(c30, czr, MemOperand(csp)), "casl c30, czr, [csp]");
}

TEST(morello_c64_ldapr_c_r_c) {
  SETUP();

  COMPARE_C64(ldapr(c0, MemOperand(c1)), "ldapr c0, [c1]");
  COMPARE_C64(ldapr(c0, MemOperand(csp)), "ldapr c0, [csp]");
  COMPARE_C64(ldapr(czr, MemOperand(c1)), "ldapr czr, [c1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldapr(c30, MemOperand(c29)), "ldapr c30, [c29]");
  COMPARE_MACRO_C64(Ldapr(czr, MemOperand(csp)), "ldapr czr, [csp]");
}

TEST(morello_c64_ldar_c_r_c) {
  SETUP();

  COMPARE_C64(ldar(c0, MemOperand(c1)), "ldar c0, [c1]");
  COMPARE_C64(ldar(c0, MemOperand(csp)), "ldar c0, [csp]");
  COMPARE_C64(ldar(czr, MemOperand(c1)), "ldar czr, [c1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldar(c30, MemOperand(c29)), "ldar c30, [c29]");
  COMPARE_MACRO_C64(Ldar(czr, MemOperand(csp)), "ldar czr, [csp]");
}

TEST(morello_c64_ldaxp_c_r_c) {
  SETUP();

  COMPARE_C64(ldaxp(c0, c1, MemOperand(c2)), "ldaxp c0, c1, [c2]");
  COMPARE_C64(ldaxp(c0, c1, MemOperand(csp)), "ldaxp c0, c1, [csp]");
  COMPARE_C64(ldaxp(c0, czr, MemOperand(c2)), "ldaxp c0, czr, [c2]");
  COMPARE_C64(ldaxp(czr, c1, MemOperand(c2)), "ldaxp czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldaxp(c30, c29, MemOperand(c28)), "ldaxp c30, c29, [c28]");
  COMPARE_MACRO_C64(Ldaxp(c30, czr, MemOperand(csp)), "ldaxp c30, czr, [csp]");
}

TEST(morello_c64_ldaxr_c_r_c) {
  SETUP();

  COMPARE_C64(ldaxr(c0, MemOperand(c1)), "ldaxr c0, [c1]");
  COMPARE_C64(ldaxr(c0, MemOperand(csp)), "ldaxr c0, [csp]");
  COMPARE_C64(ldaxr(czr, MemOperand(c1)), "ldaxr czr, [c1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldar(c30, MemOperand(c29)), "ldar c30, [c29]");
  COMPARE_MACRO_C64(Ldar(czr, MemOperand(csp)), "ldar czr, [csp]");
}

TEST(morello_c64_ldct_r_r) {
  SETUP();

  COMPARE_C64(ldct(x0, MemOperand(c1)), "ldct x0, [c1]");
  COMPARE_C64(ldct(x0, MemOperand(csp)), "ldct x0, [csp]");
  COMPARE_C64(ldct(xzr, MemOperand(c1)), "ldct xzr, [c1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldct(x30, MemOperand(c29)), "ldct x30, [c29]");
  COMPARE_MACRO_C64(Ldct(xzr, MemOperand(csp)), "ldct xzr, [csp]");
}

TEST(morello_c64_ldnp_c_rib_c) {
  SETUP();

  COMPARE_C64(ldnp(c0, c1, MemOperand(c2, 272)), "ldnp c0, c1, [c2, #272]");
  COMPARE_C64(ldnp(c0, c1, MemOperand(csp, 272)), "ldnp c0, c1, [csp, #272]");
  COMPARE_C64(ldnp(c0, czr, MemOperand(c2, 272)), "ldnp c0, czr, [c2, #272]");
  COMPARE_C64(ldnp(czr, c1, MemOperand(c2, 272)), "ldnp czr, c1, [c2, #272]");
  COMPARE_C64(ldnp(c0, c1, MemOperand(c2, 0)), "ldnp c0, c1, [c2]");
  COMPARE_C64(ldnp(c0, c1, MemOperand(c2, -1024)), "ldnp c0, c1, [c2, #-1024]");
  COMPARE_C64(ldnp(c0, c1, MemOperand(c2, 1008)), "ldnp c0, c1, [c2, #1008]");
}

TEST(morello_c64_ldnp_c_macro) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldnp(c0, c1, MemOperand(c2)), "ldnp c0, c1, [c2]");
  COMPARE_MACRO_C64(Ldnp(c0, c1, MemOperand(c2, 1008)),
                    "ldnp c0, c1, [c2, #1008]");
  COMPARE_MACRO_C64(Ldnp(c0, c1, MemOperand(c2, -1024)),
                    "ldnp c0, c1, [c2, #-1024]");
  COMPARE_MACRO_C64(Ldnp(czr, c30, MemOperand(csp)), "ldnp czr, c30, [csp]");
  COMPARE_MACRO_C64(Ldnp(c30, czr, MemOperand(csp)), "ldnp c30, czr, [csp]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldnp(c0, c1, MemOperand(c2, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add c16, c2, x16, uxtx\n"
                    "ldnp c0, c1, [c16]");
  // There are no addressing modes other than immediate offset.
  COMPARE_MACRO_C64(Ldnp(c0, c1, MemOperand(c2, x3)),
                    "add c16, c2, x3, uxtx\n"
                    "ldnp c0, c1, [c16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldnp(CPURegister(c0), CPURegister(c1), MemOperand(c2)),
                    "ldnp c0, c1, [c2]");
}

TEST(morello_c64_ldp_c_rib_c) {
  SETUP();

  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 272)), "ldp c0, c1, [c2, #272]");
  COMPARE_C64(ldp(c0, c1, MemOperand(csp, 272)), "ldp c0, c1, [csp, #272]");
  COMPARE_C64(ldp(c0, czr, MemOperand(c2, 272)), "ldp c0, czr, [c2, #272]");
  COMPARE_C64(ldp(czr, c1, MemOperand(c2, 272)), "ldp czr, c1, [c2, #272]");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 0)), "ldp c0, c1, [c2]");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, -1024)), "ldp c0, c1, [c2, #-1024]");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 1008)), "ldp c0, c1, [c2, #1008]");
}

TEST(morello_c64_ldp_c_ribw_c) {
  SETUP();

  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 272, PreIndex)),
              "ldp c0, c1, [c2, #272]!");
  COMPARE_C64(ldp(c0, c1, MemOperand(csp, 272, PreIndex)),
              "ldp c0, c1, [csp, #272]!");
  COMPARE_C64(ldp(c0, czr, MemOperand(c2, 272, PreIndex)),
              "ldp c0, czr, [c2, #272]!");
  COMPARE_C64(ldp(czr, c1, MemOperand(c2, 272, PreIndex)),
              "ldp czr, c1, [c2, #272]!");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 0, PreIndex)),
              "ldp c0, c1, [c2, #0]!");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, -1024, PreIndex)),
              "ldp c0, c1, [c2, #-1024]!");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 1008, PreIndex)),
              "ldp c0, c1, [c2, #1008]!");
}

TEST(morello_c64_ldp_cc_riaw_c) {
  SETUP();

  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 272, PostIndex)),
              "ldp c0, c1, [c2], #272");
  COMPARE_C64(ldp(c0, c1, MemOperand(csp, 272, PostIndex)),
              "ldp c0, c1, [csp], #272");
  COMPARE_C64(ldp(c0, czr, MemOperand(c2, 272, PostIndex)),
              "ldp c0, czr, [c2], #272");
  COMPARE_C64(ldp(czr, c1, MemOperand(c2, 272, PostIndex)),
              "ldp czr, c1, [c2], #272");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 0, PostIndex)),
              "ldp c0, c1, [c2], #0");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, -1024, PostIndex)),
              "ldp c0, c1, [c2], #-1024");
  COMPARE_C64(ldp(c0, c1, MemOperand(c2, 1008, PostIndex)),
              "ldp c0, c1, [c2], #1008");
}

TEST(morello_c64_ldp_c_macro) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2)), "ldp c0, c1, [c2]");
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, 1008)),
                    "ldp c0, c1, [c2, #1008]");
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, -1024)),
                    "ldp c0, c1, [c2, #-1024]");
  COMPARE_MACRO_C64(Ldp(czr, c30, MemOperand(csp)), "ldp czr, c30, [csp]");
  COMPARE_MACRO_C64(Ldp(c30, czr, MemOperand(csp)), "ldp c30, czr, [csp]");

  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, 0, PostIndex)),
                    "ldp c0, c1, [c2], #0");
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, -1024, PostIndex)),
                    "ldp c0, c1, [c2], #-1024");
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, 1008, PostIndex)),
                    "ldp c0, c1, [c2], #1008");
  COMPARE_MACRO_C64(Ldp(czr, c30, MemOperand(csp, 0, PostIndex)),
                    "ldp czr, c30, [csp], #0");
  COMPARE_MACRO_C64(Ldp(c30, czr, MemOperand(csp, 0, PostIndex)),
                    "ldp c30, czr, [csp], #0");

  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, 0, PreIndex)),
                    "ldp c0, c1, [c2, #0]!");
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, -1024, PreIndex)),
                    "ldp c0, c1, [c2, #-1024]!");
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, 1008, PreIndex)),
                    "ldp c0, c1, [c2, #1008]!");
  COMPARE_MACRO_C64(Ldp(czr, c30, MemOperand(csp, 0, PreIndex)),
                    "ldp czr, c30, [csp, #0]!");
  COMPARE_MACRO_C64(Ldp(c30, czr, MemOperand(csp, 0, PreIndex)),
                    "ldp c30, czr, [csp, #0]!");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add c16, c2, x16, uxtx\n"
                    "ldp c0, c1, [c16]");
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, 0x4242, PreIndex)),
                    "mov x16, #0x4242\n"
                    "add c2, c2, x16, uxtx\n"
                    "ldp c0, c1, [c2]");
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, 0x4242, PostIndex)),
                    "ldp c0, c1, [c2]\n"
                    "mov x16, #0x4242\n"
                    "add c2, c2, x16, uxtx");
  // There is no register-offset mode.
  COMPARE_MACRO_C64(Ldp(c0, c1, MemOperand(c2, x3)),
                    "add c16, c2, x3, uxtx\n"
                    "ldp c0, c1, [c16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldp(CPURegister(c0),
                        CPURegister(c1),
                        MemOperand(c2, 0, PostIndex)),
                    "ldp c0, c1, [c2], #0");
}

TEST(morello_c64_ldr_c_riaw_c) {
  SETUP();

  COMPARE_C64(ldr(c0, MemOperand(c1, 0, PostIndex)), "ldr c0, [c1], #0");
  COMPARE_C64(ldr(c0, MemOperand(c1, 672, PostIndex)), "ldr c0, [c1], #672");
  COMPARE_C64(ldr(c0, MemOperand(csp, 672, PostIndex)), "ldr c0, [csp], #672");
  COMPARE_C64(ldr(czr, MemOperand(c1, 672, PostIndex)), "ldr czr, [c1], #672");
  COMPARE_C64(ldr(c0, MemOperand(c1, -4096, PostIndex)),
              "ldr c0, [c1], #-4096");
  COMPARE_C64(ldr(c0, MemOperand(c1, 4080, PostIndex)), "ldr c0, [c1], #4080");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(c0), MemOperand(c1, 0, PostIndex)),
              "ldr c0, [c1], #0");
  COMPARE_C64(ldr(CPURegister(czr), MemOperand(c1, 672, PostIndex)),
              "ldr czr, [c1], #672");
}

TEST(morello_c64_ldr_c_rib_c) {
  SETUP();

  // Direct encodings.
  COMPARE_C64(ldr(c0, MemOperand(c1)), "ldr c0, [c1]");
  COMPARE_C64(ldr(c0, MemOperand(c1, 6928)), "ldr c0, [c1, #6928]");
  COMPARE_C64(ldr(c0, MemOperand(csp, 6928)), "ldr c0, [csp, #6928]");
  COMPARE_C64(ldr(czr, MemOperand(c1, 6928)), "ldr czr, [c1, #6928]");
  COMPARE_C64(ldr(c0, MemOperand(c1, 65520)), "ldr c0, [c1, #65520]");

  // `ldur` can assemble to `ldr`, according to its LoadStoreScalingOption.
  COMPARE_C64(ldur(c0, MemOperand(c1, 256)), "ldr c0, [c1, #256]");
  COMPARE_C64(ldur(c0, MemOperand(c1, 65520)), "ldr c0, [c1, #65520]");

  // A generic CPURegister works the same.
  COMPARE_C64(ldr(CPURegister(c0), MemOperand(c1)), "ldr c0, [c1]");
  COMPARE_C64(ldr(CPURegister(czr), MemOperand(c1, 6928)),
              "ldr czr, [c1, #6928]");
}

TEST(morello_c64_ldr_c_ribw_c) {
  SETUP();

  COMPARE_C64(ldr(c0, MemOperand(c1, 0, PreIndex)), "ldr c0, [c1, #0]!");
  COMPARE_C64(ldr(c0, MemOperand(c1, 672, PreIndex)), "ldr c0, [c1, #672]!");
  COMPARE_C64(ldr(c0, MemOperand(csp, 672, PreIndex)), "ldr c0, [csp, #672]!");
  COMPARE_C64(ldr(czr, MemOperand(c1, 672, PreIndex)), "ldr czr, [c1, #672]!");
  COMPARE_C64(ldr(c0, MemOperand(c1, -4096, PreIndex)),
              "ldr c0, [c1, #-4096]!");
  COMPARE_C64(ldr(c0, MemOperand(c1, 4080, PreIndex)), "ldr c0, [c1, #4080]!");

  // The generic (CPURegister) API calls the same helper.
  COMPARE_C64(ldr(CPURegister(c0), MemOperand(c1, 0, PreIndex)),
              "ldr c0, [c1, #0]!");
  COMPARE_C64(ldr(CPURegister(czr), MemOperand(c1, 672, PreIndex)),
              "ldr czr, [c1, #672]!");
}

TEST(morello_c64_ldr_c_rrb_c) {
  SETUP();

  COMPARE_C64(ldr(c0, MemOperand(c1, w2, UXTW, 4)),
              "ldr c0, [c1, w2, uxtw #4]");
  COMPARE_C64(ldr(c0, MemOperand(c1, w2, SXTW)), "ldr c0, [c1, w2, sxtw]");
  COMPARE_C64(ldr(c0, MemOperand(c1, wzr, SXTW)), "ldr c0, [c1, wzr, sxtw]");
  COMPARE_C64(ldr(c0, MemOperand(csp, w2, SXTW)), "ldr c0, [csp, w2, sxtw]");
  COMPARE_C64(ldr(czr, MemOperand(c1, w2, SXTW)), "ldr czr, [c1, w2, sxtw]");
  COMPARE_C64(ldr(c0, MemOperand(c1, x2, SXTX)), "ldr c0, [c1, x2, sxtx]");
  COMPARE_C64(ldr(c0, MemOperand(c1, xzr, SXTX)), "ldr c0, [c1, xzr, sxtx]");
  COMPARE_C64(ldr(c0, MemOperand(c1, x2)), "ldr c0, [c1, x2]");
  COMPARE_C64(ldr(c0, MemOperand(c1, x2, LSL, 4)), "ldr c0, [c1, x2, lsl #4]");

  // The generic (CPURegister) API calls the same helper.
  COMPARE_C64(ldr(CPURegister(c0), MemOperand(c1, w2, UXTW, 4)),
              "ldr c0, [c1, w2, uxtw #4]");
  COMPARE_C64(ldr(CPURegister(czr), MemOperand(c1, w2, SXTW)),
              "ldr czr, [c1, w2, sxtw]");
}

TEST(morello_c64_ldr_c_macro) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, 0, PostIndex)), "ldr c0, [c1], #0");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, -4096, PostIndex)),
                    "ldr c0, [c1], #-4096");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, 4080, PostIndex)),
                    "ldr c0, [c1], #4080");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1)), "ldr c0, [c1]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, 65520)), "ldr c0, [c1, #65520]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, 0, PreIndex)), "ldr c0, [c1, #0]!");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, -4096, PreIndex)),
                    "ldr c0, [c1, #-4096]!");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, 4080, PreIndex)),
                    "ldr c0, [c1, #4080]!");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, w2, SXTW, 4)),
                    "ldr c0, [c1, w2, sxtw #4]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, x2)), "ldr c0, [c1, x2]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, -16)), "ldur c0, [c1, #-16]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, -256)), "ldur c0, [c1, #-256]");
  COMPARE_MACRO_C64(Ldr(czr, MemOperand(c1, 255)), "ldur czr, [c1, #255]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add c16, c1, x16, uxtx\n"
                    "ldr c0, [c16]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, 0x4242, PreIndex)),
                    "mov x16, #0x4242\n"
                    "add c1, c1, x16, uxtx\n"
                    "ldr c0, [c1]");
  COMPARE_MACRO_C64(Ldr(c0, MemOperand(c1, 0x4242, PostIndex)),
                    "ldr c0, [c1]\n"
                    "mov x16, #0x4242\n"
                    "add c1, c1, x16, uxtx");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Ldr(CPURegister(c0), MemOperand(c1, 0, PostIndex)),
                    "ldr c0, [c1], #0");
}

TEST(morello_c64_ldxp_c_r_c) {
  SETUP();

  COMPARE_C64(ldxp(c0, c1, MemOperand(c2)), "ldxp c0, c1, [c2]");
  COMPARE_C64(ldxp(c0, c1, MemOperand(csp)), "ldxp c0, c1, [csp]");
  COMPARE_C64(ldxp(c0, czr, MemOperand(c2)), "ldxp c0, czr, [c2]");
  COMPARE_C64(ldxp(czr, c1, MemOperand(c2)), "ldxp czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldxp(c30, c29, MemOperand(c28)), "ldxp c30, c29, [c28]");
  COMPARE_MACRO_C64(Ldxp(c30, czr, MemOperand(csp)), "ldxp c30, czr, [csp]");
}

TEST(morello_c64_ldxr_c_r_c) {
  SETUP();

  COMPARE_C64(ldxr(c0, MemOperand(c1)), "ldxr c0, [c1]");
  COMPARE_C64(ldxr(c0, MemOperand(csp)), "ldxr c0, [csp]");
  COMPARE_C64(ldxr(czr, MemOperand(c1)), "ldxr czr, [c1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Ldxr(c30, MemOperand(c29)), "ldxr c30, [c29]");
  COMPARE_MACRO_C64(Ldxr(czr, MemOperand(csp)), "ldxr czr, [csp]");
}


TEST(morello_c64_ret_default) {
  SETUP();

  // `ret()` defaults to `ret(lr)` in A64, but we disassemble this as `ret`.
  COMPARE_C64(ret(), "ret c30");
  COMPARE_MACRO_C64(Ret(), "ret c30");

  // Check that we disassemble `ret(lr)` and `ret(clr)` unambiguously regardless
  // of the ISA.
  COMPARE_C64(dci(RET | Assembler::Rn(lr)), "ret x30");
  COMPARE_C64(dci(RET_c | Assembler::Rn(clr)), "ret c30");
}

TEST(morello_c64_stlr_c_r_c) {
  SETUP();

  COMPARE_C64(stlr(c0, MemOperand(c1)), "stlr c0, [c1]");
  COMPARE_C64(stlr(c0, MemOperand(csp)), "stlr c0, [csp]");
  COMPARE_C64(stlr(czr, MemOperand(c1)), "stlr czr, [c1]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Stlr(c30, MemOperand(c29)), "stlr c30, [c29]");
  COMPARE_MACRO_C64(Stlr(czr, MemOperand(csp)), "stlr czr, [csp]");
}

TEST(morello_c64_stlxp_r_cr_c) {
  SETUP();

  COMPARE_C64(stlxp(w0, c1, c2, MemOperand(c3)), "stlxp w0, c1, c2, [c3]");
  COMPARE_C64(stlxp(w0, c1, c2, MemOperand(csp)), "stlxp w0, c1, c2, [csp]");
  COMPARE_C64(stlxp(w0, c1, czr, MemOperand(c3)), "stlxp w0, c1, czr, [c3]");
  COMPARE_C64(stlxp(w0, czr, c2, MemOperand(c3)), "stlxp w0, czr, c2, [c3]");
  COMPARE_C64(stlxp(wzr, c1, c2, MemOperand(c3)), "stlxp wzr, c1, c2, [c3]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Stlxp(w30, c29, c28, MemOperand(c27)),
                    "stlxp w30, c29, c28, [c27]");
  COMPARE_MACRO_C64(Stlxp(w30, c29, czr, MemOperand(csp)),
                    "stlxp w30, c29, czr, [csp]");
}

TEST(morello_c64_stlxr_r_cr_c) {
  SETUP();

  COMPARE_C64(stlxr(w0, c1, MemOperand(c2)), "stlxr w0, c1, [c2]");
  COMPARE_C64(stlxr(w0, c1, MemOperand(csp)), "stlxr w0, c1, [csp]");
  COMPARE_C64(stlxr(w0, czr, MemOperand(c2)), "stlxr w0, czr, [c2]");
  COMPARE_C64(stlxr(wzr, c1, MemOperand(c2)), "stlxr wzr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Stlxr(w30, c29, MemOperand(c28)), "stlxr w30, c29, [c28]");
  COMPARE_MACRO_C64(Stlxr(wzr, czr, MemOperand(csp)), "stlxr wzr, czr, [csp]");
}

TEST(morello_c64_stnp_c_rib_c) {
  SETUP();

  COMPARE_C64(stnp(c0, c1, MemOperand(c2, 272)), "stnp c0, c1, [c2, #272]");
  COMPARE_C64(stnp(c0, c1, MemOperand(csp, 272)), "stnp c0, c1, [csp, #272]");
  COMPARE_C64(stnp(c0, czr, MemOperand(c2, 272)), "stnp c0, czr, [c2, #272]");
  COMPARE_C64(stnp(czr, c1, MemOperand(c2, 272)), "stnp czr, c1, [c2, #272]");
  COMPARE_C64(stnp(c0, c1, MemOperand(c2, 0)), "stnp c0, c1, [c2]");
  COMPARE_C64(stnp(c0, c1, MemOperand(c2, -1024)), "stnp c0, c1, [c2, #-1024]");
  COMPARE_C64(stnp(c0, c1, MemOperand(c2, 1008)), "stnp c0, c1, [c2, #1008]");
}

TEST(morello_c64_stnp_c_macro) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Stnp(c0, c1, MemOperand(c2)), "stnp c0, c1, [c2]");
  COMPARE_MACRO_C64(Stnp(c0, c1, MemOperand(c2, 1008)),
                    "stnp c0, c1, [c2, #1008]");
  COMPARE_MACRO_C64(Stnp(c0, c1, MemOperand(c2, -1024)),
                    "stnp c0, c1, [c2, #-1024]");
  COMPARE_MACRO_C64(Stnp(czr, c30, MemOperand(csp)), "stnp czr, c30, [csp]");
  COMPARE_MACRO_C64(Stnp(c30, czr, MemOperand(csp)), "stnp c30, czr, [csp]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Stnp(c0, c1, MemOperand(c2, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add c16, c2, x16, uxtx\n"
                    "stnp c0, c1, [c16]");
  // There are no addressing modes other than immediate offset.
  COMPARE_MACRO_C64(Stnp(c0, c1, MemOperand(c2, x3)),
                    "add c16, c2, x3, uxtx\n"
                    "stnp c0, c1, [c16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Stnp(CPURegister(c0), CPURegister(c1), MemOperand(c2)),
                    "stnp c0, c1, [c2]");
}

TEST(morello_c64_stp_c_rib_c) {
  SETUP();

  COMPARE_C64(stp(c0, c1, MemOperand(c2, 272)), "stp c0, c1, [c2, #272]");
  COMPARE_C64(stp(c0, c1, MemOperand(csp, 272)), "stp c0, c1, [csp, #272]");
  COMPARE_C64(stp(c0, czr, MemOperand(c2, 272)), "stp c0, czr, [c2, #272]");
  COMPARE_C64(stp(czr, c1, MemOperand(c2, 272)), "stp czr, c1, [c2, #272]");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, 0)), "stp c0, c1, [c2]");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, -1024)), "stp c0, c1, [c2, #-1024]");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, 1008)), "stp c0, c1, [c2, #1008]");
}

TEST(morello_c64_stp_c_ribw_c) {
  SETUP();

  COMPARE_C64(stp(c0, c1, MemOperand(c2, 272, PreIndex)),
              "stp c0, c1, [c2, #272]!");
  COMPARE_C64(stp(c0, c1, MemOperand(csp, 272, PreIndex)),
              "stp c0, c1, [csp, #272]!");
  COMPARE_C64(stp(c0, czr, MemOperand(c2, 272, PreIndex)),
              "stp c0, czr, [c2, #272]!");
  COMPARE_C64(stp(czr, c1, MemOperand(c2, 272, PreIndex)),
              "stp czr, c1, [c2, #272]!");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, 0, PreIndex)),
              "stp c0, c1, [c2, #0]!");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, -1024, PreIndex)),
              "stp c0, c1, [c2, #-1024]!");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, 1008, PreIndex)),
              "stp c0, c1, [c2, #1008]!");
}

TEST(morello_c64_stp_cc_riaw_c) {
  SETUP();

  COMPARE_C64(stp(c0, c1, MemOperand(c2, 272, PostIndex)),
              "stp c0, c1, [c2], #272");
  COMPARE_C64(stp(c0, c1, MemOperand(csp, 272, PostIndex)),
              "stp c0, c1, [csp], #272");
  COMPARE_C64(stp(c0, czr, MemOperand(c2, 272, PostIndex)),
              "stp c0, czr, [c2], #272");
  COMPARE_C64(stp(czr, c1, MemOperand(c2, 272, PostIndex)),
              "stp czr, c1, [c2], #272");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, 0, PostIndex)),
              "stp c0, c1, [c2], #0");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, -1024, PostIndex)),
              "stp c0, c1, [c2], #-1024");
  COMPARE_C64(stp(c0, c1, MemOperand(c2, 1008, PostIndex)),
              "stp c0, c1, [c2], #1008");
}

TEST(morello_c64_stp_c_macro) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2)), "stp c0, c1, [c2]");
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, 1008)),
                    "stp c0, c1, [c2, #1008]");
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, -1024)),
                    "stp c0, c1, [c2, #-1024]");
  COMPARE_MACRO_C64(Stp(czr, c30, MemOperand(csp)), "stp czr, c30, [csp]");
  COMPARE_MACRO_C64(Stp(c30, czr, MemOperand(csp)), "stp c30, czr, [csp]");

  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, 0, PostIndex)),
                    "stp c0, c1, [c2], #0");
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, -1024, PostIndex)),
                    "stp c0, c1, [c2], #-1024");
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, 1008, PostIndex)),
                    "stp c0, c1, [c2], #1008");
  COMPARE_MACRO_C64(Stp(czr, c30, MemOperand(csp, 0, PostIndex)),
                    "stp czr, c30, [csp], #0");
  COMPARE_MACRO_C64(Stp(c30, czr, MemOperand(csp, 0, PostIndex)),
                    "stp c30, czr, [csp], #0");

  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, 0, PreIndex)),
                    "stp c0, c1, [c2, #0]!");
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, -1024, PreIndex)),
                    "stp c0, c1, [c2, #-1024]!");
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, 1008, PreIndex)),
                    "stp c0, c1, [c2, #1008]!");
  COMPARE_MACRO_C64(Stp(czr, c30, MemOperand(csp, 0, PreIndex)),
                    "stp czr, c30, [csp, #0]!");
  COMPARE_MACRO_C64(Stp(c30, czr, MemOperand(csp, 0, PreIndex)),
                    "stp c30, czr, [csp, #0]!");

  // Unencodable cases.
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add c16, c2, x16, uxtx\n"
                    "stp c0, c1, [c16]");
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, 0x4242, PreIndex)),
                    "mov x16, #0x4242\n"
                    "add c2, c2, x16, uxtx\n"
                    "stp c0, c1, [c2]");
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, 0x4242, PostIndex)),
                    "stp c0, c1, [c2]\n"
                    "mov x16, #0x4242\n"
                    "add c2, c2, x16, uxtx");
  // There is no register-offset mode.
  COMPARE_MACRO_C64(Stp(c0, c1, MemOperand(c2, x3)),
                    "add c16, c2, x3, uxtx\n"
                    "stp c0, c1, [c16]");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Stp(CPURegister(c0),
                        CPURegister(c1),
                        MemOperand(c2, 0, PostIndex)),
                    "stp c0, c1, [c2], #0");
}

TEST(morello_c64_str_c_riaw_c) {
  SETUP();

  COMPARE_C64(str(c0, MemOperand(c1, 0, PostIndex)), "str c0, [c1], #0");
  COMPARE_C64(str(c0, MemOperand(c1, 672, PostIndex)), "str c0, [c1], #672");
  COMPARE_C64(str(c0, MemOperand(csp, 672, PostIndex)), "str c0, [csp], #672");
  COMPARE_C64(str(czr, MemOperand(c1, 672, PostIndex)), "str czr, [c1], #672");
  COMPARE_C64(str(c0, MemOperand(c1, -4096, PostIndex)),
              "str c0, [c1], #-4096");
  COMPARE_C64(str(c0, MemOperand(c1, 4080, PostIndex)), "str c0, [c1], #4080");

  // The generic (CPURegister) API calls the same helper.
  COMPARE_C64(str(CPURegister(c0), MemOperand(c1, 0, PostIndex)),
              "str c0, [c1], #0");
  COMPARE_C64(str(CPURegister(czr), MemOperand(c1, 672, PostIndex)),
              "str czr, [c1], #672");
}

TEST(morello_c64_str_c_rib_c) {
  SETUP();

  // Direct encodings.
  COMPARE_C64(str(c0, MemOperand(c1)), "str c0, [c1]");
  COMPARE_C64(str(c0, MemOperand(c1, 6928)), "str c0, [c1, #6928]");
  COMPARE_C64(str(c0, MemOperand(csp, 6928)), "str c0, [csp, #6928]");
  COMPARE_C64(str(czr, MemOperand(c1, 6928)), "str czr, [c1, #6928]");
  COMPARE_C64(str(c0, MemOperand(c1, 65520)), "str c0, [c1, #65520]");

  // `stur` can assemble to `str`, according to its LoadStoreScalingOption.
  COMPARE_C64(stur(c0, MemOperand(c1, 256)), "str c0, [c1, #256]");
  COMPARE_C64(stur(c0, MemOperand(c1, 65520)), "str c0, [c1, #65520]");

  // The generic (CPURegister) API calls the same helper.
  COMPARE_C64(str(CPURegister(c0), MemOperand(c1)), "str c0, [c1]");
  COMPARE_C64(str(CPURegister(czr), MemOperand(c1, 6928)),
              "str czr, [c1, #6928]");
}

TEST(morello_c64_str_c_ribw_c) {
  SETUP();

  COMPARE_C64(str(c0, MemOperand(c1, 0, PreIndex)), "str c0, [c1, #0]!");
  COMPARE_C64(str(c0, MemOperand(c1, 672, PreIndex)), "str c0, [c1, #672]!");
  COMPARE_C64(str(c0, MemOperand(csp, 672, PreIndex)), "str c0, [csp, #672]!");
  COMPARE_C64(str(czr, MemOperand(c1, 672, PreIndex)), "str czr, [c1, #672]!");
  COMPARE_C64(str(c0, MemOperand(c1, -4096, PreIndex)),
              "str c0, [c1, #-4096]!");
  COMPARE_C64(str(c0, MemOperand(c1, 4080, PreIndex)), "str c0, [c1, #4080]!");

  // The generic (CPURegister) API calls the same helper.
  COMPARE_C64(str(CPURegister(c0), MemOperand(c1, 0, PreIndex)),
              "str c0, [c1, #0]!");
  COMPARE_C64(str(CPURegister(czr), MemOperand(c1, 672, PreIndex)),
              "str czr, [c1, #672]!");
}

TEST(morello_c64_str_c_rrb_c) {
  SETUP();

  COMPARE_C64(str(c0, MemOperand(c1, w2, UXTW, 4)),
              "str c0, [c1, w2, uxtw #4]");
  COMPARE_C64(str(c0, MemOperand(c1, w2, SXTW)), "str c0, [c1, w2, sxtw]");
  COMPARE_C64(str(c0, MemOperand(c1, wzr, SXTW)), "str c0, [c1, wzr, sxtw]");
  COMPARE_C64(str(c0, MemOperand(csp, w2, SXTW)), "str c0, [csp, w2, sxtw]");
  COMPARE_C64(str(czr, MemOperand(c1, w2, SXTW)), "str czr, [c1, w2, sxtw]");
  COMPARE_C64(str(c0, MemOperand(c1, x2, SXTX)), "str c0, [c1, x2, sxtx]");
  COMPARE_C64(str(c0, MemOperand(c1, xzr, SXTX)), "str c0, [c1, xzr, sxtx]");
  COMPARE_C64(str(c0, MemOperand(c1, x2)), "str c0, [c1, x2]");
  COMPARE_C64(str(c0, MemOperand(c1, x2, LSL, 4)), "str c0, [c1, x2, lsl #4]");

  // The generic (CPURegister) API calls the same helper.
  COMPARE_C64(str(CPURegister(c0), MemOperand(c1, w2, UXTW, 4)),
              "str c0, [c1, w2, uxtw #4]");
  COMPARE_C64(str(CPURegister(czr), MemOperand(c1, w2, SXTW)),
              "str czr, [c1, w2, sxtw]");
}

TEST(morello_c64_str_c_macro) {
  SETUP();

  // Encodable cases.
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, 0, PostIndex)), "str c0, [c1], #0");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, -4096, PostIndex)),
                    "str c0, [c1], #-4096");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, 4080, PostIndex)),
                    "str c0, [c1], #4080");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1)), "str c0, [c1]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, 65520)), "str c0, [c1, #65520]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, 0, PreIndex)), "str c0, [c1, #0]!");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, -4096, PreIndex)),
                    "str c0, [c1, #-4096]!");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, 4080, PreIndex)),
                    "str c0, [c1, #4080]!");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, w2, SXTW, 4)),
                    "str c0, [c1, w2, sxtw #4]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, x2)), "str c0, [c1, x2]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, -16)), "stur c0, [c1, #-16]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, -256)), "stur c0, [c1, #-256]");
  COMPARE_MACRO_C64(Str(czr, MemOperand(c1, 255)), "stur czr, [c1, #255]");

  // Unencodable cases.
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, 0x4242)),
                    "mov x16, #0x4242\n"
                    "add c16, c1, x16, uxtx\n"
                    "str c0, [c16]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, 0x4242, PreIndex)),
                    "mov x16, #0x4242\n"
                    "add c1, c1, x16, uxtx\n"
                    "str c0, [c1]");
  COMPARE_MACRO_C64(Str(c0, MemOperand(c1, 0x4242, PostIndex)),
                    "str c0, [c1]\n"
                    "mov x16, #0x4242\n"
                    "add c1, c1, x16, uxtx");

  // A generic CPURegister produces the same result.
  COMPARE_MACRO_C64(Str(CPURegister(c0), MemOperand(c1, 0, PostIndex)),
                    "str c0, [c1], #0");
}

TEST(morello_c64_stxp_r_cr_c) {
  SETUP();

  COMPARE_C64(stxp(w0, c1, c2, MemOperand(c3)), "stxp w0, c1, c2, [c3]");
  COMPARE_C64(stxp(w0, c1, c2, MemOperand(csp)), "stxp w0, c1, c2, [csp]");
  COMPARE_C64(stxp(w0, c1, czr, MemOperand(c3)), "stxp w0, c1, czr, [c3]");
  COMPARE_C64(stxp(w0, czr, c2, MemOperand(c3)), "stxp w0, czr, c2, [c3]");
  COMPARE_C64(stxp(wzr, c1, c2, MemOperand(c3)), "stxp wzr, c1, c2, [c3]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Stxp(w30, c29, c28, MemOperand(c27)),
                    "stxp w30, c29, c28, [c27]");
  COMPARE_MACRO_C64(Stxp(w30, c29, czr, MemOperand(csp)),
                    "stxp w30, c29, czr, [csp]");
}

TEST(morello_c64_stxr_r_cr_c) {
  SETUP();

  COMPARE_C64(stxr(w0, c1, MemOperand(c2)), "stxr w0, c1, [c2]");
  COMPARE_C64(stxr(w0, c1, MemOperand(csp)), "stxr w0, c1, [csp]");
  COMPARE_C64(stxr(w0, czr, MemOperand(c2)), "stxr w0, czr, [c2]");
  COMPARE_C64(stxr(wzr, c1, MemOperand(c2)), "stxr wzr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Stxr(w30, c29, MemOperand(c28)), "stxr w30, c29, [c28]");
  COMPARE_MACRO_C64(Stxr(wzr, czr, MemOperand(csp)), "stxr wzr, czr, [csp]");
}

TEST(morello_c64_swp_cc_r_c) {
  SETUP();

  COMPARE_C64(swp(c0, c1, MemOperand(c2)), "swp c0, c1, [c2]");
  COMPARE_C64(swp(c0, c1, MemOperand(csp)), "swp c0, c1, [csp]");
  COMPARE_C64(swp(c0, czr, MemOperand(c2)), "swp c0, czr, [c2]");
  COMPARE_C64(swp(czr, c1, MemOperand(c2)), "swp czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Swp(c30, c29, MemOperand(c28)), "swp c30, c29, [c28]");
  COMPARE_MACRO_C64(Swp(c30, czr, MemOperand(csp)), "swp c30, czr, [csp]");
}

TEST(morello_c64_swpa_cc_r_c) {
  SETUP();

  COMPARE_C64(swpa(c0, c1, MemOperand(c2)), "swpa c0, c1, [c2]");
  COMPARE_C64(swpa(c0, c1, MemOperand(csp)), "swpa c0, c1, [csp]");
  COMPARE_C64(swpa(c0, czr, MemOperand(c2)), "swpa c0, czr, [c2]");
  COMPARE_C64(swpa(czr, c1, MemOperand(c2)), "swpa czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Swpa(c30, c29, MemOperand(c28)), "swpa c30, c29, [c28]");
  COMPARE_MACRO_C64(Swpa(c30, czr, MemOperand(csp)), "swpa c30, czr, [csp]");
}

TEST(morello_c64_swpal_cc_r_c) {
  SETUP();

  COMPARE_C64(swpal(c0, c1, MemOperand(c2)), "swpal c0, c1, [c2]");
  COMPARE_C64(swpal(c0, c1, MemOperand(csp)), "swpal c0, c1, [csp]");
  COMPARE_C64(swpal(c0, czr, MemOperand(c2)), "swpal c0, czr, [c2]");
  COMPARE_C64(swpal(czr, c1, MemOperand(c2)), "swpal czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Swpal(c30, c29, MemOperand(c28)), "swpal c30, c29, [c28]");
  COMPARE_MACRO_C64(Swpal(c30, czr, MemOperand(csp)), "swpal c30, czr, [csp]");
}

TEST(morello_c64_swpl_cc_r_c) {
  SETUP();

  COMPARE_C64(swpl(c0, c1, MemOperand(c2)), "swpl c0, c1, [c2]");
  COMPARE_C64(swpl(c0, c1, MemOperand(csp)), "swpl c0, c1, [csp]");
  COMPARE_C64(swpl(c0, czr, MemOperand(c2)), "swpl c0, czr, [c2]");
  COMPARE_C64(swpl(czr, c1, MemOperand(c2)), "swpl czr, c1, [c2]");

  // The MacroAssembler is a simple pass-through.
  COMPARE_MACRO_C64(Swpl(c30, c29, MemOperand(c28)), "swpl c30, c29, [c28]");
  COMPARE_MACRO_C64(Swpl(c30, czr, MemOperand(csp)), "swpl c30, czr, [csp]");
}

}  // namespace aarch64
}  // namespace vixl
