
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 21 01:33:06 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar 21 01:33:20 2025
viaInitial ends at Fri Mar 21 01:33:20 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.27min, fe_mem=472.1M) ***
*** Begin netlist parsing (mem=472.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.v'

*** Memory Usage v#1 (Current mem = 477.145M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=477.1M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 22793 stdCell insts.

*** Memory Usage v#1 (Current mem = 546.977M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:11.9, real=0:00:17.0, peak res=296.6M, current mem=666.9M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=311.9M, current mem=684.2M)
Current (total cpu=0:00:11.9, real=0:00:17.0, peak res=311.9M, current mem=684.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat core
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for mac_array_instance (mac_array_col8_bw8_bw_psum19_pr8) and all their descendants.
Reset to color id 0 for ofifo_inst (ofifo_col8_bw19) and all their descendants.
Reset to color id 0 for qmem_instance (sram_w16_sram_bit64_1) and all their descendants.
Reset to color id 0 for kmem_instance (sram_w16_sram_bit64_0) and all their descendants.
Reset to color id 0 for psum_mem_instance (sram_w16_sram_bit152) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 799.695M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar 21 01:33:42 2025
viaInitial ends at Fri Mar 21 01:33:42 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.28min, fe_real=0.63min, fe_mem=664.5M) ***
*** Begin netlist parsing (mem=664.5M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/core.v.gz'

*** Memory Usage v#1 (Current mem = 664.473M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=664.5M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 30220 stdCell insts.

*** Memory Usage v#1 (Current mem = 715.484M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:18.1, real=0:00:39.0, peak res=436.2M, current mem=852.5M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=446.4M, current mem=863.7M)
Current (total cpu=0:00:18.1, real=0:00:39.0, peak res=446.4M, current mem=863.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/core.fp.gz (mem = 871.7M).
*info: reset 32387 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 909200 907600)
 ... processed partition successfully.
There are 242 nets with weight being set
There are 541 nets with bottomPreferredRoutingLayer being set
There are 242 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 871.7M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/core.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/core.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.2 real=0:00:01.0 mem=881.6M) ***
Total net length = 4.969e+05 (2.411e+05 2.558e+05) (ext = 1.881e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/core.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Fri Mar 21 01:30:18 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 32299 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.4 real=0:00:00.0 mem=928.1M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/core.def.gz', current time is Fri Mar 21 01:33:46 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
DEF file '/home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/core.def.gz' is parsed, current time is Fri Mar 21 01:33:46 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 4888 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 2232 warning(s), 4 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 950.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 7
  Overlap     : 0
End Summary

  Verification Complete : 7 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:27.1  MEM: 452.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar 21 01:34:53 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (454.6000, 453.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:34:54 **** Processed 5000 nets.
**** 01:34:54 **** Processed 10000 nets.
**** 01:34:54 **** Processed 15000 nets.
**** 01:34:54 **** Processed 20000 nets.
**** 01:34:54 **** Processed 25000 nets.
**** 01:34:55 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Mar 21 01:34:56 2025
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.1  MEM: -0.477M)

<CMD> selectWire 10.0000 274.4350 444.6000 274.7650 1 VSS
<CMD> optDesign -postroute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Estimated cell power/ground rail width = 0.365 um
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1037.2M, totSessionCpu=0:01:07 **
#Created 847 library cell signatures
#Created 32387 NETS and 0 SPECIALNETS signatures
#Created 56158 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.46 (MB), peak = 1256.53 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.70 (MB), peak = 1256.53 (MB)
Begin checking placement ... (start mem=1037.2M, init mem=1037.2M)
*info: Placed = 56157          (Fixed = 66)
*info: Unplaced = 0           
Placement Density:98.35%(185418/188529)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1037.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Opt: RC extraction mode changed to 'detail'
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30220

Instance distribution across the VT partitions:

 LVT : inst = 13721 (45.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13721 (45.4%)

 HVT : inst = 16499 (54.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16499 (54.6%)

Reporting took 0 sec
All-RC-Corners-Per-Net-In-Memory is turned ON...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56157 and nets=32387 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1026.6M)
Extracted 10.0006% (CPU Time= 0:00:00.7  MEM= 1081.8M)
Extracted 20.0006% (CPU Time= 0:00:00.8  MEM= 1088.8M)
Extracted 30.0006% (CPU Time= 0:00:01.0  MEM= 1094.8M)
Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 1100.8M)
Extracted 50.0006% (CPU Time= 0:00:01.4  MEM= 1106.8M)
Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1113.8M)
Extracted 70.0006% (CPU Time= 0:00:02.2  MEM= 1117.8M)
Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1120.8M)
Extracted 90.0006% (CPU Time= 0:00:03.5  MEM= 1124.8M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1126.8M)
Number of Extracted Resistors     : 586854
Number of Extracted Ground Cap.   : 577358
Number of Extracted Coupling Cap. : 950404
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1107.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:04.0  MEM: 1107.758M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32387,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1296 CPU=0:00:07.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1296.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32387,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1265.66 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1265.7M) ***
*** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=0:01:28 mem=1265.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1265.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1265.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1265.7M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1265.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.298  | -0.385  |
|           TNS (ns):|-307.454 |-289.260 | -18.195 |
|    Violating Paths:|  1871   |  1719   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.596%
       (98.349% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1265.7M
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1183.4M, totSessionCpu=0:01:29 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1250.19M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 242 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.39 |          0|          0|          0|  98.35  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.39 |          0|          0|          0|  98.35  |   0:00:00.0|    1504.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 242 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1504.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 1379.4M, totSessionCpu=0:01:35 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1379.41M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1379.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1379.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1389.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1389.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1379.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.298  | -0.385  |
|           TNS (ns):|-307.454 |-289.260 | -18.195 |
|    Violating Paths:|  1871   |  1719   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.596%
       (98.349% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1389.4M
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 1379.4M, totSessionCpu=0:01:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1351.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1351.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1351.8M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1351.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.298  | -0.385  |
|           TNS (ns):|-307.454 |-289.260 | -18.195 |
|    Violating Paths:|  1871   |  1719   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.596%
       (98.349% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1351.8M
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1313.6M, totSessionCpu=0:01:37 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 01:36:33 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32385 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#964/32145 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1122.47 (MB), peak = 1256.53 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 10.33 (MB)
#Total memory = 1124.43 (MB)
#Peak memory = 1256.53 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 7
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            7        7
#	Totals        7        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.84 (MB), peak = 1256.53 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1144.70 (MB), peak = 1256.53 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1144.77 (MB), peak = 1256.53 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.39 (MB), peak = 1256.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 615274 um.
#Total half perimeter of net bounding box = 533624 um.
#Total wire length on LAYER M1 = 634 um.
#Total wire length on LAYER M2 = 152793 um.
#Total wire length on LAYER M3 = 220484 um.
#Total wire length on LAYER M4 = 147622 um.
#Total wire length on LAYER M5 = 56004 um.
#Total wire length on LAYER M6 = 8966 um.
#Total wire length on LAYER M7 = 11576 um.
#Total wire length on LAYER M8 = 17194 um.
#Total number of vias = 231805
#Total number of multi-cut vias = 161821 ( 69.8%)
#Total number of single cut vias = 69984 ( 30.2%)
#Up-Via Summary (total 231805):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68187 ( 64.2%)     38089 ( 35.8%)     106276
#  Metal 2        1586 (  1.7%)     91286 ( 98.3%)      92872
#  Metal 3         138 (  0.6%)     22590 ( 99.4%)      22728
#  Metal 4          22 (  0.4%)      6221 ( 99.6%)       6243
#  Metal 5           6 (  0.4%)      1624 ( 99.6%)       1630
#  Metal 6          20 (  1.7%)      1150 ( 98.3%)       1170
#  Metal 7          25 (  2.8%)       861 ( 97.2%)        886
#-----------------------------------------------------------
#                69984 ( 30.2%)    161821 ( 69.8%)     231805 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.30 (MB)
#Total memory = 1136.74 (MB)
#Peak memory = 1256.53 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1138.71 (MB), peak = 1256.53 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 615274 um.
#Total half perimeter of net bounding box = 533624 um.
#Total wire length on LAYER M1 = 634 um.
#Total wire length on LAYER M2 = 152793 um.
#Total wire length on LAYER M3 = 220484 um.
#Total wire length on LAYER M4 = 147622 um.
#Total wire length on LAYER M5 = 56004 um.
#Total wire length on LAYER M6 = 8966 um.
#Total wire length on LAYER M7 = 11576 um.
#Total wire length on LAYER M8 = 17194 um.
#Total number of vias = 231805
#Total number of multi-cut vias = 161821 ( 69.8%)
#Total number of single cut vias = 69984 ( 30.2%)
#Up-Via Summary (total 231805):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68187 ( 64.2%)     38089 ( 35.8%)     106276
#  Metal 2        1586 (  1.7%)     91286 ( 98.3%)      92872
#  Metal 3         138 (  0.6%)     22590 ( 99.4%)      22728
#  Metal 4          22 (  0.4%)      6221 ( 99.6%)       6243
#  Metal 5           6 (  0.4%)      1624 ( 99.6%)       1630
#  Metal 6          20 (  1.7%)      1150 ( 98.3%)       1170
#  Metal 7          25 (  2.8%)       861 ( 97.2%)        886
#-----------------------------------------------------------
#                69984 ( 30.2%)    161821 ( 69.8%)     231805 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.27% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.79 (MB), peak = 1256.53 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1149.91 (MB), peak = 1256.53 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 615274 um.
#Total half perimeter of net bounding box = 533624 um.
#Total wire length on LAYER M1 = 634 um.
#Total wire length on LAYER M2 = 152793 um.
#Total wire length on LAYER M3 = 220484 um.
#Total wire length on LAYER M4 = 147622 um.
#Total wire length on LAYER M5 = 56004 um.
#Total wire length on LAYER M6 = 8966 um.
#Total wire length on LAYER M7 = 11576 um.
#Total wire length on LAYER M8 = 17194 um.
#Total number of vias = 231805
#Total number of multi-cut vias = 161833 ( 69.8%)
#Total number of single cut vias = 69972 ( 30.2%)
#Up-Via Summary (total 231805):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68179 ( 64.2%)     38097 ( 35.8%)     106276
#  Metal 2        1583 (  1.7%)     91289 ( 98.3%)      92872
#  Metal 3         137 (  0.6%)     22591 ( 99.4%)      22728
#  Metal 4          22 (  0.4%)      6221 ( 99.6%)       6243
#  Metal 5           6 (  0.4%)      1624 ( 99.6%)       1630
#  Metal 6          20 (  1.7%)      1150 ( 98.3%)       1170
#  Metal 7          25 (  2.8%)       861 ( 97.2%)        886
#-----------------------------------------------------------
#                69972 ( 30.2%)    161833 ( 69.8%)     231805 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 23.73 (MB)
#Total memory = 1148.17 (MB)
#Peak memory = 1256.53 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32387 NETS and 0 SPECIALNETS signatures
#Created 56158 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.35 (MB), peak = 1256.53 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.50 (MB), peak = 1256.53 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = -43.34 (MB)
#Total memory = 1077.75 (MB)
#Peak memory = 1256.53 (MB)
#Number of warnings = 29
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 01:36:55 2025
#
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1317.3M, totSessionCpu=0:01:59 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56157 and nets=32387 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1317.3M)
Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 1366.4M)
Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1366.4M)
Extracted 30.0004% (CPU Time= 0:00:01.1  MEM= 1366.4M)
Extracted 40.0004% (CPU Time= 0:00:01.3  MEM= 1366.4M)
Extracted 50.0006% (CPU Time= 0:00:01.5  MEM= 1366.4M)
Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1370.4M)
Extracted 70.0005% (CPU Time= 0:00:02.2  MEM= 1370.4M)
Extracted 80.0004% (CPU Time= 0:00:02.7  MEM= 1370.4M)
Extracted 90.0004% (CPU Time= 0:00:03.7  MEM= 1370.4M)
Extracted 100% (CPU Time= 0:00:04.2  MEM= 1371.4M)
Number of Extracted Resistors     : 586844
Number of Extracted Ground Cap.   : 577352
Number of Extracted Coupling Cap. : 950436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1360.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1360.434M)
**optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1325.8M, totSessionCpu=0:02:04 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32387,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1429.53 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 1429.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32387,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1405.57 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1405.6M) ***
*** Done Building Timing Graph (cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:02:19 mem=1405.6M)
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1344.1M, totSessionCpu=0:02:19 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1344.1M, totSessionCpu=0:02:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1401.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1401.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1401.3M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1346.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1346.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.298  | -0.385  |
|           TNS (ns):|-307.452 |-289.257 | -18.195 |
|    Violating Paths:|  1871   |  1719   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.596%
       (98.349% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1346.1M
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1344.1M, totSessionCpu=0:02:22 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
invalid command name "verityGeometry"
invalid command name "verityGeometry"
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1345.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:26.9  MEM: 351.2M)

<CMD> optDesign -postroute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1459.3M, totSessionCpu=0:02:59 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 32387 NETS and 0 SPECIALNETS signatures
#Created 56158 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.80 (MB), peak = 1531.54 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.80 (MB), peak = 1531.54 (MB)
Begin checking placement ... (start mem=1459.3M, init mem=1459.3M)
*info: Placed = 56157          (Fixed = 66)
*info: Unplaced = 0           
Placement Density:98.35%(185418/188529)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1459.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30220

Instance distribution across the VT partitions:

 LVT : inst = 13721 (45.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13721 (45.4%)

 HVT : inst = 16499 (54.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16499 (54.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56157 and nets=32387 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1448.3M)
Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 1513.5M)
Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1513.5M)
Extracted 30.0004% (CPU Time= 0:00:01.1  MEM= 1513.5M)
Extracted 40.0004% (CPU Time= 0:00:01.3  MEM= 1513.5M)
Extracted 50.0006% (CPU Time= 0:00:01.5  MEM= 1513.5M)
Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1517.5M)
Extracted 70.0005% (CPU Time= 0:00:02.3  MEM= 1517.5M)
Extracted 80.0004% (CPU Time= 0:00:02.8  MEM= 1517.5M)
Extracted 90.0004% (CPU Time= 0:00:03.8  MEM= 1517.5M)
Extracted 100% (CPU Time= 0:00:04.3  MEM= 1517.5M)
Number of Extracted Resistors     : 586844
Number of Extracted Ground Cap.   : 577352
Number of Extracted Coupling Cap. : 950436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1497.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:05.0  MEM: 1497.449M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32387,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1546.62 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 1546.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32387,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1522.67 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1522.7M) ***
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:03:20 mem=1522.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1522.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1522.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1522.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1522.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.298  | -0.385  |
|           TNS (ns):|-307.452 |-289.257 | -18.195 |
|    Violating Paths:|  1871   |  1719   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.596%
       (98.349% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1522.7M
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1425.4M, totSessionCpu=0:03:21 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.385
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 242 clock nets excluded from IPO operation.
*info: 242 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.385 TNS Slack -307.450 Density 98.35
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.298|   -0.385|-289.255| -307.450|    98.35%|   0:00:00.0| 1663.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.298|   -0.385|-288.999| -307.194|    98.35%|   0:00:01.0| 1649.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -0.298|   -0.385|-288.724| -306.918|    98.35%|   0:00:01.0| 1649.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/CP                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -0.396|-291.960| -311.811|    98.35%|   0:00:06.0| 1657.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
|  -0.284|   -0.396|-291.678| -311.529|    98.35%|   0:00:00.0| 1657.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.282|   -0.396|-290.615| -310.467|    98.34%|   0:00:01.0| 1657.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
|  -0.281|   -0.396|-290.083| -309.935|    98.34%|   0:00:01.0| 1657.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.281|   -0.396|-290.004| -309.855|    98.34%|   0:00:00.0| 1657.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.281|   -0.396|-289.878| -309.729|    98.34%|   0:00:01.0| 1657.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.276|   -0.396|-288.685| -308.515|    98.33%|   0:00:08.0| 1641.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.276|   -0.396|-288.646| -308.476|    98.33%|   0:00:00.0| 1641.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.276|   -0.396|-288.585| -308.415|    98.32%|   0:00:01.0| 1641.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.276|   -0.396|-288.585| -308.415|    98.32%|   0:00:00.0| 1641.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.7 real=0:00:20.0 mem=1641.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.8 real=0:00:20.0 mem=1641.2M) ***
** GigaOpt Optimizer WNS Slack -0.396 TNS Slack -308.415 Density 98.32
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 5 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 245 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:19.3 real=0:00:20.0 mem=1641.2M) ***
*** Starting refinePlace (0:03:48 mem=1630.2M) ***
Density distribution unevenness ratio = 0.895%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1630.2MB
Summary Report:
Instances move: 0 (out of 30164 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1630.2MB
*** Finished refinePlace (0:03:49 mem=1630.2M) ***
Density distribution unevenness ratio = 0.893%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 245 clock nets excluded from IPO operation.
*info: 245 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.396 TNS Slack -308.646 Density 98.32
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.276|   -0.396|-288.816| -308.646|    98.32%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -0.276|   -0.396|-287.986| -307.816|    98.32%|   0:00:05.0| 1649.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
|  -0.276|   -0.396|-287.912| -307.742|    98.32%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
|  -0.276|   -0.396|-287.912| -307.742|    98.33%|   0:00:03.0| 1649.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|  -0.276|   -0.396|-287.909| -307.739|    98.33%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 21 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.279|   -0.394|-276.758| -296.325|    98.33%|   0:00:16.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.279|   -0.394|-276.540| -296.107|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.279|   -0.394|-276.469| -296.036|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
|  -0.279|   -0.394|-276.436| -296.003|    98.33%|   0:00:01.0| 1653.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_33_/D                                           |
|  -0.279|   -0.394|-276.390| -295.957|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_63_/D                                         |
|  -0.279|   -0.394|-276.364| -295.931|    98.33%|   0:00:01.0| 1653.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/D                                         |
|  -0.279|   -0.394|-276.342| -295.909|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
|  -0.279|   -0.394|-276.311| -295.878|    98.33%|   0:00:01.0| 1653.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
|  -0.279|   -0.394|-276.268| -295.835|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 10 and inserted 10 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.279|   -0.393|-268.215| -287.904|    98.33%|   0:00:13.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.279|   -0.393|-267.987| -287.676|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -0.279|   -0.393|-267.966| -287.655|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_44_/D                                         |
|  -0.279|   -0.393|-267.927| -287.616|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
|  -0.279|   -0.393|-267.906| -287.595|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.279|   -0.393|-267.751| -287.440|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.279|   -0.393|-267.646| -287.335|    98.33%|   0:00:01.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -0.279|   -0.393|-267.607| -287.296|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_/D   |
|  -0.279|   -0.393|-267.547| -287.236|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -0.279|   -0.393|-267.427| -287.117|    98.33%|   0:00:01.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_11_/D   |
|  -0.279|   -0.393|-267.231| -286.921|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_11_/D   |
|  -0.279|   -0.393|-267.231| -286.921|    98.33%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:38.0 real=0:00:43.0 mem=1653.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.0 real=0:00:43.0 mem=1653.2M) ***
** GigaOpt Optimizer WNS Slack -0.393 TNS Slack -286.921 Density 98.33
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 10 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 264 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:38.4 real=0:00:43.0 mem=1653.2M) ***
*** Starting refinePlace (0:04:33 mem=1634.2M) ***
Density distribution unevenness ratio = 0.883%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1634.2MB
Summary Report:
Instances move: 0 (out of 30196 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1634.2MB
*** Finished refinePlace (0:04:33 mem=1634.2M) ***
Density distribution unevenness ratio = 0.881%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.279 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -0.2788
        slack threshold: 1.1412
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 964 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.393 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.3929
        slack threshold: 1.0271
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 964 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1632.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1632.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1632.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1632.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.393  | -0.279  | -0.393  |
|           TNS (ns):|-286.925 |-267.235 | -19.690 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1632.7M
**optDesign ... cpu = 0:01:37, real = 0:01:44, mem = 1465.7M, totSessionCpu=0:04:36 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 01:40:21 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_35 connects to NET FE_USKN4143_CTS_154 at location ( 161.900 239.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4143_CTS_154 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4105_CTS_148 connects to NET FE_USKN4122_CTS_148 at location ( 167.700 191.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4122_CTS_148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4110_CTS_165 connects to NET FE_USKN4110_CTS_165 at location ( 250.300 29.070 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4110_CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4086_CTS_148 connects to NET FE_USKN4086_CTS_148 at location ( 156.300 184.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4086_CTS_148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4057_CTS_144 connects to NET FE_USKN4057_CTS_144 at location ( 59.700 146.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4057_CTS_144 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4062_CTS_173 connects to NET FE_USKN4032_CTS_173 at location ( 228.500 142.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4032_CTS_173 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 connects to NET CTS_174 at location ( 378.100 135.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_1 connects to NET CTS_174 at location ( 348.700 70.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_50 connects to NET CTS_172 at location ( 237.500 88.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4110_CTS_165 connects to NET CTS_165 at location ( 252.100 28.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_35 connects to NET CTS_163 at location ( 159.500 239.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_37 connects to NET CTS_156 at location ( 161.500 200.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_156 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4086_CTS_148 connects to NET CTS_148 at location ( 158.700 183.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4057_CTS_144 connects to NET CTS_144 at location ( 61.900 146.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_144 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_20 connects to NET CTS_143 at location ( 98.700 138.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_143 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_9 connects to NET CTS_137 at location ( 222.700 214.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_137 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/fifo_mux_2_1g/U2 connects to NET pmem_in[74] at location ( 222.500 231.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[74] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_0__fifo_instance/U134 connects to NET array_out[12] at location ( 41.100 111.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET array_out[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_20 connects to NET mac_array_instance/FE_USKN4055_CTS_70 at location ( 391.100 304.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN4055_CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_23 connects to NET mac_array_instance/CTS_74 at location ( 289.900 329.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_65 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 32 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 51
#  Number of instances deleted (including moved) = 23
#  Number of instances resized = 125
#  Number of instances with same cell size swap = 2
#  Number of instances with pin swaps = 27
#  Total number of placement changes (moved instances are counted twice) = 199
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32413 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#964/32173 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1137.44 (MB), peak = 1531.54 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 189.120 313.300 ) on M1 for NET CTS_135. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 221.760 214.300 ) on M1 for NET CTS_137. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 247.560 214.300 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 97.355 138.700 ) on M1 for NET CTS_143. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 60.545 145.870 ) on M1 for NET CTS_144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 158.200 183.700 ) on M1 for NET CTS_148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 160.555 199.900 ) on M1 for NET CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 159.600 239.400 ) on M1 for NET CTS_163. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 251.145 28.925 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 237.650 87.995 ) on M1 for NET CTS_172. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 348.850 69.995 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 378.250 134.795 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 234.555 131.500 ) on M1 for NET FE_PSN4197_pmem_in_99_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 288.220 19.880 ) on M1 for NET FE_PSN4198_pmem_in_147_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 161.550 183.700 ) on M1 for NET FE_PSN4199_pmem_in_30_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 224.350 214.300 ) on M1 for NET FE_PSN4200_pmem_in_63_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 228.150 142.300 ) on M1 for NET FE_USKN4032_CTS_173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 59.675 145.900 ) on M1 for NET FE_USKN4057_CTS_144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 156.450 184.000 ) on M1 for NET FE_USKN4086_CTS_148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.275 28.900 ) on M1 for NET FE_USKN4110_CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#402 routed nets are extracted.
#    193 (0.60%) extracted nets are partially routed.
#31749 routed nets are imported.
#22 (0.07%) nets are without wires.
#242 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32415.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 193
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 01:40:25 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 01:40:26 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2189          79       22952    92.21%
#  Metal 2        V        2189          84       22952     1.41%
#  Metal 3        H        2268           0       22952     0.22%
#  Metal 4        V        1579         694       22952     3.26%
#  Metal 5        H        2268           0       22952     0.00%
#  Metal 6        V        2273           0       22952     0.00%
#  Metal 7        H         567           0       22952     0.00%
#  Metal 8        V         568           0       22952     0.00%
#  --------------------------------------------------------------
#  Total                  13902       4.71%  183616    12.14%
#
#  272 nets (0.84%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1138.78 (MB), peak = 1531.54 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.92 (MB), peak = 1531.54 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.04 (MB), peak = 1531.54 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 242 (skipped).
#Total number of routable nets = 32173.
#Total number of nets in the design = 32415.
#
#215 routable nets have only global wires.
#31958 routable nets have only detail routed wires.
#74 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#544 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 61                 13             141  
#-------------------------------------------------------------------
#        Total                 61                 13             141  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                272                346           31555  
#-------------------------------------------------------------------
#        Total                272                346           31555  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      6(0.03%)      2(0.01%)   (0.04%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615876 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 634 um.
#Total wire length on LAYER M2 = 152815 um.
#Total wire length on LAYER M3 = 220816 um.
#Total wire length on LAYER M4 = 147856 um.
#Total wire length on LAYER M5 = 56004 um.
#Total wire length on LAYER M6 = 8972 um.
#Total wire length on LAYER M7 = 11585 um.
#Total wire length on LAYER M8 = 17194 um.
#Total number of vias = 231934
#Total number of multi-cut vias = 161733 ( 69.7%)
#Total number of single cut vias = 70201 ( 30.3%)
#Up-Via Summary (total 231934):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68247 ( 64.2%)     38051 ( 35.8%)     106298
#  Metal 2        1668 (  1.8%)     91245 ( 98.2%)      92913
#  Metal 3         201 (  0.9%)     22581 ( 99.1%)      22782
#  Metal 4          26 (  0.4%)      6221 ( 99.6%)       6247
#  Metal 5          10 (  0.6%)      1624 ( 99.4%)       1634
#  Metal 6          24 (  2.0%)      1150 ( 98.0%)       1174
#  Metal 7          25 (  2.8%)       861 ( 97.2%)        886
#-----------------------------------------------------------
#                70201 ( 30.3%)    161733 ( 69.7%)     231934 
#
#Total number of involved priority nets 58
#Maximum src to sink distance for priority net 447.9
#Average of max src_to_sink distance for priority net 62.1
#Average of ave src_to_sink distance for priority net 42.6
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1166.28 (MB), peak = 1531.54 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.23 (MB), peak = 1531.54 (MB)
#Start Track Assignment.
#Done with 55 horizontal wires in 2 hboxes and 56 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615910 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 652 um.
#Total wire length on LAYER M2 = 152820 um.
#Total wire length on LAYER M3 = 220835 um.
#Total wire length on LAYER M4 = 147849 um.
#Total wire length on LAYER M5 = 56004 um.
#Total wire length on LAYER M6 = 8973 um.
#Total wire length on LAYER M7 = 11584 um.
#Total wire length on LAYER M8 = 17194 um.
#Total number of vias = 231932
#Total number of multi-cut vias = 161733 ( 69.7%)
#Total number of single cut vias = 70199 ( 30.3%)
#Up-Via Summary (total 231932):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68246 ( 64.2%)     38051 ( 35.8%)     106297
#  Metal 2        1668 (  1.8%)     91245 ( 98.2%)      92913
#  Metal 3         201 (  0.9%)     22581 ( 99.1%)      22782
#  Metal 4          26 (  0.4%)      6221 ( 99.6%)       6247
#  Metal 5          10 (  0.6%)      1624 ( 99.4%)       1634
#  Metal 6          23 (  2.0%)      1150 ( 98.0%)       1173
#  Metal 7          25 (  2.8%)       861 ( 97.2%)        886
#-----------------------------------------------------------
#                70199 ( 30.3%)    161733 ( 69.7%)     231932 
#
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1208.12 (MB), peak = 1531.54 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:08
#Increased memory = 69.70 (MB)
#Total memory = 1208.15 (MB)
#Peak memory = 1531.54 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 9.1% of the total area was rechecked for DRC, and 17.3% required routing.
#    number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   Totals
#	M1            9        1        1        1        1        2       15
#	M2            2        1        1        0        0        0        4
#	Totals       11        2        2        1        1        2       19
#176 out of 56185 instances need to be verified(marked ipoed).
#9.6% of the total area is being checked for drcs
#9.6% of the total area was checked
#    number of violations = 123
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   MinCut   Totals
#	M1           43        8       26       38        1        2        1      119
#	M2            2        1        1        0        0        0        0        4
#	Totals       45        9       27       38        1        2        1      123
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1227.36 (MB), peak = 1531.54 (MB)
#start 1st optimization iteration ...
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   Totals
#	M1           15        3        2        5        1       26
#	M2            0        0        2        0        0        2
#	Totals       15        3        4        5        1       28
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1181.61 (MB), peak = 1531.54 (MB)
#start 2nd optimization iteration ...
#    number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   Totals
#	M1           15        2        2        5        1       25
#	Totals       15        2        2        5        1       25
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.32 (MB), peak = 1531.54 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1191.43 (MB), peak = 1531.54 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1190.97 (MB), peak = 1531.54 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 160800 ( 69.2%)
#Total number of single cut vias = 71491 ( 30.8%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68488 ( 64.4%)     37855 ( 35.6%)     106343
#  Metal 2        2351 (  2.5%)     90723 ( 97.5%)      93074
#  Metal 3         504 (  2.2%)     22415 ( 97.8%)      22919
#  Metal 4          69 (  1.1%)      6190 ( 98.9%)       6259
#  Metal 5          10 (  0.6%)      1624 ( 99.4%)       1634
#  Metal 6          36 (  3.1%)      1138 ( 96.9%)       1174
#  Metal 7          33 (  3.7%)       855 ( 96.3%)        888
#-----------------------------------------------------------
#                71491 ( 30.8%)    160800 ( 69.2%)     232291 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:26
#Elapsed time = 00:00:27
#Increased memory = -53.50 (MB)
#Total memory = 1154.65 (MB)
#Peak memory = 1531.54 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1156.38 (MB), peak = 1531.54 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 160800 ( 69.2%)
#Total number of single cut vias = 71491 ( 30.8%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68488 ( 64.4%)     37855 ( 35.6%)     106343
#  Metal 2        2351 (  2.5%)     90723 ( 97.5%)      93074
#  Metal 3         504 (  2.2%)     22415 ( 97.8%)      22919
#  Metal 4          69 (  1.1%)      6190 ( 98.9%)       6259
#  Metal 5          10 (  0.6%)      1624 ( 99.4%)       1634
#  Metal 6          36 (  3.1%)      1138 ( 96.9%)       1174
#  Metal 7          33 (  3.7%)       855 ( 96.3%)        888
#-----------------------------------------------------------
#                71491 ( 30.8%)    160800 ( 69.2%)     232291 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#20.86% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:09, memory = 1165.87 (MB), peak = 1531.54 (MB)
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 1166.50 (MB), peak = 1531.54 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 162271 ( 69.9%)
#Total number of single cut vias = 70020 ( 30.1%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68203 ( 64.1%)     38140 ( 35.9%)     106343
#  Metal 2        1598 (  1.7%)     91476 ( 98.3%)      93074
#  Metal 3         146 (  0.6%)     22773 ( 99.4%)      22919
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70020 ( 30.1%)    162271 ( 69.9%)     232291 
#
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:40
#Increased memory = -43.38 (MB)
#Total memory = 1164.77 (MB)
#Peak memory = 1531.54 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32415 NETS and 0 SPECIALNETS signatures
#Created 56186 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.91 (MB), peak = 1531.54 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.06 (MB), peak = 1531.54 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:50
#Increased memory = -89.94 (MB)
#Total memory = 1110.08 (MB)
#Peak memory = 1531.54 (MB)
#Number of warnings = 63
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 01:41:11 2025
#
**optDesign ... cpu = 0:02:26, real = 0:02:34, mem = 1429.5M, totSessionCpu=0:05:25 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56185 and nets=32415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1429.5M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1470.7M)
Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1470.7M)
Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1470.7M)
Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1470.7M)
Extracted 50.0006% (CPU Time= 0:00:01.6  MEM= 1470.7M)
Extracted 60.0004% (CPU Time= 0:00:01.9  MEM= 1474.7M)
Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1474.7M)
Extracted 80.0005% (CPU Time= 0:00:02.9  MEM= 1474.7M)
Extracted 90.0006% (CPU Time= 0:00:03.9  MEM= 1474.7M)
Extracted 100% (CPU Time= 0:00:04.6  MEM= 1474.7M)
Number of Extracted Resistors     : 587331
Number of Extracted Ground Cap.   : 577733
Number of Extracted Coupling Cap. : 951280
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1462.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.6  Real Time: 0:00:06.0  MEM: 1462.660M)
**optDesign ... cpu = 0:02:31, real = 0:02:40, mem = 1429.4M, totSessionCpu=0:05:30 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32415,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1524.88 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 1524.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1500.92 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1500.9M) ***
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:16.0 totSessionCpu=0:05:45 mem=1500.9M)
**optDesign ... cpu = 0:02:46, real = 0:02:56, mem = 1431.5M, totSessionCpu=0:05:45 **
*** Timing NOT met, worst failing slack is -0.392
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 264 clock nets excluded from IPO operation.
*info: 264 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.392 TNS Slack -288.833 Density 98.33
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.292|   -0.392|-269.272| -288.833|    98.33%|   0:00:00.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -0.292|   -0.392|-269.272| -288.833|    98.33%|   0:00:01.0| 1643.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_50_/D                                           |
|  -0.292|   -0.392|-269.272| -288.833|    98.33%|   0:00:00.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_6_/D    |
|  -0.292|   -0.392|-269.272| -288.833|    98.33%|   0:00:00.0| 1643.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1643.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:01.0 mem=1643.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 264 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1643.4M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:02:52, real = 0:03:02, mem = 1513.5M, totSessionCpu=0:05:51 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1513.54M, totSessionCpu=0:05:52 .
**optDesign ... cpu = 0:02:52, real = 0:03:02, mem = 1513.5M, totSessionCpu=0:05:52 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.77MB/1083.77MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.74MB/1090.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.79MB/1090.79MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 01:41:40 (2025-Mar-21 08:41:40 GMT)
2025-Mar-21 01:41:40 (2025-Mar-21 08:41:40 GMT): 10%
2025-Mar-21 01:41:40 (2025-Mar-21 08:41:40 GMT): 20%
2025-Mar-21 01:41:40 (2025-Mar-21 08:41:40 GMT): 30%
2025-Mar-21 01:41:40 (2025-Mar-21 08:41:40 GMT): 40%
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT): 50%
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT): 60%
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT): 70%
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT): 80%
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT): 90%

Finished Levelizing
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT)

Starting Activity Propagation
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT)
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT): 10%
2025-Mar-21 01:41:41 (2025-Mar-21 08:41:41 GMT): 20%

Finished Activity Propagation
2025-Mar-21 01:41:42 (2025-Mar-21 08:41:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1097.09MB/1097.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 01:41:42 (2025-Mar-21 08:41:42 GMT)
 ... Calculating switching power
2025-Mar-21 01:41:42 (2025-Mar-21 08:41:42 GMT): 10%
2025-Mar-21 01:41:42 (2025-Mar-21 08:41:42 GMT): 20%
2025-Mar-21 01:41:42 (2025-Mar-21 08:41:42 GMT): 30%
2025-Mar-21 01:41:42 (2025-Mar-21 08:41:42 GMT): 40%
2025-Mar-21 01:41:42 (2025-Mar-21 08:41:42 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 01:41:43 (2025-Mar-21 08:41:43 GMT): 60%
2025-Mar-21 01:41:43 (2025-Mar-21 08:41:43 GMT): 70%
2025-Mar-21 01:41:44 (2025-Mar-21 08:41:44 GMT): 80%
2025-Mar-21 01:41:44 (2025-Mar-21 08:41:44 GMT): 90%

Finished Calculating power
2025-Mar-21 01:41:45 (2025-Mar-21 08:41:45 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1098.62MB/1098.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1098.62MB/1098.62MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1098.66MB/1098.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 01:41:45 (2025-Mar-21 08:41:45 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.33280961 	   64.1850%
Total Switching Power:      43.28069880 	   34.5808%
Total Leakage Power:         1.54471511 	    1.2342%
Total Power:               125.15822361
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.57       2.938      0.3031       43.82       35.01
Macro                                  0           0      0.2386      0.2386      0.1906
IO                                     0           0           0           0           0
Combinational                      35.96        32.3      0.9766       69.23       55.32
Clock (Combinational)              3.798       8.044      0.0265       11.87       9.483
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.33       43.28       1.545       125.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.33       43.28       1.545       125.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.798       8.044      0.0265       11.87       9.483
-----------------------------------------------------------------------------------------
Total                              3.798       8.044      0.0265       11.87       9.483
-----------------------------------------------------------------------------------------
Total leakage power = 1.54472 mW
Cell usage statistics:  
Library tcbn65gpluswc , 56185 cells ( 100.000000%) , 1.54472 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1103.91MB/1103.91MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:02:57, real = 0:03:08, mem = 1513.5M, totSessionCpu=0:05:57 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:58, real = 0:03:09, mem = 1513.5M, totSessionCpu=0:05:58 **
** Profile ** Start :  cpu=0:00:00.0, mem=1570.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1570.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1570.8M
** Profile ** Total reports :  cpu=0:00:01.1, mem=1515.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1515.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1515.5M
**optDesign ... cpu = 0:03:01, real = 0:03:13, mem = 1513.5M, totSessionCpu=0:06:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1513.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:27.3  MEM: 272.9M)

<CMD> optDesign -postroute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1595.7M, totSessionCpu=0:06:35 **
#Created 847 library cell signatures
#Created 32415 NETS and 0 SPECIALNETS signatures
#Created 56186 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.09 (MB), peak = 1603.18 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.09 (MB), peak = 1603.18 (MB)
Begin checking placement ... (start mem=1595.7M, init mem=1595.7M)
*info: Placed = 56185          (Fixed = 52)
*info: Unplaced = 0           
Placement Density:98.33%(185386/188529)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1595.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30248

Instance distribution across the VT partitions:

 LVT : inst = 13744 (45.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13744 (45.4%)

 HVT : inst = 16504 (54.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16504 (54.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56185 and nets=32415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1585.7M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1634.8M)
Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1634.8M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1634.8M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1634.8M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1634.8M)
Extracted 60.0004% (CPU Time= 0:00:02.0  MEM= 1638.8M)
Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1638.8M)
Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1638.8M)
Extracted 90.0006% (CPU Time= 0:00:04.0  MEM= 1638.8M)
Extracted 100% (CPU Time= 0:00:04.7  MEM= 1638.8M)
Number of Extracted Resistors     : 587331
Number of Extracted Ground Cap.   : 577733
Number of Extracted Coupling Cap. : 951280
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1618.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.8  Real Time: 0:00:06.0  MEM: 1618.832M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1677.55 CPU=0:00:07.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1677.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1653.59 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1653.6M) ***
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:15.0 totSessionCpu=0:06:57 mem=1653.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1653.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1653.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1653.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1653.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1653.6M
**optDesign ... cpu = 0:00:23, real = 0:00:25, mem = 1551.7M, totSessionCpu=0:06:58 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1618.44M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 264 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.39 |          0|          0|          0|  98.33  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.39 |          0|          0|          0|  98.33  |   0:00:00.0|    1844.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 264 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1844.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:30, real = 0:00:32, mem = 1711.5M, totSessionCpu=0:07:05 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1711.48M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1711.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1711.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1721.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1721.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1711.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1721.5M
**optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1711.5M, totSessionCpu=0:07:06 **
** Profile ** Start :  cpu=0:00:00.0, mem=1701.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1701.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1701.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1701.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1701.9M
**optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1642.7M, totSessionCpu=0:07:08 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 01:43:39 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32413 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#964/32173 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1218.58 (MB), peak = 1603.18 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.25 (MB)
#Total memory = 1218.58 (MB)
#Peak memory = 1603.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.41 (MB), peak = 1603.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.58 (MB), peak = 1603.18 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.59 (MB), peak = 1603.18 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.57 (MB), peak = 1603.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 162271 ( 69.9%)
#Total number of single cut vias = 70020 ( 30.1%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68203 ( 64.1%)     38140 ( 35.9%)     106343
#  Metal 2        1598 (  1.7%)     91476 ( 98.3%)      93074
#  Metal 3         146 (  0.6%)     22773 ( 99.4%)      22919
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70020 ( 30.1%)    162271 ( 69.9%)     232291 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.18 (MB)
#Total memory = 1222.75 (MB)
#Peak memory = 1603.18 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1224.62 (MB), peak = 1603.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 162271 ( 69.9%)
#Total number of single cut vias = 70020 ( 30.1%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68203 ( 64.1%)     38140 ( 35.9%)     106343
#  Metal 2        1598 (  1.7%)     91476 ( 98.3%)      93074
#  Metal 3         146 (  0.6%)     22773 ( 99.4%)      22919
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70020 ( 30.1%)    162271 ( 69.9%)     232291 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.04% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1235.70 (MB), peak = 1603.18 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1235.93 (MB), peak = 1603.18 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 162271 ( 69.9%)
#Total number of single cut vias = 70020 ( 30.1%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68203 ( 64.1%)     38140 ( 35.9%)     106343
#  Metal 2        1598 (  1.7%)     91476 ( 98.3%)      93074
#  Metal 3         146 (  0.6%)     22773 ( 99.4%)      22919
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70020 ( 30.1%)    162271 ( 69.9%)     232291 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 15.62 (MB)
#Total memory = 1234.20 (MB)
#Peak memory = 1603.18 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32415 NETS and 0 SPECIALNETS signatures
#Created 56186 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.81 (MB), peak = 1603.18 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.02 (MB), peak = 1603.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -66.10 (MB)
#Total memory = 1192.24 (MB)
#Peak memory = 1603.18 (MB)
#Number of warnings = 1
#Total number of warnings = 93
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 01:43:49 2025
#
**optDesign ... cpu = 0:00:43, real = 0:00:45, mem = 1604.6M, totSessionCpu=0:07:18 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56185 and nets=32415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1604.6M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1645.8M)
Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1645.8M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1645.8M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1645.8M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1645.8M)
Extracted 60.0004% (CPU Time= 0:00:02.0  MEM= 1649.8M)
Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1649.8M)
Extracted 80.0005% (CPU Time= 0:00:02.9  MEM= 1649.8M)
Extracted 90.0006% (CPU Time= 0:00:04.0  MEM= 1649.8M)
Extracted 100% (CPU Time= 0:00:04.7  MEM= 1649.8M)
Number of Extracted Resistors     : 587331
Number of Extracted Ground Cap.   : 577733
Number of Extracted Coupling Cap. : 951280
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1637.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:07.0  MEM: 1637.746M)
**optDesign ... cpu = 0:00:48, real = 0:00:52, mem = 1602.6M, totSessionCpu=0:07:24 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32415,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1688.54 CPU=0:00:07.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1688.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1664.58 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1664.6M) ***
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:07:39 mem=1664.6M)
**optDesign ... cpu = 0:01:03, real = 0:01:07, mem = 1591.2M, totSessionCpu=0:07:39 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:05, real = 0:01:08, mem = 1591.2M, totSessionCpu=0:07:40 **
** Profile ** Start :  cpu=0:00:00.0, mem=1648.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1648.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1648.4M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1585.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1585.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1585.2M
**optDesign ... cpu = 0:01:07, real = 0:01:11, mem = 1583.2M, totSessionCpu=0:07:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1583.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 28.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:27.5  MEM: 187.8M)

<CMD> deselectAll
<CMD> selectInst qmem_instance/memory1_reg_9_
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> optDesign -postroute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1694.1M, totSessionCpu=0:08:32 **
#Created 847 library cell signatures
#Created 32415 NETS and 0 SPECIALNETS signatures
#Created 56186 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.37 (MB), peak = 1622.57 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.37 (MB), peak = 1622.57 (MB)
Begin checking placement ... (start mem=1694.1M, init mem=1694.1M)
*info: Placed = 56185          (Fixed = 52)
*info: Unplaced = 0           
Placement Density:98.33%(185386/188529)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1694.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30248

Instance distribution across the VT partitions:

 LVT : inst = 13744 (45.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13744 (45.4%)

 HVT : inst = 16504 (54.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16504 (54.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56185 and nets=32415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1684.0M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1749.2M)
Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1749.2M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1749.2M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1749.2M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1749.2M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1753.2M)
Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1753.2M)
Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1753.2M)
Extracted 90.0006% (CPU Time= 0:00:04.1  MEM= 1753.2M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1753.2M)
Number of Extracted Resistors     : 587331
Number of Extracted Ground Cap.   : 577733
Number of Extracted Coupling Cap. : 951280
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1733.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.8  Real Time: 0:00:06.0  MEM: 1733.191M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1791.91 CPU=0:00:07.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1791.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1767.95 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1767.9M) ***
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:08:53 mem=1767.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1767.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1767.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1767.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1767.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1767.9M
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1666.0M, totSessionCpu=0:08:55 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1730.79M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 264 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.39 |          0|          0|          0|  98.33  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.39 |          0|          0|          0|  98.33  |   0:00:00.0|    1953.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 264 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1953.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1820.8M, totSessionCpu=0:09:01 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1820.82M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1820.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1820.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1830.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1830.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1820.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1830.8M
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1820.8M, totSessionCpu=0:09:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=1811.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1811.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1811.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1811.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1811.3M
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1754.1M, totSessionCpu=0:09:04 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 01:47:55 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32413 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#964/32173 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1309.57 (MB), peak = 1622.57 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.08 (MB)
#Total memory = 1309.57 (MB)
#Peak memory = 1622.57 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.39 (MB), peak = 1622.57 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.55 (MB), peak = 1622.57 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.56 (MB), peak = 1622.57 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.65 (MB), peak = 1622.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 162271 ( 69.9%)
#Total number of single cut vias = 70020 ( 30.1%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68203 ( 64.1%)     38140 ( 35.9%)     106343
#  Metal 2        1598 (  1.7%)     91476 ( 98.3%)      93074
#  Metal 3         146 (  0.6%)     22773 ( 99.4%)      22919
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70020 ( 30.1%)    162271 ( 69.9%)     232291 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.29 (MB)
#Total memory = 1313.86 (MB)
#Peak memory = 1622.57 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1315.73 (MB), peak = 1622.57 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 162271 ( 69.9%)
#Total number of single cut vias = 70020 ( 30.1%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68203 ( 64.1%)     38140 ( 35.9%)     106343
#  Metal 2        1598 (  1.7%)     91476 ( 98.3%)      93074
#  Metal 3         146 (  0.6%)     22773 ( 99.4%)      22919
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70020 ( 30.1%)    162271 ( 69.9%)     232291 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.04% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1326.89 (MB), peak = 1622.57 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.14 (MB), peak = 1622.57 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 272
#Total wire length = 615779 um.
#Total half perimeter of net bounding box = 534245 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220818 um.
#Total wire length on LAYER M4 = 147963 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232291
#Total number of multi-cut vias = 162271 ( 69.9%)
#Total number of single cut vias = 70020 ( 30.1%)
#Up-Via Summary (total 232291):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68203 ( 64.1%)     38140 ( 35.9%)     106343
#  Metal 2        1598 (  1.7%)     91476 ( 98.3%)      93074
#  Metal 3         146 (  0.6%)     22773 ( 99.4%)      22919
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70020 ( 30.1%)    162271 ( 69.9%)     232291 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 15.84 (MB)
#Total memory = 1325.40 (MB)
#Peak memory = 1622.57 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32415 NETS and 0 SPECIALNETS signatures
#Created 56186 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.02 (MB), peak = 1622.57 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.23 (MB), peak = 1622.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -74.35 (MB)
#Total memory = 1276.54 (MB)
#Peak memory = 1622.57 (MB)
#Number of warnings = 1
#Total number of warnings = 94
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 01:48:05 2025
#
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1719.9M, totSessionCpu=0:09:15 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56185 and nets=32415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1719.9M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1761.1M)
Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1761.1M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1761.1M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1761.1M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1761.1M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1765.1M)
Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1765.1M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1765.1M)
Extracted 90.0006% (CPU Time= 0:00:04.2  MEM= 1765.1M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1765.1M)
Number of Extracted Resistors     : 587331
Number of Extracted Ground Cap.   : 577733
Number of Extracted Coupling Cap. : 951280
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1753.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1753.066M)
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1717.8M, totSessionCpu=0:09:21 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32415,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1805.76 CPU=0:00:07.8 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1805.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1781.8 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1781.8M) ***
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=0:09:35 mem=1781.8M)
**optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 1712.4M, totSessionCpu=0:09:35 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:05, real = 0:01:06, mem = 1712.4M, totSessionCpu=0:09:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1769.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1769.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1769.6M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1714.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1714.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1714.4M
**optDesign ... cpu = 0:01:07, real = 0:01:08, mem = 1712.4M, totSessionCpu=0:09:39 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1712.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 27.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:27.3  MEM: 148.7M)

<CMD> optDesign --help

Usage: optDesign [-help] [-drv] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute]
                 [-preCTS] [-prefix <fileNamePrefix>] [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-useSDF] [-useTransitionFiles] [ -hold  [-holdVioData <fileName>] ]

**ERROR: (IMPTCM-48):	"--help" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

<CMD> optDesign -postroute -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1733.6M, totSessionCpu=0:10:16 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 32415 NETS and 0 SPECIALNETS signatures
#Created 56186 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.73 (MB), peak = 1712.93 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.73 (MB), peak = 1712.93 (MB)
Begin checking placement ... (start mem=1733.6M, init mem=1733.6M)
*info: Placed = 56185          (Fixed = 52)
*info: Unplaced = 0           
Placement Density:98.33%(185386/188529)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1733.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30248

Instance distribution across the VT partitions:

 LVT : inst = 13744 (45.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13744 (45.4%)

 HVT : inst = 16504 (54.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16504 (54.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56185 and nets=32415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1723.6M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1788.8M)
Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1788.8M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1788.8M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1788.8M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1788.8M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1792.8M)
Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1792.8M)
Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1792.8M)
Extracted 90.0006% (CPU Time= 0:00:04.1  MEM= 1792.8M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1792.8M)
Number of Extracted Resistors     : 587331
Number of Extracted Ground Cap.   : 577733
Number of Extracted Coupling Cap. : 951280
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1772.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:06.0  MEM: 1772.770M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1831.48 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1831.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32415,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1807.53 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1807.5M) ***
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=0:10:37 mem=1807.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1803.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1803.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1803.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1803.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.392  | -0.292  | -0.392  |
|           TNS (ns):|-288.832 |-269.271 | -19.561 |
|    Violating Paths:|  1794   |  1642   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.579%
       (98.333% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1803.5M
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1709.6M, totSessionCpu=0:10:39 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.392
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 264 clock nets excluded from IPO operation.
*info: 264 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.392 TNS Slack -288.833 Density 98.33
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.292|   -0.392|-269.272| -288.833|    98.33%|   0:00:00.0| 1932.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -0.285|   -0.392|-268.948| -288.509|    98.33%|   0:00:00.0| 1930.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -0.285|   -0.392|-268.923| -288.484|    98.33%|   0:00:00.0| 1930.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -0.286|   -0.392|-268.875| -288.435|    98.34%|   0:00:01.0| 1917.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.401|-276.060| -297.035|    98.33%|   0:00:10.0| 1927.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
|  -0.280|   -0.401|-275.218| -296.193|    98.33%|   0:00:00.0| 1927.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.401|-275.218| -296.193|    98.33%|   0:00:02.0| 1929.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.1 real=0:00:13.0 mem=1929.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.1 real=0:00:13.0 mem=1929.2M) ***
** GigaOpt Optimizer WNS Slack -0.401 TNS Slack -296.193 Density 98.33
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 1 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:12.6 real=0:00:14.0 mem=1929.2M) ***
*** Starting refinePlace (0:10:59 mem=1918.1M) ***
Density distribution unevenness ratio = 0.884%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1918.1MB
Summary Report:
Instances move: 0 (out of 30199 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1918.1MB
*** Finished refinePlace (0:11:00 mem=1918.1M) ***
Density distribution unevenness ratio = 0.882%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 266 clock nets excluded from IPO operation.
*info: 266 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.401 TNS Slack -296.193 Density 98.33
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.401|-275.218| -296.193|    98.33%|   0:00:00.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.280|   -0.401|-274.652| -295.627|    98.33%|   0:00:02.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.280|   -0.401|-274.652| -295.627|    98.33%|   0:00:04.0| 1935.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_48_/D                                         |
|  -0.280|   -0.401|-274.494| -295.469|    98.33%|   0:00:01.0| 1935.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 12 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.401|-264.783| -285.752|    98.33%|   0:00:17.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_18_/D   |
|  -0.280|   -0.401|-264.777| -285.746|    98.33%|   0:00:00.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_/D   |
|  -0.280|   -0.401|-264.777| -285.746|    98.33%|   0:00:01.0| 1935.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_60_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 8 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.279|   -0.400|-260.999| -282.368|    98.33%|   0:00:15.0| 1935.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
|  -0.279|   -0.400|-260.999| -282.368|    98.33%|   0:00:00.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -0.279|   -0.400|-260.990| -282.360|    98.33%|   0:00:00.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
|  -0.279|   -0.400|-260.938| -282.307|    98.33%|   0:00:01.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
|  -0.279|   -0.400|-260.896| -282.266|    98.34%|   0:00:01.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.279|   -0.400|-260.896| -282.266|    98.34%|   0:00:00.0| 1935.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.2 real=0:00:42.0 mem=1935.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.3 real=0:00:42.0 mem=1935.1M) ***
** GigaOpt Optimizer WNS Slack -0.400 TNS Slack -282.266 Density 98.34
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 3 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 283 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:35.7 real=0:00:43.0 mem=1935.1M) ***
*** Starting refinePlace (0:11:41 mem=1916.1M) ***
Density distribution unevenness ratio = 0.881%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1916.1MB
Summary Report:
Instances move: 0 (out of 30219 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1916.1MB
*** Finished refinePlace (0:11:42 mem=1916.1M) ***
Density distribution unevenness ratio = 0.880%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.279 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.2794
        slack threshold: 1.1406
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 964 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.400 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.3999
        slack threshold: 1.0201
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 964 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1870.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1870.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1870.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1870.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.400  | -0.279  | -0.400  |
|           TNS (ns):|-282.265 |-260.896 | -21.370 |
|    Violating Paths:|  1755   |  1603   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.589%
       (98.343% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1870.9M
**optDesign ... cpu = 0:01:30, real = 0:01:39, mem = 1747.6M, totSessionCpu=0:11:45 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 01:51:32 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/FE_USKC4196_CTS_59 connects to NET mac_array_instance/FE_USKN4196_CTS_59 at location ( 105.500 378.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN4196_CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_10 connects to NET mac_array_instance/FE_USKN4189_CTS_60 at location ( 156.500 325.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN4189_CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_14 connects to NET mac_array_instance/FE_USKN4187_CTS_64 at location ( 170.300 325.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN4187_CTS_64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4063_CTS_173 connects to NET FE_USKN4026_CTS_173 at location ( 230.300 141.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4026_CTS_173 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_26 connects to NET CTS_146 at location ( 149.300 95.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_146 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4191_CTS_138 connects to NET CTS_138 at location ( 247.500 213.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_138 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_2__fifo_instance/U47 connects to NET FE_OCPN3905_array_out_41_ at location ( 194.100 302.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN3905_array_out_41_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST psum_mem_instance/U1255 connects to NET pmem_in[18] at location ( 107.500 126.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[18] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_18 connects to NET mac_array_instance/CTS_74 at location ( 303.100 311.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_16 connects to NET mac_array_instance/CTS_74 at location ( 290.100 278.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_24 connects to NET mac_array_instance/CTS_74 at location ( 326.300 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_18 connects to NET mac_array_instance/CTS_69 at location ( 304.900 312.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_15 connects to NET mac_array_instance/CTS_66 at location ( 381.300 301.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_66 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_12 connects to NET mac_array_instance/CTS_65 at location ( 223.700 368.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_9 connects to NET mac_array_instance/CTS_65 at location ( 78.555 360.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_65 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/FE_USKC4196_CTS_59 connects to NET mac_array_instance/CTS_59 at location ( 106.500 378.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_5__mac_col_inst/U148 connects to NET mac_array_instance/FE_OFN861_q_temp_297_ at location ( 346.100 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OFN861_q_temp_297_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1722_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/key_q[12] at location ( 130.500 372.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/key_q[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1722_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/key_q[11] at location ( 130.700 372.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/key_q[11] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1722_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1297_0 at location ( 130.900 372.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1297_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3767_FE_RN_1320_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1320_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_77_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 20 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 26
#  Number of instances deleted (including moved) = 7
#  Number of instances resized = 41
#  Number of instances with pin swaps = 5
#  Total number of placement changes (moved instances are counted twice) = 74
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32432 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#964/32192 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1289.67 (MB), peak = 1712.93 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 188.920 315.100 ) on M1 for NET CTS_135. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 247.020 214.315 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 99.155 138.700 ) on M1 for NET CTS_143. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 149.450 95.195 ) on M1 for NET CTS_146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 160.110 183.730 ) on M1 for NET CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 252.945 28.925 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 194.255 302.500 ) on M1 for NET FE_OCPN3905_array_out_41_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 229.950 142.300 ) on M1 for NET FE_USKN4026_CTS_173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 167.885 190.900 ) on M1 for NET FE_USKN4123_CTS_148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 62.860 145.900 ) on M1 for NET FE_USKN4162_CTS_144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.200 214.200 ) on M1 for NET FE_USKN4191_CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 234.220 210.715 ) on M1 for NET FE_USKN4191_CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 106.420 378.115 ) on M1 for NET mac_array_instance/CTS_59. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 173.710 394.295 ) on M1 for NET mac_array_instance/CTS_63. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 78.400 360.185 ) on M1 for NET mac_array_instance/CTS_65. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 223.850 368.795 ) on M1 for NET mac_array_instance/CTS_65. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 380.360 300.700 ) on M1 for NET mac_array_instance/CTS_66. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 287.600 335.000 ) on M1 for NET mac_array_instance/CTS_67. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 304.155 311.500 ) on M1 for NET mac_array_instance/CTS_69. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 326.495 322.300 ) on M1 for NET mac_array_instance/CTS_74. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#134 routed nets are extracted.
#    68 (0.21%) extracted nets are partially routed.
#32039 routed nets are imported.
#19 (0.06%) nets are without wires.
#242 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32434.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 68
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 01:51:37 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 01:51:38 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2189          79       22952    92.21%
#  Metal 2        V        2189          84       22952     1.41%
#  Metal 3        H        2268           0       22952     0.22%
#  Metal 4        V        1579         694       22952     3.26%
#  Metal 5        H        2268           0       22952     0.00%
#  Metal 6        V        2273           0       22952     0.00%
#  Metal 7        H         567           0       22952     0.00%
#  Metal 8        V         568           0       22952     0.00%
#  --------------------------------------------------------------
#  Total                  13902       4.71%  183616    12.14%
#
#  291 nets (0.90%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1290.71 (MB), peak = 1712.93 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.21 (MB), peak = 1712.93 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.28 (MB), peak = 1712.93 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 242 (skipped).
#Total number of routable nets = 32192.
#Total number of nets in the design = 32434.
#
#87 routable nets have only global wires.
#32105 routable nets have only detail routed wires.
#49 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#588 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 47                  2              38  
#-------------------------------------------------------------------
#        Total                 47                  2              38  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                291                346           31555  
#-------------------------------------------------------------------
#        Total                291                346           31555  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      6(0.03%)   (0.03%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      6(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 616048 um.
#Total half perimeter of net bounding box = 534540 um.
#Total wire length on LAYER M1 = 635 um.
#Total wire length on LAYER M2 = 152624 um.
#Total wire length on LAYER M3 = 220951 um.
#Total wire length on LAYER M4 = 148101 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232373
#Total number of multi-cut vias = 162222 ( 69.8%)
#Total number of single cut vias = 70151 ( 30.2%)
#Up-Via Summary (total 232373):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68252 ( 64.2%)     38117 ( 35.8%)     106369
#  Metal 2        1644 (  1.8%)     91453 ( 98.2%)      93097
#  Metal 3         182 (  0.8%)     22770 ( 99.2%)      22952
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70151 ( 30.2%)    162222 ( 69.8%)     232373 
#
#Total number of involved priority nets 46
#Maximum src to sink distance for priority net 199.3
#Average of max src_to_sink distance for priority net 45.4
#Average of ave src_to_sink distance for priority net 31.9
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1314.28 (MB), peak = 1712.93 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.44 (MB), peak = 1712.93 (MB)
#Start Track Assignment.
#Done with 27 horizontal wires in 2 hboxes and 24 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 616072 um.
#Total half perimeter of net bounding box = 534540 um.
#Total wire length on LAYER M1 = 643 um.
#Total wire length on LAYER M2 = 152626 um.
#Total wire length on LAYER M3 = 220959 um.
#Total wire length on LAYER M4 = 148107 um.
#Total wire length on LAYER M5 = 55985 um.
#Total wire length on LAYER M6 = 8965 um.
#Total wire length on LAYER M7 = 11580 um.
#Total wire length on LAYER M8 = 17207 um.
#Total number of vias = 232371
#Total number of multi-cut vias = 162222 ( 69.8%)
#Total number of single cut vias = 70149 ( 30.2%)
#Up-Via Summary (total 232371):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68251 ( 64.2%)     38117 ( 35.8%)     106368
#  Metal 2        1643 (  1.8%)     91453 ( 98.2%)      93096
#  Metal 3         182 (  0.8%)     22770 ( 99.2%)      22952
#  Metal 4          22 (  0.4%)      6237 ( 99.6%)       6259
#  Metal 5           6 (  0.4%)      1628 ( 99.6%)       1634
#  Metal 6          20 (  1.7%)      1154 ( 98.3%)       1174
#  Metal 7          25 (  2.8%)       863 ( 97.2%)        888
#-----------------------------------------------------------
#                70149 ( 30.2%)    162222 ( 69.8%)     232371 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1355.65 (MB), peak = 1712.93 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 64.95 (MB)
#Total memory = 1355.65 (MB)
#Peak memory = 1712.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.8% of the total area was rechecked for DRC, and 8.3% required routing.
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    SpacV   CutSpc   Totals
#	M1            1        0        1        1        3
#	M2            1        1        0        0        2
#	Totals        2        1        1        1        5
#67 out of 56204 instances need to be verified(marked ipoed).
#4.4% of the total area is being checked for drcs
#4.4% of the total area was checked
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   Totals
#	M1           17        1       10       13        1        2       44
#	M2            2        2        0        0        0        0        4
#	Totals       19        3       10       13        1        2       48
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1372.74 (MB), peak = 1712.93 (MB)
#start 1st optimization iteration ...
#    number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp    SpacV   Totals
#	M1            7        1        7        1       16
#	M2            0        1        0        0        1
#	Totals        7        2        7        1       17
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1327.51 (MB), peak = 1712.93 (MB)
#start 2nd optimization iteration ...
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp    SpacV   Totals
#	M1            7        1        7        1       16
#	Totals        7        1        7        1       16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.16 (MB), peak = 1712.93 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1357.32 (MB), peak = 1712.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 616057 um.
#Total half perimeter of net bounding box = 534540 um.
#Total wire length on LAYER M1 = 638 um.
#Total wire length on LAYER M2 = 152618 um.
#Total wire length on LAYER M3 = 220961 um.
#Total wire length on LAYER M4 = 148104 um.
#Total wire length on LAYER M5 = 55982 um.
#Total wire length on LAYER M6 = 8963 um.
#Total wire length on LAYER M7 = 11581 um.
#Total wire length on LAYER M8 = 17210 um.
#Total number of vias = 232459
#Total number of multi-cut vias = 161897 ( 69.6%)
#Total number of single cut vias = 70562 ( 30.4%)
#Up-Via Summary (total 232459):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68324 ( 64.2%)     38052 ( 35.8%)     106376
#  Metal 2        1872 (  2.0%)     91282 ( 98.0%)      93154
#  Metal 3         284 (  1.2%)     22687 ( 98.8%)      22971
#  Metal 4          25 (  0.4%)      6233 ( 99.6%)       6258
#  Metal 5           6 (  0.4%)      1629 ( 99.6%)       1635
#  Metal 6          22 (  1.9%)      1153 ( 98.1%)       1175
#  Metal 7          29 (  3.3%)       861 ( 96.7%)        890
#-----------------------------------------------------------
#                70562 ( 30.4%)    161897 ( 69.6%)     232459 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -49.84 (MB)
#Total memory = 1305.80 (MB)
#Peak memory = 1712.93 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1307.80 (MB), peak = 1712.93 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 616057 um.
#Total half perimeter of net bounding box = 534540 um.
#Total wire length on LAYER M1 = 638 um.
#Total wire length on LAYER M2 = 152618 um.
#Total wire length on LAYER M3 = 220961 um.
#Total wire length on LAYER M4 = 148104 um.
#Total wire length on LAYER M5 = 55982 um.
#Total wire length on LAYER M6 = 8963 um.
#Total wire length on LAYER M7 = 11581 um.
#Total wire length on LAYER M8 = 17210 um.
#Total number of vias = 232459
#Total number of multi-cut vias = 161897 ( 69.6%)
#Total number of single cut vias = 70562 ( 30.4%)
#Up-Via Summary (total 232459):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68324 ( 64.2%)     38052 ( 35.8%)     106376
#  Metal 2        1872 (  2.0%)     91282 ( 98.0%)      93154
#  Metal 3         284 (  1.2%)     22687 ( 98.8%)      22971
#  Metal 4          25 (  0.4%)      6233 ( 99.6%)       6258
#  Metal 5           6 (  0.4%)      1629 ( 99.6%)       1635
#  Metal 6          22 (  1.9%)      1153 ( 98.1%)       1175
#  Metal 7          29 (  3.3%)       861 ( 96.7%)        890
#-----------------------------------------------------------
#                70562 ( 30.4%)    161897 ( 69.6%)     232459 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Start Post Route via swapping..
#10.50% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1317.16 (MB), peak = 1712.93 (MB)
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1317.44 (MB), peak = 1712.93 (MB)
#CELL_VIEW core,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 616057 um.
#Total half perimeter of net bounding box = 534540 um.
#Total wire length on LAYER M1 = 638 um.
#Total wire length on LAYER M2 = 152618 um.
#Total wire length on LAYER M3 = 220961 um.
#Total wire length on LAYER M4 = 148104 um.
#Total wire length on LAYER M5 = 55982 um.
#Total wire length on LAYER M6 = 8963 um.
#Total wire length on LAYER M7 = 11581 um.
#Total wire length on LAYER M8 = 17210 um.
#Total number of vias = 232459
#Total number of multi-cut vias = 162425 ( 69.9%)
#Total number of single cut vias = 70034 ( 30.1%)
#Up-Via Summary (total 232459):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68216 ( 64.1%)     38160 ( 35.9%)     106376
#  Metal 2        1598 (  1.7%)     91556 ( 98.3%)      93154
#  Metal 3         145 (  0.6%)     22826 ( 99.4%)      22971
#  Metal 4          22 (  0.4%)      6236 ( 99.6%)       6258
#  Metal 5           6 (  0.4%)      1629 ( 99.6%)       1635
#  Metal 6          20 (  1.7%)      1155 ( 98.3%)       1175
#  Metal 7          27 (  3.0%)       863 ( 97.0%)        890
#-----------------------------------------------------------
#                70034 ( 30.1%)    162425 ( 69.9%)     232459 
#
#detailRoute Statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = -39.94 (MB)
#Total memory = 1315.71 (MB)
#Peak memory = 1712.93 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 32434 NETS and 0 SPECIALNETS signatures
#Created 56205 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.84 (MB), peak = 1712.93 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1320.09 (MB), peak = 1712.93 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -73.96 (MB)
#Total memory = 1273.68 (MB)
#Peak memory = 1712.93 (MB)
#Number of warnings = 63
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 01:52:06 2025
#
**optDesign ... cpu = 0:02:02, real = 0:02:13, mem = 1708.2M, totSessionCpu=0:12:18 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56204 and nets=32434 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1708.2M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1749.4M)
Extracted 20.0004% (CPU Time= 0:00:01.2  MEM= 1749.4M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1749.4M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1749.4M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1749.4M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1753.4M)
Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1753.4M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1753.4M)
Extracted 90.0006% (CPU Time= 0:00:04.3  MEM= 1753.4M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1753.4M)
Number of Extracted Resistors     : 587591
Number of Extracted Ground Cap.   : 577969
Number of Extracted Coupling Cap. : 951872
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1741.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:07.0  MEM: 1741.371M)
**optDesign ... cpu = 0:02:09, real = 0:02:20, mem = 1706.2M, totSessionCpu=0:12:24 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32434,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1797.66 CPU=0:00:07.8 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:09.6  real=0:00:11.0  mem= 1797.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32434,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1773.7 CPU=0:00:02.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 1773.7M) ***
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:16.0 totSessionCpu=0:12:39 mem=1773.7M)
**optDesign ... cpu = 0:02:23, real = 0:02:37, mem = 1704.3M, totSessionCpu=0:12:39 **
*** Timing NOT met, worst failing slack is -0.399
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 283 clock nets excluded from IPO operation.
*info: 283 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.399 TNS Slack -282.399 Density 98.34
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.399|-261.102| -282.399|    98.34%|   0:00:00.0| 1935.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.282|   -0.399|-261.102| -282.399|    98.34%|   0:00:01.0| 1935.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
|  -0.282|   -0.399|-261.102| -282.399|    98.34%|   0:00:00.0| 1935.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -0.282|   -0.399|-261.102| -282.399|    98.34%|   0:00:00.0| 1935.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1935.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:01.0 mem=1935.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 283 constrained nets 
Layer 7 has 298 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=1935.3M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:02:29, real = 0:02:44, mem = 1786.3M, totSessionCpu=0:12:45 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1786.31M, totSessionCpu=0:12:45 .
**optDesign ... cpu = 0:02:30, real = 0:02:45, mem = 1786.3M, totSessionCpu=0:12:45 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1232.45MB/1232.45MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.98MB/1238.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.03MB/1239.03MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT)
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 10%
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 20%
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 30%
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 40%
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 50%
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 60%
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 70%
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 80%
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 90%

Finished Levelizing
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT)

Starting Activity Propagation
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT)
2025-Mar-21 01:52:39 (2025-Mar-21 08:52:39 GMT): 10%
2025-Mar-21 01:52:40 (2025-Mar-21 08:52:40 GMT): 20%

Finished Activity Propagation
2025-Mar-21 01:52:40 (2025-Mar-21 08:52:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1245.44MB/1245.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 01:52:40 (2025-Mar-21 08:52:40 GMT)
 ... Calculating switching power
2025-Mar-21 01:52:40 (2025-Mar-21 08:52:40 GMT): 10%
2025-Mar-21 01:52:40 (2025-Mar-21 08:52:40 GMT): 20%
2025-Mar-21 01:52:40 (2025-Mar-21 08:52:40 GMT): 30%
2025-Mar-21 01:52:40 (2025-Mar-21 08:52:40 GMT): 40%
2025-Mar-21 01:52:41 (2025-Mar-21 08:52:41 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 01:52:41 (2025-Mar-21 08:52:41 GMT): 60%
2025-Mar-21 01:52:42 (2025-Mar-21 08:52:42 GMT): 70%
2025-Mar-21 01:52:42 (2025-Mar-21 08:52:42 GMT): 80%
2025-Mar-21 01:52:43 (2025-Mar-21 08:52:43 GMT): 90%

Finished Calculating power
2025-Mar-21 01:52:43 (2025-Mar-21 08:52:43 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1246.98MB/1246.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1246.98MB/1246.98MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1247.01MB/1247.01MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 01:52:44 (2025-Mar-21 08:52:44 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.37165523 	   64.1634%
Total Switching Power:      43.34432743 	   34.6033%
Total Leakage Power:         1.54486927 	    1.2333%
Total Power:               125.26085206
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.62       2.939       0.303       43.86       35.02
Macro                                  0           0      0.2386      0.2386      0.1905
IO                                     0           0           0           0           0
Combinational                      35.96        32.3      0.9768       69.24       55.28
Clock (Combinational)              3.786       8.104      0.0265       11.92       9.514
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.37       43.34       1.545       125.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.37       43.34       1.545       125.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.786       8.104      0.0265       11.92       9.514
-----------------------------------------------------------------------------------------
Total                              3.786       8.104      0.0265       11.92       9.514
-----------------------------------------------------------------------------------------
Total leakage power = 1.54487 mW
Cell usage statistics:  
Library tcbn65gpluswc , 56204 cells ( 100.000000%) , 1.54487 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1252.26MB/1252.26MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:02:35, real = 0:02:51, mem = 1786.3M, totSessionCpu=0:12:50 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:36, real = 0:02:52, mem = 1786.3M, totSessionCpu=0:12:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1843.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1843.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1843.6M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1788.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1788.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.399  | -0.282  | -0.399  |
|           TNS (ns):|-282.399 |-261.102 | -21.297 |
|    Violating Paths:|  1748   |  1596   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.589%
       (98.343% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1788.3M
**optDesign ... cpu = 0:02:39, real = 0:02:56, mem = 1786.3M, totSessionCpu=0:12:54 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1786.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 29.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:27.8  MEM: 148.8M)

<CMD> deselectAll
<CMD> selectWire 288.8500 425.5500 288.9500 426.8500 2 mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1090
<CMD> optDesign --help

Usage: optDesign [-help] [-drv] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute]
                 [-preCTS] [-prefix <fileNamePrefix>] [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-useSDF] [-useTransitionFiles] [ -hold  [-holdVioData <fileName>] ]

**ERROR: (IMPTCM-48):	"--help" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

<CMD> gui_select -rect {401.101 342.566 322.745 406.968}
<CMD> deselectAll
<CMD> selectVia 291.0400 424.1400 292.2600 424.6600 7 {mac_array_instance/col_idx_3__mac_col_inst/key_q[47]}
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> panPage 0 -1
<CMD> optDesign -help

Usage: optDesign [-help] [-drv] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute]
                 [-preCTS] [-prefix <fileNamePrefix>] [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-useSDF] [-useTransitionFiles] [ -hold  [-holdVioData <fileName>] ]

-help                        # Prints out the command usage
-drv                         # DRV Fixing option  (bool, optional)
-excludeNets <fileName>      # List of Nets NOT to optimize  (string, optional)
-expandedViews               # expandedViews option  (bool, optional)
-hold                        # Hold Fixing option  (bool, optional)
-holdVioData <fileName>      # Dump remaining hold violations data (string, optional)
-idealClock                  # Ideal Clock option  (bool, optional)
-incr                        # Incremental optimization  (bool, optional)
-noEcoRoute                  # No Eco Route with -postRoute  (bool, optional)
-outDir <directoryName>      # Directory for report files  (string, optional)
-postCTS                     # postCTS option  (bool, optional)
-postRoute                   # postRoute option  (bool, optional)
-preCTS                      # preCTS option  (bool, optional)
-prefix <fileNamePrefix>     # File Name Prefix option  (string, optional)
-selectedNets <fileName>     # List of Nets to optimize  (string, optional)
-selectedTerms <fileName>    # List of Terms to optimize  (string, optional)
-setup                       # Setup/DRV Fixing option  (bool, optional)
-useSDF                      # Use SDF with -postRoute option  (bool, optional)
-useTransitionFiles          # Fix max_tran from external file (bool, optional)


<CMD> optDesign -incr
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1791.0M, totSessionCpu=0:14:09 **
**WARN: (IMPOPT-3318):	Missing -preCTS|-postCTS|-postRoute option.
**INFO: DRVs not fixed with -incr option
**ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
Removing temporary dont_use automatically set for cells with technology sites with no row.

<CMD> optDesign -selectedNets

Usage: optDesign [-help] [-drv] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute]
                 [-preCTS] [-prefix <fileNamePrefix>] [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-useSDF] [-useTransitionFiles] [ -hold  [-holdVioData <fileName>] ]

**ERROR: (IMPTCM-6):	Missing string value for option "-selectedNets".  

Usage: optDesign [-help] [-drv] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute]
                 [-preCTS] [-prefix <fileNamePrefix>] [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-useSDF] [-useTransitionFiles] [ -hold  [-holdVioData <fileName>] ]

-help                        # Prints out the command usage
-drv                         # DRV Fixing option  (bool, optional)
-excludeNets <fileName>      # List of Nets NOT to optimize  (string, optional)
-expandedViews               # expandedViews option  (bool, optional)
-hold                        # Hold Fixing option  (bool, optional)
-holdVioData <fileName>      # Dump remaining hold violations data (string, optional)
-idealClock                  # Ideal Clock option  (bool, optional)
-incr                        # Incremental optimization  (bool, optional)
-noEcoRoute                  # No Eco Route with -postRoute  (bool, optional)
-outDir <directoryName>      # Directory for report files  (string, optional)
-postCTS                     # postCTS option  (bool, optional)
-postRoute                   # postRoute option  (bool, optional)
-preCTS                      # preCTS option  (bool, optional)
-prefix <fileNamePrefix>     # File Name Prefix option  (string, optional)
-selectedNets <fileName>     # List of Nets to optimize  (string, optional)
-selectedTerms <fileName>    # List of Terms to optimize  (string, optional)
-setup                       # Setup/DRV Fixing option  (bool, optional)
-useSDF                      # Use SDF with -postRoute option  (bool, optional)
-useTransitionFiles          # Fix max_tran from external file (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'optDesign'.

<CMD> optDesign -setup
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1787.0M, totSessionCpu=0:14:22 **
**WARN: (IMPOPT-3318):	Missing -preCTS|-postCTS|-postRoute option.
**ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
Removing temporary dont_use automatically set for cells with technology sites with no row.

<CMD> optDesign -postRoute -setup
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1789.0M, totSessionCpu=0:14:27 **
#Created 847 library cell signatures
#Created 32434 NETS and 0 SPECIALNETS signatures
#Created 56205 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.61 (MB), peak = 1754.95 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.61 (MB), peak = 1754.95 (MB)
Begin checking placement ... (start mem=1789.0M, init mem=1789.0M)
*info: Placed = 56204          (Fixed = 48)
*info: Unplaced = 0           
Placement Density:98.34%(185405/188529)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1789.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30267

Instance distribution across the VT partitions:

 LVT : inst = 13765 (45.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13765 (45.5%)

 HVT : inst = 16502 (54.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16502 (54.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56204 and nets=32434 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1779.0M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1828.1M)
Extracted 20.0004% (CPU Time= 0:00:01.2  MEM= 1828.1M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1828.1M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1828.1M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1828.1M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1832.1M)
Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1832.1M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1832.1M)
Extracted 90.0006% (CPU Time= 0:00:04.3  MEM= 1832.1M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1832.1M)
Number of Extracted Resistors     : 587591
Number of Extracted Ground Cap.   : 577969
Number of Extracted Coupling Cap. : 951872
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1804.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:07.0  MEM: 1812.129M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:06.0 totSessionCpu=0:00:16.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.2 real=0:00:07.0 totSessionCpu=0:00:16.2 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32434,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1861.3 CPU=0:00:07.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1861.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32434,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1837.35 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1837.3M) ***
*** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:15.0 totSessionCpu=0:14:56 mem=1837.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1837.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1837.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1837.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1837.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.399  | -0.282  | -0.399  |
|           TNS (ns):|-282.399 |-261.102 | -21.297 |
|    Violating Paths:|  1748   |  1596   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.589%
       (98.343% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:33, mem = 1749.0M, totSessionCpu=0:14:57 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
*** Timing NOT met, worst failing slack is -0.399
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 283 clock nets excluded from IPO operation.
*info: 283 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.399 TNS Slack -282.399 Density 98.34
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.399|-261.102| -282.399|    98.34%|   0:00:00.0| 1987.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.280|   -0.399|-261.601| -282.898|    98.34%|   0:00:04.0| 1995.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.281|   -0.399|-261.601| -282.898|    98.34%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=1995.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.399|   -0.399| -21.297| -282.898|    98.34%|   0:00:00.0| 1995.6M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.399|   -0.399| -21.297| -282.898|    98.34%|   0:00:00.0| 1995.6M|   WC_VIEW|  default| sum_out[18]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1995.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:04.0 mem=1995.6M) ***
** GigaOpt Optimizer WNS Slack -0.399 TNS Slack -282.898 Density 98.34
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 2 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.281|   -0.399|-261.641| -282.938|    98.34%|   0:00:00.0| 1995.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.281|   -0.399|-261.641| -282.938|    98.34%|   0:00:02.0| 1995.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1995.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.399|   -0.399| -21.297| -282.938|    98.34%|   0:00:00.0| 1995.6M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.399|   -0.399| -21.297| -282.938|    98.34%|   0:00:00.0| 1995.6M|   WC_VIEW|  default| sum_out[18]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1995.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=1995.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 283 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.1 real=0:00:06.0 mem=1995.6M) ***
*** Starting refinePlace (0:15:11 mem=1984.5M) ***
Density distribution unevenness ratio = 0.881%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1984.5MB
Summary Report:
Instances move: 0 (out of 30221 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1984.5MB
*** Finished refinePlace (0:15:12 mem=1984.5M) ***
Density distribution unevenness ratio = 0.879%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 283 clock nets excluded from IPO operation.
*info: 283 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.399 TNS Slack -282.938 Density 98.34
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.281|   -0.399|-261.641| -282.938|    98.34%|   0:00:00.0| 1973.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.282|   -0.399|-261.273| -282.570|    98.34%|   0:00:04.0| 1973.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
|  -0.282|   -0.399|-261.252| -282.549|    98.34%|   0:00:04.0| 1973.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
|  -0.282|   -0.399|-261.154| -282.451|    98.34%|   0:00:00.0| 1973.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_29_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.281|   -0.403|-254.408| -275.944|    98.34%|   0:00:12.0| 1973.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_/D   |
|  -0.281|   -0.403|-254.408| -275.944|    98.34%|   0:00:02.0| 1973.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.281|   -0.403|-254.286| -276.372|    98.34%|   0:00:10.0| 1975.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -0.281|   -0.403|-254.237| -276.323|    98.34%|   0:00:00.0| 1975.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -0.281|   -0.403|-254.148| -276.234|    98.34%|   0:00:00.0| 1975.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
|  -0.281|   -0.403|-254.141| -276.227|    98.34%|   0:00:01.0| 1994.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.281|   -0.403|-254.141| -276.226|    98.34%|   0:00:01.0| 1994.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.0 real=0:00:34.0 mem=1994.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.403|   -0.403| -22.086| -276.226|    98.34%|   0:00:00.0| 1994.5M|   WC_VIEW|  default| sum_out[142]                                       |
|  -0.403|   -0.403| -22.036| -276.177|    98.34%|   0:00:00.0| 1994.5M|   WC_VIEW|  default| sum_out[46]                                        |
|  -0.403|   -0.403| -22.036| -276.177|    98.34%|   0:00:00.0| 1994.5M|   WC_VIEW|  default| sum_out[77]                                        |
|  -0.403|   -0.403| -22.036| -276.177|    98.34%|   0:00:01.0| 1994.5M|   WC_VIEW|  default| sum_out[142]                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1994.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:28.8 real=0:00:35.0 mem=1994.5M) ***
** GigaOpt Optimizer WNS Slack -0.403 TNS Slack -276.177 Density 98.34
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 4 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:29.3 real=0:00:36.0 mem=1994.5M) ***
*** Starting refinePlace (0:15:46 mem=1975.4M) ***
Density distribution unevenness ratio = 0.879%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1975.4MB
Summary Report:
Instances move: 0 (out of 30228 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1975.4MB
*** Finished refinePlace (0:15:47 mem=1975.4M) ***
Density distribution unevenness ratio = 0.878%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1837.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1837.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1845.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1845.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.403  | -0.281  | -0.403  |
|           TNS (ns):|-276.181 |-254.142 | -22.040 |
|    Violating Paths:|  1755   |  1603   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.593%
       (98.347% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1845.9M
Info: 290 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1428.66MB/1428.66MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1433.11MB/1433.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1433.15MB/1433.15MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT)
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 10%
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 20%
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 30%
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 40%
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 50%
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 60%
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 70%
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 80%
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 90%

Finished Levelizing
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT)

Starting Activity Propagation
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT)
2025-Mar-21 02:03:17 (2025-Mar-21 09:03:17 GMT): 10%
2025-Mar-21 02:03:18 (2025-Mar-21 09:03:18 GMT): 20%

Finished Activity Propagation
2025-Mar-21 02:03:18 (2025-Mar-21 09:03:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1438.89MB/1438.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 02:03:18 (2025-Mar-21 09:03:18 GMT)
 ... Calculating switching power
2025-Mar-21 02:03:18 (2025-Mar-21 09:03:18 GMT): 10%
2025-Mar-21 02:03:18 (2025-Mar-21 09:03:18 GMT): 20%
2025-Mar-21 02:03:18 (2025-Mar-21 09:03:18 GMT): 30%
2025-Mar-21 02:03:18 (2025-Mar-21 09:03:18 GMT): 40%
2025-Mar-21 02:03:18 (2025-Mar-21 09:03:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 02:03:19 (2025-Mar-21 09:03:19 GMT): 60%
2025-Mar-21 02:03:20 (2025-Mar-21 09:03:20 GMT): 70%
2025-Mar-21 02:03:20 (2025-Mar-21 09:03:20 GMT): 80%
2025-Mar-21 02:03:21 (2025-Mar-21 09:03:21 GMT): 90%

Finished Calculating power
2025-Mar-21 02:03:21 (2025-Mar-21 09:03:21 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1439.28MB/1439.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1439.28MB/1439.28MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1439.31MB/1439.31MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 02:03:21 (2025-Mar-21 09:03:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.36523689 	   64.1404%
Total Switching Power:      43.38552006 	   34.6265%
Total Leakage Power:         1.54496108 	    1.2331%
Total Power:               125.29571812
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.62       2.939      0.3029       43.86       35.01
Macro                                  0           0      0.2386      0.2386      0.1904
IO                                     0           0           0           0           0
Combinational                      35.95        32.3      0.9769       69.23       55.25
Clock (Combinational)              3.792       8.145      0.0265       11.96       9.549
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.37       43.39       1.545       125.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.37       43.39       1.545       125.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.792       8.145      0.0265       11.96       9.549
-----------------------------------------------------------------------------------------
Total                              3.792       8.145      0.0265       11.96       9.549
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L4_38 (CKBD16): 	    0.1553
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U26 (FA1D4): 	 0.0002644
* 		Total Cap: 	2.10988e-10 F
* 		Total instances in design: 56211
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 25937
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1444.46MB/1444.46MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.403  TNS Slack -276.181 Density 98.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.35%|        -|  -0.403|-276.181|   0:00:00.0| 2118.7M|
|    98.25%|      486|  -0.403|-275.182|   0:00:14.0| 2118.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.403  TNS Slack -275.182 Density 98.25
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:14.9) (real = 0:00:15.0) **
*** Starting refinePlace (0:16:10 mem=2074.8M) ***
Density distribution unevenness ratio = 0.889%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2074.8MB
Summary Report:
Instances move: 0 (out of 30228 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2074.8MB
*** Finished refinePlace (0:16:10 mem=2074.8M) ***
Density distribution unevenness ratio = 0.888%
Running setup recovery post routing.
**optDesign ... cpu = 0:01:44, real = 0:01:55, mem = 1840.2M, totSessionCpu=0:16:11 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 290 clock nets excluded from IPO operation.
Info: 290 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.403 TNS Slack -275.182 Density 98.25
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.281|   -0.403|-253.142| -275.182|    98.25%|   0:00:00.0| 1991.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.281|   -0.403|-253.142| -275.182|    98.25%|   0:00:02.0| 1991.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=1991.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=1991.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1991.0M) ***
*** Starting refinePlace (0:16:17 mem=1956.6M) ***
Density distribution unevenness ratio = 0.889%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1956.6MB
Summary Report:
Instances move: 0 (out of 30228 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1956.6MB
*** Finished refinePlace (0:16:18 mem=1956.6M) ***
Density distribution unevenness ratio = 0.888%
End: GigaOpt Optimization in WNS mode
End: GigaOpt WNS recovery
GigaOpt: Skipping TNS recovery
*** Finish setup-recovery (cpu=0:00:07, real=0:00:07, mem=1840.17M, totSessionCpu=0:16:18 .
**optDesign ... cpu = 0:01:51, real = 0:02:02, mem = 1840.2M, totSessionCpu=0:16:18 **

Info: 290 clock nets excluded from IPO operation.
Info: 290 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.403|   -0.403|-275.182| -275.182|    98.25%|   0:00:00.0| 1991.0M|   WC_VIEW|  default| sum_out[142]                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1991.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1991.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1487.61MB/1487.61MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1487.61MB/1487.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1487.61MB/1487.61MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 02:03:49 (2025-Mar-21 09:03:49 GMT)
2025-Mar-21 02:03:49 (2025-Mar-21 09:03:49 GMT): 10%
2025-Mar-21 02:03:49 (2025-Mar-21 09:03:49 GMT): 20%
2025-Mar-21 02:03:49 (2025-Mar-21 09:03:49 GMT): 30%
2025-Mar-21 02:03:49 (2025-Mar-21 09:03:49 GMT): 40%
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT): 50%
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT): 60%
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT): 70%
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT): 80%
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT): 90%

Finished Levelizing
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT)

Starting Activity Propagation
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT)
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT): 10%
2025-Mar-21 02:03:50 (2025-Mar-21 09:03:50 GMT): 20%

Finished Activity Propagation
2025-Mar-21 02:03:51 (2025-Mar-21 09:03:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1488.04MB/1488.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 02:03:51 (2025-Mar-21 09:03:51 GMT)
 ... Calculating switching power
2025-Mar-21 02:03:51 (2025-Mar-21 09:03:51 GMT): 10%
2025-Mar-21 02:03:51 (2025-Mar-21 09:03:51 GMT): 20%
2025-Mar-21 02:03:51 (2025-Mar-21 09:03:51 GMT): 30%
2025-Mar-21 02:03:51 (2025-Mar-21 09:03:51 GMT): 40%
2025-Mar-21 02:03:51 (2025-Mar-21 09:03:51 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 02:03:52 (2025-Mar-21 09:03:52 GMT): 60%
2025-Mar-21 02:03:52 (2025-Mar-21 09:03:52 GMT): 70%
2025-Mar-21 02:03:53 (2025-Mar-21 09:03:53 GMT): 80%
2025-Mar-21 02:03:53 (2025-Mar-21 09:03:53 GMT): 90%

Finished Calculating power
2025-Mar-21 02:03:54 (2025-Mar-21 09:03:54 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1488.04MB/1488.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1488.04MB/1488.04MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=1488.04MB/1488.04MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 02:03:54 (2025-Mar-21 09:03:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.19014740 	   64.1624%
Total Switching Power:      43.24987033 	   34.6054%
Total Leakage Power:         1.54001601 	    1.2322%
Total Power:               124.98003386
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.63       2.935      0.3029       43.87        35.1
Macro                                  0           0      0.2386      0.2386      0.1909
IO                                     0           0           0           0           0
Combinational                      35.77       32.17       0.972       68.91       55.14
Clock (Combinational)              3.792       8.145      0.0265       11.96       9.573
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.19       43.25        1.54         125         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.19       43.25        1.54         125         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.792       8.145      0.0265       11.96       9.573
-----------------------------------------------------------------------------------------
Total                              3.792       8.145      0.0265       11.96       9.573
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L4_38 (CKBD16): 	    0.1553
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U26 (FA1D4): 	 0.0002644
* 		Total Cap: 	2.10622e-10 F
* 		Total instances in design: 56211
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 25937
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1488.55MB/1488.55MB)

*** Finished Leakage Power Optimization (cpu=0:00:33, real=0:00:32, mem=1840.17M, totSessionCpu=0:16:27).
Default Rule : ""
Non Default Rules :
Worst Slack : -0.281 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
        design wns: -0.2814
        slack threshold: 1.1386
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 964 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.403 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.4033
        slack threshold: 1.0167
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 964 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1953.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1953.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1953.7M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1953.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.403  | -0.281  | -0.403  |
|           TNS (ns):|-275.182 |-253.142 | -22.040 |
|    Violating Paths:|  1737   |  1585   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.499%
       (98.252% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1953.7M
**optDesign ... cpu = 0:02:02, real = 0:02:13, mem = 1788.2M, totSessionCpu=0:16:29 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 02:03:56 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_13 connects to NET mac_array_instance/FE_USKN4204_CTS_63 at location ( 158.100 390.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN4204_CTS_63 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PSC4198_pmem_in_147_ connects to NET FE_PSN4198_pmem_in_147_ at location ( 288.500 20.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PSN4198_pmem_in_147_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Q of INST psum_mem_instance/Q_reg_77_ connects to NET sum_out[77] at location ( 158.500 95.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sum_out[77] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PSC4165_pmem_in_129_ connects to NET FE_PSN4165_pmem_in_129_ at location ( 252.700 140.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PSN4165_pmem_in_129_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_48 connects to NET FE_USKN4110_CTS_165 at location ( 252.900 51.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN4110_CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_22 connects to NET CTS_146 at location ( 160.100 48.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_146 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC4013_array_out_61_ connects to NET FE_OCPN4013_array_out_61_ at location ( 205.300 251.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_3__fifo_instance/U61 connects to NET FE_OCPN4013_array_out_61_ at location ( 193.300 234.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN4013_array_out_61_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC4005_array_out_121_ connects to NET FE_OCPN4005_array_out_121_ at location ( 303.300 188.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_6__fifo_instance/U65 connects to NET FE_OCPN4005_array_out_121_ at location ( 284.700 187.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_6__fifo_instance/U63 connects to NET FE_OCPN4005_array_out_121_ at location ( 273.900 190.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN4005_array_out_121_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST ofifo_inst/col_idx_6__fifo_instance/FE_RC_1417_0 connects to NET FE_OCPN4002_array_out_122_ at location ( 265.300 191.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN4002_array_out_122_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC3930_array_out_78_ connects to NET FE_OCPN3930_array_out_78_ at location ( 325.700 378.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN3930_array_out_78_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC3907_array_out_4_ connects to NET FE_OCPN3907_array_out_4_ at location ( 85.700 299.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN3907_array_out_4_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC3178_array_out_103_ connects to NET FE_OCPN3178_array_out_103_ at location ( 326.700 197.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN3178_array_out_103_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PSC4198_pmem_in_147_ connects to NET pmem_in[147] at location ( 287.500 20.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[147] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PSC4165_pmem_in_129_ connects to NET pmem_in[129] at location ( 251.700 140.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[129] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_5__fifo_instance/mux_8_1a/fifo_mux_2_1g/U5 connects to NET pmem_in[109] at location ( 324.300 134.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[109] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST psum_mem_instance/U1499 connects to NET pmem_in[79] at location ( 195.900 147.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[79] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/mux_8_1a/fifo_mux_2_1g/U15 connects to NET pmem_in[61] at location ( 190.300 237.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET pmem_in[61] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET pmem_in[43] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET pmem_in[42] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET pmem_in[38] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32439 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#964/32199 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1359.53 (MB), peak = 1754.95 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 160.250 48.395 ) on M1 for NET CTS_146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 326.350 198.100 ) on M1 for NET FE_OCPN3178_array_out_103_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 85.150 298.900 ) on M1 for NET FE_OCPN3907_array_out_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 325.285 378.115 ) on M1 for NET FE_OCPN3930_array_out_78_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 265.095 191.080 ) on M1 for NET FE_OCPN4002_array_out_122_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 284.505 187.300 ) on M1 for NET FE_OCPN4005_array_out_121_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 273.705 190.900 ) on M1 for NET FE_OCPN4005_array_out_121_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 302.750 189.100 ) on M1 for NET FE_OCPN4005_array_out_121_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 193.105 234.100 ) on M1 for NET FE_OCPN4013_array_out_61_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 204.900 252.115 ) on M1 for NET FE_OCPN4013_array_out_61_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 252.100 140.515 ) on M1 for NET FE_PSN4165_pmem_in_129_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 287.900 19.880 ) on M1 for NET FE_PSN4198_pmem_in_147_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 251.420 52.315 ) on M1 for NET FE_USKN4110_CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 248.100 214.280 ) on M1 for NET FE_USKN4207_CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 266.550 21.700 ) on M1 for NET FE_USKN4215_CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 302.005 189.000 ) on M1 for NET array_out[121]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 203.315 318.700 ) on M1 for NET array_out[40]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 185.305 264.700 ) on M1 for NET array_out[47]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 84.405 299.000 ) on M1 for NET array_out[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 204.320 252.100 ) on M1 for NET array_out[61]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1035 routed nets are extracted.
#    501 (1.54%) extracted nets are partially routed.
#31157 routed nets are imported.
#7 (0.02%) nets are without wires.
#242 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32441.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 501
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 02:04:00 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 02:04:02 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2189          79       22952    92.21%
#  Metal 2        V        2189          84       22952     1.41%
#  Metal 3        H        2268           0       22952     0.22%
#  Metal 4        V        1579         694       22952     3.26%
#  Metal 5        H        2268           0       22952     0.00%
#  Metal 6        V        2273           0       22952     0.00%
#  Metal 7        H         567           0       22952     0.00%
#  Metal 8        V         568           0       22952     0.00%
#  --------------------------------------------------------------
#  Total                  13902       4.71%  183616    12.14%
#
#  298 nets (0.92%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1360.82 (MB), peak = 1754.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.10 (MB), peak = 1754.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.46 (MB), peak = 1754.95 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.59 (MB), peak = 1754.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 242 (skipped).
#Total number of routable nets = 32199.
#Total number of nets in the design = 32441.
#
#508 routable nets have only global wires.
#31691 routable nets have only detail routed wires.
#39 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#606 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 17                 22             469  
#-------------------------------------------------------------------
#        Total                 17                 22             469  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                298                347           31554  
#-------------------------------------------------------------------
#        Total                298                347           31554  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      8(0.04%)   (0.04%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      8(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 616262 um.
#Total half perimeter of net bounding box = 534730 um.
#Total wire length on LAYER M1 = 636 um.
#Total wire length on LAYER M2 = 152566 um.
#Total wire length on LAYER M3 = 221104 um.
#Total wire length on LAYER M4 = 148200 um.
#Total wire length on LAYER M5 = 55982 um.
#Total wire length on LAYER M6 = 8972 um.
#Total wire length on LAYER M7 = 11591 um.
#Total wire length on LAYER M8 = 17212 um.
#Total number of vias = 232421
#Total number of multi-cut vias = 162252 ( 69.8%)
#Total number of single cut vias = 70169 ( 30.2%)
#Up-Via Summary (total 232421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68225 ( 64.2%)     38072 ( 35.8%)     106297
#  Metal 2        1669 (  1.8%)     91482 ( 98.2%)      93151
#  Metal 3         180 (  0.8%)     22818 ( 99.2%)      22998
#  Metal 4          29 (  0.5%)      6235 ( 99.5%)       6264
#  Metal 5          13 (  0.8%)      1628 ( 99.2%)       1641
#  Metal 6          25 (  2.1%)      1154 ( 97.9%)       1179
#  Metal 7          28 (  3.1%)       863 ( 96.9%)        891
#-----------------------------------------------------------
#                70169 ( 30.2%)    162252 ( 69.8%)     232421 
#
#Total number of involved priority nets 16
#Maximum src to sink distance for priority net 199.3
#Average of max src_to_sink distance for priority net 45.1
#Average of ave src_to_sink distance for priority net 33.5
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1384.60 (MB), peak = 1754.95 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.76 (MB), peak = 1754.95 (MB)
#Start Track Assignment.
#Done with 49 horizontal wires in 2 hboxes and 41 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 616311 um.
#Total half perimeter of net bounding box = 534730 um.
#Total wire length on LAYER M1 = 652 um.
#Total wire length on LAYER M2 = 152571 um.
#Total wire length on LAYER M3 = 221120 um.
#Total wire length on LAYER M4 = 148208 um.
#Total wire length on LAYER M5 = 55982 um.
#Total wire length on LAYER M6 = 8973 um.
#Total wire length on LAYER M7 = 11594 um.
#Total wire length on LAYER M8 = 17212 um.
#Total number of vias = 232420
#Total number of multi-cut vias = 162252 ( 69.8%)
#Total number of single cut vias = 70168 ( 30.2%)
#Up-Via Summary (total 232420):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68225 ( 64.2%)     38072 ( 35.8%)     106297
#  Metal 2        1668 (  1.8%)     91482 ( 98.2%)      93150
#  Metal 3         180 (  0.8%)     22818 ( 99.2%)      22998
#  Metal 4          29 (  0.5%)      6235 ( 99.5%)       6264
#  Metal 5          13 (  0.8%)      1628 ( 99.2%)       1641
#  Metal 6          25 (  2.1%)      1154 ( 97.9%)       1179
#  Metal 7          28 (  3.1%)       863 ( 96.9%)        891
#-----------------------------------------------------------
#                70168 ( 30.2%)    162252 ( 69.8%)     232420 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1419.81 (MB), peak = 1754.95 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 60.80 (MB)
#Total memory = 1419.81 (MB)
#Peak memory = 1754.95 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 54.6% of the total area was rechecked for DRC, and 33.6% required routing.
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           13        2       10        2        3       30
#	M2            5        5        0        0        0       10
#	Totals       18        7       10        2        3       40
#465 out of 56211 instances need to be verified(marked ipoed).
#22.6% of the total area is being checked for drcs
#22.6% of the total area was checked
#    number of violations = 72
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           31        5       14        8        3       61
#	M2            6        5        0        0        0       11
#	Totals       37       10       14        8        3       72
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1446.89 (MB), peak = 1754.95 (MB)
#start 1st optimization iteration ...
#    number of violations = 24
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop      Mar   Totals
#	M1            4        2        0        0        0        6
#	M2            2       12        2        0        1       17
#	M3            0        0        0        1        0        1
#	Totals        6       14        2        1        1       24
#    number of process antenna violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1427.90 (MB), peak = 1754.95 (MB)
#start 2nd optimization iteration ...
#    number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            4        2        6
#	M2            0        5        5
#	Totals        4        7       11
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.42 (MB), peak = 1754.95 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.53 (MB), peak = 1754.95 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.09 (MB), peak = 1754.95 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.54 (MB), peak = 1754.95 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1374.78 (MB), peak = 1754.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 616131 um.
#Total half perimeter of net bounding box = 534730 um.
#Total wire length on LAYER M1 = 651 um.
#Total wire length on LAYER M2 = 152381 um.
#Total wire length on LAYER M3 = 221177 um.
#Total wire length on LAYER M4 = 148188 um.
#Total wire length on LAYER M5 = 55945 um.
#Total wire length on LAYER M6 = 8982 um.
#Total wire length on LAYER M7 = 11596 um.
#Total wire length on LAYER M8 = 17210 um.
#Total number of vias = 233014
#Total number of multi-cut vias = 160507 ( 68.9%)
#Total number of single cut vias = 72507 ( 31.1%)
#Up-Via Summary (total 233014):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68846 ( 64.7%)     37555 ( 35.3%)     106401
#  Metal 2        3017 (  3.2%)     90538 ( 96.8%)      93555
#  Metal 3         457 (  2.0%)     22618 ( 98.0%)      23075
#  Metal 4          83 (  1.3%)      6183 ( 98.7%)       6266
#  Metal 5          13 (  0.8%)      1630 ( 99.2%)       1643
#  Metal 6          46 (  3.9%)      1133 ( 96.1%)       1179
#  Metal 7          45 (  5.0%)       850 ( 95.0%)        895
#-----------------------------------------------------------
#                72507 ( 31.1%)    160507 ( 68.9%)     233014 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = -46.77 (MB)
#Total memory = 1373.04 (MB)
#Peak memory = 1754.95 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1374.78 (MB), peak = 1754.95 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 616131 um.
#Total half perimeter of net bounding box = 534730 um.
#Total wire length on LAYER M1 = 651 um.
#Total wire length on LAYER M2 = 152381 um.
#Total wire length on LAYER M3 = 221177 um.
#Total wire length on LAYER M4 = 148188 um.
#Total wire length on LAYER M5 = 55945 um.
#Total wire length on LAYER M6 = 8982 um.
#Total wire length on LAYER M7 = 11596 um.
#Total wire length on LAYER M8 = 17210 um.
#Total number of vias = 233014
#Total number of multi-cut vias = 160507 ( 68.9%)
#Total number of single cut vias = 72507 ( 31.1%)
#Up-Via Summary (total 233014):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68846 ( 64.7%)     37555 ( 35.3%)     106401
#  Metal 2        3017 (  3.2%)     90538 ( 96.8%)      93555
#  Metal 3         457 (  2.0%)     22618 ( 98.0%)      23075
#  Metal 4          83 (  1.3%)      6183 ( 98.7%)       6266
#  Metal 5          13 (  0.8%)      1630 ( 99.2%)       1643
#  Metal 6          46 (  3.9%)      1133 ( 96.1%)       1179
#  Metal 7          45 (  5.0%)       850 ( 95.0%)        895
#-----------------------------------------------------------
#                72507 ( 31.1%)    160507 ( 68.9%)     233014 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#39.92% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1383.78 (MB), peak = 1754.95 (MB)
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1384.00 (MB), peak = 1754.95 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 298
#Total wire length = 616131 um.
#Total half perimeter of net bounding box = 534730 um.
#Total wire length on LAYER M1 = 651 um.
#Total wire length on LAYER M2 = 152381 um.
#Total wire length on LAYER M3 = 221177 um.
#Total wire length on LAYER M4 = 148188 um.
#Total wire length on LAYER M5 = 55945 um.
#Total wire length on LAYER M6 = 8982 um.
#Total wire length on LAYER M7 = 11596 um.
#Total wire length on LAYER M8 = 17210 um.
#Total number of vias = 233014
#Total number of multi-cut vias = 162987 ( 69.9%)
#Total number of single cut vias = 70027 ( 30.1%)
#Up-Via Summary (total 233014):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68171 ( 64.1%)     38230 ( 35.9%)     106401
#  Metal 2        1636 (  1.7%)     91919 ( 98.3%)      93555
#  Metal 3         147 (  0.6%)     22928 ( 99.4%)      23075
#  Metal 4          22 (  0.4%)      6244 ( 99.6%)       6266
#  Metal 5           6 (  0.4%)      1637 ( 99.6%)       1643
#  Metal 6          20 (  1.7%)      1159 ( 98.3%)       1179
#  Metal 7          25 (  2.8%)       870 ( 97.2%)        895
#-----------------------------------------------------------
#                70027 ( 30.1%)    162987 ( 69.9%)     233014 
#
#detailRoute Statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:25
#Increased memory = -37.55 (MB)
#Total memory = 1382.27 (MB)
#Peak memory = 1754.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:36
#Elapsed time = 00:01:36
#Increased memory = -76.61 (MB)
#Total memory = 1331.77 (MB)
#Peak memory = 1754.95 (MB)
#Number of warnings = 63
#Total number of warnings = 220
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 02:05:32 2025
#
**optDesign ... cpu = 0:03:38, real = 0:03:49, mem = 1747.1M, totSessionCpu=0:18:05 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=56211 and nets=32441 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/core_13720_ptGm7u.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1747.1M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1788.2M)
Extracted 20.0004% (CPU Time= 0:00:01.2  MEM= 1788.2M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1788.2M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1788.2M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1788.2M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1792.2M)
Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1792.2M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1792.2M)
Extracted 90.0004% (CPU Time= 0:00:04.3  MEM= 1792.2M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1792.2M)
Number of Extracted Resistors     : 587696
Number of Extracted Ground Cap.   : 577855
Number of Extracted Coupling Cap. : 951912
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1780.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1780.215M)
**optDesign ... cpu = 0:03:44, real = 0:03:56, mem = 1745.1M, totSessionCpu=0:18:11 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 32441,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1836.03 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1836.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32441,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1812.07 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1812.1M) ***
*** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:18:27 mem=1812.1M)
**optDesign ... cpu = 0:03:59, real = 0:04:11, mem = 1742.7M, totSessionCpu=0:18:27 **
*** Timing NOT met, worst failing slack is -0.398
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 242 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.399 TNS Slack -277.598 Density 98.25
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.277|   -0.399|-255.584| -277.598|    98.25%|   0:00:00.0| 1973.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.277|   -0.398|-255.584| -277.598|    98.25%|   0:00:01.0| 1973.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_57_/D                                         |
|  -0.277|   -0.398|-255.584| -277.598|    98.25%|   0:00:00.0| 1973.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
|  -0.277|   -0.399|-255.584| -277.598|    98.25%|   0:00:00.0| 1973.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1973.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1973.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.3 real=0:00:03.0 mem=1973.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:04:06, real = 0:04:17, mem = 1824.7M, totSessionCpu=0:18:33 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1824.68M, totSessionCpu=0:18:33 .
**optDesign ... cpu = 0:04:06, real = 0:04:18, mem = 1824.7M, totSessionCpu=0:18:33 **

** Profile ** Start :  cpu=0:00:00.0, mem=1826.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1826.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1834.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1834.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.399  | -0.277  | -0.399  |
|           TNS (ns):|-277.599 |-255.585 | -22.014 |
|    Violating Paths:|  1768   |  1616   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.499%
       (98.252% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1834.7M
Info: 290 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.07MB/1462.07MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.07MB/1462.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.07MB/1462.07MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 02:06:03 (2025-Mar-21 09:06:03 GMT)
2025-Mar-21 02:06:03 (2025-Mar-21 09:06:03 GMT): 10%
2025-Mar-21 02:06:03 (2025-Mar-21 09:06:03 GMT): 20%

Finished Activity Propagation
2025-Mar-21 02:06:04 (2025-Mar-21 09:06:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1462.49MB/1462.49MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 02:06:04 (2025-Mar-21 09:06:04 GMT)
 ... Calculating switching power
2025-Mar-21 02:06:04 (2025-Mar-21 09:06:04 GMT): 10%
2025-Mar-21 02:06:04 (2025-Mar-21 09:06:04 GMT): 20%
2025-Mar-21 02:06:04 (2025-Mar-21 09:06:04 GMT): 30%
2025-Mar-21 02:06:04 (2025-Mar-21 09:06:04 GMT): 40%
2025-Mar-21 02:06:04 (2025-Mar-21 09:06:04 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 02:06:04 (2025-Mar-21 09:06:04 GMT): 60%
2025-Mar-21 02:06:05 (2025-Mar-21 09:06:05 GMT): 70%
2025-Mar-21 02:06:06 (2025-Mar-21 09:06:06 GMT): 80%
2025-Mar-21 02:06:06 (2025-Mar-21 09:06:06 GMT): 90%

Finished Calculating power
2025-Mar-21 02:06:06 (2025-Mar-21 09:06:06 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1462.77MB/1462.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.77MB/1462.77MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1462.77MB/1462.77MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 02:06:07 (2025-Mar-21 09:06:07 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.18977202 	   64.1523%
Total Switching Power:      43.26935156 	   34.6157%
Total Leakage Power:         1.54001601 	    1.2320%
Total Power:               124.99913982
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.63       2.936      0.3029       43.87       35.09
Macro                                  0           0      0.2386      0.2386      0.1909
IO                                     0           0           0           0           0
Combinational                      35.77        32.2       0.972       68.94       55.15
Clock (Combinational)              3.792       8.135      0.0265       11.95       9.563
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.19       43.27        1.54         125         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.19       43.27        1.54         125         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.792       8.135      0.0265       11.95       9.563
-----------------------------------------------------------------------------------------
Total                              3.792       8.135      0.0265       11.95       9.563
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L4_38 (CKBD16): 	    0.1553
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U26 (FA1D4): 	 0.0002644
* 		Total Cap: 	2.10736e-10 F
* 		Total instances in design: 56211
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 25937
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1463.43MB/1463.43MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.399  TNS Slack -277.598 Density 98.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.25%|        -|  -0.399|-277.598|   0:00:00.0| 2107.5M|
|    98.25%|        0|  -0.398|-277.598|   0:00:04.0| 2107.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.399  TNS Slack -277.598 Density 98.25
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
*** Starting refinePlace (0:18:45 mem=2063.6M) ***
Density distribution unevenness ratio = 0.889%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2063.6MB
Summary Report:
Instances move: 0 (out of 30228 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2063.6MB
*** Finished refinePlace (0:18:46 mem=2063.6M) ***
Density distribution unevenness ratio = 0.888%
Latch borrow mode reset to max_borrow
Design State:
    #signal nets       :  32061
    #routed signal nets:  31909
    #clock nets        :  290
    #routed clock nets :  290
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Design State:
    #signal nets       :  32061
    #routed signal nets:  31909
    #clock nets        :  290
    #routed clock nets :  290
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32441,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2055.57 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_13720_ieng6-ece-03.ucsd.edu_vsivaramakrishnan_BqqRvz/.AAE_oPAMQ3/.AAE_13720/waveform.data...
*** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 2055.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 32441,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2031.61 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 2031.6M) ***
Setting latch borrow mode to budget during optimization.
Checking setup slack degradation ...
Info: 290 clock nets excluded from IPO operation.
Info: 290 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.399|   -0.399|-277.598| -277.598|    98.25%|   0:00:01.0| 2066.0M|   WC_VIEW|  default| sum_out[18]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2066.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2066.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 299 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.58MB/1507.58MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.58MB/1507.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.58MB/1507.58MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT)
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 10%
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 20%
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 30%
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 40%
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 50%
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 60%
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 70%
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 80%
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT): 90%

Finished Levelizing
2025-Mar-21 02:06:34 (2025-Mar-21 09:06:34 GMT)

Starting Activity Propagation
2025-Mar-21 02:06:35 (2025-Mar-21 09:06:35 GMT)
2025-Mar-21 02:06:35 (2025-Mar-21 09:06:35 GMT): 10%
2025-Mar-21 02:06:35 (2025-Mar-21 09:06:35 GMT): 20%

Finished Activity Propagation
2025-Mar-21 02:06:36 (2025-Mar-21 09:06:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1507.58MB/1507.58MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 02:06:36 (2025-Mar-21 09:06:36 GMT)
 ... Calculating switching power
2025-Mar-21 02:06:36 (2025-Mar-21 09:06:36 GMT): 10%
2025-Mar-21 02:06:36 (2025-Mar-21 09:06:36 GMT): 20%
2025-Mar-21 02:06:36 (2025-Mar-21 09:06:36 GMT): 30%
2025-Mar-21 02:06:36 (2025-Mar-21 09:06:36 GMT): 40%
2025-Mar-21 02:06:36 (2025-Mar-21 09:06:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 02:06:36 (2025-Mar-21 09:06:36 GMT): 60%
2025-Mar-21 02:06:37 (2025-Mar-21 09:06:37 GMT): 70%
2025-Mar-21 02:06:37 (2025-Mar-21 09:06:37 GMT): 80%
2025-Mar-21 02:06:38 (2025-Mar-21 09:06:38 GMT): 90%

Finished Calculating power
2025-Mar-21 02:06:38 (2025-Mar-21 09:06:38 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1507.96MB/1507.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1507.96MB/1507.96MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1507.96MB/1507.96MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 02:06:38 (2025-Mar-21 09:06:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.18977202 	   64.1523%
Total Switching Power:      43.26935156 	   34.6157%
Total Leakage Power:         1.54001601 	    1.2320%
Total Power:               124.99913982
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.63       2.936      0.3029       43.87       35.09
Macro                                  0           0      0.2386      0.2386      0.1909
IO                                     0           0           0           0           0
Combinational                      35.77        32.2       0.972       68.94       55.15
Clock (Combinational)              3.792       8.135      0.0265       11.95       9.563
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.19       43.27        1.54         125         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.19       43.27        1.54         125         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.792       8.135      0.0265       11.95       9.563
-----------------------------------------------------------------------------------------
Total                              3.792       8.135      0.0265       11.95       9.563
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L4_38 (CKBD16): 	    0.1553
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U26 (FA1D4): 	 0.0002644
* 		Total Cap: 	2.10736e-10 F
* 		Total instances in design: 56211
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 25937
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1507.96MB/1507.96MB)

*** Finished Leakage Power Optimization (cpu=0:00:32, real=0:00:32, mem=1826.97M, totSessionCpu=0:19:12).
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 02:06:39 (2025-Mar-21 09:06:39 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/vsivaramakrishnan/1D_vector/deliverables/step1/pnr/route.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.18977202 	   64.1523%
Total Switching Power:      43.26935156 	   34.6157%
Total Leakage Power:         1.54001601 	    1.2320%
Total Power:               124.99913982
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         40.63       2.936      0.3029       43.87       35.09
Macro                                  0           0      0.2386      0.2386      0.1909
IO                                     0           0           0           0           0
Combinational                      35.77        32.2       0.972       68.94       55.15
Clock (Combinational)              3.792       8.135      0.0265       11.95       9.563
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.19       43.27        1.54         125         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.19       43.27        1.54         125         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.792       8.135      0.0265       11.95       9.563
-----------------------------------------------------------------------------------------
Total                              3.792       8.135      0.0265       11.95       9.563
-----------------------------------------------------------------------------------------
Total leakage power = 1.54002 mW
Cell usage statistics:  
Library tcbn65gpluswc , 56211 cells ( 100.000000%) , 1.54002 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1283.39MB/1283.39MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:04:45, real = 0:04:56, mem = 1827.0M, totSessionCpu=0:19:12 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:46, real = 0:04:58, mem = 1827.0M, totSessionCpu=0:19:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1884.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1884.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1884.2M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1829.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1829.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.399  | -0.277  | -0.399  |
|           TNS (ns):|-277.599 |-255.585 | -22.014 |
|    Violating Paths:|  1768   |  1616   |   152   |
|          All Paths:|  6512   |  5110   |  5578   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.499%
       (98.252% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1829.0M
**optDesign ... cpu = 0:04:49, real = 0:05:00, mem = 1827.0M, totSessionCpu=0:19:16 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1827.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 28.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:27.5  MEM: 178.8M)

<CMD> selectWire 47.0500 170.5500 47.1500 175.6500 2 {mem_in[9]}
<CMD> deselectAll
<CMD> selectMarker 48.6100 168.7500 48.9900 168.8500 1 1 6
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba

*** Memory Usage v#1 (Current mem = 1858.559M, initial mem = 149.258M) ***
*** Message Summary: 3914 warning(s), 15 error(s)

--- Ending "Innovus" (totcpu=0:20:24, real=0:36:40, mem=1858.6M) ---
