{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sfvc784",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "train_accuracy": {
      "index": "0",
      "direction": "out",
      "srcType": "ap_fixed<25, 8, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_BUS",
          "name": "train_accuracy",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS",
          "name": "train_accuracy_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "test_accuracy": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<25, 8, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_BUS",
          "name": "test_accuracy",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS",
          "name": "test_accuracy_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "done": {
      "index": "2",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_BUS",
          "name": "done",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS",
          "name": "done_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "214397424 ~ 263428014",
    "Latency": "214397423"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "2114036720",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/accelerator.cpp",
      "..\/..\/..\/accelerator.h",
      "..\/..\/..\/activation.cpp",
      "..\/..\/..\/activations.h",
      "..\/..\/..\/error.cpp",
      "..\/..\/..\/error.h",
      "..\/..\/..\/layer.h",
      "..\/..\/..\/top.cpp",
      "..\/..\/..\/top.h",
      "..\/..\/..\/digits_features.h",
      "..\/..\/..\/digits_labels.h"
    ],
    "TestBench": [
      "..\/..\/..\/main.cpp",
      "..\/..\/..\/digits_features.h",
      "..\/..\/..\/digits_labels.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/top_accelerator_360_Pipeline_2.vhd",
      "impl\/vhdl\/top_accelerator_360_Pipeline_3.vhd",
      "impl\/vhdl\/top_accelerator_360_Pipeline_VITIS_LOOP_176_7.vhd",
      "impl\/vhdl\/top_accelerator_360_s.vhd",
      "impl\/vhdl\/top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_accelerator_1437_Pipeline_2.vhd",
      "impl\/vhdl\/top_accelerator_1437_Pipeline_3.vhd",
      "impl\/vhdl\/top_accelerator_1437_Pipeline_VITIS_LOOP_44_1.vhd",
      "impl\/vhdl\/top_accelerator_1437_Pipeline_VITIS_LOOP_44_15.vhd",
      "impl\/vhdl\/top_accelerator_1437_Pipeline_VITIS_LOOP_68_3.vhd",
      "impl\/vhdl\/top_accelerator_1437_Pipeline_VITIS_LOOP_104_4.vhd",
      "impl\/vhdl\/top_accelerator_1437_Pipeline_VITIS_LOOP_235_1.vhd",
      "impl\/vhdl\/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.vhd",
      "impl\/vhdl\/top_accelerator_1437_s.vhd",
      "impl\/vhdl\/top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_add_42ns_42ns_42_1_1.vhd",
      "impl\/vhdl\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.vhd",
      "impl\/vhdl\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.vhd",
      "impl\/vhdl\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.vhd",
      "impl\/vhdl\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.vhd",
      "impl\/vhdl\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.vhd",
      "impl\/vhdl\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.vhd",
      "impl\/vhdl\/top_backProp_8_4_10_s.vhd",
      "impl\/vhdl\/top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_s.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_biases_l1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_biases_l3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_BUS_s_axi.vhd",
      "impl\/vhdl\/top_digits_features_0_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_0_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_0_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_1_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_1_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_1_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_1_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_1_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_2_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_2_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_2_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_2_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_2_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_3_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_3_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_3_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_3_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_3_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_4_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_4_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_4_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_4_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_4_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_5_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_5_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_5_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_5_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_5_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_6_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_6_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_6_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_6_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_7_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_7_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_7_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_7_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_7_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_8_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_8_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_8_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_8_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_8_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_9_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_9_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_9_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_9_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_9_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_10_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_10_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_10_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_10_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_10_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_11_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_11_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_11_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_11_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_11_4_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_12_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_12_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_12_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_features_12_3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_digits_labels_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/top_fdiv_32ns_32ns_32_10_no_dsp_1.vhd",
      "impl\/vhdl\/top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.vhd",
      "impl\/vhdl\/top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.vhd",
      "impl\/vhdl\/top_forwardPropagation_4_10_s.vhd",
      "impl\/vhdl\/top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.vhd",
      "impl\/vhdl\/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.vhd",
      "impl\/vhdl\/top_forwardPropagation_8_4_s.vhd",
      "impl\/vhdl\/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.vhd",
      "impl\/vhdl\/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.vhd",
      "impl\/vhdl\/top_forwardPropagation_64_8_s.vhd",
      "impl\/vhdl\/top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/top_input_test_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_input_train_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_mac_muladd_25s_15ns_34ns_40_4_1.vhd",
      "impl\/vhdl\/top_mac_mulsub_25s_8ns_42s_42_4_1.vhd",
      "impl\/vhdl\/top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.vhd",
      "impl\/vhdl\/top_matmul_8ul_1ul_64ul_s.vhd",
      "impl\/vhdl\/top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.vhd",
      "impl\/vhdl\/top_matmul_10ul_1ul_4ul_s.vhd",
      "impl\/vhdl\/top_mul_18ns_25s_42_1_1.vhd",
      "impl\/vhdl\/top_mul_18ns_25s_43_1_1.vhd",
      "impl\/vhdl\/top_mul_22ns_25s_47_1_1.vhd",
      "impl\/vhdl\/top_mul_22s_19ns_41_1_1.vhd",
      "impl\/vhdl\/top_mul_24ns_25s_49_1_1.vhd",
      "impl\/vhdl\/top_mul_25s_22ns_47_1_1.vhd",
      "impl\/vhdl\/top_mul_25s_25s_50_1_1.vhd",
      "impl\/vhdl\/top_mul_40s_25s_59_1_1.vhd",
      "impl\/vhdl\/top_sdiv_42ns_25s_25_46_1.vhd",
      "impl\/vhdl\/top_sitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/top_softmax_10_Pipeline_VITIS_LOOP_100_1.vhd",
      "impl\/vhdl\/top_softmax_10_Pipeline_VITIS_LOOP_105_2.vhd",
      "impl\/vhdl\/top_softmax_10_Pipeline_VITIS_LOOP_120_1.vhd",
      "impl\/vhdl\/top_softmax_10_Pipeline_VITIS_LOOP_138_3.vhd",
      "impl\/vhdl\/top_softmax_10_s.vhd",
      "impl\/vhdl\/top_sparsemux_9_2_18_1_1.vhd",
      "impl\/vhdl\/top_sparsemux_9_2_25_1_1.vhd",
      "impl\/vhdl\/top_sparsemux_9_3_25_1_1.vhd",
      "impl\/vhdl\/top_sparsemux_17_3_25_1_1.vhd",
      "impl\/vhdl\/top_sparsemux_27_4_5_1_1.vhd",
      "impl\/vhdl\/top_sparsemux_129_6_25_1_1.vhd",
      "impl\/vhdl\/top_top_Pipeline_1.vhd",
      "impl\/vhdl\/top_top_Pipeline_2.vhd",
      "impl\/vhdl\/top_top_Pipeline_3.vhd",
      "impl\/vhdl\/top_top_Pipeline_VITIS_LOOP_82_1.vhd",
      "impl\/vhdl\/top_top_Pipeline_VITIS_LOOP_88_2.vhd",
      "impl\/vhdl\/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.vhd",
      "impl\/vhdl\/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.vhd",
      "impl\/vhdl\/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.vhd",
      "impl\/vhdl\/top_updateWeightBias_8_4_s.vhd",
      "impl\/vhdl\/top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_weights_l1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_weights_l2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_y_test_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_y_train_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_accelerator_360_Pipeline_2.v",
      "impl\/verilog\/top_accelerator_360_Pipeline_3.v",
      "impl\/verilog\/top_accelerator_360_Pipeline_VITIS_LOOP_176_7.v",
      "impl\/verilog\/top_accelerator_360_s.v",
      "impl\/verilog\/top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_accelerator_1437_Pipeline_2.v",
      "impl\/verilog\/top_accelerator_1437_Pipeline_3.v",
      "impl\/verilog\/top_accelerator_1437_Pipeline_VITIS_LOOP_44_1.v",
      "impl\/verilog\/top_accelerator_1437_Pipeline_VITIS_LOOP_44_15.v",
      "impl\/verilog\/top_accelerator_1437_Pipeline_VITIS_LOOP_68_3.v",
      "impl\/verilog\/top_accelerator_1437_Pipeline_VITIS_LOOP_104_4.v",
      "impl\/verilog\/top_accelerator_1437_Pipeline_VITIS_LOOP_235_1.v",
      "impl\/verilog\/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v",
      "impl\/verilog\/top_accelerator_1437_s.v",
      "impl\/verilog\/top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_add_42ns_42ns_42_1_1.v",
      "impl\/verilog\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1.v",
      "impl\/verilog\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.v",
      "impl\/verilog\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.v",
      "impl\/verilog\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33.v",
      "impl\/verilog\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1.v",
      "impl\/verilog\/top_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3.v",
      "impl\/verilog\/top_backProp_8_4_10_s.v",
      "impl\/verilog\/top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.v",
      "impl\/verilog\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.v",
      "impl\/verilog\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.v",
      "impl\/verilog\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34.v",
      "impl\/verilog\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.v",
      "impl\/verilog\/top_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3.v",
      "impl\/verilog\/top_backProp_64_8_4_s.v",
      "impl\/verilog\/top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_biases_l1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_biases_l3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_BUS_s_axi.v",
      "impl\/verilog\/top_digits_features_0_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_0_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_0_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_0_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_0_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_0_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_1_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_1_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_1_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_1_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_1_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_1_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_1_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_1_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_1_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_1_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_2_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_2_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_2_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_2_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_2_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_2_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_2_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_2_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_2_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_2_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_3_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_3_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_3_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_3_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_3_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_3_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_3_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_3_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_3_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_3_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_4_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_4_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_4_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_4_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_4_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_4_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_4_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_4_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_4_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_4_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_5_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_5_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_5_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_5_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_5_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_5_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_5_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_5_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_5_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_5_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_6_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_6_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_6_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_6_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_6_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_6_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_6_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_6_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_7_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_7_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_7_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_7_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_7_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_7_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_7_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_7_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_7_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_7_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_8_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_8_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_8_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_8_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_8_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_8_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_8_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_8_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_8_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_8_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_9_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_9_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_9_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_9_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_9_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_9_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_9_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_9_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_9_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_9_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_10_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_10_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_10_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_10_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_10_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_10_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_10_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_10_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_10_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_10_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_11_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_11_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_11_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_11_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_11_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_11_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_11_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_11_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_11_4_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_11_4_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_12_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_12_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_12_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_12_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_12_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_12_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_features_12_3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_features_12_3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_0_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_1_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_2_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_3_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_4_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_5_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_6_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_7_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_8_ROM_AUTO_1R.v",
      "impl\/verilog\/top_digits_labels_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/top_digits_labels_9_ROM_AUTO_1R.v",
      "impl\/verilog\/top_fdiv_32ns_32ns_32_10_no_dsp_1.v",
      "impl\/verilog\/top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.v",
      "impl\/verilog\/top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1.v",
      "impl\/verilog\/top_forwardPropagation_4_10_s.v",
      "impl\/verilog\/top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.v",
      "impl\/verilog\/top_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1.v",
      "impl\/verilog\/top_forwardPropagation_8_4_s.v",
      "impl\/verilog\/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.v",
      "impl\/verilog\/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.v",
      "impl\/verilog\/top_forwardPropagation_64_8_s.v",
      "impl\/verilog\/top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/top_input_test_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_input_train_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_mac_muladd_25s_15ns_34ns_40_4_1.v",
      "impl\/verilog\/top_mac_mulsub_25s_8ns_42s_42_4_1.v",
      "impl\/verilog\/top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.v",
      "impl\/verilog\/top_matmul_8ul_1ul_64ul_s.v",
      "impl\/verilog\/top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.v",
      "impl\/verilog\/top_matmul_10ul_1ul_4ul_s.v",
      "impl\/verilog\/top_mul_18ns_25s_42_1_1.v",
      "impl\/verilog\/top_mul_18ns_25s_43_1_1.v",
      "impl\/verilog\/top_mul_22ns_25s_47_1_1.v",
      "impl\/verilog\/top_mul_22s_19ns_41_1_1.v",
      "impl\/verilog\/top_mul_24ns_25s_49_1_1.v",
      "impl\/verilog\/top_mul_25s_22ns_47_1_1.v",
      "impl\/verilog\/top_mul_25s_25s_50_1_1.v",
      "impl\/verilog\/top_mul_40s_25s_59_1_1.v",
      "impl\/verilog\/top_sdiv_42ns_25s_25_46_1.v",
      "impl\/verilog\/top_sitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/top_softmax_10_Pipeline_VITIS_LOOP_100_1.v",
      "impl\/verilog\/top_softmax_10_Pipeline_VITIS_LOOP_105_2.v",
      "impl\/verilog\/top_softmax_10_Pipeline_VITIS_LOOP_120_1.v",
      "impl\/verilog\/top_softmax_10_Pipeline_VITIS_LOOP_138_3.v",
      "impl\/verilog\/top_softmax_10_s.v",
      "impl\/verilog\/top_sparsemux_9_2_18_1_1.v",
      "impl\/verilog\/top_sparsemux_9_2_25_1_1.v",
      "impl\/verilog\/top_sparsemux_9_3_25_1_1.v",
      "impl\/verilog\/top_sparsemux_17_3_25_1_1.v",
      "impl\/verilog\/top_sparsemux_27_4_5_1_1.v",
      "impl\/verilog\/top_sparsemux_129_6_25_1_1.v",
      "impl\/verilog\/top_top_Pipeline_1.v",
      "impl\/verilog\/top_top_Pipeline_2.v",
      "impl\/verilog\/top_top_Pipeline_3.v",
      "impl\/verilog\/top_top_Pipeline_VITIS_LOOP_82_1.v",
      "impl\/verilog\/top_top_Pipeline_VITIS_LOOP_88_2.v",
      "impl\/verilog\/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1.v",
      "impl\/verilog\/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1.v",
      "impl\/verilog\/top_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1.v",
      "impl\/verilog\/top_updateWeightBias_8_4_s.v",
      "impl\/verilog\/top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_weights_l1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_weights_l2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_y_test_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_y_train_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_v1_0\/data\/top.mdd",
      "impl\/misc\/drivers\/top_v1_0\/data\/top.tcl",
      "impl\/misc\/drivers\/top_v1_0\/data\/top.yaml",
      "impl\/misc\/drivers\/top_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_hw.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_linux.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl",
      "impl\/misc\/top_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/top_sitofp_32ns_32_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "top_fdiv_32ns_32ns_32_10_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_fdiv_32ns_32ns_32_10_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_sitofp_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_sitofp_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_BUS_",
      "paramPrefix": "C_S_AXI_BUS_",
      "ports": [
        "s_axi_BUS_ARADDR",
        "s_axi_BUS_ARREADY",
        "s_axi_BUS_ARVALID",
        "s_axi_BUS_AWADDR",
        "s_axi_BUS_AWREADY",
        "s_axi_BUS_AWVALID",
        "s_axi_BUS_BREADY",
        "s_axi_BUS_BRESP",
        "s_axi_BUS_BVALID",
        "s_axi_BUS_RDATA",
        "s_axi_BUS_RREADY",
        "s_axi_BUS_RRESP",
        "s_axi_BUS_RVALID",
        "s_axi_BUS_WDATA",
        "s_axi_BUS_WREADY",
        "s_axi_BUS_WSTRB",
        "s_axi_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "train_accuracy",
          "access": "R",
          "description": "Data signal of train_accuracy",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "25",
              "name": "train_accuracy",
              "access": "R",
              "description": "Bit 24 to 0 of train_accuracy"
            },
            {
              "offset": "25",
              "width": "7",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "train_accuracy_ctrl",
          "access": "R",
          "description": "Control signal of train_accuracy",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "train_accuracy_ap_vld",
              "access": "R",
              "description": "Control signal train_accuracy_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "test_accuracy",
          "access": "R",
          "description": "Data signal of test_accuracy",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "25",
              "name": "test_accuracy",
              "access": "R",
              "description": "Bit 24 to 0 of test_accuracy"
            },
            {
              "offset": "25",
              "width": "7",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x24",
          "name": "test_accuracy_ctrl",
          "access": "R",
          "description": "Control signal of test_accuracy",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "test_accuracy_ap_vld",
              "access": "R",
              "description": "Control signal test_accuracy_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "done",
          "access": "R",
          "description": "Data signal of done",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "done",
              "access": "R",
              "description": "Bit 31 to 0 of done"
            }]
        },
        {
          "offset": "0x34",
          "name": "done_ctrl",
          "access": "R",
          "description": "Control signal of done",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "done_ap_vld",
              "access": "R",
              "description": "Control signal done_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "train_accuracy"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "test_accuracy"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "done"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "s_axi_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "BindInstances": "y_train_U y_test_U weights_l1_U weights_l1_1_U weights_l1_2_U weights_l1_3_U weights_l1_4_U weights_l1_5_U weights_l1_6_U weights_l1_7_U weights_l1_8_U weights_l1_9_U weights_l1_10_U weights_l1_11_U weights_l1_12_U weights_l1_13_U weights_l1_14_U weights_l1_15_U weights_l1_16_U weights_l1_17_U weights_l1_18_U weights_l1_19_U weights_l1_20_U weights_l1_21_U weights_l1_22_U weights_l1_23_U weights_l1_24_U weights_l1_25_U weights_l1_26_U weights_l1_27_U weights_l1_28_U weights_l1_29_U weights_l1_30_U weights_l1_31_U weights_l1_32_U weights_l1_33_U weights_l1_34_U weights_l1_35_U weights_l1_36_U weights_l1_37_U weights_l1_38_U weights_l1_39_U weights_l1_40_U weights_l1_41_U weights_l1_42_U weights_l1_43_U weights_l1_44_U weights_l1_45_U weights_l1_46_U weights_l1_47_U weights_l1_48_U weights_l1_49_U weights_l1_50_U weights_l1_51_U weights_l1_52_U weights_l1_53_U weights_l1_54_U weights_l1_55_U weights_l1_56_U weights_l1_57_U weights_l1_58_U weights_l1_59_U weights_l1_60_U weights_l1_61_U weights_l1_62_U weights_l1_63_U weights_l2_U weights_l2_1_U weights_l2_2_U weights_l2_3_U weights_l2_4_U weights_l2_5_U weights_l2_6_U weights_l2_7_U weights_l3_U weights_l3_1_U weights_l3_2_U weights_l3_3_U biases_l1_U biases_l3_U input_train_0_U input_train_0_1_U input_train_0_2_U input_train_0_3_U input_train_0_4_U input_train_0_5_U sitofp_32ns_32_4_no_dsp_1_U1679 fdiv_32ns_32ns_32_10_no_dsp_1_U1678 fpext_32ns_64_2_no_dsp_1_U1680 input_train_0_9_U input_train_0_10_U input_train_0_11_U input_train_0_12_U input_test_0_U input_test_0_1_U input_test_0_2_U input_test_0_3_U input_test_0_4_U input_test_0_5_U input_test_0_6_U input_test_0_7_U input_test_0_8_U input_test_0_9_U input_test_0_10_U input_test_0_11_U input_test_0_12_U sitofp_32ns_32_4_no_dsp_1_U1679 fpext_32ns_64_2_no_dsp_1_U1680 digits_features_1_0_0_U digits_features_2_0_0_U digits_features_3_0_0_U digits_features_4_0_0_U digits_features_5_0_0_U digits_features_6_0_0_U digits_features_7_0_0_U digits_features_8_0_0_U digits_features_9_0_0_U digits_features_10_0_0_U digits_features_11_0_0_U digits_features_12_0_0_U digits_features_0_1_0_U digits_features_1_1_0_U digits_features_2_1_0_U digits_features_3_1_0_U digits_features_4_1_0_U digits_features_5_1_0_U digits_features_6_1_0_U digits_features_7_1_0_U digits_features_8_1_0_U digits_features_9_1_0_U digits_features_10_1_0_U digits_features_11_1_0_U digits_features_12_1_0_U digits_features_0_2_0_U digits_features_1_2_0_U digits_features_2_2_0_U digits_features_3_2_0_U digits_features_4_2_0_U digits_features_5_2_0_U digits_features_7_2_0_U digits_features_8_2_0_U digits_features_9_2_0_U digits_features_10_2_0_U digits_features_11_2_0_U digits_features_12_2_0_U digits_features_1_3_0_U digits_features_2_3_0_U digits_features_3_3_0_U digits_features_4_3_0_U digits_features_5_3_0_U digits_features_6_3_0_U digits_features_7_3_0_U digits_features_8_3_0_U digits_features_9_3_0_U digits_features_10_3_0_U digits_features_11_3_0_U digits_features_12_3_0_U digits_features_0_4_0_U digits_features_1_4_0_U digits_features_2_4_0_U digits_features_3_4_0_U digits_features_4_4_0_U digits_features_5_4_0_U digits_features_6_4_0_U digits_features_7_4_0_U digits_features_8_4_0_U digits_features_9_4_0_U digits_features_10_4_0_U digits_features_11_4_0_U digits_labels_0_U digits_labels_1_U digits_labels_2_U digits_labels_3_U digits_labels_4_U digits_labels_5_U digits_labels_6_U digits_labels_7_U digits_labels_8_U digits_labels_9_U BUS_s_axi_U",
      "Instances": [
        {
          "ModuleName": "top_Pipeline_1",
          "InstanceName": "grp_top_Pipeline_1_fu_7905",
          "BindInstances": "icmp_ln741_fu_52_p2 add_ln740_fu_58_p2"
        },
        {
          "ModuleName": "top_Pipeline_2",
          "InstanceName": "grp_top_Pipeline_2_fu_7910",
          "BindInstances": "icmp_ln741_fu_48_p2 add_ln740_fu_54_p2"
        },
        {
          "ModuleName": "top_Pipeline_3",
          "InstanceName": "grp_top_Pipeline_3_fu_7918",
          "BindInstances": "icmp_ln741_fu_52_p2 add_ln740_fu_58_p2"
        },
        {
          "ModuleName": "top_Pipeline_VITIS_LOOP_82_1",
          "InstanceName": "grp_top_Pipeline_VITIS_LOOP_82_1_fu_7923",
          "BindInstances": "icmp_ln82_fu_1918_p2 add_ln82_fu_1924_p2 add_ln83_4_fu_2021_p2 add_ln83_fu_2063_p2 add_ln83_1_fu_2036_p2 add_ln83_2_fu_2047_p2 add_ln83_3_fu_2185_p2 add_ln84_8_fu_2147_p2 add_ln84_fu_2224_p2 add_ln84_1_fu_2234_p2 add_ln84_2_fu_2256_p2 add_ln84_3_fu_2266_p2 add_ln84_4_fu_2276_p2 add_ln84_5_fu_2286_p2 add_ln84_6_fu_2296_p2 add_ln84_7_fu_2306_p2"
        },
        {
          "ModuleName": "top_Pipeline_VITIS_LOOP_88_2",
          "InstanceName": "grp_top_Pipeline_VITIS_LOOP_88_2_fu_8083",
          "BindInstances": "icmp_ln88_fu_1920_p2 add_ln88_fu_1926_p2 add_ln89_5_fu_1948_p2 add_ln89_1_fu_2075_p2 add_ln89_2_fu_1963_p2 add_ln89_3_fu_1974_p2 add_ln89_4_fu_2197_p2 add_ln89_fu_1989_p2 add_ln90_8_fu_2159_p2 add_ln90_fu_2236_p2 add_ln90_1_fu_2246_p2 add_ln90_2_fu_2268_p2 add_ln90_3_fu_2278_p2 add_ln90_4_fu_2288_p2 add_ln90_5_fu_2298_p2 add_ln90_6_fu_2308_p2 add_ln90_7_fu_2318_p2"
        },
        {
          "ModuleName": "accelerator_1437_s",
          "InstanceName": "grp_accelerator_1437_s_fu_8243",
          "BindInstances": "result_l3_U update_temp_mat_U update_temp_mat_15_U update_temp_mat_16_U update_temp_mat_17_U update_temp_mat_18_U update_temp_mat_19_U update_temp_mat_20_U update_temp_mat_21_U update_temp_mat_22_U update_temp_mat_23_U update_temp_mat_24_U update_temp_mat_25_U update_temp_mat_26_U update_temp_mat_27_U update_temp_mat_28_U update_temp_mat_29_U update_temp_mat_30_U update_temp_mat_31_U update_temp_mat_32_U update_temp_mat_33_U update_temp_mat_34_U update_temp_mat_35_U update_temp_mat_36_U update_temp_mat_37_U update_temp_mat_38_U update_temp_mat_39_U update_temp_mat_40_U update_temp_mat_41_U update_temp_mat_42_U update_temp_mat_43_U update_temp_mat_44_U update_temp_mat_45_U update_temp_mat_46_U update_temp_mat_47_U update_temp_mat_48_U update_temp_mat_49_U update_temp_mat_50_U update_temp_mat_51_U update_temp_mat_52_U update_temp_mat_53_U update_temp_mat_54_U update_temp_mat_55_U update_temp_mat_56_U update_temp_mat_57_U update_temp_mat_58_U update_temp_mat_59_U update_temp_mat_60_U update_temp_mat_61_U update_temp_mat_62_U update_temp_mat_63_U update_temp_mat_64_U update_temp_mat_65_U update_temp_mat_66_U update_temp_mat_67_U update_temp_mat_68_U update_temp_mat_69_U update_temp_mat_70_U update_temp_mat_71_U update_temp_mat_72_U update_temp_mat_73_U update_temp_mat_74_U update_temp_mat_75_U update_temp_mat_76_U update_temp_mat_77_U update_temp_mat_78_U update_temp_mat_79_U update_temp_mat_80_U update_temp_mat_81_U input_ref_0_U result_l1_0_U final_error_0_U d_l1_0_U icmp_ln61_fu_2068_p2 epoch_fu_2074_p2 icmp_ln64_fu_2080_p2 add_ln64_fu_2086_p2 add_ln64_1_fu_2104_p2 icmp_ln5658_fu_2135_p2 add_ln5658_fu_2141_p2 add_ln139_fu_2156_p2 add_ln139_2_fu_2202_p2 icmp_ln888_fu_2210_p2 add_ln60_fu_2187_p2 actual_digit_fu_2222_p2 icmp_ln98_fu_2238_p2 add_ln100_fu_2244_p2 correct_2_fu_2250_p3 sub_ln169_fu_2592_p2 select_ln169_fu_2598_p3 icmp_ln169_fu_2606_p2 sub_ln169_1_fu_2612_p2 icmp_ln169_1_fu_2622_p2 add_ln169_fu_2628_p2 sub_ln169_2_fu_2634_p2 select_ln169_1_fu_2640_p3 icmp_ln169_2_fu_2648_p2 icmp_ln169_3_fu_2658_p2 ashr_ln169_fu_2668_p2 select_ln169_4_fu_2678_p3 ref_tmp_i_i34_4_fu_2758_p6 icmp_ln169_4_fu_2694_p2 shl_ln169_fu_2704_p2 ref_tmp_i_i34_4_fu_2758_p8 xor_ln169_fu_2718_p2 and_ln169_fu_2724_p2 or_ln169_fu_2730_p2 xor_ln169_1_fu_2736_p2 and_ln169_1_fu_2742_p2 sparsemux_9_3_25_1_1_U1449",
          "Instances": [
            {
              "ModuleName": "accelerator_1437_Pipeline_VITIS_LOOP_68_3",
              "InstanceName": "grp_accelerator_1437_Pipeline_VITIS_LOOP_68_3_fu_1132",
              "BindInstances": "icmp_ln68_fu_322_p2 add_ln68_fu_328_p2 add_ln68_1_fu_393_p2 icmp_ln68_1_fu_399_p2 select_ln68_fu_405_p3 add_ln68_2_fu_337_p2 add_ln69_fu_357_p2 sparsemux_27_4_5_1_1_U177"
            },
            {
              "ModuleName": "forwardPropagation_64_8_s",
              "InstanceName": "grp_forwardPropagation_64_8_s_fu_1164",
              "BindInstances": "C_0_U net_0_U output_0_U",
              "Instances": [
                {
                  "ModuleName": "forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3",
                  "InstanceName": "grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484",
                  "BindInstances": "icmp_ln71_fu_1228_p2 add_ln71_fu_1234_p2 i_18_fu_1246_p2 icmp_ln74_fu_1252_p2 select_ln71_fu_1258_p3 select_ln71_3_fu_1266_p3 sparsemux_129_6_25_1_1_U195 mul_22ns_25s_47_1_1_U194 select_ln71_4_fu_1628_p3 add_42ns_42ns_42_1_1_U196 k_2_fu_1664_p2 icmp_ln74_2_fu_1669_p2"
                },
                {
                  "ModuleName": "forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1",
                  "InstanceName": "grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619",
                  "BindInstances": "icmp_ln145_fu_83_p2 i_20_fu_89_p2 add_ln150_fu_106_p2"
                },
                {
                  "ModuleName": "forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1",
                  "InstanceName": "grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627",
                  "BindInstances": "icmp_ln21_fu_72_p2 i_19_fu_78_p2 icmp_ln23_fu_98_p2 select_ln23_fu_104_p3"
                }
              ]
            },
            {
              "ModuleName": "forwardPropagation_8_4_s",
              "InstanceName": "grp_forwardPropagation_8_4_s_fu_1300",
              "Instances": [
                {
                  "ModuleName": "forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3",
                  "InstanceName": "grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110",
                  "BindInstances": "icmp_ln71_fu_338_p2 add_ln71_fu_344_p2 i_14_fu_356_p2 icmp_ln74_fu_362_p2 select_ln71_fu_368_p3 select_ln71_1_fu_376_p3 sparsemux_17_3_25_1_1_U341 mul_24ns_25s_49_1_1_U340 select_ln71_2_fu_461_p3 add_42ns_42ns_42_1_1_U342 k_1_fu_496_p2 icmp_ln74_1_fu_501_p2"
                },
                {
                  "ModuleName": "forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1",
                  "InstanceName": "grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136",
                  "BindInstances": "icmp_ln145_fu_192_p2 i_16_fu_198_p2 sparsemux_9_2_25_1_1_U358 sparsemux_9_2_25_1_1_U359 net_4_fu_256_p2"
                },
                {
                  "ModuleName": "forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1",
                  "InstanceName": "grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156",
                  "BindInstances": "icmp_ln21_fu_162_p2 i_15_fu_168_p2 sparsemux_9_2_25_1_1_U373 icmp_ln23_fu_206_p2 output_4_fu_212_p3"
                }
              ]
            },
            {
              "ModuleName": "forwardPropagation_4_10_s",
              "InstanceName": "grp_forwardPropagation_4_10_s_fu_1329",
              "BindInstances": "C_0_U net_0_U ref_tmp20_0_U",
              "Instances": [
                {
                  "ModuleName": "forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3",
                  "InstanceName": "grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462",
                  "BindInstances": "icmp_ln71_fu_227_p2 add_ln71_fu_233_p2 i_22_fu_245_p2 icmp_ln74_fu_251_p2 select_ln71_fu_257_p3 select_ln71_5_fu_265_p3 sparsemux_9_2_25_1_1_U397 sparsemux_9_2_25_1_1_U396 mul_25s_25s_50_1_1_U395 select_ln71_6_fu_345_p3 add_42ns_42ns_42_1_1_U398 k_3_fu_381_p2 icmp_ln74_3_fu_386_p2"
                },
                {
                  "ModuleName": "forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1",
                  "InstanceName": "grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483",
                  "BindInstances": "icmp_ln145_fu_83_p2 i_23_fu_89_p2 add_ln150_fu_106_p2"
                },
                {
                  "ModuleName": "softmax_10_s",
                  "InstanceName": "grp_softmax_10_s_fu_491",
                  "BindInstances": "icmp_ln128_fu_319_p2 add_ln128_fu_325_p2 x_fu_351_p2 icmp_ln131_fu_356_p2 x_1_fu_362_p3 icmp_ln86_fu_374_p2 select_ln86_fu_380_p3 mul_22s_19ns_41_1_1_U426 icmp_ln91_fu_443_p2 add_ln91_fu_449_p2 select_ln91_fu_455_p3 int_part_fu_463_p3 frac_fu_483_p2 mac_muladd_25s_15ns_34ns_40_4_1_U427 mac_muladd_25s_15ns_34ns_40_4_1_U427 mul_40s_25s_59_1_1_U425 add_ln95_1_fu_509_p2 icmp_ln100_fu_537_p2 sub_i23_fu_542_p2 sum_2_fu_560_p2 icmp_ln137_fu_336_p2 sum_fu_342_p3",
                  "Instances": [
                    {
                      "ModuleName": "softmax_10_Pipeline_VITIS_LOOP_120_1",
                      "InstanceName": "grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267",
                      "BindInstances": "icmp_ln120_fu_81_p2 icmp_ln122_fu_106_p2 maxLogit_2_fu_112_p3 add_ln120_fu_92_p2"
                    },
                    {
                      "ModuleName": "softmax_10_Pipeline_VITIS_LOOP_138_3",
                      "InstanceName": "grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275",
                      "BindInstances": "icmp_ln138_fu_75_p2 add_ln138_fu_81_p2 sdiv_42ns_25s_25_46_1_U421"
                    },
                    {
                      "ModuleName": "softmax_10_Pipeline_VITIS_LOOP_100_1",
                      "InstanceName": "grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282",
                      "BindInstances": "icmp_ln100_fu_95_p2 add_ln100_fu_101_p2"
                    },
                    {
                      "ModuleName": "softmax_10_Pipeline_VITIS_LOOP_105_2",
                      "InstanceName": "grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289",
                      "BindInstances": "icmp_ln105_fu_93_p2 i_10_fu_99_p2"
                    }
                  ]
                }
              ]
            },
            {
              "ModuleName": "accelerator_1437_Pipeline_2",
              "InstanceName": "grp_accelerator_1437_Pipeline_2_fu_1348",
              "BindInstances": "add_ln871_2_fu_143_p2 icmp_ln880_fu_148_p2 add_ln871_fu_153_p2 icmp_ln43_fu_188_p2 icmp_ln43_2_fu_194_p2 xor_ln880_fu_200_p2"
            },
            {
              "ModuleName": "accelerator_1437_Pipeline_3",
              "InstanceName": "grp_accelerator_1437_Pipeline_3_fu_1358",
              "BindInstances": "icmp_ln5658_fu_114_p2 add_ln5658_fu_120_p2 add_ln5658_2_fu_130_p2 xor_ln43_fu_145_p2 and_ln43_fu_151_p2 p_result_fu_157_p3"
            },
            {
              "ModuleName": "accelerator_1437_Pipeline_VITIS_LOOP_44_1",
              "InstanceName": "grp_accelerator_1437_Pipeline_VITIS_LOOP_44_1_fu_1367",
              "BindInstances": "icmp_ln44_fu_136_p2 i_41_fu_142_p2 sparsemux_9_2_25_1_1_U725"
            },
            {
              "ModuleName": "accelerator_1437_Pipeline_VITIS_LOOP_104_4",
              "InstanceName": "grp_accelerator_1437_Pipeline_VITIS_LOOP_104_4_fu_1379",
              "BindInstances": "icmp_ln104_fu_97_p2 i_43_fu_103_p2 empty_131_fu_118_p2 sub_ln109_fu_146_p2"
            },
            {
              "ModuleName": "backProp_8_4_10_s",
              "InstanceName": "grp_backProp_8_4_10_s_fu_1388",
              "BindInstances": "w_l_plus1_T_U",
              "Instances": [
                {
                  "ModuleName": "backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2",
                  "InstanceName": "grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172",
                  "BindInstances": "icmp_ln44_fu_159_p2 add_ln44_fu_165_p2 i_27_fu_177_p2 icmp_ln45_fu_183_p2 select_ln44_fu_189_p3 select_ln44_1_fu_197_p3 sparsemux_9_2_25_1_1_U458 j_1_fu_253_p2"
                },
                {
                  "ModuleName": "backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33",
                  "InstanceName": "grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186",
                  "BindInstances": "icmp_ln71_fu_338_p2 add_ln71_fu_344_p2 i_25_fu_356_p2 icmp_ln74_fu_362_p2 select_ln71_fu_368_p3 select_ln71_7_fu_376_p3 sparsemux_17_3_25_1_1_U473 mul_24ns_25s_49_1_1_U472 select_ln71_8_fu_461_p3 add_42ns_42ns_42_1_1_U474 k_4_fu_496_p2 icmp_ln74_4_fu_501_p2"
                },
                {
                  "ModuleName": "backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3",
                  "InstanceName": "grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212",
                  "BindInstances": "icmp_ln71_fu_187_p2 add_ln71_1_fu_193_p2 i_fu_205_p2 icmp_ln74_fu_211_p2 select_ln71_fu_217_p3 select_ln71_7_fu_225_p3 mul_25s_25s_50_1_1_U464 select_ln71_8_fu_296_p3 add_42ns_42ns_42_1_1_U465 k_5_fu_335_p2 icmp_ln74_4_fu_340_p2"
                },
                {
                  "ModuleName": "backProp_8_4_10_Pipeline_VITIS_LOOP_190_1",
                  "InstanceName": "grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227",
                  "BindInstances": "icmp_ln190_fu_192_p2 i_29_fu_198_p2 sparsemux_9_2_25_1_1_U488 sparsemux_9_2_25_1_1_U489 net_5_fu_256_p2"
                },
                {
                  "ModuleName": "backProp_8_4_10_Pipeline_VITIS_LOOP_31_1",
                  "InstanceName": "grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247",
                  "BindInstances": "icmp_ln31_fu_144_p2 i_28_fu_150_p2 sparsemux_9_2_25_1_1_U502 icmp_ln33_fu_184_p2 d_activation_fu_190_p3"
                },
                {
                  "ModuleName": "backProp_8_4_10_Pipeline_VITIS_LOOP_208_3",
                  "InstanceName": "grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259",
                  "BindInstances": "icmp_ln208_fu_164_p2 add_ln208_fu_170_p2 sparsemux_9_2_25_1_1_U511 sparsemux_9_2_18_1_1_U512 mul_18ns_25s_43_1_1_U513 icmp_ln211_fu_242_p2"
                }
              ]
            },
            {
              "ModuleName": "backProp_64_8_4_s",
              "InstanceName": "grp_backProp_64_8_4_s_fu_1426",
              "BindInstances": "w_l_plus1_T_U C_0_U net_0_U d_activation_0_U",
              "Instances": [
                {
                  "ModuleName": "backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2",
                  "InstanceName": "grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467",
                  "BindInstances": "icmp_ln44_fu_221_p2 add_ln44_fu_227_p2 i_33_fu_239_p2 icmp_ln45_fu_245_p2 select_ln44_fu_251_p3 select_ln44_2_fu_263_p3 add_ln46_fu_314_p2 sparsemux_17_3_25_1_1_U547 j_2_fu_283_p2"
                },
                {
                  "ModuleName": "backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34",
                  "InstanceName": "grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488",
                  "BindInstances": "icmp_ln71_fu_1228_p2 add_ln71_3_fu_1234_p2 i_31_fu_1246_p2 icmp_ln74_fu_1252_p2 select_ln71_fu_1258_p3 select_ln71_9_fu_1266_p3 sparsemux_129_6_25_1_1_U567 mul_22ns_25s_47_1_1_U566 select_ln71_10_fu_1628_p3 add_42ns_42ns_42_1_1_U568 k_6_fu_1664_p2 icmp_ln74_5_fu_1669_p2"
                },
                {
                  "ModuleName": "backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3",
                  "InstanceName": "grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623",
                  "BindInstances": "icmp_ln71_fu_185_p2 add_ln71_fu_191_p2 i_fu_203_p2 icmp_ln74_fu_209_p2 select_ln71_fu_215_p3 select_ln71_11_fu_223_p3 add_ln79_2_fu_247_p2 sparsemux_9_2_25_1_1_U558 mul_25s_25s_50_1_1_U557 select_ln71_12_fu_302_p3 add_42ns_42ns_42_1_1_U559 k_7_fu_338_p2 icmp_ln74_6_fu_343_p2"
                },
                {
                  "ModuleName": "backProp_64_8_4_Pipeline_VITIS_LOOP_190_1",
                  "InstanceName": "grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638",
                  "BindInstances": "icmp_ln190_fu_83_p2 i_36_fu_89_p2 add_ln193_fu_106_p2"
                },
                {
                  "ModuleName": "backProp_64_8_4_Pipeline_VITIS_LOOP_31_1",
                  "InstanceName": "grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646",
                  "BindInstances": "icmp_ln31_fu_74_p2 i_35_fu_80_p2 icmp_ln33_fu_96_p2 select_ln33_fu_102_p3"
                },
                {
                  "ModuleName": "backProp_64_8_4_Pipeline_VITIS_LOOP_208_3",
                  "InstanceName": "grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652",
                  "BindInstances": "icmp_ln208_fu_78_p2 add_ln208_fu_84_p2 mul_18ns_25s_42_1_1_U640"
                }
              ]
            },
            {
              "ModuleName": "matmul_10ul_1ul_4ul_s",
              "InstanceName": "grp_matmul_10ul_1ul_4ul_s_fu_1582",
              "Instances": [{
                  "ModuleName": "matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1",
                  "InstanceName": "grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472",
                  "BindInstances": "icmp_ln71_fu_203_p2 i_12_fu_209_p2 mul_25s_25s_50_1_1_U734 mul_25s_25s_50_1_1_U735 mul_25s_25s_50_1_1_U736 mul_25s_25s_50_1_1_U737"
                }]
            },
            {
              "ModuleName": "accelerator_1437_Pipeline_VITIS_LOOP_235_1",
              "InstanceName": "grp_accelerator_1437_Pipeline_VITIS_LOOP_235_1_fu_1595",
              "BindInstances": "icmp_ln235_fu_215_p2 add_ln235_fu_221_p2 mac_mulsub_25s_8ns_42s_42_4_1_U756 mac_mulsub_25s_8ns_42s_42_4_1_U756 mac_mulsub_25s_8ns_42s_42_4_1_U756 mac_mulsub_25s_8ns_42s_42_4_1_U757 mac_mulsub_25s_8ns_42s_42_4_1_U757 mac_mulsub_25s_8ns_42s_42_4_1_U758 mac_mulsub_25s_8ns_42s_42_4_1_U758 mac_mulsub_25s_8ns_42s_42_4_1_U759 mac_mulsub_25s_8ns_42s_42_4_1_U759 mac_mulsub_25s_8ns_42s_42_4_1_U757 mac_mulsub_25s_8ns_42s_42_4_1_U758 mac_mulsub_25s_8ns_42s_42_4_1_U759 mac_mulsub_25s_8ns_42s_42_4_1_U760 mac_mulsub_25s_8ns_42s_42_4_1_U760 mac_mulsub_25s_8ns_42s_42_4_1_U760"
            },
            {
              "ModuleName": "updateWeightBias_8_4_s",
              "InstanceName": "grp_updateWeightBias_8_4_s_fu_1614",
              "BindInstances": "update_temp_mat_U update_temp_mat_8_U update_temp_mat_9_U update_temp_mat_10_U update_temp_mat_11_U update_temp_mat_12_U update_temp_mat_13_U update_temp_mat_14_U",
              "Instances": [
                {
                  "ModuleName": "updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1",
                  "InstanceName": "grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532",
                  "BindInstances": "icmp_ln44_fu_173_p2 i_4_fu_179_p2"
                },
                {
                  "ModuleName": "updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1",
                  "InstanceName": "grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546",
                  "BindInstances": "icmp_ln71_fu_364_p2 i_2_fu_370_p2 sparsemux_9_2_25_1_1_U789 mul_25s_25s_50_1_1_U781 mul_25s_25s_50_1_1_U782 mul_25s_25s_50_1_1_U783 mul_25s_25s_50_1_1_U784 mul_25s_25s_50_1_1_U785 mul_25s_25s_50_1_1_U786 mul_25s_25s_50_1_1_U787 mul_25s_25s_50_1_1_U788"
                },
                {
                  "ModuleName": "updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1",
                  "InstanceName": "grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574",
                  "BindInstances": "icmp_ln235_fu_424_p2 add_ln235_fu_430_p2 mac_mulsub_25s_8ns_42s_42_4_1_U813 mac_mulsub_25s_8ns_42s_42_4_1_U813 mac_mulsub_25s_8ns_42s_42_4_1_U813 mac_mulsub_25s_8ns_42s_42_4_1_U814 mac_mulsub_25s_8ns_42s_42_4_1_U814 mac_mulsub_25s_8ns_42s_42_4_1_U815 mac_mulsub_25s_8ns_42s_42_4_1_U815 mac_mulsub_25s_8ns_42s_42_4_1_U816 mac_mulsub_25s_8ns_42s_42_4_1_U816 mac_mulsub_25s_8ns_42s_42_4_1_U817 mac_mulsub_25s_8ns_42s_42_4_1_U817 mac_mulsub_25s_8ns_42s_42_4_1_U818 mac_mulsub_25s_8ns_42s_42_4_1_U818 mac_mulsub_25s_8ns_42s_42_4_1_U819 mac_mulsub_25s_8ns_42s_42_4_1_U819 mac_mulsub_25s_8ns_42s_42_4_1_U820 mac_mulsub_25s_8ns_42s_42_4_1_U820 sparsemux_9_2_25_1_1_U810 mac_mulsub_25s_8ns_42s_42_4_1_U812 mac_mulsub_25s_8ns_42s_42_4_1_U812 mac_mulsub_25s_8ns_42s_42_4_1_U814 mac_mulsub_25s_8ns_42s_42_4_1_U815 mac_mulsub_25s_8ns_42s_42_4_1_U816 mac_mulsub_25s_8ns_42s_42_4_1_U817 mac_mulsub_25s_8ns_42s_42_4_1_U818 mac_mulsub_25s_8ns_42s_42_4_1_U819 mac_mulsub_25s_8ns_42s_42_4_1_U820 sparsemux_9_2_25_1_1_U811 mac_mulsub_25s_8ns_42s_42_4_1_U812"
                }
              ]
            },
            {
              "ModuleName": "accelerator_1437_Pipeline_VITIS_LOOP_44_15",
              "InstanceName": "grp_accelerator_1437_Pipeline_VITIS_LOOP_44_15_fu_1647",
              "BindInstances": "icmp_ln44_fu_1015_p2 i_40_fu_1021_p2"
            },
            {
              "ModuleName": "matmul_8ul_1ul_64ul_s",
              "InstanceName": "grp_matmul_8ul_1ul_64ul_s_fu_1716",
              "Instances": [{
                  "ModuleName": "matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1",
                  "InstanceName": "grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1_fu_5976",
                  "BindInstances": "icmp_ln71_fu_2185_p2 i_11_fu_2191_p2 mul_25s_22ns_47_1_1_U928 mul_25s_22ns_47_1_1_U929 mul_25s_22ns_47_1_1_U930 mul_25s_22ns_47_1_1_U931 mul_25s_22ns_47_1_1_U932 mul_25s_22ns_47_1_1_U933 mul_25s_22ns_47_1_1_U934 mul_25s_22ns_47_1_1_U935 mul_25s_22ns_47_1_1_U936 mul_25s_22ns_47_1_1_U937 mul_25s_22ns_47_1_1_U938 mul_25s_22ns_47_1_1_U939 mul_25s_22ns_47_1_1_U940 mul_25s_22ns_47_1_1_U941 mul_25s_22ns_47_1_1_U942 mul_25s_22ns_47_1_1_U943 mul_25s_22ns_47_1_1_U944 mul_25s_22ns_47_1_1_U945 mul_25s_22ns_47_1_1_U946 mul_25s_22ns_47_1_1_U947 mul_25s_22ns_47_1_1_U948 mul_25s_22ns_47_1_1_U949 mul_25s_22ns_47_1_1_U950 mul_25s_22ns_47_1_1_U951 mul_25s_22ns_47_1_1_U952 mul_25s_22ns_47_1_1_U953 mul_25s_22ns_47_1_1_U954 mul_25s_22ns_47_1_1_U955 mul_25s_22ns_47_1_1_U956 mul_25s_22ns_47_1_1_U957 mul_25s_22ns_47_1_1_U958 mul_25s_22ns_47_1_1_U959 mul_25s_22ns_47_1_1_U960 mul_25s_22ns_47_1_1_U961 mul_25s_22ns_47_1_1_U962 mul_25s_22ns_47_1_1_U963 mul_25s_22ns_47_1_1_U964 mul_25s_22ns_47_1_1_U965 mul_25s_22ns_47_1_1_U966 mul_25s_22ns_47_1_1_U967 mul_25s_22ns_47_1_1_U968 mul_25s_22ns_47_1_1_U969 mul_25s_22ns_47_1_1_U970 mul_25s_22ns_47_1_1_U971 mul_25s_22ns_47_1_1_U972 mul_25s_22ns_47_1_1_U973 mul_25s_22ns_47_1_1_U974 mul_25s_22ns_47_1_1_U975 mul_25s_22ns_47_1_1_U976 mul_25s_22ns_47_1_1_U977 mul_25s_22ns_47_1_1_U978 mul_25s_22ns_47_1_1_U979 mul_25s_22ns_47_1_1_U980 mul_25s_22ns_47_1_1_U981 mul_25s_22ns_47_1_1_U982 mul_25s_22ns_47_1_1_U983 mul_25s_22ns_47_1_1_U984 mul_25s_22ns_47_1_1_U985 mul_25s_22ns_47_1_1_U986 mul_25s_22ns_47_1_1_U987 mul_25s_22ns_47_1_1_U988 mul_25s_22ns_47_1_1_U989 mul_25s_22ns_47_1_1_U990 mul_25s_22ns_47_1_1_U991"
                }]
            },
            {
              "ModuleName": "accelerator_1437_Pipeline_VITIS_LOOP_235_16",
              "InstanceName": "grp_accelerator_1437_Pipeline_VITIS_LOOP_235_16_fu_1849",
              "BindInstances": "icmp_ln235_fu_2260_p2 add_ln235_fu_2266_p2 mac_mulsub_25s_8ns_42s_42_4_1_U1251 mac_mulsub_25s_8ns_42s_42_4_1_U1251 mac_mulsub_25s_8ns_42s_42_4_1_U1251 mac_mulsub_25s_8ns_42s_42_4_1_U1252 mac_mulsub_25s_8ns_42s_42_4_1_U1252 mac_mulsub_25s_8ns_42s_42_4_1_U1253 mac_mulsub_25s_8ns_42s_42_4_1_U1253 mac_mulsub_25s_8ns_42s_42_4_1_U1254 mac_mulsub_25s_8ns_42s_42_4_1_U1254 mac_mulsub_25s_8ns_42s_42_4_1_U1255 mac_mulsub_25s_8ns_42s_42_4_1_U1255 mac_mulsub_25s_8ns_42s_42_4_1_U1256 mac_mulsub_25s_8ns_42s_42_4_1_U1256 mac_mulsub_25s_8ns_42s_42_4_1_U1257 mac_mulsub_25s_8ns_42s_42_4_1_U1257 mac_mulsub_25s_8ns_42s_42_4_1_U1258 mac_mulsub_25s_8ns_42s_42_4_1_U1258 mac_mulsub_25s_8ns_42s_42_4_1_U1259 mac_mulsub_25s_8ns_42s_42_4_1_U1259 mac_mulsub_25s_8ns_42s_42_4_1_U1260 mac_mulsub_25s_8ns_42s_42_4_1_U1260 mac_mulsub_25s_8ns_42s_42_4_1_U1261 mac_mulsub_25s_8ns_42s_42_4_1_U1261 mac_mulsub_25s_8ns_42s_42_4_1_U1262 mac_mulsub_25s_8ns_42s_42_4_1_U1262 mac_mulsub_25s_8ns_42s_42_4_1_U1263 mac_mulsub_25s_8ns_42s_42_4_1_U1263 mac_mulsub_25s_8ns_42s_42_4_1_U1264 mac_mulsub_25s_8ns_42s_42_4_1_U1264 mac_mulsub_25s_8ns_42s_42_4_1_U1265 mac_mulsub_25s_8ns_42s_42_4_1_U1265 mac_mulsub_25s_8ns_42s_42_4_1_U1266 mac_mulsub_25s_8ns_42s_42_4_1_U1266 mac_mulsub_25s_8ns_42s_42_4_1_U1267 mac_mulsub_25s_8ns_42s_42_4_1_U1267 mac_mulsub_25s_8ns_42s_42_4_1_U1268 mac_mulsub_25s_8ns_42s_42_4_1_U1268 mac_mulsub_25s_8ns_42s_42_4_1_U1269 mac_mulsub_25s_8ns_42s_42_4_1_U1269 mac_mulsub_25s_8ns_42s_42_4_1_U1270 mac_mulsub_25s_8ns_42s_42_4_1_U1270 mac_mulsub_25s_8ns_42s_42_4_1_U1271 mac_mulsub_25s_8ns_42s_42_4_1_U1271 mac_mulsub_25s_8ns_42s_42_4_1_U1272 mac_mulsub_25s_8ns_42s_42_4_1_U1272 mac_mulsub_25s_8ns_42s_42_4_1_U1273 mac_mulsub_25s_8ns_42s_42_4_1_U1273 mac_mulsub_25s_8ns_42s_42_4_1_U1274 mac_mulsub_25s_8ns_42s_42_4_1_U1274 mac_mulsub_25s_8ns_42s_42_4_1_U1275 mac_mulsub_25s_8ns_42s_42_4_1_U1275 mac_mulsub_25s_8ns_42s_42_4_1_U1276 mac_mulsub_25s_8ns_42s_42_4_1_U1276 mac_mulsub_25s_8ns_42s_42_4_1_U1277 mac_mulsub_25s_8ns_42s_42_4_1_U1277 mac_mulsub_25s_8ns_42s_42_4_1_U1278 mac_mulsub_25s_8ns_42s_42_4_1_U1278 mac_mulsub_25s_8ns_42s_42_4_1_U1279 mac_mulsub_25s_8ns_42s_42_4_1_U1279 mac_mulsub_25s_8ns_42s_42_4_1_U1280 mac_mulsub_25s_8ns_42s_42_4_1_U1280 mac_mulsub_25s_8ns_42s_42_4_1_U1281 mac_mulsub_25s_8ns_42s_42_4_1_U1281 mac_mulsub_25s_8ns_42s_42_4_1_U1282 mac_mulsub_25s_8ns_42s_42_4_1_U1282 mac_mulsub_25s_8ns_42s_42_4_1_U1283 mac_mulsub_25s_8ns_42s_42_4_1_U1283 mac_mulsub_25s_8ns_42s_42_4_1_U1284 mac_mulsub_25s_8ns_42s_42_4_1_U1284 mac_mulsub_25s_8ns_42s_42_4_1_U1285 mac_mulsub_25s_8ns_42s_42_4_1_U1285 mac_mulsub_25s_8ns_42s_42_4_1_U1286 mac_mulsub_25s_8ns_42s_42_4_1_U1286 mac_mulsub_25s_8ns_42s_42_4_1_U1287 mac_mulsub_25s_8ns_42s_42_4_1_U1287 mac_mulsub_25s_8ns_42s_42_4_1_U1288 mac_mulsub_25s_8ns_42s_42_4_1_U1288 mac_mulsub_25s_8ns_42s_42_4_1_U1289 mac_mulsub_25s_8ns_42s_42_4_1_U1289 mac_mulsub_25s_8ns_42s_42_4_1_U1290 mac_mulsub_25s_8ns_42s_42_4_1_U1290 mac_mulsub_25s_8ns_42s_42_4_1_U1291 mac_mulsub_25s_8ns_42s_42_4_1_U1291 mac_mulsub_25s_8ns_42s_42_4_1_U1292 mac_mulsub_25s_8ns_42s_42_4_1_U1292 mac_mulsub_25s_8ns_42s_42_4_1_U1293 mac_mulsub_25s_8ns_42s_42_4_1_U1293 mac_mulsub_25s_8ns_42s_42_4_1_U1294 mac_mulsub_25s_8ns_42s_42_4_1_U1294 mac_mulsub_25s_8ns_42s_42_4_1_U1295 mac_mulsub_25s_8ns_42s_42_4_1_U1295 mac_mulsub_25s_8ns_42s_42_4_1_U1296 mac_mulsub_25s_8ns_42s_42_4_1_U1296 mac_mulsub_25s_8ns_42s_42_4_1_U1297 mac_mulsub_25s_8ns_42s_42_4_1_U1297 mac_mulsub_25s_8ns_42s_42_4_1_U1298 mac_mulsub_25s_8ns_42s_42_4_1_U1298 mac_mulsub_25s_8ns_42s_42_4_1_U1299 mac_mulsub_25s_8ns_42s_42_4_1_U1299 mac_mulsub_25s_8ns_42s_42_4_1_U1300 mac_mulsub_25s_8ns_42s_42_4_1_U1300 mac_mulsub_25s_8ns_42s_42_4_1_U1301 mac_mulsub_25s_8ns_42s_42_4_1_U1301 mac_mulsub_25s_8ns_42s_42_4_1_U1302 mac_mulsub_25s_8ns_42s_42_4_1_U1302 mac_mulsub_25s_8ns_42s_42_4_1_U1303 mac_mulsub_25s_8ns_42s_42_4_1_U1303 mac_mulsub_25s_8ns_42s_42_4_1_U1304 mac_mulsub_25s_8ns_42s_42_4_1_U1304 mac_mulsub_25s_8ns_42s_42_4_1_U1305 mac_mulsub_25s_8ns_42s_42_4_1_U1305 mac_mulsub_25s_8ns_42s_42_4_1_U1306 mac_mulsub_25s_8ns_42s_42_4_1_U1306 mac_mulsub_25s_8ns_42s_42_4_1_U1307 mac_mulsub_25s_8ns_42s_42_4_1_U1307 mac_mulsub_25s_8ns_42s_42_4_1_U1308 mac_mulsub_25s_8ns_42s_42_4_1_U1308 mac_mulsub_25s_8ns_42s_42_4_1_U1309 mac_mulsub_25s_8ns_42s_42_4_1_U1309 mac_mulsub_25s_8ns_42s_42_4_1_U1310 mac_mulsub_25s_8ns_42s_42_4_1_U1310 mac_mulsub_25s_8ns_42s_42_4_1_U1311 mac_mulsub_25s_8ns_42s_42_4_1_U1311 mac_mulsub_25s_8ns_42s_42_4_1_U1312 mac_mulsub_25s_8ns_42s_42_4_1_U1312 mac_mulsub_25s_8ns_42s_42_4_1_U1313 mac_mulsub_25s_8ns_42s_42_4_1_U1313 mac_mulsub_25s_8ns_42s_42_4_1_U1314 mac_mulsub_25s_8ns_42s_42_4_1_U1314 mac_mulsub_25s_8ns_42s_42_4_1_U1252 mac_mulsub_25s_8ns_42s_42_4_1_U1253 mac_mulsub_25s_8ns_42s_42_4_1_U1254 mac_mulsub_25s_8ns_42s_42_4_1_U1255 mac_mulsub_25s_8ns_42s_42_4_1_U1256 mac_mulsub_25s_8ns_42s_42_4_1_U1257 mac_mulsub_25s_8ns_42s_42_4_1_U1258 mac_mulsub_25s_8ns_42s_42_4_1_U1259 mac_mulsub_25s_8ns_42s_42_4_1_U1260 mac_mulsub_25s_8ns_42s_42_4_1_U1261 mac_mulsub_25s_8ns_42s_42_4_1_U1262 mac_mulsub_25s_8ns_42s_42_4_1_U1263 mac_mulsub_25s_8ns_42s_42_4_1_U1264 mac_mulsub_25s_8ns_42s_42_4_1_U1265 mac_mulsub_25s_8ns_42s_42_4_1_U1266 mac_mulsub_25s_8ns_42s_42_4_1_U1267 mac_mulsub_25s_8ns_42s_42_4_1_U1268 mac_mulsub_25s_8ns_42s_42_4_1_U1269 mac_mulsub_25s_8ns_42s_42_4_1_U1270 mac_mulsub_25s_8ns_42s_42_4_1_U1271 mac_mulsub_25s_8ns_42s_42_4_1_U1272 mac_mulsub_25s_8ns_42s_42_4_1_U1273 mac_mulsub_25s_8ns_42s_42_4_1_U1274 mac_mulsub_25s_8ns_42s_42_4_1_U1275 mac_mulsub_25s_8ns_42s_42_4_1_U1276 mac_mulsub_25s_8ns_42s_42_4_1_U1277 mac_mulsub_25s_8ns_42s_42_4_1_U1278 mac_mulsub_25s_8ns_42s_42_4_1_U1279 mac_mulsub_25s_8ns_42s_42_4_1_U1280 mac_mulsub_25s_8ns_42s_42_4_1_U1281 mac_mulsub_25s_8ns_42s_42_4_1_U1282 mac_mulsub_25s_8ns_42s_42_4_1_U1283 mac_mulsub_25s_8ns_42s_42_4_1_U1284 mac_mulsub_25s_8ns_42s_42_4_1_U1285 mac_mulsub_25s_8ns_42s_42_4_1_U1286 mac_mulsub_25s_8ns_42s_42_4_1_U1287 mac_mulsub_25s_8ns_42s_42_4_1_U1288 mac_mulsub_25s_8ns_42s_42_4_1_U1289 mac_mulsub_25s_8ns_42s_42_4_1_U1290 mac_mulsub_25s_8ns_42s_42_4_1_U1291 mac_mulsub_25s_8ns_42s_42_4_1_U1292 mac_mulsub_25s_8ns_42s_42_4_1_U1293 mac_mulsub_25s_8ns_42s_42_4_1_U1294 mac_mulsub_25s_8ns_42s_42_4_1_U1295 mac_mulsub_25s_8ns_42s_42_4_1_U1296 mac_mulsub_25s_8ns_42s_42_4_1_U1297 mac_mulsub_25s_8ns_42s_42_4_1_U1298 mac_mulsub_25s_8ns_42s_42_4_1_U1299 mac_mulsub_25s_8ns_42s_42_4_1_U1300 mac_mulsub_25s_8ns_42s_42_4_1_U1301 mac_mulsub_25s_8ns_42s_42_4_1_U1302 mac_mulsub_25s_8ns_42s_42_4_1_U1303 mac_mulsub_25s_8ns_42s_42_4_1_U1304 mac_mulsub_25s_8ns_42s_42_4_1_U1305 mac_mulsub_25s_8ns_42s_42_4_1_U1306 mac_mulsub_25s_8ns_42s_42_4_1_U1307 mac_mulsub_25s_8ns_42s_42_4_1_U1308 mac_mulsub_25s_8ns_42s_42_4_1_U1309 mac_mulsub_25s_8ns_42s_42_4_1_U1310 mac_mulsub_25s_8ns_42s_42_4_1_U1311 mac_mulsub_25s_8ns_42s_42_4_1_U1312 mac_mulsub_25s_8ns_42s_42_4_1_U1313 mac_mulsub_25s_8ns_42s_42_4_1_U1314 mac_mulsub_25s_8ns_42s_42_4_1_U1315 mac_mulsub_25s_8ns_42s_42_4_1_U1315 mac_mulsub_25s_8ns_42s_42_4_1_U1315"
            }
          ]
        },
        {
          "ModuleName": "accelerator_360_s",
          "InstanceName": "grp_accelerator_360_s_fu_8345",
          "BindInstances": "result_l3125_U input_ref_0_U result_l1_0_U icmp_ln174_fu_659_p2 add_ln174_fu_665_p2 add_ln174_1_fu_683_p2 icmp_ln5658_fu_710_p2 add_ln5658_fu_716_p2 add_ln139_fu_731_p2 add_ln139_1_fu_779_p2 icmp_ln888_fu_787_p2 add_ln60_fu_760_p2 actual_digit_fu_809_p2 icmp_ln188_fu_815_p2 add_ln189_fu_821_p2 correct_1_fu_827_p3 sub_ln193_fu_886_p2 select_ln193_fu_892_p3 icmp_ln193_fu_900_p2 sub_ln193_1_fu_906_p2 icmp_ln193_1_fu_916_p2 add_ln193_fu_922_p2 sub_ln193_2_fu_928_p2 select_ln193_1_fu_934_p3 icmp_ln193_2_fu_942_p2 icmp_ln193_3_fu_952_p2 ashr_ln193_fu_962_p2 select_ln193_4_fu_972_p3 test_accuracy_fu_1052_p6 icmp_ln193_4_fu_988_p2 shl_ln193_fu_998_p2 test_accuracy_fu_1052_p8 xor_ln193_fu_1012_p2 and_ln193_fu_1018_p2 or_ln193_fu_1024_p2 xor_ln193_1_fu_1030_p2 and_ln193_1_fu_1036_p2 sparsemux_9_3_25_1_1_U1579",
          "Instances": [
            {
              "ModuleName": "accelerator_360_Pipeline_VITIS_LOOP_176_7",
              "InstanceName": "grp_accelerator_360_Pipeline_VITIS_LOOP_176_7_fu_400",
              "BindInstances": "icmp_ln176_fu_322_p2 add_ln176_fu_328_p2 add_ln176_1_fu_393_p2 icmp_ln176_1_fu_399_p2 select_ln176_fu_405_p3 add_ln176_2_fu_337_p2 add_ln177_fu_357_p2 sparsemux_27_4_5_1_1_U1551"
            },
            {
              "ModuleName": "forwardPropagation_64_8_s",
              "InstanceName": "grp_forwardPropagation_64_8_s_fu_432",
              "BindInstances": "C_0_U net_0_U output_0_U",
              "Instances": [
                {
                  "ModuleName": "forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3",
                  "InstanceName": "grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484",
                  "BindInstances": "icmp_ln71_fu_1228_p2 add_ln71_fu_1234_p2 i_18_fu_1246_p2 icmp_ln74_fu_1252_p2 select_ln71_fu_1258_p3 select_ln71_3_fu_1266_p3 sparsemux_129_6_25_1_1_U195 mul_22ns_25s_47_1_1_U194 select_ln71_4_fu_1628_p3 add_42ns_42ns_42_1_1_U196 k_2_fu_1664_p2 icmp_ln74_2_fu_1669_p2"
                },
                {
                  "ModuleName": "forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1",
                  "InstanceName": "grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619",
                  "BindInstances": "icmp_ln145_fu_83_p2 i_20_fu_89_p2 add_ln150_fu_106_p2"
                },
                {
                  "ModuleName": "forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1",
                  "InstanceName": "grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627",
                  "BindInstances": "icmp_ln21_fu_72_p2 i_19_fu_78_p2 icmp_ln23_fu_98_p2 select_ln23_fu_104_p3"
                }
              ]
            },
            {
              "ModuleName": "forwardPropagation_8_4_s",
              "InstanceName": "grp_forwardPropagation_8_4_s_fu_568",
              "Instances": [
                {
                  "ModuleName": "forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3",
                  "InstanceName": "grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110",
                  "BindInstances": "icmp_ln71_fu_338_p2 add_ln71_fu_344_p2 i_14_fu_356_p2 icmp_ln74_fu_362_p2 select_ln71_fu_368_p3 select_ln71_1_fu_376_p3 sparsemux_17_3_25_1_1_U341 mul_24ns_25s_49_1_1_U340 select_ln71_2_fu_461_p3 add_42ns_42ns_42_1_1_U342 k_1_fu_496_p2 icmp_ln74_1_fu_501_p2"
                },
                {
                  "ModuleName": "forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1",
                  "InstanceName": "grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136",
                  "BindInstances": "icmp_ln145_fu_192_p2 i_16_fu_198_p2 sparsemux_9_2_25_1_1_U358 sparsemux_9_2_25_1_1_U359 net_4_fu_256_p2"
                },
                {
                  "ModuleName": "forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1",
                  "InstanceName": "grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156",
                  "BindInstances": "icmp_ln21_fu_162_p2 i_15_fu_168_p2 sparsemux_9_2_25_1_1_U373 icmp_ln23_fu_206_p2 output_4_fu_212_p3"
                }
              ]
            },
            {
              "ModuleName": "forwardPropagation_4_10_s",
              "InstanceName": "grp_forwardPropagation_4_10_s_fu_593",
              "BindInstances": "C_0_U net_0_U ref_tmp20_0_U",
              "Instances": [
                {
                  "ModuleName": "forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3",
                  "InstanceName": "grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462",
                  "BindInstances": "icmp_ln71_fu_227_p2 add_ln71_fu_233_p2 i_22_fu_245_p2 icmp_ln74_fu_251_p2 select_ln71_fu_257_p3 select_ln71_5_fu_265_p3 sparsemux_9_2_25_1_1_U397 sparsemux_9_2_25_1_1_U396 mul_25s_25s_50_1_1_U395 select_ln71_6_fu_345_p3 add_42ns_42ns_42_1_1_U398 k_3_fu_381_p2 icmp_ln74_3_fu_386_p2"
                },
                {
                  "ModuleName": "forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1",
                  "InstanceName": "grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483",
                  "BindInstances": "icmp_ln145_fu_83_p2 i_23_fu_89_p2 add_ln150_fu_106_p2"
                },
                {
                  "ModuleName": "softmax_10_s",
                  "InstanceName": "grp_softmax_10_s_fu_491",
                  "BindInstances": "icmp_ln128_fu_319_p2 add_ln128_fu_325_p2 x_fu_351_p2 icmp_ln131_fu_356_p2 x_1_fu_362_p3 icmp_ln86_fu_374_p2 select_ln86_fu_380_p3 mul_22s_19ns_41_1_1_U426 icmp_ln91_fu_443_p2 add_ln91_fu_449_p2 select_ln91_fu_455_p3 int_part_fu_463_p3 frac_fu_483_p2 mac_muladd_25s_15ns_34ns_40_4_1_U427 mac_muladd_25s_15ns_34ns_40_4_1_U427 mul_40s_25s_59_1_1_U425 add_ln95_1_fu_509_p2 icmp_ln100_fu_537_p2 sub_i23_fu_542_p2 sum_2_fu_560_p2 icmp_ln137_fu_336_p2 sum_fu_342_p3",
                  "Instances": [
                    {
                      "ModuleName": "softmax_10_Pipeline_VITIS_LOOP_120_1",
                      "InstanceName": "grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267",
                      "BindInstances": "icmp_ln120_fu_81_p2 icmp_ln122_fu_106_p2 maxLogit_2_fu_112_p3 add_ln120_fu_92_p2"
                    },
                    {
                      "ModuleName": "softmax_10_Pipeline_VITIS_LOOP_138_3",
                      "InstanceName": "grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275",
                      "BindInstances": "icmp_ln138_fu_75_p2 add_ln138_fu_81_p2 sdiv_42ns_25s_25_46_1_U421"
                    },
                    {
                      "ModuleName": "softmax_10_Pipeline_VITIS_LOOP_100_1",
                      "InstanceName": "grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282",
                      "BindInstances": "icmp_ln100_fu_95_p2 add_ln100_fu_101_p2"
                    },
                    {
                      "ModuleName": "softmax_10_Pipeline_VITIS_LOOP_105_2",
                      "InstanceName": "grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289",
                      "BindInstances": "icmp_ln105_fu_93_p2 i_10_fu_99_p2"
                    }
                  ]
                }
              ]
            },
            {
              "ModuleName": "accelerator_360_Pipeline_2",
              "InstanceName": "grp_accelerator_360_Pipeline_2_fu_612",
              "BindInstances": "add_ln871_1_fu_143_p2 icmp_ln880_fu_148_p2 add_ln871_fu_153_p2 icmp_ln43_fu_188_p2 icmp_ln43_1_fu_194_p2 xor_ln880_fu_200_p2"
            },
            {
              "ModuleName": "accelerator_360_Pipeline_3",
              "InstanceName": "grp_accelerator_360_Pipeline_3_fu_622",
              "BindInstances": "icmp_ln5658_fu_114_p2 add_ln5658_fu_120_p2 add_ln5658_1_fu_130_p2 xor_ln43_fu_145_p2 and_ln43_fu_151_p2 p_result_fu_157_p3"
            }
          ]
        }
      ]
    },
    "Info": {
      "top_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_VITIS_LOOP_82_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_Pipeline_VITIS_LOOP_88_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_68_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_64_8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_8_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_10_Pipeline_VITIS_LOOP_120_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_10_Pipeline_VITIS_LOOP_100_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_10_Pipeline_VITIS_LOOP_105_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_10_Pipeline_VITIS_LOOP_138_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardPropagation_4_10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_104_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_190_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_31_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_208_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_8_4_10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_190_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_31_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_208_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backProp_64_8_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_44_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_10ul_1ul_4ul_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_235_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateWeightBias_8_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_44_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_8ul_1ul_64ul_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_235_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_1437_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_360_Pipeline_VITIS_LOOP_176_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_360_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_360_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "accelerator_360_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_Pipeline_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.147"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_Pipeline_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.724"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "49",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_Pipeline_3": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.147"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_Pipeline_VITIS_LOOP_82_1": {
        "Latency": {
          "LatencyBest": "7187",
          "LatencyAvg": "7187",
          "LatencyWorst": "7187",
          "PipelineII": "7186",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.791"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_82_1",
            "TripCount": "1437",
            "Latency": "7185",
            "PipelineII": "5",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "275",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1410",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_Pipeline_VITIS_LOOP_88_2": {
        "Latency": {
          "LatencyBest": "1802",
          "LatencyAvg": "1802",
          "LatencyWorst": "1802",
          "PipelineII": "1801",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.737"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_2",
            "TripCount": "360",
            "Latency": "1800",
            "PipelineII": "5",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "259",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1396",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_68_3": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.518"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "235",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.438"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_3",
            "TripCount": "512",
            "Latency": "1024",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "80",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "511",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.701"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_145_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.136"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "118",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_64_8_s": {
        "Latency": {
          "LatencyBest": "1060",
          "LatencyAvg": "1060",
          "LatencyWorst": "1060",
          "PipelineII": "1060",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.438"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "268",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1181",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.996"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_3",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "160",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "295",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_145_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "105",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.139"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_8_4_s": {
        "Latency": {
          "LatencyBest": "84",
          "LatencyAvg": "84",
          "LatencyWorst": "84",
          "PipelineII": "84",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.996"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "376",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "656",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "Latency": {
          "LatencyBest": "82",
          "LatencyAvg": "82",
          "LatencyWorst": "82",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.065"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_3",
            "TripCount": "40",
            "Latency": "80",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "86",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "255",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.701"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_145_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_10_Pipeline_VITIS_LOOP_120_1": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.828"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_120_1",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "32",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "127",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_10_Pipeline_VITIS_LOOP_100_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "65",
          "LatencyWorst": "66",
          "PipelineIIMin": "2",
          "PipelineIIMax": "65",
          "PipelineII": "2 ~ 65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.875"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_100_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "64",
            "Latency": "1 ~ 64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "55",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "82",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_10_Pipeline_VITIS_LOOP_105_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineIIMin": "2",
          "PipelineIIMax": "65",
          "PipelineII": "2 ~ 65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.875"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_105_2",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "64",
            "Latency": "1 ~ 64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "82",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_10_Pipeline_VITIS_LOOP_138_3": {
        "Latency": {
          "LatencyBest": "57",
          "LatencyAvg": "57",
          "LatencyWorst": "57",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.520"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_138_3",
            "TripCount": "10",
            "Latency": "55",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "FF": "4072",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "3046",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_10_s": {
        "Latency": {
          "LatencyBest": "144",
          "LatencyAvg": "584",
          "LatencyWorst": "814",
          "PipelineIIMin": "144",
          "PipelineIIMax": "814",
          "PipelineII": "144 ~ 814",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.579"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_128_2",
            "TripCount": "10",
            "LatencyMin": "70",
            "LatencyMax": "740",
            "Latency": "70 ~ 740",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "74",
            "PipelineDepth": "7 ~ 74"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "4466",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "4103",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardPropagation_4_10_s": {
        "Latency": {
          "LatencyBest": "254",
          "LatencyAvg": "694",
          "LatencyWorst": "924",
          "PipelineIIMin": "254",
          "PipelineIIMax": "924",
          "PipelineII": "254 ~ 924",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.579"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "4733",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "4945",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_Pipeline_2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "6",
          "PipelineIIMin": "5",
          "PipelineIIMax": "6",
          "PipelineII": "5 ~ 6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.940"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1",
            "Latency": "3",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "298",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_Pipeline_3": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.209"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "150",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_104_4": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.263"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_4",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "115",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "41",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.746"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1_VITIS_LOOP_45_2",
            "TripCount": "40",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "187",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "Latency": {
          "LatencyBest": "82",
          "LatencyAvg": "82",
          "LatencyWorst": "82",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.159"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_3",
            "TripCount": "40",
            "Latency": "80",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "57",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "241",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.996"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_3",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "160",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "295",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_190_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_190_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "105",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_31_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.645"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_31_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "120",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_8_4_10_Pipeline_VITIS_LOOP_208_3": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.548"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_208_3",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "33",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "263",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_8_4_10_s": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.996"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "7",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "427",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1529",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.164"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1_VITIS_LOOP_45_2",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "197",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.460"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_3",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "80",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "248",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.438"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_3",
            "TripCount": "512",
            "Latency": "1024",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "80",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "511",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_190_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.701"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_190_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_31_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.131"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_31_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_64_8_4_Pipeline_VITIS_LOOP_208_3": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "5.040"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_208_3",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "10",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "111",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "backProp_64_8_4_s": {
        "Latency": {
          "LatencyBest": "1123",
          "LatencyAvg": "1123",
          "LatencyWorst": "1123",
          "PipelineII": "1123",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.438"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "7",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "375",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1763",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_44_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.724"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "105",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "5.394"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "211",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "166",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_10ul_1ul_4ul_s": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "5.394"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "219",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "601",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_235_1": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.878"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_235_1",
            "TripCount": "10",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "353",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "222",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.846"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "202",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "62",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "5.698"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "5",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.182"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_235_1",
            "TripCount": "4",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "656",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "424",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "updateWeightBias_8_4_s": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "30",
          "PipelineII": "30",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "5.698"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "25",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "6",
          "FF": "1272",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1444",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_44_15": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.875"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1424",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "67",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "5.394"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "35",
          "FF": "1419",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "1726",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_8ul_1ul_64ul_s": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "5.394"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "35",
          "FF": "1426",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "7395",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_Pipeline_VITIS_LOOP_235_16": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.878"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_235_1",
            "TripCount": "8",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "65",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "18",
          "FF": "411",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "62",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_1437_s": {
        "Latency": {
          "LatencyBest": "213826451",
          "LatencyAvg": "245440451",
          "LatencyWorst": "262612601",
          "PipelineIIMin": "213826451",
          "PipelineIIMax": "262612601",
          "PipelineII": "213826451 ~ 262612601",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.837"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_1",
            "TripCount": "50",
            "LatencyMin": "213826450",
            "LatencyMax": "262612600",
            "Latency": "213826450 ~ 262612600",
            "PipelineII": "",
            "PipelineDepthMin": "4276529",
            "PipelineDepthMax": "5252252",
            "PipelineDepth": "4276529 ~ 5252252",
            "Loops": [{
                "Name": "VITIS_LOOP_64_2",
                "TripCount": "1437",
                "LatencyMin": "4276512",
                "LatencyMax": "5252235",
                "Latency": "4276512 ~ 5252235",
                "PipelineII": "",
                "PipelineDepthMin": "2976",
                "PipelineDepthMax": "3655",
                "PipelineDepth": "2976 ~ 3655",
                "Loops": [{
                    "Name": "VITIS_LOOP_64_2.1",
                    "TripCount": "9",
                    "LatencyMin": "81",
                    "LatencyMax": "90",
                    "Latency": "81 ~ 90",
                    "PipelineII": "",
                    "PipelineDepthMin": "9",
                    "PipelineDepthMax": "10",
                    "PipelineDepth": "9 ~ 10"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "259",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "71",
          "FF": "16010",
          "AVAIL_FF": "141120",
          "UTIL_FF": "11",
          "LUT": "31182",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "44",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_360_Pipeline_VITIS_LOOP_176_7": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.518"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_176_7",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "233",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_360_Pipeline_2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "6",
          "PipelineIIMin": "5",
          "PipelineIIMax": "6",
          "PipelineII": "5 ~ 6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "2.940"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1",
            "Latency": "3",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "298",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_360_Pipeline_3": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.181"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "148",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "accelerator_360_s": {
        "Latency": {
          "LatencyBest": "563776",
          "LatencyAvg": "722176",
          "LatencyWorst": "808216",
          "PipelineIIMin": "563776",
          "PipelineIIMax": "808216",
          "PipelineII": "563776 ~ 808216",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.837"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_174_6",
            "TripCount": "360",
            "LatencyMin": "563760",
            "LatencyMax": "808200",
            "Latency": "563760 ~ 808200",
            "PipelineII": "",
            "PipelineDepthMin": "1566",
            "PipelineDepthMax": "2245",
            "PipelineDepth": "1566 ~ 2245",
            "Loops": [{
                "Name": "VITIS_LOOP_174_6.1",
                "TripCount": "9",
                "LatencyMin": "81",
                "LatencyMax": "90",
                "Latency": "81 ~ 90",
                "PipelineII": "",
                "PipelineDepthMin": "9",
                "PipelineDepthMax": "10",
                "PipelineDepth": "9 ~ 10"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "14",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "3",
          "FF": "6231",
          "AVAIL_FF": "141120",
          "UTIL_FF": "4",
          "LUT": "8807",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "214397423",
          "LatencyAvg": "246169823",
          "LatencyWorst": "263428013",
          "PipelineIIMin": "214397424",
          "PipelineIIMax": "263428014",
          "PipelineII": "214397424 ~ 263428014",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.837"
        },
        "Area": {
          "BRAM_18K": "127",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "29",
          "DSP": "273",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "75",
          "FF": "26964",
          "AVAIL_FF": "141120",
          "UTIL_FF": "19",
          "LUT": "59827",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "84",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-12 12:20:24 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
