Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 27 16:16:35 2025
| Host         : DESKTOP-339HBGO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Stopwatch_main_timing_summary_routed.rpt -pb Stopwatch_main_timing_summary_routed.pb -rpx Stopwatch_main_timing_summary_routed.rpx -warn_on_violation
| Design       : Stopwatch_main
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  106         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (247)
5. checking no_input_delay (5)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Clk0/CLKTOG_reg/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: ClkA/CLKTOG_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Digit0/X_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Digit1/X_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Digit2/X_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (247)
--------------------------------------------------
 There are 247 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.690        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.690        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.389ns (41.150%)  route 3.417ns (58.850%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.249    10.883    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y27          FDRE                                         r  Clk0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Clk0/count_reg[28]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    14.573    Clk0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.389ns (41.150%)  route 3.417ns (58.850%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.249    10.883    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y27          FDRE                                         r  Clk0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Clk0/count_reg[29]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    14.573    Clk0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.389ns (41.150%)  route 3.417ns (58.850%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.249    10.883    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y27          FDRE                                         r  Clk0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Clk0/count_reg[30]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    14.573    Clk0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 2.389ns (41.150%)  route 3.417ns (58.850%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.249    10.883    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y27          FDRE                                         r  Clk0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Clk0/count_reg[31]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    14.573    Clk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.389ns (42.181%)  route 3.275ns (57.819%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.107    10.741    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[24]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDRE (Setup_fdre_C_R)       -0.429    14.572    Clk0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.389ns (42.181%)  route 3.275ns (57.819%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.107    10.741    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[25]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDRE (Setup_fdre_C_R)       -0.429    14.572    Clk0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.389ns (42.181%)  route 3.275ns (57.819%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.107    10.741    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[26]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDRE (Setup_fdre_C_R)       -0.429    14.572    Clk0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.389ns (42.181%)  route 3.275ns (57.819%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.107    10.741    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[27]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDRE (Setup_fdre_C_R)       -0.429    14.572    Clk0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.389ns (42.282%)  route 3.261ns (57.718%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.094    10.727    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y25          FDRE                                         r  Clk0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433    14.774    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  Clk0/count_reg[20]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    14.570    Clk0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 Clk0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.389ns (42.282%)  route 3.261ns (57.718%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Clk0/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.077    Clk0/count_reg[0]
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.672 r  Clk0/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.672    Clk0/count_reg[0]_i_10__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  Clk0/count_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.789    Clk0/count_reg[0]_i_11__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  Clk0/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    Clk0/count_reg[0]_i_12__0_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  Clk0/count_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Clk0/count_reg[0]_i_13__0_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  Clk0/count_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.009     7.149    Clk0/count_reg[0]_i_14__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  Clk0/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    Clk0/count_reg[0]_i_15__0_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.589 f  Clk0/count_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.846     8.435    Clk0/count_reg[0]_i_16__0_n_6
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306     8.741 r  Clk0/count[0]_i_7__0/O
                         net (fo=1, routed)           0.768     9.510    Clk0/count[0]_i_7__0_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.634 r  Clk0/count[0]_i_1__4/O
                         net (fo=33, routed)          1.094    10.727    Clk0/count[0]_i_1__4_n_0
    SLICE_X9Y25          FDRE                                         r  Clk0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433    14.774    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  Clk0/count_reg[21]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    14.570    Clk0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  3.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Clk0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Clk0/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.697    Clk0/count_reg[15]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  Clk0/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.805    Clk0/count_reg[12]_i_1__0_n_4
    SLICE_X9Y23          FDRE                                         r  Clk0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Clk0/count_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.105     1.542    Clk0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Clk0/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.697    Clk0/count_reg[27]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  Clk0/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.805    Clk0/count_reg[24]_i_1__0_n_4
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Clk0/count_reg[27]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.105     1.542    Clk0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Clk0/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.700    Clk0/count_reg[3]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  Clk0/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.808    Clk0/count_reg[0]_i_2__0_n_4
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    Clk0/CLK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  Clk0/count_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.105     1.545    Clk0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ClkA/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkA/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  ClkA/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ClkA/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    ClkA/count_reg[11]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  ClkA/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    ClkA/count_reg[8]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  ClkA/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  ClkA/count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    ClkA/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ClkA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkA/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ClkA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ClkA/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    ClkA/count_reg[15]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  ClkA/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    ClkA/count_reg[12]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  ClkA/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  ClkA/count_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    ClkA/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ClkA/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkA/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  ClkA/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ClkA/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    ClkA/count_reg[19]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  ClkA/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    ClkA/count_reg[16]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  ClkA/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  ClkA/count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    ClkA/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ClkA/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkA/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  ClkA/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ClkA/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    ClkA/count_reg[23]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  ClkA/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    ClkA/count_reg[20]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  ClkA/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  ClkA/count_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    ClkA/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ClkA/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkA/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  ClkA/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ClkA/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    ClkA/count_reg[27]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  ClkA/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    ClkA/count_reg[24]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  ClkA/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  ClkA/count_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    ClkA/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ClkA/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkA/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  ClkA/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ClkA/count_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    ClkA/count_reg[31]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  ClkA/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    ClkA/count_reg[28]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  ClkA/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  ClkA/count_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    ClkA/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ClkA/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkA/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  ClkA/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ClkA/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.705    ClkA/count_reg[7]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  ClkA/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    ClkA/count_reg[4]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  ClkA/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    ClkA/CLK_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  ClkA/count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    ClkA/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26   Clk0/CLKTOG_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    Clk0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y22    Clk0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y22    Clk0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    Clk0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    Clk0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    Clk0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    Clk0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    Clk0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y26   Clk0/CLKTOG_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y26   Clk0/CLKTOG_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    Clk0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    Clk0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22    Clk0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22    Clk0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22    Clk0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22    Clk0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    Clk0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    Clk0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y26   Clk0/CLKTOG_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y26   Clk0/CLKTOG_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    Clk0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    Clk0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22    Clk0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22    Clk0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22    Clk0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y22    Clk0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    Clk0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    Clk0/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           269 Endpoints
Min Delay           269 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Driver/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.341ns (48.566%)  route 4.598ns (51.434%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE                         0.000     0.000 r  Driver/temp_reg[0]/C
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Driver/temp_reg[0]/Q
                         net (fo=7, routed)           0.969     1.425    Driver/temp_reg[3]_0[0]
    SLICE_X11Y26         LUT4 (Prop_lut4_I2_O)        0.152     1.577 r  Driver/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.628     5.206    segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     8.939 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.939    segments[0]
    U7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Driver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.327ns (48.623%)  route 4.572ns (51.377%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  Driver/temp_reg[1]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Driver/temp_reg[1]/Q
                         net (fo=7, routed)           1.380     1.836    Driver/temp_reg[3]_0[1]
    SLICE_X11Y26         LUT4 (Prop_lut4_I0_O)        0.152     1.988 r  Driver/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.192     5.180    segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.898 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.898    segments[6]
    W7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Driver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 4.116ns (46.964%)  route 4.648ns (53.036%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  Driver/temp_reg[1]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Driver/temp_reg[1]/Q
                         net (fo=7, routed)           1.380     1.836    Driver/temp_reg[3]_0[1]
    SLICE_X11Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.960 r  Driver/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.268     5.228    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.763 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.763    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Driver/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 4.342ns (49.892%)  route 4.361ns (50.108%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE                         0.000     0.000 r  Driver/temp_reg[2]/C
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Driver/temp_reg[2]/Q
                         net (fo=7, routed)           0.961     1.417    Driver/temp_reg[3]_0[2]
    SLICE_X11Y26         LUT4 (Prop_lut4_I2_O)        0.154     1.571 r  Driver/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.400     4.971    segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     8.703 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.703    segments[5]
    W6                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Driver/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.616ns  (logic 4.084ns (47.404%)  route 4.532ns (52.596%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE                         0.000     0.000 r  Driver/temp_reg[0]/C
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Driver/temp_reg[0]/Q
                         net (fo=7, routed)           0.969     1.425    Driver/temp_reg[3]_0[0]
    SLICE_X11Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.549 r  Driver/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.562     5.112    segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.616 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.616    segments[1]
    V5                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Driver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.354ns  (logic 4.115ns (49.259%)  route 4.239ns (50.741%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  Driver/temp_reg[1]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Driver/temp_reg[1]/Q
                         net (fo=7, routed)           0.976     1.432    Driver/temp_reg[3]_0[1]
    SLICE_X11Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.556 r  Driver/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.263     4.819    segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.354 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.354    segments[4]
    U8                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Driver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 4.100ns (49.867%)  route 4.122ns (50.133%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  Driver/temp_reg[1]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Driver/temp_reg[1]/Q
                         net (fo=7, routed)           0.975     1.431    Display/Q[1]
    SLICE_X11Y26         LUT4 (Prop_lut4_I1_O)        0.124     1.555 r  Display/Segs/O
                         net (fo=1, routed)           3.147     4.702    segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.222 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.222    segments[2]
    U5                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_leds_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 4.026ns (53.083%)  route 3.559ns (46.917%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  score_leds_reg[9]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  score_leds_reg[9]/Q
                         net (fo=1, routed)           3.559     4.077    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.585 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.585    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Driver/DP_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.016ns (53.483%)  route 3.493ns (46.517%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE                         0.000     0.000 r  Driver/DP_reg/C
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Driver/DP_reg/Q
                         net (fo=1, routed)           3.493     4.011    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     7.508 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     7.508    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            score_leds_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 2.199ns (29.319%)  route 5.302ns (70.681%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  S1_IBUF_inst/O
                         net (fo=21, routed)          2.005     3.456    Digit3/S1_IBUF
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.152     3.608 r  Digit3/score_leds[0]_i_1/O
                         net (fo=2, routed)           1.037     4.645    Digit3/D[0]
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.348     4.993 r  Digit3/score_leds[7]_i_3/O
                         net (fo=9, routed)           1.084     6.077    Digit3/count_reg[1]_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.124     6.201 r  Digit3/score_leds[9]_i_5/O
                         net (fo=2, routed)           1.175     7.377    Digit0/score_leds_reg[9]_1
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.501 r  Digit0/score_leds[9]_i_2/O
                         net (fo=1, routed)           0.000     7.501    Digit0_n_9
    SLICE_X8Y29          FDRE                                         r  score_leds_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Digit3/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            worst3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.128ns (41.871%)  route 0.178ns (58.129%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE                         0.000     0.000 r  Digit3/count_reg[2]/C
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Digit3/count_reg[2]/Q
                         net (fo=11, routed)          0.178     0.306    p_1_in[14]
    SLICE_X9Y31          FDRE                                         r  worst3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Digit2/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            worst2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.148ns (47.216%)  route 0.165ns (52.784%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE                         0.000     0.000 r  Digit2/count_reg[2]/C
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  Digit2/count_reg[2]/Q
                         net (fo=12, routed)          0.165     0.313    p_1_in[10]
    SLICE_X8Y31          FDRE                                         r  worst2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Digit2/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            worst2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.148ns (47.049%)  route 0.167ns (52.951%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE                         0.000     0.000 r  Digit2/count_reg[3]/C
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  Digit2/count_reg[3]/Q
                         net (fo=11, routed)          0.167     0.315    p_1_in[11]
    SLICE_X9Y32          FDRE                                         r  worst2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Digit0/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            best0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.703%)  route 0.174ns (55.297%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE                         0.000     0.000 r  Digit0/count_reg[1]/C
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Digit0/count_reg[1]/Q
                         net (fo=19, routed)          0.174     0.315    p_1_in[1]
    SLICE_X10Y29         FDRE                                         r  best0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Digit2/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            worst2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.164ns (50.145%)  route 0.163ns (49.855%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE                         0.000     0.000 r  Digit2/count_reg[1]/C
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Digit2/count_reg[1]/Q
                         net (fo=12, routed)          0.163     0.327    p_1_in[9]
    SLICE_X9Y32          FDRE                                         r  worst2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Digit3/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            worst3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.128ns (37.679%)  route 0.212ns (62.321%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE                         0.000     0.000 r  Digit3/count_reg[3]/C
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Digit3/count_reg[3]/Q
                         net (fo=10, routed)          0.212     0.340    p_1_in[15]
    SLICE_X9Y32          FDRE                                         r  worst3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_timer_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_timer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  score_timer_reg[29]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  score_timer_reg[29]/Q
                         net (fo=4, routed)           0.079     0.220    score_timer[29]
    SLICE_X5Y29          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  score_timer_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.344    score_timer0[30]
    SLICE_X5Y29          FDRE                                         r  score_timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_timer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_timer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  score_timer_reg[5]/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  score_timer_reg[5]/Q
                         net (fo=4, routed)           0.079     0.220    score_timer[5]
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  score_timer_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    score_timer0[6]
    SLICE_X5Y23          FDRE                                         r  score_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_timer_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_timer_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE                         0.000     0.000 r  score_timer_reg[11]/C
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  score_timer_reg[11]/Q
                         net (fo=4, routed)           0.079     0.220    score_timer[11]
    SLICE_X5Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  score_timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    score_timer0[12]
    SLICE_X5Y24          FDRE                                         r  score_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_timer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            score_timer_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  score_timer_reg[7]/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  score_timer_reg[7]/Q
                         net (fo=4, routed)           0.079     0.220    score_timer[7]
    SLICE_X5Y23          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  score_timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    score_timer0[8]
    SLICE_X5Y23          FDRE                                         r  score_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------





