// Seed: 958145364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output uwire id_0
);
  logic [7:0] id_3, id_4, id_5 = id_4;
  logic [7:0] id_7 = id_4;
  assign id_2 = 1'b0;
  logic [7:0] id_8;
  assign id_7 = id_8;
  wire id_9;
endmodule : SymbolIdentifier
module module_3 (
    output tri id_0,
    output wand void id_1,
    output wor id_2
);
  module_2 modCall_1 (id_2);
  assign id_0 = 1;
endmodule
