{
  "module_name": "atc2609a.h",
  "hash_id": "522043645de76b904e95beab153386d1b05acc0d05b9c40e5a3ec726c87a7239",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/atc260x/atc2609a.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_ATC260X_ATC2609A_H\n#define __LINUX_MFD_ATC260X_ATC2609A_H\n\nenum atc2609a_irq_def {\n\tATC2609A_IRQ_AUDIO = 0,\n\tATC2609A_IRQ_OV,\n\tATC2609A_IRQ_OC,\n\tATC2609A_IRQ_OT,\n\tATC2609A_IRQ_UV,\n\tATC2609A_IRQ_ALARM,\n\tATC2609A_IRQ_ONOFF,\n\tATC2609A_IRQ_WKUP,\n\tATC2609A_IRQ_IR,\n\tATC2609A_IRQ_REMCON,\n\tATC2609A_IRQ_POWER_IN,\n};\n\n \n#define ATC2609A_PMU_SYS_CTL0\t\t\t0x00\n#define ATC2609A_PMU_SYS_CTL1\t\t\t0x01\n#define ATC2609A_PMU_SYS_CTL2\t\t\t0x02\n#define ATC2609A_PMU_SYS_CTL3\t\t\t0x03\n#define ATC2609A_PMU_SYS_CTL4\t\t\t0x04\n#define ATC2609A_PMU_SYS_CTL5\t\t\t0x05\n#define ATC2609A_PMU_SYS_CTL6\t\t\t0x06\n#define ATC2609A_PMU_SYS_CTL7\t\t\t0x07\n#define ATC2609A_PMU_SYS_CTL8\t\t\t0x08\n#define ATC2609A_PMU_SYS_CTL9\t\t\t0x09\n#define ATC2609A_PMU_BAT_CTL0\t\t\t0x0A\n#define ATC2609A_PMU_BAT_CTL1\t\t\t0x0B\n#define ATC2609A_PMU_VBUS_CTL0\t\t\t0x0C\n#define ATC2609A_PMU_VBUS_CTL1\t\t\t0x0D\n#define ATC2609A_PMU_WALL_CTL0\t\t\t0x0E\n#define ATC2609A_PMU_WALL_CTL1\t\t\t0x0F\n#define ATC2609A_PMU_SYS_PENDING\t\t0x10\n#define ATC2609A_PMU_APDS_CTL0\t\t\t0x11\n#define ATC2609A_PMU_APDS_CTL1\t\t\t0x12\n#define ATC2609A_PMU_APDS_CTL2\t\t\t0x13\n#define ATC2609A_PMU_CHARGER_CTL\t\t0x14\n#define ATC2609A_PMU_BAKCHARGER_CTL\t\t0x15\n#define ATC2609A_PMU_SWCHG_CTL0\t\t\t0x16\n#define ATC2609A_PMU_SWCHG_CTL1\t\t\t0x17\n#define ATC2609A_PMU_SWCHG_CTL2\t\t\t0x18\n#define ATC2609A_PMU_SWCHG_CTL3\t\t\t0x19\n#define ATC2609A_PMU_SWCHG_CTL4\t\t\t0x1A\n#define ATC2609A_PMU_DC_OSC\t\t\t0x1B\n#define ATC2609A_PMU_DC0_CTL0\t\t\t0x1C\n#define ATC2609A_PMU_DC0_CTL1\t\t\t0x1D\n#define ATC2609A_PMU_DC0_CTL2\t\t\t0x1E\n#define ATC2609A_PMU_DC0_CTL3\t\t\t0x1F\n#define ATC2609A_PMU_DC0_CTL4\t\t\t0x20\n#define ATC2609A_PMU_DC0_CTL5\t\t\t0x21\n#define ATC2609A_PMU_DC0_CTL6\t\t\t0x22\n#define ATC2609A_PMU_DC1_CTL0\t\t\t0x23\n#define ATC2609A_PMU_DC1_CTL1\t\t\t0x24\n#define ATC2609A_PMU_DC1_CTL2\t\t\t0x25\n#define ATC2609A_PMU_DC1_CTL3\t\t\t0x26\n#define ATC2609A_PMU_DC1_CTL4\t\t\t0x27\n#define ATC2609A_PMU_DC1_CTL5\t\t\t0x28\n#define ATC2609A_PMU_DC1_CTL6\t\t\t0x29\n#define ATC2609A_PMU_DC2_CTL0\t\t\t0x2A\n#define ATC2609A_PMU_DC2_CTL1\t\t\t0x2B\n#define ATC2609A_PMU_DC2_CTL2\t\t\t0x2C\n#define ATC2609A_PMU_DC2_CTL3\t\t\t0x2D\n#define ATC2609A_PMU_DC2_CTL4\t\t\t0x2E\n#define ATC2609A_PMU_DC2_CTL5\t\t\t0x2F\n#define ATC2609A_PMU_DC2_CTL6\t\t\t0x30\n#define ATC2609A_PMU_DC3_CTL0\t\t\t0x31\n#define ATC2609A_PMU_DC3_CTL1\t\t\t0x32\n#define ATC2609A_PMU_DC3_CTL2\t\t\t0x33\n#define ATC2609A_PMU_DC3_CTL3\t\t\t0x34\n#define ATC2609A_PMU_DC3_CTL4\t\t\t0x35\n#define ATC2609A_PMU_DC3_CTL5\t\t\t0x36\n#define ATC2609A_PMU_DC3_CTL6\t\t\t0x37\n#define ATC2609A_PMU_DC_ZR\t\t\t0x38\n#define ATC2609A_PMU_LDO0_CTL0\t\t\t0x39\n#define ATC2609A_PMU_LDO0_CTL1\t\t\t0x3A\n#define ATC2609A_PMU_LDO1_CTL0\t\t\t0x3B\n#define ATC2609A_PMU_LDO1_CTL1\t\t\t0x3C\n#define ATC2609A_PMU_LDO2_CTL0\t\t\t0x3D\n#define ATC2609A_PMU_LDO2_CTL1\t\t\t0x3E\n#define ATC2609A_PMU_LDO3_CTL0\t\t\t0x3F\n#define ATC2609A_PMU_LDO3_CTL1\t\t\t0x40\n#define ATC2609A_PMU_LDO4_CTL0\t\t\t0x41\n#define ATC2609A_PMU_LDO4_CTL1\t\t\t0x42\n#define ATC2609A_PMU_LDO5_CTL0\t\t\t0x43\n#define ATC2609A_PMU_LDO5_CTL1\t\t\t0x44\n#define ATC2609A_PMU_LDO6_CTL0\t\t\t0x45\n#define ATC2609A_PMU_LDO6_CTL1\t\t\t0x46\n#define ATC2609A_PMU_LDO7_CTL0\t\t\t0x47\n#define ATC2609A_PMU_LDO7_CTL1\t\t\t0x48\n#define ATC2609A_PMU_LDO8_CTL0\t\t\t0x49\n#define ATC2609A_PMU_LDO8_CTL1\t\t\t0x4A\n#define ATC2609A_PMU_LDO9_CTL\t\t\t0x4B\n#define ATC2609A_PMU_OV_INT_EN\t\t\t0x4C\n#define ATC2609A_PMU_OV_STATUS\t\t\t0x4D\n#define ATC2609A_PMU_UV_INT_EN\t\t\t0x4E\n#define ATC2609A_PMU_UV_STATUS\t\t\t0x4F\n#define ATC2609A_PMU_OC_INT_EN\t\t\t0x50\n#define ATC2609A_PMU_OC_STATUS\t\t\t0x51\n#define ATC2609A_PMU_OT_CTL\t\t\t0x52\n#define ATC2609A_PMU_CM_CTL0\t\t\t0x53\n#define ATC2609A_PMU_FW_USE0\t\t\t0x54\n#define ATC2609A_PMU_FW_USE1\t\t\t0x55\n#define ATC2609A_PMU_ADC12B_I\t\t\t0x56\n#define ATC2609A_PMU_ADC12B_V\t\t\t0x57\n#define ATC2609A_PMU_ADC12B_DUMMY\t\t0x58\n#define ATC2609A_PMU_AUXADC_CTL0\t\t0x59\n#define ATC2609A_PMU_AUXADC_CTL1\t\t0x5A\n#define ATC2609A_PMU_BATVADC\t\t\t0x5B\n#define ATC2609A_PMU_BATIADC\t\t\t0x5C\n#define ATC2609A_PMU_WALLVADC\t\t\t0x5D\n#define ATC2609A_PMU_WALLIADC\t\t\t0x5E\n#define ATC2609A_PMU_VBUSVADC\t\t\t0x5F\n#define ATC2609A_PMU_VBUSIADC\t\t\t0x60\n#define ATC2609A_PMU_SYSPWRADC\t\t\t0x61\n#define ATC2609A_PMU_REMCONADC\t\t\t0x62\n#define ATC2609A_PMU_SVCCADC\t\t\t0x63\n#define ATC2609A_PMU_CHGIADC\t\t\t0x64\n#define ATC2609A_PMU_IREFADC\t\t\t0x65\n#define ATC2609A_PMU_BAKBATADC\t\t\t0x66\n#define ATC2609A_PMU_ICTEMPADC\t\t\t0x67\n#define ATC2609A_PMU_AUXADC0\t\t\t0x68\n#define ATC2609A_PMU_AUXADC1\t\t\t0x69\n#define ATC2609A_PMU_AUXADC2\t\t\t0x6A\n#define ATC2609A_PMU_AUXADC3\t\t\t0x6B\n#define ATC2609A_PMU_ICTEMPADC_ADJ\t\t0x6C\n#define ATC2609A_PMU_BDG_CTL\t\t\t0x6D\n#define ATC2609A_RTC_CTL\t\t\t0x6E\n#define ATC2609A_RTC_MSALM\t\t\t0x6F\n#define ATC2609A_RTC_HALM\t\t\t0x70\n#define ATC2609A_RTC_YMDALM\t\t\t0x71\n#define ATC2609A_RTC_MS\t\t\t\t0x72\n#define ATC2609A_RTC_H\t\t\t\t0x73\n#define ATC2609A_RTC_DC\t\t\t\t0x74\n#define ATC2609A_RTC_YMD\t\t\t0x75\n#define ATC2609A_EFUSE_DAT\t\t\t0x76\n#define ATC2609A_EFUSECRTL1\t\t\t0x77\n#define ATC2609A_EFUSECRTL2\t\t\t0x78\n#define ATC2609A_PMU_DC4_CTL0\t\t\t0x79\n#define ATC2609A_PMU_DC4_CTL1\t\t\t0x7A\n#define ATC2609A_PMU_DC4_CTL2\t\t\t0x7B\n#define ATC2609A_PMU_DC4_CTL3\t\t\t0x7C\n#define ATC2609A_PMU_DC4_CTL4\t\t\t0x7D\n#define ATC2609A_PMU_DC4_CTL5\t\t\t0x7E\n#define ATC2609A_PMU_DC4_CTL6\t\t\t0x7F\n#define ATC2609A_PMU_PWR_STATUS\t\t\t0x80\n#define ATC2609A_PMU_S2_PWR\t\t\t0x81\n#define ATC2609A_CLMT_CTL0\t\t\t0x82\n#define ATC2609A_CLMT_DATA0\t\t\t0x83\n#define ATC2609A_CLMT_DATA1\t\t\t0x84\n#define ATC2609A_CLMT_DATA2\t\t\t0x85\n#define ATC2609A_CLMT_DATA3\t\t\t0x86\n#define ATC2609A_CLMT_ADD0\t\t\t0x87\n#define ATC2609A_CLMT_ADD1\t\t\t0x88\n#define ATC2609A_CLMT_OCV_TABLE\t\t\t0x89\n#define ATC2609A_CLMT_R_TABLE\t\t\t0x8A\n#define ATC2609A_PMU_PWRON_CTL0\t\t\t0x8D\n#define ATC2609A_PMU_PWRON_CTL1\t\t\t0x8E\n#define ATC2609A_PMU_PWRON_CTL2\t\t\t0x8F\n#define ATC2609A_IRC_CTL\t\t\t0x90\n#define ATC2609A_IRC_STAT\t\t\t0x91\n#define ATC2609A_IRC_CC\t\t\t\t0x92\n#define ATC2609A_IRC_KDC\t\t\t0x93\n#define ATC2609A_IRC_WK\t\t\t\t0x94\n#define ATC2609A_IRC_RCC\t\t\t0x95\n\n \n#define ATC2609A_AUDIOINOUT_CTL\t\t\t0xA0\n#define ATC2609A_AUDIO_DEBUGOUTCTL\t\t0xA1\n#define ATC2609A_DAC_DIGITALCTL\t\t\t0xA2\n#define ATC2609A_DAC_VOLUMECTL0\t\t\t0xA3\n#define ATC2609A_DAC_ANALOG0\t\t\t0xA4\n#define ATC2609A_DAC_ANALOG1\t\t\t0xA5\n#define ATC2609A_DAC_ANALOG2\t\t\t0xA6\n#define ATC2609A_DAC_ANALOG3\t\t\t0xA7\n\n \n#define ATC2609A_ADC_DIGITALCTL\t\t\t0xA8\n#define ATC2609A_ADC_HPFCTL\t\t\t0xA9\n#define ATC2609A_ADC_CTL\t\t\t0xAA\n#define ATC2609A_AGC_CTL0\t\t\t0xAB\n#define ATC2609A_AGC_CTL1\t\t\t0xAC\n#define ATC2609A_AGC_CTL2\t\t\t0xAD\n#define ATC2609A_ADC_ANALOG0\t\t\t0xAE\n#define ATC2609A_ADC_ANALOG1\t\t\t0xAF\n\n \n#define ATC2609A_PCM0_CTL\t\t\t0xB0\n#define ATC2609A_PCM1_CTL\t\t\t0xB1\n#define ATC2609A_PCM2_CTL\t\t\t0xB2\n#define ATC2609A_PCMIF_CTL\t\t\t0xB3\n\n \n#define ATC2609A_CMU_DEVRST\t\t\t0xC1\n\n \n#define ATC2609A_INTS_PD\t\t\t0xC8\n#define ATC2609A_INTS_MSK\t\t\t0xC9\n\n \n#define ATC2609A_MFP_CTL\t\t\t0xD0\n#define ATC2609A_PAD_VSEL\t\t\t0xD1\n#define ATC2609A_GPIO_OUTEN\t\t\t0xD2\n#define ATC2609A_GPIO_INEN\t\t\t0xD3\n#define ATC2609A_GPIO_DAT\t\t\t0xD4\n#define ATC2609A_PAD_DRV\t\t\t0xD5\n#define ATC2609A_PAD_EN\t\t\t\t0xD6\n#define ATC2609A_DEBUG_SEL\t\t\t0xD7\n#define ATC2609A_DEBUG_IE\t\t\t0xD8\n#define ATC2609A_DEBUG_OE\t\t\t0xD9\n#define ATC2609A_CHIP_VER\t\t\t0xDC\n\n \n#define ATC2609A_PWSI_CTL\t\t\t0xF0\n#define ATC2609A_PWSI_STATUS\t\t\t0xF1\n\n \n#define ATC2609A_SADDR\t\t\t\t0xFF\n\n \n#define ATC2609A_PMU_SYS_CTL0_IR_WK_EN\t\t\tBIT(5)\n#define ATC2609A_PMU_SYS_CTL0_RESET_WK_EN\t\tBIT(6)\n#define ATC2609A_PMU_SYS_CTL0_HDSW_WK_EN\t\tBIT(7)\n#define ATC2609A_PMU_SYS_CTL0_ALARM_WK_EN\t\tBIT(8)\n#define ATC2609A_PMU_SYS_CTL0_REM_CON_WK_EN\t\tBIT(9)\n#define ATC2609A_PMU_SYS_CTL0_RESTART_EN\t\tBIT(10)\n#define ATC2609A_PMU_SYS_CTL0_WKIRQ_WK_EN\t\tBIT(11)\n#define ATC2609A_PMU_SYS_CTL0_ONOFF_SHORT_WK_EN\t\tBIT(12)\n#define ATC2609A_PMU_SYS_CTL0_ONOFF_LONG_WK_EN\t\tBIT(13)\n#define ATC2609A_PMU_SYS_CTL0_WALL_WK_EN\t\tBIT(14)\n#define ATC2609A_PMU_SYS_CTL0_USB_WK_EN\t\t\tBIT(15)\n#define ATC2609A_PMU_SYS_CTL0_WK_ALL\t\t\t(GENMASK(15, 5) & (~BIT(10)))\n\n \n#define ATC2609A_PMU_SYS_CTL1_EN_S1\t\t\tBIT(0)\n#define ATC2609A_PMU_SYS_CTL1_LB_S4_EN\t\t\tBIT(2)\n#define ATC2609A_PMU_SYS_CTL1_LB_S4\t\t\tGENMASK(4, 3)\n#define ATC2609A_PMU_SYS_CTL1_LB_S4_3_1V\t\tBIT(4)\n#define ATC2609A_PMU_SYS_CTL1_IR_WK_FLAG\t\tBIT(5)\n#define ATC2609A_PMU_SYS_CTL1_RESET_WK_FLAG\t\tBIT(6)\n#define ATC2609A_PMU_SYS_CTL1_HDSW_WK_FLAG\t\tBIT(7)\n#define ATC2609A_PMU_SYS_CTL1_ALARM_WK_FLAG\t\tBIT(8)\n#define ATC2609A_PMU_SYS_CTL1_REM_CON_WK_FLAG\t\tBIT(9)\n#define ATC2609A_PMU_SYS_CTL1_RESTART_WK_FLAG\t\tBIT(10)\n#define ATC2609A_PMU_SYS_CTL1_WKIRQ_WK_FLAG\t\tBIT(11)\n#define ATC2609A_PMU_SYS_CTL1_ONOFF_SHORT_WK_FLAG\tBIT(12)\n#define ATC2609A_PMU_SYS_CTL1_ONOFF_LONG_WK_FLAG\tBIT(13)\n#define ATC2609A_PMU_SYS_CTL1_WALL_WK_FLAG\t\tBIT(14)\n#define ATC2609A_PMU_SYS_CTL1_USB_WK_FLAG\t\tBIT(15)\n\n \n#define ATC2609A_PMU_SYS_CTL2_PMU_A_EN\t\t\tBIT(0)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_PRESS_INT_EN\tBIT(1)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_PRESS_PD\t\tBIT(2)\n#define ATC2609A_PMU_SYS_CTL2_S2TIMER\t\t\tGENMASK(5, 3)\n#define ATC2609A_PMU_SYS_CTL2_S2_TIMER_EN\t\tBIT(6)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_RESET_TIME_SEL\tGENMASK(8, 7)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_RESET_EN\t\tBIT(9)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_PRESS_TIME\t\tGENMASK(11, 10)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_LSP_INT_EN\t\tBIT(12)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_LONG_PRESS\t\tBIT(13)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_SHORT_PRESS\t\tBIT(14)\n#define ATC2609A_PMU_SYS_CTL2_ONOFF_PRESS\t\tBIT(15)\n\n \n#define ATC2609A_PMU_SYS_CTL3_S2S3TOS1_TIMER\t\tGENMASK(8, 7)\n#define ATC2609A_PMU_SYS_CTL3_S2S3TOS1_TIMER_EN\t\tBIT(9)\n#define ATC2609A_PMU_SYS_CTL3_S3_TIMER\t\t\tGENMASK(12, 10)\n#define ATC2609A_PMU_SYS_CTL3_S3_TIMER_EN\t\tBIT(13)\n#define ATC2609A_PMU_SYS_CTL3_EN_S3\t\t\tBIT(14)\n#define ATC2609A_PMU_SYS_CTL3_EN_S2\t\t\tBIT(15)\n\n \n#define ATC2609A_PMU_SYS_CTL5_WALLWKDTEN\t\tBIT(7)\n#define ATC2609A_PMU_SYS_CTL5_VBUSWKDTEN\t\tBIT(8)\n#define ATC2609A_PMU_SYS_CTL5_REMCON_DECT_EN\t\tBIT(9)\n#define ATC2609A_PMU_SYS_CTL5_ONOFF_8S_SEL\t\tBIT(10)\n\n \n#define ATC2609A_INTS_MSK_AUDIO\t\t\t\tBIT(0)\n#define ATC2609A_INTS_MSK_OV\t\t\t\tBIT(1)\n#define ATC2609A_INTS_MSK_OC\t\t\t\tBIT(2)\n#define ATC2609A_INTS_MSK_OT\t\t\t\tBIT(3)\n#define ATC2609A_INTS_MSK_UV\t\t\t\tBIT(4)\n#define ATC2609A_INTS_MSK_ALARM\t\t\t\tBIT(5)\n#define ATC2609A_INTS_MSK_ONOFF\t\t\t\tBIT(6)\n#define ATC2609A_INTS_MSK_WKUP\t\t\t\tBIT(7)\n#define ATC2609A_INTS_MSK_IR\t\t\t\tBIT(8)\n#define ATC2609A_INTS_MSK_REMCON\t\t\tBIT(9)\n#define ATC2609A_INTS_MSK_POWERIN\t\t\tBIT(10)\n\n \n#define ATC2609A_CMU_DEVRST_AUDIO\t\t\tBIT(0)\n#define ATC2609A_CMU_DEVRST_MFP\t\t\t\tBIT(1)\n#define ATC2609A_CMU_DEVRST_INTS\t\t\tBIT(2)\n\n \n#define ATC2609A_PAD_EN_EXTIRQ\t\t\t\tBIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}