/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 264 240)
	(text "i2c_controller" (rect 5 0 92 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 152)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 144 41 159)(font "Arial" ))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 136)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 128 40 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 0 120)
		(input)
		(text "en" (rect 0 0 16 15)(font "Arial" ))
		(text "en" (rect 24 112 40 127)(font "Arial" ))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 0 24)
		(input)
		(text "data_req" (rect 0 0 57 15)(font "Arial" ))
		(text "data_req" (rect 24 16 81 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24))
	)
	(port
		(pt 0 40)
		(input)
		(text "data_wr" (rect 0 0 51 15)(font "Arial" ))
		(text "data_wr" (rect 24 32 75 47)(font "Arial" ))
		(line (pt 0 40)(pt 16 40))
	)
	(port
		(pt 0 72)
		(input)
		(text "data_addr[5..0]" (rect 0 0 96 15)(font "Arial" ))
		(text "data_addr[5..0]" (rect 24 64 120 79)(font "Arial" ))
		(line (pt 0 72)(pt 16 72)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "data_bytes[2..0]" (rect 0 0 101 15)(font "Arial" ))
		(text "data_bytes[2..0]" (rect 24 48 125 63)(font "Arial" ))
		(line (pt 0 56)(pt 16 56)(line_width 3))
	)
	(port
		(pt 0 104)
		(output)
		(text "data_ack" (rect 0 0 59 15)(font "Arial" ))
		(text "data_ack" (rect 24 96 83 111)(font "Arial" ))
		(line (pt 16 104)(pt 0 104))
	)
	(port
		(pt 200 96)
		(output)
		(text "clk_pin" (rect 0 0 46 15)(font "Arial" ))
		(text "clk_pin" (rect 144 88 182 103)(font "Arial" ))
		(line (pt 200 96)(pt 184 96))
	)
	(port
		(pt 0 88)
		(bidir)
		(text "data[7..0]" (rect 0 0 59 15)(font "Arial" ))
		(text "data[7..0]" (rect 24 80 83 95)(font "Arial" ))
		(line (pt 16 88)(pt 0 88)(line_width 3))
	)
	(port
		(pt 200 80)
		(bidir)
		(text "data_pin" (rect 0 0 56 15)(font "Arial" ))
		(text "data_pin" (rect 136 72 192 87)(font "Arial" ))
		(line (pt 200 80)(pt 184 80))
	)
	(drawing
		(rectangle (rect 16 16 184 160))
	)
)
