<stg><name>mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %iv0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iv0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %iv0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %iv0_1 = load i7 %iv0

]]></Node>
<StgValue><ssdm name="iv0_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln55 = icmp_eq  i7 %iv0_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln55 = add i7 %iv0_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln55 = br i1 %icmp_ln55, void %.split10, void %.preheader3.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split10:6 %store_ln55 = store i7 %add_ln55, i7 %iv0

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
.preheader3.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
.split10:0 %iv0_cast = zext i7 %iv0_1

]]></Node>
<StgValue><ssdm name="iv0_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split10:2 %v611_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %v611

]]></Node>
<StgValue><ssdm name="v611_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
.split10:3 %tmp = bitcast i32 %v611_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:4 %v18_addr = getelementptr i32 %v18, i64 0, i64 %iv0_cast

]]></Node>
<StgValue><ssdm name="v18_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split10:5 %store_ln56 = store i32 %tmp, i6 %v18_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split10:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="v611" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="v611"/></StgValue>
</port>
<port id="34" name="v18" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="iv0" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="v611" to="specinterface_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="41" from="empty_6" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="46" from="empty_12" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="49" from="empty_12" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="50" from="empty_12" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="51" from="empty_12" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="56" from="empty_12" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="57" from="empty_12" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_58" to="store_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="iv0" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="61" from="iv0" to="iv0_1" fromId="5" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="70" from="p_str" to="specpipeline_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="iv0_1" to="icmp_ln55" fromId="9" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln55" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="80" from="iv0_1" to="add_ln55" fromId="9" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_81" to="add_ln55" fromId="81" toId="13">
</dataflow>
<dataflow id="83" from="icmp_ln55" to="br_ln55" fromId="11" toId="14">
</dataflow>
<dataflow id="84" from="add_ln55" to="store_ln55" fromId="13" toId="15">
</dataflow>
<dataflow id="85" from="iv0" to="store_ln55" fromId="5" toId="15">
</dataflow>
<dataflow id="86" from="iv0_1" to="iv0_cast" fromId="9" toId="16">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="87" toId="17">
</dataflow>
<dataflow id="90" from="empty_11" to="specloopname_ln0" fromId="89" toId="17">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="v611_read" fromId="91" toId="18">
</dataflow>
<dataflow id="93" from="v611" to="v611_read" fromId="33" toId="18">
</dataflow>
<dataflow id="94" from="v611_read" to="tmp" fromId="18" toId="19">
</dataflow>
<dataflow id="95" from="v18" to="v18_addr" fromId="34" toId="20">
</dataflow>
<dataflow id="97" from="StgValue_96" to="v18_addr" fromId="96" toId="20">
</dataflow>
<dataflow id="98" from="iv0_cast" to="v18_addr" fromId="16" toId="20">
</dataflow>
<dataflow id="99" from="tmp" to="store_ln56" fromId="19" toId="21">
</dataflow>
<dataflow id="100" from="v18_addr" to="store_ln56" fromId="20" toId="21">
</dataflow>
<dataflow id="101" from="icmp_ln55" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
