{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1545730544979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1545730544980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 16:35:44 2018 " "Processing started: Tue Dec 25 16:35:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1545730544980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1545730544980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU -c Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1545730544980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1545730545481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk Control.v(5) " "Verilog HDL Declaration information at Control.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730545578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk ALU.v(5) " "Verilog HDL Declaration information at ALU.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730545581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk Register.v(5) " "Verilog HDL Declaration information at Register.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "Register.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Register.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730545585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk Memory.v(5) " "Verilog HDL Declaration information at Memory.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "Memory.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Memory.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730545588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk Intruction.v(5) " "Verilog HDL Declaration information at Intruction.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "Intruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Intruction.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730545592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intruction.v 1 1 " "Found 1 design units, including 1 entities, in source file intruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Intruction " "Found entity 1: Intruction" {  } { { "Intruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Intruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_control.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Control " "Found entity 1: TestB_Control" {  } { { "TestB_Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Register " "Found entity 1: TestB_Register" {  } { { "TestB_Register.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Instruction " "Found entity 1: TestB_Instruction" {  } { { "TestB_Instruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_Instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Write_Data Write_data MCU_8bit.v(16) " "Verilog HDL Declaration information at MCU_8bit.v(16): object \"Write_Data\" differs only in case from object \"Write_data\" in the same scope" {  } { { "MCU_8bit.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730545606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemToReg MemtoReg MCU_8bit.v(9) " "Verilog HDL Declaration information at MCU_8bit.v(9): object \"MemToReg\" differs only in case from object \"MemtoReg\" in the same scope" {  } { { "MCU_8bit.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730545606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_8bit " "Found entity 1: MCU_8bit" {  } { { "MCU_8bit.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_MCU " "Found entity 1: TestB_MCU" {  } { { "TestB_MCU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_MCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_PC " "Found entity 1: TestB_PC" {  } { { "TestB_PC.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt_clk " "Found entity 1: Cnt_clk" {  } { { "Cnt_clk.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Cnt_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545617 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus II megafunction library" {  } { { "Mux.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1545730545620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730545621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730545621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnt TestB_PC.v(7) " "Verilog HDL Implicit Net warning at TestB_PC.v(7): created implicit net for \"Cnt\"" {  } { { "TestB_PC.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_PC.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1545730545621 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PC PC.v(7) " "Verilog HDL Parameter Declaration warning at PC.v(7): Parameter Declaration in module \"PC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PC.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/PC.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730545621 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control Control.v(21) " "Verilog HDL Parameter Declaration warning at Control.v(21): Parameter Declaration in module \"Control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730545621 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control Control.v(23) " "Verilog HDL Parameter Declaration warning at Control.v(23): Parameter Declaration in module \"Control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730545621 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(7) " "Verilog HDL Parameter Declaration warning at ALU.v(7): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730545623 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(16) " "Verilog HDL Parameter Declaration warning at ALU.v(16): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730545623 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "CNT_CLK Memory.v(30) " "Verilog HDL error at Memory.v(30): value must not be assigned to nonvariable \"CNT_CLK\"" {  } { { "Memory.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Memory.v" 30 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "" 0 -1 1545730545624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/output_files/Control.map.smsg " "Generated suppressed messages file E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/output_files/Control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1545730545664 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1545730545834 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 25 16:35:45 2018 " "Processing ended: Tue Dec 25 16:35:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1545730545834 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1545730545834 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1545730545834 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1545730545834 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1545730546507 ""}
