{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702191556480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702191556484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 14:59:16 2023 " "Processing started: Sun Dec 10 14:59:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702191556484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191556484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off taximeter -c taximeter " "Command: quartus_map --read_settings_files=on --write_settings_files=off taximeter -c taximeter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191556484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702191557060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702191557060 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "taximeter5.v(19) " "Verilog HDL warning at taximeter5.v(19): extended using \"x\" or \"z\"" {  } { { "taximeter5.v" "" { Text "D:/programme/taximeter/taximeter5.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702191563153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taximeter5.v 1 1 " "Found 1 design units, including 1 entities, in source file taximeter5.v" { { "Info" "ISGN_ENTITY_NAME" "1 taximeter5 " "Found entity 1: taximeter5" {  } { { "taximeter5.v" "" { Text "D:/programme/taximeter/taximeter5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563159 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "taximeter4.v(164) " "Verilog HDL information at taximeter4.v(164): always construct contains both blocking and non-blocking assignments" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702191563164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taximeter4.v 4 4 " "Found 4 design units, including 4 entities, in source file taximeter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 taximeter4 " "Found entity 1: taximeter4" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563166 ""} { "Info" "ISGN_ENTITY_NAME" "2 taximeter4_0 " "Found entity 2: taximeter4_0" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563166 ""} { "Info" "ISGN_ENTITY_NAME" "3 taximeter4_1 " "Found entity 3: taximeter4_1" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563166 ""} { "Info" "ISGN_ENTITY_NAME" "4 taximeter4_2 " "Found entity 4: taximeter4_2" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taximeter3.v 1 1 " "Found 1 design units, including 1 entities, in source file taximeter3.v" { { "Info" "ISGN_ENTITY_NAME" "1 taximeter3 " "Found entity 1: taximeter3" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taximeter2.v 1 1 " "Found 1 design units, including 1 entities, in source file taximeter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 taximeter2 " "Found entity 1: taximeter2" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taximeter1.v 1 1 " "Found 1 design units, including 1 entities, in source file taximeter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 taximeter1 " "Found entity 1: taximeter1" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taximeter0.v 1 1 " "Found 1 design units, including 1 entities, in source file taximeter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 taximeter0 " "Found entity 1: taximeter0" {  } { { "taximeter0.v" "" { Text "D:/programme/taximeter/taximeter0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taximeter.v 1 1 " "Found 1 design units, including 1 entities, in source file taximeter.v" { { "Info" "ISGN_ENTITY_NAME" "1 taximeter " "Found entity 1: taximeter" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191563193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "taximeter " "Elaborating entity \"taximeter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702191563497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter0 taximeter0:i0 " "Elaborating entity \"taximeter0\" for hierarchy \"taximeter0:i0\"" {  } { { "taximeter.v" "i0" { Text "D:/programme/taximeter/taximeter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter1 taximeter1:i1 " "Elaborating entity \"taximeter1\" for hierarchy \"taximeter1:i1\"" {  } { { "taximeter.v" "i1" { Text "D:/programme/taximeter/taximeter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563539 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dis taximeter1.v(16) " "Verilog HDL Always Construct warning at taximeter1.v(16): variable \"dis\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702191563553 "|taximeter|taximeter1:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dis taximeter1.v(17) " "Verilog HDL Always Construct warning at taximeter1.v(17): variable \"dis\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 taximeter1.v(17) " "Verilog HDL assignment warning at taximeter1.v(17): truncated value with size 32 to match size of target (18)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dis taximeter1.v(14) " "Verilog HDL Always Construct warning at taximeter1.v(14): inferring latch(es) for variable \"dis\", which holds its previous value in one or more paths through the always construct" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 taximeter1.v(19) " "Verilog HDL assignment warning at taximeter1.v(19): truncated value with size 32 to match size of target (8)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[1\] taximeter1.v(14) " "Inferred latch for \"dis\[1\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[2\] taximeter1.v(14) " "Inferred latch for \"dis\[2\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[3\] taximeter1.v(14) " "Inferred latch for \"dis\[3\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[4\] taximeter1.v(14) " "Inferred latch for \"dis\[4\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[5\] taximeter1.v(14) " "Inferred latch for \"dis\[5\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[6\] taximeter1.v(14) " "Inferred latch for \"dis\[6\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[7\] taximeter1.v(14) " "Inferred latch for \"dis\[7\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[8\] taximeter1.v(14) " "Inferred latch for \"dis\[8\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[9\] taximeter1.v(14) " "Inferred latch for \"dis\[9\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[10\] taximeter1.v(14) " "Inferred latch for \"dis\[10\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[11\] taximeter1.v(14) " "Inferred latch for \"dis\[11\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[12\] taximeter1.v(14) " "Inferred latch for \"dis\[12\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[13\] taximeter1.v(14) " "Inferred latch for \"dis\[13\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[14\] taximeter1.v(14) " "Inferred latch for \"dis\[14\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[15\] taximeter1.v(14) " "Inferred latch for \"dis\[15\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[16\] taximeter1.v(14) " "Inferred latch for \"dis\[16\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis\[17\] taximeter1.v(14) " "Inferred latch for \"dis\[17\]\" at taximeter1.v(14)" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563554 "|taximeter|taximeter1:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter2 taximeter2:i2 " "Elaborating entity \"taximeter2\" for hierarchy \"taximeter2:i2\"" {  } { { "taximeter.v" "i2" { Text "D:/programme/taximeter/taximeter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 taximeter2.v(39) " "Verilog HDL assignment warning at taximeter2.v(39): truncated value with size 32 to match size of target (17)" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563558 "|taximeter|taximeter2:i2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 taximeter2.v(48) " "Verilog HDL assignment warning at taximeter2.v(48): truncated value with size 32 to match size of target (11)" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563558 "|taximeter|taximeter2:i2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 taximeter2.v(53) " "Verilog HDL assignment warning at taximeter2.v(53): truncated value with size 32 to match size of target (7)" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563558 "|taximeter|taximeter2:i2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 taximeter2.v(58) " "Verilog HDL assignment warning at taximeter2.v(58): truncated value with size 32 to match size of target (7)" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563558 "|taximeter|taximeter2:i2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter3 taximeter3:i3 " "Elaborating entity \"taximeter3\" for hierarchy \"taximeter3:i3\"" {  } { { "taximeter.v" "i3" { Text "D:/programme/taximeter/taximeter.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 taximeter3.v(14) " "Verilog HDL assignment warning at taximeter3.v(14): truncated value with size 32 to match size of target (11)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 taximeter3.v(16) " "Verilog HDL assignment warning at taximeter3.v(16): truncated value with size 32 to match size of target (11)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cost taximeter3.v(13) " "Verilog HDL Always Construct warning at taximeter3.v(13): inferring latch(es) for variable \"cost\", which holds its previous value in one or more paths through the always construct" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[0\] taximeter3.v(13) " "Inferred latch for \"cost\[0\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[1\] taximeter3.v(13) " "Inferred latch for \"cost\[1\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[2\] taximeter3.v(13) " "Inferred latch for \"cost\[2\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[3\] taximeter3.v(13) " "Inferred latch for \"cost\[3\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[4\] taximeter3.v(13) " "Inferred latch for \"cost\[4\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[5\] taximeter3.v(13) " "Inferred latch for \"cost\[5\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[6\] taximeter3.v(13) " "Inferred latch for \"cost\[6\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[7\] taximeter3.v(13) " "Inferred latch for \"cost\[7\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[8\] taximeter3.v(13) " "Inferred latch for \"cost\[8\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[9\] taximeter3.v(13) " "Inferred latch for \"cost\[9\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cost\[10\] taximeter3.v(13) " "Inferred latch for \"cost\[10\]\" at taximeter3.v(13)" {  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563584 "|taximeter|taximeter3:i3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter4 taximeter4:i4 " "Elaborating entity \"taximeter4\" for hierarchy \"taximeter4:i4\"" {  } { { "taximeter.v" "i4" { Text "D:/programme/taximeter/taximeter.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563585 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "copy_seg1 taximeter4.v(34) " "Verilog HDL Always Construct warning at taximeter4.v(34): variable \"copy_seg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "copy_codeout1 taximeter4.v(35) " "Verilog HDL Always Construct warning at taximeter4.v(35): variable \"copy_codeout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "copy_seg2 taximeter4.v(39) " "Verilog HDL Always Construct warning at taximeter4.v(39): variable \"copy_seg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "copy_codeout2 taximeter4.v(40) " "Verilog HDL Always Construct warning at taximeter4.v(40): variable \"copy_codeout2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "copy_seg3 taximeter4.v(44) " "Verilog HDL Always Construct warning at taximeter4.v(44): variable \"copy_seg3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "copy_codeout3 taximeter4.v(45) " "Verilog HDL Always Construct warning at taximeter4.v(45): variable \"copy_codeout3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "taximeter4.v(31) " "Verilog HDL Case Statement warning at taximeter4.v(31): incomplete case statement has no default case item" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg taximeter4.v(29) " "Verilog HDL Always Construct warning at taximeter4.v(29): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "codeout taximeter4.v(29) " "Verilog HDL Always Construct warning at taximeter4.v(29): inferring latch(es) for variable \"codeout\", which holds its previous value in one or more paths through the always construct" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702191563586 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[0\] taximeter4.v(29) " "Inferred latch for \"codeout\[0\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[1\] taximeter4.v(29) " "Inferred latch for \"codeout\[1\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[2\] taximeter4.v(29) " "Inferred latch for \"codeout\[2\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[3\] taximeter4.v(29) " "Inferred latch for \"codeout\[3\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[4\] taximeter4.v(29) " "Inferred latch for \"codeout\[4\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[5\] taximeter4.v(29) " "Inferred latch for \"codeout\[5\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[6\] taximeter4.v(29) " "Inferred latch for \"codeout\[6\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[7\] taximeter4.v(29) " "Inferred latch for \"codeout\[7\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] taximeter4.v(29) " "Inferred latch for \"seg\[0\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] taximeter4.v(29) " "Inferred latch for \"seg\[1\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] taximeter4.v(29) " "Inferred latch for \"seg\[2\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] taximeter4.v(29) " "Inferred latch for \"seg\[3\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] taximeter4.v(29) " "Inferred latch for \"seg\[4\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] taximeter4.v(29) " "Inferred latch for \"seg\[5\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] taximeter4.v(29) " "Inferred latch for \"seg\[6\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] taximeter4.v(29) " "Inferred latch for \"seg\[7\]\" at taximeter4.v(29)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191563587 "|taximeter|taximeter4:i4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter4_0 taximeter4:i4\|taximeter4_0:i4_0 " "Elaborating entity \"taximeter4_0\" for hierarchy \"taximeter4:i4\|taximeter4_0:i4_0\"" {  } { { "taximeter4.v" "i4_0" { Text "D:/programme/taximeter/taximeter4.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taximeter4.v(70) " "Verilog HDL assignment warning at taximeter4.v(70): truncated value with size 32 to match size of target (4)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563595 "|taximeter|taximeter4:i4|taximeter4_0:i4_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taximeter4.v(71) " "Verilog HDL assignment warning at taximeter4.v(71): truncated value with size 32 to match size of target (4)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563595 "|taximeter|taximeter4:i4|taximeter4_0:i4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter5 taximeter4:i4\|taximeter4_0:i4_0\|taximeter5:i4_0_1 " "Elaborating entity \"taximeter5\" for hierarchy \"taximeter4:i4\|taximeter4_0:i4_0\|taximeter5:i4_0_1\"" {  } { { "taximeter4.v" "i4_0_1" { Text "D:/programme/taximeter/taximeter4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter4_1 taximeter4:i4\|taximeter4_1:i4_1 " "Elaborating entity \"taximeter4_1\" for hierarchy \"taximeter4:i4\|taximeter4_1:i4_1\"" {  } { { "taximeter4.v" "i4_1" { Text "D:/programme/taximeter/taximeter4.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taximeter4.v(111) " "Verilog HDL assignment warning at taximeter4.v(111): truncated value with size 32 to match size of target (4)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563613 "|taximeter|taximeter4:i4|taximeter4_1:i4_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taximeter4.v(112) " "Verilog HDL assignment warning at taximeter4.v(112): truncated value with size 32 to match size of target (4)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563613 "|taximeter|taximeter4:i4|taximeter4_1:i4_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taximeter4_2 taximeter4:i4\|taximeter4_2:i4_2 " "Elaborating entity \"taximeter4_2\" for hierarchy \"taximeter4:i4\|taximeter4_2:i4_2\"" {  } { { "taximeter4.v" "i4_2" { Text "D:/programme/taximeter/taximeter4.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191563619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taximeter4.v(154) " "Verilog HDL assignment warning at taximeter4.v(154): truncated value with size 32 to match size of target (4)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563619 "|taximeter|taximeter4:i4|taximeter4_2:i4_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taximeter4.v(155) " "Verilog HDL assignment warning at taximeter4.v(155): truncated value with size 32 to match size of target (4)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563619 "|taximeter|taximeter4:i4|taximeter4_2:i4_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taximeter4.v(156) " "Verilog HDL assignment warning at taximeter4.v(156): truncated value with size 32 to match size of target (4)" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702191563619 "|taximeter|taximeter4:i4|taximeter4_2:i4_2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "taximeter1:i1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"taximeter1:i1\|Div0\"" {  } { { "taximeter1.v" "Div0" { Text "D:/programme/taximeter/taximeter1.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191563954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "taximeter4:i4\|taximeter4_0:i4_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"taximeter4:i4\|taximeter4_0:i4_0\|Mod0\"" {  } { { "taximeter4.v" "Mod0" { Text "D:/programme/taximeter/taximeter4.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191563954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "taximeter4:i4\|taximeter4_0:i4_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"taximeter4:i4\|taximeter4_0:i4_0\|Div0\"" {  } { { "taximeter4.v" "Div0" { Text "D:/programme/taximeter/taximeter4.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191563954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "taximeter4:i4\|taximeter4_1:i4_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"taximeter4:i4\|taximeter4_1:i4_1\|Mod0\"" {  } { { "taximeter4.v" "Mod0" { Text "D:/programme/taximeter/taximeter4.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191563954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "taximeter4:i4\|taximeter4_1:i4_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"taximeter4:i4\|taximeter4_1:i4_1\|Div0\"" {  } { { "taximeter4.v" "Div0" { Text "D:/programme/taximeter/taximeter4.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191563954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "taximeter4:i4\|taximeter4_2:i4_2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"taximeter4:i4\|taximeter4_2:i4_2\|Div1\"" {  } { { "taximeter4.v" "Div1" { Text "D:/programme/taximeter/taximeter4.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191563954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "taximeter4:i4\|taximeter4_2:i4_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"taximeter4:i4\|taximeter4_2:i4_2\|Div0\"" {  } { { "taximeter4.v" "Div0" { Text "D:/programme/taximeter/taximeter4.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191563954 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "taximeter4:i4\|taximeter4_2:i4_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"taximeter4:i4\|taximeter4_2:i4_2\|Mod0\"" {  } { { "taximeter4.v" "Mod0" { Text "D:/programme/taximeter/taximeter4.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191563954 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702191563954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "taximeter1:i1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"taximeter1:i1\|lpm_divide:Div0\"" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191564108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "taximeter1:i1\|lpm_divide:Div0 " "Instantiated megafunction \"taximeter1:i1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564108 ""}  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702191564108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/programme/taximeter/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/programme/taximeter/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/programme/taximeter/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/programme/taximeter/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/programme/taximeter/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\"" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191564595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0 " "Instantiated megafunction \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564595 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702191564595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/programme/taximeter/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/programme/taximeter/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\"" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191564757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0 " "Instantiated megafunction \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564757 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702191564757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/programme/taximeter/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "taximeter4:i4\|taximeter4_1:i4_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"taximeter4:i4\|taximeter4_1:i4_1\|lpm_divide:Mod0\"" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191564847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "taximeter4:i4\|taximeter4_1:i4_1\|lpm_divide:Mod0 " "Instantiated megafunction \"taximeter4:i4\|taximeter4_1:i4_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191564847 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702191564847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/programme/taximeter/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/programme/taximeter/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/programme/taximeter/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191564954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191564954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "taximeter4:i4\|taximeter4_1:i4_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"taximeter4:i4\|taximeter4_1:i4_1\|lpm_divide:Div0\"" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191565009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "taximeter4:i4\|taximeter4_1:i4_1\|lpm_divide:Div0 " "Instantiated megafunction \"taximeter4:i4\|taximeter4_1:i4_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565009 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702191565009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/programme/taximeter/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191565043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191565043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Div1\"" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191565093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Div1 " "Instantiated megafunction \"taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565093 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702191565093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/programme/taximeter/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191565133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191565133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/programme/taximeter/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191565163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191565163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/programme/taximeter/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191565200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191565200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Div0\"" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191565252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Div0 " "Instantiated megafunction \"taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565252 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702191565252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "D:/programme/taximeter/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191565285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191565285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/programme/taximeter/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191565314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191565314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "D:/programme/taximeter/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191565351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191565351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Mod0\"" {  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191565405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Mod0 " "Instantiated megafunction \"taximeter4:i4\|taximeter4_2:i4_2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702191565405 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702191565405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "D:/programme/taximeter/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702191565440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191565440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[1\] " "Latch taximeter3:i3\|cost\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565654 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[2\] " "Latch taximeter3:i3\|cost\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[3\] " "Latch taximeter3:i3\|cost\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[4\] " "Latch taximeter3:i3\|cost\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[5\] " "Latch taximeter3:i3\|cost\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[6\] " "Latch taximeter3:i3\|cost\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[7\] " "Latch taximeter3:i3\|cost\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[8\] " "Latch taximeter3:i3\|cost\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[9\] " "Latch taximeter3:i3\|cost\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter3:i3\|cost\[10\] " "Latch taximeter3:i3\|cost\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA taximeter2:i2\|timee\[2\] " "Ports D and ENA on the latch are fed by the same signal taximeter2:i2\|timee\[2\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|seg\[0\] " "Latch taximeter4:i4\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|seg\[1\] " "Latch taximeter4:i4\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|seg\[2\] " "Latch taximeter4:i4\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|seg\[3\] " "Latch taximeter4:i4\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|codeout\[0\] " "Latch taximeter4:i4\|codeout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|codeout\[1\] " "Latch taximeter4:i4\|codeout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|codeout\[2\] " "Latch taximeter4:i4\|codeout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|codeout\[3\] " "Latch taximeter4:i4\|codeout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|codeout\[4\] " "Latch taximeter4:i4\|codeout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|codeout\[5\] " "Latch taximeter4:i4\|codeout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|codeout\[6\] " "Latch taximeter4:i4\|codeout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "taximeter4:i4\|codeout\[7\] " "Latch taximeter4:i4\|codeout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702191565655 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702191565655 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702191566017 "|taximeter|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702191566017 "|taximeter|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702191566017 "|taximeter|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702191566017 "|taximeter|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702191566017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702191566095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702191566531 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""} { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""} { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""} { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""} { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""} { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""} { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""} { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Div0\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""} { "Info" "ISCL_SCL_CELL_NAME" "taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"taximeter4:i4\|taximeter4_0:i4_0\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/programme/taximeter/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191566538 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1702191566538 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/programme/taximeter/output_files/taximeter.map.smsg " "Generated suppressed messages file D:/programme/taximeter/output_files/taximeter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191566605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702191566851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702191566851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1065 " "Implemented 1065 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702191567024 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702191567024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1019 " "Implemented 1019 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702191567024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702191567024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702191567046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 14:59:27 2023 " "Processing ended: Sun Dec 10 14:59:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702191567046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702191567046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702191567046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702191567046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702191568674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702191568678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 14:59:27 2023 " "Processing started: Sun Dec 10 14:59:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702191568678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702191568678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off taximeter -c taximeter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off taximeter -c taximeter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702191568678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702191569633 ""}
{ "Info" "0" "" "Project  = taximeter" {  } {  } 0 0 "Project  = taximeter" 0 0 "Fitter" 0 0 1702191569633 ""}
{ "Info" "0" "" "Revision = taximeter" {  } {  } 0 0 "Revision = taximeter" 0 0 "Fitter" 0 0 1702191569633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702191569725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702191569725 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "taximeter EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"taximeter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702191569733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702191569781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702191569781 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702191570063 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702191570086 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702191570585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702191570585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702191570585 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702191570585 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 2292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702191570599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 2294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702191570599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 2296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702191570599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 2298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702191570599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/quartus/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 2300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702191570599 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702191570599 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702191570605 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702191570840 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702191571053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "taximeter.sdc " "Synopsys Design Constraints File file not found: 'taximeter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702191571054 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702191571054 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "i1\|dis\[1\]~0\|combout " "Node \"i1\|dis\[1\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191571057 ""} { "Warning" "WSTA_SCC_NODE" "i1\|dis\[1\]~0\|datac " "Node \"i1\|dis\[1\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191571057 ""}  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1702191571057 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "taximeter1:i1\|dis\[10\] taximeter1:i1\|dis\[10\] " "Clock target taximeter1:i1\|dis\[10\] of clock taximeter1:i1\|dis\[10\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1702191571060 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~349  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~349  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~348  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~348  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~347  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~347  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~350  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~350  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~351  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~351  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~352  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~352  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~353  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~353  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~354  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~354  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~355  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~355  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191571060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1702191571060 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702191571063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702191571063 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702191571064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702191571099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "taximeter2:i2\|timee\[3\] " "Destination node taximeter2:i2\|timee\[3\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702191571099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "taximeter2:i2\|timee\[4\] " "Destination node taximeter2:i2\|timee\[4\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702191571099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "taximeter2:i2\|timee\[5\] " "Destination node taximeter2:i2\|timee\[5\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702191571099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "taximeter2:i2\|timee\[6\] " "Destination node taximeter2:i2\|timee\[6\]" {  } { { "taximeter2.v" "" { Text "D:/programme/taximeter/taximeter2.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702191571099 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702191571099 ""}  } { { "taximeter.v" "" { Text "D:/programme/taximeter/taximeter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 2284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702191571099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "taximeter1:i1\|LessThan0~3  " "Automatically promoted node taximeter1:i1\|LessThan0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702191571099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "taximeter1:i1\|dis\[1\]~0 " "Destination node taximeter1:i1\|dis\[1\]~0" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702191571099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "taximeter1:i1\|dis\[11\] " "Destination node taximeter1:i1\|dis\[11\]" {  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702191571099 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702191571099 ""}  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702191571099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "taximeter4:i4\|Mux16~0  " "Automatically promoted node taximeter4:i4\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702191571099 ""}  } { { "taximeter4.v" "" { Text "D:/programme/taximeter/taximeter4.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702191571099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "taximeter3:i3\|cost\[10\]~1  " "Automatically promoted node taximeter3:i3\|cost\[10\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702191571099 ""}  } { { "taximeter3.v" "" { Text "D:/programme/taximeter/taximeter3.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/programme/taximeter/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702191571099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702191571288 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702191571289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702191571289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702191571290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702191571290 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702191571290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702191571290 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702191571291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702191571331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702191571331 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702191571331 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 3 42 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 3 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702191571334 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702191571334 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702191571334 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702191571335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702191571335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702191571335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702191571335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702191571335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702191571335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702191571335 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702191571335 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702191571335 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702191571335 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702191571357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702191571368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702191571724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702191571918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702191571938 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702191574484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702191574484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702191574710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 6.0% " "2e+03 ns of routing delay (approximately 6.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1702191575475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/programme/taximeter/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702191575634 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702191575634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702191580055 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702191580055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702191580058 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.07 " "Total time spent on timing analysis during the Fitter is 1.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702191580146 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702191580154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702191580309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702191580310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702191580501 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702191581025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/programme/taximeter/output_files/taximeter.fit.smsg " "Generated suppressed messages file D:/programme/taximeter/output_files/taximeter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702191581284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6294 " "Peak virtual memory: 6294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702191581586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 14:59:41 2023 " "Processing ended: Sun Dec 10 14:59:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702191581586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702191581586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702191581586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702191581586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702191582677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702191582681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 14:59:42 2023 " "Processing started: Sun Dec 10 14:59:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702191582681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702191582681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off taximeter -c taximeter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off taximeter -c taximeter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702191582682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702191582929 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702191583157 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702191583168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702191583305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 14:59:43 2023 " "Processing ended: Sun Dec 10 14:59:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702191583305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702191583305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702191583305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702191583305 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702191583964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702191584547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702191584552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 14:59:44 2023 " "Processing started: Sun Dec 10 14:59:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702191584552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702191584552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta taximeter -c taximeter " "Command: quartus_sta taximeter -c taximeter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702191584552 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702191584698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702191584997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702191584997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191585041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191585041 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702191585155 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "taximeter.sdc " "Synopsys Design Constraints File file not found: 'taximeter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702191585173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191585173 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name taximeter1:i1\|dis\[10\] taximeter1:i1\|dis\[10\] " "create_clock -period 1.000 -name taximeter1:i1\|dis\[10\] taximeter1:i1\|dis\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702191585176 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name taximeter2:i2\|timee\[2\] taximeter2:i2\|timee\[2\] " "create_clock -period 1.000 -name taximeter2:i2\|timee\[2\] taximeter2:i2\|timee\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702191585176 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op\[0\] op\[0\] " "create_clock -period 1.000 -name op\[0\] op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702191585176 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702191585176 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702191585176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "i1\|dis\[1\]~0\|combout " "Node \"i1\|dis\[1\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191585177 ""} { "Warning" "WSTA_SCC_NODE" "i1\|dis\[1\]~0\|datac " "Node \"i1\|dis\[1\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702191585177 ""}  } { { "taximeter1.v" "" { Text "D:/programme/taximeter/taximeter1.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1702191585177 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "taximeter1:i1\|dis\[10\] taximeter1:i1\|dis\[10\] " "Clock target taximeter1:i1\|dis\[10\] of clock taximeter1:i1\|dis\[10\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1702191585180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~349  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~349  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~348  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~348  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~347  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~347  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~350  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~350  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~351  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~351  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~352  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~352  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~353  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~353  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~354  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~354  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~355  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~355  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191585181 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702191585181 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702191585184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702191585184 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702191585185 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702191585195 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702191585242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702191585242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.621 " "Worst-case setup slack is -57.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.621            -586.081 taximeter2:i2\|timee\[2\]  " "  -57.621            -586.081 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.373            -699.463 taximeter1:i1\|dis\[10\]  " "  -56.373            -699.463 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.062            -884.830 clk  " "  -47.062            -884.830 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355             -24.110 op\[0\]  " "   -2.355             -24.110 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191585243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.425 " "Worst-case hold slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 op\[0\]  " "    0.425               0.000 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.506               0.000 taximeter1:i1\|dis\[10\]  " "    1.506               0.000 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.860               0.000 taximeter2:i2\|timee\[2\]  " "   10.860               0.000 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191585249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702191585251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702191585252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -18.582 " "Worst-case minimum pulse width slack is -18.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.582          -14148.275 taximeter1:i1\|dis\[10\]  " "  -18.582          -14148.275 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.551 clk  " "   -3.000            -111.551 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 op\[0\]  " "   -3.000              -3.000 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 taximeter2:i2\|timee\[2\]  " "    0.398               0.000 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191585254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191585254 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702191585800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702191585817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702191586062 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "taximeter1:i1\|dis\[10\] taximeter1:i1\|dis\[10\] " "Clock target taximeter1:i1\|dis\[10\] of clock taximeter1:i1\|dis\[10\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1702191586117 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~349  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~349  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~348  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~348  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~347  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~347  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~350  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~350  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~351  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~351  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~352  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~352  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~353  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~353  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~354  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~354  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~355  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~355  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586118 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702191586118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702191586120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702191586133 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702191586133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.755 " "Worst-case setup slack is -53.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.755            -548.127 taximeter2:i2\|timee\[2\]  " "  -53.755            -548.127 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.551            -653.708 taximeter1:i1\|dis\[10\]  " "  -52.551            -653.708 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.999            -810.178 clk  " "  -42.999            -810.178 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.372             -23.855 op\[0\]  " "   -2.372             -23.855 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191586135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 op\[0\]  " "    0.446               0.000 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 taximeter1:i1\|dis\[10\]  " "    1.311               0.000 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 taximeter2:i2\|timee\[2\]  " "    9.698               0.000 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191586143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702191586146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702191586148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -16.923 " "Worst-case minimum pulse width slack is -16.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.923          -12781.017 taximeter1:i1\|dis\[10\]  " "  -16.923          -12781.017 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.551 clk  " "   -3.000            -111.551 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 op\[0\]  " "   -3.000              -3.000 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 taximeter2:i2\|timee\[2\]  " "    0.148               0.000 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191586150 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702191586677 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "taximeter1:i1\|dis\[10\] taximeter1:i1\|dis\[10\] " "Clock target taximeter1:i1\|dis\[10\] of clock taximeter1:i1\|dis\[10\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1702191586754 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~349  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~349  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~348  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~348  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~347  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~347  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~350  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~350  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~351  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~351  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~352  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~352  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~353  from: datac  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~353  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~354  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~354  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~355  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|StageOut\[156\]~355  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: i1\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702191586755 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702191586755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702191586757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702191586762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702191586762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.004 " "Worst-case setup slack is -26.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.004            -262.931 taximeter2:i2\|timee\[2\]  " "  -26.004            -262.931 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.584            -305.464 taximeter1:i1\|dis\[10\]  " "  -25.584            -305.464 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.970            -346.184 clk  " "  -19.970            -346.184 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -7.332 op\[0\]  " "   -0.969              -7.332 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191586765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.056 " "Worst-case hold slack is -0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.082 op\[0\]  " "   -0.056              -0.082 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 taximeter1:i1\|dis\[10\]  " "    0.718               0.000 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.838               0.000 taximeter2:i2\|timee\[2\]  " "    4.838               0.000 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191586773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702191586776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702191586780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.804 " "Worst-case minimum pulse width slack is -7.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.804           -5635.279 taximeter1:i1\|dis\[10\]  " "   -7.804           -5635.279 taximeter1:i1\|dis\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.465 clk  " "   -3.000             -80.465 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 op\[0\]  " "   -3.000              -3.000 op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 taximeter2:i2\|timee\[2\]  " "    0.210               0.000 taximeter2:i2\|timee\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702191586782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702191586782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702191587557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702191587558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702191587612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 14:59:47 2023 " "Processing ended: Sun Dec 10 14:59:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702191587612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702191587612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702191587612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702191587612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702191588648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702191588651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 14:59:48 2023 " "Processing started: Sun Dec 10 14:59:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702191588651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702191588651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off taximeter -c taximeter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off taximeter -c taximeter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702191588651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702191589243 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taximeter_8_1200mv_85c_slow.vo D:/programme/taximeter/simulation/modelsim/ simulation " "Generated file taximeter_8_1200mv_85c_slow.vo in folder \"D:/programme/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702191589412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taximeter_8_1200mv_0c_slow.vo D:/programme/taximeter/simulation/modelsim/ simulation " "Generated file taximeter_8_1200mv_0c_slow.vo in folder \"D:/programme/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702191589488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taximeter_min_1200mv_0c_fast.vo D:/programme/taximeter/simulation/modelsim/ simulation " "Generated file taximeter_min_1200mv_0c_fast.vo in folder \"D:/programme/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702191589559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taximeter.vo D:/programme/taximeter/simulation/modelsim/ simulation " "Generated file taximeter.vo in folder \"D:/programme/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702191589628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taximeter_8_1200mv_85c_v_slow.sdo D:/programme/taximeter/simulation/modelsim/ simulation " "Generated file taximeter_8_1200mv_85c_v_slow.sdo in folder \"D:/programme/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702191589679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taximeter_8_1200mv_0c_v_slow.sdo D:/programme/taximeter/simulation/modelsim/ simulation " "Generated file taximeter_8_1200mv_0c_v_slow.sdo in folder \"D:/programme/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702191589731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taximeter_min_1200mv_0c_v_fast.sdo D:/programme/taximeter/simulation/modelsim/ simulation " "Generated file taximeter_min_1200mv_0c_v_fast.sdo in folder \"D:/programme/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702191589783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taximeter_v.sdo D:/programme/taximeter/simulation/modelsim/ simulation " "Generated file taximeter_v.sdo in folder \"D:/programme/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702191589833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702191589863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 14:59:49 2023 " "Processing ended: Sun Dec 10 14:59:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702191589863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702191589863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702191589863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702191589863 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702191590534 ""}
