
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1708
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.730 ; gain = 41.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/top_level.vhd:49]
	Parameter PERIOD bound to: 1000000 - type: integer 
	Parameter RATIO bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable_ratio' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable_ratio.vhd:26' bound to instance 'clock_en_ratio' of component 'clock_enable_ratio' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/top_level.vhd:123]
INFO: [Synth 8-638] synthesizing module 'clock_enable_ratio' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable_ratio.vhd:39]
	Parameter PERIOD bound to: 1000000 - type: integer 
	Parameter RATIO bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable_ratio' (1#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable_ratio.vhd:39]
	Parameter PERIOD bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable.vhd:26' bound to instance 'clock_en' of component 'clock_enable' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/top_level.vhd:135]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable.vhd:37]
	Parameter PERIOD bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable.vhd:37]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable.vhd:26' bound to instance 'clock_en_segm' of component 'clock_enable' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/top_level.vhd:145]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized1' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable.vhd:37]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized1' (2#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/clock_enable.vhd:37]
INFO: [Synth 8-3491] module 'segm_control' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/segm_control.vhd:24' bound to instance 'segment_control' of component 'segm_control' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/top_level.vhd:155]
INFO: [Synth 8-638] synthesizing module 'segm_control' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/segm_control.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'segm_control' (3#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/segm_control.vhd:52]
INFO: [Synth 8-3491] module 'single_servo_control' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:25' bound to instance 'Servo0' of component 'single_servo_control' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/top_level.vhd:179]
INFO: [Synth 8-638] synthesizing module 'single_servo_control' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:42]
INFO: [Synth 8-3491] module 'position' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/position.vhd:26' bound to instance 'pos' of component 'position' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:85]
INFO: [Synth 8-638] synthesizing module 'position' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/position.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'position' (4#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/position.vhd:38]
	Parameter C_END bound to: 300 - type: integer 
INFO: [Synth 8-3491] module 'pwm_generator' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/pwm_gen.vhd:26' bound to instance 'pwm_gen' of component 'pwm_generator' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:96]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/pwm_gen.vhd:39]
	Parameter C_END bound to: 300 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (5#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/pwm_gen.vhd:39]
INFO: [Synth 8-3491] module 'bin2bcd' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2bcd.vhd:25' bound to instance 'bin_to_bcd' of component 'bin2bcd' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:105]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2bcd.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (6#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2bcd.vhd:33]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2seg.vhd:24' bound to instance 'seg_bcd1' of component 'bin2seg' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:115]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2seg.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (7#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2seg.vhd:32]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2seg.vhd:24' bound to instance 'seg_bcd10' of component 'bin2seg' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:122]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2seg.vhd:24' bound to instance 'seg_bcd100' of component 'bin2seg' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'single_servo_control' (8#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:42]
INFO: [Synth 8-3491] module 'single_servo_control' declared at 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/single_servo_control.vhd:25' bound to instance 'Servo1' of component 'single_servo_control' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/top_level.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'top_level' (9#1) [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/top_level.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.766 ; gain = 96.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.766 ; gain = 96.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.766 ; gain = 96.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1259.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1367.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1367.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1367.031 ; gain = 204.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1367.031 ; gain = 204.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1367.031 ; gain = 204.203
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bin2bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
                   shift |                               01 |                               01
                    done |                               10 |                               11
                   check |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bin2bcd'
WARNING: [Synth 8-327] inferring latch for variable 'conversion_next_reg' [C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.srcs/sources_1/new/bin2bcd.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1367.031 ; gain = 204.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 6     
+---Registers : 
	               31 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   31 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 4     
	  17 Input    7 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 24    
	   8 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1367.031 ; gain = 204.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1367.031 ; gain = 204.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1367.031 ; gain = 204.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1368.707 ; gain = 205.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.523 ; gain = 220.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.523 ; gain = 220.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.523 ; gain = 220.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.523 ; gain = 220.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.523 ; gain = 220.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.523 ; gain = 220.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |    14|
|4     |LUT2   |    92|
|5     |LUT3   |    14|
|6     |LUT4   |    45|
|7     |LUT5   |    73|
|8     |LUT6   |   101|
|9     |FDRE   |   228|
|10    |FDSE   |    17|
|11    |IBUF   |     8|
|12    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.523 ; gain = 220.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1383.523 ; gain = 113.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.523 ; gain = 220.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1395.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1395.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1395.551 ; gain = 232.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/mgaho/Vivado/PC1/servo_controller/servo_controller.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 10:27:07 2024...
