Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 13:43:13 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 97 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.575        0.000                      0                  794        0.161        0.000                      0                  794        3.000        0.000                       0                   297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.575        0.000                      0                  794        0.161        0.000                      0                  794        3.000        0.000                       0                   297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.856ns (44.607%)  route 3.547ns (55.393%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    fsm0/out_reg[27]_i_1_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  fsm0/out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     7.376    fsm0/incr0_out[29]
    SLICE_X44Y67         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y67         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.835ns (44.425%)  route 3.547ns (55.575%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    fsm0/out_reg[27]_i_1_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  fsm0/out_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     7.355    fsm0/incr0_out[31]
    SLICE_X44Y67         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y67         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 2.761ns (43.773%)  route 3.547ns (56.227%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    fsm0/out_reg[27]_i_1_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.281 r  fsm0/out_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     7.281    fsm0/incr0_out[30]
    SLICE_X44Y67         FDRE                                         r  fsm0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y67         FDRE                                         r  fsm0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 2.745ns (43.630%)  route 3.547ns (56.370%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    fsm0/out_reg[27]_i_1_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.265 r  fsm0/out_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     7.265    fsm0/incr0_out[28]
    SLICE_X44Y67         FDRE                                         r  fsm0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y67         FDRE                                         r  fsm0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.742ns (43.603%)  route 3.547ns (56.397%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.262 r  fsm0/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.262    fsm0/incr0_out[25]
    SLICE_X44Y66         FDRE                                         r  fsm0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y66         FDRE                                         r  fsm0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 2.721ns (43.414%)  route 3.547ns (56.586%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.241 r  fsm0/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.241    fsm0/incr0_out[27]
    SLICE_X44Y66         FDRE                                         r  fsm0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y66         FDRE                                         r  fsm0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 2.647ns (42.738%)  route 3.547ns (57.262%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  fsm0/out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.167    fsm0/incr0_out[26]
    SLICE_X44Y66         FDRE                                         r  fsm0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y66         FDRE                                         r  fsm0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 2.631ns (42.590%)  route 3.547ns (57.410%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    fsm0/out_reg[23]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.151 r  fsm0/out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.151    fsm0/incr0_out[24]
    SLICE_X44Y66         FDRE                                         r  fsm0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y66         FDRE                                         r  fsm0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.628ns (42.562%)  route 3.547ns (57.438%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.148 r  fsm0/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.148    fsm0/incr0_out[21]
    SLICE_X44Y65         FDRE                                         r  fsm0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y65         FDRE                                         r  fsm0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 fsm1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 2.607ns (42.366%)  route 3.547ns (57.634%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y68         FDRE                                         r  fsm1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[15]/Q
                         net (fo=3, routed)           0.898     2.327    fsm1/fsm1_out[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.451 f  fsm1/B_write_data[31]_INST_0_i_16/O
                         net (fo=3, routed)           0.691     3.142    fsm1/B_write_data[31]_INST_0_i_16_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.150     3.292 r  fsm1/B_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.605     3.898    fsm1/B_addr0[3]_INST_0_i_10_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.328     4.226 f  fsm1/out[31]_i_5__0/O
                         net (fo=4, routed)           0.460     4.686    fsm4/out_reg[31]_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.810 f  fsm4/out[31]_i_11/O
                         net (fo=33, routed)          0.892     5.702    fsm1/out_reg[3]_2
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.826 r  fsm1/out[3]_i_6__2/O
                         net (fo=1, routed)           0.000     5.826    fsm0/S[0]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.358 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.358    fsm0/out_reg[3]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.472    fsm0/out_reg[7]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    fsm0/out_reg[11]_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    fsm0/out_reg[15]_i_1_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    fsm0/out_reg[19]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.127 r  fsm0/out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.127    fsm0/incr0_out[23]
    SLICE_X44Y65         FDRE                                         r  fsm0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=298, unset)          0.924     7.924    fsm0/clk
    SLICE_X44Y65         FDRE                                         r  fsm0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  0.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult1/clk
    SLICE_X34Y61         FDRE                                         r  mult1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.057     0.615    mult1/p_1_in[4]
    SLICE_X34Y61         FDRE                                         r  mult1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult1/clk
    SLICE_X34Y61         FDRE                                         r  mult1/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y67         FDRE                                         r  mult0/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.113     0.664    mult0/p_1_in[14]
    SLICE_X35Y67         FDRE                                         r  mult0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult0/clk
    SLICE_X35Y67         FDRE                                         r  mult0/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y62         FDRE                                         r  mult1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.113     0.664    mult1/p_1_in[0]
    SLICE_X37Y62         FDRE                                         r  mult1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult1/clk
    SLICE_X37Y62         FDRE                                         r  mult1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y65         FDRE                                         r  mult0/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[0]
    SLICE_X33Y65         FDRE                                         r  mult0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y65         FDRE                                         r  mult0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y66         FDRE                                         r  mult0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[13]
    SLICE_X35Y66         FDRE                                         r  mult0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult0/clk
    SLICE_X35Y66         FDRE                                         r  mult0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y67         FDRE                                         r  mult0/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[15]
    SLICE_X35Y67         FDRE                                         r  mult0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult0/clk
    SLICE_X35Y67         FDRE                                         r  mult0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.066     0.498    mult0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y66         FDRE                                         r  mult0/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[4]
    SLICE_X35Y66         FDRE                                         r  mult0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult0/clk
    SLICE_X35Y66         FDRE                                         r  mult0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.066     0.498    mult0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y62         FDRE                                         r  mult1/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[3]
    SLICE_X37Y62         FDRE                                         r  mult1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult1/clk
    SLICE_X37Y62         FDRE                                         r  mult1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.066     0.498    mult1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mult1/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y66         FDRE                                         r  mult1/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/done_buf_reg[0]__0
    SLICE_X36Y66         FDRE                                         r  mult1/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult1/clk
    SLICE_X36Y66         FDRE                                         r  mult1/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y66         FDRE (Hold_fdre_C_D)         0.060     0.492    mult1/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y64         FDRE                                         r  mult1/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[8]
    SLICE_X32Y64         FDRE                                         r  mult1/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=298, unset)          0.432     0.432    mult1/clk
    SLICE_X32Y64         FDRE                                         r  mult1/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.052     0.484    mult1/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y29   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y24   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y28   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y26   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y64  B_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y65  B_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y65  B_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y68  B_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y68  B_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y68  B_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y64  B_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  B_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  B_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  B_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  B_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y68  B_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y68  B_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y68  B_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y64  B_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y65  B_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  B_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  B_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  B_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  B_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y68  B_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y68  B_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y68  B_i_j0/out_reg[18]/C



