/*
 * Copyright (c) 2009, Martin Rosekeit
 * Copyright (c) 2009-2013, 2016-2017, Fabian Greif
 * Copyright (c) 2013, Kevin LÃ¤ufer
 * Copyright (c) 2014, 2016, Niklas Hauser
 * Copyright (c) 2016, Sascha Schade
 *
 * This file is part of the modm project.
 *
 * This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this
 * file, You can obtain one at http://mozilla.org/MPL/2.0/.
 */
// ----------------------------------------------------------------------------

#include "fsmc.hpp"

%% if target["family"] in ["f2", "f3", "f4", "f7"]
%%  set BCRx = "BCR1"
%%  set BTRx = "BTR1"
%% elif target["family"] == "f1"
%%  set BCRx = "BCRx"
%%  set BTRx = "BTRx"
%% endif

// ----------------------------------------------------------------------------
/*
 * - Byte select lanes (NBL[1:0]) are not used during read access (they are
 *   kept low). Read access is always 16 bit!
 * - Output signal change on the rising edge of HCLK
 * - In synchronous mode the output data changes on the falling edge of CLK
 */
void
modm::stm32::Fsmc::initialize()
{
	//RCC->AHB3RSTR |= RCC_AHB3RSTR_FSMCRST;

	enable();
}

// ----------------------------------------------------------------------------
void
modm::stm32::fsmc::NorSram::resetRegion(Region region)
{
	if (region == CHIP_SELECT_1)
	{
		// FSMC_Bank1_NORSRAM1
		{{ FMC }}_Bank1->BTCR[region*2] = 0x000030DB;
	}
	else
	{
		// FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4
		{{ FMC }}_Bank1->BTCR[region*2] = 0x000030D2;
	}

	{{ FMC }}_Bank1->BTCR[region*2 + 1] = 0x0FFFFFFF;
	{{ FMC }}_Bank1E->BWTR[region] = 0x0FFFFFFF;
}

void
modm::stm32::fsmc::NorSram::configureSynchronousRegion(Region region,
		BusType multiplex, MemoryType memoryType, SynchronousTiming timing)
{
	// NOR/PSRAM chip-select control register (BCR)
	{{ FMC }}_Bank1->BTCR[region*2] =
			{{ FMC }}_{{ BCRx }}_CBURSTRW |
			{{ FMC }}_{{ BCRx }}_EXTMOD |	// Enable extended mode, this allows different timings for read and write
			{{ FMC }}_{{ BCRx }}_WREN |	// enable write
			{{ FMC }}_{{ BCRx }}_BURSTEN | // synchronous access
			(1 << 7) |			// FWPRLVL (unknown, should be kept at reset level (=1))
			memoryType |
			multiplex;

	if (memoryType == NOR) {
		// Flash access enable
		{{ FMC }}_Bank1->BTCR[region*2] |= {{ FMC }}_{{ BCRx }}_FACCEN;
	}

	if (memoryType == PSRAM) {
		// see RM0090 page 1259:
		// PSRAMs (CRAMs) have a variable latency due to internal refresh.
		// Therefore these memories issue the NWAIT signal during the whole
		// latency phase to prolong the latency as needed.
		// With PSRAMs (CRAMs) the filed DATLAT must be set to 0, so that
		// the FSMC exits its latency phase soon and starts sampling NWAIT
		// from memory, then starts to read or write when the memory is ready.
		//
		// This method can be used also with the latest generation of
		// synchronous Flash memories that issue the NWAIT signal, unlike
		// older Flash memories (check the datasheet of the specific Flash
		// memory being used).
		timing.dataLatency = 0;

		// TODO NWait
	}

	// SRAM/NOR-Flash timing register (BTR) (for read access)
	{{ FMC }}_Bank1->BTCR[region*2 + 1] =
			timing.dataLatency << 24 |
			timing.clockDivideRatio << 20 |
			timing.busTurnAround << 16;

	// SRAM/NOR-Flash write timing registers (BWTR)
	// TODO read write timing different?
	{{ FMC }}_Bank1E->BWTR[region] =
			timing.dataLatency << 24 |
			timing.clockDivideRatio << 20 |
			timing.busTurnAround << 16;
}

void
modm::stm32::fsmc::NorSram::configureAsynchronousRegion(Region region,
		BusType busType, MemoryType memoryType, AccessMode accessMode,
		AsynchronousTiming timing, ExtendedMode extended)
{
	// dirty hack to make "Muxed Mode" (reference manual p. 1340) work
	uint8_t FACCEN = (	busType == ADDRESS_DATA_MULIPLEX_16BIT &&
						memoryType == NOR && accessMode == MODE_A)?
						(1 << 6) : 0;
	// NOR/PSRAM chip-select control register (BCR)
	{{ FMC }}_Bank1->BTCR[region*2] =
			static_cast<uint32_t>(extended) |	// Enable extended mode, this allows different timings for read and write
			{{ FMC }}_{{ BCRx }}_WREN |	// enable write
			FACCEN |
			(1 << 7) |			// FWPRLVL (unknown, should be kept at reset level (=1))
			memoryType |
			busType;

	// SRAM/NOR-Flash timing register (BTR) (for read access)
	{{ FMC }}_Bank1->BTCR[region*2 + 1] =
			accessMode |
			timing.busTurnAround << 16 |
			timing.readDataPhase << 8 |
			timing.readAddressHold << 4 |
			timing.readAddressSetup;

	// SRAM/NOR-Flash write timing registers (BWTR)
	{{ FMC }}_Bank1E->BWTR[region] =
			accessMode |
			timing.busTurnAround << 16 |
			timing.writeDataPhase << 8 |
			timing.writeAddressHold << 4 |
			timing.writeAddressSetup;
}
