#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jul 15 23:26:19 2023
# Process ID: 2662599
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 2058.658 MHz, CPU Physical cores: 22, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/weigao/project_JULY/project_JULY.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_JULY/project_JULY.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy_rx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,PRBS...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7380.426 ; gain = 0.000 ; free physical = 171208 ; free virtual = 231858
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_eth_phy_rx_behav -key {Behavioral:sim_1:Functional:test_eth_phy_rx} -tclbatch {test_eth_phy_rx.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_eth_phy_rx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_eth_phy_rx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 7444.605 ; gain = 64.180 ; free physical = 171152 ; free virtual = 231802
