<!-- ğŸš€ Fancy VLSI GitHub Profile README by Nishant Kumar Jha -->

<!-- ğŸ¯ Banner Header with Image -->
<p align="center">
  <img src="./banner.png" alt="VLSI Banner" width="100%" />
</p>

<h1 align="center">Hi ğŸ‘‹, I'm Nishant Kumar Jha</h1><pink neon white>
<h3 align="center">Final-Year ECE Undergrad | VLSI Frontend Enthusiast | RTL | DFT | STA</h3>


<!-- ğŸ–ï¸ Badges -->
<p align="center">
  <a href="https://nishant-jha-portfolio.lovable.app" target="_blank">
    <img src="https://img.shields.io/badge/-Portfolio-black?style=for-the-badge&logo=firefox&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/nishant-jha777/" target="_blank">
    <img src="https://img.shields.io/badge/-LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
<a href="mailto:jhanishant0123@gmail.com" target="_blank">
  <img src="https://img.shields.io/badge/Email-Contact-green?style=for-the-badge&logo=gmail" />
</a>


</p>

---

## ğŸ§  About Me

ğŸ“ Final-year B.Tech in Electronics & Communication Engineering  
ğŸ›ï¸ Guru Ghasidas Vishwavidyalaya, Bilaspur  
ğŸ“ˆ CGPA: **7.20** (Till 5th Sem)  
ğŸ’¡ VLSI-Driven | RTL-Focused | DFT-Curious  

ğŸ” Passionate about:
- RTL Design, FSMs, STA, FIFO Architecture
- SRAM/RAM Design using Cadence
- Verilog System Modeling and Verification

ğŸ› ï¸ Tools of the Trade:
**Xilinx Vivado**, **Cadence Virtuoso**, **ModelSim**, **GTKWave**, **NI Multisim**

---

## ğŸš€ Highlight Projects

### ğŸ”¹ 5-Stage Pipelined RISC-V CPU (RV32I)
- Hazard detection & forwarding logic
- Improved throughput by **35%**
- 13+ testbenches | 100% functional coverage  
â¡ï¸ [View Project](https://github.com/jhanishant0123/RISC-V-Based-5-Stage-Pipelined-Processor)

### ğŸ”¹ 64-bit SRAM Memory Design
- Built with 6T cell in Cadence Virtuoso
- Full DRC/LVS-verified schematic + layout
- Simulated power, delay & noise margin

### ğŸ”¹ FIFO Design (Sync + Async)
- Optimized FIFO depth via system analysis
- Handled metastability and domain crossing
- Verified data integrity with waveform debugging

### ğŸ”¹ Dual/Single-Port RAM
- Designed in Verilog, simulated in Vivado
- Validated under various functional scenarios

---

## ğŸ’» Technical Skills

| Area               | Tools & Technologies                                                                 |
|--------------------|---------------------------------------------------------------------------------------|
| ğŸ§  HDL Languages    | Verilog, basic SystemVerilog                                                         |
| ğŸ§° VLSI Tools       | Xilinx Vivado, Cadence Virtuoso, GTKWave, ModelSim, NI Multisim                      |
| ğŸ—ï¸ Core Concepts   | FSMs, RTL Design, FIFO, SRAM, DFT, Static Timing Analysis                            |
| ğŸ’» Programming      | C, C++, Python                                                                       |
| ğŸŒ Extras           | Git, Markdown, Linux CLI, HTML/CSS (for personal projects)                          |

---

## ğŸ“ Certified VLSI Courses

- ğŸ§¾ **VLSI Design Flow (RTL to GDS)** â€“ *IIIT Delhi* (Prof. Sneh Saurabh)  
- ğŸ§¾ **CMOS Digital VLSI Design** â€“ *IIT Roorkee* (Prof. Sudeb Dasgupta)  
- ğŸ§¾ **C-Based VLSI Design** â€“ *IIT Guwahati* (Prof. Chandan Karfa)  
- ğŸ§¾ **Low Power VLSI Design** â€“ *IIT Kharagpur* (Prof. Indranil Sengupta)  
- ğŸ§¾ **Analog VLSI Design** â€“ *IIT Kanpur* (Prof. Imon Mondal)  
- ğŸ§ª **HDL Lab + Virtual VLSI Foundation** â€“ *NIELIT Calicut* (C2S Initiative)

---

## ğŸ† Activities & Achievements

- ğŸ§ª **Intern** â€“ Codec Technologies (Digital Design & HDL Projects)  
- ğŸŒŸ **Qualified NSO Round 1** â€“ Class IX  
- ğŸ’¼ **Marketing Lead** â€“ Silicon Society, GGV  
- ğŸ§â€â™‚ï¸ **Volunteer** â€“ NSS + Equilibrio Solasta Cultural Fest  
- ğŸ§‘â€ğŸ’¼ **Internshala Student Partner** â€“ April 2025 â€“ Present

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=jhanishant0123&show_icons=true&theme=radical" width="48%" />
  <img src="https://streak-stats.demolab.com?user=jhanishant0123&theme=dark" width="48%" />
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.cyclic.app/graph?username=jhanishant0123&theme=react-dark" />
</p>

---

## ğŸ”— Explore More

- ğŸ“‚ [My GitHub Projects](https://github.com/jhanishant0123?tab=repositories)  
- ğŸ“„ [Resume (View/Download)](https://drive.google.com/file/d/1NJPo7Qt06sDi8CZutqz6FoHfZTJdDD3u/view?usp=sharing)  
- ğŸŒ [Personal Portfolio Website](https://nishant-jha-portfolio.lovable.app)

---

> ğŸŒŸ *â€œGreat chips come from clean code and clear timing.â€ â€“ Nishant Jha*
