{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541663866433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541663866450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 00:57:46 2018 " "Processing started: Thu Nov 08 00:57:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541663866450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663866450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663866450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541663871945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541663871945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_test-test " "Found design unit 1: sync_test-test" {  } { { "Sync_tb.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/Sync_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663904904 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_test " "Found entity 1: sync_test" {  } { { "Sync_tb.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/Sync_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663904904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663904904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-RTL " "Found design unit 1: VGA-RTL" {  } { { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663905038 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663905038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663905038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-RTL " "Found design unit 1: sync-RTL" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663905186 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663905186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663905186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vga-SYN " "Found design unit 1: pll_vga-SYN" {  } { { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663905402 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663905402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663905402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541663906012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA PLL_VGA:VGAPLL " "Elaborating entity \"PLL_VGA\" for hierarchy \"PLL_VGA:VGAPLL\"" {  } { { "VGA.vhd" "VGAPLL" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663906092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_VGA:VGAPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_VGA:VGAPLL\|altpll:altpll_component\"" {  } { { "PLL_VGA.vhd" "altpll_component" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663906515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_VGA:VGAPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_VGA:VGAPLL\|altpll:altpll_component\"" {  } { { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663906540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_VGA:VGAPLL\|altpll:altpll_component " "Instantiated megafunction \"PLL_VGA:VGAPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000000 " "Parameter \"clk0_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12587483 " "Parameter \"clk0_multiply_by\" = \"12587483\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541663906540 ""}  } { { "PLL_VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/PLL_VGA.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541663906540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA_altpll " "Found entity 1: PLL_VGA_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/db/pll_vga_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541663907029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA_altpll PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated " "Elaborating entity \"PLL_VGA_altpll\" for hierarchy \"PLL_VGA:VGAPLL\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663907060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:sync1 " "Elaborating entity \"sync\" for hierarchy \"sync:sync1\"" {  } { { "VGA.vhd" "sync1" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663907234 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sync.vhd(70) " "VHDL Process Statement warning at sync.vhd(70): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541663907237 "|VGA|sync:sync1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nflag sync.vhd(73) " "VHDL Process Statement warning at sync.vhd(73): signal \"nflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541663907237 "|VGA|sync:sync1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag sync.vhd(109) " "VHDL Process Statement warning at sync.vhd(109): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541663907238 "|VGA|sync:sync1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nflag sync.vhd(64) " "VHDL Process Statement warning at sync.vhd(64): inferring latch(es) for signal or variable \"nflag\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541663907238 "|VGA|sync:sync1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag sync.vhd(64) " "VHDL Process Statement warning at sync.vhd(64): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541663907238 "|VGA|sync:sync1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "npixelCount2 sync.vhd(330) " "VHDL Process Statement warning at sync.vhd(330): inferring latch(es) for signal or variable \"npixelCount2\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541663907242 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[0\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[0\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907247 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[1\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[1\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907248 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[2\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[2\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907248 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[3\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[3\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907248 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[4\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[4\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907249 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[5\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[5\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907249 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[6\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[6\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907252 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[7\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[7\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907253 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[8\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[8\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907254 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[9\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[9\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907254 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[10\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[10\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907254 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[11\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[11\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907255 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[12\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[12\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907255 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[13\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[13\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907258 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[14\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[14\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907258 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[15\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[15\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907262 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[16\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[16\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907262 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[17\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[17\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907264 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[18\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[18\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907265 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[19\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[19\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907265 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[20\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[20\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907265 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[21\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[21\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907267 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[22\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[22\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907267 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[23\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[23\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907272 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[24\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[24\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907272 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[25\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[25\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907273 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[26\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[26\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907276 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[27\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[27\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907277 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[28\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[28\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907277 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[29\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[29\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907277 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[30\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[30\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907277 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npixelCount2\[31\] sync.vhd(330) " "Inferred latch for \"npixelCount2\[31\]\" at sync.vhd(330)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907278 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.ivoryCoast sync.vhd(64) " "Inferred latch for \"flag.ivoryCoast\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907280 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.nigeria sync.vhd(64) " "Inferred latch for \"flag.nigeria\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907280 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.chad sync.vhd(64) " "Inferred latch for \"flag.chad\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907282 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.mali sync.vhd(64) " "Inferred latch for \"flag.mali\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907282 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.belgium sync.vhd(64) " "Inferred latch for \"flag.belgium\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907282 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.ireland sync.vhd(64) " "Inferred latch for \"flag.ireland\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907283 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.italy sync.vhd(64) " "Inferred latch for \"flag.italy\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907283 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag.france sync.vhd(64) " "Inferred latch for \"flag.france\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907283 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.ivoryCoast sync.vhd(64) " "Inferred latch for \"nflag.ivoryCoast\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907283 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.nigeria sync.vhd(64) " "Inferred latch for \"nflag.nigeria\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907283 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.chad sync.vhd(64) " "Inferred latch for \"nflag.chad\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907284 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.mali sync.vhd(64) " "Inferred latch for \"nflag.mali\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907284 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.belgium sync.vhd(64) " "Inferred latch for \"nflag.belgium\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907284 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.ireland sync.vhd(64) " "Inferred latch for \"nflag.ireland\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907284 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.italy sync.vhd(64) " "Inferred latch for \"nflag.italy\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907284 "|VGA|sync:sync1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nflag.france sync.vhd(64) " "Inferred latch for \"nflag.france\" at sync.vhd(64)" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663907285 "|VGA|sync:sync1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:sync1\|nflag.ivoryCoast_2344 " "Latch sync:sync1\|nflag.ivoryCoast_2344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:sync1\|PS.ACC " "Ports D and ENA on the latch are fed by the same signal sync:sync1\|PS.ACC" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541663910172 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541663910172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:sync1\|nflag.nigeria_2353 " "Latch sync:sync1\|nflag.nigeria_2353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:sync1\|PS.ACC " "Ports D and ENA on the latch are fed by the same signal sync:sync1\|PS.ACC" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541663910172 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541663910172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:sync1\|nflag.chad_2362 " "Latch sync:sync1\|nflag.chad_2362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:sync1\|PS.ACC " "Ports D and ENA on the latch are fed by the same signal sync:sync1\|PS.ACC" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541663910172 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541663910172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:sync1\|nflag.ireland_2389 " "Latch sync:sync1\|nflag.ireland_2389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:sync1\|PS.ACC " "Ports D and ENA on the latch are fed by the same signal sync:sync1\|PS.ACC" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541663910172 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541663910172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:sync1\|nflag.italy_2398 " "Latch sync:sync1\|nflag.italy_2398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:sync1\|PS.ACC " "Ports D and ENA on the latch are fed by the same signal sync:sync1\|PS.ACC" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541663910173 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541663910173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:sync1\|nflag.france_2407 " "Latch sync:sync1\|nflag.france_2407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:sync1\|PS.ACC " "Ports D and ENA on the latch are fed by the same signal sync:sync1\|PS.ACC" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541663910173 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541663910173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:sync1\|nflag.mali_2371 " "Latch sync:sync1\|nflag.mali_2371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:sync1\|PS.ACC " "Ports D and ENA on the latch are fed by the same signal sync:sync1\|PS.ACC" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541663910173 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541663910173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sync:sync1\|nflag.belgium_2380 " "Latch sync:sync1\|nflag.belgium_2380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync:sync1\|PS.ACC " "Ports D and ENA on the latch are fed by the same signal sync:sync1\|PS.ACC" {  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541663910176 ""}  } { { "sync.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/sync.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541663910176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541663911398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541663914293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541663914293 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541663915130 "|VGA|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "VGA.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/VGA/VGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541663915130 "|VGA|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541663915130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "387 " "Implemented 387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541663915130 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541663915130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541663915130 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1541663915130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541663915130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541663915521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 00:58:35 2018 " "Processing ended: Thu Nov 08 00:58:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541663915521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541663915521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541663915521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541663915521 ""}
