[Sim] Dirty Bit
[Sim] Gemm Bug (Chirag's experiments)
[Sim] Detailed resource limits for memory systems

---- Double Check ---- 
[GraphGen/Sim] Induction Variable optimization (remove induction variable dependency)
[Sim] PHI_Node 0 latency

/* Code Improvements */ (Low Priority)
[Compilation] Chirag / Make a script for easy compilation and run
[GraphGen] Automatically inline all functions or make it inter-procedural

/* Note */

Initial version of workload-to-sim pipeline is ready. 

1. To compile workload, go to workloads/test and type "make"
2. in bin/, "./sim ../workloads/test/" to execute "test" workload
