INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/sseg/sseg.srcs/sources_1/new/sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/sseg/sseg.srcs/sim_1/new/tb_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sseg
