// Seed: 942942457
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output logic id_6,
    output logic id_7,
    output id_8,
    input supply0 id_9,
    input id_10,
    input logic id_11
);
  type_21(
      id_9, id_9, id_9[1==1]
  );
  assign id_7 = 1;
  assign id_5 = 1'b0;
endmodule
