
ticker_x8_C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  00000ae8  00000b7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ae8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005c5  0080010c  0080010c  00000b88  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b88  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000bb8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c8  00000000  00000000  00000bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000010b3  00000000  00000000  00000cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a66  00000000  00000000  00001d73  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001254  00000000  00000000  000027d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000024c  00000000  00000000  00003a30  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000a338  00000000  00000000  00003c7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000043f  00000000  00000000  0000dfb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  0000e3f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00003337  00000000  00000000  0000e47b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	4c c0       	rjmp	.+152    	; 0x9a <__ctors_end>
   2:	00 00       	nop
   4:	67 c0       	rjmp	.+206    	; 0xd4 <__bad_interrupt>
   6:	00 00       	nop
   8:	65 c0       	rjmp	.+202    	; 0xd4 <__bad_interrupt>
   a:	00 00       	nop
   c:	63 c0       	rjmp	.+198    	; 0xd4 <__bad_interrupt>
   e:	00 00       	nop
  10:	61 c0       	rjmp	.+194    	; 0xd4 <__bad_interrupt>
  12:	00 00       	nop
  14:	5f c0       	rjmp	.+190    	; 0xd4 <__bad_interrupt>
  16:	00 00       	nop
  18:	5d c0       	rjmp	.+186    	; 0xd4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	5b c0       	rjmp	.+182    	; 0xd4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	59 c0       	rjmp	.+178    	; 0xd4 <__bad_interrupt>
  22:	00 00       	nop
  24:	57 c0       	rjmp	.+174    	; 0xd4 <__bad_interrupt>
  26:	00 00       	nop
  28:	55 c0       	rjmp	.+170    	; 0xd4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	53 c0       	rjmp	.+166    	; 0xd4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	51 c0       	rjmp	.+162    	; 0xd4 <__bad_interrupt>
  32:	00 00       	nop
  34:	4f c0       	rjmp	.+158    	; 0xd4 <__bad_interrupt>
  36:	00 00       	nop
  38:	4d c0       	rjmp	.+154    	; 0xd4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	4b c0       	rjmp	.+150    	; 0xd4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	49 c0       	rjmp	.+146    	; 0xd4 <__bad_interrupt>
  42:	00 00       	nop
  44:	99 c1       	rjmp	.+818    	; 0x378 <__vector_17>
  46:	00 00       	nop
  48:	45 c0       	rjmp	.+138    	; 0xd4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	43 c0       	rjmp	.+134    	; 0xd4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	41 c0       	rjmp	.+130    	; 0xd4 <__bad_interrupt>
  52:	00 00       	nop
  54:	3f c0       	rjmp	.+126    	; 0xd4 <__bad_interrupt>
  56:	00 00       	nop
  58:	3d c0       	rjmp	.+122    	; 0xd4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	3b c0       	rjmp	.+118    	; 0xd4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	39 c0       	rjmp	.+114    	; 0xd4 <__bad_interrupt>
  62:	00 00       	nop
  64:	37 c0       	rjmp	.+110    	; 0xd4 <__bad_interrupt>
  66:	00 00       	nop
  68:	35 c0       	rjmp	.+106    	; 0xd4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	33 c0       	rjmp	.+102    	; 0xd4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	31 c0       	rjmp	.+98     	; 0xd4 <__bad_interrupt>
  72:	00 00       	nop
  74:	2f c0       	rjmp	.+94     	; 0xd4 <__bad_interrupt>
  76:	00 00       	nop
  78:	2d c0       	rjmp	.+90     	; 0xd4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	2b c0       	rjmp	.+86     	; 0xd4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	29 c0       	rjmp	.+82     	; 0xd4 <__bad_interrupt>
  82:	00 00       	nop
  84:	27 c0       	rjmp	.+78     	; 0xd4 <__bad_interrupt>
  86:	00 00       	nop
  88:	25 c0       	rjmp	.+74     	; 0xd4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	23 04       	cpc	r2, r3
  8e:	2d 04       	cpc	r2, r13
  90:	37 04       	cpc	r3, r7
  92:	41 04       	cpc	r4, r1
  94:	4b 04       	cpc	r4, r11
  96:	55 04       	cpc	r5, r5
  98:	5f 04       	cpc	r5, r15

0000009a <__ctors_end>:
  9a:	11 24       	eor	r1, r1
  9c:	1f be       	out	0x3f, r1	; 63
  9e:	cf ef       	ldi	r28, 0xFF	; 255
  a0:	d0 e1       	ldi	r29, 0x10	; 16
  a2:	de bf       	out	0x3e, r29	; 62
  a4:	cd bf       	out	0x3d, r28	; 61

000000a6 <__do_copy_data>:
  a6:	11 e0       	ldi	r17, 0x01	; 1
  a8:	a0 e0       	ldi	r26, 0x00	; 0
  aa:	b1 e0       	ldi	r27, 0x01	; 1
  ac:	e8 ee       	ldi	r30, 0xE8	; 232
  ae:	fa e0       	ldi	r31, 0x0A	; 10
  b0:	00 e0       	ldi	r16, 0x00	; 0
  b2:	0b bf       	out	0x3b, r16	; 59
  b4:	02 c0       	rjmp	.+4      	; 0xba <__do_copy_data+0x14>
  b6:	07 90       	elpm	r0, Z+
  b8:	0d 92       	st	X+, r0
  ba:	ac 30       	cpi	r26, 0x0C	; 12
  bc:	b1 07       	cpc	r27, r17
  be:	d9 f7       	brne	.-10     	; 0xb6 <__do_copy_data+0x10>

000000c0 <__do_clear_bss>:
  c0:	26 e0       	ldi	r18, 0x06	; 6
  c2:	ac e0       	ldi	r26, 0x0C	; 12
  c4:	b1 e0       	ldi	r27, 0x01	; 1
  c6:	01 c0       	rjmp	.+2      	; 0xca <.do_clear_bss_start>

000000c8 <.do_clear_bss_loop>:
  c8:	1d 92       	st	X+, r1

000000ca <.do_clear_bss_start>:
  ca:	a1 3d       	cpi	r26, 0xD1	; 209
  cc:	b2 07       	cpc	r27, r18
  ce:	e1 f7       	brne	.-8      	; 0xc8 <.do_clear_bss_loop>
  d0:	bd d2       	rcall	.+1402   	; 0x64c <main>
  d2:	08 c5       	rjmp	.+2576   	; 0xae4 <_exit>

000000d4 <__bad_interrupt>:
  d4:	95 cf       	rjmp	.-214    	; 0x0 <__vectors>

000000d6 <time>:
  d6:	fc 01       	movw	r30, r24
  d8:	0f b6       	in	r0, 0x3f	; 63
  da:	f8 94       	cli
  dc:	60 91 cd 06 	lds	r22, 0x06CD	; 0x8006cd <__system_time>
  e0:	70 91 ce 06 	lds	r23, 0x06CE	; 0x8006ce <__system_time+0x1>
  e4:	80 91 cf 06 	lds	r24, 0x06CF	; 0x8006cf <__system_time+0x2>
  e8:	90 91 d0 06 	lds	r25, 0x06D0	; 0x8006d0 <__system_time+0x3>
  ec:	0f be       	out	0x3f, r0	; 63
  ee:	30 97       	sbiw	r30, 0x00	; 0
  f0:	21 f0       	breq	.+8      	; 0xfa <time+0x24>
  f2:	60 83       	st	Z, r22
  f4:	71 83       	std	Z+1, r23	; 0x01
  f6:	82 83       	std	Z+2, r24	; 0x02
  f8:	93 83       	std	Z+3, r25	; 0x03
  fa:	08 95       	ret

000000fc <addString>:
			firstElement;
			
			shift++;
		}
	}while(shift != 0);
}
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
 100:	00 d0       	rcall	.+0      	; 0x102 <addString+0x6>
 102:	cd b7       	in	r28, 0x3d	; 61
 104:	de b7       	in	r29, 0x3e	; 62
 106:	9a 83       	std	Y+2, r25	; 0x02
 108:	89 83       	std	Y+1, r24	; 0x01
 10a:	89 81       	ldd	r24, Y+1	; 0x01
 10c:	9a 81       	ldd	r25, Y+2	; 0x02
 10e:	90 93 c8 06 	sts	0x06C8, r25	; 0x8006c8 <ticker+0x5af>
 112:	80 93 c7 06 	sts	0x06C7, r24	; 0x8006c7 <ticker+0x5ae>
 116:	38 c0       	rjmp	.+112    	; 0x188 <addString+0x8c>
 118:	80 91 c9 06 	lds	r24, 0x06C9	; 0x8006c9 <ticker+0x5b0>
 11c:	90 91 ca 06 	lds	r25, 0x06CA	; 0x8006ca <ticker+0x5b1>
 120:	a0 91 cb 06 	lds	r26, 0x06CB	; 0x8006cb <ticker+0x5b2>
 124:	b0 91 cc 06 	lds	r27, 0x06CC	; 0x8006cc <ticker+0x5b3>
 128:	9c 01       	movw	r18, r24
 12a:	c9 01       	movw	r24, r18
 12c:	88 0f       	add	r24, r24
 12e:	99 1f       	adc	r25, r25
 130:	88 0f       	add	r24, r24
 132:	99 1f       	adc	r25, r25
 134:	ac 01       	movw	r20, r24
 136:	42 0f       	add	r20, r18
 138:	53 1f       	adc	r21, r19
 13a:	20 91 c7 06 	lds	r18, 0x06C7	; 0x8006c7 <ticker+0x5ae>
 13e:	30 91 c8 06 	lds	r19, 0x06C8	; 0x8006c8 <ticker+0x5af>
 142:	80 91 c9 06 	lds	r24, 0x06C9	; 0x8006c9 <ticker+0x5b0>
 146:	90 91 ca 06 	lds	r25, 0x06CA	; 0x8006ca <ticker+0x5b1>
 14a:	a0 91 cb 06 	lds	r26, 0x06CB	; 0x8006cb <ticker+0x5b2>
 14e:	b0 91 cc 06 	lds	r27, 0x06CC	; 0x8006cc <ticker+0x5b3>
 152:	82 0f       	add	r24, r18
 154:	93 1f       	adc	r25, r19
 156:	fc 01       	movw	r30, r24
 158:	80 81       	ld	r24, Z
 15a:	88 2f       	mov	r24, r24
 15c:	90 e0       	ldi	r25, 0x00	; 0
 15e:	ba 01       	movw	r22, r20
 160:	25 d0       	rcall	.+74     	; 0x1ac <addChar>
 162:	80 91 c9 06 	lds	r24, 0x06C9	; 0x8006c9 <ticker+0x5b0>
 166:	90 91 ca 06 	lds	r25, 0x06CA	; 0x8006ca <ticker+0x5b1>
 16a:	a0 91 cb 06 	lds	r26, 0x06CB	; 0x8006cb <ticker+0x5b2>
 16e:	b0 91 cc 06 	lds	r27, 0x06CC	; 0x8006cc <ticker+0x5b3>
 172:	01 96       	adiw	r24, 0x01	; 1
 174:	a1 1d       	adc	r26, r1
 176:	b1 1d       	adc	r27, r1
 178:	80 93 c9 06 	sts	0x06C9, r24	; 0x8006c9 <ticker+0x5b0>
 17c:	90 93 ca 06 	sts	0x06CA, r25	; 0x8006ca <ticker+0x5b1>
 180:	a0 93 cb 06 	sts	0x06CB, r26	; 0x8006cb <ticker+0x5b2>
 184:	b0 93 cc 06 	sts	0x06CC, r27	; 0x8006cc <ticker+0x5b3>
 188:	89 81       	ldd	r24, Y+1	; 0x01
 18a:	9a 81       	ldd	r25, Y+2	; 0x02
 18c:	01 96       	adiw	r24, 0x01	; 1
 18e:	9a 83       	std	Y+2, r25	; 0x02
 190:	89 83       	std	Y+1, r24	; 0x01
 192:	89 81       	ldd	r24, Y+1	; 0x01
 194:	9a 81       	ldd	r25, Y+2	; 0x02
 196:	fc 01       	movw	r30, r24
 198:	80 81       	ld	r24, Z
 19a:	88 23       	and	r24, r24
 19c:	09 f0       	breq	.+2      	; 0x1a0 <addString+0xa4>
 19e:	bc cf       	rjmp	.-136    	; 0x118 <addString+0x1c>
 1a0:	00 00       	nop
 1a2:	0f 90       	pop	r0
 1a4:	0f 90       	pop	r0
 1a6:	df 91       	pop	r29
 1a8:	cf 91       	pop	r28
 1aa:	08 95       	ret

000001ac <addChar>:
 1ac:	cf 93       	push	r28
 1ae:	df 93       	push	r29
 1b0:	cd b7       	in	r28, 0x3d	; 61
 1b2:	de b7       	in	r29, 0x3e	; 62
 1b4:	28 97       	sbiw	r28, 0x08	; 8
 1b6:	0f b6       	in	r0, 0x3f	; 63
 1b8:	f8 94       	cli
 1ba:	de bf       	out	0x3e, r29	; 62
 1bc:	0f be       	out	0x3f, r0	; 63
 1be:	cd bf       	out	0x3d, r28	; 61
 1c0:	9e 83       	std	Y+6, r25	; 0x06
 1c2:	8d 83       	std	Y+5, r24	; 0x05
 1c4:	78 87       	std	Y+8, r23	; 0x08
 1c6:	6f 83       	std	Y+7, r22	; 0x07
 1c8:	87 e0       	ldi	r24, 0x07	; 7
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	9a 83       	std	Y+2, r25	; 0x02
 1ce:	89 83       	std	Y+1, r24	; 0x01
 1d0:	11 c0       	rjmp	.+34     	; 0x1f4 <addChar+0x48>
 1d2:	1c 82       	std	Y+4, r1	; 0x04
 1d4:	1b 82       	std	Y+3, r1	; 0x03
 1d6:	05 c0       	rjmp	.+10     	; 0x1e2 <addChar+0x36>
 1d8:	8b 81       	ldd	r24, Y+3	; 0x03
 1da:	9c 81       	ldd	r25, Y+4	; 0x04
 1dc:	01 96       	adiw	r24, 0x01	; 1
 1de:	9c 83       	std	Y+4, r25	; 0x04
 1e0:	8b 83       	std	Y+3, r24	; 0x03
 1e2:	8b 81       	ldd	r24, Y+3	; 0x03
 1e4:	9c 81       	ldd	r25, Y+4	; 0x04
 1e6:	05 97       	sbiw	r24, 0x05	; 5
 1e8:	bc f3       	brlt	.-18     	; 0x1d8 <addChar+0x2c>
 1ea:	89 81       	ldd	r24, Y+1	; 0x01
 1ec:	9a 81       	ldd	r25, Y+2	; 0x02
 1ee:	01 97       	sbiw	r24, 0x01	; 1
 1f0:	9a 83       	std	Y+2, r25	; 0x02
 1f2:	89 83       	std	Y+1, r24	; 0x01
 1f4:	89 81       	ldd	r24, Y+1	; 0x01
 1f6:	9a 81       	ldd	r25, Y+2	; 0x02
 1f8:	99 23       	and	r25, r25
 1fa:	5c f7       	brge	.-42     	; 0x1d2 <addChar+0x26>
 1fc:	00 00       	nop
 1fe:	28 96       	adiw	r28, 0x08	; 8
 200:	0f b6       	in	r0, 0x3f	; 63
 202:	f8 94       	cli
 204:	de bf       	out	0x3e, r29	; 62
 206:	0f be       	out	0x3f, r0	; 63
 208:	cd bf       	out	0x3d, r28	; 61
 20a:	df 91       	pop	r29
 20c:	cf 91       	pop	r28
 20e:	08 95       	ret

00000210 <createTickerMatrix>:
 210:	0f 93       	push	r16
 212:	cf 93       	push	r28
 214:	df 93       	push	r29
 216:	cd b7       	in	r28, 0x3d	; 61
 218:	de b7       	in	r29, 0x3e	; 62
 21a:	2c 97       	sbiw	r28, 0x0c	; 12
 21c:	0f b6       	in	r0, 0x3f	; 63
 21e:	f8 94       	cli
 220:	de bf       	out	0x3e, r29	; 62
 222:	0f be       	out	0x3f, r0	; 63
 224:	cd bf       	out	0x3d, r28	; 61
 226:	6d 83       	std	Y+5, r22	; 0x05
 228:	7e 83       	std	Y+6, r23	; 0x06
 22a:	8f 83       	std	Y+7, r24	; 0x07
 22c:	98 87       	std	Y+8, r25	; 0x08
 22e:	29 87       	std	Y+9, r18	; 0x09
 230:	3a 87       	std	Y+10, r19	; 0x0a
 232:	4b 87       	std	Y+11, r20	; 0x0b
 234:	5c 87       	std	Y+12, r21	; 0x0c
 236:	80 ee       	ldi	r24, 0xE0	; 224
 238:	91 e0       	ldi	r25, 0x01	; 1
 23a:	a0 e0       	ldi	r26, 0x00	; 0
 23c:	b0 e0       	ldi	r27, 0x00	; 0
 23e:	80 93 19 01 	sts	0x0119, r24	; 0x800119 <ticker>
 242:	90 93 1a 01 	sts	0x011A, r25	; 0x80011a <ticker+0x1>
 246:	a0 93 1b 01 	sts	0x011B, r26	; 0x80011b <ticker+0x2>
 24a:	b0 93 1c 01 	sts	0x011C, r27	; 0x80011c <ticker+0x3>
 24e:	80 e0       	ldi	r24, 0x00	; 0
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	41 df       	rcall	.-382    	; 0xd6 <time>
 254:	dc 01       	movw	r26, r24
 256:	cb 01       	movw	r24, r22
 258:	dd d3       	rcall	.+1978   	; 0xa14 <srand>
 25a:	01 e0       	ldi	r16, 0x01	; 1
 25c:	20 e0       	ldi	r18, 0x00	; 0
 25e:	40 e0       	ldi	r20, 0x00	; 0
 260:	61 e0       	ldi	r22, 0x01	; 1
 262:	80 e0       	ldi	r24, 0x00	; 0
 264:	02 d2       	rcall	.+1028   	; 0x66a <MTR_SPI_init>
 266:	10 92 bd 06 	sts	0x06BD, r1	; 0x8006bd <ticker+0x5a4>
 26a:	19 82       	std	Y+1, r1	; 0x01
 26c:	1a 82       	std	Y+2, r1	; 0x02
 26e:	1b 82       	std	Y+3, r1	; 0x03
 270:	1c 82       	std	Y+4, r1	; 0x04
 272:	2c c0       	rjmp	.+88     	; 0x2cc <createTickerMatrix+0xbc>
 274:	29 81       	ldd	r18, Y+1	; 0x01
 276:	3a 81       	ldd	r19, Y+2	; 0x02
 278:	c9 01       	movw	r24, r18
 27a:	88 0f       	add	r24, r24
 27c:	99 1f       	adc	r25, r25
 27e:	82 0f       	add	r24, r18
 280:	93 1f       	adc	r25, r19
 282:	83 5e       	subi	r24, 0xE3	; 227
 284:	9e 4f       	sbci	r25, 0xFE	; 254
 286:	fc 01       	movw	r30, r24
 288:	10 82       	st	Z, r1
 28a:	29 81       	ldd	r18, Y+1	; 0x01
 28c:	3a 81       	ldd	r19, Y+2	; 0x02
 28e:	c9 01       	movw	r24, r18
 290:	88 0f       	add	r24, r24
 292:	99 1f       	adc	r25, r25
 294:	82 0f       	add	r24, r18
 296:	93 1f       	adc	r25, r19
 298:	82 5e       	subi	r24, 0xE2	; 226
 29a:	9e 4f       	sbci	r25, 0xFE	; 254
 29c:	fc 01       	movw	r30, r24
 29e:	10 82       	st	Z, r1
 2a0:	29 81       	ldd	r18, Y+1	; 0x01
 2a2:	3a 81       	ldd	r19, Y+2	; 0x02
 2a4:	c9 01       	movw	r24, r18
 2a6:	88 0f       	add	r24, r24
 2a8:	99 1f       	adc	r25, r25
 2aa:	82 0f       	add	r24, r18
 2ac:	93 1f       	adc	r25, r19
 2ae:	81 5e       	subi	r24, 0xE1	; 225
 2b0:	9e 4f       	sbci	r25, 0xFE	; 254
 2b2:	fc 01       	movw	r30, r24
 2b4:	10 82       	st	Z, r1
 2b6:	89 81       	ldd	r24, Y+1	; 0x01
 2b8:	9a 81       	ldd	r25, Y+2	; 0x02
 2ba:	ab 81       	ldd	r26, Y+3	; 0x03
 2bc:	bc 81       	ldd	r27, Y+4	; 0x04
 2be:	01 96       	adiw	r24, 0x01	; 1
 2c0:	a1 1d       	adc	r26, r1
 2c2:	b1 1d       	adc	r27, r1
 2c4:	89 83       	std	Y+1, r24	; 0x01
 2c6:	9a 83       	std	Y+2, r25	; 0x02
 2c8:	ab 83       	std	Y+3, r26	; 0x03
 2ca:	bc 83       	std	Y+4, r27	; 0x04
 2cc:	20 91 19 01 	lds	r18, 0x0119	; 0x800119 <ticker>
 2d0:	30 91 1a 01 	lds	r19, 0x011A	; 0x80011a <ticker+0x1>
 2d4:	40 91 1b 01 	lds	r20, 0x011B	; 0x80011b <ticker+0x2>
 2d8:	50 91 1c 01 	lds	r21, 0x011C	; 0x80011c <ticker+0x3>
 2dc:	89 81       	ldd	r24, Y+1	; 0x01
 2de:	9a 81       	ldd	r25, Y+2	; 0x02
 2e0:	ab 81       	ldd	r26, Y+3	; 0x03
 2e2:	bc 81       	ldd	r27, Y+4	; 0x04
 2e4:	82 17       	cp	r24, r18
 2e6:	93 07       	cpc	r25, r19
 2e8:	a4 07       	cpc	r26, r20
 2ea:	b5 07       	cpc	r27, r21
 2ec:	18 f2       	brcs	.-122    	; 0x274 <createTickerMatrix+0x64>
 2ee:	81 e0       	ldi	r24, 0x01	; 1
 2f0:	80 93 be 06 	sts	0x06BE, r24	; 0x8006be <ticker+0x5a5>
 2f4:	8d 81       	ldd	r24, Y+5	; 0x05
 2f6:	9e 81       	ldd	r25, Y+6	; 0x06
 2f8:	af 81       	ldd	r26, Y+7	; 0x07
 2fa:	b8 85       	ldd	r27, Y+8	; 0x08
 2fc:	80 93 bf 06 	sts	0x06BF, r24	; 0x8006bf <ticker+0x5a6>
 300:	90 93 c0 06 	sts	0x06C0, r25	; 0x8006c0 <ticker+0x5a7>
 304:	a0 93 c1 06 	sts	0x06C1, r26	; 0x8006c1 <ticker+0x5a8>
 308:	b0 93 c2 06 	sts	0x06C2, r27	; 0x8006c2 <ticker+0x5a9>
 30c:	89 85       	ldd	r24, Y+9	; 0x09
 30e:	9a 85       	ldd	r25, Y+10	; 0x0a
 310:	ab 85       	ldd	r26, Y+11	; 0x0b
 312:	bc 85       	ldd	r27, Y+12	; 0x0c
 314:	80 93 c3 06 	sts	0x06C3, r24	; 0x8006c3 <ticker+0x5aa>
 318:	90 93 c4 06 	sts	0x06C4, r25	; 0x8006c4 <ticker+0x5ab>
 31c:	a0 93 c5 06 	sts	0x06C5, r26	; 0x8006c5 <ticker+0x5ac>
 320:	b0 93 c6 06 	sts	0x06C6, r27	; 0x8006c6 <ticker+0x5ad>
 324:	10 92 c8 06 	sts	0x06C8, r1	; 0x8006c8 <ticker+0x5af>
 328:	10 92 c7 06 	sts	0x06C7, r1	; 0x8006c7 <ticker+0x5ae>
 32c:	10 92 c9 06 	sts	0x06C9, r1	; 0x8006c9 <ticker+0x5b0>
 330:	10 92 ca 06 	sts	0x06CA, r1	; 0x8006ca <ticker+0x5b1>
 334:	10 92 cb 06 	sts	0x06CB, r1	; 0x8006cb <ticker+0x5b2>
 338:	10 92 cc 06 	sts	0x06CC, r1	; 0x8006cc <ticker+0x5b3>
 33c:	00 00       	nop
 33e:	2c 96       	adiw	r28, 0x0c	; 12
 340:	0f b6       	in	r0, 0x3f	; 63
 342:	f8 94       	cli
 344:	de bf       	out	0x3e, r29	; 62
 346:	0f be       	out	0x3f, r0	; 63
 348:	cd bf       	out	0x3d, r28	; 61
 34a:	df 91       	pop	r29
 34c:	cf 91       	pop	r28
 34e:	0f 91       	pop	r16
 350:	08 95       	ret

00000352 <startSend>:

void startSend()
{
 352:	cf 93       	push	r28
 354:	df 93       	push	r29
 356:	cd b7       	in	r28, 0x3d	; 61
 358:	de b7       	in	r29, 0x3e	; 62
	if( ticker.allowedSend == false )
 35a:	90 91 bd 06 	lds	r25, 0x06BD	; 0x8006bd <ticker+0x5a4>
 35e:	81 e0       	ldi	r24, 0x01	; 1
 360:	89 27       	eor	r24, r25
 362:	88 23       	and	r24, r24
 364:	29 f0       	breq	.+10     	; 0x370 <startSend+0x1e>
	{
		ticker.allowedSend = true;
 366:	81 e0       	ldi	r24, 0x01	; 1
 368:	80 93 bd 06 	sts	0x06BD, r24	; 0x8006bd <ticker+0x5a4>
		MTR_SPI_MasterTransmitByte( 0x00 );
 36c:	80 e0       	ldi	r24, 0x00	; 0
 36e:	d9 d2       	rcall	.+1458   	; 0x922 <MTR_SPI_MasterTransmitByte>
	}
}
 370:	00 00       	nop
 372:	df 91       	pop	r29
 374:	cf 91       	pop	r28
 376:	08 95       	ret

00000378 <__vector_17>:

ISR( SPI_STC_vect )
{
 378:	1f 92       	push	r1
 37a:	0f 92       	push	r0
 37c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 380:	0f 92       	push	r0
 382:	11 24       	eor	r1, r1
 384:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
 388:	0f 92       	push	r0
 38a:	2f 93       	push	r18
 38c:	3f 93       	push	r19
 38e:	4f 93       	push	r20
 390:	5f 93       	push	r21
 392:	6f 93       	push	r22
 394:	7f 93       	push	r23
 396:	8f 93       	push	r24
 398:	9f 93       	push	r25
 39a:	af 93       	push	r26
 39c:	bf 93       	push	r27
 39e:	ef 93       	push	r30
 3a0:	ff 93       	push	r31
 3a2:	cf 93       	push	r28
 3a4:	df 93       	push	r29
 3a6:	cd b7       	in	r28, 0x3d	; 61
 3a8:	de b7       	in	r29, 0x3e	; 62
	static uint32_t counterBit = 0;
	static uint32_t counterColor = 0;
	static uint32_t counterLed = 0;
	static uint8_t sendByte = 0;
	
	if(	ticker.allowedSend )
 3aa:	80 91 bd 06 	lds	r24, 0x06BD	; 0x8006bd <ticker+0x5a4>
 3ae:	88 23       	and	r24, r24
 3b0:	09 f4       	brne	.+2      	; 0x3b4 <__vector_17+0x3c>
 3b2:	34 c1       	rjmp	.+616    	; 0x61c <__LOCK_REGION_LENGTH__+0x21c>
	{
		DigitalWrite(MTR_SPI_SS, Low);
 3b4:	88 e3       	ldi	r24, 0x38	; 56
 3b6:	90 e0       	ldi	r25, 0x00	; 0
 3b8:	28 e3       	ldi	r18, 0x38	; 56
 3ba:	30 e0       	ldi	r19, 0x00	; 0
 3bc:	f9 01       	movw	r30, r18
 3be:	20 81       	ld	r18, Z
 3c0:	2e 7f       	andi	r18, 0xFE	; 254
 3c2:	fc 01       	movw	r30, r24
 3c4:	20 83       	st	Z, r18

		switch(counterColor)
 3c6:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 3ca:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <__data_end+0x1>
 3ce:	a0 91 0e 01 	lds	r26, 0x010E	; 0x80010e <__data_end+0x2>
 3d2:	b0 91 0f 01 	lds	r27, 0x010F	; 0x80010f <__data_end+0x3>
 3d6:	81 30       	cpi	r24, 0x01	; 1
 3d8:	91 05       	cpc	r25, r1
 3da:	a1 05       	cpc	r26, r1
 3dc:	b1 05       	cpc	r27, r1
 3de:	d1 f1       	breq	.+116    	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
 3e0:	81 30       	cpi	r24, 0x01	; 1
 3e2:	91 05       	cpc	r25, r1
 3e4:	a1 05       	cpc	r26, r1
 3e6:	b1 05       	cpc	r27, r1
 3e8:	30 f0       	brcs	.+12     	; 0x3f6 <__vector_17+0x7e>
 3ea:	02 97       	sbiw	r24, 0x02	; 2
 3ec:	a1 05       	cpc	r26, r1
 3ee:	b1 05       	cpc	r27, r1
 3f0:	09 f4       	brne	.+2      	; 0x3f4 <__vector_17+0x7c>
 3f2:	5f c0       	rjmp	.+190    	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
 3f4:	8d c0       	rjmp	.+282    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
		{
			case(0):
			{
				if( getBit( ticker.arrayLed[counterLed].green, counterBit ) )
 3f6:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <counterLed.2327>
 3fa:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <counterLed.2327+0x1>
 3fe:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <counterLed.2327+0x2>
 402:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <counterLed.2327+0x3>
 406:	9c 01       	movw	r18, r24
 408:	c9 01       	movw	r24, r18
 40a:	88 0f       	add	r24, r24
 40c:	99 1f       	adc	r25, r25
 40e:	82 0f       	add	r24, r18
 410:	93 1f       	adc	r25, r19
 412:	82 5e       	subi	r24, 0xE2	; 226
 414:	9e 4f       	sbci	r25, 0xFE	; 254
 416:	fc 01       	movw	r30, r24
 418:	80 81       	ld	r24, Z
 41a:	28 2f       	mov	r18, r24
 41c:	30 e0       	ldi	r19, 0x00	; 0
 41e:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <counterBit.2325>
 422:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <counterBit.2325+0x1>
 426:	a0 91 16 01 	lds	r26, 0x0116	; 0x800116 <counterBit.2325+0x2>
 42a:	b0 91 17 01 	lds	r27, 0x0117	; 0x800117 <counterBit.2325+0x3>
 42e:	a9 01       	movw	r20, r18
 430:	02 c0       	rjmp	.+4      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
 432:	55 95       	asr	r21
 434:	47 95       	ror	r20
 436:	8a 95       	dec	r24
 438:	e2 f7       	brpl	.-8      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
 43a:	ca 01       	movw	r24, r20
 43c:	81 70       	andi	r24, 0x01	; 1
 43e:	99 27       	eor	r25, r25
 440:	89 2b       	or	r24, r25
 442:	21 f0       	breq	.+8      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
				{
					sendByte = stateBitSPI[0];
 444:	8c ef       	ldi	r24, 0xFC	; 252
 446:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <sendByte.2328>
				else
				{
					sendByte = stateBitSPI[1];
				}
			}
			break;
 44a:	62 c0       	rjmp	.+196    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
				{
					sendByte = stateBitSPI[0];
				}
				else
				{
					sendByte = stateBitSPI[1];
 44c:	80 ec       	ldi	r24, 0xC0	; 192
 44e:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <sendByte.2328>
				}
			}
			break;
 452:	5e c0       	rjmp	.+188    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	
			case(1):
			{
				if( getBit( ticker.arrayLed[counterLed].red, counterBit ) )
 454:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <counterLed.2327>
 458:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <counterLed.2327+0x1>
 45c:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <counterLed.2327+0x2>
 460:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <counterLed.2327+0x3>
 464:	9c 01       	movw	r18, r24
 466:	c9 01       	movw	r24, r18
 468:	88 0f       	add	r24, r24
 46a:	99 1f       	adc	r25, r25
 46c:	82 0f       	add	r24, r18
 46e:	93 1f       	adc	r25, r19
 470:	83 5e       	subi	r24, 0xE3	; 227
 472:	9e 4f       	sbci	r25, 0xFE	; 254
 474:	fc 01       	movw	r30, r24
 476:	80 81       	ld	r24, Z
 478:	28 2f       	mov	r18, r24
 47a:	30 e0       	ldi	r19, 0x00	; 0
 47c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <counterBit.2325>
 480:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <counterBit.2325+0x1>
 484:	a0 91 16 01 	lds	r26, 0x0116	; 0x800116 <counterBit.2325+0x2>
 488:	b0 91 17 01 	lds	r27, 0x0117	; 0x800117 <counterBit.2325+0x3>
 48c:	a9 01       	movw	r20, r18
 48e:	02 c0       	rjmp	.+4      	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
 490:	55 95       	asr	r21
 492:	47 95       	ror	r20
 494:	8a 95       	dec	r24
 496:	e2 f7       	brpl	.-8      	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
 498:	ca 01       	movw	r24, r20
 49a:	81 70       	andi	r24, 0x01	; 1
 49c:	99 27       	eor	r25, r25
 49e:	89 2b       	or	r24, r25
 4a0:	21 f0       	breq	.+8      	; 0x4aa <__LOCK_REGION_LENGTH__+0xaa>
				{
					sendByte = stateBitSPI[0];
 4a2:	8c ef       	ldi	r24, 0xFC	; 252
 4a4:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <sendByte.2328>
				else
				{
					sendByte = stateBitSPI[1];
				}
			}
			break;
 4a8:	33 c0       	rjmp	.+102    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
				{
					sendByte = stateBitSPI[0];
				}
				else
				{
					sendByte = stateBitSPI[1];
 4aa:	80 ec       	ldi	r24, 0xC0	; 192
 4ac:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <sendByte.2328>
				}
			}
			break;
 4b0:	2f c0       	rjmp	.+94     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
	
			case(2):
			{
				if( getBit( ticker.arrayLed[counterLed].blue, counterBit ) )
 4b2:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <counterLed.2327>
 4b6:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <counterLed.2327+0x1>
 4ba:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <counterLed.2327+0x2>
 4be:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <counterLed.2327+0x3>
 4c2:	9c 01       	movw	r18, r24
 4c4:	c9 01       	movw	r24, r18
 4c6:	88 0f       	add	r24, r24
 4c8:	99 1f       	adc	r25, r25
 4ca:	82 0f       	add	r24, r18
 4cc:	93 1f       	adc	r25, r19
 4ce:	81 5e       	subi	r24, 0xE1	; 225
 4d0:	9e 4f       	sbci	r25, 0xFE	; 254
 4d2:	fc 01       	movw	r30, r24
 4d4:	80 81       	ld	r24, Z
 4d6:	28 2f       	mov	r18, r24
 4d8:	30 e0       	ldi	r19, 0x00	; 0
 4da:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <counterBit.2325>
 4de:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <counterBit.2325+0x1>
 4e2:	a0 91 16 01 	lds	r26, 0x0116	; 0x800116 <counterBit.2325+0x2>
 4e6:	b0 91 17 01 	lds	r27, 0x0117	; 0x800117 <counterBit.2325+0x3>
 4ea:	a9 01       	movw	r20, r18
 4ec:	02 c0       	rjmp	.+4      	; 0x4f2 <__LOCK_REGION_LENGTH__+0xf2>
 4ee:	55 95       	asr	r21
 4f0:	47 95       	ror	r20
 4f2:	8a 95       	dec	r24
 4f4:	e2 f7       	brpl	.-8      	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
 4f6:	ca 01       	movw	r24, r20
 4f8:	81 70       	andi	r24, 0x01	; 1
 4fa:	99 27       	eor	r25, r25
 4fc:	89 2b       	or	r24, r25
 4fe:	21 f0       	breq	.+8      	; 0x508 <__LOCK_REGION_LENGTH__+0x108>
				{
					sendByte = stateBitSPI[0];
 500:	8c ef       	ldi	r24, 0xFC	; 252
 502:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <sendByte.2328>
				else
				{
					sendByte = stateBitSPI[1];
				}
			}
			break;
 506:	03 c0       	rjmp	.+6      	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
				{
					sendByte = stateBitSPI[0];
				}
				else
				{
					sendByte = stateBitSPI[1];
 508:	80 ec       	ldi	r24, 0xC0	; 192
 50a:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <sendByte.2328>
				}
			}
			break;
 50e:	00 00       	nop
		}
		
		if(counterBit <= 6)
 510:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <counterBit.2325>
 514:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <counterBit.2325+0x1>
 518:	a0 91 16 01 	lds	r26, 0x0116	; 0x800116 <counterBit.2325+0x2>
 51c:	b0 91 17 01 	lds	r27, 0x0117	; 0x800117 <counterBit.2325+0x3>
 520:	07 97       	sbiw	r24, 0x07	; 7
 522:	a1 05       	cpc	r26, r1
 524:	b1 05       	cpc	r27, r1
 526:	a0 f4       	brcc	.+40     	; 0x550 <__LOCK_REGION_LENGTH__+0x150>
		{
			counterBit++;
 528:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <counterBit.2325>
 52c:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <counterBit.2325+0x1>
 530:	a0 91 16 01 	lds	r26, 0x0116	; 0x800116 <counterBit.2325+0x2>
 534:	b0 91 17 01 	lds	r27, 0x0117	; 0x800117 <counterBit.2325+0x3>
 538:	01 96       	adiw	r24, 0x01	; 1
 53a:	a1 1d       	adc	r26, r1
 53c:	b1 1d       	adc	r27, r1
 53e:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <counterBit.2325>
 542:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <counterBit.2325+0x1>
 546:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <counterBit.2325+0x2>
 54a:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <counterBit.2325+0x3>
 54e:	1b c0       	rjmp	.+54     	; 0x586 <__LOCK_REGION_LENGTH__+0x186>
		}
		else
		{
			counterBit = 0;
 550:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <counterBit.2325>
 554:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <counterBit.2325+0x1>
 558:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <counterBit.2325+0x2>
 55c:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <counterBit.2325+0x3>
			counterColor++;
 560:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 564:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <__data_end+0x1>
 568:	a0 91 0e 01 	lds	r26, 0x010E	; 0x80010e <__data_end+0x2>
 56c:	b0 91 0f 01 	lds	r27, 0x010F	; 0x80010f <__data_end+0x3>
 570:	01 96       	adiw	r24, 0x01	; 1
 572:	a1 1d       	adc	r26, r1
 574:	b1 1d       	adc	r27, r1
 576:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
 57a:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <__data_end+0x1>
 57e:	a0 93 0e 01 	sts	0x010E, r26	; 0x80010e <__data_end+0x2>
 582:	b0 93 0f 01 	sts	0x010F, r27	; 0x80010f <__data_end+0x3>
		}
		
		if(counterColor > 2)
 586:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 58a:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <__data_end+0x1>
 58e:	a0 91 0e 01 	lds	r26, 0x010E	; 0x80010e <__data_end+0x2>
 592:	b0 91 0f 01 	lds	r27, 0x010F	; 0x80010f <__data_end+0x3>
 596:	03 97       	sbiw	r24, 0x03	; 3
 598:	a1 05       	cpc	r26, r1
 59a:	b1 05       	cpc	r27, r1
 59c:	e0 f1       	brcs	.+120    	; 0x616 <__LOCK_REGION_LENGTH__+0x216>
		{
			counterColor = 0;
 59e:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <__data_end>
 5a2:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <__data_end+0x1>
 5a6:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <__data_end+0x2>
 5aa:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <__data_end+0x3>
			
			if( counterLed < (AMOUNT_LED - 1) )
 5ae:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <counterLed.2327>
 5b2:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <counterLed.2327+0x1>
 5b6:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <counterLed.2327+0x2>
 5ba:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <counterLed.2327+0x3>
 5be:	8f 3d       	cpi	r24, 0xDF	; 223
 5c0:	91 40       	sbci	r25, 0x01	; 1
 5c2:	a1 05       	cpc	r26, r1
 5c4:	b1 05       	cpc	r27, r1
 5c6:	a0 f4       	brcc	.+40     	; 0x5f0 <__LOCK_REGION_LENGTH__+0x1f0>
			{
				counterLed++;
 5c8:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <counterLed.2327>
 5cc:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <counterLed.2327+0x1>
 5d0:	a0 91 12 01 	lds	r26, 0x0112	; 0x800112 <counterLed.2327+0x2>
 5d4:	b0 91 13 01 	lds	r27, 0x0113	; 0x800113 <counterLed.2327+0x3>
 5d8:	01 96       	adiw	r24, 0x01	; 1
 5da:	a1 1d       	adc	r26, r1
 5dc:	b1 1d       	adc	r27, r1
 5de:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <counterLed.2327>
 5e2:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <counterLed.2327+0x1>
 5e6:	a0 93 12 01 	sts	0x0112, r26	; 0x800112 <counterLed.2327+0x2>
 5ea:	b0 93 13 01 	sts	0x0113, r27	; 0x800113 <counterLed.2327+0x3>
 5ee:	13 c0       	rjmp	.+38     	; 0x616 <__LOCK_REGION_LENGTH__+0x216>
			}
			else
			{
				counterLed = 0;
 5f0:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <counterLed.2327>
 5f4:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <counterLed.2327+0x1>
 5f8:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <counterLed.2327+0x2>
 5fc:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <counterLed.2327+0x3>
				ticker.allowedSend = false;
 600:	10 92 bd 06 	sts	0x06BD, r1	; 0x8006bd <ticker+0x5a4>
				DigitalWrite(MTR_SPI_SS, High);
 604:	88 e3       	ldi	r24, 0x38	; 56
 606:	90 e0       	ldi	r25, 0x00	; 0
 608:	28 e3       	ldi	r18, 0x38	; 56
 60a:	30 e0       	ldi	r19, 0x00	; 0
 60c:	f9 01       	movw	r30, r18
 60e:	20 81       	ld	r18, Z
 610:	21 60       	ori	r18, 0x01	; 1
 612:	fc 01       	movw	r30, r24
 614:	20 83       	st	Z, r18
			}
		}

		MTR_SPI_MasterTransmitByte( sendByte );
 616:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <sendByte.2328>
 61a:	83 d1       	rcall	.+774    	; 0x922 <MTR_SPI_MasterTransmitByte>
	}
 61c:	00 00       	nop
 61e:	df 91       	pop	r29
 620:	cf 91       	pop	r28
 622:	ff 91       	pop	r31
 624:	ef 91       	pop	r30
 626:	bf 91       	pop	r27
 628:	af 91       	pop	r26
 62a:	9f 91       	pop	r25
 62c:	8f 91       	pop	r24
 62e:	7f 91       	pop	r23
 630:	6f 91       	pop	r22
 632:	5f 91       	pop	r21
 634:	4f 91       	pop	r20
 636:	3f 91       	pop	r19
 638:	2f 91       	pop	r18
 63a:	0f 90       	pop	r0
 63c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
 640:	0f 90       	pop	r0
 642:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 646:	0f 90       	pop	r0
 648:	1f 90       	pop	r1
 64a:	18 95       	reti

0000064c <main>:
//#include <util/delay.h>

extern ticker_t ticker;

int main(void)
{
 64c:	cf 93       	push	r28
 64e:	df 93       	push	r29
 650:	cd b7       	in	r28, 0x3d	; 61
 652:	de b7       	in	r29, 0x3e	; 62
	cli();
 654:	f8 94       	cli

	initData();
 656:	75 d1       	rcall	.+746    	; 0x942 <initData>

	sei();
 658:	78 94       	sei
	
    while(1) 
    {
		if( ticker.allowedSend == false)
 65a:	90 91 bd 06 	lds	r25, 0x06BD	; 0x8006bd <ticker+0x5a4>
 65e:	81 e0       	ldi	r24, 0x01	; 1
 660:	89 27       	eor	r24, r25
 662:	88 23       	and	r24, r24
		{
			//cyclicShift(10);
			//_delay_ms(1000);
			startSend();
 664:	d1 f3       	breq	.-12     	; 0x65a <main+0xe>
 666:	75 de       	rcall	.-790    	; 0x352 <startSend>
		}
    }
 668:	f8 cf       	rjmp	.-16     	; 0x65a <main+0xe>

0000066a <MTR_SPI_init>:
void MTR_SPI_init(	MTR_SPI_Direction_t direction, 
					MTR_SPI_Mode_t mode,
					MTR_SPI_Shift_Order_t shiftOrder,
					MTR_SPI_Prescaler_t prescaler,
					bool enableInterrupt )
{
 66a:	0f 93       	push	r16
 66c:	cf 93       	push	r28
 66e:	df 93       	push	r29
 670:	cd b7       	in	r28, 0x3d	; 61
 672:	de b7       	in	r29, 0x3e	; 62
 674:	27 97       	sbiw	r28, 0x07	; 7
 676:	0f b6       	in	r0, 0x3f	; 63
 678:	f8 94       	cli
 67a:	de bf       	out	0x3e, r29	; 62
 67c:	0f be       	out	0x3f, r0	; 63
 67e:	cd bf       	out	0x3d, r28	; 61
 680:	8b 83       	std	Y+3, r24	; 0x03
 682:	6c 83       	std	Y+4, r22	; 0x04
 684:	4d 83       	std	Y+5, r20	; 0x05
 686:	2e 83       	std	Y+6, r18	; 0x06
 688:	0f 83       	std	Y+7, r16	; 0x07
	uint8_t temporarySPCR = 0;
 68a:	19 82       	std	Y+1, r1	; 0x01
	uint8_t temporarySPSR = 0;
 68c:	1a 82       	std	Y+2, r1	; 0x02
	
	//reset register SPI
	SPCR = 0;	//Register control SPI
 68e:	8d e2       	ldi	r24, 0x2D	; 45
 690:	90 e0       	ldi	r25, 0x00	; 0
 692:	fc 01       	movw	r30, r24
 694:	10 82       	st	Z, r1
	SPSR = 0;	//Register state SPI
 696:	8e e2       	ldi	r24, 0x2E	; 46
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	fc 01       	movw	r30, r24
 69c:	10 82       	st	Z, r1
	SPDR = 0;	//Register data SPI
 69e:	8f e2       	ldi	r24, 0x2F	; 47
 6a0:	90 e0       	ldi	r25, 0x00	; 0
 6a2:	fc 01       	movw	r30, r24
 6a4:	10 82       	st	Z, r1
	
	//-----direction-----
	switch( direction )
 6a6:	8b 81       	ldd	r24, Y+3	; 0x03
 6a8:	88 2f       	mov	r24, r24
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	00 97       	sbiw	r24, 0x00	; 0
 6ae:	21 f0       	breq	.+8      	; 0x6b8 <MTR_SPI_init+0x4e>
 6b0:	01 97       	sbiw	r24, 0x01	; 1
 6b2:	09 f4       	brne	.+2      	; 0x6b6 <MTR_SPI_init+0x4c>
 6b4:	44 c0       	rjmp	.+136    	; 0x73e <MTR_SPI_init+0xd4>
 6b6:	74 c0       	rjmp	.+232    	; 0x7a0 <MTR_SPI_init+0x136>
	{
		case( MTR_SPI_MASTER ):
		{
			PinMode( MTR_SPI_SCK,	Output );
 6b8:	87 e3       	ldi	r24, 0x37	; 55
 6ba:	90 e0       	ldi	r25, 0x00	; 0
 6bc:	27 e3       	ldi	r18, 0x37	; 55
 6be:	30 e0       	ldi	r19, 0x00	; 0
 6c0:	f9 01       	movw	r30, r18
 6c2:	20 81       	ld	r18, Z
 6c4:	22 60       	ori	r18, 0x02	; 2
 6c6:	fc 01       	movw	r30, r24
 6c8:	20 83       	st	Z, r18
			PinMode( MTR_SPI_MOSI,	Output );
 6ca:	87 e3       	ldi	r24, 0x37	; 55
 6cc:	90 e0       	ldi	r25, 0x00	; 0
 6ce:	27 e3       	ldi	r18, 0x37	; 55
 6d0:	30 e0       	ldi	r19, 0x00	; 0
 6d2:	f9 01       	movw	r30, r18
 6d4:	20 81       	ld	r18, Z
 6d6:	24 60       	ori	r18, 0x04	; 4
 6d8:	fc 01       	movw	r30, r24
 6da:	20 83       	st	Z, r18
			PinMode( MTR_SPI_SS,	Output );
 6dc:	87 e3       	ldi	r24, 0x37	; 55
 6de:	90 e0       	ldi	r25, 0x00	; 0
 6e0:	27 e3       	ldi	r18, 0x37	; 55
 6e2:	30 e0       	ldi	r19, 0x00	; 0
 6e4:	f9 01       	movw	r30, r18
 6e6:	20 81       	ld	r18, Z
 6e8:	21 60       	ori	r18, 0x01	; 1
 6ea:	fc 01       	movw	r30, r24
 6ec:	20 83       	st	Z, r18
			PinMode( MTR_SPI_MISO,	Input  );
 6ee:	87 e3       	ldi	r24, 0x37	; 55
 6f0:	90 e0       	ldi	r25, 0x00	; 0
 6f2:	27 e3       	ldi	r18, 0x37	; 55
 6f4:	30 e0       	ldi	r19, 0x00	; 0
 6f6:	f9 01       	movw	r30, r18
 6f8:	20 81       	ld	r18, Z
 6fa:	27 7f       	andi	r18, 0xF7	; 247
 6fc:	fc 01       	movw	r30, r24
 6fe:	20 83       	st	Z, r18
			
			DigitalWrite( MTR_SPI_SS,	High );	
 700:	88 e3       	ldi	r24, 0x38	; 56
 702:	90 e0       	ldi	r25, 0x00	; 0
 704:	28 e3       	ldi	r18, 0x38	; 56
 706:	30 e0       	ldi	r19, 0x00	; 0
 708:	f9 01       	movw	r30, r18
 70a:	20 81       	ld	r18, Z
 70c:	21 60       	ori	r18, 0x01	; 1
 70e:	fc 01       	movw	r30, r24
 710:	20 83       	st	Z, r18
			DigitalWrite( MTR_SPI_SCK,	Low  );
 712:	88 e3       	ldi	r24, 0x38	; 56
 714:	90 e0       	ldi	r25, 0x00	; 0
 716:	28 e3       	ldi	r18, 0x38	; 56
 718:	30 e0       	ldi	r19, 0x00	; 0
 71a:	f9 01       	movw	r30, r18
 71c:	20 81       	ld	r18, Z
 71e:	2d 7f       	andi	r18, 0xFD	; 253
 720:	fc 01       	movw	r30, r24
 722:	20 83       	st	Z, r18
			DigitalWrite( MTR_SPI_MOSI, Low  );
 724:	88 e3       	ldi	r24, 0x38	; 56
 726:	90 e0       	ldi	r25, 0x00	; 0
 728:	28 e3       	ldi	r18, 0x38	; 56
 72a:	30 e0       	ldi	r19, 0x00	; 0
 72c:	f9 01       	movw	r30, r18
 72e:	20 81       	ld	r18, Z
 730:	2b 7f       	andi	r18, 0xFB	; 251
 732:	fc 01       	movw	r30, r24
 734:	20 83       	st	Z, r18
			
			temporarySPCR |= (1 << MSTR);
 736:	89 81       	ldd	r24, Y+1	; 0x01
 738:	80 61       	ori	r24, 0x10	; 16
 73a:	89 83       	std	Y+1, r24	; 0x01
		}
		break;
 73c:	31 c0       	rjmp	.+98     	; 0x7a0 <MTR_SPI_init+0x136>
		
		case( MTR_SPI_SLAVE ):
		{
			PinMode( MTR_SPI_MISO,	Output );
 73e:	87 e3       	ldi	r24, 0x37	; 55
 740:	90 e0       	ldi	r25, 0x00	; 0
 742:	27 e3       	ldi	r18, 0x37	; 55
 744:	30 e0       	ldi	r19, 0x00	; 0
 746:	f9 01       	movw	r30, r18
 748:	20 81       	ld	r18, Z
 74a:	28 60       	ori	r18, 0x08	; 8
 74c:	fc 01       	movw	r30, r24
 74e:	20 83       	st	Z, r18
			PinMode( MTR_SPI_SCK,	Input  );
 750:	87 e3       	ldi	r24, 0x37	; 55
 752:	90 e0       	ldi	r25, 0x00	; 0
 754:	27 e3       	ldi	r18, 0x37	; 55
 756:	30 e0       	ldi	r19, 0x00	; 0
 758:	f9 01       	movw	r30, r18
 75a:	20 81       	ld	r18, Z
 75c:	2d 7f       	andi	r18, 0xFD	; 253
 75e:	fc 01       	movw	r30, r24
 760:	20 83       	st	Z, r18
			PinMode( MTR_SPI_MOSI,	Input  );
 762:	87 e3       	ldi	r24, 0x37	; 55
 764:	90 e0       	ldi	r25, 0x00	; 0
 766:	27 e3       	ldi	r18, 0x37	; 55
 768:	30 e0       	ldi	r19, 0x00	; 0
 76a:	f9 01       	movw	r30, r18
 76c:	20 81       	ld	r18, Z
 76e:	2b 7f       	andi	r18, 0xFB	; 251
 770:	fc 01       	movw	r30, r24
 772:	20 83       	st	Z, r18
			PinMode( MTR_SPI_SS,	Input  );
 774:	87 e3       	ldi	r24, 0x37	; 55
 776:	90 e0       	ldi	r25, 0x00	; 0
 778:	27 e3       	ldi	r18, 0x37	; 55
 77a:	30 e0       	ldi	r19, 0x00	; 0
 77c:	f9 01       	movw	r30, r18
 77e:	20 81       	ld	r18, Z
 780:	2e 7f       	andi	r18, 0xFE	; 254
 782:	fc 01       	movw	r30, r24
 784:	20 83       	st	Z, r18
			
			DigitalWrite( MTR_SPI_MISO,	Low );
 786:	88 e3       	ldi	r24, 0x38	; 56
 788:	90 e0       	ldi	r25, 0x00	; 0
 78a:	28 e3       	ldi	r18, 0x38	; 56
 78c:	30 e0       	ldi	r19, 0x00	; 0
 78e:	f9 01       	movw	r30, r18
 790:	20 81       	ld	r18, Z
 792:	27 7f       	andi	r18, 0xF7	; 247
 794:	fc 01       	movw	r30, r24
 796:	20 83       	st	Z, r18
			
			temporarySPCR &= ~(1 << MSTR);	
 798:	89 81       	ldd	r24, Y+1	; 0x01
 79a:	8f 7e       	andi	r24, 0xEF	; 239
 79c:	89 83       	std	Y+1, r24	; 0x01
		}
		break;
 79e:	00 00       	nop
	}
	
	//-----shift order-----
	switch( shiftOrder )
 7a0:	8d 81       	ldd	r24, Y+5	; 0x05
 7a2:	88 2f       	mov	r24, r24
 7a4:	90 e0       	ldi	r25, 0x00	; 0
 7a6:	00 97       	sbiw	r24, 0x00	; 0
 7a8:	19 f0       	breq	.+6      	; 0x7b0 <MTR_SPI_init+0x146>
 7aa:	01 97       	sbiw	r24, 0x01	; 1
 7ac:	29 f0       	breq	.+10     	; 0x7b8 <MTR_SPI_init+0x14e>
 7ae:	08 c0       	rjmp	.+16     	; 0x7c0 <MTR_SPI_init+0x156>
	{
		case( MTR_SPI_FirstMSB ):
		{
			temporarySPCR &= ~(1 << DORD);
 7b0:	89 81       	ldd	r24, Y+1	; 0x01
 7b2:	8f 7d       	andi	r24, 0xDF	; 223
 7b4:	89 83       	std	Y+1, r24	; 0x01
		}
		break;
 7b6:	04 c0       	rjmp	.+8      	; 0x7c0 <MTR_SPI_init+0x156>
			
		case( MTR_SPI_FirstLSB ):
		{
			temporarySPCR |=  (1 << DORD);
 7b8:	89 81       	ldd	r24, Y+1	; 0x01
 7ba:	80 62       	ori	r24, 0x20	; 32
 7bc:	89 83       	std	Y+1, r24	; 0x01
		}
		break;
 7be:	00 00       	nop
	}
	
	//-----mode-----
	switch( mode )
 7c0:	8c 81       	ldd	r24, Y+4	; 0x04
 7c2:	88 2f       	mov	r24, r24
 7c4:	90 e0       	ldi	r25, 0x00	; 0
 7c6:	81 30       	cpi	r24, 0x01	; 1
 7c8:	91 05       	cpc	r25, r1
 7ca:	99 f0       	breq	.+38     	; 0x7f2 <MTR_SPI_init+0x188>
 7cc:	82 30       	cpi	r24, 0x02	; 2
 7ce:	91 05       	cpc	r25, r1
 7d0:	1c f4       	brge	.+6      	; 0x7d8 <MTR_SPI_init+0x16e>
 7d2:	89 2b       	or	r24, r25
 7d4:	39 f0       	breq	.+14     	; 0x7e4 <MTR_SPI_init+0x17a>
 7d6:	22 c0       	rjmp	.+68     	; 0x81c <MTR_SPI_init+0x1b2>
 7d8:	82 30       	cpi	r24, 0x02	; 2
 7da:	91 05       	cpc	r25, r1
 7dc:	89 f0       	breq	.+34     	; 0x800 <MTR_SPI_init+0x196>
 7de:	03 97       	sbiw	r24, 0x03	; 3
 7e0:	b1 f0       	breq	.+44     	; 0x80e <MTR_SPI_init+0x1a4>
 7e2:	1c c0       	rjmp	.+56     	; 0x81c <MTR_SPI_init+0x1b2>
	{
		case( MTR_SPI_Mode_0 ):
		{
			temporarySPCR &= ~(1 << CPHA);
 7e4:	89 81       	ldd	r24, Y+1	; 0x01
 7e6:	8b 7f       	andi	r24, 0xFB	; 251
 7e8:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR &= ~(1 << CPOL);
 7ea:	89 81       	ldd	r24, Y+1	; 0x01
 7ec:	87 7f       	andi	r24, 0xF7	; 247
 7ee:	89 83       	std	Y+1, r24	; 0x01
		}
		break;
 7f0:	15 c0       	rjmp	.+42     	; 0x81c <MTR_SPI_init+0x1b2>
		
		case( MTR_SPI_Mode_1 ):
		{
			temporarySPCR |=  (1 << CPHA);
 7f2:	89 81       	ldd	r24, Y+1	; 0x01
 7f4:	84 60       	ori	r24, 0x04	; 4
 7f6:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR &= ~(1 << CPOL);
 7f8:	89 81       	ldd	r24, Y+1	; 0x01
 7fa:	87 7f       	andi	r24, 0xF7	; 247
 7fc:	89 83       	std	Y+1, r24	; 0x01
		}
		break;
 7fe:	0e c0       	rjmp	.+28     	; 0x81c <MTR_SPI_init+0x1b2>
		
		case( MTR_SPI_Mode_2 ):
		{
			temporarySPCR &= ~(1 << CPHA);
 800:	89 81       	ldd	r24, Y+1	; 0x01
 802:	8b 7f       	andi	r24, 0xFB	; 251
 804:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR |=  (1 << CPOL);
 806:	89 81       	ldd	r24, Y+1	; 0x01
 808:	88 60       	ori	r24, 0x08	; 8
 80a:	89 83       	std	Y+1, r24	; 0x01
		}
		break;
 80c:	07 c0       	rjmp	.+14     	; 0x81c <MTR_SPI_init+0x1b2>
		
		case( MTR_SPI_Mode_3 ):
		{
			temporarySPCR |=  (1 << CPHA);
 80e:	89 81       	ldd	r24, Y+1	; 0x01
 810:	84 60       	ori	r24, 0x04	; 4
 812:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR |=  (1 << CPOL);
 814:	89 81       	ldd	r24, Y+1	; 0x01
 816:	88 60       	ori	r24, 0x08	; 8
 818:	89 83       	std	Y+1, r24	; 0x01
		}
		break;
 81a:	00 00       	nop
	}

	//-----prescaler-----
	switch( prescaler )
 81c:	8e 81       	ldd	r24, Y+6	; 0x06
 81e:	88 2f       	mov	r24, r24
 820:	90 e0       	ldi	r25, 0x00	; 0
 822:	09 2e       	mov	r0, r25
 824:	00 0c       	add	r0, r0
 826:	aa 0b       	sbc	r26, r26
 828:	bb 0b       	sbc	r27, r27
 82a:	40 e0       	ldi	r20, 0x00	; 0
 82c:	50 e0       	ldi	r21, 0x00	; 0
 82e:	26 e0       	ldi	r18, 0x06	; 6
 830:	30 e0       	ldi	r19, 0x00	; 0
 832:	84 1b       	sub	r24, r20
 834:	95 0b       	sbc	r25, r21
 836:	28 17       	cp	r18, r24
 838:	39 07       	cpc	r19, r25
 83a:	08 f4       	brcc	.+2      	; 0x83e <MTR_SPI_init+0x1d4>
 83c:	4a c0       	rjmp	.+148    	; 0x8d2 <MTR_SPI_init+0x268>
 83e:	8a 5b       	subi	r24, 0xBA	; 186
 840:	9f 4f       	sbci	r25, 0xFF	; 255
 842:	fc 01       	movw	r30, r24
 844:	94 c0       	rjmp	.+296    	; 0x96e <__tablejump2__>
	{
		case( MTR_SPI_Prescaler_2 ):
		{
			temporarySPCR &= ~(1 << SPR0);
 846:	89 81       	ldd	r24, Y+1	; 0x01
 848:	8e 7f       	andi	r24, 0xFE	; 254
 84a:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR &= ~(1 << SPR1);
 84c:	89 81       	ldd	r24, Y+1	; 0x01
 84e:	8d 7f       	andi	r24, 0xFD	; 253
 850:	89 83       	std	Y+1, r24	; 0x01
					
			temporarySPSR |=  (1 << SPI2X);
 852:	8a 81       	ldd	r24, Y+2	; 0x02
 854:	81 60       	ori	r24, 0x01	; 1
 856:	8a 83       	std	Y+2, r24	; 0x02
		}
		break;
 858:	3c c0       	rjmp	.+120    	; 0x8d2 <MTR_SPI_init+0x268>
		
		case( MTR_SPI_Prescaler_4 ):
		{
			temporarySPCR &= ~(1 << SPR0);
 85a:	89 81       	ldd	r24, Y+1	; 0x01
 85c:	8e 7f       	andi	r24, 0xFE	; 254
 85e:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR &= ~(1 << SPR1);
 860:	89 81       	ldd	r24, Y+1	; 0x01
 862:	8d 7f       	andi	r24, 0xFD	; 253
 864:	89 83       	std	Y+1, r24	; 0x01
					
			temporarySPSR &= ~(1 << SPI2X);
 866:	8a 81       	ldd	r24, Y+2	; 0x02
 868:	8e 7f       	andi	r24, 0xFE	; 254
 86a:	8a 83       	std	Y+2, r24	; 0x02
		}
		break;
 86c:	32 c0       	rjmp	.+100    	; 0x8d2 <MTR_SPI_init+0x268>
		
		case( MTR_SPI_Prescaler_8 ):
		{
			temporarySPCR |=  (1 << SPR0);
 86e:	89 81       	ldd	r24, Y+1	; 0x01
 870:	81 60       	ori	r24, 0x01	; 1
 872:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR &= ~(1 << SPR1);
 874:	89 81       	ldd	r24, Y+1	; 0x01
 876:	8d 7f       	andi	r24, 0xFD	; 253
 878:	89 83       	std	Y+1, r24	; 0x01
			
			temporarySPSR |=  (1 << SPI2X);
 87a:	8a 81       	ldd	r24, Y+2	; 0x02
 87c:	81 60       	ori	r24, 0x01	; 1
 87e:	8a 83       	std	Y+2, r24	; 0x02
		}
		break;
 880:	28 c0       	rjmp	.+80     	; 0x8d2 <MTR_SPI_init+0x268>
		
		case( MTR_SPI_Prescaler_16 ):
		{
			temporarySPCR |=  (1 << SPR0);
 882:	89 81       	ldd	r24, Y+1	; 0x01
 884:	81 60       	ori	r24, 0x01	; 1
 886:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR &= ~(1 << SPR1);
 888:	89 81       	ldd	r24, Y+1	; 0x01
 88a:	8d 7f       	andi	r24, 0xFD	; 253
 88c:	89 83       	std	Y+1, r24	; 0x01
				
			temporarySPSR &= ~(1 << SPI2X);
 88e:	8a 81       	ldd	r24, Y+2	; 0x02
 890:	8e 7f       	andi	r24, 0xFE	; 254
 892:	8a 83       	std	Y+2, r24	; 0x02
		}
		break;
 894:	1e c0       	rjmp	.+60     	; 0x8d2 <MTR_SPI_init+0x268>

		case( MTR_SPI_Prescaler_32 ):
		{
			temporarySPCR &= ~(1 << SPR0);
 896:	89 81       	ldd	r24, Y+1	; 0x01
 898:	8e 7f       	andi	r24, 0xFE	; 254
 89a:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR |=  (1 << SPR1);
 89c:	89 81       	ldd	r24, Y+1	; 0x01
 89e:	82 60       	ori	r24, 0x02	; 2
 8a0:	89 83       	std	Y+1, r24	; 0x01
			
			temporarySPSR |=  (1 << SPI2X);
 8a2:	8a 81       	ldd	r24, Y+2	; 0x02
 8a4:	81 60       	ori	r24, 0x01	; 1
 8a6:	8a 83       	std	Y+2, r24	; 0x02
		}
		break;
 8a8:	14 c0       	rjmp	.+40     	; 0x8d2 <MTR_SPI_init+0x268>

		case( MTR_SPI_Prescaler_64 ):
		{
			temporarySPCR &= ~(1 << SPR0);
 8aa:	89 81       	ldd	r24, Y+1	; 0x01
 8ac:	8e 7f       	andi	r24, 0xFE	; 254
 8ae:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR |=  (1 << SPR1);
 8b0:	89 81       	ldd	r24, Y+1	; 0x01
 8b2:	82 60       	ori	r24, 0x02	; 2
 8b4:	89 83       	std	Y+1, r24	; 0x01
			
			temporarySPSR &= ~(1 << SPI2X);		
 8b6:	8a 81       	ldd	r24, Y+2	; 0x02
 8b8:	8e 7f       	andi	r24, 0xFE	; 254
 8ba:	8a 83       	std	Y+2, r24	; 0x02
		}
		break;
 8bc:	0a c0       	rjmp	.+20     	; 0x8d2 <MTR_SPI_init+0x268>
		
		case( MTR_SPI_Prescaler_128 ):
		{
			temporarySPCR |=  (1 << SPR0);
 8be:	89 81       	ldd	r24, Y+1	; 0x01
 8c0:	81 60       	ori	r24, 0x01	; 1
 8c2:	89 83       	std	Y+1, r24	; 0x01
			temporarySPCR |=  (1 << SPR1);
 8c4:	89 81       	ldd	r24, Y+1	; 0x01
 8c6:	82 60       	ori	r24, 0x02	; 2
 8c8:	89 83       	std	Y+1, r24	; 0x01
			
			temporarySPSR &= ~(1 << SPI2X);
 8ca:	8a 81       	ldd	r24, Y+2	; 0x02
 8cc:	8e 7f       	andi	r24, 0xFE	; 254
 8ce:	8a 83       	std	Y+2, r24	; 0x02
		}
		break;
 8d0:	00 00       	nop
	}

	//Enable interrupt SPI
	if( enableInterrupt )
 8d2:	8f 81       	ldd	r24, Y+7	; 0x07
 8d4:	88 23       	and	r24, r24
 8d6:	19 f0       	breq	.+6      	; 0x8de <MTR_SPI_init+0x274>
	{
		temporarySPCR |= (1 << SPIE);
 8d8:	89 81       	ldd	r24, Y+1	; 0x01
 8da:	80 68       	ori	r24, 0x80	; 128
 8dc:	89 83       	std	Y+1, r24	; 0x01
	}
		
	//Enable SPI
	temporarySPCR |= (1 << SPE);
 8de:	89 81       	ldd	r24, Y+1	; 0x01
 8e0:	80 64       	ori	r24, 0x40	; 64
 8e2:	89 83       	std	Y+1, r24	; 0x01
	
	SPCR |= temporarySPCR;
 8e4:	8d e2       	ldi	r24, 0x2D	; 45
 8e6:	90 e0       	ldi	r25, 0x00	; 0
 8e8:	2d e2       	ldi	r18, 0x2D	; 45
 8ea:	30 e0       	ldi	r19, 0x00	; 0
 8ec:	f9 01       	movw	r30, r18
 8ee:	30 81       	ld	r19, Z
 8f0:	29 81       	ldd	r18, Y+1	; 0x01
 8f2:	23 2b       	or	r18, r19
 8f4:	fc 01       	movw	r30, r24
 8f6:	20 83       	st	Z, r18
	SPSR |= temporarySPSR;
 8f8:	8e e2       	ldi	r24, 0x2E	; 46
 8fa:	90 e0       	ldi	r25, 0x00	; 0
 8fc:	2e e2       	ldi	r18, 0x2E	; 46
 8fe:	30 e0       	ldi	r19, 0x00	; 0
 900:	f9 01       	movw	r30, r18
 902:	30 81       	ld	r19, Z
 904:	2a 81       	ldd	r18, Y+2	; 0x02
 906:	23 2b       	or	r18, r19
 908:	fc 01       	movw	r30, r24
 90a:	20 83       	st	Z, r18
}
 90c:	00 00       	nop
 90e:	27 96       	adiw	r28, 0x07	; 7
 910:	0f b6       	in	r0, 0x3f	; 63
 912:	f8 94       	cli
 914:	de bf       	out	0x3e, r29	; 62
 916:	0f be       	out	0x3f, r0	; 63
 918:	cd bf       	out	0x3d, r28	; 61
 91a:	df 91       	pop	r29
 91c:	cf 91       	pop	r28
 91e:	0f 91       	pop	r16
 920:	08 95       	ret

00000922 <MTR_SPI_MasterTransmitByte>:

void MTR_SPI_MasterTransmitByte( uint8_t newData )
{
 922:	cf 93       	push	r28
 924:	df 93       	push	r29
 926:	1f 92       	push	r1
 928:	cd b7       	in	r28, 0x3d	; 61
 92a:	de b7       	in	r29, 0x3e	; 62
 92c:	89 83       	std	Y+1, r24	; 0x01
	SPDR = newData;
 92e:	8f e2       	ldi	r24, 0x2F	; 47
 930:	90 e0       	ldi	r25, 0x00	; 0
 932:	29 81       	ldd	r18, Y+1	; 0x01
 934:	fc 01       	movw	r30, r24
 936:	20 83       	st	Z, r18
}
 938:	00 00       	nop
 93a:	0f 90       	pop	r0
 93c:	df 91       	pop	r29
 93e:	cf 91       	pop	r28
 940:	08 95       	ret

00000942 <initData>:


const char* m = "";

void initData()
{
 942:	cf 93       	push	r28
 944:	df 93       	push	r29
 946:	cd b7       	in	r28, 0x3d	; 61
 948:	de b7       	in	r29, 0x3e	; 62
	createTickerMatrix(60,8);
 94a:	28 e0       	ldi	r18, 0x08	; 8
 94c:	30 e0       	ldi	r19, 0x00	; 0
 94e:	40 e0       	ldi	r20, 0x00	; 0
 950:	50 e0       	ldi	r21, 0x00	; 0
 952:	6c e3       	ldi	r22, 0x3C	; 60
 954:	70 e0       	ldi	r23, 0x00	; 0
 956:	80 e0       	ldi	r24, 0x00	; 0
 958:	90 e0       	ldi	r25, 0x00	; 0
 95a:	5a dc       	rcall	.-1868   	; 0x210 <createTickerMatrix>
	addString(m);
 95c:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <m>
 960:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <m+0x1>
 964:	cb db       	rcall	.-2154   	; 0xfc <addString>
		
		addColorLedHexRGB(i, 0xFF0000);
		
	}
	*/
 966:	00 00       	nop
 968:	df 91       	pop	r29
 96a:	cf 91       	pop	r28
 96c:	08 95       	ret

0000096e <__tablejump2__>:
 96e:	ee 0f       	add	r30, r30
 970:	ff 1f       	adc	r31, r31
 972:	00 24       	eor	r0, r0
 974:	00 1c       	adc	r0, r0
 976:	0b be       	out	0x3b, r0	; 59
 978:	07 90       	elpm	r0, Z+
 97a:	f6 91       	elpm	r31, Z
 97c:	e0 2d       	mov	r30, r0
 97e:	09 94       	ijmp

00000980 <do_rand>:
 980:	8f 92       	push	r8
 982:	9f 92       	push	r9
 984:	af 92       	push	r10
 986:	bf 92       	push	r11
 988:	cf 92       	push	r12
 98a:	df 92       	push	r13
 98c:	ef 92       	push	r14
 98e:	ff 92       	push	r15
 990:	cf 93       	push	r28
 992:	df 93       	push	r29
 994:	ec 01       	movw	r28, r24
 996:	68 81       	ld	r22, Y
 998:	79 81       	ldd	r23, Y+1	; 0x01
 99a:	8a 81       	ldd	r24, Y+2	; 0x02
 99c:	9b 81       	ldd	r25, Y+3	; 0x03
 99e:	61 15       	cp	r22, r1
 9a0:	71 05       	cpc	r23, r1
 9a2:	81 05       	cpc	r24, r1
 9a4:	91 05       	cpc	r25, r1
 9a6:	21 f4       	brne	.+8      	; 0x9b0 <do_rand+0x30>
 9a8:	64 e2       	ldi	r22, 0x24	; 36
 9aa:	79 ed       	ldi	r23, 0xD9	; 217
 9ac:	8b e5       	ldi	r24, 0x5B	; 91
 9ae:	97 e0       	ldi	r25, 0x07	; 7
 9b0:	2d e1       	ldi	r18, 0x1D	; 29
 9b2:	33 ef       	ldi	r19, 0xF3	; 243
 9b4:	41 e0       	ldi	r20, 0x01	; 1
 9b6:	50 e0       	ldi	r21, 0x00	; 0
 9b8:	38 d0       	rcall	.+112    	; 0xa2a <__divmodsi4>
 9ba:	49 01       	movw	r8, r18
 9bc:	5a 01       	movw	r10, r20
 9be:	9b 01       	movw	r18, r22
 9c0:	ac 01       	movw	r20, r24
 9c2:	a7 ea       	ldi	r26, 0xA7	; 167
 9c4:	b1 e4       	ldi	r27, 0x41	; 65
 9c6:	4d d0       	rcall	.+154    	; 0xa62 <__muluhisi3>
 9c8:	6b 01       	movw	r12, r22
 9ca:	7c 01       	movw	r14, r24
 9cc:	ac ee       	ldi	r26, 0xEC	; 236
 9ce:	b4 ef       	ldi	r27, 0xF4	; 244
 9d0:	a5 01       	movw	r20, r10
 9d2:	94 01       	movw	r18, r8
 9d4:	52 d0       	rcall	.+164    	; 0xa7a <__mulohisi3>
 9d6:	dc 01       	movw	r26, r24
 9d8:	cb 01       	movw	r24, r22
 9da:	8c 0d       	add	r24, r12
 9dc:	9d 1d       	adc	r25, r13
 9de:	ae 1d       	adc	r26, r14
 9e0:	bf 1d       	adc	r27, r15
 9e2:	b7 ff       	sbrs	r27, 7
 9e4:	03 c0       	rjmp	.+6      	; 0x9ec <do_rand+0x6c>
 9e6:	01 97       	sbiw	r24, 0x01	; 1
 9e8:	a1 09       	sbc	r26, r1
 9ea:	b0 48       	sbci	r27, 0x80	; 128
 9ec:	88 83       	st	Y, r24
 9ee:	99 83       	std	Y+1, r25	; 0x01
 9f0:	aa 83       	std	Y+2, r26	; 0x02
 9f2:	bb 83       	std	Y+3, r27	; 0x03
 9f4:	9f 77       	andi	r25, 0x7F	; 127
 9f6:	df 91       	pop	r29
 9f8:	cf 91       	pop	r28
 9fa:	ff 90       	pop	r15
 9fc:	ef 90       	pop	r14
 9fe:	df 90       	pop	r13
 a00:	cf 90       	pop	r12
 a02:	bf 90       	pop	r11
 a04:	af 90       	pop	r10
 a06:	9f 90       	pop	r9
 a08:	8f 90       	pop	r8
 a0a:	08 95       	ret

00000a0c <rand_r>:
 a0c:	b9 cf       	rjmp	.-142    	; 0x980 <do_rand>

00000a0e <rand>:
 a0e:	80 e0       	ldi	r24, 0x00	; 0
 a10:	91 e0       	ldi	r25, 0x01	; 1
 a12:	b6 cf       	rjmp	.-148    	; 0x980 <do_rand>

00000a14 <srand>:
 a14:	a0 e0       	ldi	r26, 0x00	; 0
 a16:	b0 e0       	ldi	r27, 0x00	; 0
 a18:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 a1c:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 a20:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
 a24:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
 a28:	08 95       	ret

00000a2a <__divmodsi4>:
 a2a:	05 2e       	mov	r0, r21
 a2c:	97 fb       	bst	r25, 7
 a2e:	16 f4       	brtc	.+4      	; 0xa34 <__divmodsi4+0xa>
 a30:	00 94       	com	r0
 a32:	0f d0       	rcall	.+30     	; 0xa52 <__negsi2>
 a34:	57 fd       	sbrc	r21, 7
 a36:	05 d0       	rcall	.+10     	; 0xa42 <__divmodsi4_neg2>
 a38:	24 d0       	rcall	.+72     	; 0xa82 <__udivmodsi4>
 a3a:	07 fc       	sbrc	r0, 7
 a3c:	02 d0       	rcall	.+4      	; 0xa42 <__divmodsi4_neg2>
 a3e:	46 f4       	brtc	.+16     	; 0xa50 <__divmodsi4_exit>
 a40:	08 c0       	rjmp	.+16     	; 0xa52 <__negsi2>

00000a42 <__divmodsi4_neg2>:
 a42:	50 95       	com	r21
 a44:	40 95       	com	r20
 a46:	30 95       	com	r19
 a48:	21 95       	neg	r18
 a4a:	3f 4f       	sbci	r19, 0xFF	; 255
 a4c:	4f 4f       	sbci	r20, 0xFF	; 255
 a4e:	5f 4f       	sbci	r21, 0xFF	; 255

00000a50 <__divmodsi4_exit>:
 a50:	08 95       	ret

00000a52 <__negsi2>:
 a52:	90 95       	com	r25
 a54:	80 95       	com	r24
 a56:	70 95       	com	r23
 a58:	61 95       	neg	r22
 a5a:	7f 4f       	sbci	r23, 0xFF	; 255
 a5c:	8f 4f       	sbci	r24, 0xFF	; 255
 a5e:	9f 4f       	sbci	r25, 0xFF	; 255
 a60:	08 95       	ret

00000a62 <__muluhisi3>:
 a62:	31 d0       	rcall	.+98     	; 0xac6 <__umulhisi3>
 a64:	a5 9f       	mul	r26, r21
 a66:	90 0d       	add	r25, r0
 a68:	b4 9f       	mul	r27, r20
 a6a:	90 0d       	add	r25, r0
 a6c:	a4 9f       	mul	r26, r20
 a6e:	80 0d       	add	r24, r0
 a70:	91 1d       	adc	r25, r1
 a72:	11 24       	eor	r1, r1
 a74:	08 95       	ret

00000a76 <__mulshisi3>:
 a76:	b7 ff       	sbrs	r27, 7
 a78:	f4 cf       	rjmp	.-24     	; 0xa62 <__muluhisi3>

00000a7a <__mulohisi3>:
 a7a:	f3 df       	rcall	.-26     	; 0xa62 <__muluhisi3>
 a7c:	82 1b       	sub	r24, r18
 a7e:	93 0b       	sbc	r25, r19
 a80:	08 95       	ret

00000a82 <__udivmodsi4>:
 a82:	a1 e2       	ldi	r26, 0x21	; 33
 a84:	1a 2e       	mov	r1, r26
 a86:	aa 1b       	sub	r26, r26
 a88:	bb 1b       	sub	r27, r27
 a8a:	fd 01       	movw	r30, r26
 a8c:	0d c0       	rjmp	.+26     	; 0xaa8 <__udivmodsi4_ep>

00000a8e <__udivmodsi4_loop>:
 a8e:	aa 1f       	adc	r26, r26
 a90:	bb 1f       	adc	r27, r27
 a92:	ee 1f       	adc	r30, r30
 a94:	ff 1f       	adc	r31, r31
 a96:	a2 17       	cp	r26, r18
 a98:	b3 07       	cpc	r27, r19
 a9a:	e4 07       	cpc	r30, r20
 a9c:	f5 07       	cpc	r31, r21
 a9e:	20 f0       	brcs	.+8      	; 0xaa8 <__udivmodsi4_ep>
 aa0:	a2 1b       	sub	r26, r18
 aa2:	b3 0b       	sbc	r27, r19
 aa4:	e4 0b       	sbc	r30, r20
 aa6:	f5 0b       	sbc	r31, r21

00000aa8 <__udivmodsi4_ep>:
 aa8:	66 1f       	adc	r22, r22
 aaa:	77 1f       	adc	r23, r23
 aac:	88 1f       	adc	r24, r24
 aae:	99 1f       	adc	r25, r25
 ab0:	1a 94       	dec	r1
 ab2:	69 f7       	brne	.-38     	; 0xa8e <__udivmodsi4_loop>
 ab4:	60 95       	com	r22
 ab6:	70 95       	com	r23
 ab8:	80 95       	com	r24
 aba:	90 95       	com	r25
 abc:	9b 01       	movw	r18, r22
 abe:	ac 01       	movw	r20, r24
 ac0:	bd 01       	movw	r22, r26
 ac2:	cf 01       	movw	r24, r30
 ac4:	08 95       	ret

00000ac6 <__umulhisi3>:
 ac6:	a2 9f       	mul	r26, r18
 ac8:	b0 01       	movw	r22, r0
 aca:	b3 9f       	mul	r27, r19
 acc:	c0 01       	movw	r24, r0
 ace:	a3 9f       	mul	r26, r19
 ad0:	70 0d       	add	r23, r0
 ad2:	81 1d       	adc	r24, r1
 ad4:	11 24       	eor	r1, r1
 ad6:	91 1d       	adc	r25, r1
 ad8:	b2 9f       	mul	r27, r18
 ada:	70 0d       	add	r23, r0
 adc:	81 1d       	adc	r24, r1
 ade:	11 24       	eor	r1, r1
 ae0:	91 1d       	adc	r25, r1
 ae2:	08 95       	ret

00000ae4 <_exit>:
 ae4:	f8 94       	cli

00000ae6 <__stop_program>:
 ae6:	ff cf       	rjmp	.-2      	; 0xae6 <__stop_program>
