<!--Copyright FastPath Logic (2009)-->
<!--Interface Library File v1.0, this is autogenerated by FastPath Generator 2009-11-15 10:48-->
<CSL>
    <Unit>
        <Name>fabric_interface</Name>      
    </Unit>
    <Unit>
        <Name>fabric_add</Name>
    </Unit>
    <Unit>
        <Name>fabric_drop</Name>
    </Unit>
    <Unit>
        <Name>fabric_dma</Name>
    </Unit>
    <Unit>
        <Name>put_dma</Name>
    </Unit>
    <Unit>
        <Name>doorbell</Name>
    </Unit>
    <Unit>
        <Name>maclu</Name>
    </Unit>
    <Unit>
        <Name>reg</Name>
    </Unit>
    <Unit>
        <Name>qm</Name>
    </Unit>
    <Unit>
        <Name>arb</Name>
    </Unit>
    <Unit>
        <Name>data_tcm</Name>
    </Unit>
    <Unit>
        <Name>inst_tcm</Name>
    </Unit>
    <Unit>
        <Name>nios</Name>
    </Unit>
    <Unit>
        <Name>cil</Name>
    </Unit>
    <Unit>
        <Name>pie_eth_nq11</Name>
    </Unit>
    <Unit>
        <Name>pie_aud_nq1</Name>
    </Unit>
    <Unit>
        <Name>pie_aud_dq1</Name>
    </Unit>
    <Unit>
        <Name>ipc</Name>
    </Unit>
    <Unit>
        <Name>pie_ex_nq1</Name>
    </Unit>
    <Unit>
        <Name>pie_ex_dq1</Name>
    </Unit>
    <Unit>
        <Name>sram0</Name>
    </Unit>
    <Unit>
        <Name>pie_eth_nq01</Name>
        <UnitInstance>
            <Type>fabric_interface</Type>
            <Name>fabric_interface</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>fabric_add</Type>
            <Name>fabric_add</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>fabric_drop</Type>
            <Name>fabric_drop</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>fabric_dma</Type>
            <Name>fabric_dma0</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>fabric_dma</Type>
            <Name>fabric_dma1</Name>
        </UnitInstance>
    </Unit>
    <Unit>
        <Name>pie_eth_dq1</Name>
        <UnitInstance>
            <Type>fabric_interface</Type>
            <Name>fabric_interface</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>fabric_add</Type>
            <Name>fabric_add</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>fabric_drop</Type>
            <Name>fabric_drop</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>fabric_dma</Type>
            <Name>fabric_dma0</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>fabric_dma</Type>
            <Name>fabric_dma1</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>put_dma</Type>
            <Name>put_dma0</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>put_dma</Type>
            <Name>put_dma1</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>doorbell</Type>
            <Name>doorbell</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>maclu</Type>
            <Name>maclu</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>reg</Type>
            <Name>reg</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>qm</Type>
            <Name>qm</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>arb</Type>
            <Name>arb</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>data_tcm</Type>
            <Name>data_tcm</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>inst_tcm</Type>
            <Name>inst_tcm</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>nios</Type>
            <Name>nios</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>cil</Type>
            <Name>cil</Name>
        </UnitInstance>
    </Unit>
    <Unit>
        <Name>proc_ring</Name>
        <UnitInstance>
            <Type>pie_eth_dq1</Type>
            <Name>pie_eth_dq1</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>pie_eth_nq01</Type>
            <Name>pie_eth_nq01</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>pie_eth_nq11</Type>
            <Name>pie_eth_nq11</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>pie_aud_nq1</Type>
            <Name>pie_aud_nq1</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>pie_aud_dq1</Type>
            <Name>pie_aud_dq1</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>ipc</Type>
            <Name>ipc</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>pie_ex_nq1</Type>
            <Name>pie_ex_nq1</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>pie_ex_dq1</Type>
            <Name>pie_ex_dq1</Name>
        </UnitInstance>
        <UnitInstance>
            <Type>sram0</Type>
            <Name>sram0</Name>
        </UnitInstance>
    </Unit>
    <Interface>
        <Name>adrv_ifc</Name>
        <Port>
            <Name>addr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ready</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>valid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>adw_ifc</Name>
        <Port>
            <Name>addr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wr</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>adwr_ifc</Name>
        <Port>
            <Name>addr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>rd</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>cdrv_ifc</Name>
        <Port>
            <Name>cmd</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ready</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>valid</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>dw_ifc</Name>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wr</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>fabric_ifc</Name>
        <Port>
            <Name>addr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>nid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ready</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>reject</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>type</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>valid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>malt_ifc</Name>
        <Port>
            <Name>busy</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>hit</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>port</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>start</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>nios_cii_ifc</Name>
        <Port>
            <Name>a</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>b</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>c</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>clk_en</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>clk</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>dataa</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>datab</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>done</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>n</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>readra</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>readrb</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>reset</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>result</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>start</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>writerc</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>nios_int_ifc</Name>
        <Port>
            <Name>irq_i_to_the_interrupt_0</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>irq_i_to_the_interrupt_1</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>irq_i_to_the_interrupt_2</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>irq_i_to_the_interrupt_3</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>nios_tcm_ifc</Name>
        <Port>
            <Name>address</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>17:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>byteena</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>chipsel</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>enable</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>dout</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wren</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>din</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>ram_ifc</Name>
        <Port>
            <Name>address</Name>
            <Direction>INPUT</Direction>
            <BitRange>10:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>byteena</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>clock</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>enable</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>q</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>wren</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>sb_ifc</Name>
        <Port>
            <Name>start</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>busy</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>sber_ifc</Name>
        <Port>
            <Name>start</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>busy</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>empty</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>result</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>sbhp_ifc</Name>
        <Port>
            <Name>start</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>busy</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>hit</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>port</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>vrr_ifc</Name>
        <Port>
            <Name>valid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>rd</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>result</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>vsr_ifc</Name>
        <Port>
            <Name>read_response_valid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fabric_start</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>read_response</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Connection>
        <ActualName>nios1</ActualName>
        <InterfaceName>nios_tcm_ifc</InterfaceName>
        <InterfaceType>interface</InterfaceType>
        <InterfaceConnection>
            <DriverUnit>proc_ring(proc_ring)</DriverUnit>
            <DriverInterfaceInstance>nios_tcm_ifc0</DriverInterfaceInstance>
            <ReceiverUnit>proc_ring(proc_ring).pie_eth_dq1(pie_eth_dq1)</ReceiverUnit>
            <ReceiverInterfaceInstance>nios_tcm_ifc1</ReceiverInterfaceInstance>
        </InterfaceConnection>
    </Connection>
    <Connection>
        <ActualName>nios2</ActualName>
        <InterfaceName>nios_int_ifc</InterfaceName>
        <InterfaceType>interface</InterfaceType>
        <InterfaceConnection>
            <DriverUnit>proc_ring(proc_ring)</DriverUnit>
            <DriverInterfaceInstance>nios_int_ifc0</DriverInterfaceInstance>
            <ReceiverUnit>proc_ring(proc_ring).pie_eth_nq01(pie_eth_nq01)</ReceiverUnit>
            <ReceiverInterfaceInstance>nios_int_ifc1</ReceiverInterfaceInstance>
        </InterfaceConnection>
    </Connection>
</CSL>

