---
title: "G+: Pretty cool stuff coming in the next version \u2026"
date: "2012-02-09 00:22:06-0500"
modified_time: "2012-02-09 00:22:06-0500"
image: http://static.arstechnica.net/assets/2012/02/transactional-memory-illustration-4f33267-listing-thumb-300x169-30126-f.jpg
layout: post
gplus_orig_url: https://plus.google.com/+DavidColes/posts/3fbx8ba5EjJ
---

<article>
<header>
<img src="https://lh3.googleusercontent.com/a-/AAuE7mBMYQroHG03cfOJQ-Lu30rOA8T35GOl9fQUFQwpVeU=s64-c" style="border-radius: 50%"><strong><span class="author">David Coles</span></strong> <time datetime="2012-02-09T00:22:06-05:00" title="2012-02-09 00:22:06-05:00">09 Feb 2012</time></header>
<div class="content">Pretty cool stuff coming in the next version of the Intel instruction set.<br><br>One cool feature is the ability to take coarse locks (think locking an entire Abstract Data Structure) and having the hardware give performance similar to fine grain locks by allowing multiple threads to enter the mutex but guaranteeing they will abort (and presumably retry with the lock enforced) if they cause side-effects to one another.</div><hr>
<a href="http://arstechnica.com/business/news/2012/02/transactional-memory-going-mainstream-with-intel-haswell.ars">
<h2>Transactional memory going mainstream with Intel Haswell</h2>
<img src="http://static.arstechnica.net/assets/2012/02/transactional-memory-illustration-4f33267-listing-thumb-300x169-30126-f.jpg" style="max-width: 530px; max-height: 530px">
</a>
</article>
<hr>
