https://scholar.google.com/citations?hl=en&user=QEqPllIAAAAJ
Total Citations = 17998

1. Digital integrated circuits
Citations:7739
Authors: JM Rabaey, AP Chandrakasan, B Nikolic
Publication: Prentice hall

2. Introduction to stochastic processes in biostatistics
Citations:2359
Authors: CL Chiang
Publication: 

3. Improved sense-amplifier-based flip-flop: Design and measurements
Citations:483
Authors: B Nikolic, VG Oklobdzija, V Stojanovic, W Jia, JKS Chiu, MMT Leung
Publication: IEEE Journal of Solid-State Circuits 35 (6), 876-884

4. A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR
Citations:343
Authors: Y Chiu, PR Gray, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 39 (12), 2139-2151

5. Least mean square adaptive digital background calibration of pipelined analog-to-digital converters
Citations:228
Authors: Y Chiu, CW Tsang, B Nikolic, PR Gray
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 51 (1), 38-46

6. Methods for true energy-performance optimization
Citations:223
Authors: D Markovic, V Stojanovic, B Nikolic, MA Horowitz, RW Brodersen
Publication: IEEE Journal of Solid-State Circuits 39 (8), 1282-1293

7. Clocked CMOS adiabatic logic with integrated single-phase power-clock supply
Citations:217
Authors: D Maksimovic, VG Oklobdzija, B Nikolic, KW Current
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8 (4), 460-463

8. Level conversion for dual-supply systems
Citations:208
Authors: F Ishihara, F Sheikh, B Nikolic
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 (2), 185-195

9. FinFET-based SRAM design
Citations:188
Authors: Z Guo, S Balasubramanian, R Zlatanovici, TJ King, B Nikolić
Publication: Proceedings of the 2005 international symposium on Low power electronics and …

10. An efficient 10GBASE-T ethernet LDPC decoder design with low error floors
Citations:181
Authors: Z Zhang, V Anantharam, MJ Wainwright, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 45 (4), 843-855

11. High throughput low-density parity-check decoder architectures
Citations:173
Authors: E Yeo, P Pakzad, B Nikolic, V Anantharam
Publication: GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No. 01CH37270 …

12. Analysis of absorbing sets and fully absorbing sets of array-based LDPC codes
Citations:170
Authors: L Dolecek, Z Zhang, V Anantharam, MJ Wainwright, B Nikolic
Publication: IEEE Transactions on Information Theory 56 (1), 181-201

13. A 2.8 GS/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS
Citations:169
Authors: D Stepanovic, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 48 (4), 971-982

14. Analysis and design of low-energy flip-flops
Citations:166
Authors: D Markovic, B Nikolic, RW Brodersen
Publication: ISLPED'01: Proceedings of the 2001 International Symposium on Low Power …

15. VLSI architectures for iterative decoders in magnetic recording channels
Citations:155
Authors: E Yeo, P Pakzad, B Nikolic, V Anantharam
Publication: IEEE Transactions on Magnetics 37 (2), 748-755

16. A design environment for high-throughput low-power dedicated signal processing systems
Citations:151
Authors: WR Davis, N Zhang, K Camera, D Markovic, T Smilkstein, MJ Ammer, ...
Publication: IEEE Journal of Solid-State Circuits 37 (3), 420-431

17. Methods for true power minimization
Citations:132
Authors: RW Brodersen, MA Horowitz, D Markovic, B Nikolic, V Stojanovic
Publication: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided …

18. Measurement and analysis of variability in 45 nm strained-Si CMOS technology
Citations:130
Authors: LT Pang, K Qian, CJ Spanos, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 44 (8), 2233-2243

19. Large-scale SRAM variability characterization in 45 nm CMOS
Citations:128
Authors: Z Guo, A Carlson, LT Pang, KT Duong, TJK Liu, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 44 (11), 3174-3192

20. Energy–delay optimization of 64-bit carry-lookahead adders with a 240 ps 90 nm CMOS design example
Citations:117
Authors: R Zlatanovici, S Kao, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 44 (2), 569-583

21. Design of LDPC decoders for improved low error rate performance: quantization and algorithm choices
Citations:97
Authors: Z Zhang, L Dolecek, B Nikolic, V Anantharam, MJ Wainwright
Publication: IEEE Transactions on Communications 57 (11), 3258-3268

22. Design methodology for PicoRadio networks
Citations:95
Authors: JL Da Silva, J Shamberger, MJ Ammer, C Guo, S Li, R Shah, T Tuan, ...
Publication: Proceedings Design, Automation and Test in Europe. Conference and Exhibition …

23. Lowering LDPC error floors by postprocessing
Citations:90
Authors: Z Zhang, L Dolecek, B Nikolic, V Anantharam, MJ Wainwright
Publication: IEEE GLOBECOM 2008-2008 IEEE Global Telecommunications Conference, 1-6

24. A 500-Mb/s soft-output Viterbi decoder
Citations:82
Authors: E Yeo, SA Augsburger, WR Davis, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 38 (7), 1234-1241

25. Impact of layout on 90nm CMOS process parameter fluctuations
Citations:81
Authors: LT Pang, B Nikolic
Publication: 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers., 69-70

26. Sense amplifier-based flip-flop
Citations:79
Authors: B Nikolic, V Stojanovic, VG Oklobdzija, W Jia, J Chiu, M Leung
Publication: 1999 IEEE International Solid-State Circuits Conference. Digest of Technical …

27. Predicting error floors of structured LDPC codes: Deterministic bounds and estimates
Citations:78
Authors: L Dolecek, P Lee, Z Zhang, V Anantharam, B Nikolic, M Wainwright
Publication: IEEE Journal on Selected Areas in Communications 27 (6), 908-917

28. Design in the power-limited scaling regime
Citations:77
Authors: B Nikolic
Publication: IEEE transactions on Electron Devices 55 (1), 71-83

29. Scaling of analog-to-digital converters into ultra-deep-submicron CMOS
Citations:77
Authors: Y Chiu, B Nikolic, PR Gray
Publication: Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005 …

30. Measurements and Analysis of Process Variability in 90nmCMOS
Citations:76
Authors: LT Pang, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 44 (5), 1655-1663

31. A general method in synthesis of pass-transistor circuits
Citations:75
Authors: D Marković, B Nikolić, VG Oklobdžija
Publication: Microelectronics Journal 31 (11-12), 991-998

32. Large-scale read/write margin measurement in 45nm CMOS SRAM arrays
Citations:71
Authors: Z Guo, A Carlson, LT Pang, K Duong, TJK Liu, B Nikolic
Publication: 2008 IEEE symposium on VLSI circuits, 42-43

33. SRAM read/write margin enhancements using FinFETs
Citations:65
Authors: A Carlson, Z Guo, S Balasubramanian, R Zlatanovici, TJK Liu, B Nikolic
Publication: IEEE transactions on very large scale integration (VLSI) systems 18 (6), 887-900

34. SRAM assist techniques for operation in a wide voltage range in 28-nm CMOS
Citations:64
Authors: B Zimmer, SO Toh, H Vo, Y Lee, O Thomas, K Asanovic, B Nikolic
Publication: IEEE Transactions on Circuits and Systems II: Express Briefs 59 (12), 853-857

35. Analysis of absorbing sets for array-based LDPC codes
Citations:63
Authors: L Dolecek, Z Zhang, V Anantharam, M Wainwright, B Nikolic
Publication: 2007 IEEE International Conference on Communications, 6261-6268

36. Design of energy-and cost-efficient massive MIMO arrays
Citations:61
Authors: A Puglielli, A Townley, G LaCaille, V Milovanović, P Lu, K Trotskovsky, ...
Publication: Proceedings of the IEEE 104 (3), 586-606

37. Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization
Citations:60
Authors: V Stojanovic, D Markovic, B Nikolic, MA Horowitz, RW Brodersen
Publication: Proceedings of the 28th European Solid-State Circuits Conference, 211-214

38. Background ADC calibration in digital domain
Citations:58
Authors: C Tsang, Y Chiu, J Vanderhaegen, S Hoyos, C Chen, R Brodersen, ...
Publication: 2008 IEEE Custom Integrated Circuits Conference, 301-304

39. PetaOp/Second FPGA signal processing for SETI and radio astronomy
Citations:58
Authors: A Parsons, D Backer, C Chang, D Chapman, H Chen, P Crescini, ...
Publication: 2006 Fortieth Asilomar Conference on Signals, Systems and Computers, 2031-2035

40. Combining dual-supply, dual-threshold and transistor sizing for power reduction
Citations:57
Authors: S Augsburger, B Nikolic
Publication: Proceedings. IEEE International Conference on Computer Design: VLSI in …

41. Evaluation of the low frame error rate performance of LDPC codes using importance sampling
Citations:56
Authors: L Dolecek, Z Zhang, M Wainwright, V Anantharam, B Nikolic
Publication: 2007 IEEE Information Theory Workshop, 202-207

42. Low-density parity-check code constructions for hardware implementation
Citations:55
Authors: E Liao, E Yeo, B Nikolic
Publication: 2004 IEEE International Conference on Communications (IEEE Cat. No …

43. Architectures and implementations of low-density parity check decoding algorithms
Citations:55
Authors: E Yeo, B Nikolic, V Anantharam
Publication: The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002 …

44. FinFET SRAM with enhanced read/write margins
Citations:54
Authors: A Carlson, Z Guo, S Balasubramanian, TK Liu, B Nikolic
Publication: 2006 IEEE international SOI Conferencee Proceedings, 105-106

45. Rapid design and analysis of communication systems using the BEE hardware emulation environment
Citations:54
Authors: C Chang, K Kuusilinna, B Richards, A Chen, N Chan, RW Brodersen, ...
Publication: 14th IEEE International Workshop on Rapid Systems Prototyping, 2003 …

46. A shared-well dual-supply-voltage 64-bit ALU
Citations:53
Authors: Y Shimazaki, R Zlatanovici, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 39 (3), 494-500

47. A 1.8 V 14 b 10 MS/s pipelined ADC in 0.18/spl mu/m CMOS with 99 dB SFDR
Citations:53
Authors: Y Chiu, PR Gray, B Nikolic
Publication: 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No …

48. Quantization effects in low-density parity-check decoders
Citations:51
Authors: Z Zhang, L Dolecek, M Wainwright, V Anantharam, B Nikolic
Publication: 2007 IEEE International Conference on Communications, 6231-6237

49. Power and area minimization for multidimensional signal processing
Citations:51
Authors: D Markovic, B Nikolic, RW Brodersen
Publication: IEEE Journal of Solid-State Circuits 42 (4), 922-934

50. Per-core DVFS with switched-capacitor converters for energy efficiency in manycore processors
Citations:49
Authors: R Jevtić, HP Le, M Blagojević, S Bailey, K Asanović, E Alon, B Nikolić
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (4), 723-730

51. Characterization of dynamic SRAM stability in 45 nm CMOS
Citations:49
Authors: SO Toh, Z Guo, TJK Liu, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 46 (11), 2702-2712

52. A 240ps 64b carry-lookahead adder in 90nm CMOS
Citations:48
Authors: S Kao, R Zlatanovici, B Nikolic
Publication: 2006 IEEE International Solid State Circuits Conference-Digest of Technical …

53. Performance and area scaling benefits of FD-SOI technology for 6-T SRAM cells at the 22-nm node
Citations:47
Authors: C Shin, MH Cho, Y Tsukamoto, BY Nguyen, C Mazuré, B Nikolic, TJK Liu
Publication: IEEE Transactions on electron devices 57 (6), 1301-1309

54. Cooperative communication for high-reliability low-latency wireless control
Citations:46
Authors: VN Swamy, S Suri, P Rigge, M Weiner, G Ranade, A Sahai, B Nikolić
Publication: 2015 IEEE International Conference on Communications (ICC), 4380-4386

55. Embedding mixed-signal design in systems-on-chip
Citations:46
Authors: JM Rabaey, F De Bernardinis, AM Niknejad, B Nikolic, ...
Publication: Proceedings of the IEEE 94 (6), 1070-1088

56. LDPC decoder architecture for high-data rate personal-area networks
Citations:43
Authors: M Weiner, B Nikolić, Z Zhang
Publication: 2011 IEEE International Symposium of Circuits and Systems (ISCAS), 1784-1787

57. Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: Experimental results
Citations:42
Authors: D Maksimovic, VG Oklobdzija, B Nikolic, KW Current
Publication: Proceedings of 1997 International Symposium on Low Power Electronics and …

58. Impact of random telegraph signals on Vminin 45nm SRAM
Citations:39
Authors: SO Toh, Y Tsukamoto, Z Guo, L Jones, TJK Liu, B Nikolić
Publication: 2009 IEEE International Electron Devices Meeting (IEDM), 1-4

59. An agile approach to building RISC-V microprocessors
Citations:38
Authors: Y Lee, A Waterman, H Cook, B Zimmer, B Keller, A Puggelli, J Kwak, ...
Publication: IEEE Micro 36 (2), 8-20

60. ASIC design and verification in an FPGA environment
Citations:38
Authors: D Markovic, C Chang, B Richards, H So, B Nikolic, RW Brodersen
Publication: 2007 IEEE Custom Integrated Circuits Conference, 737-740

61. Power-performance optimal 64-bit carry-lookahead adders
Citations:38
Authors: R Zlatanovici, B Nikolic
Publication: ESSCIRC 2004-29th European Solid-State Circuits Conference (IEEE Cat. No …

62. A RISC-V vector processor with simultaneous-switching switched-capacitor DC–DC converters in 28 nm FDSOI
Citations:37
Authors: B Zimmer, Y Lee, A Puggelli, J Kwak, R Jevtić, B Keller, S Bailey, ...
Publication: IEEE Journal of Solid-State Circuits 51 (4), 930-942

63. A Wideband 400 MHz-to-4 GHz Direct RF-to-Digital Multimode Receiver
Citations:37
Authors: C Wu, E Alon, B Nikolić
Publication: IEEE Journal of Solid-State Circuits 49 (7), 1639-1652

64. A 47 Gb/s LDPC decoder with improved low error rate performance
Citations:37
Authors: Z Zhang, V Anantharam, MJ Wainwright, B Nikolic
Publication: 2009 Symposium on VLSI Circuits, 286-287

65. 数字集成电路——电路, 系统与设计
Citations:34
Authors: JM Rabaey, A Chandrakasan, B Nikolic
Publication: 北京: 电 _ f 工业出版社, 237-238

66. Achieving 550 MHz in an ASIC methodology
Citations:34
Authors: DG Chinnery, B Nikolic, K Keutzer
Publication: Proceedings of the 38th annual Design Automation Conference, 420-425

67. Digital integrated circuits: a design perspective
Citations:33
Authors: Jan M.. Rabaey, A Chandrakasan, B Nikolić
Publication: 

68. A RISC-V vector processor with tightly-integrated switched-capacitor DC-DC converters in 28nm FDSOI
Citations:32
Authors: B Zimmer, Y Lee, A Puggelli, J Kwak, R Jevtic, B Keller, S Bailey, ...
Publication: 2015 Symposium on VLSI Circuits (VLSI Circuits), C316-C317

69. Measurements and analysis of process variability in 90nm CMOS
Citations:30
Authors: B Nikolic, LT Pang
Publication: 2006 8th International Conference on Solid-State and Integrated Circuit …

70. Sense amplifier-based flip-flop with asynchronous set and reset
Citations:30
Authors: W Jia, B Nikolic
Publication: US Patent 6,633,188

71. A fast, flexible, positive and negative adaptive body-bias generator in 28nm FDSOI
Citations:29
Authors: M Blagojević, M Cochet, B Keller, P Flatresse, A Vladimirescu, B Nikolić
Publication: 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 1-2

72. A highly reconfigurable 400–1700MHz receiver using a down-converting sigma-delta A/D with 59-dB SNR and 57-dB SFDR over 4-MHz bandwidth
Citations:29
Authors: R Winoto, B Nikolic
Publication: 2009 Symposium on VLSI Circuits, 142-143

73. Dynamic SRAM stability characterization in 45nm CMOS
Citations:28
Authors: SO Toh, Z Guo, B Nikolić
Publication: 2010 Symposium on VLSI Circuits, 35-36

74. 27.7 A scalable 1.5-to-6Gb/s 6.2-to-38.1 mW LDPC decoder for 60GHz wireless networks in 28nm UTBB FDSOI
Citations:27
Authors: M Weiner, M Blagojevic, S Skotnikov, A Burg, P Flatresse, B Nikolic
Publication: 2014 IEEE International Solid-State Circuits Conference Digest of Technical …

75. Sliding block (rate 8/9) trellis code for magnetic recording
Citations:27
Authors: B Nikolic, MT Leung
Publication: US Patent 6,081,210

76. The search for a practical iterative detector for magnetic recording
Citations:26
Authors: R Lynch, EM Kurtas, A Kuznetsov, E Yeo, B Nikolic
Publication: IEEE transactions on magnetics 40 (1), 213-218

77. FireSim: FPGA-accelerated cycle-exact scale-out system simulation in the public cloud
Citations:25
Authors: S Karandikar, H Mao, D Kim, D Biancolin, A Amid, D Lee, N Pemberton, ...
Publication: Proceedings of the 45th Annual International Symposium on Computer …

78. 6T SRAM design for wide voltage range in 28nm FDSOI
Citations:25
Authors: O Thomas, B Zimmer, B Pelloux-Prayer, N Planes, KC Akyel, L Ciampolini, ...
Publication: 2012 IEEE International SOI Conference (SOI), 1-2

79. Power and area efficient VLSI architectures for communication signal processing
Citations:25
Authors: D Markovic, B Nikolic, RW Brodersen
Publication: 2006 IEEE International Conference on Communications 7, 3223-3228

80. Design trade-offs of a 6T FinFET SRAM cell in the presence of variations
Citations:24
Authors: E Chin, M Dunga, B Nikolic
Publication: Proc. IEEE Symp. VLSI Circuits, 445-449

81. Network coding for high-reliability low-latency wireless control
Citations:23
Authors: VN Swamy, P Rigge, G Ranade, A Sahai, B Nikolić
Publication: 2016 IEEE Wireless Communications and Networking Conference Workshops (WCNCW …

82. Circuit-performance implications for double-gate MOSFET scaling below 25 nm
Citations:23
Authors: S Balasubramanian, L Chang, B Nikolic, TJ King
Publication: Proc. Silicon Nanoelectronics Workshop, 16-17

83. Sense amplifier based flip-flop
Citations:23
Authors: B Nikolic, W Jia
Publication: US Patent 6,107,853

84. BOOMv2: an open-source out-of-order RISC-V core
Citations:22
Authors: C Celio, PF Chiu, B Nikolic, DA Patterson, K Asanovic
Publication: First Workshop on Computer Architecture Research with RISC-V (CARRV)

85. Technology variability from a design perspective
Citations:22
Authors: B Nikolic, JH Park, J Kwak, B Giraud, Z Guo, LT Pang, SO Toh, R Jevtic, ...
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 58 (9), 1996-2009

86. Performance and yield benefits of quasi-planar bulk CMOS technology for 6-T SRAM at the 22-nm node
Citations:22
Authors: C Shin, N Damrongplasit, X Sun, Y Tsukamoto, B Nikolic, TJK Liu
Publication: IEEE Transactions on Electron Devices 58 (7), 1846-1854

87. Real-time cooperative communication for automation over wireless
Citations:21
Authors: VN Swamy, S Suri, P Rigge, M Weiner, G Ranade, A Sahai, B Nikolić
Publication: IEEE Transactions on Wireless Communications 16 (11), 7168-7183

88. Quantize-map-and-forward relaying: Coding and system design
Citations:21
Authors: V Nagpal, IH Wang, M Jorgovanovic, D Tse, B Nikolić
Publication: 2010 48th Annual Allerton Conference on Communication, Control, and …

89. Digital Integrated Circuits: A Design perspective 2e Prentice-Hall
Citations:21
Authors: JM Rabaey, A Chandrakasan, B Nikolic
Publication: Upper saddle River, NJ

90. A 1–190MSample/s 8–64 tap energy-efficient reconfigurable FIR filter for multi-mode wireless communication
Citations:20
Authors: F Sheikh, M Miller, B Richards, D Marković, B Nikolić
Publication: 2010 Symposium on VLSI Circuits, 207-208

91. SRAM stability characterization using tunable ring oscillators in 45nm CMOS
Citations:20
Authors: J Tsai, SO Toh, Z Guo, LT Pang, TJK Liu, B Nikolic
Publication: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), 354-355

92. A 70GOPS, 34mW Multi-Carrier MIMO Chip in 3.5 mm/sup~
Citations:20
Authors: D Markovic, R Brodersen, B Nikolic
Publication: 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers., 158-159

93. Digital Integrated Circuits, A Design Perspective, 2nd 2002
Citations:20
Authors: JM Rabaey, A Chandrakasan, B Nikolic
Publication: Prentice Hall, Englewood Cliffs, NJ

94. Planar fully depleted SOI technology: The convergence of high performance and low power towards multimedia mobile applications
Citations:19
Authors: B Pelloux-Prayer, M Blagojević, O Thomas, A Amara, A Vladimirescu, ...
Publication: 2012 IEEE Faible Tension Faible Consommation, 1-4

95. Analysis of the relationship between random telegraph signal and negative bias temperature instability
Citations:19
Authors: Y Tsukamoto, SO Toh, C Shin, A Mairena, TJK Liu, B Nikolić
Publication: 2010 IEEE International Reliability Physics Symposium, 1117-1121

96. Finfet-based sram with feedback
Citations:19
Authors: Z Guo, S Balasubramanian, R Zlatanovici, TJ King, B Nikolic
Publication: US Patent App. 11/622,305

97. Power–performance optimization for custom digital circuits
Citations:19
Authors: R Zlatanovici, B Nikolić
Publication: International Workshop on Power and Timing Modeling, Optimization and …

98. A scalable massive MIMO array architecture based on common modules
Citations:18
Authors: A Puglielli, N Narevsky, P Lu, T Courtade, G Wright, B Nikolic, E Alon
Publication: 2015 IEEE International Conference on Communication Workshop (ICCW), 1310-1315

99. Circuit design in nanoscale FDSOI technologies
Citations:18
Authors: B Nikolić, M Blagojević, O Thomas, P Flatresse, A Vladimirescu
Publication: 2014 29th International Conference on Microelectronics Proceedings-MIEL 2014 …

100. Multiple-input relay design for more compact implementation of digital logic circuits
Citations:18
Authors: J Jeon, L Hutin, R Jevtic, N Liu, Y Chen, R Nathanael, W Kwon, ...
Publication: IEEE Electron Device Letters 33 (2), 281-283

101. Simplified branch metric and method
Citations:18
Authors: MMT Leung, LKC Fu, B Nikolic, JKS Chiu
Publication: US Patent 6,704,903

102. Implementation of high throughput soft output Viterbi decoders
Citations:18
Authors: E Yeo, SA Augsburger, WR Davis, B Nikolic
Publication: IEEE Workshop on Signal Processing Systems, 146-151

103. Cooperative multiplexing in the multiple antenna half duplex relay channel
Citations:17
Authors: V Nagpal, S Pawar, D Tse, B Nikolic
Publication: 2009 IEEE International Symposium on Information Theory, 1438-1442

104. Analysis and design of integrated active cancellation transceiver for frequency division duplex systems
Citations:16
Authors: L Calderin, S Ramakrishnan, A Puglielli, E Alon, B Nikolić, AM Niknejad
Publication: IEEE Journal of Solid-State Circuits 52 (8), 2038-2054

105. An FD/FDD transceiver with RX band thermal, quantization, and phase noise rejection and> 64dB TX signal cancellation
Citations:16
Authors: S Ramakrishnan, L Calderin, A Niknejad, B Nikolić
Publication: 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 352-355

106. An interference-resilient wideband mixer-first receiver with lo leakage suppression and I/Q correlated orthogonal calibration
Citations:16
Authors: C Wu, Y Wang, B Nikolić, C Hull
Publication: IEEE transactions on microwave theory and techniques 64 (4), 1088-1101

107. Coding and system design for quantize-map-and-forward relaying
Citations:16
Authors: V Nagpal, IH Wang, M Jorgovanovic, D Tse, B Nikolic
Publication: IEEE Journal on Selected Areas in Communications 31 (8), 1423-1435

108. A 2 Gb/s 5.6 mW digital LOS/NLOS equalizer for the 60 GHz band
Citations:16
Authors: JH Park, B Richards, B Nikolic
Publication: IEEE Journal of Solid-State Circuits 46 (11), 2524-2534

109. A 15 MHz to 600 MHz, 20 mW, 0.38 mm Split-Control, Fast Coarse Locking Digital DLL in 0.13 m CMOS
Citations:16
Authors: S Hoyos, CW Tsang, J Vanderhaegen, Y Chiu, Y Aibara, H Khorramabadi, ...
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (3), 564-568

110. Reduced complexity compression algorithms for direct-write maskless lithography systems
Citations:16
Authors: HI Liu, V Dai, A Zakhor, B Nikolic
Publication: Journal of Micro/Nanolithography, MEMS, and MOEMS 6 (1), 013007

111. PLL on-chip jitter measurement: Analysis and design
Citations:16
Authors: S Vamvakos, V Stojanovic, J Zerbe, C Werner, D Draper, B Nikolic
Publication: 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers., 73-74

112. A general method of feedback amplifier analysis
Citations:16
Authors: B Nikolic, M Slavoljub
Publication: ISCAS'98. Proceedings of the 1998 IEEE International Symposium on Circuits …

113. A 65nm CMOS transceiver with integrated active cancellation supporting FDD from 1GHz to 1.8 GHz at+ 12.6 dBm TX power leakage
Citations:15
Authors: S Ramakrishnan, L Calderin, A Puglielli, E Alon, A Niknejad, B Nikolić
Publication: 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 1-2

114. Impact of random telegraph signaling noise on SRAM stability
Citations:15
Authors: SO Toh, TJK Liu, B Nikolić
Publication: 2011 Symposium on VLSI Technology-Digest of Technical Papers, 204-205

115. Compensation of systematic variations through optimal biasing of SRAM wordlines
Citations:15
Authors: A Carlson, Z Guo, LT Pang, TJK Liu, B Nikolic
Publication: 2008 IEEE Custom Integrated Circuits Conference, 411-414

116. Phase noise scaling and tracking in OFDM multi-user beamforming arrays
Citations:14
Authors: A Puglielli, G LaCaille, AM Niknejad, G Wright, B Nikolić, E Alon
Publication: 2016 IEEE International Conference on Communications (ICC), 1-6

117. A 1.5 GS/s 4096-point digital spectrum analyzer for space-borne applications
Citations:14
Authors: B Richards, N Nicolici, H Chen, K Chao, R Abiad, D Werthimer, B Nikolic
Publication: 2009 IEEE Custom Integrated Circuits Conference, 499-502

118. Layout decompression chip for maskless lithography
Citations:14
Authors: B Nikolic, B Wild, V Dai, YA Shroff, B Warlick, A Zakhor, WG Oldham
Publication: Emerging Lithographic Technologies VIII 5374, 1092-1099

119. BAG2: A process-portable framework for generator-based AMS circuit design
Citations:13
Authors: E Chang, J Han, W Bae, Z Wang, N Narevsky, B NikoliC, E Alon
Publication: 2018 IEEE Custom Integrated Circuits Conference (CICC), 1-8

120. Discrete-time, linear periodically time-variant phase-locked loop model for jitter analysis
Citations:13
Authors: SD Vamvakos, V Stojanovic, B Nikolic
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 58 (6), 1211-1224

121. Design and optimization of sense-amplifier-based flip-flops
Citations:13
Authors: B Nikolic, VG Oklobdzija
Publication: Proceedings of the 25th European Solid-State Circuits Conference, 410-413

122. Simpler, more efficient design
Citations:12
Authors: B Nikolić
Publication: ESSCIRC Conference 2015-41st European Solid-State Circuits Conference …

123. Raven: A 28nm RISC-V vector processor with integrated switched-capacitor DC-DC converters and adaptive clocking
Citations:12
Authors: Y Lee, B Zimmer, A Waterman, A Puggelli, J Kwak, R Jevtic, B Keller, ...
Publication: 2015 IEEE Hot Chips 27 Symposium (HCS), 1-45

124. Hierarchical modeling of spatial variability with a 45nm example
Citations:12
Authors: K Qian, B Nikolić, CJ Spanos
Publication: Design for Manufacturability through Design-Process Integration III 7275, 727505

125. Phase-locked loop architecture for adaptive jitter optimization
Citations:12
Authors: SD Vamvakos, C Werner, B Nikolic
Publication: 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No …

126. A RISC-V processor SoC with integrated power management at submicrosecond timescales in 28 nm FD-SOI
Citations:11
Authors: B Keller, M Cochet, B Zimmer, J Kwak, A Puggelli, Y Lee, M Blagojević, ...
Publication: IEEE Journal of Solid-State Circuits 52 (7), 1863-1875

127. A passive-mixer-first receiver with LO leakage suppression, 2.6 dB NF,> 15dBm wide-band IIP3, 66dB IRR supporting non-contiguous carrier aggregation
Citations:11
Authors: C Wu, Y Wang, B Nikolic, C Hull
Publication: 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 155-158

128. Real-Time System-on-a-Chip Emulation
Citations:11
Authors: K Kuusilinna, C Chang, HM Bluethgen, WR Davis, B Richards, B Nikolić, ...
Publication: Winning the SoC Revolution, 229-253

129. Parameter-specific ring oscillator for process monitoring at the 45 nm node
Citations:10
Authors: LTN Wang, N Xu, SO Toh, AR Neureuther, TJK Liu, B Nikolic
Publication: IEEE Custom Integrated Circuits Conference 2010, 1-4

130. Circuitos integrados digitales: una perspectiva de diseño
Citations:10
Authors: JM Rabaey, A Chandrakasan, B Nikolić
Publication: Pearson Educación

131. Reduced-complexity sequence detection
Citations:10
Authors: B Nikolic, L Fu, M Leung, VG Oklobdzija, R Yamasaki
Publication: US Patent 6,553,541

132. A differential 2R crosspoint RRAM array with zero standby current
Citations:9
Authors: PF Chiu, B Nikolić
Publication: IEEE Transactions on Circuits and Systems II: Express Briefs 62 (5), 461-465

133. Dynamic single-p-well SRAM bitcell characterization with back-bias adjustment for optimized wide-voltage-range SRAM operation in 28nm UTBB FD-SOI
Citations:9
Authors: O Thomas, B Zimmer, SO Toh, L Ciampolini, N Planes, R Ranica, ...
Publication: 2014 IEEE International Electron Devices Meeting, 3.4. 1-3.4. 4

134. OxRAM-based non volatile flip-flop in 28nm FDSOI
Citations:9
Authors: N Jovanović, O Thomas, E Vianello, JM Portal, B Nikolić, L Naviner
Publication: 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS …

135. Discrete time processing of RF signals
Citations:9
Authors: R Winoto, B Nikolic, G Hueber, RB Staszewski
Publication: Multi-mode/multi-band RF transceivers for wireless communications: advanced …

136. A high-throughput, flexible LDPC decoder for multi-Gb/s wireless personal area networks
Citations:9
Authors: M Weiner, B Nikolic
Publication: UCB Technical Report

137. Tri-gate bulk CMOS technology for improved SRAM scalability
Citations:9
Authors: C Shin, B Nikolic, TJK Liu, CH Tsai, MH Wu, CF Chang, YR Liu, CY Kao, ...
Publication: 2010 Proceedings of the European Solid State Device Research Conference, 142-145

138. Fast nonlinear deterministic calibration of pipelined A/D Converters
Citations:9
Authors: T Oshima, T Takahashi, T Yamawaki, C Tsang, D Stepanovic, B Nikolic
Publication: 2008 51st Midwest Symposium on Circuits and Systems, 914-917

139. Reduced complexity compression algorithms for direct-write maskless lithography systems
Citations:9
Authors: HI Liu, V Dai, A Zakhor, B Nikolic
Publication: Emerging Lithographic Technologies X 6151, 61512B

140. Digital Integrated Circuits. 2003
Citations:9
Authors: J Rabaey, A Chandrakasan, B Nikolic
Publication: Pearson Education,

141. Predicting wireless channels for ultra-reliable low-latency communications
Citations:8
Authors: VN Swamy, P Rigge, G Ranade, B Nikolic, A Sahai
Publication: 2018 IEEE International Symposium on Information Theory (ISIT), 2609-2613

142. A double-tail sense amplifier for low-voltage SRAM in 28nm technology
Citations:8
Authors: PF Chiu, B Zimmer, B Nikolić
Publication: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), 181-184

143. Quasi-planar bulk CMOS technology for improved SRAM scalability
Citations:8
Authors: C Shin, CH Tsai, MH Wu, CF Chang, YR Liu, CY Kao, GS Lin, KL Chiu, ...
Publication: Solid-State Electronics 65, 184-190

144. SRAM cell design considerations for SOI technology
Citations:8
Authors: TJK Liu, C Shin, MH Cho, X Sun, B Nikolic, B Nguyen
Publication: 2009 IEEE International SOI Conference, 1-4

145. A 1.2 V, 10.8 mW, 500kHz sigma-delta modulator with 84dB SNDR and 96dB SFDR
Citations:8
Authors: C Tsang, Y Chiu, B Nikolic
Publication: 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers., 162-163

146. Wireless channel dynamics and robustness for ultra-reliable low-latency communications
Citations:7
Authors: VN Swamy, P Rigge, G Ranade, B Nikolić, A Sahai
Publication: IEEE Journal on Selected Areas in Communications 37 (4), 705-720

147. A self-adjustable clock generator with wide dynamic range in 28 nm FDSOI
Citations:7
Authors: J Kwak, B Nikolić
Publication: IEEE Journal of Solid-State Circuits 51 (10), 2368-2379

148. Low-power inductorless RF receiver front-end with IIP2 calibration through body bias control in 28nm UTBB FDSOI
Citations:7
Authors: D Danilovic, V Milovanovic, A Cathelin, A Vladimirescu, B Nikolic
Publication: 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 87-90

149. Opportunities for fine-grained adaptive voltage scaling to improve system-level energy efficiency
Citations:7
Authors: B Keller, B Nikolic, K Asanović
Publication: EECS Department, University of California

150. A dual-mode, correlation-based spectrum sensing receiver for TV white space applications achieving− 104dBm sensitivity
Citations:7
Authors: X Xiao, B Nikolic
Publication: 2014 IEEE Radio Frequency Integrated Circuits Symposium, 317-320

151. A 0.4 GHz–4 GHz direct RF-to-digital ΣΔ multi-mode receiver
Citations:7
Authors: C Wu, B Nikolic
Publication: 2013 Proceedings of the ESSCIRC (ESSCIRC), 275-278

152. Power-performance optimal dsp architectures and asic implementation
Citations:7
Authors: F Sheikh, M Ler, R Zlatanovici, D Markovic, B Nikolic
Publication: 2006 Fortieth Asilomar Conference on Signals, Systems and Computers, 1480-1485

153. The CMOS inverter
Citations:7
Authors: JM Rabaey, A Chandrakasan, B Nikolic
Publication: Digital integrated circuits: A design perspective, 144-192

154. Iteartive Decoding Algorithms and Their Implementation
Citations:7
Authors: E Yeo, P Pakzad, E Liao, B Nikolic, V Anantharam
Publication: Project Report 2, 01-061

155. A 225 μm Probe Single-Point Calibration Digital Temperature Sensor Using Body-Bias Adjustment in 28 nm FD-SOI CMOS
Citations:6
Authors: M Cochet, B Keller, S Clerc, F Abouzeid, A Cathelin, JL Autran, P Roche, ...
Publication: IEEE Solid-State Circuits Letters 1 (1), 14-17

156. Sub-microsecond adaptive voltage scaling in a 28nm FD-SOI processor SoC
Citations:6
Authors: B Keller, M Cochet, B Zimmer, Y Lee, M Blagojevic, J Kwak, A Puggelli, ...
Publication: ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, 269-272

157. Joint impact of random variations and RTN on dynamic writeability in 28nm bulk and FDSOI SRAM
Citations:6
Authors: B Zimmer, O Thomas, SO Toh, T Vincent, K Asanović, B Nikolić
Publication: 2014 44th European Solid State Device Research Conference (ESSDERC), 98-101

158. SRAM yield enhancement with thin-BOX FD-SOI
Citations:6
Authors: C Shin, MH Cho, Y Tsukamoto, BY Nguyen, B Nikolic, TJK Liu
Publication: 2009 IEEE International SOI Conference, 1-2

159. Fixed-and variable-length ring oscillators for variability characterization in 45nm CMOS
Citations:6
Authors: JH Park, LT Pang, K Duong, B Nikolic
Publication: 2009 IEEE Custom Integrated Circuits Conference, 519-522

160. Discrete-time, cyclostationary phase-locked loop model for jitter analysis
Citations:6
Authors: SD Vamvakos, V Stojanovic, B Nikolic
Publication: 2009 IEEE Custom Integrated Circuits Conference, 637-640

161. Hypersensitive parameter-identifying ring oscillators for lithography process monitoring
Citations:6
Authors: LTN Wang, WJ Poppe, LT Pang, AR Neureuther, E Alon, B Nikolic
Publication: Design for Manufacturability through Design-Process Integration II 6925, 69250P

162. A 1.1-Gb/s 4092-bit low-density parity-check decoder
Citations:6
Authors: E Yeo, B Nikolic
Publication: 2005 IEEE Asian Solid-State Circuits Conference, 237-240

163. Digital Integrated Circuits
Citations:6
Authors: B Nikolic, A Chandrakasan, JM Rabaey
Publication: Englewood Cliffs, NJ: Prentice-Hall

164. Reprogrammable Redundancy for SRAM-Based Cache Reduction in a 28-nm RISC-V Processor
Citations:5
Authors: B Zimmer, PF Chiu, B Nikolić, K Asanović
Publication: IEEE Journal of Solid-State Circuits 52 (10), 2589-2600

165. A 65-nm CMOS wideband TDD front-end with integrated T/R switching via PA re-use
Citations:5
Authors: X Xiao, A Pratt, B Yang, A Wang, AM Niknejad, E Alon, B Nikolić
Publication: IEEE Journal of Solid-State Circuits 52 (7), 1768-1782

166. On-chip I–V variability and random telegraph noise characterization in 28 nm CMOS
Citations:5
Authors: A Whitcombe, S Taylor, M Denham, V Milovanović, B Nikolić
Publication: 2016 46th European Solid-State Device Research Conference (ESSDERC), 248-251

167. Design considerations for reliable OxRAM-based non-volatile flip-flops in 28nm FD-SOI technology
Citations:5
Authors: N Jovanovic, O Thomas, E Vianello, B Nikolić, L Naviner
Publication: 2016 IEEE International Symposium on Circuits and Systems (ISCAS), 1146-1149

168. A frequency-reconfigurable multi-standard 65nm CMOS digital transmitter with LTCC interposers
Citations:5
Authors: NC Kuo, B Yang, C Wu, L Kong, A Wang, M Reiha, E Alon, AM Niknejad, ...
Publication: 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC), 345-348

169. Resilient design methodology for Energy-Efficient SRAM
Citations:5
Authors: B Zimmer, B Nikolic, K Asanovic
Publication: MS report, EECS, UC Berkeley

170. A 2-Gb/s 5.6-mW Digital Equalizer for a LOS/NLOS Receiver in the 60GHz Band
Citations:5
Authors: JH Park, B Richards, B Nikolic
Publication: 2010 IEEE Asian Solid-State Circuits Conference, 1-4

171. Segmented tri-gate bulk CMOS technology for device variability improvement
Citations:5
Authors: CH Tsai, TJK Liu, SH Tsai, CF Chang, YM Tseng, R Liao, RM Huang, ...
Publication: Proceedings of 2010 International Symposium on VLSI Technology, System and …

172. Parameter-specific electronic measurement and analysis of sources of variation using ring oscillators
Citations:5
Authors: LTN Wang, LT Pang, AR Neureuther, B Nikolić
Publication: Design for Manufacturability through Design-Process Integration III 7275, 72750L

173. A 15 MHz – 600 MHz, 20 mW, 0.38 mm2, fast coarse locking digital DLL in 0.13μm CMOS
Citations:5
Authors: S Hoyos, CW Tsang, J Vanderhaegen, Y Chiu, Y Aibara, H Khorramabadi, ...
Publication: ESSCIRC 2008-34th European Solid-State Circuits Conference, 90-93

174. Coping with interconnect
Citations:5
Authors: JM Rabaey, A Chandrakasan, B Nikolic
Publication: Digital Integrated Circuits, A Design, Perspective

175. A Hierarchical, Automated Design Flow for Low-power, High-throughput Digital Signal Processing IC's
Citations:5
Authors: WR Davis, N Zhang, K Camera, D Markovic, T Smilkstein, N Chan, ...
Publication: University of California, Berkeley

176. An automated design flow for low-power, high-throughput, dedicated signal processing systems
Citations:5
Authors: WR Davis, N Zhang, K Camera, D Markovic, T Smilkstein, N Chan, ...
Publication: Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems …

177. Reduced complexity sequence detection for high-order partial response channels
Citations:5
Authors: M Leung, B Nikolic, LKC Fu, T Jeon
Publication: IEEE Journal on Selected Areas in Communications 19 (4), 649-661

178. A rate 8/9 sliding block trellis code with stationary detector for magnetic recording
Citations:5
Authors: B Nikolic, M Leung, L Fu
Publication: 1999 IEEE International Conference on Communications (Cat. No. 99CH36311) 3 …

179. A 28nm FDSOI 8192-point digital ASIC spectrometer from a Chisel generator
Citations:4
Authors: S Bailey, J Wright, N Mehta, R Hochman, R Jarnot, V Milovanović, ...
Publication: 2018 IEEE Custom Integrated Circuits Conference (CICC), 1-4

180. A 550–2260MHz self-adjustable clock generator in 28nm FDSOI
Citations:4
Authors: J Kwak, B Nikolić
Publication: 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC), 1-4

181. SRAM design in fully-depleted SOI technology
Citations:4
Authors: B Nikolic, C Shin, MH Cho, X Sun, TJK Liu, BY Nguyen
Publication: Proceedings of 2010 IEEE International Symposium on Circuits and Systems …

182. Hardware implementation of Block GC3 lossless compression algorithm for direct-write lithography systems
Citations:4
Authors: HI Liu, B Richards, A Zakhor, B Nikolic
Publication: Alternative Lithographic Technologies II 7637, 763716

183. Wafer scale distributed radio
Citations:4
Authors: AM Niknejad, E Alon, B Nikolic, J Rabaey
Publication: CALIFORNIA UNIV BERKELEY BERKELEY WIRELESS CENTER

184. Design of LDPC decoders for low error rate performance
Citations:4
Authors: Z Zhang, L Dolecek, B Nikolic, V Anantharam, MJ Wainwright
Publication: submitted to IEEE Trans. on Communications

185. A 6-b DAC and Analog DRAM for a Maskiess Lithography Interface in 90 nm CMOS
Citations:4
Authors: D Fang, R Roberts, B Nikolic
Publication: 2006 IEEE Asian Solid-State Circuits Conference, 423-426

186. Rate 8/9 sliding block distance-enhancing code with stationary detector
Citations:4
Authors: B Nikolic, MMT Leung, LKC Fu
Publication: IEEE transactions on magnetics 37 (3), 1168-1174

187. A real-time, analog/digital co-designed 1.89-GHz bandwidth, 175-kHz resolution sparse spectral analysis RISC-V SoC in 16-nm FinFET
Citations:3
Authors: A Wang, W Bae, J Han, S Bailey, P Rigge, O Ocal, Z Wang, ...
Publication: ESSCIRC 2018-IEEE 44th European Solid State Circuits Conference (ESSCIRC …

188. ACED: A hardware library for generating DSP systems
Citations:3
Authors: A Wang, P Rigge, A Izraelevitz, C Markley, J Bachrach, B Nikolić
Publication: Proceedings of the 55th Annual Design Automation Conference, 61

189. An out-of-order RISC-V processor with resilient low-voltage operation in 28nm CMOS
Citations:3
Authors: PF Chiu, C Celio, K Asanović, D Patterson, B Nikolić
Publication: 2018 IEEE Symposium on VLSI Circuits, 61-62

190. A wideband all-digital CMOS RF transmitter on HDI interposers with high power and efficiency
Citations:3
Authors: NC Kuo, B Yang, A Wang, L Kong, C Wu, VP Srini, E Alon, B Nikolić, ...
Publication: IEEE Transactions on Microwave Theory and Techniques 65 (11), 4724-4743

191. Relay scheduling and interference cancellation for quantize-map-and-forward cooperative relaying
Citations:3
Authors: M Jorgovanovic, M Weiner, D Tse, B Nikolić, IH Wang, V Nagpal
Publication: 2013 IEEE International Symposium on Information Theory, 1959-1963

192. Low Power Spectrum Sensing for Cognitive Radio Applications
Citations:3
Authors: X Xiao, B Nikolic
Publication: Dissertaçao de Mestrado, University of California at Berkeley, Berkeley, EUA

193. Fractionally spaced equalizer for a NLOS receiver in the 60 GHz band
Citations:3
Authors: S Binggeli, B Nikolic
Publication: Master Thesis, Berkeley University of California

194. Low error rate LDPC decoders
Citations:3
Authors: Z Zhang, L Dolecek, P Lee, V Anantharam, MJ Wainwright, B Richards, ...
Publication: 2009 Conference Record of the Forty-Third Asilomar Conference on Signals …

195. Downconverting sigma-delta A/D converter for a reconfigurable RF receiver
Citations:3
Authors: R Winoto, B Nikolic
Publication: University of California, Berkeley

196. High throughput VLSI architectures for iterative decoders.
Citations:3
Authors: E Yeo
Publication: 

197. Energy-delay optimization of thin-body MOSFETs for the sub-15 nm regime
Citations:3
Authors: S Balasubramanian, JL Garrett, V Vidya, B Nikolic, TJ King
Publication: 2004 IEEE International SOI Conference (IEEE Cat. No. 04CH37573), 27-29

198. Mixed-signal data interface for maskless lithography
Citations:3
Authors: B Warlick, B Nikolic
Publication: Emerging Lithographic Technologies VIII 5374, 619-627

199. L7: Memory Basics and Timing
Citations:3
Authors: N Ickes, J Rabaey, A Chandrakasan, B Nikolic, Y Wu
Publication: 

200. The devices
Citations:3
Authors: JM Rabaey, AP Chandrakasan, B Nikolic
Publication: Digital integrated circuits: a design perspective, 2nd edn. Pearson …

201. List Viterbi decoding with continuous error detection for magnetic recording
Citations:3
Authors: D Petrovic, B Nikolic, K Ramchandran
Publication: GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No. 01CH37270 …

202. Low-power CMOS RC oscillators based on current conveyors
Citations:3
Authors: J Popovic, B Nikolic, KW Current, A Pavasovic, D Vasiljevic
Publication: 2000 22nd International Conference on Microelectronics. Proceedings (Cat. No …

203. Reduced-complexity sequence detection for E/sup 2/PR4 magnetic recording channel
Citations:3
Authors: B Nikolic, M Leung, L Fu, VG Oklobdzija, R Yamasaki
Publication: Seamless Interconnection for Universal Services. Global Telecommunications …

204. Design and experimental verification of a CMOS adiabatic logic with single-phase power-clock supply
Citations:3
Authors: D Maksimovic, VG Oklobdzija, B Nikolic, KW Current
Publication: Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to …

205. Digital Integrated Circuits, a design perspective, 2003
Citations:3
Authors: JM Rabey, A Chandrakasan, B Nikolic
Publication: Prentice Hall, Chapter one

206. A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET
Citations:2
Authors: S Bailey, J Han, P Rigge, R Lin, E Chang, H Mao, Z Wang, C Markley, ...
Publication: 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), 285-288

207. Generating the next wave of custom silicon
Citations:2
Authors: B Nikolic, E Alon, K Asanovic
Publication: ESSCIRC 2018-IEEE 44th European Solid State Circuits Conference (ESSCIRC), 6-11

208. A 0.4-to-4-GHz All-Digital RF Transmitter Package With a Band-Selecting Interposer Combining Three Wideband CMOS Transmitters
Citations:2
Authors: NC Kuo, B Yang, A Wang, L Kong, C Wu, VP Srini, E Alon, B Nikolić, ...
Publication: IEEE Transactions on Microwave Theory and Techniques 66 (11), 4967-4984

209. Network coding for real-time wireless communication for automation
Citations:2
Authors: VN Swamy, P Rigge, G Ranade, A Sahai, B Nikolic
Publication: arXiv preprint arXiv:1803.05143

210. A 65-nm CMOS RF Power DAC With 24- to 42-dB Third-Harmonic Cancellation and Up to 18-dB Mixed-Signal Filtering
Citations:2
Authors: B Yang, EY Chang, AM Niknejad, B Nikolić, E Alon
Publication: IEEE Journal of Solid-State Circuits 53 (4), 1127-1138

211. Designing digital signal processors with RocketChip
Citations:2
Authors: P Rigge, B Nikolic
Publication: Second workshop on computer architecture research with RISC-V (CARRV 2018)

212. Reprogrammable redundancy for cache Vminreduction in a 28nm RISC-V processor
Citations:2
Authors: B Zimmer, PF Chiu, B Nikolić, K Asanović
Publication: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), 121-124

213. Splash: Single-chip planetary low-power asic spectrometer with high-resolution
Citations:2
Authors: R Hochman, M Wagner, B Richards
Publication: Technical Report No. UCB/EECS-2014-230

214. ‘The xG Vision: Making the Internet truly wireless
Citations:2
Authors: AM Niknejad, E Alon, B Nikolic, J Rabaey, J Wawrzynek, AC Arias, ...
Publication: EE290C lecture

215. Power-limited design
Citations:2
Authors: B Nikolic
Publication: 2007 14th IEEE International Conference on Electronics, Circuits and Systems …

216. Peak-to-Average Power Ratio Reduction in an FDM Broadcast System
Citations:2
Authors: Z Zhang, R Winoto, A Bahai, B Nikolic
Publication: 2007 IEEE Workshop on Signal Processing Systems, 25-30

217. SYSTEMS-ON-CHIP: DESIGN AND INTEGRATION
Citations:2
Authors: R Saleh, S Wilton, S Mirabbasi, A Hu, M Greenstreet, G Lemieux, ...
Publication: Proceedings of the IEEE 94 (6)

218. Power–performance optimization for custom digital circuits
Citations:2
Authors: R Zlatanovici, B Nikolić
Publication: Journal of Low Power Electronics 2 (1), 113-120

219. Performance of deeply-scaled, power-constrained circuits
Citations:2
Authors: B Nikolić, L Chang, TJ King
Publication: In International Conference on Solid State Devices and Materials

220. Real-time system-on-a-chip emulation: emulation driven system design with direct mapped virtual components
Citations:2
Authors: K Kuusilinna, C Chang, H Bluethgen, W Rhett, B Richards, B Nikolić, ...
Publication: in Winning the SoC Revolution

221. VLSI Architectures for High-Speed Iterative Decoders
Citations:2
Authors: E Yeo, B Nikolic
Publication: BWRC Winter Retreat, 1

222. A Single-Phase Clock High-Performance BiCMOS Latch
Citations:2
Authors: B Nikolic, V Oklobdzija
Publication: 7th Internat. Symp. on IC Technology, Systems & Applications (ISIC-97 …

223. The Wire
Citations:2
Authors: JM Rabaey, A Chandrakasan, B Nikolic
Publication: Digital Integrated Circuits-A Design Perspective, 2nd Edition. Prentice-Hall …

224. A Real-Time, 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET
Citations:1
Authors: A Wang, W Bae, J Han, S Bailey, O Ocal, P Rigge, Z Wang, ...
Publication: IEEE Journal of Solid-State Circuits 54 (7), 1993-2008

225. BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS
Citations:1
Authors: C Celio, PF Chiu, K Asanović, B Nikolić, D Patterson
Publication: IEEE Micro 39 (2), 52-60

226. Cache Resiliency Techniques for a Low-Voltage RISC-V Out-of-Order Processor in 28-nm CMOS
Citations:1
Authors: PF Chiu, C Celio, K Asanović, B Nikolić, D Patterson
Publication: IEEE Solid-State Circuits Letters 1 (12), 229-232

227. A 0.25–1.7-GHz, 3.9–13.7-mW Power-Scalable,− 10-dBm Harmonic Blocker-Tolerant Mixer-First RF-to-Digital Receiver for Massive MIMO Applications
Citations:1
Authors: K Trotskovsky, A Whitcombe, G Lacaille, A Puglielli, P Lu, Z Wang, ...
Publication: IEEE Solid-State Circuits Letters 1 (2), 38-41

228. On-chip spur and phase noise cancellation techniques
Citations:1
Authors: YA Li, M Mar, B Nikolić, AM Niknejad
Publication: 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), 109-112

229. Use of Phase Delay Analysis for Evaluating Wideband Circuits: An Alternative to Group Delay Analysis
Citations:1
Authors: W Bae, B Nikolić, DK Jeong
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (12 …

230. A 65nm CMOS I/Q RF power DAC with 24–42dB 3rdharmonic cancellation and up to 18dB mixed-signal filtering
Citations:1
Authors: B Yang, EY Chang, A Niknejad, B Nikolić, E Alon
Publication: 2017 Symposium on VLSI Circuits, C302-C303

231. Flexible integrated architectures for frequency division duplex communication
Citations:1
Authors: L Calderin, S Ramakrishnan, E Alon, B Nikolic, AM Niknejad
Publication: 

232. A yield optimization methodology for mixed-signal circuits
Citations:1
Authors: A Papadopoulou, B Nikolic
Publication: 2017 IEEE Custom Integrated Circuits Conference (CICC), 1-4

233. BOOM v2
Citations:1
Authors: C Celio, PF Chiu, B Nikolic, D Patterson, K Asanovic
Publication: CARRV

234. On-chip supply power measurement and waveform reconstruction in a 28nm FD-SOI processor SoC
Citations:1
Authors: M Cochet, A Puggelli, B Keller, B Zimmer, M Blagojevic, S Clerc, P Roche, ...
Publication: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), 125-128

235. Design insights for reliable energy efficient OxRAM-based flip-flop in 28nm FD-SOI
Citations:1
Authors: N Jovanovic, E Vianello, O Thomas, B Nikolić, L Naviner
Publication: 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference …

236. Specialization for energy efficiency using agile development
Citations:1
Authors: B Nikolić, J Bachrach, E Alon, K Asanović, D Patterson
Publication: 2015 Fourth Berkeley Symposium on Energy Efficient Electronic Systems (E3S), 1-2

237. Design considerations for low-noise transconductance amplifiers in 28nm UTBB-FDSOI
Citations:1
Authors: D Danilovic, A Cathelin, A Vladimirescu, B Nikolic
Publication: 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), 1-4

238. Managing variability for ultimate energy efficiency
Citations:1
Authors: B Nikolić
Publication: 2011 20th European Conference on Circuit Theory and Design (ECCTD), 1-4

239. Digital spectrometers for interplanetary science missions
Citations:1
Authors: RF Jarnot, S Padmanabhan, R Raffanti, B Richards, P Stek, D Werthimer, ...
Publication: 

240. Design Methodology for Pico-Radio Networks
Citations:1
Authors: JM Rabaey, B Nikolic, A Sangiovanni-Vincentelli, P Wright
Publication: Berkeley Wireless Research Centre

241. Algorithmic and circuit techniques in digital viterbi detector for magnetic recording channel
Citations:1
Authors: B Nikolic
Publication: University of California, Davis

242. Low voltage BiCMOS TSPC latch for high performance digital systems
Citations:1
Authors: B Nikolic, VG Oklobdzija
Publication: ISCAS'98. Proceedings of the 1998 IEEE International Symposium on Circuits …

243. Hammer: Enabling Reusable Physical Design
Citations:1
Authors: E Wang, A Izraelevitz, C Schmidt, B Nikolic, E Alon, J Bachrach
Publication: 

244. A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance
Citations:
Authors: S Bailey, P Rigge, J Han, R Lin, EY Chang, H Mao, Z Wang, C Markley, ...
Publication: IEEE Journal of Solid-State Circuits

245. Open-Source EDA Tools and IP, A View from the Trenches
Citations:
Authors: E Alon, K Asanović, J Bachrach, B Nikolić
Publication: 2019 56th ACM/IEEE Design Automation Conference (DAC), 1-3

246. Nested-Parallelism PageRank on RISC-V Vector Multi-Processors
Citations:
Authors: A Amid, B Nikolic, K Asanović
Publication: 

247. A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2 dB SNDR at Nyquist in 16nm CMOS FinFET
Citations:
Authors: J Han, E Chang, S Bailey, Z Wang, W Bae, A Wang, N Narevsky, ...
Publication: 2019 IEEE Custom Integrated Circuits Conference (CICC), 1-4

248. Using FireSim to Enable Agile End-to-End RISC-V Computer Architecture Research
Citations:
Authors: S Karandikar, D Biancolin, A Amid, N Pemberton, A Ou, R Katz, B Nikolic, ...
Publication: 

249. Variability-Aware Compact Modeling of Nano-scale Technologies with Customized Test Structure Designs
Citations:
Authors: Y Qiao, CJ Spanos, B Nikolic
Publication: 

250. Variability in Deeply Scaled CMOS
Citations:
Authors: LT Pang, B Nikolić
Publication: Circuits at the Nanoscale, 25-37

251. Energy-Efficient Design in FDSOI
Citations:
Authors: B Nikolic
Publication: 2018 48th European Solid-State Device Research Conference (ESSDERC), 182-182

252. A Variation-Tolerant, Sneak-Current-Compensated Readout Scheme for Cross-Point Memory Based on Two-Port Sensing Technique
Citations:
Authors: W Bae, KJ Yoon, T Song, B Nikolić
Publication: IEEE Transactions on Circuits and Systems II: Express Briefs 65 (12), 1839-1843

253. A 0.37mm2LTE/Wi-Fi compatible, memory-based, runtime-reconfigurable 2n3m5kFFT accelerator integrated with a RISC-V core in 16nm FinFET
Citations:
Authors: A Wang, B Richards, P Dabbelt, H Mao, S Bailey, J Han, E Chang, J Dunn, ...
Publication: 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), 305-308

254. A low-voltage low-offset dual strong-arm latch comparator
Citations:
Authors: A Papadopoulou, V Milovanović, B Nikolić
Publication: 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), 281-284

255. Class AB base-band amplifier design with body biasing in 28nm UTBB FD-SOI CMOS
Citations:
Authors: M Videnović-Mišić, P Cathelin, A Cathelin, B Nikolić
Publication: 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference …

256. An HDL model of a digitally controlled oscillator for rapid digital PLL prototyping
Citations:
Authors: V Milovanović, B Nikolić
Publication: 2017 IEEE 30th International Conference on Microelectronics (MIEL), 205-208

257. Summer Undergraduate Program in Engineering Research at Berkeley (SUPERB)
Citations:
Authors: ML Crowley
Publication: 

258. A Multiplying Delay-Locked Loop For A Self-Adjustable Clock Generator
Citations:
Authors: G Choi, B Nikolic
Publication: 

259. BPSK Demodulation for RF Applications
Citations:
Authors: YT Toh, A Niknejad, B Nikolic
Publication: 

260. Improving Hardware Reusability: Software Defined Hardware
Citations:
Authors: A Izraelevitz, J Koenig, R Lin, C Markley, J Lawson, C Celio, C Schmidt, ...
Publication: University of California, Berkeley Berkeley United States

261. Variability Characterization of Imaging Readout Integrated Circuits in Deeply Scaled CMOS
Citations:
Authors: A Whitcombe, B Nikolic
Publication: 

262. Cooperative Communication for Control over Wireless.
Citations:
Authors: VN Swamy, S Suri, P Rigge, M Weiner, G Ranade, A Sahai, B Nikolic
Publication: arXiv preprint arXiv:1609.02968

263. Circuit and architectural techniques for minimum-energy operation of SRAM-based caches
Citations:
Authors: B Zimmer, PF Chiu, K Asanović, B Nikolić
Publication: 

264. Flexible FFT Optimization and RTL Generation in the Chisel Hardware Design Language
Citations:
Authors: S Twigg, J Wawrzynek, B Nikolic
Publication: 

265. F1: High-speed interleaved ADCs
Citations:
Authors: S Le Tuai, B Nikolic, T Iizuka, I Fujimori
Publication: 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of …

266. Modeling Radiation-Induced Soft Errors in Logic and the Overhead of Resiliency Techniques
Citations:
Authors: S Bailey, B Nikolic
Publication: 

267. SSCS DL Borivoje Nikolic Visits Student Branch Chapter in Novi Sad, IEEE Serbia Montenegro Section: Talks on Flexible RF Transceiver Design [Chapters]
Citations:
Authors: B Nikolic
Publication: IEEE Solid-State Circuits Magazine 6 (3), 73-77

268. MHz-rate Multi-Antenna Decoders: Dedicated SVD Chip Example
Citations:
Authors: D Marković, RW Brodersen, B Nikolić, CH Yang
Publication: DSP Architecture Design Essentials, 277-294

269. Architectural Techniques
Citations:
Authors: D Marković, RW Brodersen, B Nikolić
Publication: DSP Architecture Design Essentials, 39-56

270. Digital Filters
Citations:
Authors: D Marković, RW Brodersen, R Nanda, B Nikolić
Publication: DSP Architecture Design Essentials, 111-143

271. Circuit Optimization
Citations:
Authors: D Marković, RW Brodersen, B Nikolić
Publication: DSP Architecture Design Essentials, 21-37

272. Top Documents Accessed: May 2009
Citations:
Authors: Y Feng, G Takemura, S Kawaguchi, P Kinget, A Hart, SP Voinigescu, ...
Publication: 

273. Cooperative Spatial Multiplexing in Wireless Networks: A proposed scheme using limited feedback.
Citations:
Authors: V Nagpal, B Nikolic, D Tse
Publication: 

274. Hypersensitive parameter-identifying ring oscillators for lithography process monitoring [6925-24]
Citations:
Authors: LT Wang, WJ Poppe, L Pang, AR Neureuther, E Alon, B Nikolic
Publication: PROCEEDINGS-SPIE THE INTERNATIONAL SOCIETY FOR OPTICAL ENGINEERING 6925, 6925

275. Towards Efficient Spectrum Sharing
Citations:
Authors: B Nikolic
Publication: 2007 6th IEEE Dallas Circuits and Systems Workshop on System-on-Chip, 1-6

276. “Fresh air”: The emerging landscape of design for networked embedded systems
Citations:
Authors: R Marculescu, B Nikolic, AS Vincentelli
Publication: 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software …

277. Reduced complexity compression algorithms for direct-write maskless lithography systems [6151-84]
Citations:
Authors: H Liu, V Dai, A Zakhor, B Nikolic
Publication: PROCEEDINGS-SPIE THE INTERNATIONAL SOCIETY FOR OPTICAL ENGINEERING 6151 (2 …

278. Vladimir Stojanovic Assistant Professor Department of EECS
Citations:
Authors: A Amirkhany, M Horowitz, S Vamvakos, B Nikolic, M Lee
Publication: Journal of Solid-State Circuits

279. New generation of predictive technology model for sub-45 nm early design exploration.
Citations:
Authors: W Zhang, J Hu, L Yu, F Fallah, M Pedram, JP Hu, TF Xu, H Li, ...
Publication: Information Technology Journal 10 (12), 509-519

280. Achieving 550MHz in a Standard Cell ASIC Methodology
Citations:
Authors: D Chinnery, B Nikolić, K Keutzer
Publication: Closing the Gap Between ASIC & Custom, 345-360

281. REAL-TIME SYSTEM-ON-A-CHIP EMULATION
Citations:
Authors: BR Davis, B Nikolic, RW Brodersen
Publication: Winning the SoC Revolution: Experiences in Real Design, 229

282. High-Throughput Iterative Decoders
Citations:
Authors: B Nikolić
Publication: 

283. CMOS implementation of low-power oscillators based on the modified Fabre-Normand current conveyor
Citations:
Authors: J Popovic, B Nikolic, KW Current, A Pavasovic, D Vasiljevic
Publication: 1998 IEEE International Conference on Electronics, Circuits and Systems …

284. CIRCUITS AND COMPONENTS FOR WIRELESS COMMUNICATIONS
Citations:
Authors: B Nikolić, AM Niknejad, PR Gray
Publication: University of California, Berkeley 94720

285. CIRCUITS AND ALGORITHMS FOR WIRELESS COMMUNICATIONS
Citations:
Authors: D Messerschmitt, B Nikolic, P Gray
Publication: University of California, Berkeley 94720

286. ITEARTIVE DECODING ALGORITHMS FOR MAGNETIC STORAGE SYSTEMS
Citations:
Authors: E Yeo, P Pakzad, B Nikolic, V Anantharam
Publication: University of California, Berkeley 94720

287. A GENERAL METHOD OFFEEDBACK AMPLIFIER ANALYSIS
Citations:
Authors: B Nikolić
Publication: 

288. 2010 VLSI CIRCUITS SYMPOSIUM COMMITTEES
Citations:
Authors: M Ito, J Barth, B Nikolic
Publication: 

289. ISLPED 2011 Program Committee
Citations:
Authors: M Ziegler, B Calhoun, VC ARM, J Gu, T Hanyu, JP Keane, M Khellah, ...
Publication: 

290. SPECIAL ISSUE ON 2018 IEEE SYMPOSIUM ON VLSI CIRCUITS
Citations:
Authors: M Ziegler, J Silberman, J Oh, V Srinivasan, J Choi, S Mueller, A Agrawal, ...
Publication: 

291. Fast Coarse Locking Digital DLL in 0.13 m CMOS
Citations:
Authors: S Hoyos, CW Tsang, V Johan, Y Chiu, Y Aibara, H Khorramabadi, ...
Publication: 

292. AGENT INTERACTIONS IN PRIMARY HEALTH CARE IZLOŢENOST POTENCIJALNIM LEK-ANTIMIKROBNI AGENS INTERAKCIJAMA U PRIMARNOJ ZDRAVSTVENOJ ZAŠTITI
Citations:
Authors: B Nikolić, J Popović, M Bećarević, D Rakić
Publication: 

293. Frequency Reconfigurable mm-Wave Power Amplifier With Active Impedance Synthesis in an Asymmetrical Non-Isolated Combiner: Analysis and Design …
Citations:
Authors: L Calderin, S Ramakrishnan, A Puglielli, E Alon, B Nikolic, AM Niknejad, ...
Publication: 

294. Frequency Estimator Block
Citations:
Authors: B Nikolic
Publication: system 21204 (2.79), 0.335

295. Architectures and Design Methodologies of Integrated Digital Systems
Citations:
Authors: JM Rabaey, A Chandrakasan, B Nikolic
Publication: Akkreditierung der Masterstudiengänge der Elektrotechnik, 8

296. nıEMENTAToN or cRoucursorTouTPUTvTERBIDEcoDERs
Citations:
Authors: E Yeo, S Augsburger, WR Davis, B Nikolić
Publication: 

297. REDUCED-COMPLEXITY SEQUENCE DETECTION FORE “PR4MAGNETIC RECORDING CHANNEL
Citations:
Authors: B Nikolić, M Leung, L Fu, VG Oklobdžija, R Yamasaki
Publication: 

298. Wireless Communication for High-reliability
Citations:
Authors: VN Swamy, S Suri, P Rigge, G Ranade, A Sahai, B Nikolic
Publication: 

299. REQUIREMENTS
Citations:
Authors: JM Rabaey, A Chandrakasan, B Nikolić
Publication: 

300. Design Project: Designing a Viterbi Decoder (PART I)
Citations:
Authors: JM Rabaey, A Chandrakasan, B Nikolić
Publication: 

301. Design Project: A superfast random number generator
Citations:
Authors: JM Rabaey, A Chandrakasan, B Nikolić
Publication: 

302. " University of California, Berkeley;" Stanford University
Citations:
Authors: RW Brodersen, MA Horowitz, D Markovic, B Nikolic, V Stojanovic
Publication: 

303. Based on Current Conveyors
Citations:
Authors: J Popović, B Nikolić
Publication: 

304. ISSCC 2003/SESSION 6/LOW-POWER DIGITAL TECHNIQUES/PAPER 6.2
Citations:
Authors: Y Shimazaki, R Zlatanovici, B Nikoli
Publication: 

305. Advanced Digital System Design
Citations:
Authors: JM Rabaey, A Chandrakasan, B Nikolic
Publication: Akkreditierung der Masterstudiengänge der Elektrotechnik, 6

306. SESSION 11A
Citations:
Authors: Y Higashi, N Momo, HS Momose, T Ohguro, K Matsuzawa, K Ohmori, ...
Publication: 

307. Computer Systems Design and Applications Track
Citations:
Authors: L Carloni, D Grunwald, IBM Nadeem Malik, WT Mitra, F Petrini, ...
Publication: 

308. A Realization of a Below-1-V Operational and 30-MS/s Sample-and-Hold IC With a 56-dB Signal-to-Noise Ratio by Applying the Current-Based Circuit Approach …
Citations:
Authors: U Eduri, F Maloberti, CY Wu, YY Liow, Y Chiu, CW Tsang, B Nikolic, ...
Publication: 

309. 24.2 A 240ps 64b Carry-Lookahead Adder in 90nm CMOS
Citations:
Authors: S Kao, R Zlatanovici, B Nikolic
Publication: 

310. SPECIAL ISSUE ON ULTRA-LOW VOLTAGE VLSI CIRCUITS AND SYSTEMS FOR GREEN COMPUTING
Citations:
Authors: B Zimmer, SO Toh, H Vo, Y Lee, O Thomas, K Asanovic, B Nikolic, ...
Publication: 

311. Optimizing Power@ Design Time
Citations:
Authors: JM Rabaey, D Markovic, B Nikolic
Publication: 

312. 2012 VLSI CIRCUITS SYMPOSIUM COMMITTEES
Citations:
Authors: M Ito, K Chang, B Nauta
Publication: 

313. 2009 IEEE Information Theory Society Paper Award 2 2009 IEEE Communications Society and Information Theory Society Joint Paper Award 3
Citations:
Authors: RG Gallager, B Nakiboglu, TE Duncan, K Eswaran, AD Sarwate, A Sahai, ...
Publication: 

314. Dedicated Signal Processing Systems
Citations:
Authors: WR Davis, N Zhang, K Camera, D Markovic, T Smilkstein, N Chan, ...
Publication: 

315. ISSCC awards
Citations:
Authors: SK Reynolds, BA Floyd, UR Pfeiffer, T Zwick, Y Chiu, PR Gray, B Nikolic, ...
Publication: 

316. TP 16.5 Sense Amplifier-Based Flip-Flop
Citations:
Authors: B Nikolic, V Stojanovic, VG Oklobdzija, W Jia, J Chiu, M Leung
Publication: 

317. A 10.7-MHz Self-Calibrated Switched-Capacitor-Based Multibit Second-Order Bandpass Modulator With On-Chip Switched Buffer.................................. V. Colonna, G …
Citations:
Authors: G Brenna, D Tschopp, J Rogin, I Kouchev, Q Huang, F Serra-Graells, ...
Publication: 

318. Program Committees
Citations:
Authors: D Grunwald, IBM John-David Wellman, D August, I Andre Seznec, ...
Publication: 

