// Copyright (c) 2021 by Rivos Inc.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

/// General purpose registers for RISC-V 64.

/// Array of rv64 general purpose registers with accessors/setters.
/// Used to save state of guest VMs when they aren't running.
/// `repr(C)` because it is referenced from assembly.
#[derive(Default)]
#[repr(C)]
pub struct GeneralPurposeRegisters([u64; 32]);

/// Index of risc-v general purpose registers in `GeneralPurposeRegisters`.
#[repr(u32)]
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub enum GprIndex {
    Zero = 0,
    RA,
    GP,
    TP,
    S0,
    S1,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    A6,
    A7,
    S2,
    S3,
    S4,
    S5,
    S6,
    S7,
    S8,
    S9,
    S10,
    S11,
    T0,
    T1,
    T2,
    T3,
    T4,
    T5,
    T6,
    SP,
}

impl GprIndex {
    pub fn from_raw(raw: u32) -> Option<Self> {
        use GprIndex::*;
        let index = match raw {
            0 => Zero,
            1 => RA,
            2 => SP,
            3 => GP,
            4 => TP,
            5 => T0,
            6 => T1,
            7 => T2,
            8 => S0,
            9 => S1,
            10 => A0,
            11 => A1,
            12 => A2,
            13 => A3,
            14 => A4,
            15 => A5,
            16 => A6,
            17 => A7,
            18 => S2,
            19 => S3,
            20 => S4,
            21 => S5,
            22 => S6,
            23 => S7,
            24 => S8,
            25 => S9,
            26 => S10,
            27 => S11,
            28 => T3,
            29 => T4,
            30 => T5,
            31 => T6,
            _ => {
                return None;
            }
        };
        Some(index)
    }
}

impl GeneralPurposeRegisters {
    /// Returns the value of the given register.
    pub fn reg(&self, reg_index: GprIndex) -> u64 {
        self.0[reg_index as usize]
    }

    /// Sets the value of the given register.
    pub fn set_reg(&mut self, reg_index: GprIndex, val: u64) {
        self.0[reg_index as usize] = val;
    }

    /// Returns the argument registers.
    /// This is avoids many calls when an SBI handler needs all of the argmuent regs.
    pub fn a_regs(&self) -> &[u64] {
        &self.0[GprIndex::A0 as usize..=GprIndex::A7 as usize]
    }
}

/// The (double-precision) floating point register file. We don't expect to directly interact
/// with a guest's floating point state other than for saving/restoring the registers, so simply
/// treat the register file as an array of 64-bit values.
#[derive(Default)]
#[repr(C)]
pub struct FloatingPointRegisters([u64; 32]);

/// The vector register file. We don't expect to directly interact with a guest's vector state
/// other than for saving/restoring the registers, so simply treat the register file as an array
/// of 256b values. This actually depends on the vlenb csr, so if the register is greater than 256
/// bits (i.e. the vlenb csr is greater than 32) we will need to increase this.

// The width of a vector register in bytes
pub const MAX_VECTOR_REGISTER_LEN: usize = 32;
const U64S_IN_REGISTER: usize = MAX_VECTOR_REGISTER_LEN >> 3;

#[derive(Default)]
#[repr(C)]
pub struct VectorRegister([u64; U64S_IN_REGISTER]);

#[derive(Default)]
#[repr(C)]
pub struct VectorRegisters([VectorRegister; 32]);
