#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018f222dbb80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018f222dbd10 .scope module, "RU_tb" "RU_tb" 3 3;
 .timescale 0 0;
v0000018f22323340_0 .var "Clk", 0 0;
v0000018f22323d40_0 .var "DataWr", 31 0;
v0000018f22323520_0 .var "RUWr", 0 0;
v0000018f223235c0_0 .net "o_rs1", 31 0, L_0000018f2232d4e0;  1 drivers
v0000018f223230c0_0 .net "o_rs2", 31 0, L_0000018f2232d5c0;  1 drivers
v0000018f223238e0_0 .var "rd", 4 0;
v0000018f22323660_0 .var "rs1", 4 0;
v0000018f22323700_0 .var "rs2", 4 0;
S_0000018f2231c680 .scope module, "ru" "RegistersUnit" 3 13, 4 1 0, S_0000018f222dbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWr";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "o_rs1";
    .port_info 7 /OUTPUT 32 "o_rs2";
L_0000018f2232d4e0 .functor BUFZ 32, L_0000018f22322f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f2232d5c0 .functor BUFZ 32, L_0000018f22323160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018f222f3020_0 .net "Clk", 0 0, v0000018f22323340_0;  1 drivers
v0000018f222db9e0_0 .net "DataWr", 31 0, v0000018f22323d40_0;  1 drivers
v0000018f2231a0f0_0 .net "RUWr", 0 0, v0000018f22323520_0;  1 drivers
v0000018f2231a190_0 .net *"_ivl_0", 31 0, L_0000018f22322f80;  1 drivers
v0000018f2231a230_0 .net *"_ivl_10", 6 0, L_0000018f22323ac0;  1 drivers
L_0000018f22384060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f2231a2d0_0 .net *"_ivl_13", 1 0, L_0000018f22384060;  1 drivers
v0000018f2231a370_0 .net *"_ivl_2", 6 0, L_0000018f22323020;  1 drivers
L_0000018f22384018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f2231a410_0 .net *"_ivl_5", 1 0, L_0000018f22384018;  1 drivers
v0000018f22326fd0_0 .net *"_ivl_8", 31 0, L_0000018f22323160;  1 drivers
v0000018f223237a0_0 .net "o_rs1", 31 0, L_0000018f2232d4e0;  alias, 1 drivers
v0000018f22323de0_0 .net "o_rs2", 31 0, L_0000018f2232d5c0;  alias, 1 drivers
v0000018f22323840_0 .net "rd", 4 0, v0000018f223238e0_0;  1 drivers
v0000018f22322ee0 .array "registers", 0 31, 31 0;
v0000018f22323480_0 .net "rs1", 4 0, v0000018f22323660_0;  1 drivers
v0000018f22323b60_0 .net "rs2", 4 0, v0000018f22323700_0;  1 drivers
E_0000018f222db180 .event posedge, v0000018f222f3020_0;
L_0000018f22322f80 .array/port v0000018f22322ee0, L_0000018f22323020;
L_0000018f22323020 .concat [ 5 2 0 0], v0000018f22323660_0, L_0000018f22384018;
L_0000018f22323160 .array/port v0000018f22322ee0, L_0000018f22323ac0;
L_0000018f22323ac0 .concat [ 5 2 0 0], v0000018f22323700_0, L_0000018f22384060;
S_0000018f2231c810 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 16, 4 16 0, S_0000018f2231c680;
 .timescale 0 0;
v0000018f222f2c90_0 .var/2s "i", 31 0;
    .scope S_0000018f2231c680;
T_0 ;
    %fork t_1, S_0000018f2231c810;
    %jmp t_0;
    .scope S_0000018f2231c810;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f222f2c90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000018f222f2c90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018f222f2c90_0;
    %store/vec4a v0000018f22322ee0, 4, 0;
    %load/vec4 v0000018f222f2c90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018f222f2c90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000018f2231c680;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0000018f2231c680;
T_1 ;
    %wait E_0000018f222db180;
    %load/vec4 v0000018f2231a0f0_0;
    %load/vec4 v0000018f22323840_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000018f222db9e0_0;
    %load/vec4 v0000018f22323840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f22322ee0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018f222dbd10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f22323340_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000018f22323340_0;
    %inv;
    %store/vec4 v0000018f22323340_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000018f222dbd10;
T_3 ;
    %vpi_call/w 3 31 "$dumpfile", "RU.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018f222dbd10 {0 0 0};
    %vpi_call/w 3 34 "$display", "Inicio de la simulacion de RegistersUnit_tb" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f22323520_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018f22323660_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018f22323700_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018f223238e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f22323d40_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018f223238e0_0, 0, 5;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v0000018f22323d40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f22323520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f22323520_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018f22323660_0, 0, 5;
    %delay 10, 0;
    %vpi_call/w 3 47 "$display", "Prueba 1 - Registro x0: Direccion = %0d, o_rs1 = %0d (esperado: 0)", v0000018f22323660_0, v0000018f223235c0_0 {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000018f223238e0_0, 0, 5;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v0000018f22323d40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f22323520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f22323520_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000018f22323660_0, 0, 5;
    %delay 10, 0;
    %vpi_call/w 3 55 "$display", "Prueba 2 - Escritura en x5: Direccion = %0d, o_rs1 = %0d (esperado: 45)", v0000018f22323660_0, v0000018f223235c0_0 {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000018f223238e0_0, 0, 5;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000018f22323d40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f22323520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f22323520_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000018f22323660_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000018f22323700_0, 0, 5;
    %delay 10, 0;
    %vpi_call/w 3 63 "$display", "Prueba 3 - Lectura simultanea: o_rs1 (x5) = %0d (esperado: 45), o_rs2 (x10) = %0d (esperado: 100)", v0000018f223235c0_0, v0000018f223230c0_0 {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000018f223238e0_0, 0, 5;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000018f22323d40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f22323520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000018f22323660_0, 0, 5;
    %delay 10, 0;
    %vpi_call/w 3 70 "$display", "Prueba 4 - Sin habilitar escritura: o_rs1 (x10) = %0d (esperado: 100)", v0000018f223235c0_0 {0 0 0};
    %vpi_call/w 3 73 "$display", "Fin de la simulacion de RegistersUnit_tb" {0 0 0};
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "RU_tb.sv";
    "./RegistersUnit.sv";
