load /x 0 page_tables/page_table.hex
load /x 1048576 generated/pipeline.1.alu-dependency-2.hex
load /x 4194304 generated/pipeline.1.alu-dependency-2.hex
setptbr 0
setpc 4194304
writereg 8 0
writereg 9 10
writereg 18 20
writereg 19 30
writereg 20 40
writereg 21 50
run 100004
getcycles
memorystats
readreg 8
readreg 9
readreg 18
readreg 19
readreg 20
readreg 21