--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml emiss_recep_rs232_bram.twx
emiss_recep_rs232_bram.ncd -o emiss_recep_rs232_bram.twr
emiss_recep_rs232_bram.pcf

Design file:              emiss_recep_rs232_bram.ncd
Physical constraint file: emiss_recep_rs232_bram.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.659(R)|      FAST  |    2.289(R)|      SLOW  |Clk_BUFGP         |   0.000|
rxd         |    1.463(R)|      SLOW  |   -0.174(R)|      SLOW  |Clk_BUFGP         |   0.000|
sw<0>       |    0.829(R)|      FAST  |    1.036(R)|      SLOW  |Clk_BUFGP         |   0.000|
sw<6>       |    1.381(R)|      FAST  |   -0.025(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ledr<0>     |         9.773(R)|      SLOW  |         3.662(R)|      FAST  |Clk_BUFGP         |   0.000|
ledr<1>     |        10.702(R)|      SLOW  |         3.699(R)|      FAST  |Clk_BUFGP         |   0.000|
ledr<2>     |         9.527(R)|      SLOW  |         3.513(R)|      FAST  |Clk_BUFGP         |   0.000|
ledr<3>     |         9.534(R)|      SLOW  |         3.531(R)|      FAST  |Clk_BUFGP         |   0.000|
ledr<4>     |         9.552(R)|      SLOW  |         3.550(R)|      FAST  |Clk_BUFGP         |   0.000|
ledr<5>     |         9.636(R)|      SLOW  |         3.582(R)|      FAST  |Clk_BUFGP         |   0.000|
ledr<6>     |         9.463(R)|      SLOW  |         3.476(R)|      FAST  |Clk_BUFGP         |   0.000|
txd_obs     |        11.032(R)|      SLOW  |         4.492(R)|      FAST  |Clk_BUFGP         |   0.000|
wren_obs    |        11.357(R)|      SLOW  |         4.523(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.145|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rxd            |ledr<7>        |    9.334|
rxd            |txd_out        |    6.102|
sw<0>          |wren_obs       |    9.502|
---------------+---------------+---------+


Analysis completed Tue Mar 20 14:00:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 777 MB



