# =============================================================
#  
#  Copyright (c) 2017 Simon Southwell. All rights reserved.
# 
#  Date: 6th June 2017
# 
#  This code is free software: you can redistribute it and/or modify
#  it under the terms of the GNU General Public License as published by
#  the Free Software Foundation, either version 3 of the License, or
#  (at your option) any later version.
# 
#  The code is distributed in the hope that it will be useful,
#  but WITHOUT ANY WARRANTY; without even the implied warranty of
#  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#  GNU General Public License for more details.
# 
#  You should have received a copy of the GNU General Public License
#  along with this code. If not, see <http://www.gnu.org/licenses/>.
# 
#  $Id: test_harness.vc,v 1.3 2017/06/29 14:21:34 simon Exp $
#  $Source: /home/simon/CVS/src/cpu/mico32/HDL/test/test_harness.vc,v $
# 
# =============================================================

# Test harness files
./verilog/sram.v
./verilog/sdram.v
./verilog/jtag_drv.v
./verilog/uart_drv.v
./verilog/i2c_drv.v
./verilog/monitor.v
./verilog/PLL1_sim.v
./verilog/CLK_LOCK_sim.v
./verilog/test.v
