{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671023074972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671023074972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 20:04:34 2022 " "Processing started: Wed Dec 14 20:04:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671023074972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023074972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023074973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671023075119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671023075119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2bit_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_4to1 " "Found entity 1: mux_2bit_4to1" {  } { { "mux_2bit_2to1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/mux_2bit_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Part5.v(3) " "Verilog HDL Declaration information at Part5.v(3): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Part5.v(3) " "Verilog HDL Declaration information at Part5.v(3): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Part5.v(3) " "Verilog HDL Declaration information at Part5.v(3): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Part5.v(3) " "Verilog HDL Declaration information at Part5.v(3): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Part5.v(3) " "Verilog HDL Declaration information at Part5.v(3): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Part5.v(3) " "Verilog HDL Declaration information at Part5.v(3): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 Part5.v(3) " "Verilog HDL Declaration information at Part5.v(3): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 Part5.v(3) " "Verilog HDL Declaration information at Part5.v(3): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Part4.v(3) " "Verilog HDL Declaration information at Part4.v(3): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Part4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part4.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Part4.v(3) " "Verilog HDL Declaration information at Part4.v(3): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Part4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part4.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Part4.v(3) " "Verilog HDL Declaration information at Part4.v(3): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Part4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part4.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Part4.v(3) " "Verilog HDL Declaration information at Part4.v(3): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Part4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part4.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671023079848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "Part4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_modk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_modk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_modk " "Found entity 1: counter_modk" {  } { { "counter_modk.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/counter_modk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file char_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "char_7seg.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/char_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "t_ff.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/t_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.v 1 1 " "Found 1 design units, including 1 entities, in source file displayhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayHEX " "Found entity 1: displayHEX" {  } { { "displayHEX.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/displayHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "counter_8bit.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/counter_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4Part1 " "Found entity 1: Lab4Part1" {  } { { "Lab4Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab4/Lab4Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_counter_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_counter_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_counter_16bit " "Found entity 1: inc_counter_16bit" {  } { { "inc_counter_16bit.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/inc_counter_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4Part2 " "Found entity 1: Lab4Part2" {  } { { "Lab4Part2.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab4/Lab4Part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "Part2.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_counter_26bit.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_counter_26bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_counter_26bit " "Found entity 1: inc_counter_26bit" {  } { { "inc_counter_26bit.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/inc_counter_26bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "Part3.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50mhz_en_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_50mhz_en_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_50mhz_en_1hz " "Found entity 1: clock_50mhz_en_1hz" {  } { { "clock_50mhz_en_1hz.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/clock_50mhz_en_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4part3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4part3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4Part3 " "Found entity 1: Lab4Part3" {  } { { "Lab4Part3.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab4/Lab4Part3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2bit_8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_8to1 " "Found entity 1: mux_2bit_8to1" {  } { { "mux_2bit_8to1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/mux_2bit_8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671023079857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023079857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671023079870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk counter_modk:C0 " "Elaborating entity \"counter_modk\" for hierarchy \"counter_modk:C0\"" {  } { { "Part5.v" "C0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671023079871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk counter_modk:C1 " "Elaborating entity \"counter_modk\" for hierarchy \"counter_modk:C1\"" {  } { { "Part5.v" "C1" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671023079872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit_8to1 mux_2bit_8to1:mux0 " "Elaborating entity \"mux_2bit_8to1\" for hierarchy \"mux_2bit_8to1:mux0\"" {  } { { "Part5.v" "mux0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671023079872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit_4to1 mux_2bit_8to1:mux0\|mux_2bit_4to1:mux0 " "Elaborating entity \"mux_2bit_4to1\" for hierarchy \"mux_2bit_8to1:mux0\|mux_2bit_4to1:mux0\"" {  } { { "mux_2bit_8to1.v" "mux0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/mux_2bit_8to1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671023079879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:hex0 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:hex0\"" {  } { { "Part5.v" "hex0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part5.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671023079882 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671023080133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671023080194 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/Documents/FPGA/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/ADMIN/Documents/FPGA/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023080423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671023080481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671023080481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671023080502 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671023080502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671023080502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671023080502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671023080513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 20:04:40 2022 " "Processing ended: Wed Dec 14 20:04:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671023080513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671023080513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671023080513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671023080513 ""}
