// ****************************************************************************
// ****************************************************************************
// Copyright SoC Design Research Group, All rights reservxd.
// Electronics and Telecommunications Research Institute (ETRI)
// 
// THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
// WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
// TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
// REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
// SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
// IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
// COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
// ****************************************************************************
// 2026-10-08
// Kyuseung Han (han@etri.re.kr)
// ****************************************************************************
// ****************************************************************************

`include "ervp_global.vh"
`include "ervp_mmiox1_memorymap_offset.vh"





module RVX_MODULE_093
(
  rvx_port_21,
  rvx_port_32,
  rvx_port_51,
  rvx_port_02,

  
  rvx_port_24,
  rvx_port_44,
  rvx_port_05,
  rvx_port_14,
  rvx_port_34,
  rvx_port_12,
  rvx_port_41,
	rvx_port_17,
	rvx_port_18,
	rvx_port_35,
  rvx_port_52,
  rvx_port_15,
  rvx_port_38,
  rvx_port_33,
  rvx_port_45,
  rvx_port_27,
  rvx_port_29,
  rvx_port_09,
  rvx_port_13,
  rvx_port_40,
  rvx_port_06,
  rvx_port_42,
  rvx_port_50,
  rvx_port_16,
  rvx_port_31,
  rvx_port_26,
  rvx_port_47,
  rvx_port_30,
  rvx_port_25,
  rvx_port_22,
  rvx_port_43,
  rvx_port_48,

  
  rvx_port_11,
  rvx_port_39,
  rvx_port_49,
  rvx_port_36,
  rvx_port_08,
  rvx_port_00,
  rvx_port_20,
  rvx_port_19,
  rvx_port_01,
  rvx_port_04,
  rvx_port_46,
  rvx_port_07,
  rvx_port_28,
  rvx_port_37,
  rvx_port_23,
  rvx_port_03,
  rvx_port_10
);





parameter RVX_GPARA_7 = 32;

parameter RVX_GPARA_3 = 32;
parameter RVX_GPARA_2 = 32;
parameter RVX_GPARA_0 = 32;
parameter RVX_GPARA_1 = 32;
parameter RVX_GPARA_5 = 32;
parameter RVX_GPARA_4 = 32;

parameter RVX_GPARA_6 = 0;
parameter MMIOX1_FIFO_PARA = 0;

input wire rvx_port_21;
input wire rvx_port_32;
input wire rvx_port_51;
input wire rvx_port_02;

input wire rvx_port_24;
output wire [`BW_MMIO_CORE_CONFIG_SAWD-1:0] rvx_port_44;
input wire rvx_port_05;
input wire [`BW_MMIO_CORE_CONFIG_SAWD-1:0] rvx_port_14;
input wire rvx_port_34;
output wire [`BW_MMIO_CORE_STATUS_SAWD-1:0] rvx_port_12;
input wire rvx_port_41;
output wire [`BW_MMIO_CORE_CLEAR-1:0] rvx_port_17;
input wire rvx_port_18;
input wire [`BW_MMIO_CORE_CLEAR-1:0] rvx_port_35;
input wire rvx_port_52;
output wire [`BW_MMIO_LOG_FIFO_SAWD-1:0] rvx_port_15;
output wire rvx_port_38;
input wire rvx_port_33;
input wire [`BW_MMIO_INST_FIFO_SAWD-1:0] rvx_port_45;
output wire rvx_port_27;
output wire [`BW_MMIO_INST_STATUS-1:0] rvx_port_29;
input wire rvx_port_09;
input wire [`BW_MMIO_INPUT_FIFO_SAWD-1:0] rvx_port_13;
output wire rvx_port_40;
input wire rvx_port_06;
output wire [`BW_MMIO_OUTPUT_FIFO_SAWD-1:0] rvx_port_42;
output wire rvx_port_50;
output wire [`BW_MMIO_FIFO_STATUS-1:0] rvx_port_16;
input wire rvx_port_31;
input wire [`BW_MMIO_ITR_REQUEST-1:0] rvx_port_26;
output wire rvx_port_47;
input wire rvx_port_30;
output wire [`BW_MMIO_ITR_STATUS-1:0] rvx_port_25;
input wire rvx_port_22;
input wire [`BW_MMIO_ITR_STATUS-1:0] rvx_port_43;

output wire [32-1:0] rvx_port_48;

output wire [RVX_GPARA_3-1:0] rvx_port_11;
input wire [RVX_GPARA_2-1:0] rvx_port_39;
output wire rvx_port_49;
input wire rvx_port_36;

output wire rvx_port_08;
input wire rvx_port_00;
input wire [RVX_GPARA_0-1:0] rvx_port_20;

output wire rvx_port_19;
output wire [RVX_GPARA_1-1:0] rvx_port_01;
input wire rvx_port_04;
input wire rvx_port_46;

output wire rvx_port_07;
output wire [RVX_GPARA_5-1:0] rvx_port_28;
input wire rvx_port_37;

output wire rvx_port_23;
input wire rvx_port_03;
input wire [RVX_GPARA_4-1:0] rvx_port_10;

wire rvx_signal_031;
wire rvx_signal_075;
wire rvx_signal_093;
wire rvx_signal_110;
wire rvx_signal_104;
wire rvx_signal_088;
wire rvx_signal_043;
wire rvx_signal_067;
wire rvx_signal_101;

localparam  RVX_LPARA_06 = 16;

`include "rvx_include_02.vh"
`include "rvx_include_20.vh"

localparam  RVX_LPARA_17 = RVX_GPARA_0;
localparam  RVX_LPARA_05 = RVX_GPARA_0;
localparam  RVX_LPARA_02 = RVX_GPARA_7;
localparam  RVX_LPARA_04 = LOG_FIFO_DEPTH;

wire rvx_signal_107;
wire rvx_signal_022;
wire rvx_signal_105;
wire rvx_signal_025;
wire rvx_signal_059;
wire rvx_signal_006;
wire rvx_signal_055;
wire [RVX_LPARA_05-1:0] rvx_signal_052;

wire rvx_signal_037;
wire rvx_signal_068;
wire rvx_signal_008;
wire rvx_signal_099;
wire rvx_signal_010;
wire rvx_signal_078;
wire rvx_signal_046;
wire [RVX_LPARA_02-1:0] rvx_signal_004;

localparam  RVX_LPARA_11 = RVX_GPARA_1;
localparam  RVX_LPARA_10 = RVX_GPARA_7;
localparam  RVX_LPARA_00 = RVX_GPARA_1;
localparam  RVX_LPARA_01 = INST_FIFO_DEPTH;

wire rvx_signal_077;
wire rvx_signal_066;
wire rvx_signal_029;
wire rvx_signal_092;
wire rvx_signal_030;
wire rvx_signal_041;
wire rvx_signal_069;
wire [RVX_LPARA_10-1:0] rvx_signal_074;
wire [RVX_LPARA_06-1:0] rvx_signal_103;

wire rvx_signal_073;
wire rvx_signal_109;
wire rvx_signal_042;
wire rvx_signal_054;
wire rvx_signal_098;
wire rvx_signal_063;
wire rvx_signal_012;
wire [RVX_LPARA_00-1:0] rvx_signal_097;

localparam  RVX_LPARA_14 = 1;
localparam  RVX_LPARA_21 = INST_FIFO_DEPTH;

wire rvx_signal_027;
wire rvx_signal_020;
wire rvx_signal_047;
wire rvx_signal_083;
wire rvx_signal_087;
wire [RVX_LPARA_14-1:0] rvx_signal_064;

wire rvx_signal_007;
wire rvx_signal_051;
wire rvx_signal_000;
wire rvx_signal_016;
wire rvx_signal_071;
wire [RVX_LPARA_14-1:0] rvx_signal_094;

`include "ervp_log_util.vf"
`include "ervp_bitwidth_util.vf"

localparam  RVX_LPARA_16 = REQUIRED_BITWIDTH_UNSIGNED(INST_FIFO_DEPTH) + 1;

wire rvx_signal_058;
wire rvx_signal_039;
wire rvx_signal_050;
wire rvx_signal_002;
wire [RVX_LPARA_16-1:0] rvx_signal_049;
wire [RVX_LPARA_16-1:0] rvx_signal_102;

wire rvx_signal_081;
wire [8-1:0] rvx_signal_084;
wire [8-1:0] rvx_signal_032;

localparam  RVX_LPARA_19 = RVX_GPARA_5;
localparam  RVX_LPARA_12 = RVX_GPARA_7;
localparam  RVX_LPARA_13 = RVX_GPARA_5;
localparam  RVX_LPARA_20 = INPUT_FIFO_DEPTH;

wire rvx_signal_021;
wire rvx_signal_005;
wire rvx_signal_090;
wire rvx_signal_009;
wire rvx_signal_044;
wire rvx_signal_086;
wire rvx_signal_035;
wire [RVX_LPARA_12-1:0] rvx_signal_033;
wire [RVX_LPARA_06-1:0] rvx_signal_056;

wire rvx_signal_013;
wire rvx_signal_080;
wire rvx_signal_100;
wire rvx_signal_018;
wire rvx_signal_019;
wire rvx_signal_015;
wire rvx_signal_011;
wire [RVX_LPARA_13-1:0] rvx_signal_065;

localparam  RVX_LPARA_09 = RVX_GPARA_4;
localparam  RVX_LPARA_03 = RVX_GPARA_4;
localparam  RVX_LPARA_07 = RVX_GPARA_7;
localparam  RVX_LPARA_08 = OUTPUT_FIFO_DEPTH;

wire rvx_signal_053;
wire rvx_signal_045;
wire rvx_signal_017;
wire rvx_signal_034;
wire rvx_signal_040;
wire rvx_signal_001;
wire rvx_signal_061;
wire [RVX_LPARA_03-1:0] rvx_signal_095;

wire rvx_signal_089;
wire rvx_signal_024;
wire rvx_signal_091;
wire rvx_signal_028;
wire rvx_signal_023;
wire rvx_signal_060;
wire rvx_signal_108;
wire [RVX_LPARA_07-1:0] rvx_signal_014;
wire [RVX_LPARA_06-1:0] rvx_signal_076;

localparam  RVX_LPARA_18 = `BW_MMIO_ITR_REQUEST;
localparam  RVX_LPARA_15 = INST_FIFO_DEPTH;

wire rvx_signal_048;
wire rvx_signal_082;
wire rvx_signal_096;
wire rvx_signal_062;
wire [RVX_LPARA_18-1:0] rvx_signal_072;
wire rvx_signal_038;
wire rvx_signal_026;
wire [RVX_LPARA_18-1:0] rvx_signal_003;

reg [RVX_GPARA_7-1:0] rvx_signal_057;
reg [RVX_GPARA_7-1:0] rvx_signal_106;
wire [RVX_GPARA_2-1:0] rvx_signal_036;
wire [RVX_GPARA_3-1:0] rvx_signal_079;

wire [16-1:0] rvx_signal_085;
wire [16-1:0] rvx_signal_070;

ERVP_MMIO_WIDE_REG
#(
  .BW_MMIO(`BW_MMIO_CORE_CONFIG_SAWD),
  .BW_WIDE_DATA(RVX_GPARA_3),
  .DEFAULT_VALUE(RVX_GPARA_6)
)
i_rvx_instance_00
(
  .clk(rvx_port_21),
  .rstnn(rvx_port_32),
  .clear(1'b 0),
  .enable(1'b 1),

  .mmio_re(rvx_port_24),
  .mmio_rdata(rvx_port_44),
  .mmio_we(rvx_port_05),
  .mmio_wdata(rvx_port_14),

  .wide_data_out(rvx_signal_079)
);

ERVP_SYNCHRONIZER
#(
  .BW_DATA(RVX_GPARA_3)
)
i_rvx_instance_02
(
  .clk(rvx_port_51),
  .rstnn(rvx_port_02),
  .enable(1'b 1),
  .asynch_value(rvx_signal_079),
  .synch_value(rvx_port_11)
);

ERVP_SYNCHRONIZER
#(
  .BW_DATA(RVX_GPARA_2)
)
i_rvx_instance_08
(
  .clk(rvx_port_21),
  .rstnn(rvx_port_32),
  .enable(1'b 1),
  .asynch_value(rvx_port_39),
  .synch_value(rvx_signal_036)
);

ERVP_MMIO_WIDE_READ
#(
  .BW_MMIO(`BW_MMIO_CORE_STATUS_SAWD),
  .BW_WIDE_DATA(RVX_GPARA_2)
)
i_rvx_instance_03
(
  .clk(rvx_port_21),
  .rstnn(rvx_port_32),
  .clear(1'b 0),
  .enable(1'b 1),

  .mmio_re(rvx_port_34),
  .mmio_rdata(rvx_port_12),

  .wide_data_in(rvx_signal_036)
);

ERVP_ASYNCH_SF2VR
i_rvx_instance_01
(
	.wclk(rvx_signal_031),
	.wrstnn(rvx_signal_075),
	.wstart(rvx_signal_093),
  .wbusy(rvx_signal_110),
	.wfinish(rvx_signal_104),
	.rclk(rvx_signal_088),
	.rrstnn(rvx_signal_043),
	.rvalid(rvx_signal_067),
	.rready(rvx_signal_101)
);

assign rvx_signal_031 = rvx_port_21;
assign rvx_signal_075 = rvx_port_32;
assign rvx_signal_093 = rvx_port_18;
assign rvx_signal_088 = rvx_port_51;
assign rvx_signal_043 = rvx_port_02;
assign rvx_port_49 = rvx_signal_067;
assign rvx_signal_101 = rvx_port_36;

assign rvx_port_17 = rvx_signal_110;

ERVP_ASYNCH_FIFO_ADVANCED
#(
  .BW_DATA(RVX_LPARA_17),
  .BW_PARTIAL_WRITE(RVX_LPARA_05),
  .BW_PARTIAL_READ(RVX_LPARA_02),
  .DEPTH(RVX_LPARA_04)
)
i_rvx_instance_09
(
  .wclk(rvx_signal_107),
  .wrstnn(rvx_signal_022),
  .wready(rvx_signal_105),
  .wfull(rvx_signal_025),
  .wstartindex(rvx_signal_059),
  .wlastindex(rvx_signal_006),
  .wrequest(rvx_signal_055),
  .wdata(rvx_signal_052),
  .wnum(),

  .rclk(rvx_signal_037),
  .rrstnn(rvx_signal_068),
  .rready(rvx_signal_008),
  .rempty(rvx_signal_099),
  .rstartindex(rvx_signal_010),
  .rlastindex(rvx_signal_078),
  .rrequest(rvx_signal_046),
  .rdata(rvx_signal_004),
  .rnum()
);

assign rvx_signal_107 = rvx_port_51;
assign rvx_signal_022 = rvx_port_02 & INCLUDE_LOG_FIFO;
assign rvx_port_08 = rvx_signal_105;
assign rvx_signal_055 = rvx_port_00;
assign rvx_signal_052 = rvx_port_20;

assign rvx_signal_037 = rvx_port_21;
assign rvx_signal_068 = rvx_port_32 & INCLUDE_LOG_FIFO;
assign rvx_port_15 = rvx_signal_004;
assign rvx_signal_046 = rvx_port_52;
assign rvx_port_38 = rvx_signal_008;

ERVP_ASYNCH_FIFO_ADVANCED
#(
  .BW_DATA(RVX_LPARA_11),
  .BW_PARTIAL_WRITE(RVX_LPARA_10),
  .BW_PARTIAL_READ(RVX_LPARA_00),
  .DEPTH(RVX_LPARA_01),
  .BW_NUM_DATA(RVX_LPARA_06)
)
i_rvx_instance_07
(
  .wclk(rvx_signal_077),
  .wrstnn(rvx_signal_066),
  .wready(rvx_signal_029),
  .wfull(rvx_signal_092),
  .wstartindex(rvx_signal_030),
  .wlastindex(rvx_signal_041),
  .wrequest(rvx_signal_069),
  .wdata(rvx_signal_074),
  .wnum(rvx_signal_103),

  .rclk(rvx_signal_073),
  .rrstnn(rvx_signal_109),
  .rready(rvx_signal_042),
  .rempty(rvx_signal_054),
  .rstartindex(rvx_signal_098),
  .rlastindex(rvx_signal_063),
  .rrequest(rvx_signal_012),
  .rdata(rvx_signal_097),
  .rnum()
);

assign rvx_signal_077 = rvx_port_21;
assign rvx_signal_066 = rvx_port_32 & INCLUDE_INST_FIFO;
assign rvx_port_27 = rvx_signal_081 & rvx_signal_029;
assign rvx_signal_069 = rvx_signal_081 & rvx_port_33;
assign rvx_signal_074 = rvx_port_45;

assign rvx_signal_073 = rvx_port_51;
assign rvx_signal_109 = rvx_port_02 & INCLUDE_INST_FIFO;
assign rvx_port_19 = rvx_signal_042;
assign rvx_port_01 = rvx_signal_097;
assign rvx_signal_012 = rvx_port_04;

ERVP_ASYNCH_FIFO
#(
  .BW_DATA(RVX_LPARA_14),
  .DEPTH(RVX_LPARA_21)
)
i_rvx_instance_06
(
  .wclk(rvx_signal_027),
  .wrstnn(rvx_signal_020),
  .wready(rvx_signal_047),
  .wfull(rvx_signal_083),
  .wrequest(rvx_signal_087),
  .wdata(rvx_signal_064),  

  .rclk(rvx_signal_007),
  .rrstnn(rvx_signal_051),
  .rready(rvx_signal_000),
  .rempty(rvx_signal_016),
  .rrequest(rvx_signal_071),
  .rdata(rvx_signal_094)
);

assign rvx_signal_027 = rvx_port_51;
assign rvx_signal_020 = rvx_port_02 & INCLUDE_INST_FIFO;
assign rvx_signal_087 = rvx_port_46;
assign rvx_signal_064 = 0;

assign rvx_signal_007 = rvx_port_21;
assign rvx_signal_051 = rvx_port_32 & INCLUDE_INST_FIFO;
assign rvx_signal_071 = rvx_signal_000;

ERVP_UPDOWN_COUNTER
#(
  .BW_COUNTER(RVX_LPARA_16)
)
i_rvx_instance_11
(
  .clk(rvx_port_21),
  .rstnn(rvx_port_32),
  .enable(rvx_signal_058),
  .init(rvx_signal_039),
  .up(rvx_signal_050),
  .down(rvx_signal_002),
  .count_amount(rvx_signal_049),
  .value(rvx_signal_102),
  .is_upper_limit(),
  .is_lower_limit()
);

assign rvx_signal_058 = INCLUDE_INST_FIFO;
assign rvx_signal_039 = 0;
assign rvx_signal_050 = rvx_signal_029 & rvx_signal_069 & rvx_signal_041;
assign rvx_signal_002 = rvx_signal_000 & rvx_signal_071;
assign rvx_signal_049 = 1;

assign rvx_signal_081 = ~(rvx_signal_102[RVX_LPARA_16-1]);

assign rvx_signal_084 = ((INCLUDE_INST_FIFO==0)||(~rvx_signal_081))? 0 : ((rvx_signal_103[RVX_LPARA_06-1:8]==0)? rvx_signal_103 : 63);
assign rvx_signal_032 = (rvx_signal_102>63)? 63 : rvx_signal_102;
assign rvx_port_29[`BW_MMIO_INST_STATUS-1:16]  = rvx_signal_008;
assign rvx_port_29[16-1-:8] = rvx_signal_032;
assign rvx_port_29[8-1-:8] = rvx_signal_084;

ERVP_ASYNCH_FIFO_ADVANCED
#(
  .BW_DATA(RVX_LPARA_19),
  .BW_PARTIAL_WRITE(RVX_LPARA_12),
  .BW_PARTIAL_READ(RVX_LPARA_13),
  .DEPTH(RVX_LPARA_20),
  .BW_NUM_DATA(RVX_LPARA_06)
)
i_rvx_instance_04
(
  .wclk(rvx_signal_021),
  .wrstnn(rvx_signal_005),
  .wready(rvx_signal_090),
  .wfull(rvx_signal_009),
  .wstartindex(rvx_signal_044),
  .wlastindex(rvx_signal_086),
  .wrequest(rvx_signal_035),
  .wdata(rvx_signal_033),
  .wnum(rvx_signal_056),

  .rclk(rvx_signal_013),
  .rrstnn(rvx_signal_080),
  .rready(rvx_signal_100),
  .rempty(rvx_signal_018),
  .rstartindex(rvx_signal_019),
  .rlastindex(rvx_signal_015),
  .rrequest(rvx_signal_011),
  .rdata(rvx_signal_065),
  .rnum()
);

assign rvx_signal_021 = rvx_port_21;
assign rvx_signal_005 = rvx_port_32 & INCLUDE_INPUT_FIFO;
assign rvx_port_40 = rvx_signal_090;
assign rvx_signal_035 = rvx_port_09;
assign rvx_signal_033 = rvx_port_13;

assign rvx_signal_013 = rvx_port_51;
assign rvx_signal_080 = rvx_port_02 & INCLUDE_INPUT_FIFO;
assign rvx_port_07 = rvx_signal_100;
assign rvx_port_28 = rvx_signal_065;
assign rvx_signal_011 = rvx_port_37;

ERVP_ASYNCH_FIFO_ADVANCED
#(
  .BW_DATA(RVX_LPARA_09),
  .BW_PARTIAL_WRITE(RVX_LPARA_03),
  .BW_PARTIAL_READ(RVX_LPARA_07),
  .DEPTH(RVX_LPARA_08),
  .BW_NUM_DATA(RVX_LPARA_06)
)
i_rvx_instance_10
(
  .wclk(rvx_signal_053),
  .wrstnn(rvx_signal_045),
  .wready(rvx_signal_017),
  .wfull(rvx_signal_034),
  .wstartindex(rvx_signal_040),
  .wlastindex(rvx_signal_001),
  .wrequest(rvx_signal_061),
  .wdata(rvx_signal_095),
  .wnum(),

  .rclk(rvx_signal_089),
  .rrstnn(rvx_signal_024),
  .rready(rvx_signal_091),
  .rempty(rvx_signal_028),
  .rstartindex(rvx_signal_023),
  .rlastindex(rvx_signal_060),
  .rrequest(rvx_signal_108),
  .rdata(rvx_signal_014),
  .rnum(rvx_signal_076)
);

assign rvx_signal_053 = rvx_port_51;
assign rvx_signal_045 = rvx_port_02 & INCLUDE_OUTPUT_FIFO;
assign rvx_port_23 = rvx_signal_017;
assign rvx_signal_061 = rvx_port_03;
assign rvx_signal_095 = rvx_port_10;

assign rvx_signal_089 = rvx_port_21;
assign rvx_signal_024 = rvx_port_32 & INCLUDE_OUTPUT_FIFO;
assign rvx_port_42 = rvx_signal_014;
assign rvx_signal_108 = rvx_port_06;
assign rvx_port_50 = rvx_signal_091;

assign rvx_signal_085 = rvx_signal_056[RVX_LPARA_06-1]? 0 : rvx_signal_056;
assign rvx_signal_070 = rvx_signal_076[RVX_LPARA_06-1]? 0 : rvx_signal_076;

assign rvx_port_16[32-1-:16] = rvx_signal_085;
assign rvx_port_16[16-1-:16] = rvx_signal_070;

ERVP_FIFO
#(
  .BW_DATA(RVX_LPARA_18),
  .DEPTH(RVX_LPARA_15)
)
i_rvx_instance_05
(
  .clk(rvx_signal_048),
  .rstnn(rvx_signal_082),
  .enable(1'b 1),
  .clear(1'b 0),
  .wready(rvx_signal_096),
  .wfull(),
  .wrequest(rvx_signal_062),
  .wdata(rvx_signal_072),
  .wnum(),
  .rready(rvx_signal_038),
  .rempty(),
  .rrequest(rvx_signal_026),
  .rdata(rvx_signal_003),
  .rnum()
);

assign rvx_signal_048 = rvx_port_21;
assign rvx_signal_082 = rvx_port_32 & INCLUDE_INST_FIFO;

assign rvx_signal_062 = rvx_signal_081 & rvx_port_31;
assign rvx_signal_072 = rvx_port_26;
assign rvx_port_47 = rvx_signal_081 & rvx_signal_096;
assign rvx_signal_026 = rvx_signal_002; 

always@(posedge rvx_port_21, negedge rvx_port_32)
begin
  if(rvx_port_32==0)
    rvx_signal_057 <= 0;
  else if(rvx_signal_026|rvx_port_22)
    rvx_signal_057 <= rvx_signal_106;
end

always@(*)
begin
  rvx_signal_106 = rvx_signal_057;
  if(rvx_signal_026& rvx_signal_038)
    rvx_signal_106 = rvx_signal_106 | rvx_signal_003;
  if(rvx_port_22)
    rvx_signal_106 = rvx_signal_106 & (~rvx_port_43);
end

assign rvx_port_25 = rvx_signal_057;
assign rvx_port_48 = rvx_signal_057;

endmodule
