// Seed: 4274674214
module module_0 (
    output uwire id_0
);
  assign id_0 = 1;
  wire id_3;
  assign module_2.id_5 = 0;
  wire id_4;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = -1;
  supply0 id_4;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign id_0 = id_1 & id_4 & id_4;
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    output tri id_2,
    output supply1 id_3,
    input wor id_4,
    output supply1 id_5
);
  assign id_3 = id_4;
  xor primCall (id_2, id_1, id_4, id_0);
  module_0 modCall_1 (id_2);
endmodule
